
STM_ESP_BMW_GAUGE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000254  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000dc34  08000258  08000258  00001258  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000026c  0800de8c  0800de8c  0000ee8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e0f8  0800e0f8  000100ec  2**0
                  CONTENTS
  4 .ARM          00000008  0800e0f8  0800e0f8  0000f0f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e100  0800e100  000100ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e100  0800e100  0000f100  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800e104  0800e104  0000f104  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000ec  20000000  0800e108  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000604  200000ec  0800e1f4  000100ec  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200006f0  0800e1f4  000106f0  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  000100ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   00020b0b  00000000  00000000  00010122  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003af8  00000000  00000000  00030c2d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001a58  00000000  00000000  00034728  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000149f  00000000  00000000  00036180  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002e6cb  00000000  00000000  0003761f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000243ea  00000000  00000000  00065cea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00120c83  00000000  00000000  0008a0d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001aad57  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000079e0  00000000  00000000  001aad9c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005c  00000000  00000000  001b277c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000258 <__do_global_dtors_aux>:
 8000258:	b510      	push	{r4, lr}
 800025a:	4c05      	ldr	r4, [pc, #20]	@ (8000270 <__do_global_dtors_aux+0x18>)
 800025c:	7823      	ldrb	r3, [r4, #0]
 800025e:	b933      	cbnz	r3, 800026e <__do_global_dtors_aux+0x16>
 8000260:	4b04      	ldr	r3, [pc, #16]	@ (8000274 <__do_global_dtors_aux+0x1c>)
 8000262:	b113      	cbz	r3, 800026a <__do_global_dtors_aux+0x12>
 8000264:	4804      	ldr	r0, [pc, #16]	@ (8000278 <__do_global_dtors_aux+0x20>)
 8000266:	f3af 8000 	nop.w
 800026a:	2301      	movs	r3, #1
 800026c:	7023      	strb	r3, [r4, #0]
 800026e:	bd10      	pop	{r4, pc}
 8000270:	200000ec 	.word	0x200000ec
 8000274:	00000000 	.word	0x00000000
 8000278:	0800de74 	.word	0x0800de74

0800027c <frame_dummy>:
 800027c:	b508      	push	{r3, lr}
 800027e:	4b03      	ldr	r3, [pc, #12]	@ (800028c <frame_dummy+0x10>)
 8000280:	b11b      	cbz	r3, 800028a <frame_dummy+0xe>
 8000282:	4903      	ldr	r1, [pc, #12]	@ (8000290 <frame_dummy+0x14>)
 8000284:	4803      	ldr	r0, [pc, #12]	@ (8000294 <frame_dummy+0x18>)
 8000286:	f3af 8000 	nop.w
 800028a:	bd08      	pop	{r3, pc}
 800028c:	00000000 	.word	0x00000000
 8000290:	200000f0 	.word	0x200000f0
 8000294:	0800de74 	.word	0x0800de74

08000298 <strlen>:
 8000298:	4603      	mov	r3, r0
 800029a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800029e:	2a00      	cmp	r2, #0
 80002a0:	d1fb      	bne.n	800029a <strlen+0x2>
 80002a2:	1a18      	subs	r0, r3, r0
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr

080002a8 <__aeabi_drsub>:
 80002a8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002ac:	e002      	b.n	80002b4 <__adddf3>
 80002ae:	bf00      	nop

080002b0 <__aeabi_dsub>:
 80002b0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002b4 <__adddf3>:
 80002b4:	b530      	push	{r4, r5, lr}
 80002b6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002ba:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002be:	ea94 0f05 	teq	r4, r5
 80002c2:	bf08      	it	eq
 80002c4:	ea90 0f02 	teqeq	r0, r2
 80002c8:	bf1f      	itttt	ne
 80002ca:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002ce:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002d2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002d6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002da:	f000 80e2 	beq.w	80004a2 <__adddf3+0x1ee>
 80002de:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002e2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002e6:	bfb8      	it	lt
 80002e8:	426d      	neglt	r5, r5
 80002ea:	dd0c      	ble.n	8000306 <__adddf3+0x52>
 80002ec:	442c      	add	r4, r5
 80002ee:	ea80 0202 	eor.w	r2, r0, r2
 80002f2:	ea81 0303 	eor.w	r3, r1, r3
 80002f6:	ea82 0000 	eor.w	r0, r2, r0
 80002fa:	ea83 0101 	eor.w	r1, r3, r1
 80002fe:	ea80 0202 	eor.w	r2, r0, r2
 8000302:	ea81 0303 	eor.w	r3, r1, r3
 8000306:	2d36      	cmp	r5, #54	@ 0x36
 8000308:	bf88      	it	hi
 800030a:	bd30      	pophi	{r4, r5, pc}
 800030c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000310:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000314:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000318:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800031c:	d002      	beq.n	8000324 <__adddf3+0x70>
 800031e:	4240      	negs	r0, r0
 8000320:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000324:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000328:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800032c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000330:	d002      	beq.n	8000338 <__adddf3+0x84>
 8000332:	4252      	negs	r2, r2
 8000334:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000338:	ea94 0f05 	teq	r4, r5
 800033c:	f000 80a7 	beq.w	800048e <__adddf3+0x1da>
 8000340:	f1a4 0401 	sub.w	r4, r4, #1
 8000344:	f1d5 0e20 	rsbs	lr, r5, #32
 8000348:	db0d      	blt.n	8000366 <__adddf3+0xb2>
 800034a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800034e:	fa22 f205 	lsr.w	r2, r2, r5
 8000352:	1880      	adds	r0, r0, r2
 8000354:	f141 0100 	adc.w	r1, r1, #0
 8000358:	fa03 f20e 	lsl.w	r2, r3, lr
 800035c:	1880      	adds	r0, r0, r2
 800035e:	fa43 f305 	asr.w	r3, r3, r5
 8000362:	4159      	adcs	r1, r3
 8000364:	e00e      	b.n	8000384 <__adddf3+0xd0>
 8000366:	f1a5 0520 	sub.w	r5, r5, #32
 800036a:	f10e 0e20 	add.w	lr, lr, #32
 800036e:	2a01      	cmp	r2, #1
 8000370:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000374:	bf28      	it	cs
 8000376:	f04c 0c02 	orrcs.w	ip, ip, #2
 800037a:	fa43 f305 	asr.w	r3, r3, r5
 800037e:	18c0      	adds	r0, r0, r3
 8000380:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000384:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000388:	d507      	bpl.n	800039a <__adddf3+0xe6>
 800038a:	f04f 0e00 	mov.w	lr, #0
 800038e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000392:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000396:	eb6e 0101 	sbc.w	r1, lr, r1
 800039a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800039e:	d31b      	bcc.n	80003d8 <__adddf3+0x124>
 80003a0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003a4:	d30c      	bcc.n	80003c0 <__adddf3+0x10c>
 80003a6:	0849      	lsrs	r1, r1, #1
 80003a8:	ea5f 0030 	movs.w	r0, r0, rrx
 80003ac:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b0:	f104 0401 	add.w	r4, r4, #1
 80003b4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003bc:	f080 809a 	bcs.w	80004f4 <__adddf3+0x240>
 80003c0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003c4:	bf08      	it	eq
 80003c6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003ca:	f150 0000 	adcs.w	r0, r0, #0
 80003ce:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003d2:	ea41 0105 	orr.w	r1, r1, r5
 80003d6:	bd30      	pop	{r4, r5, pc}
 80003d8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003dc:	4140      	adcs	r0, r0
 80003de:	eb41 0101 	adc.w	r1, r1, r1
 80003e2:	3c01      	subs	r4, #1
 80003e4:	bf28      	it	cs
 80003e6:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003ea:	d2e9      	bcs.n	80003c0 <__adddf3+0x10c>
 80003ec:	f091 0f00 	teq	r1, #0
 80003f0:	bf04      	itt	eq
 80003f2:	4601      	moveq	r1, r0
 80003f4:	2000      	moveq	r0, #0
 80003f6:	fab1 f381 	clz	r3, r1
 80003fa:	bf08      	it	eq
 80003fc:	3320      	addeq	r3, #32
 80003fe:	f1a3 030b 	sub.w	r3, r3, #11
 8000402:	f1b3 0220 	subs.w	r2, r3, #32
 8000406:	da0c      	bge.n	8000422 <__adddf3+0x16e>
 8000408:	320c      	adds	r2, #12
 800040a:	dd08      	ble.n	800041e <__adddf3+0x16a>
 800040c:	f102 0c14 	add.w	ip, r2, #20
 8000410:	f1c2 020c 	rsb	r2, r2, #12
 8000414:	fa01 f00c 	lsl.w	r0, r1, ip
 8000418:	fa21 f102 	lsr.w	r1, r1, r2
 800041c:	e00c      	b.n	8000438 <__adddf3+0x184>
 800041e:	f102 0214 	add.w	r2, r2, #20
 8000422:	bfd8      	it	le
 8000424:	f1c2 0c20 	rsble	ip, r2, #32
 8000428:	fa01 f102 	lsl.w	r1, r1, r2
 800042c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000430:	bfdc      	itt	le
 8000432:	ea41 010c 	orrle.w	r1, r1, ip
 8000436:	4090      	lslle	r0, r2
 8000438:	1ae4      	subs	r4, r4, r3
 800043a:	bfa2      	ittt	ge
 800043c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000440:	4329      	orrge	r1, r5
 8000442:	bd30      	popge	{r4, r5, pc}
 8000444:	ea6f 0404 	mvn.w	r4, r4
 8000448:	3c1f      	subs	r4, #31
 800044a:	da1c      	bge.n	8000486 <__adddf3+0x1d2>
 800044c:	340c      	adds	r4, #12
 800044e:	dc0e      	bgt.n	800046e <__adddf3+0x1ba>
 8000450:	f104 0414 	add.w	r4, r4, #20
 8000454:	f1c4 0220 	rsb	r2, r4, #32
 8000458:	fa20 f004 	lsr.w	r0, r0, r4
 800045c:	fa01 f302 	lsl.w	r3, r1, r2
 8000460:	ea40 0003 	orr.w	r0, r0, r3
 8000464:	fa21 f304 	lsr.w	r3, r1, r4
 8000468:	ea45 0103 	orr.w	r1, r5, r3
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	f1c4 040c 	rsb	r4, r4, #12
 8000472:	f1c4 0220 	rsb	r2, r4, #32
 8000476:	fa20 f002 	lsr.w	r0, r0, r2
 800047a:	fa01 f304 	lsl.w	r3, r1, r4
 800047e:	ea40 0003 	orr.w	r0, r0, r3
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	fa21 f004 	lsr.w	r0, r1, r4
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	f094 0f00 	teq	r4, #0
 8000492:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000496:	bf06      	itte	eq
 8000498:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800049c:	3401      	addeq	r4, #1
 800049e:	3d01      	subne	r5, #1
 80004a0:	e74e      	b.n	8000340 <__adddf3+0x8c>
 80004a2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004a6:	bf18      	it	ne
 80004a8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004ac:	d029      	beq.n	8000502 <__adddf3+0x24e>
 80004ae:	ea94 0f05 	teq	r4, r5
 80004b2:	bf08      	it	eq
 80004b4:	ea90 0f02 	teqeq	r0, r2
 80004b8:	d005      	beq.n	80004c6 <__adddf3+0x212>
 80004ba:	ea54 0c00 	orrs.w	ip, r4, r0
 80004be:	bf04      	itt	eq
 80004c0:	4619      	moveq	r1, r3
 80004c2:	4610      	moveq	r0, r2
 80004c4:	bd30      	pop	{r4, r5, pc}
 80004c6:	ea91 0f03 	teq	r1, r3
 80004ca:	bf1e      	ittt	ne
 80004cc:	2100      	movne	r1, #0
 80004ce:	2000      	movne	r0, #0
 80004d0:	bd30      	popne	{r4, r5, pc}
 80004d2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004d6:	d105      	bne.n	80004e4 <__adddf3+0x230>
 80004d8:	0040      	lsls	r0, r0, #1
 80004da:	4149      	adcs	r1, r1
 80004dc:	bf28      	it	cs
 80004de:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004e2:	bd30      	pop	{r4, r5, pc}
 80004e4:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e8:	bf3c      	itt	cc
 80004ea:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004ee:	bd30      	popcc	{r4, r5, pc}
 80004f0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004f4:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004fc:	f04f 0000 	mov.w	r0, #0
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000506:	bf1a      	itte	ne
 8000508:	4619      	movne	r1, r3
 800050a:	4610      	movne	r0, r2
 800050c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000510:	bf1c      	itt	ne
 8000512:	460b      	movne	r3, r1
 8000514:	4602      	movne	r2, r0
 8000516:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800051a:	bf06      	itte	eq
 800051c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000520:	ea91 0f03 	teqeq	r1, r3
 8000524:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	bf00      	nop

0800052c <__aeabi_ui2d>:
 800052c:	f090 0f00 	teq	r0, #0
 8000530:	bf04      	itt	eq
 8000532:	2100      	moveq	r1, #0
 8000534:	4770      	bxeq	lr
 8000536:	b530      	push	{r4, r5, lr}
 8000538:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800053c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000540:	f04f 0500 	mov.w	r5, #0
 8000544:	f04f 0100 	mov.w	r1, #0
 8000548:	e750      	b.n	80003ec <__adddf3+0x138>
 800054a:	bf00      	nop

0800054c <__aeabi_i2d>:
 800054c:	f090 0f00 	teq	r0, #0
 8000550:	bf04      	itt	eq
 8000552:	2100      	moveq	r1, #0
 8000554:	4770      	bxeq	lr
 8000556:	b530      	push	{r4, r5, lr}
 8000558:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800055c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000560:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000564:	bf48      	it	mi
 8000566:	4240      	negmi	r0, r0
 8000568:	f04f 0100 	mov.w	r1, #0
 800056c:	e73e      	b.n	80003ec <__adddf3+0x138>
 800056e:	bf00      	nop

08000570 <__aeabi_f2d>:
 8000570:	0042      	lsls	r2, r0, #1
 8000572:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000576:	ea4f 0131 	mov.w	r1, r1, rrx
 800057a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800057e:	bf1f      	itttt	ne
 8000580:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000584:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000588:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 800058c:	4770      	bxne	lr
 800058e:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000592:	bf08      	it	eq
 8000594:	4770      	bxeq	lr
 8000596:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800059a:	bf04      	itt	eq
 800059c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005a0:	4770      	bxeq	lr
 80005a2:	b530      	push	{r4, r5, lr}
 80005a4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005ac:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005b0:	e71c      	b.n	80003ec <__adddf3+0x138>
 80005b2:	bf00      	nop

080005b4 <__aeabi_ul2d>:
 80005b4:	ea50 0201 	orrs.w	r2, r0, r1
 80005b8:	bf08      	it	eq
 80005ba:	4770      	bxeq	lr
 80005bc:	b530      	push	{r4, r5, lr}
 80005be:	f04f 0500 	mov.w	r5, #0
 80005c2:	e00a      	b.n	80005da <__aeabi_l2d+0x16>

080005c4 <__aeabi_l2d>:
 80005c4:	ea50 0201 	orrs.w	r2, r0, r1
 80005c8:	bf08      	it	eq
 80005ca:	4770      	bxeq	lr
 80005cc:	b530      	push	{r4, r5, lr}
 80005ce:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005d2:	d502      	bpl.n	80005da <__aeabi_l2d+0x16>
 80005d4:	4240      	negs	r0, r0
 80005d6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005da:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005de:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005e2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005e6:	f43f aed8 	beq.w	800039a <__adddf3+0xe6>
 80005ea:	f04f 0203 	mov.w	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000602:	f1c2 0320 	rsb	r3, r2, #32
 8000606:	fa00 fc03 	lsl.w	ip, r0, r3
 800060a:	fa20 f002 	lsr.w	r0, r0, r2
 800060e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000612:	ea40 000e 	orr.w	r0, r0, lr
 8000616:	fa21 f102 	lsr.w	r1, r1, r2
 800061a:	4414      	add	r4, r2
 800061c:	e6bd      	b.n	800039a <__adddf3+0xe6>
 800061e:	bf00      	nop

08000620 <__aeabi_dmul>:
 8000620:	b570      	push	{r4, r5, r6, lr}
 8000622:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000626:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800062a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800062e:	bf1d      	ittte	ne
 8000630:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000634:	ea94 0f0c 	teqne	r4, ip
 8000638:	ea95 0f0c 	teqne	r5, ip
 800063c:	f000 f8de 	bleq	80007fc <__aeabi_dmul+0x1dc>
 8000640:	442c      	add	r4, r5
 8000642:	ea81 0603 	eor.w	r6, r1, r3
 8000646:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800064a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800064e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000652:	bf18      	it	ne
 8000654:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000658:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800065c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000660:	d038      	beq.n	80006d4 <__aeabi_dmul+0xb4>
 8000662:	fba0 ce02 	umull	ip, lr, r0, r2
 8000666:	f04f 0500 	mov.w	r5, #0
 800066a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800066e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000672:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000676:	f04f 0600 	mov.w	r6, #0
 800067a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800067e:	f09c 0f00 	teq	ip, #0
 8000682:	bf18      	it	ne
 8000684:	f04e 0e01 	orrne.w	lr, lr, #1
 8000688:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800068c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000690:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000694:	d204      	bcs.n	80006a0 <__aeabi_dmul+0x80>
 8000696:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800069a:	416d      	adcs	r5, r5
 800069c:	eb46 0606 	adc.w	r6, r6, r6
 80006a0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006a4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006ac:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006b4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b8:	bf88      	it	hi
 80006ba:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006be:	d81e      	bhi.n	80006fe <__aeabi_dmul+0xde>
 80006c0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006c4:	bf08      	it	eq
 80006c6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006ca:	f150 0000 	adcs.w	r0, r0, #0
 80006ce:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006d2:	bd70      	pop	{r4, r5, r6, pc}
 80006d4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d8:	ea46 0101 	orr.w	r1, r6, r1
 80006dc:	ea40 0002 	orr.w	r0, r0, r2
 80006e0:	ea81 0103 	eor.w	r1, r1, r3
 80006e4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e8:	bfc2      	ittt	gt
 80006ea:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006ee:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006f2:	bd70      	popgt	{r4, r5, r6, pc}
 80006f4:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f8:	f04f 0e00 	mov.w	lr, #0
 80006fc:	3c01      	subs	r4, #1
 80006fe:	f300 80ab 	bgt.w	8000858 <__aeabi_dmul+0x238>
 8000702:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000706:	bfde      	ittt	le
 8000708:	2000      	movle	r0, #0
 800070a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800070e:	bd70      	pople	{r4, r5, r6, pc}
 8000710:	f1c4 0400 	rsb	r4, r4, #0
 8000714:	3c20      	subs	r4, #32
 8000716:	da35      	bge.n	8000784 <__aeabi_dmul+0x164>
 8000718:	340c      	adds	r4, #12
 800071a:	dc1b      	bgt.n	8000754 <__aeabi_dmul+0x134>
 800071c:	f104 0414 	add.w	r4, r4, #20
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f305 	lsl.w	r3, r0, r5
 8000728:	fa20 f004 	lsr.w	r0, r0, r4
 800072c:	fa01 f205 	lsl.w	r2, r1, r5
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000738:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800073c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000740:	fa21 f604 	lsr.w	r6, r1, r4
 8000744:	eb42 0106 	adc.w	r1, r2, r6
 8000748:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800074c:	bf08      	it	eq
 800074e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000752:	bd70      	pop	{r4, r5, r6, pc}
 8000754:	f1c4 040c 	rsb	r4, r4, #12
 8000758:	f1c4 0520 	rsb	r5, r4, #32
 800075c:	fa00 f304 	lsl.w	r3, r0, r4
 8000760:	fa20 f005 	lsr.w	r0, r0, r5
 8000764:	fa01 f204 	lsl.w	r2, r1, r4
 8000768:	ea40 0002 	orr.w	r0, r0, r2
 800076c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000770:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000774:	f141 0100 	adc.w	r1, r1, #0
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f1c4 0520 	rsb	r5, r4, #32
 8000788:	fa00 f205 	lsl.w	r2, r0, r5
 800078c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000790:	fa20 f304 	lsr.w	r3, r0, r4
 8000794:	fa01 f205 	lsl.w	r2, r1, r5
 8000798:	ea43 0302 	orr.w	r3, r3, r2
 800079c:	fa21 f004 	lsr.w	r0, r1, r4
 80007a0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007a4:	fa21 f204 	lsr.w	r2, r1, r4
 80007a8:	ea20 0002 	bic.w	r0, r0, r2
 80007ac:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007b4:	bf08      	it	eq
 80007b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ba:	bd70      	pop	{r4, r5, r6, pc}
 80007bc:	f094 0f00 	teq	r4, #0
 80007c0:	d10f      	bne.n	80007e2 <__aeabi_dmul+0x1c2>
 80007c2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007c6:	0040      	lsls	r0, r0, #1
 80007c8:	eb41 0101 	adc.w	r1, r1, r1
 80007cc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007d0:	bf08      	it	eq
 80007d2:	3c01      	subeq	r4, #1
 80007d4:	d0f7      	beq.n	80007c6 <__aeabi_dmul+0x1a6>
 80007d6:	ea41 0106 	orr.w	r1, r1, r6
 80007da:	f095 0f00 	teq	r5, #0
 80007de:	bf18      	it	ne
 80007e0:	4770      	bxne	lr
 80007e2:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007e6:	0052      	lsls	r2, r2, #1
 80007e8:	eb43 0303 	adc.w	r3, r3, r3
 80007ec:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007f0:	bf08      	it	eq
 80007f2:	3d01      	subeq	r5, #1
 80007f4:	d0f7      	beq.n	80007e6 <__aeabi_dmul+0x1c6>
 80007f6:	ea43 0306 	orr.w	r3, r3, r6
 80007fa:	4770      	bx	lr
 80007fc:	ea94 0f0c 	teq	r4, ip
 8000800:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000804:	bf18      	it	ne
 8000806:	ea95 0f0c 	teqne	r5, ip
 800080a:	d00c      	beq.n	8000826 <__aeabi_dmul+0x206>
 800080c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000810:	bf18      	it	ne
 8000812:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000816:	d1d1      	bne.n	80007bc <__aeabi_dmul+0x19c>
 8000818:	ea81 0103 	eor.w	r1, r1, r3
 800081c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000820:	f04f 0000 	mov.w	r0, #0
 8000824:	bd70      	pop	{r4, r5, r6, pc}
 8000826:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800082a:	bf06      	itte	eq
 800082c:	4610      	moveq	r0, r2
 800082e:	4619      	moveq	r1, r3
 8000830:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000834:	d019      	beq.n	800086a <__aeabi_dmul+0x24a>
 8000836:	ea94 0f0c 	teq	r4, ip
 800083a:	d102      	bne.n	8000842 <__aeabi_dmul+0x222>
 800083c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000840:	d113      	bne.n	800086a <__aeabi_dmul+0x24a>
 8000842:	ea95 0f0c 	teq	r5, ip
 8000846:	d105      	bne.n	8000854 <__aeabi_dmul+0x234>
 8000848:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800084c:	bf1c      	itt	ne
 800084e:	4610      	movne	r0, r2
 8000850:	4619      	movne	r1, r3
 8000852:	d10a      	bne.n	800086a <__aeabi_dmul+0x24a>
 8000854:	ea81 0103 	eor.w	r1, r1, r3
 8000858:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800085c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000860:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000864:	f04f 0000 	mov.w	r0, #0
 8000868:	bd70      	pop	{r4, r5, r6, pc}
 800086a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800086e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000872:	bd70      	pop	{r4, r5, r6, pc}

08000874 <__aeabi_ddiv>:
 8000874:	b570      	push	{r4, r5, r6, lr}
 8000876:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800087a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800087e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000882:	bf1d      	ittte	ne
 8000884:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000888:	ea94 0f0c 	teqne	r4, ip
 800088c:	ea95 0f0c 	teqne	r5, ip
 8000890:	f000 f8a7 	bleq	80009e2 <__aeabi_ddiv+0x16e>
 8000894:	eba4 0405 	sub.w	r4, r4, r5
 8000898:	ea81 0e03 	eor.w	lr, r1, r3
 800089c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008a4:	f000 8088 	beq.w	80009b8 <__aeabi_ddiv+0x144>
 80008a8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008ac:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008b0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008b4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008bc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008c4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008cc:	429d      	cmp	r5, r3
 80008ce:	bf08      	it	eq
 80008d0:	4296      	cmpeq	r6, r2
 80008d2:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008d6:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008da:	d202      	bcs.n	80008e2 <__aeabi_ddiv+0x6e>
 80008dc:	085b      	lsrs	r3, r3, #1
 80008de:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e2:	1ab6      	subs	r6, r6, r2
 80008e4:	eb65 0503 	sbc.w	r5, r5, r3
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008f2:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 000c 	orrcs.w	r0, r0, ip
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000950:	ea55 0e06 	orrs.w	lr, r5, r6
 8000954:	d018      	beq.n	8000988 <__aeabi_ddiv+0x114>
 8000956:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800095a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800095e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000962:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000966:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800096a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800096e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000972:	d1c0      	bne.n	80008f6 <__aeabi_ddiv+0x82>
 8000974:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000978:	d10b      	bne.n	8000992 <__aeabi_ddiv+0x11e>
 800097a:	ea41 0100 	orr.w	r1, r1, r0
 800097e:	f04f 0000 	mov.w	r0, #0
 8000982:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000986:	e7b6      	b.n	80008f6 <__aeabi_ddiv+0x82>
 8000988:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800098c:	bf04      	itt	eq
 800098e:	4301      	orreq	r1, r0
 8000990:	2000      	moveq	r0, #0
 8000992:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000996:	bf88      	it	hi
 8000998:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800099c:	f63f aeaf 	bhi.w	80006fe <__aeabi_dmul+0xde>
 80009a0:	ebb5 0c03 	subs.w	ip, r5, r3
 80009a4:	bf04      	itt	eq
 80009a6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009aa:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009ae:	f150 0000 	adcs.w	r0, r0, #0
 80009b2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	pop	{r4, r5, r6, pc}
 80009b8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009bc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009c4:	bfc2      	ittt	gt
 80009c6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009ca:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	popgt	{r4, r5, r6, pc}
 80009d0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009d4:	f04f 0e00 	mov.w	lr, #0
 80009d8:	3c01      	subs	r4, #1
 80009da:	e690      	b.n	80006fe <__aeabi_dmul+0xde>
 80009dc:	ea45 0e06 	orr.w	lr, r5, r6
 80009e0:	e68d      	b.n	80006fe <__aeabi_dmul+0xde>
 80009e2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009e6:	ea94 0f0c 	teq	r4, ip
 80009ea:	bf08      	it	eq
 80009ec:	ea95 0f0c 	teqeq	r5, ip
 80009f0:	f43f af3b 	beq.w	800086a <__aeabi_dmul+0x24a>
 80009f4:	ea94 0f0c 	teq	r4, ip
 80009f8:	d10a      	bne.n	8000a10 <__aeabi_ddiv+0x19c>
 80009fa:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009fe:	f47f af34 	bne.w	800086a <__aeabi_dmul+0x24a>
 8000a02:	ea95 0f0c 	teq	r5, ip
 8000a06:	f47f af25 	bne.w	8000854 <__aeabi_dmul+0x234>
 8000a0a:	4610      	mov	r0, r2
 8000a0c:	4619      	mov	r1, r3
 8000a0e:	e72c      	b.n	800086a <__aeabi_dmul+0x24a>
 8000a10:	ea95 0f0c 	teq	r5, ip
 8000a14:	d106      	bne.n	8000a24 <__aeabi_ddiv+0x1b0>
 8000a16:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a1a:	f43f aefd 	beq.w	8000818 <__aeabi_dmul+0x1f8>
 8000a1e:	4610      	mov	r0, r2
 8000a20:	4619      	mov	r1, r3
 8000a22:	e722      	b.n	800086a <__aeabi_dmul+0x24a>
 8000a24:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a28:	bf18      	it	ne
 8000a2a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a2e:	f47f aec5 	bne.w	80007bc <__aeabi_dmul+0x19c>
 8000a32:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a36:	f47f af0d 	bne.w	8000854 <__aeabi_dmul+0x234>
 8000a3a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a3e:	f47f aeeb 	bne.w	8000818 <__aeabi_dmul+0x1f8>
 8000a42:	e712      	b.n	800086a <__aeabi_dmul+0x24a>

08000a44 <__aeabi_d2uiz>:
 8000a44:	004a      	lsls	r2, r1, #1
 8000a46:	d211      	bcs.n	8000a6c <__aeabi_d2uiz+0x28>
 8000a48:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a4c:	d211      	bcs.n	8000a72 <__aeabi_d2uiz+0x2e>
 8000a4e:	d50d      	bpl.n	8000a6c <__aeabi_d2uiz+0x28>
 8000a50:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a54:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a58:	d40e      	bmi.n	8000a78 <__aeabi_d2uiz+0x34>
 8000a5a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a5e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a62:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a66:	fa23 f002 	lsr.w	r0, r3, r2
 8000a6a:	4770      	bx	lr
 8000a6c:	f04f 0000 	mov.w	r0, #0
 8000a70:	4770      	bx	lr
 8000a72:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a76:	d102      	bne.n	8000a7e <__aeabi_d2uiz+0x3a>
 8000a78:	f04f 30ff 	mov.w	r0, #4294967295
 8000a7c:	4770      	bx	lr
 8000a7e:	f04f 0000 	mov.w	r0, #0
 8000a82:	4770      	bx	lr

08000a84 <__aeabi_d2f>:
 8000a84:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a88:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a8c:	bf24      	itt	cs
 8000a8e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a92:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a96:	d90d      	bls.n	8000ab4 <__aeabi_d2f+0x30>
 8000a98:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000a9c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa4:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aa8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000aac:	bf08      	it	eq
 8000aae:	f020 0001 	biceq.w	r0, r0, #1
 8000ab2:	4770      	bx	lr
 8000ab4:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000ab8:	d121      	bne.n	8000afe <__aeabi_d2f+0x7a>
 8000aba:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000abe:	bfbc      	itt	lt
 8000ac0:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000ac4:	4770      	bxlt	lr
 8000ac6:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000aca:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ace:	f1c2 0218 	rsb	r2, r2, #24
 8000ad2:	f1c2 0c20 	rsb	ip, r2, #32
 8000ad6:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ada:	fa20 f002 	lsr.w	r0, r0, r2
 8000ade:	bf18      	it	ne
 8000ae0:	f040 0001 	orrne.w	r0, r0, #1
 8000ae4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ae8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000aec:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af0:	ea40 000c 	orr.w	r0, r0, ip
 8000af4:	fa23 f302 	lsr.w	r3, r3, r2
 8000af8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000afc:	e7cc      	b.n	8000a98 <__aeabi_d2f+0x14>
 8000afe:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b02:	d107      	bne.n	8000b14 <__aeabi_d2f+0x90>
 8000b04:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b08:	bf1e      	ittt	ne
 8000b0a:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b0e:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b12:	4770      	bxne	lr
 8000b14:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b18:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b1c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b20:	4770      	bx	lr
 8000b22:	bf00      	nop

08000b24 <__aeabi_uldivmod>:
 8000b24:	b953      	cbnz	r3, 8000b3c <__aeabi_uldivmod+0x18>
 8000b26:	b94a      	cbnz	r2, 8000b3c <__aeabi_uldivmod+0x18>
 8000b28:	2900      	cmp	r1, #0
 8000b2a:	bf08      	it	eq
 8000b2c:	2800      	cmpeq	r0, #0
 8000b2e:	bf1c      	itt	ne
 8000b30:	f04f 31ff 	movne.w	r1, #4294967295
 8000b34:	f04f 30ff 	movne.w	r0, #4294967295
 8000b38:	f000 b97e 	b.w	8000e38 <__aeabi_idiv0>
 8000b3c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b40:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b44:	f000 f806 	bl	8000b54 <__udivmoddi4>
 8000b48:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b4c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b50:	b004      	add	sp, #16
 8000b52:	4770      	bx	lr

08000b54 <__udivmoddi4>:
 8000b54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000b58:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8000b5a:	460c      	mov	r4, r1
 8000b5c:	2b00      	cmp	r3, #0
 8000b5e:	d14d      	bne.n	8000bfc <__udivmoddi4+0xa8>
 8000b60:	428a      	cmp	r2, r1
 8000b62:	460f      	mov	r7, r1
 8000b64:	4684      	mov	ip, r0
 8000b66:	4696      	mov	lr, r2
 8000b68:	fab2 f382 	clz	r3, r2
 8000b6c:	d960      	bls.n	8000c30 <__udivmoddi4+0xdc>
 8000b6e:	b14b      	cbz	r3, 8000b84 <__udivmoddi4+0x30>
 8000b70:	fa02 fe03 	lsl.w	lr, r2, r3
 8000b74:	f1c3 0220 	rsb	r2, r3, #32
 8000b78:	409f      	lsls	r7, r3
 8000b7a:	fa00 fc03 	lsl.w	ip, r0, r3
 8000b7e:	fa20 f202 	lsr.w	r2, r0, r2
 8000b82:	4317      	orrs	r7, r2
 8000b84:	ea4f 461e 	mov.w	r6, lr, lsr #16
 8000b88:	fa1f f48e 	uxth.w	r4, lr
 8000b8c:	ea4f 421c 	mov.w	r2, ip, lsr #16
 8000b90:	fbb7 f1f6 	udiv	r1, r7, r6
 8000b94:	fb06 7711 	mls	r7, r6, r1, r7
 8000b98:	fb01 f004 	mul.w	r0, r1, r4
 8000b9c:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000ba0:	4290      	cmp	r0, r2
 8000ba2:	d908      	bls.n	8000bb6 <__udivmoddi4+0x62>
 8000ba4:	eb1e 0202 	adds.w	r2, lr, r2
 8000ba8:	f101 37ff 	add.w	r7, r1, #4294967295
 8000bac:	d202      	bcs.n	8000bb4 <__udivmoddi4+0x60>
 8000bae:	4290      	cmp	r0, r2
 8000bb0:	f200 812d 	bhi.w	8000e0e <__udivmoddi4+0x2ba>
 8000bb4:	4639      	mov	r1, r7
 8000bb6:	1a12      	subs	r2, r2, r0
 8000bb8:	fa1f fc8c 	uxth.w	ip, ip
 8000bbc:	fbb2 f0f6 	udiv	r0, r2, r6
 8000bc0:	fb06 2210 	mls	r2, r6, r0, r2
 8000bc4:	fb00 f404 	mul.w	r4, r0, r4
 8000bc8:	ea4c 4c02 	orr.w	ip, ip, r2, lsl #16
 8000bcc:	4564      	cmp	r4, ip
 8000bce:	d908      	bls.n	8000be2 <__udivmoddi4+0x8e>
 8000bd0:	eb1e 0c0c 	adds.w	ip, lr, ip
 8000bd4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000bd8:	d202      	bcs.n	8000be0 <__udivmoddi4+0x8c>
 8000bda:	4564      	cmp	r4, ip
 8000bdc:	f200 811a 	bhi.w	8000e14 <__udivmoddi4+0x2c0>
 8000be0:	4610      	mov	r0, r2
 8000be2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000be6:	ebac 0c04 	sub.w	ip, ip, r4
 8000bea:	2100      	movs	r1, #0
 8000bec:	b125      	cbz	r5, 8000bf8 <__udivmoddi4+0xa4>
 8000bee:	fa2c f303 	lsr.w	r3, ip, r3
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	e9c5 3200 	strd	r3, r2, [r5]
 8000bf8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000bfc:	428b      	cmp	r3, r1
 8000bfe:	d905      	bls.n	8000c0c <__udivmoddi4+0xb8>
 8000c00:	b10d      	cbz	r5, 8000c06 <__udivmoddi4+0xb2>
 8000c02:	e9c5 0100 	strd	r0, r1, [r5]
 8000c06:	2100      	movs	r1, #0
 8000c08:	4608      	mov	r0, r1
 8000c0a:	e7f5      	b.n	8000bf8 <__udivmoddi4+0xa4>
 8000c0c:	fab3 f183 	clz	r1, r3
 8000c10:	2900      	cmp	r1, #0
 8000c12:	d14d      	bne.n	8000cb0 <__udivmoddi4+0x15c>
 8000c14:	42a3      	cmp	r3, r4
 8000c16:	f0c0 80f2 	bcc.w	8000dfe <__udivmoddi4+0x2aa>
 8000c1a:	4290      	cmp	r0, r2
 8000c1c:	f080 80ef 	bcs.w	8000dfe <__udivmoddi4+0x2aa>
 8000c20:	4606      	mov	r6, r0
 8000c22:	4623      	mov	r3, r4
 8000c24:	4608      	mov	r0, r1
 8000c26:	2d00      	cmp	r5, #0
 8000c28:	d0e6      	beq.n	8000bf8 <__udivmoddi4+0xa4>
 8000c2a:	e9c5 6300 	strd	r6, r3, [r5]
 8000c2e:	e7e3      	b.n	8000bf8 <__udivmoddi4+0xa4>
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	f040 80a2 	bne.w	8000d7a <__udivmoddi4+0x226>
 8000c36:	1a8a      	subs	r2, r1, r2
 8000c38:	ea4f 471e 	mov.w	r7, lr, lsr #16
 8000c3c:	fa1f f68e 	uxth.w	r6, lr
 8000c40:	2101      	movs	r1, #1
 8000c42:	fbb2 f4f7 	udiv	r4, r2, r7
 8000c46:	fb07 2014 	mls	r0, r7, r4, r2
 8000c4a:	ea4f 421c 	mov.w	r2, ip, lsr #16
 8000c4e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000c52:	fb06 f004 	mul.w	r0, r6, r4
 8000c56:	4290      	cmp	r0, r2
 8000c58:	d90f      	bls.n	8000c7a <__udivmoddi4+0x126>
 8000c5a:	eb1e 0202 	adds.w	r2, lr, r2
 8000c5e:	f104 38ff 	add.w	r8, r4, #4294967295
 8000c62:	bf2c      	ite	cs
 8000c64:	f04f 0901 	movcs.w	r9, #1
 8000c68:	f04f 0900 	movcc.w	r9, #0
 8000c6c:	4290      	cmp	r0, r2
 8000c6e:	d903      	bls.n	8000c78 <__udivmoddi4+0x124>
 8000c70:	f1b9 0f00 	cmp.w	r9, #0
 8000c74:	f000 80c8 	beq.w	8000e08 <__udivmoddi4+0x2b4>
 8000c78:	4644      	mov	r4, r8
 8000c7a:	1a12      	subs	r2, r2, r0
 8000c7c:	fa1f fc8c 	uxth.w	ip, ip
 8000c80:	fbb2 f0f7 	udiv	r0, r2, r7
 8000c84:	fb07 2210 	mls	r2, r7, r0, r2
 8000c88:	fb00 f606 	mul.w	r6, r0, r6
 8000c8c:	ea4c 4c02 	orr.w	ip, ip, r2, lsl #16
 8000c90:	4566      	cmp	r6, ip
 8000c92:	d908      	bls.n	8000ca6 <__udivmoddi4+0x152>
 8000c94:	eb1e 0c0c 	adds.w	ip, lr, ip
 8000c98:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c9c:	d202      	bcs.n	8000ca4 <__udivmoddi4+0x150>
 8000c9e:	4566      	cmp	r6, ip
 8000ca0:	f200 80bb 	bhi.w	8000e1a <__udivmoddi4+0x2c6>
 8000ca4:	4610      	mov	r0, r2
 8000ca6:	ebac 0c06 	sub.w	ip, ip, r6
 8000caa:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000cae:	e79d      	b.n	8000bec <__udivmoddi4+0x98>
 8000cb0:	f1c1 0620 	rsb	r6, r1, #32
 8000cb4:	408b      	lsls	r3, r1
 8000cb6:	fa04 fe01 	lsl.w	lr, r4, r1
 8000cba:	fa22 f706 	lsr.w	r7, r2, r6
 8000cbe:	fa20 fc06 	lsr.w	ip, r0, r6
 8000cc2:	40f4      	lsrs	r4, r6
 8000cc4:	408a      	lsls	r2, r1
 8000cc6:	431f      	orrs	r7, r3
 8000cc8:	ea4e 030c 	orr.w	r3, lr, ip
 8000ccc:	fa00 fe01 	lsl.w	lr, r0, r1
 8000cd0:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000cd4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000cd8:	fa1f fc87 	uxth.w	ip, r7
 8000cdc:	fbb4 f0f8 	udiv	r0, r4, r8
 8000ce0:	fb08 4410 	mls	r4, r8, r0, r4
 8000ce4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ce8:	fb00 f90c 	mul.w	r9, r0, ip
 8000cec:	45a1      	cmp	r9, r4
 8000cee:	d90e      	bls.n	8000d0e <__udivmoddi4+0x1ba>
 8000cf0:	193c      	adds	r4, r7, r4
 8000cf2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000cf6:	bf2c      	ite	cs
 8000cf8:	f04f 0b01 	movcs.w	fp, #1
 8000cfc:	f04f 0b00 	movcc.w	fp, #0
 8000d00:	45a1      	cmp	r9, r4
 8000d02:	d903      	bls.n	8000d0c <__udivmoddi4+0x1b8>
 8000d04:	f1bb 0f00 	cmp.w	fp, #0
 8000d08:	f000 8093 	beq.w	8000e32 <__udivmoddi4+0x2de>
 8000d0c:	4650      	mov	r0, sl
 8000d0e:	eba4 0409 	sub.w	r4, r4, r9
 8000d12:	fa1f f983 	uxth.w	r9, r3
 8000d16:	fbb4 f3f8 	udiv	r3, r4, r8
 8000d1a:	fb08 4413 	mls	r4, r8, r3, r4
 8000d1e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d22:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d26:	45a4      	cmp	ip, r4
 8000d28:	d906      	bls.n	8000d38 <__udivmoddi4+0x1e4>
 8000d2a:	193c      	adds	r4, r7, r4
 8000d2c:	f103 38ff 	add.w	r8, r3, #4294967295
 8000d30:	d201      	bcs.n	8000d36 <__udivmoddi4+0x1e2>
 8000d32:	45a4      	cmp	ip, r4
 8000d34:	d87a      	bhi.n	8000e2c <__udivmoddi4+0x2d8>
 8000d36:	4643      	mov	r3, r8
 8000d38:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000d3c:	eba4 040c 	sub.w	r4, r4, ip
 8000d40:	fba0 9802 	umull	r9, r8, r0, r2
 8000d44:	4544      	cmp	r4, r8
 8000d46:	46cc      	mov	ip, r9
 8000d48:	4643      	mov	r3, r8
 8000d4a:	d302      	bcc.n	8000d52 <__udivmoddi4+0x1fe>
 8000d4c:	d106      	bne.n	8000d5c <__udivmoddi4+0x208>
 8000d4e:	45ce      	cmp	lr, r9
 8000d50:	d204      	bcs.n	8000d5c <__udivmoddi4+0x208>
 8000d52:	3801      	subs	r0, #1
 8000d54:	ebb9 0c02 	subs.w	ip, r9, r2
 8000d58:	eb68 0307 	sbc.w	r3, r8, r7
 8000d5c:	b15d      	cbz	r5, 8000d76 <__udivmoddi4+0x222>
 8000d5e:	ebbe 020c 	subs.w	r2, lr, ip
 8000d62:	eb64 0403 	sbc.w	r4, r4, r3
 8000d66:	fa04 f606 	lsl.w	r6, r4, r6
 8000d6a:	fa22 f301 	lsr.w	r3, r2, r1
 8000d6e:	40cc      	lsrs	r4, r1
 8000d70:	431e      	orrs	r6, r3
 8000d72:	e9c5 6400 	strd	r6, r4, [r5]
 8000d76:	2100      	movs	r1, #0
 8000d78:	e73e      	b.n	8000bf8 <__udivmoddi4+0xa4>
 8000d7a:	fa02 fe03 	lsl.w	lr, r2, r3
 8000d7e:	f1c3 0120 	rsb	r1, r3, #32
 8000d82:	fa04 f203 	lsl.w	r2, r4, r3
 8000d86:	fa00 fc03 	lsl.w	ip, r0, r3
 8000d8a:	40cc      	lsrs	r4, r1
 8000d8c:	ea4f 471e 	mov.w	r7, lr, lsr #16
 8000d90:	fa20 f101 	lsr.w	r1, r0, r1
 8000d94:	fa1f f68e 	uxth.w	r6, lr
 8000d98:	fbb4 f0f7 	udiv	r0, r4, r7
 8000d9c:	430a      	orrs	r2, r1
 8000d9e:	fb07 4410 	mls	r4, r7, r0, r4
 8000da2:	0c11      	lsrs	r1, r2, #16
 8000da4:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8000da8:	fb00 f406 	mul.w	r4, r0, r6
 8000dac:	428c      	cmp	r4, r1
 8000dae:	d90e      	bls.n	8000dce <__udivmoddi4+0x27a>
 8000db0:	eb1e 0101 	adds.w	r1, lr, r1
 8000db4:	f100 38ff 	add.w	r8, r0, #4294967295
 8000db8:	bf2c      	ite	cs
 8000dba:	f04f 0901 	movcs.w	r9, #1
 8000dbe:	f04f 0900 	movcc.w	r9, #0
 8000dc2:	428c      	cmp	r4, r1
 8000dc4:	d902      	bls.n	8000dcc <__udivmoddi4+0x278>
 8000dc6:	f1b9 0f00 	cmp.w	r9, #0
 8000dca:	d02c      	beq.n	8000e26 <__udivmoddi4+0x2d2>
 8000dcc:	4640      	mov	r0, r8
 8000dce:	1b09      	subs	r1, r1, r4
 8000dd0:	b292      	uxth	r2, r2
 8000dd2:	fbb1 f4f7 	udiv	r4, r1, r7
 8000dd6:	fb07 1114 	mls	r1, r7, r4, r1
 8000dda:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000dde:	fb04 f106 	mul.w	r1, r4, r6
 8000de2:	4291      	cmp	r1, r2
 8000de4:	d907      	bls.n	8000df6 <__udivmoddi4+0x2a2>
 8000de6:	eb1e 0202 	adds.w	r2, lr, r2
 8000dea:	f104 38ff 	add.w	r8, r4, #4294967295
 8000dee:	d201      	bcs.n	8000df4 <__udivmoddi4+0x2a0>
 8000df0:	4291      	cmp	r1, r2
 8000df2:	d815      	bhi.n	8000e20 <__udivmoddi4+0x2cc>
 8000df4:	4644      	mov	r4, r8
 8000df6:	1a52      	subs	r2, r2, r1
 8000df8:	ea44 4100 	orr.w	r1, r4, r0, lsl #16
 8000dfc:	e721      	b.n	8000c42 <__udivmoddi4+0xee>
 8000dfe:	1a86      	subs	r6, r0, r2
 8000e00:	eb64 0303 	sbc.w	r3, r4, r3
 8000e04:	2001      	movs	r0, #1
 8000e06:	e70e      	b.n	8000c26 <__udivmoddi4+0xd2>
 8000e08:	3c02      	subs	r4, #2
 8000e0a:	4472      	add	r2, lr
 8000e0c:	e735      	b.n	8000c7a <__udivmoddi4+0x126>
 8000e0e:	3902      	subs	r1, #2
 8000e10:	4472      	add	r2, lr
 8000e12:	e6d0      	b.n	8000bb6 <__udivmoddi4+0x62>
 8000e14:	44f4      	add	ip, lr
 8000e16:	3802      	subs	r0, #2
 8000e18:	e6e3      	b.n	8000be2 <__udivmoddi4+0x8e>
 8000e1a:	44f4      	add	ip, lr
 8000e1c:	3802      	subs	r0, #2
 8000e1e:	e742      	b.n	8000ca6 <__udivmoddi4+0x152>
 8000e20:	3c02      	subs	r4, #2
 8000e22:	4472      	add	r2, lr
 8000e24:	e7e7      	b.n	8000df6 <__udivmoddi4+0x2a2>
 8000e26:	3802      	subs	r0, #2
 8000e28:	4471      	add	r1, lr
 8000e2a:	e7d0      	b.n	8000dce <__udivmoddi4+0x27a>
 8000e2c:	3b02      	subs	r3, #2
 8000e2e:	443c      	add	r4, r7
 8000e30:	e782      	b.n	8000d38 <__udivmoddi4+0x1e4>
 8000e32:	3802      	subs	r0, #2
 8000e34:	443c      	add	r4, r7
 8000e36:	e76a      	b.n	8000d0e <__udivmoddi4+0x1ba>

08000e38 <__aeabi_idiv0>:
 8000e38:	4770      	bx	lr
 8000e3a:	bf00      	nop

08000e3c <MX_FDCAN1_Init>:

FDCAN_HandleTypeDef hfdcan1;

/* FDCAN1 init function */
void MX_FDCAN1_Init(void)
{
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	b086      	sub	sp, #24
 8000e40:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8000e42:	4b30      	ldr	r3, [pc, #192]	@ (8000f04 <MX_FDCAN1_Init+0xc8>)
 8000e44:	4a30      	ldr	r2, [pc, #192]	@ (8000f08 <MX_FDCAN1_Init+0xcc>)
 8000e46:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 8000e48:	4b2e      	ldr	r3, [pc, #184]	@ (8000f04 <MX_FDCAN1_Init+0xc8>)
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8000e4e:	4b2d      	ldr	r3, [pc, #180]	@ (8000f04 <MX_FDCAN1_Init+0xc8>)
 8000e50:	2200      	movs	r2, #0
 8000e52:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8000e54:	4b2b      	ldr	r3, [pc, #172]	@ (8000f04 <MX_FDCAN1_Init+0xc8>)
 8000e56:	2200      	movs	r2, #0
 8000e58:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8000e5a:	4b2a      	ldr	r3, [pc, #168]	@ (8000f04 <MX_FDCAN1_Init+0xc8>)
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8000e60:	4b28      	ldr	r3, [pc, #160]	@ (8000f04 <MX_FDCAN1_Init+0xc8>)
 8000e62:	2200      	movs	r2, #0
 8000e64:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8000e66:	4b27      	ldr	r3, [pc, #156]	@ (8000f04 <MX_FDCAN1_Init+0xc8>)
 8000e68:	2200      	movs	r2, #0
 8000e6a:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 1;
 8000e6c:	4b25      	ldr	r3, [pc, #148]	@ (8000f04 <MX_FDCAN1_Init+0xc8>)
 8000e6e:	2201      	movs	r2, #1
 8000e70:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 8000e72:	4b24      	ldr	r3, [pc, #144]	@ (8000f04 <MX_FDCAN1_Init+0xc8>)
 8000e74:	2201      	movs	r2, #1
 8000e76:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 11;
 8000e78:	4b22      	ldr	r3, [pc, #136]	@ (8000f04 <MX_FDCAN1_Init+0xc8>)
 8000e7a:	220b      	movs	r2, #11
 8000e7c:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 4;
 8000e7e:	4b21      	ldr	r3, [pc, #132]	@ (8000f04 <MX_FDCAN1_Init+0xc8>)
 8000e80:	2204      	movs	r2, #4
 8000e82:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 8000e84:	4b1f      	ldr	r3, [pc, #124]	@ (8000f04 <MX_FDCAN1_Init+0xc8>)
 8000e86:	2201      	movs	r2, #1
 8000e88:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8000e8a:	4b1e      	ldr	r3, [pc, #120]	@ (8000f04 <MX_FDCAN1_Init+0xc8>)
 8000e8c:	2201      	movs	r2, #1
 8000e8e:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 8000e90:	4b1c      	ldr	r3, [pc, #112]	@ (8000f04 <MX_FDCAN1_Init+0xc8>)
 8000e92:	2201      	movs	r2, #1
 8000e94:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 8000e96:	4b1b      	ldr	r3, [pc, #108]	@ (8000f04 <MX_FDCAN1_Init+0xc8>)
 8000e98:	2201      	movs	r2, #1
 8000e9a:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.StdFiltersNbr = 0;
 8000e9c:	4b19      	ldr	r3, [pc, #100]	@ (8000f04 <MX_FDCAN1_Init+0xc8>)
 8000e9e:	2200      	movs	r2, #0
 8000ea0:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.ExtFiltersNbr = 0;
 8000ea2:	4b18      	ldr	r3, [pc, #96]	@ (8000f04 <MX_FDCAN1_Init+0xc8>)
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000ea8:	4b16      	ldr	r3, [pc, #88]	@ (8000f04 <MX_FDCAN1_Init+0xc8>)
 8000eaa:	2200      	movs	r2, #0
 8000eac:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8000eae:	4815      	ldr	r0, [pc, #84]	@ (8000f04 <MX_FDCAN1_Init+0xc8>)
 8000eb0:	f003 f8da 	bl	8004068 <HAL_FDCAN_Init>
 8000eb4:	4603      	mov	r3, r0
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	d001      	beq.n	8000ebe <MX_FDCAN1_Init+0x82>
  {
    Error_Handler();
 8000eba:	f001 f967 	bl	800218c <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */
  FDCAN_FilterTypeDef sFilterConfig;
  sFilterConfig.FilterIndex = 0;
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	607b      	str	r3, [r7, #4]
  sFilterConfig.FilterType = FDCAN_FILTER_RANGE;
 8000ec2:	2300      	movs	r3, #0
 8000ec4:	60bb      	str	r3, [r7, #8]
  sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 8000ec6:	2301      	movs	r3, #1
 8000ec8:	60fb      	str	r3, [r7, #12]
  sFilterConfig.FilterID1 = 0x316;
 8000eca:	f240 3316 	movw	r3, #790	@ 0x316
 8000ece:	613b      	str	r3, [r7, #16]
  sFilterConfig.FilterID2 = 0x1FFFFFFF;
 8000ed0:	f06f 4360 	mvn.w	r3, #3758096384	@ 0xe0000000
 8000ed4:	617b      	str	r3, [r7, #20]

	if (HAL_FDCAN_ConfigFilter(&hfdcan1, &sFilterConfig) != HAL_OK) {
 8000ed6:	463b      	mov	r3, r7
 8000ed8:	4619      	mov	r1, r3
 8000eda:	480a      	ldr	r0, [pc, #40]	@ (8000f04 <MX_FDCAN1_Init+0xc8>)
 8000edc:	f003 fa1e 	bl	800431c <HAL_FDCAN_ConfigFilter>
 8000ee0:	4603      	mov	r3, r0
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d002      	beq.n	8000eec <MX_FDCAN1_Init+0xb0>
	/* Filter configuration Error */
		printf("[CAN] Unable to configure!\n");
 8000ee6:	4809      	ldr	r0, [pc, #36]	@ (8000f0c <MX_FDCAN1_Init+0xd0>)
 8000ee8:	f00c f94e 	bl	800d188 <puts>
	}
	if(HAL_FDCAN_Start(&hfdcan1)!= HAL_OK)
 8000eec:	4805      	ldr	r0, [pc, #20]	@ (8000f04 <MX_FDCAN1_Init+0xc8>)
 8000eee:	f003 fa6f 	bl	80043d0 <HAL_FDCAN_Start>
 8000ef2:	4603      	mov	r3, r0
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d001      	beq.n	8000efc <MX_FDCAN1_Init+0xc0>
	{
		Error_Handler();
 8000ef8:	f001 f948 	bl	800218c <Error_Handler>
	}
  /* USER CODE END FDCAN1_Init 2 */

}
 8000efc:	bf00      	nop
 8000efe:	3718      	adds	r7, #24
 8000f00:	46bd      	mov	sp, r7
 8000f02:	bd80      	pop	{r7, pc}
 8000f04:	20000108 	.word	0x20000108
 8000f08:	4000a400 	.word	0x4000a400
 8000f0c:	0800de8c 	.word	0x0800de8c

08000f10 <HAL_FDCAN_MspInit>:

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	b0be      	sub	sp, #248	@ 0xf8
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f18:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	601a      	str	r2, [r3, #0]
 8000f20:	605a      	str	r2, [r3, #4]
 8000f22:	609a      	str	r2, [r3, #8]
 8000f24:	60da      	str	r2, [r3, #12]
 8000f26:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000f28:	f107 0310 	add.w	r3, r7, #16
 8000f2c:	22d0      	movs	r2, #208	@ 0xd0
 8000f2e:	2100      	movs	r1, #0
 8000f30:	4618      	mov	r0, r3
 8000f32:	f00c fa09 	bl	800d348 <memset>
  if(fdcanHandle->Instance==FDCAN1)
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	4a2f      	ldr	r2, [pc, #188]	@ (8000ff8 <HAL_FDCAN_MspInit+0xe8>)
 8000f3c:	4293      	cmp	r3, r2
 8000f3e:	d156      	bne.n	8000fee <HAL_FDCAN_MspInit+0xde>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8000f40:	f04f 0200 	mov.w	r2, #0
 8000f44:	f04f 0304 	mov.w	r3, #4
 8000f48:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_HSE;
 8000f4c:	2300      	movs	r3, #0
 8000f4e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000f52:	f107 0310 	add.w	r3, r7, #16
 8000f56:	4618      	mov	r0, r3
 8000f58:	f005 fc10 	bl	800677c <HAL_RCCEx_PeriphCLKConfig>
 8000f5c:	4603      	mov	r3, r0
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	d001      	beq.n	8000f66 <HAL_FDCAN_MspInit+0x56>
    {
      Error_Handler();
 8000f62:	f001 f913 	bl	800218c <Error_Handler>
    }

    /* FDCAN1 clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8000f66:	4b25      	ldr	r3, [pc, #148]	@ (8000ffc <HAL_FDCAN_MspInit+0xec>)
 8000f68:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8000f6c:	4a23      	ldr	r2, [pc, #140]	@ (8000ffc <HAL_FDCAN_MspInit+0xec>)
 8000f6e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000f72:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0
 8000f76:	4b21      	ldr	r3, [pc, #132]	@ (8000ffc <HAL_FDCAN_MspInit+0xec>)
 8000f78:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8000f7c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000f80:	60fb      	str	r3, [r7, #12]
 8000f82:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f84:	4b1d      	ldr	r3, [pc, #116]	@ (8000ffc <HAL_FDCAN_MspInit+0xec>)
 8000f86:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000f8a:	4a1c      	ldr	r2, [pc, #112]	@ (8000ffc <HAL_FDCAN_MspInit+0xec>)
 8000f8c:	f043 0301 	orr.w	r3, r3, #1
 8000f90:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000f94:	4b19      	ldr	r3, [pc, #100]	@ (8000ffc <HAL_FDCAN_MspInit+0xec>)
 8000f96:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000f9a:	f003 0301 	and.w	r3, r3, #1
 8000f9e:	60bb      	str	r3, [r7, #8]
 8000fa0:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000fa2:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8000fa6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000faa:	2302      	movs	r3, #2
 8000fac:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8000fbc:	2309      	movs	r3, #9
 8000fbe:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fc2:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8000fc6:	4619      	mov	r1, r3
 8000fc8:	480d      	ldr	r0, [pc, #52]	@ (8001000 <HAL_FDCAN_MspInit+0xf0>)
 8000fca:	f003 fce5 	bl	8004998 <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 0, 0);
 8000fce:	2200      	movs	r2, #0
 8000fd0:	2100      	movs	r1, #0
 8000fd2:	2027      	movs	r0, #39	@ 0x27
 8000fd4:	f002 f834 	bl	8003040 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 8000fd8:	2027      	movs	r0, #39	@ 0x27
 8000fda:	f002 f84b 	bl	8003074 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(FDCAN1_IT1_IRQn, 0, 0);
 8000fde:	2200      	movs	r2, #0
 8000fe0:	2100      	movs	r1, #0
 8000fe2:	2028      	movs	r0, #40	@ 0x28
 8000fe4:	f002 f82c 	bl	8003040 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT1_IRQn);
 8000fe8:	2028      	movs	r0, #40	@ 0x28
 8000fea:	f002 f843 	bl	8003074 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }
}
 8000fee:	bf00      	nop
 8000ff0:	37f8      	adds	r7, #248	@ 0xf8
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	bd80      	pop	{r7, pc}
 8000ff6:	bf00      	nop
 8000ff8:	4000a400 	.word	0x4000a400
 8000ffc:	44020c00 	.word	0x44020c00
 8001000:	42020000 	.word	0x42020000

08001004 <InitCANFrames>:
  /* USER CODE END FDCAN1_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
void InitCANFrames() {
 8001004:	b480      	push	{r7}
 8001006:	b083      	sub	sp, #12
 8001008:	af00      	add	r7, sp, #0
    for (int i = 0; i < FRAME_COUNT; i++) {
 800100a:	2300      	movs	r3, #0
 800100c:	607b      	str	r3, [r7, #4]
 800100e:	e041      	b.n	8001094 <InitCANFrames+0x90>
        frames[i].header.IdType = FDCAN_STANDARD_ID;
 8001010:	4a25      	ldr	r2, [pc, #148]	@ (80010a8 <InitCANFrames+0xa4>)
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	212c      	movs	r1, #44	@ 0x2c
 8001016:	fb01 f303 	mul.w	r3, r1, r3
 800101a:	4413      	add	r3, r2
 800101c:	3304      	adds	r3, #4
 800101e:	2200      	movs	r2, #0
 8001020:	601a      	str	r2, [r3, #0]
        frames[i].header.TxFrameType = FDCAN_DATA_FRAME;
 8001022:	4a21      	ldr	r2, [pc, #132]	@ (80010a8 <InitCANFrames+0xa4>)
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	212c      	movs	r1, #44	@ 0x2c
 8001028:	fb01 f303 	mul.w	r3, r1, r3
 800102c:	4413      	add	r3, r2
 800102e:	3308      	adds	r3, #8
 8001030:	2200      	movs	r2, #0
 8001032:	601a      	str	r2, [r3, #0]
        frames[i].header.DataLength = FDCAN_DLC_BYTES_8;
 8001034:	4a1c      	ldr	r2, [pc, #112]	@ (80010a8 <InitCANFrames+0xa4>)
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	212c      	movs	r1, #44	@ 0x2c
 800103a:	fb01 f303 	mul.w	r3, r1, r3
 800103e:	4413      	add	r3, r2
 8001040:	330c      	adds	r3, #12
 8001042:	2208      	movs	r2, #8
 8001044:	601a      	str	r2, [r3, #0]
        frames[i].header.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 8001046:	4a18      	ldr	r2, [pc, #96]	@ (80010a8 <InitCANFrames+0xa4>)
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	212c      	movs	r1, #44	@ 0x2c
 800104c:	fb01 f303 	mul.w	r3, r1, r3
 8001050:	4413      	add	r3, r2
 8001052:	3310      	adds	r3, #16
 8001054:	2200      	movs	r2, #0
 8001056:	601a      	str	r2, [r3, #0]
        frames[i].header.BitRateSwitch = FDCAN_BRS_OFF;
 8001058:	4a13      	ldr	r2, [pc, #76]	@ (80010a8 <InitCANFrames+0xa4>)
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	212c      	movs	r1, #44	@ 0x2c
 800105e:	fb01 f303 	mul.w	r3, r1, r3
 8001062:	4413      	add	r3, r2
 8001064:	3314      	adds	r3, #20
 8001066:	2200      	movs	r2, #0
 8001068:	601a      	str	r2, [r3, #0]
        frames[i].header.FDFormat = FDCAN_CLASSIC_CAN;
 800106a:	4a0f      	ldr	r2, [pc, #60]	@ (80010a8 <InitCANFrames+0xa4>)
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	212c      	movs	r1, #44	@ 0x2c
 8001070:	fb01 f303 	mul.w	r3, r1, r3
 8001074:	4413      	add	r3, r2
 8001076:	3318      	adds	r3, #24
 8001078:	2200      	movs	r2, #0
 800107a:	601a      	str	r2, [r3, #0]
        frames[i].header.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 800107c:	4a0a      	ldr	r2, [pc, #40]	@ (80010a8 <InitCANFrames+0xa4>)
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	212c      	movs	r1, #44	@ 0x2c
 8001082:	fb01 f303 	mul.w	r3, r1, r3
 8001086:	4413      	add	r3, r2
 8001088:	331c      	adds	r3, #28
 800108a:	2200      	movs	r2, #0
 800108c:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < FRAME_COUNT; i++) {
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	3301      	adds	r3, #1
 8001092:	607b      	str	r3, [r7, #4]
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	2b02      	cmp	r3, #2
 8001098:	ddba      	ble.n	8001010 <InitCANFrames+0xc>
    }
}
 800109a:	bf00      	nop
 800109c:	bf00      	nop
 800109e:	370c      	adds	r7, #12
 80010a0:	46bd      	mov	sp, r7
 80010a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a6:	4770      	bx	lr
 80010a8:	20000000 	.word	0x20000000

080010ac <SendCANFrame>:

void SendCANFrame(CAN_FrameIndex frameIndex) {
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b082      	sub	sp, #8
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	4603      	mov	r3, r0
 80010b4:	71fb      	strb	r3, [r7, #7]
    if (frameIndex >= FRAME_COUNT) {
 80010b6:	79fb      	ldrb	r3, [r7, #7]
 80010b8:	2b02      	cmp	r3, #2
 80010ba:	d903      	bls.n	80010c4 <SendCANFrame+0x18>
    	printf("Over can frames index");
 80010bc:	480c      	ldr	r0, [pc, #48]	@ (80010f0 <SendCANFrame+0x44>)
 80010be:	f00b fffb 	bl	800d0b8 <iprintf>
        return; // todo add error
 80010c2:	e011      	b.n	80010e8 <SendCANFrame+0x3c>

    }
    HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &frames[frameIndex].header, frames[frameIndex].data);
 80010c4:	79fb      	ldrb	r3, [r7, #7]
 80010c6:	222c      	movs	r2, #44	@ 0x2c
 80010c8:	fb02 f303 	mul.w	r3, r2, r3
 80010cc:	4a09      	ldr	r2, [pc, #36]	@ (80010f4 <SendCANFrame+0x48>)
 80010ce:	1899      	adds	r1, r3, r2
 80010d0:	79fb      	ldrb	r3, [r7, #7]
 80010d2:	222c      	movs	r2, #44	@ 0x2c
 80010d4:	fb02 f303 	mul.w	r3, r2, r3
 80010d8:	3320      	adds	r3, #32
 80010da:	4a06      	ldr	r2, [pc, #24]	@ (80010f4 <SendCANFrame+0x48>)
 80010dc:	4413      	add	r3, r2
 80010de:	3304      	adds	r3, #4
 80010e0:	461a      	mov	r2, r3
 80010e2:	4805      	ldr	r0, [pc, #20]	@ (80010f8 <SendCANFrame+0x4c>)
 80010e4:	f003 f99c 	bl	8004420 <HAL_FDCAN_AddMessageToTxFifoQ>
}
 80010e8:	3708      	adds	r7, #8
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bd80      	pop	{r7, pc}
 80010ee:	bf00      	nop
 80010f0:	0800dea8 	.word	0x0800dea8
 80010f4:	20000000 	.word	0x20000000
 80010f8:	20000108 	.word	0x20000108

080010fc <modify_can_frame_byte>:

void modify_can_frame_byte(uint8_t frameIndex,uint8_t byte_num, uint8_t value)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b082      	sub	sp, #8
 8001100:	af00      	add	r7, sp, #0
 8001102:	4603      	mov	r3, r0
 8001104:	71fb      	strb	r3, [r7, #7]
 8001106:	460b      	mov	r3, r1
 8001108:	71bb      	strb	r3, [r7, #6]
 800110a:	4613      	mov	r3, r2
 800110c:	717b      	strb	r3, [r7, #5]
	//todo add wrong index error
   if (frameIndex >= FRAME_COUNT) {
 800110e:	79fb      	ldrb	r3, [r7, #7]
 8001110:	2b02      	cmp	r3, #2
 8001112:	d903      	bls.n	800111c <modify_can_frame_byte+0x20>
		printf("Over can frames index");
 8001114:	480c      	ldr	r0, [pc, #48]	@ (8001148 <modify_can_frame_byte+0x4c>)
 8001116:	f00b ffcf 	bl	800d0b8 <iprintf>
		return; // todo add error
 800111a:	e011      	b.n	8001140 <modify_can_frame_byte+0x44>
   }

   if (byte_num > 8) {
 800111c:	79bb      	ldrb	r3, [r7, #6]
 800111e:	2b08      	cmp	r3, #8
 8001120:	d903      	bls.n	800112a <modify_can_frame_byte+0x2e>
	   printf("Wrong byte index");
 8001122:	480a      	ldr	r0, [pc, #40]	@ (800114c <modify_can_frame_byte+0x50>)
 8001124:	f00b ffc8 	bl	800d0b8 <iprintf>
       return;
 8001128:	e00a      	b.n	8001140 <modify_can_frame_byte+0x44>
   }
	frames[frameIndex].data[byte_num] = value;
 800112a:	79fa      	ldrb	r2, [r7, #7]
 800112c:	79bb      	ldrb	r3, [r7, #6]
 800112e:	4908      	ldr	r1, [pc, #32]	@ (8001150 <modify_can_frame_byte+0x54>)
 8001130:	202c      	movs	r0, #44	@ 0x2c
 8001132:	fb00 f202 	mul.w	r2, r0, r2
 8001136:	440a      	add	r2, r1
 8001138:	4413      	add	r3, r2
 800113a:	3324      	adds	r3, #36	@ 0x24
 800113c:	797a      	ldrb	r2, [r7, #5]
 800113e:	701a      	strb	r2, [r3, #0]
}
 8001140:	3708      	adds	r7, #8
 8001142:	46bd      	mov	sp, r7
 8001144:	bd80      	pop	{r7, pc}
 8001146:	bf00      	nop
 8001148:	0800dea8 	.word	0x0800dea8
 800114c:	0800dec0 	.word	0x0800dec0
 8001150:	20000000 	.word	0x20000000

08001154 <MX_GPDMA1_Init>:

/* USER CODE END 0 */

/* GPDMA1 init function */
void MX_GPDMA1_Init(void)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	b082      	sub	sp, #8
 8001158:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GPDMA1_Init 0 */

  /* USER CODE END GPDMA1_Init 0 */

  /* Peripheral clock enable */
  __HAL_RCC_GPDMA1_CLK_ENABLE();
 800115a:	4b0d      	ldr	r3, [pc, #52]	@ (8001190 <MX_GPDMA1_Init+0x3c>)
 800115c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001160:	4a0b      	ldr	r2, [pc, #44]	@ (8001190 <MX_GPDMA1_Init+0x3c>)
 8001162:	f043 0301 	orr.w	r3, r3, #1
 8001166:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
 800116a:	4b09      	ldr	r3, [pc, #36]	@ (8001190 <MX_GPDMA1_Init+0x3c>)
 800116c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001170:	f003 0301 	and.w	r3, r3, #1
 8001174:	607b      	str	r3, [r7, #4]
 8001176:	687b      	ldr	r3, [r7, #4]

  /* GPDMA1 interrupt Init */
    HAL_NVIC_SetPriority(GPDMA1_Channel0_IRQn, 1, 0);
 8001178:	2200      	movs	r2, #0
 800117a:	2101      	movs	r1, #1
 800117c:	201b      	movs	r0, #27
 800117e:	f001 ff5f 	bl	8003040 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(GPDMA1_Channel0_IRQn);
 8001182:	201b      	movs	r0, #27
 8001184:	f001 ff76 	bl	8003074 <HAL_NVIC_EnableIRQ>
  /* USER CODE END GPDMA1_Init 1 */
  /* USER CODE BEGIN GPDMA1_Init 2 */

  /* USER CODE END GPDMA1_Init 2 */

}
 8001188:	bf00      	nop
 800118a:	3708      	adds	r7, #8
 800118c:	46bd      	mov	sp, r7
 800118e:	bd80      	pop	{r7, pc}
 8001190:	44020c00 	.word	0x44020c00

08001194 <MX_GPIO_Init>:
     PH1-OSC_OUT(PH1)   ------> RCC_OSC_OUT
     PA13(JTMS/SWDIO)   ------> DEBUG_JTMS-SWDIO
     PA14(JTCK/SWCLK)   ------> DEBUG_JTCK-SWCLK
*/
void MX_GPIO_Init(void)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	b08a      	sub	sp, #40	@ 0x28
 8001198:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800119a:	f107 0314 	add.w	r3, r7, #20
 800119e:	2200      	movs	r2, #0
 80011a0:	601a      	str	r2, [r3, #0]
 80011a2:	605a      	str	r2, [r3, #4]
 80011a4:	609a      	str	r2, [r3, #8]
 80011a6:	60da      	str	r2, [r3, #12]
 80011a8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80011aa:	4b46      	ldr	r3, [pc, #280]	@ (80012c4 <MX_GPIO_Init+0x130>)
 80011ac:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80011b0:	4a44      	ldr	r2, [pc, #272]	@ (80012c4 <MX_GPIO_Init+0x130>)
 80011b2:	f043 0304 	orr.w	r3, r3, #4
 80011b6:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80011ba:	4b42      	ldr	r3, [pc, #264]	@ (80012c4 <MX_GPIO_Init+0x130>)
 80011bc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80011c0:	f003 0304 	and.w	r3, r3, #4
 80011c4:	613b      	str	r3, [r7, #16]
 80011c6:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80011c8:	4b3e      	ldr	r3, [pc, #248]	@ (80012c4 <MX_GPIO_Init+0x130>)
 80011ca:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80011ce:	4a3d      	ldr	r2, [pc, #244]	@ (80012c4 <MX_GPIO_Init+0x130>)
 80011d0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80011d4:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80011d8:	4b3a      	ldr	r3, [pc, #232]	@ (80012c4 <MX_GPIO_Init+0x130>)
 80011da:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80011de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80011e2:	60fb      	str	r3, [r7, #12]
 80011e4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011e6:	4b37      	ldr	r3, [pc, #220]	@ (80012c4 <MX_GPIO_Init+0x130>)
 80011e8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80011ec:	4a35      	ldr	r2, [pc, #212]	@ (80012c4 <MX_GPIO_Init+0x130>)
 80011ee:	f043 0301 	orr.w	r3, r3, #1
 80011f2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80011f6:	4b33      	ldr	r3, [pc, #204]	@ (80012c4 <MX_GPIO_Init+0x130>)
 80011f8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80011fc:	f003 0301 	and.w	r3, r3, #1
 8001200:	60bb      	str	r3, [r7, #8]
 8001202:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001204:	4b2f      	ldr	r3, [pc, #188]	@ (80012c4 <MX_GPIO_Init+0x130>)
 8001206:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800120a:	4a2e      	ldr	r2, [pc, #184]	@ (80012c4 <MX_GPIO_Init+0x130>)
 800120c:	f043 0302 	orr.w	r3, r3, #2
 8001210:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001214:	4b2b      	ldr	r3, [pc, #172]	@ (80012c4 <MX_GPIO_Init+0x130>)
 8001216:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800121a:	f003 0302 	and.w	r3, r3, #2
 800121e:	607b      	str	r3, [r7, #4]
 8001220:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(K_BUS_SLP_GPIO_Port, K_BUS_SLP_Pin, GPIO_PIN_RESET);
 8001222:	2200      	movs	r2, #0
 8001224:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001228:	4827      	ldr	r0, [pc, #156]	@ (80012c8 <MX_GPIO_Init+0x134>)
 800122a:	f003 fd07 	bl	8004c3c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, BACKLIGHT_Pin|BATT_CHARGE_LIGHT_Pin|OIL_LIGHT_Pin|BRAKE_FLU_LIGHT_Pin
 800122e:	2200      	movs	r2, #0
 8001230:	f248 41f0 	movw	r1, #34032	@ 0x84f0
 8001234:	4825      	ldr	r0, [pc, #148]	@ (80012cc <MX_GPIO_Init+0x138>)
 8001236:	f003 fd01 	bl	8004c3c <HAL_GPIO_WritePin>
                          |TRCVR_MODE_Pin|D3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ABS_Pin|PARKING_BRAKE_Pin|BRAKE_WEAR_SENS_Pin|COOLANT_LVL_SENS_Pin
 800123a:	2200      	movs	r2, #0
 800123c:	f243 413e 	movw	r1, #13374	@ 0x343e
 8001240:	4823      	ldr	r0, [pc, #140]	@ (80012d0 <MX_GPIO_Init+0x13c>)
 8001242:	f003 fcfb 	bl	8004c3c <HAL_GPIO_WritePin>
                          |WASHER_FLU_LVL_Pin|D2_Pin|D1_Pin|Fuel_HVC_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : STM_ESP_Pin */
  GPIO_InitStruct.Pin = STM_ESP_Pin;
 8001246:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800124a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800124c:	2300      	movs	r3, #0
 800124e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001250:	2300      	movs	r3, #0
 8001252:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(STM_ESP_GPIO_Port, &GPIO_InitStruct);
 8001254:	f107 0314 	add.w	r3, r7, #20
 8001258:	4619      	mov	r1, r3
 800125a:	481b      	ldr	r0, [pc, #108]	@ (80012c8 <MX_GPIO_Init+0x134>)
 800125c:	f003 fb9c 	bl	8004998 <HAL_GPIO_Init>

  /*Configure GPIO pin : K_BUS_SLP_Pin */
  GPIO_InitStruct.Pin = K_BUS_SLP_Pin;
 8001260:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001264:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001266:	2301      	movs	r3, #1
 8001268:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800126a:	2300      	movs	r3, #0
 800126c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800126e:	2300      	movs	r3, #0
 8001270:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(K_BUS_SLP_GPIO_Port, &GPIO_InitStruct);
 8001272:	f107 0314 	add.w	r3, r7, #20
 8001276:	4619      	mov	r1, r3
 8001278:	4813      	ldr	r0, [pc, #76]	@ (80012c8 <MX_GPIO_Init+0x134>)
 800127a:	f003 fb8d 	bl	8004998 <HAL_GPIO_Init>

  /*Configure GPIO pins : BACKLIGHT_Pin BATT_CHARGE_LIGHT_Pin OIL_LIGHT_Pin BRAKE_FLU_LIGHT_Pin
                           TRCVR_MODE_Pin D3_Pin */
  GPIO_InitStruct.Pin = BACKLIGHT_Pin|BATT_CHARGE_LIGHT_Pin|OIL_LIGHT_Pin|BRAKE_FLU_LIGHT_Pin
 800127e:	f248 43f0 	movw	r3, #34032	@ 0x84f0
 8001282:	617b      	str	r3, [r7, #20]
                          |TRCVR_MODE_Pin|D3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001284:	2301      	movs	r3, #1
 8001286:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001288:	2300      	movs	r3, #0
 800128a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800128c:	2300      	movs	r3, #0
 800128e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001290:	f107 0314 	add.w	r3, r7, #20
 8001294:	4619      	mov	r1, r3
 8001296:	480d      	ldr	r0, [pc, #52]	@ (80012cc <MX_GPIO_Init+0x138>)
 8001298:	f003 fb7e 	bl	8004998 <HAL_GPIO_Init>

  /*Configure GPIO pins : ABS_Pin PARKING_BRAKE_Pin BRAKE_WEAR_SENS_Pin COOLANT_LVL_SENS_Pin
                           WASHER_FLU_LVL_Pin D2_Pin D1_Pin Fuel_HVC_Pin */
  GPIO_InitStruct.Pin = ABS_Pin|PARKING_BRAKE_Pin|BRAKE_WEAR_SENS_Pin|COOLANT_LVL_SENS_Pin
 800129c:	f243 433e 	movw	r3, #13374	@ 0x343e
 80012a0:	617b      	str	r3, [r7, #20]
                          |WASHER_FLU_LVL_Pin|D2_Pin|D1_Pin|Fuel_HVC_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012a2:	2301      	movs	r3, #1
 80012a4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012a6:	2300      	movs	r3, #0
 80012a8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012aa:	2300      	movs	r3, #0
 80012ac:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012ae:	f107 0314 	add.w	r3, r7, #20
 80012b2:	4619      	mov	r1, r3
 80012b4:	4806      	ldr	r0, [pc, #24]	@ (80012d0 <MX_GPIO_Init+0x13c>)
 80012b6:	f003 fb6f 	bl	8004998 <HAL_GPIO_Init>

}
 80012ba:	bf00      	nop
 80012bc:	3728      	adds	r7, #40	@ 0x28
 80012be:	46bd      	mov	sp, r7
 80012c0:	bd80      	pop	{r7, pc}
 80012c2:	bf00      	nop
 80012c4:	44020c00 	.word	0x44020c00
 80012c8:	42020800 	.word	0x42020800
 80012cc:	42020000 	.word	0x42020000
 80012d0:	42020400 	.word	0x42020400

080012d4 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80012d8:	4b1b      	ldr	r3, [pc, #108]	@ (8001348 <MX_I2C1_Init+0x74>)
 80012da:	4a1c      	ldr	r2, [pc, #112]	@ (800134c <MX_I2C1_Init+0x78>)
 80012dc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x60808CD3;
 80012de:	4b1a      	ldr	r3, [pc, #104]	@ (8001348 <MX_I2C1_Init+0x74>)
 80012e0:	4a1b      	ldr	r2, [pc, #108]	@ (8001350 <MX_I2C1_Init+0x7c>)
 80012e2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80012e4:	4b18      	ldr	r3, [pc, #96]	@ (8001348 <MX_I2C1_Init+0x74>)
 80012e6:	2200      	movs	r2, #0
 80012e8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80012ea:	4b17      	ldr	r3, [pc, #92]	@ (8001348 <MX_I2C1_Init+0x74>)
 80012ec:	2201      	movs	r2, #1
 80012ee:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80012f0:	4b15      	ldr	r3, [pc, #84]	@ (8001348 <MX_I2C1_Init+0x74>)
 80012f2:	2200      	movs	r2, #0
 80012f4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80012f6:	4b14      	ldr	r3, [pc, #80]	@ (8001348 <MX_I2C1_Init+0x74>)
 80012f8:	2200      	movs	r2, #0
 80012fa:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80012fc:	4b12      	ldr	r3, [pc, #72]	@ (8001348 <MX_I2C1_Init+0x74>)
 80012fe:	2200      	movs	r2, #0
 8001300:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001302:	4b11      	ldr	r3, [pc, #68]	@ (8001348 <MX_I2C1_Init+0x74>)
 8001304:	2200      	movs	r2, #0
 8001306:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001308:	4b0f      	ldr	r3, [pc, #60]	@ (8001348 <MX_I2C1_Init+0x74>)
 800130a:	2200      	movs	r2, #0
 800130c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800130e:	480e      	ldr	r0, [pc, #56]	@ (8001348 <MX_I2C1_Init+0x74>)
 8001310:	f003 fcc6 	bl	8004ca0 <HAL_I2C_Init>
 8001314:	4603      	mov	r3, r0
 8001316:	2b00      	cmp	r3, #0
 8001318:	d001      	beq.n	800131e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800131a:	f000 ff37 	bl	800218c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800131e:	2100      	movs	r1, #0
 8001320:	4809      	ldr	r0, [pc, #36]	@ (8001348 <MX_I2C1_Init+0x74>)
 8001322:	f004 f9e9 	bl	80056f8 <HAL_I2CEx_ConfigAnalogFilter>
 8001326:	4603      	mov	r3, r0
 8001328:	2b00      	cmp	r3, #0
 800132a:	d001      	beq.n	8001330 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800132c:	f000 ff2e 	bl	800218c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001330:	2100      	movs	r1, #0
 8001332:	4805      	ldr	r0, [pc, #20]	@ (8001348 <MX_I2C1_Init+0x74>)
 8001334:	f004 fa2b 	bl	800578e <HAL_I2CEx_ConfigDigitalFilter>
 8001338:	4603      	mov	r3, r0
 800133a:	2b00      	cmp	r3, #0
 800133c:	d001      	beq.n	8001342 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800133e:	f000 ff25 	bl	800218c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001342:	bf00      	nop
 8001344:	bd80      	pop	{r7, pc}
 8001346:	bf00      	nop
 8001348:	2000016c 	.word	0x2000016c
 800134c:	40005400 	.word	0x40005400
 8001350:	60808cd3 	.word	0x60808cd3

08001354 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	b0be      	sub	sp, #248	@ 0xf8
 8001358:	af00      	add	r7, sp, #0
 800135a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800135c:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8001360:	2200      	movs	r2, #0
 8001362:	601a      	str	r2, [r3, #0]
 8001364:	605a      	str	r2, [r3, #4]
 8001366:	609a      	str	r2, [r3, #8]
 8001368:	60da      	str	r2, [r3, #12]
 800136a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800136c:	f107 0310 	add.w	r3, r7, #16
 8001370:	22d0      	movs	r2, #208	@ 0xd0
 8001372:	2100      	movs	r1, #0
 8001374:	4618      	mov	r0, r3
 8001376:	f00b ffe7 	bl	800d348 <memset>
  if(i2cHandle->Instance==I2C1)
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	4a26      	ldr	r2, [pc, #152]	@ (8001418 <HAL_I2C_MspInit+0xc4>)
 8001380:	4293      	cmp	r3, r2
 8001382:	d145      	bne.n	8001410 <HAL_I2C_MspInit+0xbc>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001384:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001388:	f04f 0300 	mov.w	r3, #0
 800138c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001390:	2300      	movs	r3, #0
 8001392:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001396:	f107 0310 	add.w	r3, r7, #16
 800139a:	4618      	mov	r0, r3
 800139c:	f005 f9ee 	bl	800677c <HAL_RCCEx_PeriphCLKConfig>
 80013a0:	4603      	mov	r3, r0
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d001      	beq.n	80013aa <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 80013a6:	f000 fef1 	bl	800218c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013aa:	4b1c      	ldr	r3, [pc, #112]	@ (800141c <HAL_I2C_MspInit+0xc8>)
 80013ac:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80013b0:	4a1a      	ldr	r2, [pc, #104]	@ (800141c <HAL_I2C_MspInit+0xc8>)
 80013b2:	f043 0302 	orr.w	r3, r3, #2
 80013b6:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80013ba:	4b18      	ldr	r3, [pc, #96]	@ (800141c <HAL_I2C_MspInit+0xc8>)
 80013bc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80013c0:	f003 0302 	and.w	r3, r3, #2
 80013c4:	60fb      	str	r3, [r7, #12]
 80013c6:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80013c8:	23c0      	movs	r3, #192	@ 0xc0
 80013ca:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80013ce:	2312      	movs	r3, #18
 80013d0:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013d4:	2300      	movs	r3, #0
 80013d6:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013da:	2300      	movs	r3, #0
 80013dc:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80013e0:	2304      	movs	r3, #4
 80013e2:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013e6:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 80013ea:	4619      	mov	r1, r3
 80013ec:	480c      	ldr	r0, [pc, #48]	@ (8001420 <HAL_I2C_MspInit+0xcc>)
 80013ee:	f003 fad3 	bl	8004998 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80013f2:	4b0a      	ldr	r3, [pc, #40]	@ (800141c <HAL_I2C_MspInit+0xc8>)
 80013f4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80013f8:	4a08      	ldr	r2, [pc, #32]	@ (800141c <HAL_I2C_MspInit+0xc8>)
 80013fa:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80013fe:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8001402:	4b06      	ldr	r3, [pc, #24]	@ (800141c <HAL_I2C_MspInit+0xc8>)
 8001404:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001408:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800140c:	60bb      	str	r3, [r7, #8]
 800140e:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001410:	bf00      	nop
 8001412:	37f8      	adds	r7, #248	@ 0xf8
 8001414:	46bd      	mov	sp, r7
 8001416:	bd80      	pop	{r7, pc}
 8001418:	40005400 	.word	0x40005400
 800141c:	44020c00 	.word	0x44020c00
 8001420:	42020400 	.word	0x42020400

08001424 <MX_ICACHE_Init>:

/* USER CODE END 0 */

/* ICACHE init function */
void MX_ICACHE_Init(void)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	af00      	add	r7, sp, #0

  /* USER CODE END ICACHE_Init 1 */

  /** Enable instruction cache in 1-way (direct mapped cache)
  */
  if (HAL_ICACHE_ConfigAssociativityMode(ICACHE_1WAY) != HAL_OK)
 8001428:	2000      	movs	r0, #0
 800142a:	f004 f9fd 	bl	8005828 <HAL_ICACHE_ConfigAssociativityMode>
 800142e:	4603      	mov	r3, r0
 8001430:	2b00      	cmp	r3, #0
 8001432:	d001      	beq.n	8001438 <MX_ICACHE_Init+0x14>
  {
    Error_Handler();
 8001434:	f000 feaa 	bl	800218c <Error_Handler>
  }
  if (HAL_ICACHE_Enable() != HAL_OK)
 8001438:	f004 fa16 	bl	8005868 <HAL_ICACHE_Enable>
 800143c:	4603      	mov	r3, r0
 800143e:	2b00      	cmp	r3, #0
 8001440:	d001      	beq.n	8001446 <MX_ICACHE_Init+0x22>
  {
    Error_Handler();
 8001442:	f000 fea3 	bl	800218c <Error_Handler>
  }
  /* USER CODE BEGIN ICACHE_Init 2 */

  /* USER CODE END ICACHE_Init 2 */

}
 8001446:	bf00      	nop
 8001448:	bd80      	pop	{r7, pc}
	...

0800144c <SetTCON>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void SetTCON(I2C_HandleTypeDef *hi2c, uint16_t value) {
 800144c:	b580      	push	{r7, lr}
 800144e:	b086      	sub	sp, #24
 8001450:	af02      	add	r7, sp, #8
 8001452:	6078      	str	r0, [r7, #4]
 8001454:	460b      	mov	r3, r1
 8001456:	807b      	strh	r3, [r7, #2]
    uint8_t data[3];

    // Rejestr TCON (0x04), Write = 00
    data[0] = (0x04 << 4) | 0x00;
 8001458:	2340      	movs	r3, #64	@ 0x40
 800145a:	733b      	strb	r3, [r7, #12]

    // 9-bitowa warto TCON
    value &= 0x01FF;
 800145c:	887b      	ldrh	r3, [r7, #2]
 800145e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001462:	807b      	strh	r3, [r7, #2]
    data[2] = (value >> 8) & 0x01; // MSB (1 bit)
 8001464:	887b      	ldrh	r3, [r7, #2]
 8001466:	0a1b      	lsrs	r3, r3, #8
 8001468:	b29b      	uxth	r3, r3
 800146a:	b2db      	uxtb	r3, r3
 800146c:	f003 0301 	and.w	r3, r3, #1
 8001470:	b2db      	uxtb	r3, r3
 8001472:	73bb      	strb	r3, [r7, #14]
    data[1] = value & 0xFF;        // LSB (8 bitw)
 8001474:	887b      	ldrh	r3, [r7, #2]
 8001476:	b2db      	uxtb	r3, r3
 8001478:	737b      	strb	r3, [r7, #13]

    // Wysanie komendy + 2 bajtw wartoci
    if (HAL_I2C_Master_Transmit(hi2c, (0x2C << 1), data, 3, HAL_MAX_DELAY) != HAL_OK) {
 800147a:	f107 020c 	add.w	r2, r7, #12
 800147e:	f04f 33ff 	mov.w	r3, #4294967295
 8001482:	9300      	str	r3, [sp, #0]
 8001484:	2303      	movs	r3, #3
 8001486:	2158      	movs	r1, #88	@ 0x58
 8001488:	6878      	ldr	r0, [r7, #4]
 800148a:	f003 fca5 	bl	8004dd8 <HAL_I2C_Master_Transmit>
 800148e:	4603      	mov	r3, r0
 8001490:	2b00      	cmp	r3, #0
 8001492:	d002      	beq.n	800149a <SetTCON+0x4e>
        printf(" Bd zapisu do TCON!\n");
 8001494:	4803      	ldr	r0, [pc, #12]	@ (80014a4 <SetTCON+0x58>)
 8001496:	f00b fe77 	bl	800d188 <puts>
    }
}
 800149a:	bf00      	nop
 800149c:	3710      	adds	r7, #16
 800149e:	46bd      	mov	sp, r7
 80014a0:	bd80      	pop	{r7, pc}
 80014a2:	bf00      	nop
 80014a4:	0800dee4 	.word	0x0800dee4

080014a8 <MCP4662_ReadTCON>:



uint16_t MCP4662_ReadTCON(I2C_HandleTypeDef *hi2c) {
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b086      	sub	sp, #24
 80014ac:	af02      	add	r7, sp, #8
 80014ae:	6078      	str	r0, [r7, #4]
    uint8_t command_byte = (0x04 << 4) | 0x0C; // Rejestr TCON, CC = 11 (Read)
 80014b0:	234c      	movs	r3, #76	@ 0x4c
 80014b2:	737b      	strb	r3, [r7, #13]
    uint8_t data[2] = {0};
 80014b4:	2300      	movs	r3, #0
 80014b6:	813b      	strh	r3, [r7, #8]

    // Wysanie bajtu komendy
    if (HAL_I2C_Master_Transmit(hi2c, (0x2C << 1), &command_byte, 1, HAL_MAX_DELAY) != HAL_OK) {
 80014b8:	f107 020d 	add.w	r2, r7, #13
 80014bc:	f04f 33ff 	mov.w	r3, #4294967295
 80014c0:	9300      	str	r3, [sp, #0]
 80014c2:	2301      	movs	r3, #1
 80014c4:	2158      	movs	r1, #88	@ 0x58
 80014c6:	6878      	ldr	r0, [r7, #4]
 80014c8:	f003 fc86 	bl	8004dd8 <HAL_I2C_Master_Transmit>
 80014cc:	4603      	mov	r3, r0
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d002      	beq.n	80014d8 <MCP4662_ReadTCON+0x30>
        return 0xFFFF; // Kod bdu
 80014d2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80014d6:	e01b      	b.n	8001510 <MCP4662_ReadTCON+0x68>
    }

    // Odczyt danych (9-bitowa warto, ale zwracamy 16-bitow zmienn)
    if (HAL_I2C_Master_Receive(hi2c, (0x2C << 1) | 1, data, 2, HAL_MAX_DELAY) != HAL_OK) {
 80014d8:	f107 0208 	add.w	r2, r7, #8
 80014dc:	f04f 33ff 	mov.w	r3, #4294967295
 80014e0:	9300      	str	r3, [sp, #0]
 80014e2:	2302      	movs	r3, #2
 80014e4:	2159      	movs	r1, #89	@ 0x59
 80014e6:	6878      	ldr	r0, [r7, #4]
 80014e8:	f003 fd6a 	bl	8004fc0 <HAL_I2C_Master_Receive>
 80014ec:	4603      	mov	r3, r0
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d002      	beq.n	80014f8 <MCP4662_ReadTCON+0x50>
        return 0xFFFF; // Kod bdu
 80014f2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80014f6:	e00b      	b.n	8001510 <MCP4662_ReadTCON+0x68>
    }

    // Poczenie danych (TCON ma 9 bitw, wic maskujemy)
    uint16_t tcon_value = ((data[0] << 8) | data[1]) & 0x01FF;
 80014f8:	7a3b      	ldrb	r3, [r7, #8]
 80014fa:	021b      	lsls	r3, r3, #8
 80014fc:	b21a      	sxth	r2, r3
 80014fe:	7a7b      	ldrb	r3, [r7, #9]
 8001500:	b21b      	sxth	r3, r3
 8001502:	4313      	orrs	r3, r2
 8001504:	b21b      	sxth	r3, r3
 8001506:	b29b      	uxth	r3, r3
 8001508:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800150c:	81fb      	strh	r3, [r7, #14]

    return tcon_value;
 800150e:	89fb      	ldrh	r3, [r7, #14]
}
 8001510:	4618      	mov	r0, r3
 8001512:	3710      	adds	r7, #16
 8001514:	46bd      	mov	sp, r7
 8001516:	bd80      	pop	{r7, pc}

08001518 <__io_putchar>:
    data[2] = tcon_value & 0xFF;         // Pozostae 8 bitw

    HAL_I2C_Master_Transmit(hi2c, MCP4662_ADDR_WRITE, data, 3, HAL_MAX_DELAY);
}
int __io_putchar(int ch) //function used to print() in usart
{
 8001518:	b580      	push	{r7, lr}
 800151a:	b082      	sub	sp, #8
 800151c:	af00      	add	r7, sp, #0
 800151e:	6078      	str	r0, [r7, #4]
  if (ch == '\n') {
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	2b0a      	cmp	r3, #10
 8001524:	d102      	bne.n	800152c <__io_putchar+0x14>
    __io_putchar('\r');
 8001526:	200d      	movs	r0, #13
 8001528:	f7ff fff6 	bl	8001518 <__io_putchar>
  }

  HAL_UART_Transmit(&huart1, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 800152c:	1d39      	adds	r1, r7, #4
 800152e:	f04f 33ff 	mov.w	r3, #4294967295
 8001532:	2201      	movs	r2, #1
 8001534:	4803      	ldr	r0, [pc, #12]	@ (8001544 <__io_putchar+0x2c>)
 8001536:	f00a f9b7 	bl	800b8a8 <HAL_UART_Transmit>

  return 1;
 800153a:	2301      	movs	r3, #1
}
 800153c:	4618      	mov	r0, r3
 800153e:	3708      	adds	r7, #8
 8001540:	46bd      	mov	sp, r7
 8001542:	bd80      	pop	{r7, pc}
 8001544:	20000400 	.word	0x20000400

08001548 <ReadWiper>:
uint16_t ReadWiper(I2C_HandleTypeDef *hi2c, uint8_t wiper_reg) {
 8001548:	b580      	push	{r7, lr}
 800154a:	b086      	sub	sp, #24
 800154c:	af02      	add	r7, sp, #8
 800154e:	6078      	str	r0, [r7, #4]
 8001550:	460b      	mov	r3, r1
 8001552:	70fb      	strb	r3, [r7, #3]
    uint8_t command_byte = (wiper_reg << 4) | 0x0C; // CC = 11 (Read)
 8001554:	78fb      	ldrb	r3, [r7, #3]
 8001556:	011b      	lsls	r3, r3, #4
 8001558:	b25b      	sxtb	r3, r3
 800155a:	f043 030c 	orr.w	r3, r3, #12
 800155e:	b25b      	sxtb	r3, r3
 8001560:	b2db      	uxtb	r3, r3
 8001562:	737b      	strb	r3, [r7, #13]
    uint8_t data[2] = {0};
 8001564:	2300      	movs	r3, #0
 8001566:	813b      	strh	r3, [r7, #8]

    // Wysanie bajtu komendy
    if (HAL_I2C_Master_Transmit(hi2c, (0x2C << 1), &command_byte, 1, HAL_MAX_DELAY) != HAL_OK) {
 8001568:	f107 020d 	add.w	r2, r7, #13
 800156c:	f04f 33ff 	mov.w	r3, #4294967295
 8001570:	9300      	str	r3, [sp, #0]
 8001572:	2301      	movs	r3, #1
 8001574:	2158      	movs	r1, #88	@ 0x58
 8001576:	6878      	ldr	r0, [r7, #4]
 8001578:	f003 fc2e 	bl	8004dd8 <HAL_I2C_Master_Transmit>
 800157c:	4603      	mov	r3, r0
 800157e:	2b00      	cmp	r3, #0
 8001580:	d002      	beq.n	8001588 <ReadWiper+0x40>
        return 0xFFFF; // Kod bdu
 8001582:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001586:	e01b      	b.n	80015c0 <ReadWiper+0x78>
    }

    // Odczyt 10-bitowego wiper value
    if (HAL_I2C_Master_Receive(hi2c, (0x2C << 1) | 1, data, 2, HAL_MAX_DELAY) != HAL_OK) {
 8001588:	f107 0208 	add.w	r2, r7, #8
 800158c:	f04f 33ff 	mov.w	r3, #4294967295
 8001590:	9300      	str	r3, [sp, #0]
 8001592:	2302      	movs	r3, #2
 8001594:	2159      	movs	r1, #89	@ 0x59
 8001596:	6878      	ldr	r0, [r7, #4]
 8001598:	f003 fd12 	bl	8004fc0 <HAL_I2C_Master_Receive>
 800159c:	4603      	mov	r3, r0
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d002      	beq.n	80015a8 <ReadWiper+0x60>
        return 0xFFFF; // Kod bdu
 80015a2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80015a6:	e00b      	b.n	80015c0 <ReadWiper+0x78>
    }

    uint16_t wiper_value = ((data[0] << 8) | data[1]) & 0x03FF; // 10-bitowy wynik
 80015a8:	7a3b      	ldrb	r3, [r7, #8]
 80015aa:	021b      	lsls	r3, r3, #8
 80015ac:	b21a      	sxth	r2, r3
 80015ae:	7a7b      	ldrb	r3, [r7, #9]
 80015b0:	b21b      	sxth	r3, r3
 80015b2:	4313      	orrs	r3, r2
 80015b4:	b21b      	sxth	r3, r3
 80015b6:	b29b      	uxth	r3, r3
 80015b8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80015bc:	81fb      	strh	r3, [r7, #14]
    return wiper_value;
 80015be:	89fb      	ldrh	r3, [r7, #14]
}
 80015c0:	4618      	mov	r0, r3
 80015c2:	3710      	adds	r7, #16
 80015c4:	46bd      	mov	sp, r7
 80015c6:	bd80      	pop	{r7, pc}

080015c8 <WriteWiper>:
        return; // Nieprawidowy wybr wipera
    }

    HAL_I2C_Master_Transmit(hi2c, MCP4662_ADDR, &cmd, 1, HAL_MAX_DELAY);
}
void WriteWiper(I2C_HandleTypeDef *hi2c, uint8_t wiper_reg, uint16_t value) {
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b086      	sub	sp, #24
 80015cc:	af02      	add	r7, sp, #8
 80015ce:	6078      	str	r0, [r7, #4]
 80015d0:	460b      	mov	r3, r1
 80015d2:	70fb      	strb	r3, [r7, #3]
 80015d4:	4613      	mov	r3, r2
 80015d6:	803b      	strh	r3, [r7, #0]
    uint8_t command_byte = (wiper_reg << 4) | 0x00; // CC = 00 (Write)
 80015d8:	78fb      	ldrb	r3, [r7, #3]
 80015da:	011b      	lsls	r3, r3, #4
 80015dc:	b2db      	uxtb	r3, r3
 80015de:	73fb      	strb	r3, [r7, #15]
    uint8_t data[2];

    // Ograniczenie wartoci do 10 bitw
    value &= 0x03FF;
 80015e0:	883b      	ldrh	r3, [r7, #0]
 80015e2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80015e6:	803b      	strh	r3, [r7, #0]

    // Przygotowanie danych do wysania
    data[0] = (value >> 8) & 0x03; // Modsze 2 bity id na pocztek
 80015e8:	883b      	ldrh	r3, [r7, #0]
 80015ea:	0a1b      	lsrs	r3, r3, #8
 80015ec:	b29b      	uxth	r3, r3
 80015ee:	b2db      	uxtb	r3, r3
 80015f0:	f003 0303 	and.w	r3, r3, #3
 80015f4:	b2db      	uxtb	r3, r3
 80015f6:	733b      	strb	r3, [r7, #12]
    data[1] = value & 0xFF;        // Starsze 8 bitw id na koniec
 80015f8:	883b      	ldrh	r3, [r7, #0]
 80015fa:	b2db      	uxtb	r3, r3
 80015fc:	737b      	strb	r3, [r7, #13]

    // Wysanie bajtu komendy + 2 bajtw danych
    HAL_I2C_Master_Transmit(hi2c, (0x2D << 1), &command_byte, 1, HAL_MAX_DELAY);
 80015fe:	f107 020f 	add.w	r2, r7, #15
 8001602:	f04f 33ff 	mov.w	r3, #4294967295
 8001606:	9300      	str	r3, [sp, #0]
 8001608:	2301      	movs	r3, #1
 800160a:	215a      	movs	r1, #90	@ 0x5a
 800160c:	6878      	ldr	r0, [r7, #4]
 800160e:	f003 fbe3 	bl	8004dd8 <HAL_I2C_Master_Transmit>
    HAL_I2C_Master_Transmit(hi2c, (0x2D << 1), data, 2, HAL_MAX_DELAY);
 8001612:	f107 020c 	add.w	r2, r7, #12
 8001616:	f04f 33ff 	mov.w	r3, #4294967295
 800161a:	9300      	str	r3, [sp, #0]
 800161c:	2302      	movs	r3, #2
 800161e:	215a      	movs	r1, #90	@ 0x5a
 8001620:	6878      	ldr	r0, [r7, #4]
 8001622:	f003 fbd9 	bl	8004dd8 <HAL_I2C_Master_Transmit>
}
 8001626:	bf00      	nop
 8001628:	3710      	adds	r7, #16
 800162a:	46bd      	mov	sp, r7
 800162c:	bd80      	pop	{r7, pc}
	...

08001630 <ESP32_SendCommand>:
     else
     {
         printf("Bd ustawiania rezystancji\r\n");
     }
}
void ESP32_SendCommand(const char* command) {
 8001630:	b580      	push	{r7, lr}
 8001632:	b082      	sub	sp, #8
 8001634:	af00      	add	r7, sp, #0
 8001636:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart1, (uint8_t*)command, strlen(command), HAL_MAX_DELAY);
 8001638:	6878      	ldr	r0, [r7, #4]
 800163a:	f7fe fe2d 	bl	8000298 <strlen>
 800163e:	4603      	mov	r3, r0
 8001640:	b29a      	uxth	r2, r3
 8001642:	f04f 33ff 	mov.w	r3, #4294967295
 8001646:	6879      	ldr	r1, [r7, #4]
 8001648:	4808      	ldr	r0, [pc, #32]	@ (800166c <ESP32_SendCommand+0x3c>)
 800164a:	f00a f92d 	bl	800b8a8 <HAL_UART_Transmit>
    HAL_UART_Transmit(&huart1, (uint8_t*)"\r\n", 2, HAL_MAX_DELAY);  // Kocwka komendy AT
 800164e:	f04f 33ff 	mov.w	r3, #4294967295
 8001652:	2202      	movs	r2, #2
 8001654:	4906      	ldr	r1, [pc, #24]	@ (8001670 <ESP32_SendCommand+0x40>)
 8001656:	4805      	ldr	r0, [pc, #20]	@ (800166c <ESP32_SendCommand+0x3c>)
 8001658:	f00a f926 	bl	800b8a8 <HAL_UART_Transmit>
    HAL_Delay(100);  // Czekaj na odpowied
 800165c:	2064      	movs	r0, #100	@ 0x64
 800165e:	f001 fc13 	bl	8002e88 <HAL_Delay>
}
 8001662:	bf00      	nop
 8001664:	3708      	adds	r7, #8
 8001666:	46bd      	mov	sp, r7
 8001668:	bd80      	pop	{r7, pc}
 800166a:	bf00      	nop
 800166c:	20000400 	.word	0x20000400
 8001670:	0800df60 	.word	0x0800df60

08001674 <InitAnalogIndicators>:
            printf("Znaleziono urzdzenie na adresie: 0x%X\r\n", addr);
        }
    }
}

void InitAnalogIndicators(){
 8001674:	b580      	push	{r7, lr}
 8001676:	af00      	add	r7, sp, #0

	 HAL_GPIO_WritePin(K_BUS_SLP_GPIO_Port, K_BUS_SLP_Pin, SET); //turn off k-bus tranciver sleep mode
 8001678:	2201      	movs	r2, #1
 800167a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800167e:	481d      	ldr	r0, [pc, #116]	@ (80016f4 <InitAnalogIndicators+0x80>)
 8001680:	f003 fadc 	bl	8004c3c <HAL_GPIO_WritePin>

	 HAL_GPIO_WritePin(WASHER_FLU_LVL_GPIO_Port, WASHER_FLU_LVL_Pin, SET); // SET to off
 8001684:	2201      	movs	r2, #1
 8001686:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800168a:	481b      	ldr	r0, [pc, #108]	@ (80016f8 <InitAnalogIndicators+0x84>)
 800168c:	f003 fad6 	bl	8004c3c <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(COOLANT_LVL_SENS_GPIO_Port, COOLANT_LVL_SENS_Pin, SET); //SET to off
 8001690:	2201      	movs	r2, #1
 8001692:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001696:	4818      	ldr	r0, [pc, #96]	@ (80016f8 <InitAnalogIndicators+0x84>)
 8001698:	f003 fad0 	bl	8004c3c <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(BRAKE_WEAR_SENS_GPIO_Port, BRAKE_WEAR_SENS_Pin, SET);//SET to off
 800169c:	2201      	movs	r2, #1
 800169e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80016a2:	4815      	ldr	r0, [pc, #84]	@ (80016f8 <InitAnalogIndicators+0x84>)
 80016a4:	f003 faca 	bl	8004c3c <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(PARKING_BRAKE_GPIO_Port, PARKING_BRAKE_Pin, RESET);//SET to off temp
 80016a8:	2200      	movs	r2, #0
 80016aa:	2104      	movs	r1, #4
 80016ac:	4812      	ldr	r0, [pc, #72]	@ (80016f8 <InitAnalogIndicators+0x84>)
 80016ae:	f003 fac5 	bl	8004c3c <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(ABS_GPIO_Port, ABS_Pin, SET);//SET to off temp
 80016b2:	2201      	movs	r2, #1
 80016b4:	2102      	movs	r1, #2
 80016b6:	4810      	ldr	r0, [pc, #64]	@ (80016f8 <InitAnalogIndicators+0x84>)
 80016b8:	f003 fac0 	bl	8004c3c <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(BRAKE_FLU_LIGHT_GPIO_Port, BRAKE_FLU_LIGHT_Pin, SET);//SET to off
 80016bc:	2201      	movs	r2, #1
 80016be:	2180      	movs	r1, #128	@ 0x80
 80016c0:	480e      	ldr	r0, [pc, #56]	@ (80016fc <InitAnalogIndicators+0x88>)
 80016c2:	f003 fabb 	bl	8004c3c <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(OIL_LIGHT_GPIO_Port, OIL_LIGHT_Pin, RESET);//RESET to off temp
 80016c6:	2200      	movs	r2, #0
 80016c8:	2140      	movs	r1, #64	@ 0x40
 80016ca:	480c      	ldr	r0, [pc, #48]	@ (80016fc <InitAnalogIndicators+0x88>)
 80016cc:	f003 fab6 	bl	8004c3c <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(BATT_CHARGE_LIGHT_GPIO_Port, BATT_CHARGE_LIGHT_Pin, RESET);//RESET to off temp
 80016d0:	2200      	movs	r2, #0
 80016d2:	2120      	movs	r1, #32
 80016d4:	4809      	ldr	r0, [pc, #36]	@ (80016fc <InitAnalogIndicators+0x88>)
 80016d6:	f003 fab1 	bl	8004c3c <HAL_GPIO_WritePin>

	 //HAL_GPIO_WritePin(BACKLIGHT_GPIO_Port, BACKLIGHT_Pin, RESET);//RESET to off ------------NOT WORKING
	 modify_can_frame_byte(FRAME_316, 0, 0x0D);
 80016da:	220d      	movs	r2, #13
 80016dc:	2100      	movs	r1, #0
 80016de:	2000      	movs	r0, #0
 80016e0:	f7ff fd0c 	bl	80010fc <modify_can_frame_byte>
	 modify_can_frame_byte(FRAME_316, 1, 0xff);
 80016e4:	22ff      	movs	r2, #255	@ 0xff
 80016e6:	2101      	movs	r1, #1
 80016e8:	2000      	movs	r0, #0
 80016ea:	f7ff fd07 	bl	80010fc <modify_can_frame_byte>


}
 80016ee:	bf00      	nop
 80016f0:	bd80      	pop	{r7, pc}
 80016f2:	bf00      	nop
 80016f4:	42020800 	.word	0x42020800
 80016f8:	42020400 	.word	0x42020400
 80016fc:	42020000 	.word	0x42020000

08001700 <parse_frame>:
    uint16_t fuel_scaled = (uint16_t)((fuel_consumption / max_consumption) * 0xFFFF);
    return fuel_scaled;
}


void parse_frame(uint8_t *buffer) {
 8001700:	b590      	push	{r4, r7, lr}
 8001702:	b085      	sub	sp, #20
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]


    // Parsowanie danych z FrameBuffer do struktury FrameData
    uint8_t offset = 0;
 8001708:	2300      	movs	r3, #0
 800170a:	73fb      	strb	r3, [r7, #15]

    memcpy(&frame.time, &buffer[offset], sizeof(frame.time));
 800170c:	7bfb      	ldrb	r3, [r7, #15]
 800170e:	687a      	ldr	r2, [r7, #4]
 8001710:	4413      	add	r3, r2
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	461a      	mov	r2, r3
 8001716:	4baf      	ldr	r3, [pc, #700]	@ (80019d4 <parse_frame+0x2d4>)
 8001718:	601a      	str	r2, [r3, #0]
    offset += sizeof(frame.time);
 800171a:	7bfb      	ldrb	r3, [r7, #15]
 800171c:	3304      	adds	r3, #4
 800171e:	73fb      	strb	r3, [r7, #15]

    memcpy(&frame.car, &buffer[offset], sizeof(frame.car));
 8001720:	7bfb      	ldrb	r3, [r7, #15]
 8001722:	687a      	ldr	r2, [r7, #4]
 8001724:	4413      	add	r3, r2
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	461a      	mov	r2, r3
 800172a:	4baa      	ldr	r3, [pc, #680]	@ (80019d4 <parse_frame+0x2d4>)
 800172c:	605a      	str	r2, [r3, #4]
    offset += sizeof(frame.car);
 800172e:	7bfb      	ldrb	r3, [r7, #15]
 8001730:	3304      	adds	r3, #4
 8001732:	73fb      	strb	r3, [r7, #15]

    memcpy(&frame.flags, &buffer[offset], sizeof(frame.flags));
 8001734:	7bfb      	ldrb	r3, [r7, #15]
 8001736:	687a      	ldr	r2, [r7, #4]
 8001738:	4413      	add	r3, r2
 800173a:	881b      	ldrh	r3, [r3, #0]
 800173c:	b29a      	uxth	r2, r3
 800173e:	4ba5      	ldr	r3, [pc, #660]	@ (80019d4 <parse_frame+0x2d4>)
 8001740:	811a      	strh	r2, [r3, #8]
    offset += sizeof(frame.flags);
 8001742:	7bfb      	ldrb	r3, [r7, #15]
 8001744:	3302      	adds	r3, #2
 8001746:	73fb      	strb	r3, [r7, #15]

    memcpy(&frame.gear, &buffer[offset], sizeof(frame.gear));
 8001748:	7bfb      	ldrb	r3, [r7, #15]
 800174a:	687a      	ldr	r2, [r7, #4]
 800174c:	4413      	add	r3, r2
 800174e:	781a      	ldrb	r2, [r3, #0]
 8001750:	4ba0      	ldr	r3, [pc, #640]	@ (80019d4 <parse_frame+0x2d4>)
 8001752:	729a      	strb	r2, [r3, #10]
    offset += sizeof(frame.gear);
 8001754:	7bfb      	ldrb	r3, [r7, #15]
 8001756:	3301      	adds	r3, #1
 8001758:	73fb      	strb	r3, [r7, #15]

    memcpy(&frame.plid, &buffer[offset], sizeof(frame.plid));
 800175a:	7bfb      	ldrb	r3, [r7, #15]
 800175c:	687a      	ldr	r2, [r7, #4]
 800175e:	4413      	add	r3, r2
 8001760:	781a      	ldrb	r2, [r3, #0]
 8001762:	4b9c      	ldr	r3, [pc, #624]	@ (80019d4 <parse_frame+0x2d4>)
 8001764:	72da      	strb	r2, [r3, #11]
    offset += sizeof(frame.plid);
 8001766:	7bfb      	ldrb	r3, [r7, #15]
 8001768:	3301      	adds	r3, #1
 800176a:	73fb      	strb	r3, [r7, #15]

    memcpy(&frame.speed, &buffer[offset], sizeof(frame.speed));
 800176c:	7bfb      	ldrb	r3, [r7, #15]
 800176e:	687a      	ldr	r2, [r7, #4]
 8001770:	4413      	add	r3, r2
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	461a      	mov	r2, r3
 8001776:	4b97      	ldr	r3, [pc, #604]	@ (80019d4 <parse_frame+0x2d4>)
 8001778:	60da      	str	r2, [r3, #12]
    offset += sizeof(frame.speed);
 800177a:	7bfb      	ldrb	r3, [r7, #15]
 800177c:	3304      	adds	r3, #4
 800177e:	73fb      	strb	r3, [r7, #15]

    memcpy(&frame.rpm, &buffer[offset], sizeof(frame.rpm));
 8001780:	7bfb      	ldrb	r3, [r7, #15]
 8001782:	687a      	ldr	r2, [r7, #4]
 8001784:	4413      	add	r3, r2
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	461a      	mov	r2, r3
 800178a:	4b92      	ldr	r3, [pc, #584]	@ (80019d4 <parse_frame+0x2d4>)
 800178c:	611a      	str	r2, [r3, #16]
    offset += sizeof(frame.rpm);
 800178e:	7bfb      	ldrb	r3, [r7, #15]
 8001790:	3304      	adds	r3, #4
 8001792:	73fb      	strb	r3, [r7, #15]

    memcpy(&frame.turbo, &buffer[offset], sizeof(frame.turbo));
 8001794:	7bfb      	ldrb	r3, [r7, #15]
 8001796:	687a      	ldr	r2, [r7, #4]
 8001798:	4413      	add	r3, r2
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	461a      	mov	r2, r3
 800179e:	4b8d      	ldr	r3, [pc, #564]	@ (80019d4 <parse_frame+0x2d4>)
 80017a0:	615a      	str	r2, [r3, #20]
    offset += sizeof(frame.turbo);
 80017a2:	7bfb      	ldrb	r3, [r7, #15]
 80017a4:	3304      	adds	r3, #4
 80017a6:	73fb      	strb	r3, [r7, #15]

    memcpy(&frame.engTemp, &buffer[offset], sizeof(frame.engTemp));
 80017a8:	7bfb      	ldrb	r3, [r7, #15]
 80017aa:	687a      	ldr	r2, [r7, #4]
 80017ac:	4413      	add	r3, r2
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	461a      	mov	r2, r3
 80017b2:	4b88      	ldr	r3, [pc, #544]	@ (80019d4 <parse_frame+0x2d4>)
 80017b4:	619a      	str	r2, [r3, #24]
    offset += sizeof(frame.engTemp);
 80017b6:	7bfb      	ldrb	r3, [r7, #15]
 80017b8:	3304      	adds	r3, #4
 80017ba:	73fb      	strb	r3, [r7, #15]

    memcpy(&frame.fuel, &buffer[offset], sizeof(frame.fuel));
 80017bc:	7bfb      	ldrb	r3, [r7, #15]
 80017be:	687a      	ldr	r2, [r7, #4]
 80017c0:	4413      	add	r3, r2
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	461a      	mov	r2, r3
 80017c6:	4b83      	ldr	r3, [pc, #524]	@ (80019d4 <parse_frame+0x2d4>)
 80017c8:	61da      	str	r2, [r3, #28]
    offset += sizeof(frame.fuel);
 80017ca:	7bfb      	ldrb	r3, [r7, #15]
 80017cc:	3304      	adds	r3, #4
 80017ce:	73fb      	strb	r3, [r7, #15]

    memcpy(&frame.oilPressure, &buffer[offset], sizeof(frame.oilPressure));
 80017d0:	7bfb      	ldrb	r3, [r7, #15]
 80017d2:	687a      	ldr	r2, [r7, #4]
 80017d4:	4413      	add	r3, r2
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	461a      	mov	r2, r3
 80017da:	4b7e      	ldr	r3, [pc, #504]	@ (80019d4 <parse_frame+0x2d4>)
 80017dc:	621a      	str	r2, [r3, #32]
    offset += sizeof(frame.oilPressure);
 80017de:	7bfb      	ldrb	r3, [r7, #15]
 80017e0:	3304      	adds	r3, #4
 80017e2:	73fb      	strb	r3, [r7, #15]

    memcpy(&frame.oilTemp, &buffer[offset], sizeof(frame.oilTemp));
 80017e4:	7bfb      	ldrb	r3, [r7, #15]
 80017e6:	687a      	ldr	r2, [r7, #4]
 80017e8:	4413      	add	r3, r2
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	461a      	mov	r2, r3
 80017ee:	4b79      	ldr	r3, [pc, #484]	@ (80019d4 <parse_frame+0x2d4>)
 80017f0:	625a      	str	r2, [r3, #36]	@ 0x24
    offset += sizeof(frame.oilTemp);
 80017f2:	7bfb      	ldrb	r3, [r7, #15]
 80017f4:	3304      	adds	r3, #4
 80017f6:	73fb      	strb	r3, [r7, #15]

    memcpy(&frame.dashLights, &buffer[offset], sizeof(frame.dashLights));
 80017f8:	7bfb      	ldrb	r3, [r7, #15]
 80017fa:	687a      	ldr	r2, [r7, #4]
 80017fc:	4413      	add	r3, r2
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	461a      	mov	r2, r3
 8001802:	4b74      	ldr	r3, [pc, #464]	@ (80019d4 <parse_frame+0x2d4>)
 8001804:	629a      	str	r2, [r3, #40]	@ 0x28
    offset += sizeof(frame.dashLights);
 8001806:	7bfb      	ldrb	r3, [r7, #15]
 8001808:	3304      	adds	r3, #4
 800180a:	73fb      	strb	r3, [r7, #15]

    memcpy(&frame.showLights, &buffer[offset], sizeof(frame.showLights));
 800180c:	7bfb      	ldrb	r3, [r7, #15]
 800180e:	687a      	ldr	r2, [r7, #4]
 8001810:	4413      	add	r3, r2
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	461a      	mov	r2, r3
 8001816:	4b6f      	ldr	r3, [pc, #444]	@ (80019d4 <parse_frame+0x2d4>)
 8001818:	62da      	str	r2, [r3, #44]	@ 0x2c
    offset += sizeof(frame.showLights);
 800181a:	7bfb      	ldrb	r3, [r7, #15]
 800181c:	3304      	adds	r3, #4
 800181e:	73fb      	strb	r3, [r7, #15]

    memcpy(&frame.throttle, &buffer[offset], sizeof(frame.throttle));
 8001820:	7bfb      	ldrb	r3, [r7, #15]
 8001822:	687a      	ldr	r2, [r7, #4]
 8001824:	4413      	add	r3, r2
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	461a      	mov	r2, r3
 800182a:	4b6a      	ldr	r3, [pc, #424]	@ (80019d4 <parse_frame+0x2d4>)
 800182c:	631a      	str	r2, [r3, #48]	@ 0x30
    offset += sizeof(frame.throttle);
 800182e:	7bfb      	ldrb	r3, [r7, #15]
 8001830:	3304      	adds	r3, #4
 8001832:	73fb      	strb	r3, [r7, #15]

    memcpy(&frame.brake, &buffer[offset], sizeof(frame.brake));
 8001834:	7bfb      	ldrb	r3, [r7, #15]
 8001836:	687a      	ldr	r2, [r7, #4]
 8001838:	4413      	add	r3, r2
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	461a      	mov	r2, r3
 800183e:	4b65      	ldr	r3, [pc, #404]	@ (80019d4 <parse_frame+0x2d4>)
 8001840:	635a      	str	r2, [r3, #52]	@ 0x34
    offset += sizeof(frame.brake);
 8001842:	7bfb      	ldrb	r3, [r7, #15]
 8001844:	3304      	adds	r3, #4
 8001846:	73fb      	strb	r3, [r7, #15]

    memcpy(&frame.clutch, &buffer[offset], sizeof(frame.clutch));
 8001848:	7bfb      	ldrb	r3, [r7, #15]
 800184a:	687a      	ldr	r2, [r7, #4]
 800184c:	4413      	add	r3, r2
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	461a      	mov	r2, r3
 8001852:	4b60      	ldr	r3, [pc, #384]	@ (80019d4 <parse_frame+0x2d4>)
 8001854:	639a      	str	r2, [r3, #56]	@ 0x38
    offset += sizeof(frame.clutch);
 8001856:	7bfb      	ldrb	r3, [r7, #15]
 8001858:	3304      	adds	r3, #4
 800185a:	73fb      	strb	r3, [r7, #15]

    memcpy(&frame.display1, &buffer[offset], sizeof(frame.display1));
 800185c:	7bfb      	ldrb	r3, [r7, #15]
 800185e:	687a      	ldr	r2, [r7, #4]
 8001860:	441a      	add	r2, r3
 8001862:	4b5c      	ldr	r3, [pc, #368]	@ (80019d4 <parse_frame+0x2d4>)
 8001864:	f103 043c 	add.w	r4, r3, #60	@ 0x3c
 8001868:	4613      	mov	r3, r2
 800186a:	6818      	ldr	r0, [r3, #0]
 800186c:	6859      	ldr	r1, [r3, #4]
 800186e:	689a      	ldr	r2, [r3, #8]
 8001870:	68db      	ldr	r3, [r3, #12]
 8001872:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    offset += sizeof(frame.display1);
 8001874:	7bfb      	ldrb	r3, [r7, #15]
 8001876:	3310      	adds	r3, #16
 8001878:	73fb      	strb	r3, [r7, #15]

    memcpy(&frame.display2, &buffer[offset], sizeof(frame.display2));
 800187a:	7bfb      	ldrb	r3, [r7, #15]
 800187c:	687a      	ldr	r2, [r7, #4]
 800187e:	441a      	add	r2, r3
 8001880:	4b54      	ldr	r3, [pc, #336]	@ (80019d4 <parse_frame+0x2d4>)
 8001882:	f103 044c 	add.w	r4, r3, #76	@ 0x4c
 8001886:	4613      	mov	r3, r2
 8001888:	6818      	ldr	r0, [r3, #0]
 800188a:	6859      	ldr	r1, [r3, #4]
 800188c:	689a      	ldr	r2, [r3, #8]
 800188e:	68db      	ldr	r3, [r3, #12]
 8001890:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    offset += sizeof(frame.display2);
 8001892:	7bfb      	ldrb	r3, [r7, #15]
 8001894:	3310      	adds	r3, #16
 8001896:	73fb      	strb	r3, [r7, #15]

    memcpy(&frame.id, &buffer[offset], sizeof(frame.id));
 8001898:	7bfb      	ldrb	r3, [r7, #15]
 800189a:	687a      	ldr	r2, [r7, #4]
 800189c:	4413      	add	r3, r2
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	461a      	mov	r2, r3
 80018a2:	4b4c      	ldr	r3, [pc, #304]	@ (80019d4 <parse_frame+0x2d4>)
 80018a4:	65da      	str	r2, [r3, #92]	@ 0x5c

    uint16_t hexValue_RPM = (uint16_t)(frame.rpm / 0.15625);  // Rzutowanie na uint16_t
 80018a6:	4b4b      	ldr	r3, [pc, #300]	@ (80019d4 <parse_frame+0x2d4>)
 80018a8:	691b      	ldr	r3, [r3, #16]
 80018aa:	4618      	mov	r0, r3
 80018ac:	f7fe fe60 	bl	8000570 <__aeabi_f2d>
 80018b0:	f04f 0200 	mov.w	r2, #0
 80018b4:	4b48      	ldr	r3, [pc, #288]	@ (80019d8 <parse_frame+0x2d8>)
 80018b6:	f7fe ffdd 	bl	8000874 <__aeabi_ddiv>
 80018ba:	4602      	mov	r2, r0
 80018bc:	460b      	mov	r3, r1
 80018be:	4610      	mov	r0, r2
 80018c0:	4619      	mov	r1, r3
 80018c2:	f7ff f8bf 	bl	8000a44 <__aeabi_d2uiz>
 80018c6:	4603      	mov	r3, r0
 80018c8:	81bb      	strh	r3, [r7, #12]
    uint8_t lsb = hexValue_RPM & 0xFF;  // Pobranie 8 najmodszych bitw
 80018ca:	89bb      	ldrh	r3, [r7, #12]
 80018cc:	72fb      	strb	r3, [r7, #11]
    uint8_t msb = (hexValue_RPM >> 8) & 0xFF;  // Pobranie 8 najbardziej znaczcych bitw
 80018ce:	89bb      	ldrh	r3, [r7, #12]
 80018d0:	0a1b      	lsrs	r3, r3, #8
 80018d2:	b29b      	uxth	r3, r3
 80018d4:	72bb      	strb	r3, [r7, #10]

    uint8_t hexValue_temperature = ((frame.engTemp + 48.0) / 0.75) ;
 80018d6:	4b3f      	ldr	r3, [pc, #252]	@ (80019d4 <parse_frame+0x2d4>)
 80018d8:	699b      	ldr	r3, [r3, #24]
 80018da:	4618      	mov	r0, r3
 80018dc:	f7fe fe48 	bl	8000570 <__aeabi_f2d>
 80018e0:	f04f 0200 	mov.w	r2, #0
 80018e4:	4b3d      	ldr	r3, [pc, #244]	@ (80019dc <parse_frame+0x2dc>)
 80018e6:	f7fe fce5 	bl	80002b4 <__adddf3>
 80018ea:	4602      	mov	r2, r0
 80018ec:	460b      	mov	r3, r1
 80018ee:	4610      	mov	r0, r2
 80018f0:	4619      	mov	r1, r3
 80018f2:	f04f 0200 	mov.w	r2, #0
 80018f6:	4b3a      	ldr	r3, [pc, #232]	@ (80019e0 <parse_frame+0x2e0>)
 80018f8:	f7fe ffbc 	bl	8000874 <__aeabi_ddiv>
 80018fc:	4602      	mov	r2, r0
 80018fe:	460b      	mov	r3, r1
 8001900:	4610      	mov	r0, r2
 8001902:	4619      	mov	r1, r3
 8001904:	f7ff f89e 	bl	8000a44 <__aeabi_d2uiz>
 8001908:	4603      	mov	r3, r0
 800190a:	727b      	strb	r3, [r7, #9]

    isTurboActive = frame.flags & OG_TURBO;
 800190c:	4b31      	ldr	r3, [pc, #196]	@ (80019d4 <parse_frame+0x2d4>)
 800190e:	891b      	ldrh	r3, [r3, #8]
 8001910:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001914:	2b00      	cmp	r3, #0
 8001916:	bf14      	ite	ne
 8001918:	2301      	movne	r3, #1
 800191a:	2300      	moveq	r3, #0
 800191c:	b2da      	uxtb	r2, r3
 800191e:	4b31      	ldr	r3, [pc, #196]	@ (80019e4 <parse_frame+0x2e4>)
 8001920:	701a      	strb	r2, [r3, #0]
    isMetric = frame.flags & OG_KM;
 8001922:	4b2c      	ldr	r3, [pc, #176]	@ (80019d4 <parse_frame+0x2d4>)
 8001924:	891b      	ldrh	r3, [r3, #8]
 8001926:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800192a:	2b00      	cmp	r3, #0
 800192c:	bf14      	ite	ne
 800192e:	2301      	movne	r3, #1
 8001930:	2300      	moveq	r3, #0
 8001932:	b2da      	uxtb	r2, r3
 8001934:	4b2c      	ldr	r3, [pc, #176]	@ (80019e8 <parse_frame+0x2e8>)
 8001936:	701a      	strb	r2, [r3, #0]
    prefersBar = frame.flags & OG_BAR;
 8001938:	4b26      	ldr	r3, [pc, #152]	@ (80019d4 <parse_frame+0x2d4>)
 800193a:	891b      	ldrh	r3, [r3, #8]
 800193c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001940:	2b00      	cmp	r3, #0
 8001942:	bf14      	ite	ne
 8001944:	2301      	movne	r3, #1
 8001946:	2300      	moveq	r3, #0
 8001948:	b2da      	uxtb	r2, r3
 800194a:	4b28      	ldr	r3, [pc, #160]	@ (80019ec <parse_frame+0x2ec>)
 800194c:	701a      	strb	r2, [r3, #0]

    isShiftLightOn = frame.showLights & DL_SHIFT;
 800194e:	4b21      	ldr	r3, [pc, #132]	@ (80019d4 <parse_frame+0x2d4>)
 8001950:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001952:	f003 0301 	and.w	r3, r3, #1
 8001956:	2b00      	cmp	r3, #0
 8001958:	bf14      	ite	ne
 800195a:	2301      	movne	r3, #1
 800195c:	2300      	moveq	r3, #0
 800195e:	b2da      	uxtb	r2, r3
 8001960:	4b23      	ldr	r3, [pc, #140]	@ (80019f0 <parse_frame+0x2f0>)
 8001962:	701a      	strb	r2, [r3, #0]
    isFullBeam = frame.showLights & DL_FULLBEAM;
 8001964:	4b1b      	ldr	r3, [pc, #108]	@ (80019d4 <parse_frame+0x2d4>)
 8001966:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001968:	f003 0302 	and.w	r3, r3, #2
 800196c:	2b00      	cmp	r3, #0
 800196e:	bf14      	ite	ne
 8001970:	2301      	movne	r3, #1
 8001972:	2300      	moveq	r3, #0
 8001974:	b2da      	uxtb	r2, r3
 8001976:	4b1f      	ldr	r3, [pc, #124]	@ (80019f4 <parse_frame+0x2f4>)
 8001978:	701a      	strb	r2, [r3, #0]
    isHandbrakeOn = frame.showLights & DL_HANDBRAKE;
 800197a:	4b16      	ldr	r3, [pc, #88]	@ (80019d4 <parse_frame+0x2d4>)
 800197c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800197e:	f003 0304 	and.w	r3, r3, #4
 8001982:	2b00      	cmp	r3, #0
 8001984:	bf14      	ite	ne
 8001986:	2301      	movne	r3, #1
 8001988:	2300      	moveq	r3, #0
 800198a:	b2da      	uxtb	r2, r3
 800198c:	4b1a      	ldr	r3, [pc, #104]	@ (80019f8 <parse_frame+0x2f8>)
 800198e:	701a      	strb	r2, [r3, #0]
    isTractionCtrl = frame.showLights & DL_TC;
 8001990:	4b10      	ldr	r3, [pc, #64]	@ (80019d4 <parse_frame+0x2d4>)
 8001992:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001994:	f003 0310 	and.w	r3, r3, #16
 8001998:	2b00      	cmp	r3, #0
 800199a:	bf14      	ite	ne
 800199c:	2301      	movne	r3, #1
 800199e:	2300      	moveq	r3, #0
 80019a0:	b2da      	uxtb	r2, r3
 80019a2:	4b16      	ldr	r3, [pc, #88]	@ (80019fc <parse_frame+0x2fc>)
 80019a4:	701a      	strb	r2, [r3, #0]
    isABSActive = frame.showLights & DL_ABS;
 80019a6:	4b0b      	ldr	r3, [pc, #44]	@ (80019d4 <parse_frame+0x2d4>)
 80019a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80019aa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	bf14      	ite	ne
 80019b2:	2301      	movne	r3, #1
 80019b4:	2300      	moveq	r3, #0
 80019b6:	b2da      	uxtb	r2, r3
 80019b8:	4b11      	ldr	r3, [pc, #68]	@ (8001a00 <parse_frame+0x300>)
 80019ba:	701a      	strb	r2, [r3, #0]
    isOilWarning = frame.showLights & DL_OILWARN;
 80019bc:	4b05      	ldr	r3, [pc, #20]	@ (80019d4 <parse_frame+0x2d4>)
 80019be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80019c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	bf14      	ite	ne
 80019c8:	2301      	movne	r3, #1
 80019ca:	2300      	moveq	r3, #0
 80019cc:	b2da      	uxtb	r2, r3
 80019ce:	4b0d      	ldr	r3, [pc, #52]	@ (8001a04 <parse_frame+0x304>)
 80019d0:	701a      	strb	r2, [r3, #0]
 80019d2:	e019      	b.n	8001a08 <parse_frame+0x308>
 80019d4:	200002a4 	.word	0x200002a4
 80019d8:	3fc40000 	.word	0x3fc40000
 80019dc:	40480000 	.word	0x40480000
 80019e0:	3fe80000 	.word	0x3fe80000
 80019e4:	20000308 	.word	0x20000308
 80019e8:	20000309 	.word	0x20000309
 80019ec:	2000030a 	.word	0x2000030a
 80019f0:	2000030b 	.word	0x2000030b
 80019f4:	2000030c 	.word	0x2000030c
 80019f8:	2000030d 	.word	0x2000030d
 80019fc:	2000030e 	.word	0x2000030e
 8001a00:	2000030f 	.word	0x2000030f
 8001a04:	20000310 	.word	0x20000310
    isBatteryWarning = frame.showLights & DL_BATTERY;
 8001a08:	4b1d      	ldr	r3, [pc, #116]	@ (8001a80 <parse_frame+0x380>)
 8001a0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a0c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	bf14      	ite	ne
 8001a14:	2301      	movne	r3, #1
 8001a16:	2300      	moveq	r3, #0
 8001a18:	b2da      	uxtb	r2, r3
 8001a1a:	4b1a      	ldr	r3, [pc, #104]	@ (8001a84 <parse_frame+0x384>)
 8001a1c:	701a      	strb	r2, [r3, #0]
    isLeftSignal = frame.showLights & DL_SIGNAL_L;
 8001a1e:	4b18      	ldr	r3, [pc, #96]	@ (8001a80 <parse_frame+0x380>)
 8001a20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a22:	f003 0320 	and.w	r3, r3, #32
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	bf14      	ite	ne
 8001a2a:	2301      	movne	r3, #1
 8001a2c:	2300      	moveq	r3, #0
 8001a2e:	b2da      	uxtb	r2, r3
 8001a30:	4b15      	ldr	r3, [pc, #84]	@ (8001a88 <parse_frame+0x388>)
 8001a32:	701a      	strb	r2, [r3, #0]
    isRightSignal = frame.showLights & DL_SIGNAL_R;
 8001a34:	4b12      	ldr	r3, [pc, #72]	@ (8001a80 <parse_frame+0x380>)
 8001a36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a38:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	bf14      	ite	ne
 8001a40:	2301      	movne	r3, #1
 8001a42:	2300      	moveq	r3, #0
 8001a44:	b2da      	uxtb	r2, r3
 8001a46:	4b11      	ldr	r3, [pc, #68]	@ (8001a8c <parse_frame+0x38c>)
 8001a48:	701a      	strb	r2, [r3, #0]

    modify_can_frame_byte(FRAME_316, 2, lsb);  // Modyfikacja bajtu w ramce CAN
 8001a4a:	7afb      	ldrb	r3, [r7, #11]
 8001a4c:	461a      	mov	r2, r3
 8001a4e:	2102      	movs	r1, #2
 8001a50:	2000      	movs	r0, #0
 8001a52:	f7ff fb53 	bl	80010fc <modify_can_frame_byte>
    modify_can_frame_byte(FRAME_316, 3, msb);  // Modyfikacja bajtu w ramce CAN
 8001a56:	7abb      	ldrb	r3, [r7, #10]
 8001a58:	461a      	mov	r2, r3
 8001a5a:	2103      	movs	r1, #3
 8001a5c:	2000      	movs	r0, #0
 8001a5e:	f7ff fb4d 	bl	80010fc <modify_can_frame_byte>
    modify_can_frame_byte(FRAME_329, 1, hexValue_temperature);
 8001a62:	7a7b      	ldrb	r3, [r7, #9]
 8001a64:	461a      	mov	r2, r3
 8001a66:	2101      	movs	r1, #1
 8001a68:	2001      	movs	r0, #1
 8001a6a:	f7ff fb47 	bl	80010fc <modify_can_frame_byte>

    HAL_GPIO_TogglePin(D3_GPIO_Port, D3_Pin);  // Diagnostyka
 8001a6e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001a72:	4807      	ldr	r0, [pc, #28]	@ (8001a90 <parse_frame+0x390>)
 8001a74:	f003 f8fa 	bl	8004c6c <HAL_GPIO_TogglePin>
//    uint8_t fuel_lsb = fuel_value & 0xFF;
//    uint8_t fuel_msb = (fuel_value >> 8) & 0xFF;
//
//    modify_can_frame_byte(FRAME_545, 1, fuel_lsb);
//    modify_can_frame_byte(FRAME_545, 2, fuel_msb);
}
 8001a78:	bf00      	nop
 8001a7a:	3714      	adds	r7, #20
 8001a7c:	46bd      	mov	sp, r7
 8001a7e:	bd90      	pop	{r4, r7, pc}
 8001a80:	200002a4 	.word	0x200002a4
 8001a84:	20000311 	.word	0x20000311
 8001a88:	20000312 	.word	0x20000312
 8001a8c:	20000313 	.word	0x20000313
 8001a90:	42020000 	.word	0x42020000

08001a94 <calculate_checksum>:


uint8_t calculate_checksum(uint8_t *data, uint8_t length) {
 8001a94:	b480      	push	{r7}
 8001a96:	b085      	sub	sp, #20
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	6078      	str	r0, [r7, #4]
 8001a9c:	460b      	mov	r3, r1
 8001a9e:	70fb      	strb	r3, [r7, #3]
    uint8_t checksum = 0;
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	73fb      	strb	r3, [r7, #15]
    for (uint8_t i = 0; i < length; i++) {
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	73bb      	strb	r3, [r7, #14]
 8001aa8:	e009      	b.n	8001abe <calculate_checksum+0x2a>
        checksum ^= data[i];
 8001aaa:	7bbb      	ldrb	r3, [r7, #14]
 8001aac:	687a      	ldr	r2, [r7, #4]
 8001aae:	4413      	add	r3, r2
 8001ab0:	781a      	ldrb	r2, [r3, #0]
 8001ab2:	7bfb      	ldrb	r3, [r7, #15]
 8001ab4:	4053      	eors	r3, r2
 8001ab6:	73fb      	strb	r3, [r7, #15]
    for (uint8_t i = 0; i < length; i++) {
 8001ab8:	7bbb      	ldrb	r3, [r7, #14]
 8001aba:	3301      	adds	r3, #1
 8001abc:	73bb      	strb	r3, [r7, #14]
 8001abe:	7bba      	ldrb	r2, [r7, #14]
 8001ac0:	78fb      	ldrb	r3, [r7, #3]
 8001ac2:	429a      	cmp	r2, r3
 8001ac4:	d3f1      	bcc.n	8001aaa <calculate_checksum+0x16>
    }
    return checksum;
 8001ac6:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ac8:	4618      	mov	r0, r3
 8001aca:	3714      	adds	r7, #20
 8001acc:	46bd      	mov	sp, r7
 8001ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad2:	4770      	bx	lr

08001ad4 <Send_KBUS_frame>:

void Send_KBUS_frame(uint8_t Source_ID, uint8_t Dest_ID, uint8_t command, uint8_t Byte1, uint8_t Byte2, uint8_t Byte3, uint8_t Byte4, uint8_t size )
{
 8001ad4:	b590      	push	{r4, r7, lr}
 8001ad6:	b087      	sub	sp, #28
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	4604      	mov	r4, r0
 8001adc:	4608      	mov	r0, r1
 8001ade:	4611      	mov	r1, r2
 8001ae0:	461a      	mov	r2, r3
 8001ae2:	4623      	mov	r3, r4
 8001ae4:	71fb      	strb	r3, [r7, #7]
 8001ae6:	4603      	mov	r3, r0
 8001ae8:	71bb      	strb	r3, [r7, #6]
 8001aea:	460b      	mov	r3, r1
 8001aec:	717b      	strb	r3, [r7, #5]
 8001aee:	4613      	mov	r3, r2
 8001af0:	713b      	strb	r3, [r7, #4]
	uint8_t frame[10];
	//uint8_t lenght;

	frame[0] = Source_ID; //LM 0xd0  Broadcast 0xbf
 8001af2:	79fb      	ldrb	r3, [r7, #7]
 8001af4:	733b      	strb	r3, [r7, #12]
	//frame[1] = lenght;
	frame[2] = Dest_ID;
 8001af6:	79bb      	ldrb	r3, [r7, #6]
 8001af8:	73bb      	strb	r3, [r7, #14]
	frame[3] = command;
 8001afa:	797b      	ldrb	r3, [r7, #5]
 8001afc:	73fb      	strb	r3, [r7, #15]
	frame[4] = Byte1;
 8001afe:	793b      	ldrb	r3, [r7, #4]
 8001b00:	743b      	strb	r3, [r7, #16]
	frame[5] = Byte2;
 8001b02:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001b06:	747b      	strb	r3, [r7, #17]
	frame[6] = Byte3;
 8001b08:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001b0c:	74bb      	strb	r3, [r7, #18]
	frame[7] = Byte4;
 8001b0e:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001b12:	74fb      	strb	r3, [r7, #19]
	frame[8] = 0;
 8001b14:	2300      	movs	r3, #0
 8001b16:	753b      	strb	r3, [r7, #20]

	//lenght = sizeof(frame) - 2;
	frame[1] = size; //lenght
 8001b18:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8001b1c:	737b      	strb	r3, [r7, #13]
	frame[8] = calculate_checksum(frame, size+1);
 8001b1e:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8001b22:	3301      	adds	r3, #1
 8001b24:	b2da      	uxtb	r2, r3
 8001b26:	f107 030c 	add.w	r3, r7, #12
 8001b2a:	4611      	mov	r1, r2
 8001b2c:	4618      	mov	r0, r3
 8001b2e:	f7ff ffb1 	bl	8001a94 <calculate_checksum>
 8001b32:	4603      	mov	r3, r0
 8001b34:	753b      	strb	r3, [r7, #20]
	frame[9] = '\n';
 8001b36:	230a      	movs	r3, #10
 8001b38:	757b      	strb	r3, [r7, #21]

	HAL_UART_Transmit(&huart2, frame, sizeof(frame), 100);
 8001b3a:	f107 010c 	add.w	r1, r7, #12
 8001b3e:	2364      	movs	r3, #100	@ 0x64
 8001b40:	220a      	movs	r2, #10
 8001b42:	4803      	ldr	r0, [pc, #12]	@ (8001b50 <Send_KBUS_frame+0x7c>)
 8001b44:	f009 feb0 	bl	800b8a8 <HAL_UART_Transmit>
}
 8001b48:	bf00      	nop
 8001b4a:	371c      	adds	r7, #28
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	bd90      	pop	{r4, r7, pc}
 8001b50:	20000494 	.word	0x20000494

08001b54 <process_frame>:


void process_frame(void) {
 8001b54:	b580      	push	{r7, lr}
 8001b56:	af00      	add	r7, sp, #0
    if (frameReady) {
 8001b58:	4b05      	ldr	r3, [pc, #20]	@ (8001b70 <process_frame+0x1c>)
 8001b5a:	781b      	ldrb	r3, [r3, #0]
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d005      	beq.n	8001b6c <process_frame+0x18>
        parse_frame(FrameBuffer);
 8001b60:	4804      	ldr	r0, [pc, #16]	@ (8001b74 <process_frame+0x20>)
 8001b62:	f7ff fdcd 	bl	8001700 <parse_frame>
        frameReady = false;
 8001b66:	4b02      	ldr	r3, [pc, #8]	@ (8001b70 <process_frame+0x1c>)
 8001b68:	2200      	movs	r2, #0
 8001b6a:	701a      	strb	r2, [r3, #0]
    }
}
 8001b6c:	bf00      	nop
 8001b6e:	bd80      	pop	{r7, pc}
 8001b70:	200002a2 	.word	0x200002a2
 8001b74:	20000240 	.word	0x20000240

08001b78 <Set_PWM_Frequency>:

void Set_PWM_Frequency(uint16_t speed_kmh) {
 8001b78:	b480      	push	{r7}
 8001b7a:	b087      	sub	sp, #28
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	4603      	mov	r3, r0
 8001b80:	80fb      	strh	r3, [r7, #6]
    uint32_t freq = MIN_FREQ + ((MAX_FREQ - MIN_FREQ) * speed_kmh) / MAX_SPEED;
 8001b82:	88fb      	ldrh	r3, [r7, #6]
 8001b84:	f240 62d1 	movw	r2, #1745	@ 0x6d1
 8001b88:	fb02 f303 	mul.w	r3, r2, r3
 8001b8c:	4a22      	ldr	r2, [pc, #136]	@ (8001c18 <Set_PWM_Frequency+0xa0>)
 8001b8e:	fb82 1203 	smull	r1, r2, r2, r3
 8001b92:	441a      	add	r2, r3
 8001b94:	1212      	asrs	r2, r2, #8
 8001b96:	17db      	asrs	r3, r3, #31
 8001b98:	1ad3      	subs	r3, r2, r3
 8001b9a:	3319      	adds	r3, #25
 8001b9c:	60fb      	str	r3, [r7, #12]

    uint32_t arr_value, psc_value;

    if (freq < 3800) {
 8001b9e:	68fb      	ldr	r3, [r7, #12]
 8001ba0:	f640 62d7 	movw	r2, #3799	@ 0xed7
 8001ba4:	4293      	cmp	r3, r2
 8001ba6:	d817      	bhi.n	8001bd8 <Set_PWM_Frequency+0x60>
        psc_value = (250000000 / (65536 * freq));
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	041b      	lsls	r3, r3, #16
 8001bac:	4a1b      	ldr	r2, [pc, #108]	@ (8001c1c <Set_PWM_Frequency+0xa4>)
 8001bae:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bb2:	613b      	str	r3, [r7, #16]
        if (psc_value > 65535) psc_value = 65535;  // PSC nie moe przekroczy 16 bitw
 8001bb4:	693b      	ldr	r3, [r7, #16]
 8001bb6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001bba:	d302      	bcc.n	8001bc2 <Set_PWM_Frequency+0x4a>
 8001bbc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001bc0:	613b      	str	r3, [r7, #16]
        arr_value = (250000000 / ((psc_value + 1) * freq)) - 1;
 8001bc2:	693b      	ldr	r3, [r7, #16]
 8001bc4:	3301      	adds	r3, #1
 8001bc6:	68fa      	ldr	r2, [r7, #12]
 8001bc8:	fb02 f303 	mul.w	r3, r2, r3
 8001bcc:	4a13      	ldr	r2, [pc, #76]	@ (8001c1c <Set_PWM_Frequency+0xa4>)
 8001bce:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bd2:	3b01      	subs	r3, #1
 8001bd4:	617b      	str	r3, [r7, #20]
 8001bd6:	e007      	b.n	8001be8 <Set_PWM_Frequency+0x70>
    } else {
        psc_value = 0;
 8001bd8:	2300      	movs	r3, #0
 8001bda:	613b      	str	r3, [r7, #16]
        arr_value = (250000000 / freq) - 1;
 8001bdc:	4a0f      	ldr	r2, [pc, #60]	@ (8001c1c <Set_PWM_Frequency+0xa4>)
 8001bde:	68fb      	ldr	r3, [r7, #12]
 8001be0:	fbb2 f3f3 	udiv	r3, r2, r3
 8001be4:	3b01      	subs	r3, #1
 8001be6:	617b      	str	r3, [r7, #20]
    }

    if (arr_value > 65535) arr_value = 65535;  // Ograniczenie ARR do 16 bitw
 8001be8:	697b      	ldr	r3, [r7, #20]
 8001bea:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001bee:	d302      	bcc.n	8001bf6 <Set_PWM_Frequency+0x7e>
 8001bf0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001bf4:	617b      	str	r3, [r7, #20]
    //printf("Speed: %d km/h, Freq: %lu Hz, PSC: %lu, ARR: %lu\n", speed_kmh, freq, psc_value, arr_value);

    __HAL_TIM_SET_PRESCALER(&htim1, psc_value);
 8001bf6:	4b0a      	ldr	r3, [pc, #40]	@ (8001c20 <Set_PWM_Frequency+0xa8>)
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	693a      	ldr	r2, [r7, #16]
 8001bfc:	629a      	str	r2, [r3, #40]	@ 0x28
    __HAL_TIM_SET_AUTORELOAD(&htim1, arr_value);
 8001bfe:	4b08      	ldr	r3, [pc, #32]	@ (8001c20 <Set_PWM_Frequency+0xa8>)
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	697a      	ldr	r2, [r7, #20]
 8001c04:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001c06:	4a06      	ldr	r2, [pc, #24]	@ (8001c20 <Set_PWM_Frequency+0xa8>)
 8001c08:	697b      	ldr	r3, [r7, #20]
 8001c0a:	60d3      	str	r3, [r2, #12]
    //__HAL_TIM_SET_COUNTER(&htim1, 0);

}
 8001c0c:	bf00      	nop
 8001c0e:	371c      	adds	r7, #28
 8001c10:	46bd      	mov	sp, r7
 8001c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c16:	4770      	bx	lr
 8001c18:	f2b9d649 	.word	0xf2b9d649
 8001c1c:	0ee6b280 	.word	0x0ee6b280
 8001c20:	2000031c 	.word	0x2000031c
 8001c24:	00000000 	.word	0x00000000

08001c28 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b088      	sub	sp, #32
 8001c2c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001c2e:	f001 f86d 	bl	8002d0c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001c32:	f000 f915 	bl	8001e60 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001c36:	f7ff faad 	bl	8001194 <MX_GPIO_Init>
  MX_GPDMA1_Init();
 8001c3a:	f7ff fa8b 	bl	8001154 <MX_GPDMA1_Init>
  MX_USART1_UART_Init();
 8001c3e:	f000 fe99 	bl	8002974 <MX_USART1_UART_Init>
  MX_TIM1_Init();
 8001c42:	f000 fc69 	bl	8002518 <MX_TIM1_Init>
  MX_ICACHE_Init();
 8001c46:	f7ff fbed 	bl	8001424 <MX_ICACHE_Init>
  MX_FDCAN1_Init();
 8001c4a:	f7ff f8f7 	bl	8000e3c <MX_FDCAN1_Init>
  MX_TIM2_Init();
 8001c4e:	f000 fd15 	bl	800267c <MX_TIM2_Init>
  MX_USART2_UART_Init();
 8001c52:	f000 fedb 	bl	8002a0c <MX_USART2_UART_Init>
  MX_TIM3_Init();
 8001c56:	f000 fd85 	bl	8002764 <MX_TIM3_Init>
  MX_I2C1_Init();
 8001c5a:	f7ff fb3b 	bl	80012d4 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8001c5e:	2104      	movs	r1, #4
 8001c60:	486f      	ldr	r0, [pc, #444]	@ (8001e20 <main+0x1f8>)
 8001c62:	f008 f9d7 	bl	800a014 <HAL_TIM_PWM_Start>
  ESP32_SendCommand("AT+RST");  // Resetuj ESP32
 8001c66:	486f      	ldr	r0, [pc, #444]	@ (8001e24 <main+0x1fc>)
 8001c68:	f7ff fce2 	bl	8001630 <ESP32_SendCommand>
 // HAL_Delay(1000);
 // ESP32_SendCommand("AT+CWMODE=1");  // Ustaw tryb stacji (klient Wi-Fi)
 // HAL_Delay(1000);
 // ESP32_SendCommand("AT+CWJAP=\"PLAY_Swiatlowod_19A1\",\"t8Xv9auf7Z#D\"");  // Pocz z Wi-Fi
  HAL_Delay(5000);
 8001c6c:	f241 3088 	movw	r0, #5000	@ 0x1388
 8001c70:	f001 f90a 	bl	8002e88 <HAL_Delay>
  ESP32_SendCommand("AT+CIPSTART=\"UDP\",\"0.0.0.0\",12345,12345,2");  // Ustaw tryb UDP
 8001c74:	486c      	ldr	r0, [pc, #432]	@ (8001e28 <main+0x200>)
 8001c76:	f7ff fcdb 	bl	8001630 <ESP32_SendCommand>
  HAL_Delay(1000);
 8001c7a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001c7e:	f001 f903 	bl	8002e88 <HAL_Delay>
  HAL_UART_Receive_DMA(&huart1, UartBuffer, 1);
 8001c82:	2201      	movs	r2, #1
 8001c84:	4969      	ldr	r1, [pc, #420]	@ (8001e2c <main+0x204>)
 8001c86:	486a      	ldr	r0, [pc, #424]	@ (8001e30 <main+0x208>)
 8001c88:	f009 feac 	bl	800b9e4 <HAL_UART_Receive_DMA>
  HAL_TIM_Base_Start_IT(&htim2);
 8001c8c:	4869      	ldr	r0, [pc, #420]	@ (8001e34 <main+0x20c>)
 8001c8e:	f008 f851 	bl	8009d34 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim3);
 8001c92:	4869      	ldr	r0, [pc, #420]	@ (8001e38 <main+0x210>)
 8001c94:	f008 f84e 	bl	8009d34 <HAL_TIM_Base_Start_IT>
  InitCANFrames();
 8001c98:	f7ff f9b4 	bl	8001004 <InitCANFrames>
  InitAnalogIndicators();
 8001c9c:	f7ff fcea 	bl	8001674 <InitAnalogIndicators>


  uint8_t increasing0 = 1, increasing1 = 1; // Flagi dla obu wiperw
 8001ca0:	2301      	movs	r3, #1
 8001ca2:	75fb      	strb	r3, [r7, #23]
 8001ca4:	2301      	movs	r3, #1
 8001ca6:	75bb      	strb	r3, [r7, #22]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  uint8_t reset_cmd = 0x06; // Komenda General Call Reset
 8001ca8:	2306      	movs	r3, #6
 8001caa:	71bb      	strb	r3, [r7, #6]
	HAL_I2C_Master_Transmit(&hi2c1, 0x00, &reset_cmd, 1, HAL_MAX_DELAY);
 8001cac:	1dba      	adds	r2, r7, #6
 8001cae:	f04f 33ff 	mov.w	r3, #4294967295
 8001cb2:	9300      	str	r3, [sp, #0]
 8001cb4:	2301      	movs	r3, #1
 8001cb6:	2100      	movs	r1, #0
 8001cb8:	4860      	ldr	r0, [pc, #384]	@ (8001e3c <main+0x214>)
 8001cba:	f003 f88d 	bl	8004dd8 <HAL_I2C_Master_Transmit>
	HAL_Delay(10); // Czekamy na restart ukadu
 8001cbe:	200a      	movs	r0, #10
 8001cc0:	f001 f8e2 	bl	8002e88 <HAL_Delay>
	SetTCON(&hi2c1, 0x34 );  // Podcza piny A, W, B dla obu wiperw
 8001cc4:	2134      	movs	r1, #52	@ 0x34
 8001cc6:	485d      	ldr	r0, [pc, #372]	@ (8001e3c <main+0x214>)
 8001cc8:	f7ff fbc0 	bl	800144c <SetTCON>

	 process_frame();
 8001ccc:	f7ff ff42 	bl	8001b54 <process_frame>
	 speed = frame.speed * 3.6;
 8001cd0:	4b5b      	ldr	r3, [pc, #364]	@ (8001e40 <main+0x218>)
 8001cd2:	68db      	ldr	r3, [r3, #12]
 8001cd4:	4618      	mov	r0, r3
 8001cd6:	f7fe fc4b 	bl	8000570 <__aeabi_f2d>
 8001cda:	a34f      	add	r3, pc, #316	@ (adr r3, 8001e18 <main+0x1f0>)
 8001cdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ce0:	f7fe fc9e 	bl	8000620 <__aeabi_dmul>
 8001ce4:	4602      	mov	r2, r0
 8001ce6:	460b      	mov	r3, r1
 8001ce8:	4610      	mov	r0, r2
 8001cea:	4619      	mov	r1, r3
 8001cec:	f7fe feca 	bl	8000a84 <__aeabi_d2f>
 8001cf0:	4603      	mov	r3, r0
 8001cf2:	4a54      	ldr	r2, [pc, #336]	@ (8001e44 <main+0x21c>)
 8001cf4:	6013      	str	r3, [r2, #0]
     Set_PWM_Frequency(speed);
 8001cf6:	4b53      	ldr	r3, [pc, #332]	@ (8001e44 <main+0x21c>)
 8001cf8:	edd3 7a00 	vldr	s15, [r3]
 8001cfc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001d00:	ee17 3a90 	vmov	r3, s15
 8001d04:	b29b      	uxth	r3, r3
 8001d06:	4618      	mov	r0, r3
 8001d08:	f7ff ff36 	bl	8001b78 <Set_PWM_Frequency>
////////////////////////
     WriteWiper(&hi2c1, 0x00, 00);
 8001d0c:	2200      	movs	r2, #0
 8001d0e:	2100      	movs	r1, #0
 8001d10:	484a      	ldr	r0, [pc, #296]	@ (8001e3c <main+0x214>)
 8001d12:	f7ff fc59 	bl	80015c8 <WriteWiper>
     WriteWiper(&hi2c1, 0x01, 00);
 8001d16:	2200      	movs	r2, #0
 8001d18:	2101      	movs	r1, #1
 8001d1a:	4848      	ldr	r0, [pc, #288]	@ (8001e3c <main+0x214>)
 8001d1c:	f7ff fc54 	bl	80015c8 <WriteWiper>
     uint16_t wiper0 = ReadWiper(&hi2c1, 0x00); // Wiper 0
 8001d20:	2100      	movs	r1, #0
 8001d22:	4846      	ldr	r0, [pc, #280]	@ (8001e3c <main+0x214>)
 8001d24:	f7ff fc10 	bl	8001548 <ReadWiper>
 8001d28:	4603      	mov	r3, r0
 8001d2a:	82bb      	strh	r3, [r7, #20]
     uint16_t wiper1 = ReadWiper(&hi2c1, 0x01); // Wiper 1
 8001d2c:	2101      	movs	r1, #1
 8001d2e:	4843      	ldr	r0, [pc, #268]	@ (8001e3c <main+0x214>)
 8001d30:	f7ff fc0a 	bl	8001548 <ReadWiper>
 8001d34:	4603      	mov	r3, r0
 8001d36:	827b      	strh	r3, [r7, #18]
     uint16_t tcon = MCP4662_ReadTCON(&hi2c1);  // TCON
 8001d38:	4840      	ldr	r0, [pc, #256]	@ (8001e3c <main+0x214>)
 8001d3a:	f7ff fbb5 	bl	80014a8 <MCP4662_ReadTCON>
 8001d3e:	4603      	mov	r3, r0
 8001d40:	823b      	strh	r3, [r7, #16]

     printf("Wiper 0 value: %d\n", wiper0);
 8001d42:	8abb      	ldrh	r3, [r7, #20]
 8001d44:	4619      	mov	r1, r3
 8001d46:	4840      	ldr	r0, [pc, #256]	@ (8001e48 <main+0x220>)
 8001d48:	f00b f9b6 	bl	800d0b8 <iprintf>
     printf("Wiper 1 value: %d\n", wiper1);
 8001d4c:	8a7b      	ldrh	r3, [r7, #18]
 8001d4e:	4619      	mov	r1, r3
 8001d50:	483e      	ldr	r0, [pc, #248]	@ (8001e4c <main+0x224>)
 8001d52:	f00b f9b1 	bl	800d0b8 <iprintf>
     printf("TCON: 0x%03X\n", tcon);
 8001d56:	8a3b      	ldrh	r3, [r7, #16]
 8001d58:	4619      	mov	r1, r3
 8001d5a:	483d      	ldr	r0, [pc, #244]	@ (8001e50 <main+0x228>)
 8001d5c:	f00b f9ac 	bl	800d0b8 <iprintf>

//    uint8_t set_wiper[2] = {0x00, 0x80}; // rodkowa warto (128)
 //   HAL_I2C_Master_Transmit(&hi2c1, MCP4662_ADDR, set_wiper, 2, HAL_MAX_DELAY);
//
//      Interpretacja bitw:
         uint8_t GCEN = (tcon >> 8) & 0x01;  // Bit 8 (GCEN)
 8001d60:	8a3b      	ldrh	r3, [r7, #16]
 8001d62:	0a1b      	lsrs	r3, r3, #8
 8001d64:	b29b      	uxth	r3, r3
 8001d66:	b2db      	uxtb	r3, r3
 8001d68:	f003 0301 	and.w	r3, r3, #1
 8001d6c:	73fb      	strb	r3, [r7, #15]
         uint8_t R1HW = (tcon >> 7) & 0x01;  // Bit 7
 8001d6e:	8a3b      	ldrh	r3, [r7, #16]
 8001d70:	09db      	lsrs	r3, r3, #7
 8001d72:	b29b      	uxth	r3, r3
 8001d74:	b2db      	uxtb	r3, r3
 8001d76:	f003 0301 	and.w	r3, r3, #1
 8001d7a:	73bb      	strb	r3, [r7, #14]
         uint8_t R1A  = (tcon >> 6) & 0x01;  // Bit 6
 8001d7c:	8a3b      	ldrh	r3, [r7, #16]
 8001d7e:	099b      	lsrs	r3, r3, #6
 8001d80:	b29b      	uxth	r3, r3
 8001d82:	b2db      	uxtb	r3, r3
 8001d84:	f003 0301 	and.w	r3, r3, #1
 8001d88:	737b      	strb	r3, [r7, #13]
         uint8_t R1W  = (tcon >> 5) & 0x01;  // Bit 5
 8001d8a:	8a3b      	ldrh	r3, [r7, #16]
 8001d8c:	095b      	lsrs	r3, r3, #5
 8001d8e:	b29b      	uxth	r3, r3
 8001d90:	b2db      	uxtb	r3, r3
 8001d92:	f003 0301 	and.w	r3, r3, #1
 8001d96:	733b      	strb	r3, [r7, #12]
         uint8_t R1B  = (tcon >> 4) & 0x01;  // Bit 4
 8001d98:	8a3b      	ldrh	r3, [r7, #16]
 8001d9a:	091b      	lsrs	r3, r3, #4
 8001d9c:	b29b      	uxth	r3, r3
 8001d9e:	b2db      	uxtb	r3, r3
 8001da0:	f003 0301 	and.w	r3, r3, #1
 8001da4:	72fb      	strb	r3, [r7, #11]
         uint8_t R0HW = (tcon >> 3) & 0x01;  // Bit 3
 8001da6:	8a3b      	ldrh	r3, [r7, #16]
 8001da8:	08db      	lsrs	r3, r3, #3
 8001daa:	b29b      	uxth	r3, r3
 8001dac:	b2db      	uxtb	r3, r3
 8001dae:	f003 0301 	and.w	r3, r3, #1
 8001db2:	72bb      	strb	r3, [r7, #10]
         uint8_t R0A  = (tcon >> 2) & 0x01;  // Bit 2
 8001db4:	8a3b      	ldrh	r3, [r7, #16]
 8001db6:	089b      	lsrs	r3, r3, #2
 8001db8:	b29b      	uxth	r3, r3
 8001dba:	b2db      	uxtb	r3, r3
 8001dbc:	f003 0301 	and.w	r3, r3, #1
 8001dc0:	727b      	strb	r3, [r7, #9]
         uint8_t R0W  = (tcon >> 1) & 0x01;  // Bit 1
 8001dc2:	8a3b      	ldrh	r3, [r7, #16]
 8001dc4:	085b      	lsrs	r3, r3, #1
 8001dc6:	b29b      	uxth	r3, r3
 8001dc8:	b2db      	uxtb	r3, r3
 8001dca:	f003 0301 	and.w	r3, r3, #1
 8001dce:	723b      	strb	r3, [r7, #8]
         uint8_t R0B  = (tcon >> 0) & 0x01;  // Bit 0
 8001dd0:	8a3b      	ldrh	r3, [r7, #16]
 8001dd2:	b2db      	uxtb	r3, r3
 8001dd4:	f003 0301 	and.w	r3, r3, #1
 8001dd8:	71fb      	strb	r3, [r7, #7]
//
//         printf("TCON: 0x%04X\n", tcon);
         printf("GCEN: %d\n", GCEN);
 8001dda:	7bfb      	ldrb	r3, [r7, #15]
 8001ddc:	4619      	mov	r1, r3
 8001dde:	481d      	ldr	r0, [pc, #116]	@ (8001e54 <main+0x22c>)
 8001de0:	f00b f96a 	bl	800d0b8 <iprintf>
         printf("R1HW: %d, R1A: %d, R1W: %d, R1B: %d\n", R1HW, R1A, R1W, R1B);
 8001de4:	7bb9      	ldrb	r1, [r7, #14]
 8001de6:	7b7a      	ldrb	r2, [r7, #13]
 8001de8:	7b38      	ldrb	r0, [r7, #12]
 8001dea:	7afb      	ldrb	r3, [r7, #11]
 8001dec:	9300      	str	r3, [sp, #0]
 8001dee:	4603      	mov	r3, r0
 8001df0:	4819      	ldr	r0, [pc, #100]	@ (8001e58 <main+0x230>)
 8001df2:	f00b f961 	bl	800d0b8 <iprintf>
         printf("R0HW: %d, R0A: %d, R0W: %d, R0B: %d\n", R0HW, R0A, R0W, R0B);
 8001df6:	7ab9      	ldrb	r1, [r7, #10]
 8001df8:	7a7a      	ldrb	r2, [r7, #9]
 8001dfa:	7a38      	ldrb	r0, [r7, #8]
 8001dfc:	79fb      	ldrb	r3, [r7, #7]
 8001dfe:	9300      	str	r3, [sp, #0]
 8001e00:	4603      	mov	r3, r0
 8001e02:	4816      	ldr	r0, [pc, #88]	@ (8001e5c <main+0x234>)
 8001e04:	f00b f958 	bl	800d0b8 <iprintf>
//         }
//
//
//         //HAL_Delay(50); // Czekaj dla stabilnoci
//     }
     HAL_Delay(250); // Opnienie dla stabilnego dziaania
 8001e08:	20fa      	movs	r0, #250	@ 0xfa
 8001e0a:	f001 f83d 	bl	8002e88 <HAL_Delay>
  {
 8001e0e:	bf00      	nop
 8001e10:	e74a      	b.n	8001ca8 <main+0x80>
 8001e12:	bf00      	nop
 8001e14:	f3af 8000 	nop.w
 8001e18:	cccccccd 	.word	0xcccccccd
 8001e1c:	400ccccc 	.word	0x400ccccc
 8001e20:	2000031c 	.word	0x2000031c
 8001e24:	0800dfa4 	.word	0x0800dfa4
 8001e28:	0800dfac 	.word	0x0800dfac
 8001e2c:	200001c0 	.word	0x200001c0
 8001e30:	20000400 	.word	0x20000400
 8001e34:	20000368 	.word	0x20000368
 8001e38:	200003b4 	.word	0x200003b4
 8001e3c:	2000016c 	.word	0x2000016c
 8001e40:	200002a4 	.word	0x200002a4
 8001e44:	20000304 	.word	0x20000304
 8001e48:	0800dfd8 	.word	0x0800dfd8
 8001e4c:	0800dfec 	.word	0x0800dfec
 8001e50:	0800e000 	.word	0x0800e000
 8001e54:	0800e010 	.word	0x0800e010
 8001e58:	0800e01c 	.word	0x0800e01c
 8001e5c:	0800e044 	.word	0x0800e044

08001e60 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001e60:	b580      	push	{r7, lr}
 8001e62:	b09c      	sub	sp, #112	@ 0x70
 8001e64:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001e66:	f107 0320 	add.w	r3, r7, #32
 8001e6a:	2250      	movs	r2, #80	@ 0x50
 8001e6c:	2100      	movs	r1, #0
 8001e6e:	4618      	mov	r0, r3
 8001e70:	f00b fa6a 	bl	800d348 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001e74:	f107 0308 	add.w	r3, r7, #8
 8001e78:	2200      	movs	r2, #0
 8001e7a:	601a      	str	r2, [r3, #0]
 8001e7c:	605a      	str	r2, [r3, #4]
 8001e7e:	609a      	str	r2, [r3, #8]
 8001e80:	60da      	str	r2, [r3, #12]
 8001e82:	611a      	str	r2, [r3, #16]
 8001e84:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8001e86:	4b2d      	ldr	r3, [pc, #180]	@ (8001f3c <SystemClock_Config+0xdc>)
 8001e88:	691b      	ldr	r3, [r3, #16]
 8001e8a:	4a2c      	ldr	r2, [pc, #176]	@ (8001f3c <SystemClock_Config+0xdc>)
 8001e8c:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 8001e90:	6113      	str	r3, [r2, #16]
 8001e92:	4b2a      	ldr	r3, [pc, #168]	@ (8001f3c <SystemClock_Config+0xdc>)
 8001e94:	691b      	ldr	r3, [r3, #16]
 8001e96:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8001e9a:	607b      	str	r3, [r7, #4]
 8001e9c:	687b      	ldr	r3, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8001e9e:	bf00      	nop
 8001ea0:	4b26      	ldr	r3, [pc, #152]	@ (8001f3c <SystemClock_Config+0xdc>)
 8001ea2:	695b      	ldr	r3, [r3, #20]
 8001ea4:	f003 0308 	and.w	r3, r3, #8
 8001ea8:	2b08      	cmp	r3, #8
 8001eaa:	d1f9      	bne.n	8001ea0 <SystemClock_Config+0x40>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001eac:	2301      	movs	r3, #1
 8001eae:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001eb0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001eb4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001eb6:	2302      	movs	r3, #2
 8001eb8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLL1_SOURCE_HSE;
 8001eba:	2303      	movs	r3, #3
 8001ebc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001ebe:	2301      	movs	r3, #1
 8001ec0:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 62;
 8001ec2:	233e      	movs	r3, #62	@ 0x3e
 8001ec4:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8001ec6:	2302      	movs	r3, #2
 8001ec8:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001eca:	2302      	movs	r3, #2
 8001ecc:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001ece:	2302      	movs	r3, #2
 8001ed0:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1_VCIRANGE_3;
 8001ed2:	230c      	movs	r3, #12
 8001ed4:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1_VCORANGE_WIDE;
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 4096;
 8001eda:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001ede:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001ee0:	f107 0320 	add.w	r3, r7, #32
 8001ee4:	4618      	mov	r0, r3
 8001ee6:	f003 fccf 	bl	8005888 <HAL_RCC_OscConfig>
 8001eea:	4603      	mov	r3, r0
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d001      	beq.n	8001ef4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001ef0:	f000 f94c 	bl	800218c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001ef4:	231f      	movs	r3, #31
 8001ef6:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001ef8:	2303      	movs	r3, #3
 8001efa:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001efc:	2300      	movs	r3, #0
 8001efe:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001f00:	2300      	movs	r3, #0
 8001f02:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001f04:	2300      	movs	r3, #0
 8001f06:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 8001f08:	2300      	movs	r3, #0
 8001f0a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001f0c:	f107 0308 	add.w	r3, r7, #8
 8001f10:	2105      	movs	r1, #5
 8001f12:	4618      	mov	r0, r3
 8001f14:	f004 f8f0 	bl	80060f8 <HAL_RCC_ClockConfig>
 8001f18:	4603      	mov	r3, r0
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d001      	beq.n	8001f22 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001f1e:	f000 f935 	bl	800218c <Error_Handler>
  }

  /** Configure the programming delay
  */
  __HAL_FLASH_SET_PROGRAM_DELAY(FLASH_PROGRAMMING_DELAY_2);
 8001f22:	4b07      	ldr	r3, [pc, #28]	@ (8001f40 <SystemClock_Config+0xe0>)
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8001f2a:	4a05      	ldr	r2, [pc, #20]	@ (8001f40 <SystemClock_Config+0xe0>)
 8001f2c:	f043 0320 	orr.w	r3, r3, #32
 8001f30:	6013      	str	r3, [r2, #0]
}
 8001f32:	bf00      	nop
 8001f34:	3770      	adds	r7, #112	@ 0x70
 8001f36:	46bd      	mov	sp, r7
 8001f38:	bd80      	pop	{r7, pc}
 8001f3a:	bf00      	nop
 8001f3c:	44020800 	.word	0x44020800
 8001f40:	40022000 	.word	0x40022000

08001f44 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001f44:	b580      	push	{r7, lr}
 8001f46:	b082      	sub	sp, #8
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	6078      	str	r0, [r7, #4]
    static uint8_t byte; // Przechowywany bajt
    HAL_GPIO_TogglePin(D2_GPIO_Port, D2_Pin);
 8001f4c:	2108      	movs	r1, #8
 8001f4e:	482e      	ldr	r0, [pc, #184]	@ (8002008 <HAL_UART_RxCpltCallback+0xc4>)
 8001f50:	f002 fe8c 	bl	8004c6c <HAL_GPIO_TogglePin>
    if (huart->Instance == USART1) {
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	4a2c      	ldr	r2, [pc, #176]	@ (800200c <HAL_UART_RxCpltCallback+0xc8>)
 8001f5a:	4293      	cmp	r3, r2
 8001f5c:	d150      	bne.n	8002000 <HAL_UART_RxCpltCallback+0xbc>
        byte = UartBuffer[0]; // Odbieramy bajt po bajcie
 8001f5e:	4b2c      	ldr	r3, [pc, #176]	@ (8002010 <HAL_UART_RxCpltCallback+0xcc>)
 8001f60:	781a      	ldrb	r2, [r3, #0]
 8001f62:	4b2c      	ldr	r3, [pc, #176]	@ (8002014 <HAL_UART_RxCpltCallback+0xd0>)
 8001f64:	701a      	strb	r2, [r3, #0]

        // Sprawdzamy nagwek "+IPD"
        if (headerMatch < 4) {
 8001f66:	4b2c      	ldr	r3, [pc, #176]	@ (8002018 <HAL_UART_RxCpltCallback+0xd4>)
 8001f68:	781b      	ldrb	r3, [r3, #0]
 8001f6a:	2b03      	cmp	r3, #3
 8001f6c:	d813      	bhi.n	8001f96 <HAL_UART_RxCpltCallback+0x52>
            if (byte == HEADER[headerMatch]) {
 8001f6e:	4b2a      	ldr	r3, [pc, #168]	@ (8002018 <HAL_UART_RxCpltCallback+0xd4>)
 8001f70:	781b      	ldrb	r3, [r3, #0]
 8001f72:	461a      	mov	r2, r3
 8001f74:	4b29      	ldr	r3, [pc, #164]	@ (800201c <HAL_UART_RxCpltCallback+0xd8>)
 8001f76:	5c9a      	ldrb	r2, [r3, r2]
 8001f78:	4b26      	ldr	r3, [pc, #152]	@ (8002014 <HAL_UART_RxCpltCallback+0xd0>)
 8001f7a:	781b      	ldrb	r3, [r3, #0]
 8001f7c:	429a      	cmp	r2, r3
 8001f7e:	d106      	bne.n	8001f8e <HAL_UART_RxCpltCallback+0x4a>
                headerMatch++;
 8001f80:	4b25      	ldr	r3, [pc, #148]	@ (8002018 <HAL_UART_RxCpltCallback+0xd4>)
 8001f82:	781b      	ldrb	r3, [r3, #0]
 8001f84:	3301      	adds	r3, #1
 8001f86:	b2da      	uxtb	r2, r3
 8001f88:	4b23      	ldr	r3, [pc, #140]	@ (8002018 <HAL_UART_RxCpltCallback+0xd4>)
 8001f8a:	701a      	strb	r2, [r3, #0]
 8001f8c:	e033      	b.n	8001ff6 <HAL_UART_RxCpltCallback+0xb2>
            } else {
                headerMatch = 0; // Reset, jeli si nie zgadza
 8001f8e:	4b22      	ldr	r3, [pc, #136]	@ (8002018 <HAL_UART_RxCpltCallback+0xd4>)
 8001f90:	2200      	movs	r2, #0
 8001f92:	701a      	strb	r2, [r3, #0]
 8001f94:	e02f      	b.n	8001ff6 <HAL_UART_RxCpltCallback+0xb2>
            }
        } else if (headerMatch == 4) {
 8001f96:	4b20      	ldr	r3, [pc, #128]	@ (8002018 <HAL_UART_RxCpltCallback+0xd4>)
 8001f98:	781b      	ldrb	r3, [r3, #0]
 8001f9a:	2b04      	cmp	r3, #4
 8001f9c:	d10d      	bne.n	8001fba <HAL_UART_RxCpltCallback+0x76>
            // Oczekujemy na dugo ramki, pomijamy "xx:"
            if (byte == ':') {
 8001f9e:	4b1d      	ldr	r3, [pc, #116]	@ (8002014 <HAL_UART_RxCpltCallback+0xd0>)
 8001fa0:	781b      	ldrb	r3, [r3, #0]
 8001fa2:	2b3a      	cmp	r3, #58	@ 0x3a
 8001fa4:	d127      	bne.n	8001ff6 <HAL_UART_RxCpltCallback+0xb2>
                headerMatch++; // Przechodzimy do odbioru danych
 8001fa6:	4b1c      	ldr	r3, [pc, #112]	@ (8002018 <HAL_UART_RxCpltCallback+0xd4>)
 8001fa8:	781b      	ldrb	r3, [r3, #0]
 8001faa:	3301      	adds	r3, #1
 8001fac:	b2da      	uxtb	r2, r3
 8001fae:	4b1a      	ldr	r3, [pc, #104]	@ (8002018 <HAL_UART_RxCpltCallback+0xd4>)
 8001fb0:	701a      	strb	r2, [r3, #0]
                frameIndex = 0;
 8001fb2:	4b1b      	ldr	r3, [pc, #108]	@ (8002020 <HAL_UART_RxCpltCallback+0xdc>)
 8001fb4:	2200      	movs	r2, #0
 8001fb6:	701a      	strb	r2, [r3, #0]
 8001fb8:	e01d      	b.n	8001ff6 <HAL_UART_RxCpltCallback+0xb2>
            }
        } else {
            // Odbir danych ramki
            if (frameIndex < 96 ) {
 8001fba:	4b19      	ldr	r3, [pc, #100]	@ (8002020 <HAL_UART_RxCpltCallback+0xdc>)
 8001fbc:	781b      	ldrb	r3, [r3, #0]
 8001fbe:	2b5f      	cmp	r3, #95	@ 0x5f
 8001fc0:	d80a      	bhi.n	8001fd8 <HAL_UART_RxCpltCallback+0x94>
                FrameBuffer[frameIndex++] = byte;
 8001fc2:	4b17      	ldr	r3, [pc, #92]	@ (8002020 <HAL_UART_RxCpltCallback+0xdc>)
 8001fc4:	781b      	ldrb	r3, [r3, #0]
 8001fc6:	1c5a      	adds	r2, r3, #1
 8001fc8:	b2d1      	uxtb	r1, r2
 8001fca:	4a15      	ldr	r2, [pc, #84]	@ (8002020 <HAL_UART_RxCpltCallback+0xdc>)
 8001fcc:	7011      	strb	r1, [r2, #0]
 8001fce:	461a      	mov	r2, r3
 8001fd0:	4b10      	ldr	r3, [pc, #64]	@ (8002014 <HAL_UART_RxCpltCallback+0xd0>)
 8001fd2:	7819      	ldrb	r1, [r3, #0]
 8001fd4:	4b13      	ldr	r3, [pc, #76]	@ (8002024 <HAL_UART_RxCpltCallback+0xe0>)
 8001fd6:	5499      	strb	r1, [r3, r2]
            }

            if (frameIndex >= 96 ) {
 8001fd8:	4b11      	ldr	r3, [pc, #68]	@ (8002020 <HAL_UART_RxCpltCallback+0xdc>)
 8001fda:	781b      	ldrb	r3, [r3, #0]
 8001fdc:	2b5f      	cmp	r3, #95	@ 0x5f
 8001fde:	d90a      	bls.n	8001ff6 <HAL_UART_RxCpltCallback+0xb2>
                frameReady = true;  // Pena ramka odebrana
 8001fe0:	4b11      	ldr	r3, [pc, #68]	@ (8002028 <HAL_UART_RxCpltCallback+0xe4>)
 8001fe2:	2201      	movs	r2, #1
 8001fe4:	701a      	strb	r2, [r3, #0]
                process_frame();
 8001fe6:	f7ff fdb5 	bl	8001b54 <process_frame>
                headerMatch = 0;    // Reset detekcji nagwka
 8001fea:	4b0b      	ldr	r3, [pc, #44]	@ (8002018 <HAL_UART_RxCpltCallback+0xd4>)
 8001fec:	2200      	movs	r2, #0
 8001fee:	701a      	strb	r2, [r3, #0]
                frameIndex = 0;     // Reset indeksu bufora ramki
 8001ff0:	4b0b      	ldr	r3, [pc, #44]	@ (8002020 <HAL_UART_RxCpltCallback+0xdc>)
 8001ff2:	2200      	movs	r2, #0
 8001ff4:	701a      	strb	r2, [r3, #0]
            }}
        HAL_UART_Receive_DMA(&huart1, UartBuffer, 1);
 8001ff6:	2201      	movs	r2, #1
 8001ff8:	4905      	ldr	r1, [pc, #20]	@ (8002010 <HAL_UART_RxCpltCallback+0xcc>)
 8001ffa:	480c      	ldr	r0, [pc, #48]	@ (800202c <HAL_UART_RxCpltCallback+0xe8>)
 8001ffc:	f009 fcf2 	bl	800b9e4 <HAL_UART_Receive_DMA>
    }
}
 8002000:	bf00      	nop
 8002002:	3708      	adds	r7, #8
 8002004:	46bd      	mov	sp, r7
 8002006:	bd80      	pop	{r7, pc}
 8002008:	42020400 	.word	0x42020400
 800200c:	40013800 	.word	0x40013800
 8002010:	200001c0 	.word	0x200001c0
 8002014:	20000314 	.word	0x20000314
 8002018:	200002a0 	.word	0x200002a0
 800201c:	0800e06c 	.word	0x0800e06c
 8002020:	200002a1 	.word	0x200002a1
 8002024:	20000240 	.word	0x20000240
 8002028:	200002a2 	.word	0x200002a2
 800202c:	20000400 	.word	0x20000400

08002030 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8002030:	b580      	push	{r7, lr}
 8002032:	b088      	sub	sp, #32
 8002034:	af04      	add	r7, sp, #16
 8002036:	6078      	str	r0, [r7, #4]
	 if (htim == &htim2)
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	4a49      	ldr	r2, [pc, #292]	@ (8002160 <HAL_TIM_PeriodElapsedCallback+0x130>)
 800203c:	4293      	cmp	r3, r2
 800203e:	d108      	bne.n	8002052 <HAL_TIM_PeriodElapsedCallback+0x22>
	 {
	     SendCANFrame(FRAME_316);  // Wysya ramk o ID 0x316
 8002040:	2000      	movs	r0, #0
 8002042:	f7ff f833 	bl	80010ac <SendCANFrame>
	     SendCANFrame(FRAME_329);  // Wysya ramk o ID 0x329
 8002046:	2001      	movs	r0, #1
 8002048:	f7ff f830 	bl	80010ac <SendCANFrame>
	     SendCANFrame(FRAME_545);  // Wysya ramk o ID 0x545
 800204c:	2002      	movs	r0, #2
 800204e:	f7ff f82d 	bl	80010ac <SendCANFrame>

	 }
	 if (htim == &htim3)
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	4a43      	ldr	r2, [pc, #268]	@ (8002164 <HAL_TIM_PeriodElapsedCallback+0x134>)
 8002056:	4293      	cmp	r3, r2
 8002058:	d17d      	bne.n	8002156 <HAL_TIM_PeriodElapsedCallback+0x126>
	 {
		bool anyConditionMet = false;
 800205a:	2300      	movs	r3, #0
 800205c:	73fb      	strb	r3, [r7, #15]
		uint8_t command = 0x00;  // Domylnie brak sygnau
 800205e:	2300      	movs	r3, #0
 8002060:	73bb      	strb	r3, [r7, #14]
		if (isFullBeam) {
 8002062:	4b41      	ldr	r3, [pc, #260]	@ (8002168 <HAL_TIM_PeriodElapsedCallback+0x138>)
 8002064:	781b      	ldrb	r3, [r3, #0]
 8002066:	2b00      	cmp	r3, #0
 8002068:	d003      	beq.n	8002072 <HAL_TIM_PeriodElapsedCallback+0x42>
			command = BEAM_LOW | PARKING | BEAM_HIGH;
 800206a:	2307      	movs	r3, #7
 800206c:	73bb      	strb	r3, [r7, #14]
			anyConditionMet = true;
 800206e:	2301      	movs	r3, #1
 8002070:	73fb      	strb	r3, [r7, #15]
		}
		if (isLeftSignal) {
 8002072:	4b3e      	ldr	r3, [pc, #248]	@ (800216c <HAL_TIM_PeriodElapsedCallback+0x13c>)
 8002074:	781b      	ldrb	r3, [r3, #0]
 8002076:	2b00      	cmp	r3, #0
 8002078:	d005      	beq.n	8002086 <HAL_TIM_PeriodElapsedCallback+0x56>
			command = command | TURN_LEFT;
 800207a:	7bbb      	ldrb	r3, [r7, #14]
 800207c:	f043 0320 	orr.w	r3, r3, #32
 8002080:	73bb      	strb	r3, [r7, #14]
			anyConditionMet = true;
 8002082:	2301      	movs	r3, #1
 8002084:	73fb      	strb	r3, [r7, #15]
		}
		if (isRightSignal) {
 8002086:	4b3a      	ldr	r3, [pc, #232]	@ (8002170 <HAL_TIM_PeriodElapsedCallback+0x140>)
 8002088:	781b      	ldrb	r3, [r3, #0]
 800208a:	2b00      	cmp	r3, #0
 800208c:	d005      	beq.n	800209a <HAL_TIM_PeriodElapsedCallback+0x6a>
			command = command | TURN_RIGHT;
 800208e:	7bbb      	ldrb	r3, [r7, #14]
 8002090:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002094:	73bb      	strb	r3, [r7, #14]
			anyConditionMet = true;
 8002096:	2301      	movs	r3, #1
 8002098:	73fb      	strb	r3, [r7, #15]
		}
		if (!anyConditionMet) {
 800209a:	7bfb      	ldrb	r3, [r7, #15]
 800209c:	f083 0301 	eor.w	r3, r3, #1
 80020a0:	b2db      	uxtb	r3, r3
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d00d      	beq.n	80020c2 <HAL_TIM_PeriodElapsedCallback+0x92>
			Send_KBUS_frame(LM, Broadcast, 0x5B, 0x00, 0x00, 0x00, 0x00, 0x07);//, 0x83, 0x0a, 0x3f
 80020a6:	2307      	movs	r3, #7
 80020a8:	9303      	str	r3, [sp, #12]
 80020aa:	2300      	movs	r3, #0
 80020ac:	9302      	str	r3, [sp, #8]
 80020ae:	2300      	movs	r3, #0
 80020b0:	9301      	str	r3, [sp, #4]
 80020b2:	2300      	movs	r3, #0
 80020b4:	9300      	str	r3, [sp, #0]
 80020b6:	2300      	movs	r3, #0
 80020b8:	225b      	movs	r2, #91	@ 0x5b
 80020ba:	21bf      	movs	r1, #191	@ 0xbf
 80020bc:	20d0      	movs	r0, #208	@ 0xd0
 80020be:	f7ff fd09 	bl	8001ad4 <Send_KBUS_frame>
		}
		Send_KBUS_frame(LM, Broadcast, 0x5B, command, 0x00, 0x00, 0x00, 0x07);
 80020c2:	7bbb      	ldrb	r3, [r7, #14]
 80020c4:	2207      	movs	r2, #7
 80020c6:	9203      	str	r2, [sp, #12]
 80020c8:	2200      	movs	r2, #0
 80020ca:	9202      	str	r2, [sp, #8]
 80020cc:	2200      	movs	r2, #0
 80020ce:	9201      	str	r2, [sp, #4]
 80020d0:	2200      	movs	r2, #0
 80020d2:	9200      	str	r2, [sp, #0]
 80020d4:	225b      	movs	r2, #91	@ 0x5b
 80020d6:	21bf      	movs	r1, #191	@ 0xbf
 80020d8:	20d0      	movs	r0, #208	@ 0xd0
 80020da:	f7ff fcfb 	bl	8001ad4 <Send_KBUS_frame>

		if (isHandbrakeOn) {
 80020de:	4b25      	ldr	r3, [pc, #148]	@ (8002174 <HAL_TIM_PeriodElapsedCallback+0x144>)
 80020e0:	781b      	ldrb	r3, [r3, #0]
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d005      	beq.n	80020f2 <HAL_TIM_PeriodElapsedCallback+0xc2>
			HAL_GPIO_WritePin(PARKING_BRAKE_GPIO_Port, PARKING_BRAKE_Pin, SET);//SET to off temp
 80020e6:	2201      	movs	r2, #1
 80020e8:	2104      	movs	r1, #4
 80020ea:	4823      	ldr	r0, [pc, #140]	@ (8002178 <HAL_TIM_PeriodElapsedCallback+0x148>)
 80020ec:	f002 fda6 	bl	8004c3c <HAL_GPIO_WritePin>
 80020f0:	e004      	b.n	80020fc <HAL_TIM_PeriodElapsedCallback+0xcc>
		}else
			HAL_GPIO_WritePin(PARKING_BRAKE_GPIO_Port, PARKING_BRAKE_Pin, RESET);//SET to off temp
 80020f2:	2200      	movs	r2, #0
 80020f4:	2104      	movs	r1, #4
 80020f6:	4820      	ldr	r0, [pc, #128]	@ (8002178 <HAL_TIM_PeriodElapsedCallback+0x148>)
 80020f8:	f002 fda0 	bl	8004c3c <HAL_GPIO_WritePin>
		if (isOilWarning) {
 80020fc:	4b1f      	ldr	r3, [pc, #124]	@ (800217c <HAL_TIM_PeriodElapsedCallback+0x14c>)
 80020fe:	781b      	ldrb	r3, [r3, #0]
 8002100:	2b00      	cmp	r3, #0
 8002102:	d005      	beq.n	8002110 <HAL_TIM_PeriodElapsedCallback+0xe0>
			HAL_GPIO_WritePin(OIL_LIGHT_GPIO_Port, OIL_LIGHT_Pin, SET); //SET on
 8002104:	2201      	movs	r2, #1
 8002106:	2140      	movs	r1, #64	@ 0x40
 8002108:	481d      	ldr	r0, [pc, #116]	@ (8002180 <HAL_TIM_PeriodElapsedCallback+0x150>)
 800210a:	f002 fd97 	bl	8004c3c <HAL_GPIO_WritePin>
 800210e:	e004      	b.n	800211a <HAL_TIM_PeriodElapsedCallback+0xea>
		}else
			HAL_GPIO_WritePin(OIL_LIGHT_GPIO_Port, OIL_LIGHT_Pin, RESET); //SET to off temp
 8002110:	2200      	movs	r2, #0
 8002112:	2140      	movs	r1, #64	@ 0x40
 8002114:	481a      	ldr	r0, [pc, #104]	@ (8002180 <HAL_TIM_PeriodElapsedCallback+0x150>)
 8002116:	f002 fd91 	bl	8004c3c <HAL_GPIO_WritePin>
		if (isBatteryWarning) {
 800211a:	4b1a      	ldr	r3, [pc, #104]	@ (8002184 <HAL_TIM_PeriodElapsedCallback+0x154>)
 800211c:	781b      	ldrb	r3, [r3, #0]
 800211e:	2b00      	cmp	r3, #0
 8002120:	d005      	beq.n	800212e <HAL_TIM_PeriodElapsedCallback+0xfe>
			HAL_GPIO_WritePin(BATT_CHARGE_LIGHT_GPIO_Port, BATT_CHARGE_LIGHT_Pin, SET);
 8002122:	2201      	movs	r2, #1
 8002124:	2120      	movs	r1, #32
 8002126:	4816      	ldr	r0, [pc, #88]	@ (8002180 <HAL_TIM_PeriodElapsedCallback+0x150>)
 8002128:	f002 fd88 	bl	8004c3c <HAL_GPIO_WritePin>
 800212c:	e004      	b.n	8002138 <HAL_TIM_PeriodElapsedCallback+0x108>
		}else
			HAL_GPIO_WritePin(BATT_CHARGE_LIGHT_GPIO_Port, BATT_CHARGE_LIGHT_Pin, RESET);
 800212e:	2200      	movs	r2, #0
 8002130:	2120      	movs	r1, #32
 8002132:	4813      	ldr	r0, [pc, #76]	@ (8002180 <HAL_TIM_PeriodElapsedCallback+0x150>)
 8002134:	f002 fd82 	bl	8004c3c <HAL_GPIO_WritePin>
		if (isABSActive) {
 8002138:	4b13      	ldr	r3, [pc, #76]	@ (8002188 <HAL_TIM_PeriodElapsedCallback+0x158>)
 800213a:	781b      	ldrb	r3, [r3, #0]
 800213c:	2b00      	cmp	r3, #0
 800213e:	d005      	beq.n	800214c <HAL_TIM_PeriodElapsedCallback+0x11c>
			HAL_GPIO_WritePin(ABS_GPIO_Port, ABS_Pin, RESET);
 8002140:	2200      	movs	r2, #0
 8002142:	2102      	movs	r1, #2
 8002144:	480c      	ldr	r0, [pc, #48]	@ (8002178 <HAL_TIM_PeriodElapsedCallback+0x148>)
 8002146:	f002 fd79 	bl	8004c3c <HAL_GPIO_WritePin>
		}else
			HAL_GPIO_WritePin(ABS_GPIO_Port, ABS_Pin, SET);
	 }
}
 800214a:	e004      	b.n	8002156 <HAL_TIM_PeriodElapsedCallback+0x126>
			HAL_GPIO_WritePin(ABS_GPIO_Port, ABS_Pin, SET);
 800214c:	2201      	movs	r2, #1
 800214e:	2102      	movs	r1, #2
 8002150:	4809      	ldr	r0, [pc, #36]	@ (8002178 <HAL_TIM_PeriodElapsedCallback+0x148>)
 8002152:	f002 fd73 	bl	8004c3c <HAL_GPIO_WritePin>
}
 8002156:	bf00      	nop
 8002158:	3710      	adds	r7, #16
 800215a:	46bd      	mov	sp, r7
 800215c:	bd80      	pop	{r7, pc}
 800215e:	bf00      	nop
 8002160:	20000368 	.word	0x20000368
 8002164:	200003b4 	.word	0x200003b4
 8002168:	2000030c 	.word	0x2000030c
 800216c:	20000312 	.word	0x20000312
 8002170:	20000313 	.word	0x20000313
 8002174:	2000030d 	.word	0x2000030d
 8002178:	42020400 	.word	0x42020400
 800217c:	20000310 	.word	0x20000310
 8002180:	42020000 	.word	0x42020000
 8002184:	20000311 	.word	0x20000311
 8002188:	2000030f 	.word	0x2000030f

0800218c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800218c:	b580      	push	{r7, lr}
 800218e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002190:	b672      	cpsid	i
}
 8002192:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
	  HAL_GPIO_TogglePin(D3_GPIO_Port, D3_Pin);  // Diagnostyka
 8002194:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002198:	4801      	ldr	r0, [pc, #4]	@ (80021a0 <Error_Handler+0x14>)
 800219a:	f002 fd67 	bl	8004c6c <HAL_GPIO_TogglePin>
 800219e:	e7f9      	b.n	8002194 <Error_Handler+0x8>
 80021a0:	42020000 	.word	0x42020000

080021a4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80021a4:	b480      	push	{r7}
 80021a6:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80021a8:	bf00      	nop
 80021aa:	46bd      	mov	sp, r7
 80021ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b0:	4770      	bx	lr

080021b2 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80021b2:	b480      	push	{r7}
 80021b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80021b6:	bf00      	nop
 80021b8:	e7fd      	b.n	80021b6 <NMI_Handler+0x4>

080021ba <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80021ba:	b480      	push	{r7}
 80021bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80021be:	bf00      	nop
 80021c0:	e7fd      	b.n	80021be <HardFault_Handler+0x4>

080021c2 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80021c2:	b480      	push	{r7}
 80021c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80021c6:	bf00      	nop
 80021c8:	e7fd      	b.n	80021c6 <MemManage_Handler+0x4>

080021ca <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80021ca:	b480      	push	{r7}
 80021cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80021ce:	bf00      	nop
 80021d0:	e7fd      	b.n	80021ce <BusFault_Handler+0x4>

080021d2 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80021d2:	b480      	push	{r7}
 80021d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80021d6:	bf00      	nop
 80021d8:	e7fd      	b.n	80021d6 <UsageFault_Handler+0x4>

080021da <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80021da:	b480      	push	{r7}
 80021dc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80021de:	bf00      	nop
 80021e0:	46bd      	mov	sp, r7
 80021e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e6:	4770      	bx	lr

080021e8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80021e8:	b480      	push	{r7}
 80021ea:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80021ec:	bf00      	nop
 80021ee:	46bd      	mov	sp, r7
 80021f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f4:	4770      	bx	lr

080021f6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80021f6:	b480      	push	{r7}
 80021f8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80021fa:	bf00      	nop
 80021fc:	46bd      	mov	sp, r7
 80021fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002202:	4770      	bx	lr

08002204 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002208:	f000 fe1e 	bl	8002e48 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800220c:	bf00      	nop
 800220e:	bd80      	pop	{r7, pc}

08002210 <GPDMA1_Channel0_IRQHandler>:

/**
  * @brief This function handles GPDMA1 Channel 0 global interrupt.
  */
void GPDMA1_Channel0_IRQHandler(void)
{
 8002210:	b580      	push	{r7, lr}
 8002212:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GPDMA1_Channel0_IRQn 0 */

  /* USER CODE END GPDMA1_Channel0_IRQn 0 */
  HAL_DMA_IRQHandler(&handle_GPDMA1_Channel0);
 8002214:	4802      	ldr	r0, [pc, #8]	@ (8002220 <GPDMA1_Channel0_IRQHandler+0x10>)
 8002216:	f001 fa1c 	bl	8003652 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN GPDMA1_Channel0_IRQn 1 */

  /* USER CODE END GPDMA1_Channel0_IRQn 1 */
}
 800221a:	bf00      	nop
 800221c:	bd80      	pop	{r7, pc}
 800221e:	bf00      	nop
 8002220:	20000528 	.word	0x20000528

08002224 <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 8002224:	b580      	push	{r7, lr}
 8002226:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8002228:	4802      	ldr	r0, [pc, #8]	@ (8002234 <FDCAN1_IT0_IRQHandler+0x10>)
 800222a:	f002 f93d 	bl	80044a8 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 800222e:	bf00      	nop
 8002230:	bd80      	pop	{r7, pc}
 8002232:	bf00      	nop
 8002234:	20000108 	.word	0x20000108

08002238 <FDCAN1_IT1_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 1.
  */
void FDCAN1_IT1_IRQHandler(void)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT1_IRQn 0 */

  /* USER CODE END FDCAN1_IT1_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 800223c:	4802      	ldr	r0, [pc, #8]	@ (8002248 <FDCAN1_IT1_IRQHandler+0x10>)
 800223e:	f002 f933 	bl	80044a8 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT1_IRQn 1 */

  /* USER CODE END FDCAN1_IT1_IRQn 1 */
}
 8002242:	bf00      	nop
 8002244:	bd80      	pop	{r7, pc}
 8002246:	bf00      	nop
 8002248:	20000108 	.word	0x20000108

0800224c <TIM1_BRK_IRQHandler>:

/**
  * @brief This function handles TIM1 Break interrupt.
  */
void TIM1_BRK_IRQHandler(void)
{
 800224c:	b580      	push	{r7, lr}
 800224e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_IRQn 0 */

  /* USER CODE END TIM1_BRK_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002250:	4802      	ldr	r0, [pc, #8]	@ (800225c <TIM1_BRK_IRQHandler+0x10>)
 8002252:	f008 f823 	bl	800a29c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_IRQn 1 */

  /* USER CODE END TIM1_BRK_IRQn 1 */
}
 8002256:	bf00      	nop
 8002258:	bd80      	pop	{r7, pc}
 800225a:	bf00      	nop
 800225c:	2000031c 	.word	0x2000031c

08002260 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 Update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002264:	4802      	ldr	r0, [pc, #8]	@ (8002270 <TIM1_UP_IRQHandler+0x10>)
 8002266:	f008 f819 	bl	800a29c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 800226a:	bf00      	nop
 800226c:	bd80      	pop	{r7, pc}
 800226e:	bf00      	nop
 8002270:	2000031c 	.word	0x2000031c

08002274 <TIM1_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 Trigger and Commutation interrupts.
  */
void TIM1_TRG_COM_IRQHandler(void)
{
 8002274:	b580      	push	{r7, lr}
 8002276:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002278:	4802      	ldr	r0, [pc, #8]	@ (8002284 <TIM1_TRG_COM_IRQHandler+0x10>)
 800227a:	f008 f80f 	bl	800a29c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_IRQn 1 */
}
 800227e:	bf00      	nop
 8002280:	bd80      	pop	{r7, pc}
 8002282:	bf00      	nop
 8002284:	2000031c 	.word	0x2000031c

08002288 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 Capture Compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8002288:	b580      	push	{r7, lr}
 800228a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800228c:	4802      	ldr	r0, [pc, #8]	@ (8002298 <TIM1_CC_IRQHandler+0x10>)
 800228e:	f008 f805 	bl	800a29c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8002292:	bf00      	nop
 8002294:	bd80      	pop	{r7, pc}
 8002296:	bf00      	nop
 8002298:	2000031c 	.word	0x2000031c

0800229c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80022a0:	4802      	ldr	r0, [pc, #8]	@ (80022ac <TIM2_IRQHandler+0x10>)
 80022a2:	f007 fffb 	bl	800a29c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80022a6:	bf00      	nop
 80022a8:	bd80      	pop	{r7, pc}
 80022aa:	bf00      	nop
 80022ac:	20000368 	.word	0x20000368

080022b0 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80022b0:	b580      	push	{r7, lr}
 80022b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80022b4:	4802      	ldr	r0, [pc, #8]	@ (80022c0 <TIM3_IRQHandler+0x10>)
 80022b6:	f007 fff1 	bl	800a29c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80022ba:	bf00      	nop
 80022bc:	bd80      	pop	{r7, pc}
 80022be:	bf00      	nop
 80022c0:	200003b4 	.word	0x200003b4

080022c4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80022c4:	b580      	push	{r7, lr}
 80022c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80022c8:	4802      	ldr	r0, [pc, #8]	@ (80022d4 <USART1_IRQHandler+0x10>)
 80022ca:	f009 fbdd 	bl	800ba88 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80022ce:	bf00      	nop
 80022d0:	bd80      	pop	{r7, pc}
 80022d2:	bf00      	nop
 80022d4:	20000400 	.word	0x20000400

080022d8 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80022d8:	b580      	push	{r7, lr}
 80022da:	b086      	sub	sp, #24
 80022dc:	af00      	add	r7, sp, #0
 80022de:	60f8      	str	r0, [r7, #12]
 80022e0:	60b9      	str	r1, [r7, #8]
 80022e2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022e4:	2300      	movs	r3, #0
 80022e6:	617b      	str	r3, [r7, #20]
 80022e8:	e00a      	b.n	8002300 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80022ea:	f3af 8000 	nop.w
 80022ee:	4601      	mov	r1, r0
 80022f0:	68bb      	ldr	r3, [r7, #8]
 80022f2:	1c5a      	adds	r2, r3, #1
 80022f4:	60ba      	str	r2, [r7, #8]
 80022f6:	b2ca      	uxtb	r2, r1
 80022f8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022fa:	697b      	ldr	r3, [r7, #20]
 80022fc:	3301      	adds	r3, #1
 80022fe:	617b      	str	r3, [r7, #20]
 8002300:	697a      	ldr	r2, [r7, #20]
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	429a      	cmp	r2, r3
 8002306:	dbf0      	blt.n	80022ea <_read+0x12>
  }

  return len;
 8002308:	687b      	ldr	r3, [r7, #4]
}
 800230a:	4618      	mov	r0, r3
 800230c:	3718      	adds	r7, #24
 800230e:	46bd      	mov	sp, r7
 8002310:	bd80      	pop	{r7, pc}

08002312 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002312:	b580      	push	{r7, lr}
 8002314:	b086      	sub	sp, #24
 8002316:	af00      	add	r7, sp, #0
 8002318:	60f8      	str	r0, [r7, #12]
 800231a:	60b9      	str	r1, [r7, #8]
 800231c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800231e:	2300      	movs	r3, #0
 8002320:	617b      	str	r3, [r7, #20]
 8002322:	e009      	b.n	8002338 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002324:	68bb      	ldr	r3, [r7, #8]
 8002326:	1c5a      	adds	r2, r3, #1
 8002328:	60ba      	str	r2, [r7, #8]
 800232a:	781b      	ldrb	r3, [r3, #0]
 800232c:	4618      	mov	r0, r3
 800232e:	f7ff f8f3 	bl	8001518 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002332:	697b      	ldr	r3, [r7, #20]
 8002334:	3301      	adds	r3, #1
 8002336:	617b      	str	r3, [r7, #20]
 8002338:	697a      	ldr	r2, [r7, #20]
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	429a      	cmp	r2, r3
 800233e:	dbf1      	blt.n	8002324 <_write+0x12>
  }
  return len;
 8002340:	687b      	ldr	r3, [r7, #4]
}
 8002342:	4618      	mov	r0, r3
 8002344:	3718      	adds	r7, #24
 8002346:	46bd      	mov	sp, r7
 8002348:	bd80      	pop	{r7, pc}

0800234a <_close>:

int _close(int file)
{
 800234a:	b480      	push	{r7}
 800234c:	b083      	sub	sp, #12
 800234e:	af00      	add	r7, sp, #0
 8002350:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002352:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002356:	4618      	mov	r0, r3
 8002358:	370c      	adds	r7, #12
 800235a:	46bd      	mov	sp, r7
 800235c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002360:	4770      	bx	lr

08002362 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002362:	b480      	push	{r7}
 8002364:	b083      	sub	sp, #12
 8002366:	af00      	add	r7, sp, #0
 8002368:	6078      	str	r0, [r7, #4]
 800236a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800236c:	683b      	ldr	r3, [r7, #0]
 800236e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002372:	605a      	str	r2, [r3, #4]
  return 0;
 8002374:	2300      	movs	r3, #0
}
 8002376:	4618      	mov	r0, r3
 8002378:	370c      	adds	r7, #12
 800237a:	46bd      	mov	sp, r7
 800237c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002380:	4770      	bx	lr

08002382 <_isatty>:

int _isatty(int file)
{
 8002382:	b480      	push	{r7}
 8002384:	b083      	sub	sp, #12
 8002386:	af00      	add	r7, sp, #0
 8002388:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800238a:	2301      	movs	r3, #1
}
 800238c:	4618      	mov	r0, r3
 800238e:	370c      	adds	r7, #12
 8002390:	46bd      	mov	sp, r7
 8002392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002396:	4770      	bx	lr

08002398 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002398:	b480      	push	{r7}
 800239a:	b085      	sub	sp, #20
 800239c:	af00      	add	r7, sp, #0
 800239e:	60f8      	str	r0, [r7, #12]
 80023a0:	60b9      	str	r1, [r7, #8]
 80023a2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80023a4:	2300      	movs	r3, #0
}
 80023a6:	4618      	mov	r0, r3
 80023a8:	3714      	adds	r7, #20
 80023aa:	46bd      	mov	sp, r7
 80023ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b0:	4770      	bx	lr
	...

080023b4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	b086      	sub	sp, #24
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80023bc:	4a14      	ldr	r2, [pc, #80]	@ (8002410 <_sbrk+0x5c>)
 80023be:	4b15      	ldr	r3, [pc, #84]	@ (8002414 <_sbrk+0x60>)
 80023c0:	1ad3      	subs	r3, r2, r3
 80023c2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80023c4:	697b      	ldr	r3, [r7, #20]
 80023c6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80023c8:	4b13      	ldr	r3, [pc, #76]	@ (8002418 <_sbrk+0x64>)
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d102      	bne.n	80023d6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80023d0:	4b11      	ldr	r3, [pc, #68]	@ (8002418 <_sbrk+0x64>)
 80023d2:	4a12      	ldr	r2, [pc, #72]	@ (800241c <_sbrk+0x68>)
 80023d4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80023d6:	4b10      	ldr	r3, [pc, #64]	@ (8002418 <_sbrk+0x64>)
 80023d8:	681a      	ldr	r2, [r3, #0]
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	4413      	add	r3, r2
 80023de:	693a      	ldr	r2, [r7, #16]
 80023e0:	429a      	cmp	r2, r3
 80023e2:	d207      	bcs.n	80023f4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80023e4:	f00a fffe 	bl	800d3e4 <__errno>
 80023e8:	4603      	mov	r3, r0
 80023ea:	220c      	movs	r2, #12
 80023ec:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80023ee:	f04f 33ff 	mov.w	r3, #4294967295
 80023f2:	e009      	b.n	8002408 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80023f4:	4b08      	ldr	r3, [pc, #32]	@ (8002418 <_sbrk+0x64>)
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80023fa:	4b07      	ldr	r3, [pc, #28]	@ (8002418 <_sbrk+0x64>)
 80023fc:	681a      	ldr	r2, [r3, #0]
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	4413      	add	r3, r2
 8002402:	4a05      	ldr	r2, [pc, #20]	@ (8002418 <_sbrk+0x64>)
 8002404:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002406:	68fb      	ldr	r3, [r7, #12]
}
 8002408:	4618      	mov	r0, r3
 800240a:	3718      	adds	r7, #24
 800240c:	46bd      	mov	sp, r7
 800240e:	bd80      	pop	{r7, pc}
 8002410:	20044000 	.word	0x20044000
 8002414:	00000400 	.word	0x00000400
 8002418:	20000318 	.word	0x20000318
 800241c:	200006f0 	.word	0x200006f0

08002420 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8002420:	b480      	push	{r7}
 8002422:	b083      	sub	sp, #12
 8002424:	af00      	add	r7, sp, #0
  uint32_t reg_opsr;

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002426:	4b35      	ldr	r3, [pc, #212]	@ (80024fc <SystemInit+0xdc>)
 8002428:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800242c:	4a33      	ldr	r2, [pc, #204]	@ (80024fc <SystemInit+0xdc>)
 800242e:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002432:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR = RCC_CR_HSION;
 8002436:	4b32      	ldr	r3, [pc, #200]	@ (8002500 <SystemInit+0xe0>)
 8002438:	2201      	movs	r2, #1
 800243a:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 800243c:	4b30      	ldr	r3, [pc, #192]	@ (8002500 <SystemInit+0xe0>)
 800243e:	2200      	movs	r2, #0
 8002440:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 8002442:	4b2f      	ldr	r3, [pc, #188]	@ (8002500 <SystemInit+0xe0>)
 8002444:	2200      	movs	r2, #0
 8002446:	621a      	str	r2, [r3, #32]

  /* Reset HSEON, HSECSSON, HSEBYP, HSEEXT, HSIDIV, HSIKERON, CSION, CSIKERON, HSI48 and PLLxON bits */
#if defined(RCC_CR_PLL3ON)
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
 8002448:	4b2d      	ldr	r3, [pc, #180]	@ (8002500 <SystemInit+0xe0>)
 800244a:	681a      	ldr	r2, [r3, #0]
 800244c:	492c      	ldr	r1, [pc, #176]	@ (8002500 <SystemInit+0xe0>)
 800244e:	4b2d      	ldr	r3, [pc, #180]	@ (8002504 <SystemInit+0xe4>)
 8002450:	4013      	ands	r3, r2
 8002452:	600b      	str	r3, [r1, #0]
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
               RCC_CR_CSION | RCC_CR_CSIKERON |RCC_CR_HSI48ON | RCC_CR_PLL1ON | RCC_CR_PLL2ON);
#endif

  /* Reset PLLxCFGR register */
  RCC->PLL1CFGR = 0U;
 8002454:	4b2a      	ldr	r3, [pc, #168]	@ (8002500 <SystemInit+0xe0>)
 8002456:	2200      	movs	r2, #0
 8002458:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC->PLL2CFGR = 0U;
 800245a:	4b29      	ldr	r3, [pc, #164]	@ (8002500 <SystemInit+0xe0>)
 800245c:	2200      	movs	r2, #0
 800245e:	62da      	str	r2, [r3, #44]	@ 0x2c
#if defined(RCC_CR_PLL3ON)
  RCC->PLL3CFGR = 0U;
 8002460:	4b27      	ldr	r3, [pc, #156]	@ (8002500 <SystemInit+0xe0>)
 8002462:	2200      	movs	r2, #0
 8002464:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* RCC_CR_PLL3ON */

  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280U;
 8002466:	4b26      	ldr	r3, [pc, #152]	@ (8002500 <SystemInit+0xe0>)
 8002468:	4a27      	ldr	r2, [pc, #156]	@ (8002508 <SystemInit+0xe8>)
 800246a:	635a      	str	r2, [r3, #52]	@ 0x34
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000U;
 800246c:	4b24      	ldr	r3, [pc, #144]	@ (8002500 <SystemInit+0xe0>)
 800246e:	2200      	movs	r2, #0
 8002470:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280U;
 8002472:	4b23      	ldr	r3, [pc, #140]	@ (8002500 <SystemInit+0xe0>)
 8002474:	4a24      	ldr	r2, [pc, #144]	@ (8002508 <SystemInit+0xe8>)
 8002476:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL2FRACR register */
  RCC->PLL2FRACR = 0x00000000U;
 8002478:	4b21      	ldr	r3, [pc, #132]	@ (8002500 <SystemInit+0xe0>)
 800247a:	2200      	movs	r2, #0
 800247c:	641a      	str	r2, [r3, #64]	@ 0x40
#if defined(RCC_CR_PLL3ON)
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280U;
 800247e:	4b20      	ldr	r3, [pc, #128]	@ (8002500 <SystemInit+0xe0>)
 8002480:	4a21      	ldr	r2, [pc, #132]	@ (8002508 <SystemInit+0xe8>)
 8002482:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000U;
 8002484:	4b1e      	ldr	r3, [pc, #120]	@ (8002500 <SystemInit+0xe0>)
 8002486:	2200      	movs	r2, #0
 8002488:	649a      	str	r2, [r3, #72]	@ 0x48
#endif /* RCC_CR_PLL3ON */

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 800248a:	4b1d      	ldr	r3, [pc, #116]	@ (8002500 <SystemInit+0xe0>)
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	4a1c      	ldr	r2, [pc, #112]	@ (8002500 <SystemInit+0xe0>)
 8002490:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002494:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 8002496:	4b1a      	ldr	r3, [pc, #104]	@ (8002500 <SystemInit+0xe0>)
 8002498:	2200      	movs	r2, #0
 800249a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800249c:	4b17      	ldr	r3, [pc, #92]	@ (80024fc <SystemInit+0xdc>)
 800249e:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80024a2:	609a      	str	r2, [r3, #8]
  #endif /* VECT_TAB_SRAM */

  /* Check OPSR register to verify if there is an ongoing swap or option bytes update interrupted by a reset */
  reg_opsr = FLASH->OPSR & FLASH_OPSR_CODE_OP;
 80024a4:	4b19      	ldr	r3, [pc, #100]	@ (800250c <SystemInit+0xec>)
 80024a6:	699b      	ldr	r3, [r3, #24]
 80024a8:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
 80024ac:	607b      	str	r3, [r7, #4]
  if ((reg_opsr == FLASH_OPSR_CODE_OP) || (reg_opsr == (FLASH_OPSR_CODE_OP_2 | FLASH_OPSR_CODE_OP_1)))
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	f1b3 4f60 	cmp.w	r3, #3758096384	@ 0xe0000000
 80024b4:	d003      	beq.n	80024be <SystemInit+0x9e>
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 80024bc:	d117      	bne.n	80024ee <SystemInit+0xce>
  {
    /* Check FLASH Option Control Register access */
    if ((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != 0U)
 80024be:	4b13      	ldr	r3, [pc, #76]	@ (800250c <SystemInit+0xec>)
 80024c0:	69db      	ldr	r3, [r3, #28]
 80024c2:	f003 0301 	and.w	r3, r3, #1
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d005      	beq.n	80024d6 <SystemInit+0xb6>
    {
      /* Authorizes the Option Byte registers programming */
      FLASH->OPTKEYR = 0x08192A3BU;
 80024ca:	4b10      	ldr	r3, [pc, #64]	@ (800250c <SystemInit+0xec>)
 80024cc:	4a10      	ldr	r2, [pc, #64]	@ (8002510 <SystemInit+0xf0>)
 80024ce:	60da      	str	r2, [r3, #12]
      FLASH->OPTKEYR = 0x4C5D6E7FU;
 80024d0:	4b0e      	ldr	r3, [pc, #56]	@ (800250c <SystemInit+0xec>)
 80024d2:	4a10      	ldr	r2, [pc, #64]	@ (8002514 <SystemInit+0xf4>)
 80024d4:	60da      	str	r2, [r3, #12]
    }
    /* Launch the option bytes change operation */
    FLASH->OPTCR |= FLASH_OPTCR_OPTSTART;
 80024d6:	4b0d      	ldr	r3, [pc, #52]	@ (800250c <SystemInit+0xec>)
 80024d8:	69db      	ldr	r3, [r3, #28]
 80024da:	4a0c      	ldr	r2, [pc, #48]	@ (800250c <SystemInit+0xec>)
 80024dc:	f043 0302 	orr.w	r3, r3, #2
 80024e0:	61d3      	str	r3, [r2, #28]

    /* Lock the FLASH Option Control Register access */
    FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
 80024e2:	4b0a      	ldr	r3, [pc, #40]	@ (800250c <SystemInit+0xec>)
 80024e4:	69db      	ldr	r3, [r3, #28]
 80024e6:	4a09      	ldr	r2, [pc, #36]	@ (800250c <SystemInit+0xec>)
 80024e8:	f043 0301 	orr.w	r3, r3, #1
 80024ec:	61d3      	str	r3, [r2, #28]
  }
}
 80024ee:	bf00      	nop
 80024f0:	370c      	adds	r7, #12
 80024f2:	46bd      	mov	sp, r7
 80024f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f8:	4770      	bx	lr
 80024fa:	bf00      	nop
 80024fc:	e000ed00 	.word	0xe000ed00
 8002500:	44020c00 	.word	0x44020c00
 8002504:	eae2eae3 	.word	0xeae2eae3
 8002508:	01010280 	.word	0x01010280
 800250c:	40022000 	.word	0x40022000
 8002510:	08192a3b 	.word	0x08192a3b
 8002514:	4c5d6e7f 	.word	0x4c5d6e7f

08002518 <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8002518:	b580      	push	{r7, lr}
 800251a:	b09c      	sub	sp, #112	@ 0x70
 800251c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800251e:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8002522:	2200      	movs	r2, #0
 8002524:	601a      	str	r2, [r3, #0]
 8002526:	605a      	str	r2, [r3, #4]
 8002528:	609a      	str	r2, [r3, #8]
 800252a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800252c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002530:	2200      	movs	r2, #0
 8002532:	601a      	str	r2, [r3, #0]
 8002534:	605a      	str	r2, [r3, #4]
 8002536:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002538:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800253c:	2200      	movs	r2, #0
 800253e:	601a      	str	r2, [r3, #0]
 8002540:	605a      	str	r2, [r3, #4]
 8002542:	609a      	str	r2, [r3, #8]
 8002544:	60da      	str	r2, [r3, #12]
 8002546:	611a      	str	r2, [r3, #16]
 8002548:	615a      	str	r2, [r3, #20]
 800254a:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800254c:	1d3b      	adds	r3, r7, #4
 800254e:	2234      	movs	r2, #52	@ 0x34
 8002550:	2100      	movs	r1, #0
 8002552:	4618      	mov	r0, r3
 8002554:	f00a fef8 	bl	800d348 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002558:	4b46      	ldr	r3, [pc, #280]	@ (8002674 <MX_TIM1_Init+0x15c>)
 800255a:	4a47      	ldr	r2, [pc, #284]	@ (8002678 <MX_TIM1_Init+0x160>)
 800255c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 49;
 800255e:	4b45      	ldr	r3, [pc, #276]	@ (8002674 <MX_TIM1_Init+0x15c>)
 8002560:	2231      	movs	r2, #49	@ 0x31
 8002562:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002564:	4b43      	ldr	r3, [pc, #268]	@ (8002674 <MX_TIM1_Init+0x15c>)
 8002566:	2200      	movs	r2, #0
 8002568:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800256a:	4b42      	ldr	r3, [pc, #264]	@ (8002674 <MX_TIM1_Init+0x15c>)
 800256c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002570:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002572:	4b40      	ldr	r3, [pc, #256]	@ (8002674 <MX_TIM1_Init+0x15c>)
 8002574:	2200      	movs	r2, #0
 8002576:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002578:	4b3e      	ldr	r3, [pc, #248]	@ (8002674 <MX_TIM1_Init+0x15c>)
 800257a:	2200      	movs	r2, #0
 800257c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800257e:	4b3d      	ldr	r3, [pc, #244]	@ (8002674 <MX_TIM1_Init+0x15c>)
 8002580:	2280      	movs	r2, #128	@ 0x80
 8002582:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002584:	483b      	ldr	r0, [pc, #236]	@ (8002674 <MX_TIM1_Init+0x15c>)
 8002586:	f007 fb7d 	bl	8009c84 <HAL_TIM_Base_Init>
 800258a:	4603      	mov	r3, r0
 800258c:	2b00      	cmp	r3, #0
 800258e:	d001      	beq.n	8002594 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8002590:	f7ff fdfc 	bl	800218c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002594:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002598:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800259a:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 800259e:	4619      	mov	r1, r3
 80025a0:	4834      	ldr	r0, [pc, #208]	@ (8002674 <MX_TIM1_Init+0x15c>)
 80025a2:	f008 f959 	bl	800a858 <HAL_TIM_ConfigClockSource>
 80025a6:	4603      	mov	r3, r0
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d001      	beq.n	80025b0 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 80025ac:	f7ff fdee 	bl	800218c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80025b0:	4830      	ldr	r0, [pc, #192]	@ (8002674 <MX_TIM1_Init+0x15c>)
 80025b2:	f007 fcce 	bl	8009f52 <HAL_TIM_PWM_Init>
 80025b6:	4603      	mov	r3, r0
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d001      	beq.n	80025c0 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 80025bc:	f7ff fde6 	bl	800218c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80025c0:	2300      	movs	r3, #0
 80025c2:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80025c4:	2300      	movs	r3, #0
 80025c6:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80025c8:	2300      	movs	r3, #0
 80025ca:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80025cc:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80025d0:	4619      	mov	r1, r3
 80025d2:	4828      	ldr	r0, [pc, #160]	@ (8002674 <MX_TIM1_Init+0x15c>)
 80025d4:	f008 ff68 	bl	800b4a8 <HAL_TIMEx_MasterConfigSynchronization>
 80025d8:	4603      	mov	r3, r0
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d001      	beq.n	80025e2 <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 80025de:	f7ff fdd5 	bl	800218c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80025e2:	2360      	movs	r3, #96	@ 0x60
 80025e4:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 5000;
 80025e6:	f241 3388 	movw	r3, #5000	@ 0x1388
 80025ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80025ec:	2300      	movs	r3, #0
 80025ee:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80025f0:	2300      	movs	r3, #0
 80025f2:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80025f4:	2300      	movs	r3, #0
 80025f6:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80025f8:	2300      	movs	r3, #0
 80025fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80025fc:	2300      	movs	r3, #0
 80025fe:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002600:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002604:	2204      	movs	r2, #4
 8002606:	4619      	mov	r1, r3
 8002608:	481a      	ldr	r0, [pc, #104]	@ (8002674 <MX_TIM1_Init+0x15c>)
 800260a:	f008 f811 	bl	800a630 <HAL_TIM_PWM_ConfigChannel>
 800260e:	4603      	mov	r3, r0
 8002610:	2b00      	cmp	r3, #0
 8002612:	d001      	beq.n	8002618 <MX_TIM1_Init+0x100>
  {
    Error_Handler();
 8002614:	f7ff fdba 	bl	800218c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002618:	2300      	movs	r3, #0
 800261a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800261c:	2300      	movs	r3, #0
 800261e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002620:	2300      	movs	r3, #0
 8002622:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002624:	2300      	movs	r3, #0
 8002626:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002628:	2300      	movs	r3, #0
 800262a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800262c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002630:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8002632:	2300      	movs	r3, #0
 8002634:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8002636:	2300      	movs	r3, #0
 8002638:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800263a:	2300      	movs	r3, #0
 800263c:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800263e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002642:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8002644:	2300      	movs	r3, #0
 8002646:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8002648:	2300      	movs	r3, #0
 800264a:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800264c:	2300      	movs	r3, #0
 800264e:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002650:	1d3b      	adds	r3, r7, #4
 8002652:	4619      	mov	r1, r3
 8002654:	4807      	ldr	r0, [pc, #28]	@ (8002674 <MX_TIM1_Init+0x15c>)
 8002656:	f008 fff7 	bl	800b648 <HAL_TIMEx_ConfigBreakDeadTime>
 800265a:	4603      	mov	r3, r0
 800265c:	2b00      	cmp	r3, #0
 800265e:	d001      	beq.n	8002664 <MX_TIM1_Init+0x14c>
  {
    Error_Handler();
 8002660:	f7ff fd94 	bl	800218c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002664:	4803      	ldr	r0, [pc, #12]	@ (8002674 <MX_TIM1_Init+0x15c>)
 8002666:	f000 f949 	bl	80028fc <HAL_TIM_MspPostInit>

}
 800266a:	bf00      	nop
 800266c:	3770      	adds	r7, #112	@ 0x70
 800266e:	46bd      	mov	sp, r7
 8002670:	bd80      	pop	{r7, pc}
 8002672:	bf00      	nop
 8002674:	2000031c 	.word	0x2000031c
 8002678:	40012c00 	.word	0x40012c00

0800267c <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800267c:	b580      	push	{r7, lr}
 800267e:	b08e      	sub	sp, #56	@ 0x38
 8002680:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002682:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002686:	2200      	movs	r2, #0
 8002688:	601a      	str	r2, [r3, #0]
 800268a:	605a      	str	r2, [r3, #4]
 800268c:	609a      	str	r2, [r3, #8]
 800268e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002690:	f107 031c 	add.w	r3, r7, #28
 8002694:	2200      	movs	r2, #0
 8002696:	601a      	str	r2, [r3, #0]
 8002698:	605a      	str	r2, [r3, #4]
 800269a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800269c:	463b      	mov	r3, r7
 800269e:	2200      	movs	r2, #0
 80026a0:	601a      	str	r2, [r3, #0]
 80026a2:	605a      	str	r2, [r3, #4]
 80026a4:	609a      	str	r2, [r3, #8]
 80026a6:	60da      	str	r2, [r3, #12]
 80026a8:	611a      	str	r2, [r3, #16]
 80026aa:	615a      	str	r2, [r3, #20]
 80026ac:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80026ae:	4b2c      	ldr	r3, [pc, #176]	@ (8002760 <MX_TIM2_Init+0xe4>)
 80026b0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80026b4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 49;
 80026b6:	4b2a      	ldr	r3, [pc, #168]	@ (8002760 <MX_TIM2_Init+0xe4>)
 80026b8:	2231      	movs	r2, #49	@ 0x31
 80026ba:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80026bc:	4b28      	ldr	r3, [pc, #160]	@ (8002760 <MX_TIM2_Init+0xe4>)
 80026be:	2200      	movs	r2, #0
 80026c0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 49999;
 80026c2:	4b27      	ldr	r3, [pc, #156]	@ (8002760 <MX_TIM2_Init+0xe4>)
 80026c4:	f24c 324f 	movw	r2, #49999	@ 0xc34f
 80026c8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80026ca:	4b25      	ldr	r3, [pc, #148]	@ (8002760 <MX_TIM2_Init+0xe4>)
 80026cc:	2200      	movs	r2, #0
 80026ce:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80026d0:	4b23      	ldr	r3, [pc, #140]	@ (8002760 <MX_TIM2_Init+0xe4>)
 80026d2:	2200      	movs	r2, #0
 80026d4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80026d6:	4822      	ldr	r0, [pc, #136]	@ (8002760 <MX_TIM2_Init+0xe4>)
 80026d8:	f007 fad4 	bl	8009c84 <HAL_TIM_Base_Init>
 80026dc:	4603      	mov	r3, r0
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d001      	beq.n	80026e6 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 80026e2:	f7ff fd53 	bl	800218c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80026e6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80026ea:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80026ec:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80026f0:	4619      	mov	r1, r3
 80026f2:	481b      	ldr	r0, [pc, #108]	@ (8002760 <MX_TIM2_Init+0xe4>)
 80026f4:	f008 f8b0 	bl	800a858 <HAL_TIM_ConfigClockSource>
 80026f8:	4603      	mov	r3, r0
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d001      	beq.n	8002702 <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 80026fe:	f7ff fd45 	bl	800218c <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 8002702:	4817      	ldr	r0, [pc, #92]	@ (8002760 <MX_TIM2_Init+0xe4>)
 8002704:	f007 fbc4 	bl	8009e90 <HAL_TIM_OC_Init>
 8002708:	4603      	mov	r3, r0
 800270a:	2b00      	cmp	r3, #0
 800270c:	d001      	beq.n	8002712 <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 800270e:	f7ff fd3d 	bl	800218c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002712:	2300      	movs	r3, #0
 8002714:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002716:	2300      	movs	r3, #0
 8002718:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800271a:	f107 031c 	add.w	r3, r7, #28
 800271e:	4619      	mov	r1, r3
 8002720:	480f      	ldr	r0, [pc, #60]	@ (8002760 <MX_TIM2_Init+0xe4>)
 8002722:	f008 fec1 	bl	800b4a8 <HAL_TIMEx_MasterConfigSynchronization>
 8002726:	4603      	mov	r3, r0
 8002728:	2b00      	cmp	r3, #0
 800272a:	d001      	beq.n	8002730 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 800272c:	f7ff fd2e 	bl	800218c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8002730:	2300      	movs	r3, #0
 8002732:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8002734:	2300      	movs	r3, #0
 8002736:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002738:	2300      	movs	r3, #0
 800273a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800273c:	2300      	movs	r3, #0
 800273e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002740:	463b      	mov	r3, r7
 8002742:	2204      	movs	r2, #4
 8002744:	4619      	mov	r1, r3
 8002746:	4806      	ldr	r0, [pc, #24]	@ (8002760 <MX_TIM2_Init+0xe4>)
 8002748:	f007 fef8 	bl	800a53c <HAL_TIM_OC_ConfigChannel>
 800274c:	4603      	mov	r3, r0
 800274e:	2b00      	cmp	r3, #0
 8002750:	d001      	beq.n	8002756 <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 8002752:	f7ff fd1b 	bl	800218c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002756:	bf00      	nop
 8002758:	3738      	adds	r7, #56	@ 0x38
 800275a:	46bd      	mov	sp, r7
 800275c:	bd80      	pop	{r7, pc}
 800275e:	bf00      	nop
 8002760:	20000368 	.word	0x20000368

08002764 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002764:	b580      	push	{r7, lr}
 8002766:	b088      	sub	sp, #32
 8002768:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800276a:	f107 0310 	add.w	r3, r7, #16
 800276e:	2200      	movs	r2, #0
 8002770:	601a      	str	r2, [r3, #0]
 8002772:	605a      	str	r2, [r3, #4]
 8002774:	609a      	str	r2, [r3, #8]
 8002776:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002778:	1d3b      	adds	r3, r7, #4
 800277a:	2200      	movs	r2, #0
 800277c:	601a      	str	r2, [r3, #0]
 800277e:	605a      	str	r2, [r3, #4]
 8002780:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002782:	4b1e      	ldr	r3, [pc, #120]	@ (80027fc <MX_TIM3_Init+0x98>)
 8002784:	4a1e      	ldr	r2, [pc, #120]	@ (8002800 <MX_TIM3_Init+0x9c>)
 8002786:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 999;
 8002788:	4b1c      	ldr	r3, [pc, #112]	@ (80027fc <MX_TIM3_Init+0x98>)
 800278a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800278e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002790:	4b1a      	ldr	r3, [pc, #104]	@ (80027fc <MX_TIM3_Init+0x98>)
 8002792:	2200      	movs	r2, #0
 8002794:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 49999;
 8002796:	4b19      	ldr	r3, [pc, #100]	@ (80027fc <MX_TIM3_Init+0x98>)
 8002798:	f24c 324f 	movw	r2, #49999	@ 0xc34f
 800279c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800279e:	4b17      	ldr	r3, [pc, #92]	@ (80027fc <MX_TIM3_Init+0x98>)
 80027a0:	2200      	movs	r2, #0
 80027a2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80027a4:	4b15      	ldr	r3, [pc, #84]	@ (80027fc <MX_TIM3_Init+0x98>)
 80027a6:	2200      	movs	r2, #0
 80027a8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80027aa:	4814      	ldr	r0, [pc, #80]	@ (80027fc <MX_TIM3_Init+0x98>)
 80027ac:	f007 fa6a 	bl	8009c84 <HAL_TIM_Base_Init>
 80027b0:	4603      	mov	r3, r0
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d001      	beq.n	80027ba <MX_TIM3_Init+0x56>
  {
    Error_Handler();
 80027b6:	f7ff fce9 	bl	800218c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80027ba:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80027be:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80027c0:	f107 0310 	add.w	r3, r7, #16
 80027c4:	4619      	mov	r1, r3
 80027c6:	480d      	ldr	r0, [pc, #52]	@ (80027fc <MX_TIM3_Init+0x98>)
 80027c8:	f008 f846 	bl	800a858 <HAL_TIM_ConfigClockSource>
 80027cc:	4603      	mov	r3, r0
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d001      	beq.n	80027d6 <MX_TIM3_Init+0x72>
  {
    Error_Handler();
 80027d2:	f7ff fcdb 	bl	800218c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80027d6:	2300      	movs	r3, #0
 80027d8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80027da:	2300      	movs	r3, #0
 80027dc:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80027de:	1d3b      	adds	r3, r7, #4
 80027e0:	4619      	mov	r1, r3
 80027e2:	4806      	ldr	r0, [pc, #24]	@ (80027fc <MX_TIM3_Init+0x98>)
 80027e4:	f008 fe60 	bl	800b4a8 <HAL_TIMEx_MasterConfigSynchronization>
 80027e8:	4603      	mov	r3, r0
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d001      	beq.n	80027f2 <MX_TIM3_Init+0x8e>
  {
    Error_Handler();
 80027ee:	f7ff fccd 	bl	800218c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80027f2:	bf00      	nop
 80027f4:	3720      	adds	r7, #32
 80027f6:	46bd      	mov	sp, r7
 80027f8:	bd80      	pop	{r7, pc}
 80027fa:	bf00      	nop
 80027fc:	200003b4 	.word	0x200003b4
 8002800:	40000400 	.word	0x40000400

08002804 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002804:	b580      	push	{r7, lr}
 8002806:	b086      	sub	sp, #24
 8002808:	af00      	add	r7, sp, #0
 800280a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	4a37      	ldr	r2, [pc, #220]	@ (80028f0 <HAL_TIM_Base_MspInit+0xec>)
 8002812:	4293      	cmp	r3, r2
 8002814:	d12f      	bne.n	8002876 <HAL_TIM_Base_MspInit+0x72>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002816:	4b37      	ldr	r3, [pc, #220]	@ (80028f4 <HAL_TIM_Base_MspInit+0xf0>)
 8002818:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800281c:	4a35      	ldr	r2, [pc, #212]	@ (80028f4 <HAL_TIM_Base_MspInit+0xf0>)
 800281e:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002822:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 8002826:	4b33      	ldr	r3, [pc, #204]	@ (80028f4 <HAL_TIM_Base_MspInit+0xf0>)
 8002828:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800282c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002830:	617b      	str	r3, [r7, #20]
 8002832:	697b      	ldr	r3, [r7, #20]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_IRQn, 0, 0);
 8002834:	2200      	movs	r2, #0
 8002836:	2100      	movs	r1, #0
 8002838:	2029      	movs	r0, #41	@ 0x29
 800283a:	f000 fc01 	bl	8003040 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_IRQn);
 800283e:	2029      	movs	r0, #41	@ 0x29
 8002840:	f000 fc18 	bl	8003074 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 2, 0);
 8002844:	2200      	movs	r2, #0
 8002846:	2102      	movs	r1, #2
 8002848:	202a      	movs	r0, #42	@ 0x2a
 800284a:	f000 fbf9 	bl	8003040 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 800284e:	202a      	movs	r0, #42	@ 0x2a
 8002850:	f000 fc10 	bl	8003074 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_IRQn, 2, 0);
 8002854:	2200      	movs	r2, #0
 8002856:	2102      	movs	r1, #2
 8002858:	202b      	movs	r0, #43	@ 0x2b
 800285a:	f000 fbf1 	bl	8003040 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_IRQn);
 800285e:	202b      	movs	r0, #43	@ 0x2b
 8002860:	f000 fc08 	bl	8003074 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 2, 0);
 8002864:	2200      	movs	r2, #0
 8002866:	2102      	movs	r1, #2
 8002868:	202c      	movs	r0, #44	@ 0x2c
 800286a:	f000 fbe9 	bl	8003040 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 800286e:	202c      	movs	r0, #44	@ 0x2c
 8002870:	f000 fc00 	bl	8003074 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8002874:	e038      	b.n	80028e8 <HAL_TIM_Base_MspInit+0xe4>
  else if(tim_baseHandle->Instance==TIM2)
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800287e:	d117      	bne.n	80028b0 <HAL_TIM_Base_MspInit+0xac>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002880:	4b1c      	ldr	r3, [pc, #112]	@ (80028f4 <HAL_TIM_Base_MspInit+0xf0>)
 8002882:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002886:	4a1b      	ldr	r2, [pc, #108]	@ (80028f4 <HAL_TIM_Base_MspInit+0xf0>)
 8002888:	f043 0301 	orr.w	r3, r3, #1
 800288c:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8002890:	4b18      	ldr	r3, [pc, #96]	@ (80028f4 <HAL_TIM_Base_MspInit+0xf0>)
 8002892:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002896:	f003 0301 	and.w	r3, r3, #1
 800289a:	613b      	str	r3, [r7, #16]
 800289c:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM2_IRQn, 3, 0);
 800289e:	2200      	movs	r2, #0
 80028a0:	2103      	movs	r1, #3
 80028a2:	202d      	movs	r0, #45	@ 0x2d
 80028a4:	f000 fbcc 	bl	8003040 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80028a8:	202d      	movs	r0, #45	@ 0x2d
 80028aa:	f000 fbe3 	bl	8003074 <HAL_NVIC_EnableIRQ>
}
 80028ae:	e01b      	b.n	80028e8 <HAL_TIM_Base_MspInit+0xe4>
  else if(tim_baseHandle->Instance==TIM3)
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	4a10      	ldr	r2, [pc, #64]	@ (80028f8 <HAL_TIM_Base_MspInit+0xf4>)
 80028b6:	4293      	cmp	r3, r2
 80028b8:	d116      	bne.n	80028e8 <HAL_TIM_Base_MspInit+0xe4>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80028ba:	4b0e      	ldr	r3, [pc, #56]	@ (80028f4 <HAL_TIM_Base_MspInit+0xf0>)
 80028bc:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80028c0:	4a0c      	ldr	r2, [pc, #48]	@ (80028f4 <HAL_TIM_Base_MspInit+0xf0>)
 80028c2:	f043 0302 	orr.w	r3, r3, #2
 80028c6:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 80028ca:	4b0a      	ldr	r3, [pc, #40]	@ (80028f4 <HAL_TIM_Base_MspInit+0xf0>)
 80028cc:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80028d0:	f003 0302 	and.w	r3, r3, #2
 80028d4:	60fb      	str	r3, [r7, #12]
 80028d6:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM3_IRQn, 6, 0);
 80028d8:	2200      	movs	r2, #0
 80028da:	2106      	movs	r1, #6
 80028dc:	202e      	movs	r0, #46	@ 0x2e
 80028de:	f000 fbaf 	bl	8003040 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80028e2:	202e      	movs	r0, #46	@ 0x2e
 80028e4:	f000 fbc6 	bl	8003074 <HAL_NVIC_EnableIRQ>
}
 80028e8:	bf00      	nop
 80028ea:	3718      	adds	r7, #24
 80028ec:	46bd      	mov	sp, r7
 80028ee:	bd80      	pop	{r7, pc}
 80028f0:	40012c00 	.word	0x40012c00
 80028f4:	44020c00 	.word	0x44020c00
 80028f8:	40000400 	.word	0x40000400

080028fc <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80028fc:	b580      	push	{r7, lr}
 80028fe:	b088      	sub	sp, #32
 8002900:	af00      	add	r7, sp, #0
 8002902:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002904:	f107 030c 	add.w	r3, r7, #12
 8002908:	2200      	movs	r2, #0
 800290a:	601a      	str	r2, [r3, #0]
 800290c:	605a      	str	r2, [r3, #4]
 800290e:	609a      	str	r2, [r3, #8]
 8002910:	60da      	str	r2, [r3, #12]
 8002912:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	4a13      	ldr	r2, [pc, #76]	@ (8002968 <HAL_TIM_MspPostInit+0x6c>)
 800291a:	4293      	cmp	r3, r2
 800291c:	d11f      	bne.n	800295e <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800291e:	4b13      	ldr	r3, [pc, #76]	@ (800296c <HAL_TIM_MspPostInit+0x70>)
 8002920:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002924:	4a11      	ldr	r2, [pc, #68]	@ (800296c <HAL_TIM_MspPostInit+0x70>)
 8002926:	f043 0301 	orr.w	r3, r3, #1
 800292a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800292e:	4b0f      	ldr	r3, [pc, #60]	@ (800296c <HAL_TIM_MspPostInit+0x70>)
 8002930:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002934:	f003 0301 	and.w	r3, r3, #1
 8002938:	60bb      	str	r3, [r7, #8]
 800293a:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800293c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002940:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002942:	2302      	movs	r3, #2
 8002944:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002946:	2300      	movs	r3, #0
 8002948:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800294a:	2300      	movs	r3, #0
 800294c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800294e:	2301      	movs	r3, #1
 8002950:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002952:	f107 030c 	add.w	r3, r7, #12
 8002956:	4619      	mov	r1, r3
 8002958:	4805      	ldr	r0, [pc, #20]	@ (8002970 <HAL_TIM_MspPostInit+0x74>)
 800295a:	f002 f81d 	bl	8004998 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800295e:	bf00      	nop
 8002960:	3720      	adds	r7, #32
 8002962:	46bd      	mov	sp, r7
 8002964:	bd80      	pop	{r7, pc}
 8002966:	bf00      	nop
 8002968:	40012c00 	.word	0x40012c00
 800296c:	44020c00 	.word	0x44020c00
 8002970:	42020000 	.word	0x42020000

08002974 <MX_USART1_UART_Init>:
DMA_HandleTypeDef handle_GPDMA1_Channel0;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002974:	b580      	push	{r7, lr}
 8002976:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002978:	4b22      	ldr	r3, [pc, #136]	@ (8002a04 <MX_USART1_UART_Init+0x90>)
 800297a:	4a23      	ldr	r2, [pc, #140]	@ (8002a08 <MX_USART1_UART_Init+0x94>)
 800297c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800297e:	4b21      	ldr	r3, [pc, #132]	@ (8002a04 <MX_USART1_UART_Init+0x90>)
 8002980:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002984:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002986:	4b1f      	ldr	r3, [pc, #124]	@ (8002a04 <MX_USART1_UART_Init+0x90>)
 8002988:	2200      	movs	r2, #0
 800298a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800298c:	4b1d      	ldr	r3, [pc, #116]	@ (8002a04 <MX_USART1_UART_Init+0x90>)
 800298e:	2200      	movs	r2, #0
 8002990:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002992:	4b1c      	ldr	r3, [pc, #112]	@ (8002a04 <MX_USART1_UART_Init+0x90>)
 8002994:	2200      	movs	r2, #0
 8002996:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002998:	4b1a      	ldr	r3, [pc, #104]	@ (8002a04 <MX_USART1_UART_Init+0x90>)
 800299a:	220c      	movs	r2, #12
 800299c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800299e:	4b19      	ldr	r3, [pc, #100]	@ (8002a04 <MX_USART1_UART_Init+0x90>)
 80029a0:	2200      	movs	r2, #0
 80029a2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80029a4:	4b17      	ldr	r3, [pc, #92]	@ (8002a04 <MX_USART1_UART_Init+0x90>)
 80029a6:	2200      	movs	r2, #0
 80029a8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80029aa:	4b16      	ldr	r3, [pc, #88]	@ (8002a04 <MX_USART1_UART_Init+0x90>)
 80029ac:	2200      	movs	r2, #0
 80029ae:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80029b0:	4b14      	ldr	r3, [pc, #80]	@ (8002a04 <MX_USART1_UART_Init+0x90>)
 80029b2:	2200      	movs	r2, #0
 80029b4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80029b6:	4b13      	ldr	r3, [pc, #76]	@ (8002a04 <MX_USART1_UART_Init+0x90>)
 80029b8:	2200      	movs	r2, #0
 80029ba:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80029bc:	4811      	ldr	r0, [pc, #68]	@ (8002a04 <MX_USART1_UART_Init+0x90>)
 80029be:	f008 ff23 	bl	800b808 <HAL_UART_Init>
 80029c2:	4603      	mov	r3, r0
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d001      	beq.n	80029cc <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80029c8:	f7ff fbe0 	bl	800218c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80029cc:	2100      	movs	r1, #0
 80029ce:	480d      	ldr	r0, [pc, #52]	@ (8002a04 <MX_USART1_UART_Init+0x90>)
 80029d0:	f00a f9e5 	bl	800cd9e <HAL_UARTEx_SetTxFifoThreshold>
 80029d4:	4603      	mov	r3, r0
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d001      	beq.n	80029de <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80029da:	f7ff fbd7 	bl	800218c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80029de:	2100      	movs	r1, #0
 80029e0:	4808      	ldr	r0, [pc, #32]	@ (8002a04 <MX_USART1_UART_Init+0x90>)
 80029e2:	f00a fa1a 	bl	800ce1a <HAL_UARTEx_SetRxFifoThreshold>
 80029e6:	4603      	mov	r3, r0
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d001      	beq.n	80029f0 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80029ec:	f7ff fbce 	bl	800218c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80029f0:	4804      	ldr	r0, [pc, #16]	@ (8002a04 <MX_USART1_UART_Init+0x90>)
 80029f2:	f00a f99b 	bl	800cd2c <HAL_UARTEx_DisableFifoMode>
 80029f6:	4603      	mov	r3, r0
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d001      	beq.n	8002a00 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80029fc:	f7ff fbc6 	bl	800218c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002a00:	bf00      	nop
 8002a02:	bd80      	pop	{r7, pc}
 8002a04:	20000400 	.word	0x20000400
 8002a08:	40013800 	.word	0x40013800

08002a0c <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002a0c:	b580      	push	{r7, lr}
 8002a0e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002a10:	4b23      	ldr	r3, [pc, #140]	@ (8002aa0 <MX_USART2_UART_Init+0x94>)
 8002a12:	4a24      	ldr	r2, [pc, #144]	@ (8002aa4 <MX_USART2_UART_Init+0x98>)
 8002a14:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8002a16:	4b22      	ldr	r3, [pc, #136]	@ (8002aa0 <MX_USART2_UART_Init+0x94>)
 8002a18:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8002a1c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_9B;
 8002a1e:	4b20      	ldr	r3, [pc, #128]	@ (8002aa0 <MX_USART2_UART_Init+0x94>)
 8002a20:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002a24:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002a26:	4b1e      	ldr	r3, [pc, #120]	@ (8002aa0 <MX_USART2_UART_Init+0x94>)
 8002a28:	2200      	movs	r2, #0
 8002a2a:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_EVEN;
 8002a2c:	4b1c      	ldr	r3, [pc, #112]	@ (8002aa0 <MX_USART2_UART_Init+0x94>)
 8002a2e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002a32:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002a34:	4b1a      	ldr	r3, [pc, #104]	@ (8002aa0 <MX_USART2_UART_Init+0x94>)
 8002a36:	220c      	movs	r2, #12
 8002a38:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002a3a:	4b19      	ldr	r3, [pc, #100]	@ (8002aa0 <MX_USART2_UART_Init+0x94>)
 8002a3c:	2200      	movs	r2, #0
 8002a3e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002a40:	4b17      	ldr	r3, [pc, #92]	@ (8002aa0 <MX_USART2_UART_Init+0x94>)
 8002a42:	2200      	movs	r2, #0
 8002a44:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002a46:	4b16      	ldr	r3, [pc, #88]	@ (8002aa0 <MX_USART2_UART_Init+0x94>)
 8002a48:	2200      	movs	r2, #0
 8002a4a:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002a4c:	4b14      	ldr	r3, [pc, #80]	@ (8002aa0 <MX_USART2_UART_Init+0x94>)
 8002a4e:	2200      	movs	r2, #0
 8002a50:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002a52:	4b13      	ldr	r3, [pc, #76]	@ (8002aa0 <MX_USART2_UART_Init+0x94>)
 8002a54:	2200      	movs	r2, #0
 8002a56:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002a58:	4811      	ldr	r0, [pc, #68]	@ (8002aa0 <MX_USART2_UART_Init+0x94>)
 8002a5a:	f008 fed5 	bl	800b808 <HAL_UART_Init>
 8002a5e:	4603      	mov	r3, r0
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d001      	beq.n	8002a68 <MX_USART2_UART_Init+0x5c>
  {
    Error_Handler();
 8002a64:	f7ff fb92 	bl	800218c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002a68:	2100      	movs	r1, #0
 8002a6a:	480d      	ldr	r0, [pc, #52]	@ (8002aa0 <MX_USART2_UART_Init+0x94>)
 8002a6c:	f00a f997 	bl	800cd9e <HAL_UARTEx_SetTxFifoThreshold>
 8002a70:	4603      	mov	r3, r0
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d001      	beq.n	8002a7a <MX_USART2_UART_Init+0x6e>
  {
    Error_Handler();
 8002a76:	f7ff fb89 	bl	800218c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002a7a:	2100      	movs	r1, #0
 8002a7c:	4808      	ldr	r0, [pc, #32]	@ (8002aa0 <MX_USART2_UART_Init+0x94>)
 8002a7e:	f00a f9cc 	bl	800ce1a <HAL_UARTEx_SetRxFifoThreshold>
 8002a82:	4603      	mov	r3, r0
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d001      	beq.n	8002a8c <MX_USART2_UART_Init+0x80>
  {
    Error_Handler();
 8002a88:	f7ff fb80 	bl	800218c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8002a8c:	4804      	ldr	r0, [pc, #16]	@ (8002aa0 <MX_USART2_UART_Init+0x94>)
 8002a8e:	f00a f94d 	bl	800cd2c <HAL_UARTEx_DisableFifoMode>
 8002a92:	4603      	mov	r3, r0
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d001      	beq.n	8002a9c <MX_USART2_UART_Init+0x90>
  {
    Error_Handler();
 8002a98:	f7ff fb78 	bl	800218c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002a9c:	bf00      	nop
 8002a9e:	bd80      	pop	{r7, pc}
 8002aa0:	20000494 	.word	0x20000494
 8002aa4:	40004400 	.word	0x40004400

08002aa8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002aa8:	b580      	push	{r7, lr}
 8002aaa:	b0c0      	sub	sp, #256	@ 0x100
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ab0:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	601a      	str	r2, [r3, #0]
 8002ab8:	605a      	str	r2, [r3, #4]
 8002aba:	609a      	str	r2, [r3, #8]
 8002abc:	60da      	str	r2, [r3, #12]
 8002abe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002ac0:	f107 0318 	add.w	r3, r7, #24
 8002ac4:	22d0      	movs	r2, #208	@ 0xd0
 8002ac6:	2100      	movs	r1, #0
 8002ac8:	4618      	mov	r0, r3
 8002aca:	f00a fc3d 	bl	800d348 <memset>
  if(uartHandle->Instance==USART1)
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	4a72      	ldr	r2, [pc, #456]	@ (8002c9c <HAL_UART_MspInit+0x1f4>)
 8002ad4:	4293      	cmp	r3, r2
 8002ad6:	f040 8091 	bne.w	8002bfc <HAL_UART_MspInit+0x154>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002ada:	f04f 0201 	mov.w	r2, #1
 8002ade:	f04f 0300 	mov.w	r3, #0
 8002ae2:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002ae6:	2300      	movs	r3, #0
 8002ae8:	677b      	str	r3, [r7, #116]	@ 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002aea:	f107 0318 	add.w	r3, r7, #24
 8002aee:	4618      	mov	r0, r3
 8002af0:	f003 fe44 	bl	800677c <HAL_RCCEx_PeriphCLKConfig>
 8002af4:	4603      	mov	r3, r0
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d001      	beq.n	8002afe <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8002afa:	f7ff fb47 	bl	800218c <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002afe:	4b68      	ldr	r3, [pc, #416]	@ (8002ca0 <HAL_UART_MspInit+0x1f8>)
 8002b00:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8002b04:	4a66      	ldr	r2, [pc, #408]	@ (8002ca0 <HAL_UART_MspInit+0x1f8>)
 8002b06:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002b0a:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 8002b0e:	4b64      	ldr	r3, [pc, #400]	@ (8002ca0 <HAL_UART_MspInit+0x1f8>)
 8002b10:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8002b14:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002b18:	617b      	str	r3, [r7, #20]
 8002b1a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b1c:	4b60      	ldr	r3, [pc, #384]	@ (8002ca0 <HAL_UART_MspInit+0x1f8>)
 8002b1e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002b22:	4a5f      	ldr	r2, [pc, #380]	@ (8002ca0 <HAL_UART_MspInit+0x1f8>)
 8002b24:	f043 0302 	orr.w	r3, r3, #2
 8002b28:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002b2c:	4b5c      	ldr	r3, [pc, #368]	@ (8002ca0 <HAL_UART_MspInit+0x1f8>)
 8002b2e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002b32:	f003 0302 	and.w	r3, r3, #2
 8002b36:	613b      	str	r3, [r7, #16]
 8002b38:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PB14     ------> USART1_TX
    PB15     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8002b3a:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8002b3e:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b42:	2302      	movs	r3, #2
 8002b44:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b48:	2300      	movs	r3, #0
 8002b4a:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b4e:	2300      	movs	r3, #0
 8002b50:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8002b54:	2304      	movs	r3, #4
 8002b56:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b5a:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 8002b5e:	4619      	mov	r1, r3
 8002b60:	4850      	ldr	r0, [pc, #320]	@ (8002ca4 <HAL_UART_MspInit+0x1fc>)
 8002b62:	f001 ff19 	bl	8004998 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* GPDMA1_REQUEST_USART1_RX Init */
    handle_GPDMA1_Channel0.Instance = GPDMA1_Channel0;
 8002b66:	4b50      	ldr	r3, [pc, #320]	@ (8002ca8 <HAL_UART_MspInit+0x200>)
 8002b68:	4a50      	ldr	r2, [pc, #320]	@ (8002cac <HAL_UART_MspInit+0x204>)
 8002b6a:	601a      	str	r2, [r3, #0]
    handle_GPDMA1_Channel0.Init.Request = GPDMA1_REQUEST_USART1_RX;
 8002b6c:	4b4e      	ldr	r3, [pc, #312]	@ (8002ca8 <HAL_UART_MspInit+0x200>)
 8002b6e:	2215      	movs	r2, #21
 8002b70:	605a      	str	r2, [r3, #4]
    handle_GPDMA1_Channel0.Init.BlkHWRequest = DMA_BREQ_SINGLE_BURST;
 8002b72:	4b4d      	ldr	r3, [pc, #308]	@ (8002ca8 <HAL_UART_MspInit+0x200>)
 8002b74:	2200      	movs	r2, #0
 8002b76:	609a      	str	r2, [r3, #8]
    handle_GPDMA1_Channel0.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002b78:	4b4b      	ldr	r3, [pc, #300]	@ (8002ca8 <HAL_UART_MspInit+0x200>)
 8002b7a:	2200      	movs	r2, #0
 8002b7c:	60da      	str	r2, [r3, #12]
    handle_GPDMA1_Channel0.Init.SrcInc = DMA_SINC_FIXED;
 8002b7e:	4b4a      	ldr	r3, [pc, #296]	@ (8002ca8 <HAL_UART_MspInit+0x200>)
 8002b80:	2200      	movs	r2, #0
 8002b82:	611a      	str	r2, [r3, #16]
    handle_GPDMA1_Channel0.Init.DestInc = DMA_DINC_FIXED;
 8002b84:	4b48      	ldr	r3, [pc, #288]	@ (8002ca8 <HAL_UART_MspInit+0x200>)
 8002b86:	2200      	movs	r2, #0
 8002b88:	615a      	str	r2, [r3, #20]
    handle_GPDMA1_Channel0.Init.SrcDataWidth = DMA_SRC_DATAWIDTH_BYTE;
 8002b8a:	4b47      	ldr	r3, [pc, #284]	@ (8002ca8 <HAL_UART_MspInit+0x200>)
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	619a      	str	r2, [r3, #24]
    handle_GPDMA1_Channel0.Init.DestDataWidth = DMA_DEST_DATAWIDTH_BYTE;
 8002b90:	4b45      	ldr	r3, [pc, #276]	@ (8002ca8 <HAL_UART_MspInit+0x200>)
 8002b92:	2200      	movs	r2, #0
 8002b94:	61da      	str	r2, [r3, #28]
    handle_GPDMA1_Channel0.Init.Priority = DMA_LOW_PRIORITY_LOW_WEIGHT;
 8002b96:	4b44      	ldr	r3, [pc, #272]	@ (8002ca8 <HAL_UART_MspInit+0x200>)
 8002b98:	2200      	movs	r2, #0
 8002b9a:	621a      	str	r2, [r3, #32]
    handle_GPDMA1_Channel0.Init.SrcBurstLength = 1;
 8002b9c:	4b42      	ldr	r3, [pc, #264]	@ (8002ca8 <HAL_UART_MspInit+0x200>)
 8002b9e:	2201      	movs	r2, #1
 8002ba0:	625a      	str	r2, [r3, #36]	@ 0x24
    handle_GPDMA1_Channel0.Init.DestBurstLength = 1;
 8002ba2:	4b41      	ldr	r3, [pc, #260]	@ (8002ca8 <HAL_UART_MspInit+0x200>)
 8002ba4:	2201      	movs	r2, #1
 8002ba6:	629a      	str	r2, [r3, #40]	@ 0x28
    handle_GPDMA1_Channel0.Init.TransferAllocatedPort = DMA_SRC_ALLOCATED_PORT0|DMA_DEST_ALLOCATED_PORT0;
 8002ba8:	4b3f      	ldr	r3, [pc, #252]	@ (8002ca8 <HAL_UART_MspInit+0x200>)
 8002baa:	2200      	movs	r2, #0
 8002bac:	62da      	str	r2, [r3, #44]	@ 0x2c
    handle_GPDMA1_Channel0.Init.TransferEventMode = DMA_TCEM_BLOCK_TRANSFER;
 8002bae:	4b3e      	ldr	r3, [pc, #248]	@ (8002ca8 <HAL_UART_MspInit+0x200>)
 8002bb0:	2200      	movs	r2, #0
 8002bb2:	631a      	str	r2, [r3, #48]	@ 0x30
    handle_GPDMA1_Channel0.Init.Mode = DMA_NORMAL;
 8002bb4:	4b3c      	ldr	r3, [pc, #240]	@ (8002ca8 <HAL_UART_MspInit+0x200>)
 8002bb6:	2200      	movs	r2, #0
 8002bb8:	635a      	str	r2, [r3, #52]	@ 0x34
    if (HAL_DMA_Init(&handle_GPDMA1_Channel0) != HAL_OK)
 8002bba:	483b      	ldr	r0, [pc, #236]	@ (8002ca8 <HAL_UART_MspInit+0x200>)
 8002bbc:	f000 fb18 	bl	80031f0 <HAL_DMA_Init>
 8002bc0:	4603      	mov	r3, r0
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d001      	beq.n	8002bca <HAL_UART_MspInit+0x122>
    {
      Error_Handler();
 8002bc6:	f7ff fae1 	bl	800218c <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle, hdmarx, handle_GPDMA1_Channel0);
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	4a36      	ldr	r2, [pc, #216]	@ (8002ca8 <HAL_UART_MspInit+0x200>)
 8002bce:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8002bd2:	4a35      	ldr	r2, [pc, #212]	@ (8002ca8 <HAL_UART_MspInit+0x200>)
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	65d3      	str	r3, [r2, #92]	@ 0x5c

    if (HAL_DMA_ConfigChannelAttributes(&handle_GPDMA1_Channel0, DMA_CHANNEL_NPRIV) != HAL_OK)
 8002bd8:	2110      	movs	r1, #16
 8002bda:	4833      	ldr	r0, [pc, #204]	@ (8002ca8 <HAL_UART_MspInit+0x200>)
 8002bdc:	f000 fe9a 	bl	8003914 <HAL_DMA_ConfigChannelAttributes>
 8002be0:	4603      	mov	r3, r0
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d001      	beq.n	8002bea <HAL_UART_MspInit+0x142>
    {
      Error_Handler();
 8002be6:	f7ff fad1 	bl	800218c <Error_Handler>
    }

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 1, 0);
 8002bea:	2200      	movs	r2, #0
 8002bec:	2101      	movs	r1, #1
 8002bee:	203a      	movs	r0, #58	@ 0x3a
 8002bf0:	f000 fa26 	bl	8003040 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002bf4:	203a      	movs	r0, #58	@ 0x3a
 8002bf6:	f000 fa3d 	bl	8003074 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8002bfa:	e049      	b.n	8002c90 <HAL_UART_MspInit+0x1e8>
  else if(uartHandle->Instance==USART2)
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	4a2b      	ldr	r2, [pc, #172]	@ (8002cb0 <HAL_UART_MspInit+0x208>)
 8002c02:	4293      	cmp	r3, r2
 8002c04:	d144      	bne.n	8002c90 <HAL_UART_MspInit+0x1e8>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002c06:	f04f 0202 	mov.w	r2, #2
 8002c0a:	f04f 0300 	mov.w	r3, #0
 8002c0e:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002c12:	2300      	movs	r3, #0
 8002c14:	67bb      	str	r3, [r7, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002c16:	f107 0318 	add.w	r3, r7, #24
 8002c1a:	4618      	mov	r0, r3
 8002c1c:	f003 fdae 	bl	800677c <HAL_RCCEx_PeriphCLKConfig>
 8002c20:	4603      	mov	r3, r0
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d001      	beq.n	8002c2a <HAL_UART_MspInit+0x182>
      Error_Handler();
 8002c26:	f7ff fab1 	bl	800218c <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002c2a:	4b1d      	ldr	r3, [pc, #116]	@ (8002ca0 <HAL_UART_MspInit+0x1f8>)
 8002c2c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002c30:	4a1b      	ldr	r2, [pc, #108]	@ (8002ca0 <HAL_UART_MspInit+0x1f8>)
 8002c32:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002c36:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8002c3a:	4b19      	ldr	r3, [pc, #100]	@ (8002ca0 <HAL_UART_MspInit+0x1f8>)
 8002c3c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002c40:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c44:	60fb      	str	r3, [r7, #12]
 8002c46:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c48:	4b15      	ldr	r3, [pc, #84]	@ (8002ca0 <HAL_UART_MspInit+0x1f8>)
 8002c4a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002c4e:	4a14      	ldr	r2, [pc, #80]	@ (8002ca0 <HAL_UART_MspInit+0x1f8>)
 8002c50:	f043 0301 	orr.w	r3, r3, #1
 8002c54:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002c58:	4b11      	ldr	r3, [pc, #68]	@ (8002ca0 <HAL_UART_MspInit+0x1f8>)
 8002c5a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002c5e:	f003 0301 	and.w	r3, r3, #1
 8002c62:	60bb      	str	r3, [r7, #8]
 8002c64:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002c66:	230c      	movs	r3, #12
 8002c68:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c6c:	2302      	movs	r3, #2
 8002c6e:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c72:	2300      	movs	r3, #0
 8002c74:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c78:	2303      	movs	r3, #3
 8002c7a:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002c7e:	2307      	movs	r3, #7
 8002c80:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c84:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 8002c88:	4619      	mov	r1, r3
 8002c8a:	480a      	ldr	r0, [pc, #40]	@ (8002cb4 <HAL_UART_MspInit+0x20c>)
 8002c8c:	f001 fe84 	bl	8004998 <HAL_GPIO_Init>
}
 8002c90:	bf00      	nop
 8002c92:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8002c96:	46bd      	mov	sp, r7
 8002c98:	bd80      	pop	{r7, pc}
 8002c9a:	bf00      	nop
 8002c9c:	40013800 	.word	0x40013800
 8002ca0:	44020c00 	.word	0x44020c00
 8002ca4:	42020400 	.word	0x42020400
 8002ca8:	20000528 	.word	0x20000528
 8002cac:	40020050 	.word	0x40020050
 8002cb0:	40004400 	.word	0x40004400
 8002cb4:	42020000 	.word	0x42020000

08002cb8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002cb8:	480d      	ldr	r0, [pc, #52]	@ (8002cf0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002cba:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8002cbc:	f7ff fbb0 	bl	8002420 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002cc0:	480c      	ldr	r0, [pc, #48]	@ (8002cf4 <LoopForever+0x6>)
  ldr r1, =_edata
 8002cc2:	490d      	ldr	r1, [pc, #52]	@ (8002cf8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002cc4:	4a0d      	ldr	r2, [pc, #52]	@ (8002cfc <LoopForever+0xe>)
  movs r3, #0
 8002cc6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002cc8:	e002      	b.n	8002cd0 <LoopCopyDataInit>

08002cca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002cca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002ccc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002cce:	3304      	adds	r3, #4

08002cd0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002cd0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002cd2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002cd4:	d3f9      	bcc.n	8002cca <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002cd6:	4a0a      	ldr	r2, [pc, #40]	@ (8002d00 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002cd8:	4c0a      	ldr	r4, [pc, #40]	@ (8002d04 <LoopForever+0x16>)
  movs r3, #0
 8002cda:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002cdc:	e001      	b.n	8002ce2 <LoopFillZerobss>

08002cde <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002cde:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002ce0:	3204      	adds	r2, #4

08002ce2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002ce2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002ce4:	d3fb      	bcc.n	8002cde <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8002ce6:	f00a fb83 	bl	800d3f0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002cea:	f7fe ff9d 	bl	8001c28 <main>

08002cee <LoopForever>:

LoopForever:
    b LoopForever
 8002cee:	e7fe      	b.n	8002cee <LoopForever>
  ldr   r0, =_estack
 8002cf0:	20044000 	.word	0x20044000
  ldr r0, =_sdata
 8002cf4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002cf8:	200000ec 	.word	0x200000ec
  ldr r2, =_sidata
 8002cfc:	0800e108 	.word	0x0800e108
  ldr r2, =_sbss
 8002d00:	200000ec 	.word	0x200000ec
  ldr r4, =_ebss
 8002d04:	200006f0 	.word	0x200006f0

08002d08 <ADC1_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002d08:	e7fe      	b.n	8002d08 <ADC1_IRQHandler>
	...

08002d0c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002d0c:	b580      	push	{r7, lr}
 8002d0e:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002d10:	2003      	movs	r0, #3
 8002d12:	f000 f98a 	bl	800302a <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8002d16:	f003 fba7 	bl	8006468 <HAL_RCC_GetSysClockFreq>
 8002d1a:	4602      	mov	r2, r0
 8002d1c:	4b0c      	ldr	r3, [pc, #48]	@ (8002d50 <HAL_Init+0x44>)
 8002d1e:	6a1b      	ldr	r3, [r3, #32]
 8002d20:	f003 030f 	and.w	r3, r3, #15
 8002d24:	490b      	ldr	r1, [pc, #44]	@ (8002d54 <HAL_Init+0x48>)
 8002d26:	5ccb      	ldrb	r3, [r1, r3]
 8002d28:	fa22 f303 	lsr.w	r3, r2, r3
 8002d2c:	4a0a      	ldr	r2, [pc, #40]	@ (8002d58 <HAL_Init+0x4c>)
 8002d2e:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8002d30:	2004      	movs	r0, #4
 8002d32:	f000 f9cf 	bl	80030d4 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002d36:	2000      	movs	r0, #0
 8002d38:	f000 f810 	bl	8002d5c <HAL_InitTick>
 8002d3c:	4603      	mov	r3, r0
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d001      	beq.n	8002d46 <HAL_Init+0x3a>
  {
    return HAL_ERROR;
 8002d42:	2301      	movs	r3, #1
 8002d44:	e002      	b.n	8002d4c <HAL_Init+0x40>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8002d46:	f7ff fa2d 	bl	80021a4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002d4a:	2300      	movs	r3, #0
}
 8002d4c:	4618      	mov	r0, r3
 8002d4e:	bd80      	pop	{r7, pc}
 8002d50:	44020c00 	.word	0x44020c00
 8002d54:	0800e074 	.word	0x0800e074
 8002d58:	20000084 	.word	0x20000084

08002d5c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002d5c:	b580      	push	{r7, lr}
 8002d5e:	b084      	sub	sp, #16
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 8002d64:	2300      	movs	r3, #0
 8002d66:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 8002d68:	4b33      	ldr	r3, [pc, #204]	@ (8002e38 <HAL_InitTick+0xdc>)
 8002d6a:	781b      	ldrb	r3, [r3, #0]
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d101      	bne.n	8002d74 <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 8002d70:	2301      	movs	r3, #1
 8002d72:	e05c      	b.n	8002e2e <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 8002d74:	4b31      	ldr	r3, [pc, #196]	@ (8002e3c <HAL_InitTick+0xe0>)
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	f003 0304 	and.w	r3, r3, #4
 8002d7c:	2b04      	cmp	r3, #4
 8002d7e:	d10c      	bne.n	8002d9a <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 8002d80:	4b2f      	ldr	r3, [pc, #188]	@ (8002e40 <HAL_InitTick+0xe4>)
 8002d82:	681a      	ldr	r2, [r3, #0]
 8002d84:	4b2c      	ldr	r3, [pc, #176]	@ (8002e38 <HAL_InitTick+0xdc>)
 8002d86:	781b      	ldrb	r3, [r3, #0]
 8002d88:	4619      	mov	r1, r3
 8002d8a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002d8e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002d92:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d96:	60fb      	str	r3, [r7, #12]
 8002d98:	e037      	b.n	8002e0a <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 8002d9a:	f000 f9f3 	bl	8003184 <HAL_SYSTICK_GetCLKSourceConfig>
 8002d9e:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 8002da0:	68bb      	ldr	r3, [r7, #8]
 8002da2:	2b02      	cmp	r3, #2
 8002da4:	d023      	beq.n	8002dee <HAL_InitTick+0x92>
 8002da6:	68bb      	ldr	r3, [r7, #8]
 8002da8:	2b02      	cmp	r3, #2
 8002daa:	d82d      	bhi.n	8002e08 <HAL_InitTick+0xac>
 8002dac:	68bb      	ldr	r3, [r7, #8]
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d003      	beq.n	8002dba <HAL_InitTick+0x5e>
 8002db2:	68bb      	ldr	r3, [r7, #8]
 8002db4:	2b01      	cmp	r3, #1
 8002db6:	d00d      	beq.n	8002dd4 <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 8002db8:	e026      	b.n	8002e08 <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 8002dba:	4b21      	ldr	r3, [pc, #132]	@ (8002e40 <HAL_InitTick+0xe4>)
 8002dbc:	681a      	ldr	r2, [r3, #0]
 8002dbe:	4b1e      	ldr	r3, [pc, #120]	@ (8002e38 <HAL_InitTick+0xdc>)
 8002dc0:	781b      	ldrb	r3, [r3, #0]
 8002dc2:	4619      	mov	r1, r3
 8002dc4:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 8002dc8:	fbb3 f3f1 	udiv	r3, r3, r1
 8002dcc:	fbb2 f3f3 	udiv	r3, r2, r3
 8002dd0:	60fb      	str	r3, [r7, #12]
        break;
 8002dd2:	e01a      	b.n	8002e0a <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8002dd4:	4b18      	ldr	r3, [pc, #96]	@ (8002e38 <HAL_InitTick+0xdc>)
 8002dd6:	781b      	ldrb	r3, [r3, #0]
 8002dd8:	461a      	mov	r2, r3
 8002dda:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002dde:	fbb3 f3f2 	udiv	r3, r3, r2
 8002de2:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 8002de6:	fbb2 f3f3 	udiv	r3, r2, r3
 8002dea:	60fb      	str	r3, [r7, #12]
        break;
 8002dec:	e00d      	b.n	8002e0a <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8002dee:	4b12      	ldr	r3, [pc, #72]	@ (8002e38 <HAL_InitTick+0xdc>)
 8002df0:	781b      	ldrb	r3, [r3, #0]
 8002df2:	461a      	mov	r2, r3
 8002df4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002df8:	fbb3 f3f2 	udiv	r3, r3, r2
 8002dfc:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8002e00:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e04:	60fb      	str	r3, [r7, #12]
        break;
 8002e06:	e000      	b.n	8002e0a <HAL_InitTick+0xae>
        break;
 8002e08:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 8002e0a:	68f8      	ldr	r0, [r7, #12]
 8002e0c:	f000 f940 	bl	8003090 <HAL_SYSTICK_Config>
 8002e10:	4603      	mov	r3, r0
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d001      	beq.n	8002e1a <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 8002e16:	2301      	movs	r3, #1
 8002e18:	e009      	b.n	8002e2e <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002e1a:	2200      	movs	r2, #0
 8002e1c:	6879      	ldr	r1, [r7, #4]
 8002e1e:	f04f 30ff 	mov.w	r0, #4294967295
 8002e22:	f000 f90d 	bl	8003040 <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 8002e26:	4a07      	ldr	r2, [pc, #28]	@ (8002e44 <HAL_InitTick+0xe8>)
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8002e2c:	2300      	movs	r3, #0
}
 8002e2e:	4618      	mov	r0, r3
 8002e30:	3710      	adds	r7, #16
 8002e32:	46bd      	mov	sp, r7
 8002e34:	bd80      	pop	{r7, pc}
 8002e36:	bf00      	nop
 8002e38:	2000008c 	.word	0x2000008c
 8002e3c:	e000e010 	.word	0xe000e010
 8002e40:	20000084 	.word	0x20000084
 8002e44:	20000088 	.word	0x20000088

08002e48 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002e48:	b480      	push	{r7}
 8002e4a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002e4c:	4b06      	ldr	r3, [pc, #24]	@ (8002e68 <HAL_IncTick+0x20>)
 8002e4e:	781b      	ldrb	r3, [r3, #0]
 8002e50:	461a      	mov	r2, r3
 8002e52:	4b06      	ldr	r3, [pc, #24]	@ (8002e6c <HAL_IncTick+0x24>)
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	4413      	add	r3, r2
 8002e58:	4a04      	ldr	r2, [pc, #16]	@ (8002e6c <HAL_IncTick+0x24>)
 8002e5a:	6013      	str	r3, [r2, #0]
}
 8002e5c:	bf00      	nop
 8002e5e:	46bd      	mov	sp, r7
 8002e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e64:	4770      	bx	lr
 8002e66:	bf00      	nop
 8002e68:	2000008c 	.word	0x2000008c
 8002e6c:	200005a0 	.word	0x200005a0

08002e70 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002e70:	b480      	push	{r7}
 8002e72:	af00      	add	r7, sp, #0
  return uwTick;
 8002e74:	4b03      	ldr	r3, [pc, #12]	@ (8002e84 <HAL_GetTick+0x14>)
 8002e76:	681b      	ldr	r3, [r3, #0]
}
 8002e78:	4618      	mov	r0, r3
 8002e7a:	46bd      	mov	sp, r7
 8002e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e80:	4770      	bx	lr
 8002e82:	bf00      	nop
 8002e84:	200005a0 	.word	0x200005a0

08002e88 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002e88:	b580      	push	{r7, lr}
 8002e8a:	b084      	sub	sp, #16
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002e90:	f7ff ffee 	bl	8002e70 <HAL_GetTick>
 8002e94:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ea0:	d005      	beq.n	8002eae <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002ea2:	4b0a      	ldr	r3, [pc, #40]	@ (8002ecc <HAL_Delay+0x44>)
 8002ea4:	781b      	ldrb	r3, [r3, #0]
 8002ea6:	461a      	mov	r2, r3
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	4413      	add	r3, r2
 8002eac:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002eae:	bf00      	nop
 8002eb0:	f7ff ffde 	bl	8002e70 <HAL_GetTick>
 8002eb4:	4602      	mov	r2, r0
 8002eb6:	68bb      	ldr	r3, [r7, #8]
 8002eb8:	1ad3      	subs	r3, r2, r3
 8002eba:	68fa      	ldr	r2, [r7, #12]
 8002ebc:	429a      	cmp	r2, r3
 8002ebe:	d8f7      	bhi.n	8002eb0 <HAL_Delay+0x28>
  {
  }
}
 8002ec0:	bf00      	nop
 8002ec2:	bf00      	nop
 8002ec4:	3710      	adds	r7, #16
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	bd80      	pop	{r7, pc}
 8002eca:	bf00      	nop
 8002ecc:	2000008c 	.word	0x2000008c

08002ed0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ed0:	b480      	push	{r7}
 8002ed2:	b085      	sub	sp, #20
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	f003 0307 	and.w	r3, r3, #7
 8002ede:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002ee0:	4b0c      	ldr	r3, [pc, #48]	@ (8002f14 <__NVIC_SetPriorityGrouping+0x44>)
 8002ee2:	68db      	ldr	r3, [r3, #12]
 8002ee4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002ee6:	68ba      	ldr	r2, [r7, #8]
 8002ee8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002eec:	4013      	ands	r3, r2
 8002eee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002ef4:	68bb      	ldr	r3, [r7, #8]
 8002ef6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002ef8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002efc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002f00:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002f02:	4a04      	ldr	r2, [pc, #16]	@ (8002f14 <__NVIC_SetPriorityGrouping+0x44>)
 8002f04:	68bb      	ldr	r3, [r7, #8]
 8002f06:	60d3      	str	r3, [r2, #12]
}
 8002f08:	bf00      	nop
 8002f0a:	3714      	adds	r7, #20
 8002f0c:	46bd      	mov	sp, r7
 8002f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f12:	4770      	bx	lr
 8002f14:	e000ed00 	.word	0xe000ed00

08002f18 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002f18:	b480      	push	{r7}
 8002f1a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002f1c:	4b04      	ldr	r3, [pc, #16]	@ (8002f30 <__NVIC_GetPriorityGrouping+0x18>)
 8002f1e:	68db      	ldr	r3, [r3, #12]
 8002f20:	0a1b      	lsrs	r3, r3, #8
 8002f22:	f003 0307 	and.w	r3, r3, #7
}
 8002f26:	4618      	mov	r0, r3
 8002f28:	46bd      	mov	sp, r7
 8002f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f2e:	4770      	bx	lr
 8002f30:	e000ed00 	.word	0xe000ed00

08002f34 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f34:	b480      	push	{r7}
 8002f36:	b083      	sub	sp, #12
 8002f38:	af00      	add	r7, sp, #0
 8002f3a:	4603      	mov	r3, r0
 8002f3c:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002f3e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	db0b      	blt.n	8002f5e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002f46:	88fb      	ldrh	r3, [r7, #6]
 8002f48:	f003 021f 	and.w	r2, r3, #31
 8002f4c:	4907      	ldr	r1, [pc, #28]	@ (8002f6c <__NVIC_EnableIRQ+0x38>)
 8002f4e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002f52:	095b      	lsrs	r3, r3, #5
 8002f54:	2001      	movs	r0, #1
 8002f56:	fa00 f202 	lsl.w	r2, r0, r2
 8002f5a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002f5e:	bf00      	nop
 8002f60:	370c      	adds	r7, #12
 8002f62:	46bd      	mov	sp, r7
 8002f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f68:	4770      	bx	lr
 8002f6a:	bf00      	nop
 8002f6c:	e000e100 	.word	0xe000e100

08002f70 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002f70:	b480      	push	{r7}
 8002f72:	b083      	sub	sp, #12
 8002f74:	af00      	add	r7, sp, #0
 8002f76:	4603      	mov	r3, r0
 8002f78:	6039      	str	r1, [r7, #0]
 8002f7a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002f7c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	db0a      	blt.n	8002f9a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f84:	683b      	ldr	r3, [r7, #0]
 8002f86:	b2da      	uxtb	r2, r3
 8002f88:	490c      	ldr	r1, [pc, #48]	@ (8002fbc <__NVIC_SetPriority+0x4c>)
 8002f8a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002f8e:	0112      	lsls	r2, r2, #4
 8002f90:	b2d2      	uxtb	r2, r2
 8002f92:	440b      	add	r3, r1
 8002f94:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002f98:	e00a      	b.n	8002fb0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f9a:	683b      	ldr	r3, [r7, #0]
 8002f9c:	b2da      	uxtb	r2, r3
 8002f9e:	4908      	ldr	r1, [pc, #32]	@ (8002fc0 <__NVIC_SetPriority+0x50>)
 8002fa0:	88fb      	ldrh	r3, [r7, #6]
 8002fa2:	f003 030f 	and.w	r3, r3, #15
 8002fa6:	3b04      	subs	r3, #4
 8002fa8:	0112      	lsls	r2, r2, #4
 8002faa:	b2d2      	uxtb	r2, r2
 8002fac:	440b      	add	r3, r1
 8002fae:	761a      	strb	r2, [r3, #24]
}
 8002fb0:	bf00      	nop
 8002fb2:	370c      	adds	r7, #12
 8002fb4:	46bd      	mov	sp, r7
 8002fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fba:	4770      	bx	lr
 8002fbc:	e000e100 	.word	0xe000e100
 8002fc0:	e000ed00 	.word	0xe000ed00

08002fc4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002fc4:	b480      	push	{r7}
 8002fc6:	b089      	sub	sp, #36	@ 0x24
 8002fc8:	af00      	add	r7, sp, #0
 8002fca:	60f8      	str	r0, [r7, #12]
 8002fcc:	60b9      	str	r1, [r7, #8]
 8002fce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	f003 0307 	and.w	r3, r3, #7
 8002fd6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002fd8:	69fb      	ldr	r3, [r7, #28]
 8002fda:	f1c3 0307 	rsb	r3, r3, #7
 8002fde:	2b04      	cmp	r3, #4
 8002fe0:	bf28      	it	cs
 8002fe2:	2304      	movcs	r3, #4
 8002fe4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002fe6:	69fb      	ldr	r3, [r7, #28]
 8002fe8:	3304      	adds	r3, #4
 8002fea:	2b06      	cmp	r3, #6
 8002fec:	d902      	bls.n	8002ff4 <NVIC_EncodePriority+0x30>
 8002fee:	69fb      	ldr	r3, [r7, #28]
 8002ff0:	3b03      	subs	r3, #3
 8002ff2:	e000      	b.n	8002ff6 <NVIC_EncodePriority+0x32>
 8002ff4:	2300      	movs	r3, #0
 8002ff6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ff8:	f04f 32ff 	mov.w	r2, #4294967295
 8002ffc:	69bb      	ldr	r3, [r7, #24]
 8002ffe:	fa02 f303 	lsl.w	r3, r2, r3
 8003002:	43da      	mvns	r2, r3
 8003004:	68bb      	ldr	r3, [r7, #8]
 8003006:	401a      	ands	r2, r3
 8003008:	697b      	ldr	r3, [r7, #20]
 800300a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800300c:	f04f 31ff 	mov.w	r1, #4294967295
 8003010:	697b      	ldr	r3, [r7, #20]
 8003012:	fa01 f303 	lsl.w	r3, r1, r3
 8003016:	43d9      	mvns	r1, r3
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800301c:	4313      	orrs	r3, r2
         );
}
 800301e:	4618      	mov	r0, r3
 8003020:	3724      	adds	r7, #36	@ 0x24
 8003022:	46bd      	mov	sp, r7
 8003024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003028:	4770      	bx	lr

0800302a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PRIORITYGROUP_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800302a:	b580      	push	{r7, lr}
 800302c:	b082      	sub	sp, #8
 800302e:	af00      	add	r7, sp, #0
 8003030:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003032:	6878      	ldr	r0, [r7, #4]
 8003034:	f7ff ff4c 	bl	8002ed0 <__NVIC_SetPriorityGrouping>
}
 8003038:	bf00      	nop
 800303a:	3708      	adds	r7, #8
 800303c:	46bd      	mov	sp, r7
 800303e:	bd80      	pop	{r7, pc}

08003040 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003040:	b580      	push	{r7, lr}
 8003042:	b086      	sub	sp, #24
 8003044:	af00      	add	r7, sp, #0
 8003046:	4603      	mov	r3, r0
 8003048:	60b9      	str	r1, [r7, #8]
 800304a:	607a      	str	r2, [r7, #4]
 800304c:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800304e:	f7ff ff63 	bl	8002f18 <__NVIC_GetPriorityGrouping>
 8003052:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003054:	687a      	ldr	r2, [r7, #4]
 8003056:	68b9      	ldr	r1, [r7, #8]
 8003058:	6978      	ldr	r0, [r7, #20]
 800305a:	f7ff ffb3 	bl	8002fc4 <NVIC_EncodePriority>
 800305e:	4602      	mov	r2, r0
 8003060:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003064:	4611      	mov	r1, r2
 8003066:	4618      	mov	r0, r3
 8003068:	f7ff ff82 	bl	8002f70 <__NVIC_SetPriority>
}
 800306c:	bf00      	nop
 800306e:	3718      	adds	r7, #24
 8003070:	46bd      	mov	sp, r7
 8003072:	bd80      	pop	{r7, pc}

08003074 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32h5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003074:	b580      	push	{r7, lr}
 8003076:	b082      	sub	sp, #8
 8003078:	af00      	add	r7, sp, #0
 800307a:	4603      	mov	r3, r0
 800307c:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800307e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003082:	4618      	mov	r0, r3
 8003084:	f7ff ff56 	bl	8002f34 <__NVIC_EnableIRQ>
}
 8003088:	bf00      	nop
 800308a:	3708      	adds	r7, #8
 800308c:	46bd      	mov	sp, r7
 800308e:	bd80      	pop	{r7, pc}

08003090 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003090:	b480      	push	{r7}
 8003092:	b083      	sub	sp, #12
 8003094:	af00      	add	r7, sp, #0
 8003096:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	3b01      	subs	r3, #1
 800309c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80030a0:	d301      	bcc.n	80030a6 <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 80030a2:	2301      	movs	r3, #1
 80030a4:	e00d      	b.n	80030c2 <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 80030a6:	4a0a      	ldr	r2, [pc, #40]	@ (80030d0 <HAL_SYSTICK_Config+0x40>)
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	3b01      	subs	r3, #1
 80030ac:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 80030ae:	4b08      	ldr	r3, [pc, #32]	@ (80030d0 <HAL_SYSTICK_Config+0x40>)
 80030b0:	2200      	movs	r2, #0
 80030b2:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 80030b4:	4b06      	ldr	r3, [pc, #24]	@ (80030d0 <HAL_SYSTICK_Config+0x40>)
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	4a05      	ldr	r2, [pc, #20]	@ (80030d0 <HAL_SYSTICK_Config+0x40>)
 80030ba:	f043 0303 	orr.w	r3, r3, #3
 80030be:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 80030c0:	2300      	movs	r3, #0
}
 80030c2:	4618      	mov	r0, r3
 80030c4:	370c      	adds	r7, #12
 80030c6:	46bd      	mov	sp, r7
 80030c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030cc:	4770      	bx	lr
 80030ce:	bf00      	nop
 80030d0:	e000e010 	.word	0xe000e010

080030d4 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 80030d4:	b480      	push	{r7}
 80030d6:	b083      	sub	sp, #12
 80030d8:	af00      	add	r7, sp, #0
 80030da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	2b04      	cmp	r3, #4
 80030e0:	d844      	bhi.n	800316c <HAL_SYSTICK_CLKSourceConfig+0x98>
 80030e2:	a201      	add	r2, pc, #4	@ (adr r2, 80030e8 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 80030e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030e8:	0800310b 	.word	0x0800310b
 80030ec:	08003129 	.word	0x08003129
 80030f0:	0800314b 	.word	0x0800314b
 80030f4:	0800316d 	.word	0x0800316d
 80030f8:	080030fd 	.word	0x080030fd
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 80030fc:	4b1f      	ldr	r3, [pc, #124]	@ (800317c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	4a1e      	ldr	r2, [pc, #120]	@ (800317c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003102:	f043 0304 	orr.w	r3, r3, #4
 8003106:	6013      	str	r3, [r2, #0]
      break;
 8003108:	e031      	b.n	800316e <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 800310a:	4b1c      	ldr	r3, [pc, #112]	@ (800317c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	4a1b      	ldr	r2, [pc, #108]	@ (800317c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003110:	f023 0304 	bic.w	r3, r3, #4
 8003114:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, (0x00000000U));
 8003116:	4b1a      	ldr	r3, [pc, #104]	@ (8003180 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8003118:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800311c:	4a18      	ldr	r2, [pc, #96]	@ (8003180 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800311e:	f023 030c 	bic.w	r3, r3, #12
 8003122:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8003126:	e022      	b.n	800316e <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8003128:	4b14      	ldr	r3, [pc, #80]	@ (800317c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	4a13      	ldr	r2, [pc, #76]	@ (800317c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800312e:	f023 0304 	bic.w	r3, r3, #4
 8003132:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_0);
 8003134:	4b12      	ldr	r3, [pc, #72]	@ (8003180 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8003136:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800313a:	f023 030c 	bic.w	r3, r3, #12
 800313e:	4a10      	ldr	r2, [pc, #64]	@ (8003180 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8003140:	f043 0304 	orr.w	r3, r3, #4
 8003144:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8003148:	e011      	b.n	800316e <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 800314a:	4b0c      	ldr	r3, [pc, #48]	@ (800317c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	4a0b      	ldr	r2, [pc, #44]	@ (800317c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003150:	f023 0304 	bic.w	r3, r3, #4
 8003154:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_1);
 8003156:	4b0a      	ldr	r3, [pc, #40]	@ (8003180 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8003158:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800315c:	f023 030c 	bic.w	r3, r3, #12
 8003160:	4a07      	ldr	r2, [pc, #28]	@ (8003180 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8003162:	f043 0308 	orr.w	r3, r3, #8
 8003166:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 800316a:	e000      	b.n	800316e <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 800316c:	bf00      	nop
  }
}
 800316e:	bf00      	nop
 8003170:	370c      	adds	r7, #12
 8003172:	46bd      	mov	sp, r7
 8003174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003178:	4770      	bx	lr
 800317a:	bf00      	nop
 800317c:	e000e010 	.word	0xe000e010
 8003180:	44020c00 	.word	0x44020c00

08003184 <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 8003184:	b480      	push	{r7}
 8003186:	b083      	sub	sp, #12
 8003188:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 800318a:	4b17      	ldr	r3, [pc, #92]	@ (80031e8 <HAL_SYSTICK_GetCLKSourceConfig+0x64>)
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	f003 0304 	and.w	r3, r3, #4
 8003192:	2b00      	cmp	r3, #0
 8003194:	d002      	beq.n	800319c <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 8003196:	2304      	movs	r3, #4
 8003198:	607b      	str	r3, [r7, #4]
 800319a:	e01e      	b.n	80031da <HAL_SYSTICK_GetCLKSourceConfig+0x56>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL);
 800319c:	4b13      	ldr	r3, [pc, #76]	@ (80031ec <HAL_SYSTICK_GetCLKSourceConfig+0x68>)
 800319e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80031a2:	f003 030c 	and.w	r3, r3, #12
 80031a6:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 80031a8:	683b      	ldr	r3, [r7, #0]
 80031aa:	2b08      	cmp	r3, #8
 80031ac:	d00f      	beq.n	80031ce <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 80031ae:	683b      	ldr	r3, [r7, #0]
 80031b0:	2b08      	cmp	r3, #8
 80031b2:	d80f      	bhi.n	80031d4 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 80031b4:	683b      	ldr	r3, [r7, #0]
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d003      	beq.n	80031c2 <HAL_SYSTICK_GetCLKSourceConfig+0x3e>
 80031ba:	683b      	ldr	r3, [r7, #0]
 80031bc:	2b04      	cmp	r3, #4
 80031be:	d003      	beq.n	80031c8 <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 80031c0:	e008      	b.n	80031d4 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 80031c2:	2300      	movs	r3, #0
 80031c4:	607b      	str	r3, [r7, #4]
        break;
 80031c6:	e008      	b.n	80031da <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 80031c8:	2301      	movs	r3, #1
 80031ca:	607b      	str	r3, [r7, #4]
        break;
 80031cc:	e005      	b.n	80031da <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 80031ce:	2302      	movs	r3, #2
 80031d0:	607b      	str	r3, [r7, #4]
        break;
 80031d2:	e002      	b.n	80031da <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 80031d4:	2300      	movs	r3, #0
 80031d6:	607b      	str	r3, [r7, #4]
        break;
 80031d8:	bf00      	nop
    }
  }
  return systick_source;
 80031da:	687b      	ldr	r3, [r7, #4]
}
 80031dc:	4618      	mov	r0, r3
 80031de:	370c      	adds	r7, #12
 80031e0:	46bd      	mov	sp, r7
 80031e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e6:	4770      	bx	lr
 80031e8:	e000e010 	.word	0xe000e010
 80031ec:	44020c00 	.word	0x44020c00

080031f0 <HAL_DMA_Init>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *const hdma)
{
 80031f0:	b580      	push	{r7, lr}
 80031f2:	b084      	sub	sp, #16
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	6078      	str	r0, [r7, #4]
  /* Get tick number */
  uint32_t tickstart = HAL_GetTick();
 80031f8:	f7ff fe3a 	bl	8002e70 <HAL_GetTick>
 80031fc:	60f8      	str	r0, [r7, #12]

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	2b00      	cmp	r3, #0
 8003202:	d101      	bne.n	8003208 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8003204:	2301      	movs	r3, #1
 8003206:	e0db      	b.n	80033c0 <HAL_DMA_Init+0x1d0>
  if (hdma->Init.Mode == DMA_PFCTRL)
  {
    assert_param(IS_DMA_PFREQ_INSTANCE(hdma->Instance));
  }
  /* Check DMA channel instance */
  if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	4a6e      	ldr	r2, [pc, #440]	@ (80033c8 <HAL_DMA_Init+0x1d8>)
 800320e:	4293      	cmp	r3, r2
 8003210:	f000 809f 	beq.w	8003352 <HAL_DMA_Init+0x162>
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	4a6c      	ldr	r2, [pc, #432]	@ (80033cc <HAL_DMA_Init+0x1dc>)
 800321a:	4293      	cmp	r3, r2
 800321c:	f000 8099 	beq.w	8003352 <HAL_DMA_Init+0x162>
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	4a6a      	ldr	r2, [pc, #424]	@ (80033d0 <HAL_DMA_Init+0x1e0>)
 8003226:	4293      	cmp	r3, r2
 8003228:	f000 8093 	beq.w	8003352 <HAL_DMA_Init+0x162>
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	4a68      	ldr	r2, [pc, #416]	@ (80033d4 <HAL_DMA_Init+0x1e4>)
 8003232:	4293      	cmp	r3, r2
 8003234:	f000 808d 	beq.w	8003352 <HAL_DMA_Init+0x162>
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	4a66      	ldr	r2, [pc, #408]	@ (80033d8 <HAL_DMA_Init+0x1e8>)
 800323e:	4293      	cmp	r3, r2
 8003240:	f000 8087 	beq.w	8003352 <HAL_DMA_Init+0x162>
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	4a64      	ldr	r2, [pc, #400]	@ (80033dc <HAL_DMA_Init+0x1ec>)
 800324a:	4293      	cmp	r3, r2
 800324c:	f000 8081 	beq.w	8003352 <HAL_DMA_Init+0x162>
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	4a62      	ldr	r2, [pc, #392]	@ (80033e0 <HAL_DMA_Init+0x1f0>)
 8003256:	4293      	cmp	r3, r2
 8003258:	d07b      	beq.n	8003352 <HAL_DMA_Init+0x162>
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	4a61      	ldr	r2, [pc, #388]	@ (80033e4 <HAL_DMA_Init+0x1f4>)
 8003260:	4293      	cmp	r3, r2
 8003262:	d076      	beq.n	8003352 <HAL_DMA_Init+0x162>
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	4a5f      	ldr	r2, [pc, #380]	@ (80033e8 <HAL_DMA_Init+0x1f8>)
 800326a:	4293      	cmp	r3, r2
 800326c:	d071      	beq.n	8003352 <HAL_DMA_Init+0x162>
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	4a5e      	ldr	r2, [pc, #376]	@ (80033ec <HAL_DMA_Init+0x1fc>)
 8003274:	4293      	cmp	r3, r2
 8003276:	d06c      	beq.n	8003352 <HAL_DMA_Init+0x162>
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	4a5c      	ldr	r2, [pc, #368]	@ (80033f0 <HAL_DMA_Init+0x200>)
 800327e:	4293      	cmp	r3, r2
 8003280:	d067      	beq.n	8003352 <HAL_DMA_Init+0x162>
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	4a5b      	ldr	r2, [pc, #364]	@ (80033f4 <HAL_DMA_Init+0x204>)
 8003288:	4293      	cmp	r3, r2
 800328a:	d062      	beq.n	8003352 <HAL_DMA_Init+0x162>
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	4a59      	ldr	r2, [pc, #356]	@ (80033f8 <HAL_DMA_Init+0x208>)
 8003292:	4293      	cmp	r3, r2
 8003294:	d05d      	beq.n	8003352 <HAL_DMA_Init+0x162>
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	4a58      	ldr	r2, [pc, #352]	@ (80033fc <HAL_DMA_Init+0x20c>)
 800329c:	4293      	cmp	r3, r2
 800329e:	d058      	beq.n	8003352 <HAL_DMA_Init+0x162>
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	4a56      	ldr	r2, [pc, #344]	@ (8003400 <HAL_DMA_Init+0x210>)
 80032a6:	4293      	cmp	r3, r2
 80032a8:	d053      	beq.n	8003352 <HAL_DMA_Init+0x162>
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	4a55      	ldr	r2, [pc, #340]	@ (8003404 <HAL_DMA_Init+0x214>)
 80032b0:	4293      	cmp	r3, r2
 80032b2:	d04e      	beq.n	8003352 <HAL_DMA_Init+0x162>
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	4a53      	ldr	r2, [pc, #332]	@ (8003408 <HAL_DMA_Init+0x218>)
 80032ba:	4293      	cmp	r3, r2
 80032bc:	d049      	beq.n	8003352 <HAL_DMA_Init+0x162>
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	4a52      	ldr	r2, [pc, #328]	@ (800340c <HAL_DMA_Init+0x21c>)
 80032c4:	4293      	cmp	r3, r2
 80032c6:	d044      	beq.n	8003352 <HAL_DMA_Init+0x162>
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	4a50      	ldr	r2, [pc, #320]	@ (8003410 <HAL_DMA_Init+0x220>)
 80032ce:	4293      	cmp	r3, r2
 80032d0:	d03f      	beq.n	8003352 <HAL_DMA_Init+0x162>
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	4a4f      	ldr	r2, [pc, #316]	@ (8003414 <HAL_DMA_Init+0x224>)
 80032d8:	4293      	cmp	r3, r2
 80032da:	d03a      	beq.n	8003352 <HAL_DMA_Init+0x162>
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	4a4d      	ldr	r2, [pc, #308]	@ (8003418 <HAL_DMA_Init+0x228>)
 80032e2:	4293      	cmp	r3, r2
 80032e4:	d035      	beq.n	8003352 <HAL_DMA_Init+0x162>
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	4a4c      	ldr	r2, [pc, #304]	@ (800341c <HAL_DMA_Init+0x22c>)
 80032ec:	4293      	cmp	r3, r2
 80032ee:	d030      	beq.n	8003352 <HAL_DMA_Init+0x162>
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	4a4a      	ldr	r2, [pc, #296]	@ (8003420 <HAL_DMA_Init+0x230>)
 80032f6:	4293      	cmp	r3, r2
 80032f8:	d02b      	beq.n	8003352 <HAL_DMA_Init+0x162>
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	4a49      	ldr	r2, [pc, #292]	@ (8003424 <HAL_DMA_Init+0x234>)
 8003300:	4293      	cmp	r3, r2
 8003302:	d026      	beq.n	8003352 <HAL_DMA_Init+0x162>
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	4a47      	ldr	r2, [pc, #284]	@ (8003428 <HAL_DMA_Init+0x238>)
 800330a:	4293      	cmp	r3, r2
 800330c:	d021      	beq.n	8003352 <HAL_DMA_Init+0x162>
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	4a46      	ldr	r2, [pc, #280]	@ (800342c <HAL_DMA_Init+0x23c>)
 8003314:	4293      	cmp	r3, r2
 8003316:	d01c      	beq.n	8003352 <HAL_DMA_Init+0x162>
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	4a44      	ldr	r2, [pc, #272]	@ (8003430 <HAL_DMA_Init+0x240>)
 800331e:	4293      	cmp	r3, r2
 8003320:	d017      	beq.n	8003352 <HAL_DMA_Init+0x162>
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	4a43      	ldr	r2, [pc, #268]	@ (8003434 <HAL_DMA_Init+0x244>)
 8003328:	4293      	cmp	r3, r2
 800332a:	d012      	beq.n	8003352 <HAL_DMA_Init+0x162>
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	4a41      	ldr	r2, [pc, #260]	@ (8003438 <HAL_DMA_Init+0x248>)
 8003332:	4293      	cmp	r3, r2
 8003334:	d00d      	beq.n	8003352 <HAL_DMA_Init+0x162>
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	4a40      	ldr	r2, [pc, #256]	@ (800343c <HAL_DMA_Init+0x24c>)
 800333c:	4293      	cmp	r3, r2
 800333e:	d008      	beq.n	8003352 <HAL_DMA_Init+0x162>
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	4a3e      	ldr	r2, [pc, #248]	@ (8003440 <HAL_DMA_Init+0x250>)
 8003346:	4293      	cmp	r3, r2
 8003348:	d003      	beq.n	8003352 <HAL_DMA_Init+0x162>
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	4a3d      	ldr	r2, [pc, #244]	@ (8003444 <HAL_DMA_Init+0x254>)
 8003350:	4293      	cmp	r3, r2
    assert_param(IS_DMA_BURST_LENGTH(hdma->Init.DestBurstLength));
    assert_param(IS_DMA_TRANSFER_ALLOCATED_PORT(hdma->Init.TransferAllocatedPort));
  }

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	2200      	movs	r2, #0
 8003356:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  /* Update the DMA channel state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	2202      	movs	r2, #2
 800335e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Disable the DMA channel */
  __HAL_DMA_DISABLE(hdma);
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	695a      	ldr	r2, [r3, #20]
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	f042 0206 	orr.w	r2, r2, #6
 8003370:	615a      	str	r2, [r3, #20]

  /* Check if the DMA channel is effectively disabled */
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
 8003372:	e00f      	b.n	8003394 <HAL_DMA_Init+0x1a4>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 8003374:	f7ff fd7c 	bl	8002e70 <HAL_GetTick>
 8003378:	4602      	mov	r2, r0
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	1ad3      	subs	r3, r2, r3
 800337e:	2b05      	cmp	r3, #5
 8003380:	d908      	bls.n	8003394 <HAL_DMA_Init+0x1a4>
    {
      /* Update the DMA channel error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	2210      	movs	r2, #16
 8003386:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Update the DMA channel state */
      hdma->State = HAL_DMA_STATE_ERROR;
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	2203      	movs	r2, #3
 800338c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

      return HAL_ERROR;
 8003390:	2301      	movs	r3, #1
 8003392:	e015      	b.n	80033c0 <HAL_DMA_Init+0x1d0>
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	695b      	ldr	r3, [r3, #20]
 800339a:	f003 0301 	and.w	r3, r3, #1
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d1e8      	bne.n	8003374 <HAL_DMA_Init+0x184>
    }
  }

  /* Initialize the DMA channel registers */
  DMA_Init(hdma);
 80033a2:	6878      	ldr	r0, [r7, #4]
 80033a4:	f000 fb18 	bl	80039d8 <DMA_Init>

  /* Update DMA channel operation mode */
  hdma->Mode = hdma->Init.Mode;
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Update the DMA channel error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	2200      	movs	r2, #0
 80033b4:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Update the DMA channel state */
  hdma->State = HAL_DMA_STATE_READY;
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	2201      	movs	r2, #1
 80033ba:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 80033be:	2300      	movs	r3, #0
}
 80033c0:	4618      	mov	r0, r3
 80033c2:	3710      	adds	r7, #16
 80033c4:	46bd      	mov	sp, r7
 80033c6:	bd80      	pop	{r7, pc}
 80033c8:	40020050 	.word	0x40020050
 80033cc:	50020050 	.word	0x50020050
 80033d0:	400200d0 	.word	0x400200d0
 80033d4:	500200d0 	.word	0x500200d0
 80033d8:	40020150 	.word	0x40020150
 80033dc:	50020150 	.word	0x50020150
 80033e0:	400201d0 	.word	0x400201d0
 80033e4:	500201d0 	.word	0x500201d0
 80033e8:	40020250 	.word	0x40020250
 80033ec:	50020250 	.word	0x50020250
 80033f0:	400202d0 	.word	0x400202d0
 80033f4:	500202d0 	.word	0x500202d0
 80033f8:	40020350 	.word	0x40020350
 80033fc:	50020350 	.word	0x50020350
 8003400:	400203d0 	.word	0x400203d0
 8003404:	500203d0 	.word	0x500203d0
 8003408:	40021050 	.word	0x40021050
 800340c:	50021050 	.word	0x50021050
 8003410:	400210d0 	.word	0x400210d0
 8003414:	500210d0 	.word	0x500210d0
 8003418:	40021150 	.word	0x40021150
 800341c:	50021150 	.word	0x50021150
 8003420:	400211d0 	.word	0x400211d0
 8003424:	500211d0 	.word	0x500211d0
 8003428:	40021250 	.word	0x40021250
 800342c:	50021250 	.word	0x50021250
 8003430:	400212d0 	.word	0x400212d0
 8003434:	500212d0 	.word	0x500212d0
 8003438:	40021350 	.word	0x40021350
 800343c:	50021350 	.word	0x50021350
 8003440:	400213d0 	.word	0x400213d0
 8003444:	500213d0 	.word	0x500213d0

08003448 <HAL_DMA_Start_IT>:
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *const hdma,
                                   uint32_t SrcAddress,
                                   uint32_t DstAddress,
                                   uint32_t SrcDataSize)
{
 8003448:	b580      	push	{r7, lr}
 800344a:	b084      	sub	sp, #16
 800344c:	af00      	add	r7, sp, #0
 800344e:	60f8      	str	r0, [r7, #12]
 8003450:	60b9      	str	r1, [r7, #8]
 8003452:	607a      	str	r2, [r7, #4]
 8003454:	603b      	str	r3, [r7, #0]
  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	2b00      	cmp	r3, #0
 800345a:	d101      	bne.n	8003460 <HAL_DMA_Start_IT+0x18>
  {
    return HAL_ERROR;
 800345c:	2301      	movs	r3, #1
 800345e:	e04f      	b.n	8003500 <HAL_DMA_Start_IT+0xb8>

  /* Check the parameters */
  assert_param(IS_DMA_BLOCK_SIZE(SrcDataSize));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8003466:	2b01      	cmp	r3, #1
 8003468:	d101      	bne.n	800346e <HAL_DMA_Start_IT+0x26>
 800346a:	2302      	movs	r3, #2
 800346c:	e048      	b.n	8003500 <HAL_DMA_Start_IT+0xb8>
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	2201      	movs	r2, #1
 8003472:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  /* Check DMA channel state */
  if (hdma->State == HAL_DMA_STATE_READY)
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800347c:	b2db      	uxtb	r3, r3
 800347e:	2b01      	cmp	r3, #1
 8003480:	d136      	bne.n	80034f0 <HAL_DMA_Start_IT+0xa8>
  {
    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	2202      	movs	r2, #2
 8003486:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	2200      	movs	r2, #0
 800348e:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Configure the source address, destination address, the data size and clear flags */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, SrcDataSize);
 8003490:	683b      	ldr	r3, [r7, #0]
 8003492:	687a      	ldr	r2, [r7, #4]
 8003494:	68b9      	ldr	r1, [r7, #8]
 8003496:	68f8      	ldr	r0, [r7, #12]
 8003498:	f000 fa78 	bl	800398c <DMA_SetConfig>

    /* Enable common interrupts: Transfer Complete and Transfer Errors ITs */
    __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_DTE | DMA_IT_ULE | DMA_IT_USE | DMA_IT_TO));
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	695a      	ldr	r2, [r3, #20]
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	f442 42ba 	orr.w	r2, r2, #23808	@ 0x5d00
 80034aa:	615a      	str	r2, [r3, #20]

    /* Check half transfer complete callback */
    if (hdma->XferHalfCpltCallback != NULL)
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d007      	beq.n	80034c4 <HAL_DMA_Start_IT+0x7c>
    {
      /* If Half Transfer complete callback is set, enable the corresponding IT */
      __HAL_DMA_ENABLE_IT(hdma, DMA_IT_HT);
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	695a      	ldr	r2, [r3, #20]
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80034c2:	615a      	str	r2, [r3, #20]
    }

    /* Check Half suspend callback */
    if (hdma->XferSuspendCallback != NULL)
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d007      	beq.n	80034dc <HAL_DMA_Start_IT+0x94>
    {
      /* If Transfer suspend callback is set, enable the corresponding IT */
      __HAL_DMA_ENABLE_IT(hdma, DMA_IT_SUSP);
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	695a      	ldr	r2, [r3, #20]
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80034da:	615a      	str	r2, [r3, #20]
    }

    /* Enable DMA channel */
    __HAL_DMA_ENABLE(hdma);
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	695a      	ldr	r2, [r3, #20]
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	f042 0201 	orr.w	r2, r2, #1
 80034ea:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hdma);

    return HAL_ERROR;
  }

  return HAL_OK;
 80034ec:	2300      	movs	r3, #0
 80034ee:	e007      	b.n	8003500 <HAL_DMA_Start_IT+0xb8>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	2240      	movs	r2, #64	@ 0x40
 80034f4:	659a      	str	r2, [r3, #88]	@ 0x58
    __HAL_UNLOCK(hdma);
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	2200      	movs	r2, #0
 80034fa:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
    return HAL_ERROR;
 80034fe:	2301      	movs	r3, #1
}
 8003500:	4618      	mov	r0, r3
 8003502:	3710      	adds	r7, #16
 8003504:	46bd      	mov	sp, r7
 8003506:	bd80      	pop	{r7, pc}

08003508 <HAL_DMA_Abort>:
  *         is suspended while a data transfer is on-going, the current data will be transferred and the channel will be
  *         effectively suspended only after the transfer of any on-going data is finished.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *const hdma)
{
 8003508:	b580      	push	{r7, lr}
 800350a:	b084      	sub	sp, #16
 800350c:	af00      	add	r7, sp, #0
 800350e:	6078      	str	r0, [r7, #4]
  /* Get tick number */
  uint32_t tickstart =  HAL_GetTick();
 8003510:	f7ff fcae 	bl	8002e70 <HAL_GetTick>
 8003514:	60f8      	str	r0, [r7, #12]

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	2b00      	cmp	r3, #0
 800351a:	d101      	bne.n	8003520 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 800351c:	2301      	movs	r3, #1
 800351e:	e06b      	b.n	80035f8 <HAL_DMA_Abort+0xf0>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8003526:	b2db      	uxtb	r3, r3
 8003528:	2b02      	cmp	r3, #2
 800352a:	d008      	beq.n	800353e <HAL_DMA_Abort+0x36>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	2220      	movs	r2, #32
 8003530:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	2200      	movs	r2, #0
 8003536:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    return HAL_ERROR;
 800353a:	2301      	movs	r3, #1
 800353c:	e05c      	b.n	80035f8 <HAL_DMA_Abort+0xf0>
  }
  else
  {
    /* Suspend the channel */
    hdma->Instance->CCR |= DMA_CCR_SUSP;
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	695a      	ldr	r2, [r3, #20]
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f042 0204 	orr.w	r2, r2, #4
 800354c:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_SUSPEND;
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	2205      	movs	r2, #5
 8003552:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check if the DMA Channel is suspended */
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 8003556:	e020      	b.n	800359a <HAL_DMA_Abort+0x92>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 8003558:	f7ff fc8a 	bl	8002e70 <HAL_GetTick>
 800355c:	4602      	mov	r2, r0
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	1ad3      	subs	r3, r2, r3
 8003562:	2b05      	cmp	r3, #5
 8003564:	d919      	bls.n	800359a <HAL_DMA_Abort+0x92>
      {
        /* Update the DMA channel error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TIMEOUT;
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800356a:	f043 0210 	orr.w	r2, r3, #16
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	2203      	movs	r2, #3
 8003576:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check DMA channel transfer mode */
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800357e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003582:	2b00      	cmp	r3, #0
 8003584:	d003      	beq.n	800358e <HAL_DMA_Abort+0x86>
        {
          /* Update the linked-list queue state */
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800358a:	2201      	movs	r2, #1
 800358c:	731a      	strb	r2, [r3, #12]
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	2200      	movs	r2, #0
 8003592:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        return HAL_ERROR;
 8003596:	2301      	movs	r3, #1
 8003598:	e02e      	b.n	80035f8 <HAL_DMA_Abort+0xf0>
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	691b      	ldr	r3, [r3, #16]
 80035a0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d0d7      	beq.n	8003558 <HAL_DMA_Abort+0x50>
      }
    }

    /* Reset the channel */
    hdma->Instance->CCR |= DMA_CCR_RESET;
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	695a      	ldr	r2, [r3, #20]
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	f042 0202 	orr.w	r2, r2, #2
 80035b6:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	2204      	movs	r2, #4
 80035bc:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Clear all status flags */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
 80035c8:	60da      	str	r2, [r3, #12]
                                DMA_FLAG_TO));

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_READY;
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	2201      	movs	r2, #1
 80035ce:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check DMA channel transfer mode */
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80035d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d007      	beq.n	80035ee <HAL_DMA_Abort+0xe6>
    {
      /* Update the linked-list queue state */
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80035e2:	2201      	movs	r2, #1
 80035e4:	731a      	strb	r2, [r3, #12]

      /* Clear remaining data size to ensure loading linked-list from memory next start */
      hdma->Instance->CBR1 = 0U;
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	2200      	movs	r2, #0
 80035ec:	649a      	str	r2, [r3, #72]	@ 0x48
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	2200      	movs	r2, #0
 80035f2:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 80035f6:	2300      	movs	r3, #0
}
 80035f8:	4618      	mov	r0, r3
 80035fa:	3710      	adds	r7, #16
 80035fc:	46bd      	mov	sp, r7
 80035fe:	bd80      	pop	{r7, pc}

08003600 <HAL_DMA_Abort_IT>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *const hdma)
{
 8003600:	b480      	push	{r7}
 8003602:	b083      	sub	sp, #12
 8003604:	af00      	add	r7, sp, #0
 8003606:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	2b00      	cmp	r3, #0
 800360c:	d101      	bne.n	8003612 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 800360e:	2301      	movs	r3, #1
 8003610:	e019      	b.n	8003646 <HAL_DMA_Abort_IT+0x46>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8003618:	b2db      	uxtb	r3, r3
 800361a:	2b02      	cmp	r3, #2
 800361c:	d004      	beq.n	8003628 <HAL_DMA_Abort_IT+0x28>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	2220      	movs	r2, #32
 8003622:	659a      	str	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8003624:	2301      	movs	r3, #1
 8003626:	e00e      	b.n	8003646 <HAL_DMA_Abort_IT+0x46>
  }
  else
  {
    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	2204      	movs	r2, #4
 800362c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Suspend the channel and activate suspend interrupt */
    hdma->Instance->CCR |= (DMA_CCR_SUSP | DMA_CCR_SUSPIE);
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	695b      	ldr	r3, [r3, #20]
 8003636:	687a      	ldr	r2, [r7, #4]
 8003638:	6812      	ldr	r2, [r2, #0]
 800363a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800363e:	f043 0304 	orr.w	r3, r3, #4
 8003642:	6153      	str	r3, [r2, #20]
  }

  return HAL_OK;
 8003644:	2300      	movs	r3, #0
}
 8003646:	4618      	mov	r0, r3
 8003648:	370c      	adds	r7, #12
 800364a:	46bd      	mov	sp, r7
 800364c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003650:	4770      	bx	lr

08003652 <HAL_DMA_IRQHandler>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval None.
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *const hdma)
{
 8003652:	b580      	push	{r7, lr}
 8003654:	b086      	sub	sp, #24
 8003656:	af00      	add	r7, sp, #0
 8003658:	6078      	str	r0, [r7, #4]
  const DMA_TypeDef *p_dma_instance = GET_DMA_INSTANCE(hdma);
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8003662:	f023 030f 	bic.w	r3, r3, #15
 8003666:	617b      	str	r3, [r7, #20]
  uint32_t global_it_flag =  1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003670:	3b50      	subs	r3, #80	@ 0x50
 8003672:	09db      	lsrs	r3, r3, #7
 8003674:	f003 031f 	and.w	r3, r3, #31
 8003678:	2201      	movs	r2, #1
 800367a:	fa02 f303 	lsl.w	r3, r2, r3
 800367e:	613b      	str	r3, [r7, #16]
  uint32_t global_active_flag_ns = IS_DMA_GLOBAL_ACTIVE_FLAG_NS(p_dma_instance, global_it_flag);
 8003680:	697b      	ldr	r3, [r7, #20]
 8003682:	68db      	ldr	r3, [r3, #12]
 8003684:	693a      	ldr	r2, [r7, #16]
 8003686:	4013      	ands	r3, r2
 8003688:	60fb      	str	r3, [r7, #12]

  /* Global Interrupt Flag management *********************************************************************************/
#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
  if ((global_active_flag_s == 0U) && (global_active_flag_ns == 0U))
#else
  if (global_active_flag_ns == 0U)
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	2b00      	cmp	r3, #0
 800368e:	f000 813b 	beq.w	8003908 <HAL_DMA_IRQHandler+0x2b6>
  {
    return; /* the global interrupt flag for the current channel is down , nothing to do */
  }

  /* Data Transfer Error Interrupt management *************************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_DTE) != 0U))
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	691b      	ldr	r3, [r3, #16]
 8003698:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800369c:	2b00      	cmp	r3, #0
 800369e:	d011      	beq.n	80036c4 <HAL_DMA_IRQHandler+0x72>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DTE) != 0U)
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	695b      	ldr	r3, [r3, #20]
 80036a6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d00a      	beq.n	80036c4 <HAL_DMA_IRQHandler+0x72>
    {
      /* Clear the transfer error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_DTE);
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80036b6:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DTE;
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036bc:	f043 0201 	orr.w	r2, r3, #1
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Update Linked-list Error Interrupt management ********************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_ULE) != 0U))
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	691b      	ldr	r3, [r3, #16]
 80036ca:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d011      	beq.n	80036f6 <HAL_DMA_IRQHandler+0xa4>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_ULE) != 0U)
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	695b      	ldr	r3, [r3, #20]
 80036d8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d00a      	beq.n	80036f6 <HAL_DMA_IRQHandler+0xa4>
    {
      /* Clear the update linked-list error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_ULE);
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80036e8:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_ULE;
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036ee:	f043 0202 	orr.w	r2, r3, #2
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* User Setting Error Interrupt management **************************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_USE) != 0U))
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	691b      	ldr	r3, [r3, #16]
 80036fc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003700:	2b00      	cmp	r3, #0
 8003702:	d011      	beq.n	8003728 <HAL_DMA_IRQHandler+0xd6>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_USE) != 0U)
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	695b      	ldr	r3, [r3, #20]
 800370a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800370e:	2b00      	cmp	r3, #0
 8003710:	d00a      	beq.n	8003728 <HAL_DMA_IRQHandler+0xd6>
    {
      /* Clear the user setting error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_USE);
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800371a:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_USE;
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003720:	f043 0204 	orr.w	r2, r3, #4
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Trigger Overrun Interrupt management *****************************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_TO) != 0U))
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	691b      	ldr	r3, [r3, #16]
 800372e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003732:	2b00      	cmp	r3, #0
 8003734:	d011      	beq.n	800375a <HAL_DMA_IRQHandler+0x108>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TO) != 0U)
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	695b      	ldr	r3, [r3, #20]
 800373c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003740:	2b00      	cmp	r3, #0
 8003742:	d00a      	beq.n	800375a <HAL_DMA_IRQHandler+0x108>
    {
      /* Clear the trigger overrun flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_TO);
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800374c:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TO;
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003752:	f043 0208 	orr.w	r2, r3, #8
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Half Transfer Complete Interrupt management **********************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_HT) != 0U))
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	691b      	ldr	r3, [r3, #16]
 8003760:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003764:	2b00      	cmp	r3, #0
 8003766:	d013      	beq.n	8003790 <HAL_DMA_IRQHandler+0x13e>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	695b      	ldr	r3, [r3, #20]
 800376e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003772:	2b00      	cmp	r3, #0
 8003774:	d00c      	beq.n	8003790 <HAL_DMA_IRQHandler+0x13e>
    {
      /* Clear the half transfer flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_HT);
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800377e:	60da      	str	r2, [r3, #12]

      /* Check half transfer complete callback */
      if (hdma->XferHalfCpltCallback != NULL)
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003784:	2b00      	cmp	r3, #0
 8003786:	d003      	beq.n	8003790 <HAL_DMA_IRQHandler+0x13e>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800378c:	6878      	ldr	r0, [r7, #4]
 800378e:	4798      	blx	r3
      }
    }
  }

  /* Suspend Transfer Interrupt management ****************************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_SUSP) != 0U))
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	691b      	ldr	r3, [r3, #16]
 8003796:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800379a:	2b00      	cmp	r3, #0
 800379c:	d04c      	beq.n	8003838 <HAL_DMA_IRQHandler+0x1e6>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_SUSP) != 0U)
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	695b      	ldr	r3, [r3, #20]
 80037a4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d045      	beq.n	8003838 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Clear the block transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_SUSP);
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80037b4:	60da      	str	r2, [r3, #12]

      /* Check DMA channel state */
      if (hdma->State == HAL_DMA_STATE_ABORT)
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80037bc:	b2db      	uxtb	r3, r3
 80037be:	2b04      	cmp	r3, #4
 80037c0:	d12e      	bne.n	8003820 <HAL_DMA_IRQHandler+0x1ce>
      {
        /* Disable the suspend transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_SUSP);
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	695a      	ldr	r2, [r3, #20]
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80037d0:	615a      	str	r2, [r3, #20]

        /* Reset the channel internal state and reset the FIFO */
        hdma->Instance->CCR |= DMA_CCR_RESET;
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	695a      	ldr	r2, [r3, #20]
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	f042 0202 	orr.w	r2, r2, #2
 80037e0:	615a      	str	r2, [r3, #20]

        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_READY;
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	2201      	movs	r2, #1
 80037e6:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check DMA channel transfer mode */
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80037ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d007      	beq.n	8003806 <HAL_DMA_IRQHandler+0x1b4>
        {
          /* Update the linked-list queue state */
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80037fa:	2201      	movs	r2, #1
 80037fc:	731a      	strb	r2, [r3, #12]

          /* Clear remaining data size to ensure loading linked-list from memory next start */
          hdma->Instance->CBR1 = 0U;
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	2200      	movs	r2, #0
 8003804:	649a      	str	r2, [r3, #72]	@ 0x48
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	2200      	movs	r2, #0
 800380a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        /* Check transfer abort callback */
        if (hdma->XferAbortCallback != NULL)
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003812:	2b00      	cmp	r3, #0
 8003814:	d07a      	beq.n	800390c <HAL_DMA_IRQHandler+0x2ba>
        {
          /* Transfer abort callback */
          hdma->XferAbortCallback(hdma);
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800381a:	6878      	ldr	r0, [r7, #4]
 800381c:	4798      	blx	r3
        }

        return;
 800381e:	e075      	b.n	800390c <HAL_DMA_IRQHandler+0x2ba>
      }
      else
      {
        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_SUSPEND;
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	2205      	movs	r2, #5
 8003824:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check transfer suspend callback */
        if (hdma->XferSuspendCallback != NULL)
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800382c:	2b00      	cmp	r3, #0
 800382e:	d003      	beq.n	8003838 <HAL_DMA_IRQHandler+0x1e6>
        {
          /* Transfer suspend callback */
          hdma->XferSuspendCallback(hdma);
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003834:	6878      	ldr	r0, [r7, #4]
 8003836:	4798      	blx	r3
      }
    }
  }

  /* Transfer Complete Interrupt management ***************************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_TC) != 0U))
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	691b      	ldr	r3, [r3, #16]
 800383e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003842:	2b00      	cmp	r3, #0
 8003844:	d039      	beq.n	80038ba <HAL_DMA_IRQHandler+0x268>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	695b      	ldr	r3, [r3, #20]
 800384c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003850:	2b00      	cmp	r3, #0
 8003852:	d032      	beq.n	80038ba <HAL_DMA_IRQHandler+0x268>
    {
      /* Check DMA channel transfer mode */
      if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003858:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800385c:	2b00      	cmp	r3, #0
 800385e:	d012      	beq.n	8003886 <HAL_DMA_IRQHandler+0x234>
      {
        /* If linked-list transfer */
        if (hdma->Instance->CLLR == 0U)
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003866:	2b00      	cmp	r3, #0
 8003868:	d116      	bne.n	8003898 <HAL_DMA_IRQHandler+0x246>
        {
          if (hdma->Instance->CBR1 == 0U)
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003870:	2b00      	cmp	r3, #0
 8003872:	d111      	bne.n	8003898 <HAL_DMA_IRQHandler+0x246>
          {
            /* Update the DMA channel state */
            hdma->State = HAL_DMA_STATE_READY;
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	2201      	movs	r2, #1
 8003878:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

            /* Update the linked-list queue state */
            hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003880:	2201      	movs	r2, #1
 8003882:	731a      	strb	r2, [r3, #12]
 8003884:	e008      	b.n	8003898 <HAL_DMA_IRQHandler+0x246>
        }
      }
      else
      {
        /* If normal transfer */
        if (hdma->Instance->CBR1 == 0U)
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800388c:	2b00      	cmp	r3, #0
 800388e:	d103      	bne.n	8003898 <HAL_DMA_IRQHandler+0x246>
        {
          /* Update the DMA channel state */
          hdma->State = HAL_DMA_STATE_READY;
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	2201      	movs	r2, #1
 8003894:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
        }
      }

      /* Clear TC and HT transfer flags */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT));
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	f44f 7240 	mov.w	r2, #768	@ 0x300
 80038a0:	60da      	str	r2, [r3, #12]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	2200      	movs	r2, #0
 80038a6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

      /* Check transfer complete callback */
      if (hdma->XferCpltCallback != NULL)
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d003      	beq.n	80038ba <HAL_DMA_IRQHandler+0x268>
      {
        /* Channel Transfer Complete callback */
        hdma->XferCpltCallback(hdma);
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80038b6:	6878      	ldr	r0, [r7, #4]
 80038b8:	4798      	blx	r3
      }
    }
  }

  /* Manage error case ************************************************************************************************/
  if (hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d025      	beq.n	800390e <HAL_DMA_IRQHandler+0x2bc>
  {
    /* Reset the channel internal state and reset the FIFO */
    hdma->Instance->CCR |= DMA_CCR_RESET;
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	695a      	ldr	r2, [r3, #20]
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	f042 0202 	orr.w	r2, r2, #2
 80038d0:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_READY;
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	2201      	movs	r2, #1
 80038d6:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check DMA channel transfer mode */
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80038de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d003      	beq.n	80038ee <HAL_DMA_IRQHandler+0x29c>
    {
      /* Update the linked-list queue state */
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80038ea:	2201      	movs	r2, #1
 80038ec:	731a      	strb	r2, [r3, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	2200      	movs	r2, #0
 80038f2:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    /* Check transfer error callback */
    if (hdma->XferErrorCallback != NULL)
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d007      	beq.n	800390e <HAL_DMA_IRQHandler+0x2bc>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003902:	6878      	ldr	r0, [r7, #4]
 8003904:	4798      	blx	r3
 8003906:	e002      	b.n	800390e <HAL_DMA_IRQHandler+0x2bc>
    return; /* the global interrupt flag for the current channel is down , nothing to do */
 8003908:	bf00      	nop
 800390a:	e000      	b.n	800390e <HAL_DMA_IRQHandler+0x2bc>
        return;
 800390c:	bf00      	nop
    }
  }
}
 800390e:	3718      	adds	r7, #24
 8003910:	46bd      	mov	sp, r7
 8003912:	bd80      	pop	{r7, pc}

08003914 <HAL_DMA_ConfigChannelAttributes>:
  * @param  ChannelAttributes : Specifies the DMA channel secure/privilege attributes.
  *                             This parameter can be a one or a combination of @ref DMA_Channel_Attributes.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_DMA_ConfigChannelAttributes(DMA_HandleTypeDef *const hdma, uint32_t ChannelAttributes)
{
 8003914:	b480      	push	{r7}
 8003916:	b085      	sub	sp, #20
 8003918:	af00      	add	r7, sp, #0
 800391a:	6078      	str	r0, [r7, #4]
 800391c:	6039      	str	r1, [r7, #0]
  DMA_TypeDef *p_dma_instance;
  uint32_t channel_idx;

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	2b00      	cmp	r3, #0
 8003922:	d101      	bne.n	8003928 <HAL_DMA_ConfigChannelAttributes+0x14>
  {
    return HAL_ERROR;
 8003924:	2301      	movs	r3, #1
 8003926:	e02b      	b.n	8003980 <HAL_DMA_ConfigChannelAttributes+0x6c>

  /* Check the parameters */
  assert_param(IS_DMA_ATTRIBUTES(ChannelAttributes));

  /* Get DMA instance */
  p_dma_instance = GET_DMA_INSTANCE(hdma);
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8003930:	f023 030f 	bic.w	r3, r3, #15
 8003934:	60fb      	str	r3, [r7, #12]

  /* Get channel index */
  channel_idx = 1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800393e:	3b50      	subs	r3, #80	@ 0x50
 8003940:	09db      	lsrs	r3, r3, #7
 8003942:	f003 031f 	and.w	r3, r3, #31
 8003946:	2201      	movs	r2, #1
 8003948:	fa02 f303 	lsl.w	r3, r2, r3
 800394c:	60bb      	str	r3, [r7, #8]

  /* Check DMA channel privilege attribute management */
  if ((ChannelAttributes & DMA_CHANNEL_ATTR_PRIV_MASK) == DMA_CHANNEL_ATTR_PRIV_MASK)
 800394e:	683b      	ldr	r3, [r7, #0]
 8003950:	f003 0310 	and.w	r3, r3, #16
 8003954:	2b00      	cmp	r3, #0
 8003956:	d012      	beq.n	800397e <HAL_DMA_ConfigChannelAttributes+0x6a>
  {
    /* Configure DMA channel privilege attribute */
    if ((ChannelAttributes & DMA_CHANNEL_PRIV) == DMA_CHANNEL_PRIV)
 8003958:	683b      	ldr	r3, [r7, #0]
 800395a:	f003 0311 	and.w	r3, r3, #17
 800395e:	2b11      	cmp	r3, #17
 8003960:	d106      	bne.n	8003970 <HAL_DMA_ConfigChannelAttributes+0x5c>
    {
      p_dma_instance->PRIVCFGR |= channel_idx;
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	685a      	ldr	r2, [r3, #4]
 8003966:	68bb      	ldr	r3, [r7, #8]
 8003968:	431a      	orrs	r2, r3
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	605a      	str	r2, [r3, #4]
 800396e:	e006      	b.n	800397e <HAL_DMA_ConfigChannelAttributes+0x6a>
    }
    else
    {
      p_dma_instance->PRIVCFGR &= (~channel_idx);
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	685a      	ldr	r2, [r3, #4]
 8003974:	68bb      	ldr	r3, [r7, #8]
 8003976:	43db      	mvns	r3, r3
 8003978:	401a      	ands	r2, r3
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	605a      	str	r2, [r3, #4]
      hdma->Instance->CTR1 &= (~DMA_CTR1_DSEC);
    }
  }
#endif /* (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */

  return HAL_OK;
 800397e:	2300      	movs	r3, #0
}
 8003980:	4618      	mov	r0, r3
 8003982:	3714      	adds	r7, #20
 8003984:	46bd      	mov	sp, r7
 8003986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800398a:	4770      	bx	lr

0800398c <DMA_SetConfig>:
  */
static void DMA_SetConfig(DMA_HandleTypeDef const *const hdma,
                          uint32_t SrcAddress,
                          uint32_t DstAddress,
                          uint32_t SrcDataSize)
{
 800398c:	b480      	push	{r7}
 800398e:	b085      	sub	sp, #20
 8003990:	af00      	add	r7, sp, #0
 8003992:	60f8      	str	r0, [r7, #12]
 8003994:	60b9      	str	r1, [r7, #8]
 8003996:	607a      	str	r2, [r7, #4]
 8003998:	603b      	str	r3, [r7, #0]
  /* Configure the DMA channel data size */
  MODIFY_REG(hdma->Instance->CBR1, DMA_CBR1_BNDT, (SrcDataSize & DMA_CBR1_BNDT));
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80039a0:	0c1b      	lsrs	r3, r3, #16
 80039a2:	041b      	lsls	r3, r3, #16
 80039a4:	683a      	ldr	r2, [r7, #0]
 80039a6:	b291      	uxth	r1, r2
 80039a8:	68fa      	ldr	r2, [r7, #12]
 80039aa:	6812      	ldr	r2, [r2, #0]
 80039ac:	430b      	orrs	r3, r1
 80039ae:	6493      	str	r3, [r2, #72]	@ 0x48

  /* Clear all interrupt flags */
  __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
 80039b8:	60da      	str	r2, [r3, #12]
                       DMA_FLAG_TO);

  /* Configure DMA channel source address */
  hdma->Instance->CSAR = SrcAddress;
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	68ba      	ldr	r2, [r7, #8]
 80039c0:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure DMA channel destination address */
  hdma->Instance->CDAR = DstAddress;
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	687a      	ldr	r2, [r7, #4]
 80039c8:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80039ca:	bf00      	nop
 80039cc:	3714      	adds	r7, #20
 80039ce:	46bd      	mov	sp, r7
 80039d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d4:	4770      	bx	lr
	...

080039d8 <DMA_Init>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval None.
  */
static void DMA_Init(DMA_HandleTypeDef const *const hdma)
{
 80039d8:	b480      	push	{r7}
 80039da:	b085      	sub	sp, #20
 80039dc:	af00      	add	r7, sp, #0
 80039de:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  /* Prepare DMA Channel Control Register (CCR) value *****************************************************************/
  tmpreg = hdma->Init.Priority;
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	6a1b      	ldr	r3, [r3, #32]
 80039e4:	60fb      	str	r3, [r7, #12]

  /* Write DMA Channel Control Register (CCR) */
  MODIFY_REG(hdma->Instance->CCR, DMA_CCR_PRIO | DMA_CCR_LAP | DMA_CCR_LSM, tmpreg);
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	695b      	ldr	r3, [r3, #20]
 80039ec:	f423 0143 	bic.w	r1, r3, #12779520	@ 0xc30000
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	68fa      	ldr	r2, [r7, #12]
 80039f6:	430a      	orrs	r2, r1
 80039f8:	615a      	str	r2, [r3, #20]

  /* Prepare DMA Channel Transfer Register (CTR1) value ***************************************************************/
  tmpreg = hdma->Init.DestInc | hdma->Init.DestDataWidth | hdma->Init.SrcInc | hdma->Init.SrcDataWidth;
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	695a      	ldr	r2, [r3, #20]
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	69db      	ldr	r3, [r3, #28]
 8003a02:	431a      	orrs	r2, r3
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	691b      	ldr	r3, [r3, #16]
 8003a08:	431a      	orrs	r2, r3
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	699b      	ldr	r3, [r3, #24]
 8003a0e:	4313      	orrs	r3, r2
 8003a10:	60fb      	str	r3, [r7, #12]

  /* Add parameters specific to GPDMA */
  if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	4a53      	ldr	r2, [pc, #332]	@ (8003b64 <DMA_Init+0x18c>)
 8003a18:	4293      	cmp	r3, r2
 8003a1a:	f000 80a0 	beq.w	8003b5e <DMA_Init+0x186>
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	4a51      	ldr	r2, [pc, #324]	@ (8003b68 <DMA_Init+0x190>)
 8003a24:	4293      	cmp	r3, r2
 8003a26:	f000 809a 	beq.w	8003b5e <DMA_Init+0x186>
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	4a4f      	ldr	r2, [pc, #316]	@ (8003b6c <DMA_Init+0x194>)
 8003a30:	4293      	cmp	r3, r2
 8003a32:	f000 8094 	beq.w	8003b5e <DMA_Init+0x186>
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	4a4d      	ldr	r2, [pc, #308]	@ (8003b70 <DMA_Init+0x198>)
 8003a3c:	4293      	cmp	r3, r2
 8003a3e:	f000 808e 	beq.w	8003b5e <DMA_Init+0x186>
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	4a4b      	ldr	r2, [pc, #300]	@ (8003b74 <DMA_Init+0x19c>)
 8003a48:	4293      	cmp	r3, r2
 8003a4a:	f000 8088 	beq.w	8003b5e <DMA_Init+0x186>
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	4a49      	ldr	r2, [pc, #292]	@ (8003b78 <DMA_Init+0x1a0>)
 8003a54:	4293      	cmp	r3, r2
 8003a56:	f000 8082 	beq.w	8003b5e <DMA_Init+0x186>
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	4a47      	ldr	r2, [pc, #284]	@ (8003b7c <DMA_Init+0x1a4>)
 8003a60:	4293      	cmp	r3, r2
 8003a62:	d07c      	beq.n	8003b5e <DMA_Init+0x186>
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	4a45      	ldr	r2, [pc, #276]	@ (8003b80 <DMA_Init+0x1a8>)
 8003a6a:	4293      	cmp	r3, r2
 8003a6c:	d077      	beq.n	8003b5e <DMA_Init+0x186>
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	4a44      	ldr	r2, [pc, #272]	@ (8003b84 <DMA_Init+0x1ac>)
 8003a74:	4293      	cmp	r3, r2
 8003a76:	d072      	beq.n	8003b5e <DMA_Init+0x186>
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	4a42      	ldr	r2, [pc, #264]	@ (8003b88 <DMA_Init+0x1b0>)
 8003a7e:	4293      	cmp	r3, r2
 8003a80:	d06d      	beq.n	8003b5e <DMA_Init+0x186>
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	4a41      	ldr	r2, [pc, #260]	@ (8003b8c <DMA_Init+0x1b4>)
 8003a88:	4293      	cmp	r3, r2
 8003a8a:	d068      	beq.n	8003b5e <DMA_Init+0x186>
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	4a3f      	ldr	r2, [pc, #252]	@ (8003b90 <DMA_Init+0x1b8>)
 8003a92:	4293      	cmp	r3, r2
 8003a94:	d063      	beq.n	8003b5e <DMA_Init+0x186>
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	4a3e      	ldr	r2, [pc, #248]	@ (8003b94 <DMA_Init+0x1bc>)
 8003a9c:	4293      	cmp	r3, r2
 8003a9e:	d05e      	beq.n	8003b5e <DMA_Init+0x186>
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	4a3c      	ldr	r2, [pc, #240]	@ (8003b98 <DMA_Init+0x1c0>)
 8003aa6:	4293      	cmp	r3, r2
 8003aa8:	d059      	beq.n	8003b5e <DMA_Init+0x186>
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	4a3b      	ldr	r2, [pc, #236]	@ (8003b9c <DMA_Init+0x1c4>)
 8003ab0:	4293      	cmp	r3, r2
 8003ab2:	d054      	beq.n	8003b5e <DMA_Init+0x186>
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	4a39      	ldr	r2, [pc, #228]	@ (8003ba0 <DMA_Init+0x1c8>)
 8003aba:	4293      	cmp	r3, r2
 8003abc:	d04f      	beq.n	8003b5e <DMA_Init+0x186>
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	4a38      	ldr	r2, [pc, #224]	@ (8003ba4 <DMA_Init+0x1cc>)
 8003ac4:	4293      	cmp	r3, r2
 8003ac6:	d04a      	beq.n	8003b5e <DMA_Init+0x186>
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	4a36      	ldr	r2, [pc, #216]	@ (8003ba8 <DMA_Init+0x1d0>)
 8003ace:	4293      	cmp	r3, r2
 8003ad0:	d045      	beq.n	8003b5e <DMA_Init+0x186>
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	4a35      	ldr	r2, [pc, #212]	@ (8003bac <DMA_Init+0x1d4>)
 8003ad8:	4293      	cmp	r3, r2
 8003ada:	d040      	beq.n	8003b5e <DMA_Init+0x186>
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	4a33      	ldr	r2, [pc, #204]	@ (8003bb0 <DMA_Init+0x1d8>)
 8003ae2:	4293      	cmp	r3, r2
 8003ae4:	d03b      	beq.n	8003b5e <DMA_Init+0x186>
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	4a32      	ldr	r2, [pc, #200]	@ (8003bb4 <DMA_Init+0x1dc>)
 8003aec:	4293      	cmp	r3, r2
 8003aee:	d036      	beq.n	8003b5e <DMA_Init+0x186>
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	4a30      	ldr	r2, [pc, #192]	@ (8003bb8 <DMA_Init+0x1e0>)
 8003af6:	4293      	cmp	r3, r2
 8003af8:	d031      	beq.n	8003b5e <DMA_Init+0x186>
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	4a2f      	ldr	r2, [pc, #188]	@ (8003bbc <DMA_Init+0x1e4>)
 8003b00:	4293      	cmp	r3, r2
 8003b02:	d02c      	beq.n	8003b5e <DMA_Init+0x186>
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	4a2d      	ldr	r2, [pc, #180]	@ (8003bc0 <DMA_Init+0x1e8>)
 8003b0a:	4293      	cmp	r3, r2
 8003b0c:	d027      	beq.n	8003b5e <DMA_Init+0x186>
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	4a2c      	ldr	r2, [pc, #176]	@ (8003bc4 <DMA_Init+0x1ec>)
 8003b14:	4293      	cmp	r3, r2
 8003b16:	d022      	beq.n	8003b5e <DMA_Init+0x186>
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	4a2a      	ldr	r2, [pc, #168]	@ (8003bc8 <DMA_Init+0x1f0>)
 8003b1e:	4293      	cmp	r3, r2
 8003b20:	d01d      	beq.n	8003b5e <DMA_Init+0x186>
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	4a29      	ldr	r2, [pc, #164]	@ (8003bcc <DMA_Init+0x1f4>)
 8003b28:	4293      	cmp	r3, r2
 8003b2a:	d018      	beq.n	8003b5e <DMA_Init+0x186>
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	4a27      	ldr	r2, [pc, #156]	@ (8003bd0 <DMA_Init+0x1f8>)
 8003b32:	4293      	cmp	r3, r2
 8003b34:	d013      	beq.n	8003b5e <DMA_Init+0x186>
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	4a26      	ldr	r2, [pc, #152]	@ (8003bd4 <DMA_Init+0x1fc>)
 8003b3c:	4293      	cmp	r3, r2
 8003b3e:	d00e      	beq.n	8003b5e <DMA_Init+0x186>
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	4a24      	ldr	r2, [pc, #144]	@ (8003bd8 <DMA_Init+0x200>)
 8003b46:	4293      	cmp	r3, r2
 8003b48:	d009      	beq.n	8003b5e <DMA_Init+0x186>
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	4a23      	ldr	r2, [pc, #140]	@ (8003bdc <DMA_Init+0x204>)
 8003b50:	4293      	cmp	r3, r2
 8003b52:	d004      	beq.n	8003b5e <DMA_Init+0x186>
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	4a21      	ldr	r2, [pc, #132]	@ (8003be0 <DMA_Init+0x208>)
 8003b5a:	4293      	cmp	r3, r2
 8003b5c:	d142      	bne.n	8003be4 <DMA_Init+0x20c>
 8003b5e:	2301      	movs	r3, #1
 8003b60:	e041      	b.n	8003be6 <DMA_Init+0x20e>
 8003b62:	bf00      	nop
 8003b64:	40020050 	.word	0x40020050
 8003b68:	50020050 	.word	0x50020050
 8003b6c:	400200d0 	.word	0x400200d0
 8003b70:	500200d0 	.word	0x500200d0
 8003b74:	40020150 	.word	0x40020150
 8003b78:	50020150 	.word	0x50020150
 8003b7c:	400201d0 	.word	0x400201d0
 8003b80:	500201d0 	.word	0x500201d0
 8003b84:	40020250 	.word	0x40020250
 8003b88:	50020250 	.word	0x50020250
 8003b8c:	400202d0 	.word	0x400202d0
 8003b90:	500202d0 	.word	0x500202d0
 8003b94:	40020350 	.word	0x40020350
 8003b98:	50020350 	.word	0x50020350
 8003b9c:	400203d0 	.word	0x400203d0
 8003ba0:	500203d0 	.word	0x500203d0
 8003ba4:	40021050 	.word	0x40021050
 8003ba8:	50021050 	.word	0x50021050
 8003bac:	400210d0 	.word	0x400210d0
 8003bb0:	500210d0 	.word	0x500210d0
 8003bb4:	40021150 	.word	0x40021150
 8003bb8:	50021150 	.word	0x50021150
 8003bbc:	400211d0 	.word	0x400211d0
 8003bc0:	500211d0 	.word	0x500211d0
 8003bc4:	40021250 	.word	0x40021250
 8003bc8:	50021250 	.word	0x50021250
 8003bcc:	400212d0 	.word	0x400212d0
 8003bd0:	500212d0 	.word	0x500212d0
 8003bd4:	40021350 	.word	0x40021350
 8003bd8:	50021350 	.word	0x50021350
 8003bdc:	400213d0 	.word	0x400213d0
 8003be0:	500213d0 	.word	0x500213d0
 8003be4:	2300      	movs	r3, #0
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d012      	beq.n	8003c10 <DMA_Init+0x238>
  {
    tmpreg |= (hdma->Init.TransferAllocatedPort                                             |
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
               (((hdma->Init.DestBurstLength - 1U) << DMA_CTR1_DBL_1_Pos) & DMA_CTR1_DBL_1) |
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bf2:	3b01      	subs	r3, #1
 8003bf4:	051b      	lsls	r3, r3, #20
 8003bf6:	f003 737c 	and.w	r3, r3, #66060288	@ 0x3f00000
    tmpreg |= (hdma->Init.TransferAllocatedPort                                             |
 8003bfa:	431a      	orrs	r2, r3
               (((hdma->Init.SrcBurstLength - 1U) << DMA_CTR1_SBL_1_Pos) & DMA_CTR1_SBL_1));
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c00:	3b01      	subs	r3, #1
 8003c02:	011b      	lsls	r3, r3, #4
 8003c04:	f403 737c 	and.w	r3, r3, #1008	@ 0x3f0
               (((hdma->Init.DestBurstLength - 1U) << DMA_CTR1_DBL_1_Pos) & DMA_CTR1_DBL_1) |
 8003c08:	4313      	orrs	r3, r2
    tmpreg |= (hdma->Init.TransferAllocatedPort                                             |
 8003c0a:	68fa      	ldr	r2, [r7, #12]
 8003c0c:	4313      	orrs	r3, r2
 8003c0e:	60fb      	str	r3, [r7, #12]
  }

  /* Write DMA Channel Transfer Register 1 (CTR1) */
#if defined (DMA_CTR1_SSEC)
  MODIFY_REG(hdma->Instance->CTR1, ~(DMA_CTR1_SSEC | DMA_CTR1_DSEC), tmpreg);
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c16:	f003 2180 	and.w	r1, r3, #2147516416	@ 0x80008000
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	68fa      	ldr	r2, [r7, #12]
 8003c20:	430a      	orrs	r2, r1
 8003c22:	641a      	str	r2, [r3, #64]	@ 0x40
#else
  WRITE_REG(hdma->Instance->CTR1, tmpreg);
#endif /* DMA_CTR1_SSEC */

  /* Prepare DMA Channel Transfer Register 2 (CTR2) value *************************************************************/
  tmpreg = hdma->Init.BlkHWRequest | (hdma->Init.Request & DMA_CTR2_REQSEL) | hdma->Init.TransferEventMode;
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	689a      	ldr	r2, [r3, #8]
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	685b      	ldr	r3, [r3, #4]
 8003c2c:	b2db      	uxtb	r3, r3
 8003c2e:	431a      	orrs	r2, r3
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c34:	4313      	orrs	r3, r2
 8003c36:	60fb      	str	r3, [r7, #12]

  /* Memory to Peripheral Transfer */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	68db      	ldr	r3, [r3, #12]
 8003c3c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003c40:	f040 80b0 	bne.w	8003da4 <DMA_Init+0x3cc>
  {
    if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	4a84      	ldr	r2, [pc, #528]	@ (8003e5c <DMA_Init+0x484>)
 8003c4a:	4293      	cmp	r3, r2
 8003c4c:	f000 80a0 	beq.w	8003d90 <DMA_Init+0x3b8>
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	4a82      	ldr	r2, [pc, #520]	@ (8003e60 <DMA_Init+0x488>)
 8003c56:	4293      	cmp	r3, r2
 8003c58:	f000 809a 	beq.w	8003d90 <DMA_Init+0x3b8>
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	4a80      	ldr	r2, [pc, #512]	@ (8003e64 <DMA_Init+0x48c>)
 8003c62:	4293      	cmp	r3, r2
 8003c64:	f000 8094 	beq.w	8003d90 <DMA_Init+0x3b8>
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	4a7e      	ldr	r2, [pc, #504]	@ (8003e68 <DMA_Init+0x490>)
 8003c6e:	4293      	cmp	r3, r2
 8003c70:	f000 808e 	beq.w	8003d90 <DMA_Init+0x3b8>
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	4a7c      	ldr	r2, [pc, #496]	@ (8003e6c <DMA_Init+0x494>)
 8003c7a:	4293      	cmp	r3, r2
 8003c7c:	f000 8088 	beq.w	8003d90 <DMA_Init+0x3b8>
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	4a7a      	ldr	r2, [pc, #488]	@ (8003e70 <DMA_Init+0x498>)
 8003c86:	4293      	cmp	r3, r2
 8003c88:	f000 8082 	beq.w	8003d90 <DMA_Init+0x3b8>
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	4a78      	ldr	r2, [pc, #480]	@ (8003e74 <DMA_Init+0x49c>)
 8003c92:	4293      	cmp	r3, r2
 8003c94:	d07c      	beq.n	8003d90 <DMA_Init+0x3b8>
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	4a77      	ldr	r2, [pc, #476]	@ (8003e78 <DMA_Init+0x4a0>)
 8003c9c:	4293      	cmp	r3, r2
 8003c9e:	d077      	beq.n	8003d90 <DMA_Init+0x3b8>
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	4a75      	ldr	r2, [pc, #468]	@ (8003e7c <DMA_Init+0x4a4>)
 8003ca6:	4293      	cmp	r3, r2
 8003ca8:	d072      	beq.n	8003d90 <DMA_Init+0x3b8>
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	4a74      	ldr	r2, [pc, #464]	@ (8003e80 <DMA_Init+0x4a8>)
 8003cb0:	4293      	cmp	r3, r2
 8003cb2:	d06d      	beq.n	8003d90 <DMA_Init+0x3b8>
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	4a72      	ldr	r2, [pc, #456]	@ (8003e84 <DMA_Init+0x4ac>)
 8003cba:	4293      	cmp	r3, r2
 8003cbc:	d068      	beq.n	8003d90 <DMA_Init+0x3b8>
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	4a71      	ldr	r2, [pc, #452]	@ (8003e88 <DMA_Init+0x4b0>)
 8003cc4:	4293      	cmp	r3, r2
 8003cc6:	d063      	beq.n	8003d90 <DMA_Init+0x3b8>
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	4a6f      	ldr	r2, [pc, #444]	@ (8003e8c <DMA_Init+0x4b4>)
 8003cce:	4293      	cmp	r3, r2
 8003cd0:	d05e      	beq.n	8003d90 <DMA_Init+0x3b8>
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	4a6e      	ldr	r2, [pc, #440]	@ (8003e90 <DMA_Init+0x4b8>)
 8003cd8:	4293      	cmp	r3, r2
 8003cda:	d059      	beq.n	8003d90 <DMA_Init+0x3b8>
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	4a6c      	ldr	r2, [pc, #432]	@ (8003e94 <DMA_Init+0x4bc>)
 8003ce2:	4293      	cmp	r3, r2
 8003ce4:	d054      	beq.n	8003d90 <DMA_Init+0x3b8>
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	4a6b      	ldr	r2, [pc, #428]	@ (8003e98 <DMA_Init+0x4c0>)
 8003cec:	4293      	cmp	r3, r2
 8003cee:	d04f      	beq.n	8003d90 <DMA_Init+0x3b8>
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	4a69      	ldr	r2, [pc, #420]	@ (8003e9c <DMA_Init+0x4c4>)
 8003cf6:	4293      	cmp	r3, r2
 8003cf8:	d04a      	beq.n	8003d90 <DMA_Init+0x3b8>
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	4a68      	ldr	r2, [pc, #416]	@ (8003ea0 <DMA_Init+0x4c8>)
 8003d00:	4293      	cmp	r3, r2
 8003d02:	d045      	beq.n	8003d90 <DMA_Init+0x3b8>
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	4a66      	ldr	r2, [pc, #408]	@ (8003ea4 <DMA_Init+0x4cc>)
 8003d0a:	4293      	cmp	r3, r2
 8003d0c:	d040      	beq.n	8003d90 <DMA_Init+0x3b8>
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	4a65      	ldr	r2, [pc, #404]	@ (8003ea8 <DMA_Init+0x4d0>)
 8003d14:	4293      	cmp	r3, r2
 8003d16:	d03b      	beq.n	8003d90 <DMA_Init+0x3b8>
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	4a63      	ldr	r2, [pc, #396]	@ (8003eac <DMA_Init+0x4d4>)
 8003d1e:	4293      	cmp	r3, r2
 8003d20:	d036      	beq.n	8003d90 <DMA_Init+0x3b8>
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	4a62      	ldr	r2, [pc, #392]	@ (8003eb0 <DMA_Init+0x4d8>)
 8003d28:	4293      	cmp	r3, r2
 8003d2a:	d031      	beq.n	8003d90 <DMA_Init+0x3b8>
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	4a60      	ldr	r2, [pc, #384]	@ (8003eb4 <DMA_Init+0x4dc>)
 8003d32:	4293      	cmp	r3, r2
 8003d34:	d02c      	beq.n	8003d90 <DMA_Init+0x3b8>
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	4a5f      	ldr	r2, [pc, #380]	@ (8003eb8 <DMA_Init+0x4e0>)
 8003d3c:	4293      	cmp	r3, r2
 8003d3e:	d027      	beq.n	8003d90 <DMA_Init+0x3b8>
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	4a5d      	ldr	r2, [pc, #372]	@ (8003ebc <DMA_Init+0x4e4>)
 8003d46:	4293      	cmp	r3, r2
 8003d48:	d022      	beq.n	8003d90 <DMA_Init+0x3b8>
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	4a5c      	ldr	r2, [pc, #368]	@ (8003ec0 <DMA_Init+0x4e8>)
 8003d50:	4293      	cmp	r3, r2
 8003d52:	d01d      	beq.n	8003d90 <DMA_Init+0x3b8>
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	4a5a      	ldr	r2, [pc, #360]	@ (8003ec4 <DMA_Init+0x4ec>)
 8003d5a:	4293      	cmp	r3, r2
 8003d5c:	d018      	beq.n	8003d90 <DMA_Init+0x3b8>
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	4a59      	ldr	r2, [pc, #356]	@ (8003ec8 <DMA_Init+0x4f0>)
 8003d64:	4293      	cmp	r3, r2
 8003d66:	d013      	beq.n	8003d90 <DMA_Init+0x3b8>
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	4a57      	ldr	r2, [pc, #348]	@ (8003ecc <DMA_Init+0x4f4>)
 8003d6e:	4293      	cmp	r3, r2
 8003d70:	d00e      	beq.n	8003d90 <DMA_Init+0x3b8>
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	4a56      	ldr	r2, [pc, #344]	@ (8003ed0 <DMA_Init+0x4f8>)
 8003d78:	4293      	cmp	r3, r2
 8003d7a:	d009      	beq.n	8003d90 <DMA_Init+0x3b8>
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	4a54      	ldr	r2, [pc, #336]	@ (8003ed4 <DMA_Init+0x4fc>)
 8003d82:	4293      	cmp	r3, r2
 8003d84:	d004      	beq.n	8003d90 <DMA_Init+0x3b8>
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	4a53      	ldr	r2, [pc, #332]	@ (8003ed8 <DMA_Init+0x500>)
 8003d8c:	4293      	cmp	r3, r2
 8003d8e:	d101      	bne.n	8003d94 <DMA_Init+0x3bc>
 8003d90:	2301      	movs	r3, #1
 8003d92:	e000      	b.n	8003d96 <DMA_Init+0x3be>
 8003d94:	2300      	movs	r3, #0
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d00d      	beq.n	8003db6 <DMA_Init+0x3de>
    {
      tmpreg |= DMA_CTR2_DREQ;
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003da0:	60fb      	str	r3, [r7, #12]
 8003da2:	e008      	b.n	8003db6 <DMA_Init+0x3de>
    }
  }
  /* Memory to Memory Transfer */
  else if ((hdma->Init.Direction) == DMA_MEMORY_TO_MEMORY)
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	68db      	ldr	r3, [r3, #12]
 8003da8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003dac:	d103      	bne.n	8003db6 <DMA_Init+0x3de>
  {
    tmpreg |= DMA_CTR2_SWREQ;
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003db4:	60fb      	str	r3, [r7, #12]
  {
    /* Nothing to do */
  }

  /* Set DMA channel operation mode */
  tmpreg |= hdma->Init.Mode;
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003dba:	68fa      	ldr	r2, [r7, #12]
 8003dbc:	4313      	orrs	r3, r2
 8003dbe:	60fb      	str	r3, [r7, #12]

  /* Write DMA Channel Transfer Register 2 (CTR2) */
  MODIFY_REG(hdma->Instance->CTR2, (DMA_CTR2_TCEM  | DMA_CTR2_TRIGPOL | DMA_CTR2_TRIGSEL | DMA_CTR2_TRIGM |
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003dc6:	4b45      	ldr	r3, [pc, #276]	@ (8003edc <DMA_Init+0x504>)
 8003dc8:	4013      	ands	r3, r2
 8003dca:	687a      	ldr	r2, [r7, #4]
 8003dcc:	6812      	ldr	r2, [r2, #0]
 8003dce:	68f9      	ldr	r1, [r7, #12]
 8003dd0:	430b      	orrs	r3, r1
 8003dd2:	6453      	str	r3, [r2, #68]	@ 0x44
                                    DMA_CTR2_PFREQ | DMA_CTR2_BREQ  | DMA_CTR2_DREQ    | DMA_CTR2_SWREQ   |
                                    DMA_CTR2_REQSEL), tmpreg);


  /* Write DMA Channel Block Register 1 (CBR1) ************************************************************************/
  WRITE_REG(hdma->Instance->CBR1, 0U);
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	2200      	movs	r2, #0
 8003dda:	649a      	str	r2, [r3, #72]	@ 0x48

  /* If 2D Addressing is supported by current channel */
  if (IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) != 0U)
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	4a2a      	ldr	r2, [pc, #168]	@ (8003e8c <DMA_Init+0x4b4>)
 8003de2:	4293      	cmp	r3, r2
 8003de4:	d022      	beq.n	8003e2c <DMA_Init+0x454>
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	4a29      	ldr	r2, [pc, #164]	@ (8003e90 <DMA_Init+0x4b8>)
 8003dec:	4293      	cmp	r3, r2
 8003dee:	d01d      	beq.n	8003e2c <DMA_Init+0x454>
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	4a27      	ldr	r2, [pc, #156]	@ (8003e94 <DMA_Init+0x4bc>)
 8003df6:	4293      	cmp	r3, r2
 8003df8:	d018      	beq.n	8003e2c <DMA_Init+0x454>
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	4a26      	ldr	r2, [pc, #152]	@ (8003e98 <DMA_Init+0x4c0>)
 8003e00:	4293      	cmp	r3, r2
 8003e02:	d013      	beq.n	8003e2c <DMA_Init+0x454>
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	4a30      	ldr	r2, [pc, #192]	@ (8003ecc <DMA_Init+0x4f4>)
 8003e0a:	4293      	cmp	r3, r2
 8003e0c:	d00e      	beq.n	8003e2c <DMA_Init+0x454>
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	4a2f      	ldr	r2, [pc, #188]	@ (8003ed0 <DMA_Init+0x4f8>)
 8003e14:	4293      	cmp	r3, r2
 8003e16:	d009      	beq.n	8003e2c <DMA_Init+0x454>
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	4a2d      	ldr	r2, [pc, #180]	@ (8003ed4 <DMA_Init+0x4fc>)
 8003e1e:	4293      	cmp	r3, r2
 8003e20:	d004      	beq.n	8003e2c <DMA_Init+0x454>
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	4a2c      	ldr	r2, [pc, #176]	@ (8003ed8 <DMA_Init+0x500>)
 8003e28:	4293      	cmp	r3, r2
 8003e2a:	d101      	bne.n	8003e30 <DMA_Init+0x458>
 8003e2c:	2301      	movs	r3, #1
 8003e2e:	e000      	b.n	8003e32 <DMA_Init+0x45a>
 8003e30:	2300      	movs	r3, #0
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d007      	beq.n	8003e46 <DMA_Init+0x46e>
  {
    /* Write DMA Channel Transfer Register 3 (CTR3) *******************************************************************/
    WRITE_REG(hdma->Instance->CTR3, 0U);
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	2200      	movs	r2, #0
 8003e3c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Write DMA Channel Block Register 2 (CBR2) **********************************************************************/
    WRITE_REG(hdma->Instance->CBR2, 0U);
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	2200      	movs	r2, #0
 8003e44:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Write DMA Channel linked-list address register (CLLR) ************************************************************/
  WRITE_REG(hdma->Instance->CLLR, 0U);
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	2200      	movs	r2, #0
 8003e4c:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 8003e4e:	bf00      	nop
 8003e50:	3714      	adds	r7, #20
 8003e52:	46bd      	mov	sp, r7
 8003e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e58:	4770      	bx	lr
 8003e5a:	bf00      	nop
 8003e5c:	40020050 	.word	0x40020050
 8003e60:	50020050 	.word	0x50020050
 8003e64:	400200d0 	.word	0x400200d0
 8003e68:	500200d0 	.word	0x500200d0
 8003e6c:	40020150 	.word	0x40020150
 8003e70:	50020150 	.word	0x50020150
 8003e74:	400201d0 	.word	0x400201d0
 8003e78:	500201d0 	.word	0x500201d0
 8003e7c:	40020250 	.word	0x40020250
 8003e80:	50020250 	.word	0x50020250
 8003e84:	400202d0 	.word	0x400202d0
 8003e88:	500202d0 	.word	0x500202d0
 8003e8c:	40020350 	.word	0x40020350
 8003e90:	50020350 	.word	0x50020350
 8003e94:	400203d0 	.word	0x400203d0
 8003e98:	500203d0 	.word	0x500203d0
 8003e9c:	40021050 	.word	0x40021050
 8003ea0:	50021050 	.word	0x50021050
 8003ea4:	400210d0 	.word	0x400210d0
 8003ea8:	500210d0 	.word	0x500210d0
 8003eac:	40021150 	.word	0x40021150
 8003eb0:	50021150 	.word	0x50021150
 8003eb4:	400211d0 	.word	0x400211d0
 8003eb8:	500211d0 	.word	0x500211d0
 8003ebc:	40021250 	.word	0x40021250
 8003ec0:	50021250 	.word	0x50021250
 8003ec4:	400212d0 	.word	0x400212d0
 8003ec8:	500212d0 	.word	0x500212d0
 8003ecc:	40021350 	.word	0x40021350
 8003ed0:	50021350 	.word	0x50021350
 8003ed4:	400213d0 	.word	0x400213d0
 8003ed8:	500213d0 	.word	0x500213d0
 8003edc:	3cc02100 	.word	0x3cc02100

08003ee0 <HAL_DMAEx_List_Start_IT>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_Start_IT(DMA_HandleTypeDef *const hdma)
{
 8003ee0:	b580      	push	{r7, lr}
 8003ee2:	b086      	sub	sp, #24
 8003ee4:	af00      	add	r7, sp, #0
 8003ee6:	6078      	str	r0, [r7, #4]
  HAL_DMA_StateTypeDef dma_state;
  uint32_t ccr_value;
  uint32_t cllr_mask;

  /* Check the DMA peripheral handle and the linked-list queue parameters */
  if ((hdma == NULL) || (hdma->LinkedListQueue == NULL))
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d003      	beq.n	8003ef6 <HAL_DMAEx_List_Start_IT+0x16>
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d101      	bne.n	8003efa <HAL_DMAEx_List_Start_IT+0x1a>
  {
    return HAL_ERROR;
 8003ef6:	2301      	movs	r3, #1
 8003ef8:	e082      	b.n	8004000 <HAL_DMAEx_List_Start_IT+0x120>
  }

  /* Check DMA channel state */
  dma_state = hdma->State;
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8003f00:	75fb      	strb	r3, [r7, #23]
  ccr_value = hdma->Instance->CCR & DMA_CCR_LSM;
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	695b      	ldr	r3, [r3, #20]
 8003f08:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003f0c:	613b      	str	r3, [r7, #16]
  if ((dma_state == HAL_DMA_STATE_READY) || ((dma_state == HAL_DMA_STATE_BUSY) && (ccr_value != 0U)))
 8003f0e:	7dfb      	ldrb	r3, [r7, #23]
 8003f10:	2b01      	cmp	r3, #1
 8003f12:	d005      	beq.n	8003f20 <HAL_DMAEx_List_Start_IT+0x40>
 8003f14:	7dfb      	ldrb	r3, [r7, #23]
 8003f16:	2b02      	cmp	r3, #2
 8003f18:	d16a      	bne.n	8003ff0 <HAL_DMAEx_List_Start_IT+0x110>
 8003f1a:	693b      	ldr	r3, [r7, #16]
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d067      	beq.n	8003ff0 <HAL_DMAEx_List_Start_IT+0x110>
  {
    /* Check DMA channel state is ready */
    if (hdma->State == HAL_DMA_STATE_READY)
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8003f26:	b2db      	uxtb	r3, r3
 8003f28:	2b01      	cmp	r3, #1
 8003f2a:	d157      	bne.n	8003fdc <HAL_DMAEx_List_Start_IT+0xfc>
    {
      /* Process locked */
      __HAL_LOCK(hdma);
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8003f32:	2b01      	cmp	r3, #1
 8003f34:	d101      	bne.n	8003f3a <HAL_DMAEx_List_Start_IT+0x5a>
 8003f36:	2302      	movs	r3, #2
 8003f38:	e062      	b.n	8004000 <HAL_DMAEx_List_Start_IT+0x120>
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	2201      	movs	r2, #1
 8003f3e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

      /* Update the DMA channel and the queue states */
      hdma->State                  = HAL_DMA_STATE_BUSY;
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	2202      	movs	r2, #2
 8003f46:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_BUSY;
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003f4e:	2202      	movs	r2, #2
 8003f50:	731a      	strb	r2, [r3, #12]

      /* Update the DMA channel and the queue error codes */
      hdma->ErrorCode                  = HAL_DMA_ERROR_NONE;
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	2200      	movs	r2, #0
 8003f56:	659a      	str	r2, [r3, #88]	@ 0x58
      hdma->LinkedListQueue->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003f5c:	2200      	movs	r2, #0
 8003f5e:	611a      	str	r2, [r3, #16]

      /* Enable common interrupts: Transfer Complete and Transfer Errors ITs */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_DTE | DMA_IT_ULE | DMA_IT_USE | DMA_IT_TO));
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	695a      	ldr	r2, [r3, #20]
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	f442 42ba 	orr.w	r2, r2, #23808	@ 0x5d00
 8003f6e:	615a      	str	r2, [r3, #20]

      /* Check half transfer complete callback */
      if (hdma->XferHalfCpltCallback != NULL)
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d007      	beq.n	8003f88 <HAL_DMAEx_List_Start_IT+0xa8>
      {
        /* If half transfer complete callback is set, enable the corresponding IT */
        __HAL_DMA_ENABLE_IT(hdma, DMA_IT_HT);
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	695a      	ldr	r2, [r3, #20]
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003f86:	615a      	str	r2, [r3, #20]
      }

      /* Check suspend callback */
      if (hdma->XferSuspendCallback != NULL)
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d007      	beq.n	8003fa0 <HAL_DMAEx_List_Start_IT+0xc0>
      {
        /* If transfer suspend callback is set, enable the corresponding IT */
        __HAL_DMA_ENABLE_IT(hdma, DMA_IT_SUSP);
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	695a      	ldr	r2, [r3, #20]
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003f9e:	615a      	str	r2, [r3, #20]
      }

      /* Get CLLR register mask and offset */
      DMA_List_GetCLLRNodeInfo(hdma->LinkedListQueue->Head, &cllr_mask, NULL);
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	f107 010c 	add.w	r1, r7, #12
 8003faa:	2200      	movs	r2, #0
 8003fac:	4618      	mov	r0, r3
 8003fae:	f000 f82b 	bl	8004008 <DMA_List_GetCLLRNodeInfo>

      /* Update DMA registers for linked-list transfer */
      hdma->Instance->CLBAR = ((uint32_t)hdma->LinkedListQueue->Head & DMA_CLBAR_LBA);
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	4619      	mov	r1, r3
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681a      	ldr	r2, [r3, #0]
 8003fbe:	0c0b      	lsrs	r3, r1, #16
 8003fc0:	041b      	lsls	r3, r3, #16
 8003fc2:	6013      	str	r3, [r2, #0]
      hdma->Instance->CLLR  = ((uint32_t)hdma->LinkedListQueue->Head & DMA_CLLR_LA) | cllr_mask;
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	461a      	mov	r2, r3
 8003fcc:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 8003fd0:	4013      	ands	r3, r2
 8003fd2:	68f9      	ldr	r1, [r7, #12]
 8003fd4:	687a      	ldr	r2, [r7, #4]
 8003fd6:	6812      	ldr	r2, [r2, #0]
 8003fd8:	430b      	orrs	r3, r1
 8003fda:	67d3      	str	r3, [r2, #124]	@ 0x7c
    }

    /* Enable DMA channel */
    __HAL_DMA_ENABLE(hdma);
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	695a      	ldr	r2, [r3, #20]
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	f042 0201 	orr.w	r2, r2, #1
 8003fea:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hdma);

    return HAL_ERROR;
  }

  return HAL_OK;
 8003fec:	2300      	movs	r3, #0
 8003fee:	e007      	b.n	8004000 <HAL_DMAEx_List_Start_IT+0x120>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	2240      	movs	r2, #64	@ 0x40
 8003ff4:	659a      	str	r2, [r3, #88]	@ 0x58
    __HAL_UNLOCK(hdma);
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	2200      	movs	r2, #0
 8003ffa:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
    return HAL_ERROR;
 8003ffe:	2301      	movs	r3, #1
}
 8004000:	4618      	mov	r0, r3
 8004002:	3718      	adds	r7, #24
 8004004:	46bd      	mov	sp, r7
 8004006:	bd80      	pop	{r7, pc}

08004008 <DMA_List_GetCLLRNodeInfo>:
  * @retval None.
  */
static void DMA_List_GetCLLRNodeInfo(DMA_NodeTypeDef const *const pNode,
                                     uint32_t *const cllr_mask,
                                     uint32_t *const cllr_offset)
{
 8004008:	b480      	push	{r7}
 800400a:	b085      	sub	sp, #20
 800400c:	af00      	add	r7, sp, #0
 800400e:	60f8      	str	r0, [r7, #12]
 8004010:	60b9      	str	r1, [r7, #8]
 8004012:	607a      	str	r2, [r7, #4]
  /* Check node type */
  if ((pNode->NodeInfo & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR)
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	6a1b      	ldr	r3, [r3, #32]
 8004018:	f003 0302 	and.w	r3, r3, #2
 800401c:	2b00      	cmp	r3, #0
 800401e:	d00c      	beq.n	800403a <DMA_List_GetCLLRNodeInfo+0x32>
  {
    /* Update CLLR register mask value */
    if (cllr_mask != NULL)
 8004020:	68bb      	ldr	r3, [r7, #8]
 8004022:	2b00      	cmp	r3, #0
 8004024:	d002      	beq.n	800402c <DMA_List_GetCLLRNodeInfo+0x24>
    {
      *cllr_mask = DMA_CLLR_UT1 | DMA_CLLR_UT2 | DMA_CLLR_UB1 | DMA_CLLR_USA | DMA_CLLR_UDA | DMA_CLLR_UT3 |
 8004026:	68bb      	ldr	r3, [r7, #8]
 8004028:	4a0d      	ldr	r2, [pc, #52]	@ (8004060 <DMA_List_GetCLLRNodeInfo+0x58>)
 800402a:	601a      	str	r2, [r3, #0]
                   DMA_CLLR_UB2 | DMA_CLLR_ULL;
    }

    /* Update CLLR register offset */
    if (cllr_offset != NULL)
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	2b00      	cmp	r3, #0
 8004030:	d00f      	beq.n	8004052 <DMA_List_GetCLLRNodeInfo+0x4a>
    {
      *cllr_offset = NODE_CLLR_2D_DEFAULT_OFFSET;
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	2207      	movs	r2, #7
 8004036:	601a      	str	r2, [r3, #0]
    if (cllr_offset != NULL)
    {
      *cllr_offset = NODE_CLLR_LINEAR_DEFAULT_OFFSET;
    }
  }
}
 8004038:	e00b      	b.n	8004052 <DMA_List_GetCLLRNodeInfo+0x4a>
    if (cllr_mask != NULL)
 800403a:	68bb      	ldr	r3, [r7, #8]
 800403c:	2b00      	cmp	r3, #0
 800403e:	d002      	beq.n	8004046 <DMA_List_GetCLLRNodeInfo+0x3e>
      *cllr_mask = DMA_CLLR_UT1 | DMA_CLLR_UT2 | DMA_CLLR_UB1 | DMA_CLLR_USA | DMA_CLLR_UDA | DMA_CLLR_ULL;
 8004040:	68bb      	ldr	r3, [r7, #8]
 8004042:	4a08      	ldr	r2, [pc, #32]	@ (8004064 <DMA_List_GetCLLRNodeInfo+0x5c>)
 8004044:	601a      	str	r2, [r3, #0]
    if (cllr_offset != NULL)
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	2b00      	cmp	r3, #0
 800404a:	d002      	beq.n	8004052 <DMA_List_GetCLLRNodeInfo+0x4a>
      *cllr_offset = NODE_CLLR_LINEAR_DEFAULT_OFFSET;
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	2205      	movs	r2, #5
 8004050:	601a      	str	r2, [r3, #0]
}
 8004052:	bf00      	nop
 8004054:	3714      	adds	r7, #20
 8004056:	46bd      	mov	sp, r7
 8004058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800405c:	4770      	bx	lr
 800405e:	bf00      	nop
 8004060:	fe010000 	.word	0xfe010000
 8004064:	f8010000 	.word	0xf8010000

08004068 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8004068:	b580      	push	{r7, lr}
 800406a:	b084      	sub	sp, #16
 800406c:	af00      	add	r7, sp, #0
 800406e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	2b00      	cmp	r3, #0
 8004074:	d101      	bne.n	800407a <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 8004076:	2301      	movs	r3, #1
 8004078:	e147      	b.n	800430a <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004080:	b2db      	uxtb	r3, r3
 8004082:	2b00      	cmp	r3, #0
 8004084:	d106      	bne.n	8004094 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	2200      	movs	r2, #0
 800408a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 800408e:	6878      	ldr	r0, [r7, #4]
 8004090:	f7fc ff3e 	bl	8000f10 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	699a      	ldr	r2, [r3, #24]
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	f022 0210 	bic.w	r2, r2, #16
 80040a2:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80040a4:	f7fe fee4 	bl	8002e70 <HAL_GetTick>
 80040a8:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80040aa:	e012      	b.n	80040d2 <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80040ac:	f7fe fee0 	bl	8002e70 <HAL_GetTick>
 80040b0:	4602      	mov	r2, r0
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	1ad3      	subs	r3, r2, r3
 80040b6:	2b0a      	cmp	r3, #10
 80040b8:	d90b      	bls.n	80040d2 <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80040be:	f043 0201 	orr.w	r2, r3, #1
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	2203      	movs	r2, #3
 80040ca:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 80040ce:	2301      	movs	r3, #1
 80040d0:	e11b      	b.n	800430a <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	699b      	ldr	r3, [r3, #24]
 80040d8:	f003 0308 	and.w	r3, r3, #8
 80040dc:	2b08      	cmp	r3, #8
 80040de:	d0e5      	beq.n	80040ac <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	699a      	ldr	r2, [r3, #24]
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	f042 0201 	orr.w	r2, r2, #1
 80040ee:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80040f0:	f7fe febe 	bl	8002e70 <HAL_GetTick>
 80040f4:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80040f6:	e012      	b.n	800411e <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80040f8:	f7fe feba 	bl	8002e70 <HAL_GetTick>
 80040fc:	4602      	mov	r2, r0
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	1ad3      	subs	r3, r2, r3
 8004102:	2b0a      	cmp	r3, #10
 8004104:	d90b      	bls.n	800411e <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800410a:	f043 0201 	orr.w	r2, r3, #1
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	2203      	movs	r2, #3
 8004116:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 800411a:	2301      	movs	r3, #1
 800411c:	e0f5      	b.n	800430a <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	699b      	ldr	r3, [r3, #24]
 8004124:	f003 0301 	and.w	r3, r3, #1
 8004128:	2b00      	cmp	r3, #0
 800412a:	d0e5      	beq.n	80040f8 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	699a      	ldr	r2, [r3, #24]
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	f042 0202 	orr.w	r2, r2, #2
 800413a:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	4a74      	ldr	r2, [pc, #464]	@ (8004314 <HAL_FDCAN_Init+0x2ac>)
 8004142:	4293      	cmp	r3, r2
 8004144:	d103      	bne.n	800414e <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 8004146:	4a74      	ldr	r2, [pc, #464]	@ (8004318 <HAL_FDCAN_Init+0x2b0>)
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	685b      	ldr	r3, [r3, #4]
 800414c:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	7c1b      	ldrb	r3, [r3, #16]
 8004152:	2b01      	cmp	r3, #1
 8004154:	d108      	bne.n	8004168 <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	699a      	ldr	r2, [r3, #24]
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004164:	619a      	str	r2, [r3, #24]
 8004166:	e007      	b.n	8004178 <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	699a      	ldr	r2, [r3, #24]
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004176:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	7c5b      	ldrb	r3, [r3, #17]
 800417c:	2b01      	cmp	r3, #1
 800417e:	d108      	bne.n	8004192 <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	699a      	ldr	r2, [r3, #24]
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800418e:	619a      	str	r2, [r3, #24]
 8004190:	e007      	b.n	80041a2 <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	699a      	ldr	r2, [r3, #24]
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80041a0:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	7c9b      	ldrb	r3, [r3, #18]
 80041a6:	2b01      	cmp	r3, #1
 80041a8:	d108      	bne.n	80041bc <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	699a      	ldr	r2, [r3, #24]
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80041b8:	619a      	str	r2, [r3, #24]
 80041ba:	e007      	b.n	80041cc <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	699a      	ldr	r2, [r3, #24]
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80041ca:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	699b      	ldr	r3, [r3, #24]
 80041d2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	689a      	ldr	r2, [r3, #8]
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	430a      	orrs	r2, r1
 80041e0:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	699a      	ldr	r2, [r3, #24]
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 80041f0:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	691a      	ldr	r2, [r3, #16]
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	f022 0210 	bic.w	r2, r2, #16
 8004200:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	68db      	ldr	r3, [r3, #12]
 8004206:	2b01      	cmp	r3, #1
 8004208:	d108      	bne.n	800421c <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	699a      	ldr	r2, [r3, #24]
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	f042 0204 	orr.w	r2, r2, #4
 8004218:	619a      	str	r2, [r3, #24]
 800421a:	e02c      	b.n	8004276 <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	68db      	ldr	r3, [r3, #12]
 8004220:	2b00      	cmp	r3, #0
 8004222:	d028      	beq.n	8004276 <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	68db      	ldr	r3, [r3, #12]
 8004228:	2b02      	cmp	r3, #2
 800422a:	d01c      	beq.n	8004266 <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	699a      	ldr	r2, [r3, #24]
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800423a:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	691a      	ldr	r2, [r3, #16]
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	f042 0210 	orr.w	r2, r2, #16
 800424a:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	68db      	ldr	r3, [r3, #12]
 8004250:	2b03      	cmp	r3, #3
 8004252:	d110      	bne.n	8004276 <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	699a      	ldr	r2, [r3, #24]
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	f042 0220 	orr.w	r2, r2, #32
 8004262:	619a      	str	r2, [r3, #24]
 8004264:	e007      	b.n	8004276 <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	699a      	ldr	r2, [r3, #24]
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	f042 0220 	orr.w	r2, r2, #32
 8004274:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	699b      	ldr	r3, [r3, #24]
 800427a:	3b01      	subs	r3, #1
 800427c:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	69db      	ldr	r3, [r3, #28]
 8004282:	3b01      	subs	r3, #1
 8004284:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004286:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	6a1b      	ldr	r3, [r3, #32]
 800428c:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800428e:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	695b      	ldr	r3, [r3, #20]
 8004296:	3b01      	subs	r3, #1
 8004298:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800429e:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80042a0:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	689b      	ldr	r3, [r3, #8]
 80042a6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80042aa:	d115      	bne.n	80042d8 <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042b0:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042b6:	3b01      	subs	r3, #1
 80042b8:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80042ba:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042c0:	3b01      	subs	r3, #1
 80042c2:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80042c4:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042cc:	3b01      	subs	r3, #1
 80042ce:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80042d4:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80042d6:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	430a      	orrs	r2, r1
 80042ea:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 80042ee:	6878      	ldr	r0, [r7, #4]
 80042f0:	f000 fa74 	bl	80047dc <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	2200      	movs	r2, #0
 80042f8:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	2200      	movs	r2, #0
 80042fe:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	2201      	movs	r2, #1
 8004304:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return HAL_OK;
 8004308:	2300      	movs	r3, #0
}
 800430a:	4618      	mov	r0, r3
 800430c:	3710      	adds	r7, #16
 800430e:	46bd      	mov	sp, r7
 8004310:	bd80      	pop	{r7, pc}
 8004312:	bf00      	nop
 8004314:	4000a400 	.word	0x4000a400
 8004318:	4000a500 	.word	0x4000a500

0800431c <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, const FDCAN_FilterTypeDef *sFilterConfig)
{
 800431c:	b480      	push	{r7}
 800431e:	b087      	sub	sp, #28
 8004320:	af00      	add	r7, sp, #0
 8004322:	6078      	str	r0, [r7, #4]
 8004324:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800432c:	75fb      	strb	r3, [r7, #23]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 800432e:	7dfb      	ldrb	r3, [r7, #23]
 8004330:	2b01      	cmp	r3, #1
 8004332:	d002      	beq.n	800433a <HAL_FDCAN_ConfigFilter+0x1e>
 8004334:	7dfb      	ldrb	r3, [r7, #23]
 8004336:	2b02      	cmp	r3, #2
 8004338:	d13d      	bne.n	80043b6 <HAL_FDCAN_ConfigFilter+0x9a>
  {
    /* Check function parameters */
    assert_param(IS_FDCAN_ID_TYPE(sFilterConfig->IdType));
    assert_param(IS_FDCAN_FILTER_CFG(sFilterConfig->FilterConfig));

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 800433a:	683b      	ldr	r3, [r7, #0]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	2b00      	cmp	r3, #0
 8004340:	d119      	bne.n	8004376 <HAL_FDCAN_ConfigFilter+0x5a>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x7FFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
      assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build filter element */
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8004342:	683b      	ldr	r3, [r7, #0]
 8004344:	689b      	ldr	r3, [r3, #8]
 8004346:	079a      	lsls	r2, r3, #30
                         (sFilterConfig->FilterConfig << 27U) |
 8004348:	683b      	ldr	r3, [r7, #0]
 800434a:	68db      	ldr	r3, [r3, #12]
 800434c:	06db      	lsls	r3, r3, #27
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800434e:	431a      	orrs	r2, r3
                         (sFilterConfig->FilterID1 << 16U)    |
 8004350:	683b      	ldr	r3, [r7, #0]
 8004352:	691b      	ldr	r3, [r3, #16]
 8004354:	041b      	lsls	r3, r3, #16
                         (sFilterConfig->FilterConfig << 27U) |
 8004356:	431a      	orrs	r2, r3
                         sFilterConfig->FilterID2);
 8004358:	683b      	ldr	r3, [r7, #0]
 800435a:	695b      	ldr	r3, [r3, #20]
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800435c:	4313      	orrs	r3, r2
 800435e:	613b      	str	r3, [r7, #16]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLS_SIZE));
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004364:	683b      	ldr	r3, [r7, #0]
 8004366:	685b      	ldr	r3, [r3, #4]
 8004368:	009b      	lsls	r3, r3, #2
 800436a:	4413      	add	r3, r2
 800436c:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 800436e:	68bb      	ldr	r3, [r7, #8]
 8004370:	693a      	ldr	r2, [r7, #16]
 8004372:	601a      	str	r2, [r3, #0]
 8004374:	e01d      	b.n	80043b2 <HAL_FDCAN_ConfigFilter+0x96>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 8004376:	683b      	ldr	r3, [r7, #0]
 8004378:	68db      	ldr	r3, [r3, #12]
 800437a:	075a      	lsls	r2, r3, #29
 800437c:	683b      	ldr	r3, [r7, #0]
 800437e:	691b      	ldr	r3, [r3, #16]
 8004380:	4313      	orrs	r3, r2
 8004382:	613b      	str	r3, [r7, #16]

      /* Build second word of filter element */
      FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 8004384:	683b      	ldr	r3, [r7, #0]
 8004386:	689b      	ldr	r3, [r3, #8]
 8004388:	079a      	lsls	r2, r3, #30
 800438a:	683b      	ldr	r3, [r7, #0]
 800438c:	695b      	ldr	r3, [r3, #20]
 800438e:	4313      	orrs	r3, r2
 8004390:	60fb      	str	r3, [r7, #12]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLE_SIZE));
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004396:	683b      	ldr	r3, [r7, #0]
 8004398:	685b      	ldr	r3, [r3, #4]
 800439a:	00db      	lsls	r3, r3, #3
 800439c:	4413      	add	r3, r2
 800439e:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 80043a0:	68bb      	ldr	r3, [r7, #8]
 80043a2:	693a      	ldr	r2, [r7, #16]
 80043a4:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 80043a6:	68bb      	ldr	r3, [r7, #8]
 80043a8:	3304      	adds	r3, #4
 80043aa:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 80043ac:	68bb      	ldr	r3, [r7, #8]
 80043ae:	68fa      	ldr	r2, [r7, #12]
 80043b0:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 80043b2:	2300      	movs	r3, #0
 80043b4:	e006      	b.n	80043c4 <HAL_FDCAN_ConfigFilter+0xa8>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80043ba:	f043 0202 	orr.w	r2, r3, #2
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 80043c2:	2301      	movs	r3, #1
  }
}
 80043c4:	4618      	mov	r0, r3
 80043c6:	371c      	adds	r7, #28
 80043c8:	46bd      	mov	sp, r7
 80043ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ce:	4770      	bx	lr

080043d0 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 80043d0:	b480      	push	{r7}
 80043d2:	b083      	sub	sp, #12
 80043d4:	af00      	add	r7, sp, #0
 80043d6:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80043de:	b2db      	uxtb	r3, r3
 80043e0:	2b01      	cmp	r3, #1
 80043e2:	d110      	bne.n	8004406 <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	2202      	movs	r2, #2
 80043e8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	699a      	ldr	r2, [r3, #24]
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	f022 0201 	bic.w	r2, r2, #1
 80043fa:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	2200      	movs	r2, #0
 8004400:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Return function status */
    return HAL_OK;
 8004402:	2300      	movs	r3, #0
 8004404:	e006      	b.n	8004414 <HAL_FDCAN_Start+0x44>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800440a:	f043 0204 	orr.w	r2, r3, #4
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8004412:	2301      	movs	r3, #1
  }
}
 8004414:	4618      	mov	r0, r3
 8004416:	370c      	adds	r7, #12
 8004418:	46bd      	mov	sp, r7
 800441a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800441e:	4770      	bx	lr

08004420 <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                                const uint8_t *pTxData)
{
 8004420:	b580      	push	{r7, lr}
 8004422:	b086      	sub	sp, #24
 8004424:	af00      	add	r7, sp, #0
 8004426:	60f8      	str	r0, [r7, #12]
 8004428:	60b9      	str	r1, [r7, #8]
 800442a:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004432:	b2db      	uxtb	r3, r3
 8004434:	2b02      	cmp	r3, #2
 8004436:	d12c      	bne.n	8004492 <HAL_FDCAN_AddMessageToTxFifoQ+0x72>
  {
    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8004440:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004444:	2b00      	cmp	r3, #0
 8004446:	d007      	beq.n	8004458 <HAL_FDCAN_AddMessageToTxFifoQ+0x38>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800444c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8004454:	2301      	movs	r3, #1
 8004456:	e023      	b.n	80044a0 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8004460:	0c1b      	lsrs	r3, r3, #16
 8004462:	f003 0303 	and.w	r3, r3, #3
 8004466:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 8004468:	697b      	ldr	r3, [r7, #20]
 800446a:	687a      	ldr	r2, [r7, #4]
 800446c:	68b9      	ldr	r1, [r7, #8]
 800446e:	68f8      	ldr	r0, [r7, #12]
 8004470:	f000 fa16 	bl	80048a0 <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	2101      	movs	r1, #1
 800447a:	697a      	ldr	r2, [r7, #20]
 800447c:	fa01 f202 	lsl.w	r2, r1, r2
 8004480:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 8004484:	2201      	movs	r2, #1
 8004486:	697b      	ldr	r3, [r7, #20]
 8004488:	409a      	lsls	r2, r3
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Return function status */
    return HAL_OK;
 800448e:	2300      	movs	r3, #0
 8004490:	e006      	b.n	80044a0 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004496:	f043 0208 	orr.w	r2, r3, #8
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 800449e:	2301      	movs	r3, #1
  }
}
 80044a0:	4618      	mov	r0, r3
 80044a2:	3718      	adds	r7, #24
 80044a4:	46bd      	mov	sp, r7
 80044a6:	bd80      	pop	{r7, pc}

080044a8 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 80044a8:	b580      	push	{r7, lr}
 80044aa:	b08c      	sub	sp, #48	@ 0x30
 80044ac:	af00      	add	r7, sp, #0
 80044ae:	6078      	str	r0, [r7, #4]
  uint32_t TransmittedBuffers;
  uint32_t AbortedBuffers;
  uint32_t itsource;
  uint32_t itflag;

  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80044b6:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 80044ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  TxEventFifoITs &= hfdcan->Instance->IE;
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80044c2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80044c4:	4013      	ands	r3, r2
 80044c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80044ce:	f003 0307 	and.w	r3, r3, #7
 80044d2:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo0ITs &= hfdcan->Instance->IE;
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80044da:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80044dc:	4013      	ands	r3, r2
 80044de:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80044e6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80044ea:	627b      	str	r3, [r7, #36]	@ 0x24
  RxFifo1ITs &= hfdcan->Instance->IE;
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80044f2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80044f4:	4013      	ands	r3, r2
 80044f6:	627b      	str	r3, [r7, #36]	@ 0x24
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80044fe:	f403 0371 	and.w	r3, r3, #15794176	@ 0xf10000
 8004502:	623b      	str	r3, [r7, #32]
  Errors &= hfdcan->Instance->IE;
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800450a:	6a3a      	ldr	r2, [r7, #32]
 800450c:	4013      	ands	r3, r2
 800450e:	623b      	str	r3, [r7, #32]
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004516:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 800451a:	61fb      	str	r3, [r7, #28]
  ErrorStatusITs &= hfdcan->Instance->IE;
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004522:	69fa      	ldr	r2, [r7, #28]
 8004524:	4013      	ands	r3, r2
 8004526:	61fb      	str	r3, [r7, #28]
  itsource = hfdcan->Instance->IE;
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800452e:	61bb      	str	r3, [r7, #24]
  itflag = hfdcan->Instance->IR;
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004536:	617b      	str	r3, [r7, #20]

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 8004538:	697b      	ldr	r3, [r7, #20]
 800453a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800453e:	2b00      	cmp	r3, #0
 8004540:	d00b      	beq.n	800455a <HAL_FDCAN_IRQHandler+0xb2>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 8004542:	69bb      	ldr	r3, [r7, #24]
 8004544:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004548:	2b00      	cmp	r3, #0
 800454a:	d006      	beq.n	800455a <HAL_FDCAN_IRQHandler+0xb2>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	2240      	movs	r2, #64	@ 0x40
 8004552:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 8004554:	6878      	ldr	r0, [r7, #4]
 8004556:	f000 f921 	bl	800479c <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 800455a:	697b      	ldr	r3, [r7, #20]
 800455c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004560:	2b00      	cmp	r3, #0
 8004562:	d019      	beq.n	8004598 <HAL_FDCAN_IRQHandler+0xf0>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 8004564:	69bb      	ldr	r3, [r7, #24]
 8004566:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800456a:	2b00      	cmp	r3, #0
 800456c:	d014      	beq.n	8004598 <HAL_FDCAN_IRQHandler+0xf0>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004576:	613b      	str	r3, [r7, #16]
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004580:	693a      	ldr	r2, [r7, #16]
 8004582:	4013      	ands	r3, r2
 8004584:	613b      	str	r3, [r7, #16]

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800458e:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 8004590:	6939      	ldr	r1, [r7, #16]
 8004592:	6878      	ldr	r0, [r7, #4]
 8004594:	f000 f8e3 	bl	800475e <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 8004598:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800459a:	2b00      	cmp	r3, #0
 800459c:	d007      	beq.n	80045ae <HAL_FDCAN_IRQHandler+0x106>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80045a4:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 80045a6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80045a8:	6878      	ldr	r0, [r7, #4]
 80045aa:	f000 f8a2 	bl	80046f2 <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 80045ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d007      	beq.n	80045c4 <HAL_FDCAN_IRQHandler+0x11c>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80045ba:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 80045bc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80045be:	6878      	ldr	r0, [r7, #4]
 80045c0:	f000 f8a2 	bl	8004708 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 80045c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d007      	beq.n	80045da <HAL_FDCAN_IRQHandler+0x132>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80045d0:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 80045d2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80045d4:	6878      	ldr	r0, [r7, #4]
 80045d6:	f000 f8a2 	bl	800471e <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 80045da:	697b      	ldr	r3, [r7, #20]
 80045dc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d00c      	beq.n	80045fe <HAL_FDCAN_IRQHandler+0x156>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 80045e4:	69bb      	ldr	r3, [r7, #24]
 80045e6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d007      	beq.n	80045fe <HAL_FDCAN_IRQHandler+0x156>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80045f6:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 80045f8:	6878      	ldr	r0, [r7, #4]
 80045fa:	f000 f89b 	bl	8004734 <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_COMPLETE) != RESET)
 80045fe:	697b      	ldr	r3, [r7, #20]
 8004600:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004604:	2b00      	cmp	r3, #0
 8004606:	d018      	beq.n	800463a <HAL_FDCAN_IRQHandler+0x192>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_COMPLETE) != RESET)
 8004608:	69bb      	ldr	r3, [r7, #24]
 800460a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800460e:	2b00      	cmp	r3, #0
 8004610:	d013      	beq.n	800463a <HAL_FDCAN_IRQHandler+0x192>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800461a:	60fb      	str	r3, [r7, #12]
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8004624:	68fa      	ldr	r2, [r7, #12]
 8004626:	4013      	ands	r3, r2
 8004628:	60fb      	str	r3, [r7, #12]

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	2280      	movs	r2, #128	@ 0x80
 8004630:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8004632:	68f9      	ldr	r1, [r7, #12]
 8004634:	6878      	ldr	r0, [r7, #4]
 8004636:	f000 f887 	bl	8004748 <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 800463a:	697b      	ldr	r3, [r7, #20]
 800463c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004640:	2b00      	cmp	r3, #0
 8004642:	d00c      	beq.n	800465e <HAL_FDCAN_IRQHandler+0x1b6>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 8004644:	69bb      	ldr	r3, [r7, #24]
 8004646:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800464a:	2b00      	cmp	r3, #0
 800464c:	d007      	beq.n	800465e <HAL_FDCAN_IRQHandler+0x1b6>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004656:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 8004658:	6878      	ldr	r0, [r7, #4]
 800465a:	f000 f88b 	bl	8004774 <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 800465e:	697b      	ldr	r3, [r7, #20]
 8004660:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004664:	2b00      	cmp	r3, #0
 8004666:	d00c      	beq.n	8004682 <HAL_FDCAN_IRQHandler+0x1da>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 8004668:	69bb      	ldr	r3, [r7, #24]
 800466a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800466e:	2b00      	cmp	r3, #0
 8004670:	d007      	beq.n	8004682 <HAL_FDCAN_IRQHandler+0x1da>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800467a:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 800467c:	6878      	ldr	r0, [r7, #4]
 800467e:	f000 f883 	bl	8004788 <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 8004682:	697b      	ldr	r3, [r7, #20]
 8004684:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004688:	2b00      	cmp	r3, #0
 800468a:	d00f      	beq.n	80046ac <HAL_FDCAN_IRQHandler+0x204>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 800468c:	69bb      	ldr	r3, [r7, #24]
 800468e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004692:	2b00      	cmp	r3, #0
 8004694:	d00a      	beq.n	80046ac <HAL_FDCAN_IRQHandler+0x204>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800469e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80046a4:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	661a      	str	r2, [r3, #96]	@ 0x60
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 80046ac:	69fb      	ldr	r3, [r7, #28]
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d007      	beq.n	80046c2 <HAL_FDCAN_IRQHandler+0x21a>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	69fa      	ldr	r2, [r7, #28]
 80046b8:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 80046ba:	69f9      	ldr	r1, [r7, #28]
 80046bc:	6878      	ldr	r0, [r7, #4]
 80046be:	f000 f881 	bl	80047c4 <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 80046c2:	6a3b      	ldr	r3, [r7, #32]
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d009      	beq.n	80046dc <HAL_FDCAN_IRQHandler+0x234>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	6a3a      	ldr	r2, [r7, #32]
 80046ce:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80046d4:	6a3b      	ldr	r3, [r7, #32]
 80046d6:	431a      	orrs	r2, r3
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d002      	beq.n	80046ea <HAL_FDCAN_IRQHandler+0x242>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 80046e4:	6878      	ldr	r0, [r7, #4]
 80046e6:	f000 f863 	bl	80047b0 <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 80046ea:	bf00      	nop
 80046ec:	3730      	adds	r7, #48	@ 0x30
 80046ee:	46bd      	mov	sp, r7
 80046f0:	bd80      	pop	{r7, pc}

080046f2 <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 80046f2:	b480      	push	{r7}
 80046f4:	b083      	sub	sp, #12
 80046f6:	af00      	add	r7, sp, #0
 80046f8:	6078      	str	r0, [r7, #4]
 80046fa:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 80046fc:	bf00      	nop
 80046fe:	370c      	adds	r7, #12
 8004700:	46bd      	mov	sp, r7
 8004702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004706:	4770      	bx	lr

08004708 <HAL_FDCAN_RxFifo0Callback>:
  * @param  RxFifo0ITs indicates which Rx FIFO 0 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo0_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 8004708:	b480      	push	{r7}
 800470a:	b083      	sub	sp, #12
 800470c:	af00      	add	r7, sp, #0
 800470e:	6078      	str	r0, [r7, #4]
 8004710:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo0ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo0Callback could be implemented in the user file
   */
}
 8004712:	bf00      	nop
 8004714:	370c      	adds	r7, #12
 8004716:	46bd      	mov	sp, r7
 8004718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800471c:	4770      	bx	lr

0800471e <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 800471e:	b480      	push	{r7}
 8004720:	b083      	sub	sp, #12
 8004722:	af00      	add	r7, sp, #0
 8004724:	6078      	str	r0, [r7, #4]
 8004726:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 8004728:	bf00      	nop
 800472a:	370c      	adds	r7, #12
 800472c:	46bd      	mov	sp, r7
 800472e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004732:	4770      	bx	lr

08004734 <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8004734:	b480      	push	{r7}
 8004736:	b083      	sub	sp, #12
 8004738:	af00      	add	r7, sp, #0
 800473a:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 800473c:	bf00      	nop
 800473e:	370c      	adds	r7, #12
 8004740:	46bd      	mov	sp, r7
 8004742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004746:	4770      	bx	lr

08004748 <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8004748:	b480      	push	{r7}
 800474a:	b083      	sub	sp, #12
 800474c:	af00      	add	r7, sp, #0
 800474e:	6078      	str	r0, [r7, #4]
 8004750:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 8004752:	bf00      	nop
 8004754:	370c      	adds	r7, #12
 8004756:	46bd      	mov	sp, r7
 8004758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800475c:	4770      	bx	lr

0800475e <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 800475e:	b480      	push	{r7}
 8004760:	b083      	sub	sp, #12
 8004762:	af00      	add	r7, sp, #0
 8004764:	6078      	str	r0, [r7, #4]
 8004766:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 8004768:	bf00      	nop
 800476a:	370c      	adds	r7, #12
 800476c:	46bd      	mov	sp, r7
 800476e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004772:	4770      	bx	lr

08004774 <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8004774:	b480      	push	{r7}
 8004776:	b083      	sub	sp, #12
 8004778:	af00      	add	r7, sp, #0
 800477a:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 800477c:	bf00      	nop
 800477e:	370c      	adds	r7, #12
 8004780:	46bd      	mov	sp, r7
 8004782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004786:	4770      	bx	lr

08004788 <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8004788:	b480      	push	{r7}
 800478a:	b083      	sub	sp, #12
 800478c:	af00      	add	r7, sp, #0
 800478e:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 8004790:	bf00      	nop
 8004792:	370c      	adds	r7, #12
 8004794:	46bd      	mov	sp, r7
 8004796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800479a:	4770      	bx	lr

0800479c <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800479c:	b480      	push	{r7}
 800479e:	b083      	sub	sp, #12
 80047a0:	af00      	add	r7, sp, #0
 80047a2:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 80047a4:	bf00      	nop
 80047a6:	370c      	adds	r7, #12
 80047a8:	46bd      	mov	sp, r7
 80047aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ae:	4770      	bx	lr

080047b0 <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80047b0:	b480      	push	{r7}
 80047b2:	b083      	sub	sp, #12
 80047b4:	af00      	add	r7, sp, #0
 80047b6:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 80047b8:	bf00      	nop
 80047ba:	370c      	adds	r7, #12
 80047bc:	46bd      	mov	sp, r7
 80047be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c2:	4770      	bx	lr

080047c4 <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 80047c4:	b480      	push	{r7}
 80047c6:	b083      	sub	sp, #12
 80047c8:	af00      	add	r7, sp, #0
 80047ca:	6078      	str	r0, [r7, #4]
 80047cc:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 80047ce:	bf00      	nop
 80047d0:	370c      	adds	r7, #12
 80047d2:	46bd      	mov	sp, r7
 80047d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d8:	4770      	bx	lr
	...

080047dc <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 80047dc:	b480      	push	{r7}
 80047de:	b085      	sub	sp, #20
 80047e0:	af00      	add	r7, sp, #0
 80047e2:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 80047e4:	4b2c      	ldr	r3, [pc, #176]	@ (8004898 <FDCAN_CalcultateRamBlockAddresses+0xbc>)
 80047e6:	60bb      	str	r3, [r7, #8]
#if defined(FDCAN2)

  if (hfdcan->Instance == FDCAN2)
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	4a2b      	ldr	r2, [pc, #172]	@ (800489c <FDCAN_CalcultateRamBlockAddresses+0xc0>)
 80047ee:	4293      	cmp	r3, r2
 80047f0:	d103      	bne.n	80047fa <FDCAN_CalcultateRamBlockAddresses+0x1e>
  {
    SramCanInstanceBase += SRAMCAN_SIZE;
 80047f2:	68bb      	ldr	r3, [r7, #8]
 80047f4:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 80047f8:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN2 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	68ba      	ldr	r2, [r7, #8]
 80047fe:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004808:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004810:	041a      	lsls	r2, r3, #16
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	430a      	orrs	r2, r1
 8004818:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 800481c:	68bb      	ldr	r3, [r7, #8]
 800481e:	f103 0270 	add.w	r2, r3, #112	@ 0x70
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800482e:	f023 6170 	bic.w	r1, r3, #251658240	@ 0xf000000
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004836:	061a      	lsls	r2, r3, #24
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	430a      	orrs	r2, r1
 800483e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 8004842:	68bb      	ldr	r3, [r7, #8]
 8004844:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 800484c:	68bb      	ldr	r3, [r7, #8]
 800484e:	f503 72c4 	add.w	r2, r3, #392	@ 0x188
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8004856:	68bb      	ldr	r3, [r7, #8]
 8004858:	f503 7218 	add.w	r2, r3, #608	@ 0x260
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 8004860:	68bb      	ldr	r3, [r7, #8]
 8004862:	f503 721e 	add.w	r2, r3, #632	@ 0x278
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 800486a:	68bb      	ldr	r3, [r7, #8]
 800486c:	60fb      	str	r3, [r7, #12]
 800486e:	e005      	b.n	800487c <FDCAN_CalcultateRamBlockAddresses+0xa0>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	2200      	movs	r2, #0
 8004874:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	3304      	adds	r3, #4
 800487a:	60fb      	str	r3, [r7, #12]
 800487c:	68bb      	ldr	r3, [r7, #8]
 800487e:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8004882:	68fa      	ldr	r2, [r7, #12]
 8004884:	429a      	cmp	r2, r3
 8004886:	d3f3      	bcc.n	8004870 <FDCAN_CalcultateRamBlockAddresses+0x94>
  }
}
 8004888:	bf00      	nop
 800488a:	bf00      	nop
 800488c:	3714      	adds	r7, #20
 800488e:	46bd      	mov	sp, r7
 8004890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004894:	4770      	bx	lr
 8004896:	bf00      	nop
 8004898:	4000ac00 	.word	0x4000ac00
 800489c:	4000a800 	.word	0x4000a800

080048a0 <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(const FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                   const uint8_t *pTxData, uint32_t BufferIndex)
{
 80048a0:	b480      	push	{r7}
 80048a2:	b089      	sub	sp, #36	@ 0x24
 80048a4:	af00      	add	r7, sp, #0
 80048a6:	60f8      	str	r0, [r7, #12]
 80048a8:	60b9      	str	r1, [r7, #8]
 80048aa:	607a      	str	r2, [r7, #4]
 80048ac:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 80048ae:	68bb      	ldr	r3, [r7, #8]
 80048b0:	685b      	ldr	r3, [r3, #4]
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d10a      	bne.n	80048cc <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80048b6:	68bb      	ldr	r3, [r7, #8]
 80048b8:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 80048ba:	68bb      	ldr	r3, [r7, #8]
 80048bc:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 80048be:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 80048c0:	68bb      	ldr	r3, [r7, #8]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80048c6:	4313      	orrs	r3, r2
 80048c8:	61fb      	str	r3, [r7, #28]
 80048ca:	e00a      	b.n	80048e2 <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80048cc:	68bb      	ldr	r3, [r7, #8]
 80048ce:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 80048d0:	68bb      	ldr	r3, [r7, #8]
 80048d2:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 80048d4:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 80048d6:	68bb      	ldr	r3, [r7, #8]
 80048d8:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 80048da:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80048dc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80048e0:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 80048e2:	68bb      	ldr	r3, [r7, #8]
 80048e4:	6a1b      	ldr	r3, [r3, #32]
 80048e6:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 80048e8:	68bb      	ldr	r3, [r7, #8]
 80048ea:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 80048ec:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 80048ee:	68bb      	ldr	r3, [r7, #8]
 80048f0:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 80048f2:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 80048f4:	68bb      	ldr	r3, [r7, #8]
 80048f6:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 80048f8:	431a      	orrs	r2, r3
                 (pTxHeader->DataLength << 16U));
 80048fa:	68bb      	ldr	r3, [r7, #8]
 80048fc:	68db      	ldr	r3, [r3, #12]
 80048fe:	041b      	lsls	r3, r3, #16
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8004900:	4313      	orrs	r3, r2
 8004902:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8004908:	683a      	ldr	r2, [r7, #0]
 800490a:	4613      	mov	r3, r2
 800490c:	00db      	lsls	r3, r3, #3
 800490e:	4413      	add	r3, r2
 8004910:	00db      	lsls	r3, r3, #3
 8004912:	440b      	add	r3, r1
 8004914:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 8004916:	69bb      	ldr	r3, [r7, #24]
 8004918:	69fa      	ldr	r2, [r7, #28]
 800491a:	601a      	str	r2, [r3, #0]
  TxAddress++;
 800491c:	69bb      	ldr	r3, [r7, #24]
 800491e:	3304      	adds	r3, #4
 8004920:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 8004922:	69bb      	ldr	r3, [r7, #24]
 8004924:	693a      	ldr	r2, [r7, #16]
 8004926:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8004928:	69bb      	ldr	r3, [r7, #24]
 800492a:	3304      	adds	r3, #4
 800492c:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 800492e:	2300      	movs	r3, #0
 8004930:	617b      	str	r3, [r7, #20]
 8004932:	e020      	b.n	8004976 <FDCAN_CopyMessageToRAM+0xd6>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8004934:	697b      	ldr	r3, [r7, #20]
 8004936:	3303      	adds	r3, #3
 8004938:	687a      	ldr	r2, [r7, #4]
 800493a:	4413      	add	r3, r2
 800493c:	781b      	ldrb	r3, [r3, #0]
 800493e:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8004940:	697b      	ldr	r3, [r7, #20]
 8004942:	3302      	adds	r3, #2
 8004944:	6879      	ldr	r1, [r7, #4]
 8004946:	440b      	add	r3, r1
 8004948:	781b      	ldrb	r3, [r3, #0]
 800494a:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 800494c:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 800494e:	697b      	ldr	r3, [r7, #20]
 8004950:	3301      	adds	r3, #1
 8004952:	6879      	ldr	r1, [r7, #4]
 8004954:	440b      	add	r3, r1
 8004956:	781b      	ldrb	r3, [r3, #0]
 8004958:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 800495a:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 800495c:	6879      	ldr	r1, [r7, #4]
 800495e:	697a      	ldr	r2, [r7, #20]
 8004960:	440a      	add	r2, r1
 8004962:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8004964:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8004966:	69bb      	ldr	r3, [r7, #24]
 8004968:	601a      	str	r2, [r3, #0]
    TxAddress++;
 800496a:	69bb      	ldr	r3, [r7, #24]
 800496c:	3304      	adds	r3, #4
 800496e:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8004970:	697b      	ldr	r3, [r7, #20]
 8004972:	3304      	adds	r3, #4
 8004974:	617b      	str	r3, [r7, #20]
 8004976:	68bb      	ldr	r3, [r7, #8]
 8004978:	68db      	ldr	r3, [r3, #12]
 800497a:	4a06      	ldr	r2, [pc, #24]	@ (8004994 <FDCAN_CopyMessageToRAM+0xf4>)
 800497c:	5cd3      	ldrb	r3, [r2, r3]
 800497e:	461a      	mov	r2, r3
 8004980:	697b      	ldr	r3, [r7, #20]
 8004982:	4293      	cmp	r3, r2
 8004984:	d3d6      	bcc.n	8004934 <FDCAN_CopyMessageToRAM+0x94>
  }
}
 8004986:	bf00      	nop
 8004988:	bf00      	nop
 800498a:	3724      	adds	r7, #36	@ 0x24
 800498c:	46bd      	mov	sp, r7
 800498e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004992:	4770      	bx	lr
 8004994:	0800e08c 	.word	0x0800e08c

08004998 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8004998:	b480      	push	{r7}
 800499a:	b087      	sub	sp, #28
 800499c:	af00      	add	r7, sp, #0
 800499e:	6078      	str	r0, [r7, #4]
 80049a0:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 80049a2:	2300      	movs	r3, #0
 80049a4:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 80049a6:	e136      	b.n	8004c16 <HAL_GPIO_Init+0x27e>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 80049a8:	683b      	ldr	r3, [r7, #0]
 80049aa:	681a      	ldr	r2, [r3, #0]
 80049ac:	2101      	movs	r1, #1
 80049ae:	693b      	ldr	r3, [r7, #16]
 80049b0:	fa01 f303 	lsl.w	r3, r1, r3
 80049b4:	4013      	ands	r3, r2
 80049b6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	f000 8128 	beq.w	8004c10 <HAL_GPIO_Init+0x278>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80049c0:	683b      	ldr	r3, [r7, #0]
 80049c2:	685b      	ldr	r3, [r3, #4]
 80049c4:	2b02      	cmp	r3, #2
 80049c6:	d003      	beq.n	80049d0 <HAL_GPIO_Init+0x38>
 80049c8:	683b      	ldr	r3, [r7, #0]
 80049ca:	685b      	ldr	r3, [r3, #4]
 80049cc:	2b12      	cmp	r3, #18
 80049ce:	d125      	bne.n	8004a1c <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 80049d0:	693b      	ldr	r3, [r7, #16]
 80049d2:	08da      	lsrs	r2, r3, #3
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	3208      	adds	r2, #8
 80049d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80049dc:	617b      	str	r3, [r7, #20]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 80049de:	693b      	ldr	r3, [r7, #16]
 80049e0:	f003 0307 	and.w	r3, r3, #7
 80049e4:	009b      	lsls	r3, r3, #2
 80049e6:	220f      	movs	r2, #15
 80049e8:	fa02 f303 	lsl.w	r3, r2, r3
 80049ec:	43db      	mvns	r3, r3
 80049ee:	697a      	ldr	r2, [r7, #20]
 80049f0:	4013      	ands	r3, r2
 80049f2:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 80049f4:	683b      	ldr	r3, [r7, #0]
 80049f6:	691b      	ldr	r3, [r3, #16]
 80049f8:	f003 020f 	and.w	r2, r3, #15
 80049fc:	693b      	ldr	r3, [r7, #16]
 80049fe:	f003 0307 	and.w	r3, r3, #7
 8004a02:	009b      	lsls	r3, r3, #2
 8004a04:	fa02 f303 	lsl.w	r3, r2, r3
 8004a08:	697a      	ldr	r2, [r7, #20]
 8004a0a:	4313      	orrs	r3, r2
 8004a0c:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 8004a0e:	693b      	ldr	r3, [r7, #16]
 8004a10:	08da      	lsrs	r2, r3, #3
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	3208      	adds	r2, #8
 8004a16:	6979      	ldr	r1, [r7, #20]
 8004a18:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8004a22:	693b      	ldr	r3, [r7, #16]
 8004a24:	005b      	lsls	r3, r3, #1
 8004a26:	2203      	movs	r2, #3
 8004a28:	fa02 f303 	lsl.w	r3, r2, r3
 8004a2c:	43db      	mvns	r3, r3
 8004a2e:	697a      	ldr	r2, [r7, #20]
 8004a30:	4013      	ands	r3, r2
 8004a32:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8004a34:	683b      	ldr	r3, [r7, #0]
 8004a36:	685b      	ldr	r3, [r3, #4]
 8004a38:	f003 0203 	and.w	r2, r3, #3
 8004a3c:	693b      	ldr	r3, [r7, #16]
 8004a3e:	005b      	lsls	r3, r3, #1
 8004a40:	fa02 f303 	lsl.w	r3, r2, r3
 8004a44:	697a      	ldr	r2, [r7, #20]
 8004a46:	4313      	orrs	r3, r2
 8004a48:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	697a      	ldr	r2, [r7, #20]
 8004a4e:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004a50:	683b      	ldr	r3, [r7, #0]
 8004a52:	685b      	ldr	r3, [r3, #4]
 8004a54:	2b01      	cmp	r3, #1
 8004a56:	d00b      	beq.n	8004a70 <HAL_GPIO_Init+0xd8>
 8004a58:	683b      	ldr	r3, [r7, #0]
 8004a5a:	685b      	ldr	r3, [r3, #4]
 8004a5c:	2b02      	cmp	r3, #2
 8004a5e:	d007      	beq.n	8004a70 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004a60:	683b      	ldr	r3, [r7, #0]
 8004a62:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004a64:	2b11      	cmp	r3, #17
 8004a66:	d003      	beq.n	8004a70 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004a68:	683b      	ldr	r3, [r7, #0]
 8004a6a:	685b      	ldr	r3, [r3, #4]
 8004a6c:	2b12      	cmp	r3, #18
 8004a6e:	d130      	bne.n	8004ad2 <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	689b      	ldr	r3, [r3, #8]
 8004a74:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8004a76:	693b      	ldr	r3, [r7, #16]
 8004a78:	005b      	lsls	r3, r3, #1
 8004a7a:	2203      	movs	r2, #3
 8004a7c:	fa02 f303 	lsl.w	r3, r2, r3
 8004a80:	43db      	mvns	r3, r3
 8004a82:	697a      	ldr	r2, [r7, #20]
 8004a84:	4013      	ands	r3, r2
 8004a86:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8004a88:	683b      	ldr	r3, [r7, #0]
 8004a8a:	68da      	ldr	r2, [r3, #12]
 8004a8c:	693b      	ldr	r3, [r7, #16]
 8004a8e:	005b      	lsls	r3, r3, #1
 8004a90:	fa02 f303 	lsl.w	r3, r2, r3
 8004a94:	697a      	ldr	r2, [r7, #20]
 8004a96:	4313      	orrs	r3, r2
 8004a98:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	697a      	ldr	r2, [r7, #20]
 8004a9e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	685b      	ldr	r3, [r3, #4]
 8004aa4:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004aa6:	2201      	movs	r2, #1
 8004aa8:	693b      	ldr	r3, [r7, #16]
 8004aaa:	fa02 f303 	lsl.w	r3, r2, r3
 8004aae:	43db      	mvns	r3, r3
 8004ab0:	697a      	ldr	r2, [r7, #20]
 8004ab2:	4013      	ands	r3, r2
 8004ab4:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8004ab6:	683b      	ldr	r3, [r7, #0]
 8004ab8:	685b      	ldr	r3, [r3, #4]
 8004aba:	091b      	lsrs	r3, r3, #4
 8004abc:	f003 0201 	and.w	r2, r3, #1
 8004ac0:	693b      	ldr	r3, [r7, #16]
 8004ac2:	fa02 f303 	lsl.w	r3, r2, r3
 8004ac6:	697a      	ldr	r2, [r7, #20]
 8004ac8:	4313      	orrs	r3, r2
 8004aca:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	697a      	ldr	r2, [r7, #20]
 8004ad0:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 8004ad2:	683b      	ldr	r3, [r7, #0]
 8004ad4:	685b      	ldr	r3, [r3, #4]
 8004ad6:	2b03      	cmp	r3, #3
 8004ad8:	d017      	beq.n	8004b0a <HAL_GPIO_Init+0x172>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	68db      	ldr	r3, [r3, #12]
 8004ade:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8004ae0:	693b      	ldr	r3, [r7, #16]
 8004ae2:	005b      	lsls	r3, r3, #1
 8004ae4:	2203      	movs	r2, #3
 8004ae6:	fa02 f303 	lsl.w	r3, r2, r3
 8004aea:	43db      	mvns	r3, r3
 8004aec:	697a      	ldr	r2, [r7, #20]
 8004aee:	4013      	ands	r3, r2
 8004af0:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 8004af2:	683b      	ldr	r3, [r7, #0]
 8004af4:	689a      	ldr	r2, [r3, #8]
 8004af6:	693b      	ldr	r3, [r7, #16]
 8004af8:	005b      	lsls	r3, r3, #1
 8004afa:	fa02 f303 	lsl.w	r3, r2, r3
 8004afe:	697a      	ldr	r2, [r7, #20]
 8004b00:	4313      	orrs	r3, r2
 8004b02:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	697a      	ldr	r2, [r7, #20]
 8004b08:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004b0a:	683b      	ldr	r3, [r7, #0]
 8004b0c:	685b      	ldr	r3, [r3, #4]
 8004b0e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d07c      	beq.n	8004c10 <HAL_GPIO_Init+0x278>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8004b16:	4a47      	ldr	r2, [pc, #284]	@ (8004c34 <HAL_GPIO_Init+0x29c>)
 8004b18:	693b      	ldr	r3, [r7, #16]
 8004b1a:	089b      	lsrs	r3, r3, #2
 8004b1c:	3318      	adds	r3, #24
 8004b1e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004b22:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8004b24:	693b      	ldr	r3, [r7, #16]
 8004b26:	f003 0303 	and.w	r3, r3, #3
 8004b2a:	00db      	lsls	r3, r3, #3
 8004b2c:	220f      	movs	r2, #15
 8004b2e:	fa02 f303 	lsl.w	r3, r2, r3
 8004b32:	43db      	mvns	r3, r3
 8004b34:	697a      	ldr	r2, [r7, #20]
 8004b36:	4013      	ands	r3, r2
 8004b38:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	0a9a      	lsrs	r2, r3, #10
 8004b3e:	4b3e      	ldr	r3, [pc, #248]	@ (8004c38 <HAL_GPIO_Init+0x2a0>)
 8004b40:	4013      	ands	r3, r2
 8004b42:	693a      	ldr	r2, [r7, #16]
 8004b44:	f002 0203 	and.w	r2, r2, #3
 8004b48:	00d2      	lsls	r2, r2, #3
 8004b4a:	4093      	lsls	r3, r2
 8004b4c:	697a      	ldr	r2, [r7, #20]
 8004b4e:	4313      	orrs	r3, r2
 8004b50:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 8004b52:	4938      	ldr	r1, [pc, #224]	@ (8004c34 <HAL_GPIO_Init+0x29c>)
 8004b54:	693b      	ldr	r3, [r7, #16]
 8004b56:	089b      	lsrs	r3, r3, #2
 8004b58:	3318      	adds	r3, #24
 8004b5a:	697a      	ldr	r2, [r7, #20]
 8004b5c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8004b60:	4b34      	ldr	r3, [pc, #208]	@ (8004c34 <HAL_GPIO_Init+0x29c>)
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	43db      	mvns	r3, r3
 8004b6a:	697a      	ldr	r2, [r7, #20]
 8004b6c:	4013      	ands	r3, r2
 8004b6e:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004b70:	683b      	ldr	r3, [r7, #0]
 8004b72:	685b      	ldr	r3, [r3, #4]
 8004b74:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d003      	beq.n	8004b84 <HAL_GPIO_Init+0x1ec>
        {
          tmp |= iocurrent;
 8004b7c:	697a      	ldr	r2, [r7, #20]
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	4313      	orrs	r3, r2
 8004b82:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 8004b84:	4a2b      	ldr	r2, [pc, #172]	@ (8004c34 <HAL_GPIO_Init+0x29c>)
 8004b86:	697b      	ldr	r3, [r7, #20]
 8004b88:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 8004b8a:	4b2a      	ldr	r3, [pc, #168]	@ (8004c34 <HAL_GPIO_Init+0x29c>)
 8004b8c:	685b      	ldr	r3, [r3, #4]
 8004b8e:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	43db      	mvns	r3, r3
 8004b94:	697a      	ldr	r2, [r7, #20]
 8004b96:	4013      	ands	r3, r2
 8004b98:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004b9a:	683b      	ldr	r3, [r7, #0]
 8004b9c:	685b      	ldr	r3, [r3, #4]
 8004b9e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d003      	beq.n	8004bae <HAL_GPIO_Init+0x216>
        {
          tmp |= iocurrent;
 8004ba6:	697a      	ldr	r2, [r7, #20]
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	4313      	orrs	r3, r2
 8004bac:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 8004bae:	4a21      	ldr	r2, [pc, #132]	@ (8004c34 <HAL_GPIO_Init+0x29c>)
 8004bb0:	697b      	ldr	r3, [r7, #20]
 8004bb2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 8004bb4:	4b1f      	ldr	r3, [pc, #124]	@ (8004c34 <HAL_GPIO_Init+0x29c>)
 8004bb6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004bba:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	43db      	mvns	r3, r3
 8004bc0:	697a      	ldr	r2, [r7, #20]
 8004bc2:	4013      	ands	r3, r2
 8004bc4:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004bc6:	683b      	ldr	r3, [r7, #0]
 8004bc8:	685b      	ldr	r3, [r3, #4]
 8004bca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d003      	beq.n	8004bda <HAL_GPIO_Init+0x242>
        {
          tmp |= iocurrent;
 8004bd2:	697a      	ldr	r2, [r7, #20]
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	4313      	orrs	r3, r2
 8004bd8:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 8004bda:	4a16      	ldr	r2, [pc, #88]	@ (8004c34 <HAL_GPIO_Init+0x29c>)
 8004bdc:	697b      	ldr	r3, [r7, #20]
 8004bde:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 8004be2:	4b14      	ldr	r3, [pc, #80]	@ (8004c34 <HAL_GPIO_Init+0x29c>)
 8004be4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004be8:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	43db      	mvns	r3, r3
 8004bee:	697a      	ldr	r2, [r7, #20]
 8004bf0:	4013      	ands	r3, r2
 8004bf2:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004bf4:	683b      	ldr	r3, [r7, #0]
 8004bf6:	685b      	ldr	r3, [r3, #4]
 8004bf8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d003      	beq.n	8004c08 <HAL_GPIO_Init+0x270>
        {
          tmp |= iocurrent;
 8004c00:	697a      	ldr	r2, [r7, #20]
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	4313      	orrs	r3, r2
 8004c06:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 8004c08:	4a0a      	ldr	r2, [pc, #40]	@ (8004c34 <HAL_GPIO_Init+0x29c>)
 8004c0a:	697b      	ldr	r3, [r7, #20]
 8004c0c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }

    position++;
 8004c10:	693b      	ldr	r3, [r7, #16]
 8004c12:	3301      	adds	r3, #1
 8004c14:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8004c16:	683b      	ldr	r3, [r7, #0]
 8004c18:	681a      	ldr	r2, [r3, #0]
 8004c1a:	693b      	ldr	r3, [r7, #16]
 8004c1c:	fa22 f303 	lsr.w	r3, r2, r3
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	f47f aec1 	bne.w	80049a8 <HAL_GPIO_Init+0x10>
  }
}
 8004c26:	bf00      	nop
 8004c28:	bf00      	nop
 8004c2a:	371c      	adds	r7, #28
 8004c2c:	46bd      	mov	sp, r7
 8004c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c32:	4770      	bx	lr
 8004c34:	44022000 	.word	0x44022000
 8004c38:	002f7f7f 	.word	0x002f7f7f

08004c3c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004c3c:	b480      	push	{r7}
 8004c3e:	b083      	sub	sp, #12
 8004c40:	af00      	add	r7, sp, #0
 8004c42:	6078      	str	r0, [r7, #4]
 8004c44:	460b      	mov	r3, r1
 8004c46:	807b      	strh	r3, [r7, #2]
 8004c48:	4613      	mov	r3, r2
 8004c4a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004c4c:	787b      	ldrb	r3, [r7, #1]
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d003      	beq.n	8004c5a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004c52:	887a      	ldrh	r2, [r7, #2]
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004c58:	e002      	b.n	8004c60 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004c5a:	887a      	ldrh	r2, [r7, #2]
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004c60:	bf00      	nop
 8004c62:	370c      	adds	r7, #12
 8004c64:	46bd      	mov	sp, r7
 8004c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c6a:	4770      	bx	lr

08004c6c <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..I) to select the GPIO peripheral for STM32H5 family
  * @param  GPIO_Pin: specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004c6c:	b480      	push	{r7}
 8004c6e:	b085      	sub	sp, #20
 8004c70:	af00      	add	r7, sp, #0
 8004c72:	6078      	str	r0, [r7, #4]
 8004c74:	460b      	mov	r3, r1
 8004c76:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	695b      	ldr	r3, [r3, #20]
 8004c7c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004c7e:	887a      	ldrh	r2, [r7, #2]
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	4013      	ands	r3, r2
 8004c84:	041a      	lsls	r2, r3, #16
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	43d9      	mvns	r1, r3
 8004c8a:	887b      	ldrh	r3, [r7, #2]
 8004c8c:	400b      	ands	r3, r1
 8004c8e:	431a      	orrs	r2, r3
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	619a      	str	r2, [r3, #24]
}
 8004c94:	bf00      	nop
 8004c96:	3714      	adds	r7, #20
 8004c98:	46bd      	mov	sp, r7
 8004c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c9e:	4770      	bx	lr

08004ca0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004ca0:	b580      	push	{r7, lr}
 8004ca2:	b082      	sub	sp, #8
 8004ca4:	af00      	add	r7, sp, #0
 8004ca6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d101      	bne.n	8004cb2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004cae:	2301      	movs	r3, #1
 8004cb0:	e08d      	b.n	8004dce <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004cb8:	b2db      	uxtb	r3, r3
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d106      	bne.n	8004ccc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	2200      	movs	r2, #0
 8004cc2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8004cc6:	6878      	ldr	r0, [r7, #4]
 8004cc8:	f7fc fb44 	bl	8001354 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	2224      	movs	r2, #36	@ 0x24
 8004cd0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	681a      	ldr	r2, [r3, #0]
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	f022 0201 	bic.w	r2, r2, #1
 8004ce2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	685a      	ldr	r2, [r3, #4]
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8004cf0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	689a      	ldr	r2, [r3, #8]
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004d00:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	68db      	ldr	r3, [r3, #12]
 8004d06:	2b01      	cmp	r3, #1
 8004d08:	d107      	bne.n	8004d1a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	689a      	ldr	r2, [r3, #8]
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004d16:	609a      	str	r2, [r3, #8]
 8004d18:	e006      	b.n	8004d28 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	689a      	ldr	r2, [r3, #8]
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8004d26:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	68db      	ldr	r3, [r3, #12]
 8004d2c:	2b02      	cmp	r3, #2
 8004d2e:	d108      	bne.n	8004d42 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	685a      	ldr	r2, [r3, #4]
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004d3e:	605a      	str	r2, [r3, #4]
 8004d40:	e007      	b.n	8004d52 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	685a      	ldr	r2, [r3, #4]
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004d50:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	685b      	ldr	r3, [r3, #4]
 8004d58:	687a      	ldr	r2, [r7, #4]
 8004d5a:	6812      	ldr	r2, [r2, #0]
 8004d5c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004d60:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004d64:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	68da      	ldr	r2, [r3, #12]
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004d74:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	691a      	ldr	r2, [r3, #16]
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	695b      	ldr	r3, [r3, #20]
 8004d7e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	699b      	ldr	r3, [r3, #24]
 8004d86:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	430a      	orrs	r2, r1
 8004d8e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	69d9      	ldr	r1, [r3, #28]
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	6a1a      	ldr	r2, [r3, #32]
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	430a      	orrs	r2, r1
 8004d9e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	681a      	ldr	r2, [r3, #0]
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	f042 0201 	orr.w	r2, r2, #1
 8004dae:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	2200      	movs	r2, #0
 8004db4:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	2220      	movs	r2, #32
 8004dba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	2200      	movs	r2, #0
 8004dc2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	2200      	movs	r2, #0
 8004dc8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8004dcc:	2300      	movs	r3, #0
}
 8004dce:	4618      	mov	r0, r3
 8004dd0:	3708      	adds	r7, #8
 8004dd2:	46bd      	mov	sp, r7
 8004dd4:	bd80      	pop	{r7, pc}
	...

08004dd8 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8004dd8:	b580      	push	{r7, lr}
 8004dda:	b088      	sub	sp, #32
 8004ddc:	af02      	add	r7, sp, #8
 8004dde:	60f8      	str	r0, [r7, #12]
 8004de0:	607a      	str	r2, [r7, #4]
 8004de2:	461a      	mov	r2, r3
 8004de4:	460b      	mov	r3, r1
 8004de6:	817b      	strh	r3, [r7, #10]
 8004de8:	4613      	mov	r3, r2
 8004dea:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004df2:	b2db      	uxtb	r3, r3
 8004df4:	2b20      	cmp	r3, #32
 8004df6:	f040 80da 	bne.w	8004fae <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004e00:	2b01      	cmp	r3, #1
 8004e02:	d101      	bne.n	8004e08 <HAL_I2C_Master_Transmit+0x30>
 8004e04:	2302      	movs	r3, #2
 8004e06:	e0d3      	b.n	8004fb0 <HAL_I2C_Master_Transmit+0x1d8>
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	2201      	movs	r2, #1
 8004e0c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004e10:	f7fe f82e 	bl	8002e70 <HAL_GetTick>
 8004e14:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004e16:	697b      	ldr	r3, [r7, #20]
 8004e18:	9300      	str	r3, [sp, #0]
 8004e1a:	2319      	movs	r3, #25
 8004e1c:	2201      	movs	r2, #1
 8004e1e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004e22:	68f8      	ldr	r0, [r7, #12]
 8004e24:	f000 f9e6 	bl	80051f4 <I2C_WaitOnFlagUntilTimeout>
 8004e28:	4603      	mov	r3, r0
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d001      	beq.n	8004e32 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8004e2e:	2301      	movs	r3, #1
 8004e30:	e0be      	b.n	8004fb0 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	2221      	movs	r2, #33	@ 0x21
 8004e36:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	2210      	movs	r2, #16
 8004e3e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	2200      	movs	r2, #0
 8004e46:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	687a      	ldr	r2, [r7, #4]
 8004e4c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	893a      	ldrh	r2, [r7, #8]
 8004e52:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	2200      	movs	r2, #0
 8004e58:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e5e:	b29b      	uxth	r3, r3
 8004e60:	2bff      	cmp	r3, #255	@ 0xff
 8004e62:	d90e      	bls.n	8004e82 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	22ff      	movs	r2, #255	@ 0xff
 8004e68:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e6e:	b2da      	uxtb	r2, r3
 8004e70:	8979      	ldrh	r1, [r7, #10]
 8004e72:	4b51      	ldr	r3, [pc, #324]	@ (8004fb8 <HAL_I2C_Master_Transmit+0x1e0>)
 8004e74:	9300      	str	r3, [sp, #0]
 8004e76:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004e7a:	68f8      	ldr	r0, [r7, #12]
 8004e7c:	f000 fc0a 	bl	8005694 <I2C_TransferConfig>
 8004e80:	e06c      	b.n	8004f5c <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e86:	b29a      	uxth	r2, r3
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e90:	b2da      	uxtb	r2, r3
 8004e92:	8979      	ldrh	r1, [r7, #10]
 8004e94:	4b48      	ldr	r3, [pc, #288]	@ (8004fb8 <HAL_I2C_Master_Transmit+0x1e0>)
 8004e96:	9300      	str	r3, [sp, #0]
 8004e98:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004e9c:	68f8      	ldr	r0, [r7, #12]
 8004e9e:	f000 fbf9 	bl	8005694 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8004ea2:	e05b      	b.n	8004f5c <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004ea4:	697a      	ldr	r2, [r7, #20]
 8004ea6:	6a39      	ldr	r1, [r7, #32]
 8004ea8:	68f8      	ldr	r0, [r7, #12]
 8004eaa:	f000 f9fc 	bl	80052a6 <I2C_WaitOnTXISFlagUntilTimeout>
 8004eae:	4603      	mov	r3, r0
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d001      	beq.n	8004eb8 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8004eb4:	2301      	movs	r3, #1
 8004eb6:	e07b      	b.n	8004fb0 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ebc:	781a      	ldrb	r2, [r3, #0]
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ec8:	1c5a      	adds	r2, r3, #1
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ed2:	b29b      	uxth	r3, r3
 8004ed4:	3b01      	subs	r3, #1
 8004ed6:	b29a      	uxth	r2, r3
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ee0:	3b01      	subs	r3, #1
 8004ee2:	b29a      	uxth	r2, r3
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004eec:	b29b      	uxth	r3, r3
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d034      	beq.n	8004f5c <HAL_I2C_Master_Transmit+0x184>
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d130      	bne.n	8004f5c <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004efa:	697b      	ldr	r3, [r7, #20]
 8004efc:	9300      	str	r3, [sp, #0]
 8004efe:	6a3b      	ldr	r3, [r7, #32]
 8004f00:	2200      	movs	r2, #0
 8004f02:	2180      	movs	r1, #128	@ 0x80
 8004f04:	68f8      	ldr	r0, [r7, #12]
 8004f06:	f000 f975 	bl	80051f4 <I2C_WaitOnFlagUntilTimeout>
 8004f0a:	4603      	mov	r3, r0
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d001      	beq.n	8004f14 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8004f10:	2301      	movs	r3, #1
 8004f12:	e04d      	b.n	8004fb0 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f18:	b29b      	uxth	r3, r3
 8004f1a:	2bff      	cmp	r3, #255	@ 0xff
 8004f1c:	d90e      	bls.n	8004f3c <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	22ff      	movs	r2, #255	@ 0xff
 8004f22:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f28:	b2da      	uxtb	r2, r3
 8004f2a:	8979      	ldrh	r1, [r7, #10]
 8004f2c:	2300      	movs	r3, #0
 8004f2e:	9300      	str	r3, [sp, #0]
 8004f30:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004f34:	68f8      	ldr	r0, [r7, #12]
 8004f36:	f000 fbad 	bl	8005694 <I2C_TransferConfig>
 8004f3a:	e00f      	b.n	8004f5c <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f40:	b29a      	uxth	r2, r3
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f4a:	b2da      	uxtb	r2, r3
 8004f4c:	8979      	ldrh	r1, [r7, #10]
 8004f4e:	2300      	movs	r3, #0
 8004f50:	9300      	str	r3, [sp, #0]
 8004f52:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004f56:	68f8      	ldr	r0, [r7, #12]
 8004f58:	f000 fb9c 	bl	8005694 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f60:	b29b      	uxth	r3, r3
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d19e      	bne.n	8004ea4 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004f66:	697a      	ldr	r2, [r7, #20]
 8004f68:	6a39      	ldr	r1, [r7, #32]
 8004f6a:	68f8      	ldr	r0, [r7, #12]
 8004f6c:	f000 f9e2 	bl	8005334 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004f70:	4603      	mov	r3, r0
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d001      	beq.n	8004f7a <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8004f76:	2301      	movs	r3, #1
 8004f78:	e01a      	b.n	8004fb0 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	2220      	movs	r2, #32
 8004f80:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	6859      	ldr	r1, [r3, #4]
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	681a      	ldr	r2, [r3, #0]
 8004f8c:	4b0b      	ldr	r3, [pc, #44]	@ (8004fbc <HAL_I2C_Master_Transmit+0x1e4>)
 8004f8e:	400b      	ands	r3, r1
 8004f90:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	2220      	movs	r2, #32
 8004f96:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	2200      	movs	r2, #0
 8004f9e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	2200      	movs	r2, #0
 8004fa6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004faa:	2300      	movs	r3, #0
 8004fac:	e000      	b.n	8004fb0 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 8004fae:	2302      	movs	r3, #2
  }
}
 8004fb0:	4618      	mov	r0, r3
 8004fb2:	3718      	adds	r7, #24
 8004fb4:	46bd      	mov	sp, r7
 8004fb6:	bd80      	pop	{r7, pc}
 8004fb8:	80002000 	.word	0x80002000
 8004fbc:	fe00e800 	.word	0xfe00e800

08004fc0 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8004fc0:	b580      	push	{r7, lr}
 8004fc2:	b088      	sub	sp, #32
 8004fc4:	af02      	add	r7, sp, #8
 8004fc6:	60f8      	str	r0, [r7, #12]
 8004fc8:	607a      	str	r2, [r7, #4]
 8004fca:	461a      	mov	r2, r3
 8004fcc:	460b      	mov	r3, r1
 8004fce:	817b      	strh	r3, [r7, #10]
 8004fd0:	4613      	mov	r3, r2
 8004fd2:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004fda:	b2db      	uxtb	r3, r3
 8004fdc:	2b20      	cmp	r3, #32
 8004fde:	f040 80db 	bne.w	8005198 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004fe8:	2b01      	cmp	r3, #1
 8004fea:	d101      	bne.n	8004ff0 <HAL_I2C_Master_Receive+0x30>
 8004fec:	2302      	movs	r3, #2
 8004fee:	e0d4      	b.n	800519a <HAL_I2C_Master_Receive+0x1da>
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	2201      	movs	r2, #1
 8004ff4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004ff8:	f7fd ff3a 	bl	8002e70 <HAL_GetTick>
 8004ffc:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004ffe:	697b      	ldr	r3, [r7, #20]
 8005000:	9300      	str	r3, [sp, #0]
 8005002:	2319      	movs	r3, #25
 8005004:	2201      	movs	r2, #1
 8005006:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800500a:	68f8      	ldr	r0, [r7, #12]
 800500c:	f000 f8f2 	bl	80051f4 <I2C_WaitOnFlagUntilTimeout>
 8005010:	4603      	mov	r3, r0
 8005012:	2b00      	cmp	r3, #0
 8005014:	d001      	beq.n	800501a <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8005016:	2301      	movs	r3, #1
 8005018:	e0bf      	b.n	800519a <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	2222      	movs	r2, #34	@ 0x22
 800501e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	2210      	movs	r2, #16
 8005026:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	2200      	movs	r2, #0
 800502e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	687a      	ldr	r2, [r7, #4]
 8005034:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	893a      	ldrh	r2, [r7, #8]
 800503a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	2200      	movs	r2, #0
 8005040:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005046:	b29b      	uxth	r3, r3
 8005048:	2bff      	cmp	r3, #255	@ 0xff
 800504a:	d90e      	bls.n	800506a <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	22ff      	movs	r2, #255	@ 0xff
 8005050:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005056:	b2da      	uxtb	r2, r3
 8005058:	8979      	ldrh	r1, [r7, #10]
 800505a:	4b52      	ldr	r3, [pc, #328]	@ (80051a4 <HAL_I2C_Master_Receive+0x1e4>)
 800505c:	9300      	str	r3, [sp, #0]
 800505e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005062:	68f8      	ldr	r0, [r7, #12]
 8005064:	f000 fb16 	bl	8005694 <I2C_TransferConfig>
 8005068:	e06d      	b.n	8005146 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800506e:	b29a      	uxth	r2, r3
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005078:	b2da      	uxtb	r2, r3
 800507a:	8979      	ldrh	r1, [r7, #10]
 800507c:	4b49      	ldr	r3, [pc, #292]	@ (80051a4 <HAL_I2C_Master_Receive+0x1e4>)
 800507e:	9300      	str	r3, [sp, #0]
 8005080:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005084:	68f8      	ldr	r0, [r7, #12]
 8005086:	f000 fb05 	bl	8005694 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 800508a:	e05c      	b.n	8005146 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800508c:	697a      	ldr	r2, [r7, #20]
 800508e:	6a39      	ldr	r1, [r7, #32]
 8005090:	68f8      	ldr	r0, [r7, #12]
 8005092:	f000 f993 	bl	80053bc <I2C_WaitOnRXNEFlagUntilTimeout>
 8005096:	4603      	mov	r3, r0
 8005098:	2b00      	cmp	r3, #0
 800509a:	d001      	beq.n	80050a0 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 800509c:	2301      	movs	r3, #1
 800509e:	e07c      	b.n	800519a <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050aa:	b2d2      	uxtb	r2, r2
 80050ac:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050b2:	1c5a      	adds	r2, r3, #1
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80050bc:	3b01      	subs	r3, #1
 80050be:	b29a      	uxth	r2, r3
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80050c8:	b29b      	uxth	r3, r3
 80050ca:	3b01      	subs	r3, #1
 80050cc:	b29a      	uxth	r2, r3
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80050d6:	b29b      	uxth	r3, r3
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d034      	beq.n	8005146 <HAL_I2C_Master_Receive+0x186>
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d130      	bne.n	8005146 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80050e4:	697b      	ldr	r3, [r7, #20]
 80050e6:	9300      	str	r3, [sp, #0]
 80050e8:	6a3b      	ldr	r3, [r7, #32]
 80050ea:	2200      	movs	r2, #0
 80050ec:	2180      	movs	r1, #128	@ 0x80
 80050ee:	68f8      	ldr	r0, [r7, #12]
 80050f0:	f000 f880 	bl	80051f4 <I2C_WaitOnFlagUntilTimeout>
 80050f4:	4603      	mov	r3, r0
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d001      	beq.n	80050fe <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 80050fa:	2301      	movs	r3, #1
 80050fc:	e04d      	b.n	800519a <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005102:	b29b      	uxth	r3, r3
 8005104:	2bff      	cmp	r3, #255	@ 0xff
 8005106:	d90e      	bls.n	8005126 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	22ff      	movs	r2, #255	@ 0xff
 800510c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005112:	b2da      	uxtb	r2, r3
 8005114:	8979      	ldrh	r1, [r7, #10]
 8005116:	2300      	movs	r3, #0
 8005118:	9300      	str	r3, [sp, #0]
 800511a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800511e:	68f8      	ldr	r0, [r7, #12]
 8005120:	f000 fab8 	bl	8005694 <I2C_TransferConfig>
 8005124:	e00f      	b.n	8005146 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800512a:	b29a      	uxth	r2, r3
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005134:	b2da      	uxtb	r2, r3
 8005136:	8979      	ldrh	r1, [r7, #10]
 8005138:	2300      	movs	r3, #0
 800513a:	9300      	str	r3, [sp, #0]
 800513c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005140:	68f8      	ldr	r0, [r7, #12]
 8005142:	f000 faa7 	bl	8005694 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800514a:	b29b      	uxth	r3, r3
 800514c:	2b00      	cmp	r3, #0
 800514e:	d19d      	bne.n	800508c <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005150:	697a      	ldr	r2, [r7, #20]
 8005152:	6a39      	ldr	r1, [r7, #32]
 8005154:	68f8      	ldr	r0, [r7, #12]
 8005156:	f000 f8ed 	bl	8005334 <I2C_WaitOnSTOPFlagUntilTimeout>
 800515a:	4603      	mov	r3, r0
 800515c:	2b00      	cmp	r3, #0
 800515e:	d001      	beq.n	8005164 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8005160:	2301      	movs	r3, #1
 8005162:	e01a      	b.n	800519a <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	2220      	movs	r2, #32
 800516a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	6859      	ldr	r1, [r3, #4]
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	681a      	ldr	r2, [r3, #0]
 8005176:	4b0c      	ldr	r3, [pc, #48]	@ (80051a8 <HAL_I2C_Master_Receive+0x1e8>)
 8005178:	400b      	ands	r3, r1
 800517a:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	2220      	movs	r2, #32
 8005180:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	2200      	movs	r2, #0
 8005188:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	2200      	movs	r2, #0
 8005190:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005194:	2300      	movs	r3, #0
 8005196:	e000      	b.n	800519a <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8005198:	2302      	movs	r3, #2
  }
}
 800519a:	4618      	mov	r0, r3
 800519c:	3718      	adds	r7, #24
 800519e:	46bd      	mov	sp, r7
 80051a0:	bd80      	pop	{r7, pc}
 80051a2:	bf00      	nop
 80051a4:	80002400 	.word	0x80002400
 80051a8:	fe00e800 	.word	0xfe00e800

080051ac <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80051ac:	b480      	push	{r7}
 80051ae:	b083      	sub	sp, #12
 80051b0:	af00      	add	r7, sp, #0
 80051b2:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	699b      	ldr	r3, [r3, #24]
 80051ba:	f003 0302 	and.w	r3, r3, #2
 80051be:	2b02      	cmp	r3, #2
 80051c0:	d103      	bne.n	80051ca <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	2200      	movs	r2, #0
 80051c8:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	699b      	ldr	r3, [r3, #24]
 80051d0:	f003 0301 	and.w	r3, r3, #1
 80051d4:	2b01      	cmp	r3, #1
 80051d6:	d007      	beq.n	80051e8 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	699a      	ldr	r2, [r3, #24]
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	f042 0201 	orr.w	r2, r2, #1
 80051e6:	619a      	str	r2, [r3, #24]
  }
}
 80051e8:	bf00      	nop
 80051ea:	370c      	adds	r7, #12
 80051ec:	46bd      	mov	sp, r7
 80051ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f2:	4770      	bx	lr

080051f4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80051f4:	b580      	push	{r7, lr}
 80051f6:	b084      	sub	sp, #16
 80051f8:	af00      	add	r7, sp, #0
 80051fa:	60f8      	str	r0, [r7, #12]
 80051fc:	60b9      	str	r1, [r7, #8]
 80051fe:	603b      	str	r3, [r7, #0]
 8005200:	4613      	mov	r3, r2
 8005202:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005204:	e03b      	b.n	800527e <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005206:	69ba      	ldr	r2, [r7, #24]
 8005208:	6839      	ldr	r1, [r7, #0]
 800520a:	68f8      	ldr	r0, [r7, #12]
 800520c:	f000 f962 	bl	80054d4 <I2C_IsErrorOccurred>
 8005210:	4603      	mov	r3, r0
 8005212:	2b00      	cmp	r3, #0
 8005214:	d001      	beq.n	800521a <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8005216:	2301      	movs	r3, #1
 8005218:	e041      	b.n	800529e <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800521a:	683b      	ldr	r3, [r7, #0]
 800521c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005220:	d02d      	beq.n	800527e <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005222:	f7fd fe25 	bl	8002e70 <HAL_GetTick>
 8005226:	4602      	mov	r2, r0
 8005228:	69bb      	ldr	r3, [r7, #24]
 800522a:	1ad3      	subs	r3, r2, r3
 800522c:	683a      	ldr	r2, [r7, #0]
 800522e:	429a      	cmp	r2, r3
 8005230:	d302      	bcc.n	8005238 <I2C_WaitOnFlagUntilTimeout+0x44>
 8005232:	683b      	ldr	r3, [r7, #0]
 8005234:	2b00      	cmp	r3, #0
 8005236:	d122      	bne.n	800527e <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	699a      	ldr	r2, [r3, #24]
 800523e:	68bb      	ldr	r3, [r7, #8]
 8005240:	4013      	ands	r3, r2
 8005242:	68ba      	ldr	r2, [r7, #8]
 8005244:	429a      	cmp	r2, r3
 8005246:	bf0c      	ite	eq
 8005248:	2301      	moveq	r3, #1
 800524a:	2300      	movne	r3, #0
 800524c:	b2db      	uxtb	r3, r3
 800524e:	461a      	mov	r2, r3
 8005250:	79fb      	ldrb	r3, [r7, #7]
 8005252:	429a      	cmp	r2, r3
 8005254:	d113      	bne.n	800527e <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800525a:	f043 0220 	orr.w	r2, r3, #32
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	2220      	movs	r2, #32
 8005266:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	2200      	movs	r2, #0
 800526e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	2200      	movs	r2, #0
 8005276:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800527a:	2301      	movs	r3, #1
 800527c:	e00f      	b.n	800529e <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	699a      	ldr	r2, [r3, #24]
 8005284:	68bb      	ldr	r3, [r7, #8]
 8005286:	4013      	ands	r3, r2
 8005288:	68ba      	ldr	r2, [r7, #8]
 800528a:	429a      	cmp	r2, r3
 800528c:	bf0c      	ite	eq
 800528e:	2301      	moveq	r3, #1
 8005290:	2300      	movne	r3, #0
 8005292:	b2db      	uxtb	r3, r3
 8005294:	461a      	mov	r2, r3
 8005296:	79fb      	ldrb	r3, [r7, #7]
 8005298:	429a      	cmp	r2, r3
 800529a:	d0b4      	beq.n	8005206 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800529c:	2300      	movs	r3, #0
}
 800529e:	4618      	mov	r0, r3
 80052a0:	3710      	adds	r7, #16
 80052a2:	46bd      	mov	sp, r7
 80052a4:	bd80      	pop	{r7, pc}

080052a6 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80052a6:	b580      	push	{r7, lr}
 80052a8:	b084      	sub	sp, #16
 80052aa:	af00      	add	r7, sp, #0
 80052ac:	60f8      	str	r0, [r7, #12]
 80052ae:	60b9      	str	r1, [r7, #8]
 80052b0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80052b2:	e033      	b.n	800531c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80052b4:	687a      	ldr	r2, [r7, #4]
 80052b6:	68b9      	ldr	r1, [r7, #8]
 80052b8:	68f8      	ldr	r0, [r7, #12]
 80052ba:	f000 f90b 	bl	80054d4 <I2C_IsErrorOccurred>
 80052be:	4603      	mov	r3, r0
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d001      	beq.n	80052c8 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80052c4:	2301      	movs	r3, #1
 80052c6:	e031      	b.n	800532c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80052c8:	68bb      	ldr	r3, [r7, #8]
 80052ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052ce:	d025      	beq.n	800531c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80052d0:	f7fd fdce 	bl	8002e70 <HAL_GetTick>
 80052d4:	4602      	mov	r2, r0
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	1ad3      	subs	r3, r2, r3
 80052da:	68ba      	ldr	r2, [r7, #8]
 80052dc:	429a      	cmp	r2, r3
 80052de:	d302      	bcc.n	80052e6 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80052e0:	68bb      	ldr	r3, [r7, #8]
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d11a      	bne.n	800531c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	699b      	ldr	r3, [r3, #24]
 80052ec:	f003 0302 	and.w	r3, r3, #2
 80052f0:	2b02      	cmp	r3, #2
 80052f2:	d013      	beq.n	800531c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052f8:	f043 0220 	orr.w	r2, r3, #32
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	2220      	movs	r2, #32
 8005304:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	2200      	movs	r2, #0
 800530c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	2200      	movs	r2, #0
 8005314:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005318:	2301      	movs	r3, #1
 800531a:	e007      	b.n	800532c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	699b      	ldr	r3, [r3, #24]
 8005322:	f003 0302 	and.w	r3, r3, #2
 8005326:	2b02      	cmp	r3, #2
 8005328:	d1c4      	bne.n	80052b4 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800532a:	2300      	movs	r3, #0
}
 800532c:	4618      	mov	r0, r3
 800532e:	3710      	adds	r7, #16
 8005330:	46bd      	mov	sp, r7
 8005332:	bd80      	pop	{r7, pc}

08005334 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005334:	b580      	push	{r7, lr}
 8005336:	b084      	sub	sp, #16
 8005338:	af00      	add	r7, sp, #0
 800533a:	60f8      	str	r0, [r7, #12]
 800533c:	60b9      	str	r1, [r7, #8]
 800533e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005340:	e02f      	b.n	80053a2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005342:	687a      	ldr	r2, [r7, #4]
 8005344:	68b9      	ldr	r1, [r7, #8]
 8005346:	68f8      	ldr	r0, [r7, #12]
 8005348:	f000 f8c4 	bl	80054d4 <I2C_IsErrorOccurred>
 800534c:	4603      	mov	r3, r0
 800534e:	2b00      	cmp	r3, #0
 8005350:	d001      	beq.n	8005356 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005352:	2301      	movs	r3, #1
 8005354:	e02d      	b.n	80053b2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005356:	f7fd fd8b 	bl	8002e70 <HAL_GetTick>
 800535a:	4602      	mov	r2, r0
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	1ad3      	subs	r3, r2, r3
 8005360:	68ba      	ldr	r2, [r7, #8]
 8005362:	429a      	cmp	r2, r3
 8005364:	d302      	bcc.n	800536c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8005366:	68bb      	ldr	r3, [r7, #8]
 8005368:	2b00      	cmp	r3, #0
 800536a:	d11a      	bne.n	80053a2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	699b      	ldr	r3, [r3, #24]
 8005372:	f003 0320 	and.w	r3, r3, #32
 8005376:	2b20      	cmp	r3, #32
 8005378:	d013      	beq.n	80053a2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800537e:	f043 0220 	orr.w	r2, r3, #32
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	2220      	movs	r2, #32
 800538a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	2200      	movs	r2, #0
 8005392:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	2200      	movs	r2, #0
 800539a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800539e:	2301      	movs	r3, #1
 80053a0:	e007      	b.n	80053b2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	699b      	ldr	r3, [r3, #24]
 80053a8:	f003 0320 	and.w	r3, r3, #32
 80053ac:	2b20      	cmp	r3, #32
 80053ae:	d1c8      	bne.n	8005342 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80053b0:	2300      	movs	r3, #0
}
 80053b2:	4618      	mov	r0, r3
 80053b4:	3710      	adds	r7, #16
 80053b6:	46bd      	mov	sp, r7
 80053b8:	bd80      	pop	{r7, pc}
	...

080053bc <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80053bc:	b580      	push	{r7, lr}
 80053be:	b086      	sub	sp, #24
 80053c0:	af00      	add	r7, sp, #0
 80053c2:	60f8      	str	r0, [r7, #12]
 80053c4:	60b9      	str	r1, [r7, #8]
 80053c6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80053c8:	2300      	movs	r3, #0
 80053ca:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 80053cc:	e071      	b.n	80054b2 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80053ce:	687a      	ldr	r2, [r7, #4]
 80053d0:	68b9      	ldr	r1, [r7, #8]
 80053d2:	68f8      	ldr	r0, [r7, #12]
 80053d4:	f000 f87e 	bl	80054d4 <I2C_IsErrorOccurred>
 80053d8:	4603      	mov	r3, r0
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d001      	beq.n	80053e2 <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 80053de:	2301      	movs	r3, #1
 80053e0:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	699b      	ldr	r3, [r3, #24]
 80053e8:	f003 0320 	and.w	r3, r3, #32
 80053ec:	2b20      	cmp	r3, #32
 80053ee:	d13b      	bne.n	8005468 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 80053f0:	7dfb      	ldrb	r3, [r7, #23]
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d138      	bne.n	8005468 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	699b      	ldr	r3, [r3, #24]
 80053fc:	f003 0304 	and.w	r3, r3, #4
 8005400:	2b04      	cmp	r3, #4
 8005402:	d105      	bne.n	8005410 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005408:	2b00      	cmp	r3, #0
 800540a:	d001      	beq.n	8005410 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 800540c:	2300      	movs	r3, #0
 800540e:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	699b      	ldr	r3, [r3, #24]
 8005416:	f003 0310 	and.w	r3, r3, #16
 800541a:	2b10      	cmp	r3, #16
 800541c:	d121      	bne.n	8005462 <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	2210      	movs	r2, #16
 8005424:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	2204      	movs	r2, #4
 800542a:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	2220      	movs	r2, #32
 8005432:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	6859      	ldr	r1, [r3, #4]
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	681a      	ldr	r2, [r3, #0]
 800543e:	4b24      	ldr	r3, [pc, #144]	@ (80054d0 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 8005440:	400b      	ands	r3, r1
 8005442:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	2220      	movs	r2, #32
 8005448:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	2200      	movs	r2, #0
 8005450:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	2200      	movs	r2, #0
 8005458:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 800545c:	2301      	movs	r3, #1
 800545e:	75fb      	strb	r3, [r7, #23]
 8005460:	e002      	b.n	8005468 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	2200      	movs	r2, #0
 8005466:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8005468:	f7fd fd02 	bl	8002e70 <HAL_GetTick>
 800546c:	4602      	mov	r2, r0
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	1ad3      	subs	r3, r2, r3
 8005472:	68ba      	ldr	r2, [r7, #8]
 8005474:	429a      	cmp	r2, r3
 8005476:	d302      	bcc.n	800547e <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 8005478:	68bb      	ldr	r3, [r7, #8]
 800547a:	2b00      	cmp	r3, #0
 800547c:	d119      	bne.n	80054b2 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 800547e:	7dfb      	ldrb	r3, [r7, #23]
 8005480:	2b00      	cmp	r3, #0
 8005482:	d116      	bne.n	80054b2 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	699b      	ldr	r3, [r3, #24]
 800548a:	f003 0304 	and.w	r3, r3, #4
 800548e:	2b04      	cmp	r3, #4
 8005490:	d00f      	beq.n	80054b2 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005496:	f043 0220 	orr.w	r2, r3, #32
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	2220      	movs	r2, #32
 80054a2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	2200      	movs	r2, #0
 80054aa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 80054ae:	2301      	movs	r3, #1
 80054b0:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	699b      	ldr	r3, [r3, #24]
 80054b8:	f003 0304 	and.w	r3, r3, #4
 80054bc:	2b04      	cmp	r3, #4
 80054be:	d002      	beq.n	80054c6 <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 80054c0:	7dfb      	ldrb	r3, [r7, #23]
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d083      	beq.n	80053ce <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 80054c6:	7dfb      	ldrb	r3, [r7, #23]
}
 80054c8:	4618      	mov	r0, r3
 80054ca:	3718      	adds	r7, #24
 80054cc:	46bd      	mov	sp, r7
 80054ce:	bd80      	pop	{r7, pc}
 80054d0:	fe00e800 	.word	0xfe00e800

080054d4 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80054d4:	b580      	push	{r7, lr}
 80054d6:	b08a      	sub	sp, #40	@ 0x28
 80054d8:	af00      	add	r7, sp, #0
 80054da:	60f8      	str	r0, [r7, #12]
 80054dc:	60b9      	str	r1, [r7, #8]
 80054de:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80054e0:	2300      	movs	r3, #0
 80054e2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	699b      	ldr	r3, [r3, #24]
 80054ec:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80054ee:	2300      	movs	r3, #0
 80054f0:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80054f6:	69bb      	ldr	r3, [r7, #24]
 80054f8:	f003 0310 	and.w	r3, r3, #16
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d068      	beq.n	80055d2 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	2210      	movs	r2, #16
 8005506:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005508:	e049      	b.n	800559e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800550a:	68bb      	ldr	r3, [r7, #8]
 800550c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005510:	d045      	beq.n	800559e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005512:	f7fd fcad 	bl	8002e70 <HAL_GetTick>
 8005516:	4602      	mov	r2, r0
 8005518:	69fb      	ldr	r3, [r7, #28]
 800551a:	1ad3      	subs	r3, r2, r3
 800551c:	68ba      	ldr	r2, [r7, #8]
 800551e:	429a      	cmp	r2, r3
 8005520:	d302      	bcc.n	8005528 <I2C_IsErrorOccurred+0x54>
 8005522:	68bb      	ldr	r3, [r7, #8]
 8005524:	2b00      	cmp	r3, #0
 8005526:	d13a      	bne.n	800559e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	685b      	ldr	r3, [r3, #4]
 800552e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005532:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800553a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	699b      	ldr	r3, [r3, #24]
 8005542:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005546:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800554a:	d121      	bne.n	8005590 <I2C_IsErrorOccurred+0xbc>
 800554c:	697b      	ldr	r3, [r7, #20]
 800554e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005552:	d01d      	beq.n	8005590 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8005554:	7cfb      	ldrb	r3, [r7, #19]
 8005556:	2b20      	cmp	r3, #32
 8005558:	d01a      	beq.n	8005590 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	685a      	ldr	r2, [r3, #4]
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005568:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800556a:	f7fd fc81 	bl	8002e70 <HAL_GetTick>
 800556e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005570:	e00e      	b.n	8005590 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8005572:	f7fd fc7d 	bl	8002e70 <HAL_GetTick>
 8005576:	4602      	mov	r2, r0
 8005578:	69fb      	ldr	r3, [r7, #28]
 800557a:	1ad3      	subs	r3, r2, r3
 800557c:	2b19      	cmp	r3, #25
 800557e:	d907      	bls.n	8005590 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8005580:	6a3b      	ldr	r3, [r7, #32]
 8005582:	f043 0320 	orr.w	r3, r3, #32
 8005586:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8005588:	2301      	movs	r3, #1
 800558a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800558e:	e006      	b.n	800559e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	699b      	ldr	r3, [r3, #24]
 8005596:	f003 0320 	and.w	r3, r3, #32
 800559a:	2b20      	cmp	r3, #32
 800559c:	d1e9      	bne.n	8005572 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	699b      	ldr	r3, [r3, #24]
 80055a4:	f003 0320 	and.w	r3, r3, #32
 80055a8:	2b20      	cmp	r3, #32
 80055aa:	d003      	beq.n	80055b4 <I2C_IsErrorOccurred+0xe0>
 80055ac:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d0aa      	beq.n	800550a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80055b4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d103      	bne.n	80055c4 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	2220      	movs	r2, #32
 80055c2:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80055c4:	6a3b      	ldr	r3, [r7, #32]
 80055c6:	f043 0304 	orr.w	r3, r3, #4
 80055ca:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80055cc:	2301      	movs	r3, #1
 80055ce:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	699b      	ldr	r3, [r3, #24]
 80055d8:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80055da:	69bb      	ldr	r3, [r7, #24]
 80055dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d00b      	beq.n	80055fc <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80055e4:	6a3b      	ldr	r3, [r7, #32]
 80055e6:	f043 0301 	orr.w	r3, r3, #1
 80055ea:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80055f4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80055f6:	2301      	movs	r3, #1
 80055f8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80055fc:	69bb      	ldr	r3, [r7, #24]
 80055fe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005602:	2b00      	cmp	r3, #0
 8005604:	d00b      	beq.n	800561e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8005606:	6a3b      	ldr	r3, [r7, #32]
 8005608:	f043 0308 	orr.w	r3, r3, #8
 800560c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005616:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005618:	2301      	movs	r3, #1
 800561a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800561e:	69bb      	ldr	r3, [r7, #24]
 8005620:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005624:	2b00      	cmp	r3, #0
 8005626:	d00b      	beq.n	8005640 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8005628:	6a3b      	ldr	r3, [r7, #32]
 800562a:	f043 0302 	orr.w	r3, r3, #2
 800562e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005638:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800563a:	2301      	movs	r3, #1
 800563c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8005640:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005644:	2b00      	cmp	r3, #0
 8005646:	d01c      	beq.n	8005682 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005648:	68f8      	ldr	r0, [r7, #12]
 800564a:	f7ff fdaf 	bl	80051ac <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	6859      	ldr	r1, [r3, #4]
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	681a      	ldr	r2, [r3, #0]
 8005658:	4b0d      	ldr	r3, [pc, #52]	@ (8005690 <I2C_IsErrorOccurred+0x1bc>)
 800565a:	400b      	ands	r3, r1
 800565c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005662:	6a3b      	ldr	r3, [r7, #32]
 8005664:	431a      	orrs	r2, r3
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	2220      	movs	r2, #32
 800566e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	2200      	movs	r2, #0
 8005676:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	2200      	movs	r2, #0
 800567e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8005682:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8005686:	4618      	mov	r0, r3
 8005688:	3728      	adds	r7, #40	@ 0x28
 800568a:	46bd      	mov	sp, r7
 800568c:	bd80      	pop	{r7, pc}
 800568e:	bf00      	nop
 8005690:	fe00e800 	.word	0xfe00e800

08005694 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8005694:	b480      	push	{r7}
 8005696:	b087      	sub	sp, #28
 8005698:	af00      	add	r7, sp, #0
 800569a:	60f8      	str	r0, [r7, #12]
 800569c:	607b      	str	r3, [r7, #4]
 800569e:	460b      	mov	r3, r1
 80056a0:	817b      	strh	r3, [r7, #10]
 80056a2:	4613      	mov	r3, r2
 80056a4:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80056a6:	897b      	ldrh	r3, [r7, #10]
 80056a8:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80056ac:	7a7b      	ldrb	r3, [r7, #9]
 80056ae:	041b      	lsls	r3, r3, #16
 80056b0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80056b4:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80056ba:	6a3b      	ldr	r3, [r7, #32]
 80056bc:	4313      	orrs	r3, r2
 80056be:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80056c2:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	685a      	ldr	r2, [r3, #4]
 80056ca:	6a3b      	ldr	r3, [r7, #32]
 80056cc:	0d5b      	lsrs	r3, r3, #21
 80056ce:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80056d2:	4b08      	ldr	r3, [pc, #32]	@ (80056f4 <I2C_TransferConfig+0x60>)
 80056d4:	430b      	orrs	r3, r1
 80056d6:	43db      	mvns	r3, r3
 80056d8:	ea02 0103 	and.w	r1, r2, r3
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	697a      	ldr	r2, [r7, #20]
 80056e2:	430a      	orrs	r2, r1
 80056e4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80056e6:	bf00      	nop
 80056e8:	371c      	adds	r7, #28
 80056ea:	46bd      	mov	sp, r7
 80056ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056f0:	4770      	bx	lr
 80056f2:	bf00      	nop
 80056f4:	03ff63ff 	.word	0x03ff63ff

080056f8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80056f8:	b480      	push	{r7}
 80056fa:	b083      	sub	sp, #12
 80056fc:	af00      	add	r7, sp, #0
 80056fe:	6078      	str	r0, [r7, #4]
 8005700:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005708:	b2db      	uxtb	r3, r3
 800570a:	2b20      	cmp	r3, #32
 800570c:	d138      	bne.n	8005780 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005714:	2b01      	cmp	r3, #1
 8005716:	d101      	bne.n	800571c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8005718:	2302      	movs	r3, #2
 800571a:	e032      	b.n	8005782 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	2201      	movs	r2, #1
 8005720:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	2224      	movs	r2, #36	@ 0x24
 8005728:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	681a      	ldr	r2, [r3, #0]
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	f022 0201 	bic.w	r2, r2, #1
 800573a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	681a      	ldr	r2, [r3, #0]
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800574a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	6819      	ldr	r1, [r3, #0]
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	683a      	ldr	r2, [r7, #0]
 8005758:	430a      	orrs	r2, r1
 800575a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	681a      	ldr	r2, [r3, #0]
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	f042 0201 	orr.w	r2, r2, #1
 800576a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	2220      	movs	r2, #32
 8005770:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	2200      	movs	r2, #0
 8005778:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800577c:	2300      	movs	r3, #0
 800577e:	e000      	b.n	8005782 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005780:	2302      	movs	r3, #2
  }
}
 8005782:	4618      	mov	r0, r3
 8005784:	370c      	adds	r7, #12
 8005786:	46bd      	mov	sp, r7
 8005788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800578c:	4770      	bx	lr

0800578e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800578e:	b480      	push	{r7}
 8005790:	b085      	sub	sp, #20
 8005792:	af00      	add	r7, sp, #0
 8005794:	6078      	str	r0, [r7, #4]
 8005796:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800579e:	b2db      	uxtb	r3, r3
 80057a0:	2b20      	cmp	r3, #32
 80057a2:	d139      	bne.n	8005818 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80057aa:	2b01      	cmp	r3, #1
 80057ac:	d101      	bne.n	80057b2 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80057ae:	2302      	movs	r3, #2
 80057b0:	e033      	b.n	800581a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	2201      	movs	r2, #1
 80057b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	2224      	movs	r2, #36	@ 0x24
 80057be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	681a      	ldr	r2, [r3, #0]
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	f022 0201 	bic.w	r2, r2, #1
 80057d0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80057e0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80057e2:	683b      	ldr	r3, [r7, #0]
 80057e4:	021b      	lsls	r3, r3, #8
 80057e6:	68fa      	ldr	r2, [r7, #12]
 80057e8:	4313      	orrs	r3, r2
 80057ea:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	68fa      	ldr	r2, [r7, #12]
 80057f2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	681a      	ldr	r2, [r3, #0]
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	f042 0201 	orr.w	r2, r2, #1
 8005802:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	2220      	movs	r2, #32
 8005808:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	2200      	movs	r2, #0
 8005810:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005814:	2300      	movs	r3, #0
 8005816:	e000      	b.n	800581a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8005818:	2302      	movs	r3, #2
  }
}
 800581a:	4618      	mov	r0, r3
 800581c:	3714      	adds	r7, #20
 800581e:	46bd      	mov	sp, r7
 8005820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005824:	4770      	bx	lr
	...

08005828 <HAL_ICACHE_ConfigAssociativityMode>:
  *            @arg ICACHE_1WAY   1-way cache (direct mapped cache)
  *            @arg ICACHE_2WAYS  2-ways set associative cache (default)
  * @retval HAL status (HAL_OK/HAL_ERROR)
  */
HAL_StatusTypeDef HAL_ICACHE_ConfigAssociativityMode(uint32_t AssociativityMode)
{
 8005828:	b480      	push	{r7}
 800582a:	b085      	sub	sp, #20
 800582c:	af00      	add	r7, sp, #0
 800582e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005830:	2300      	movs	r3, #0
 8005832:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_ICACHE_ASSOCIATIVITY_MODE(AssociativityMode));

  /* Check cache is not enabled */
  if (READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U)
 8005834:	4b0b      	ldr	r3, [pc, #44]	@ (8005864 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	f003 0301 	and.w	r3, r3, #1
 800583c:	2b00      	cmp	r3, #0
 800583e:	d002      	beq.n	8005846 <HAL_ICACHE_ConfigAssociativityMode+0x1e>
  {
    status = HAL_ERROR;
 8005840:	2301      	movs	r3, #1
 8005842:	73fb      	strb	r3, [r7, #15]
 8005844:	e007      	b.n	8005856 <HAL_ICACHE_ConfigAssociativityMode+0x2e>
  }
  else
  {
    MODIFY_REG(ICACHE->CR, ICACHE_CR_WAYSEL, AssociativityMode);
 8005846:	4b07      	ldr	r3, [pc, #28]	@ (8005864 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	f023 0204 	bic.w	r2, r3, #4
 800584e:	4905      	ldr	r1, [pc, #20]	@ (8005864 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	4313      	orrs	r3, r2
 8005854:	600b      	str	r3, [r1, #0]
  }

  return status;
 8005856:	7bfb      	ldrb	r3, [r7, #15]
}
 8005858:	4618      	mov	r0, r3
 800585a:	3714      	adds	r7, #20
 800585c:	46bd      	mov	sp, r7
 800585e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005862:	4770      	bx	lr
 8005864:	40030400 	.word	0x40030400

08005868 <HAL_ICACHE_Enable>:
  *         cache operation. The Instruction Cache is bypassed until the
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
 8005868:	b480      	push	{r7}
 800586a:	af00      	add	r7, sp, #0
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 800586c:	4b05      	ldr	r3, [pc, #20]	@ (8005884 <HAL_ICACHE_Enable+0x1c>)
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	4a04      	ldr	r2, [pc, #16]	@ (8005884 <HAL_ICACHE_Enable+0x1c>)
 8005872:	f043 0301 	orr.w	r3, r3, #1
 8005876:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8005878:	2300      	movs	r3, #0
}
 800587a:	4618      	mov	r0, r3
 800587c:	46bd      	mov	sp, r7
 800587e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005882:	4770      	bx	lr
 8005884:	40030400 	.word	0x40030400

08005888 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pOscInitStruct)
{
 8005888:	b580      	push	{r7, lr}
 800588a:	b088      	sub	sp, #32
 800588c:	af00      	add	r7, sp, #0
 800588e:	6078      	str	r0, [r7, #4]
  uint32_t temp_pllckselr;
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pOscInitStruct == NULL)
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	2b00      	cmp	r3, #0
 8005894:	d102      	bne.n	800589c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8005896:	2301      	movs	r3, #1
 8005898:	f000 bc28 	b.w	80060ec <HAL_RCC_OscConfig+0x864>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pOscInitStruct->OscillatorType));
  temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800589c:	4b94      	ldr	r3, [pc, #592]	@ (8005af0 <HAL_RCC_OscConfig+0x268>)
 800589e:	69db      	ldr	r3, [r3, #28]
 80058a0:	f003 0318 	and.w	r3, r3, #24
 80058a4:	61fb      	str	r3, [r7, #28]
  temp_pllckselr = __HAL_RCC_GET_PLL1_OSCSOURCE();
 80058a6:	4b92      	ldr	r3, [pc, #584]	@ (8005af0 <HAL_RCC_OscConfig+0x268>)
 80058a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058aa:	f003 0303 	and.w	r3, r3, #3
 80058ae:	61bb      	str	r3, [r7, #24]

  /*----------------------------- CSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	f003 0310 	and.w	r3, r3, #16
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d05b      	beq.n	8005974 <HAL_RCC_OscConfig+0xec>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(pOscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(pOscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_CSI) ||
 80058bc:	69fb      	ldr	r3, [r7, #28]
 80058be:	2b08      	cmp	r3, #8
 80058c0:	d005      	beq.n	80058ce <HAL_RCC_OscConfig+0x46>
 80058c2:	69fb      	ldr	r3, [r7, #28]
 80058c4:	2b18      	cmp	r3, #24
 80058c6:	d114      	bne.n	80058f2 <HAL_RCC_OscConfig+0x6a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_CSI)))
 80058c8:	69bb      	ldr	r3, [r7, #24]
 80058ca:	2b02      	cmp	r3, #2
 80058cc:	d111      	bne.n	80058f2 <HAL_RCC_OscConfig+0x6a>
    {
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	69db      	ldr	r3, [r3, #28]
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d102      	bne.n	80058dc <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 80058d6:	2301      	movs	r3, #1
 80058d8:	f000 bc08 	b.w	80060ec <HAL_RCC_OscConfig+0x864>

      /* Otherwise, just the calibration and CSI is allowed */
      else
      {
        /* Adjusts the Internal Low-power oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 80058dc:	4b84      	ldr	r3, [pc, #528]	@ (8005af0 <HAL_RCC_OscConfig+0x268>)
 80058de:	699b      	ldr	r3, [r3, #24]
 80058e0:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	6a1b      	ldr	r3, [r3, #32]
 80058e8:	041b      	lsls	r3, r3, #16
 80058ea:	4981      	ldr	r1, [pc, #516]	@ (8005af0 <HAL_RCC_OscConfig+0x268>)
 80058ec:	4313      	orrs	r3, r2
 80058ee:	618b      	str	r3, [r1, #24]
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 80058f0:	e040      	b.n	8005974 <HAL_RCC_OscConfig+0xec>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((pOscInitStruct->CSIState) != RCC_CSI_OFF)
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	69db      	ldr	r3, [r3, #28]
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d023      	beq.n	8005942 <HAL_RCC_OscConfig+0xba>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80058fa:	4b7d      	ldr	r3, [pc, #500]	@ (8005af0 <HAL_RCC_OscConfig+0x268>)
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	4a7c      	ldr	r2, [pc, #496]	@ (8005af0 <HAL_RCC_OscConfig+0x268>)
 8005900:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005904:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005906:	f7fd fab3 	bl	8002e70 <HAL_GetTick>
 800590a:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 800590c:	e008      	b.n	8005920 <HAL_RCC_OscConfig+0x98>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 800590e:	f7fd faaf 	bl	8002e70 <HAL_GetTick>
 8005912:	4602      	mov	r2, r0
 8005914:	697b      	ldr	r3, [r7, #20]
 8005916:	1ad3      	subs	r3, r2, r3
 8005918:	2b02      	cmp	r3, #2
 800591a:	d901      	bls.n	8005920 <HAL_RCC_OscConfig+0x98>
          {
            return HAL_TIMEOUT;
 800591c:	2303      	movs	r3, #3
 800591e:	e3e5      	b.n	80060ec <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8005920:	4b73      	ldr	r3, [pc, #460]	@ (8005af0 <HAL_RCC_OscConfig+0x268>)
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005928:	2b00      	cmp	r3, #0
 800592a:	d0f0      	beq.n	800590e <HAL_RCC_OscConfig+0x86>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 800592c:	4b70      	ldr	r3, [pc, #448]	@ (8005af0 <HAL_RCC_OscConfig+0x268>)
 800592e:	699b      	ldr	r3, [r3, #24]
 8005930:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	6a1b      	ldr	r3, [r3, #32]
 8005938:	041b      	lsls	r3, r3, #16
 800593a:	496d      	ldr	r1, [pc, #436]	@ (8005af0 <HAL_RCC_OscConfig+0x268>)
 800593c:	4313      	orrs	r3, r2
 800593e:	618b      	str	r3, [r1, #24]
 8005940:	e018      	b.n	8005974 <HAL_RCC_OscConfig+0xec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8005942:	4b6b      	ldr	r3, [pc, #428]	@ (8005af0 <HAL_RCC_OscConfig+0x268>)
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	4a6a      	ldr	r2, [pc, #424]	@ (8005af0 <HAL_RCC_OscConfig+0x268>)
 8005948:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800594c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800594e:	f7fd fa8f 	bl	8002e70 <HAL_GetTick>
 8005952:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8005954:	e008      	b.n	8005968 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 8005956:	f7fd fa8b 	bl	8002e70 <HAL_GetTick>
 800595a:	4602      	mov	r2, r0
 800595c:	697b      	ldr	r3, [r7, #20]
 800595e:	1ad3      	subs	r3, r2, r3
 8005960:	2b02      	cmp	r3, #2
 8005962:	d901      	bls.n	8005968 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 8005964:	2303      	movs	r3, #3
 8005966:	e3c1      	b.n	80060ec <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8005968:	4b61      	ldr	r3, [pc, #388]	@ (8005af0 <HAL_RCC_OscConfig+0x268>)
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005970:	2b00      	cmp	r3, #0
 8005972:	d1f0      	bne.n	8005956 <HAL_RCC_OscConfig+0xce>
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	f003 0301 	and.w	r3, r3, #1
 800597c:	2b00      	cmp	r3, #0
 800597e:	f000 80a0 	beq.w	8005ac2 <HAL_RCC_OscConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pOscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8005982:	69fb      	ldr	r3, [r7, #28]
 8005984:	2b10      	cmp	r3, #16
 8005986:	d005      	beq.n	8005994 <HAL_RCC_OscConfig+0x10c>
 8005988:	69fb      	ldr	r3, [r7, #28]
 800598a:	2b18      	cmp	r3, #24
 800598c:	d109      	bne.n	80059a2 <HAL_RCC_OscConfig+0x11a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSE)))
 800598e:	69bb      	ldr	r3, [r7, #24]
 8005990:	2b03      	cmp	r3, #3
 8005992:	d106      	bne.n	80059a2 <HAL_RCC_OscConfig+0x11a>
    {
      if (pOscInitStruct->HSEState == RCC_HSE_OFF)
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	685b      	ldr	r3, [r3, #4]
 8005998:	2b00      	cmp	r3, #0
 800599a:	f040 8092 	bne.w	8005ac2 <HAL_RCC_OscConfig+0x23a>
      {
        return HAL_ERROR;
 800599e:	2301      	movs	r3, #1
 80059a0:	e3a4      	b.n	80060ec <HAL_RCC_OscConfig+0x864>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pOscInitStruct->HSEState);
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	685b      	ldr	r3, [r3, #4]
 80059a6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80059aa:	d106      	bne.n	80059ba <HAL_RCC_OscConfig+0x132>
 80059ac:	4b50      	ldr	r3, [pc, #320]	@ (8005af0 <HAL_RCC_OscConfig+0x268>)
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	4a4f      	ldr	r2, [pc, #316]	@ (8005af0 <HAL_RCC_OscConfig+0x268>)
 80059b2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80059b6:	6013      	str	r3, [r2, #0]
 80059b8:	e058      	b.n	8005a6c <HAL_RCC_OscConfig+0x1e4>
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	685b      	ldr	r3, [r3, #4]
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d112      	bne.n	80059e8 <HAL_RCC_OscConfig+0x160>
 80059c2:	4b4b      	ldr	r3, [pc, #300]	@ (8005af0 <HAL_RCC_OscConfig+0x268>)
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	4a4a      	ldr	r2, [pc, #296]	@ (8005af0 <HAL_RCC_OscConfig+0x268>)
 80059c8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80059cc:	6013      	str	r3, [r2, #0]
 80059ce:	4b48      	ldr	r3, [pc, #288]	@ (8005af0 <HAL_RCC_OscConfig+0x268>)
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	4a47      	ldr	r2, [pc, #284]	@ (8005af0 <HAL_RCC_OscConfig+0x268>)
 80059d4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80059d8:	6013      	str	r3, [r2, #0]
 80059da:	4b45      	ldr	r3, [pc, #276]	@ (8005af0 <HAL_RCC_OscConfig+0x268>)
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	4a44      	ldr	r2, [pc, #272]	@ (8005af0 <HAL_RCC_OscConfig+0x268>)
 80059e0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80059e4:	6013      	str	r3, [r2, #0]
 80059e6:	e041      	b.n	8005a6c <HAL_RCC_OscConfig+0x1e4>
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	685b      	ldr	r3, [r3, #4]
 80059ec:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80059f0:	d112      	bne.n	8005a18 <HAL_RCC_OscConfig+0x190>
 80059f2:	4b3f      	ldr	r3, [pc, #252]	@ (8005af0 <HAL_RCC_OscConfig+0x268>)
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	4a3e      	ldr	r2, [pc, #248]	@ (8005af0 <HAL_RCC_OscConfig+0x268>)
 80059f8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80059fc:	6013      	str	r3, [r2, #0]
 80059fe:	4b3c      	ldr	r3, [pc, #240]	@ (8005af0 <HAL_RCC_OscConfig+0x268>)
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	4a3b      	ldr	r2, [pc, #236]	@ (8005af0 <HAL_RCC_OscConfig+0x268>)
 8005a04:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8005a08:	6013      	str	r3, [r2, #0]
 8005a0a:	4b39      	ldr	r3, [pc, #228]	@ (8005af0 <HAL_RCC_OscConfig+0x268>)
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	4a38      	ldr	r2, [pc, #224]	@ (8005af0 <HAL_RCC_OscConfig+0x268>)
 8005a10:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005a14:	6013      	str	r3, [r2, #0]
 8005a16:	e029      	b.n	8005a6c <HAL_RCC_OscConfig+0x1e4>
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	685b      	ldr	r3, [r3, #4]
 8005a1c:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 8005a20:	d112      	bne.n	8005a48 <HAL_RCC_OscConfig+0x1c0>
 8005a22:	4b33      	ldr	r3, [pc, #204]	@ (8005af0 <HAL_RCC_OscConfig+0x268>)
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	4a32      	ldr	r2, [pc, #200]	@ (8005af0 <HAL_RCC_OscConfig+0x268>)
 8005a28:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005a2c:	6013      	str	r3, [r2, #0]
 8005a2e:	4b30      	ldr	r3, [pc, #192]	@ (8005af0 <HAL_RCC_OscConfig+0x268>)
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	4a2f      	ldr	r2, [pc, #188]	@ (8005af0 <HAL_RCC_OscConfig+0x268>)
 8005a34:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005a38:	6013      	str	r3, [r2, #0]
 8005a3a:	4b2d      	ldr	r3, [pc, #180]	@ (8005af0 <HAL_RCC_OscConfig+0x268>)
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	4a2c      	ldr	r2, [pc, #176]	@ (8005af0 <HAL_RCC_OscConfig+0x268>)
 8005a40:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005a44:	6013      	str	r3, [r2, #0]
 8005a46:	e011      	b.n	8005a6c <HAL_RCC_OscConfig+0x1e4>
 8005a48:	4b29      	ldr	r3, [pc, #164]	@ (8005af0 <HAL_RCC_OscConfig+0x268>)
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	4a28      	ldr	r2, [pc, #160]	@ (8005af0 <HAL_RCC_OscConfig+0x268>)
 8005a4e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005a52:	6013      	str	r3, [r2, #0]
 8005a54:	4b26      	ldr	r3, [pc, #152]	@ (8005af0 <HAL_RCC_OscConfig+0x268>)
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	4a25      	ldr	r2, [pc, #148]	@ (8005af0 <HAL_RCC_OscConfig+0x268>)
 8005a5a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005a5e:	6013      	str	r3, [r2, #0]
 8005a60:	4b23      	ldr	r3, [pc, #140]	@ (8005af0 <HAL_RCC_OscConfig+0x268>)
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	4a22      	ldr	r2, [pc, #136]	@ (8005af0 <HAL_RCC_OscConfig+0x268>)
 8005a66:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8005a6a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pOscInitStruct->HSEState != RCC_HSE_OFF)
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	685b      	ldr	r3, [r3, #4]
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d013      	beq.n	8005a9c <HAL_RCC_OscConfig+0x214>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a74:	f7fd f9fc 	bl	8002e70 <HAL_GetTick>
 8005a78:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005a7a:	e008      	b.n	8005a8e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8005a7c:	f7fd f9f8 	bl	8002e70 <HAL_GetTick>
 8005a80:	4602      	mov	r2, r0
 8005a82:	697b      	ldr	r3, [r7, #20]
 8005a84:	1ad3      	subs	r3, r2, r3
 8005a86:	2b64      	cmp	r3, #100	@ 0x64
 8005a88:	d901      	bls.n	8005a8e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8005a8a:	2303      	movs	r3, #3
 8005a8c:	e32e      	b.n	80060ec <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005a8e:	4b18      	ldr	r3, [pc, #96]	@ (8005af0 <HAL_RCC_OscConfig+0x268>)
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d0f0      	beq.n	8005a7c <HAL_RCC_OscConfig+0x1f4>
 8005a9a:	e012      	b.n	8005ac2 <HAL_RCC_OscConfig+0x23a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a9c:	f7fd f9e8 	bl	8002e70 <HAL_GetTick>
 8005aa0:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005aa2:	e008      	b.n	8005ab6 <HAL_RCC_OscConfig+0x22e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8005aa4:	f7fd f9e4 	bl	8002e70 <HAL_GetTick>
 8005aa8:	4602      	mov	r2, r0
 8005aaa:	697b      	ldr	r3, [r7, #20]
 8005aac:	1ad3      	subs	r3, r2, r3
 8005aae:	2b64      	cmp	r3, #100	@ 0x64
 8005ab0:	d901      	bls.n	8005ab6 <HAL_RCC_OscConfig+0x22e>
          {
            return HAL_TIMEOUT;
 8005ab2:	2303      	movs	r3, #3
 8005ab4:	e31a      	b.n	80060ec <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005ab6:	4b0e      	ldr	r3, [pc, #56]	@ (8005af0 <HAL_RCC_OscConfig+0x268>)
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d1f0      	bne.n	8005aa4 <HAL_RCC_OscConfig+0x21c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	f003 0302 	and.w	r3, r3, #2
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	f000 809a 	beq.w	8005c04 <HAL_RCC_OscConfig+0x37c>
    assert_param(IS_RCC_HSI(pOscInitStruct->HSIState));
    assert_param(IS_RCC_HSIDIV(pOscInitStruct->HSIDiv));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pOscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8005ad0:	69fb      	ldr	r3, [r7, #28]
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d005      	beq.n	8005ae2 <HAL_RCC_OscConfig+0x25a>
 8005ad6:	69fb      	ldr	r3, [r7, #28]
 8005ad8:	2b18      	cmp	r3, #24
 8005ada:	d149      	bne.n	8005b70 <HAL_RCC_OscConfig+0x2e8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSI)))
 8005adc:	69bb      	ldr	r3, [r7, #24]
 8005ade:	2b01      	cmp	r3, #1
 8005ae0:	d146      	bne.n	8005b70 <HAL_RCC_OscConfig+0x2e8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	68db      	ldr	r3, [r3, #12]
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d104      	bne.n	8005af4 <HAL_RCC_OscConfig+0x26c>
      {
        return HAL_ERROR;
 8005aea:	2301      	movs	r3, #1
 8005aec:	e2fe      	b.n	80060ec <HAL_RCC_OscConfig+0x864>
 8005aee:	bf00      	nop
 8005af0:	44020c00 	.word	0x44020c00
      /* Otherwise, HSI calibration and division may be allowed */
      else
      {

        /* HSI division is allowed if HSI is used as system clock */
        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005af4:	69fb      	ldr	r3, [r7, #28]
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d11c      	bne.n	8005b34 <HAL_RCC_OscConfig+0x2ac>
        {
          if (__HAL_RCC_GET_HSI_DIVIDER() != (pOscInitStruct->HSIDiv))
 8005afa:	4b9a      	ldr	r3, [pc, #616]	@ (8005d64 <HAL_RCC_OscConfig+0x4dc>)
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	f003 0218 	and.w	r2, r3, #24
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	691b      	ldr	r3, [r3, #16]
 8005b06:	429a      	cmp	r2, r3
 8005b08:	d014      	beq.n	8005b34 <HAL_RCC_OscConfig+0x2ac>
          {
            /* Adjust the HSI division factor */
            __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 8005b0a:	4b96      	ldr	r3, [pc, #600]	@ (8005d64 <HAL_RCC_OscConfig+0x4dc>)
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	f023 0218 	bic.w	r2, r3, #24
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	691b      	ldr	r3, [r3, #16]
 8005b16:	4993      	ldr	r1, [pc, #588]	@ (8005d64 <HAL_RCC_OscConfig+0x4dc>)
 8005b18:	4313      	orrs	r3, r2
 8005b1a:	600b      	str	r3, [r1, #0]

            /* Update the SystemCoreClock global variable with new HSI value  */
            (void) HAL_RCC_GetHCLKFreq();
 8005b1c:	f000 fdd0 	bl	80066c0 <HAL_RCC_GetHCLKFreq>

            /* Configure the source of time base considering new system clocks settings*/
            if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8005b20:	4b91      	ldr	r3, [pc, #580]	@ (8005d68 <HAL_RCC_OscConfig+0x4e0>)
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	4618      	mov	r0, r3
 8005b26:	f7fd f919 	bl	8002d5c <HAL_InitTick>
 8005b2a:	4603      	mov	r3, r0
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d001      	beq.n	8005b34 <HAL_RCC_OscConfig+0x2ac>
            {
              return HAL_ERROR;
 8005b30:	2301      	movs	r3, #1
 8005b32:	e2db      	b.n	80060ec <HAL_RCC_OscConfig+0x864>
            }
          }
        }

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b34:	f7fd f99c 	bl	8002e70 <HAL_GetTick>
 8005b38:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005b3a:	e008      	b.n	8005b4e <HAL_RCC_OscConfig+0x2c6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8005b3c:	f7fd f998 	bl	8002e70 <HAL_GetTick>
 8005b40:	4602      	mov	r2, r0
 8005b42:	697b      	ldr	r3, [r7, #20]
 8005b44:	1ad3      	subs	r3, r2, r3
 8005b46:	2b02      	cmp	r3, #2
 8005b48:	d901      	bls.n	8005b4e <HAL_RCC_OscConfig+0x2c6>
          {
            return HAL_TIMEOUT;
 8005b4a:	2303      	movs	r3, #3
 8005b4c:	e2ce      	b.n	80060ec <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005b4e:	4b85      	ldr	r3, [pc, #532]	@ (8005d64 <HAL_RCC_OscConfig+0x4dc>)
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	f003 0302 	and.w	r3, r3, #2
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d0f0      	beq.n	8005b3c <HAL_RCC_OscConfig+0x2b4>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 8005b5a:	4b82      	ldr	r3, [pc, #520]	@ (8005d64 <HAL_RCC_OscConfig+0x4dc>)
 8005b5c:	691b      	ldr	r3, [r3, #16]
 8005b5e:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	695b      	ldr	r3, [r3, #20]
 8005b66:	041b      	lsls	r3, r3, #16
 8005b68:	497e      	ldr	r1, [pc, #504]	@ (8005d64 <HAL_RCC_OscConfig+0x4dc>)
 8005b6a:	4313      	orrs	r3, r2
 8005b6c:	610b      	str	r3, [r1, #16]
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 8005b6e:	e049      	b.n	8005c04 <HAL_RCC_OscConfig+0x37c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pOscInitStruct->HSIState != RCC_HSI_OFF)
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	68db      	ldr	r3, [r3, #12]
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d02c      	beq.n	8005bd2 <HAL_RCC_OscConfig+0x34a>
      {
        /* Adjust the HSI division factor */
        __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 8005b78:	4b7a      	ldr	r3, [pc, #488]	@ (8005d64 <HAL_RCC_OscConfig+0x4dc>)
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	f023 0218 	bic.w	r2, r3, #24
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	691b      	ldr	r3, [r3, #16]
 8005b84:	4977      	ldr	r1, [pc, #476]	@ (8005d64 <HAL_RCC_OscConfig+0x4dc>)
 8005b86:	4313      	orrs	r3, r2
 8005b88:	600b      	str	r3, [r1, #0]

        /* Enable the HSI oscillator */
        __HAL_RCC_HSI_ENABLE();
 8005b8a:	4b76      	ldr	r3, [pc, #472]	@ (8005d64 <HAL_RCC_OscConfig+0x4dc>)
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	4a75      	ldr	r2, [pc, #468]	@ (8005d64 <HAL_RCC_OscConfig+0x4dc>)
 8005b90:	f043 0301 	orr.w	r3, r3, #1
 8005b94:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b96:	f7fd f96b 	bl	8002e70 <HAL_GetTick>
 8005b9a:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005b9c:	e008      	b.n	8005bb0 <HAL_RCC_OscConfig+0x328>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8005b9e:	f7fd f967 	bl	8002e70 <HAL_GetTick>
 8005ba2:	4602      	mov	r2, r0
 8005ba4:	697b      	ldr	r3, [r7, #20]
 8005ba6:	1ad3      	subs	r3, r2, r3
 8005ba8:	2b02      	cmp	r3, #2
 8005baa:	d901      	bls.n	8005bb0 <HAL_RCC_OscConfig+0x328>
          {
            return HAL_TIMEOUT;
 8005bac:	2303      	movs	r3, #3
 8005bae:	e29d      	b.n	80060ec <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005bb0:	4b6c      	ldr	r3, [pc, #432]	@ (8005d64 <HAL_RCC_OscConfig+0x4dc>)
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	f003 0302 	and.w	r3, r3, #2
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d0f0      	beq.n	8005b9e <HAL_RCC_OscConfig+0x316>
          }
        }

        /* Adjust the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 8005bbc:	4b69      	ldr	r3, [pc, #420]	@ (8005d64 <HAL_RCC_OscConfig+0x4dc>)
 8005bbe:	691b      	ldr	r3, [r3, #16]
 8005bc0:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	695b      	ldr	r3, [r3, #20]
 8005bc8:	041b      	lsls	r3, r3, #16
 8005bca:	4966      	ldr	r1, [pc, #408]	@ (8005d64 <HAL_RCC_OscConfig+0x4dc>)
 8005bcc:	4313      	orrs	r3, r2
 8005bce:	610b      	str	r3, [r1, #16]
 8005bd0:	e018      	b.n	8005c04 <HAL_RCC_OscConfig+0x37c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005bd2:	4b64      	ldr	r3, [pc, #400]	@ (8005d64 <HAL_RCC_OscConfig+0x4dc>)
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	4a63      	ldr	r2, [pc, #396]	@ (8005d64 <HAL_RCC_OscConfig+0x4dc>)
 8005bd8:	f023 0301 	bic.w	r3, r3, #1
 8005bdc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005bde:	f7fd f947 	bl	8002e70 <HAL_GetTick>
 8005be2:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005be4:	e008      	b.n	8005bf8 <HAL_RCC_OscConfig+0x370>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8005be6:	f7fd f943 	bl	8002e70 <HAL_GetTick>
 8005bea:	4602      	mov	r2, r0
 8005bec:	697b      	ldr	r3, [r7, #20]
 8005bee:	1ad3      	subs	r3, r2, r3
 8005bf0:	2b02      	cmp	r3, #2
 8005bf2:	d901      	bls.n	8005bf8 <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 8005bf4:	2303      	movs	r3, #3
 8005bf6:	e279      	b.n	80060ec <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005bf8:	4b5a      	ldr	r3, [pc, #360]	@ (8005d64 <HAL_RCC_OscConfig+0x4dc>)
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	f003 0302 	and.w	r3, r3, #2
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d1f0      	bne.n	8005be6 <HAL_RCC_OscConfig+0x35e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	f003 0308 	and.w	r3, r3, #8
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d03c      	beq.n	8005c8a <HAL_RCC_OscConfig+0x402>
    assert_param(IS_RCC_LSI(pOscInitStruct->LSIState));

    /* Update LSI configuration in Backup Domain control register    */

    /* Check the LSI State */
    if (pOscInitStruct->LSIState != RCC_LSI_OFF)
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	699b      	ldr	r3, [r3, #24]
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d01c      	beq.n	8005c52 <HAL_RCC_OscConfig+0x3ca>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005c18:	4b52      	ldr	r3, [pc, #328]	@ (8005d64 <HAL_RCC_OscConfig+0x4dc>)
 8005c1a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005c1e:	4a51      	ldr	r2, [pc, #324]	@ (8005d64 <HAL_RCC_OscConfig+0x4dc>)
 8005c20:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005c24:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c28:	f7fd f922 	bl	8002e70 <HAL_GetTick>
 8005c2c:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8005c2e:	e008      	b.n	8005c42 <HAL_RCC_OscConfig+0x3ba>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8005c30:	f7fd f91e 	bl	8002e70 <HAL_GetTick>
 8005c34:	4602      	mov	r2, r0
 8005c36:	697b      	ldr	r3, [r7, #20]
 8005c38:	1ad3      	subs	r3, r2, r3
 8005c3a:	2b02      	cmp	r3, #2
 8005c3c:	d901      	bls.n	8005c42 <HAL_RCC_OscConfig+0x3ba>
        {
          return HAL_TIMEOUT;
 8005c3e:	2303      	movs	r3, #3
 8005c40:	e254      	b.n	80060ec <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8005c42:	4b48      	ldr	r3, [pc, #288]	@ (8005d64 <HAL_RCC_OscConfig+0x4dc>)
 8005c44:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005c48:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d0ef      	beq.n	8005c30 <HAL_RCC_OscConfig+0x3a8>
 8005c50:	e01b      	b.n	8005c8a <HAL_RCC_OscConfig+0x402>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005c52:	4b44      	ldr	r3, [pc, #272]	@ (8005d64 <HAL_RCC_OscConfig+0x4dc>)
 8005c54:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005c58:	4a42      	ldr	r2, [pc, #264]	@ (8005d64 <HAL_RCC_OscConfig+0x4dc>)
 8005c5a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005c5e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c62:	f7fd f905 	bl	8002e70 <HAL_GetTick>
 8005c66:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8005c68:	e008      	b.n	8005c7c <HAL_RCC_OscConfig+0x3f4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8005c6a:	f7fd f901 	bl	8002e70 <HAL_GetTick>
 8005c6e:	4602      	mov	r2, r0
 8005c70:	697b      	ldr	r3, [r7, #20]
 8005c72:	1ad3      	subs	r3, r2, r3
 8005c74:	2b02      	cmp	r3, #2
 8005c76:	d901      	bls.n	8005c7c <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8005c78:	2303      	movs	r3, #3
 8005c7a:	e237      	b.n	80060ec <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8005c7c:	4b39      	ldr	r3, [pc, #228]	@ (8005d64 <HAL_RCC_OscConfig+0x4dc>)
 8005c7e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005c82:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d1ef      	bne.n	8005c6a <HAL_RCC_OscConfig+0x3e2>
      }
    }

  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	f003 0304 	and.w	r3, r3, #4
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	f000 80d2 	beq.w	8005e3c <HAL_RCC_OscConfig+0x5b4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pOscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain */
    if (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8005c98:	4b34      	ldr	r3, [pc, #208]	@ (8005d6c <HAL_RCC_OscConfig+0x4e4>)
 8005c9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c9c:	f003 0301 	and.w	r3, r3, #1
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d118      	bne.n	8005cd6 <HAL_RCC_OscConfig+0x44e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 8005ca4:	4b31      	ldr	r3, [pc, #196]	@ (8005d6c <HAL_RCC_OscConfig+0x4e4>)
 8005ca6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ca8:	4a30      	ldr	r2, [pc, #192]	@ (8005d6c <HAL_RCC_OscConfig+0x4e4>)
 8005caa:	f043 0301 	orr.w	r3, r3, #1
 8005cae:	6253      	str	r3, [r2, #36]	@ 0x24

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005cb0:	f7fd f8de 	bl	8002e70 <HAL_GetTick>
 8005cb4:	6178      	str	r0, [r7, #20]

      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8005cb6:	e008      	b.n	8005cca <HAL_RCC_OscConfig+0x442>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005cb8:	f7fd f8da 	bl	8002e70 <HAL_GetTick>
 8005cbc:	4602      	mov	r2, r0
 8005cbe:	697b      	ldr	r3, [r7, #20]
 8005cc0:	1ad3      	subs	r3, r2, r3
 8005cc2:	2b02      	cmp	r3, #2
 8005cc4:	d901      	bls.n	8005cca <HAL_RCC_OscConfig+0x442>
        {
          return HAL_TIMEOUT;
 8005cc6:	2303      	movs	r3, #3
 8005cc8:	e210      	b.n	80060ec <HAL_RCC_OscConfig+0x864>
      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8005cca:	4b28      	ldr	r3, [pc, #160]	@ (8005d6c <HAL_RCC_OscConfig+0x4e4>)
 8005ccc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cce:	f003 0301 	and.w	r3, r3, #1
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d0f0      	beq.n	8005cb8 <HAL_RCC_OscConfig+0x430>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(pOscInitStruct->LSEState);
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	689b      	ldr	r3, [r3, #8]
 8005cda:	2b01      	cmp	r3, #1
 8005cdc:	d108      	bne.n	8005cf0 <HAL_RCC_OscConfig+0x468>
 8005cde:	4b21      	ldr	r3, [pc, #132]	@ (8005d64 <HAL_RCC_OscConfig+0x4dc>)
 8005ce0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005ce4:	4a1f      	ldr	r2, [pc, #124]	@ (8005d64 <HAL_RCC_OscConfig+0x4dc>)
 8005ce6:	f043 0301 	orr.w	r3, r3, #1
 8005cea:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005cee:	e074      	b.n	8005dda <HAL_RCC_OscConfig+0x552>
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	689b      	ldr	r3, [r3, #8]
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d118      	bne.n	8005d2a <HAL_RCC_OscConfig+0x4a2>
 8005cf8:	4b1a      	ldr	r3, [pc, #104]	@ (8005d64 <HAL_RCC_OscConfig+0x4dc>)
 8005cfa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005cfe:	4a19      	ldr	r2, [pc, #100]	@ (8005d64 <HAL_RCC_OscConfig+0x4dc>)
 8005d00:	f023 0301 	bic.w	r3, r3, #1
 8005d04:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005d08:	4b16      	ldr	r3, [pc, #88]	@ (8005d64 <HAL_RCC_OscConfig+0x4dc>)
 8005d0a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005d0e:	4a15      	ldr	r2, [pc, #84]	@ (8005d64 <HAL_RCC_OscConfig+0x4dc>)
 8005d10:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005d14:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005d18:	4b12      	ldr	r3, [pc, #72]	@ (8005d64 <HAL_RCC_OscConfig+0x4dc>)
 8005d1a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005d1e:	4a11      	ldr	r2, [pc, #68]	@ (8005d64 <HAL_RCC_OscConfig+0x4dc>)
 8005d20:	f023 0304 	bic.w	r3, r3, #4
 8005d24:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005d28:	e057      	b.n	8005dda <HAL_RCC_OscConfig+0x552>
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	689b      	ldr	r3, [r3, #8]
 8005d2e:	2b05      	cmp	r3, #5
 8005d30:	d11e      	bne.n	8005d70 <HAL_RCC_OscConfig+0x4e8>
 8005d32:	4b0c      	ldr	r3, [pc, #48]	@ (8005d64 <HAL_RCC_OscConfig+0x4dc>)
 8005d34:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005d38:	4a0a      	ldr	r2, [pc, #40]	@ (8005d64 <HAL_RCC_OscConfig+0x4dc>)
 8005d3a:	f043 0304 	orr.w	r3, r3, #4
 8005d3e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005d42:	4b08      	ldr	r3, [pc, #32]	@ (8005d64 <HAL_RCC_OscConfig+0x4dc>)
 8005d44:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005d48:	4a06      	ldr	r2, [pc, #24]	@ (8005d64 <HAL_RCC_OscConfig+0x4dc>)
 8005d4a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005d4e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005d52:	4b04      	ldr	r3, [pc, #16]	@ (8005d64 <HAL_RCC_OscConfig+0x4dc>)
 8005d54:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005d58:	4a02      	ldr	r2, [pc, #8]	@ (8005d64 <HAL_RCC_OscConfig+0x4dc>)
 8005d5a:	f043 0301 	orr.w	r3, r3, #1
 8005d5e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005d62:	e03a      	b.n	8005dda <HAL_RCC_OscConfig+0x552>
 8005d64:	44020c00 	.word	0x44020c00
 8005d68:	20000088 	.word	0x20000088
 8005d6c:	44020800 	.word	0x44020800
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	689b      	ldr	r3, [r3, #8]
 8005d74:	2b85      	cmp	r3, #133	@ 0x85
 8005d76:	d118      	bne.n	8005daa <HAL_RCC_OscConfig+0x522>
 8005d78:	4ba2      	ldr	r3, [pc, #648]	@ (8006004 <HAL_RCC_OscConfig+0x77c>)
 8005d7a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005d7e:	4aa1      	ldr	r2, [pc, #644]	@ (8006004 <HAL_RCC_OscConfig+0x77c>)
 8005d80:	f043 0304 	orr.w	r3, r3, #4
 8005d84:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005d88:	4b9e      	ldr	r3, [pc, #632]	@ (8006004 <HAL_RCC_OscConfig+0x77c>)
 8005d8a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005d8e:	4a9d      	ldr	r2, [pc, #628]	@ (8006004 <HAL_RCC_OscConfig+0x77c>)
 8005d90:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005d94:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005d98:	4b9a      	ldr	r3, [pc, #616]	@ (8006004 <HAL_RCC_OscConfig+0x77c>)
 8005d9a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005d9e:	4a99      	ldr	r2, [pc, #612]	@ (8006004 <HAL_RCC_OscConfig+0x77c>)
 8005da0:	f043 0301 	orr.w	r3, r3, #1
 8005da4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005da8:	e017      	b.n	8005dda <HAL_RCC_OscConfig+0x552>
 8005daa:	4b96      	ldr	r3, [pc, #600]	@ (8006004 <HAL_RCC_OscConfig+0x77c>)
 8005dac:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005db0:	4a94      	ldr	r2, [pc, #592]	@ (8006004 <HAL_RCC_OscConfig+0x77c>)
 8005db2:	f023 0301 	bic.w	r3, r3, #1
 8005db6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005dba:	4b92      	ldr	r3, [pc, #584]	@ (8006004 <HAL_RCC_OscConfig+0x77c>)
 8005dbc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005dc0:	4a90      	ldr	r2, [pc, #576]	@ (8006004 <HAL_RCC_OscConfig+0x77c>)
 8005dc2:	f023 0304 	bic.w	r3, r3, #4
 8005dc6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005dca:	4b8e      	ldr	r3, [pc, #568]	@ (8006004 <HAL_RCC_OscConfig+0x77c>)
 8005dcc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005dd0:	4a8c      	ldr	r2, [pc, #560]	@ (8006004 <HAL_RCC_OscConfig+0x77c>)
 8005dd2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005dd6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

    /* Check the LSE State */
    if (pOscInitStruct->LSEState != RCC_LSE_OFF)
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	689b      	ldr	r3, [r3, #8]
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d016      	beq.n	8005e10 <HAL_RCC_OscConfig+0x588>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005de2:	f7fd f845 	bl	8002e70 <HAL_GetTick>
 8005de6:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005de8:	e00a      	b.n	8005e00 <HAL_RCC_OscConfig+0x578>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005dea:	f7fd f841 	bl	8002e70 <HAL_GetTick>
 8005dee:	4602      	mov	r2, r0
 8005df0:	697b      	ldr	r3, [r7, #20]
 8005df2:	1ad3      	subs	r3, r2, r3
 8005df4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005df8:	4293      	cmp	r3, r2
 8005dfa:	d901      	bls.n	8005e00 <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 8005dfc:	2303      	movs	r3, #3
 8005dfe:	e175      	b.n	80060ec <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005e00:	4b80      	ldr	r3, [pc, #512]	@ (8006004 <HAL_RCC_OscConfig+0x77c>)
 8005e02:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005e06:	f003 0302 	and.w	r3, r3, #2
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d0ed      	beq.n	8005dea <HAL_RCC_OscConfig+0x562>
 8005e0e:	e015      	b.n	8005e3c <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005e10:	f7fd f82e 	bl	8002e70 <HAL_GetTick>
 8005e14:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005e16:	e00a      	b.n	8005e2e <HAL_RCC_OscConfig+0x5a6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005e18:	f7fd f82a 	bl	8002e70 <HAL_GetTick>
 8005e1c:	4602      	mov	r2, r0
 8005e1e:	697b      	ldr	r3, [r7, #20]
 8005e20:	1ad3      	subs	r3, r2, r3
 8005e22:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005e26:	4293      	cmp	r3, r2
 8005e28:	d901      	bls.n	8005e2e <HAL_RCC_OscConfig+0x5a6>
        {
          return HAL_TIMEOUT;
 8005e2a:	2303      	movs	r3, #3
 8005e2c:	e15e      	b.n	80060ec <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005e2e:	4b75      	ldr	r3, [pc, #468]	@ (8006004 <HAL_RCC_OscConfig+0x77c>)
 8005e30:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005e34:	f003 0302 	and.w	r3, r3, #2
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d1ed      	bne.n	8005e18 <HAL_RCC_OscConfig+0x590>
      }
    }

  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	f003 0320 	and.w	r3, r3, #32
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d036      	beq.n	8005eb6 <HAL_RCC_OscConfig+0x62e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pOscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pOscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d019      	beq.n	8005e84 <HAL_RCC_OscConfig+0x5fc>
    {
      /* Enable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005e50:	4b6c      	ldr	r3, [pc, #432]	@ (8006004 <HAL_RCC_OscConfig+0x77c>)
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	4a6b      	ldr	r2, [pc, #428]	@ (8006004 <HAL_RCC_OscConfig+0x77c>)
 8005e56:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8005e5a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005e5c:	f7fd f808 	bl	8002e70 <HAL_GetTick>
 8005e60:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8005e62:	e008      	b.n	8005e76 <HAL_RCC_OscConfig+0x5ee>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8005e64:	f7fd f804 	bl	8002e70 <HAL_GetTick>
 8005e68:	4602      	mov	r2, r0
 8005e6a:	697b      	ldr	r3, [r7, #20]
 8005e6c:	1ad3      	subs	r3, r2, r3
 8005e6e:	2b02      	cmp	r3, #2
 8005e70:	d901      	bls.n	8005e76 <HAL_RCC_OscConfig+0x5ee>
        {
          return HAL_TIMEOUT;
 8005e72:	2303      	movs	r3, #3
 8005e74:	e13a      	b.n	80060ec <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8005e76:	4b63      	ldr	r3, [pc, #396]	@ (8006004 <HAL_RCC_OscConfig+0x77c>)
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d0f0      	beq.n	8005e64 <HAL_RCC_OscConfig+0x5dc>
 8005e82:	e018      	b.n	8005eb6 <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005e84:	4b5f      	ldr	r3, [pc, #380]	@ (8006004 <HAL_RCC_OscConfig+0x77c>)
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	4a5e      	ldr	r2, [pc, #376]	@ (8006004 <HAL_RCC_OscConfig+0x77c>)
 8005e8a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005e8e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005e90:	f7fc ffee 	bl	8002e70 <HAL_GetTick>
 8005e94:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8005e96:	e008      	b.n	8005eaa <HAL_RCC_OscConfig+0x622>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8005e98:	f7fc ffea 	bl	8002e70 <HAL_GetTick>
 8005e9c:	4602      	mov	r2, r0
 8005e9e:	697b      	ldr	r3, [r7, #20]
 8005ea0:	1ad3      	subs	r3, r2, r3
 8005ea2:	2b02      	cmp	r3, #2
 8005ea4:	d901      	bls.n	8005eaa <HAL_RCC_OscConfig+0x622>
        {
          return HAL_TIMEOUT;
 8005ea6:	2303      	movs	r3, #3
 8005ea8:	e120      	b.n	80060ec <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8005eaa:	4b56      	ldr	r3, [pc, #344]	@ (8006004 <HAL_RCC_OscConfig+0x77c>)
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d1f0      	bne.n	8005e98 <HAL_RCC_OscConfig+0x610>

  /*-------------------------------- PLL1 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pOscInitStruct->PLL.PLLState));

  if ((pOscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	f000 8115 	beq.w	80060ea <HAL_RCC_OscConfig+0x862>
  {
    /* Check if the PLL1 is used as system clock or not */
    if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005ec0:	69fb      	ldr	r3, [r7, #28]
 8005ec2:	2b18      	cmp	r3, #24
 8005ec4:	f000 80af 	beq.w	8006026 <HAL_RCC_OscConfig+0x79e>
    {
      if ((pOscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ecc:	2b02      	cmp	r3, #2
 8005ece:	f040 8086 	bne.w	8005fde <HAL_RCC_OscConfig+0x756>
        assert_param(IS_RCC_PLL1_DIVP_VALUE(pOscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLL1_DIVQ_VALUE(pOscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLL1_DIVR_VALUE(pOscInitStruct->PLL.PLLR));

        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 8005ed2:	4b4c      	ldr	r3, [pc, #304]	@ (8006004 <HAL_RCC_OscConfig+0x77c>)
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	4a4b      	ldr	r2, [pc, #300]	@ (8006004 <HAL_RCC_OscConfig+0x77c>)
 8005ed8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005edc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ede:	f7fc ffc7 	bl	8002e70 <HAL_GetTick>
 8005ee2:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8005ee4:	e008      	b.n	8005ef8 <HAL_RCC_OscConfig+0x670>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8005ee6:	f7fc ffc3 	bl	8002e70 <HAL_GetTick>
 8005eea:	4602      	mov	r2, r0
 8005eec:	697b      	ldr	r3, [r7, #20]
 8005eee:	1ad3      	subs	r3, r2, r3
 8005ef0:	2b02      	cmp	r3, #2
 8005ef2:	d901      	bls.n	8005ef8 <HAL_RCC_OscConfig+0x670>
          {
            return HAL_TIMEOUT;
 8005ef4:	2303      	movs	r3, #3
 8005ef6:	e0f9      	b.n	80060ec <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8005ef8:	4b42      	ldr	r3, [pc, #264]	@ (8006004 <HAL_RCC_OscConfig+0x77c>)
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d1f0      	bne.n	8005ee6 <HAL_RCC_OscConfig+0x65e>
          }
        }

        /* Configure the PLL1 clock source, multiplication and division factors. */
        __HAL_RCC_PLL1_CONFIG(pOscInitStruct->PLL.PLLSource,
 8005f04:	4b3f      	ldr	r3, [pc, #252]	@ (8006004 <HAL_RCC_OscConfig+0x77c>)
 8005f06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f08:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8005f0c:	f023 0303 	bic.w	r3, r3, #3
 8005f10:	687a      	ldr	r2, [r7, #4]
 8005f12:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8005f14:	687a      	ldr	r2, [r7, #4]
 8005f16:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8005f18:	0212      	lsls	r2, r2, #8
 8005f1a:	430a      	orrs	r2, r1
 8005f1c:	4939      	ldr	r1, [pc, #228]	@ (8006004 <HAL_RCC_OscConfig+0x77c>)
 8005f1e:	4313      	orrs	r3, r2
 8005f20:	628b      	str	r3, [r1, #40]	@ 0x28
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005f26:	3b01      	subs	r3, #1
 8005f28:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f30:	3b01      	subs	r3, #1
 8005f32:	025b      	lsls	r3, r3, #9
 8005f34:	b29b      	uxth	r3, r3
 8005f36:	431a      	orrs	r2, r3
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005f3c:	3b01      	subs	r3, #1
 8005f3e:	041b      	lsls	r3, r3, #16
 8005f40:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005f44:	431a      	orrs	r2, r3
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f4a:	3b01      	subs	r3, #1
 8005f4c:	061b      	lsls	r3, r3, #24
 8005f4e:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005f52:	492c      	ldr	r1, [pc, #176]	@ (8006004 <HAL_RCC_OscConfig+0x77c>)
 8005f54:	4313      	orrs	r3, r2
 8005f56:	634b      	str	r3, [r1, #52]	@ 0x34
                              pOscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8005f58:	4b2a      	ldr	r3, [pc, #168]	@ (8006004 <HAL_RCC_OscConfig+0x77c>)
 8005f5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f5c:	4a29      	ldr	r2, [pc, #164]	@ (8006004 <HAL_RCC_OscConfig+0x77c>)
 8005f5e:	f023 0310 	bic.w	r3, r3, #16
 8005f62:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005f68:	4a26      	ldr	r2, [pc, #152]	@ (8006004 <HAL_RCC_OscConfig+0x77c>)
 8005f6a:	00db      	lsls	r3, r3, #3
 8005f6c:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 8005f6e:	4b25      	ldr	r3, [pc, #148]	@ (8006004 <HAL_RCC_OscConfig+0x77c>)
 8005f70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f72:	4a24      	ldr	r2, [pc, #144]	@ (8006004 <HAL_RCC_OscConfig+0x77c>)
 8005f74:	f043 0310 	orr.w	r3, r3, #16
 8005f78:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCIRGE_VALUE(pOscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL1_VCIRANGE(pOscInitStruct->PLL.PLLRGE) ;
 8005f7a:	4b22      	ldr	r3, [pc, #136]	@ (8006004 <HAL_RCC_OscConfig+0x77c>)
 8005f7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f7e:	f023 020c 	bic.w	r2, r3, #12
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f86:	491f      	ldr	r1, [pc, #124]	@ (8006004 <HAL_RCC_OscConfig+0x77c>)
 8005f88:	4313      	orrs	r3, r2
 8005f8a:	628b      	str	r3, [r1, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCORGE_VALUE(pOscInitStruct->PLL.PLLVCOSEL));

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL1_VCORANGE(pOscInitStruct->PLL.PLLVCOSEL) ;
 8005f8c:	4b1d      	ldr	r3, [pc, #116]	@ (8006004 <HAL_RCC_OscConfig+0x77c>)
 8005f8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f90:	f023 0220 	bic.w	r2, r3, #32
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005f98:	491a      	ldr	r1, [pc, #104]	@ (8006004 <HAL_RCC_OscConfig+0x77c>)
 8005f9a:	4313      	orrs	r3, r2
 8005f9c:	628b      	str	r3, [r1, #40]	@ 0x28

        /* Enable PLL1 System Clock output. */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVP);
 8005f9e:	4b19      	ldr	r3, [pc, #100]	@ (8006004 <HAL_RCC_OscConfig+0x77c>)
 8005fa0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005fa2:	4a18      	ldr	r2, [pc, #96]	@ (8006004 <HAL_RCC_OscConfig+0x77c>)
 8005fa4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005fa8:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Enable the PLL1. */
        __HAL_RCC_PLL1_ENABLE();
 8005faa:	4b16      	ldr	r3, [pc, #88]	@ (8006004 <HAL_RCC_OscConfig+0x77c>)
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	4a15      	ldr	r2, [pc, #84]	@ (8006004 <HAL_RCC_OscConfig+0x77c>)
 8005fb0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005fb4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005fb6:	f7fc ff5b 	bl	8002e70 <HAL_GetTick>
 8005fba:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8005fbc:	e008      	b.n	8005fd0 <HAL_RCC_OscConfig+0x748>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8005fbe:	f7fc ff57 	bl	8002e70 <HAL_GetTick>
 8005fc2:	4602      	mov	r2, r0
 8005fc4:	697b      	ldr	r3, [r7, #20]
 8005fc6:	1ad3      	subs	r3, r2, r3
 8005fc8:	2b02      	cmp	r3, #2
 8005fca:	d901      	bls.n	8005fd0 <HAL_RCC_OscConfig+0x748>
          {
            return HAL_TIMEOUT;
 8005fcc:	2303      	movs	r3, #3
 8005fce:	e08d      	b.n	80060ec <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8005fd0:	4b0c      	ldr	r3, [pc, #48]	@ (8006004 <HAL_RCC_OscConfig+0x77c>)
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d0f0      	beq.n	8005fbe <HAL_RCC_OscConfig+0x736>
 8005fdc:	e085      	b.n	80060ea <HAL_RCC_OscConfig+0x862>
        }
      }
      else
      {
        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 8005fde:	4b09      	ldr	r3, [pc, #36]	@ (8006004 <HAL_RCC_OscConfig+0x77c>)
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	4a08      	ldr	r2, [pc, #32]	@ (8006004 <HAL_RCC_OscConfig+0x77c>)
 8005fe4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005fe8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005fea:	f7fc ff41 	bl	8002e70 <HAL_GetTick>
 8005fee:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8005ff0:	e00a      	b.n	8006008 <HAL_RCC_OscConfig+0x780>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8005ff2:	f7fc ff3d 	bl	8002e70 <HAL_GetTick>
 8005ff6:	4602      	mov	r2, r0
 8005ff8:	697b      	ldr	r3, [r7, #20]
 8005ffa:	1ad3      	subs	r3, r2, r3
 8005ffc:	2b02      	cmp	r3, #2
 8005ffe:	d903      	bls.n	8006008 <HAL_RCC_OscConfig+0x780>
          {
            return HAL_TIMEOUT;
 8006000:	2303      	movs	r3, #3
 8006002:	e073      	b.n	80060ec <HAL_RCC_OscConfig+0x864>
 8006004:	44020c00 	.word	0x44020c00
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8006008:	4b3a      	ldr	r3, [pc, #232]	@ (80060f4 <HAL_RCC_OscConfig+0x86c>)
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006010:	2b00      	cmp	r3, #0
 8006012:	d1ee      	bne.n	8005ff2 <HAL_RCC_OscConfig+0x76a>
          }
        }

        /* Unselect PLL1 clock source and disable all PLL1 outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8006014:	4b37      	ldr	r3, [pc, #220]	@ (80060f4 <HAL_RCC_OscConfig+0x86c>)
 8006016:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006018:	4a36      	ldr	r2, [pc, #216]	@ (80060f4 <HAL_RCC_OscConfig+0x86c>)
 800601a:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 800601e:	f023 0303 	bic.w	r3, r3, #3
 8006022:	6293      	str	r3, [r2, #40]	@ 0x28
 8006024:	e061      	b.n	80060ea <HAL_RCC_OscConfig+0x862>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 8006026:	4b33      	ldr	r3, [pc, #204]	@ (80060f4 <HAL_RCC_OscConfig+0x86c>)
 8006028:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800602a:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800602c:	4b31      	ldr	r3, [pc, #196]	@ (80060f4 <HAL_RCC_OscConfig+0x86c>)
 800602e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006030:	60fb      	str	r3, [r7, #12]
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006036:	2b01      	cmp	r3, #1
 8006038:	d031      	beq.n	800609e <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 800603a:	693b      	ldr	r3, [r7, #16]
 800603c:	f003 0203 	and.w	r2, r3, #3
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006044:	429a      	cmp	r2, r3
 8006046:	d12a      	bne.n	800609e <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 8006048:	693b      	ldr	r3, [r7, #16]
 800604a:	0a1b      	lsrs	r3, r3, #8
 800604c:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8006054:	429a      	cmp	r2, r3
 8006056:	d122      	bne.n	800609e <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006062:	3b01      	subs	r3, #1
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8006064:	429a      	cmp	r2, r3
 8006066:	d11a      	bne.n	800609e <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	0a5b      	lsrs	r3, r3, #9
 800606c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006074:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8006076:	429a      	cmp	r2, r3
 8006078:	d111      	bne.n	800609e <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	0c1b      	lsrs	r3, r3, #16
 800607e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006086:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8006088:	429a      	cmp	r2, r3
 800608a:	d108      	bne.n	800609e <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	0e1b      	lsrs	r3, r3, #24
 8006090:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pOscInitStruct->PLL.PLLR - 1U)))
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006098:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 800609a:	429a      	cmp	r2, r3
 800609c:	d001      	beq.n	80060a2 <HAL_RCC_OscConfig+0x81a>
      {
        return HAL_ERROR;
 800609e:	2301      	movs	r3, #1
 80060a0:	e024      	b.n	80060ec <HAL_RCC_OscConfig+0x864>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 80060a2:	4b14      	ldr	r3, [pc, #80]	@ (80060f4 <HAL_RCC_OscConfig+0x86c>)
 80060a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060a6:	08db      	lsrs	r3, r3, #3
 80060a8:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pOscInitStruct->PLL.PLLFRACN))
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 80060b0:	429a      	cmp	r2, r3
 80060b2:	d01a      	beq.n	80060ea <HAL_RCC_OscConfig+0x862>
      {
        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 80060b4:	4b0f      	ldr	r3, [pc, #60]	@ (80060f4 <HAL_RCC_OscConfig+0x86c>)
 80060b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060b8:	4a0e      	ldr	r2, [pc, #56]	@ (80060f4 <HAL_RCC_OscConfig+0x86c>)
 80060ba:	f023 0310 	bic.w	r3, r3, #16
 80060be:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80060c0:	f7fc fed6 	bl	8002e70 <HAL_GetTick>
 80060c4:	6178      	str	r0, [r7, #20]

        /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < RCC_PLL_FRAC_WAIT_VALUE)
 80060c6:	bf00      	nop
 80060c8:	f7fc fed2 	bl	8002e70 <HAL_GetTick>
 80060cc:	4602      	mov	r2, r0
 80060ce:	697b      	ldr	r3, [r7, #20]
 80060d0:	4293      	cmp	r3, r2
 80060d2:	d0f9      	beq.n	80060c8 <HAL_RCC_OscConfig+0x840>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80060d8:	4a06      	ldr	r2, [pc, #24]	@ (80060f4 <HAL_RCC_OscConfig+0x86c>)
 80060da:	00db      	lsls	r3, r3, #3
 80060dc:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 80060de:	4b05      	ldr	r3, [pc, #20]	@ (80060f4 <HAL_RCC_OscConfig+0x86c>)
 80060e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060e2:	4a04      	ldr	r2, [pc, #16]	@ (80060f4 <HAL_RCC_OscConfig+0x86c>)
 80060e4:	f043 0310 	orr.w	r3, r3, #16
 80060e8:	6293      	str	r3, [r2, #40]	@ 0x28
      }

    }
  }
  return HAL_OK;
 80060ea:	2300      	movs	r3, #0
}
 80060ec:	4618      	mov	r0, r3
 80060ee:	3720      	adds	r7, #32
 80060f0:	46bd      	mov	sp, r7
 80060f2:	bd80      	pop	{r7, pc}
 80060f4:	44020c00 	.word	0x44020c00

080060f8 <HAL_RCC_ClockConfig>:
  *         currently used as system clock source.
  *
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *pClkInitStruct, uint32_t FLatency)
{
 80060f8:	b580      	push	{r7, lr}
 80060fa:	b084      	sub	sp, #16
 80060fc:	af00      	add	r7, sp, #0
 80060fe:	6078      	str	r0, [r7, #4]
 8006100:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pClkInitStruct == NULL)
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	2b00      	cmp	r3, #0
 8006106:	d101      	bne.n	800610c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006108:	2301      	movs	r3, #1
 800610a:	e19e      	b.n	800644a <HAL_RCC_ClockConfig+0x352>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800610c:	4b83      	ldr	r3, [pc, #524]	@ (800631c <HAL_RCC_ClockConfig+0x224>)
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	f003 030f 	and.w	r3, r3, #15
 8006114:	683a      	ldr	r2, [r7, #0]
 8006116:	429a      	cmp	r2, r3
 8006118:	d910      	bls.n	800613c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800611a:	4b80      	ldr	r3, [pc, #512]	@ (800631c <HAL_RCC_ClockConfig+0x224>)
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	f023 020f 	bic.w	r2, r3, #15
 8006122:	497e      	ldr	r1, [pc, #504]	@ (800631c <HAL_RCC_ClockConfig+0x224>)
 8006124:	683b      	ldr	r3, [r7, #0]
 8006126:	4313      	orrs	r3, r2
 8006128:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800612a:	4b7c      	ldr	r3, [pc, #496]	@ (800631c <HAL_RCC_ClockConfig+0x224>)
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	f003 030f 	and.w	r3, r3, #15
 8006132:	683a      	ldr	r2, [r7, #0]
 8006134:	429a      	cmp	r2, r3
 8006136:	d001      	beq.n	800613c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8006138:	2301      	movs	r3, #1
 800613a:	e186      	b.n	800644a <HAL_RCC_ClockConfig+0x352>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	f003 0310 	and.w	r3, r3, #16
 8006144:	2b00      	cmp	r3, #0
 8006146:	d012      	beq.n	800616e <HAL_RCC_ClockConfig+0x76>
  {
    if ((pClkInitStruct->APB3CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	695a      	ldr	r2, [r3, #20]
 800614c:	4b74      	ldr	r3, [pc, #464]	@ (8006320 <HAL_RCC_ClockConfig+0x228>)
 800614e:	6a1b      	ldr	r3, [r3, #32]
 8006150:	0a1b      	lsrs	r3, r3, #8
 8006152:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006156:	429a      	cmp	r2, r3
 8006158:	d909      	bls.n	800616e <HAL_RCC_ClockConfig+0x76>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 800615a:	4b71      	ldr	r3, [pc, #452]	@ (8006320 <HAL_RCC_ClockConfig+0x228>)
 800615c:	6a1b      	ldr	r3, [r3, #32]
 800615e:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	695b      	ldr	r3, [r3, #20]
 8006166:	021b      	lsls	r3, r3, #8
 8006168:	496d      	ldr	r1, [pc, #436]	@ (8006320 <HAL_RCC_ClockConfig+0x228>)
 800616a:	4313      	orrs	r3, r2
 800616c:	620b      	str	r3, [r1, #32]
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	f003 0308 	and.w	r3, r3, #8
 8006176:	2b00      	cmp	r3, #0
 8006178:	d012      	beq.n	80061a0 <HAL_RCC_ClockConfig+0xa8>
  {
    if ((pClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	691a      	ldr	r2, [r3, #16]
 800617e:	4b68      	ldr	r3, [pc, #416]	@ (8006320 <HAL_RCC_ClockConfig+0x228>)
 8006180:	6a1b      	ldr	r3, [r3, #32]
 8006182:	091b      	lsrs	r3, r3, #4
 8006184:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006188:	429a      	cmp	r2, r3
 800618a:	d909      	bls.n	80061a0 <HAL_RCC_ClockConfig+0xa8>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 800618c:	4b64      	ldr	r3, [pc, #400]	@ (8006320 <HAL_RCC_ClockConfig+0x228>)
 800618e:	6a1b      	ldr	r3, [r3, #32]
 8006190:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	691b      	ldr	r3, [r3, #16]
 8006198:	011b      	lsls	r3, r3, #4
 800619a:	4961      	ldr	r1, [pc, #388]	@ (8006320 <HAL_RCC_ClockConfig+0x228>)
 800619c:	4313      	orrs	r3, r2
 800619e:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	f003 0304 	and.w	r3, r3, #4
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d010      	beq.n	80061ce <HAL_RCC_ClockConfig+0xd6>
  {
    if ((pClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	68da      	ldr	r2, [r3, #12]
 80061b0:	4b5b      	ldr	r3, [pc, #364]	@ (8006320 <HAL_RCC_ClockConfig+0x228>)
 80061b2:	6a1b      	ldr	r3, [r3, #32]
 80061b4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80061b8:	429a      	cmp	r2, r3
 80061ba:	d908      	bls.n	80061ce <HAL_RCC_ClockConfig+0xd6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 80061bc:	4b58      	ldr	r3, [pc, #352]	@ (8006320 <HAL_RCC_ClockConfig+0x228>)
 80061be:	6a1b      	ldr	r3, [r3, #32]
 80061c0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	68db      	ldr	r3, [r3, #12]
 80061c8:	4955      	ldr	r1, [pc, #340]	@ (8006320 <HAL_RCC_ClockConfig+0x228>)
 80061ca:	4313      	orrs	r3, r2
 80061cc:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	f003 0302 	and.w	r3, r3, #2
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d010      	beq.n	80061fc <HAL_RCC_ClockConfig+0x104>
  {
    if ((pClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	689a      	ldr	r2, [r3, #8]
 80061de:	4b50      	ldr	r3, [pc, #320]	@ (8006320 <HAL_RCC_ClockConfig+0x228>)
 80061e0:	6a1b      	ldr	r3, [r3, #32]
 80061e2:	f003 030f 	and.w	r3, r3, #15
 80061e6:	429a      	cmp	r2, r3
 80061e8:	d908      	bls.n	80061fc <HAL_RCC_ClockConfig+0x104>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 80061ea:	4b4d      	ldr	r3, [pc, #308]	@ (8006320 <HAL_RCC_ClockConfig+0x228>)
 80061ec:	6a1b      	ldr	r3, [r3, #32]
 80061ee:	f023 020f 	bic.w	r2, r3, #15
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	689b      	ldr	r3, [r3, #8]
 80061f6:	494a      	ldr	r1, [pc, #296]	@ (8006320 <HAL_RCC_ClockConfig+0x228>)
 80061f8:	4313      	orrs	r3, r2
 80061fa:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	f003 0301 	and.w	r3, r3, #1
 8006204:	2b00      	cmp	r3, #0
 8006206:	f000 8093 	beq.w	8006330 <HAL_RCC_ClockConfig+0x238>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	685b      	ldr	r3, [r3, #4]
 800620e:	2b03      	cmp	r3, #3
 8006210:	d107      	bne.n	8006222 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8006212:	4b43      	ldr	r3, [pc, #268]	@ (8006320 <HAL_RCC_ClockConfig+0x228>)
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800621a:	2b00      	cmp	r3, #0
 800621c:	d121      	bne.n	8006262 <HAL_RCC_ClockConfig+0x16a>
      {
        return HAL_ERROR;
 800621e:	2301      	movs	r3, #1
 8006220:	e113      	b.n	800644a <HAL_RCC_ClockConfig+0x352>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	685b      	ldr	r3, [r3, #4]
 8006226:	2b02      	cmp	r3, #2
 8006228:	d107      	bne.n	800623a <HAL_RCC_ClockConfig+0x142>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800622a:	4b3d      	ldr	r3, [pc, #244]	@ (8006320 <HAL_RCC_ClockConfig+0x228>)
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006232:	2b00      	cmp	r3, #0
 8006234:	d115      	bne.n	8006262 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8006236:	2301      	movs	r3, #1
 8006238:	e107      	b.n	800644a <HAL_RCC_ClockConfig+0x352>
        }
      }
      /* CSI is selected as System Clock Source */
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	685b      	ldr	r3, [r3, #4]
 800623e:	2b01      	cmp	r3, #1
 8006240:	d107      	bne.n	8006252 <HAL_RCC_ClockConfig+0x15a>
      {
        /* Check the CSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8006242:	4b37      	ldr	r3, [pc, #220]	@ (8006320 <HAL_RCC_ClockConfig+0x228>)
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800624a:	2b00      	cmp	r3, #0
 800624c:	d109      	bne.n	8006262 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 800624e:	2301      	movs	r3, #1
 8006250:	e0fb      	b.n	800644a <HAL_RCC_ClockConfig+0x352>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006252:	4b33      	ldr	r3, [pc, #204]	@ (8006320 <HAL_RCC_ClockConfig+0x228>)
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	f003 0302 	and.w	r3, r3, #2
 800625a:	2b00      	cmp	r3, #0
 800625c:	d101      	bne.n	8006262 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 800625e:	2301      	movs	r3, #1
 8006260:	e0f3      	b.n	800644a <HAL_RCC_ClockConfig+0x352>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pClkInitStruct->SYSCLKSource);
 8006262:	4b2f      	ldr	r3, [pc, #188]	@ (8006320 <HAL_RCC_ClockConfig+0x228>)
 8006264:	69db      	ldr	r3, [r3, #28]
 8006266:	f023 0203 	bic.w	r2, r3, #3
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	685b      	ldr	r3, [r3, #4]
 800626e:	492c      	ldr	r1, [pc, #176]	@ (8006320 <HAL_RCC_ClockConfig+0x228>)
 8006270:	4313      	orrs	r3, r2
 8006272:	61cb      	str	r3, [r1, #28]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006274:	f7fc fdfc 	bl	8002e70 <HAL_GetTick>
 8006278:	60f8      	str	r0, [r7, #12]

    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	685b      	ldr	r3, [r3, #4]
 800627e:	2b03      	cmp	r3, #3
 8006280:	d112      	bne.n	80062a8 <HAL_RCC_ClockConfig+0x1b0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006282:	e00a      	b.n	800629a <HAL_RCC_ClockConfig+0x1a2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8006284:	f7fc fdf4 	bl	8002e70 <HAL_GetTick>
 8006288:	4602      	mov	r2, r0
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	1ad3      	subs	r3, r2, r3
 800628e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006292:	4293      	cmp	r3, r2
 8006294:	d901      	bls.n	800629a <HAL_RCC_ClockConfig+0x1a2>
        {
          return HAL_TIMEOUT;
 8006296:	2303      	movs	r3, #3
 8006298:	e0d7      	b.n	800644a <HAL_RCC_ClockConfig+0x352>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800629a:	4b21      	ldr	r3, [pc, #132]	@ (8006320 <HAL_RCC_ClockConfig+0x228>)
 800629c:	69db      	ldr	r3, [r3, #28]
 800629e:	f003 0318 	and.w	r3, r3, #24
 80062a2:	2b18      	cmp	r3, #24
 80062a4:	d1ee      	bne.n	8006284 <HAL_RCC_ClockConfig+0x18c>
 80062a6:	e043      	b.n	8006330 <HAL_RCC_ClockConfig+0x238>
        }
      }
    }
    else
    {
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	685b      	ldr	r3, [r3, #4]
 80062ac:	2b02      	cmp	r3, #2
 80062ae:	d112      	bne.n	80062d6 <HAL_RCC_ClockConfig+0x1de>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80062b0:	e00a      	b.n	80062c8 <HAL_RCC_ClockConfig+0x1d0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80062b2:	f7fc fddd 	bl	8002e70 <HAL_GetTick>
 80062b6:	4602      	mov	r2, r0
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	1ad3      	subs	r3, r2, r3
 80062bc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80062c0:	4293      	cmp	r3, r2
 80062c2:	d901      	bls.n	80062c8 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 80062c4:	2303      	movs	r3, #3
 80062c6:	e0c0      	b.n	800644a <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80062c8:	4b15      	ldr	r3, [pc, #84]	@ (8006320 <HAL_RCC_ClockConfig+0x228>)
 80062ca:	69db      	ldr	r3, [r3, #28]
 80062cc:	f003 0318 	and.w	r3, r3, #24
 80062d0:	2b10      	cmp	r3, #16
 80062d2:	d1ee      	bne.n	80062b2 <HAL_RCC_ClockConfig+0x1ba>
 80062d4:	e02c      	b.n	8006330 <HAL_RCC_ClockConfig+0x238>
          }
        }
      }
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	685b      	ldr	r3, [r3, #4]
 80062da:	2b01      	cmp	r3, #1
 80062dc:	d122      	bne.n	8006324 <HAL_RCC_ClockConfig+0x22c>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 80062de:	e00a      	b.n	80062f6 <HAL_RCC_ClockConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80062e0:	f7fc fdc6 	bl	8002e70 <HAL_GetTick>
 80062e4:	4602      	mov	r2, r0
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	1ad3      	subs	r3, r2, r3
 80062ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 80062ee:	4293      	cmp	r3, r2
 80062f0:	d901      	bls.n	80062f6 <HAL_RCC_ClockConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 80062f2:	2303      	movs	r3, #3
 80062f4:	e0a9      	b.n	800644a <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 80062f6:	4b0a      	ldr	r3, [pc, #40]	@ (8006320 <HAL_RCC_ClockConfig+0x228>)
 80062f8:	69db      	ldr	r3, [r3, #28]
 80062fa:	f003 0318 	and.w	r3, r3, #24
 80062fe:	2b08      	cmp	r3, #8
 8006300:	d1ee      	bne.n	80062e0 <HAL_RCC_ClockConfig+0x1e8>
 8006302:	e015      	b.n	8006330 <HAL_RCC_ClockConfig+0x238>
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8006304:	f7fc fdb4 	bl	8002e70 <HAL_GetTick>
 8006308:	4602      	mov	r2, r0
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	1ad3      	subs	r3, r2, r3
 800630e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006312:	4293      	cmp	r3, r2
 8006314:	d906      	bls.n	8006324 <HAL_RCC_ClockConfig+0x22c>
          {
            return HAL_TIMEOUT;
 8006316:	2303      	movs	r3, #3
 8006318:	e097      	b.n	800644a <HAL_RCC_ClockConfig+0x352>
 800631a:	bf00      	nop
 800631c:	40022000 	.word	0x40022000
 8006320:	44020c00 	.word	0x44020c00
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8006324:	4b4b      	ldr	r3, [pc, #300]	@ (8006454 <HAL_RCC_ClockConfig+0x35c>)
 8006326:	69db      	ldr	r3, [r3, #28]
 8006328:	f003 0318 	and.w	r3, r3, #24
 800632c:	2b00      	cmp	r3, #0
 800632e:	d1e9      	bne.n	8006304 <HAL_RCC_ClockConfig+0x20c>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	f003 0302 	and.w	r3, r3, #2
 8006338:	2b00      	cmp	r3, #0
 800633a:	d010      	beq.n	800635e <HAL_RCC_ClockConfig+0x266>
  {
    if ((pClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	689a      	ldr	r2, [r3, #8]
 8006340:	4b44      	ldr	r3, [pc, #272]	@ (8006454 <HAL_RCC_ClockConfig+0x35c>)
 8006342:	6a1b      	ldr	r3, [r3, #32]
 8006344:	f003 030f 	and.w	r3, r3, #15
 8006348:	429a      	cmp	r2, r3
 800634a:	d208      	bcs.n	800635e <HAL_RCC_ClockConfig+0x266>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 800634c:	4b41      	ldr	r3, [pc, #260]	@ (8006454 <HAL_RCC_ClockConfig+0x35c>)
 800634e:	6a1b      	ldr	r3, [r3, #32]
 8006350:	f023 020f 	bic.w	r2, r3, #15
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	689b      	ldr	r3, [r3, #8]
 8006358:	493e      	ldr	r1, [pc, #248]	@ (8006454 <HAL_RCC_ClockConfig+0x35c>)
 800635a:	4313      	orrs	r3, r2
 800635c:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800635e:	4b3e      	ldr	r3, [pc, #248]	@ (8006458 <HAL_RCC_ClockConfig+0x360>)
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	f003 030f 	and.w	r3, r3, #15
 8006366:	683a      	ldr	r2, [r7, #0]
 8006368:	429a      	cmp	r2, r3
 800636a:	d210      	bcs.n	800638e <HAL_RCC_ClockConfig+0x296>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800636c:	4b3a      	ldr	r3, [pc, #232]	@ (8006458 <HAL_RCC_ClockConfig+0x360>)
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	f023 020f 	bic.w	r2, r3, #15
 8006374:	4938      	ldr	r1, [pc, #224]	@ (8006458 <HAL_RCC_ClockConfig+0x360>)
 8006376:	683b      	ldr	r3, [r7, #0]
 8006378:	4313      	orrs	r3, r2
 800637a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800637c:	4b36      	ldr	r3, [pc, #216]	@ (8006458 <HAL_RCC_ClockConfig+0x360>)
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	f003 030f 	and.w	r3, r3, #15
 8006384:	683a      	ldr	r2, [r7, #0]
 8006386:	429a      	cmp	r2, r3
 8006388:	d001      	beq.n	800638e <HAL_RCC_ClockConfig+0x296>
    {
      return HAL_ERROR;
 800638a:	2301      	movs	r3, #1
 800638c:	e05d      	b.n	800644a <HAL_RCC_ClockConfig+0x352>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	f003 0304 	and.w	r3, r3, #4
 8006396:	2b00      	cmp	r3, #0
 8006398:	d010      	beq.n	80063bc <HAL_RCC_ClockConfig+0x2c4>
  {
    if ((pClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	68da      	ldr	r2, [r3, #12]
 800639e:	4b2d      	ldr	r3, [pc, #180]	@ (8006454 <HAL_RCC_ClockConfig+0x35c>)
 80063a0:	6a1b      	ldr	r3, [r3, #32]
 80063a2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80063a6:	429a      	cmp	r2, r3
 80063a8:	d208      	bcs.n	80063bc <HAL_RCC_ClockConfig+0x2c4>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 80063aa:	4b2a      	ldr	r3, [pc, #168]	@ (8006454 <HAL_RCC_ClockConfig+0x35c>)
 80063ac:	6a1b      	ldr	r3, [r3, #32]
 80063ae:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	68db      	ldr	r3, [r3, #12]
 80063b6:	4927      	ldr	r1, [pc, #156]	@ (8006454 <HAL_RCC_ClockConfig+0x35c>)
 80063b8:	4313      	orrs	r3, r2
 80063ba:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	f003 0308 	and.w	r3, r3, #8
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d012      	beq.n	80063ee <HAL_RCC_ClockConfig+0x2f6>
  {
    if ((pClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	691a      	ldr	r2, [r3, #16]
 80063cc:	4b21      	ldr	r3, [pc, #132]	@ (8006454 <HAL_RCC_ClockConfig+0x35c>)
 80063ce:	6a1b      	ldr	r3, [r3, #32]
 80063d0:	091b      	lsrs	r3, r3, #4
 80063d2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80063d6:	429a      	cmp	r2, r3
 80063d8:	d209      	bcs.n	80063ee <HAL_RCC_ClockConfig+0x2f6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 80063da:	4b1e      	ldr	r3, [pc, #120]	@ (8006454 <HAL_RCC_ClockConfig+0x35c>)
 80063dc:	6a1b      	ldr	r3, [r3, #32]
 80063de:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	691b      	ldr	r3, [r3, #16]
 80063e6:	011b      	lsls	r3, r3, #4
 80063e8:	491a      	ldr	r1, [pc, #104]	@ (8006454 <HAL_RCC_ClockConfig+0x35c>)
 80063ea:	4313      	orrs	r3, r2
 80063ec:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	f003 0310 	and.w	r3, r3, #16
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d012      	beq.n	8006420 <HAL_RCC_ClockConfig+0x328>
  {
    if ((pClkInitStruct->APB3CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	695a      	ldr	r2, [r3, #20]
 80063fe:	4b15      	ldr	r3, [pc, #84]	@ (8006454 <HAL_RCC_ClockConfig+0x35c>)
 8006400:	6a1b      	ldr	r3, [r3, #32]
 8006402:	0a1b      	lsrs	r3, r3, #8
 8006404:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006408:	429a      	cmp	r2, r3
 800640a:	d209      	bcs.n	8006420 <HAL_RCC_ClockConfig+0x328>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 800640c:	4b11      	ldr	r3, [pc, #68]	@ (8006454 <HAL_RCC_ClockConfig+0x35c>)
 800640e:	6a1b      	ldr	r3, [r3, #32]
 8006410:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	695b      	ldr	r3, [r3, #20]
 8006418:	021b      	lsls	r3, r3, #8
 800641a:	490e      	ldr	r1, [pc, #56]	@ (8006454 <HAL_RCC_ClockConfig+0x35c>)
 800641c:	4313      	orrs	r3, r2
 800641e:	620b      	str	r3, [r1, #32]
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8006420:	f000 f822 	bl	8006468 <HAL_RCC_GetSysClockFreq>
 8006424:	4602      	mov	r2, r0
 8006426:	4b0b      	ldr	r3, [pc, #44]	@ (8006454 <HAL_RCC_ClockConfig+0x35c>)
 8006428:	6a1b      	ldr	r3, [r3, #32]
 800642a:	f003 030f 	and.w	r3, r3, #15
 800642e:	490b      	ldr	r1, [pc, #44]	@ (800645c <HAL_RCC_ClockConfig+0x364>)
 8006430:	5ccb      	ldrb	r3, [r1, r3]
 8006432:	fa22 f303 	lsr.w	r3, r2, r3
 8006436:	4a0a      	ldr	r2, [pc, #40]	@ (8006460 <HAL_RCC_ClockConfig+0x368>)
 8006438:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800643a:	4b0a      	ldr	r3, [pc, #40]	@ (8006464 <HAL_RCC_ClockConfig+0x36c>)
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	4618      	mov	r0, r3
 8006440:	f7fc fc8c 	bl	8002d5c <HAL_InitTick>
 8006444:	4603      	mov	r3, r0
 8006446:	72fb      	strb	r3, [r7, #11]

  return halstatus;
 8006448:	7afb      	ldrb	r3, [r7, #11]
}
 800644a:	4618      	mov	r0, r3
 800644c:	3710      	adds	r7, #16
 800644e:	46bd      	mov	sp, r7
 8006450:	bd80      	pop	{r7, pc}
 8006452:	bf00      	nop
 8006454:	44020c00 	.word	0x44020c00
 8006458:	40022000 	.word	0x40022000
 800645c:	0800e074 	.word	0x0800e074
 8006460:	20000084 	.word	0x20000084
 8006464:	20000088 	.word	0x20000088

08006468 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006468:	b480      	push	{r7}
 800646a:	b089      	sub	sp, #36	@ 0x24
 800646c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
  uint32_t hsivalue;
  float_t fracn1;
  float_t pllvco;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_CSI)
 800646e:	4b8c      	ldr	r3, [pc, #560]	@ (80066a0 <HAL_RCC_GetSysClockFreq+0x238>)
 8006470:	69db      	ldr	r3, [r3, #28]
 8006472:	f003 0318 	and.w	r3, r3, #24
 8006476:	2b08      	cmp	r3, #8
 8006478:	d102      	bne.n	8006480 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 800647a:	4b8a      	ldr	r3, [pc, #552]	@ (80066a4 <HAL_RCC_GetSysClockFreq+0x23c>)
 800647c:	61fb      	str	r3, [r7, #28]
 800647e:	e107      	b.n	8006690 <HAL_RCC_GetSysClockFreq+0x228>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006480:	4b87      	ldr	r3, [pc, #540]	@ (80066a0 <HAL_RCC_GetSysClockFreq+0x238>)
 8006482:	69db      	ldr	r3, [r3, #28]
 8006484:	f003 0318 	and.w	r3, r3, #24
 8006488:	2b00      	cmp	r3, #0
 800648a:	d112      	bne.n	80064b2 <HAL_RCC_GetSysClockFreq+0x4a>
  {
    /* HSI used as system clock source */
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 800648c:	4b84      	ldr	r3, [pc, #528]	@ (80066a0 <HAL_RCC_GetSysClockFreq+0x238>)
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	f003 0320 	and.w	r3, r3, #32
 8006494:	2b00      	cmp	r3, #0
 8006496:	d009      	beq.n	80064ac <HAL_RCC_GetSysClockFreq+0x44>
    {
      sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006498:	4b81      	ldr	r3, [pc, #516]	@ (80066a0 <HAL_RCC_GetSysClockFreq+0x238>)
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	08db      	lsrs	r3, r3, #3
 800649e:	f003 0303 	and.w	r3, r3, #3
 80064a2:	4a81      	ldr	r2, [pc, #516]	@ (80066a8 <HAL_RCC_GetSysClockFreq+0x240>)
 80064a4:	fa22 f303 	lsr.w	r3, r2, r3
 80064a8:	61fb      	str	r3, [r7, #28]
 80064aa:	e0f1      	b.n	8006690 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = (uint32_t) HSI_VALUE;
 80064ac:	4b7e      	ldr	r3, [pc, #504]	@ (80066a8 <HAL_RCC_GetSysClockFreq+0x240>)
 80064ae:	61fb      	str	r3, [r7, #28]
 80064b0:	e0ee      	b.n	8006690 <HAL_RCC_GetSysClockFreq+0x228>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80064b2:	4b7b      	ldr	r3, [pc, #492]	@ (80066a0 <HAL_RCC_GetSysClockFreq+0x238>)
 80064b4:	69db      	ldr	r3, [r3, #28]
 80064b6:	f003 0318 	and.w	r3, r3, #24
 80064ba:	2b10      	cmp	r3, #16
 80064bc:	d102      	bne.n	80064c4 <HAL_RCC_GetSysClockFreq+0x5c>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80064be:	4b7b      	ldr	r3, [pc, #492]	@ (80066ac <HAL_RCC_GetSysClockFreq+0x244>)
 80064c0:	61fb      	str	r3, [r7, #28]
 80064c2:	e0e5      	b.n	8006690 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80064c4:	4b76      	ldr	r3, [pc, #472]	@ (80066a0 <HAL_RCC_GetSysClockFreq+0x238>)
 80064c6:	69db      	ldr	r3, [r3, #28]
 80064c8:	f003 0318 	and.w	r3, r3, #24
 80064cc:	2b18      	cmp	r3, #24
 80064ce:	f040 80dd 	bne.w	800668c <HAL_RCC_GetSysClockFreq+0x224>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 80064d2:	4b73      	ldr	r3, [pc, #460]	@ (80066a0 <HAL_RCC_GetSysClockFreq+0x238>)
 80064d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064d6:	f003 0303 	and.w	r3, r3, #3
 80064da:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 80064dc:	4b70      	ldr	r3, [pc, #448]	@ (80066a0 <HAL_RCC_GetSysClockFreq+0x238>)
 80064de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064e0:	0a1b      	lsrs	r3, r3, #8
 80064e2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80064e6:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 80064e8:	4b6d      	ldr	r3, [pc, #436]	@ (80066a0 <HAL_RCC_GetSysClockFreq+0x238>)
 80064ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064ec:	091b      	lsrs	r3, r3, #4
 80064ee:	f003 0301 	and.w	r3, r3, #1
 80064f2:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 80064f4:	4b6a      	ldr	r3, [pc, #424]	@ (80066a0 <HAL_RCC_GetSysClockFreq+0x238>)
 80064f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                               RCC_PLL1FRACR_PLL1FRACN) >> RCC_PLL1FRACR_PLL1FRACN_Pos));
 80064f8:	08db      	lsrs	r3, r3, #3
 80064fa:	f3c3 030c 	ubfx	r3, r3, #0, #13
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 80064fe:	68fa      	ldr	r2, [r7, #12]
 8006500:	fb02 f303 	mul.w	r3, r2, r3
 8006504:	ee07 3a90 	vmov	s15, r3
 8006508:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800650c:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8006510:	693b      	ldr	r3, [r7, #16]
 8006512:	2b00      	cmp	r3, #0
 8006514:	f000 80b7 	beq.w	8006686 <HAL_RCC_GetSysClockFreq+0x21e>
    {
      switch (pllsource)
 8006518:	697b      	ldr	r3, [r7, #20]
 800651a:	2b01      	cmp	r3, #1
 800651c:	d003      	beq.n	8006526 <HAL_RCC_GetSysClockFreq+0xbe>
 800651e:	697b      	ldr	r3, [r7, #20]
 8006520:	2b03      	cmp	r3, #3
 8006522:	d056      	beq.n	80065d2 <HAL_RCC_GetSysClockFreq+0x16a>
 8006524:	e077      	b.n	8006616 <HAL_RCC_GetSysClockFreq+0x1ae>
      {
        case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */

          if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 8006526:	4b5e      	ldr	r3, [pc, #376]	@ (80066a0 <HAL_RCC_GetSysClockFreq+0x238>)
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	f003 0320 	and.w	r3, r3, #32
 800652e:	2b00      	cmp	r3, #0
 8006530:	d02d      	beq.n	800658e <HAL_RCC_GetSysClockFreq+0x126>
          {
            hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006532:	4b5b      	ldr	r3, [pc, #364]	@ (80066a0 <HAL_RCC_GetSysClockFreq+0x238>)
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	08db      	lsrs	r3, r3, #3
 8006538:	f003 0303 	and.w	r3, r3, #3
 800653c:	4a5a      	ldr	r2, [pc, #360]	@ (80066a8 <HAL_RCC_GetSysClockFreq+0x240>)
 800653e:	fa22 f303 	lsr.w	r3, r2, r3
 8006542:	607b      	str	r3, [r7, #4]
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	ee07 3a90 	vmov	s15, r3
 800654a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800654e:	693b      	ldr	r3, [r7, #16]
 8006550:	ee07 3a90 	vmov	s15, r3
 8006554:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006558:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800655c:	4b50      	ldr	r3, [pc, #320]	@ (80066a0 <HAL_RCC_GetSysClockFreq+0x238>)
 800655e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006560:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006564:	ee07 3a90 	vmov	s15, r3
 8006568:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 800656c:	ed97 6a02 	vldr	s12, [r7, #8]
 8006570:	eddf 5a4f 	vldr	s11, [pc, #316]	@ 80066b0 <HAL_RCC_GetSysClockFreq+0x248>
 8006574:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006578:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 800657c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006580:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006584:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006588:	edc7 7a06 	vstr	s15, [r7, #24]
          {
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
          }

          break;
 800658c:	e065      	b.n	800665a <HAL_RCC_GetSysClockFreq+0x1f2>
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800658e:	693b      	ldr	r3, [r7, #16]
 8006590:	ee07 3a90 	vmov	s15, r3
 8006594:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006598:	eddf 6a46 	vldr	s13, [pc, #280]	@ 80066b4 <HAL_RCC_GetSysClockFreq+0x24c>
 800659c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80065a0:	4b3f      	ldr	r3, [pc, #252]	@ (80066a0 <HAL_RCC_GetSysClockFreq+0x238>)
 80065a2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80065a4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80065a8:	ee07 3a90 	vmov	s15, r3
 80065ac:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 80065b0:	ed97 6a02 	vldr	s12, [r7, #8]
 80065b4:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 80066b0 <HAL_RCC_GetSysClockFreq+0x248>
 80065b8:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80065bc:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 80065c0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80065c4:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80065c8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80065cc:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 80065d0:	e043      	b.n	800665a <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80065d2:	693b      	ldr	r3, [r7, #16]
 80065d4:	ee07 3a90 	vmov	s15, r3
 80065d8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80065dc:	eddf 6a36 	vldr	s13, [pc, #216]	@ 80066b8 <HAL_RCC_GetSysClockFreq+0x250>
 80065e0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80065e4:	4b2e      	ldr	r3, [pc, #184]	@ (80066a0 <HAL_RCC_GetSysClockFreq+0x238>)
 80065e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80065e8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80065ec:	ee07 3a90 	vmov	s15, r3
 80065f0:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 80065f4:	ed97 6a02 	vldr	s12, [r7, #8]
 80065f8:	eddf 5a2d 	vldr	s11, [pc, #180]	@ 80066b0 <HAL_RCC_GetSysClockFreq+0x248>
 80065fc:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006600:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8006604:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006608:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800660c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006610:	edc7 7a06 	vstr	s15, [r7, #24]

          break;
 8006614:	e021      	b.n	800665a <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        default:
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006616:	693b      	ldr	r3, [r7, #16]
 8006618:	ee07 3a90 	vmov	s15, r3
 800661c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006620:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80066bc <HAL_RCC_GetSysClockFreq+0x254>
 8006624:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006628:	4b1d      	ldr	r3, [pc, #116]	@ (80066a0 <HAL_RCC_GetSysClockFreq+0x238>)
 800662a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800662c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006630:	ee07 3a90 	vmov	s15, r3
 8006634:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8006638:	ed97 6a02 	vldr	s12, [r7, #8]
 800663c:	eddf 5a1c 	vldr	s11, [pc, #112]	@ 80066b0 <HAL_RCC_GetSysClockFreq+0x248>
 8006640:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006644:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8006648:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800664c:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006650:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006654:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 8006658:	bf00      	nop
      }

      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + 1U) ;
 800665a:	4b11      	ldr	r3, [pc, #68]	@ (80066a0 <HAL_RCC_GetSysClockFreq+0x238>)
 800665c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800665e:	0a5b      	lsrs	r3, r3, #9
 8006660:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006664:	3301      	adds	r3, #1
 8006666:	603b      	str	r3, [r7, #0]
      sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8006668:	683b      	ldr	r3, [r7, #0]
 800666a:	ee07 3a90 	vmov	s15, r3
 800666e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006672:	edd7 6a06 	vldr	s13, [r7, #24]
 8006676:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800667a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800667e:	ee17 3a90 	vmov	r3, s15
 8006682:	61fb      	str	r3, [r7, #28]
 8006684:	e004      	b.n	8006690 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = 0;
 8006686:	2300      	movs	r3, #0
 8006688:	61fb      	str	r3, [r7, #28]
 800668a:	e001      	b.n	8006690 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else
  {
    /* HSI is the default system clock source */
    sysclockfreq = (uint32_t) HSI_VALUE;
 800668c:	4b06      	ldr	r3, [pc, #24]	@ (80066a8 <HAL_RCC_GetSysClockFreq+0x240>)
 800668e:	61fb      	str	r3, [r7, #28]
  }

  return sysclockfreq;
 8006690:	69fb      	ldr	r3, [r7, #28]
}
 8006692:	4618      	mov	r0, r3
 8006694:	3724      	adds	r7, #36	@ 0x24
 8006696:	46bd      	mov	sp, r7
 8006698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800669c:	4770      	bx	lr
 800669e:	bf00      	nop
 80066a0:	44020c00 	.word	0x44020c00
 80066a4:	003d0900 	.word	0x003d0900
 80066a8:	03d09000 	.word	0x03d09000
 80066ac:	007a1200 	.word	0x007a1200
 80066b0:	46000000 	.word	0x46000000
 80066b4:	4c742400 	.word	0x4c742400
 80066b8:	4af42400 	.word	0x4af42400
 80066bc:	4a742400 	.word	0x4a742400

080066c0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80066c0:	b580      	push	{r7, lr}
 80066c2:	af00      	add	r7, sp, #0

  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 80066c4:	f7ff fed0 	bl	8006468 <HAL_RCC_GetSysClockFreq>
 80066c8:	4602      	mov	r2, r0
 80066ca:	4b08      	ldr	r3, [pc, #32]	@ (80066ec <HAL_RCC_GetHCLKFreq+0x2c>)
 80066cc:	6a1b      	ldr	r3, [r3, #32]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 80066ce:	f003 030f 	and.w	r3, r3, #15
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 80066d2:	4907      	ldr	r1, [pc, #28]	@ (80066f0 <HAL_RCC_GetHCLKFreq+0x30>)
 80066d4:	5ccb      	ldrb	r3, [r1, r3]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 80066d6:	f003 031f 	and.w	r3, r3, #31
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 80066da:	fa22 f303 	lsr.w	r3, r2, r3
 80066de:	4a05      	ldr	r2, [pc, #20]	@ (80066f4 <HAL_RCC_GetHCLKFreq+0x34>)
 80066e0:	6013      	str	r3, [r2, #0]

  return SystemCoreClock;
 80066e2:	4b04      	ldr	r3, [pc, #16]	@ (80066f4 <HAL_RCC_GetHCLKFreq+0x34>)
 80066e4:	681b      	ldr	r3, [r3, #0]
}
 80066e6:	4618      	mov	r0, r3
 80066e8:	bd80      	pop	{r7, pc}
 80066ea:	bf00      	nop
 80066ec:	44020c00 	.word	0x44020c00
 80066f0:	0800e074 	.word	0x0800e074
 80066f4:	20000084 	.word	0x20000084

080066f8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80066f8:	b580      	push	{r7, lr}
 80066fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]) & 0x1FU));
 80066fc:	f7ff ffe0 	bl	80066c0 <HAL_RCC_GetHCLKFreq>
 8006700:	4602      	mov	r2, r0
 8006702:	4b06      	ldr	r3, [pc, #24]	@ (800671c <HAL_RCC_GetPCLK1Freq+0x24>)
 8006704:	6a1b      	ldr	r3, [r3, #32]
 8006706:	091b      	lsrs	r3, r3, #4
 8006708:	f003 0307 	and.w	r3, r3, #7
 800670c:	4904      	ldr	r1, [pc, #16]	@ (8006720 <HAL_RCC_GetPCLK1Freq+0x28>)
 800670e:	5ccb      	ldrb	r3, [r1, r3]
 8006710:	f003 031f 	and.w	r3, r3, #31
 8006714:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006718:	4618      	mov	r0, r3
 800671a:	bd80      	pop	{r7, pc}
 800671c:	44020c00 	.word	0x44020c00
 8006720:	0800e084 	.word	0x0800e084

08006724 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006724:	b580      	push	{r7, lr}
 8006726:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]) & 0x1FU));
 8006728:	f7ff ffca 	bl	80066c0 <HAL_RCC_GetHCLKFreq>
 800672c:	4602      	mov	r2, r0
 800672e:	4b06      	ldr	r3, [pc, #24]	@ (8006748 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006730:	6a1b      	ldr	r3, [r3, #32]
 8006732:	0a1b      	lsrs	r3, r3, #8
 8006734:	f003 0307 	and.w	r3, r3, #7
 8006738:	4904      	ldr	r1, [pc, #16]	@ (800674c <HAL_RCC_GetPCLK2Freq+0x28>)
 800673a:	5ccb      	ldrb	r3, [r1, r3]
 800673c:	f003 031f 	and.w	r3, r3, #31
 8006740:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006744:	4618      	mov	r0, r3
 8006746:	bd80      	pop	{r7, pc}
 8006748:	44020c00 	.word	0x44020c00
 800674c:	0800e084 	.word	0x0800e084

08006750 <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 8006750:	b580      	push	{r7, lr}
 8006752:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK3 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE3) >> RCC_CFGR2_PPRE3_Pos]) & 0x1FU));
 8006754:	f7ff ffb4 	bl	80066c0 <HAL_RCC_GetHCLKFreq>
 8006758:	4602      	mov	r2, r0
 800675a:	4b06      	ldr	r3, [pc, #24]	@ (8006774 <HAL_RCC_GetPCLK3Freq+0x24>)
 800675c:	6a1b      	ldr	r3, [r3, #32]
 800675e:	0b1b      	lsrs	r3, r3, #12
 8006760:	f003 0307 	and.w	r3, r3, #7
 8006764:	4904      	ldr	r1, [pc, #16]	@ (8006778 <HAL_RCC_GetPCLK3Freq+0x28>)
 8006766:	5ccb      	ldrb	r3, [r1, r3]
 8006768:	f003 031f 	and.w	r3, r3, #31
 800676c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006770:	4618      	mov	r0, r3
 8006772:	bd80      	pop	{r7, pc}
 8006774:	44020c00 	.word	0x44020c00
 8006778:	0800e084 	.word	0x0800e084

0800677c <HAL_RCCEx_PeriphCLKConfig>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 800677c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006780:	b0ba      	sub	sp, #232	@ 0xe8
 8006782:	af00      	add	r7, sp, #0
 8006784:	f8c7 00d4 	str.w	r0, [r7, #212]	@ 0xd4
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006788:	2300      	movs	r3, #0
 800678a:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800678e:	2300      	movs	r3, #0
 8006790:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8006794:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006798:	e9d3 2300 	ldrd	r2, r3, [r3]
 800679c:	f002 7480 	and.w	r4, r2, #16777216	@ 0x1000000
 80067a0:	2500      	movs	r5, #0
 80067a2:	ea54 0305 	orrs.w	r3, r4, r5
 80067a6:	d00b      	beq.n	80067c0 <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(pPeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(pPeriphClkInit->CkperClockSelection);
 80067a8:	4bcd      	ldr	r3, [pc, #820]	@ (8006ae0 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80067aa:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80067ae:	f023 4140 	bic.w	r1, r3, #3221225472	@ 0xc0000000
 80067b2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80067b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80067b8:	4ac9      	ldr	r2, [pc, #804]	@ (8006ae0 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80067ba:	430b      	orrs	r3, r1
 80067bc:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80067c0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80067c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067c8:	f002 0801 	and.w	r8, r2, #1
 80067cc:	f04f 0900 	mov.w	r9, #0
 80067d0:	ea58 0309 	orrs.w	r3, r8, r9
 80067d4:	d042      	beq.n	800685c <HAL_RCCEx_PeriphCLKConfig+0xe0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    switch (pPeriphClkInit->Usart1ClockSelection)
 80067d6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80067da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80067dc:	2b05      	cmp	r3, #5
 80067de:	d823      	bhi.n	8006828 <HAL_RCCEx_PeriphCLKConfig+0xac>
 80067e0:	a201      	add	r2, pc, #4	@ (adr r2, 80067e8 <HAL_RCCEx_PeriphCLKConfig+0x6c>)
 80067e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067e6:	bf00      	nop
 80067e8:	08006831 	.word	0x08006831
 80067ec:	08006801 	.word	0x08006801
 80067f0:	08006815 	.word	0x08006815
 80067f4:	08006831 	.word	0x08006831
 80067f8:	08006831 	.word	0x08006831
 80067fc:	08006831 	.word	0x08006831
        /* USART1 clock source config set later after clock selection check */
        break;

      case RCC_USART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006800:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006804:	3308      	adds	r3, #8
 8006806:	4618      	mov	r0, r3
 8006808:	f003 f90c 	bl	8009a24 <RCCEx_PLL2_Config>
 800680c:	4603      	mov	r3, r0
 800680e:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* USART1 clock source config set later after clock selection check */
        break;
 8006812:	e00e      	b.n	8006832 <HAL_RCCEx_PeriphCLKConfig+0xb6>
#if defined(RCC_USART1CLKSOURCE_PLL3Q)
      case RCC_USART1CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART1*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006814:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006818:	3330      	adds	r3, #48	@ 0x30
 800681a:	4618      	mov	r0, r3
 800681c:	f003 f99a 	bl	8009b54 <RCCEx_PLL3_Config>
 8006820:	4603      	mov	r3, r0
 8006822:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* USART1 clock source config set later after clock selection check */
        break;
 8006826:	e004      	b.n	8006832 <HAL_RCCEx_PeriphCLKConfig+0xb6>
      case RCC_USART1CLKSOURCE_LSE:      /* LSE clock is used as source of USART1 clock*/
        /* USART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006828:	2301      	movs	r3, #1
 800682a:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 800682e:	e000      	b.n	8006832 <HAL_RCCEx_PeriphCLKConfig+0xb6>
        break;
 8006830:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006832:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8006836:	2b00      	cmp	r3, #0
 8006838:	d10c      	bne.n	8006854 <HAL_RCCEx_PeriphCLKConfig+0xd8>
    {
      /* Set the source of USART1 clock*/
      __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 800683a:	4ba9      	ldr	r3, [pc, #676]	@ (8006ae0 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 800683c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8006840:	f023 0107 	bic.w	r1, r3, #7
 8006844:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006848:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800684a:	4aa5      	ldr	r2, [pc, #660]	@ (8006ae0 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 800684c:	430b      	orrs	r3, r1
 800684e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8006852:	e003      	b.n	800685c <HAL_RCCEx_PeriphCLKConfig+0xe0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006854:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8006858:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800685c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006860:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006864:	f002 0a02 	and.w	sl, r2, #2
 8006868:	f04f 0b00 	mov.w	fp, #0
 800686c:	ea5a 030b 	orrs.w	r3, sl, fp
 8006870:	f000 8088 	beq.w	8006984 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    switch (pPeriphClkInit->Usart2ClockSelection)
 8006874:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006878:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800687a:	2b28      	cmp	r3, #40	@ 0x28
 800687c:	d868      	bhi.n	8006950 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 800687e:	a201      	add	r2, pc, #4	@ (adr r2, 8006884 <HAL_RCCEx_PeriphCLKConfig+0x108>)
 8006880:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006884:	08006959 	.word	0x08006959
 8006888:	08006951 	.word	0x08006951
 800688c:	08006951 	.word	0x08006951
 8006890:	08006951 	.word	0x08006951
 8006894:	08006951 	.word	0x08006951
 8006898:	08006951 	.word	0x08006951
 800689c:	08006951 	.word	0x08006951
 80068a0:	08006951 	.word	0x08006951
 80068a4:	08006929 	.word	0x08006929
 80068a8:	08006951 	.word	0x08006951
 80068ac:	08006951 	.word	0x08006951
 80068b0:	08006951 	.word	0x08006951
 80068b4:	08006951 	.word	0x08006951
 80068b8:	08006951 	.word	0x08006951
 80068bc:	08006951 	.word	0x08006951
 80068c0:	08006951 	.word	0x08006951
 80068c4:	0800693d 	.word	0x0800693d
 80068c8:	08006951 	.word	0x08006951
 80068cc:	08006951 	.word	0x08006951
 80068d0:	08006951 	.word	0x08006951
 80068d4:	08006951 	.word	0x08006951
 80068d8:	08006951 	.word	0x08006951
 80068dc:	08006951 	.word	0x08006951
 80068e0:	08006951 	.word	0x08006951
 80068e4:	08006959 	.word	0x08006959
 80068e8:	08006951 	.word	0x08006951
 80068ec:	08006951 	.word	0x08006951
 80068f0:	08006951 	.word	0x08006951
 80068f4:	08006951 	.word	0x08006951
 80068f8:	08006951 	.word	0x08006951
 80068fc:	08006951 	.word	0x08006951
 8006900:	08006951 	.word	0x08006951
 8006904:	08006959 	.word	0x08006959
 8006908:	08006951 	.word	0x08006951
 800690c:	08006951 	.word	0x08006951
 8006910:	08006951 	.word	0x08006951
 8006914:	08006951 	.word	0x08006951
 8006918:	08006951 	.word	0x08006951
 800691c:	08006951 	.word	0x08006951
 8006920:	08006951 	.word	0x08006951
 8006924:	08006959 	.word	0x08006959
        /* USART2 clock source config set later after clock selection check */
        break;

      case RCC_USART2CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART2*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006928:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800692c:	3308      	adds	r3, #8
 800692e:	4618      	mov	r0, r3
 8006930:	f003 f878 	bl	8009a24 <RCCEx_PLL2_Config>
 8006934:	4603      	mov	r3, r0
 8006936:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* USART2 clock source config set later after clock selection check */
        break;
 800693a:	e00e      	b.n	800695a <HAL_RCCEx_PeriphCLKConfig+0x1de>

#if defined(RCC_USART2CLKSOURCE_PLL3Q)
      case RCC_USART2CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART2*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800693c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006940:	3330      	adds	r3, #48	@ 0x30
 8006942:	4618      	mov	r0, r3
 8006944:	f003 f906 	bl	8009b54 <RCCEx_PLL3_Config>
 8006948:	4603      	mov	r3, r0
 800694a:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* USART2 clock source config set later after clock selection check */
        break;
 800694e:	e004      	b.n	800695a <HAL_RCCEx_PeriphCLKConfig+0x1de>
      case RCC_USART2CLKSOURCE_LSE:      /* LSE clock is used as source of USART2 clock*/
        /* USART2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006950:	2301      	movs	r3, #1
 8006952:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8006956:	e000      	b.n	800695a <HAL_RCCEx_PeriphCLKConfig+0x1de>
        break;
 8006958:	bf00      	nop
    }

    if (ret == HAL_OK)
 800695a:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800695e:	2b00      	cmp	r3, #0
 8006960:	d10c      	bne.n	800697c <HAL_RCCEx_PeriphCLKConfig+0x200>
    {
      /* Set the source of USART2 clock*/
      __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 8006962:	4b5f      	ldr	r3, [pc, #380]	@ (8006ae0 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8006964:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8006968:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800696c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006970:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006972:	4a5b      	ldr	r2, [pc, #364]	@ (8006ae0 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8006974:	430b      	orrs	r3, r1
 8006976:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800697a:	e003      	b.n	8006984 <HAL_RCCEx_PeriphCLKConfig+0x208>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800697c:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8006980:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006984:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006988:	e9d3 2300 	ldrd	r2, r3, [r3]
 800698c:	f002 0304 	and.w	r3, r2, #4
 8006990:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006994:	2300      	movs	r3, #0
 8006996:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800699a:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800699e:	460b      	mov	r3, r1
 80069a0:	4313      	orrs	r3, r2
 80069a2:	d04e      	beq.n	8006a42 <HAL_RCCEx_PeriphCLKConfig+0x2c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    switch (pPeriphClkInit->Usart3ClockSelection)
 80069a4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80069a8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80069aa:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80069ae:	d02c      	beq.n	8006a0a <HAL_RCCEx_PeriphCLKConfig+0x28e>
 80069b0:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80069b4:	d825      	bhi.n	8006a02 <HAL_RCCEx_PeriphCLKConfig+0x286>
 80069b6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80069ba:	d028      	beq.n	8006a0e <HAL_RCCEx_PeriphCLKConfig+0x292>
 80069bc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80069c0:	d81f      	bhi.n	8006a02 <HAL_RCCEx_PeriphCLKConfig+0x286>
 80069c2:	2bc0      	cmp	r3, #192	@ 0xc0
 80069c4:	d025      	beq.n	8006a12 <HAL_RCCEx_PeriphCLKConfig+0x296>
 80069c6:	2bc0      	cmp	r3, #192	@ 0xc0
 80069c8:	d81b      	bhi.n	8006a02 <HAL_RCCEx_PeriphCLKConfig+0x286>
 80069ca:	2b80      	cmp	r3, #128	@ 0x80
 80069cc:	d00f      	beq.n	80069ee <HAL_RCCEx_PeriphCLKConfig+0x272>
 80069ce:	2b80      	cmp	r3, #128	@ 0x80
 80069d0:	d817      	bhi.n	8006a02 <HAL_RCCEx_PeriphCLKConfig+0x286>
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	d01f      	beq.n	8006a16 <HAL_RCCEx_PeriphCLKConfig+0x29a>
 80069d6:	2b40      	cmp	r3, #64	@ 0x40
 80069d8:	d113      	bne.n	8006a02 <HAL_RCCEx_PeriphCLKConfig+0x286>
        /* USART3 clock source config set later after clock selection check */
        break;

      case RCC_USART3CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART3*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80069da:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80069de:	3308      	adds	r3, #8
 80069e0:	4618      	mov	r0, r3
 80069e2:	f003 f81f 	bl	8009a24 <RCCEx_PLL2_Config>
 80069e6:	4603      	mov	r3, r0
 80069e8:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* USART3 clock source config set later after clock selection check */
        break;
 80069ec:	e014      	b.n	8006a18 <HAL_RCCEx_PeriphCLKConfig+0x29c>

#if defined(RCC_USART3CLKSOURCE_PLL3Q)
      case RCC_USART3CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART3*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80069ee:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80069f2:	3330      	adds	r3, #48	@ 0x30
 80069f4:	4618      	mov	r0, r3
 80069f6:	f003 f8ad 	bl	8009b54 <RCCEx_PLL3_Config>
 80069fa:	4603      	mov	r3, r0
 80069fc:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* USART3 clock source config set later after clock selection check */
        break;
 8006a00:	e00a      	b.n	8006a18 <HAL_RCCEx_PeriphCLKConfig+0x29c>
      case RCC_USART3CLKSOURCE_LSE:      /* LSE clock is used as source of USART3 clock*/
        /* USART3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006a02:	2301      	movs	r3, #1
 8006a04:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8006a08:	e006      	b.n	8006a18 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 8006a0a:	bf00      	nop
 8006a0c:	e004      	b.n	8006a18 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 8006a0e:	bf00      	nop
 8006a10:	e002      	b.n	8006a18 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 8006a12:	bf00      	nop
 8006a14:	e000      	b.n	8006a18 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 8006a16:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006a18:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d10c      	bne.n	8006a3a <HAL_RCCEx_PeriphCLKConfig+0x2be>
    {
      /* Set the source of USART3 clock*/
      __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 8006a20:	4b2f      	ldr	r3, [pc, #188]	@ (8006ae0 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8006a22:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8006a26:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8006a2a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006a2e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006a30:	4a2b      	ldr	r2, [pc, #172]	@ (8006ae0 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8006a32:	430b      	orrs	r3, r1
 8006a34:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8006a38:	e003      	b.n	8006a42 <HAL_RCCEx_PeriphCLKConfig+0x2c6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006a3a:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8006a3e:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006a42:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006a46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a4a:	f002 0308 	and.w	r3, r2, #8
 8006a4e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006a52:	2300      	movs	r3, #0
 8006a54:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006a58:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006a5c:	460b      	mov	r3, r1
 8006a5e:	4313      	orrs	r3, r2
 8006a60:	d056      	beq.n	8006b10 <HAL_RCCEx_PeriphCLKConfig+0x394>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    switch (pPeriphClkInit->Uart4ClockSelection)
 8006a62:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006a66:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006a68:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8006a6c:	d031      	beq.n	8006ad2 <HAL_RCCEx_PeriphCLKConfig+0x356>
 8006a6e:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8006a72:	d82a      	bhi.n	8006aca <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8006a74:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006a78:	d02d      	beq.n	8006ad6 <HAL_RCCEx_PeriphCLKConfig+0x35a>
 8006a7a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006a7e:	d824      	bhi.n	8006aca <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8006a80:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8006a84:	d029      	beq.n	8006ada <HAL_RCCEx_PeriphCLKConfig+0x35e>
 8006a86:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8006a8a:	d81e      	bhi.n	8006aca <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8006a8c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006a90:	d011      	beq.n	8006ab6 <HAL_RCCEx_PeriphCLKConfig+0x33a>
 8006a92:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006a96:	d818      	bhi.n	8006aca <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	d023      	beq.n	8006ae4 <HAL_RCCEx_PeriphCLKConfig+0x368>
 8006a9c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006aa0:	d113      	bne.n	8006aca <HAL_RCCEx_PeriphCLKConfig+0x34e>
        /* UART4 clock source config set later after clock selection check */
        break;

      case RCC_UART4CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART4*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006aa2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006aa6:	3308      	adds	r3, #8
 8006aa8:	4618      	mov	r0, r3
 8006aaa:	f002 ffbb 	bl	8009a24 <RCCEx_PLL2_Config>
 8006aae:	4603      	mov	r3, r0
 8006ab0:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* UART4 clock source config set later after clock selection check */
        break;
 8006ab4:	e017      	b.n	8006ae6 <HAL_RCCEx_PeriphCLKConfig+0x36a>

      case RCC_UART4CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART4*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006ab6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006aba:	3330      	adds	r3, #48	@ 0x30
 8006abc:	4618      	mov	r0, r3
 8006abe:	f003 f849 	bl	8009b54 <RCCEx_PLL3_Config>
 8006ac2:	4603      	mov	r3, r0
 8006ac4:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* UART4 clock source config set later after clock selection check */
        break;
 8006ac8:	e00d      	b.n	8006ae6 <HAL_RCCEx_PeriphCLKConfig+0x36a>
      case RCC_UART4CLKSOURCE_LSE:      /* LSE clock is used as source of UART4 clock*/
        /* UART4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006aca:	2301      	movs	r3, #1
 8006acc:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8006ad0:	e009      	b.n	8006ae6 <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 8006ad2:	bf00      	nop
 8006ad4:	e007      	b.n	8006ae6 <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 8006ad6:	bf00      	nop
 8006ad8:	e005      	b.n	8006ae6 <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 8006ada:	bf00      	nop
 8006adc:	e003      	b.n	8006ae6 <HAL_RCCEx_PeriphCLKConfig+0x36a>
 8006ade:	bf00      	nop
 8006ae0:	44020c00 	.word	0x44020c00
        break;
 8006ae4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006ae6:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d10c      	bne.n	8006b08 <HAL_RCCEx_PeriphCLKConfig+0x38c>
    {
      /* Set the source of UART4 clock*/
      __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 8006aee:	4bb9      	ldr	r3, [pc, #740]	@ (8006dd4 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8006af0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8006af4:	f423 6160 	bic.w	r1, r3, #3584	@ 0xe00
 8006af8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006afc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006afe:	4ab5      	ldr	r2, [pc, #724]	@ (8006dd4 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8006b00:	430b      	orrs	r3, r1
 8006b02:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8006b06:	e003      	b.n	8006b10 <HAL_RCCEx_PeriphCLKConfig+0x394>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006b08:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8006b0c:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
  }
#endif /* UART4 */

#if defined(UART5)
  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8006b10:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006b14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b18:	f002 0310 	and.w	r3, r2, #16
 8006b1c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006b20:	2300      	movs	r3, #0
 8006b22:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8006b26:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8006b2a:	460b      	mov	r3, r1
 8006b2c:	4313      	orrs	r3, r2
 8006b2e:	d053      	beq.n	8006bd8 <HAL_RCCEx_PeriphCLKConfig+0x45c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    switch (pPeriphClkInit->Uart5ClockSelection)
 8006b30:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006b34:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006b36:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8006b3a:	d031      	beq.n	8006ba0 <HAL_RCCEx_PeriphCLKConfig+0x424>
 8006b3c:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8006b40:	d82a      	bhi.n	8006b98 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8006b42:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006b46:	d02d      	beq.n	8006ba4 <HAL_RCCEx_PeriphCLKConfig+0x428>
 8006b48:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006b4c:	d824      	bhi.n	8006b98 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8006b4e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006b52:	d029      	beq.n	8006ba8 <HAL_RCCEx_PeriphCLKConfig+0x42c>
 8006b54:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006b58:	d81e      	bhi.n	8006b98 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8006b5a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006b5e:	d011      	beq.n	8006b84 <HAL_RCCEx_PeriphCLKConfig+0x408>
 8006b60:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006b64:	d818      	bhi.n	8006b98 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d020      	beq.n	8006bac <HAL_RCCEx_PeriphCLKConfig+0x430>
 8006b6a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006b6e:	d113      	bne.n	8006b98 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        /* UART5 clock source config set later after clock selection check */
        break;

      case RCC_UART5CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART5*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006b70:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006b74:	3308      	adds	r3, #8
 8006b76:	4618      	mov	r0, r3
 8006b78:	f002 ff54 	bl	8009a24 <RCCEx_PLL2_Config>
 8006b7c:	4603      	mov	r3, r0
 8006b7e:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* UART5 clock source config set later after clock selection check */
        break;
 8006b82:	e014      	b.n	8006bae <HAL_RCCEx_PeriphCLKConfig+0x432>

      case RCC_UART5CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART5*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006b84:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006b88:	3330      	adds	r3, #48	@ 0x30
 8006b8a:	4618      	mov	r0, r3
 8006b8c:	f002 ffe2 	bl	8009b54 <RCCEx_PLL3_Config>
 8006b90:	4603      	mov	r3, r0
 8006b92:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* UART5 clock source config set later after clock selection check */
        break;
 8006b96:	e00a      	b.n	8006bae <HAL_RCCEx_PeriphCLKConfig+0x432>
      case RCC_UART5CLKSOURCE_LSE:      /* LSE clock is used as source of UART5 clock*/
        /* UART5 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006b98:	2301      	movs	r3, #1
 8006b9a:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8006b9e:	e006      	b.n	8006bae <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8006ba0:	bf00      	nop
 8006ba2:	e004      	b.n	8006bae <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8006ba4:	bf00      	nop
 8006ba6:	e002      	b.n	8006bae <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8006ba8:	bf00      	nop
 8006baa:	e000      	b.n	8006bae <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8006bac:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006bae:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d10c      	bne.n	8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Set the source of UART5 clock*/
      __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 8006bb6:	4b87      	ldr	r3, [pc, #540]	@ (8006dd4 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8006bb8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8006bbc:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8006bc0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006bc4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006bc6:	4a83      	ldr	r2, [pc, #524]	@ (8006dd4 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8006bc8:	430b      	orrs	r3, r1
 8006bca:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8006bce:	e003      	b.n	8006bd8 <HAL_RCCEx_PeriphCLKConfig+0x45c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006bd0:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8006bd4:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
  }
#endif /* UART5 */

#if defined(USART6)
  /*-------------------------- USART6 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8006bd8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006bdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006be0:	f002 0320 	and.w	r3, r2, #32
 8006be4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006be8:	2300      	movs	r3, #0
 8006bea:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006bee:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8006bf2:	460b      	mov	r3, r1
 8006bf4:	4313      	orrs	r3, r2
 8006bf6:	d053      	beq.n	8006ca0 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(pPeriphClkInit->Usart6ClockSelection));

    switch (pPeriphClkInit->Usart6ClockSelection)
 8006bf8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006bfc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006bfe:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8006c02:	d031      	beq.n	8006c68 <HAL_RCCEx_PeriphCLKConfig+0x4ec>
 8006c04:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8006c08:	d82a      	bhi.n	8006c60 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8006c0a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006c0e:	d02d      	beq.n	8006c6c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8006c10:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006c14:	d824      	bhi.n	8006c60 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8006c16:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8006c1a:	d029      	beq.n	8006c70 <HAL_RCCEx_PeriphCLKConfig+0x4f4>
 8006c1c:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8006c20:	d81e      	bhi.n	8006c60 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8006c22:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006c26:	d011      	beq.n	8006c4c <HAL_RCCEx_PeriphCLKConfig+0x4d0>
 8006c28:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006c2c:	d818      	bhi.n	8006c60 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d020      	beq.n	8006c74 <HAL_RCCEx_PeriphCLKConfig+0x4f8>
 8006c32:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006c36:	d113      	bne.n	8006c60 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
        /* USART6 clock source config set later after clock selection check */
        break;

      case RCC_USART6CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART6*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006c38:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006c3c:	3308      	adds	r3, #8
 8006c3e:	4618      	mov	r0, r3
 8006c40:	f002 fef0 	bl	8009a24 <RCCEx_PLL2_Config>
 8006c44:	4603      	mov	r3, r0
 8006c46:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* USART6 clock source config set later after clock selection check */
        break;
 8006c4a:	e014      	b.n	8006c76 <HAL_RCCEx_PeriphCLKConfig+0x4fa>

      case RCC_USART6CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART6*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006c4c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006c50:	3330      	adds	r3, #48	@ 0x30
 8006c52:	4618      	mov	r0, r3
 8006c54:	f002 ff7e 	bl	8009b54 <RCCEx_PLL3_Config>
 8006c58:	4603      	mov	r3, r0
 8006c5a:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* USART6 clock source config set later after clock selection check */
        break;
 8006c5e:	e00a      	b.n	8006c76 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
      case RCC_USART6CLKSOURCE_LSE:      /* LSE clock is used as source of USART6 clock*/
        /* USART6 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006c60:	2301      	movs	r3, #1
 8006c62:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8006c66:	e006      	b.n	8006c76 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8006c68:	bf00      	nop
 8006c6a:	e004      	b.n	8006c76 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8006c6c:	bf00      	nop
 8006c6e:	e002      	b.n	8006c76 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8006c70:	bf00      	nop
 8006c72:	e000      	b.n	8006c76 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8006c74:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006c76:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	d10c      	bne.n	8006c98 <HAL_RCCEx_PeriphCLKConfig+0x51c>
    {
      /* Set the source of USART6 clock*/
      __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
 8006c7e:	4b55      	ldr	r3, [pc, #340]	@ (8006dd4 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8006c80:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8006c84:	f423 3160 	bic.w	r1, r3, #229376	@ 0x38000
 8006c88:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006c8c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006c8e:	4a51      	ldr	r2, [pc, #324]	@ (8006dd4 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8006c90:	430b      	orrs	r3, r1
 8006c92:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8006c96:	e003      	b.n	8006ca0 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006c98:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8006c9c:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }
#endif /* UART12 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006ca0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006ca4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ca8:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8006cac:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006cb0:	2300      	movs	r3, #0
 8006cb2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006cb6:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006cba:	460b      	mov	r3, r1
 8006cbc:	4313      	orrs	r3, r2
 8006cbe:	d053      	beq.n	8006d68 <HAL_RCCEx_PeriphCLKConfig+0x5ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    switch (pPeriphClkInit->Lpuart1ClockSelection)
 8006cc0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006cc4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006cc6:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8006cca:	d031      	beq.n	8006d30 <HAL_RCCEx_PeriphCLKConfig+0x5b4>
 8006ccc:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8006cd0:	d82a      	bhi.n	8006d28 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8006cd2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006cd6:	d02d      	beq.n	8006d34 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
 8006cd8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006cdc:	d824      	bhi.n	8006d28 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8006cde:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006ce2:	d029      	beq.n	8006d38 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8006ce4:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006ce8:	d81e      	bhi.n	8006d28 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8006cea:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006cee:	d011      	beq.n	8006d14 <HAL_RCCEx_PeriphCLKConfig+0x598>
 8006cf0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006cf4:	d818      	bhi.n	8006d28 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d020      	beq.n	8006d3c <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8006cfa:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006cfe:	d113      	bne.n	8006d28 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
        /* LPUART1 clock source config set later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for LPUART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006d00:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006d04:	3308      	adds	r3, #8
 8006d06:	4618      	mov	r0, r3
 8006d08:	f002 fe8c 	bl	8009a24 <RCCEx_PLL2_Config>
 8006d0c:	4603      	mov	r3, r0
 8006d0e:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* LPUART1 clock source config set later after clock selection check */
        break;
 8006d12:	e014      	b.n	8006d3e <HAL_RCCEx_PeriphCLKConfig+0x5c2>

#if defined(RCC_LPUART1CLKSOURCE_PLL3Q)
      case RCC_LPUART1CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for LPUART1*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006d14:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006d18:	3330      	adds	r3, #48	@ 0x30
 8006d1a:	4618      	mov	r0, r3
 8006d1c:	f002 ff1a 	bl	8009b54 <RCCEx_PLL3_Config>
 8006d20:	4603      	mov	r3, r0
 8006d22:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* LPUART1 clock source config set later after clock selection check */
        break;
 8006d26:	e00a      	b.n	8006d3e <HAL_RCCEx_PeriphCLKConfig+0x5c2>
      case RCC_LPUART1CLKSOURCE_LSE:      /* LSE clock is used as source of LPUART1 clock*/
        /* LPUART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006d28:	2301      	movs	r3, #1
 8006d2a:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8006d2e:	e006      	b.n	8006d3e <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8006d30:	bf00      	nop
 8006d32:	e004      	b.n	8006d3e <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8006d34:	bf00      	nop
 8006d36:	e002      	b.n	8006d3e <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8006d38:	bf00      	nop
 8006d3a:	e000      	b.n	8006d3e <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8006d3c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006d3e:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d10c      	bne.n	8006d60 <HAL_RCCEx_PeriphCLKConfig+0x5e4>
    {
      /* Set the source of LPUART1 clock*/
      __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 8006d46:	4b23      	ldr	r3, [pc, #140]	@ (8006dd4 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8006d48:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006d4c:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8006d50:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006d54:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006d56:	4a1f      	ldr	r2, [pc, #124]	@ (8006dd4 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8006d58:	430b      	orrs	r3, r1
 8006d5a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8006d5e:	e003      	b.n	8006d68 <HAL_RCCEx_PeriphCLKConfig+0x5ec>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006d60:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8006d64:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006d68:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006d6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d70:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8006d74:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006d78:	2300      	movs	r3, #0
 8006d7a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8006d7e:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8006d82:	460b      	mov	r3, r1
 8006d84:	4313      	orrs	r3, r2
 8006d86:	d03d      	beq.n	8006e04 <HAL_RCCEx_PeriphCLKConfig+0x688>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    switch (pPeriphClkInit->I2c1ClockSelection)
 8006d88:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006d8c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006d8e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006d92:	d01b      	beq.n	8006dcc <HAL_RCCEx_PeriphCLKConfig+0x650>
 8006d94:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006d98:	d814      	bhi.n	8006dc4 <HAL_RCCEx_PeriphCLKConfig+0x648>
 8006d9a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006d9e:	d017      	beq.n	8006dd0 <HAL_RCCEx_PeriphCLKConfig+0x654>
 8006da0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006da4:	d80e      	bhi.n	8006dc4 <HAL_RCCEx_PeriphCLKConfig+0x648>
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d016      	beq.n	8006dd8 <HAL_RCCEx_PeriphCLKConfig+0x65c>
 8006daa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006dae:	d109      	bne.n	8006dc4 <HAL_RCCEx_PeriphCLKConfig+0x648>
        break;

#if defined(RCC_I2C1CLKSOURCE_PLL3R)
      case RCC_I2C1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C1*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006db0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006db4:	3330      	adds	r3, #48	@ 0x30
 8006db6:	4618      	mov	r0, r3
 8006db8:	f002 fecc 	bl	8009b54 <RCCEx_PLL3_Config>
 8006dbc:	4603      	mov	r3, r0
 8006dbe:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
      case RCC_I2C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I2C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I2C1CLKSOURCE_PLL3R */
        /* I2C1 clock source config set later after clock selection check */
        break;
 8006dc2:	e00a      	b.n	8006dda <HAL_RCCEx_PeriphCLKConfig+0x65e>
      case RCC_I2C1CLKSOURCE_CSI:      /* CSI clock is used as source of I2C1 clock*/
        /* I2C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006dc4:	2301      	movs	r3, #1
 8006dc6:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8006dca:	e006      	b.n	8006dda <HAL_RCCEx_PeriphCLKConfig+0x65e>
        break;
 8006dcc:	bf00      	nop
 8006dce:	e004      	b.n	8006dda <HAL_RCCEx_PeriphCLKConfig+0x65e>
        break;
 8006dd0:	bf00      	nop
 8006dd2:	e002      	b.n	8006dda <HAL_RCCEx_PeriphCLKConfig+0x65e>
 8006dd4:	44020c00 	.word	0x44020c00
        break;
 8006dd8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006dda:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	d10c      	bne.n	8006dfc <HAL_RCCEx_PeriphCLKConfig+0x680>
    {
      /* Set the source of I2C1 clock*/
      __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 8006de2:	4b99      	ldr	r3, [pc, #612]	@ (8007048 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8006de4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006de8:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8006dec:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006df0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006df2:	4a95      	ldr	r2, [pc, #596]	@ (8007048 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8006df4:	430b      	orrs	r3, r1
 8006df6:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8006dfa:	e003      	b.n	8006e04 <HAL_RCCEx_PeriphCLKConfig+0x688>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006dfc:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8006e00:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006e04:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006e08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e0c:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8006e10:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006e14:	2300      	movs	r3, #0
 8006e16:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006e1a:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8006e1e:	460b      	mov	r3, r1
 8006e20:	4313      	orrs	r3, r2
 8006e22:	d03b      	beq.n	8006e9c <HAL_RCCEx_PeriphCLKConfig+0x720>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    switch (pPeriphClkInit->I2c2ClockSelection)
 8006e24:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006e28:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006e2a:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8006e2e:	d01b      	beq.n	8006e68 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
 8006e30:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8006e34:	d814      	bhi.n	8006e60 <HAL_RCCEx_PeriphCLKConfig+0x6e4>
 8006e36:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8006e3a:	d017      	beq.n	8006e6c <HAL_RCCEx_PeriphCLKConfig+0x6f0>
 8006e3c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8006e40:	d80e      	bhi.n	8006e60 <HAL_RCCEx_PeriphCLKConfig+0x6e4>
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	d014      	beq.n	8006e70 <HAL_RCCEx_PeriphCLKConfig+0x6f4>
 8006e46:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006e4a:	d109      	bne.n	8006e60 <HAL_RCCEx_PeriphCLKConfig+0x6e4>
        break;

#if defined(RCC_I2C2CLKSOURCE_PLL3R)
      case RCC_I2C2CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C2*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006e4c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006e50:	3330      	adds	r3, #48	@ 0x30
 8006e52:	4618      	mov	r0, r3
 8006e54:	f002 fe7e 	bl	8009b54 <RCCEx_PLL3_Config>
 8006e58:	4603      	mov	r3, r0
 8006e5a:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
      case RCC_I2C2CLKSOURCE_PLL2R:  /* PLL32 is used as clock source for I2C2*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I2C2CLKSOURCE_PLL3R */
        /* I2C2 clock source config set later after clock selection check */
        break;
 8006e5e:	e008      	b.n	8006e72 <HAL_RCCEx_PeriphCLKConfig+0x6f6>
      case RCC_I2C2CLKSOURCE_CSI:      /* CSI clock is used as source of I2C2 clock*/
        /* I2C2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006e60:	2301      	movs	r3, #1
 8006e62:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8006e66:	e004      	b.n	8006e72 <HAL_RCCEx_PeriphCLKConfig+0x6f6>
        break;
 8006e68:	bf00      	nop
 8006e6a:	e002      	b.n	8006e72 <HAL_RCCEx_PeriphCLKConfig+0x6f6>
        break;
 8006e6c:	bf00      	nop
 8006e6e:	e000      	b.n	8006e72 <HAL_RCCEx_PeriphCLKConfig+0x6f6>
        break;
 8006e70:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006e72:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d10c      	bne.n	8006e94 <HAL_RCCEx_PeriphCLKConfig+0x718>
    {
      /* Set the source of I2C2 clock*/
      __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 8006e7a:	4b73      	ldr	r3, [pc, #460]	@ (8007048 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8006e7c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006e80:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 8006e84:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006e88:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006e8a:	4a6f      	ldr	r2, [pc, #444]	@ (8007048 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8006e8c:	430b      	orrs	r3, r1
 8006e8e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8006e92:	e003      	b.n	8006e9c <HAL_RCCEx_PeriphCLKConfig+0x720>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006e94:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8006e98:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006e9c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006ea0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ea4:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8006ea8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006eac:	2300      	movs	r3, #0
 8006eae:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006eb2:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8006eb6:	460b      	mov	r3, r1
 8006eb8:	4313      	orrs	r3, r2
 8006eba:	d03d      	beq.n	8006f38 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    switch (pPeriphClkInit->I2c3ClockSelection)
 8006ebc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006ec0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006ec4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006ec8:	d01b      	beq.n	8006f02 <HAL_RCCEx_PeriphCLKConfig+0x786>
 8006eca:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006ece:	d814      	bhi.n	8006efa <HAL_RCCEx_PeriphCLKConfig+0x77e>
 8006ed0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006ed4:	d017      	beq.n	8006f06 <HAL_RCCEx_PeriphCLKConfig+0x78a>
 8006ed6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006eda:	d80e      	bhi.n	8006efa <HAL_RCCEx_PeriphCLKConfig+0x77e>
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	d014      	beq.n	8006f0a <HAL_RCCEx_PeriphCLKConfig+0x78e>
 8006ee0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006ee4:	d109      	bne.n	8006efa <HAL_RCCEx_PeriphCLKConfig+0x77e>
        /* I2C3 clock source config set later after clock selection check */
        break;

      case RCC_I2C3CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C3*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006ee6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006eea:	3330      	adds	r3, #48	@ 0x30
 8006eec:	4618      	mov	r0, r3
 8006eee:	f002 fe31 	bl	8009b54 <RCCEx_PLL3_Config>
 8006ef2:	4603      	mov	r3, r0
 8006ef4:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* I2C3 clock source config set later after clock selection check */
        break;
 8006ef8:	e008      	b.n	8006f0c <HAL_RCCEx_PeriphCLKConfig+0x790>
      case RCC_I2C3CLKSOURCE_CSI:      /* CSI clock is used as source of I2C3 clock*/
        /* I2C3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006efa:	2301      	movs	r3, #1
 8006efc:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8006f00:	e004      	b.n	8006f0c <HAL_RCCEx_PeriphCLKConfig+0x790>
        break;
 8006f02:	bf00      	nop
 8006f04:	e002      	b.n	8006f0c <HAL_RCCEx_PeriphCLKConfig+0x790>
        break;
 8006f06:	bf00      	nop
 8006f08:	e000      	b.n	8006f0c <HAL_RCCEx_PeriphCLKConfig+0x790>
        break;
 8006f0a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006f0c:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	d10d      	bne.n	8006f30 <HAL_RCCEx_PeriphCLKConfig+0x7b4>
    {
      /* Set the source of I2C3 clock*/
      __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 8006f14:	4b4c      	ldr	r3, [pc, #304]	@ (8007048 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8006f16:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006f1a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8006f1e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006f22:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006f26:	4a48      	ldr	r2, [pc, #288]	@ (8007048 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8006f28:	430b      	orrs	r3, r1
 8006f2a:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8006f2e:	e003      	b.n	8006f38 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006f30:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8006f34:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }
#endif /* I2C4 */

  /*-------------------------- I3C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C1) == RCC_PERIPHCLK_I3C1)
 8006f38:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006f3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f40:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8006f44:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006f48:	2300      	movs	r3, #0
 8006f4a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8006f4e:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8006f52:	460b      	mov	r3, r1
 8006f54:	4313      	orrs	r3, r2
 8006f56:	d035      	beq.n	8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x848>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C1CLKSOURCE(pPeriphClkInit->I3c1ClockSelection));

    switch (pPeriphClkInit->I3c1ClockSelection)
 8006f58:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006f5c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006f60:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006f64:	d015      	beq.n	8006f92 <HAL_RCCEx_PeriphCLKConfig+0x816>
 8006f66:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006f6a:	d80e      	bhi.n	8006f8a <HAL_RCCEx_PeriphCLKConfig+0x80e>
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	d012      	beq.n	8006f96 <HAL_RCCEx_PeriphCLKConfig+0x81a>
 8006f70:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006f74:	d109      	bne.n	8006f8a <HAL_RCCEx_PeriphCLKConfig+0x80e>
        break;

#if defined(RCC_I3C1CLKSOURCE_PLL3R)
      case RCC_I3C1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I3C1*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006f76:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006f7a:	3330      	adds	r3, #48	@ 0x30
 8006f7c:	4618      	mov	r0, r3
 8006f7e:	f002 fde9 	bl	8009b54 <RCCEx_PLL3_Config>
 8006f82:	4603      	mov	r3, r0
 8006f84:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
      case RCC_I3C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I3C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I3C1CLKSOURCE_PLL3R */
        /* I3C1 clock source config set later after clock selection check */
        break;
 8006f88:	e006      	b.n	8006f98 <HAL_RCCEx_PeriphCLKConfig+0x81c>
      case RCC_I3C1CLKSOURCE_HSI:      /* HSI clock is used as source of I3C1 clock*/
        /* I3C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006f8a:	2301      	movs	r3, #1
 8006f8c:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8006f90:	e002      	b.n	8006f98 <HAL_RCCEx_PeriphCLKConfig+0x81c>
        break;
 8006f92:	bf00      	nop
 8006f94:	e000      	b.n	8006f98 <HAL_RCCEx_PeriphCLKConfig+0x81c>
        break;
 8006f96:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006f98:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d10d      	bne.n	8006fbc <HAL_RCCEx_PeriphCLKConfig+0x840>
    {
      /* Set the source of I3C1 clock*/
      __HAL_RCC_I3C1_CONFIG(pPeriphClkInit->I3c1ClockSelection);
 8006fa0:	4b29      	ldr	r3, [pc, #164]	@ (8007048 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8006fa2:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006fa6:	f023 7140 	bic.w	r1, r3, #50331648	@ 0x3000000
 8006faa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006fae:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006fb2:	4a25      	ldr	r2, [pc, #148]	@ (8007048 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8006fb4:	430b      	orrs	r3, r1
 8006fb6:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8006fba:	e003      	b.n	8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x848>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006fbc:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8006fc0:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

#if defined (I3C2)
  /*-------------------------- I3C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C2) == RCC_PERIPHCLK_I3C2)
 8006fc4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006fc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fcc:	2100      	movs	r1, #0
 8006fce:	f8c7 1080 	str.w	r1, [r7, #128]	@ 0x80
 8006fd2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006fd6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006fda:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8006fde:	460b      	mov	r3, r1
 8006fe0:	4313      	orrs	r3, r2
 8006fe2:	d037      	beq.n	8007054 <HAL_RCCEx_PeriphCLKConfig+0x8d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C2CLKSOURCE(pPeriphClkInit->I3c2ClockSelection));

    switch (pPeriphClkInit->I3c2ClockSelection)
 8006fe4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006fe8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006fec:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006ff0:	d015      	beq.n	800701e <HAL_RCCEx_PeriphCLKConfig+0x8a2>
 8006ff2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006ff6:	d80e      	bhi.n	8007016 <HAL_RCCEx_PeriphCLKConfig+0x89a>
 8006ff8:	2b00      	cmp	r3, #0
 8006ffa:	d012      	beq.n	8007022 <HAL_RCCEx_PeriphCLKConfig+0x8a6>
 8006ffc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007000:	d109      	bne.n	8007016 <HAL_RCCEx_PeriphCLKConfig+0x89a>
        break;

#if defined(RCC_I3C2CLKSOURCE_PLL3R)
      case RCC_I3C2CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I3C2*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8007002:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007006:	3330      	adds	r3, #48	@ 0x30
 8007008:	4618      	mov	r0, r3
 800700a:	f002 fda3 	bl	8009b54 <RCCEx_PLL3_Config>
 800700e:	4603      	mov	r3, r0
 8007010:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
      case RCC_I3C2CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I3C2*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I3C2CLKSOURCE_PLL3R */
        /* I3C2 clock source config set later after clock selection check */
        break;
 8007014:	e006      	b.n	8007024 <HAL_RCCEx_PeriphCLKConfig+0x8a8>
      case RCC_I3C2CLKSOURCE_HSI:      /* HSI clock is used as source of I3C2 clock*/
        /* I3C2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007016:	2301      	movs	r3, #1
 8007018:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 800701c:	e002      	b.n	8007024 <HAL_RCCEx_PeriphCLKConfig+0x8a8>
        break;
 800701e:	bf00      	nop
 8007020:	e000      	b.n	8007024 <HAL_RCCEx_PeriphCLKConfig+0x8a8>
        break;
 8007022:	bf00      	nop
    }
    if (ret == HAL_OK)
 8007024:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8007028:	2b00      	cmp	r3, #0
 800702a:	d10f      	bne.n	800704c <HAL_RCCEx_PeriphCLKConfig+0x8d0>
    {
      /* Set the source of I3C2 clock*/
      __HAL_RCC_I3C2_CONFIG(pPeriphClkInit->I3c2ClockSelection);
 800702c:	4b06      	ldr	r3, [pc, #24]	@ (8007048 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800702e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007032:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8007036:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800703a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800703e:	4a02      	ldr	r2, [pc, #8]	@ (8007048 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8007040:	430b      	orrs	r3, r1
 8007042:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8007046:	e005      	b.n	8007054 <HAL_RCCEx_PeriphCLKConfig+0x8d8>
 8007048:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 800704c:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8007050:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }
#endif /* I3C2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8007054:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007058:	e9d3 2300 	ldrd	r2, r3, [r3]
 800705c:	2100      	movs	r1, #0
 800705e:	67b9      	str	r1, [r7, #120]	@ 0x78
 8007060:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007064:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007066:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800706a:	460b      	mov	r3, r1
 800706c:	4313      	orrs	r3, r2
 800706e:	d00e      	beq.n	800708e <HAL_RCCEx_PeriphCLKConfig+0x912>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(pPeriphClkInit->TimPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(pPeriphClkInit->TimPresSelection);
 8007070:	4bb8      	ldr	r3, [pc, #736]	@ (8007354 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 8007072:	69db      	ldr	r3, [r3, #28]
 8007074:	4ab7      	ldr	r2, [pc, #732]	@ (8007354 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 8007076:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800707a:	61d3      	str	r3, [r2, #28]
 800707c:	4bb5      	ldr	r3, [pc, #724]	@ (8007354 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 800707e:	69d9      	ldr	r1, [r3, #28]
 8007080:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007084:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8007088:	4ab2      	ldr	r2, [pc, #712]	@ (8007354 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 800708a:	430b      	orrs	r3, r1
 800708c:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800708e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007092:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007096:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800709a:	673b      	str	r3, [r7, #112]	@ 0x70
 800709c:	2300      	movs	r3, #0
 800709e:	677b      	str	r3, [r7, #116]	@ 0x74
 80070a0:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 80070a4:	460b      	mov	r3, r1
 80070a6:	4313      	orrs	r3, r2
 80070a8:	d055      	beq.n	8007156 <HAL_RCCEx_PeriphCLKConfig+0x9da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));

    switch (pPeriphClkInit->Lptim1ClockSelection)
 80070aa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80070ae:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80070b2:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 80070b6:	d031      	beq.n	800711c <HAL_RCCEx_PeriphCLKConfig+0x9a0>
 80070b8:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 80070bc:	d82a      	bhi.n	8007114 <HAL_RCCEx_PeriphCLKConfig+0x998>
 80070be:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80070c2:	d02d      	beq.n	8007120 <HAL_RCCEx_PeriphCLKConfig+0x9a4>
 80070c4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80070c8:	d824      	bhi.n	8007114 <HAL_RCCEx_PeriphCLKConfig+0x998>
 80070ca:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80070ce:	d029      	beq.n	8007124 <HAL_RCCEx_PeriphCLKConfig+0x9a8>
 80070d0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80070d4:	d81e      	bhi.n	8007114 <HAL_RCCEx_PeriphCLKConfig+0x998>
 80070d6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80070da:	d011      	beq.n	8007100 <HAL_RCCEx_PeriphCLKConfig+0x984>
 80070dc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80070e0:	d818      	bhi.n	8007114 <HAL_RCCEx_PeriphCLKConfig+0x998>
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	d020      	beq.n	8007128 <HAL_RCCEx_PeriphCLKConfig+0x9ac>
 80070e6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80070ea:	d113      	bne.n	8007114 <HAL_RCCEx_PeriphCLKConfig+0x998>
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80070ec:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80070f0:	3308      	adds	r3, #8
 80070f2:	4618      	mov	r0, r3
 80070f4:	f002 fc96 	bl	8009a24 <RCCEx_PLL2_Config>
 80070f8:	4603      	mov	r3, r0
 80070fa:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 80070fe:	e014      	b.n	800712a <HAL_RCCEx_PeriphCLKConfig+0x9ae>

#if defined(RCC_LPTIM1CLKSOURCE_PLL3R)
      case RCC_LPTIM1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM1*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8007100:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007104:	3330      	adds	r3, #48	@ 0x30
 8007106:	4618      	mov	r0, r3
 8007108:	f002 fd24 	bl	8009b54 <RCCEx_PLL3_Config>
 800710c:	4603      	mov	r3, r0
 800710e:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 8007112:	e00a      	b.n	800712a <HAL_RCCEx_PeriphCLKConfig+0x9ae>
      case RCC_LPTIM1CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM1 clock*/
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007114:	2301      	movs	r3, #1
 8007116:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 800711a:	e006      	b.n	800712a <HAL_RCCEx_PeriphCLKConfig+0x9ae>
        break;
 800711c:	bf00      	nop
 800711e:	e004      	b.n	800712a <HAL_RCCEx_PeriphCLKConfig+0x9ae>
        break;
 8007120:	bf00      	nop
 8007122:	e002      	b.n	800712a <HAL_RCCEx_PeriphCLKConfig+0x9ae>
        break;
 8007124:	bf00      	nop
 8007126:	e000      	b.n	800712a <HAL_RCCEx_PeriphCLKConfig+0x9ae>
        break;
 8007128:	bf00      	nop
    }

    if (ret == HAL_OK)
 800712a:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800712e:	2b00      	cmp	r3, #0
 8007130:	d10d      	bne.n	800714e <HAL_RCCEx_PeriphCLKConfig+0x9d2>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 8007132:	4b88      	ldr	r3, [pc, #544]	@ (8007354 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 8007134:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8007138:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 800713c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007140:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007144:	4a83      	ldr	r2, [pc, #524]	@ (8007354 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 8007146:	430b      	orrs	r3, r1
 8007148:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 800714c:	e003      	b.n	8007156 <HAL_RCCEx_PeriphCLKConfig+0x9da>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800714e:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8007152:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*-------------------------- LPTIM2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8007156:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800715a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800715e:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8007162:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007164:	2300      	movs	r3, #0
 8007166:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007168:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800716c:	460b      	mov	r3, r1
 800716e:	4313      	orrs	r3, r2
 8007170:	d055      	beq.n	800721e <HAL_RCCEx_PeriphCLKConfig+0xaa2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));

    switch (pPeriphClkInit->Lptim2ClockSelection)
 8007172:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007176:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800717a:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800717e:	d031      	beq.n	80071e4 <HAL_RCCEx_PeriphCLKConfig+0xa68>
 8007180:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8007184:	d82a      	bhi.n	80071dc <HAL_RCCEx_PeriphCLKConfig+0xa60>
 8007186:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800718a:	d02d      	beq.n	80071e8 <HAL_RCCEx_PeriphCLKConfig+0xa6c>
 800718c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007190:	d824      	bhi.n	80071dc <HAL_RCCEx_PeriphCLKConfig+0xa60>
 8007192:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007196:	d029      	beq.n	80071ec <HAL_RCCEx_PeriphCLKConfig+0xa70>
 8007198:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800719c:	d81e      	bhi.n	80071dc <HAL_RCCEx_PeriphCLKConfig+0xa60>
 800719e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80071a2:	d011      	beq.n	80071c8 <HAL_RCCEx_PeriphCLKConfig+0xa4c>
 80071a4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80071a8:	d818      	bhi.n	80071dc <HAL_RCCEx_PeriphCLKConfig+0xa60>
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d020      	beq.n	80071f0 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 80071ae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80071b2:	d113      	bne.n	80071dc <HAL_RCCEx_PeriphCLKConfig+0xa60>
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80071b4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80071b8:	3308      	adds	r3, #8
 80071ba:	4618      	mov	r0, r3
 80071bc:	f002 fc32 	bl	8009a24 <RCCEx_PLL2_Config>
 80071c0:	4603      	mov	r3, r0
 80071c2:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 80071c6:	e014      	b.n	80071f2 <HAL_RCCEx_PeriphCLKConfig+0xa76>

#if defined(RCC_LPTIM2CLKSOURCE_PLL3R)
      case RCC_LPTIM2CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM2*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80071c8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80071cc:	3330      	adds	r3, #48	@ 0x30
 80071ce:	4618      	mov	r0, r3
 80071d0:	f002 fcc0 	bl	8009b54 <RCCEx_PLL3_Config>
 80071d4:	4603      	mov	r3, r0
 80071d6:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 80071da:	e00a      	b.n	80071f2 <HAL_RCCEx_PeriphCLKConfig+0xa76>
      case RCC_LPTIM2CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM2 clock*/
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80071dc:	2301      	movs	r3, #1
 80071de:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 80071e2:	e006      	b.n	80071f2 <HAL_RCCEx_PeriphCLKConfig+0xa76>
        break;
 80071e4:	bf00      	nop
 80071e6:	e004      	b.n	80071f2 <HAL_RCCEx_PeriphCLKConfig+0xa76>
        break;
 80071e8:	bf00      	nop
 80071ea:	e002      	b.n	80071f2 <HAL_RCCEx_PeriphCLKConfig+0xa76>
        break;
 80071ec:	bf00      	nop
 80071ee:	e000      	b.n	80071f2 <HAL_RCCEx_PeriphCLKConfig+0xa76>
        break;
 80071f0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80071f2:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d10d      	bne.n	8007216 <HAL_RCCEx_PeriphCLKConfig+0xa9a>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 80071fa:	4b56      	ldr	r3, [pc, #344]	@ (8007354 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 80071fc:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8007200:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8007204:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007208:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800720c:	4a51      	ldr	r2, [pc, #324]	@ (8007354 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 800720e:	430b      	orrs	r3, r1
 8007210:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8007214:	e003      	b.n	800721e <HAL_RCCEx_PeriphCLKConfig+0xaa2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007216:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800721a:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }
#endif /* SAI2*/

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 800721e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007222:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007226:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800722a:	663b      	str	r3, [r7, #96]	@ 0x60
 800722c:	2300      	movs	r3, #0
 800722e:	667b      	str	r3, [r7, #100]	@ 0x64
 8007230:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8007234:	460b      	mov	r3, r1
 8007236:	4313      	orrs	r3, r2
 8007238:	d032      	beq.n	80072a0 <HAL_RCCEx_PeriphCLKConfig+0xb24>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 800723a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800723e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007242:	2b05      	cmp	r3, #5
 8007244:	d80f      	bhi.n	8007266 <HAL_RCCEx_PeriphCLKConfig+0xaea>
 8007246:	2b03      	cmp	r3, #3
 8007248:	d211      	bcs.n	800726e <HAL_RCCEx_PeriphCLKConfig+0xaf2>
 800724a:	2b01      	cmp	r3, #1
 800724c:	d911      	bls.n	8007272 <HAL_RCCEx_PeriphCLKConfig+0xaf6>
 800724e:	2b02      	cmp	r3, #2
 8007250:	d109      	bne.n	8007266 <HAL_RCCEx_PeriphCLKConfig+0xaea>
        /* ADCDAC clock source config set later after clock selection check */
        break;

      case RCC_ADCDACCLKSOURCE_PLL2R:
        /* PLL2 input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8007252:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007256:	3308      	adds	r3, #8
 8007258:	4618      	mov	r0, r3
 800725a:	f002 fbe3 	bl	8009a24 <RCCEx_PLL2_Config>
 800725e:	4603      	mov	r3, r0
 8007260:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8007264:	e006      	b.n	8007274 <HAL_RCCEx_PeriphCLKConfig+0xaf8>
        /* ADCDAC clock source configuration done later after clock selection check */
        break;


      default:
        ret = HAL_ERROR;
 8007266:	2301      	movs	r3, #1
 8007268:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 800726c:	e002      	b.n	8007274 <HAL_RCCEx_PeriphCLKConfig+0xaf8>
        break;
 800726e:	bf00      	nop
 8007270:	e000      	b.n	8007274 <HAL_RCCEx_PeriphCLKConfig+0xaf8>
        break;
 8007272:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007274:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8007278:	2b00      	cmp	r3, #0
 800727a:	d10d      	bne.n	8007298 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
    {
      /* Configure the ADCDAC interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 800727c:	4b35      	ldr	r3, [pc, #212]	@ (8007354 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 800727e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007282:	f023 0107 	bic.w	r1, r3, #7
 8007286:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800728a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800728e:	4a31      	ldr	r2, [pc, #196]	@ (8007354 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 8007290:	430b      	orrs	r3, r1
 8007292:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8007296:	e003      	b.n	80072a0 <HAL_RCCEx_PeriphCLKConfig+0xb24>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007298:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800729c:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }

  }

  /*-------------------------- DAC low-power clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC_LP) == RCC_PERIPHCLK_DAC_LP)
 80072a0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80072a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072a8:	2100      	movs	r1, #0
 80072aa:	65b9      	str	r1, [r7, #88]	@ 0x58
 80072ac:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80072b0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80072b2:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80072b6:	460b      	mov	r3, r1
 80072b8:	4313      	orrs	r3, r2
 80072ba:	d024      	beq.n	8007306 <HAL_RCCEx_PeriphCLKConfig+0xb8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DACLPCLKSOURCE(pPeriphClkInit->DacLowPowerClockSelection));

    switch (pPeriphClkInit->DacLowPowerClockSelection)
 80072bc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80072c0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	d005      	beq.n	80072d4 <HAL_RCCEx_PeriphCLKConfig+0xb58>
 80072c8:	2b08      	cmp	r3, #8
 80072ca:	d005      	beq.n	80072d8 <HAL_RCCEx_PeriphCLKConfig+0xb5c>
        /* LSI is used as clock source for DAC low-power clock */
        /* DAC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80072cc:	2301      	movs	r3, #1
 80072ce:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 80072d2:	e002      	b.n	80072da <HAL_RCCEx_PeriphCLKConfig+0xb5e>
        break;
 80072d4:	bf00      	nop
 80072d6:	e000      	b.n	80072da <HAL_RCCEx_PeriphCLKConfig+0xb5e>
        break;
 80072d8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80072da:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d10d      	bne.n	80072fe <HAL_RCCEx_PeriphCLKConfig+0xb82>
    {
      /* Configure the DAC low-power interface clock source */
      __HAL_RCC_DAC_LP_CONFIG(pPeriphClkInit->DacLowPowerClockSelection);
 80072e2:	4b1c      	ldr	r3, [pc, #112]	@ (8007354 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 80072e4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80072e8:	f023 0108 	bic.w	r1, r3, #8
 80072ec:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80072f0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80072f4:	4a17      	ldr	r2, [pc, #92]	@ (8007354 <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 80072f6:	430b      	orrs	r3, r1
 80072f8:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80072fc:	e003      	b.n	8007306 <HAL_RCCEx_PeriphCLKConfig+0xb8a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80072fe:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8007302:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }

  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007306:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800730a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800730e:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8007312:	653b      	str	r3, [r7, #80]	@ 0x50
 8007314:	2300      	movs	r3, #0
 8007316:	657b      	str	r3, [r7, #84]	@ 0x54
 8007318:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800731c:	460b      	mov	r3, r1
 800731e:	4313      	orrs	r3, r2
 8007320:	f000 80b9 	beq.w	8007496 <HAL_RCCEx_PeriphCLKConfig+0xd1a>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 8007324:	4b0c      	ldr	r3, [pc, #48]	@ (8007358 <HAL_RCCEx_PeriphCLKConfig+0xbdc>)
 8007326:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007328:	4a0b      	ldr	r2, [pc, #44]	@ (8007358 <HAL_RCCEx_PeriphCLKConfig+0xbdc>)
 800732a:	f043 0301 	orr.w	r3, r3, #1
 800732e:	6253      	str	r3, [r2, #36]	@ 0x24

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007330:	f7fb fd9e 	bl	8002e70 <HAL_GetTick>
 8007334:	f8c7 00dc 	str.w	r0, [r7, #220]	@ 0xdc

    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8007338:	e010      	b.n	800735c <HAL_RCCEx_PeriphCLKConfig+0xbe0>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800733a:	f7fb fd99 	bl	8002e70 <HAL_GetTick>
 800733e:	4602      	mov	r2, r0
 8007340:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007344:	1ad3      	subs	r3, r2, r3
 8007346:	2b02      	cmp	r3, #2
 8007348:	d908      	bls.n	800735c <HAL_RCCEx_PeriphCLKConfig+0xbe0>
      {
        ret = HAL_TIMEOUT;
 800734a:	2303      	movs	r3, #3
 800734c:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8007350:	e00a      	b.n	8007368 <HAL_RCCEx_PeriphCLKConfig+0xbec>
 8007352:	bf00      	nop
 8007354:	44020c00 	.word	0x44020c00
 8007358:	44020800 	.word	0x44020800
    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 800735c:	4bba      	ldr	r3, [pc, #744]	@ (8007648 <HAL_RCCEx_PeriphCLKConfig+0xecc>)
 800735e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007360:	f003 0301 	and.w	r3, r3, #1
 8007364:	2b00      	cmp	r3, #0
 8007366:	d0e8      	beq.n	800733a <HAL_RCCEx_PeriphCLKConfig+0xbbe>
      }
    }

    if (ret == HAL_OK)
 8007368:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800736c:	2b00      	cmp	r3, #0
 800736e:	f040 808e 	bne.w	800748e <HAL_RCCEx_PeriphCLKConfig+0xd12>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8007372:	4bb6      	ldr	r3, [pc, #728]	@ (800764c <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8007374:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007378:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800737c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 8007380:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007384:	2b00      	cmp	r3, #0
 8007386:	d023      	beq.n	80073d0 <HAL_RCCEx_PeriphCLKConfig+0xc54>
 8007388:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800738c:	f8d3 20bc 	ldr.w	r2, [r3, #188]	@ 0xbc
 8007390:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007394:	4293      	cmp	r3, r2
 8007396:	d01b      	beq.n	80073d0 <HAL_RCCEx_PeriphCLKConfig+0xc54>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8007398:	4bac      	ldr	r3, [pc, #688]	@ (800764c <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 800739a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800739e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80073a2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80073a6:	4ba9      	ldr	r3, [pc, #676]	@ (800764c <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 80073a8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80073ac:	4aa7      	ldr	r2, [pc, #668]	@ (800764c <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 80073ae:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80073b2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 80073b6:	4ba5      	ldr	r3, [pc, #660]	@ (800764c <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 80073b8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80073bc:	4aa3      	ldr	r2, [pc, #652]	@ (800764c <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 80073be:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80073c2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80073c6:	4aa1      	ldr	r2, [pc, #644]	@ (800764c <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 80073c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80073cc:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80073d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80073d4:	f003 0301 	and.w	r3, r3, #1
 80073d8:	2b00      	cmp	r3, #0
 80073da:	d019      	beq.n	8007410 <HAL_RCCEx_PeriphCLKConfig+0xc94>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80073dc:	f7fb fd48 	bl	8002e70 <HAL_GetTick>
 80073e0:	f8c7 00dc 	str.w	r0, [r7, #220]	@ 0xdc

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80073e4:	e00d      	b.n	8007402 <HAL_RCCEx_PeriphCLKConfig+0xc86>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80073e6:	f7fb fd43 	bl	8002e70 <HAL_GetTick>
 80073ea:	4602      	mov	r2, r0
 80073ec:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80073f0:	1ad2      	subs	r2, r2, r3
 80073f2:	f241 3388 	movw	r3, #5000	@ 0x1388
 80073f6:	429a      	cmp	r2, r3
 80073f8:	d903      	bls.n	8007402 <HAL_RCCEx_PeriphCLKConfig+0xc86>
          {
            ret = HAL_TIMEOUT;
 80073fa:	2303      	movs	r3, #3
 80073fc:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
            break;
 8007400:	e006      	b.n	8007410 <HAL_RCCEx_PeriphCLKConfig+0xc94>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007402:	4b92      	ldr	r3, [pc, #584]	@ (800764c <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8007404:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007408:	f003 0302 	and.w	r3, r3, #2
 800740c:	2b00      	cmp	r3, #0
 800740e:	d0ea      	beq.n	80073e6 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
          }
        }
      }

      if (ret == HAL_OK)
 8007410:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8007414:	2b00      	cmp	r3, #0
 8007416:	d135      	bne.n	8007484 <HAL_RCCEx_PeriphCLKConfig+0xd08>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 8007418:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800741c:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8007420:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007424:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007428:	d110      	bne.n	800744c <HAL_RCCEx_PeriphCLKConfig+0xcd0>
 800742a:	4b88      	ldr	r3, [pc, #544]	@ (800764c <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 800742c:	69db      	ldr	r3, [r3, #28]
 800742e:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8007432:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007436:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800743a:	091b      	lsrs	r3, r3, #4
 800743c:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8007440:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8007444:	4a81      	ldr	r2, [pc, #516]	@ (800764c <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8007446:	430b      	orrs	r3, r1
 8007448:	61d3      	str	r3, [r2, #28]
 800744a:	e005      	b.n	8007458 <HAL_RCCEx_PeriphCLKConfig+0xcdc>
 800744c:	4b7f      	ldr	r3, [pc, #508]	@ (800764c <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 800744e:	69db      	ldr	r3, [r3, #28]
 8007450:	4a7e      	ldr	r2, [pc, #504]	@ (800764c <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8007452:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8007456:	61d3      	str	r3, [r2, #28]
 8007458:	4b7c      	ldr	r3, [pc, #496]	@ (800764c <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 800745a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800745e:	4a7b      	ldr	r2, [pc, #492]	@ (800764c <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8007460:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007464:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8007468:	4b78      	ldr	r3, [pc, #480]	@ (800764c <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 800746a:	f8d3 10f0 	ldr.w	r1, [r3, #240]	@ 0xf0
 800746e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007472:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8007476:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800747a:	4a74      	ldr	r2, [pc, #464]	@ (800764c <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 800747c:	430b      	orrs	r3, r1
 800747e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8007482:	e008      	b.n	8007496 <HAL_RCCEx_PeriphCLKConfig+0xd1a>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007484:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8007488:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
 800748c:	e003      	b.n	8007496 <HAL_RCCEx_PeriphCLKConfig+0xd1a>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800748e:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8007492:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }

  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8007496:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800749a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800749e:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 80074a2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80074a4:	2300      	movs	r3, #0
 80074a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80074a8:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 80074ac:	460b      	mov	r3, r1
 80074ae:	4313      	orrs	r3, r2
 80074b0:	d035      	beq.n	800751e <HAL_RCCEx_PeriphCLKConfig+0xda2>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 80074b2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80074b6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80074ba:	2b30      	cmp	r3, #48	@ 0x30
 80074bc:	d014      	beq.n	80074e8 <HAL_RCCEx_PeriphCLKConfig+0xd6c>
 80074be:	2b30      	cmp	r3, #48	@ 0x30
 80074c0:	d80e      	bhi.n	80074e0 <HAL_RCCEx_PeriphCLKConfig+0xd64>
 80074c2:	2b20      	cmp	r3, #32
 80074c4:	d012      	beq.n	80074ec <HAL_RCCEx_PeriphCLKConfig+0xd70>
 80074c6:	2b20      	cmp	r3, #32
 80074c8:	d80a      	bhi.n	80074e0 <HAL_RCCEx_PeriphCLKConfig+0xd64>
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	d010      	beq.n	80074f0 <HAL_RCCEx_PeriphCLKConfig+0xd74>
 80074ce:	2b10      	cmp	r3, #16
 80074d0:	d106      	bne.n	80074e0 <HAL_RCCEx_PeriphCLKConfig+0xd64>
        /* RNG clock source configuration done later after clock selection check */
        break;

      case RCC_RNGCLKSOURCE_PLL1Q: /* PLL1 is used as clock source for RNG*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80074d2:	4b5e      	ldr	r3, [pc, #376]	@ (800764c <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 80074d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80074d6:	4a5d      	ldr	r2, [pc, #372]	@ (800764c <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 80074d8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80074dc:	6293      	str	r3, [r2, #40]	@ 0x28
        /* RNG clock source configuration done later after clock selection check */
        break;
 80074de:	e008      	b.n	80074f2 <HAL_RCCEx_PeriphCLKConfig+0xd76>

        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80074e0:	2301      	movs	r3, #1
 80074e2:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 80074e6:	e004      	b.n	80074f2 <HAL_RCCEx_PeriphCLKConfig+0xd76>
        break;
 80074e8:	bf00      	nop
 80074ea:	e002      	b.n	80074f2 <HAL_RCCEx_PeriphCLKConfig+0xd76>
        break;
 80074ec:	bf00      	nop
 80074ee:	e000      	b.n	80074f2 <HAL_RCCEx_PeriphCLKConfig+0xd76>
        break;
 80074f0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80074f2:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d10d      	bne.n	8007516 <HAL_RCCEx_PeriphCLKConfig+0xd9a>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 80074fa:	4b54      	ldr	r3, [pc, #336]	@ (800764c <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 80074fc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007500:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8007504:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007508:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800750c:	4a4f      	ldr	r2, [pc, #316]	@ (800764c <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 800750e:	430b      	orrs	r3, r1
 8007510:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8007514:	e003      	b.n	800751e <HAL_RCCEx_PeriphCLKConfig+0xda2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007516:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800751a:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2

  }

#if defined(SDMMC1)
  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 800751e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007522:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007526:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 800752a:	643b      	str	r3, [r7, #64]	@ 0x40
 800752c:	2300      	movs	r3, #0
 800752e:	647b      	str	r3, [r7, #68]	@ 0x44
 8007530:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8007534:	460b      	mov	r3, r1
 8007536:	4313      	orrs	r3, r2
 8007538:	d033      	beq.n	80075a2 <HAL_RCCEx_PeriphCLKConfig+0xe26>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(pPeriphClkInit->Sdmmc1ClockSelection));

    switch (pPeriphClkInit->Sdmmc1ClockSelection)
 800753a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800753e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007542:	2b00      	cmp	r3, #0
 8007544:	d002      	beq.n	800754c <HAL_RCCEx_PeriphCLKConfig+0xdd0>
 8007546:	2b40      	cmp	r3, #64	@ 0x40
 8007548:	d007      	beq.n	800755a <HAL_RCCEx_PeriphCLKConfig+0xdde>
 800754a:	e010      	b.n	800756e <HAL_RCCEx_PeriphCLKConfig+0xdf2>
    {
      case RCC_SDMMC1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SDMMC1 kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800754c:	4b3f      	ldr	r3, [pc, #252]	@ (800764c <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 800754e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007550:	4a3e      	ldr	r2, [pc, #248]	@ (800764c <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8007552:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007556:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SDMMC1 kernel clock source config set later after clock selection check */
        break;
 8007558:	e00d      	b.n	8007576 <HAL_RCCEx_PeriphCLKConfig+0xdfa>

      case RCC_SDMMC1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for SDMMC1 kernel clock*/
        /* PLL2R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800755a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800755e:	3308      	adds	r3, #8
 8007560:	4618      	mov	r0, r3
 8007562:	f002 fa5f 	bl	8009a24 <RCCEx_PLL2_Config>
 8007566:	4603      	mov	r3, r0
 8007568:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* SDMMC1 kernel clock source config set later after clock selection check */
        break;
 800756c:	e003      	b.n	8007576 <HAL_RCCEx_PeriphCLKConfig+0xdfa>

      default:
        ret = HAL_ERROR;
 800756e:	2301      	movs	r3, #1
 8007570:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8007574:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007576:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800757a:	2b00      	cmp	r3, #0
 800757c:	d10d      	bne.n	800759a <HAL_RCCEx_PeriphCLKConfig+0xe1e>
    {
      /* Configure the SDMMC1 clock source */
      __HAL_RCC_SDMMC1_CONFIG(pPeriphClkInit->Sdmmc1ClockSelection);
 800757e:	4b33      	ldr	r3, [pc, #204]	@ (800764c <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8007580:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007584:	f023 0140 	bic.w	r1, r3, #64	@ 0x40
 8007588:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800758c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007590:	4a2e      	ldr	r2, [pc, #184]	@ (800764c <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8007592:	430b      	orrs	r3, r1
 8007594:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8007598:	e003      	b.n	80075a2 <HAL_RCCEx_PeriphCLKConfig+0xe26>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800759a:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800759e:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2

  }
#endif /* SDMMC2 */

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 80075a2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80075a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075aa:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 80075ae:	63bb      	str	r3, [r7, #56]	@ 0x38
 80075b0:	2300      	movs	r3, #0
 80075b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80075b4:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 80075b8:	460b      	mov	r3, r1
 80075ba:	4313      	orrs	r3, r2
 80075bc:	d04c      	beq.n	8007658 <HAL_RCCEx_PeriphCLKConfig+0xedc>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    switch (pPeriphClkInit->Spi1ClockSelection)
 80075be:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80075c2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80075c6:	2b04      	cmp	r3, #4
 80075c8:	d827      	bhi.n	800761a <HAL_RCCEx_PeriphCLKConfig+0xe9e>
 80075ca:	a201      	add	r2, pc, #4	@ (adr r2, 80075d0 <HAL_RCCEx_PeriphCLKConfig+0xe54>)
 80075cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80075d0:	080075e5 	.word	0x080075e5
 80075d4:	080075f3 	.word	0x080075f3
 80075d8:	08007607 	.word	0x08007607
 80075dc:	08007623 	.word	0x08007623
 80075e0:	08007623 	.word	0x08007623
    {
      case RCC_SPI1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI1 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80075e4:	4b19      	ldr	r3, [pc, #100]	@ (800764c <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 80075e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80075e8:	4a18      	ldr	r2, [pc, #96]	@ (800764c <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 80075ea:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80075ee:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 80075f0:	e018      	b.n	8007624 <HAL_RCCEx_PeriphCLKConfig+0xea8>

      case RCC_SPI1CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80075f2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80075f6:	3308      	adds	r3, #8
 80075f8:	4618      	mov	r0, r3
 80075fa:	f002 fa13 	bl	8009a24 <RCCEx_PLL2_Config>
 80075fe:	4603      	mov	r3, r0
 8007600:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8007604:	e00e      	b.n	8007624 <HAL_RCCEx_PeriphCLKConfig+0xea8>

#if defined(RCC_SPI1CLKSOURCE_PLL3P)
      case RCC_SPI1CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI1 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8007606:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800760a:	3330      	adds	r3, #48	@ 0x30
 800760c:	4618      	mov	r0, r3
 800760e:	f002 faa1 	bl	8009b54 <RCCEx_PLL3_Config>
 8007612:	4603      	mov	r3, r0
 8007614:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8007618:	e004      	b.n	8007624 <HAL_RCCEx_PeriphCLKConfig+0xea8>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1 clock */
        /* SPI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800761a:	2301      	movs	r3, #1
 800761c:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8007620:	e000      	b.n	8007624 <HAL_RCCEx_PeriphCLKConfig+0xea8>
        break;
 8007622:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007624:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8007628:	2b00      	cmp	r3, #0
 800762a:	d111      	bne.n	8007650 <HAL_RCCEx_PeriphCLKConfig+0xed4>
    {
      /* Configure the SPI1 clock source */
      __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 800762c:	4b07      	ldr	r3, [pc, #28]	@ (800764c <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 800762e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007632:	f023 0107 	bic.w	r1, r3, #7
 8007636:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800763a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800763e:	4a03      	ldr	r2, [pc, #12]	@ (800764c <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8007640:	430b      	orrs	r3, r1
 8007642:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8007646:	e007      	b.n	8007658 <HAL_RCCEx_PeriphCLKConfig+0xedc>
 8007648:	44020800 	.word	0x44020800
 800764c:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007650:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8007654:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }

  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 8007658:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800765c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007660:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8007664:	633b      	str	r3, [r7, #48]	@ 0x30
 8007666:	2300      	movs	r3, #0
 8007668:	637b      	str	r3, [r7, #52]	@ 0x34
 800766a:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800766e:	460b      	mov	r3, r1
 8007670:	4313      	orrs	r3, r2
 8007672:	f000 8081 	beq.w	8007778 <HAL_RCCEx_PeriphCLKConfig+0xffc>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    switch (pPeriphClkInit->Spi2ClockSelection)
 8007676:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800767a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800767e:	2b20      	cmp	r3, #32
 8007680:	d85f      	bhi.n	8007742 <HAL_RCCEx_PeriphCLKConfig+0xfc6>
 8007682:	a201      	add	r2, pc, #4	@ (adr r2, 8007688 <HAL_RCCEx_PeriphCLKConfig+0xf0c>)
 8007684:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007688:	0800770d 	.word	0x0800770d
 800768c:	08007743 	.word	0x08007743
 8007690:	08007743 	.word	0x08007743
 8007694:	08007743 	.word	0x08007743
 8007698:	08007743 	.word	0x08007743
 800769c:	08007743 	.word	0x08007743
 80076a0:	08007743 	.word	0x08007743
 80076a4:	08007743 	.word	0x08007743
 80076a8:	0800771b 	.word	0x0800771b
 80076ac:	08007743 	.word	0x08007743
 80076b0:	08007743 	.word	0x08007743
 80076b4:	08007743 	.word	0x08007743
 80076b8:	08007743 	.word	0x08007743
 80076bc:	08007743 	.word	0x08007743
 80076c0:	08007743 	.word	0x08007743
 80076c4:	08007743 	.word	0x08007743
 80076c8:	0800772f 	.word	0x0800772f
 80076cc:	08007743 	.word	0x08007743
 80076d0:	08007743 	.word	0x08007743
 80076d4:	08007743 	.word	0x08007743
 80076d8:	08007743 	.word	0x08007743
 80076dc:	08007743 	.word	0x08007743
 80076e0:	08007743 	.word	0x08007743
 80076e4:	08007743 	.word	0x08007743
 80076e8:	0800774b 	.word	0x0800774b
 80076ec:	08007743 	.word	0x08007743
 80076f0:	08007743 	.word	0x08007743
 80076f4:	08007743 	.word	0x08007743
 80076f8:	08007743 	.word	0x08007743
 80076fc:	08007743 	.word	0x08007743
 8007700:	08007743 	.word	0x08007743
 8007704:	08007743 	.word	0x08007743
 8007708:	0800774b 	.word	0x0800774b
    {
      case RCC_SPI2CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI2 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800770c:	4bb9      	ldr	r3, [pc, #740]	@ (80079f4 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 800770e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007710:	4ab8      	ldr	r2, [pc, #736]	@ (80079f4 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 8007712:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007716:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8007718:	e018      	b.n	800774c <HAL_RCCEx_PeriphCLKConfig+0xfd0>

      case RCC_SPI2CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800771a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800771e:	3308      	adds	r3, #8
 8007720:	4618      	mov	r0, r3
 8007722:	f002 f97f 	bl	8009a24 <RCCEx_PLL2_Config>
 8007726:	4603      	mov	r3, r0
 8007728:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 800772c:	e00e      	b.n	800774c <HAL_RCCEx_PeriphCLKConfig+0xfd0>

#if defined(RCC_SPI2CLKSOURCE_PLL3P)
      case RCC_SPI2CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI2 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800772e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007732:	3330      	adds	r3, #48	@ 0x30
 8007734:	4618      	mov	r0, r3
 8007736:	f002 fa0d 	bl	8009b54 <RCCEx_PLL3_Config>
 800773a:	4603      	mov	r3, r0
 800773c:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8007740:	e004      	b.n	800774c <HAL_RCCEx_PeriphCLKConfig+0xfd0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI2 clock */
        /* SPI2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007742:	2301      	movs	r3, #1
 8007744:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8007748:	e000      	b.n	800774c <HAL_RCCEx_PeriphCLKConfig+0xfd0>
        break;
 800774a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800774c:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8007750:	2b00      	cmp	r3, #0
 8007752:	d10d      	bne.n	8007770 <HAL_RCCEx_PeriphCLKConfig+0xff4>
    {
      /* Configure the SPI2 clock source */
      __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 8007754:	4ba7      	ldr	r3, [pc, #668]	@ (80079f4 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 8007756:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800775a:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800775e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007762:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8007766:	4aa3      	ldr	r2, [pc, #652]	@ (80079f4 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 8007768:	430b      	orrs	r3, r1
 800776a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800776e:	e003      	b.n	8007778 <HAL_RCCEx_PeriphCLKConfig+0xffc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007770:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8007774:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }

  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 8007778:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800777c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007780:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8007784:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007786:	2300      	movs	r3, #0
 8007788:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800778a:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800778e:	460b      	mov	r3, r1
 8007790:	4313      	orrs	r3, r2
 8007792:	d04e      	beq.n	8007832 <HAL_RCCEx_PeriphCLKConfig+0x10b6>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    switch (pPeriphClkInit->Spi3ClockSelection)
 8007794:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007798:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800779c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80077a0:	d02e      	beq.n	8007800 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 80077a2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80077a6:	d827      	bhi.n	80077f8 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 80077a8:	2bc0      	cmp	r3, #192	@ 0xc0
 80077aa:	d02b      	beq.n	8007804 <HAL_RCCEx_PeriphCLKConfig+0x1088>
 80077ac:	2bc0      	cmp	r3, #192	@ 0xc0
 80077ae:	d823      	bhi.n	80077f8 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 80077b0:	2b80      	cmp	r3, #128	@ 0x80
 80077b2:	d017      	beq.n	80077e4 <HAL_RCCEx_PeriphCLKConfig+0x1068>
 80077b4:	2b80      	cmp	r3, #128	@ 0x80
 80077b6:	d81f      	bhi.n	80077f8 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 80077b8:	2b00      	cmp	r3, #0
 80077ba:	d002      	beq.n	80077c2 <HAL_RCCEx_PeriphCLKConfig+0x1046>
 80077bc:	2b40      	cmp	r3, #64	@ 0x40
 80077be:	d007      	beq.n	80077d0 <HAL_RCCEx_PeriphCLKConfig+0x1054>
 80077c0:	e01a      	b.n	80077f8 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      case RCC_SPI3CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI3 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80077c2:	4b8c      	ldr	r3, [pc, #560]	@ (80079f4 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 80077c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80077c6:	4a8b      	ldr	r2, [pc, #556]	@ (80079f4 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 80077c8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80077cc:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 80077ce:	e01a      	b.n	8007806 <HAL_RCCEx_PeriphCLKConfig+0x108a>

      case RCC_SPI3CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI3*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80077d0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80077d4:	3308      	adds	r3, #8
 80077d6:	4618      	mov	r0, r3
 80077d8:	f002 f924 	bl	8009a24 <RCCEx_PLL2_Config>
 80077dc:	4603      	mov	r3, r0
 80077de:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 80077e2:	e010      	b.n	8007806 <HAL_RCCEx_PeriphCLKConfig+0x108a>

#if defined(RCC_SPI3CLKSOURCE_PLL3P)
      case RCC_SPI3CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI3 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80077e4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80077e8:	3330      	adds	r3, #48	@ 0x30
 80077ea:	4618      	mov	r0, r3
 80077ec:	f002 f9b2 	bl	8009b54 <RCCEx_PLL3_Config>
 80077f0:	4603      	mov	r3, r0
 80077f2:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 80077f6:	e006      	b.n	8007806 <HAL_RCCEx_PeriphCLKConfig+0x108a>
        /* HSI, HSE, or CSI oscillator is used as source of SPI3 clock */
        /* SPI3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80077f8:	2301      	movs	r3, #1
 80077fa:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 80077fe:	e002      	b.n	8007806 <HAL_RCCEx_PeriphCLKConfig+0x108a>
        break;
 8007800:	bf00      	nop
 8007802:	e000      	b.n	8007806 <HAL_RCCEx_PeriphCLKConfig+0x108a>
        break;
 8007804:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007806:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800780a:	2b00      	cmp	r3, #0
 800780c:	d10d      	bne.n	800782a <HAL_RCCEx_PeriphCLKConfig+0x10ae>
    {
      /* Configure the SPI3 clock source */
      __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 800780e:	4b79      	ldr	r3, [pc, #484]	@ (80079f4 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 8007810:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007814:	f423 72e0 	bic.w	r2, r3, #448	@ 0x1c0
 8007818:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800781c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8007820:	4974      	ldr	r1, [pc, #464]	@ (80079f4 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 8007822:	4313      	orrs	r3, r2
 8007824:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8007828:	e003      	b.n	8007832 <HAL_RCCEx_PeriphCLKConfig+0x10b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800782a:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800782e:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2

  }

#if defined(SPI4)
  /*-------------------------- SPI4 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI4) == RCC_PERIPHCLK_SPI4)
 8007832:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007836:	e9d3 2300 	ldrd	r2, r3, [r3]
 800783a:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800783e:	623b      	str	r3, [r7, #32]
 8007840:	2300      	movs	r3, #0
 8007842:	627b      	str	r3, [r7, #36]	@ 0x24
 8007844:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8007848:	460b      	mov	r3, r1
 800784a:	4313      	orrs	r3, r2
 800784c:	d055      	beq.n	80078fa <HAL_RCCEx_PeriphCLKConfig+0x117e>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI4CLKSOURCE(pPeriphClkInit->Spi4ClockSelection));

    switch (pPeriphClkInit->Spi4ClockSelection)
 800784e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007852:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8007856:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 800785a:	d031      	beq.n	80078c0 <HAL_RCCEx_PeriphCLKConfig+0x1144>
 800785c:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8007860:	d82a      	bhi.n	80078b8 <HAL_RCCEx_PeriphCLKConfig+0x113c>
 8007862:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007866:	d02d      	beq.n	80078c4 <HAL_RCCEx_PeriphCLKConfig+0x1148>
 8007868:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800786c:	d824      	bhi.n	80078b8 <HAL_RCCEx_PeriphCLKConfig+0x113c>
 800786e:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8007872:	d029      	beq.n	80078c8 <HAL_RCCEx_PeriphCLKConfig+0x114c>
 8007874:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8007878:	d81e      	bhi.n	80078b8 <HAL_RCCEx_PeriphCLKConfig+0x113c>
 800787a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800787e:	d011      	beq.n	80078a4 <HAL_RCCEx_PeriphCLKConfig+0x1128>
 8007880:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007884:	d818      	bhi.n	80078b8 <HAL_RCCEx_PeriphCLKConfig+0x113c>
 8007886:	2b00      	cmp	r3, #0
 8007888:	d020      	beq.n	80078cc <HAL_RCCEx_PeriphCLKConfig+0x1150>
 800788a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800788e:	d113      	bne.n	80078b8 <HAL_RCCEx_PeriphCLKConfig+0x113c>
        /* SPI4 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI4CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI4*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8007890:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007894:	3308      	adds	r3, #8
 8007896:	4618      	mov	r0, r3
 8007898:	f002 f8c4 	bl	8009a24 <RCCEx_PLL2_Config>
 800789c:	4603      	mov	r3, r0
 800789e:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3

        /* SPI4 clock source configuration done later after clock selection check */
        break;
 80078a2:	e014      	b.n	80078ce <HAL_RCCEx_PeriphCLKConfig+0x1152>

      case RCC_SPI4CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI4 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80078a4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80078a8:	3330      	adds	r3, #48	@ 0x30
 80078aa:	4618      	mov	r0, r3
 80078ac:	f002 f952 	bl	8009b54 <RCCEx_PLL3_Config>
 80078b0:	4603      	mov	r3, r0
 80078b2:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3

        /* SPI4 clock source configuration done later after clock selection check */
        break;
 80078b6:	e00a      	b.n	80078ce <HAL_RCCEx_PeriphCLKConfig+0x1152>
        /*  HSE oscillator is used as source of SPI4 clock */
        /* SPI4 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80078b8:	2301      	movs	r3, #1
 80078ba:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 80078be:	e006      	b.n	80078ce <HAL_RCCEx_PeriphCLKConfig+0x1152>
        break;
 80078c0:	bf00      	nop
 80078c2:	e004      	b.n	80078ce <HAL_RCCEx_PeriphCLKConfig+0x1152>
        break;
 80078c4:	bf00      	nop
 80078c6:	e002      	b.n	80078ce <HAL_RCCEx_PeriphCLKConfig+0x1152>
        break;
 80078c8:	bf00      	nop
 80078ca:	e000      	b.n	80078ce <HAL_RCCEx_PeriphCLKConfig+0x1152>
        break;
 80078cc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80078ce:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80078d2:	2b00      	cmp	r3, #0
 80078d4:	d10d      	bne.n	80078f2 <HAL_RCCEx_PeriphCLKConfig+0x1176>
    {
      /* Configure the SPI4 clock source */
      __HAL_RCC_SPI4_CONFIG(pPeriphClkInit->Spi4ClockSelection);
 80078d6:	4b47      	ldr	r3, [pc, #284]	@ (80079f4 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 80078d8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80078dc:	f423 6260 	bic.w	r2, r3, #3584	@ 0xe00
 80078e0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80078e4:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80078e8:	4942      	ldr	r1, [pc, #264]	@ (80079f4 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 80078ea:	4313      	orrs	r3, r2
 80078ec:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 80078f0:	e003      	b.n	80078fa <HAL_RCCEx_PeriphCLKConfig+0x117e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80078f2:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80078f6:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
  }
#endif /* SPI6 */

#if defined(OCTOSPI1)
  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80078fa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80078fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007902:	2100      	movs	r1, #0
 8007904:	61b9      	str	r1, [r7, #24]
 8007906:	f003 0302 	and.w	r3, r3, #2
 800790a:	61fb      	str	r3, [r7, #28]
 800790c:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8007910:	460b      	mov	r3, r1
 8007912:	4313      	orrs	r3, r2
 8007914:	d03c      	beq.n	8007990 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    switch (pPeriphClkInit->OspiClockSelection)
 8007916:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800791a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800791e:	2b03      	cmp	r3, #3
 8007920:	d81b      	bhi.n	800795a <HAL_RCCEx_PeriphCLKConfig+0x11de>
 8007922:	a201      	add	r2, pc, #4	@ (adr r2, 8007928 <HAL_RCCEx_PeriphCLKConfig+0x11ac>)
 8007924:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007928:	08007963 	.word	0x08007963
 800792c:	08007939 	.word	0x08007939
 8007930:	08007947 	.word	0x08007947
 8007934:	08007963 	.word	0x08007963
        break;

      case RCC_OSPICLKSOURCE_PLL1Q:  /* PLL1 Q is used as clock source for OCTOSPI*/

        /* Enable PLL1 Q CLK output */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007938:	4b2e      	ldr	r3, [pc, #184]	@ (80079f4 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 800793a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800793c:	4a2d      	ldr	r2, [pc, #180]	@ (80079f4 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 800793e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007942:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8007944:	e00e      	b.n	8007964 <HAL_RCCEx_PeriphCLKConfig+0x11e8>

      case RCC_OSPICLKSOURCE_PLL2R:  /* PLL2 is used as clock source for OCTOSPI*/
        /* PLL2 R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8007946:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800794a:	3308      	adds	r3, #8
 800794c:	4618      	mov	r0, r3
 800794e:	f002 f869 	bl	8009a24 <RCCEx_PLL2_Config>
 8007952:	4603      	mov	r3, r0
 8007954:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* OCTOSPI clock source config set later after clock selection check */
        break;
 8007958:	e004      	b.n	8007964 <HAL_RCCEx_PeriphCLKConfig+0x11e8>
      case RCC_OSPICLKSOURCE_CLKP:  /* CLKP is used as source of OCTOSPI clock*/
        /* OCTOSPI clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800795a:	2301      	movs	r3, #1
 800795c:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8007960:	e000      	b.n	8007964 <HAL_RCCEx_PeriphCLKConfig+0x11e8>
        break;
 8007962:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007964:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8007968:	2b00      	cmp	r3, #0
 800796a:	d10d      	bne.n	8007988 <HAL_RCCEx_PeriphCLKConfig+0x120c>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 800796c:	4b21      	ldr	r3, [pc, #132]	@ (80079f4 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 800796e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007972:	f023 0203 	bic.w	r2, r3, #3
 8007976:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800797a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800797e:	491d      	ldr	r1, [pc, #116]	@ (80079f4 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 8007980:	4313      	orrs	r3, r2
 8007982:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 8007986:	e003      	b.n	8007990 <HAL_RCCEx_PeriphCLKConfig+0x1214>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007988:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800798c:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }
#endif /* OCTOSPI1*/

  /*-------------------------- FDCAN kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8007990:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007994:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007998:	2100      	movs	r1, #0
 800799a:	6139      	str	r1, [r7, #16]
 800799c:	f003 0304 	and.w	r3, r3, #4
 80079a0:	617b      	str	r3, [r7, #20]
 80079a2:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80079a6:	460b      	mov	r3, r1
 80079a8:	4313      	orrs	r3, r2
 80079aa:	d03c      	beq.n	8007a26 <HAL_RCCEx_PeriphCLKConfig+0x12aa>
  {
    assert_param(IS_RCC_FDCANCLK(pPeriphClkInit->FdcanClockSelection));

    switch (pPeriphClkInit->FdcanClockSelection)
 80079ac:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80079b0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80079b4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80079b8:	d00e      	beq.n	80079d8 <HAL_RCCEx_PeriphCLKConfig+0x125c>
 80079ba:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80079be:	d815      	bhi.n	80079ec <HAL_RCCEx_PeriphCLKConfig+0x1270>
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	d019      	beq.n	80079f8 <HAL_RCCEx_PeriphCLKConfig+0x127c>
 80079c4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80079c8:	d110      	bne.n	80079ec <HAL_RCCEx_PeriphCLKConfig+0x1270>
        /* FDCAN kernel clock source config set later after clock selection check */
        break;

      case RCC_FDCANCLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for FDCAN kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80079ca:	4b0a      	ldr	r3, [pc, #40]	@ (80079f4 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 80079cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80079ce:	4a09      	ldr	r2, [pc, #36]	@ (80079f4 <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 80079d0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80079d4:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 80079d6:	e010      	b.n	80079fa <HAL_RCCEx_PeriphCLKConfig+0x127e>

      case RCC_FDCANCLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for FDCAN kernel clock*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80079d8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80079dc:	3308      	adds	r3, #8
 80079de:	4618      	mov	r0, r3
 80079e0:	f002 f820 	bl	8009a24 <RCCEx_PLL2_Config>
 80079e4:	4603      	mov	r3, r0
 80079e6:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 80079ea:	e006      	b.n	80079fa <HAL_RCCEx_PeriphCLKConfig+0x127e>

      default:
        ret = HAL_ERROR;
 80079ec:	2301      	movs	r3, #1
 80079ee:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 80079f2:	e002      	b.n	80079fa <HAL_RCCEx_PeriphCLKConfig+0x127e>
 80079f4:	44020c00 	.word	0x44020c00
        break;
 80079f8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80079fa:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d10d      	bne.n	8007a1e <HAL_RCCEx_PeriphCLKConfig+0x12a2>
    {
      /* Set the source of FDCAN kernel clock*/
      __HAL_RCC_FDCAN_CONFIG(pPeriphClkInit->FdcanClockSelection);
 8007a02:	4b3d      	ldr	r3, [pc, #244]	@ (8007af8 <HAL_RCCEx_PeriphCLKConfig+0x137c>)
 8007a04:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007a08:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007a0c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007a10:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007a14:	4938      	ldr	r1, [pc, #224]	@ (8007af8 <HAL_RCCEx_PeriphCLKConfig+0x137c>)
 8007a16:	4313      	orrs	r3, r2
 8007a18:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
 8007a1c:	e003      	b.n	8007a26 <HAL_RCCEx_PeriphCLKConfig+0x12aa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007a1e:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8007a22:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

#if defined(USB_DRD_FS)
  /*------------------------------ USB Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8007a26:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007a2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a2e:	2100      	movs	r1, #0
 8007a30:	60b9      	str	r1, [r7, #8]
 8007a32:	f003 0310 	and.w	r3, r3, #16
 8007a36:	60fb      	str	r3, [r7, #12]
 8007a38:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8007a3c:	460b      	mov	r3, r1
 8007a3e:	4313      	orrs	r3, r2
 8007a40:	d038      	beq.n	8007ab4 <HAL_RCCEx_PeriphCLKConfig+0x1338>
  {

    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(pPeriphClkInit->UsbClockSelection));

    switch (pPeriphClkInit->UsbClockSelection)
 8007a42:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007a46:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8007a4a:	2b30      	cmp	r3, #48	@ 0x30
 8007a4c:	d01b      	beq.n	8007a86 <HAL_RCCEx_PeriphCLKConfig+0x130a>
 8007a4e:	2b30      	cmp	r3, #48	@ 0x30
 8007a50:	d815      	bhi.n	8007a7e <HAL_RCCEx_PeriphCLKConfig+0x1302>
 8007a52:	2b10      	cmp	r3, #16
 8007a54:	d002      	beq.n	8007a5c <HAL_RCCEx_PeriphCLKConfig+0x12e0>
 8007a56:	2b20      	cmp	r3, #32
 8007a58:	d007      	beq.n	8007a6a <HAL_RCCEx_PeriphCLKConfig+0x12ee>
 8007a5a:	e010      	b.n	8007a7e <HAL_RCCEx_PeriphCLKConfig+0x1302>
    {
      case RCC_USBCLKSOURCE_PLL1Q:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007a5c:	4b26      	ldr	r3, [pc, #152]	@ (8007af8 <HAL_RCCEx_PeriphCLKConfig+0x137c>)
 8007a5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a60:	4a25      	ldr	r2, [pc, #148]	@ (8007af8 <HAL_RCCEx_PeriphCLKConfig+0x137c>)
 8007a62:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007a66:	6293      	str	r3, [r2, #40]	@ 0x28

        /* USB clock source configuration done later after clock selection check */
        break;
 8007a68:	e00e      	b.n	8007a88 <HAL_RCCEx_PeriphCLKConfig+0x130c>

#if defined(RCC_USBCLKSOURCE_PLL3Q)
      case RCC_USBCLKSOURCE_PLL3Q: /* PLL3 is used as clock source for USB*/
        /* PLL3Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8007a6a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007a6e:	3330      	adds	r3, #48	@ 0x30
 8007a70:	4618      	mov	r0, r3
 8007a72:	f002 f86f 	bl	8009b54 <RCCEx_PLL3_Config>
 8007a76:	4603      	mov	r3, r0
 8007a78:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
      case RCC_USBCLKSOURCE_PLL2Q: /* PLL2 is used as clock source for USB*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_USBCLKSOURCE_PLL3Q */
        /* USB clock source configuration done later after clock selection check */
        break;
 8007a7c:	e004      	b.n	8007a88 <HAL_RCCEx_PeriphCLKConfig+0x130c>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007a7e:	2301      	movs	r3, #1
 8007a80:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8007a84:	e000      	b.n	8007a88 <HAL_RCCEx_PeriphCLKConfig+0x130c>
        break;
 8007a86:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007a88:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8007a8c:	2b00      	cmp	r3, #0
 8007a8e:	d10d      	bne.n	8007aac <HAL_RCCEx_PeriphCLKConfig+0x1330>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(pPeriphClkInit->UsbClockSelection);
 8007a90:	4b19      	ldr	r3, [pc, #100]	@ (8007af8 <HAL_RCCEx_PeriphCLKConfig+0x137c>)
 8007a92:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007a96:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8007a9a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007a9e:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8007aa2:	4915      	ldr	r1, [pc, #84]	@ (8007af8 <HAL_RCCEx_PeriphCLKConfig+0x137c>)
 8007aa4:	4313      	orrs	r3, r2
 8007aa6:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 8007aaa:	e003      	b.n	8007ab4 <HAL_RCCEx_PeriphCLKConfig+0x1338>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007aac:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8007ab0:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
  }
#endif /* USB_DRD_FS */

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8007ab4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007ab8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007abc:	2100      	movs	r1, #0
 8007abe:	6039      	str	r1, [r7, #0]
 8007ac0:	f003 0308 	and.w	r3, r3, #8
 8007ac4:	607b      	str	r3, [r7, #4]
 8007ac6:	e9d7 1200 	ldrd	r1, r2, [r7]
 8007aca:	460b      	mov	r3, r1
 8007acc:	4313      	orrs	r3, r2
 8007ace:	d00c      	beq.n	8007aea <HAL_RCCEx_PeriphCLKConfig+0x136e>

    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(pPeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(pPeriphClkInit->CecClockSelection);
 8007ad0:	4b09      	ldr	r3, [pc, #36]	@ (8007af8 <HAL_RCCEx_PeriphCLKConfig+0x137c>)
 8007ad2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007ad6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8007ada:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007ade:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8007ae2:	4905      	ldr	r1, [pc, #20]	@ (8007af8 <HAL_RCCEx_PeriphCLKConfig+0x137c>)
 8007ae4:	4313      	orrs	r3, r2
 8007ae6:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8

  }
#endif /* CEC */

  return status;
 8007aea:	f897 30e2 	ldrb.w	r3, [r7, #226]	@ 0xe2
}
 8007aee:	4618      	mov	r0, r3
 8007af0:	37e8      	adds	r7, #232	@ 0xe8
 8007af2:	46bd      	mov	sp, r7
 8007af4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007af8:	44020c00 	.word	0x44020c00

08007afc <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL1_Clocks pointer to PLL1_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *pPLL1_Clocks)
{
 8007afc:	b480      	push	{r7}
 8007afe:	b08b      	sub	sp, #44	@ 0x2c
 8007b00:	af00      	add	r7, sp, #0
 8007b02:	6078      	str	r0, [r7, #4]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL1M) * PLL1N
  PLL1xCLK = PLL1_VCO / PLL1x
  */

  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 8007b04:	4bae      	ldr	r3, [pc, #696]	@ (8007dc0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8007b06:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007b08:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007b0c:	623b      	str	r3, [r7, #32]
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8007b0e:	4bac      	ldr	r3, [pc, #688]	@ (8007dc0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8007b10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b12:	f003 0303 	and.w	r3, r3, #3
 8007b16:	61fb      	str	r3, [r7, #28]
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 8007b18:	4ba9      	ldr	r3, [pc, #676]	@ (8007dc0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8007b1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b1c:	0a1b      	lsrs	r3, r3, #8
 8007b1e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007b22:	61bb      	str	r3, [r7, #24]
  pll1fracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8007b24:	4ba6      	ldr	r3, [pc, #664]	@ (8007dc0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8007b26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b28:	091b      	lsrs	r3, r3, #4
 8007b2a:	f003 0301 	and.w	r3, r3, #1
 8007b2e:	617b      	str	r3, [r7, #20]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8007b30:	4ba3      	ldr	r3, [pc, #652]	@ (8007dc0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8007b32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b34:	08db      	lsrs	r3, r3, #3
 8007b36:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007b3a:	697a      	ldr	r2, [r7, #20]
 8007b3c:	fb02 f303 	mul.w	r3, r2, r3
 8007b40:	ee07 3a90 	vmov	s15, r3
 8007b44:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007b48:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL1FRACR_PLL1FRACN_Pos));

  if (pll1m != 0U)
 8007b4c:	69bb      	ldr	r3, [r7, #24]
 8007b4e:	2b00      	cmp	r3, #0
 8007b50:	f000 8126 	beq.w	8007da0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>
  {
    switch (pll1source)
 8007b54:	69fb      	ldr	r3, [r7, #28]
 8007b56:	2b03      	cmp	r3, #3
 8007b58:	d053      	beq.n	8007c02 <HAL_RCCEx_GetPLL1ClockFreq+0x106>
 8007b5a:	69fb      	ldr	r3, [r7, #28]
 8007b5c:	2b03      	cmp	r3, #3
 8007b5e:	d86f      	bhi.n	8007c40 <HAL_RCCEx_GetPLL1ClockFreq+0x144>
 8007b60:	69fb      	ldr	r3, [r7, #28]
 8007b62:	2b01      	cmp	r3, #1
 8007b64:	d003      	beq.n	8007b6e <HAL_RCCEx_GetPLL1ClockFreq+0x72>
 8007b66:	69fb      	ldr	r3, [r7, #28]
 8007b68:	2b02      	cmp	r3, #2
 8007b6a:	d02b      	beq.n	8007bc4 <HAL_RCCEx_GetPLL1ClockFreq+0xc8>
 8007b6c:	e068      	b.n	8007c40 <HAL_RCCEx_GetPLL1ClockFreq+0x144>
    {

      case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007b6e:	4b94      	ldr	r3, [pc, #592]	@ (8007dc0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	08db      	lsrs	r3, r3, #3
 8007b74:	f003 0303 	and.w	r3, r3, #3
 8007b78:	4a92      	ldr	r2, [pc, #584]	@ (8007dc4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 8007b7a:	fa22 f303 	lsr.w	r3, r2, r3
 8007b7e:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8007b80:	68fb      	ldr	r3, [r7, #12]
 8007b82:	ee07 3a90 	vmov	s15, r3
 8007b86:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007b8a:	69bb      	ldr	r3, [r7, #24]
 8007b8c:	ee07 3a90 	vmov	s15, r3
 8007b90:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007b94:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007b98:	6a3b      	ldr	r3, [r7, #32]
 8007b9a:	ee07 3a90 	vmov	s15, r3
 8007b9e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007ba2:	ed97 6a04 	vldr	s12, [r7, #16]
 8007ba6:	eddf 5a88 	vldr	s11, [pc, #544]	@ 8007dc8 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 8007baa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007bae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007bb2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007bb6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007bba:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007bbe:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8007bc2:	e068      	b.n	8007c96 <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8007bc4:	69bb      	ldr	r3, [r7, #24]
 8007bc6:	ee07 3a90 	vmov	s15, r3
 8007bca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007bce:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 8007dcc <HAL_RCCEx_GetPLL1ClockFreq+0x2d0>
 8007bd2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007bd6:	6a3b      	ldr	r3, [r7, #32]
 8007bd8:	ee07 3a90 	vmov	s15, r3
 8007bdc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007be0:	ed97 6a04 	vldr	s12, [r7, #16]
 8007be4:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8007dc8 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 8007be8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007bec:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007bf0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007bf4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007bf8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007bfc:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8007c00:	e049      	b.n	8007c96 <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8007c02:	69bb      	ldr	r3, [r7, #24]
 8007c04:	ee07 3a90 	vmov	s15, r3
 8007c08:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007c0c:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8007dd0 <HAL_RCCEx_GetPLL1ClockFreq+0x2d4>
 8007c10:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007c14:	6a3b      	ldr	r3, [r7, #32]
 8007c16:	ee07 3a90 	vmov	s15, r3
 8007c1a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007c1e:	ed97 6a04 	vldr	s12, [r7, #16]
 8007c22:	eddf 5a69 	vldr	s11, [pc, #420]	@ 8007dc8 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 8007c26:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007c2a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007c2e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007c32:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007c36:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007c3a:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8007c3e:	e02a      	b.n	8007c96 <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007c40:	4b5f      	ldr	r3, [pc, #380]	@ (8007dc0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	08db      	lsrs	r3, r3, #3
 8007c46:	f003 0303 	and.w	r3, r3, #3
 8007c4a:	4a5e      	ldr	r2, [pc, #376]	@ (8007dc4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 8007c4c:	fa22 f303 	lsr.w	r3, r2, r3
 8007c50:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8007c52:	68fb      	ldr	r3, [r7, #12]
 8007c54:	ee07 3a90 	vmov	s15, r3
 8007c58:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007c5c:	69bb      	ldr	r3, [r7, #24]
 8007c5e:	ee07 3a90 	vmov	s15, r3
 8007c62:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007c66:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007c6a:	6a3b      	ldr	r3, [r7, #32]
 8007c6c:	ee07 3a90 	vmov	s15, r3
 8007c70:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007c74:	ed97 6a04 	vldr	s12, [r7, #16]
 8007c78:	eddf 5a53 	vldr	s11, [pc, #332]	@ 8007dc8 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 8007c7c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007c80:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007c84:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007c88:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007c8c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007c90:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8007c94:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8007c96:	4b4a      	ldr	r3, [pc, #296]	@ (8007dc0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007c9e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007ca2:	d121      	bne.n	8007ce8 <HAL_RCCEx_GetPLL1ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 8007ca4:	4b46      	ldr	r3, [pc, #280]	@ (8007dc0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8007ca6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ca8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	d017      	beq.n	8007ce0 <HAL_RCCEx_GetPLL1ClockFreq+0x1e4>
      {
        pPLL1_Clocks->PLL1_P_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8007cb0:	4b43      	ldr	r3, [pc, #268]	@ (8007dc0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8007cb2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007cb4:	0a5b      	lsrs	r3, r3, #9
 8007cb6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007cba:	ee07 3a90 	vmov	s15, r3
 8007cbe:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1P) >> \
                                                                                  RCC_PLL1DIVR_PLL1P_Pos) + \
 8007cc2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007cc6:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 8007cca:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8007cce:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007cd2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007cd6:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_P_Frequency = \
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	601a      	str	r2, [r3, #0]
 8007cde:	e006      	b.n	8007cee <HAL_RCCEx_GetPLL1ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_P_Frequency = 0U;
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	2200      	movs	r2, #0
 8007ce4:	601a      	str	r2, [r3, #0]
 8007ce6:	e002      	b.n	8007cee <HAL_RCCEx_GetPLL1ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_P_Frequency = 0U;
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	2200      	movs	r2, #0
 8007cec:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8007cee:	4b34      	ldr	r3, [pc, #208]	@ (8007dc0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007cf6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007cfa:	d121      	bne.n	8007d40 <HAL_RCCEx_GetPLL1ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 8007cfc:	4b30      	ldr	r3, [pc, #192]	@ (8007dc0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8007cfe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d00:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007d04:	2b00      	cmp	r3, #0
 8007d06:	d017      	beq.n	8007d38 <HAL_RCCEx_GetPLL1ClockFreq+0x23c>
      {
        pPLL1_Clocks->PLL1_Q_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8007d08:	4b2d      	ldr	r3, [pc, #180]	@ (8007dc0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8007d0a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007d0c:	0c1b      	lsrs	r3, r3, #16
 8007d0e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007d12:	ee07 3a90 	vmov	s15, r3
 8007d16:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1Q) >> \
                                                                                  RCC_PLL1DIVR_PLL1Q_Pos) + \
 8007d1a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007d1e:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 8007d22:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8007d26:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007d2a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007d2e:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_Q_Frequency = \
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	605a      	str	r2, [r3, #4]
 8007d36:	e006      	b.n	8007d46 <HAL_RCCEx_GetPLL1ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	2200      	movs	r2, #0
 8007d3c:	605a      	str	r2, [r3, #4]
 8007d3e:	e002      	b.n	8007d46 <HAL_RCCEx_GetPLL1ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	2200      	movs	r2, #0
 8007d44:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8007d46:	4b1e      	ldr	r3, [pc, #120]	@ (8007dc0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007d4e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007d52:	d121      	bne.n	8007d98 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 8007d54:	4b1a      	ldr	r3, [pc, #104]	@ (8007dc0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8007d56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d58:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	d017      	beq.n	8007d90 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
      {
        pPLL1_Clocks->PLL1_R_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8007d60:	4b17      	ldr	r3, [pc, #92]	@ (8007dc0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8007d62:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007d64:	0e1b      	lsrs	r3, r3, #24
 8007d66:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007d6a:	ee07 3a90 	vmov	s15, r3
 8007d6e:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1R) >> \
                                                                                  RCC_PLL1DIVR_PLL1R_Pos) + \
 8007d72:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007d76:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 8007d7a:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8007d7e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007d82:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007d86:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_R_Frequency = \
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	609a      	str	r2, [r3, #8]
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8007d8e:	e010      	b.n	8007db2 <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
        pPLL1_Clocks->PLL1_R_Frequency = 0U;
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	2200      	movs	r2, #0
 8007d94:	609a      	str	r2, [r3, #8]
}
 8007d96:	e00c      	b.n	8007db2 <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
      pPLL1_Clocks->PLL1_R_Frequency = 0U;
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	2200      	movs	r2, #0
 8007d9c:	609a      	str	r2, [r3, #8]
}
 8007d9e:	e008      	b.n	8007db2 <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	2200      	movs	r2, #0
 8007da4:	601a      	str	r2, [r3, #0]
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	2200      	movs	r2, #0
 8007daa:	605a      	str	r2, [r3, #4]
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	2200      	movs	r2, #0
 8007db0:	609a      	str	r2, [r3, #8]
}
 8007db2:	bf00      	nop
 8007db4:	372c      	adds	r7, #44	@ 0x2c
 8007db6:	46bd      	mov	sp, r7
 8007db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dbc:	4770      	bx	lr
 8007dbe:	bf00      	nop
 8007dc0:	44020c00 	.word	0x44020c00
 8007dc4:	03d09000 	.word	0x03d09000
 8007dc8:	46000000 	.word	0x46000000
 8007dcc:	4a742400 	.word	0x4a742400
 8007dd0:	4af42400 	.word	0x4af42400

08007dd4 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL2_Clocks pointer to PLL2_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *pPLL2_Clocks)
{
 8007dd4:	b480      	push	{r7}
 8007dd6:	b08b      	sub	sp, #44	@ 0x2c
 8007dd8:	af00      	add	r7, sp, #0
 8007dda:	6078      	str	r0, [r7, #4]
  float_t pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
  PLL2xCLK = PLL2_VCO / PLL2x
  */
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 8007ddc:	4bae      	ldr	r3, [pc, #696]	@ (8008098 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8007dde:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007de0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007de4:	623b      	str	r3, [r7, #32]
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 8007de6:	4bac      	ldr	r3, [pc, #688]	@ (8008098 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8007de8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007dea:	f003 0303 	and.w	r3, r3, #3
 8007dee:	61fb      	str	r3, [r7, #28]
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos);
 8007df0:	4ba9      	ldr	r3, [pc, #676]	@ (8008098 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8007df2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007df4:	0a1b      	lsrs	r3, r3, #8
 8007df6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007dfa:	61bb      	str	r3, [r7, #24]
  pll2fracen = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN) >> RCC_PLL2CFGR_PLL2FRACEN_Pos);
 8007dfc:	4ba6      	ldr	r3, [pc, #664]	@ (8008098 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8007dfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e00:	091b      	lsrs	r3, r3, #4
 8007e02:	f003 0301 	and.w	r3, r3, #1
 8007e06:	617b      	str	r3, [r7, #20]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 8007e08:	4ba3      	ldr	r3, [pc, #652]	@ (8008098 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8007e0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e0c:	08db      	lsrs	r3, r3, #3
 8007e0e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007e12:	697a      	ldr	r2, [r7, #20]
 8007e14:	fb02 f303 	mul.w	r3, r2, r3
 8007e18:	ee07 3a90 	vmov	s15, r3
 8007e1c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007e20:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL2FRACR_PLL2FRACN_Pos));

  if (pll2m != 0U)
 8007e24:	69bb      	ldr	r3, [r7, #24]
 8007e26:	2b00      	cmp	r3, #0
 8007e28:	f000 8126 	beq.w	8008078 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
  {
    switch (pll2source)
 8007e2c:	69fb      	ldr	r3, [r7, #28]
 8007e2e:	2b03      	cmp	r3, #3
 8007e30:	d053      	beq.n	8007eda <HAL_RCCEx_GetPLL2ClockFreq+0x106>
 8007e32:	69fb      	ldr	r3, [r7, #28]
 8007e34:	2b03      	cmp	r3, #3
 8007e36:	d86f      	bhi.n	8007f18 <HAL_RCCEx_GetPLL2ClockFreq+0x144>
 8007e38:	69fb      	ldr	r3, [r7, #28]
 8007e3a:	2b01      	cmp	r3, #1
 8007e3c:	d003      	beq.n	8007e46 <HAL_RCCEx_GetPLL2ClockFreq+0x72>
 8007e3e:	69fb      	ldr	r3, [r7, #28]
 8007e40:	2b02      	cmp	r3, #2
 8007e42:	d02b      	beq.n	8007e9c <HAL_RCCEx_GetPLL2ClockFreq+0xc8>
 8007e44:	e068      	b.n	8007f18 <HAL_RCCEx_GetPLL2ClockFreq+0x144>
    {
      case RCC_PLL2_SOURCE_HSI:  /* HSI used as PLL clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007e46:	4b94      	ldr	r3, [pc, #592]	@ (8008098 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	08db      	lsrs	r3, r3, #3
 8007e4c:	f003 0303 	and.w	r3, r3, #3
 8007e50:	4a92      	ldr	r2, [pc, #584]	@ (800809c <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 8007e52:	fa22 f303 	lsr.w	r3, r2, r3
 8007e56:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8007e58:	68fb      	ldr	r3, [r7, #12]
 8007e5a:	ee07 3a90 	vmov	s15, r3
 8007e5e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007e62:	69bb      	ldr	r3, [r7, #24]
 8007e64:	ee07 3a90 	vmov	s15, r3
 8007e68:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007e6c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007e70:	6a3b      	ldr	r3, [r7, #32]
 8007e72:	ee07 3a90 	vmov	s15, r3
 8007e76:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007e7a:	ed97 6a04 	vldr	s12, [r7, #16]
 8007e7e:	eddf 5a88 	vldr	s11, [pc, #544]	@ 80080a0 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8007e82:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007e86:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007e8a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007e8e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007e92:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007e96:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8007e9a:	e068      	b.n	8007f6e <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      case RCC_PLL2_SOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8007e9c:	69bb      	ldr	r3, [r7, #24]
 8007e9e:	ee07 3a90 	vmov	s15, r3
 8007ea2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007ea6:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 80080a4 <HAL_RCCEx_GetPLL2ClockFreq+0x2d0>
 8007eaa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007eae:	6a3b      	ldr	r3, [r7, #32]
 8007eb0:	ee07 3a90 	vmov	s15, r3
 8007eb4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007eb8:	ed97 6a04 	vldr	s12, [r7, #16]
 8007ebc:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80080a0 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8007ec0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007ec4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007ec8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007ecc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007ed0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007ed4:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8007ed8:	e049      	b.n	8007f6e <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      case RCC_PLL2_SOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8007eda:	69bb      	ldr	r3, [r7, #24]
 8007edc:	ee07 3a90 	vmov	s15, r3
 8007ee0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007ee4:	eddf 6a70 	vldr	s13, [pc, #448]	@ 80080a8 <HAL_RCCEx_GetPLL2ClockFreq+0x2d4>
 8007ee8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007eec:	6a3b      	ldr	r3, [r7, #32]
 8007eee:	ee07 3a90 	vmov	s15, r3
 8007ef2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007ef6:	ed97 6a04 	vldr	s12, [r7, #16]
 8007efa:	eddf 5a69 	vldr	s11, [pc, #420]	@ 80080a0 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8007efe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007f02:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007f06:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007f0a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007f0e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007f12:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8007f16:	e02a      	b.n	8007f6e <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007f18:	4b5f      	ldr	r3, [pc, #380]	@ (8008098 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	08db      	lsrs	r3, r3, #3
 8007f1e:	f003 0303 	and.w	r3, r3, #3
 8007f22:	4a5e      	ldr	r2, [pc, #376]	@ (800809c <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 8007f24:	fa22 f303 	lsr.w	r3, r2, r3
 8007f28:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8007f2a:	68fb      	ldr	r3, [r7, #12]
 8007f2c:	ee07 3a90 	vmov	s15, r3
 8007f30:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007f34:	69bb      	ldr	r3, [r7, #24]
 8007f36:	ee07 3a90 	vmov	s15, r3
 8007f3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007f3e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007f42:	6a3b      	ldr	r3, [r7, #32]
 8007f44:	ee07 3a90 	vmov	s15, r3
 8007f48:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007f4c:	ed97 6a04 	vldr	s12, [r7, #16]
 8007f50:	eddf 5a53 	vldr	s11, [pc, #332]	@ 80080a0 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8007f54:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007f58:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007f5c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007f60:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007f64:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007f68:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8007f6c:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007f6e:	4b4a      	ldr	r3, [pc, #296]	@ (8008098 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007f76:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007f7a:	d121      	bne.n	8007fc0 <HAL_RCCEx_GetPLL2ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 8007f7c:	4b46      	ldr	r3, [pc, #280]	@ (8008098 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8007f7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f80:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	d017      	beq.n	8007fb8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
      {
        pPLL2_Clocks->PLL2_P_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8007f88:	4b43      	ldr	r3, [pc, #268]	@ (8008098 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8007f8a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007f8c:	0a5b      	lsrs	r3, r3, #9
 8007f8e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007f92:	ee07 3a90 	vmov	s15, r3
 8007f96:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2P) >> \
                                                                                  RCC_PLL2DIVR_PLL2P_Pos) + \
 8007f9a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007f9e:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 8007fa2:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8007fa6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007faa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007fae:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_P_Frequency = \
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	601a      	str	r2, [r3, #0]
 8007fb6:	e006      	b.n	8007fc6 <HAL_RCCEx_GetPLL2ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	2200      	movs	r2, #0
 8007fbc:	601a      	str	r2, [r3, #0]
 8007fbe:	e002      	b.n	8007fc6 <HAL_RCCEx_GetPLL2ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	2200      	movs	r2, #0
 8007fc4:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007fc6:	4b34      	ldr	r3, [pc, #208]	@ (8008098 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007fce:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007fd2:	d121      	bne.n	8008018 <HAL_RCCEx_GetPLL2ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 8007fd4:	4b30      	ldr	r3, [pc, #192]	@ (8008098 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8007fd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007fd8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	d017      	beq.n	8008010 <HAL_RCCEx_GetPLL2ClockFreq+0x23c>
      {
        pPLL2_Clocks->PLL2_Q_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8007fe0:	4b2d      	ldr	r3, [pc, #180]	@ (8008098 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8007fe2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007fe4:	0c1b      	lsrs	r3, r3, #16
 8007fe6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007fea:	ee07 3a90 	vmov	s15, r3
 8007fee:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2Q) >> \
                                                                                  RCC_PLL2DIVR_PLL2Q_Pos) + \
 8007ff2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007ff6:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 8007ffa:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8007ffe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008002:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008006:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_Q_Frequency = \
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	605a      	str	r2, [r3, #4]
 800800e:	e006      	b.n	800801e <HAL_RCCEx_GetPLL2ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	2200      	movs	r2, #0
 8008014:	605a      	str	r2, [r3, #4]
 8008016:	e002      	b.n	800801e <HAL_RCCEx_GetPLL2ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	2200      	movs	r2, #0
 800801c:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800801e:	4b1e      	ldr	r3, [pc, #120]	@ (8008098 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008026:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800802a:	d121      	bne.n	8008070 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 800802c:	4b1a      	ldr	r3, [pc, #104]	@ (8008098 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800802e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008030:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8008034:	2b00      	cmp	r3, #0
 8008036:	d017      	beq.n	8008068 <HAL_RCCEx_GetPLL2ClockFreq+0x294>
      {
        pPLL2_Clocks->PLL2_R_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8008038:	4b17      	ldr	r3, [pc, #92]	@ (8008098 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800803a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800803c:	0e1b      	lsrs	r3, r3, #24
 800803e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008042:	ee07 3a90 	vmov	s15, r3
 8008046:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2R) >> \
                                                                                  RCC_PLL2DIVR_PLL2R_Pos) + \
 800804a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800804e:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 8008052:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8008056:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800805a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800805e:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_R_Frequency = \
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	609a      	str	r2, [r3, #8]
  {
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8008066:	e010      	b.n	800808a <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
        pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	2200      	movs	r2, #0
 800806c:	609a      	str	r2, [r3, #8]
}
 800806e:	e00c      	b.n	800808a <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
      pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	2200      	movs	r2, #0
 8008074:	609a      	str	r2, [r3, #8]
}
 8008076:	e008      	b.n	800808a <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	2200      	movs	r2, #0
 800807c:	601a      	str	r2, [r3, #0]
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	2200      	movs	r2, #0
 8008082:	605a      	str	r2, [r3, #4]
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	2200      	movs	r2, #0
 8008088:	609a      	str	r2, [r3, #8]
}
 800808a:	bf00      	nop
 800808c:	372c      	adds	r7, #44	@ 0x2c
 800808e:	46bd      	mov	sp, r7
 8008090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008094:	4770      	bx	lr
 8008096:	bf00      	nop
 8008098:	44020c00 	.word	0x44020c00
 800809c:	03d09000 	.word	0x03d09000
 80080a0:	46000000 	.word	0x46000000
 80080a4:	4a742400 	.word	0x4a742400
 80080a8:	4af42400 	.word	0x4af42400

080080ac <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL3_Clocks pointer to PLL3_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *pPLL3_Clocks)
{
 80080ac:	b480      	push	{r7}
 80080ae:	b08b      	sub	sp, #44	@ 0x2c
 80080b0:	af00      	add	r7, sp, #0
 80080b2:	6078      	str	r0, [r7, #4]
  float_t pll3vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
  PLL3xCLK = PLL3_VCO / PLL3x
  */
  pll3n = (RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N);
 80080b4:	4bae      	ldr	r3, [pc, #696]	@ (8008370 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 80080b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80080b8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80080bc:	623b      	str	r3, [r7, #32]
  pll3source = (RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3SRC);
 80080be:	4bac      	ldr	r3, [pc, #688]	@ (8008370 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 80080c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80080c2:	f003 0303 	and.w	r3, r3, #3
 80080c6:	61fb      	str	r3, [r7, #28]
  pll3m = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3M) >> RCC_PLL3CFGR_PLL3M_Pos);
 80080c8:	4ba9      	ldr	r3, [pc, #676]	@ (8008370 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 80080ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80080cc:	0a1b      	lsrs	r3, r3, #8
 80080ce:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80080d2:	61bb      	str	r3, [r7, #24]
  pll3fracen = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3FRACEN) >> RCC_PLL3CFGR_PLL3FRACEN_Pos);
 80080d4:	4ba6      	ldr	r3, [pc, #664]	@ (8008370 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 80080d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80080d8:	091b      	lsrs	r3, r3, #4
 80080da:	f003 0301 	and.w	r3, r3, #1
 80080de:	617b      	str	r3, [r7, #20]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
 80080e0:	4ba3      	ldr	r3, [pc, #652]	@ (8008370 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 80080e2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80080e4:	08db      	lsrs	r3, r3, #3
 80080e6:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80080ea:	697a      	ldr	r2, [r7, #20]
 80080ec:	fb02 f303 	mul.w	r3, r2, r3
 80080f0:	ee07 3a90 	vmov	s15, r3
 80080f4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80080f8:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL3FRACR_PLL3FRACN_Pos));

  if (pll3m != 0U)
 80080fc:	69bb      	ldr	r3, [r7, #24]
 80080fe:	2b00      	cmp	r3, #0
 8008100:	f000 8126 	beq.w	8008350 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
  {
    switch (pll3source)
 8008104:	69fb      	ldr	r3, [r7, #28]
 8008106:	2b03      	cmp	r3, #3
 8008108:	d053      	beq.n	80081b2 <HAL_RCCEx_GetPLL3ClockFreq+0x106>
 800810a:	69fb      	ldr	r3, [r7, #28]
 800810c:	2b03      	cmp	r3, #3
 800810e:	d86f      	bhi.n	80081f0 <HAL_RCCEx_GetPLL3ClockFreq+0x144>
 8008110:	69fb      	ldr	r3, [r7, #28]
 8008112:	2b01      	cmp	r3, #1
 8008114:	d003      	beq.n	800811e <HAL_RCCEx_GetPLL3ClockFreq+0x72>
 8008116:	69fb      	ldr	r3, [r7, #28]
 8008118:	2b02      	cmp	r3, #2
 800811a:	d02b      	beq.n	8008174 <HAL_RCCEx_GetPLL3ClockFreq+0xc8>
 800811c:	e068      	b.n	80081f0 <HAL_RCCEx_GetPLL3ClockFreq+0x144>
    {
      case RCC_PLL3_SOURCE_HSI:  /* HSI used as PLL clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800811e:	4b94      	ldr	r3, [pc, #592]	@ (8008370 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	08db      	lsrs	r3, r3, #3
 8008124:	f003 0303 	and.w	r3, r3, #3
 8008128:	4a92      	ldr	r2, [pc, #584]	@ (8008374 <HAL_RCCEx_GetPLL3ClockFreq+0x2c8>)
 800812a:	fa22 f303 	lsr.w	r3, r2, r3
 800812e:	60fb      	str	r3, [r7, #12]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 8008130:	68fb      	ldr	r3, [r7, #12]
 8008132:	ee07 3a90 	vmov	s15, r3
 8008136:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800813a:	69bb      	ldr	r3, [r7, #24]
 800813c:	ee07 3a90 	vmov	s15, r3
 8008140:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008144:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008148:	6a3b      	ldr	r3, [r7, #32]
 800814a:	ee07 3a90 	vmov	s15, r3
 800814e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008152:	ed97 6a04 	vldr	s12, [r7, #16]
 8008156:	eddf 5a88 	vldr	s11, [pc, #544]	@ 8008378 <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 800815a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800815e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008162:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008166:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800816a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800816e:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8008172:	e068      	b.n	8008246 <HAL_RCCEx_GetPLL3ClockFreq+0x19a>

      case RCC_PLL3_SOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 8008174:	69bb      	ldr	r3, [r7, #24]
 8008176:	ee07 3a90 	vmov	s15, r3
 800817a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800817e:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 800837c <HAL_RCCEx_GetPLL3ClockFreq+0x2d0>
 8008182:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008186:	6a3b      	ldr	r3, [r7, #32]
 8008188:	ee07 3a90 	vmov	s15, r3
 800818c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008190:	ed97 6a04 	vldr	s12, [r7, #16]
 8008194:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8008378 <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 8008198:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800819c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80081a0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80081a4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80081a8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80081ac:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 80081b0:	e049      	b.n	8008246 <HAL_RCCEx_GetPLL3ClockFreq+0x19a>

      case RCC_PLL3_SOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 80081b2:	69bb      	ldr	r3, [r7, #24]
 80081b4:	ee07 3a90 	vmov	s15, r3
 80081b8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80081bc:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8008380 <HAL_RCCEx_GetPLL3ClockFreq+0x2d4>
 80081c0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80081c4:	6a3b      	ldr	r3, [r7, #32]
 80081c6:	ee07 3a90 	vmov	s15, r3
 80081ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80081ce:	ed97 6a04 	vldr	s12, [r7, #16]
 80081d2:	eddf 5a69 	vldr	s11, [pc, #420]	@ 8008378 <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 80081d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80081da:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80081de:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80081e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80081e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80081ea:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 80081ee:	e02a      	b.n	8008246 <HAL_RCCEx_GetPLL3ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80081f0:	4b5f      	ldr	r3, [pc, #380]	@ (8008370 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	08db      	lsrs	r3, r3, #3
 80081f6:	f003 0303 	and.w	r3, r3, #3
 80081fa:	4a5e      	ldr	r2, [pc, #376]	@ (8008374 <HAL_RCCEx_GetPLL3ClockFreq+0x2c8>)
 80081fc:	fa22 f303 	lsr.w	r3, r2, r3
 8008200:	60fb      	str	r3, [r7, #12]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 8008202:	68fb      	ldr	r3, [r7, #12]
 8008204:	ee07 3a90 	vmov	s15, r3
 8008208:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800820c:	69bb      	ldr	r3, [r7, #24]
 800820e:	ee07 3a90 	vmov	s15, r3
 8008212:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008216:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800821a:	6a3b      	ldr	r3, [r7, #32]
 800821c:	ee07 3a90 	vmov	s15, r3
 8008220:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008224:	ed97 6a04 	vldr	s12, [r7, #16]
 8008228:	eddf 5a53 	vldr	s11, [pc, #332]	@ 8008378 <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 800822c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008230:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008234:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008238:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800823c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008240:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8008244:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008246:	4b4a      	ldr	r3, [pc, #296]	@ (8008370 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800824e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008252:	d121      	bne.n	8008298 <HAL_RCCEx_GetPLL3ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVP) != 0U)
 8008254:	4b46      	ldr	r3, [pc, #280]	@ (8008370 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8008256:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008258:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800825c:	2b00      	cmp	r3, #0
 800825e:	d017      	beq.n	8008290 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      {
        pPLL3_Clocks->PLL3_P_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8008260:	4b43      	ldr	r3, [pc, #268]	@ (8008370 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8008262:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008264:	0a5b      	lsrs	r3, r3, #9
 8008266:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800826a:	ee07 3a90 	vmov	s15, r3
 800826e:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3P) >> \
                                                                                  RCC_PLL3DIVR_PLL3P_Pos) + \
 8008272:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008276:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
 800827a:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800827e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008282:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008286:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_P_Frequency = \
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	601a      	str	r2, [r3, #0]
 800828e:	e006      	b.n	800829e <HAL_RCCEx_GetPLL3ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL3_Clocks->PLL3_P_Frequency = 0U;
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	2200      	movs	r2, #0
 8008294:	601a      	str	r2, [r3, #0]
 8008296:	e002      	b.n	800829e <HAL_RCCEx_GetPLL3ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL3_Clocks->PLL3_P_Frequency = 0U;
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	2200      	movs	r2, #0
 800829c:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800829e:	4b34      	ldr	r3, [pc, #208]	@ (8008370 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80082a6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80082aa:	d121      	bne.n	80082f0 <HAL_RCCEx_GetPLL3ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVQ) != 0U)
 80082ac:	4b30      	ldr	r3, [pc, #192]	@ (8008370 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 80082ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80082b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80082b4:	2b00      	cmp	r3, #0
 80082b6:	d017      	beq.n	80082e8 <HAL_RCCEx_GetPLL3ClockFreq+0x23c>
      {
        pPLL3_Clocks->PLL3_Q_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 80082b8:	4b2d      	ldr	r3, [pc, #180]	@ (8008370 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 80082ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80082bc:	0c1b      	lsrs	r3, r3, #16
 80082be:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80082c2:	ee07 3a90 	vmov	s15, r3
 80082c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3Q) >> \
                                                                                  RCC_PLL3DIVR_PLL3Q_Pos) + \
 80082ca:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80082ce:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
 80082d2:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80082d6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80082da:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80082de:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_Q_Frequency = \
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	605a      	str	r2, [r3, #4]
 80082e6:	e006      	b.n	80082f6 <HAL_RCCEx_GetPLL3ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	2200      	movs	r2, #0
 80082ec:	605a      	str	r2, [r3, #4]
 80082ee:	e002      	b.n	80082f6 <HAL_RCCEx_GetPLL3ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	2200      	movs	r2, #0
 80082f4:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80082f6:	4b1e      	ldr	r3, [pc, #120]	@ (8008370 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80082fe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008302:	d121      	bne.n	8008348 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVR) != 0U)
 8008304:	4b1a      	ldr	r3, [pc, #104]	@ (8008370 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8008306:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008308:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800830c:	2b00      	cmp	r3, #0
 800830e:	d017      	beq.n	8008340 <HAL_RCCEx_GetPLL3ClockFreq+0x294>
      {
        pPLL3_Clocks->PLL3_R_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8008310:	4b17      	ldr	r3, [pc, #92]	@ (8008370 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8008312:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008314:	0e1b      	lsrs	r3, r3, #24
 8008316:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800831a:	ee07 3a90 	vmov	s15, r3
 800831e:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3R) >> \
                                                                                  RCC_PLL3DIVR_PLL3R_Pos) + \
 8008322:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008326:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
 800832a:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800832e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008332:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008336:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_R_Frequency = \
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	609a      	str	r2, [r3, #8]
  {
    pPLL3_Clocks->PLL3_P_Frequency = 0U;
    pPLL3_Clocks->PLL3_Q_Frequency = 0U;
    pPLL3_Clocks->PLL3_R_Frequency = 0U;
  }
}
 800833e:	e010      	b.n	8008362 <HAL_RCCEx_GetPLL3ClockFreq+0x2b6>
        pPLL3_Clocks->PLL3_R_Frequency = 0U;
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	2200      	movs	r2, #0
 8008344:	609a      	str	r2, [r3, #8]
}
 8008346:	e00c      	b.n	8008362 <HAL_RCCEx_GetPLL3ClockFreq+0x2b6>
      pPLL3_Clocks->PLL3_R_Frequency = 0U;
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	2200      	movs	r2, #0
 800834c:	609a      	str	r2, [r3, #8]
}
 800834e:	e008      	b.n	8008362 <HAL_RCCEx_GetPLL3ClockFreq+0x2b6>
    pPLL3_Clocks->PLL3_P_Frequency = 0U;
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	2200      	movs	r2, #0
 8008354:	601a      	str	r2, [r3, #0]
    pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	2200      	movs	r2, #0
 800835a:	605a      	str	r2, [r3, #4]
    pPLL3_Clocks->PLL3_R_Frequency = 0U;
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	2200      	movs	r2, #0
 8008360:	609a      	str	r2, [r3, #8]
}
 8008362:	bf00      	nop
 8008364:	372c      	adds	r7, #44	@ 0x2c
 8008366:	46bd      	mov	sp, r7
 8008368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800836c:	4770      	bx	lr
 800836e:	bf00      	nop
 8008370:	44020c00 	.word	0x44020c00
 8008374:	03d09000 	.word	0x03d09000
 8008378:	46000000 	.word	0x46000000
 800837c:	4a742400 	.word	0x4a742400
 8008380:	4af42400 	.word	0x4af42400

08008384 <HAL_RCCEx_GetPeriphCLKFreq>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8008384:	b590      	push	{r4, r7, lr}
 8008386:	b08f      	sub	sp, #60	@ 0x3c
 8008388:	af00      	add	r7, sp, #0
 800838a:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 800838e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008392:	f100 447e 	add.w	r4, r0, #4261412864	@ 0xfe000000
 8008396:	4321      	orrs	r1, r4
 8008398:	d150      	bne.n	800843c <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 800839a:	4b26      	ldr	r3, [pc, #152]	@ (8008434 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800839c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80083a0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80083a4:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 80083a6:	4b23      	ldr	r3, [pc, #140]	@ (8008434 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80083a8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80083ac:	f003 0302 	and.w	r3, r3, #2
 80083b0:	2b02      	cmp	r3, #2
 80083b2:	d108      	bne.n	80083c6 <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 80083b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083b6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80083ba:	d104      	bne.n	80083c6 <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    {
      frequency = LSE_VALUE;
 80083bc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80083c0:	637b      	str	r3, [r7, #52]	@ 0x34
 80083c2:	f001 bb20 	b.w	8009a06 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 80083c6:	4b1b      	ldr	r3, [pc, #108]	@ (8008434 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80083c8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80083cc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80083d0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80083d4:	d108      	bne.n	80083e8 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
 80083d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083d8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80083dc:	d104      	bne.n	80083e8 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
    {
      frequency = LSI_VALUE;
 80083de:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80083e2:	637b      	str	r3, [r7, #52]	@ 0x34
 80083e4:	f001 bb0f 	b.w	8009a06 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
    }
    /* Check if HSE is ready and if RTC clock selection is HSE_DIVx*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIVx))
 80083e8:	4b12      	ldr	r3, [pc, #72]	@ (8008434 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80083f0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80083f4:	d119      	bne.n	800842a <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
 80083f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083f8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80083fc:	d115      	bne.n	800842a <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
    {
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 80083fe:	4b0d      	ldr	r3, [pc, #52]	@ (8008434 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8008400:	69db      	ldr	r3, [r3, #28]
 8008402:	f403 537c 	and.w	r3, r3, #16128	@ 0x3f00
 8008406:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800840a:	d30a      	bcc.n	8008422 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
      {
        frequency = (HSE_VALUE / ((uint32_t)(__HAL_RCC_GET_RTC_HSE_PRESCALER() >> RCC_CFGR1_RTCPRE_Pos)));
 800840c:	4b09      	ldr	r3, [pc, #36]	@ (8008434 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800840e:	69db      	ldr	r3, [r3, #28]
 8008410:	0a1b      	lsrs	r3, r3, #8
 8008412:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008416:	4a08      	ldr	r2, [pc, #32]	@ (8008438 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8008418:	fbb2 f3f3 	udiv	r3, r2, r3
 800841c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 800841e:	f001 baf2 	b.w	8009a06 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
      }
      else
      {
        frequency = 0U;
 8008422:	2300      	movs	r3, #0
 8008424:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 8008426:	f001 baee 	b.w	8009a06 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>

    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 800842a:	2300      	movs	r3, #0
 800842c:	637b      	str	r3, [r7, #52]	@ 0x34
 800842e:	f001 baea 	b.w	8009a06 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
 8008432:	bf00      	nop
 8008434:	44020c00 	.word	0x44020c00
 8008438:	007a1200 	.word	0x007a1200
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    switch (PeriphClk)
 800843c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008440:	f5a1 5480 	sub.w	r4, r1, #4096	@ 0x1000
 8008444:	ea50 0104 	orrs.w	r1, r0, r4
 8008448:	f000 8615 	beq.w	8009076 <HAL_RCCEx_GetPeriphCLKFreq+0xcf2>
 800844c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008450:	2801      	cmp	r0, #1
 8008452:	f571 5180 	sbcs.w	r1, r1, #4096	@ 0x1000
 8008456:	f081 82d3 	bcs.w	8009a00 <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
 800845a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800845e:	f5a1 7400 	sub.w	r4, r1, #512	@ 0x200
 8008462:	ea50 0104 	orrs.w	r1, r0, r4
 8008466:	f000 84d8 	beq.w	8008e1a <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
 800846a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800846e:	2801      	cmp	r0, #1
 8008470:	f571 7100 	sbcs.w	r1, r1, #512	@ 0x200
 8008474:	f081 82c4 	bcs.w	8009a00 <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
 8008478:	e9d7 0100 	ldrd	r0, r1, [r7]
 800847c:	f1a1 0410 	sub.w	r4, r1, #16
 8008480:	ea50 0104 	orrs.w	r1, r0, r4
 8008484:	f001 8288 	beq.w	8009998 <HAL_RCCEx_GetPeriphCLKFreq+0x1614>
 8008488:	e9d7 0100 	ldrd	r0, r1, [r7]
 800848c:	2801      	cmp	r0, #1
 800848e:	f171 0110 	sbcs.w	r1, r1, #16
 8008492:	f081 82b5 	bcs.w	8009a00 <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
 8008496:	e9d7 0100 	ldrd	r0, r1, [r7]
 800849a:	f1a1 0408 	sub.w	r4, r1, #8
 800849e:	ea50 0104 	orrs.w	r1, r0, r4
 80084a2:	f001 81fe 	beq.w	80098a2 <HAL_RCCEx_GetPeriphCLKFreq+0x151e>
 80084a6:	e9d7 0100 	ldrd	r0, r1, [r7]
 80084aa:	2801      	cmp	r0, #1
 80084ac:	f171 0108 	sbcs.w	r1, r1, #8
 80084b0:	f081 82a6 	bcs.w	8009a00 <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
 80084b4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80084b8:	1f0c      	subs	r4, r1, #4
 80084ba:	ea50 0104 	orrs.w	r1, r0, r4
 80084be:	f000 8753 	beq.w	8009368 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>
 80084c2:	e9d7 0100 	ldrd	r0, r1, [r7]
 80084c6:	2801      	cmp	r0, #1
 80084c8:	f171 0104 	sbcs.w	r1, r1, #4
 80084cc:	f081 8298 	bcs.w	8009a00 <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
 80084d0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80084d4:	1e8c      	subs	r4, r1, #2
 80084d6:	ea50 0104 	orrs.w	r1, r0, r4
 80084da:	f001 8173 	beq.w	80097c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1440>
 80084de:	e9d7 0100 	ldrd	r0, r1, [r7]
 80084e2:	2801      	cmp	r0, #1
 80084e4:	f171 0102 	sbcs.w	r1, r1, #2
 80084e8:	f081 828a 	bcs.w	8009a00 <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
 80084ec:	e9d7 0100 	ldrd	r0, r1, [r7]
 80084f0:	f100 4440 	add.w	r4, r0, #3221225472	@ 0xc0000000
 80084f4:	4321      	orrs	r1, r4
 80084f6:	f001 80fe 	beq.w	80096f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1372>
 80084fa:	e9d7 0100 	ldrd	r0, r1, [r7]
 80084fe:	4ccb      	ldr	r4, [pc, #812]	@ (800882c <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>)
 8008500:	42a0      	cmp	r0, r4
 8008502:	f171 0100 	sbcs.w	r1, r1, #0
 8008506:	f081 827b 	bcs.w	8009a00 <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
 800850a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800850e:	f100 4460 	add.w	r4, r0, #3758096384	@ 0xe0000000
 8008512:	4321      	orrs	r1, r4
 8008514:	f001 8076 	beq.w	8009604 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>
 8008518:	e9d7 0100 	ldrd	r0, r1, [r7]
 800851c:	4cc4      	ldr	r4, [pc, #784]	@ (8008830 <HAL_RCCEx_GetPeriphCLKFreq+0x4ac>)
 800851e:	42a0      	cmp	r0, r4
 8008520:	f171 0100 	sbcs.w	r1, r1, #0
 8008524:	f081 826c 	bcs.w	8009a00 <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
 8008528:	e9d7 0100 	ldrd	r0, r1, [r7]
 800852c:	f100 4470 	add.w	r4, r0, #4026531840	@ 0xf0000000
 8008530:	4321      	orrs	r1, r4
 8008532:	f000 87b5 	beq.w	80094a0 <HAL_RCCEx_GetPeriphCLKFreq+0x111c>
 8008536:	e9d7 0100 	ldrd	r0, r1, [r7]
 800853a:	4cbe      	ldr	r4, [pc, #760]	@ (8008834 <HAL_RCCEx_GetPeriphCLKFreq+0x4b0>)
 800853c:	42a0      	cmp	r0, r4
 800853e:	f171 0100 	sbcs.w	r1, r1, #0
 8008542:	f081 825d 	bcs.w	8009a00 <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
 8008546:	e9d7 0100 	ldrd	r0, r1, [r7]
 800854a:	f100 4478 	add.w	r4, r0, #4160749568	@ 0xf8000000
 800854e:	4321      	orrs	r1, r4
 8008550:	f000 8738 	beq.w	80093c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1040>
 8008554:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008558:	4cb7      	ldr	r4, [pc, #732]	@ (8008838 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>)
 800855a:	42a0      	cmp	r0, r4
 800855c:	f171 0100 	sbcs.w	r1, r1, #0
 8008560:	f081 824e 	bcs.w	8009a00 <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
 8008564:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008568:	f100 447c 	add.w	r4, r0, #4227858432	@ 0xfc000000
 800856c:	4321      	orrs	r1, r4
 800856e:	f001 81cd 	beq.w	800990c <HAL_RCCEx_GetPeriphCLKFreq+0x1588>
 8008572:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008576:	4cb1      	ldr	r4, [pc, #708]	@ (800883c <HAL_RCCEx_GetPeriphCLKFreq+0x4b8>)
 8008578:	42a0      	cmp	r0, r4
 800857a:	f171 0100 	sbcs.w	r1, r1, #0
 800857e:	f081 823f 	bcs.w	8009a00 <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
 8008582:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008586:	f5a0 0480 	sub.w	r4, r0, #4194304	@ 0x400000
 800858a:	4321      	orrs	r1, r4
 800858c:	f000 80d9 	beq.w	8008742 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 8008590:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008594:	4caa      	ldr	r4, [pc, #680]	@ (8008840 <HAL_RCCEx_GetPeriphCLKFreq+0x4bc>)
 8008596:	42a0      	cmp	r0, r4
 8008598:	f171 0100 	sbcs.w	r1, r1, #0
 800859c:	f081 8230 	bcs.w	8009a00 <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
 80085a0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80085a4:	f5a0 1400 	sub.w	r4, r0, #2097152	@ 0x200000
 80085a8:	4321      	orrs	r1, r4
 80085aa:	f000 83da 	beq.w	8008d62 <HAL_RCCEx_GetPeriphCLKFreq+0x9de>
 80085ae:	e9d7 0100 	ldrd	r0, r1, [r7]
 80085b2:	4ca4      	ldr	r4, [pc, #656]	@ (8008844 <HAL_RCCEx_GetPeriphCLKFreq+0x4c0>)
 80085b4:	42a0      	cmp	r0, r4
 80085b6:	f171 0100 	sbcs.w	r1, r1, #0
 80085ba:	f081 8221 	bcs.w	8009a00 <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
 80085be:	e9d7 0100 	ldrd	r0, r1, [r7]
 80085c2:	f5a0 2480 	sub.w	r4, r0, #262144	@ 0x40000
 80085c6:	4321      	orrs	r1, r4
 80085c8:	f000 8627 	beq.w	800921a <HAL_RCCEx_GetPeriphCLKFreq+0xe96>
 80085cc:	e9d7 0100 	ldrd	r0, r1, [r7]
 80085d0:	4c9d      	ldr	r4, [pc, #628]	@ (8008848 <HAL_RCCEx_GetPeriphCLKFreq+0x4c4>)
 80085d2:	42a0      	cmp	r0, r4
 80085d4:	f171 0100 	sbcs.w	r1, r1, #0
 80085d8:	f081 8212 	bcs.w	8009a00 <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
 80085dc:	e9d7 0100 	ldrd	r0, r1, [r7]
 80085e0:	f5a0 3400 	sub.w	r4, r0, #131072	@ 0x20000
 80085e4:	4321      	orrs	r1, r4
 80085e6:	f000 857a 	beq.w	80090de <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
 80085ea:	e9d7 0100 	ldrd	r0, r1, [r7]
 80085ee:	4c97      	ldr	r4, [pc, #604]	@ (800884c <HAL_RCCEx_GetPeriphCLKFreq+0x4c8>)
 80085f0:	42a0      	cmp	r0, r4
 80085f2:	f171 0100 	sbcs.w	r1, r1, #0
 80085f6:	f081 8203 	bcs.w	8009a00 <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
 80085fa:	e9d7 0100 	ldrd	r0, r1, [r7]
 80085fe:	f5a0 3480 	sub.w	r4, r0, #65536	@ 0x10000
 8008602:	4321      	orrs	r1, r4
 8008604:	f000 84fb 	beq.w	8008ffe <HAL_RCCEx_GetPeriphCLKFreq+0xc7a>
 8008608:	e9d7 0100 	ldrd	r0, r1, [r7]
 800860c:	f1b0 1f01 	cmp.w	r0, #65537	@ 0x10001
 8008610:	f171 0100 	sbcs.w	r1, r1, #0
 8008614:	f081 81f4 	bcs.w	8009a00 <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
 8008618:	e9d7 0100 	ldrd	r0, r1, [r7]
 800861c:	f5a0 4400 	sub.w	r4, r0, #32768	@ 0x8000
 8008620:	4321      	orrs	r1, r4
 8008622:	f000 84a9 	beq.w	8008f78 <HAL_RCCEx_GetPeriphCLKFreq+0xbf4>
 8008626:	e9d7 0100 	ldrd	r0, r1, [r7]
 800862a:	f248 0401 	movw	r4, #32769	@ 0x8001
 800862e:	42a0      	cmp	r0, r4
 8008630:	f171 0100 	sbcs.w	r1, r1, #0
 8008634:	f081 81e4 	bcs.w	8009a00 <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
 8008638:	e9d7 0100 	ldrd	r0, r1, [r7]
 800863c:	f5a0 4480 	sub.w	r4, r0, #16384	@ 0x4000
 8008640:	4321      	orrs	r1, r4
 8008642:	f000 8456 	beq.w	8008ef2 <HAL_RCCEx_GetPeriphCLKFreq+0xb6e>
 8008646:	e9d7 0100 	ldrd	r0, r1, [r7]
 800864a:	f244 0401 	movw	r4, #16385	@ 0x4001
 800864e:	42a0      	cmp	r0, r4
 8008650:	f171 0100 	sbcs.w	r1, r1, #0
 8008654:	f081 81d4 	bcs.w	8009a00 <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
 8008658:	e9d7 0100 	ldrd	r0, r1, [r7]
 800865c:	f5a0 5400 	sub.w	r4, r0, #8192	@ 0x2000
 8008660:	4321      	orrs	r1, r4
 8008662:	f000 8403 	beq.w	8008e6c <HAL_RCCEx_GetPeriphCLKFreq+0xae8>
 8008666:	e9d7 0100 	ldrd	r0, r1, [r7]
 800866a:	f242 0401 	movw	r4, #8193	@ 0x2001
 800866e:	42a0      	cmp	r0, r4
 8008670:	f171 0100 	sbcs.w	r1, r1, #0
 8008674:	f081 81c4 	bcs.w	8009a00 <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
 8008678:	e9d7 0100 	ldrd	r0, r1, [r7]
 800867c:	2821      	cmp	r0, #33	@ 0x21
 800867e:	f171 0100 	sbcs.w	r1, r1, #0
 8008682:	d255      	bcs.n	8008730 <HAL_RCCEx_GetPeriphCLKFreq+0x3ac>
 8008684:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008688:	4301      	orrs	r1, r0
 800868a:	f001 81b9 	beq.w	8009a00 <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
 800868e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008692:	1e42      	subs	r2, r0, #1
 8008694:	f141 33ff 	adc.w	r3, r1, #4294967295
 8008698:	2a20      	cmp	r2, #32
 800869a:	f173 0100 	sbcs.w	r1, r3, #0
 800869e:	f081 81af 	bcs.w	8009a00 <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
 80086a2:	2a1f      	cmp	r2, #31
 80086a4:	f201 81ac 	bhi.w	8009a00 <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
 80086a8:	a101      	add	r1, pc, #4	@ (adr r1, 80086b0 <HAL_RCCEx_GetPeriphCLKFreq+0x32c>)
 80086aa:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80086ae:	bf00      	nop
 80086b0:	08008787 	.word	0x08008787
 80086b4:	08008885 	.word	0x08008885
 80086b8:	08009a01 	.word	0x08009a01
 80086bc:	08008945 	.word	0x08008945
 80086c0:	08009a01 	.word	0x08009a01
 80086c4:	08009a01 	.word	0x08009a01
 80086c8:	08009a01 	.word	0x08009a01
 80086cc:	08008a15 	.word	0x08008a15
 80086d0:	08009a01 	.word	0x08009a01
 80086d4:	08009a01 	.word	0x08009a01
 80086d8:	08009a01 	.word	0x08009a01
 80086dc:	08009a01 	.word	0x08009a01
 80086e0:	08009a01 	.word	0x08009a01
 80086e4:	08009a01 	.word	0x08009a01
 80086e8:	08009a01 	.word	0x08009a01
 80086ec:	08008af9 	.word	0x08008af9
 80086f0:	08009a01 	.word	0x08009a01
 80086f4:	08009a01 	.word	0x08009a01
 80086f8:	08009a01 	.word	0x08009a01
 80086fc:	08009a01 	.word	0x08009a01
 8008700:	08009a01 	.word	0x08009a01
 8008704:	08009a01 	.word	0x08009a01
 8008708:	08009a01 	.word	0x08009a01
 800870c:	08009a01 	.word	0x08009a01
 8008710:	08009a01 	.word	0x08009a01
 8008714:	08009a01 	.word	0x08009a01
 8008718:	08009a01 	.word	0x08009a01
 800871c:	08009a01 	.word	0x08009a01
 8008720:	08009a01 	.word	0x08009a01
 8008724:	08009a01 	.word	0x08009a01
 8008728:	08009a01 	.word	0x08009a01
 800872c:	08008bcf 	.word	0x08008bcf
 8008730:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008734:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 8008738:	430b      	orrs	r3, r1
 800873a:	f000 82b3 	beq.w	8008ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x920>
 800873e:	f001 b95f 	b.w	8009a00 <HAL_RCCEx_GetPeriphCLKFreq+0x167c>
        break;
#endif /* SAI2 */

#if defined(SDMMC1)
      case RCC_PERIPHCLK_SDMMC1:
        srcclk = __HAL_RCC_GET_SDMMC1_SOURCE();
 8008742:	4b43      	ldr	r3, [pc, #268]	@ (8008850 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>)
 8008744:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008748:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800874c:	633b      	str	r3, [r7, #48]	@ 0x30
        if (srcclk == RCC_SDMMC1CLKSOURCE_PLL1Q)
 800874e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008750:	2b00      	cmp	r3, #0
 8008752:	d108      	bne.n	8008766 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008754:	f107 0320 	add.w	r3, r7, #32
 8008758:	4618      	mov	r0, r3
 800875a:	f7ff f9cf 	bl	8007afc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800875e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008760:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8008762:	f001 b950 	b.w	8009a06 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if (srcclk == RCC_SDMMC1CLKSOURCE_PLL2R)
 8008766:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008768:	2b40      	cmp	r3, #64	@ 0x40
 800876a:	d108      	bne.n	800877e <HAL_RCCEx_GetPeriphCLKFreq+0x3fa>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800876c:	f107 0314 	add.w	r3, r7, #20
 8008770:	4618      	mov	r0, r3
 8008772:	f7ff fb2f 	bl	8007dd4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8008776:	69fb      	ldr	r3, [r7, #28]
 8008778:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800877a:	f001 b944 	b.w	8009a06 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
          frequency = 0U;
 800877e:	2300      	movs	r3, #0
 8008780:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008782:	f001 b940 	b.w	8009a06 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        break;
#endif /* SDMMC2 */

      case RCC_PERIPHCLK_USART1:
        /* Get the current USART1 source */
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8008786:	4b32      	ldr	r3, [pc, #200]	@ (8008850 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>)
 8008788:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800878c:	f003 0307 	and.w	r3, r3, #7
 8008790:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 8008792:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008794:	2b00      	cmp	r3, #0
 8008796:	d104      	bne.n	80087a2 <HAL_RCCEx_GetPeriphCLKFreq+0x41e>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 8008798:	f7fd ffc4 	bl	8006724 <HAL_RCC_GetPCLK2Freq>
 800879c:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART1 */
        else
        {
          frequency = 0U;
        }
        break;
 800879e:	f001 b932 	b.w	8009a06 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART1CLKSOURCE_PLL2Q))
 80087a2:	4b2b      	ldr	r3, [pc, #172]	@ (8008850 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>)
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80087aa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80087ae:	d10a      	bne.n	80087c6 <HAL_RCCEx_GetPeriphCLKFreq+0x442>
 80087b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087b2:	2b01      	cmp	r3, #1
 80087b4:	d107      	bne.n	80087c6 <HAL_RCCEx_GetPeriphCLKFreq+0x442>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80087b6:	f107 0314 	add.w	r3, r7, #20
 80087ba:	4618      	mov	r0, r3
 80087bc:	f7ff fb0a 	bl	8007dd4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80087c0:	69bb      	ldr	r3, [r7, #24]
 80087c2:	637b      	str	r3, [r7, #52]	@ 0x34
 80087c4:	e05c      	b.n	8008880 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART1CLKSOURCE_PLL3Q))
 80087c6:	4b22      	ldr	r3, [pc, #136]	@ (8008850 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>)
 80087c8:	681b      	ldr	r3, [r3, #0]
 80087ca:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80087ce:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80087d2:	d10a      	bne.n	80087ea <HAL_RCCEx_GetPeriphCLKFreq+0x466>
 80087d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087d6:	2b02      	cmp	r3, #2
 80087d8:	d107      	bne.n	80087ea <HAL_RCCEx_GetPeriphCLKFreq+0x466>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80087da:	f107 0308 	add.w	r3, r7, #8
 80087de:	4618      	mov	r0, r3
 80087e0:	f7ff fc64 	bl	80080ac <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80087e4:	68fb      	ldr	r3, [r7, #12]
 80087e6:	637b      	str	r3, [r7, #52]	@ 0x34
 80087e8:	e04a      	b.n	8008880 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 80087ea:	4b19      	ldr	r3, [pc, #100]	@ (8008850 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>)
 80087ec:	681b      	ldr	r3, [r3, #0]
 80087ee:	f003 0302 	and.w	r3, r3, #2
 80087f2:	2b02      	cmp	r3, #2
 80087f4:	d10c      	bne.n	8008810 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>
 80087f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087f8:	2b03      	cmp	r3, #3
 80087fa:	d109      	bne.n	8008810 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80087fc:	4b14      	ldr	r3, [pc, #80]	@ (8008850 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>)
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	08db      	lsrs	r3, r3, #3
 8008802:	f003 0303 	and.w	r3, r3, #3
 8008806:	4a13      	ldr	r2, [pc, #76]	@ (8008854 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>)
 8008808:	fa22 f303 	lsr.w	r3, r2, r3
 800880c:	637b      	str	r3, [r7, #52]	@ 0x34
 800880e:	e037      	b.n	8008880 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_CSI))
 8008810:	4b0f      	ldr	r3, [pc, #60]	@ (8008850 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>)
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008818:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800881c:	d11e      	bne.n	800885c <HAL_RCCEx_GetPeriphCLKFreq+0x4d8>
 800881e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008820:	2b04      	cmp	r3, #4
 8008822:	d11b      	bne.n	800885c <HAL_RCCEx_GetPeriphCLKFreq+0x4d8>
          frequency = CSI_VALUE;
 8008824:	4b0c      	ldr	r3, [pc, #48]	@ (8008858 <HAL_RCCEx_GetPeriphCLKFreq+0x4d4>)
 8008826:	637b      	str	r3, [r7, #52]	@ 0x34
 8008828:	e02a      	b.n	8008880 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>
 800882a:	bf00      	nop
 800882c:	40000001 	.word	0x40000001
 8008830:	20000001 	.word	0x20000001
 8008834:	10000001 	.word	0x10000001
 8008838:	08000001 	.word	0x08000001
 800883c:	04000001 	.word	0x04000001
 8008840:	00400001 	.word	0x00400001
 8008844:	00200001 	.word	0x00200001
 8008848:	00040001 	.word	0x00040001
 800884c:	00020001 	.word	0x00020001
 8008850:	44020c00 	.word	0x44020c00
 8008854:	03d09000 	.word	0x03d09000
 8008858:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 800885c:	4ba3      	ldr	r3, [pc, #652]	@ (8008aec <HAL_RCCEx_GetPeriphCLKFreq+0x768>)
 800885e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008862:	f003 0302 	and.w	r3, r3, #2
 8008866:	2b02      	cmp	r3, #2
 8008868:	d106      	bne.n	8008878 <HAL_RCCEx_GetPeriphCLKFreq+0x4f4>
 800886a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800886c:	2b05      	cmp	r3, #5
 800886e:	d103      	bne.n	8008878 <HAL_RCCEx_GetPeriphCLKFreq+0x4f4>
          frequency = LSE_VALUE;
 8008870:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008874:	637b      	str	r3, [r7, #52]	@ 0x34
 8008876:	e003      	b.n	8008880 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>
          frequency = 0U;
 8008878:	2300      	movs	r3, #0
 800887a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800887c:	f001 b8c3 	b.w	8009a06 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
 8008880:	f001 b8c1 	b.w	8009a06 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>

      case RCC_PERIPHCLK_USART2:
        /* Get the current USART2 source */
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8008884:	4b99      	ldr	r3, [pc, #612]	@ (8008aec <HAL_RCCEx_GetPeriphCLKFreq+0x768>)
 8008886:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800888a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800888e:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 8008890:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008892:	2b00      	cmp	r3, #0
 8008894:	d104      	bne.n	80088a0 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8008896:	f7fd ff2f 	bl	80066f8 <HAL_RCC_GetPCLK1Freq>
 800889a:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART2 */
        else
        {
          frequency = 0U;
        }
        break;
 800889c:	f001 b8b3 	b.w	8009a06 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART2CLKSOURCE_PLL2Q))
 80088a0:	4b92      	ldr	r3, [pc, #584]	@ (8008aec <HAL_RCCEx_GetPeriphCLKFreq+0x768>)
 80088a2:	681b      	ldr	r3, [r3, #0]
 80088a4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80088a8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80088ac:	d10a      	bne.n	80088c4 <HAL_RCCEx_GetPeriphCLKFreq+0x540>
 80088ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088b0:	2b08      	cmp	r3, #8
 80088b2:	d107      	bne.n	80088c4 <HAL_RCCEx_GetPeriphCLKFreq+0x540>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80088b4:	f107 0314 	add.w	r3, r7, #20
 80088b8:	4618      	mov	r0, r3
 80088ba:	f7ff fa8b 	bl	8007dd4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80088be:	69bb      	ldr	r3, [r7, #24]
 80088c0:	637b      	str	r3, [r7, #52]	@ 0x34
 80088c2:	e03d      	b.n	8008940 <HAL_RCCEx_GetPeriphCLKFreq+0x5bc>
        else if ((srcclk == RCC_USART2CLKSOURCE_PLL3Q))
 80088c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088c6:	2b10      	cmp	r3, #16
 80088c8:	d108      	bne.n	80088dc <HAL_RCCEx_GetPeriphCLKFreq+0x558>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80088ca:	f107 0308 	add.w	r3, r7, #8
 80088ce:	4618      	mov	r0, r3
 80088d0:	f7ff fbec 	bl	80080ac <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80088d4:	68fb      	ldr	r3, [r7, #12]
 80088d6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80088d8:	f001 b895 	b.w	8009a06 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 80088dc:	4b83      	ldr	r3, [pc, #524]	@ (8008aec <HAL_RCCEx_GetPeriphCLKFreq+0x768>)
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	f003 0302 	and.w	r3, r3, #2
 80088e4:	2b02      	cmp	r3, #2
 80088e6:	d10c      	bne.n	8008902 <HAL_RCCEx_GetPeriphCLKFreq+0x57e>
 80088e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088ea:	2b18      	cmp	r3, #24
 80088ec:	d109      	bne.n	8008902 <HAL_RCCEx_GetPeriphCLKFreq+0x57e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80088ee:	4b7f      	ldr	r3, [pc, #508]	@ (8008aec <HAL_RCCEx_GetPeriphCLKFreq+0x768>)
 80088f0:	681b      	ldr	r3, [r3, #0]
 80088f2:	08db      	lsrs	r3, r3, #3
 80088f4:	f003 0303 	and.w	r3, r3, #3
 80088f8:	4a7d      	ldr	r2, [pc, #500]	@ (8008af0 <HAL_RCCEx_GetPeriphCLKFreq+0x76c>)
 80088fa:	fa22 f303 	lsr.w	r3, r2, r3
 80088fe:	637b      	str	r3, [r7, #52]	@ 0x34
 8008900:	e01e      	b.n	8008940 <HAL_RCCEx_GetPeriphCLKFreq+0x5bc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_CSI))
 8008902:	4b7a      	ldr	r3, [pc, #488]	@ (8008aec <HAL_RCCEx_GetPeriphCLKFreq+0x768>)
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800890a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800890e:	d105      	bne.n	800891c <HAL_RCCEx_GetPeriphCLKFreq+0x598>
 8008910:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008912:	2b20      	cmp	r3, #32
 8008914:	d102      	bne.n	800891c <HAL_RCCEx_GetPeriphCLKFreq+0x598>
          frequency = CSI_VALUE;
 8008916:	4b77      	ldr	r3, [pc, #476]	@ (8008af4 <HAL_RCCEx_GetPeriphCLKFreq+0x770>)
 8008918:	637b      	str	r3, [r7, #52]	@ 0x34
 800891a:	e011      	b.n	8008940 <HAL_RCCEx_GetPeriphCLKFreq+0x5bc>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
 800891c:	4b73      	ldr	r3, [pc, #460]	@ (8008aec <HAL_RCCEx_GetPeriphCLKFreq+0x768>)
 800891e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008922:	f003 0302 	and.w	r3, r3, #2
 8008926:	2b02      	cmp	r3, #2
 8008928:	d106      	bne.n	8008938 <HAL_RCCEx_GetPeriphCLKFreq+0x5b4>
 800892a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800892c:	2b28      	cmp	r3, #40	@ 0x28
 800892e:	d103      	bne.n	8008938 <HAL_RCCEx_GetPeriphCLKFreq+0x5b4>
          frequency = LSE_VALUE;
 8008930:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008934:	637b      	str	r3, [r7, #52]	@ 0x34
 8008936:	e003      	b.n	8008940 <HAL_RCCEx_GetPeriphCLKFreq+0x5bc>
          frequency = 0U;
 8008938:	2300      	movs	r3, #0
 800893a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800893c:	f001 b863 	b.w	8009a06 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
 8008940:	f001 b861 	b.w	8009a06 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>

      case RCC_PERIPHCLK_USART3:
        /* Get the current USART3 source */
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8008944:	4b69      	ldr	r3, [pc, #420]	@ (8008aec <HAL_RCCEx_GetPeriphCLKFreq+0x768>)
 8008946:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800894a:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 800894e:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 8008950:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008952:	2b00      	cmp	r3, #0
 8008954:	d104      	bne.n	8008960 <HAL_RCCEx_GetPeriphCLKFreq+0x5dc>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8008956:	f7fd fecf 	bl	80066f8 <HAL_RCC_GetPCLK1Freq>
 800895a:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART3 */
        else
        {
          frequency = 0U;
        }
        break;
 800895c:	f001 b853 	b.w	8009a06 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART3CLKSOURCE_PLL2Q))
 8008960:	4b62      	ldr	r3, [pc, #392]	@ (8008aec <HAL_RCCEx_GetPeriphCLKFreq+0x768>)
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008968:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800896c:	d10a      	bne.n	8008984 <HAL_RCCEx_GetPeriphCLKFreq+0x600>
 800896e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008970:	2b40      	cmp	r3, #64	@ 0x40
 8008972:	d107      	bne.n	8008984 <HAL_RCCEx_GetPeriphCLKFreq+0x600>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008974:	f107 0314 	add.w	r3, r7, #20
 8008978:	4618      	mov	r0, r3
 800897a:	f7ff fa2b 	bl	8007dd4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800897e:	69bb      	ldr	r3, [r7, #24]
 8008980:	637b      	str	r3, [r7, #52]	@ 0x34
 8008982:	e045      	b.n	8008a10 <HAL_RCCEx_GetPeriphCLKFreq+0x68c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART3CLKSOURCE_PLL3Q))
 8008984:	4b59      	ldr	r3, [pc, #356]	@ (8008aec <HAL_RCCEx_GetPeriphCLKFreq+0x768>)
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800898c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008990:	d10a      	bne.n	80089a8 <HAL_RCCEx_GetPeriphCLKFreq+0x624>
 8008992:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008994:	2b80      	cmp	r3, #128	@ 0x80
 8008996:	d107      	bne.n	80089a8 <HAL_RCCEx_GetPeriphCLKFreq+0x624>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008998:	f107 0308 	add.w	r3, r7, #8
 800899c:	4618      	mov	r0, r3
 800899e:	f7ff fb85 	bl	80080ac <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80089a2:	68fb      	ldr	r3, [r7, #12]
 80089a4:	637b      	str	r3, [r7, #52]	@ 0x34
 80089a6:	e033      	b.n	8008a10 <HAL_RCCEx_GetPeriphCLKFreq+0x68c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 80089a8:	4b50      	ldr	r3, [pc, #320]	@ (8008aec <HAL_RCCEx_GetPeriphCLKFreq+0x768>)
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	f003 0302 	and.w	r3, r3, #2
 80089b0:	2b02      	cmp	r3, #2
 80089b2:	d10c      	bne.n	80089ce <HAL_RCCEx_GetPeriphCLKFreq+0x64a>
 80089b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089b6:	2bc0      	cmp	r3, #192	@ 0xc0
 80089b8:	d109      	bne.n	80089ce <HAL_RCCEx_GetPeriphCLKFreq+0x64a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80089ba:	4b4c      	ldr	r3, [pc, #304]	@ (8008aec <HAL_RCCEx_GetPeriphCLKFreq+0x768>)
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	08db      	lsrs	r3, r3, #3
 80089c0:	f003 0303 	and.w	r3, r3, #3
 80089c4:	4a4a      	ldr	r2, [pc, #296]	@ (8008af0 <HAL_RCCEx_GetPeriphCLKFreq+0x76c>)
 80089c6:	fa22 f303 	lsr.w	r3, r2, r3
 80089ca:	637b      	str	r3, [r7, #52]	@ 0x34
 80089cc:	e020      	b.n	8008a10 <HAL_RCCEx_GetPeriphCLKFreq+0x68c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_CSI))
 80089ce:	4b47      	ldr	r3, [pc, #284]	@ (8008aec <HAL_RCCEx_GetPeriphCLKFreq+0x768>)
 80089d0:	681b      	ldr	r3, [r3, #0]
 80089d2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80089d6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80089da:	d106      	bne.n	80089ea <HAL_RCCEx_GetPeriphCLKFreq+0x666>
 80089dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089de:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80089e2:	d102      	bne.n	80089ea <HAL_RCCEx_GetPeriphCLKFreq+0x666>
          frequency = CSI_VALUE;
 80089e4:	4b43      	ldr	r3, [pc, #268]	@ (8008af4 <HAL_RCCEx_GetPeriphCLKFreq+0x770>)
 80089e6:	637b      	str	r3, [r7, #52]	@ 0x34
 80089e8:	e012      	b.n	8008a10 <HAL_RCCEx_GetPeriphCLKFreq+0x68c>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 80089ea:	4b40      	ldr	r3, [pc, #256]	@ (8008aec <HAL_RCCEx_GetPeriphCLKFreq+0x768>)
 80089ec:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80089f0:	f003 0302 	and.w	r3, r3, #2
 80089f4:	2b02      	cmp	r3, #2
 80089f6:	d107      	bne.n	8008a08 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 80089f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089fa:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80089fe:	d103      	bne.n	8008a08 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
          frequency = LSE_VALUE;
 8008a00:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008a04:	637b      	str	r3, [r7, #52]	@ 0x34
 8008a06:	e003      	b.n	8008a10 <HAL_RCCEx_GetPeriphCLKFreq+0x68c>
          frequency = 0U;
 8008a08:	2300      	movs	r3, #0
 8008a0a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008a0c:	f000 bffb 	b.w	8009a06 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
 8008a10:	f000 bff9 	b.w	8009a06 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>

#if defined(UART4)
      case RCC_PERIPHCLK_UART4:
        /* Get the current UART4 source */
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8008a14:	4b35      	ldr	r3, [pc, #212]	@ (8008aec <HAL_RCCEx_GetPeriphCLKFreq+0x768>)
 8008a16:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8008a1a:	f403 6360 	and.w	r3, r3, #3584	@ 0xe00
 8008a1e:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART4CLKSOURCE_PCLK1)
 8008a20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a22:	2b00      	cmp	r3, #0
 8008a24:	d104      	bne.n	8008a30 <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8008a26:	f7fd fe67 	bl	80066f8 <HAL_RCC_GetPCLK1Freq>
 8008a2a:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART4 */
        else
        {
          frequency = 0U;
        }
        break;
 8008a2c:	f000 bfeb 	b.w	8009a06 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART4CLKSOURCE_PLL2Q))
 8008a30:	4b2e      	ldr	r3, [pc, #184]	@ (8008aec <HAL_RCCEx_GetPeriphCLKFreq+0x768>)
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008a38:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008a3c:	d10b      	bne.n	8008a56 <HAL_RCCEx_GetPeriphCLKFreq+0x6d2>
 8008a3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a40:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008a44:	d107      	bne.n	8008a56 <HAL_RCCEx_GetPeriphCLKFreq+0x6d2>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008a46:	f107 0314 	add.w	r3, r7, #20
 8008a4a:	4618      	mov	r0, r3
 8008a4c:	f7ff f9c2 	bl	8007dd4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008a50:	69bb      	ldr	r3, [r7, #24]
 8008a52:	637b      	str	r3, [r7, #52]	@ 0x34
 8008a54:	e047      	b.n	8008ae6 <HAL_RCCEx_GetPeriphCLKFreq+0x762>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART4CLKSOURCE_PLL3Q))
 8008a56:	4b25      	ldr	r3, [pc, #148]	@ (8008aec <HAL_RCCEx_GetPeriphCLKFreq+0x768>)
 8008a58:	681b      	ldr	r3, [r3, #0]
 8008a5a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008a5e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008a62:	d10b      	bne.n	8008a7c <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 8008a64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a66:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008a6a:	d107      	bne.n	8008a7c <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008a6c:	f107 0308 	add.w	r3, r7, #8
 8008a70:	4618      	mov	r0, r3
 8008a72:	f7ff fb1b 	bl	80080ac <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008a76:	68fb      	ldr	r3, [r7, #12]
 8008a78:	637b      	str	r3, [r7, #52]	@ 0x34
 8008a7a:	e034      	b.n	8008ae6 <HAL_RCCEx_GetPeriphCLKFreq+0x762>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_HSI))
 8008a7c:	4b1b      	ldr	r3, [pc, #108]	@ (8008aec <HAL_RCCEx_GetPeriphCLKFreq+0x768>)
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	f003 0302 	and.w	r3, r3, #2
 8008a84:	2b02      	cmp	r3, #2
 8008a86:	d10d      	bne.n	8008aa4 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
 8008a88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a8a:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8008a8e:	d109      	bne.n	8008aa4 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008a90:	4b16      	ldr	r3, [pc, #88]	@ (8008aec <HAL_RCCEx_GetPeriphCLKFreq+0x768>)
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	08db      	lsrs	r3, r3, #3
 8008a96:	f003 0303 	and.w	r3, r3, #3
 8008a9a:	4a15      	ldr	r2, [pc, #84]	@ (8008af0 <HAL_RCCEx_GetPeriphCLKFreq+0x76c>)
 8008a9c:	fa22 f303 	lsr.w	r3, r2, r3
 8008aa0:	637b      	str	r3, [r7, #52]	@ 0x34
 8008aa2:	e020      	b.n	8008ae6 <HAL_RCCEx_GetPeriphCLKFreq+0x762>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_CSI))
 8008aa4:	4b11      	ldr	r3, [pc, #68]	@ (8008aec <HAL_RCCEx_GetPeriphCLKFreq+0x768>)
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008aac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008ab0:	d106      	bne.n	8008ac0 <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
 8008ab2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ab4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008ab8:	d102      	bne.n	8008ac0 <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
          frequency = CSI_VALUE;
 8008aba:	4b0e      	ldr	r3, [pc, #56]	@ (8008af4 <HAL_RCCEx_GetPeriphCLKFreq+0x770>)
 8008abc:	637b      	str	r3, [r7, #52]	@ 0x34
 8008abe:	e012      	b.n	8008ae6 <HAL_RCCEx_GetPeriphCLKFreq+0x762>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART4CLKSOURCE_LSE))
 8008ac0:	4b0a      	ldr	r3, [pc, #40]	@ (8008aec <HAL_RCCEx_GetPeriphCLKFreq+0x768>)
 8008ac2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008ac6:	f003 0302 	and.w	r3, r3, #2
 8008aca:	2b02      	cmp	r3, #2
 8008acc:	d107      	bne.n	8008ade <HAL_RCCEx_GetPeriphCLKFreq+0x75a>
 8008ace:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ad0:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8008ad4:	d103      	bne.n	8008ade <HAL_RCCEx_GetPeriphCLKFreq+0x75a>
          frequency = LSE_VALUE;
 8008ad6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008ada:	637b      	str	r3, [r7, #52]	@ 0x34
 8008adc:	e003      	b.n	8008ae6 <HAL_RCCEx_GetPeriphCLKFreq+0x762>
          frequency = 0U;
 8008ade:	2300      	movs	r3, #0
 8008ae0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008ae2:	f000 bf90 	b.w	8009a06 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
 8008ae6:	f000 bf8e 	b.w	8009a06 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
 8008aea:	bf00      	nop
 8008aec:	44020c00 	.word	0x44020c00
 8008af0:	03d09000 	.word	0x03d09000
 8008af4:	003d0900 	.word	0x003d0900
#endif /* UART4 */

#if defined(UART5)
      case RCC_PERIPHCLK_UART5:
        /* Get the current UART5 source */
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8008af8:	4ba5      	ldr	r3, [pc, #660]	@ (8008d90 <HAL_RCCEx_GetPeriphCLKFreq+0xa0c>)
 8008afa:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8008afe:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8008b02:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART5CLKSOURCE_PCLK1)
 8008b04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b06:	2b00      	cmp	r3, #0
 8008b08:	d104      	bne.n	8008b14 <HAL_RCCEx_GetPeriphCLKFreq+0x790>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8008b0a:	f7fd fdf5 	bl	80066f8 <HAL_RCC_GetPCLK1Freq>
 8008b0e:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART5 */
        else
        {
          frequency = 0U;
        }
        break;
 8008b10:	f000 bf79 	b.w	8009a06 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART5CLKSOURCE_PLL2Q))
 8008b14:	4b9e      	ldr	r3, [pc, #632]	@ (8008d90 <HAL_RCCEx_GetPeriphCLKFreq+0xa0c>)
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008b1c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008b20:	d10b      	bne.n	8008b3a <HAL_RCCEx_GetPeriphCLKFreq+0x7b6>
 8008b22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b24:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008b28:	d107      	bne.n	8008b3a <HAL_RCCEx_GetPeriphCLKFreq+0x7b6>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008b2a:	f107 0314 	add.w	r3, r7, #20
 8008b2e:	4618      	mov	r0, r3
 8008b30:	f7ff f950 	bl	8007dd4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008b34:	69bb      	ldr	r3, [r7, #24]
 8008b36:	637b      	str	r3, [r7, #52]	@ 0x34
 8008b38:	e047      	b.n	8008bca <HAL_RCCEx_GetPeriphCLKFreq+0x846>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART5CLKSOURCE_PLL3Q))
 8008b3a:	4b95      	ldr	r3, [pc, #596]	@ (8008d90 <HAL_RCCEx_GetPeriphCLKFreq+0xa0c>)
 8008b3c:	681b      	ldr	r3, [r3, #0]
 8008b3e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008b42:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008b46:	d10b      	bne.n	8008b60 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
 8008b48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b4a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008b4e:	d107      	bne.n	8008b60 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008b50:	f107 0308 	add.w	r3, r7, #8
 8008b54:	4618      	mov	r0, r3
 8008b56:	f7ff faa9 	bl	80080ac <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008b5a:	68fb      	ldr	r3, [r7, #12]
 8008b5c:	637b      	str	r3, [r7, #52]	@ 0x34
 8008b5e:	e034      	b.n	8008bca <HAL_RCCEx_GetPeriphCLKFreq+0x846>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_HSI))
 8008b60:	4b8b      	ldr	r3, [pc, #556]	@ (8008d90 <HAL_RCCEx_GetPeriphCLKFreq+0xa0c>)
 8008b62:	681b      	ldr	r3, [r3, #0]
 8008b64:	f003 0302 	and.w	r3, r3, #2
 8008b68:	2b02      	cmp	r3, #2
 8008b6a:	d10d      	bne.n	8008b88 <HAL_RCCEx_GetPeriphCLKFreq+0x804>
 8008b6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b6e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008b72:	d109      	bne.n	8008b88 <HAL_RCCEx_GetPeriphCLKFreq+0x804>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008b74:	4b86      	ldr	r3, [pc, #536]	@ (8008d90 <HAL_RCCEx_GetPeriphCLKFreq+0xa0c>)
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	08db      	lsrs	r3, r3, #3
 8008b7a:	f003 0303 	and.w	r3, r3, #3
 8008b7e:	4a85      	ldr	r2, [pc, #532]	@ (8008d94 <HAL_RCCEx_GetPeriphCLKFreq+0xa10>)
 8008b80:	fa22 f303 	lsr.w	r3, r2, r3
 8008b84:	637b      	str	r3, [r7, #52]	@ 0x34
 8008b86:	e020      	b.n	8008bca <HAL_RCCEx_GetPeriphCLKFreq+0x846>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_CSI))
 8008b88:	4b81      	ldr	r3, [pc, #516]	@ (8008d90 <HAL_RCCEx_GetPeriphCLKFreq+0xa0c>)
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008b90:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008b94:	d106      	bne.n	8008ba4 <HAL_RCCEx_GetPeriphCLKFreq+0x820>
 8008b96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b98:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008b9c:	d102      	bne.n	8008ba4 <HAL_RCCEx_GetPeriphCLKFreq+0x820>
          frequency = CSI_VALUE;
 8008b9e:	4b7e      	ldr	r3, [pc, #504]	@ (8008d98 <HAL_RCCEx_GetPeriphCLKFreq+0xa14>)
 8008ba0:	637b      	str	r3, [r7, #52]	@ 0x34
 8008ba2:	e012      	b.n	8008bca <HAL_RCCEx_GetPeriphCLKFreq+0x846>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART5CLKSOURCE_LSE))
 8008ba4:	4b7a      	ldr	r3, [pc, #488]	@ (8008d90 <HAL_RCCEx_GetPeriphCLKFreq+0xa0c>)
 8008ba6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008baa:	f003 0302 	and.w	r3, r3, #2
 8008bae:	2b02      	cmp	r3, #2
 8008bb0:	d107      	bne.n	8008bc2 <HAL_RCCEx_GetPeriphCLKFreq+0x83e>
 8008bb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bb4:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8008bb8:	d103      	bne.n	8008bc2 <HAL_RCCEx_GetPeriphCLKFreq+0x83e>
          frequency = LSE_VALUE;
 8008bba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008bbe:	637b      	str	r3, [r7, #52]	@ 0x34
 8008bc0:	e003      	b.n	8008bca <HAL_RCCEx_GetPeriphCLKFreq+0x846>
          frequency = 0U;
 8008bc2:	2300      	movs	r3, #0
 8008bc4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008bc6:	f000 bf1e 	b.w	8009a06 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
 8008bca:	f000 bf1c 	b.w	8009a06 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
#endif /* UART5 */

#if defined(USART6)
      case RCC_PERIPHCLK_USART6:
        /* Get the current USART6 source */
        srcclk = __HAL_RCC_GET_USART6_SOURCE();
 8008bce:	4b70      	ldr	r3, [pc, #448]	@ (8008d90 <HAL_RCCEx_GetPeriphCLKFreq+0xa0c>)
 8008bd0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8008bd4:	f403 3360 	and.w	r3, r3, #229376	@ 0x38000
 8008bd8:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART6CLKSOURCE_PCLK1)
 8008bda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bdc:	2b00      	cmp	r3, #0
 8008bde:	d104      	bne.n	8008bea <HAL_RCCEx_GetPeriphCLKFreq+0x866>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8008be0:	f7fd fd8a 	bl	80066f8 <HAL_RCC_GetPCLK1Freq>
 8008be4:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART6 */
        else
        {
          frequency = 0U;
        }
        break;
 8008be6:	f000 bf0e 	b.w	8009a06 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART6CLKSOURCE_PLL2Q))
 8008bea:	4b69      	ldr	r3, [pc, #420]	@ (8008d90 <HAL_RCCEx_GetPeriphCLKFreq+0xa0c>)
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008bf2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008bf6:	d10b      	bne.n	8008c10 <HAL_RCCEx_GetPeriphCLKFreq+0x88c>
 8008bf8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bfa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008bfe:	d107      	bne.n	8008c10 <HAL_RCCEx_GetPeriphCLKFreq+0x88c>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008c00:	f107 0314 	add.w	r3, r7, #20
 8008c04:	4618      	mov	r0, r3
 8008c06:	f7ff f8e5 	bl	8007dd4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008c0a:	69bb      	ldr	r3, [r7, #24]
 8008c0c:	637b      	str	r3, [r7, #52]	@ 0x34
 8008c0e:	e047      	b.n	8008ca0 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART6CLKSOURCE_PLL3Q))
 8008c10:	4b5f      	ldr	r3, [pc, #380]	@ (8008d90 <HAL_RCCEx_GetPeriphCLKFreq+0xa0c>)
 8008c12:	681b      	ldr	r3, [r3, #0]
 8008c14:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008c18:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008c1c:	d10b      	bne.n	8008c36 <HAL_RCCEx_GetPeriphCLKFreq+0x8b2>
 8008c1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c20:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008c24:	d107      	bne.n	8008c36 <HAL_RCCEx_GetPeriphCLKFreq+0x8b2>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008c26:	f107 0308 	add.w	r3, r7, #8
 8008c2a:	4618      	mov	r0, r3
 8008c2c:	f7ff fa3e 	bl	80080ac <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008c30:	68fb      	ldr	r3, [r7, #12]
 8008c32:	637b      	str	r3, [r7, #52]	@ 0x34
 8008c34:	e034      	b.n	8008ca0 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART6CLKSOURCE_HSI))
 8008c36:	4b56      	ldr	r3, [pc, #344]	@ (8008d90 <HAL_RCCEx_GetPeriphCLKFreq+0xa0c>)
 8008c38:	681b      	ldr	r3, [r3, #0]
 8008c3a:	f003 0302 	and.w	r3, r3, #2
 8008c3e:	2b02      	cmp	r3, #2
 8008c40:	d10d      	bne.n	8008c5e <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
 8008c42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c44:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8008c48:	d109      	bne.n	8008c5e <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008c4a:	4b51      	ldr	r3, [pc, #324]	@ (8008d90 <HAL_RCCEx_GetPeriphCLKFreq+0xa0c>)
 8008c4c:	681b      	ldr	r3, [r3, #0]
 8008c4e:	08db      	lsrs	r3, r3, #3
 8008c50:	f003 0303 	and.w	r3, r3, #3
 8008c54:	4a4f      	ldr	r2, [pc, #316]	@ (8008d94 <HAL_RCCEx_GetPeriphCLKFreq+0xa10>)
 8008c56:	fa22 f303 	lsr.w	r3, r2, r3
 8008c5a:	637b      	str	r3, [r7, #52]	@ 0x34
 8008c5c:	e020      	b.n	8008ca0 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART6CLKSOURCE_CSI))
 8008c5e:	4b4c      	ldr	r3, [pc, #304]	@ (8008d90 <HAL_RCCEx_GetPeriphCLKFreq+0xa0c>)
 8008c60:	681b      	ldr	r3, [r3, #0]
 8008c62:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008c66:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008c6a:	d106      	bne.n	8008c7a <HAL_RCCEx_GetPeriphCLKFreq+0x8f6>
 8008c6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c6e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008c72:	d102      	bne.n	8008c7a <HAL_RCCEx_GetPeriphCLKFreq+0x8f6>
          frequency = CSI_VALUE;
 8008c74:	4b48      	ldr	r3, [pc, #288]	@ (8008d98 <HAL_RCCEx_GetPeriphCLKFreq+0xa14>)
 8008c76:	637b      	str	r3, [r7, #52]	@ 0x34
 8008c78:	e012      	b.n	8008ca0 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART6CLKSOURCE_LSE))
 8008c7a:	4b45      	ldr	r3, [pc, #276]	@ (8008d90 <HAL_RCCEx_GetPeriphCLKFreq+0xa0c>)
 8008c7c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008c80:	f003 0302 	and.w	r3, r3, #2
 8008c84:	2b02      	cmp	r3, #2
 8008c86:	d107      	bne.n	8008c98 <HAL_RCCEx_GetPeriphCLKFreq+0x914>
 8008c88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c8a:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8008c8e:	d103      	bne.n	8008c98 <HAL_RCCEx_GetPeriphCLKFreq+0x914>
          frequency = LSE_VALUE;
 8008c90:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008c94:	637b      	str	r3, [r7, #52]	@ 0x34
 8008c96:	e003      	b.n	8008ca0 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
          frequency = 0U;
 8008c98:	2300      	movs	r3, #0
 8008c9a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008c9c:	f000 beb3 	b.w	8009a06 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
 8008ca0:	f000 beb1 	b.w	8009a06 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        break;
#endif /* UART12 */

      case RCC_PERIPHCLK_LPUART1:
        /* Get the current LPUART1 source */
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8008ca4:	4b3a      	ldr	r3, [pc, #232]	@ (8008d90 <HAL_RCCEx_GetPeriphCLKFreq+0xa0c>)
 8008ca6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008caa:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8008cae:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 8008cb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008cb2:	2b00      	cmp	r3, #0
 8008cb4:	d104      	bne.n	8008cc0 <HAL_RCCEx_GetPeriphCLKFreq+0x93c>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 8008cb6:	f7fd fd4b 	bl	8006750 <HAL_RCC_GetPCLK3Freq>
 8008cba:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for LPUART1 */
        else
        {
          frequency = 0U;
        }
        break;
 8008cbc:	f000 bea3 	b.w	8009a06 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if (srcclk == RCC_LPUART1CLKSOURCE_PLL2Q)
 8008cc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008cc2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008cc6:	d108      	bne.n	8008cda <HAL_RCCEx_GetPeriphCLKFreq+0x956>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008cc8:	f107 0314 	add.w	r3, r7, #20
 8008ccc:	4618      	mov	r0, r3
 8008cce:	f7ff f881 	bl	8007dd4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008cd2:	69bb      	ldr	r3, [r7, #24]
 8008cd4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008cd6:	f000 be96 	b.w	8009a06 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if (srcclk == RCC_LPUART1CLKSOURCE_PLL3Q)
 8008cda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008cdc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008ce0:	d108      	bne.n	8008cf4 <HAL_RCCEx_GetPeriphCLKFreq+0x970>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008ce2:	f107 0308 	add.w	r3, r7, #8
 8008ce6:	4618      	mov	r0, r3
 8008ce8:	f7ff f9e0 	bl	80080ac <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008cec:	68fb      	ldr	r3, [r7, #12]
 8008cee:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008cf0:	f000 be89 	b.w	8009a06 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 8008cf4:	4b26      	ldr	r3, [pc, #152]	@ (8008d90 <HAL_RCCEx_GetPeriphCLKFreq+0xa0c>)
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	f003 0302 	and.w	r3, r3, #2
 8008cfc:	2b02      	cmp	r3, #2
 8008cfe:	d10d      	bne.n	8008d1c <HAL_RCCEx_GetPeriphCLKFreq+0x998>
 8008d00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d02:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8008d06:	d109      	bne.n	8008d1c <HAL_RCCEx_GetPeriphCLKFreq+0x998>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008d08:	4b21      	ldr	r3, [pc, #132]	@ (8008d90 <HAL_RCCEx_GetPeriphCLKFreq+0xa0c>)
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	08db      	lsrs	r3, r3, #3
 8008d0e:	f003 0303 	and.w	r3, r3, #3
 8008d12:	4a20      	ldr	r2, [pc, #128]	@ (8008d94 <HAL_RCCEx_GetPeriphCLKFreq+0xa10>)
 8008d14:	fa22 f303 	lsr.w	r3, r2, r3
 8008d18:	637b      	str	r3, [r7, #52]	@ 0x34
 8008d1a:	e020      	b.n	8008d5e <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_CSI))
 8008d1c:	4b1c      	ldr	r3, [pc, #112]	@ (8008d90 <HAL_RCCEx_GetPeriphCLKFreq+0xa0c>)
 8008d1e:	681b      	ldr	r3, [r3, #0]
 8008d20:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008d24:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008d28:	d106      	bne.n	8008d38 <HAL_RCCEx_GetPeriphCLKFreq+0x9b4>
 8008d2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d2c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008d30:	d102      	bne.n	8008d38 <HAL_RCCEx_GetPeriphCLKFreq+0x9b4>
          frequency = CSI_VALUE;
 8008d32:	4b19      	ldr	r3, [pc, #100]	@ (8008d98 <HAL_RCCEx_GetPeriphCLKFreq+0xa14>)
 8008d34:	637b      	str	r3, [r7, #52]	@ 0x34
 8008d36:	e012      	b.n	8008d5e <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 8008d38:	4b15      	ldr	r3, [pc, #84]	@ (8008d90 <HAL_RCCEx_GetPeriphCLKFreq+0xa0c>)
 8008d3a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008d3e:	f003 0302 	and.w	r3, r3, #2
 8008d42:	2b02      	cmp	r3, #2
 8008d44:	d107      	bne.n	8008d56 <HAL_RCCEx_GetPeriphCLKFreq+0x9d2>
 8008d46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d48:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8008d4c:	d103      	bne.n	8008d56 <HAL_RCCEx_GetPeriphCLKFreq+0x9d2>
          frequency = LSE_VALUE;
 8008d4e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008d52:	637b      	str	r3, [r7, #52]	@ 0x34
 8008d54:	e003      	b.n	8008d5e <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
          frequency = 0U;
 8008d56:	2300      	movs	r3, #0
 8008d58:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008d5a:	f000 be54 	b.w	8009a06 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
 8008d5e:	f000 be52 	b.w	8009a06 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>

      case RCC_PERIPHCLK_ADCDAC:
        /* Get the current ADCDAC source */
        srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 8008d62:	4b0b      	ldr	r3, [pc, #44]	@ (8008d90 <HAL_RCCEx_GetPeriphCLKFreq+0xa0c>)
 8008d64:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008d68:	f003 0307 	and.w	r3, r3, #7
 8008d6c:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 8008d6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d70:	2b00      	cmp	r3, #0
 8008d72:	d104      	bne.n	8008d7e <HAL_RCCEx_GetPeriphCLKFreq+0x9fa>
        {
          frequency = HAL_RCC_GetHCLKFreq();
 8008d74:	f7fd fca4 	bl	80066c0 <HAL_RCC_GetHCLKFreq>
 8008d78:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for ADCDAC */
        else
        {
          frequency = 0U;
        }
        break;
 8008d7a:	f000 be44 	b.w	8009a06 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 8008d7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d80:	2b01      	cmp	r3, #1
 8008d82:	d10b      	bne.n	8008d9c <HAL_RCCEx_GetPeriphCLKFreq+0xa18>
          frequency = HAL_RCC_GetSysClockFreq();
 8008d84:	f7fd fb70 	bl	8006468 <HAL_RCC_GetSysClockFreq>
 8008d88:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8008d8a:	f000 be3c 	b.w	8009a06 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
 8008d8e:	bf00      	nop
 8008d90:	44020c00 	.word	0x44020c00
 8008d94:	03d09000 	.word	0x03d09000
 8008d98:	003d0900 	.word	0x003d0900
        else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2R)
 8008d9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d9e:	2b02      	cmp	r3, #2
 8008da0:	d108      	bne.n	8008db4 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008da2:	f107 0314 	add.w	r3, r7, #20
 8008da6:	4618      	mov	r0, r3
 8008da8:	f7ff f814 	bl	8007dd4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8008dac:	69fb      	ldr	r3, [r7, #28]
 8008dae:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008db0:	f000 be29 	b.w	8009a06 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 8008db4:	4b9f      	ldr	r3, [pc, #636]	@ (8009034 <HAL_RCCEx_GetPeriphCLKFreq+0xcb0>)
 8008db6:	681b      	ldr	r3, [r3, #0]
 8008db8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008dbc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008dc0:	d105      	bne.n	8008dce <HAL_RCCEx_GetPeriphCLKFreq+0xa4a>
 8008dc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008dc4:	2b03      	cmp	r3, #3
 8008dc6:	d102      	bne.n	8008dce <HAL_RCCEx_GetPeriphCLKFreq+0xa4a>
          frequency = HSE_VALUE;
 8008dc8:	4b9b      	ldr	r3, [pc, #620]	@ (8009038 <HAL_RCCEx_GetPeriphCLKFreq+0xcb4>)
 8008dca:	637b      	str	r3, [r7, #52]	@ 0x34
 8008dcc:	e023      	b.n	8008e16 <HAL_RCCEx_GetPeriphCLKFreq+0xa92>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 8008dce:	4b99      	ldr	r3, [pc, #612]	@ (8009034 <HAL_RCCEx_GetPeriphCLKFreq+0xcb0>)
 8008dd0:	681b      	ldr	r3, [r3, #0]
 8008dd2:	f003 0302 	and.w	r3, r3, #2
 8008dd6:	2b02      	cmp	r3, #2
 8008dd8:	d10c      	bne.n	8008df4 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
 8008dda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ddc:	2b04      	cmp	r3, #4
 8008dde:	d109      	bne.n	8008df4 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008de0:	4b94      	ldr	r3, [pc, #592]	@ (8009034 <HAL_RCCEx_GetPeriphCLKFreq+0xcb0>)
 8008de2:	681b      	ldr	r3, [r3, #0]
 8008de4:	08db      	lsrs	r3, r3, #3
 8008de6:	f003 0303 	and.w	r3, r3, #3
 8008dea:	4a94      	ldr	r2, [pc, #592]	@ (800903c <HAL_RCCEx_GetPeriphCLKFreq+0xcb8>)
 8008dec:	fa22 f303 	lsr.w	r3, r2, r3
 8008df0:	637b      	str	r3, [r7, #52]	@ 0x34
 8008df2:	e010      	b.n	8008e16 <HAL_RCCEx_GetPeriphCLKFreq+0xa92>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_CSI))
 8008df4:	4b8f      	ldr	r3, [pc, #572]	@ (8009034 <HAL_RCCEx_GetPeriphCLKFreq+0xcb0>)
 8008df6:	681b      	ldr	r3, [r3, #0]
 8008df8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008dfc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008e00:	d105      	bne.n	8008e0e <HAL_RCCEx_GetPeriphCLKFreq+0xa8a>
 8008e02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e04:	2b05      	cmp	r3, #5
 8008e06:	d102      	bne.n	8008e0e <HAL_RCCEx_GetPeriphCLKFreq+0xa8a>
          frequency = CSI_VALUE;
 8008e08:	4b8d      	ldr	r3, [pc, #564]	@ (8009040 <HAL_RCCEx_GetPeriphCLKFreq+0xcbc>)
 8008e0a:	637b      	str	r3, [r7, #52]	@ 0x34
 8008e0c:	e003      	b.n	8008e16 <HAL_RCCEx_GetPeriphCLKFreq+0xa92>
          frequency = 0U;
 8008e0e:	2300      	movs	r3, #0
 8008e10:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008e12:	f000 bdf8 	b.w	8009a06 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
 8008e16:	f000 bdf6 	b.w	8009a06 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>


      case RCC_PERIPHCLK_DAC_LP:
        /* Get the current DAC low-power source */
        srcclk = __HAL_RCC_GET_DAC_LP_SOURCE();
 8008e1a:	4b86      	ldr	r3, [pc, #536]	@ (8009034 <HAL_RCCEx_GetPeriphCLKFreq+0xcb0>)
 8008e1c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008e20:	f003 0308 	and.w	r3, r3, #8
 8008e24:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSE))
 8008e26:	4b83      	ldr	r3, [pc, #524]	@ (8009034 <HAL_RCCEx_GetPeriphCLKFreq+0xcb0>)
 8008e28:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008e2c:	f003 0302 	and.w	r3, r3, #2
 8008e30:	2b02      	cmp	r3, #2
 8008e32:	d106      	bne.n	8008e42 <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
 8008e34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e36:	2b00      	cmp	r3, #0
 8008e38:	d103      	bne.n	8008e42 <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
        {
          frequency = LSE_VALUE;
 8008e3a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008e3e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008e40:	e012      	b.n	8008e68 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSI))
 8008e42:	4b7c      	ldr	r3, [pc, #496]	@ (8009034 <HAL_RCCEx_GetPeriphCLKFreq+0xcb0>)
 8008e44:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008e48:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008e4c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008e50:	d106      	bne.n	8008e60 <HAL_RCCEx_GetPeriphCLKFreq+0xadc>
 8008e52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e54:	2b08      	cmp	r3, #8
 8008e56:	d103      	bne.n	8008e60 <HAL_RCCEx_GetPeriphCLKFreq+0xadc>
        {
          frequency = LSI_VALUE;
 8008e58:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8008e5c:	637b      	str	r3, [r7, #52]	@ 0x34
 8008e5e:	e003      	b.n	8008e68 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
        }

        /* Clock not enabled for DAC */
        else
        {
          frequency = 0U;
 8008e60:	2300      	movs	r3, #0
 8008e62:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
 8008e64:	f000 bdcf 	b.w	8009a06 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
 8008e68:	f000 bdcd 	b.w	8009a06 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>

      case RCC_PERIPHCLK_I2C1:
        /* Get the current I2C1 source */
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8008e6c:	4b71      	ldr	r3, [pc, #452]	@ (8009034 <HAL_RCCEx_GetPeriphCLKFreq+0xcb0>)
 8008e6e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008e72:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8008e76:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 8008e78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e7a:	2b00      	cmp	r3, #0
 8008e7c:	d104      	bne.n	8008e88 <HAL_RCCEx_GetPeriphCLKFreq+0xb04>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8008e7e:	f7fd fc3b 	bl	80066f8 <HAL_RCC_GetPCLK1Freq>
 8008e82:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C1 */
        else
        {
          frequency = 0U;
        }
        break;
 8008e84:	f000 bdbf 	b.w	8009a06 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if (srcclk ==  RCC_I2C1CLKSOURCE_PLL3R)
 8008e88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e8a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008e8e:	d108      	bne.n	8008ea2 <HAL_RCCEx_GetPeriphCLKFreq+0xb1e>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008e90:	f107 0308 	add.w	r3, r7, #8
 8008e94:	4618      	mov	r0, r3
 8008e96:	f7ff f909 	bl	80080ac <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8008e9a:	693b      	ldr	r3, [r7, #16]
 8008e9c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008e9e:	f000 bdb2 	b.w	8009a06 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 8008ea2:	4b64      	ldr	r3, [pc, #400]	@ (8009034 <HAL_RCCEx_GetPeriphCLKFreq+0xcb0>)
 8008ea4:	681b      	ldr	r3, [r3, #0]
 8008ea6:	f003 0302 	and.w	r3, r3, #2
 8008eaa:	2b02      	cmp	r3, #2
 8008eac:	d10d      	bne.n	8008eca <HAL_RCCEx_GetPeriphCLKFreq+0xb46>
 8008eae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008eb0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008eb4:	d109      	bne.n	8008eca <HAL_RCCEx_GetPeriphCLKFreq+0xb46>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008eb6:	4b5f      	ldr	r3, [pc, #380]	@ (8009034 <HAL_RCCEx_GetPeriphCLKFreq+0xcb0>)
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	08db      	lsrs	r3, r3, #3
 8008ebc:	f003 0303 	and.w	r3, r3, #3
 8008ec0:	4a5e      	ldr	r2, [pc, #376]	@ (800903c <HAL_RCCEx_GetPeriphCLKFreq+0xcb8>)
 8008ec2:	fa22 f303 	lsr.w	r3, r2, r3
 8008ec6:	637b      	str	r3, [r7, #52]	@ 0x34
 8008ec8:	e011      	b.n	8008eee <HAL_RCCEx_GetPeriphCLKFreq+0xb6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C1CLKSOURCE_CSI))
 8008eca:	4b5a      	ldr	r3, [pc, #360]	@ (8009034 <HAL_RCCEx_GetPeriphCLKFreq+0xcb0>)
 8008ecc:	681b      	ldr	r3, [r3, #0]
 8008ece:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008ed2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008ed6:	d106      	bne.n	8008ee6 <HAL_RCCEx_GetPeriphCLKFreq+0xb62>
 8008ed8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008eda:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008ede:	d102      	bne.n	8008ee6 <HAL_RCCEx_GetPeriphCLKFreq+0xb62>
          frequency = CSI_VALUE;
 8008ee0:	4b57      	ldr	r3, [pc, #348]	@ (8009040 <HAL_RCCEx_GetPeriphCLKFreq+0xcbc>)
 8008ee2:	637b      	str	r3, [r7, #52]	@ 0x34
 8008ee4:	e003      	b.n	8008eee <HAL_RCCEx_GetPeriphCLKFreq+0xb6a>
          frequency = 0U;
 8008ee6:	2300      	movs	r3, #0
 8008ee8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008eea:	f000 bd8c 	b.w	8009a06 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
 8008eee:	f000 bd8a 	b.w	8009a06 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>

      case RCC_PERIPHCLK_I2C2:
        /* Get the current I2C2 source */
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8008ef2:	4b50      	ldr	r3, [pc, #320]	@ (8009034 <HAL_RCCEx_GetPeriphCLKFreq+0xcb0>)
 8008ef4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008ef8:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8008efc:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 8008efe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f00:	2b00      	cmp	r3, #0
 8008f02:	d104      	bne.n	8008f0e <HAL_RCCEx_GetPeriphCLKFreq+0xb8a>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8008f04:	f7fd fbf8 	bl	80066f8 <HAL_RCC_GetPCLK1Freq>
 8008f08:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C2 */
        else
        {
          frequency = 0U;
        }
        break;
 8008f0a:	f000 bd7c 	b.w	8009a06 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if (srcclk ==  RCC_I2C2CLKSOURCE_PLL3R)
 8008f0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f10:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008f14:	d108      	bne.n	8008f28 <HAL_RCCEx_GetPeriphCLKFreq+0xba4>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008f16:	f107 0308 	add.w	r3, r7, #8
 8008f1a:	4618      	mov	r0, r3
 8008f1c:	f7ff f8c6 	bl	80080ac <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8008f20:	693b      	ldr	r3, [r7, #16]
 8008f22:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008f24:	f000 bd6f 	b.w	8009a06 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 8008f28:	4b42      	ldr	r3, [pc, #264]	@ (8009034 <HAL_RCCEx_GetPeriphCLKFreq+0xcb0>)
 8008f2a:	681b      	ldr	r3, [r3, #0]
 8008f2c:	f003 0302 	and.w	r3, r3, #2
 8008f30:	2b02      	cmp	r3, #2
 8008f32:	d10d      	bne.n	8008f50 <HAL_RCCEx_GetPeriphCLKFreq+0xbcc>
 8008f34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f36:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8008f3a:	d109      	bne.n	8008f50 <HAL_RCCEx_GetPeriphCLKFreq+0xbcc>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008f3c:	4b3d      	ldr	r3, [pc, #244]	@ (8009034 <HAL_RCCEx_GetPeriphCLKFreq+0xcb0>)
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	08db      	lsrs	r3, r3, #3
 8008f42:	f003 0303 	and.w	r3, r3, #3
 8008f46:	4a3d      	ldr	r2, [pc, #244]	@ (800903c <HAL_RCCEx_GetPeriphCLKFreq+0xcb8>)
 8008f48:	fa22 f303 	lsr.w	r3, r2, r3
 8008f4c:	637b      	str	r3, [r7, #52]	@ 0x34
 8008f4e:	e011      	b.n	8008f74 <HAL_RCCEx_GetPeriphCLKFreq+0xbf0>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C2CLKSOURCE_CSI))
 8008f50:	4b38      	ldr	r3, [pc, #224]	@ (8009034 <HAL_RCCEx_GetPeriphCLKFreq+0xcb0>)
 8008f52:	681b      	ldr	r3, [r3, #0]
 8008f54:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008f58:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008f5c:	d106      	bne.n	8008f6c <HAL_RCCEx_GetPeriphCLKFreq+0xbe8>
 8008f5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f60:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8008f64:	d102      	bne.n	8008f6c <HAL_RCCEx_GetPeriphCLKFreq+0xbe8>
          frequency = CSI_VALUE;
 8008f66:	4b36      	ldr	r3, [pc, #216]	@ (8009040 <HAL_RCCEx_GetPeriphCLKFreq+0xcbc>)
 8008f68:	637b      	str	r3, [r7, #52]	@ 0x34
 8008f6a:	e003      	b.n	8008f74 <HAL_RCCEx_GetPeriphCLKFreq+0xbf0>
          frequency = 0U;
 8008f6c:	2300      	movs	r3, #0
 8008f6e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008f70:	f000 bd49 	b.w	8009a06 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
 8008f74:	f000 bd47 	b.w	8009a06 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>

#if defined(I2C3)
      case RCC_PERIPHCLK_I2C3:
        /* Get the current I2C3 source */
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8008f78:	4b2e      	ldr	r3, [pc, #184]	@ (8009034 <HAL_RCCEx_GetPeriphCLKFreq+0xcb0>)
 8008f7a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008f7e:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8008f82:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C3CLKSOURCE_PCLK3)
 8008f84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f86:	2b00      	cmp	r3, #0
 8008f88:	d104      	bne.n	8008f94 <HAL_RCCEx_GetPeriphCLKFreq+0xc10>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 8008f8a:	f7fd fbe1 	bl	8006750 <HAL_RCC_GetPCLK3Freq>
 8008f8e:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C3 */
        else
        {
          frequency = 0U;
        }
        break;
 8008f90:	f000 bd39 	b.w	8009a06 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if (srcclk ==  RCC_I2C3CLKSOURCE_PLL3R)
 8008f94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f96:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008f9a:	d108      	bne.n	8008fae <HAL_RCCEx_GetPeriphCLKFreq+0xc2a>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008f9c:	f107 0308 	add.w	r3, r7, #8
 8008fa0:	4618      	mov	r0, r3
 8008fa2:	f7ff f883 	bl	80080ac <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8008fa6:	693b      	ldr	r3, [r7, #16]
 8008fa8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008faa:	f000 bd2c 	b.w	8009a06 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C3CLKSOURCE_HSI))
 8008fae:	4b21      	ldr	r3, [pc, #132]	@ (8009034 <HAL_RCCEx_GetPeriphCLKFreq+0xcb0>)
 8008fb0:	681b      	ldr	r3, [r3, #0]
 8008fb2:	f003 0302 	and.w	r3, r3, #2
 8008fb6:	2b02      	cmp	r3, #2
 8008fb8:	d10d      	bne.n	8008fd6 <HAL_RCCEx_GetPeriphCLKFreq+0xc52>
 8008fba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fbc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008fc0:	d109      	bne.n	8008fd6 <HAL_RCCEx_GetPeriphCLKFreq+0xc52>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008fc2:	4b1c      	ldr	r3, [pc, #112]	@ (8009034 <HAL_RCCEx_GetPeriphCLKFreq+0xcb0>)
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	08db      	lsrs	r3, r3, #3
 8008fc8:	f003 0303 	and.w	r3, r3, #3
 8008fcc:	4a1b      	ldr	r2, [pc, #108]	@ (800903c <HAL_RCCEx_GetPeriphCLKFreq+0xcb8>)
 8008fce:	fa22 f303 	lsr.w	r3, r2, r3
 8008fd2:	637b      	str	r3, [r7, #52]	@ 0x34
 8008fd4:	e011      	b.n	8008ffa <HAL_RCCEx_GetPeriphCLKFreq+0xc76>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C3CLKSOURCE_CSI))
 8008fd6:	4b17      	ldr	r3, [pc, #92]	@ (8009034 <HAL_RCCEx_GetPeriphCLKFreq+0xcb0>)
 8008fd8:	681b      	ldr	r3, [r3, #0]
 8008fda:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008fde:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008fe2:	d106      	bne.n	8008ff2 <HAL_RCCEx_GetPeriphCLKFreq+0xc6e>
 8008fe4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fe6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008fea:	d102      	bne.n	8008ff2 <HAL_RCCEx_GetPeriphCLKFreq+0xc6e>
          frequency = CSI_VALUE;
 8008fec:	4b14      	ldr	r3, [pc, #80]	@ (8009040 <HAL_RCCEx_GetPeriphCLKFreq+0xcbc>)
 8008fee:	637b      	str	r3, [r7, #52]	@ 0x34
 8008ff0:	e003      	b.n	8008ffa <HAL_RCCEx_GetPeriphCLKFreq+0xc76>
          frequency = 0U;
 8008ff2:	2300      	movs	r3, #0
 8008ff4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008ff6:	f000 bd06 	b.w	8009a06 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
 8008ffa:	f000 bd04 	b.w	8009a06 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        break;
#endif /* I2C4 */

      case RCC_PERIPHCLK_I3C1:
        /* Get the current I3C1 source */
        srcclk = __HAL_RCC_GET_I3C1_SOURCE();
 8008ffe:	4b0d      	ldr	r3, [pc, #52]	@ (8009034 <HAL_RCCEx_GetPeriphCLKFreq+0xcb0>)
 8009000:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8009004:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 8009008:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I3C1CLKSOURCE_PCLK1)
 800900a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800900c:	2b00      	cmp	r3, #0
 800900e:	d104      	bne.n	800901a <HAL_RCCEx_GetPeriphCLKFreq+0xc96>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8009010:	f7fd fb72 	bl	80066f8 <HAL_RCC_GetPCLK1Freq>
 8009014:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I3C1 */
        else
        {
          frequency = 0U;
        }
        break;
 8009016:	f000 bcf6 	b.w	8009a06 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if (srcclk ==  RCC_I3C1CLKSOURCE_PLL3R)
 800901a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800901c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009020:	d110      	bne.n	8009044 <HAL_RCCEx_GetPeriphCLKFreq+0xcc0>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009022:	f107 0308 	add.w	r3, r7, #8
 8009026:	4618      	mov	r0, r3
 8009028:	f7ff f840 	bl	80080ac <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800902c:	693b      	ldr	r3, [r7, #16]
 800902e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009030:	f000 bce9 	b.w	8009a06 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
 8009034:	44020c00 	.word	0x44020c00
 8009038:	007a1200 	.word	0x007a1200
 800903c:	03d09000 	.word	0x03d09000
 8009040:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I3C1CLKSOURCE_HSI))
 8009044:	4ba4      	ldr	r3, [pc, #656]	@ (80092d8 <HAL_RCCEx_GetPeriphCLKFreq+0xf54>)
 8009046:	681b      	ldr	r3, [r3, #0]
 8009048:	f003 0302 	and.w	r3, r3, #2
 800904c:	2b02      	cmp	r3, #2
 800904e:	d10e      	bne.n	800906e <HAL_RCCEx_GetPeriphCLKFreq+0xcea>
 8009050:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009052:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009056:	d10a      	bne.n	800906e <HAL_RCCEx_GetPeriphCLKFreq+0xcea>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009058:	4b9f      	ldr	r3, [pc, #636]	@ (80092d8 <HAL_RCCEx_GetPeriphCLKFreq+0xf54>)
 800905a:	681b      	ldr	r3, [r3, #0]
 800905c:	08db      	lsrs	r3, r3, #3
 800905e:	f003 0303 	and.w	r3, r3, #3
 8009062:	4a9e      	ldr	r2, [pc, #632]	@ (80092dc <HAL_RCCEx_GetPeriphCLKFreq+0xf58>)
 8009064:	fa22 f303 	lsr.w	r3, r2, r3
 8009068:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800906a:	f000 bccc 	b.w	8009a06 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
          frequency = 0U;
 800906e:	2300      	movs	r3, #0
 8009070:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009072:	f000 bcc8 	b.w	8009a06 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>

#if defined(I3C2)
      case RCC_PERIPHCLK_I3C2:
        /* Get the current I3C2 source */
        srcclk = __HAL_RCC_GET_I3C2_SOURCE();
 8009076:	4b98      	ldr	r3, [pc, #608]	@ (80092d8 <HAL_RCCEx_GetPeriphCLKFreq+0xf54>)
 8009078:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800907c:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 8009080:	633b      	str	r3, [r7, #48]	@ 0x30
        if (srcclk == RCC_I3C2CLKSOURCE_PCLK3)
 8009082:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009084:	2b00      	cmp	r3, #0
 8009086:	d104      	bne.n	8009092 <HAL_RCCEx_GetPeriphCLKFreq+0xd0e>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 8009088:	f7fd fb62 	bl	8006750 <HAL_RCC_GetPCLK3Freq>
 800908c:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I3C2 */
        else
        {
          frequency = 0U;
        }
        break;
 800908e:	f000 bcba 	b.w	8009a06 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if (srcclk ==  RCC_I3C2CLKSOURCE_PLL3R)
 8009092:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009094:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8009098:	d108      	bne.n	80090ac <HAL_RCCEx_GetPeriphCLKFreq+0xd28>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800909a:	f107 0308 	add.w	r3, r7, #8
 800909e:	4618      	mov	r0, r3
 80090a0:	f7ff f804 	bl	80080ac <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 80090a4:	693b      	ldr	r3, [r7, #16]
 80090a6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80090a8:	f000 bcad 	b.w	8009a06 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I3C2CLKSOURCE_HSI))
 80090ac:	4b8a      	ldr	r3, [pc, #552]	@ (80092d8 <HAL_RCCEx_GetPeriphCLKFreq+0xf54>)
 80090ae:	681b      	ldr	r3, [r3, #0]
 80090b0:	f003 0302 	and.w	r3, r3, #2
 80090b4:	2b02      	cmp	r3, #2
 80090b6:	d10e      	bne.n	80090d6 <HAL_RCCEx_GetPeriphCLKFreq+0xd52>
 80090b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090ba:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80090be:	d10a      	bne.n	80090d6 <HAL_RCCEx_GetPeriphCLKFreq+0xd52>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80090c0:	4b85      	ldr	r3, [pc, #532]	@ (80092d8 <HAL_RCCEx_GetPeriphCLKFreq+0xf54>)
 80090c2:	681b      	ldr	r3, [r3, #0]
 80090c4:	08db      	lsrs	r3, r3, #3
 80090c6:	f003 0303 	and.w	r3, r3, #3
 80090ca:	4a84      	ldr	r2, [pc, #528]	@ (80092dc <HAL_RCCEx_GetPeriphCLKFreq+0xf58>)
 80090cc:	fa22 f303 	lsr.w	r3, r2, r3
 80090d0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80090d2:	f000 bc98 	b.w	8009a06 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
          frequency = 0U;
 80090d6:	2300      	movs	r3, #0
 80090d8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80090da:	f000 bc94 	b.w	8009a06 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
#endif /* I3C2*/

      case RCC_PERIPHCLK_LPTIM1:
        /* Get the current LPTIM1 source */
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 80090de:	4b7e      	ldr	r3, [pc, #504]	@ (80092d8 <HAL_RCCEx_GetPeriphCLKFreq+0xf54>)
 80090e0:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80090e4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80090e8:	633b      	str	r3, [r7, #48]	@ 0x30
 80090ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090ec:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 80090f0:	d056      	beq.n	80091a0 <HAL_RCCEx_GetPeriphCLKFreq+0xe1c>
 80090f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090f4:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 80090f8:	f200 808b 	bhi.w	8009212 <HAL_RCCEx_GetPeriphCLKFreq+0xe8e>
 80090fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090fe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009102:	d03e      	beq.n	8009182 <HAL_RCCEx_GetPeriphCLKFreq+0xdfe>
 8009104:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009106:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800910a:	f200 8082 	bhi.w	8009212 <HAL_RCCEx_GetPeriphCLKFreq+0xe8e>
 800910e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009110:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009114:	d027      	beq.n	8009166 <HAL_RCCEx_GetPeriphCLKFreq+0xde2>
 8009116:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009118:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800911c:	d879      	bhi.n	8009212 <HAL_RCCEx_GetPeriphCLKFreq+0xe8e>
 800911e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009120:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009124:	d017      	beq.n	8009156 <HAL_RCCEx_GetPeriphCLKFreq+0xdd2>
 8009126:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009128:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800912c:	d871      	bhi.n	8009212 <HAL_RCCEx_GetPeriphCLKFreq+0xe8e>
 800912e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009130:	2b00      	cmp	r3, #0
 8009132:	d004      	beq.n	800913e <HAL_RCCEx_GetPeriphCLKFreq+0xdba>
 8009134:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009136:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800913a:	d004      	beq.n	8009146 <HAL_RCCEx_GetPeriphCLKFreq+0xdc2>
 800913c:	e069      	b.n	8009212 <HAL_RCCEx_GetPeriphCLKFreq+0xe8e>

        switch (srcclk)
        {
          case RCC_LPTIM1CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 800913e:	f7fd fb07 	bl	8006750 <HAL_RCC_GetPCLK3Freq>
 8009142:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 8009144:	e068      	b.n	8009218 <HAL_RCCEx_GetPeriphCLKFreq+0xe94>
          }
          case RCC_LPTIM1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009146:	f107 0314 	add.w	r3, r7, #20
 800914a:	4618      	mov	r0, r3
 800914c:	f7fe fe42 	bl	8007dd4 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8009150:	697b      	ldr	r3, [r7, #20]
 8009152:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009154:	e060      	b.n	8009218 <HAL_RCCEx_GetPeriphCLKFreq+0xe94>
          }
#if defined(RCC_LPTIM1CLKSOURCE_PLL3R)
          case RCC_LPTIM1CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009156:	f107 0308 	add.w	r3, r7, #8
 800915a:	4618      	mov	r0, r3
 800915c:	f7fe ffa6 	bl	80080ac <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 8009160:	693b      	ldr	r3, [r7, #16]
 8009162:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009164:	e058      	b.n	8009218 <HAL_RCCEx_GetPeriphCLKFreq+0xe94>
          }
#endif /* RCC_LPTIM1CLKSOURCE_PLL3R */
          case RCC_LPTIM1CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8009166:	4b5c      	ldr	r3, [pc, #368]	@ (80092d8 <HAL_RCCEx_GetPeriphCLKFreq+0xf54>)
 8009168:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800916c:	f003 0302 	and.w	r3, r3, #2
 8009170:	2b02      	cmp	r3, #2
 8009172:	d103      	bne.n	800917c <HAL_RCCEx_GetPeriphCLKFreq+0xdf8>
            {
              frequency = LSE_VALUE;
 8009174:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009178:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800917a:	e04d      	b.n	8009218 <HAL_RCCEx_GetPeriphCLKFreq+0xe94>
              frequency = 0;
 800917c:	2300      	movs	r3, #0
 800917e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009180:	e04a      	b.n	8009218 <HAL_RCCEx_GetPeriphCLKFreq+0xe94>
          }
          case RCC_LPTIM1CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8009182:	4b55      	ldr	r3, [pc, #340]	@ (80092d8 <HAL_RCCEx_GetPeriphCLKFreq+0xf54>)
 8009184:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009188:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800918c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009190:	d103      	bne.n	800919a <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
            {
              frequency = LSI_VALUE;
 8009192:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8009196:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8009198:	e03e      	b.n	8009218 <HAL_RCCEx_GetPeriphCLKFreq+0xe94>
              frequency = 0;
 800919a:	2300      	movs	r3, #0
 800919c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800919e:	e03b      	b.n	8009218 <HAL_RCCEx_GetPeriphCLKFreq+0xe94>
          }
          case RCC_LPTIM1CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM1 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80091a0:	4b4d      	ldr	r3, [pc, #308]	@ (80092d8 <HAL_RCCEx_GetPeriphCLKFreq+0xf54>)
 80091a2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80091a6:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80091aa:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80091ac:	4b4a      	ldr	r3, [pc, #296]	@ (80092d8 <HAL_RCCEx_GetPeriphCLKFreq+0xf54>)
 80091ae:	681b      	ldr	r3, [r3, #0]
 80091b0:	f003 0302 	and.w	r3, r3, #2
 80091b4:	2b02      	cmp	r3, #2
 80091b6:	d10c      	bne.n	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0xe4e>
 80091b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80091ba:	2b00      	cmp	r3, #0
 80091bc:	d109      	bne.n	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0xe4e>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80091be:	4b46      	ldr	r3, [pc, #280]	@ (80092d8 <HAL_RCCEx_GetPeriphCLKFreq+0xf54>)
 80091c0:	681b      	ldr	r3, [r3, #0]
 80091c2:	08db      	lsrs	r3, r3, #3
 80091c4:	f003 0303 	and.w	r3, r3, #3
 80091c8:	4a44      	ldr	r2, [pc, #272]	@ (80092dc <HAL_RCCEx_GetPeriphCLKFreq+0xf58>)
 80091ca:	fa22 f303 	lsr.w	r3, r2, r3
 80091ce:	637b      	str	r3, [r7, #52]	@ 0x34
 80091d0:	e01e      	b.n	8009210 <HAL_RCCEx_GetPeriphCLKFreq+0xe8c>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80091d2:	4b41      	ldr	r3, [pc, #260]	@ (80092d8 <HAL_RCCEx_GetPeriphCLKFreq+0xf54>)
 80091d4:	681b      	ldr	r3, [r3, #0]
 80091d6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80091da:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80091de:	d106      	bne.n	80091ee <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 80091e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80091e2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80091e6:	d102      	bne.n	80091ee <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80091e8:	4b3d      	ldr	r3, [pc, #244]	@ (80092e0 <HAL_RCCEx_GetPeriphCLKFreq+0xf5c>)
 80091ea:	637b      	str	r3, [r7, #52]	@ 0x34
 80091ec:	e010      	b.n	8009210 <HAL_RCCEx_GetPeriphCLKFreq+0xe8c>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80091ee:	4b3a      	ldr	r3, [pc, #232]	@ (80092d8 <HAL_RCCEx_GetPeriphCLKFreq+0xf54>)
 80091f0:	681b      	ldr	r3, [r3, #0]
 80091f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80091f6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80091fa:	d106      	bne.n	800920a <HAL_RCCEx_GetPeriphCLKFreq+0xe86>
 80091fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80091fe:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009202:	d102      	bne.n	800920a <HAL_RCCEx_GetPeriphCLKFreq+0xe86>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8009204:	4b37      	ldr	r3, [pc, #220]	@ (80092e4 <HAL_RCCEx_GetPeriphCLKFreq+0xf60>)
 8009206:	637b      	str	r3, [r7, #52]	@ 0x34
 8009208:	e002      	b.n	8009210 <HAL_RCCEx_GetPeriphCLKFreq+0xe8c>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800920a:	2300      	movs	r3, #0
 800920c:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800920e:	e003      	b.n	8009218 <HAL_RCCEx_GetPeriphCLKFreq+0xe94>
 8009210:	e002      	b.n	8009218 <HAL_RCCEx_GetPeriphCLKFreq+0xe94>
          }
          default :
          {
            frequency = 0U;
 8009212:	2300      	movs	r3, #0
 8009214:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009216:	bf00      	nop
          }
        }
        break;
 8009218:	e3f5      	b.n	8009a06 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>

      case RCC_PERIPHCLK_LPTIM2:
        /* Get the current LPTIM2 source */
        srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 800921a:	4b2f      	ldr	r3, [pc, #188]	@ (80092d8 <HAL_RCCEx_GetPeriphCLKFreq+0xf54>)
 800921c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8009220:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8009224:	633b      	str	r3, [r7, #48]	@ 0x30
 8009226:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009228:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800922c:	d05f      	beq.n	80092ee <HAL_RCCEx_GetPeriphCLKFreq+0xf6a>
 800922e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009230:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8009234:	f200 8094 	bhi.w	8009360 <HAL_RCCEx_GetPeriphCLKFreq+0xfdc>
 8009238:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800923a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800923e:	d03f      	beq.n	80092c0 <HAL_RCCEx_GetPeriphCLKFreq+0xf3c>
 8009240:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009242:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009246:	f200 808b 	bhi.w	8009360 <HAL_RCCEx_GetPeriphCLKFreq+0xfdc>
 800924a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800924c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8009250:	d028      	beq.n	80092a4 <HAL_RCCEx_GetPeriphCLKFreq+0xf20>
 8009252:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009254:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8009258:	f200 8082 	bhi.w	8009360 <HAL_RCCEx_GetPeriphCLKFreq+0xfdc>
 800925c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800925e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009262:	d017      	beq.n	8009294 <HAL_RCCEx_GetPeriphCLKFreq+0xf10>
 8009264:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009266:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800926a:	d879      	bhi.n	8009360 <HAL_RCCEx_GetPeriphCLKFreq+0xfdc>
 800926c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800926e:	2b00      	cmp	r3, #0
 8009270:	d004      	beq.n	800927c <HAL_RCCEx_GetPeriphCLKFreq+0xef8>
 8009272:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009274:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009278:	d004      	beq.n	8009284 <HAL_RCCEx_GetPeriphCLKFreq+0xf00>
 800927a:	e071      	b.n	8009360 <HAL_RCCEx_GetPeriphCLKFreq+0xfdc>

        switch (srcclk)
        {
          case RCC_LPTIM2CLKSOURCE_PCLK1:
          {
            frequency = HAL_RCC_GetPCLK1Freq();
 800927c:	f7fd fa3c 	bl	80066f8 <HAL_RCC_GetPCLK1Freq>
 8009280:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 8009282:	e070      	b.n	8009366 <HAL_RCCEx_GetPeriphCLKFreq+0xfe2>
          }
          case RCC_LPTIM2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009284:	f107 0314 	add.w	r3, r7, #20
 8009288:	4618      	mov	r0, r3
 800928a:	f7fe fda3 	bl	8007dd4 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800928e:	697b      	ldr	r3, [r7, #20]
 8009290:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009292:	e068      	b.n	8009366 <HAL_RCCEx_GetPeriphCLKFreq+0xfe2>
          }
#if defined(RCC_LPTIM2CLKSOURCE_PLL3R)
          case RCC_LPTIM2CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009294:	f107 0308 	add.w	r3, r7, #8
 8009298:	4618      	mov	r0, r3
 800929a:	f7fe ff07 	bl	80080ac <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 800929e:	693b      	ldr	r3, [r7, #16]
 80092a0:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80092a2:	e060      	b.n	8009366 <HAL_RCCEx_GetPeriphCLKFreq+0xfe2>
          }
#endif /* RCC_LPTIM2CLKSOURCE_PLL3R */
          case RCC_LPTIM2CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80092a4:	4b0c      	ldr	r3, [pc, #48]	@ (80092d8 <HAL_RCCEx_GetPeriphCLKFreq+0xf54>)
 80092a6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80092aa:	f003 0302 	and.w	r3, r3, #2
 80092ae:	2b02      	cmp	r3, #2
 80092b0:	d103      	bne.n	80092ba <HAL_RCCEx_GetPeriphCLKFreq+0xf36>
            {
              frequency = LSE_VALUE;
 80092b2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80092b6:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 80092b8:	e055      	b.n	8009366 <HAL_RCCEx_GetPeriphCLKFreq+0xfe2>
              frequency = 0;
 80092ba:	2300      	movs	r3, #0
 80092bc:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80092be:	e052      	b.n	8009366 <HAL_RCCEx_GetPeriphCLKFreq+0xfe2>
          }
          case RCC_LPTIM2CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 80092c0:	4b05      	ldr	r3, [pc, #20]	@ (80092d8 <HAL_RCCEx_GetPeriphCLKFreq+0xf54>)
 80092c2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80092c6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80092ca:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80092ce:	d10b      	bne.n	80092e8 <HAL_RCCEx_GetPeriphCLKFreq+0xf64>
            {
              frequency = LSI_VALUE;
 80092d0:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80092d4:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 80092d6:	e046      	b.n	8009366 <HAL_RCCEx_GetPeriphCLKFreq+0xfe2>
 80092d8:	44020c00 	.word	0x44020c00
 80092dc:	03d09000 	.word	0x03d09000
 80092e0:	003d0900 	.word	0x003d0900
 80092e4:	007a1200 	.word	0x007a1200
              frequency = 0;
 80092e8:	2300      	movs	r3, #0
 80092ea:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80092ec:	e03b      	b.n	8009366 <HAL_RCCEx_GetPeriphCLKFreq+0xfe2>
          }
          case RCC_LPTIM2CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM2 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80092ee:	4bae      	ldr	r3, [pc, #696]	@ (80095a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1224>)
 80092f0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80092f4:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80092f8:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80092fa:	4bab      	ldr	r3, [pc, #684]	@ (80095a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1224>)
 80092fc:	681b      	ldr	r3, [r3, #0]
 80092fe:	f003 0302 	and.w	r3, r3, #2
 8009302:	2b02      	cmp	r3, #2
 8009304:	d10c      	bne.n	8009320 <HAL_RCCEx_GetPeriphCLKFreq+0xf9c>
 8009306:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009308:	2b00      	cmp	r3, #0
 800930a:	d109      	bne.n	8009320 <HAL_RCCEx_GetPeriphCLKFreq+0xf9c>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800930c:	4ba6      	ldr	r3, [pc, #664]	@ (80095a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1224>)
 800930e:	681b      	ldr	r3, [r3, #0]
 8009310:	08db      	lsrs	r3, r3, #3
 8009312:	f003 0303 	and.w	r3, r3, #3
 8009316:	4aa5      	ldr	r2, [pc, #660]	@ (80095ac <HAL_RCCEx_GetPeriphCLKFreq+0x1228>)
 8009318:	fa22 f303 	lsr.w	r3, r2, r3
 800931c:	637b      	str	r3, [r7, #52]	@ 0x34
 800931e:	e01e      	b.n	800935e <HAL_RCCEx_GetPeriphCLKFreq+0xfda>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8009320:	4ba1      	ldr	r3, [pc, #644]	@ (80095a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1224>)
 8009322:	681b      	ldr	r3, [r3, #0]
 8009324:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009328:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800932c:	d106      	bne.n	800933c <HAL_RCCEx_GetPeriphCLKFreq+0xfb8>
 800932e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009330:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009334:	d102      	bne.n	800933c <HAL_RCCEx_GetPeriphCLKFreq+0xfb8>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8009336:	4b9e      	ldr	r3, [pc, #632]	@ (80095b0 <HAL_RCCEx_GetPeriphCLKFreq+0x122c>)
 8009338:	637b      	str	r3, [r7, #52]	@ 0x34
 800933a:	e010      	b.n	800935e <HAL_RCCEx_GetPeriphCLKFreq+0xfda>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800933c:	4b9a      	ldr	r3, [pc, #616]	@ (80095a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1224>)
 800933e:	681b      	ldr	r3, [r3, #0]
 8009340:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009344:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009348:	d106      	bne.n	8009358 <HAL_RCCEx_GetPeriphCLKFreq+0xfd4>
 800934a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800934c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009350:	d102      	bne.n	8009358 <HAL_RCCEx_GetPeriphCLKFreq+0xfd4>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8009352:	4b98      	ldr	r3, [pc, #608]	@ (80095b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1230>)
 8009354:	637b      	str	r3, [r7, #52]	@ 0x34
 8009356:	e002      	b.n	800935e <HAL_RCCEx_GetPeriphCLKFreq+0xfda>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8009358:	2300      	movs	r3, #0
 800935a:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800935c:	e003      	b.n	8009366 <HAL_RCCEx_GetPeriphCLKFreq+0xfe2>
 800935e:	e002      	b.n	8009366 <HAL_RCCEx_GetPeriphCLKFreq+0xfe2>
          }
          default :
          {
            frequency = 0U;
 8009360:	2300      	movs	r3, #0
 8009362:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009364:	bf00      	nop
          }
        }
        break;
 8009366:	e34e      	b.n	8009a06 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        break;
#endif /* LPTIM6 */

      case RCC_PERIPHCLK_FDCAN:
        /* Get the current FDCAN kernel source */
        srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8009368:	4b8f      	ldr	r3, [pc, #572]	@ (80095a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1224>)
 800936a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800936e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009372:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCANCLKSOURCE_HSE))
 8009374:	4b8c      	ldr	r3, [pc, #560]	@ (80095a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1224>)
 8009376:	681b      	ldr	r3, [r3, #0]
 8009378:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800937c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009380:	d105      	bne.n	800938e <HAL_RCCEx_GetPeriphCLKFreq+0x100a>
 8009382:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009384:	2b00      	cmp	r3, #0
 8009386:	d102      	bne.n	800938e <HAL_RCCEx_GetPeriphCLKFreq+0x100a>
        {
          frequency = HSE_VALUE;
 8009388:	4b8a      	ldr	r3, [pc, #552]	@ (80095b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1230>)
 800938a:	637b      	str	r3, [r7, #52]	@ 0x34
        /* Clock not enabled for FDCAN */
        else
        {
          frequency = 0U;
        }
        break;
 800938c:	e33b      	b.n	8009a06 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL1Q)
 800938e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009390:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009394:	d107      	bne.n	80093a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1022>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009396:	f107 0320 	add.w	r3, r7, #32
 800939a:	4618      	mov	r0, r3
 800939c:	f7fe fbae 	bl	8007afc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80093a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093a2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80093a4:	e32f      	b.n	8009a06 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL2Q)
 80093a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093a8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80093ac:	d107      	bne.n	80093be <HAL_RCCEx_GetPeriphCLKFreq+0x103a>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80093ae:	f107 0314 	add.w	r3, r7, #20
 80093b2:	4618      	mov	r0, r3
 80093b4:	f7fe fd0e 	bl	8007dd4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80093b8:	69bb      	ldr	r3, [r7, #24]
 80093ba:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80093bc:	e323      	b.n	8009a06 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
          frequency = 0U;
 80093be:	2300      	movs	r3, #0
 80093c0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80093c2:	e320      	b.n	8009a06 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>

      case RCC_PERIPHCLK_SPI1:
        /* Get the current SPI1 kernel source */
        srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 80093c4:	4b78      	ldr	r3, [pc, #480]	@ (80095a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1224>)
 80093c6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80093ca:	f003 0307 	and.w	r3, r3, #7
 80093ce:	633b      	str	r3, [r7, #48]	@ 0x30
 80093d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093d2:	2b04      	cmp	r3, #4
 80093d4:	d860      	bhi.n	8009498 <HAL_RCCEx_GetPeriphCLKFreq+0x1114>
 80093d6:	a201      	add	r2, pc, #4	@ (adr r2, 80093dc <HAL_RCCEx_GetPeriphCLKFreq+0x1058>)
 80093d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80093dc:	080093f1 	.word	0x080093f1
 80093e0:	08009401 	.word	0x08009401
 80093e4:	08009411 	.word	0x08009411
 80093e8:	08009421 	.word	0x08009421
 80093ec:	08009427 	.word	0x08009427
        switch (srcclk)
        {
          case RCC_SPI1CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80093f0:	f107 0320 	add.w	r3, r7, #32
 80093f4:	4618      	mov	r0, r3
 80093f6:	f7fe fb81 	bl	8007afc <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 80093fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093fc:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80093fe:	e04e      	b.n	800949e <HAL_RCCEx_GetPeriphCLKFreq+0x111a>
          }
          case RCC_SPI1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009400:	f107 0314 	add.w	r3, r7, #20
 8009404:	4618      	mov	r0, r3
 8009406:	f7fe fce5 	bl	8007dd4 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800940a:	697b      	ldr	r3, [r7, #20]
 800940c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800940e:	e046      	b.n	800949e <HAL_RCCEx_GetPeriphCLKFreq+0x111a>
          }
#if defined(RCC_SPI1CLKSOURCE_PLL3P)
          case RCC_SPI1CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009410:	f107 0308 	add.w	r3, r7, #8
 8009414:	4618      	mov	r0, r3
 8009416:	f7fe fe49 	bl	80080ac <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 800941a:	68bb      	ldr	r3, [r7, #8]
 800941c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800941e:	e03e      	b.n	800949e <HAL_RCCEx_GetPeriphCLKFreq+0x111a>
          }
#endif /* RCC_SPI1CLKSOURCE_PLL3P */
          case RCC_SPI1CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8009420:	4b65      	ldr	r3, [pc, #404]	@ (80095b8 <HAL_RCCEx_GetPeriphCLKFreq+0x1234>)
 8009422:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009424:	e03b      	b.n	800949e <HAL_RCCEx_GetPeriphCLKFreq+0x111a>
          }
          case RCC_SPI1CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8009426:	4b60      	ldr	r3, [pc, #384]	@ (80095a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1224>)
 8009428:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800942c:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8009430:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009432:	4b5d      	ldr	r3, [pc, #372]	@ (80095a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1224>)
 8009434:	681b      	ldr	r3, [r3, #0]
 8009436:	f003 0302 	and.w	r3, r3, #2
 800943a:	2b02      	cmp	r3, #2
 800943c:	d10c      	bne.n	8009458 <HAL_RCCEx_GetPeriphCLKFreq+0x10d4>
 800943e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009440:	2b00      	cmp	r3, #0
 8009442:	d109      	bne.n	8009458 <HAL_RCCEx_GetPeriphCLKFreq+0x10d4>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009444:	4b58      	ldr	r3, [pc, #352]	@ (80095a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1224>)
 8009446:	681b      	ldr	r3, [r3, #0]
 8009448:	08db      	lsrs	r3, r3, #3
 800944a:	f003 0303 	and.w	r3, r3, #3
 800944e:	4a57      	ldr	r2, [pc, #348]	@ (80095ac <HAL_RCCEx_GetPeriphCLKFreq+0x1228>)
 8009450:	fa22 f303 	lsr.w	r3, r2, r3
 8009454:	637b      	str	r3, [r7, #52]	@ 0x34
 8009456:	e01e      	b.n	8009496 <HAL_RCCEx_GetPeriphCLKFreq+0x1112>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8009458:	4b53      	ldr	r3, [pc, #332]	@ (80095a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1224>)
 800945a:	681b      	ldr	r3, [r3, #0]
 800945c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009460:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009464:	d106      	bne.n	8009474 <HAL_RCCEx_GetPeriphCLKFreq+0x10f0>
 8009466:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009468:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800946c:	d102      	bne.n	8009474 <HAL_RCCEx_GetPeriphCLKFreq+0x10f0>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800946e:	4b50      	ldr	r3, [pc, #320]	@ (80095b0 <HAL_RCCEx_GetPeriphCLKFreq+0x122c>)
 8009470:	637b      	str	r3, [r7, #52]	@ 0x34
 8009472:	e010      	b.n	8009496 <HAL_RCCEx_GetPeriphCLKFreq+0x1112>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8009474:	4b4c      	ldr	r3, [pc, #304]	@ (80095a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1224>)
 8009476:	681b      	ldr	r3, [r3, #0]
 8009478:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800947c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009480:	d106      	bne.n	8009490 <HAL_RCCEx_GetPeriphCLKFreq+0x110c>
 8009482:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009484:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009488:	d102      	bne.n	8009490 <HAL_RCCEx_GetPeriphCLKFreq+0x110c>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800948a:	4b4a      	ldr	r3, [pc, #296]	@ (80095b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1230>)
 800948c:	637b      	str	r3, [r7, #52]	@ 0x34
 800948e:	e002      	b.n	8009496 <HAL_RCCEx_GetPeriphCLKFreq+0x1112>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8009490:	2300      	movs	r3, #0
 8009492:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8009494:	e003      	b.n	800949e <HAL_RCCEx_GetPeriphCLKFreq+0x111a>
 8009496:	e002      	b.n	800949e <HAL_RCCEx_GetPeriphCLKFreq+0x111a>
          }
          default:
          {
            frequency = 0;
 8009498:	2300      	movs	r3, #0
 800949a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800949c:	bf00      	nop
          }
        }
        break;
 800949e:	e2b2      	b.n	8009a06 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>

      case RCC_PERIPHCLK_SPI2:
        /* Get the current SPI2 kernel source */
        srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 80094a0:	4b41      	ldr	r3, [pc, #260]	@ (80095a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1224>)
 80094a2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80094a6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80094aa:	633b      	str	r3, [r7, #48]	@ 0x30
 80094ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094ae:	2b20      	cmp	r3, #32
 80094b0:	f200 80a4 	bhi.w	80095fc <HAL_RCCEx_GetPeriphCLKFreq+0x1278>
 80094b4:	a201      	add	r2, pc, #4	@ (adr r2, 80094bc <HAL_RCCEx_GetPeriphCLKFreq+0x1138>)
 80094b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80094ba:	bf00      	nop
 80094bc:	08009541 	.word	0x08009541
 80094c0:	080095fd 	.word	0x080095fd
 80094c4:	080095fd 	.word	0x080095fd
 80094c8:	080095fd 	.word	0x080095fd
 80094cc:	080095fd 	.word	0x080095fd
 80094d0:	080095fd 	.word	0x080095fd
 80094d4:	080095fd 	.word	0x080095fd
 80094d8:	080095fd 	.word	0x080095fd
 80094dc:	08009551 	.word	0x08009551
 80094e0:	080095fd 	.word	0x080095fd
 80094e4:	080095fd 	.word	0x080095fd
 80094e8:	080095fd 	.word	0x080095fd
 80094ec:	080095fd 	.word	0x080095fd
 80094f0:	080095fd 	.word	0x080095fd
 80094f4:	080095fd 	.word	0x080095fd
 80094f8:	080095fd 	.word	0x080095fd
 80094fc:	08009561 	.word	0x08009561
 8009500:	080095fd 	.word	0x080095fd
 8009504:	080095fd 	.word	0x080095fd
 8009508:	080095fd 	.word	0x080095fd
 800950c:	080095fd 	.word	0x080095fd
 8009510:	080095fd 	.word	0x080095fd
 8009514:	080095fd 	.word	0x080095fd
 8009518:	080095fd 	.word	0x080095fd
 800951c:	08009571 	.word	0x08009571
 8009520:	080095fd 	.word	0x080095fd
 8009524:	080095fd 	.word	0x080095fd
 8009528:	080095fd 	.word	0x080095fd
 800952c:	080095fd 	.word	0x080095fd
 8009530:	080095fd 	.word	0x080095fd
 8009534:	080095fd 	.word	0x080095fd
 8009538:	080095fd 	.word	0x080095fd
 800953c:	08009577 	.word	0x08009577
        switch (srcclk)
        {
          case RCC_SPI2CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009540:	f107 0320 	add.w	r3, r7, #32
 8009544:	4618      	mov	r0, r3
 8009546:	f7fe fad9 	bl	8007afc <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 800954a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800954c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800954e:	e058      	b.n	8009602 <HAL_RCCEx_GetPeriphCLKFreq+0x127e>
          }
          case RCC_SPI2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009550:	f107 0314 	add.w	r3, r7, #20
 8009554:	4618      	mov	r0, r3
 8009556:	f7fe fc3d 	bl	8007dd4 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800955a:	697b      	ldr	r3, [r7, #20]
 800955c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800955e:	e050      	b.n	8009602 <HAL_RCCEx_GetPeriphCLKFreq+0x127e>
          }
#if defined(RCC_SPI2CLKSOURCE_PLL3P)
          case RCC_SPI2CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009560:	f107 0308 	add.w	r3, r7, #8
 8009564:	4618      	mov	r0, r3
 8009566:	f7fe fda1 	bl	80080ac <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 800956a:	68bb      	ldr	r3, [r7, #8]
 800956c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800956e:	e048      	b.n	8009602 <HAL_RCCEx_GetPeriphCLKFreq+0x127e>
          }
#endif /* RCC_SPI2CLKSOURCE_PLL3P */
          case RCC_SPI2CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8009570:	4b11      	ldr	r3, [pc, #68]	@ (80095b8 <HAL_RCCEx_GetPeriphCLKFreq+0x1234>)
 8009572:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009574:	e045      	b.n	8009602 <HAL_RCCEx_GetPeriphCLKFreq+0x127e>
          }
          case RCC_SPI2CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8009576:	4b0c      	ldr	r3, [pc, #48]	@ (80095a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1224>)
 8009578:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800957c:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8009580:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009582:	4b09      	ldr	r3, [pc, #36]	@ (80095a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1224>)
 8009584:	681b      	ldr	r3, [r3, #0]
 8009586:	f003 0302 	and.w	r3, r3, #2
 800958a:	2b02      	cmp	r3, #2
 800958c:	d116      	bne.n	80095bc <HAL_RCCEx_GetPeriphCLKFreq+0x1238>
 800958e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009590:	2b00      	cmp	r3, #0
 8009592:	d113      	bne.n	80095bc <HAL_RCCEx_GetPeriphCLKFreq+0x1238>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009594:	4b04      	ldr	r3, [pc, #16]	@ (80095a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1224>)
 8009596:	681b      	ldr	r3, [r3, #0]
 8009598:	08db      	lsrs	r3, r3, #3
 800959a:	f003 0303 	and.w	r3, r3, #3
 800959e:	4a03      	ldr	r2, [pc, #12]	@ (80095ac <HAL_RCCEx_GetPeriphCLKFreq+0x1228>)
 80095a0:	fa22 f303 	lsr.w	r3, r2, r3
 80095a4:	637b      	str	r3, [r7, #52]	@ 0x34
 80095a6:	e028      	b.n	80095fa <HAL_RCCEx_GetPeriphCLKFreq+0x1276>
 80095a8:	44020c00 	.word	0x44020c00
 80095ac:	03d09000 	.word	0x03d09000
 80095b0:	003d0900 	.word	0x003d0900
 80095b4:	007a1200 	.word	0x007a1200
 80095b8:	00bb8000 	.word	0x00bb8000
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80095bc:	4b95      	ldr	r3, [pc, #596]	@ (8009814 <HAL_RCCEx_GetPeriphCLKFreq+0x1490>)
 80095be:	681b      	ldr	r3, [r3, #0]
 80095c0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80095c4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80095c8:	d106      	bne.n	80095d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1254>
 80095ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80095cc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80095d0:	d102      	bne.n	80095d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1254>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80095d2:	4b91      	ldr	r3, [pc, #580]	@ (8009818 <HAL_RCCEx_GetPeriphCLKFreq+0x1494>)
 80095d4:	637b      	str	r3, [r7, #52]	@ 0x34
 80095d6:	e010      	b.n	80095fa <HAL_RCCEx_GetPeriphCLKFreq+0x1276>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80095d8:	4b8e      	ldr	r3, [pc, #568]	@ (8009814 <HAL_RCCEx_GetPeriphCLKFreq+0x1490>)
 80095da:	681b      	ldr	r3, [r3, #0]
 80095dc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80095e0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80095e4:	d106      	bne.n	80095f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>
 80095e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80095e8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80095ec:	d102      	bne.n	80095f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 80095ee:	4b8b      	ldr	r3, [pc, #556]	@ (800981c <HAL_RCCEx_GetPeriphCLKFreq+0x1498>)
 80095f0:	637b      	str	r3, [r7, #52]	@ 0x34
 80095f2:	e002      	b.n	80095fa <HAL_RCCEx_GetPeriphCLKFreq+0x1276>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 80095f4:	2300      	movs	r3, #0
 80095f6:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 80095f8:	e003      	b.n	8009602 <HAL_RCCEx_GetPeriphCLKFreq+0x127e>
 80095fa:	e002      	b.n	8009602 <HAL_RCCEx_GetPeriphCLKFreq+0x127e>
          }
          default:
          {
            frequency = 0;
 80095fc:	2300      	movs	r3, #0
 80095fe:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009600:	bf00      	nop
          }
        }
        break;
 8009602:	e200      	b.n	8009a06 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>

      case RCC_PERIPHCLK_SPI3:
        /* Get the current SPI3 kernel source */
        srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 8009604:	4b83      	ldr	r3, [pc, #524]	@ (8009814 <HAL_RCCEx_GetPeriphCLKFreq+0x1490>)
 8009606:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800960a:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 800960e:	633b      	str	r3, [r7, #48]	@ 0x30
 8009610:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009612:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009616:	d031      	beq.n	800967c <HAL_RCCEx_GetPeriphCLKFreq+0x12f8>
 8009618:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800961a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800961e:	d866      	bhi.n	80096ee <HAL_RCCEx_GetPeriphCLKFreq+0x136a>
 8009620:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009622:	2bc0      	cmp	r3, #192	@ 0xc0
 8009624:	d027      	beq.n	8009676 <HAL_RCCEx_GetPeriphCLKFreq+0x12f2>
 8009626:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009628:	2bc0      	cmp	r3, #192	@ 0xc0
 800962a:	d860      	bhi.n	80096ee <HAL_RCCEx_GetPeriphCLKFreq+0x136a>
 800962c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800962e:	2b80      	cmp	r3, #128	@ 0x80
 8009630:	d019      	beq.n	8009666 <HAL_RCCEx_GetPeriphCLKFreq+0x12e2>
 8009632:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009634:	2b80      	cmp	r3, #128	@ 0x80
 8009636:	d85a      	bhi.n	80096ee <HAL_RCCEx_GetPeriphCLKFreq+0x136a>
 8009638:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800963a:	2b00      	cmp	r3, #0
 800963c:	d003      	beq.n	8009646 <HAL_RCCEx_GetPeriphCLKFreq+0x12c2>
 800963e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009640:	2b40      	cmp	r3, #64	@ 0x40
 8009642:	d008      	beq.n	8009656 <HAL_RCCEx_GetPeriphCLKFreq+0x12d2>
 8009644:	e053      	b.n	80096ee <HAL_RCCEx_GetPeriphCLKFreq+0x136a>
        switch (srcclk)
        {
          case RCC_SPI3CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009646:	f107 0320 	add.w	r3, r7, #32
 800964a:	4618      	mov	r0, r3
 800964c:	f7fe fa56 	bl	8007afc <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8009650:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009652:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009654:	e04e      	b.n	80096f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1370>
          }
          case RCC_SPI3CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009656:	f107 0314 	add.w	r3, r7, #20
 800965a:	4618      	mov	r0, r3
 800965c:	f7fe fbba 	bl	8007dd4 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8009660:	697b      	ldr	r3, [r7, #20]
 8009662:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009664:	e046      	b.n	80096f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1370>
          }
#if defined(RCC_SPI3CLKSOURCE_PLL3P)
          case RCC_SPI3CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009666:	f107 0308 	add.w	r3, r7, #8
 800966a:	4618      	mov	r0, r3
 800966c:	f7fe fd1e 	bl	80080ac <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 8009670:	68bb      	ldr	r3, [r7, #8]
 8009672:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009674:	e03e      	b.n	80096f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1370>
          }
#endif /* RCC_SPI3CLKSOURCE_PLL3P */
          case RCC_SPI3CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8009676:	4b6a      	ldr	r3, [pc, #424]	@ (8009820 <HAL_RCCEx_GetPeriphCLKFreq+0x149c>)
 8009678:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800967a:	e03b      	b.n	80096f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1370>
          }
          case RCC_SPI3CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800967c:	4b65      	ldr	r3, [pc, #404]	@ (8009814 <HAL_RCCEx_GetPeriphCLKFreq+0x1490>)
 800967e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8009682:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8009686:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009688:	4b62      	ldr	r3, [pc, #392]	@ (8009814 <HAL_RCCEx_GetPeriphCLKFreq+0x1490>)
 800968a:	681b      	ldr	r3, [r3, #0]
 800968c:	f003 0302 	and.w	r3, r3, #2
 8009690:	2b02      	cmp	r3, #2
 8009692:	d10c      	bne.n	80096ae <HAL_RCCEx_GetPeriphCLKFreq+0x132a>
 8009694:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009696:	2b00      	cmp	r3, #0
 8009698:	d109      	bne.n	80096ae <HAL_RCCEx_GetPeriphCLKFreq+0x132a>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800969a:	4b5e      	ldr	r3, [pc, #376]	@ (8009814 <HAL_RCCEx_GetPeriphCLKFreq+0x1490>)
 800969c:	681b      	ldr	r3, [r3, #0]
 800969e:	08db      	lsrs	r3, r3, #3
 80096a0:	f003 0303 	and.w	r3, r3, #3
 80096a4:	4a5f      	ldr	r2, [pc, #380]	@ (8009824 <HAL_RCCEx_GetPeriphCLKFreq+0x14a0>)
 80096a6:	fa22 f303 	lsr.w	r3, r2, r3
 80096aa:	637b      	str	r3, [r7, #52]	@ 0x34
 80096ac:	e01e      	b.n	80096ec <HAL_RCCEx_GetPeriphCLKFreq+0x1368>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80096ae:	4b59      	ldr	r3, [pc, #356]	@ (8009814 <HAL_RCCEx_GetPeriphCLKFreq+0x1490>)
 80096b0:	681b      	ldr	r3, [r3, #0]
 80096b2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80096b6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80096ba:	d106      	bne.n	80096ca <HAL_RCCEx_GetPeriphCLKFreq+0x1346>
 80096bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80096be:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80096c2:	d102      	bne.n	80096ca <HAL_RCCEx_GetPeriphCLKFreq+0x1346>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80096c4:	4b54      	ldr	r3, [pc, #336]	@ (8009818 <HAL_RCCEx_GetPeriphCLKFreq+0x1494>)
 80096c6:	637b      	str	r3, [r7, #52]	@ 0x34
 80096c8:	e010      	b.n	80096ec <HAL_RCCEx_GetPeriphCLKFreq+0x1368>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80096ca:	4b52      	ldr	r3, [pc, #328]	@ (8009814 <HAL_RCCEx_GetPeriphCLKFreq+0x1490>)
 80096cc:	681b      	ldr	r3, [r3, #0]
 80096ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80096d2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80096d6:	d106      	bne.n	80096e6 <HAL_RCCEx_GetPeriphCLKFreq+0x1362>
 80096d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80096da:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80096de:	d102      	bne.n	80096e6 <HAL_RCCEx_GetPeriphCLKFreq+0x1362>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 80096e0:	4b4e      	ldr	r3, [pc, #312]	@ (800981c <HAL_RCCEx_GetPeriphCLKFreq+0x1498>)
 80096e2:	637b      	str	r3, [r7, #52]	@ 0x34
 80096e4:	e002      	b.n	80096ec <HAL_RCCEx_GetPeriphCLKFreq+0x1368>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 80096e6:	2300      	movs	r3, #0
 80096e8:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 80096ea:	e003      	b.n	80096f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1370>
 80096ec:	e002      	b.n	80096f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1370>
          }
          default:
          {
            frequency = 0;
 80096ee:	2300      	movs	r3, #0
 80096f0:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80096f2:	bf00      	nop
          }
        }
        break;
 80096f4:	e187      	b.n	8009a06 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>

#if defined(SPI4)
      case RCC_PERIPHCLK_SPI4:
        /* Get the current SPI4 kernel source */
        srcclk = __HAL_RCC_GET_SPI4_SOURCE();
 80096f6:	4b47      	ldr	r3, [pc, #284]	@ (8009814 <HAL_RCCEx_GetPeriphCLKFreq+0x1490>)
 80096f8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80096fc:	f403 6360 	and.w	r3, r3, #3584	@ 0xe00
 8009700:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_SPI4CLKSOURCE_PCLK2)
 8009702:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009704:	2b00      	cmp	r3, #0
 8009706:	d103      	bne.n	8009710 <HAL_RCCEx_GetPeriphCLKFreq+0x138c>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 8009708:	f7fd f80c 	bl	8006724 <HAL_RCC_GetPCLK2Freq>
 800970c:	6378      	str	r0, [r7, #52]	@ 0x34
        else
        {
          frequency = 0U;
        }

        break;
 800970e:	e17a      	b.n	8009a06 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI4CLKSOURCE_PLL2Q))
 8009710:	4b40      	ldr	r3, [pc, #256]	@ (8009814 <HAL_RCCEx_GetPeriphCLKFreq+0x1490>)
 8009712:	681b      	ldr	r3, [r3, #0]
 8009714:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009718:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800971c:	d10b      	bne.n	8009736 <HAL_RCCEx_GetPeriphCLKFreq+0x13b2>
 800971e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009720:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009724:	d107      	bne.n	8009736 <HAL_RCCEx_GetPeriphCLKFreq+0x13b2>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009726:	f107 0314 	add.w	r3, r7, #20
 800972a:	4618      	mov	r0, r3
 800972c:	f7fe fb52 	bl	8007dd4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8009730:	69bb      	ldr	r3, [r7, #24]
 8009732:	637b      	str	r3, [r7, #52]	@ 0x34
 8009734:	e045      	b.n	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x143e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI4CLKSOURCE_PLL3Q))
 8009736:	4b37      	ldr	r3, [pc, #220]	@ (8009814 <HAL_RCCEx_GetPeriphCLKFreq+0x1490>)
 8009738:	681b      	ldr	r3, [r3, #0]
 800973a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800973e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009742:	d10b      	bne.n	800975c <HAL_RCCEx_GetPeriphCLKFreq+0x13d8>
 8009744:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009746:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800974a:	d107      	bne.n	800975c <HAL_RCCEx_GetPeriphCLKFreq+0x13d8>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800974c:	f107 0308 	add.w	r3, r7, #8
 8009750:	4618      	mov	r0, r3
 8009752:	f7fe fcab 	bl	80080ac <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8009756:	68fb      	ldr	r3, [r7, #12]
 8009758:	637b      	str	r3, [r7, #52]	@ 0x34
 800975a:	e032      	b.n	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x143e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI4CLKSOURCE_HSI))
 800975c:	4b2d      	ldr	r3, [pc, #180]	@ (8009814 <HAL_RCCEx_GetPeriphCLKFreq+0x1490>)
 800975e:	681b      	ldr	r3, [r3, #0]
 8009760:	f003 0302 	and.w	r3, r3, #2
 8009764:	2b02      	cmp	r3, #2
 8009766:	d10d      	bne.n	8009784 <HAL_RCCEx_GetPeriphCLKFreq+0x1400>
 8009768:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800976a:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800976e:	d109      	bne.n	8009784 <HAL_RCCEx_GetPeriphCLKFreq+0x1400>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009770:	4b28      	ldr	r3, [pc, #160]	@ (8009814 <HAL_RCCEx_GetPeriphCLKFreq+0x1490>)
 8009772:	681b      	ldr	r3, [r3, #0]
 8009774:	08db      	lsrs	r3, r3, #3
 8009776:	f003 0303 	and.w	r3, r3, #3
 800977a:	4a2a      	ldr	r2, [pc, #168]	@ (8009824 <HAL_RCCEx_GetPeriphCLKFreq+0x14a0>)
 800977c:	fa22 f303 	lsr.w	r3, r2, r3
 8009780:	637b      	str	r3, [r7, #52]	@ 0x34
 8009782:	e01e      	b.n	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x143e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI4CLKSOURCE_CSI))
 8009784:	4b23      	ldr	r3, [pc, #140]	@ (8009814 <HAL_RCCEx_GetPeriphCLKFreq+0x1490>)
 8009786:	681b      	ldr	r3, [r3, #0]
 8009788:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800978c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009790:	d106      	bne.n	80097a0 <HAL_RCCEx_GetPeriphCLKFreq+0x141c>
 8009792:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009794:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009798:	d102      	bne.n	80097a0 <HAL_RCCEx_GetPeriphCLKFreq+0x141c>
          frequency = CSI_VALUE;
 800979a:	4b1f      	ldr	r3, [pc, #124]	@ (8009818 <HAL_RCCEx_GetPeriphCLKFreq+0x1494>)
 800979c:	637b      	str	r3, [r7, #52]	@ 0x34
 800979e:	e010      	b.n	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x143e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI4CLKSOURCE_HSE))
 80097a0:	4b1c      	ldr	r3, [pc, #112]	@ (8009814 <HAL_RCCEx_GetPeriphCLKFreq+0x1490>)
 80097a2:	681b      	ldr	r3, [r3, #0]
 80097a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80097a8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80097ac:	d106      	bne.n	80097bc <HAL_RCCEx_GetPeriphCLKFreq+0x1438>
 80097ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097b0:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 80097b4:	d102      	bne.n	80097bc <HAL_RCCEx_GetPeriphCLKFreq+0x1438>
          frequency = HSE_VALUE;
 80097b6:	4b19      	ldr	r3, [pc, #100]	@ (800981c <HAL_RCCEx_GetPeriphCLKFreq+0x1498>)
 80097b8:	637b      	str	r3, [r7, #52]	@ 0x34
 80097ba:	e002      	b.n	80097c2 <HAL_RCCEx_GetPeriphCLKFreq+0x143e>
          frequency = 0U;
 80097bc:	2300      	movs	r3, #0
 80097be:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80097c0:	e121      	b.n	8009a06 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
 80097c2:	e120      	b.n	8009a06 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
#endif /* SPI6 */

#if defined(OCTOSPI1)
      case RCC_PERIPHCLK_OSPI:
        /* Get the current OSPI kernel source */
        srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 80097c4:	4b13      	ldr	r3, [pc, #76]	@ (8009814 <HAL_RCCEx_GetPeriphCLKFreq+0x1490>)
 80097c6:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80097ca:	f003 0303 	and.w	r3, r3, #3
 80097ce:	633b      	str	r3, [r7, #48]	@ 0x30
 80097d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097d2:	2b03      	cmp	r3, #3
 80097d4:	d861      	bhi.n	800989a <HAL_RCCEx_GetPeriphCLKFreq+0x1516>
 80097d6:	a201      	add	r2, pc, #4	@ (adr r2, 80097dc <HAL_RCCEx_GetPeriphCLKFreq+0x1458>)
 80097d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80097dc:	080097ed 	.word	0x080097ed
 80097e0:	080097f5 	.word	0x080097f5
 80097e4:	08009805 	.word	0x08009805
 80097e8:	08009829 	.word	0x08009829

        switch (srcclk)
        {
          case RCC_OSPICLKSOURCE_HCLK:
          {
            frequency = HAL_RCC_GetHCLKFreq();
 80097ec:	f7fc ff68 	bl	80066c0 <HAL_RCC_GetHCLKFreq>
 80097f0:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 80097f2:	e055      	b.n	80098a0 <HAL_RCCEx_GetPeriphCLKFreq+0x151c>
          }
          case RCC_OSPICLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80097f4:	f107 0320 	add.w	r3, r7, #32
 80097f8:	4618      	mov	r0, r3
 80097fa:	f7fe f97f 	bl	8007afc <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 80097fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009800:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009802:	e04d      	b.n	80098a0 <HAL_RCCEx_GetPeriphCLKFreq+0x151c>
          }
          case RCC_OSPICLKSOURCE_PLL2R:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009804:	f107 0314 	add.w	r3, r7, #20
 8009808:	4618      	mov	r0, r3
 800980a:	f7fe fae3 	bl	8007dd4 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_R_Frequency;
 800980e:	69fb      	ldr	r3, [r7, #28]
 8009810:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009812:	e045      	b.n	80098a0 <HAL_RCCEx_GetPeriphCLKFreq+0x151c>
 8009814:	44020c00 	.word	0x44020c00
 8009818:	003d0900 	.word	0x003d0900
 800981c:	007a1200 	.word	0x007a1200
 8009820:	00bb8000 	.word	0x00bb8000
 8009824:	03d09000 	.word	0x03d09000
          }
          case RCC_OSPICLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8009828:	4b79      	ldr	r3, [pc, #484]	@ (8009a10 <HAL_RCCEx_GetPeriphCLKFreq+0x168c>)
 800982a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800982e:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8009832:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009834:	4b76      	ldr	r3, [pc, #472]	@ (8009a10 <HAL_RCCEx_GetPeriphCLKFreq+0x168c>)
 8009836:	681b      	ldr	r3, [r3, #0]
 8009838:	f003 0302 	and.w	r3, r3, #2
 800983c:	2b02      	cmp	r3, #2
 800983e:	d10c      	bne.n	800985a <HAL_RCCEx_GetPeriphCLKFreq+0x14d6>
 8009840:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009842:	2b00      	cmp	r3, #0
 8009844:	d109      	bne.n	800985a <HAL_RCCEx_GetPeriphCLKFreq+0x14d6>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009846:	4b72      	ldr	r3, [pc, #456]	@ (8009a10 <HAL_RCCEx_GetPeriphCLKFreq+0x168c>)
 8009848:	681b      	ldr	r3, [r3, #0]
 800984a:	08db      	lsrs	r3, r3, #3
 800984c:	f003 0303 	and.w	r3, r3, #3
 8009850:	4a70      	ldr	r2, [pc, #448]	@ (8009a14 <HAL_RCCEx_GetPeriphCLKFreq+0x1690>)
 8009852:	fa22 f303 	lsr.w	r3, r2, r3
 8009856:	637b      	str	r3, [r7, #52]	@ 0x34
 8009858:	e01e      	b.n	8009898 <HAL_RCCEx_GetPeriphCLKFreq+0x1514>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800985a:	4b6d      	ldr	r3, [pc, #436]	@ (8009a10 <HAL_RCCEx_GetPeriphCLKFreq+0x168c>)
 800985c:	681b      	ldr	r3, [r3, #0]
 800985e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009862:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009866:	d106      	bne.n	8009876 <HAL_RCCEx_GetPeriphCLKFreq+0x14f2>
 8009868:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800986a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800986e:	d102      	bne.n	8009876 <HAL_RCCEx_GetPeriphCLKFreq+0x14f2>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8009870:	4b69      	ldr	r3, [pc, #420]	@ (8009a18 <HAL_RCCEx_GetPeriphCLKFreq+0x1694>)
 8009872:	637b      	str	r3, [r7, #52]	@ 0x34
 8009874:	e010      	b.n	8009898 <HAL_RCCEx_GetPeriphCLKFreq+0x1514>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8009876:	4b66      	ldr	r3, [pc, #408]	@ (8009a10 <HAL_RCCEx_GetPeriphCLKFreq+0x168c>)
 8009878:	681b      	ldr	r3, [r3, #0]
 800987a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800987e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009882:	d106      	bne.n	8009892 <HAL_RCCEx_GetPeriphCLKFreq+0x150e>
 8009884:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009886:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800988a:	d102      	bne.n	8009892 <HAL_RCCEx_GetPeriphCLKFreq+0x150e>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800988c:	4b63      	ldr	r3, [pc, #396]	@ (8009a1c <HAL_RCCEx_GetPeriphCLKFreq+0x1698>)
 800988e:	637b      	str	r3, [r7, #52]	@ 0x34
 8009890:	e002      	b.n	8009898 <HAL_RCCEx_GetPeriphCLKFreq+0x1514>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0U;
 8009892:	2300      	movs	r3, #0
 8009894:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8009896:	e003      	b.n	80098a0 <HAL_RCCEx_GetPeriphCLKFreq+0x151c>
 8009898:	e002      	b.n	80098a0 <HAL_RCCEx_GetPeriphCLKFreq+0x151c>
          }
          default:
          {
            frequency = 0U;
 800989a:	2300      	movs	r3, #0
 800989c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800989e:	bf00      	nop
          }
        }
        break;
 80098a0:	e0b1      	b.n	8009a06 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
#endif /* OCTOSPI1*/

#if defined(CEC)
      case RCC_PERIPHCLK_CEC:
        /* Get the current CEC source */
        srcclk = __HAL_RCC_GET_CEC_SOURCE();
 80098a2:	4b5b      	ldr	r3, [pc, #364]	@ (8009a10 <HAL_RCCEx_GetPeriphCLKFreq+0x168c>)
 80098a4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80098a8:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80098ac:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_CECCLKSOURCE_LSE))
 80098ae:	4b58      	ldr	r3, [pc, #352]	@ (8009a10 <HAL_RCCEx_GetPeriphCLKFreq+0x168c>)
 80098b0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80098b4:	f003 0302 	and.w	r3, r3, #2
 80098b8:	2b02      	cmp	r3, #2
 80098ba:	d106      	bne.n	80098ca <HAL_RCCEx_GetPeriphCLKFreq+0x1546>
 80098bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80098be:	2b00      	cmp	r3, #0
 80098c0:	d103      	bne.n	80098ca <HAL_RCCEx_GetPeriphCLKFreq+0x1546>
        {
          frequency = LSE_VALUE;
 80098c2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80098c6:	637b      	str	r3, [r7, #52]	@ 0x34
 80098c8:	e01f      	b.n	800990a <HAL_RCCEx_GetPeriphCLKFreq+0x1586>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_CECCLKSOURCE_LSI))
 80098ca:	4b51      	ldr	r3, [pc, #324]	@ (8009a10 <HAL_RCCEx_GetPeriphCLKFreq+0x168c>)
 80098cc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80098d0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80098d4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80098d8:	d106      	bne.n	80098e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1564>
 80098da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80098dc:	2b40      	cmp	r3, #64	@ 0x40
 80098de:	d103      	bne.n	80098e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1564>
        {
          frequency = LSI_VALUE;
 80098e0:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80098e4:	637b      	str	r3, [r7, #52]	@ 0x34
 80098e6:	e010      	b.n	800990a <HAL_RCCEx_GetPeriphCLKFreq+0x1586>
        }
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_CECCLKSOURCE_CSI_DIV122))
 80098e8:	4b49      	ldr	r3, [pc, #292]	@ (8009a10 <HAL_RCCEx_GetPeriphCLKFreq+0x168c>)
 80098ea:	681b      	ldr	r3, [r3, #0]
 80098ec:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80098f0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80098f4:	d106      	bne.n	8009904 <HAL_RCCEx_GetPeriphCLKFreq+0x1580>
 80098f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80098f8:	2b80      	cmp	r3, #128	@ 0x80
 80098fa:	d103      	bne.n	8009904 <HAL_RCCEx_GetPeriphCLKFreq+0x1580>
        {
          frequency = CSI_VALUE / 122U;
 80098fc:	f248 0312 	movw	r3, #32786	@ 0x8012
 8009900:	637b      	str	r3, [r7, #52]	@ 0x34
 8009902:	e002      	b.n	800990a <HAL_RCCEx_GetPeriphCLKFreq+0x1586>
        }

        /* Clock not enabled for CEC */
        else
        {
          frequency = 0U;
 8009904:	2300      	movs	r3, #0
 8009906:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
 8009908:	e07d      	b.n	8009a06 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
 800990a:	e07c      	b.n	8009a06 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
#endif /* CEC */

      case RCC_PERIPHCLK_RNG:
        /* Get the current RNG source */
        srcclk = __HAL_RCC_GET_RNG_SOURCE();
 800990c:	4b40      	ldr	r3, [pc, #256]	@ (8009a10 <HAL_RCCEx_GetPeriphCLKFreq+0x168c>)
 800990e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8009912:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8009916:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 8009918:	4b3d      	ldr	r3, [pc, #244]	@ (8009a10 <HAL_RCCEx_GetPeriphCLKFreq+0x168c>)
 800991a:	681b      	ldr	r3, [r3, #0]
 800991c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8009920:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009924:	d105      	bne.n	8009932 <HAL_RCCEx_GetPeriphCLKFreq+0x15ae>
 8009926:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009928:	2b00      	cmp	r3, #0
 800992a:	d102      	bne.n	8009932 <HAL_RCCEx_GetPeriphCLKFreq+0x15ae>
        {
          frequency = HSI48_VALUE;
 800992c:	4b3c      	ldr	r3, [pc, #240]	@ (8009a20 <HAL_RCCEx_GetPeriphCLKFreq+0x169c>)
 800992e:	637b      	str	r3, [r7, #52]	@ 0x34
 8009930:	e031      	b.n	8009996 <HAL_RCCEx_GetPeriphCLKFreq+0x1612>
        }
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY)) && (srcclk == RCC_RNGCLKSOURCE_PLL1Q))
 8009932:	4b37      	ldr	r3, [pc, #220]	@ (8009a10 <HAL_RCCEx_GetPeriphCLKFreq+0x168c>)
 8009934:	681b      	ldr	r3, [r3, #0]
 8009936:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800993a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800993e:	d10a      	bne.n	8009956 <HAL_RCCEx_GetPeriphCLKFreq+0x15d2>
 8009940:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009942:	2b10      	cmp	r3, #16
 8009944:	d107      	bne.n	8009956 <HAL_RCCEx_GetPeriphCLKFreq+0x15d2>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009946:	f107 0320 	add.w	r3, r7, #32
 800994a:	4618      	mov	r0, r3
 800994c:	f7fe f8d6 	bl	8007afc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8009950:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009952:	637b      	str	r3, [r7, #52]	@ 0x34
 8009954:	e01f      	b.n	8009996 <HAL_RCCEx_GetPeriphCLKFreq+0x1612>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RNGCLKSOURCE_LSE))
 8009956:	4b2e      	ldr	r3, [pc, #184]	@ (8009a10 <HAL_RCCEx_GetPeriphCLKFreq+0x168c>)
 8009958:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800995c:	f003 0302 	and.w	r3, r3, #2
 8009960:	2b02      	cmp	r3, #2
 8009962:	d106      	bne.n	8009972 <HAL_RCCEx_GetPeriphCLKFreq+0x15ee>
 8009964:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009966:	2b20      	cmp	r3, #32
 8009968:	d103      	bne.n	8009972 <HAL_RCCEx_GetPeriphCLKFreq+0x15ee>
        {
          frequency = LSE_VALUE;
 800996a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800996e:	637b      	str	r3, [r7, #52]	@ 0x34
 8009970:	e011      	b.n	8009996 <HAL_RCCEx_GetPeriphCLKFreq+0x1612>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RNGCLKSOURCE_LSI))
 8009972:	4b27      	ldr	r3, [pc, #156]	@ (8009a10 <HAL_RCCEx_GetPeriphCLKFreq+0x168c>)
 8009974:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009978:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800997c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009980:	d106      	bne.n	8009990 <HAL_RCCEx_GetPeriphCLKFreq+0x160c>
 8009982:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009984:	2b30      	cmp	r3, #48	@ 0x30
 8009986:	d103      	bne.n	8009990 <HAL_RCCEx_GetPeriphCLKFreq+0x160c>
        {
          frequency = LSI_VALUE;
 8009988:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800998c:	637b      	str	r3, [r7, #52]	@ 0x34
 800998e:	e002      	b.n	8009996 <HAL_RCCEx_GetPeriphCLKFreq+0x1612>
        }

        /* Clock not enabled for RNG */
        else
        {
          frequency = 0U;
 8009990:	2300      	movs	r3, #0
 8009992:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
 8009994:	e037      	b.n	8009a06 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
 8009996:	e036      	b.n	8009a06 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>

#if defined(USB_DRD_FS)
      case RCC_PERIPHCLK_USB:
        /* Get the current USB kernel source */
        srcclk = __HAL_RCC_GET_USB_SOURCE();
 8009998:	4b1d      	ldr	r3, [pc, #116]	@ (8009a10 <HAL_RCCEx_GetPeriphCLKFreq+0x168c>)
 800999a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800999e:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80099a2:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USBCLKSOURCE_PLL1Q)
 80099a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099a6:	2b10      	cmp	r3, #16
 80099a8:	d107      	bne.n	80099ba <HAL_RCCEx_GetPeriphCLKFreq+0x1636>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80099aa:	f107 0320 	add.w	r3, r7, #32
 80099ae:	4618      	mov	r0, r3
 80099b0:	f7fe f8a4 	bl	8007afc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80099b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099b6:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 80099b8:	e025      	b.n	8009a06 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
        }
#if defined(RCC_USBCLKSOURCE_PLL3Q)
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USBCLKSOURCE_PLL3Q))
 80099ba:	4b15      	ldr	r3, [pc, #84]	@ (8009a10 <HAL_RCCEx_GetPeriphCLKFreq+0x168c>)
 80099bc:	681b      	ldr	r3, [r3, #0]
 80099be:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80099c2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80099c6:	d10a      	bne.n	80099de <HAL_RCCEx_GetPeriphCLKFreq+0x165a>
 80099c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099ca:	2b20      	cmp	r3, #32
 80099cc:	d107      	bne.n	80099de <HAL_RCCEx_GetPeriphCLKFreq+0x165a>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80099ce:	f107 0308 	add.w	r3, r7, #8
 80099d2:	4618      	mov	r0, r3
 80099d4:	f7fe fb6a 	bl	80080ac <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80099d8:	68fb      	ldr	r3, [r7, #12]
 80099da:	637b      	str	r3, [r7, #52]	@ 0x34
 80099dc:	e00f      	b.n	80099fe <HAL_RCCEx_GetPeriphCLKFreq+0x167a>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
          frequency = pll2_clocks.PLL2_Q_Frequency;
        }
#endif /* RCC_USBCLKSOURCE_PLL3 */
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_USBCLKSOURCE_HSI48))
 80099de:	4b0c      	ldr	r3, [pc, #48]	@ (8009a10 <HAL_RCCEx_GetPeriphCLKFreq+0x168c>)
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80099e6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80099ea:	d105      	bne.n	80099f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1674>
 80099ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099ee:	2b30      	cmp	r3, #48	@ 0x30
 80099f0:	d102      	bne.n	80099f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1674>
        {
          frequency = HSI48_VALUE;
 80099f2:	4b0b      	ldr	r3, [pc, #44]	@ (8009a20 <HAL_RCCEx_GetPeriphCLKFreq+0x169c>)
 80099f4:	637b      	str	r3, [r7, #52]	@ 0x34
 80099f6:	e002      	b.n	80099fe <HAL_RCCEx_GetPeriphCLKFreq+0x167a>
        }
        /* Clock not enabled for USB */
        else
        {
          frequency = 0U;
 80099f8:	2300      	movs	r3, #0
 80099fa:	637b      	str	r3, [r7, #52]	@ 0x34
        }

        break;
 80099fc:	e003      	b.n	8009a06 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>
 80099fe:	e002      	b.n	8009a06 <HAL_RCCEx_GetPeriphCLKFreq+0x1682>


      default:
        frequency = 0U;
 8009a00:	2300      	movs	r3, #0
 8009a02:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009a04:	bf00      	nop
#endif /* USB_DRD_FS */
    }
  }
  return (frequency);
 8009a06:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8009a08:	4618      	mov	r0, r3
 8009a0a:	373c      	adds	r7, #60	@ 0x3c
 8009a0c:	46bd      	mov	sp, r7
 8009a0e:	bd90      	pop	{r4, r7, pc}
 8009a10:	44020c00 	.word	0x44020c00
 8009a14:	03d09000 	.word	0x03d09000
 8009a18:	003d0900 	.word	0x003d0900
 8009a1c:	007a1200 	.word	0x007a1200
 8009a20:	02dc6c00 	.word	0x02dc6c00

08009a24 <RCCEx_PLL2_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL2 output clocks dividers
  * @note   PLL2 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 8009a24:	b580      	push	{r7, lr}
 8009a26:	b084      	sub	sp, #16
 8009a28:	af00      	add	r7, sp, #0
 8009a2a:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL2_VCIRGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2_VCORGE_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLL2_FRACN_VALUE(pll2->PLL2FRACN));

  /* Disable  PLL2. */
  __HAL_RCC_PLL2_DISABLE();
 8009a2c:	4b48      	ldr	r3, [pc, #288]	@ (8009b50 <RCCEx_PLL2_Config+0x12c>)
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	4a47      	ldr	r2, [pc, #284]	@ (8009b50 <RCCEx_PLL2_Config+0x12c>)
 8009a32:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009a36:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8009a38:	f7f9 fa1a 	bl	8002e70 <HAL_GetTick>
 8009a3c:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8009a3e:	e008      	b.n	8009a52 <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8009a40:	f7f9 fa16 	bl	8002e70 <HAL_GetTick>
 8009a44:	4602      	mov	r2, r0
 8009a46:	68fb      	ldr	r3, [r7, #12]
 8009a48:	1ad3      	subs	r3, r2, r3
 8009a4a:	2b02      	cmp	r3, #2
 8009a4c:	d901      	bls.n	8009a52 <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8009a4e:	2303      	movs	r3, #3
 8009a50:	e07a      	b.n	8009b48 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8009a52:	4b3f      	ldr	r3, [pc, #252]	@ (8009b50 <RCCEx_PLL2_Config+0x12c>)
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009a5a:	2b00      	cmp	r3, #0
 8009a5c:	d1f0      	bne.n	8009a40 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors. */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 8009a5e:	4b3c      	ldr	r3, [pc, #240]	@ (8009b50 <RCCEx_PLL2_Config+0x12c>)
 8009a60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a62:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8009a66:	f023 0303 	bic.w	r3, r3, #3
 8009a6a:	687a      	ldr	r2, [r7, #4]
 8009a6c:	6811      	ldr	r1, [r2, #0]
 8009a6e:	687a      	ldr	r2, [r7, #4]
 8009a70:	6852      	ldr	r2, [r2, #4]
 8009a72:	0212      	lsls	r2, r2, #8
 8009a74:	430a      	orrs	r2, r1
 8009a76:	4936      	ldr	r1, [pc, #216]	@ (8009b50 <RCCEx_PLL2_Config+0x12c>)
 8009a78:	4313      	orrs	r3, r2
 8009a7a:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	689b      	ldr	r3, [r3, #8]
 8009a80:	3b01      	subs	r3, #1
 8009a82:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	68db      	ldr	r3, [r3, #12]
 8009a8a:	3b01      	subs	r3, #1
 8009a8c:	025b      	lsls	r3, r3, #9
 8009a8e:	b29b      	uxth	r3, r3
 8009a90:	431a      	orrs	r2, r3
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	691b      	ldr	r3, [r3, #16]
 8009a96:	3b01      	subs	r3, #1
 8009a98:	041b      	lsls	r3, r3, #16
 8009a9a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8009a9e:	431a      	orrs	r2, r3
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	695b      	ldr	r3, [r3, #20]
 8009aa4:	3b01      	subs	r3, #1
 8009aa6:	061b      	lsls	r3, r3, #24
 8009aa8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8009aac:	4928      	ldr	r1, [pc, #160]	@ (8009b50 <RCCEx_PLL2_Config+0x12c>)
 8009aae:	4313      	orrs	r3, r2
 8009ab0:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 8009ab2:	4b27      	ldr	r3, [pc, #156]	@ (8009b50 <RCCEx_PLL2_Config+0x12c>)
 8009ab4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009ab6:	f023 020c 	bic.w	r2, r3, #12
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	699b      	ldr	r3, [r3, #24]
 8009abe:	4924      	ldr	r1, [pc, #144]	@ (8009b50 <RCCEx_PLL2_Config+0x12c>)
 8009ac0:	4313      	orrs	r3, r2
 8009ac2:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Select PLL2 output frequency range : VCO */
  __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL);
 8009ac4:	4b22      	ldr	r3, [pc, #136]	@ (8009b50 <RCCEx_PLL2_Config+0x12c>)
 8009ac6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009ac8:	f023 0220 	bic.w	r2, r3, #32
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	69db      	ldr	r3, [r3, #28]
 8009ad0:	491f      	ldr	r1, [pc, #124]	@ (8009b50 <RCCEx_PLL2_Config+0x12c>)
 8009ad2:	4313      	orrs	r3, r2
 8009ad4:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2_CLKOUT_ENABLE(pll2->PLL2ClockOut);
 8009ad6:	4b1e      	ldr	r3, [pc, #120]	@ (8009b50 <RCCEx_PLL2_Config+0x12c>)
 8009ad8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009ade:	491c      	ldr	r1, [pc, #112]	@ (8009b50 <RCCEx_PLL2_Config+0x12c>)
 8009ae0:	4313      	orrs	r3, r2
 8009ae2:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_DISABLE();
 8009ae4:	4b1a      	ldr	r3, [pc, #104]	@ (8009b50 <RCCEx_PLL2_Config+0x12c>)
 8009ae6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009ae8:	4a19      	ldr	r2, [pc, #100]	@ (8009b50 <RCCEx_PLL2_Config+0x12c>)
 8009aea:	f023 0310 	bic.w	r3, r3, #16
 8009aee:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2_FRACN_CONFIG(pll2->PLL2FRACN);
 8009af0:	4b17      	ldr	r3, [pc, #92]	@ (8009b50 <RCCEx_PLL2_Config+0x12c>)
 8009af2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009af4:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009af8:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8009afc:	687a      	ldr	r2, [r7, #4]
 8009afe:	6a12      	ldr	r2, [r2, #32]
 8009b00:	00d2      	lsls	r2, r2, #3
 8009b02:	4913      	ldr	r1, [pc, #76]	@ (8009b50 <RCCEx_PLL2_Config+0x12c>)
 8009b04:	4313      	orrs	r3, r2
 8009b06:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_ENABLE();
 8009b08:	4b11      	ldr	r3, [pc, #68]	@ (8009b50 <RCCEx_PLL2_Config+0x12c>)
 8009b0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b0c:	4a10      	ldr	r2, [pc, #64]	@ (8009b50 <RCCEx_PLL2_Config+0x12c>)
 8009b0e:	f043 0310 	orr.w	r3, r3, #16
 8009b12:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2. */
  __HAL_RCC_PLL2_ENABLE();
 8009b14:	4b0e      	ldr	r3, [pc, #56]	@ (8009b50 <RCCEx_PLL2_Config+0x12c>)
 8009b16:	681b      	ldr	r3, [r3, #0]
 8009b18:	4a0d      	ldr	r2, [pc, #52]	@ (8009b50 <RCCEx_PLL2_Config+0x12c>)
 8009b1a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8009b1e:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8009b20:	f7f9 f9a6 	bl	8002e70 <HAL_GetTick>
 8009b24:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8009b26:	e008      	b.n	8009b3a <RCCEx_PLL2_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8009b28:	f7f9 f9a2 	bl	8002e70 <HAL_GetTick>
 8009b2c:	4602      	mov	r2, r0
 8009b2e:	68fb      	ldr	r3, [r7, #12]
 8009b30:	1ad3      	subs	r3, r2, r3
 8009b32:	2b02      	cmp	r3, #2
 8009b34:	d901      	bls.n	8009b3a <RCCEx_PLL2_Config+0x116>
    {
      return HAL_TIMEOUT;
 8009b36:	2303      	movs	r3, #3
 8009b38:	e006      	b.n	8009b48 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8009b3a:	4b05      	ldr	r3, [pc, #20]	@ (8009b50 <RCCEx_PLL2_Config+0x12c>)
 8009b3c:	681b      	ldr	r3, [r3, #0]
 8009b3e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009b42:	2b00      	cmp	r3, #0
 8009b44:	d0f0      	beq.n	8009b28 <RCCEx_PLL2_Config+0x104>
    }
  }
  return HAL_OK;
 8009b46:	2300      	movs	r3, #0

}
 8009b48:	4618      	mov	r0, r3
 8009b4a:	3710      	adds	r7, #16
 8009b4c:	46bd      	mov	sp, r7
 8009b4e:	bd80      	pop	{r7, pc}
 8009b50:	44020c00 	.word	0x44020c00

08009b54 <RCCEx_PLL3_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL3 output clocks dividers
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status.
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 8009b54:	b580      	push	{r7, lr}
 8009b56:	b084      	sub	sp, #16
 8009b58:	af00      	add	r7, sp, #0
 8009b5a:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL3_VCIRGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3_VCORGE_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLL3_FRACN_VALUE(pll3->PLL3FRACN));

  /* Disable  PLL3. */
  __HAL_RCC_PLL3_DISABLE();
 8009b5c:	4b48      	ldr	r3, [pc, #288]	@ (8009c80 <RCCEx_PLL3_Config+0x12c>)
 8009b5e:	681b      	ldr	r3, [r3, #0]
 8009b60:	4a47      	ldr	r2, [pc, #284]	@ (8009c80 <RCCEx_PLL3_Config+0x12c>)
 8009b62:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009b66:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8009b68:	f7f9 f982 	bl	8002e70 <HAL_GetTick>
 8009b6c:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009b6e:	e008      	b.n	8009b82 <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8009b70:	f7f9 f97e 	bl	8002e70 <HAL_GetTick>
 8009b74:	4602      	mov	r2, r0
 8009b76:	68fb      	ldr	r3, [r7, #12]
 8009b78:	1ad3      	subs	r3, r2, r3
 8009b7a:	2b02      	cmp	r3, #2
 8009b7c:	d901      	bls.n	8009b82 <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8009b7e:	2303      	movs	r3, #3
 8009b80:	e07a      	b.n	8009c78 <RCCEx_PLL3_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009b82:	4b3f      	ldr	r3, [pc, #252]	@ (8009c80 <RCCEx_PLL3_Config+0x12c>)
 8009b84:	681b      	ldr	r3, [r3, #0]
 8009b86:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009b8a:	2b00      	cmp	r3, #0
 8009b8c:	d1f0      	bne.n	8009b70 <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors. */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 8009b8e:	4b3c      	ldr	r3, [pc, #240]	@ (8009c80 <RCCEx_PLL3_Config+0x12c>)
 8009b90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009b92:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8009b96:	f023 0303 	bic.w	r3, r3, #3
 8009b9a:	687a      	ldr	r2, [r7, #4]
 8009b9c:	6811      	ldr	r1, [r2, #0]
 8009b9e:	687a      	ldr	r2, [r7, #4]
 8009ba0:	6852      	ldr	r2, [r2, #4]
 8009ba2:	0212      	lsls	r2, r2, #8
 8009ba4:	430a      	orrs	r2, r1
 8009ba6:	4936      	ldr	r1, [pc, #216]	@ (8009c80 <RCCEx_PLL3_Config+0x12c>)
 8009ba8:	4313      	orrs	r3, r2
 8009baa:	630b      	str	r3, [r1, #48]	@ 0x30
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	689b      	ldr	r3, [r3, #8]
 8009bb0:	3b01      	subs	r3, #1
 8009bb2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	68db      	ldr	r3, [r3, #12]
 8009bba:	3b01      	subs	r3, #1
 8009bbc:	025b      	lsls	r3, r3, #9
 8009bbe:	b29b      	uxth	r3, r3
 8009bc0:	431a      	orrs	r2, r3
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	691b      	ldr	r3, [r3, #16]
 8009bc6:	3b01      	subs	r3, #1
 8009bc8:	041b      	lsls	r3, r3, #16
 8009bca:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8009bce:	431a      	orrs	r2, r3
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	695b      	ldr	r3, [r3, #20]
 8009bd4:	3b01      	subs	r3, #1
 8009bd6:	061b      	lsls	r3, r3, #24
 8009bd8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8009bdc:	4928      	ldr	r1, [pc, #160]	@ (8009c80 <RCCEx_PLL3_Config+0x12c>)
 8009bde:	4313      	orrs	r3, r2
 8009be0:	644b      	str	r3, [r1, #68]	@ 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8009be2:	4b27      	ldr	r3, [pc, #156]	@ (8009c80 <RCCEx_PLL3_Config+0x12c>)
 8009be4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009be6:	f023 020c 	bic.w	r2, r3, #12
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	699b      	ldr	r3, [r3, #24]
 8009bee:	4924      	ldr	r1, [pc, #144]	@ (8009c80 <RCCEx_PLL3_Config+0x12c>)
 8009bf0:	4313      	orrs	r3, r2
 8009bf2:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Select PLL3 output frequency range : VCO */
  __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL);
 8009bf4:	4b22      	ldr	r3, [pc, #136]	@ (8009c80 <RCCEx_PLL3_Config+0x12c>)
 8009bf6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009bf8:	f023 0220 	bic.w	r2, r3, #32
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	69db      	ldr	r3, [r3, #28]
 8009c00:	491f      	ldr	r1, [pc, #124]	@ (8009c80 <RCCEx_PLL3_Config+0x12c>)
 8009c02:	4313      	orrs	r3, r2
 8009c04:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3_CLKOUT_ENABLE(pll3->PLL3ClockOut);
 8009c06:	4b1e      	ldr	r3, [pc, #120]	@ (8009c80 <RCCEx_PLL3_Config+0x12c>)
 8009c08:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009c0e:	491c      	ldr	r1, [pc, #112]	@ (8009c80 <RCCEx_PLL3_Config+0x12c>)
 8009c10:	4313      	orrs	r3, r2
 8009c12:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Disable PLL3FRACN . */
  __HAL_RCC_PLL3_FRACN_DISABLE();
 8009c14:	4b1a      	ldr	r3, [pc, #104]	@ (8009c80 <RCCEx_PLL3_Config+0x12c>)
 8009c16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009c18:	4a19      	ldr	r2, [pc, #100]	@ (8009c80 <RCCEx_PLL3_Config+0x12c>)
 8009c1a:	f023 0310 	bic.w	r3, r3, #16
 8009c1e:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3_FRACN_CONFIG(pll3->PLL3FRACN);
 8009c20:	4b17      	ldr	r3, [pc, #92]	@ (8009c80 <RCCEx_PLL3_Config+0x12c>)
 8009c22:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009c24:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009c28:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8009c2c:	687a      	ldr	r2, [r7, #4]
 8009c2e:	6a12      	ldr	r2, [r2, #32]
 8009c30:	00d2      	lsls	r2, r2, #3
 8009c32:	4913      	ldr	r1, [pc, #76]	@ (8009c80 <RCCEx_PLL3_Config+0x12c>)
 8009c34:	4313      	orrs	r3, r2
 8009c36:	648b      	str	r3, [r1, #72]	@ 0x48

  /* Enable PLL3FRACN . */
  __HAL_RCC_PLL3_FRACN_ENABLE();
 8009c38:	4b11      	ldr	r3, [pc, #68]	@ (8009c80 <RCCEx_PLL3_Config+0x12c>)
 8009c3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009c3c:	4a10      	ldr	r2, [pc, #64]	@ (8009c80 <RCCEx_PLL3_Config+0x12c>)
 8009c3e:	f043 0310 	orr.w	r3, r3, #16
 8009c42:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable  PLL3. */
  __HAL_RCC_PLL3_ENABLE();
 8009c44:	4b0e      	ldr	r3, [pc, #56]	@ (8009c80 <RCCEx_PLL3_Config+0x12c>)
 8009c46:	681b      	ldr	r3, [r3, #0]
 8009c48:	4a0d      	ldr	r2, [pc, #52]	@ (8009c80 <RCCEx_PLL3_Config+0x12c>)
 8009c4a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009c4e:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8009c50:	f7f9 f90e 	bl	8002e70 <HAL_GetTick>
 8009c54:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8009c56:	e008      	b.n	8009c6a <RCCEx_PLL3_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8009c58:	f7f9 f90a 	bl	8002e70 <HAL_GetTick>
 8009c5c:	4602      	mov	r2, r0
 8009c5e:	68fb      	ldr	r3, [r7, #12]
 8009c60:	1ad3      	subs	r3, r2, r3
 8009c62:	2b02      	cmp	r3, #2
 8009c64:	d901      	bls.n	8009c6a <RCCEx_PLL3_Config+0x116>
    {
      return HAL_TIMEOUT;
 8009c66:	2303      	movs	r3, #3
 8009c68:	e006      	b.n	8009c78 <RCCEx_PLL3_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8009c6a:	4b05      	ldr	r3, [pc, #20]	@ (8009c80 <RCCEx_PLL3_Config+0x12c>)
 8009c6c:	681b      	ldr	r3, [r3, #0]
 8009c6e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009c72:	2b00      	cmp	r3, #0
 8009c74:	d0f0      	beq.n	8009c58 <RCCEx_PLL3_Config+0x104>
    }
  }
  return HAL_OK;
 8009c76:	2300      	movs	r3, #0
}
 8009c78:	4618      	mov	r0, r3
 8009c7a:	3710      	adds	r7, #16
 8009c7c:	46bd      	mov	sp, r7
 8009c7e:	bd80      	pop	{r7, pc}
 8009c80:	44020c00 	.word	0x44020c00

08009c84 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009c84:	b580      	push	{r7, lr}
 8009c86:	b082      	sub	sp, #8
 8009c88:	af00      	add	r7, sp, #0
 8009c8a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	2b00      	cmp	r3, #0
 8009c90:	d101      	bne.n	8009c96 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009c92:	2301      	movs	r3, #1
 8009c94:	e049      	b.n	8009d2a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009c9c:	b2db      	uxtb	r3, r3
 8009c9e:	2b00      	cmp	r3, #0
 8009ca0:	d106      	bne.n	8009cb0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	2200      	movs	r2, #0
 8009ca6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009caa:	6878      	ldr	r0, [r7, #4]
 8009cac:	f7f8 fdaa 	bl	8002804 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	2202      	movs	r2, #2
 8009cb4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	681a      	ldr	r2, [r3, #0]
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	3304      	adds	r3, #4
 8009cc0:	4619      	mov	r1, r3
 8009cc2:	4610      	mov	r0, r2
 8009cc4:	f000 ff0e 	bl	800aae4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	2201      	movs	r2, #1
 8009ccc:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	2201      	movs	r2, #1
 8009cd4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	2201      	movs	r2, #1
 8009cdc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	2201      	movs	r2, #1
 8009ce4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	2201      	movs	r2, #1
 8009cec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	2201      	movs	r2, #1
 8009cf4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	2201      	movs	r2, #1
 8009cfc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	2201      	movs	r2, #1
 8009d04:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	2201      	movs	r2, #1
 8009d0c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	2201      	movs	r2, #1
 8009d14:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	2201      	movs	r2, #1
 8009d1c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	2201      	movs	r2, #1
 8009d24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009d28:	2300      	movs	r3, #0
}
 8009d2a:	4618      	mov	r0, r3
 8009d2c:	3708      	adds	r7, #8
 8009d2e:	46bd      	mov	sp, r7
 8009d30:	bd80      	pop	{r7, pc}
	...

08009d34 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009d34:	b480      	push	{r7}
 8009d36:	b085      	sub	sp, #20
 8009d38:	af00      	add	r7, sp, #0
 8009d3a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009d42:	b2db      	uxtb	r3, r3
 8009d44:	2b01      	cmp	r3, #1
 8009d46:	d001      	beq.n	8009d4c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8009d48:	2301      	movs	r3, #1
 8009d4a:	e07c      	b.n	8009e46 <HAL_TIM_Base_Start_IT+0x112>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	2202      	movs	r2, #2
 8009d50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	681b      	ldr	r3, [r3, #0]
 8009d58:	68da      	ldr	r2, [r3, #12]
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	681b      	ldr	r3, [r3, #0]
 8009d5e:	f042 0201 	orr.w	r2, r2, #1
 8009d62:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	681b      	ldr	r3, [r3, #0]
 8009d68:	4a3a      	ldr	r2, [pc, #232]	@ (8009e54 <HAL_TIM_Base_Start_IT+0x120>)
 8009d6a:	4293      	cmp	r3, r2
 8009d6c:	d04a      	beq.n	8009e04 <HAL_TIM_Base_Start_IT+0xd0>
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	681b      	ldr	r3, [r3, #0]
 8009d72:	4a39      	ldr	r2, [pc, #228]	@ (8009e58 <HAL_TIM_Base_Start_IT+0x124>)
 8009d74:	4293      	cmp	r3, r2
 8009d76:	d045      	beq.n	8009e04 <HAL_TIM_Base_Start_IT+0xd0>
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	681b      	ldr	r3, [r3, #0]
 8009d7c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009d80:	d040      	beq.n	8009e04 <HAL_TIM_Base_Start_IT+0xd0>
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	681b      	ldr	r3, [r3, #0]
 8009d86:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009d8a:	d03b      	beq.n	8009e04 <HAL_TIM_Base_Start_IT+0xd0>
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	681b      	ldr	r3, [r3, #0]
 8009d90:	4a32      	ldr	r2, [pc, #200]	@ (8009e5c <HAL_TIM_Base_Start_IT+0x128>)
 8009d92:	4293      	cmp	r3, r2
 8009d94:	d036      	beq.n	8009e04 <HAL_TIM_Base_Start_IT+0xd0>
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	681b      	ldr	r3, [r3, #0]
 8009d9a:	4a31      	ldr	r2, [pc, #196]	@ (8009e60 <HAL_TIM_Base_Start_IT+0x12c>)
 8009d9c:	4293      	cmp	r3, r2
 8009d9e:	d031      	beq.n	8009e04 <HAL_TIM_Base_Start_IT+0xd0>
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	681b      	ldr	r3, [r3, #0]
 8009da4:	4a2f      	ldr	r2, [pc, #188]	@ (8009e64 <HAL_TIM_Base_Start_IT+0x130>)
 8009da6:	4293      	cmp	r3, r2
 8009da8:	d02c      	beq.n	8009e04 <HAL_TIM_Base_Start_IT+0xd0>
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	681b      	ldr	r3, [r3, #0]
 8009dae:	4a2e      	ldr	r2, [pc, #184]	@ (8009e68 <HAL_TIM_Base_Start_IT+0x134>)
 8009db0:	4293      	cmp	r3, r2
 8009db2:	d027      	beq.n	8009e04 <HAL_TIM_Base_Start_IT+0xd0>
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	681b      	ldr	r3, [r3, #0]
 8009db8:	4a2c      	ldr	r2, [pc, #176]	@ (8009e6c <HAL_TIM_Base_Start_IT+0x138>)
 8009dba:	4293      	cmp	r3, r2
 8009dbc:	d022      	beq.n	8009e04 <HAL_TIM_Base_Start_IT+0xd0>
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	681b      	ldr	r3, [r3, #0]
 8009dc2:	4a2b      	ldr	r2, [pc, #172]	@ (8009e70 <HAL_TIM_Base_Start_IT+0x13c>)
 8009dc4:	4293      	cmp	r3, r2
 8009dc6:	d01d      	beq.n	8009e04 <HAL_TIM_Base_Start_IT+0xd0>
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	681b      	ldr	r3, [r3, #0]
 8009dcc:	4a29      	ldr	r2, [pc, #164]	@ (8009e74 <HAL_TIM_Base_Start_IT+0x140>)
 8009dce:	4293      	cmp	r3, r2
 8009dd0:	d018      	beq.n	8009e04 <HAL_TIM_Base_Start_IT+0xd0>
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	681b      	ldr	r3, [r3, #0]
 8009dd6:	4a28      	ldr	r2, [pc, #160]	@ (8009e78 <HAL_TIM_Base_Start_IT+0x144>)
 8009dd8:	4293      	cmp	r3, r2
 8009dda:	d013      	beq.n	8009e04 <HAL_TIM_Base_Start_IT+0xd0>
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	681b      	ldr	r3, [r3, #0]
 8009de0:	4a26      	ldr	r2, [pc, #152]	@ (8009e7c <HAL_TIM_Base_Start_IT+0x148>)
 8009de2:	4293      	cmp	r3, r2
 8009de4:	d00e      	beq.n	8009e04 <HAL_TIM_Base_Start_IT+0xd0>
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	681b      	ldr	r3, [r3, #0]
 8009dea:	4a25      	ldr	r2, [pc, #148]	@ (8009e80 <HAL_TIM_Base_Start_IT+0x14c>)
 8009dec:	4293      	cmp	r3, r2
 8009dee:	d009      	beq.n	8009e04 <HAL_TIM_Base_Start_IT+0xd0>
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	681b      	ldr	r3, [r3, #0]
 8009df4:	4a23      	ldr	r2, [pc, #140]	@ (8009e84 <HAL_TIM_Base_Start_IT+0x150>)
 8009df6:	4293      	cmp	r3, r2
 8009df8:	d004      	beq.n	8009e04 <HAL_TIM_Base_Start_IT+0xd0>
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	681b      	ldr	r3, [r3, #0]
 8009dfe:	4a22      	ldr	r2, [pc, #136]	@ (8009e88 <HAL_TIM_Base_Start_IT+0x154>)
 8009e00:	4293      	cmp	r3, r2
 8009e02:	d115      	bne.n	8009e30 <HAL_TIM_Base_Start_IT+0xfc>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	681b      	ldr	r3, [r3, #0]
 8009e08:	689a      	ldr	r2, [r3, #8]
 8009e0a:	4b20      	ldr	r3, [pc, #128]	@ (8009e8c <HAL_TIM_Base_Start_IT+0x158>)
 8009e0c:	4013      	ands	r3, r2
 8009e0e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009e10:	68fb      	ldr	r3, [r7, #12]
 8009e12:	2b06      	cmp	r3, #6
 8009e14:	d015      	beq.n	8009e42 <HAL_TIM_Base_Start_IT+0x10e>
 8009e16:	68fb      	ldr	r3, [r7, #12]
 8009e18:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009e1c:	d011      	beq.n	8009e42 <HAL_TIM_Base_Start_IT+0x10e>
    {
      __HAL_TIM_ENABLE(htim);
 8009e1e:	687b      	ldr	r3, [r7, #4]
 8009e20:	681b      	ldr	r3, [r3, #0]
 8009e22:	681a      	ldr	r2, [r3, #0]
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	681b      	ldr	r3, [r3, #0]
 8009e28:	f042 0201 	orr.w	r2, r2, #1
 8009e2c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009e2e:	e008      	b.n	8009e42 <HAL_TIM_Base_Start_IT+0x10e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	681b      	ldr	r3, [r3, #0]
 8009e34:	681a      	ldr	r2, [r3, #0]
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	681b      	ldr	r3, [r3, #0]
 8009e3a:	f042 0201 	orr.w	r2, r2, #1
 8009e3e:	601a      	str	r2, [r3, #0]
 8009e40:	e000      	b.n	8009e44 <HAL_TIM_Base_Start_IT+0x110>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009e42:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8009e44:	2300      	movs	r3, #0
}
 8009e46:	4618      	mov	r0, r3
 8009e48:	3714      	adds	r7, #20
 8009e4a:	46bd      	mov	sp, r7
 8009e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e50:	4770      	bx	lr
 8009e52:	bf00      	nop
 8009e54:	40012c00 	.word	0x40012c00
 8009e58:	50012c00 	.word	0x50012c00
 8009e5c:	40000400 	.word	0x40000400
 8009e60:	50000400 	.word	0x50000400
 8009e64:	40000800 	.word	0x40000800
 8009e68:	50000800 	.word	0x50000800
 8009e6c:	40000c00 	.word	0x40000c00
 8009e70:	50000c00 	.word	0x50000c00
 8009e74:	40013400 	.word	0x40013400
 8009e78:	50013400 	.word	0x50013400
 8009e7c:	40001800 	.word	0x40001800
 8009e80:	50001800 	.word	0x50001800
 8009e84:	40014000 	.word	0x40014000
 8009e88:	50014000 	.word	0x50014000
 8009e8c:	00010007 	.word	0x00010007

08009e90 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8009e90:	b580      	push	{r7, lr}
 8009e92:	b082      	sub	sp, #8
 8009e94:	af00      	add	r7, sp, #0
 8009e96:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	2b00      	cmp	r3, #0
 8009e9c:	d101      	bne.n	8009ea2 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8009e9e:	2301      	movs	r3, #1
 8009ea0:	e049      	b.n	8009f36 <HAL_TIM_OC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009ea8:	b2db      	uxtb	r3, r3
 8009eaa:	2b00      	cmp	r3, #0
 8009eac:	d106      	bne.n	8009ebc <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	2200      	movs	r2, #0
 8009eb2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8009eb6:	6878      	ldr	r0, [r7, #4]
 8009eb8:	f000 f841 	bl	8009f3e <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	2202      	movs	r2, #2
 8009ec0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	681a      	ldr	r2, [r3, #0]
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	3304      	adds	r3, #4
 8009ecc:	4619      	mov	r1, r3
 8009ece:	4610      	mov	r0, r2
 8009ed0:	f000 fe08 	bl	800aae4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	2201      	movs	r2, #1
 8009ed8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	2201      	movs	r2, #1
 8009ee0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	2201      	movs	r2, #1
 8009ee8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	2201      	movs	r2, #1
 8009ef0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	2201      	movs	r2, #1
 8009ef8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	2201      	movs	r2, #1
 8009f00:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	2201      	movs	r2, #1
 8009f08:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	2201      	movs	r2, #1
 8009f10:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	2201      	movs	r2, #1
 8009f18:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	2201      	movs	r2, #1
 8009f20:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	2201      	movs	r2, #1
 8009f28:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	2201      	movs	r2, #1
 8009f30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009f34:	2300      	movs	r3, #0
}
 8009f36:	4618      	mov	r0, r3
 8009f38:	3708      	adds	r7, #8
 8009f3a:	46bd      	mov	sp, r7
 8009f3c:	bd80      	pop	{r7, pc}

08009f3e <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8009f3e:	b480      	push	{r7}
 8009f40:	b083      	sub	sp, #12
 8009f42:	af00      	add	r7, sp, #0
 8009f44:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8009f46:	bf00      	nop
 8009f48:	370c      	adds	r7, #12
 8009f4a:	46bd      	mov	sp, r7
 8009f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f50:	4770      	bx	lr

08009f52 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8009f52:	b580      	push	{r7, lr}
 8009f54:	b082      	sub	sp, #8
 8009f56:	af00      	add	r7, sp, #0
 8009f58:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	2b00      	cmp	r3, #0
 8009f5e:	d101      	bne.n	8009f64 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8009f60:	2301      	movs	r3, #1
 8009f62:	e049      	b.n	8009ff8 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009f6a:	b2db      	uxtb	r3, r3
 8009f6c:	2b00      	cmp	r3, #0
 8009f6e:	d106      	bne.n	8009f7e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	2200      	movs	r2, #0
 8009f74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8009f78:	6878      	ldr	r0, [r7, #4]
 8009f7a:	f000 f841 	bl	800a000 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	2202      	movs	r2, #2
 8009f82:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	681a      	ldr	r2, [r3, #0]
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	3304      	adds	r3, #4
 8009f8e:	4619      	mov	r1, r3
 8009f90:	4610      	mov	r0, r2
 8009f92:	f000 fda7 	bl	800aae4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	2201      	movs	r2, #1
 8009f9a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	2201      	movs	r2, #1
 8009fa2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	2201      	movs	r2, #1
 8009faa:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009fae:	687b      	ldr	r3, [r7, #4]
 8009fb0:	2201      	movs	r2, #1
 8009fb2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	2201      	movs	r2, #1
 8009fba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	2201      	movs	r2, #1
 8009fc2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	2201      	movs	r2, #1
 8009fca:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	2201      	movs	r2, #1
 8009fd2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	2201      	movs	r2, #1
 8009fda:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	2201      	movs	r2, #1
 8009fe2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	2201      	movs	r2, #1
 8009fea:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	2201      	movs	r2, #1
 8009ff2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009ff6:	2300      	movs	r3, #0
}
 8009ff8:	4618      	mov	r0, r3
 8009ffa:	3708      	adds	r7, #8
 8009ffc:	46bd      	mov	sp, r7
 8009ffe:	bd80      	pop	{r7, pc}

0800a000 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800a000:	b480      	push	{r7}
 800a002:	b083      	sub	sp, #12
 800a004:	af00      	add	r7, sp, #0
 800a006:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800a008:	bf00      	nop
 800a00a:	370c      	adds	r7, #12
 800a00c:	46bd      	mov	sp, r7
 800a00e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a012:	4770      	bx	lr

0800a014 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a014:	b580      	push	{r7, lr}
 800a016:	b084      	sub	sp, #16
 800a018:	af00      	add	r7, sp, #0
 800a01a:	6078      	str	r0, [r7, #4]
 800a01c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800a01e:	683b      	ldr	r3, [r7, #0]
 800a020:	2b00      	cmp	r3, #0
 800a022:	d109      	bne.n	800a038 <HAL_TIM_PWM_Start+0x24>
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800a02a:	b2db      	uxtb	r3, r3
 800a02c:	2b01      	cmp	r3, #1
 800a02e:	bf14      	ite	ne
 800a030:	2301      	movne	r3, #1
 800a032:	2300      	moveq	r3, #0
 800a034:	b2db      	uxtb	r3, r3
 800a036:	e03c      	b.n	800a0b2 <HAL_TIM_PWM_Start+0x9e>
 800a038:	683b      	ldr	r3, [r7, #0]
 800a03a:	2b04      	cmp	r3, #4
 800a03c:	d109      	bne.n	800a052 <HAL_TIM_PWM_Start+0x3e>
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800a044:	b2db      	uxtb	r3, r3
 800a046:	2b01      	cmp	r3, #1
 800a048:	bf14      	ite	ne
 800a04a:	2301      	movne	r3, #1
 800a04c:	2300      	moveq	r3, #0
 800a04e:	b2db      	uxtb	r3, r3
 800a050:	e02f      	b.n	800a0b2 <HAL_TIM_PWM_Start+0x9e>
 800a052:	683b      	ldr	r3, [r7, #0]
 800a054:	2b08      	cmp	r3, #8
 800a056:	d109      	bne.n	800a06c <HAL_TIM_PWM_Start+0x58>
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a05e:	b2db      	uxtb	r3, r3
 800a060:	2b01      	cmp	r3, #1
 800a062:	bf14      	ite	ne
 800a064:	2301      	movne	r3, #1
 800a066:	2300      	moveq	r3, #0
 800a068:	b2db      	uxtb	r3, r3
 800a06a:	e022      	b.n	800a0b2 <HAL_TIM_PWM_Start+0x9e>
 800a06c:	683b      	ldr	r3, [r7, #0]
 800a06e:	2b0c      	cmp	r3, #12
 800a070:	d109      	bne.n	800a086 <HAL_TIM_PWM_Start+0x72>
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a078:	b2db      	uxtb	r3, r3
 800a07a:	2b01      	cmp	r3, #1
 800a07c:	bf14      	ite	ne
 800a07e:	2301      	movne	r3, #1
 800a080:	2300      	moveq	r3, #0
 800a082:	b2db      	uxtb	r3, r3
 800a084:	e015      	b.n	800a0b2 <HAL_TIM_PWM_Start+0x9e>
 800a086:	683b      	ldr	r3, [r7, #0]
 800a088:	2b10      	cmp	r3, #16
 800a08a:	d109      	bne.n	800a0a0 <HAL_TIM_PWM_Start+0x8c>
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800a092:	b2db      	uxtb	r3, r3
 800a094:	2b01      	cmp	r3, #1
 800a096:	bf14      	ite	ne
 800a098:	2301      	movne	r3, #1
 800a09a:	2300      	moveq	r3, #0
 800a09c:	b2db      	uxtb	r3, r3
 800a09e:	e008      	b.n	800a0b2 <HAL_TIM_PWM_Start+0x9e>
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800a0a6:	b2db      	uxtb	r3, r3
 800a0a8:	2b01      	cmp	r3, #1
 800a0aa:	bf14      	ite	ne
 800a0ac:	2301      	movne	r3, #1
 800a0ae:	2300      	moveq	r3, #0
 800a0b0:	b2db      	uxtb	r3, r3
 800a0b2:	2b00      	cmp	r3, #0
 800a0b4:	d001      	beq.n	800a0ba <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800a0b6:	2301      	movs	r3, #1
 800a0b8:	e0ce      	b.n	800a258 <HAL_TIM_PWM_Start+0x244>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a0ba:	683b      	ldr	r3, [r7, #0]
 800a0bc:	2b00      	cmp	r3, #0
 800a0be:	d104      	bne.n	800a0ca <HAL_TIM_PWM_Start+0xb6>
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	2202      	movs	r2, #2
 800a0c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a0c8:	e023      	b.n	800a112 <HAL_TIM_PWM_Start+0xfe>
 800a0ca:	683b      	ldr	r3, [r7, #0]
 800a0cc:	2b04      	cmp	r3, #4
 800a0ce:	d104      	bne.n	800a0da <HAL_TIM_PWM_Start+0xc6>
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	2202      	movs	r2, #2
 800a0d4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a0d8:	e01b      	b.n	800a112 <HAL_TIM_PWM_Start+0xfe>
 800a0da:	683b      	ldr	r3, [r7, #0]
 800a0dc:	2b08      	cmp	r3, #8
 800a0de:	d104      	bne.n	800a0ea <HAL_TIM_PWM_Start+0xd6>
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	2202      	movs	r2, #2
 800a0e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a0e8:	e013      	b.n	800a112 <HAL_TIM_PWM_Start+0xfe>
 800a0ea:	683b      	ldr	r3, [r7, #0]
 800a0ec:	2b0c      	cmp	r3, #12
 800a0ee:	d104      	bne.n	800a0fa <HAL_TIM_PWM_Start+0xe6>
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	2202      	movs	r2, #2
 800a0f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800a0f8:	e00b      	b.n	800a112 <HAL_TIM_PWM_Start+0xfe>
 800a0fa:	683b      	ldr	r3, [r7, #0]
 800a0fc:	2b10      	cmp	r3, #16
 800a0fe:	d104      	bne.n	800a10a <HAL_TIM_PWM_Start+0xf6>
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	2202      	movs	r2, #2
 800a104:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a108:	e003      	b.n	800a112 <HAL_TIM_PWM_Start+0xfe>
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	2202      	movs	r2, #2
 800a10e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	681b      	ldr	r3, [r3, #0]
 800a116:	2201      	movs	r2, #1
 800a118:	6839      	ldr	r1, [r7, #0]
 800a11a:	4618      	mov	r0, r3
 800a11c:	f001 f99e 	bl	800b45c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	681b      	ldr	r3, [r3, #0]
 800a124:	4a4e      	ldr	r2, [pc, #312]	@ (800a260 <HAL_TIM_PWM_Start+0x24c>)
 800a126:	4293      	cmp	r3, r2
 800a128:	d018      	beq.n	800a15c <HAL_TIM_PWM_Start+0x148>
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	681b      	ldr	r3, [r3, #0]
 800a12e:	4a4d      	ldr	r2, [pc, #308]	@ (800a264 <HAL_TIM_PWM_Start+0x250>)
 800a130:	4293      	cmp	r3, r2
 800a132:	d013      	beq.n	800a15c <HAL_TIM_PWM_Start+0x148>
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	681b      	ldr	r3, [r3, #0]
 800a138:	4a4b      	ldr	r2, [pc, #300]	@ (800a268 <HAL_TIM_PWM_Start+0x254>)
 800a13a:	4293      	cmp	r3, r2
 800a13c:	d00e      	beq.n	800a15c <HAL_TIM_PWM_Start+0x148>
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	681b      	ldr	r3, [r3, #0]
 800a142:	4a4a      	ldr	r2, [pc, #296]	@ (800a26c <HAL_TIM_PWM_Start+0x258>)
 800a144:	4293      	cmp	r3, r2
 800a146:	d009      	beq.n	800a15c <HAL_TIM_PWM_Start+0x148>
 800a148:	687b      	ldr	r3, [r7, #4]
 800a14a:	681b      	ldr	r3, [r3, #0]
 800a14c:	4a48      	ldr	r2, [pc, #288]	@ (800a270 <HAL_TIM_PWM_Start+0x25c>)
 800a14e:	4293      	cmp	r3, r2
 800a150:	d004      	beq.n	800a15c <HAL_TIM_PWM_Start+0x148>
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	681b      	ldr	r3, [r3, #0]
 800a156:	4a47      	ldr	r2, [pc, #284]	@ (800a274 <HAL_TIM_PWM_Start+0x260>)
 800a158:	4293      	cmp	r3, r2
 800a15a:	d101      	bne.n	800a160 <HAL_TIM_PWM_Start+0x14c>
 800a15c:	2301      	movs	r3, #1
 800a15e:	e000      	b.n	800a162 <HAL_TIM_PWM_Start+0x14e>
 800a160:	2300      	movs	r3, #0
 800a162:	2b00      	cmp	r3, #0
 800a164:	d007      	beq.n	800a176 <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	681b      	ldr	r3, [r3, #0]
 800a16a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	681b      	ldr	r3, [r3, #0]
 800a170:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a174:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	681b      	ldr	r3, [r3, #0]
 800a17a:	4a39      	ldr	r2, [pc, #228]	@ (800a260 <HAL_TIM_PWM_Start+0x24c>)
 800a17c:	4293      	cmp	r3, r2
 800a17e:	d04a      	beq.n	800a216 <HAL_TIM_PWM_Start+0x202>
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	681b      	ldr	r3, [r3, #0]
 800a184:	4a37      	ldr	r2, [pc, #220]	@ (800a264 <HAL_TIM_PWM_Start+0x250>)
 800a186:	4293      	cmp	r3, r2
 800a188:	d045      	beq.n	800a216 <HAL_TIM_PWM_Start+0x202>
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	681b      	ldr	r3, [r3, #0]
 800a18e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a192:	d040      	beq.n	800a216 <HAL_TIM_PWM_Start+0x202>
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	681b      	ldr	r3, [r3, #0]
 800a198:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a19c:	d03b      	beq.n	800a216 <HAL_TIM_PWM_Start+0x202>
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	681b      	ldr	r3, [r3, #0]
 800a1a2:	4a35      	ldr	r2, [pc, #212]	@ (800a278 <HAL_TIM_PWM_Start+0x264>)
 800a1a4:	4293      	cmp	r3, r2
 800a1a6:	d036      	beq.n	800a216 <HAL_TIM_PWM_Start+0x202>
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	681b      	ldr	r3, [r3, #0]
 800a1ac:	4a33      	ldr	r2, [pc, #204]	@ (800a27c <HAL_TIM_PWM_Start+0x268>)
 800a1ae:	4293      	cmp	r3, r2
 800a1b0:	d031      	beq.n	800a216 <HAL_TIM_PWM_Start+0x202>
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	681b      	ldr	r3, [r3, #0]
 800a1b6:	4a32      	ldr	r2, [pc, #200]	@ (800a280 <HAL_TIM_PWM_Start+0x26c>)
 800a1b8:	4293      	cmp	r3, r2
 800a1ba:	d02c      	beq.n	800a216 <HAL_TIM_PWM_Start+0x202>
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	681b      	ldr	r3, [r3, #0]
 800a1c0:	4a30      	ldr	r2, [pc, #192]	@ (800a284 <HAL_TIM_PWM_Start+0x270>)
 800a1c2:	4293      	cmp	r3, r2
 800a1c4:	d027      	beq.n	800a216 <HAL_TIM_PWM_Start+0x202>
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	681b      	ldr	r3, [r3, #0]
 800a1ca:	4a2f      	ldr	r2, [pc, #188]	@ (800a288 <HAL_TIM_PWM_Start+0x274>)
 800a1cc:	4293      	cmp	r3, r2
 800a1ce:	d022      	beq.n	800a216 <HAL_TIM_PWM_Start+0x202>
 800a1d0:	687b      	ldr	r3, [r7, #4]
 800a1d2:	681b      	ldr	r3, [r3, #0]
 800a1d4:	4a2d      	ldr	r2, [pc, #180]	@ (800a28c <HAL_TIM_PWM_Start+0x278>)
 800a1d6:	4293      	cmp	r3, r2
 800a1d8:	d01d      	beq.n	800a216 <HAL_TIM_PWM_Start+0x202>
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	681b      	ldr	r3, [r3, #0]
 800a1de:	4a22      	ldr	r2, [pc, #136]	@ (800a268 <HAL_TIM_PWM_Start+0x254>)
 800a1e0:	4293      	cmp	r3, r2
 800a1e2:	d018      	beq.n	800a216 <HAL_TIM_PWM_Start+0x202>
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	681b      	ldr	r3, [r3, #0]
 800a1e8:	4a20      	ldr	r2, [pc, #128]	@ (800a26c <HAL_TIM_PWM_Start+0x258>)
 800a1ea:	4293      	cmp	r3, r2
 800a1ec:	d013      	beq.n	800a216 <HAL_TIM_PWM_Start+0x202>
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	681b      	ldr	r3, [r3, #0]
 800a1f2:	4a27      	ldr	r2, [pc, #156]	@ (800a290 <HAL_TIM_PWM_Start+0x27c>)
 800a1f4:	4293      	cmp	r3, r2
 800a1f6:	d00e      	beq.n	800a216 <HAL_TIM_PWM_Start+0x202>
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	681b      	ldr	r3, [r3, #0]
 800a1fc:	4a25      	ldr	r2, [pc, #148]	@ (800a294 <HAL_TIM_PWM_Start+0x280>)
 800a1fe:	4293      	cmp	r3, r2
 800a200:	d009      	beq.n	800a216 <HAL_TIM_PWM_Start+0x202>
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	681b      	ldr	r3, [r3, #0]
 800a206:	4a1a      	ldr	r2, [pc, #104]	@ (800a270 <HAL_TIM_PWM_Start+0x25c>)
 800a208:	4293      	cmp	r3, r2
 800a20a:	d004      	beq.n	800a216 <HAL_TIM_PWM_Start+0x202>
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	681b      	ldr	r3, [r3, #0]
 800a210:	4a18      	ldr	r2, [pc, #96]	@ (800a274 <HAL_TIM_PWM_Start+0x260>)
 800a212:	4293      	cmp	r3, r2
 800a214:	d115      	bne.n	800a242 <HAL_TIM_PWM_Start+0x22e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	681b      	ldr	r3, [r3, #0]
 800a21a:	689a      	ldr	r2, [r3, #8]
 800a21c:	4b1e      	ldr	r3, [pc, #120]	@ (800a298 <HAL_TIM_PWM_Start+0x284>)
 800a21e:	4013      	ands	r3, r2
 800a220:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a222:	68fb      	ldr	r3, [r7, #12]
 800a224:	2b06      	cmp	r3, #6
 800a226:	d015      	beq.n	800a254 <HAL_TIM_PWM_Start+0x240>
 800a228:	68fb      	ldr	r3, [r7, #12]
 800a22a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a22e:	d011      	beq.n	800a254 <HAL_TIM_PWM_Start+0x240>
    {
      __HAL_TIM_ENABLE(htim);
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	681b      	ldr	r3, [r3, #0]
 800a234:	681a      	ldr	r2, [r3, #0]
 800a236:	687b      	ldr	r3, [r7, #4]
 800a238:	681b      	ldr	r3, [r3, #0]
 800a23a:	f042 0201 	orr.w	r2, r2, #1
 800a23e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a240:	e008      	b.n	800a254 <HAL_TIM_PWM_Start+0x240>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	681b      	ldr	r3, [r3, #0]
 800a246:	681a      	ldr	r2, [r3, #0]
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	681b      	ldr	r3, [r3, #0]
 800a24c:	f042 0201 	orr.w	r2, r2, #1
 800a250:	601a      	str	r2, [r3, #0]
 800a252:	e000      	b.n	800a256 <HAL_TIM_PWM_Start+0x242>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a254:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800a256:	2300      	movs	r3, #0
}
 800a258:	4618      	mov	r0, r3
 800a25a:	3710      	adds	r7, #16
 800a25c:	46bd      	mov	sp, r7
 800a25e:	bd80      	pop	{r7, pc}
 800a260:	40012c00 	.word	0x40012c00
 800a264:	50012c00 	.word	0x50012c00
 800a268:	40013400 	.word	0x40013400
 800a26c:	50013400 	.word	0x50013400
 800a270:	40014000 	.word	0x40014000
 800a274:	50014000 	.word	0x50014000
 800a278:	40000400 	.word	0x40000400
 800a27c:	50000400 	.word	0x50000400
 800a280:	40000800 	.word	0x40000800
 800a284:	50000800 	.word	0x50000800
 800a288:	40000c00 	.word	0x40000c00
 800a28c:	50000c00 	.word	0x50000c00
 800a290:	40001800 	.word	0x40001800
 800a294:	50001800 	.word	0x50001800
 800a298:	00010007 	.word	0x00010007

0800a29c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800a29c:	b580      	push	{r7, lr}
 800a29e:	b084      	sub	sp, #16
 800a2a0:	af00      	add	r7, sp, #0
 800a2a2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	681b      	ldr	r3, [r3, #0]
 800a2a8:	68db      	ldr	r3, [r3, #12]
 800a2aa:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	681b      	ldr	r3, [r3, #0]
 800a2b0:	691b      	ldr	r3, [r3, #16]
 800a2b2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800a2b4:	68bb      	ldr	r3, [r7, #8]
 800a2b6:	f003 0302 	and.w	r3, r3, #2
 800a2ba:	2b00      	cmp	r3, #0
 800a2bc:	d020      	beq.n	800a300 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800a2be:	68fb      	ldr	r3, [r7, #12]
 800a2c0:	f003 0302 	and.w	r3, r3, #2
 800a2c4:	2b00      	cmp	r3, #0
 800a2c6:	d01b      	beq.n	800a300 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800a2c8:	687b      	ldr	r3, [r7, #4]
 800a2ca:	681b      	ldr	r3, [r3, #0]
 800a2cc:	f06f 0202 	mvn.w	r2, #2
 800a2d0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	2201      	movs	r2, #1
 800a2d6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800a2d8:	687b      	ldr	r3, [r7, #4]
 800a2da:	681b      	ldr	r3, [r3, #0]
 800a2dc:	699b      	ldr	r3, [r3, #24]
 800a2de:	f003 0303 	and.w	r3, r3, #3
 800a2e2:	2b00      	cmp	r3, #0
 800a2e4:	d003      	beq.n	800a2ee <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800a2e6:	6878      	ldr	r0, [r7, #4]
 800a2e8:	f000 fbde 	bl	800aaa8 <HAL_TIM_IC_CaptureCallback>
 800a2ec:	e005      	b.n	800a2fa <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800a2ee:	6878      	ldr	r0, [r7, #4]
 800a2f0:	f000 fbd0 	bl	800aa94 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a2f4:	6878      	ldr	r0, [r7, #4]
 800a2f6:	f000 fbe1 	bl	800aabc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	2200      	movs	r2, #0
 800a2fe:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800a300:	68bb      	ldr	r3, [r7, #8]
 800a302:	f003 0304 	and.w	r3, r3, #4
 800a306:	2b00      	cmp	r3, #0
 800a308:	d020      	beq.n	800a34c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800a30a:	68fb      	ldr	r3, [r7, #12]
 800a30c:	f003 0304 	and.w	r3, r3, #4
 800a310:	2b00      	cmp	r3, #0
 800a312:	d01b      	beq.n	800a34c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800a314:	687b      	ldr	r3, [r7, #4]
 800a316:	681b      	ldr	r3, [r3, #0]
 800a318:	f06f 0204 	mvn.w	r2, #4
 800a31c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	2202      	movs	r2, #2
 800a322:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	681b      	ldr	r3, [r3, #0]
 800a328:	699b      	ldr	r3, [r3, #24]
 800a32a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a32e:	2b00      	cmp	r3, #0
 800a330:	d003      	beq.n	800a33a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a332:	6878      	ldr	r0, [r7, #4]
 800a334:	f000 fbb8 	bl	800aaa8 <HAL_TIM_IC_CaptureCallback>
 800a338:	e005      	b.n	800a346 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a33a:	6878      	ldr	r0, [r7, #4]
 800a33c:	f000 fbaa 	bl	800aa94 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a340:	6878      	ldr	r0, [r7, #4]
 800a342:	f000 fbbb 	bl	800aabc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	2200      	movs	r2, #0
 800a34a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800a34c:	68bb      	ldr	r3, [r7, #8]
 800a34e:	f003 0308 	and.w	r3, r3, #8
 800a352:	2b00      	cmp	r3, #0
 800a354:	d020      	beq.n	800a398 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800a356:	68fb      	ldr	r3, [r7, #12]
 800a358:	f003 0308 	and.w	r3, r3, #8
 800a35c:	2b00      	cmp	r3, #0
 800a35e:	d01b      	beq.n	800a398 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	681b      	ldr	r3, [r3, #0]
 800a364:	f06f 0208 	mvn.w	r2, #8
 800a368:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	2204      	movs	r2, #4
 800a36e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800a370:	687b      	ldr	r3, [r7, #4]
 800a372:	681b      	ldr	r3, [r3, #0]
 800a374:	69db      	ldr	r3, [r3, #28]
 800a376:	f003 0303 	and.w	r3, r3, #3
 800a37a:	2b00      	cmp	r3, #0
 800a37c:	d003      	beq.n	800a386 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a37e:	6878      	ldr	r0, [r7, #4]
 800a380:	f000 fb92 	bl	800aaa8 <HAL_TIM_IC_CaptureCallback>
 800a384:	e005      	b.n	800a392 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a386:	6878      	ldr	r0, [r7, #4]
 800a388:	f000 fb84 	bl	800aa94 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a38c:	6878      	ldr	r0, [r7, #4]
 800a38e:	f000 fb95 	bl	800aabc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a392:	687b      	ldr	r3, [r7, #4]
 800a394:	2200      	movs	r2, #0
 800a396:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800a398:	68bb      	ldr	r3, [r7, #8]
 800a39a:	f003 0310 	and.w	r3, r3, #16
 800a39e:	2b00      	cmp	r3, #0
 800a3a0:	d020      	beq.n	800a3e4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800a3a2:	68fb      	ldr	r3, [r7, #12]
 800a3a4:	f003 0310 	and.w	r3, r3, #16
 800a3a8:	2b00      	cmp	r3, #0
 800a3aa:	d01b      	beq.n	800a3e4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	681b      	ldr	r3, [r3, #0]
 800a3b0:	f06f 0210 	mvn.w	r2, #16
 800a3b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	2208      	movs	r2, #8
 800a3ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800a3bc:	687b      	ldr	r3, [r7, #4]
 800a3be:	681b      	ldr	r3, [r3, #0]
 800a3c0:	69db      	ldr	r3, [r3, #28]
 800a3c2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a3c6:	2b00      	cmp	r3, #0
 800a3c8:	d003      	beq.n	800a3d2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a3ca:	6878      	ldr	r0, [r7, #4]
 800a3cc:	f000 fb6c 	bl	800aaa8 <HAL_TIM_IC_CaptureCallback>
 800a3d0:	e005      	b.n	800a3de <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a3d2:	6878      	ldr	r0, [r7, #4]
 800a3d4:	f000 fb5e 	bl	800aa94 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a3d8:	6878      	ldr	r0, [r7, #4]
 800a3da:	f000 fb6f 	bl	800aabc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	2200      	movs	r2, #0
 800a3e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800a3e4:	68bb      	ldr	r3, [r7, #8]
 800a3e6:	f003 0301 	and.w	r3, r3, #1
 800a3ea:	2b00      	cmp	r3, #0
 800a3ec:	d00c      	beq.n	800a408 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800a3ee:	68fb      	ldr	r3, [r7, #12]
 800a3f0:	f003 0301 	and.w	r3, r3, #1
 800a3f4:	2b00      	cmp	r3, #0
 800a3f6:	d007      	beq.n	800a408 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	681b      	ldr	r3, [r3, #0]
 800a3fc:	f06f 0201 	mvn.w	r2, #1
 800a400:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800a402:	6878      	ldr	r0, [r7, #4]
 800a404:	f7f7 fe14 	bl	8002030 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800a408:	68bb      	ldr	r3, [r7, #8]
 800a40a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a40e:	2b00      	cmp	r3, #0
 800a410:	d104      	bne.n	800a41c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800a412:	68bb      	ldr	r3, [r7, #8]
 800a414:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800a418:	2b00      	cmp	r3, #0
 800a41a:	d00c      	beq.n	800a436 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800a41c:	68fb      	ldr	r3, [r7, #12]
 800a41e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a422:	2b00      	cmp	r3, #0
 800a424:	d007      	beq.n	800a436 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	681b      	ldr	r3, [r3, #0]
 800a42a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800a42e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800a430:	6878      	ldr	r0, [r7, #4]
 800a432:	f001 f9ad 	bl	800b790 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800a436:	68bb      	ldr	r3, [r7, #8]
 800a438:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a43c:	2b00      	cmp	r3, #0
 800a43e:	d00c      	beq.n	800a45a <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800a440:	68fb      	ldr	r3, [r7, #12]
 800a442:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a446:	2b00      	cmp	r3, #0
 800a448:	d007      	beq.n	800a45a <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	681b      	ldr	r3, [r3, #0]
 800a44e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800a452:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800a454:	6878      	ldr	r0, [r7, #4]
 800a456:	f001 f9a5 	bl	800b7a4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800a45a:	68bb      	ldr	r3, [r7, #8]
 800a45c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a460:	2b00      	cmp	r3, #0
 800a462:	d00c      	beq.n	800a47e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800a464:	68fb      	ldr	r3, [r7, #12]
 800a466:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a46a:	2b00      	cmp	r3, #0
 800a46c:	d007      	beq.n	800a47e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	681b      	ldr	r3, [r3, #0]
 800a472:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800a476:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800a478:	6878      	ldr	r0, [r7, #4]
 800a47a:	f000 fb29 	bl	800aad0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800a47e:	68bb      	ldr	r3, [r7, #8]
 800a480:	f003 0320 	and.w	r3, r3, #32
 800a484:	2b00      	cmp	r3, #0
 800a486:	d00c      	beq.n	800a4a2 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800a488:	68fb      	ldr	r3, [r7, #12]
 800a48a:	f003 0320 	and.w	r3, r3, #32
 800a48e:	2b00      	cmp	r3, #0
 800a490:	d007      	beq.n	800a4a2 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	681b      	ldr	r3, [r3, #0]
 800a496:	f06f 0220 	mvn.w	r2, #32
 800a49a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800a49c:	6878      	ldr	r0, [r7, #4]
 800a49e:	f001 f96d 	bl	800b77c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 800a4a2:	68bb      	ldr	r3, [r7, #8]
 800a4a4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a4a8:	2b00      	cmp	r3, #0
 800a4aa:	d00c      	beq.n	800a4c6 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 800a4ac:	68fb      	ldr	r3, [r7, #12]
 800a4ae:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a4b2:	2b00      	cmp	r3, #0
 800a4b4:	d007      	beq.n	800a4c6 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	681b      	ldr	r3, [r3, #0]
 800a4ba:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 800a4be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 800a4c0:	6878      	ldr	r0, [r7, #4]
 800a4c2:	f001 f979 	bl	800b7b8 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 800a4c6:	68bb      	ldr	r3, [r7, #8]
 800a4c8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800a4cc:	2b00      	cmp	r3, #0
 800a4ce:	d00c      	beq.n	800a4ea <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 800a4d0:	68fb      	ldr	r3, [r7, #12]
 800a4d2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800a4d6:	2b00      	cmp	r3, #0
 800a4d8:	d007      	beq.n	800a4ea <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 800a4da:	687b      	ldr	r3, [r7, #4]
 800a4dc:	681b      	ldr	r3, [r3, #0]
 800a4de:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 800a4e2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 800a4e4:	6878      	ldr	r0, [r7, #4]
 800a4e6:	f001 f971 	bl	800b7cc <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 800a4ea:	68bb      	ldr	r3, [r7, #8]
 800a4ec:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a4f0:	2b00      	cmp	r3, #0
 800a4f2:	d00c      	beq.n	800a50e <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 800a4f4:	68fb      	ldr	r3, [r7, #12]
 800a4f6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a4fa:	2b00      	cmp	r3, #0
 800a4fc:	d007      	beq.n	800a50e <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 800a4fe:	687b      	ldr	r3, [r7, #4]
 800a500:	681b      	ldr	r3, [r3, #0]
 800a502:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 800a506:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 800a508:	6878      	ldr	r0, [r7, #4]
 800a50a:	f001 f969 	bl	800b7e0 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 800a50e:	68bb      	ldr	r3, [r7, #8]
 800a510:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a514:	2b00      	cmp	r3, #0
 800a516:	d00c      	beq.n	800a532 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 800a518:	68fb      	ldr	r3, [r7, #12]
 800a51a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a51e:	2b00      	cmp	r3, #0
 800a520:	d007      	beq.n	800a532 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 800a522:	687b      	ldr	r3, [r7, #4]
 800a524:	681b      	ldr	r3, [r3, #0]
 800a526:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 800a52a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 800a52c:	6878      	ldr	r0, [r7, #4]
 800a52e:	f001 f961 	bl	800b7f4 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800a532:	bf00      	nop
 800a534:	3710      	adds	r7, #16
 800a536:	46bd      	mov	sp, r7
 800a538:	bd80      	pop	{r7, pc}
	...

0800a53c <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 800a53c:	b580      	push	{r7, lr}
 800a53e:	b086      	sub	sp, #24
 800a540:	af00      	add	r7, sp, #0
 800a542:	60f8      	str	r0, [r7, #12]
 800a544:	60b9      	str	r1, [r7, #8]
 800a546:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a548:	2300      	movs	r3, #0
 800a54a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_CHANNEL_MODE(sConfig->OCMode, Channel));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 800a54c:	68fb      	ldr	r3, [r7, #12]
 800a54e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a552:	2b01      	cmp	r3, #1
 800a554:	d101      	bne.n	800a55a <HAL_TIM_OC_ConfigChannel+0x1e>
 800a556:	2302      	movs	r3, #2
 800a558:	e066      	b.n	800a628 <HAL_TIM_OC_ConfigChannel+0xec>
 800a55a:	68fb      	ldr	r3, [r7, #12]
 800a55c:	2201      	movs	r2, #1
 800a55e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800a562:	687b      	ldr	r3, [r7, #4]
 800a564:	2b14      	cmp	r3, #20
 800a566:	d857      	bhi.n	800a618 <HAL_TIM_OC_ConfigChannel+0xdc>
 800a568:	a201      	add	r2, pc, #4	@ (adr r2, 800a570 <HAL_TIM_OC_ConfigChannel+0x34>)
 800a56a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a56e:	bf00      	nop
 800a570:	0800a5c5 	.word	0x0800a5c5
 800a574:	0800a619 	.word	0x0800a619
 800a578:	0800a619 	.word	0x0800a619
 800a57c:	0800a619 	.word	0x0800a619
 800a580:	0800a5d3 	.word	0x0800a5d3
 800a584:	0800a619 	.word	0x0800a619
 800a588:	0800a619 	.word	0x0800a619
 800a58c:	0800a619 	.word	0x0800a619
 800a590:	0800a5e1 	.word	0x0800a5e1
 800a594:	0800a619 	.word	0x0800a619
 800a598:	0800a619 	.word	0x0800a619
 800a59c:	0800a619 	.word	0x0800a619
 800a5a0:	0800a5ef 	.word	0x0800a5ef
 800a5a4:	0800a619 	.word	0x0800a619
 800a5a8:	0800a619 	.word	0x0800a619
 800a5ac:	0800a619 	.word	0x0800a619
 800a5b0:	0800a5fd 	.word	0x0800a5fd
 800a5b4:	0800a619 	.word	0x0800a619
 800a5b8:	0800a619 	.word	0x0800a619
 800a5bc:	0800a619 	.word	0x0800a619
 800a5c0:	0800a60b 	.word	0x0800a60b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800a5c4:	68fb      	ldr	r3, [r7, #12]
 800a5c6:	681b      	ldr	r3, [r3, #0]
 800a5c8:	68b9      	ldr	r1, [r7, #8]
 800a5ca:	4618      	mov	r0, r3
 800a5cc:	f000 fb74 	bl	800acb8 <TIM_OC1_SetConfig>
      break;
 800a5d0:	e025      	b.n	800a61e <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800a5d2:	68fb      	ldr	r3, [r7, #12]
 800a5d4:	681b      	ldr	r3, [r3, #0]
 800a5d6:	68b9      	ldr	r1, [r7, #8]
 800a5d8:	4618      	mov	r0, r3
 800a5da:	f000 fc07 	bl	800adec <TIM_OC2_SetConfig>
      break;
 800a5de:	e01e      	b.n	800a61e <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800a5e0:	68fb      	ldr	r3, [r7, #12]
 800a5e2:	681b      	ldr	r3, [r3, #0]
 800a5e4:	68b9      	ldr	r1, [r7, #8]
 800a5e6:	4618      	mov	r0, r3
 800a5e8:	f000 fc98 	bl	800af1c <TIM_OC3_SetConfig>
      break;
 800a5ec:	e017      	b.n	800a61e <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800a5ee:	68fb      	ldr	r3, [r7, #12]
 800a5f0:	681b      	ldr	r3, [r3, #0]
 800a5f2:	68b9      	ldr	r1, [r7, #8]
 800a5f4:	4618      	mov	r0, r3
 800a5f6:	f000 fd27 	bl	800b048 <TIM_OC4_SetConfig>
      break;
 800a5fa:	e010      	b.n	800a61e <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800a5fc:	68fb      	ldr	r3, [r7, #12]
 800a5fe:	681b      	ldr	r3, [r3, #0]
 800a600:	68b9      	ldr	r1, [r7, #8]
 800a602:	4618      	mov	r0, r3
 800a604:	f000 fdb8 	bl	800b178 <TIM_OC5_SetConfig>
      break;
 800a608:	e009      	b.n	800a61e <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800a60a:	68fb      	ldr	r3, [r7, #12]
 800a60c:	681b      	ldr	r3, [r3, #0]
 800a60e:	68b9      	ldr	r1, [r7, #8]
 800a610:	4618      	mov	r0, r3
 800a612:	f000 fe1b 	bl	800b24c <TIM_OC6_SetConfig>
      break;
 800a616:	e002      	b.n	800a61e <HAL_TIM_OC_ConfigChannel+0xe2>
    }

    default:
      status = HAL_ERROR;
 800a618:	2301      	movs	r3, #1
 800a61a:	75fb      	strb	r3, [r7, #23]
      break;
 800a61c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800a61e:	68fb      	ldr	r3, [r7, #12]
 800a620:	2200      	movs	r2, #0
 800a622:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800a626:	7dfb      	ldrb	r3, [r7, #23]
}
 800a628:	4618      	mov	r0, r3
 800a62a:	3718      	adds	r7, #24
 800a62c:	46bd      	mov	sp, r7
 800a62e:	bd80      	pop	{r7, pc}

0800a630 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800a630:	b580      	push	{r7, lr}
 800a632:	b086      	sub	sp, #24
 800a634:	af00      	add	r7, sp, #0
 800a636:	60f8      	str	r0, [r7, #12]
 800a638:	60b9      	str	r1, [r7, #8]
 800a63a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a63c:	2300      	movs	r3, #0
 800a63e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800a640:	68fb      	ldr	r3, [r7, #12]
 800a642:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a646:	2b01      	cmp	r3, #1
 800a648:	d101      	bne.n	800a64e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800a64a:	2302      	movs	r3, #2
 800a64c:	e0ff      	b.n	800a84e <HAL_TIM_PWM_ConfigChannel+0x21e>
 800a64e:	68fb      	ldr	r3, [r7, #12]
 800a650:	2201      	movs	r2, #1
 800a652:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	2b14      	cmp	r3, #20
 800a65a:	f200 80f0 	bhi.w	800a83e <HAL_TIM_PWM_ConfigChannel+0x20e>
 800a65e:	a201      	add	r2, pc, #4	@ (adr r2, 800a664 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800a660:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a664:	0800a6b9 	.word	0x0800a6b9
 800a668:	0800a83f 	.word	0x0800a83f
 800a66c:	0800a83f 	.word	0x0800a83f
 800a670:	0800a83f 	.word	0x0800a83f
 800a674:	0800a6f9 	.word	0x0800a6f9
 800a678:	0800a83f 	.word	0x0800a83f
 800a67c:	0800a83f 	.word	0x0800a83f
 800a680:	0800a83f 	.word	0x0800a83f
 800a684:	0800a73b 	.word	0x0800a73b
 800a688:	0800a83f 	.word	0x0800a83f
 800a68c:	0800a83f 	.word	0x0800a83f
 800a690:	0800a83f 	.word	0x0800a83f
 800a694:	0800a77b 	.word	0x0800a77b
 800a698:	0800a83f 	.word	0x0800a83f
 800a69c:	0800a83f 	.word	0x0800a83f
 800a6a0:	0800a83f 	.word	0x0800a83f
 800a6a4:	0800a7bd 	.word	0x0800a7bd
 800a6a8:	0800a83f 	.word	0x0800a83f
 800a6ac:	0800a83f 	.word	0x0800a83f
 800a6b0:	0800a83f 	.word	0x0800a83f
 800a6b4:	0800a7fd 	.word	0x0800a7fd
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800a6b8:	68fb      	ldr	r3, [r7, #12]
 800a6ba:	681b      	ldr	r3, [r3, #0]
 800a6bc:	68b9      	ldr	r1, [r7, #8]
 800a6be:	4618      	mov	r0, r3
 800a6c0:	f000 fafa 	bl	800acb8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800a6c4:	68fb      	ldr	r3, [r7, #12]
 800a6c6:	681b      	ldr	r3, [r3, #0]
 800a6c8:	699a      	ldr	r2, [r3, #24]
 800a6ca:	68fb      	ldr	r3, [r7, #12]
 800a6cc:	681b      	ldr	r3, [r3, #0]
 800a6ce:	f042 0208 	orr.w	r2, r2, #8
 800a6d2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800a6d4:	68fb      	ldr	r3, [r7, #12]
 800a6d6:	681b      	ldr	r3, [r3, #0]
 800a6d8:	699a      	ldr	r2, [r3, #24]
 800a6da:	68fb      	ldr	r3, [r7, #12]
 800a6dc:	681b      	ldr	r3, [r3, #0]
 800a6de:	f022 0204 	bic.w	r2, r2, #4
 800a6e2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800a6e4:	68fb      	ldr	r3, [r7, #12]
 800a6e6:	681b      	ldr	r3, [r3, #0]
 800a6e8:	6999      	ldr	r1, [r3, #24]
 800a6ea:	68bb      	ldr	r3, [r7, #8]
 800a6ec:	691a      	ldr	r2, [r3, #16]
 800a6ee:	68fb      	ldr	r3, [r7, #12]
 800a6f0:	681b      	ldr	r3, [r3, #0]
 800a6f2:	430a      	orrs	r2, r1
 800a6f4:	619a      	str	r2, [r3, #24]
      break;
 800a6f6:	e0a5      	b.n	800a844 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800a6f8:	68fb      	ldr	r3, [r7, #12]
 800a6fa:	681b      	ldr	r3, [r3, #0]
 800a6fc:	68b9      	ldr	r1, [r7, #8]
 800a6fe:	4618      	mov	r0, r3
 800a700:	f000 fb74 	bl	800adec <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800a704:	68fb      	ldr	r3, [r7, #12]
 800a706:	681b      	ldr	r3, [r3, #0]
 800a708:	699a      	ldr	r2, [r3, #24]
 800a70a:	68fb      	ldr	r3, [r7, #12]
 800a70c:	681b      	ldr	r3, [r3, #0]
 800a70e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a712:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800a714:	68fb      	ldr	r3, [r7, #12]
 800a716:	681b      	ldr	r3, [r3, #0]
 800a718:	699a      	ldr	r2, [r3, #24]
 800a71a:	68fb      	ldr	r3, [r7, #12]
 800a71c:	681b      	ldr	r3, [r3, #0]
 800a71e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a722:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800a724:	68fb      	ldr	r3, [r7, #12]
 800a726:	681b      	ldr	r3, [r3, #0]
 800a728:	6999      	ldr	r1, [r3, #24]
 800a72a:	68bb      	ldr	r3, [r7, #8]
 800a72c:	691b      	ldr	r3, [r3, #16]
 800a72e:	021a      	lsls	r2, r3, #8
 800a730:	68fb      	ldr	r3, [r7, #12]
 800a732:	681b      	ldr	r3, [r3, #0]
 800a734:	430a      	orrs	r2, r1
 800a736:	619a      	str	r2, [r3, #24]
      break;
 800a738:	e084      	b.n	800a844 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800a73a:	68fb      	ldr	r3, [r7, #12]
 800a73c:	681b      	ldr	r3, [r3, #0]
 800a73e:	68b9      	ldr	r1, [r7, #8]
 800a740:	4618      	mov	r0, r3
 800a742:	f000 fbeb 	bl	800af1c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800a746:	68fb      	ldr	r3, [r7, #12]
 800a748:	681b      	ldr	r3, [r3, #0]
 800a74a:	69da      	ldr	r2, [r3, #28]
 800a74c:	68fb      	ldr	r3, [r7, #12]
 800a74e:	681b      	ldr	r3, [r3, #0]
 800a750:	f042 0208 	orr.w	r2, r2, #8
 800a754:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800a756:	68fb      	ldr	r3, [r7, #12]
 800a758:	681b      	ldr	r3, [r3, #0]
 800a75a:	69da      	ldr	r2, [r3, #28]
 800a75c:	68fb      	ldr	r3, [r7, #12]
 800a75e:	681b      	ldr	r3, [r3, #0]
 800a760:	f022 0204 	bic.w	r2, r2, #4
 800a764:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800a766:	68fb      	ldr	r3, [r7, #12]
 800a768:	681b      	ldr	r3, [r3, #0]
 800a76a:	69d9      	ldr	r1, [r3, #28]
 800a76c:	68bb      	ldr	r3, [r7, #8]
 800a76e:	691a      	ldr	r2, [r3, #16]
 800a770:	68fb      	ldr	r3, [r7, #12]
 800a772:	681b      	ldr	r3, [r3, #0]
 800a774:	430a      	orrs	r2, r1
 800a776:	61da      	str	r2, [r3, #28]
      break;
 800a778:	e064      	b.n	800a844 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800a77a:	68fb      	ldr	r3, [r7, #12]
 800a77c:	681b      	ldr	r3, [r3, #0]
 800a77e:	68b9      	ldr	r1, [r7, #8]
 800a780:	4618      	mov	r0, r3
 800a782:	f000 fc61 	bl	800b048 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800a786:	68fb      	ldr	r3, [r7, #12]
 800a788:	681b      	ldr	r3, [r3, #0]
 800a78a:	69da      	ldr	r2, [r3, #28]
 800a78c:	68fb      	ldr	r3, [r7, #12]
 800a78e:	681b      	ldr	r3, [r3, #0]
 800a790:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a794:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800a796:	68fb      	ldr	r3, [r7, #12]
 800a798:	681b      	ldr	r3, [r3, #0]
 800a79a:	69da      	ldr	r2, [r3, #28]
 800a79c:	68fb      	ldr	r3, [r7, #12]
 800a79e:	681b      	ldr	r3, [r3, #0]
 800a7a0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a7a4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800a7a6:	68fb      	ldr	r3, [r7, #12]
 800a7a8:	681b      	ldr	r3, [r3, #0]
 800a7aa:	69d9      	ldr	r1, [r3, #28]
 800a7ac:	68bb      	ldr	r3, [r7, #8]
 800a7ae:	691b      	ldr	r3, [r3, #16]
 800a7b0:	021a      	lsls	r2, r3, #8
 800a7b2:	68fb      	ldr	r3, [r7, #12]
 800a7b4:	681b      	ldr	r3, [r3, #0]
 800a7b6:	430a      	orrs	r2, r1
 800a7b8:	61da      	str	r2, [r3, #28]
      break;
 800a7ba:	e043      	b.n	800a844 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800a7bc:	68fb      	ldr	r3, [r7, #12]
 800a7be:	681b      	ldr	r3, [r3, #0]
 800a7c0:	68b9      	ldr	r1, [r7, #8]
 800a7c2:	4618      	mov	r0, r3
 800a7c4:	f000 fcd8 	bl	800b178 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800a7c8:	68fb      	ldr	r3, [r7, #12]
 800a7ca:	681b      	ldr	r3, [r3, #0]
 800a7cc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a7ce:	68fb      	ldr	r3, [r7, #12]
 800a7d0:	681b      	ldr	r3, [r3, #0]
 800a7d2:	f042 0208 	orr.w	r2, r2, #8
 800a7d6:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800a7d8:	68fb      	ldr	r3, [r7, #12]
 800a7da:	681b      	ldr	r3, [r3, #0]
 800a7dc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a7de:	68fb      	ldr	r3, [r7, #12]
 800a7e0:	681b      	ldr	r3, [r3, #0]
 800a7e2:	f022 0204 	bic.w	r2, r2, #4
 800a7e6:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800a7e8:	68fb      	ldr	r3, [r7, #12]
 800a7ea:	681b      	ldr	r3, [r3, #0]
 800a7ec:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800a7ee:	68bb      	ldr	r3, [r7, #8]
 800a7f0:	691a      	ldr	r2, [r3, #16]
 800a7f2:	68fb      	ldr	r3, [r7, #12]
 800a7f4:	681b      	ldr	r3, [r3, #0]
 800a7f6:	430a      	orrs	r2, r1
 800a7f8:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800a7fa:	e023      	b.n	800a844 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800a7fc:	68fb      	ldr	r3, [r7, #12]
 800a7fe:	681b      	ldr	r3, [r3, #0]
 800a800:	68b9      	ldr	r1, [r7, #8]
 800a802:	4618      	mov	r0, r3
 800a804:	f000 fd22 	bl	800b24c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800a808:	68fb      	ldr	r3, [r7, #12]
 800a80a:	681b      	ldr	r3, [r3, #0]
 800a80c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a80e:	68fb      	ldr	r3, [r7, #12]
 800a810:	681b      	ldr	r3, [r3, #0]
 800a812:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a816:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800a818:	68fb      	ldr	r3, [r7, #12]
 800a81a:	681b      	ldr	r3, [r3, #0]
 800a81c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a81e:	68fb      	ldr	r3, [r7, #12]
 800a820:	681b      	ldr	r3, [r3, #0]
 800a822:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a826:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800a828:	68fb      	ldr	r3, [r7, #12]
 800a82a:	681b      	ldr	r3, [r3, #0]
 800a82c:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800a82e:	68bb      	ldr	r3, [r7, #8]
 800a830:	691b      	ldr	r3, [r3, #16]
 800a832:	021a      	lsls	r2, r3, #8
 800a834:	68fb      	ldr	r3, [r7, #12]
 800a836:	681b      	ldr	r3, [r3, #0]
 800a838:	430a      	orrs	r2, r1
 800a83a:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800a83c:	e002      	b.n	800a844 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800a83e:	2301      	movs	r3, #1
 800a840:	75fb      	strb	r3, [r7, #23]
      break;
 800a842:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800a844:	68fb      	ldr	r3, [r7, #12]
 800a846:	2200      	movs	r2, #0
 800a848:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800a84c:	7dfb      	ldrb	r3, [r7, #23]
}
 800a84e:	4618      	mov	r0, r3
 800a850:	3718      	adds	r7, #24
 800a852:	46bd      	mov	sp, r7
 800a854:	bd80      	pop	{r7, pc}
 800a856:	bf00      	nop

0800a858 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800a858:	b580      	push	{r7, lr}
 800a85a:	b084      	sub	sp, #16
 800a85c:	af00      	add	r7, sp, #0
 800a85e:	6078      	str	r0, [r7, #4]
 800a860:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a862:	2300      	movs	r3, #0
 800a864:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800a866:	687b      	ldr	r3, [r7, #4]
 800a868:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a86c:	2b01      	cmp	r3, #1
 800a86e:	d101      	bne.n	800a874 <HAL_TIM_ConfigClockSource+0x1c>
 800a870:	2302      	movs	r3, #2
 800a872:	e0fe      	b.n	800aa72 <HAL_TIM_ConfigClockSource+0x21a>
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	2201      	movs	r2, #1
 800a878:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800a87c:	687b      	ldr	r3, [r7, #4]
 800a87e:	2202      	movs	r2, #2
 800a880:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	681b      	ldr	r3, [r3, #0]
 800a888:	689b      	ldr	r3, [r3, #8]
 800a88a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800a88c:	68bb      	ldr	r3, [r7, #8]
 800a88e:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 800a892:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800a896:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a898:	68bb      	ldr	r3, [r7, #8]
 800a89a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800a89e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800a8a0:	687b      	ldr	r3, [r7, #4]
 800a8a2:	681b      	ldr	r3, [r3, #0]
 800a8a4:	68ba      	ldr	r2, [r7, #8]
 800a8a6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800a8a8:	683b      	ldr	r3, [r7, #0]
 800a8aa:	681b      	ldr	r3, [r3, #0]
 800a8ac:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800a8b0:	f000 80c9 	beq.w	800aa46 <HAL_TIM_ConfigClockSource+0x1ee>
 800a8b4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800a8b8:	f200 80ce 	bhi.w	800aa58 <HAL_TIM_ConfigClockSource+0x200>
 800a8bc:	4a6f      	ldr	r2, [pc, #444]	@ (800aa7c <HAL_TIM_ConfigClockSource+0x224>)
 800a8be:	4293      	cmp	r3, r2
 800a8c0:	f000 80c1 	beq.w	800aa46 <HAL_TIM_ConfigClockSource+0x1ee>
 800a8c4:	4a6d      	ldr	r2, [pc, #436]	@ (800aa7c <HAL_TIM_ConfigClockSource+0x224>)
 800a8c6:	4293      	cmp	r3, r2
 800a8c8:	f200 80c6 	bhi.w	800aa58 <HAL_TIM_ConfigClockSource+0x200>
 800a8cc:	4a6c      	ldr	r2, [pc, #432]	@ (800aa80 <HAL_TIM_ConfigClockSource+0x228>)
 800a8ce:	4293      	cmp	r3, r2
 800a8d0:	f000 80b9 	beq.w	800aa46 <HAL_TIM_ConfigClockSource+0x1ee>
 800a8d4:	4a6a      	ldr	r2, [pc, #424]	@ (800aa80 <HAL_TIM_ConfigClockSource+0x228>)
 800a8d6:	4293      	cmp	r3, r2
 800a8d8:	f200 80be 	bhi.w	800aa58 <HAL_TIM_ConfigClockSource+0x200>
 800a8dc:	4a69      	ldr	r2, [pc, #420]	@ (800aa84 <HAL_TIM_ConfigClockSource+0x22c>)
 800a8de:	4293      	cmp	r3, r2
 800a8e0:	f000 80b1 	beq.w	800aa46 <HAL_TIM_ConfigClockSource+0x1ee>
 800a8e4:	4a67      	ldr	r2, [pc, #412]	@ (800aa84 <HAL_TIM_ConfigClockSource+0x22c>)
 800a8e6:	4293      	cmp	r3, r2
 800a8e8:	f200 80b6 	bhi.w	800aa58 <HAL_TIM_ConfigClockSource+0x200>
 800a8ec:	4a66      	ldr	r2, [pc, #408]	@ (800aa88 <HAL_TIM_ConfigClockSource+0x230>)
 800a8ee:	4293      	cmp	r3, r2
 800a8f0:	f000 80a9 	beq.w	800aa46 <HAL_TIM_ConfigClockSource+0x1ee>
 800a8f4:	4a64      	ldr	r2, [pc, #400]	@ (800aa88 <HAL_TIM_ConfigClockSource+0x230>)
 800a8f6:	4293      	cmp	r3, r2
 800a8f8:	f200 80ae 	bhi.w	800aa58 <HAL_TIM_ConfigClockSource+0x200>
 800a8fc:	4a63      	ldr	r2, [pc, #396]	@ (800aa8c <HAL_TIM_ConfigClockSource+0x234>)
 800a8fe:	4293      	cmp	r3, r2
 800a900:	f000 80a1 	beq.w	800aa46 <HAL_TIM_ConfigClockSource+0x1ee>
 800a904:	4a61      	ldr	r2, [pc, #388]	@ (800aa8c <HAL_TIM_ConfigClockSource+0x234>)
 800a906:	4293      	cmp	r3, r2
 800a908:	f200 80a6 	bhi.w	800aa58 <HAL_TIM_ConfigClockSource+0x200>
 800a90c:	4a60      	ldr	r2, [pc, #384]	@ (800aa90 <HAL_TIM_ConfigClockSource+0x238>)
 800a90e:	4293      	cmp	r3, r2
 800a910:	f000 8099 	beq.w	800aa46 <HAL_TIM_ConfigClockSource+0x1ee>
 800a914:	4a5e      	ldr	r2, [pc, #376]	@ (800aa90 <HAL_TIM_ConfigClockSource+0x238>)
 800a916:	4293      	cmp	r3, r2
 800a918:	f200 809e 	bhi.w	800aa58 <HAL_TIM_ConfigClockSource+0x200>
 800a91c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800a920:	f000 8091 	beq.w	800aa46 <HAL_TIM_ConfigClockSource+0x1ee>
 800a924:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800a928:	f200 8096 	bhi.w	800aa58 <HAL_TIM_ConfigClockSource+0x200>
 800a92c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a930:	f000 8089 	beq.w	800aa46 <HAL_TIM_ConfigClockSource+0x1ee>
 800a934:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a938:	f200 808e 	bhi.w	800aa58 <HAL_TIM_ConfigClockSource+0x200>
 800a93c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a940:	d03e      	beq.n	800a9c0 <HAL_TIM_ConfigClockSource+0x168>
 800a942:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a946:	f200 8087 	bhi.w	800aa58 <HAL_TIM_ConfigClockSource+0x200>
 800a94a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a94e:	f000 8086 	beq.w	800aa5e <HAL_TIM_ConfigClockSource+0x206>
 800a952:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a956:	d87f      	bhi.n	800aa58 <HAL_TIM_ConfigClockSource+0x200>
 800a958:	2b70      	cmp	r3, #112	@ 0x70
 800a95a:	d01a      	beq.n	800a992 <HAL_TIM_ConfigClockSource+0x13a>
 800a95c:	2b70      	cmp	r3, #112	@ 0x70
 800a95e:	d87b      	bhi.n	800aa58 <HAL_TIM_ConfigClockSource+0x200>
 800a960:	2b60      	cmp	r3, #96	@ 0x60
 800a962:	d050      	beq.n	800aa06 <HAL_TIM_ConfigClockSource+0x1ae>
 800a964:	2b60      	cmp	r3, #96	@ 0x60
 800a966:	d877      	bhi.n	800aa58 <HAL_TIM_ConfigClockSource+0x200>
 800a968:	2b50      	cmp	r3, #80	@ 0x50
 800a96a:	d03c      	beq.n	800a9e6 <HAL_TIM_ConfigClockSource+0x18e>
 800a96c:	2b50      	cmp	r3, #80	@ 0x50
 800a96e:	d873      	bhi.n	800aa58 <HAL_TIM_ConfigClockSource+0x200>
 800a970:	2b40      	cmp	r3, #64	@ 0x40
 800a972:	d058      	beq.n	800aa26 <HAL_TIM_ConfigClockSource+0x1ce>
 800a974:	2b40      	cmp	r3, #64	@ 0x40
 800a976:	d86f      	bhi.n	800aa58 <HAL_TIM_ConfigClockSource+0x200>
 800a978:	2b30      	cmp	r3, #48	@ 0x30
 800a97a:	d064      	beq.n	800aa46 <HAL_TIM_ConfigClockSource+0x1ee>
 800a97c:	2b30      	cmp	r3, #48	@ 0x30
 800a97e:	d86b      	bhi.n	800aa58 <HAL_TIM_ConfigClockSource+0x200>
 800a980:	2b20      	cmp	r3, #32
 800a982:	d060      	beq.n	800aa46 <HAL_TIM_ConfigClockSource+0x1ee>
 800a984:	2b20      	cmp	r3, #32
 800a986:	d867      	bhi.n	800aa58 <HAL_TIM_ConfigClockSource+0x200>
 800a988:	2b00      	cmp	r3, #0
 800a98a:	d05c      	beq.n	800aa46 <HAL_TIM_ConfigClockSource+0x1ee>
 800a98c:	2b10      	cmp	r3, #16
 800a98e:	d05a      	beq.n	800aa46 <HAL_TIM_ConfigClockSource+0x1ee>
 800a990:	e062      	b.n	800aa58 <HAL_TIM_ConfigClockSource+0x200>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a992:	687b      	ldr	r3, [r7, #4]
 800a994:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800a996:	683b      	ldr	r3, [r7, #0]
 800a998:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800a99a:	683b      	ldr	r3, [r7, #0]
 800a99c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800a99e:	683b      	ldr	r3, [r7, #0]
 800a9a0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800a9a2:	f000 fd3b 	bl	800b41c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800a9a6:	687b      	ldr	r3, [r7, #4]
 800a9a8:	681b      	ldr	r3, [r3, #0]
 800a9aa:	689b      	ldr	r3, [r3, #8]
 800a9ac:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800a9ae:	68bb      	ldr	r3, [r7, #8]
 800a9b0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800a9b4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800a9b6:	687b      	ldr	r3, [r7, #4]
 800a9b8:	681b      	ldr	r3, [r3, #0]
 800a9ba:	68ba      	ldr	r2, [r7, #8]
 800a9bc:	609a      	str	r2, [r3, #8]
      break;
 800a9be:	e04f      	b.n	800aa60 <HAL_TIM_ConfigClockSource+0x208>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a9c0:	687b      	ldr	r3, [r7, #4]
 800a9c2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800a9c4:	683b      	ldr	r3, [r7, #0]
 800a9c6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800a9c8:	683b      	ldr	r3, [r7, #0]
 800a9ca:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800a9cc:	683b      	ldr	r3, [r7, #0]
 800a9ce:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800a9d0:	f000 fd24 	bl	800b41c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	681b      	ldr	r3, [r3, #0]
 800a9d8:	689a      	ldr	r2, [r3, #8]
 800a9da:	687b      	ldr	r3, [r7, #4]
 800a9dc:	681b      	ldr	r3, [r3, #0]
 800a9de:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800a9e2:	609a      	str	r2, [r3, #8]
      break;
 800a9e4:	e03c      	b.n	800aa60 <HAL_TIM_ConfigClockSource+0x208>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800a9ea:	683b      	ldr	r3, [r7, #0]
 800a9ec:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800a9ee:	683b      	ldr	r3, [r7, #0]
 800a9f0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a9f2:	461a      	mov	r2, r3
 800a9f4:	f000 fc96 	bl	800b324 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800a9f8:	687b      	ldr	r3, [r7, #4]
 800a9fa:	681b      	ldr	r3, [r3, #0]
 800a9fc:	2150      	movs	r1, #80	@ 0x50
 800a9fe:	4618      	mov	r0, r3
 800aa00:	f000 fcef 	bl	800b3e2 <TIM_ITRx_SetConfig>
      break;
 800aa04:	e02c      	b.n	800aa60 <HAL_TIM_ConfigClockSource+0x208>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800aa0a:	683b      	ldr	r3, [r7, #0]
 800aa0c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800aa0e:	683b      	ldr	r3, [r7, #0]
 800aa10:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800aa12:	461a      	mov	r2, r3
 800aa14:	f000 fcb5 	bl	800b382 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800aa18:	687b      	ldr	r3, [r7, #4]
 800aa1a:	681b      	ldr	r3, [r3, #0]
 800aa1c:	2160      	movs	r1, #96	@ 0x60
 800aa1e:	4618      	mov	r0, r3
 800aa20:	f000 fcdf 	bl	800b3e2 <TIM_ITRx_SetConfig>
      break;
 800aa24:	e01c      	b.n	800aa60 <HAL_TIM_ConfigClockSource+0x208>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800aa26:	687b      	ldr	r3, [r7, #4]
 800aa28:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800aa2a:	683b      	ldr	r3, [r7, #0]
 800aa2c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800aa2e:	683b      	ldr	r3, [r7, #0]
 800aa30:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800aa32:	461a      	mov	r2, r3
 800aa34:	f000 fc76 	bl	800b324 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800aa38:	687b      	ldr	r3, [r7, #4]
 800aa3a:	681b      	ldr	r3, [r3, #0]
 800aa3c:	2140      	movs	r1, #64	@ 0x40
 800aa3e:	4618      	mov	r0, r3
 800aa40:	f000 fccf 	bl	800b3e2 <TIM_ITRx_SetConfig>
      break;
 800aa44:	e00c      	b.n	800aa60 <HAL_TIM_ConfigClockSource+0x208>
    case TIM_CLOCKSOURCE_ITR12:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800aa46:	687b      	ldr	r3, [r7, #4]
 800aa48:	681a      	ldr	r2, [r3, #0]
 800aa4a:	683b      	ldr	r3, [r7, #0]
 800aa4c:	681b      	ldr	r3, [r3, #0]
 800aa4e:	4619      	mov	r1, r3
 800aa50:	4610      	mov	r0, r2
 800aa52:	f000 fcc6 	bl	800b3e2 <TIM_ITRx_SetConfig>
      break;
 800aa56:	e003      	b.n	800aa60 <HAL_TIM_ConfigClockSource+0x208>
    }

    default:
      status = HAL_ERROR;
 800aa58:	2301      	movs	r3, #1
 800aa5a:	73fb      	strb	r3, [r7, #15]
      break;
 800aa5c:	e000      	b.n	800aa60 <HAL_TIM_ConfigClockSource+0x208>
      break;
 800aa5e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800aa60:	687b      	ldr	r3, [r7, #4]
 800aa62:	2201      	movs	r2, #1
 800aa64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800aa68:	687b      	ldr	r3, [r7, #4]
 800aa6a:	2200      	movs	r2, #0
 800aa6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800aa70:	7bfb      	ldrb	r3, [r7, #15]
}
 800aa72:	4618      	mov	r0, r3
 800aa74:	3710      	adds	r7, #16
 800aa76:	46bd      	mov	sp, r7
 800aa78:	bd80      	pop	{r7, pc}
 800aa7a:	bf00      	nop
 800aa7c:	00100070 	.word	0x00100070
 800aa80:	00100060 	.word	0x00100060
 800aa84:	00100050 	.word	0x00100050
 800aa88:	00100040 	.word	0x00100040
 800aa8c:	00100030 	.word	0x00100030
 800aa90:	00100020 	.word	0x00100020

0800aa94 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800aa94:	b480      	push	{r7}
 800aa96:	b083      	sub	sp, #12
 800aa98:	af00      	add	r7, sp, #0
 800aa9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800aa9c:	bf00      	nop
 800aa9e:	370c      	adds	r7, #12
 800aaa0:	46bd      	mov	sp, r7
 800aaa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaa6:	4770      	bx	lr

0800aaa8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800aaa8:	b480      	push	{r7}
 800aaaa:	b083      	sub	sp, #12
 800aaac:	af00      	add	r7, sp, #0
 800aaae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800aab0:	bf00      	nop
 800aab2:	370c      	adds	r7, #12
 800aab4:	46bd      	mov	sp, r7
 800aab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaba:	4770      	bx	lr

0800aabc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800aabc:	b480      	push	{r7}
 800aabe:	b083      	sub	sp, #12
 800aac0:	af00      	add	r7, sp, #0
 800aac2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800aac4:	bf00      	nop
 800aac6:	370c      	adds	r7, #12
 800aac8:	46bd      	mov	sp, r7
 800aaca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aace:	4770      	bx	lr

0800aad0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800aad0:	b480      	push	{r7}
 800aad2:	b083      	sub	sp, #12
 800aad4:	af00      	add	r7, sp, #0
 800aad6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800aad8:	bf00      	nop
 800aada:	370c      	adds	r7, #12
 800aadc:	46bd      	mov	sp, r7
 800aade:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aae2:	4770      	bx	lr

0800aae4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800aae4:	b480      	push	{r7}
 800aae6:	b085      	sub	sp, #20
 800aae8:	af00      	add	r7, sp, #0
 800aaea:	6078      	str	r0, [r7, #4]
 800aaec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800aaee:	687b      	ldr	r3, [r7, #4]
 800aaf0:	681b      	ldr	r3, [r3, #0]
 800aaf2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	4a62      	ldr	r2, [pc, #392]	@ (800ac80 <TIM_Base_SetConfig+0x19c>)
 800aaf8:	4293      	cmp	r3, r2
 800aafa:	d02b      	beq.n	800ab54 <TIM_Base_SetConfig+0x70>
 800aafc:	687b      	ldr	r3, [r7, #4]
 800aafe:	4a61      	ldr	r2, [pc, #388]	@ (800ac84 <TIM_Base_SetConfig+0x1a0>)
 800ab00:	4293      	cmp	r3, r2
 800ab02:	d027      	beq.n	800ab54 <TIM_Base_SetConfig+0x70>
 800ab04:	687b      	ldr	r3, [r7, #4]
 800ab06:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ab0a:	d023      	beq.n	800ab54 <TIM_Base_SetConfig+0x70>
 800ab0c:	687b      	ldr	r3, [r7, #4]
 800ab0e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800ab12:	d01f      	beq.n	800ab54 <TIM_Base_SetConfig+0x70>
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	4a5c      	ldr	r2, [pc, #368]	@ (800ac88 <TIM_Base_SetConfig+0x1a4>)
 800ab18:	4293      	cmp	r3, r2
 800ab1a:	d01b      	beq.n	800ab54 <TIM_Base_SetConfig+0x70>
 800ab1c:	687b      	ldr	r3, [r7, #4]
 800ab1e:	4a5b      	ldr	r2, [pc, #364]	@ (800ac8c <TIM_Base_SetConfig+0x1a8>)
 800ab20:	4293      	cmp	r3, r2
 800ab22:	d017      	beq.n	800ab54 <TIM_Base_SetConfig+0x70>
 800ab24:	687b      	ldr	r3, [r7, #4]
 800ab26:	4a5a      	ldr	r2, [pc, #360]	@ (800ac90 <TIM_Base_SetConfig+0x1ac>)
 800ab28:	4293      	cmp	r3, r2
 800ab2a:	d013      	beq.n	800ab54 <TIM_Base_SetConfig+0x70>
 800ab2c:	687b      	ldr	r3, [r7, #4]
 800ab2e:	4a59      	ldr	r2, [pc, #356]	@ (800ac94 <TIM_Base_SetConfig+0x1b0>)
 800ab30:	4293      	cmp	r3, r2
 800ab32:	d00f      	beq.n	800ab54 <TIM_Base_SetConfig+0x70>
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	4a58      	ldr	r2, [pc, #352]	@ (800ac98 <TIM_Base_SetConfig+0x1b4>)
 800ab38:	4293      	cmp	r3, r2
 800ab3a:	d00b      	beq.n	800ab54 <TIM_Base_SetConfig+0x70>
 800ab3c:	687b      	ldr	r3, [r7, #4]
 800ab3e:	4a57      	ldr	r2, [pc, #348]	@ (800ac9c <TIM_Base_SetConfig+0x1b8>)
 800ab40:	4293      	cmp	r3, r2
 800ab42:	d007      	beq.n	800ab54 <TIM_Base_SetConfig+0x70>
 800ab44:	687b      	ldr	r3, [r7, #4]
 800ab46:	4a56      	ldr	r2, [pc, #344]	@ (800aca0 <TIM_Base_SetConfig+0x1bc>)
 800ab48:	4293      	cmp	r3, r2
 800ab4a:	d003      	beq.n	800ab54 <TIM_Base_SetConfig+0x70>
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	4a55      	ldr	r2, [pc, #340]	@ (800aca4 <TIM_Base_SetConfig+0x1c0>)
 800ab50:	4293      	cmp	r3, r2
 800ab52:	d108      	bne.n	800ab66 <TIM_Base_SetConfig+0x82>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800ab54:	68fb      	ldr	r3, [r7, #12]
 800ab56:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ab5a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800ab5c:	683b      	ldr	r3, [r7, #0]
 800ab5e:	685b      	ldr	r3, [r3, #4]
 800ab60:	68fa      	ldr	r2, [r7, #12]
 800ab62:	4313      	orrs	r3, r2
 800ab64:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800ab66:	687b      	ldr	r3, [r7, #4]
 800ab68:	4a45      	ldr	r2, [pc, #276]	@ (800ac80 <TIM_Base_SetConfig+0x19c>)
 800ab6a:	4293      	cmp	r3, r2
 800ab6c:	d03b      	beq.n	800abe6 <TIM_Base_SetConfig+0x102>
 800ab6e:	687b      	ldr	r3, [r7, #4]
 800ab70:	4a44      	ldr	r2, [pc, #272]	@ (800ac84 <TIM_Base_SetConfig+0x1a0>)
 800ab72:	4293      	cmp	r3, r2
 800ab74:	d037      	beq.n	800abe6 <TIM_Base_SetConfig+0x102>
 800ab76:	687b      	ldr	r3, [r7, #4]
 800ab78:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ab7c:	d033      	beq.n	800abe6 <TIM_Base_SetConfig+0x102>
 800ab7e:	687b      	ldr	r3, [r7, #4]
 800ab80:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800ab84:	d02f      	beq.n	800abe6 <TIM_Base_SetConfig+0x102>
 800ab86:	687b      	ldr	r3, [r7, #4]
 800ab88:	4a3f      	ldr	r2, [pc, #252]	@ (800ac88 <TIM_Base_SetConfig+0x1a4>)
 800ab8a:	4293      	cmp	r3, r2
 800ab8c:	d02b      	beq.n	800abe6 <TIM_Base_SetConfig+0x102>
 800ab8e:	687b      	ldr	r3, [r7, #4]
 800ab90:	4a3e      	ldr	r2, [pc, #248]	@ (800ac8c <TIM_Base_SetConfig+0x1a8>)
 800ab92:	4293      	cmp	r3, r2
 800ab94:	d027      	beq.n	800abe6 <TIM_Base_SetConfig+0x102>
 800ab96:	687b      	ldr	r3, [r7, #4]
 800ab98:	4a3d      	ldr	r2, [pc, #244]	@ (800ac90 <TIM_Base_SetConfig+0x1ac>)
 800ab9a:	4293      	cmp	r3, r2
 800ab9c:	d023      	beq.n	800abe6 <TIM_Base_SetConfig+0x102>
 800ab9e:	687b      	ldr	r3, [r7, #4]
 800aba0:	4a3c      	ldr	r2, [pc, #240]	@ (800ac94 <TIM_Base_SetConfig+0x1b0>)
 800aba2:	4293      	cmp	r3, r2
 800aba4:	d01f      	beq.n	800abe6 <TIM_Base_SetConfig+0x102>
 800aba6:	687b      	ldr	r3, [r7, #4]
 800aba8:	4a3b      	ldr	r2, [pc, #236]	@ (800ac98 <TIM_Base_SetConfig+0x1b4>)
 800abaa:	4293      	cmp	r3, r2
 800abac:	d01b      	beq.n	800abe6 <TIM_Base_SetConfig+0x102>
 800abae:	687b      	ldr	r3, [r7, #4]
 800abb0:	4a3a      	ldr	r2, [pc, #232]	@ (800ac9c <TIM_Base_SetConfig+0x1b8>)
 800abb2:	4293      	cmp	r3, r2
 800abb4:	d017      	beq.n	800abe6 <TIM_Base_SetConfig+0x102>
 800abb6:	687b      	ldr	r3, [r7, #4]
 800abb8:	4a39      	ldr	r2, [pc, #228]	@ (800aca0 <TIM_Base_SetConfig+0x1bc>)
 800abba:	4293      	cmp	r3, r2
 800abbc:	d013      	beq.n	800abe6 <TIM_Base_SetConfig+0x102>
 800abbe:	687b      	ldr	r3, [r7, #4]
 800abc0:	4a38      	ldr	r2, [pc, #224]	@ (800aca4 <TIM_Base_SetConfig+0x1c0>)
 800abc2:	4293      	cmp	r3, r2
 800abc4:	d00f      	beq.n	800abe6 <TIM_Base_SetConfig+0x102>
 800abc6:	687b      	ldr	r3, [r7, #4]
 800abc8:	4a37      	ldr	r2, [pc, #220]	@ (800aca8 <TIM_Base_SetConfig+0x1c4>)
 800abca:	4293      	cmp	r3, r2
 800abcc:	d00b      	beq.n	800abe6 <TIM_Base_SetConfig+0x102>
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	4a36      	ldr	r2, [pc, #216]	@ (800acac <TIM_Base_SetConfig+0x1c8>)
 800abd2:	4293      	cmp	r3, r2
 800abd4:	d007      	beq.n	800abe6 <TIM_Base_SetConfig+0x102>
 800abd6:	687b      	ldr	r3, [r7, #4]
 800abd8:	4a35      	ldr	r2, [pc, #212]	@ (800acb0 <TIM_Base_SetConfig+0x1cc>)
 800abda:	4293      	cmp	r3, r2
 800abdc:	d003      	beq.n	800abe6 <TIM_Base_SetConfig+0x102>
 800abde:	687b      	ldr	r3, [r7, #4]
 800abe0:	4a34      	ldr	r2, [pc, #208]	@ (800acb4 <TIM_Base_SetConfig+0x1d0>)
 800abe2:	4293      	cmp	r3, r2
 800abe4:	d108      	bne.n	800abf8 <TIM_Base_SetConfig+0x114>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800abe6:	68fb      	ldr	r3, [r7, #12]
 800abe8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800abec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800abee:	683b      	ldr	r3, [r7, #0]
 800abf0:	68db      	ldr	r3, [r3, #12]
 800abf2:	68fa      	ldr	r2, [r7, #12]
 800abf4:	4313      	orrs	r3, r2
 800abf6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800abf8:	68fb      	ldr	r3, [r7, #12]
 800abfa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800abfe:	683b      	ldr	r3, [r7, #0]
 800ac00:	695b      	ldr	r3, [r3, #20]
 800ac02:	4313      	orrs	r3, r2
 800ac04:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800ac06:	687b      	ldr	r3, [r7, #4]
 800ac08:	68fa      	ldr	r2, [r7, #12]
 800ac0a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800ac0c:	683b      	ldr	r3, [r7, #0]
 800ac0e:	689a      	ldr	r2, [r3, #8]
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800ac14:	683b      	ldr	r3, [r7, #0]
 800ac16:	681a      	ldr	r2, [r3, #0]
 800ac18:	687b      	ldr	r3, [r7, #4]
 800ac1a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800ac1c:	687b      	ldr	r3, [r7, #4]
 800ac1e:	4a18      	ldr	r2, [pc, #96]	@ (800ac80 <TIM_Base_SetConfig+0x19c>)
 800ac20:	4293      	cmp	r3, r2
 800ac22:	d013      	beq.n	800ac4c <TIM_Base_SetConfig+0x168>
 800ac24:	687b      	ldr	r3, [r7, #4]
 800ac26:	4a17      	ldr	r2, [pc, #92]	@ (800ac84 <TIM_Base_SetConfig+0x1a0>)
 800ac28:	4293      	cmp	r3, r2
 800ac2a:	d00f      	beq.n	800ac4c <TIM_Base_SetConfig+0x168>
 800ac2c:	687b      	ldr	r3, [r7, #4]
 800ac2e:	4a1c      	ldr	r2, [pc, #112]	@ (800aca0 <TIM_Base_SetConfig+0x1bc>)
 800ac30:	4293      	cmp	r3, r2
 800ac32:	d00b      	beq.n	800ac4c <TIM_Base_SetConfig+0x168>
 800ac34:	687b      	ldr	r3, [r7, #4]
 800ac36:	4a1b      	ldr	r2, [pc, #108]	@ (800aca4 <TIM_Base_SetConfig+0x1c0>)
 800ac38:	4293      	cmp	r3, r2
 800ac3a:	d007      	beq.n	800ac4c <TIM_Base_SetConfig+0x168>
 800ac3c:	687b      	ldr	r3, [r7, #4]
 800ac3e:	4a1c      	ldr	r2, [pc, #112]	@ (800acb0 <TIM_Base_SetConfig+0x1cc>)
 800ac40:	4293      	cmp	r3, r2
 800ac42:	d003      	beq.n	800ac4c <TIM_Base_SetConfig+0x168>
 800ac44:	687b      	ldr	r3, [r7, #4]
 800ac46:	4a1b      	ldr	r2, [pc, #108]	@ (800acb4 <TIM_Base_SetConfig+0x1d0>)
 800ac48:	4293      	cmp	r3, r2
 800ac4a:	d103      	bne.n	800ac54 <TIM_Base_SetConfig+0x170>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800ac4c:	683b      	ldr	r3, [r7, #0]
 800ac4e:	691a      	ldr	r2, [r3, #16]
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800ac54:	687b      	ldr	r3, [r7, #4]
 800ac56:	2201      	movs	r2, #1
 800ac58:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800ac5a:	687b      	ldr	r3, [r7, #4]
 800ac5c:	691b      	ldr	r3, [r3, #16]
 800ac5e:	f003 0301 	and.w	r3, r3, #1
 800ac62:	2b01      	cmp	r3, #1
 800ac64:	d105      	bne.n	800ac72 <TIM_Base_SetConfig+0x18e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800ac66:	687b      	ldr	r3, [r7, #4]
 800ac68:	691b      	ldr	r3, [r3, #16]
 800ac6a:	f023 0201 	bic.w	r2, r3, #1
 800ac6e:	687b      	ldr	r3, [r7, #4]
 800ac70:	611a      	str	r2, [r3, #16]
  }
}
 800ac72:	bf00      	nop
 800ac74:	3714      	adds	r7, #20
 800ac76:	46bd      	mov	sp, r7
 800ac78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac7c:	4770      	bx	lr
 800ac7e:	bf00      	nop
 800ac80:	40012c00 	.word	0x40012c00
 800ac84:	50012c00 	.word	0x50012c00
 800ac88:	40000400 	.word	0x40000400
 800ac8c:	50000400 	.word	0x50000400
 800ac90:	40000800 	.word	0x40000800
 800ac94:	50000800 	.word	0x50000800
 800ac98:	40000c00 	.word	0x40000c00
 800ac9c:	50000c00 	.word	0x50000c00
 800aca0:	40013400 	.word	0x40013400
 800aca4:	50013400 	.word	0x50013400
 800aca8:	40001800 	.word	0x40001800
 800acac:	50001800 	.word	0x50001800
 800acb0:	40014000 	.word	0x40014000
 800acb4:	50014000 	.word	0x50014000

0800acb8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800acb8:	b480      	push	{r7}
 800acba:	b087      	sub	sp, #28
 800acbc:	af00      	add	r7, sp, #0
 800acbe:	6078      	str	r0, [r7, #4]
 800acc0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800acc2:	687b      	ldr	r3, [r7, #4]
 800acc4:	6a1b      	ldr	r3, [r3, #32]
 800acc6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800acc8:	687b      	ldr	r3, [r7, #4]
 800acca:	6a1b      	ldr	r3, [r3, #32]
 800accc:	f023 0201 	bic.w	r2, r3, #1
 800acd0:	687b      	ldr	r3, [r7, #4]
 800acd2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800acd4:	687b      	ldr	r3, [r7, #4]
 800acd6:	685b      	ldr	r3, [r3, #4]
 800acd8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800acda:	687b      	ldr	r3, [r7, #4]
 800acdc:	699b      	ldr	r3, [r3, #24]
 800acde:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800ace0:	68fb      	ldr	r3, [r7, #12]
 800ace2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800ace6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800acea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800acec:	68fb      	ldr	r3, [r7, #12]
 800acee:	f023 0303 	bic.w	r3, r3, #3
 800acf2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800acf4:	683b      	ldr	r3, [r7, #0]
 800acf6:	681b      	ldr	r3, [r3, #0]
 800acf8:	68fa      	ldr	r2, [r7, #12]
 800acfa:	4313      	orrs	r3, r2
 800acfc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800acfe:	697b      	ldr	r3, [r7, #20]
 800ad00:	f023 0302 	bic.w	r3, r3, #2
 800ad04:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800ad06:	683b      	ldr	r3, [r7, #0]
 800ad08:	689b      	ldr	r3, [r3, #8]
 800ad0a:	697a      	ldr	r2, [r7, #20]
 800ad0c:	4313      	orrs	r3, r2
 800ad0e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800ad10:	687b      	ldr	r3, [r7, #4]
 800ad12:	4a30      	ldr	r2, [pc, #192]	@ (800add4 <TIM_OC1_SetConfig+0x11c>)
 800ad14:	4293      	cmp	r3, r2
 800ad16:	d013      	beq.n	800ad40 <TIM_OC1_SetConfig+0x88>
 800ad18:	687b      	ldr	r3, [r7, #4]
 800ad1a:	4a2f      	ldr	r2, [pc, #188]	@ (800add8 <TIM_OC1_SetConfig+0x120>)
 800ad1c:	4293      	cmp	r3, r2
 800ad1e:	d00f      	beq.n	800ad40 <TIM_OC1_SetConfig+0x88>
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	4a2e      	ldr	r2, [pc, #184]	@ (800addc <TIM_OC1_SetConfig+0x124>)
 800ad24:	4293      	cmp	r3, r2
 800ad26:	d00b      	beq.n	800ad40 <TIM_OC1_SetConfig+0x88>
 800ad28:	687b      	ldr	r3, [r7, #4]
 800ad2a:	4a2d      	ldr	r2, [pc, #180]	@ (800ade0 <TIM_OC1_SetConfig+0x128>)
 800ad2c:	4293      	cmp	r3, r2
 800ad2e:	d007      	beq.n	800ad40 <TIM_OC1_SetConfig+0x88>
 800ad30:	687b      	ldr	r3, [r7, #4]
 800ad32:	4a2c      	ldr	r2, [pc, #176]	@ (800ade4 <TIM_OC1_SetConfig+0x12c>)
 800ad34:	4293      	cmp	r3, r2
 800ad36:	d003      	beq.n	800ad40 <TIM_OC1_SetConfig+0x88>
 800ad38:	687b      	ldr	r3, [r7, #4]
 800ad3a:	4a2b      	ldr	r2, [pc, #172]	@ (800ade8 <TIM_OC1_SetConfig+0x130>)
 800ad3c:	4293      	cmp	r3, r2
 800ad3e:	d10c      	bne.n	800ad5a <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800ad40:	697b      	ldr	r3, [r7, #20]
 800ad42:	f023 0308 	bic.w	r3, r3, #8
 800ad46:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800ad48:	683b      	ldr	r3, [r7, #0]
 800ad4a:	68db      	ldr	r3, [r3, #12]
 800ad4c:	697a      	ldr	r2, [r7, #20]
 800ad4e:	4313      	orrs	r3, r2
 800ad50:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800ad52:	697b      	ldr	r3, [r7, #20]
 800ad54:	f023 0304 	bic.w	r3, r3, #4
 800ad58:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ad5a:	687b      	ldr	r3, [r7, #4]
 800ad5c:	4a1d      	ldr	r2, [pc, #116]	@ (800add4 <TIM_OC1_SetConfig+0x11c>)
 800ad5e:	4293      	cmp	r3, r2
 800ad60:	d013      	beq.n	800ad8a <TIM_OC1_SetConfig+0xd2>
 800ad62:	687b      	ldr	r3, [r7, #4]
 800ad64:	4a1c      	ldr	r2, [pc, #112]	@ (800add8 <TIM_OC1_SetConfig+0x120>)
 800ad66:	4293      	cmp	r3, r2
 800ad68:	d00f      	beq.n	800ad8a <TIM_OC1_SetConfig+0xd2>
 800ad6a:	687b      	ldr	r3, [r7, #4]
 800ad6c:	4a1b      	ldr	r2, [pc, #108]	@ (800addc <TIM_OC1_SetConfig+0x124>)
 800ad6e:	4293      	cmp	r3, r2
 800ad70:	d00b      	beq.n	800ad8a <TIM_OC1_SetConfig+0xd2>
 800ad72:	687b      	ldr	r3, [r7, #4]
 800ad74:	4a1a      	ldr	r2, [pc, #104]	@ (800ade0 <TIM_OC1_SetConfig+0x128>)
 800ad76:	4293      	cmp	r3, r2
 800ad78:	d007      	beq.n	800ad8a <TIM_OC1_SetConfig+0xd2>
 800ad7a:	687b      	ldr	r3, [r7, #4]
 800ad7c:	4a19      	ldr	r2, [pc, #100]	@ (800ade4 <TIM_OC1_SetConfig+0x12c>)
 800ad7e:	4293      	cmp	r3, r2
 800ad80:	d003      	beq.n	800ad8a <TIM_OC1_SetConfig+0xd2>
 800ad82:	687b      	ldr	r3, [r7, #4]
 800ad84:	4a18      	ldr	r2, [pc, #96]	@ (800ade8 <TIM_OC1_SetConfig+0x130>)
 800ad86:	4293      	cmp	r3, r2
 800ad88:	d111      	bne.n	800adae <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800ad8a:	693b      	ldr	r3, [r7, #16]
 800ad8c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ad90:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800ad92:	693b      	ldr	r3, [r7, #16]
 800ad94:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800ad98:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800ad9a:	683b      	ldr	r3, [r7, #0]
 800ad9c:	695b      	ldr	r3, [r3, #20]
 800ad9e:	693a      	ldr	r2, [r7, #16]
 800ada0:	4313      	orrs	r3, r2
 800ada2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800ada4:	683b      	ldr	r3, [r7, #0]
 800ada6:	699b      	ldr	r3, [r3, #24]
 800ada8:	693a      	ldr	r2, [r7, #16]
 800adaa:	4313      	orrs	r3, r2
 800adac:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800adae:	687b      	ldr	r3, [r7, #4]
 800adb0:	693a      	ldr	r2, [r7, #16]
 800adb2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800adb4:	687b      	ldr	r3, [r7, #4]
 800adb6:	68fa      	ldr	r2, [r7, #12]
 800adb8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800adba:	683b      	ldr	r3, [r7, #0]
 800adbc:	685a      	ldr	r2, [r3, #4]
 800adbe:	687b      	ldr	r3, [r7, #4]
 800adc0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800adc2:	687b      	ldr	r3, [r7, #4]
 800adc4:	697a      	ldr	r2, [r7, #20]
 800adc6:	621a      	str	r2, [r3, #32]
}
 800adc8:	bf00      	nop
 800adca:	371c      	adds	r7, #28
 800adcc:	46bd      	mov	sp, r7
 800adce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800add2:	4770      	bx	lr
 800add4:	40012c00 	.word	0x40012c00
 800add8:	50012c00 	.word	0x50012c00
 800addc:	40013400 	.word	0x40013400
 800ade0:	50013400 	.word	0x50013400
 800ade4:	40014000 	.word	0x40014000
 800ade8:	50014000 	.word	0x50014000

0800adec <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800adec:	b480      	push	{r7}
 800adee:	b087      	sub	sp, #28
 800adf0:	af00      	add	r7, sp, #0
 800adf2:	6078      	str	r0, [r7, #4]
 800adf4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800adf6:	687b      	ldr	r3, [r7, #4]
 800adf8:	6a1b      	ldr	r3, [r3, #32]
 800adfa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800adfc:	687b      	ldr	r3, [r7, #4]
 800adfe:	6a1b      	ldr	r3, [r3, #32]
 800ae00:	f023 0210 	bic.w	r2, r3, #16
 800ae04:	687b      	ldr	r3, [r7, #4]
 800ae06:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ae08:	687b      	ldr	r3, [r7, #4]
 800ae0a:	685b      	ldr	r3, [r3, #4]
 800ae0c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800ae0e:	687b      	ldr	r3, [r7, #4]
 800ae10:	699b      	ldr	r3, [r3, #24]
 800ae12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800ae14:	68fb      	ldr	r3, [r7, #12]
 800ae16:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800ae1a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ae1e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800ae20:	68fb      	ldr	r3, [r7, #12]
 800ae22:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ae26:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ae28:	683b      	ldr	r3, [r7, #0]
 800ae2a:	681b      	ldr	r3, [r3, #0]
 800ae2c:	021b      	lsls	r3, r3, #8
 800ae2e:	68fa      	ldr	r2, [r7, #12]
 800ae30:	4313      	orrs	r3, r2
 800ae32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800ae34:	697b      	ldr	r3, [r7, #20]
 800ae36:	f023 0320 	bic.w	r3, r3, #32
 800ae3a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800ae3c:	683b      	ldr	r3, [r7, #0]
 800ae3e:	689b      	ldr	r3, [r3, #8]
 800ae40:	011b      	lsls	r3, r3, #4
 800ae42:	697a      	ldr	r2, [r7, #20]
 800ae44:	4313      	orrs	r3, r2
 800ae46:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	4a2e      	ldr	r2, [pc, #184]	@ (800af04 <TIM_OC2_SetConfig+0x118>)
 800ae4c:	4293      	cmp	r3, r2
 800ae4e:	d00b      	beq.n	800ae68 <TIM_OC2_SetConfig+0x7c>
 800ae50:	687b      	ldr	r3, [r7, #4]
 800ae52:	4a2d      	ldr	r2, [pc, #180]	@ (800af08 <TIM_OC2_SetConfig+0x11c>)
 800ae54:	4293      	cmp	r3, r2
 800ae56:	d007      	beq.n	800ae68 <TIM_OC2_SetConfig+0x7c>
 800ae58:	687b      	ldr	r3, [r7, #4]
 800ae5a:	4a2c      	ldr	r2, [pc, #176]	@ (800af0c <TIM_OC2_SetConfig+0x120>)
 800ae5c:	4293      	cmp	r3, r2
 800ae5e:	d003      	beq.n	800ae68 <TIM_OC2_SetConfig+0x7c>
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	4a2b      	ldr	r2, [pc, #172]	@ (800af10 <TIM_OC2_SetConfig+0x124>)
 800ae64:	4293      	cmp	r3, r2
 800ae66:	d10d      	bne.n	800ae84 <TIM_OC2_SetConfig+0x98>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800ae68:	697b      	ldr	r3, [r7, #20]
 800ae6a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ae6e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800ae70:	683b      	ldr	r3, [r7, #0]
 800ae72:	68db      	ldr	r3, [r3, #12]
 800ae74:	011b      	lsls	r3, r3, #4
 800ae76:	697a      	ldr	r2, [r7, #20]
 800ae78:	4313      	orrs	r3, r2
 800ae7a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800ae7c:	697b      	ldr	r3, [r7, #20]
 800ae7e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ae82:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ae84:	687b      	ldr	r3, [r7, #4]
 800ae86:	4a1f      	ldr	r2, [pc, #124]	@ (800af04 <TIM_OC2_SetConfig+0x118>)
 800ae88:	4293      	cmp	r3, r2
 800ae8a:	d013      	beq.n	800aeb4 <TIM_OC2_SetConfig+0xc8>
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	4a1e      	ldr	r2, [pc, #120]	@ (800af08 <TIM_OC2_SetConfig+0x11c>)
 800ae90:	4293      	cmp	r3, r2
 800ae92:	d00f      	beq.n	800aeb4 <TIM_OC2_SetConfig+0xc8>
 800ae94:	687b      	ldr	r3, [r7, #4]
 800ae96:	4a1d      	ldr	r2, [pc, #116]	@ (800af0c <TIM_OC2_SetConfig+0x120>)
 800ae98:	4293      	cmp	r3, r2
 800ae9a:	d00b      	beq.n	800aeb4 <TIM_OC2_SetConfig+0xc8>
 800ae9c:	687b      	ldr	r3, [r7, #4]
 800ae9e:	4a1c      	ldr	r2, [pc, #112]	@ (800af10 <TIM_OC2_SetConfig+0x124>)
 800aea0:	4293      	cmp	r3, r2
 800aea2:	d007      	beq.n	800aeb4 <TIM_OC2_SetConfig+0xc8>
 800aea4:	687b      	ldr	r3, [r7, #4]
 800aea6:	4a1b      	ldr	r2, [pc, #108]	@ (800af14 <TIM_OC2_SetConfig+0x128>)
 800aea8:	4293      	cmp	r3, r2
 800aeaa:	d003      	beq.n	800aeb4 <TIM_OC2_SetConfig+0xc8>
 800aeac:	687b      	ldr	r3, [r7, #4]
 800aeae:	4a1a      	ldr	r2, [pc, #104]	@ (800af18 <TIM_OC2_SetConfig+0x12c>)
 800aeb0:	4293      	cmp	r3, r2
 800aeb2:	d113      	bne.n	800aedc <TIM_OC2_SetConfig+0xf0>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800aeb4:	693b      	ldr	r3, [r7, #16]
 800aeb6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800aeba:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800aebc:	693b      	ldr	r3, [r7, #16]
 800aebe:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800aec2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800aec4:	683b      	ldr	r3, [r7, #0]
 800aec6:	695b      	ldr	r3, [r3, #20]
 800aec8:	009b      	lsls	r3, r3, #2
 800aeca:	693a      	ldr	r2, [r7, #16]
 800aecc:	4313      	orrs	r3, r2
 800aece:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800aed0:	683b      	ldr	r3, [r7, #0]
 800aed2:	699b      	ldr	r3, [r3, #24]
 800aed4:	009b      	lsls	r3, r3, #2
 800aed6:	693a      	ldr	r2, [r7, #16]
 800aed8:	4313      	orrs	r3, r2
 800aeda:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800aedc:	687b      	ldr	r3, [r7, #4]
 800aede:	693a      	ldr	r2, [r7, #16]
 800aee0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800aee2:	687b      	ldr	r3, [r7, #4]
 800aee4:	68fa      	ldr	r2, [r7, #12]
 800aee6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800aee8:	683b      	ldr	r3, [r7, #0]
 800aeea:	685a      	ldr	r2, [r3, #4]
 800aeec:	687b      	ldr	r3, [r7, #4]
 800aeee:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800aef0:	687b      	ldr	r3, [r7, #4]
 800aef2:	697a      	ldr	r2, [r7, #20]
 800aef4:	621a      	str	r2, [r3, #32]
}
 800aef6:	bf00      	nop
 800aef8:	371c      	adds	r7, #28
 800aefa:	46bd      	mov	sp, r7
 800aefc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af00:	4770      	bx	lr
 800af02:	bf00      	nop
 800af04:	40012c00 	.word	0x40012c00
 800af08:	50012c00 	.word	0x50012c00
 800af0c:	40013400 	.word	0x40013400
 800af10:	50013400 	.word	0x50013400
 800af14:	40014000 	.word	0x40014000
 800af18:	50014000 	.word	0x50014000

0800af1c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800af1c:	b480      	push	{r7}
 800af1e:	b087      	sub	sp, #28
 800af20:	af00      	add	r7, sp, #0
 800af22:	6078      	str	r0, [r7, #4]
 800af24:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800af26:	687b      	ldr	r3, [r7, #4]
 800af28:	6a1b      	ldr	r3, [r3, #32]
 800af2a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800af2c:	687b      	ldr	r3, [r7, #4]
 800af2e:	6a1b      	ldr	r3, [r3, #32]
 800af30:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800af34:	687b      	ldr	r3, [r7, #4]
 800af36:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800af38:	687b      	ldr	r3, [r7, #4]
 800af3a:	685b      	ldr	r3, [r3, #4]
 800af3c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800af3e:	687b      	ldr	r3, [r7, #4]
 800af40:	69db      	ldr	r3, [r3, #28]
 800af42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800af44:	68fb      	ldr	r3, [r7, #12]
 800af46:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800af4a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800af4e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800af50:	68fb      	ldr	r3, [r7, #12]
 800af52:	f023 0303 	bic.w	r3, r3, #3
 800af56:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800af58:	683b      	ldr	r3, [r7, #0]
 800af5a:	681b      	ldr	r3, [r3, #0]
 800af5c:	68fa      	ldr	r2, [r7, #12]
 800af5e:	4313      	orrs	r3, r2
 800af60:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800af62:	697b      	ldr	r3, [r7, #20]
 800af64:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800af68:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800af6a:	683b      	ldr	r3, [r7, #0]
 800af6c:	689b      	ldr	r3, [r3, #8]
 800af6e:	021b      	lsls	r3, r3, #8
 800af70:	697a      	ldr	r2, [r7, #20]
 800af72:	4313      	orrs	r3, r2
 800af74:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800af76:	687b      	ldr	r3, [r7, #4]
 800af78:	4a2d      	ldr	r2, [pc, #180]	@ (800b030 <TIM_OC3_SetConfig+0x114>)
 800af7a:	4293      	cmp	r3, r2
 800af7c:	d00b      	beq.n	800af96 <TIM_OC3_SetConfig+0x7a>
 800af7e:	687b      	ldr	r3, [r7, #4]
 800af80:	4a2c      	ldr	r2, [pc, #176]	@ (800b034 <TIM_OC3_SetConfig+0x118>)
 800af82:	4293      	cmp	r3, r2
 800af84:	d007      	beq.n	800af96 <TIM_OC3_SetConfig+0x7a>
 800af86:	687b      	ldr	r3, [r7, #4]
 800af88:	4a2b      	ldr	r2, [pc, #172]	@ (800b038 <TIM_OC3_SetConfig+0x11c>)
 800af8a:	4293      	cmp	r3, r2
 800af8c:	d003      	beq.n	800af96 <TIM_OC3_SetConfig+0x7a>
 800af8e:	687b      	ldr	r3, [r7, #4]
 800af90:	4a2a      	ldr	r2, [pc, #168]	@ (800b03c <TIM_OC3_SetConfig+0x120>)
 800af92:	4293      	cmp	r3, r2
 800af94:	d10d      	bne.n	800afb2 <TIM_OC3_SetConfig+0x96>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800af96:	697b      	ldr	r3, [r7, #20]
 800af98:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800af9c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800af9e:	683b      	ldr	r3, [r7, #0]
 800afa0:	68db      	ldr	r3, [r3, #12]
 800afa2:	021b      	lsls	r3, r3, #8
 800afa4:	697a      	ldr	r2, [r7, #20]
 800afa6:	4313      	orrs	r3, r2
 800afa8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800afaa:	697b      	ldr	r3, [r7, #20]
 800afac:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800afb0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800afb2:	687b      	ldr	r3, [r7, #4]
 800afb4:	4a1e      	ldr	r2, [pc, #120]	@ (800b030 <TIM_OC3_SetConfig+0x114>)
 800afb6:	4293      	cmp	r3, r2
 800afb8:	d013      	beq.n	800afe2 <TIM_OC3_SetConfig+0xc6>
 800afba:	687b      	ldr	r3, [r7, #4]
 800afbc:	4a1d      	ldr	r2, [pc, #116]	@ (800b034 <TIM_OC3_SetConfig+0x118>)
 800afbe:	4293      	cmp	r3, r2
 800afc0:	d00f      	beq.n	800afe2 <TIM_OC3_SetConfig+0xc6>
 800afc2:	687b      	ldr	r3, [r7, #4]
 800afc4:	4a1c      	ldr	r2, [pc, #112]	@ (800b038 <TIM_OC3_SetConfig+0x11c>)
 800afc6:	4293      	cmp	r3, r2
 800afc8:	d00b      	beq.n	800afe2 <TIM_OC3_SetConfig+0xc6>
 800afca:	687b      	ldr	r3, [r7, #4]
 800afcc:	4a1b      	ldr	r2, [pc, #108]	@ (800b03c <TIM_OC3_SetConfig+0x120>)
 800afce:	4293      	cmp	r3, r2
 800afd0:	d007      	beq.n	800afe2 <TIM_OC3_SetConfig+0xc6>
 800afd2:	687b      	ldr	r3, [r7, #4]
 800afd4:	4a1a      	ldr	r2, [pc, #104]	@ (800b040 <TIM_OC3_SetConfig+0x124>)
 800afd6:	4293      	cmp	r3, r2
 800afd8:	d003      	beq.n	800afe2 <TIM_OC3_SetConfig+0xc6>
 800afda:	687b      	ldr	r3, [r7, #4]
 800afdc:	4a19      	ldr	r2, [pc, #100]	@ (800b044 <TIM_OC3_SetConfig+0x128>)
 800afde:	4293      	cmp	r3, r2
 800afe0:	d113      	bne.n	800b00a <TIM_OC3_SetConfig+0xee>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800afe2:	693b      	ldr	r3, [r7, #16]
 800afe4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800afe8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800afea:	693b      	ldr	r3, [r7, #16]
 800afec:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800aff0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800aff2:	683b      	ldr	r3, [r7, #0]
 800aff4:	695b      	ldr	r3, [r3, #20]
 800aff6:	011b      	lsls	r3, r3, #4
 800aff8:	693a      	ldr	r2, [r7, #16]
 800affa:	4313      	orrs	r3, r2
 800affc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800affe:	683b      	ldr	r3, [r7, #0]
 800b000:	699b      	ldr	r3, [r3, #24]
 800b002:	011b      	lsls	r3, r3, #4
 800b004:	693a      	ldr	r2, [r7, #16]
 800b006:	4313      	orrs	r3, r2
 800b008:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b00a:	687b      	ldr	r3, [r7, #4]
 800b00c:	693a      	ldr	r2, [r7, #16]
 800b00e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b010:	687b      	ldr	r3, [r7, #4]
 800b012:	68fa      	ldr	r2, [r7, #12]
 800b014:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800b016:	683b      	ldr	r3, [r7, #0]
 800b018:	685a      	ldr	r2, [r3, #4]
 800b01a:	687b      	ldr	r3, [r7, #4]
 800b01c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b01e:	687b      	ldr	r3, [r7, #4]
 800b020:	697a      	ldr	r2, [r7, #20]
 800b022:	621a      	str	r2, [r3, #32]
}
 800b024:	bf00      	nop
 800b026:	371c      	adds	r7, #28
 800b028:	46bd      	mov	sp, r7
 800b02a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b02e:	4770      	bx	lr
 800b030:	40012c00 	.word	0x40012c00
 800b034:	50012c00 	.word	0x50012c00
 800b038:	40013400 	.word	0x40013400
 800b03c:	50013400 	.word	0x50013400
 800b040:	40014000 	.word	0x40014000
 800b044:	50014000 	.word	0x50014000

0800b048 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b048:	b480      	push	{r7}
 800b04a:	b087      	sub	sp, #28
 800b04c:	af00      	add	r7, sp, #0
 800b04e:	6078      	str	r0, [r7, #4]
 800b050:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b052:	687b      	ldr	r3, [r7, #4]
 800b054:	6a1b      	ldr	r3, [r3, #32]
 800b056:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800b058:	687b      	ldr	r3, [r7, #4]
 800b05a:	6a1b      	ldr	r3, [r3, #32]
 800b05c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800b060:	687b      	ldr	r3, [r7, #4]
 800b062:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b064:	687b      	ldr	r3, [r7, #4]
 800b066:	685b      	ldr	r3, [r3, #4]
 800b068:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b06a:	687b      	ldr	r3, [r7, #4]
 800b06c:	69db      	ldr	r3, [r3, #28]
 800b06e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800b070:	68fb      	ldr	r3, [r7, #12]
 800b072:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b076:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b07a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800b07c:	68fb      	ldr	r3, [r7, #12]
 800b07e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b082:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b084:	683b      	ldr	r3, [r7, #0]
 800b086:	681b      	ldr	r3, [r3, #0]
 800b088:	021b      	lsls	r3, r3, #8
 800b08a:	68fa      	ldr	r2, [r7, #12]
 800b08c:	4313      	orrs	r3, r2
 800b08e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800b090:	697b      	ldr	r3, [r7, #20]
 800b092:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800b096:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800b098:	683b      	ldr	r3, [r7, #0]
 800b09a:	689b      	ldr	r3, [r3, #8]
 800b09c:	031b      	lsls	r3, r3, #12
 800b09e:	697a      	ldr	r2, [r7, #20]
 800b0a0:	4313      	orrs	r3, r2
 800b0a2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800b0a4:	687b      	ldr	r3, [r7, #4]
 800b0a6:	4a2e      	ldr	r2, [pc, #184]	@ (800b160 <TIM_OC4_SetConfig+0x118>)
 800b0a8:	4293      	cmp	r3, r2
 800b0aa:	d00b      	beq.n	800b0c4 <TIM_OC4_SetConfig+0x7c>
 800b0ac:	687b      	ldr	r3, [r7, #4]
 800b0ae:	4a2d      	ldr	r2, [pc, #180]	@ (800b164 <TIM_OC4_SetConfig+0x11c>)
 800b0b0:	4293      	cmp	r3, r2
 800b0b2:	d007      	beq.n	800b0c4 <TIM_OC4_SetConfig+0x7c>
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	4a2c      	ldr	r2, [pc, #176]	@ (800b168 <TIM_OC4_SetConfig+0x120>)
 800b0b8:	4293      	cmp	r3, r2
 800b0ba:	d003      	beq.n	800b0c4 <TIM_OC4_SetConfig+0x7c>
 800b0bc:	687b      	ldr	r3, [r7, #4]
 800b0be:	4a2b      	ldr	r2, [pc, #172]	@ (800b16c <TIM_OC4_SetConfig+0x124>)
 800b0c0:	4293      	cmp	r3, r2
 800b0c2:	d10d      	bne.n	800b0e0 <TIM_OC4_SetConfig+0x98>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800b0c4:	697b      	ldr	r3, [r7, #20]
 800b0c6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800b0ca:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800b0cc:	683b      	ldr	r3, [r7, #0]
 800b0ce:	68db      	ldr	r3, [r3, #12]
 800b0d0:	031b      	lsls	r3, r3, #12
 800b0d2:	697a      	ldr	r2, [r7, #20]
 800b0d4:	4313      	orrs	r3, r2
 800b0d6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800b0d8:	697b      	ldr	r3, [r7, #20]
 800b0da:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b0de:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	4a1f      	ldr	r2, [pc, #124]	@ (800b160 <TIM_OC4_SetConfig+0x118>)
 800b0e4:	4293      	cmp	r3, r2
 800b0e6:	d013      	beq.n	800b110 <TIM_OC4_SetConfig+0xc8>
 800b0e8:	687b      	ldr	r3, [r7, #4]
 800b0ea:	4a1e      	ldr	r2, [pc, #120]	@ (800b164 <TIM_OC4_SetConfig+0x11c>)
 800b0ec:	4293      	cmp	r3, r2
 800b0ee:	d00f      	beq.n	800b110 <TIM_OC4_SetConfig+0xc8>
 800b0f0:	687b      	ldr	r3, [r7, #4]
 800b0f2:	4a1d      	ldr	r2, [pc, #116]	@ (800b168 <TIM_OC4_SetConfig+0x120>)
 800b0f4:	4293      	cmp	r3, r2
 800b0f6:	d00b      	beq.n	800b110 <TIM_OC4_SetConfig+0xc8>
 800b0f8:	687b      	ldr	r3, [r7, #4]
 800b0fa:	4a1c      	ldr	r2, [pc, #112]	@ (800b16c <TIM_OC4_SetConfig+0x124>)
 800b0fc:	4293      	cmp	r3, r2
 800b0fe:	d007      	beq.n	800b110 <TIM_OC4_SetConfig+0xc8>
 800b100:	687b      	ldr	r3, [r7, #4]
 800b102:	4a1b      	ldr	r2, [pc, #108]	@ (800b170 <TIM_OC4_SetConfig+0x128>)
 800b104:	4293      	cmp	r3, r2
 800b106:	d003      	beq.n	800b110 <TIM_OC4_SetConfig+0xc8>
 800b108:	687b      	ldr	r3, [r7, #4]
 800b10a:	4a1a      	ldr	r2, [pc, #104]	@ (800b174 <TIM_OC4_SetConfig+0x12c>)
 800b10c:	4293      	cmp	r3, r2
 800b10e:	d113      	bne.n	800b138 <TIM_OC4_SetConfig+0xf0>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800b110:	693b      	ldr	r3, [r7, #16]
 800b112:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b116:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800b118:	693b      	ldr	r3, [r7, #16]
 800b11a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800b11e:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800b120:	683b      	ldr	r3, [r7, #0]
 800b122:	695b      	ldr	r3, [r3, #20]
 800b124:	019b      	lsls	r3, r3, #6
 800b126:	693a      	ldr	r2, [r7, #16]
 800b128:	4313      	orrs	r3, r2
 800b12a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800b12c:	683b      	ldr	r3, [r7, #0]
 800b12e:	699b      	ldr	r3, [r3, #24]
 800b130:	019b      	lsls	r3, r3, #6
 800b132:	693a      	ldr	r2, [r7, #16]
 800b134:	4313      	orrs	r3, r2
 800b136:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b138:	687b      	ldr	r3, [r7, #4]
 800b13a:	693a      	ldr	r2, [r7, #16]
 800b13c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b13e:	687b      	ldr	r3, [r7, #4]
 800b140:	68fa      	ldr	r2, [r7, #12]
 800b142:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800b144:	683b      	ldr	r3, [r7, #0]
 800b146:	685a      	ldr	r2, [r3, #4]
 800b148:	687b      	ldr	r3, [r7, #4]
 800b14a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b14c:	687b      	ldr	r3, [r7, #4]
 800b14e:	697a      	ldr	r2, [r7, #20]
 800b150:	621a      	str	r2, [r3, #32]
}
 800b152:	bf00      	nop
 800b154:	371c      	adds	r7, #28
 800b156:	46bd      	mov	sp, r7
 800b158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b15c:	4770      	bx	lr
 800b15e:	bf00      	nop
 800b160:	40012c00 	.word	0x40012c00
 800b164:	50012c00 	.word	0x50012c00
 800b168:	40013400 	.word	0x40013400
 800b16c:	50013400 	.word	0x50013400
 800b170:	40014000 	.word	0x40014000
 800b174:	50014000 	.word	0x50014000

0800b178 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800b178:	b480      	push	{r7}
 800b17a:	b087      	sub	sp, #28
 800b17c:	af00      	add	r7, sp, #0
 800b17e:	6078      	str	r0, [r7, #4]
 800b180:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b182:	687b      	ldr	r3, [r7, #4]
 800b184:	6a1b      	ldr	r3, [r3, #32]
 800b186:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800b188:	687b      	ldr	r3, [r7, #4]
 800b18a:	6a1b      	ldr	r3, [r3, #32]
 800b18c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800b190:	687b      	ldr	r3, [r7, #4]
 800b192:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b194:	687b      	ldr	r3, [r7, #4]
 800b196:	685b      	ldr	r3, [r3, #4]
 800b198:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800b19a:	687b      	ldr	r3, [r7, #4]
 800b19c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b19e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800b1a0:	68fb      	ldr	r3, [r7, #12]
 800b1a2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b1a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b1aa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b1ac:	683b      	ldr	r3, [r7, #0]
 800b1ae:	681b      	ldr	r3, [r3, #0]
 800b1b0:	68fa      	ldr	r2, [r7, #12]
 800b1b2:	4313      	orrs	r3, r2
 800b1b4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800b1b6:	693b      	ldr	r3, [r7, #16]
 800b1b8:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800b1bc:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800b1be:	683b      	ldr	r3, [r7, #0]
 800b1c0:	689b      	ldr	r3, [r3, #8]
 800b1c2:	041b      	lsls	r3, r3, #16
 800b1c4:	693a      	ldr	r2, [r7, #16]
 800b1c6:	4313      	orrs	r3, r2
 800b1c8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b1ca:	687b      	ldr	r3, [r7, #4]
 800b1cc:	4a19      	ldr	r2, [pc, #100]	@ (800b234 <TIM_OC5_SetConfig+0xbc>)
 800b1ce:	4293      	cmp	r3, r2
 800b1d0:	d013      	beq.n	800b1fa <TIM_OC5_SetConfig+0x82>
 800b1d2:	687b      	ldr	r3, [r7, #4]
 800b1d4:	4a18      	ldr	r2, [pc, #96]	@ (800b238 <TIM_OC5_SetConfig+0xc0>)
 800b1d6:	4293      	cmp	r3, r2
 800b1d8:	d00f      	beq.n	800b1fa <TIM_OC5_SetConfig+0x82>
 800b1da:	687b      	ldr	r3, [r7, #4]
 800b1dc:	4a17      	ldr	r2, [pc, #92]	@ (800b23c <TIM_OC5_SetConfig+0xc4>)
 800b1de:	4293      	cmp	r3, r2
 800b1e0:	d00b      	beq.n	800b1fa <TIM_OC5_SetConfig+0x82>
 800b1e2:	687b      	ldr	r3, [r7, #4]
 800b1e4:	4a16      	ldr	r2, [pc, #88]	@ (800b240 <TIM_OC5_SetConfig+0xc8>)
 800b1e6:	4293      	cmp	r3, r2
 800b1e8:	d007      	beq.n	800b1fa <TIM_OC5_SetConfig+0x82>
 800b1ea:	687b      	ldr	r3, [r7, #4]
 800b1ec:	4a15      	ldr	r2, [pc, #84]	@ (800b244 <TIM_OC5_SetConfig+0xcc>)
 800b1ee:	4293      	cmp	r3, r2
 800b1f0:	d003      	beq.n	800b1fa <TIM_OC5_SetConfig+0x82>
 800b1f2:	687b      	ldr	r3, [r7, #4]
 800b1f4:	4a14      	ldr	r2, [pc, #80]	@ (800b248 <TIM_OC5_SetConfig+0xd0>)
 800b1f6:	4293      	cmp	r3, r2
 800b1f8:	d109      	bne.n	800b20e <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800b1fa:	697b      	ldr	r3, [r7, #20]
 800b1fc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b200:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800b202:	683b      	ldr	r3, [r7, #0]
 800b204:	695b      	ldr	r3, [r3, #20]
 800b206:	021b      	lsls	r3, r3, #8
 800b208:	697a      	ldr	r2, [r7, #20]
 800b20a:	4313      	orrs	r3, r2
 800b20c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b20e:	687b      	ldr	r3, [r7, #4]
 800b210:	697a      	ldr	r2, [r7, #20]
 800b212:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800b214:	687b      	ldr	r3, [r7, #4]
 800b216:	68fa      	ldr	r2, [r7, #12]
 800b218:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800b21a:	683b      	ldr	r3, [r7, #0]
 800b21c:	685a      	ldr	r2, [r3, #4]
 800b21e:	687b      	ldr	r3, [r7, #4]
 800b220:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b222:	687b      	ldr	r3, [r7, #4]
 800b224:	693a      	ldr	r2, [r7, #16]
 800b226:	621a      	str	r2, [r3, #32]
}
 800b228:	bf00      	nop
 800b22a:	371c      	adds	r7, #28
 800b22c:	46bd      	mov	sp, r7
 800b22e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b232:	4770      	bx	lr
 800b234:	40012c00 	.word	0x40012c00
 800b238:	50012c00 	.word	0x50012c00
 800b23c:	40013400 	.word	0x40013400
 800b240:	50013400 	.word	0x50013400
 800b244:	40014000 	.word	0x40014000
 800b248:	50014000 	.word	0x50014000

0800b24c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800b24c:	b480      	push	{r7}
 800b24e:	b087      	sub	sp, #28
 800b250:	af00      	add	r7, sp, #0
 800b252:	6078      	str	r0, [r7, #4]
 800b254:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b256:	687b      	ldr	r3, [r7, #4]
 800b258:	6a1b      	ldr	r3, [r3, #32]
 800b25a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800b25c:	687b      	ldr	r3, [r7, #4]
 800b25e:	6a1b      	ldr	r3, [r3, #32]
 800b260:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800b264:	687b      	ldr	r3, [r7, #4]
 800b266:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b268:	687b      	ldr	r3, [r7, #4]
 800b26a:	685b      	ldr	r3, [r3, #4]
 800b26c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800b26e:	687b      	ldr	r3, [r7, #4]
 800b270:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b272:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800b274:	68fb      	ldr	r3, [r7, #12]
 800b276:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b27a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b27e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b280:	683b      	ldr	r3, [r7, #0]
 800b282:	681b      	ldr	r3, [r3, #0]
 800b284:	021b      	lsls	r3, r3, #8
 800b286:	68fa      	ldr	r2, [r7, #12]
 800b288:	4313      	orrs	r3, r2
 800b28a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800b28c:	693b      	ldr	r3, [r7, #16]
 800b28e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800b292:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800b294:	683b      	ldr	r3, [r7, #0]
 800b296:	689b      	ldr	r3, [r3, #8]
 800b298:	051b      	lsls	r3, r3, #20
 800b29a:	693a      	ldr	r2, [r7, #16]
 800b29c:	4313      	orrs	r3, r2
 800b29e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	4a1a      	ldr	r2, [pc, #104]	@ (800b30c <TIM_OC6_SetConfig+0xc0>)
 800b2a4:	4293      	cmp	r3, r2
 800b2a6:	d013      	beq.n	800b2d0 <TIM_OC6_SetConfig+0x84>
 800b2a8:	687b      	ldr	r3, [r7, #4]
 800b2aa:	4a19      	ldr	r2, [pc, #100]	@ (800b310 <TIM_OC6_SetConfig+0xc4>)
 800b2ac:	4293      	cmp	r3, r2
 800b2ae:	d00f      	beq.n	800b2d0 <TIM_OC6_SetConfig+0x84>
 800b2b0:	687b      	ldr	r3, [r7, #4]
 800b2b2:	4a18      	ldr	r2, [pc, #96]	@ (800b314 <TIM_OC6_SetConfig+0xc8>)
 800b2b4:	4293      	cmp	r3, r2
 800b2b6:	d00b      	beq.n	800b2d0 <TIM_OC6_SetConfig+0x84>
 800b2b8:	687b      	ldr	r3, [r7, #4]
 800b2ba:	4a17      	ldr	r2, [pc, #92]	@ (800b318 <TIM_OC6_SetConfig+0xcc>)
 800b2bc:	4293      	cmp	r3, r2
 800b2be:	d007      	beq.n	800b2d0 <TIM_OC6_SetConfig+0x84>
 800b2c0:	687b      	ldr	r3, [r7, #4]
 800b2c2:	4a16      	ldr	r2, [pc, #88]	@ (800b31c <TIM_OC6_SetConfig+0xd0>)
 800b2c4:	4293      	cmp	r3, r2
 800b2c6:	d003      	beq.n	800b2d0 <TIM_OC6_SetConfig+0x84>
 800b2c8:	687b      	ldr	r3, [r7, #4]
 800b2ca:	4a15      	ldr	r2, [pc, #84]	@ (800b320 <TIM_OC6_SetConfig+0xd4>)
 800b2cc:	4293      	cmp	r3, r2
 800b2ce:	d109      	bne.n	800b2e4 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800b2d0:	697b      	ldr	r3, [r7, #20]
 800b2d2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800b2d6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800b2d8:	683b      	ldr	r3, [r7, #0]
 800b2da:	695b      	ldr	r3, [r3, #20]
 800b2dc:	029b      	lsls	r3, r3, #10
 800b2de:	697a      	ldr	r2, [r7, #20]
 800b2e0:	4313      	orrs	r3, r2
 800b2e2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b2e4:	687b      	ldr	r3, [r7, #4]
 800b2e6:	697a      	ldr	r2, [r7, #20]
 800b2e8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800b2ea:	687b      	ldr	r3, [r7, #4]
 800b2ec:	68fa      	ldr	r2, [r7, #12]
 800b2ee:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800b2f0:	683b      	ldr	r3, [r7, #0]
 800b2f2:	685a      	ldr	r2, [r3, #4]
 800b2f4:	687b      	ldr	r3, [r7, #4]
 800b2f6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b2f8:	687b      	ldr	r3, [r7, #4]
 800b2fa:	693a      	ldr	r2, [r7, #16]
 800b2fc:	621a      	str	r2, [r3, #32]
}
 800b2fe:	bf00      	nop
 800b300:	371c      	adds	r7, #28
 800b302:	46bd      	mov	sp, r7
 800b304:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b308:	4770      	bx	lr
 800b30a:	bf00      	nop
 800b30c:	40012c00 	.word	0x40012c00
 800b310:	50012c00 	.word	0x50012c00
 800b314:	40013400 	.word	0x40013400
 800b318:	50013400 	.word	0x50013400
 800b31c:	40014000 	.word	0x40014000
 800b320:	50014000 	.word	0x50014000

0800b324 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b324:	b480      	push	{r7}
 800b326:	b087      	sub	sp, #28
 800b328:	af00      	add	r7, sp, #0
 800b32a:	60f8      	str	r0, [r7, #12]
 800b32c:	60b9      	str	r1, [r7, #8]
 800b32e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800b330:	68fb      	ldr	r3, [r7, #12]
 800b332:	6a1b      	ldr	r3, [r3, #32]
 800b334:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b336:	68fb      	ldr	r3, [r7, #12]
 800b338:	6a1b      	ldr	r3, [r3, #32]
 800b33a:	f023 0201 	bic.w	r2, r3, #1
 800b33e:	68fb      	ldr	r3, [r7, #12]
 800b340:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b342:	68fb      	ldr	r3, [r7, #12]
 800b344:	699b      	ldr	r3, [r3, #24]
 800b346:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800b348:	693b      	ldr	r3, [r7, #16]
 800b34a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800b34e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800b350:	687b      	ldr	r3, [r7, #4]
 800b352:	011b      	lsls	r3, r3, #4
 800b354:	693a      	ldr	r2, [r7, #16]
 800b356:	4313      	orrs	r3, r2
 800b358:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800b35a:	697b      	ldr	r3, [r7, #20]
 800b35c:	f023 030a 	bic.w	r3, r3, #10
 800b360:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800b362:	697a      	ldr	r2, [r7, #20]
 800b364:	68bb      	ldr	r3, [r7, #8]
 800b366:	4313      	orrs	r3, r2
 800b368:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800b36a:	68fb      	ldr	r3, [r7, #12]
 800b36c:	693a      	ldr	r2, [r7, #16]
 800b36e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b370:	68fb      	ldr	r3, [r7, #12]
 800b372:	697a      	ldr	r2, [r7, #20]
 800b374:	621a      	str	r2, [r3, #32]
}
 800b376:	bf00      	nop
 800b378:	371c      	adds	r7, #28
 800b37a:	46bd      	mov	sp, r7
 800b37c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b380:	4770      	bx	lr

0800b382 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b382:	b480      	push	{r7}
 800b384:	b087      	sub	sp, #28
 800b386:	af00      	add	r7, sp, #0
 800b388:	60f8      	str	r0, [r7, #12]
 800b38a:	60b9      	str	r1, [r7, #8]
 800b38c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800b38e:	68fb      	ldr	r3, [r7, #12]
 800b390:	6a1b      	ldr	r3, [r3, #32]
 800b392:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b394:	68fb      	ldr	r3, [r7, #12]
 800b396:	6a1b      	ldr	r3, [r3, #32]
 800b398:	f023 0210 	bic.w	r2, r3, #16
 800b39c:	68fb      	ldr	r3, [r7, #12]
 800b39e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b3a0:	68fb      	ldr	r3, [r7, #12]
 800b3a2:	699b      	ldr	r3, [r3, #24]
 800b3a4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800b3a6:	693b      	ldr	r3, [r7, #16]
 800b3a8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800b3ac:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800b3ae:	687b      	ldr	r3, [r7, #4]
 800b3b0:	031b      	lsls	r3, r3, #12
 800b3b2:	693a      	ldr	r2, [r7, #16]
 800b3b4:	4313      	orrs	r3, r2
 800b3b6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800b3b8:	697b      	ldr	r3, [r7, #20]
 800b3ba:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800b3be:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800b3c0:	68bb      	ldr	r3, [r7, #8]
 800b3c2:	011b      	lsls	r3, r3, #4
 800b3c4:	697a      	ldr	r2, [r7, #20]
 800b3c6:	4313      	orrs	r3, r2
 800b3c8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800b3ca:	68fb      	ldr	r3, [r7, #12]
 800b3cc:	693a      	ldr	r2, [r7, #16]
 800b3ce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b3d0:	68fb      	ldr	r3, [r7, #12]
 800b3d2:	697a      	ldr	r2, [r7, #20]
 800b3d4:	621a      	str	r2, [r3, #32]
}
 800b3d6:	bf00      	nop
 800b3d8:	371c      	adds	r7, #28
 800b3da:	46bd      	mov	sp, r7
 800b3dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3e0:	4770      	bx	lr

0800b3e2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800b3e2:	b480      	push	{r7}
 800b3e4:	b085      	sub	sp, #20
 800b3e6:	af00      	add	r7, sp, #0
 800b3e8:	6078      	str	r0, [r7, #4]
 800b3ea:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800b3ec:	687b      	ldr	r3, [r7, #4]
 800b3ee:	689b      	ldr	r3, [r3, #8]
 800b3f0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800b3f2:	68fb      	ldr	r3, [r7, #12]
 800b3f4:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800b3f8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b3fc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800b3fe:	683a      	ldr	r2, [r7, #0]
 800b400:	68fb      	ldr	r3, [r7, #12]
 800b402:	4313      	orrs	r3, r2
 800b404:	f043 0307 	orr.w	r3, r3, #7
 800b408:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b40a:	687b      	ldr	r3, [r7, #4]
 800b40c:	68fa      	ldr	r2, [r7, #12]
 800b40e:	609a      	str	r2, [r3, #8]
}
 800b410:	bf00      	nop
 800b412:	3714      	adds	r7, #20
 800b414:	46bd      	mov	sp, r7
 800b416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b41a:	4770      	bx	lr

0800b41c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800b41c:	b480      	push	{r7}
 800b41e:	b087      	sub	sp, #28
 800b420:	af00      	add	r7, sp, #0
 800b422:	60f8      	str	r0, [r7, #12]
 800b424:	60b9      	str	r1, [r7, #8]
 800b426:	607a      	str	r2, [r7, #4]
 800b428:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800b42a:	68fb      	ldr	r3, [r7, #12]
 800b42c:	689b      	ldr	r3, [r3, #8]
 800b42e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b430:	697b      	ldr	r3, [r7, #20]
 800b432:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800b436:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800b438:	683b      	ldr	r3, [r7, #0]
 800b43a:	021a      	lsls	r2, r3, #8
 800b43c:	687b      	ldr	r3, [r7, #4]
 800b43e:	431a      	orrs	r2, r3
 800b440:	68bb      	ldr	r3, [r7, #8]
 800b442:	4313      	orrs	r3, r2
 800b444:	697a      	ldr	r2, [r7, #20]
 800b446:	4313      	orrs	r3, r2
 800b448:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b44a:	68fb      	ldr	r3, [r7, #12]
 800b44c:	697a      	ldr	r2, [r7, #20]
 800b44e:	609a      	str	r2, [r3, #8]
}
 800b450:	bf00      	nop
 800b452:	371c      	adds	r7, #28
 800b454:	46bd      	mov	sp, r7
 800b456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b45a:	4770      	bx	lr

0800b45c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800b45c:	b480      	push	{r7}
 800b45e:	b087      	sub	sp, #28
 800b460:	af00      	add	r7, sp, #0
 800b462:	60f8      	str	r0, [r7, #12]
 800b464:	60b9      	str	r1, [r7, #8]
 800b466:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800b468:	68bb      	ldr	r3, [r7, #8]
 800b46a:	f003 031f 	and.w	r3, r3, #31
 800b46e:	2201      	movs	r2, #1
 800b470:	fa02 f303 	lsl.w	r3, r2, r3
 800b474:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800b476:	68fb      	ldr	r3, [r7, #12]
 800b478:	6a1a      	ldr	r2, [r3, #32]
 800b47a:	697b      	ldr	r3, [r7, #20]
 800b47c:	43db      	mvns	r3, r3
 800b47e:	401a      	ands	r2, r3
 800b480:	68fb      	ldr	r3, [r7, #12]
 800b482:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800b484:	68fb      	ldr	r3, [r7, #12]
 800b486:	6a1a      	ldr	r2, [r3, #32]
 800b488:	68bb      	ldr	r3, [r7, #8]
 800b48a:	f003 031f 	and.w	r3, r3, #31
 800b48e:	6879      	ldr	r1, [r7, #4]
 800b490:	fa01 f303 	lsl.w	r3, r1, r3
 800b494:	431a      	orrs	r2, r3
 800b496:	68fb      	ldr	r3, [r7, #12]
 800b498:	621a      	str	r2, [r3, #32]
}
 800b49a:	bf00      	nop
 800b49c:	371c      	adds	r7, #28
 800b49e:	46bd      	mov	sp, r7
 800b4a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4a4:	4770      	bx	lr
	...

0800b4a8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800b4a8:	b480      	push	{r7}
 800b4aa:	b085      	sub	sp, #20
 800b4ac:	af00      	add	r7, sp, #0
 800b4ae:	6078      	str	r0, [r7, #4]
 800b4b0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b4b2:	687b      	ldr	r3, [r7, #4]
 800b4b4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b4b8:	2b01      	cmp	r3, #1
 800b4ba:	d101      	bne.n	800b4c0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800b4bc:	2302      	movs	r3, #2
 800b4be:	e0a1      	b.n	800b604 <HAL_TIMEx_MasterConfigSynchronization+0x15c>
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	2201      	movs	r2, #1
 800b4c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b4c8:	687b      	ldr	r3, [r7, #4]
 800b4ca:	2202      	movs	r2, #2
 800b4cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800b4d0:	687b      	ldr	r3, [r7, #4]
 800b4d2:	681b      	ldr	r3, [r3, #0]
 800b4d4:	685b      	ldr	r3, [r3, #4]
 800b4d6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b4d8:	687b      	ldr	r3, [r7, #4]
 800b4da:	681b      	ldr	r3, [r3, #0]
 800b4dc:	689b      	ldr	r3, [r3, #8]
 800b4de:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800b4e0:	687b      	ldr	r3, [r7, #4]
 800b4e2:	681b      	ldr	r3, [r3, #0]
 800b4e4:	4a4a      	ldr	r2, [pc, #296]	@ (800b610 <HAL_TIMEx_MasterConfigSynchronization+0x168>)
 800b4e6:	4293      	cmp	r3, r2
 800b4e8:	d00e      	beq.n	800b508 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800b4ea:	687b      	ldr	r3, [r7, #4]
 800b4ec:	681b      	ldr	r3, [r3, #0]
 800b4ee:	4a49      	ldr	r2, [pc, #292]	@ (800b614 <HAL_TIMEx_MasterConfigSynchronization+0x16c>)
 800b4f0:	4293      	cmp	r3, r2
 800b4f2:	d009      	beq.n	800b508 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800b4f4:	687b      	ldr	r3, [r7, #4]
 800b4f6:	681b      	ldr	r3, [r3, #0]
 800b4f8:	4a47      	ldr	r2, [pc, #284]	@ (800b618 <HAL_TIMEx_MasterConfigSynchronization+0x170>)
 800b4fa:	4293      	cmp	r3, r2
 800b4fc:	d004      	beq.n	800b508 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800b4fe:	687b      	ldr	r3, [r7, #4]
 800b500:	681b      	ldr	r3, [r3, #0]
 800b502:	4a46      	ldr	r2, [pc, #280]	@ (800b61c <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 800b504:	4293      	cmp	r3, r2
 800b506:	d108      	bne.n	800b51a <HAL_TIMEx_MasterConfigSynchronization+0x72>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800b508:	68fb      	ldr	r3, [r7, #12]
 800b50a:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800b50e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800b510:	683b      	ldr	r3, [r7, #0]
 800b512:	685b      	ldr	r3, [r3, #4]
 800b514:	68fa      	ldr	r2, [r7, #12]
 800b516:	4313      	orrs	r3, r2
 800b518:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800b51a:	68fb      	ldr	r3, [r7, #12]
 800b51c:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800b520:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b524:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b526:	683b      	ldr	r3, [r7, #0]
 800b528:	681b      	ldr	r3, [r3, #0]
 800b52a:	68fa      	ldr	r2, [r7, #12]
 800b52c:	4313      	orrs	r3, r2
 800b52e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800b530:	687b      	ldr	r3, [r7, #4]
 800b532:	681b      	ldr	r3, [r3, #0]
 800b534:	68fa      	ldr	r2, [r7, #12]
 800b536:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b538:	687b      	ldr	r3, [r7, #4]
 800b53a:	681b      	ldr	r3, [r3, #0]
 800b53c:	4a34      	ldr	r2, [pc, #208]	@ (800b610 <HAL_TIMEx_MasterConfigSynchronization+0x168>)
 800b53e:	4293      	cmp	r3, r2
 800b540:	d04a      	beq.n	800b5d8 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800b542:	687b      	ldr	r3, [r7, #4]
 800b544:	681b      	ldr	r3, [r3, #0]
 800b546:	4a33      	ldr	r2, [pc, #204]	@ (800b614 <HAL_TIMEx_MasterConfigSynchronization+0x16c>)
 800b548:	4293      	cmp	r3, r2
 800b54a:	d045      	beq.n	800b5d8 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800b54c:	687b      	ldr	r3, [r7, #4]
 800b54e:	681b      	ldr	r3, [r3, #0]
 800b550:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b554:	d040      	beq.n	800b5d8 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800b556:	687b      	ldr	r3, [r7, #4]
 800b558:	681b      	ldr	r3, [r3, #0]
 800b55a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b55e:	d03b      	beq.n	800b5d8 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800b560:	687b      	ldr	r3, [r7, #4]
 800b562:	681b      	ldr	r3, [r3, #0]
 800b564:	4a2e      	ldr	r2, [pc, #184]	@ (800b620 <HAL_TIMEx_MasterConfigSynchronization+0x178>)
 800b566:	4293      	cmp	r3, r2
 800b568:	d036      	beq.n	800b5d8 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800b56a:	687b      	ldr	r3, [r7, #4]
 800b56c:	681b      	ldr	r3, [r3, #0]
 800b56e:	4a2d      	ldr	r2, [pc, #180]	@ (800b624 <HAL_TIMEx_MasterConfigSynchronization+0x17c>)
 800b570:	4293      	cmp	r3, r2
 800b572:	d031      	beq.n	800b5d8 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800b574:	687b      	ldr	r3, [r7, #4]
 800b576:	681b      	ldr	r3, [r3, #0]
 800b578:	4a2b      	ldr	r2, [pc, #172]	@ (800b628 <HAL_TIMEx_MasterConfigSynchronization+0x180>)
 800b57a:	4293      	cmp	r3, r2
 800b57c:	d02c      	beq.n	800b5d8 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800b57e:	687b      	ldr	r3, [r7, #4]
 800b580:	681b      	ldr	r3, [r3, #0]
 800b582:	4a2a      	ldr	r2, [pc, #168]	@ (800b62c <HAL_TIMEx_MasterConfigSynchronization+0x184>)
 800b584:	4293      	cmp	r3, r2
 800b586:	d027      	beq.n	800b5d8 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800b588:	687b      	ldr	r3, [r7, #4]
 800b58a:	681b      	ldr	r3, [r3, #0]
 800b58c:	4a28      	ldr	r2, [pc, #160]	@ (800b630 <HAL_TIMEx_MasterConfigSynchronization+0x188>)
 800b58e:	4293      	cmp	r3, r2
 800b590:	d022      	beq.n	800b5d8 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800b592:	687b      	ldr	r3, [r7, #4]
 800b594:	681b      	ldr	r3, [r3, #0]
 800b596:	4a27      	ldr	r2, [pc, #156]	@ (800b634 <HAL_TIMEx_MasterConfigSynchronization+0x18c>)
 800b598:	4293      	cmp	r3, r2
 800b59a:	d01d      	beq.n	800b5d8 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800b59c:	687b      	ldr	r3, [r7, #4]
 800b59e:	681b      	ldr	r3, [r3, #0]
 800b5a0:	4a1d      	ldr	r2, [pc, #116]	@ (800b618 <HAL_TIMEx_MasterConfigSynchronization+0x170>)
 800b5a2:	4293      	cmp	r3, r2
 800b5a4:	d018      	beq.n	800b5d8 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800b5a6:	687b      	ldr	r3, [r7, #4]
 800b5a8:	681b      	ldr	r3, [r3, #0]
 800b5aa:	4a1c      	ldr	r2, [pc, #112]	@ (800b61c <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 800b5ac:	4293      	cmp	r3, r2
 800b5ae:	d013      	beq.n	800b5d8 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800b5b0:	687b      	ldr	r3, [r7, #4]
 800b5b2:	681b      	ldr	r3, [r3, #0]
 800b5b4:	4a20      	ldr	r2, [pc, #128]	@ (800b638 <HAL_TIMEx_MasterConfigSynchronization+0x190>)
 800b5b6:	4293      	cmp	r3, r2
 800b5b8:	d00e      	beq.n	800b5d8 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800b5ba:	687b      	ldr	r3, [r7, #4]
 800b5bc:	681b      	ldr	r3, [r3, #0]
 800b5be:	4a1f      	ldr	r2, [pc, #124]	@ (800b63c <HAL_TIMEx_MasterConfigSynchronization+0x194>)
 800b5c0:	4293      	cmp	r3, r2
 800b5c2:	d009      	beq.n	800b5d8 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800b5c4:	687b      	ldr	r3, [r7, #4]
 800b5c6:	681b      	ldr	r3, [r3, #0]
 800b5c8:	4a1d      	ldr	r2, [pc, #116]	@ (800b640 <HAL_TIMEx_MasterConfigSynchronization+0x198>)
 800b5ca:	4293      	cmp	r3, r2
 800b5cc:	d004      	beq.n	800b5d8 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800b5ce:	687b      	ldr	r3, [r7, #4]
 800b5d0:	681b      	ldr	r3, [r3, #0]
 800b5d2:	4a1c      	ldr	r2, [pc, #112]	@ (800b644 <HAL_TIMEx_MasterConfigSynchronization+0x19c>)
 800b5d4:	4293      	cmp	r3, r2
 800b5d6:	d10c      	bne.n	800b5f2 <HAL_TIMEx_MasterConfigSynchronization+0x14a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800b5d8:	68bb      	ldr	r3, [r7, #8]
 800b5da:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b5de:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b5e0:	683b      	ldr	r3, [r7, #0]
 800b5e2:	689b      	ldr	r3, [r3, #8]
 800b5e4:	68ba      	ldr	r2, [r7, #8]
 800b5e6:	4313      	orrs	r3, r2
 800b5e8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800b5ea:	687b      	ldr	r3, [r7, #4]
 800b5ec:	681b      	ldr	r3, [r3, #0]
 800b5ee:	68ba      	ldr	r2, [r7, #8]
 800b5f0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800b5f2:	687b      	ldr	r3, [r7, #4]
 800b5f4:	2201      	movs	r2, #1
 800b5f6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800b5fa:	687b      	ldr	r3, [r7, #4]
 800b5fc:	2200      	movs	r2, #0
 800b5fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800b602:	2300      	movs	r3, #0
}
 800b604:	4618      	mov	r0, r3
 800b606:	3714      	adds	r7, #20
 800b608:	46bd      	mov	sp, r7
 800b60a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b60e:	4770      	bx	lr
 800b610:	40012c00 	.word	0x40012c00
 800b614:	50012c00 	.word	0x50012c00
 800b618:	40013400 	.word	0x40013400
 800b61c:	50013400 	.word	0x50013400
 800b620:	40000400 	.word	0x40000400
 800b624:	50000400 	.word	0x50000400
 800b628:	40000800 	.word	0x40000800
 800b62c:	50000800 	.word	0x50000800
 800b630:	40000c00 	.word	0x40000c00
 800b634:	50000c00 	.word	0x50000c00
 800b638:	40001800 	.word	0x40001800
 800b63c:	50001800 	.word	0x50001800
 800b640:	40014000 	.word	0x40014000
 800b644:	50014000 	.word	0x50014000

0800b648 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800b648:	b480      	push	{r7}
 800b64a:	b085      	sub	sp, #20
 800b64c:	af00      	add	r7, sp, #0
 800b64e:	6078      	str	r0, [r7, #4]
 800b650:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800b652:	2300      	movs	r3, #0
 800b654:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b656:	687b      	ldr	r3, [r7, #4]
 800b658:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b65c:	2b01      	cmp	r3, #1
 800b65e:	d101      	bne.n	800b664 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800b660:	2302      	movs	r3, #2
 800b662:	e07d      	b.n	800b760 <HAL_TIMEx_ConfigBreakDeadTime+0x118>
 800b664:	687b      	ldr	r3, [r7, #4]
 800b666:	2201      	movs	r2, #1
 800b668:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800b66c:	68fb      	ldr	r3, [r7, #12]
 800b66e:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800b672:	683b      	ldr	r3, [r7, #0]
 800b674:	68db      	ldr	r3, [r3, #12]
 800b676:	4313      	orrs	r3, r2
 800b678:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800b67a:	68fb      	ldr	r3, [r7, #12]
 800b67c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800b680:	683b      	ldr	r3, [r7, #0]
 800b682:	689b      	ldr	r3, [r3, #8]
 800b684:	4313      	orrs	r3, r2
 800b686:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800b688:	68fb      	ldr	r3, [r7, #12]
 800b68a:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800b68e:	683b      	ldr	r3, [r7, #0]
 800b690:	685b      	ldr	r3, [r3, #4]
 800b692:	4313      	orrs	r3, r2
 800b694:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800b696:	68fb      	ldr	r3, [r7, #12]
 800b698:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800b69c:	683b      	ldr	r3, [r7, #0]
 800b69e:	681b      	ldr	r3, [r3, #0]
 800b6a0:	4313      	orrs	r3, r2
 800b6a2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800b6a4:	68fb      	ldr	r3, [r7, #12]
 800b6a6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800b6aa:	683b      	ldr	r3, [r7, #0]
 800b6ac:	691b      	ldr	r3, [r3, #16]
 800b6ae:	4313      	orrs	r3, r2
 800b6b0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800b6b2:	68fb      	ldr	r3, [r7, #12]
 800b6b4:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800b6b8:	683b      	ldr	r3, [r7, #0]
 800b6ba:	695b      	ldr	r3, [r3, #20]
 800b6bc:	4313      	orrs	r3, r2
 800b6be:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800b6c0:	68fb      	ldr	r3, [r7, #12]
 800b6c2:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800b6c6:	683b      	ldr	r3, [r7, #0]
 800b6c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b6ca:	4313      	orrs	r3, r2
 800b6cc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800b6ce:	68fb      	ldr	r3, [r7, #12]
 800b6d0:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800b6d4:	683b      	ldr	r3, [r7, #0]
 800b6d6:	699b      	ldr	r3, [r3, #24]
 800b6d8:	041b      	lsls	r3, r3, #16
 800b6da:	4313      	orrs	r3, r2
 800b6dc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800b6de:	68fb      	ldr	r3, [r7, #12]
 800b6e0:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800b6e4:	683b      	ldr	r3, [r7, #0]
 800b6e6:	69db      	ldr	r3, [r3, #28]
 800b6e8:	4313      	orrs	r3, r2
 800b6ea:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800b6ec:	687b      	ldr	r3, [r7, #4]
 800b6ee:	681b      	ldr	r3, [r3, #0]
 800b6f0:	4a1e      	ldr	r2, [pc, #120]	@ (800b76c <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 800b6f2:	4293      	cmp	r3, r2
 800b6f4:	d00e      	beq.n	800b714 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
 800b6f6:	687b      	ldr	r3, [r7, #4]
 800b6f8:	681b      	ldr	r3, [r3, #0]
 800b6fa:	4a1d      	ldr	r2, [pc, #116]	@ (800b770 <HAL_TIMEx_ConfigBreakDeadTime+0x128>)
 800b6fc:	4293      	cmp	r3, r2
 800b6fe:	d009      	beq.n	800b714 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
 800b700:	687b      	ldr	r3, [r7, #4]
 800b702:	681b      	ldr	r3, [r3, #0]
 800b704:	4a1b      	ldr	r2, [pc, #108]	@ (800b774 <HAL_TIMEx_ConfigBreakDeadTime+0x12c>)
 800b706:	4293      	cmp	r3, r2
 800b708:	d004      	beq.n	800b714 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
 800b70a:	687b      	ldr	r3, [r7, #4]
 800b70c:	681b      	ldr	r3, [r3, #0]
 800b70e:	4a1a      	ldr	r2, [pc, #104]	@ (800b778 <HAL_TIMEx_ConfigBreakDeadTime+0x130>)
 800b710:	4293      	cmp	r3, r2
 800b712:	d11c      	bne.n	800b74e <HAL_TIMEx_ConfigBreakDeadTime+0x106>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800b714:	68fb      	ldr	r3, [r7, #12]
 800b716:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800b71a:	683b      	ldr	r3, [r7, #0]
 800b71c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b71e:	051b      	lsls	r3, r3, #20
 800b720:	4313      	orrs	r3, r2
 800b722:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800b724:	68fb      	ldr	r3, [r7, #12]
 800b726:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800b72a:	683b      	ldr	r3, [r7, #0]
 800b72c:	6a1b      	ldr	r3, [r3, #32]
 800b72e:	4313      	orrs	r3, r2
 800b730:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800b732:	68fb      	ldr	r3, [r7, #12]
 800b734:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800b738:	683b      	ldr	r3, [r7, #0]
 800b73a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b73c:	4313      	orrs	r3, r2
 800b73e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800b740:	68fb      	ldr	r3, [r7, #12]
 800b742:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800b746:	683b      	ldr	r3, [r7, #0]
 800b748:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b74a:	4313      	orrs	r3, r2
 800b74c:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800b74e:	687b      	ldr	r3, [r7, #4]
 800b750:	681b      	ldr	r3, [r3, #0]
 800b752:	68fa      	ldr	r2, [r7, #12]
 800b754:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800b756:	687b      	ldr	r3, [r7, #4]
 800b758:	2200      	movs	r2, #0
 800b75a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800b75e:	2300      	movs	r3, #0
}
 800b760:	4618      	mov	r0, r3
 800b762:	3714      	adds	r7, #20
 800b764:	46bd      	mov	sp, r7
 800b766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b76a:	4770      	bx	lr
 800b76c:	40012c00 	.word	0x40012c00
 800b770:	50012c00 	.word	0x50012c00
 800b774:	40013400 	.word	0x40013400
 800b778:	50013400 	.word	0x50013400

0800b77c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800b77c:	b480      	push	{r7}
 800b77e:	b083      	sub	sp, #12
 800b780:	af00      	add	r7, sp, #0
 800b782:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800b784:	bf00      	nop
 800b786:	370c      	adds	r7, #12
 800b788:	46bd      	mov	sp, r7
 800b78a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b78e:	4770      	bx	lr

0800b790 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800b790:	b480      	push	{r7}
 800b792:	b083      	sub	sp, #12
 800b794:	af00      	add	r7, sp, #0
 800b796:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800b798:	bf00      	nop
 800b79a:	370c      	adds	r7, #12
 800b79c:	46bd      	mov	sp, r7
 800b79e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7a2:	4770      	bx	lr

0800b7a4 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800b7a4:	b480      	push	{r7}
 800b7a6:	b083      	sub	sp, #12
 800b7a8:	af00      	add	r7, sp, #0
 800b7aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800b7ac:	bf00      	nop
 800b7ae:	370c      	adds	r7, #12
 800b7b0:	46bd      	mov	sp, r7
 800b7b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7b6:	4770      	bx	lr

0800b7b8 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800b7b8:	b480      	push	{r7}
 800b7ba:	b083      	sub	sp, #12
 800b7bc:	af00      	add	r7, sp, #0
 800b7be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800b7c0:	bf00      	nop
 800b7c2:	370c      	adds	r7, #12
 800b7c4:	46bd      	mov	sp, r7
 800b7c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7ca:	4770      	bx	lr

0800b7cc <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800b7cc:	b480      	push	{r7}
 800b7ce:	b083      	sub	sp, #12
 800b7d0:	af00      	add	r7, sp, #0
 800b7d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800b7d4:	bf00      	nop
 800b7d6:	370c      	adds	r7, #12
 800b7d8:	46bd      	mov	sp, r7
 800b7da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7de:	4770      	bx	lr

0800b7e0 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800b7e0:	b480      	push	{r7}
 800b7e2:	b083      	sub	sp, #12
 800b7e4:	af00      	add	r7, sp, #0
 800b7e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800b7e8:	bf00      	nop
 800b7ea:	370c      	adds	r7, #12
 800b7ec:	46bd      	mov	sp, r7
 800b7ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7f2:	4770      	bx	lr

0800b7f4 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800b7f4:	b480      	push	{r7}
 800b7f6:	b083      	sub	sp, #12
 800b7f8:	af00      	add	r7, sp, #0
 800b7fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800b7fc:	bf00      	nop
 800b7fe:	370c      	adds	r7, #12
 800b800:	46bd      	mov	sp, r7
 800b802:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b806:	4770      	bx	lr

0800b808 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800b808:	b580      	push	{r7, lr}
 800b80a:	b082      	sub	sp, #8
 800b80c:	af00      	add	r7, sp, #0
 800b80e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800b810:	687b      	ldr	r3, [r7, #4]
 800b812:	2b00      	cmp	r3, #0
 800b814:	d101      	bne.n	800b81a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800b816:	2301      	movs	r3, #1
 800b818:	e042      	b.n	800b8a0 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800b81a:	687b      	ldr	r3, [r7, #4]
 800b81c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b820:	2b00      	cmp	r3, #0
 800b822:	d106      	bne.n	800b832 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800b824:	687b      	ldr	r3, [r7, #4]
 800b826:	2200      	movs	r2, #0
 800b828:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800b82c:	6878      	ldr	r0, [r7, #4]
 800b82e:	f7f7 f93b 	bl	8002aa8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800b832:	687b      	ldr	r3, [r7, #4]
 800b834:	2224      	movs	r2, #36	@ 0x24
 800b836:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800b83a:	687b      	ldr	r3, [r7, #4]
 800b83c:	681b      	ldr	r3, [r3, #0]
 800b83e:	681a      	ldr	r2, [r3, #0]
 800b840:	687b      	ldr	r3, [r7, #4]
 800b842:	681b      	ldr	r3, [r3, #0]
 800b844:	f022 0201 	bic.w	r2, r2, #1
 800b848:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800b84a:	687b      	ldr	r3, [r7, #4]
 800b84c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b84e:	2b00      	cmp	r3, #0
 800b850:	d002      	beq.n	800b858 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800b852:	6878      	ldr	r0, [r7, #4]
 800b854:	f000 fdde 	bl	800c414 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800b858:	6878      	ldr	r0, [r7, #4]
 800b85a:	f000 fc2d 	bl	800c0b8 <UART_SetConfig>
 800b85e:	4603      	mov	r3, r0
 800b860:	2b01      	cmp	r3, #1
 800b862:	d101      	bne.n	800b868 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800b864:	2301      	movs	r3, #1
 800b866:	e01b      	b.n	800b8a0 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b868:	687b      	ldr	r3, [r7, #4]
 800b86a:	681b      	ldr	r3, [r3, #0]
 800b86c:	685a      	ldr	r2, [r3, #4]
 800b86e:	687b      	ldr	r3, [r7, #4]
 800b870:	681b      	ldr	r3, [r3, #0]
 800b872:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800b876:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800b878:	687b      	ldr	r3, [r7, #4]
 800b87a:	681b      	ldr	r3, [r3, #0]
 800b87c:	689a      	ldr	r2, [r3, #8]
 800b87e:	687b      	ldr	r3, [r7, #4]
 800b880:	681b      	ldr	r3, [r3, #0]
 800b882:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800b886:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800b888:	687b      	ldr	r3, [r7, #4]
 800b88a:	681b      	ldr	r3, [r3, #0]
 800b88c:	681a      	ldr	r2, [r3, #0]
 800b88e:	687b      	ldr	r3, [r7, #4]
 800b890:	681b      	ldr	r3, [r3, #0]
 800b892:	f042 0201 	orr.w	r2, r2, #1
 800b896:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800b898:	6878      	ldr	r0, [r7, #4]
 800b89a:	f000 fe5d 	bl	800c558 <UART_CheckIdleState>
 800b89e:	4603      	mov	r3, r0
}
 800b8a0:	4618      	mov	r0, r3
 800b8a2:	3708      	adds	r7, #8
 800b8a4:	46bd      	mov	sp, r7
 800b8a6:	bd80      	pop	{r7, pc}

0800b8a8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b8a8:	b580      	push	{r7, lr}
 800b8aa:	b08a      	sub	sp, #40	@ 0x28
 800b8ac:	af02      	add	r7, sp, #8
 800b8ae:	60f8      	str	r0, [r7, #12]
 800b8b0:	60b9      	str	r1, [r7, #8]
 800b8b2:	603b      	str	r3, [r7, #0]
 800b8b4:	4613      	mov	r3, r2
 800b8b6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800b8b8:	68fb      	ldr	r3, [r7, #12]
 800b8ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b8be:	2b20      	cmp	r3, #32
 800b8c0:	f040 808b 	bne.w	800b9da <HAL_UART_Transmit+0x132>
  {
    if ((pData == NULL) || (Size == 0U))
 800b8c4:	68bb      	ldr	r3, [r7, #8]
 800b8c6:	2b00      	cmp	r3, #0
 800b8c8:	d002      	beq.n	800b8d0 <HAL_UART_Transmit+0x28>
 800b8ca:	88fb      	ldrh	r3, [r7, #6]
 800b8cc:	2b00      	cmp	r3, #0
 800b8ce:	d101      	bne.n	800b8d4 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 800b8d0:	2301      	movs	r3, #1
 800b8d2:	e083      	b.n	800b9dc <HAL_UART_Transmit+0x134>
    }

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Tx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 800b8d4:	68fb      	ldr	r3, [r7, #12]
 800b8d6:	681b      	ldr	r3, [r3, #0]
 800b8d8:	689b      	ldr	r3, [r3, #8]
 800b8da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b8de:	2b80      	cmp	r3, #128	@ 0x80
 800b8e0:	d107      	bne.n	800b8f2 <HAL_UART_Transmit+0x4a>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800b8e2:	68fb      	ldr	r3, [r7, #12]
 800b8e4:	681b      	ldr	r3, [r3, #0]
 800b8e6:	689a      	ldr	r2, [r3, #8]
 800b8e8:	68fb      	ldr	r3, [r7, #12]
 800b8ea:	681b      	ldr	r3, [r3, #0]
 800b8ec:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800b8f0:	609a      	str	r2, [r3, #8]
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b8f2:	68fb      	ldr	r3, [r7, #12]
 800b8f4:	2200      	movs	r2, #0
 800b8f6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800b8fa:	68fb      	ldr	r3, [r7, #12]
 800b8fc:	2221      	movs	r2, #33	@ 0x21
 800b8fe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800b902:	f7f7 fab5 	bl	8002e70 <HAL_GetTick>
 800b906:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800b908:	68fb      	ldr	r3, [r7, #12]
 800b90a:	88fa      	ldrh	r2, [r7, #6]
 800b90c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800b910:	68fb      	ldr	r3, [r7, #12]
 800b912:	88fa      	ldrh	r2, [r7, #6]
 800b914:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b918:	68fb      	ldr	r3, [r7, #12]
 800b91a:	689b      	ldr	r3, [r3, #8]
 800b91c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b920:	d108      	bne.n	800b934 <HAL_UART_Transmit+0x8c>
 800b922:	68fb      	ldr	r3, [r7, #12]
 800b924:	691b      	ldr	r3, [r3, #16]
 800b926:	2b00      	cmp	r3, #0
 800b928:	d104      	bne.n	800b934 <HAL_UART_Transmit+0x8c>
    {
      pdata8bits  = NULL;
 800b92a:	2300      	movs	r3, #0
 800b92c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800b92e:	68bb      	ldr	r3, [r7, #8]
 800b930:	61bb      	str	r3, [r7, #24]
 800b932:	e003      	b.n	800b93c <HAL_UART_Transmit+0x94>
    }
    else
    {
      pdata8bits  = pData;
 800b934:	68bb      	ldr	r3, [r7, #8]
 800b936:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800b938:	2300      	movs	r3, #0
 800b93a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800b93c:	e030      	b.n	800b9a0 <HAL_UART_Transmit+0xf8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800b93e:	683b      	ldr	r3, [r7, #0]
 800b940:	9300      	str	r3, [sp, #0]
 800b942:	697b      	ldr	r3, [r7, #20]
 800b944:	2200      	movs	r2, #0
 800b946:	2180      	movs	r1, #128	@ 0x80
 800b948:	68f8      	ldr	r0, [r7, #12]
 800b94a:	f000 feaf 	bl	800c6ac <UART_WaitOnFlagUntilTimeout>
 800b94e:	4603      	mov	r3, r0
 800b950:	2b00      	cmp	r3, #0
 800b952:	d005      	beq.n	800b960 <HAL_UART_Transmit+0xb8>
      {

        huart->gState = HAL_UART_STATE_READY;
 800b954:	68fb      	ldr	r3, [r7, #12]
 800b956:	2220      	movs	r2, #32
 800b958:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800b95c:	2303      	movs	r3, #3
 800b95e:	e03d      	b.n	800b9dc <HAL_UART_Transmit+0x134>
      }
      if (pdata8bits == NULL)
 800b960:	69fb      	ldr	r3, [r7, #28]
 800b962:	2b00      	cmp	r3, #0
 800b964:	d10b      	bne.n	800b97e <HAL_UART_Transmit+0xd6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800b966:	69bb      	ldr	r3, [r7, #24]
 800b968:	881b      	ldrh	r3, [r3, #0]
 800b96a:	461a      	mov	r2, r3
 800b96c:	68fb      	ldr	r3, [r7, #12]
 800b96e:	681b      	ldr	r3, [r3, #0]
 800b970:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800b974:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800b976:	69bb      	ldr	r3, [r7, #24]
 800b978:	3302      	adds	r3, #2
 800b97a:	61bb      	str	r3, [r7, #24]
 800b97c:	e007      	b.n	800b98e <HAL_UART_Transmit+0xe6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800b97e:	69fb      	ldr	r3, [r7, #28]
 800b980:	781a      	ldrb	r2, [r3, #0]
 800b982:	68fb      	ldr	r3, [r7, #12]
 800b984:	681b      	ldr	r3, [r3, #0]
 800b986:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800b988:	69fb      	ldr	r3, [r7, #28]
 800b98a:	3301      	adds	r3, #1
 800b98c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800b98e:	68fb      	ldr	r3, [r7, #12]
 800b990:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800b994:	b29b      	uxth	r3, r3
 800b996:	3b01      	subs	r3, #1
 800b998:	b29a      	uxth	r2, r3
 800b99a:	68fb      	ldr	r3, [r7, #12]
 800b99c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800b9a0:	68fb      	ldr	r3, [r7, #12]
 800b9a2:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800b9a6:	b29b      	uxth	r3, r3
 800b9a8:	2b00      	cmp	r3, #0
 800b9aa:	d1c8      	bne.n	800b93e <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800b9ac:	683b      	ldr	r3, [r7, #0]
 800b9ae:	9300      	str	r3, [sp, #0]
 800b9b0:	697b      	ldr	r3, [r7, #20]
 800b9b2:	2200      	movs	r2, #0
 800b9b4:	2140      	movs	r1, #64	@ 0x40
 800b9b6:	68f8      	ldr	r0, [r7, #12]
 800b9b8:	f000 fe78 	bl	800c6ac <UART_WaitOnFlagUntilTimeout>
 800b9bc:	4603      	mov	r3, r0
 800b9be:	2b00      	cmp	r3, #0
 800b9c0:	d005      	beq.n	800b9ce <HAL_UART_Transmit+0x126>
    {
      huart->gState = HAL_UART_STATE_READY;
 800b9c2:	68fb      	ldr	r3, [r7, #12]
 800b9c4:	2220      	movs	r2, #32
 800b9c6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800b9ca:	2303      	movs	r3, #3
 800b9cc:	e006      	b.n	800b9dc <HAL_UART_Transmit+0x134>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800b9ce:	68fb      	ldr	r3, [r7, #12]
 800b9d0:	2220      	movs	r2, #32
 800b9d2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800b9d6:	2300      	movs	r3, #0
 800b9d8:	e000      	b.n	800b9dc <HAL_UART_Transmit+0x134>
  }
  else
  {
    return HAL_BUSY;
 800b9da:	2302      	movs	r3, #2
  }
}
 800b9dc:	4618      	mov	r0, r3
 800b9de:	3720      	adds	r7, #32
 800b9e0:	46bd      	mov	sp, r7
 800b9e2:	bd80      	pop	{r7, pc}

0800b9e4 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b9e4:	b580      	push	{r7, lr}
 800b9e6:	b08a      	sub	sp, #40	@ 0x28
 800b9e8:	af00      	add	r7, sp, #0
 800b9ea:	60f8      	str	r0, [r7, #12]
 800b9ec:	60b9      	str	r1, [r7, #8]
 800b9ee:	4613      	mov	r3, r2
 800b9f0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800b9f2:	68fb      	ldr	r3, [r7, #12]
 800b9f4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b9f8:	2b20      	cmp	r3, #32
 800b9fa:	d13c      	bne.n	800ba76 <HAL_UART_Receive_DMA+0x92>
  {
    if ((pData == NULL) || (Size == 0U))
 800b9fc:	68bb      	ldr	r3, [r7, #8]
 800b9fe:	2b00      	cmp	r3, #0
 800ba00:	d002      	beq.n	800ba08 <HAL_UART_Receive_DMA+0x24>
 800ba02:	88fb      	ldrh	r3, [r7, #6]
 800ba04:	2b00      	cmp	r3, #0
 800ba06:	d101      	bne.n	800ba0c <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 800ba08:	2301      	movs	r3, #1
 800ba0a:	e035      	b.n	800ba78 <HAL_UART_Receive_DMA+0x94>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ba0c:	68fb      	ldr	r3, [r7, #12]
 800ba0e:	2200      	movs	r2, #0
 800ba10:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800ba12:	68fb      	ldr	r3, [r7, #12]
 800ba14:	681b      	ldr	r3, [r3, #0]
 800ba16:	4a1a      	ldr	r2, [pc, #104]	@ (800ba80 <HAL_UART_Receive_DMA+0x9c>)
 800ba18:	4293      	cmp	r3, r2
 800ba1a:	d024      	beq.n	800ba66 <HAL_UART_Receive_DMA+0x82>
 800ba1c:	68fb      	ldr	r3, [r7, #12]
 800ba1e:	681b      	ldr	r3, [r3, #0]
 800ba20:	4a18      	ldr	r2, [pc, #96]	@ (800ba84 <HAL_UART_Receive_DMA+0xa0>)
 800ba22:	4293      	cmp	r3, r2
 800ba24:	d01f      	beq.n	800ba66 <HAL_UART_Receive_DMA+0x82>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800ba26:	68fb      	ldr	r3, [r7, #12]
 800ba28:	681b      	ldr	r3, [r3, #0]
 800ba2a:	685b      	ldr	r3, [r3, #4]
 800ba2c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ba30:	2b00      	cmp	r3, #0
 800ba32:	d018      	beq.n	800ba66 <HAL_UART_Receive_DMA+0x82>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800ba34:	68fb      	ldr	r3, [r7, #12]
 800ba36:	681b      	ldr	r3, [r3, #0]
 800ba38:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ba3a:	697b      	ldr	r3, [r7, #20]
 800ba3c:	e853 3f00 	ldrex	r3, [r3]
 800ba40:	613b      	str	r3, [r7, #16]
   return(result);
 800ba42:	693b      	ldr	r3, [r7, #16]
 800ba44:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800ba48:	627b      	str	r3, [r7, #36]	@ 0x24
 800ba4a:	68fb      	ldr	r3, [r7, #12]
 800ba4c:	681b      	ldr	r3, [r3, #0]
 800ba4e:	461a      	mov	r2, r3
 800ba50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba52:	623b      	str	r3, [r7, #32]
 800ba54:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ba56:	69f9      	ldr	r1, [r7, #28]
 800ba58:	6a3a      	ldr	r2, [r7, #32]
 800ba5a:	e841 2300 	strex	r3, r2, [r1]
 800ba5e:	61bb      	str	r3, [r7, #24]
   return(result);
 800ba60:	69bb      	ldr	r3, [r7, #24]
 800ba62:	2b00      	cmp	r3, #0
 800ba64:	d1e6      	bne.n	800ba34 <HAL_UART_Receive_DMA+0x50>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800ba66:	88fb      	ldrh	r3, [r7, #6]
 800ba68:	461a      	mov	r2, r3
 800ba6a:	68b9      	ldr	r1, [r7, #8]
 800ba6c:	68f8      	ldr	r0, [r7, #12]
 800ba6e:	f000 fe8b 	bl	800c788 <UART_Start_Receive_DMA>
 800ba72:	4603      	mov	r3, r0
 800ba74:	e000      	b.n	800ba78 <HAL_UART_Receive_DMA+0x94>
  }
  else
  {
    return HAL_BUSY;
 800ba76:	2302      	movs	r3, #2
  }
}
 800ba78:	4618      	mov	r0, r3
 800ba7a:	3728      	adds	r7, #40	@ 0x28
 800ba7c:	46bd      	mov	sp, r7
 800ba7e:	bd80      	pop	{r7, pc}
 800ba80:	44002400 	.word	0x44002400
 800ba84:	54002400 	.word	0x54002400

0800ba88 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800ba88:	b580      	push	{r7, lr}
 800ba8a:	b0ae      	sub	sp, #184	@ 0xb8
 800ba8c:	af00      	add	r7, sp, #0
 800ba8e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800ba90:	687b      	ldr	r3, [r7, #4]
 800ba92:	681b      	ldr	r3, [r3, #0]
 800ba94:	69db      	ldr	r3, [r3, #28]
 800ba96:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800ba9a:	687b      	ldr	r3, [r7, #4]
 800ba9c:	681b      	ldr	r3, [r3, #0]
 800ba9e:	681b      	ldr	r3, [r3, #0]
 800baa0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800baa4:	687b      	ldr	r3, [r7, #4]
 800baa6:	681b      	ldr	r3, [r3, #0]
 800baa8:	689b      	ldr	r3, [r3, #8]
 800baaa:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800baae:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800bab2:	f640 030f 	movw	r3, #2063	@ 0x80f
 800bab6:	4013      	ands	r3, r2
 800bab8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (errorflags == 0U)
 800babc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800bac0:	2b00      	cmp	r3, #0
 800bac2:	d11b      	bne.n	800bafc <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800bac4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800bac8:	f003 0320 	and.w	r3, r3, #32
 800bacc:	2b00      	cmp	r3, #0
 800bace:	d015      	beq.n	800bafc <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800bad0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800bad4:	f003 0320 	and.w	r3, r3, #32
 800bad8:	2b00      	cmp	r3, #0
 800bada:	d105      	bne.n	800bae8 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800badc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bae0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800bae4:	2b00      	cmp	r3, #0
 800bae6:	d009      	beq.n	800bafc <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800bae8:	687b      	ldr	r3, [r7, #4]
 800baea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800baec:	2b00      	cmp	r3, #0
 800baee:	f000 82ac 	beq.w	800c04a <HAL_UART_IRQHandler+0x5c2>
      {
        huart->RxISR(huart);
 800baf2:	687b      	ldr	r3, [r7, #4]
 800baf4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800baf6:	6878      	ldr	r0, [r7, #4]
 800baf8:	4798      	blx	r3
      }
      return;
 800bafa:	e2a6      	b.n	800c04a <HAL_UART_IRQHandler+0x5c2>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800bafc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800bb00:	2b00      	cmp	r3, #0
 800bb02:	f000 80fd 	beq.w	800bd00 <HAL_UART_IRQHandler+0x278>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800bb06:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800bb0a:	4b7a      	ldr	r3, [pc, #488]	@ (800bcf4 <HAL_UART_IRQHandler+0x26c>)
 800bb0c:	4013      	ands	r3, r2
 800bb0e:	2b00      	cmp	r3, #0
 800bb10:	d106      	bne.n	800bb20 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800bb12:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800bb16:	4b78      	ldr	r3, [pc, #480]	@ (800bcf8 <HAL_UART_IRQHandler+0x270>)
 800bb18:	4013      	ands	r3, r2
 800bb1a:	2b00      	cmp	r3, #0
 800bb1c:	f000 80f0 	beq.w	800bd00 <HAL_UART_IRQHandler+0x278>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800bb20:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800bb24:	f003 0301 	and.w	r3, r3, #1
 800bb28:	2b00      	cmp	r3, #0
 800bb2a:	d011      	beq.n	800bb50 <HAL_UART_IRQHandler+0xc8>
 800bb2c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800bb30:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bb34:	2b00      	cmp	r3, #0
 800bb36:	d00b      	beq.n	800bb50 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800bb38:	687b      	ldr	r3, [r7, #4]
 800bb3a:	681b      	ldr	r3, [r3, #0]
 800bb3c:	2201      	movs	r2, #1
 800bb3e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800bb40:	687b      	ldr	r3, [r7, #4]
 800bb42:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bb46:	f043 0201 	orr.w	r2, r3, #1
 800bb4a:	687b      	ldr	r3, [r7, #4]
 800bb4c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800bb50:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800bb54:	f003 0302 	and.w	r3, r3, #2
 800bb58:	2b00      	cmp	r3, #0
 800bb5a:	d011      	beq.n	800bb80 <HAL_UART_IRQHandler+0xf8>
 800bb5c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bb60:	f003 0301 	and.w	r3, r3, #1
 800bb64:	2b00      	cmp	r3, #0
 800bb66:	d00b      	beq.n	800bb80 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800bb68:	687b      	ldr	r3, [r7, #4]
 800bb6a:	681b      	ldr	r3, [r3, #0]
 800bb6c:	2202      	movs	r2, #2
 800bb6e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800bb70:	687b      	ldr	r3, [r7, #4]
 800bb72:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bb76:	f043 0204 	orr.w	r2, r3, #4
 800bb7a:	687b      	ldr	r3, [r7, #4]
 800bb7c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800bb80:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800bb84:	f003 0304 	and.w	r3, r3, #4
 800bb88:	2b00      	cmp	r3, #0
 800bb8a:	d011      	beq.n	800bbb0 <HAL_UART_IRQHandler+0x128>
 800bb8c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bb90:	f003 0301 	and.w	r3, r3, #1
 800bb94:	2b00      	cmp	r3, #0
 800bb96:	d00b      	beq.n	800bbb0 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800bb98:	687b      	ldr	r3, [r7, #4]
 800bb9a:	681b      	ldr	r3, [r3, #0]
 800bb9c:	2204      	movs	r2, #4
 800bb9e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800bba0:	687b      	ldr	r3, [r7, #4]
 800bba2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bba6:	f043 0202 	orr.w	r2, r3, #2
 800bbaa:	687b      	ldr	r3, [r7, #4]
 800bbac:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800bbb0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800bbb4:	f003 0308 	and.w	r3, r3, #8
 800bbb8:	2b00      	cmp	r3, #0
 800bbba:	d017      	beq.n	800bbec <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800bbbc:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800bbc0:	f003 0320 	and.w	r3, r3, #32
 800bbc4:	2b00      	cmp	r3, #0
 800bbc6:	d105      	bne.n	800bbd4 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800bbc8:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800bbcc:	4b49      	ldr	r3, [pc, #292]	@ (800bcf4 <HAL_UART_IRQHandler+0x26c>)
 800bbce:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800bbd0:	2b00      	cmp	r3, #0
 800bbd2:	d00b      	beq.n	800bbec <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800bbd4:	687b      	ldr	r3, [r7, #4]
 800bbd6:	681b      	ldr	r3, [r3, #0]
 800bbd8:	2208      	movs	r2, #8
 800bbda:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800bbdc:	687b      	ldr	r3, [r7, #4]
 800bbde:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bbe2:	f043 0208 	orr.w	r2, r3, #8
 800bbe6:	687b      	ldr	r3, [r7, #4]
 800bbe8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800bbec:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800bbf0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800bbf4:	2b00      	cmp	r3, #0
 800bbf6:	d012      	beq.n	800bc1e <HAL_UART_IRQHandler+0x196>
 800bbf8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800bbfc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800bc00:	2b00      	cmp	r3, #0
 800bc02:	d00c      	beq.n	800bc1e <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800bc04:	687b      	ldr	r3, [r7, #4]
 800bc06:	681b      	ldr	r3, [r3, #0]
 800bc08:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800bc0c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800bc0e:	687b      	ldr	r3, [r7, #4]
 800bc10:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bc14:	f043 0220 	orr.w	r2, r3, #32
 800bc18:	687b      	ldr	r3, [r7, #4]
 800bc1a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800bc1e:	687b      	ldr	r3, [r7, #4]
 800bc20:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bc24:	2b00      	cmp	r3, #0
 800bc26:	f000 8212 	beq.w	800c04e <HAL_UART_IRQHandler+0x5c6>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800bc2a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800bc2e:	f003 0320 	and.w	r3, r3, #32
 800bc32:	2b00      	cmp	r3, #0
 800bc34:	d013      	beq.n	800bc5e <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800bc36:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800bc3a:	f003 0320 	and.w	r3, r3, #32
 800bc3e:	2b00      	cmp	r3, #0
 800bc40:	d105      	bne.n	800bc4e <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800bc42:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bc46:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800bc4a:	2b00      	cmp	r3, #0
 800bc4c:	d007      	beq.n	800bc5e <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800bc4e:	687b      	ldr	r3, [r7, #4]
 800bc50:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bc52:	2b00      	cmp	r3, #0
 800bc54:	d003      	beq.n	800bc5e <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800bc56:	687b      	ldr	r3, [r7, #4]
 800bc58:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bc5a:	6878      	ldr	r0, [r7, #4]
 800bc5c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800bc5e:	687b      	ldr	r3, [r7, #4]
 800bc60:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bc64:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800bc68:	687b      	ldr	r3, [r7, #4]
 800bc6a:	681b      	ldr	r3, [r3, #0]
 800bc6c:	689b      	ldr	r3, [r3, #8]
 800bc6e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bc72:	2b40      	cmp	r3, #64	@ 0x40
 800bc74:	d005      	beq.n	800bc82 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800bc76:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800bc7a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800bc7e:	2b00      	cmp	r3, #0
 800bc80:	d02e      	beq.n	800bce0 <HAL_UART_IRQHandler+0x258>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800bc82:	6878      	ldr	r0, [r7, #4]
 800bc84:	f000 feb9 	bl	800c9fa <UART_EndRxTransfer>

#if defined(HAL_DMA_MODULE_ENABLED)
        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bc88:	687b      	ldr	r3, [r7, #4]
 800bc8a:	681b      	ldr	r3, [r3, #0]
 800bc8c:	689b      	ldr	r3, [r3, #8]
 800bc8e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bc92:	2b40      	cmp	r3, #64	@ 0x40
 800bc94:	d120      	bne.n	800bcd8 <HAL_UART_IRQHandler+0x250>
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

#endif /* !USART_DMAREQUESTS_SW_WA */
          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800bc96:	687b      	ldr	r3, [r7, #4]
 800bc98:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bc9c:	2b00      	cmp	r3, #0
 800bc9e:	d017      	beq.n	800bcd0 <HAL_UART_IRQHandler+0x248>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800bca0:	687b      	ldr	r3, [r7, #4]
 800bca2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bca6:	4a15      	ldr	r2, [pc, #84]	@ (800bcfc <HAL_UART_IRQHandler+0x274>)
 800bca8:	66da      	str	r2, [r3, #108]	@ 0x6c

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800bcaa:	687b      	ldr	r3, [r7, #4]
 800bcac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bcb0:	4618      	mov	r0, r3
 800bcb2:	f7f7 fca5 	bl	8003600 <HAL_DMA_Abort_IT>
 800bcb6:	4603      	mov	r3, r0
 800bcb8:	2b00      	cmp	r3, #0
 800bcba:	d019      	beq.n	800bcf0 <HAL_UART_IRQHandler+0x268>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800bcbc:	687b      	ldr	r3, [r7, #4]
 800bcbe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bcc2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800bcc4:	687a      	ldr	r2, [r7, #4]
 800bcc6:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800bcca:	4610      	mov	r0, r2
 800bccc:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bcce:	e00f      	b.n	800bcf0 <HAL_UART_IRQHandler+0x268>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800bcd0:	6878      	ldr	r0, [r7, #4]
 800bcd2:	f000 f9db 	bl	800c08c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bcd6:	e00b      	b.n	800bcf0 <HAL_UART_IRQHandler+0x268>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800bcd8:	6878      	ldr	r0, [r7, #4]
 800bcda:	f000 f9d7 	bl	800c08c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bcde:	e007      	b.n	800bcf0 <HAL_UART_IRQHandler+0x268>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800bce0:	6878      	ldr	r0, [r7, #4]
 800bce2:	f000 f9d3 	bl	800c08c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bce6:	687b      	ldr	r3, [r7, #4]
 800bce8:	2200      	movs	r2, #0
 800bcea:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800bcee:	e1ae      	b.n	800c04e <HAL_UART_IRQHandler+0x5c6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bcf0:	bf00      	nop
    return;
 800bcf2:	e1ac      	b.n	800c04e <HAL_UART_IRQHandler+0x5c6>
 800bcf4:	10000001 	.word	0x10000001
 800bcf8:	04000120 	.word	0x04000120
 800bcfc:	0800cc77 	.word	0x0800cc77

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bd00:	687b      	ldr	r3, [r7, #4]
 800bd02:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800bd04:	2b01      	cmp	r3, #1
 800bd06:	f040 8142 	bne.w	800bf8e <HAL_UART_IRQHandler+0x506>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800bd0a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800bd0e:	f003 0310 	and.w	r3, r3, #16
 800bd12:	2b00      	cmp	r3, #0
 800bd14:	f000 813b 	beq.w	800bf8e <HAL_UART_IRQHandler+0x506>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800bd18:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800bd1c:	f003 0310 	and.w	r3, r3, #16
 800bd20:	2b00      	cmp	r3, #0
 800bd22:	f000 8134 	beq.w	800bf8e <HAL_UART_IRQHandler+0x506>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800bd26:	687b      	ldr	r3, [r7, #4]
 800bd28:	681b      	ldr	r3, [r3, #0]
 800bd2a:	2210      	movs	r2, #16
 800bd2c:	621a      	str	r2, [r3, #32]

#if defined(HAL_DMA_MODULE_ENABLED)
    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bd2e:	687b      	ldr	r3, [r7, #4]
 800bd30:	681b      	ldr	r3, [r3, #0]
 800bd32:	689b      	ldr	r3, [r3, #8]
 800bd34:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bd38:	2b40      	cmp	r3, #64	@ 0x40
 800bd3a:	f040 80aa 	bne.w	800be92 <HAL_UART_IRQHandler+0x40a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800bd3e:	687b      	ldr	r3, [r7, #4]
 800bd40:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bd44:	681b      	ldr	r3, [r3, #0]
 800bd46:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800bd48:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
      if ((nb_remaining_rx_data > 0U)
 800bd4c:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800bd50:	2b00      	cmp	r3, #0
 800bd52:	f000 8084 	beq.w	800be5e <HAL_UART_IRQHandler+0x3d6>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800bd56:	687b      	ldr	r3, [r7, #4]
 800bd58:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800bd5c:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
 800bd60:	429a      	cmp	r2, r3
 800bd62:	d27c      	bcs.n	800be5e <HAL_UART_IRQHandler+0x3d6>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800bd64:	687b      	ldr	r3, [r7, #4]
 800bd66:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
 800bd6a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Mode != DMA_LINKEDLIST_CIRCULAR)
 800bd6e:	687b      	ldr	r3, [r7, #4]
 800bd70:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bd74:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bd76:	2b81      	cmp	r3, #129	@ 0x81
 800bd78:	d060      	beq.n	800be3c <HAL_UART_IRQHandler+0x3b4>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800bd7a:	687b      	ldr	r3, [r7, #4]
 800bd7c:	681b      	ldr	r3, [r3, #0]
 800bd7e:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bd80:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800bd82:	e853 3f00 	ldrex	r3, [r3]
 800bd86:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800bd88:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800bd8a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800bd8e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800bd92:	687b      	ldr	r3, [r7, #4]
 800bd94:	681b      	ldr	r3, [r3, #0]
 800bd96:	461a      	mov	r2, r3
 800bd98:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800bd9c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800bda0:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bda2:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800bda4:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800bda8:	e841 2300 	strex	r3, r2, [r1]
 800bdac:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800bdae:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800bdb0:	2b00      	cmp	r3, #0
 800bdb2:	d1e2      	bne.n	800bd7a <HAL_UART_IRQHandler+0x2f2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bdb4:	687b      	ldr	r3, [r7, #4]
 800bdb6:	681b      	ldr	r3, [r3, #0]
 800bdb8:	3308      	adds	r3, #8
 800bdba:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bdbc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800bdbe:	e853 3f00 	ldrex	r3, [r3]
 800bdc2:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800bdc4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800bdc6:	f023 0301 	bic.w	r3, r3, #1
 800bdca:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800bdce:	687b      	ldr	r3, [r7, #4]
 800bdd0:	681b      	ldr	r3, [r3, #0]
 800bdd2:	3308      	adds	r3, #8
 800bdd4:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800bdd8:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800bdda:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bddc:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800bdde:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800bde0:	e841 2300 	strex	r3, r2, [r1]
 800bde4:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800bde6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bde8:	2b00      	cmp	r3, #0
 800bdea:	d1e3      	bne.n	800bdb4 <HAL_UART_IRQHandler+0x32c>
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

#endif /* !USART_DMAREQUESTS_SW_WA */
          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800bdec:	687b      	ldr	r3, [r7, #4]
 800bdee:	2220      	movs	r2, #32
 800bdf0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bdf4:	687b      	ldr	r3, [r7, #4]
 800bdf6:	2200      	movs	r2, #0
 800bdf8:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bdfa:	687b      	ldr	r3, [r7, #4]
 800bdfc:	681b      	ldr	r3, [r3, #0]
 800bdfe:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800be00:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800be02:	e853 3f00 	ldrex	r3, [r3]
 800be06:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800be08:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800be0a:	f023 0310 	bic.w	r3, r3, #16
 800be0e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800be12:	687b      	ldr	r3, [r7, #4]
 800be14:	681b      	ldr	r3, [r3, #0]
 800be16:	461a      	mov	r2, r3
 800be18:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800be1c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800be1e:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800be20:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800be22:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800be24:	e841 2300 	strex	r3, r2, [r1]
 800be28:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800be2a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800be2c:	2b00      	cmp	r3, #0
 800be2e:	d1e4      	bne.n	800bdfa <HAL_UART_IRQHandler+0x372>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800be30:	687b      	ldr	r3, [r7, #4]
 800be32:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800be36:	4618      	mov	r0, r3
 800be38:	f7f7 fb66 	bl	8003508 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800be3c:	687b      	ldr	r3, [r7, #4]
 800be3e:	2202      	movs	r2, #2
 800be40:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800be42:	687b      	ldr	r3, [r7, #4]
 800be44:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800be48:	687b      	ldr	r3, [r7, #4]
 800be4a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800be4e:	b29b      	uxth	r3, r3
 800be50:	1ad3      	subs	r3, r2, r3
 800be52:	b29b      	uxth	r3, r3
 800be54:	4619      	mov	r1, r3
 800be56:	6878      	ldr	r0, [r7, #4]
 800be58:	f000 f922 	bl	800c0a0 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800be5c:	e0f9      	b.n	800c052 <HAL_UART_IRQHandler+0x5ca>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800be5e:	687b      	ldr	r3, [r7, #4]
 800be60:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800be64:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
 800be68:	429a      	cmp	r2, r3
 800be6a:	f040 80f2 	bne.w	800c052 <HAL_UART_IRQHandler+0x5ca>
          if (huart->hdmarx->Mode == DMA_LINKEDLIST_CIRCULAR)
 800be6e:	687b      	ldr	r3, [r7, #4]
 800be70:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800be74:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800be76:	2b81      	cmp	r3, #129	@ 0x81
 800be78:	f040 80eb 	bne.w	800c052 <HAL_UART_IRQHandler+0x5ca>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800be7c:	687b      	ldr	r3, [r7, #4]
 800be7e:	2202      	movs	r2, #2
 800be80:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800be82:	687b      	ldr	r3, [r7, #4]
 800be84:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800be88:	4619      	mov	r1, r3
 800be8a:	6878      	ldr	r0, [r7, #4]
 800be8c:	f000 f908 	bl	800c0a0 <HAL_UARTEx_RxEventCallback>
      return;
 800be90:	e0df      	b.n	800c052 <HAL_UART_IRQHandler+0x5ca>
    {
#endif /* HAL_DMA_MODULE_ENABLED */
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800be92:	687b      	ldr	r3, [r7, #4]
 800be94:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800be98:	687b      	ldr	r3, [r7, #4]
 800be9a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800be9e:	b29b      	uxth	r3, r3
 800bea0:	1ad3      	subs	r3, r2, r3
 800bea2:	f8a7 30a2 	strh.w	r3, [r7, #162]	@ 0xa2
      if ((huart->RxXferCount > 0U)
 800bea6:	687b      	ldr	r3, [r7, #4]
 800bea8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800beac:	b29b      	uxth	r3, r3
 800beae:	2b00      	cmp	r3, #0
 800beb0:	f000 80d1 	beq.w	800c056 <HAL_UART_IRQHandler+0x5ce>
          && (nb_rx_data > 0U))
 800beb4:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	@ 0xa2
 800beb8:	2b00      	cmp	r3, #0
 800beba:	f000 80cc 	beq.w	800c056 <HAL_UART_IRQHandler+0x5ce>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800bebe:	687b      	ldr	r3, [r7, #4]
 800bec0:	681b      	ldr	r3, [r3, #0]
 800bec2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bec4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bec6:	e853 3f00 	ldrex	r3, [r3]
 800beca:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800becc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bece:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800bed2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800bed6:	687b      	ldr	r3, [r7, #4]
 800bed8:	681b      	ldr	r3, [r3, #0]
 800beda:	461a      	mov	r2, r3
 800bedc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800bee0:	647b      	str	r3, [r7, #68]	@ 0x44
 800bee2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bee4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800bee6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800bee8:	e841 2300 	strex	r3, r2, [r1]
 800beec:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800beee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bef0:	2b00      	cmp	r3, #0
 800bef2:	d1e4      	bne.n	800bebe <HAL_UART_IRQHandler+0x436>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800bef4:	687b      	ldr	r3, [r7, #4]
 800bef6:	681b      	ldr	r3, [r3, #0]
 800bef8:	3308      	adds	r3, #8
 800befa:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800befc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800befe:	e853 3f00 	ldrex	r3, [r3]
 800bf02:	623b      	str	r3, [r7, #32]
   return(result);
 800bf04:	6a3b      	ldr	r3, [r7, #32]
 800bf06:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800bf0a:	f023 0301 	bic.w	r3, r3, #1
 800bf0e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800bf12:	687b      	ldr	r3, [r7, #4]
 800bf14:	681b      	ldr	r3, [r3, #0]
 800bf16:	3308      	adds	r3, #8
 800bf18:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800bf1c:	633a      	str	r2, [r7, #48]	@ 0x30
 800bf1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bf20:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800bf22:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bf24:	e841 2300 	strex	r3, r2, [r1]
 800bf28:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800bf2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bf2c:	2b00      	cmp	r3, #0
 800bf2e:	d1e1      	bne.n	800bef4 <HAL_UART_IRQHandler+0x46c>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800bf30:	687b      	ldr	r3, [r7, #4]
 800bf32:	2220      	movs	r2, #32
 800bf34:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bf38:	687b      	ldr	r3, [r7, #4]
 800bf3a:	2200      	movs	r2, #0
 800bf3c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800bf3e:	687b      	ldr	r3, [r7, #4]
 800bf40:	2200      	movs	r2, #0
 800bf42:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bf44:	687b      	ldr	r3, [r7, #4]
 800bf46:	681b      	ldr	r3, [r3, #0]
 800bf48:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bf4a:	693b      	ldr	r3, [r7, #16]
 800bf4c:	e853 3f00 	ldrex	r3, [r3]
 800bf50:	60fb      	str	r3, [r7, #12]
   return(result);
 800bf52:	68fb      	ldr	r3, [r7, #12]
 800bf54:	f023 0310 	bic.w	r3, r3, #16
 800bf58:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800bf5c:	687b      	ldr	r3, [r7, #4]
 800bf5e:	681b      	ldr	r3, [r3, #0]
 800bf60:	461a      	mov	r2, r3
 800bf62:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800bf66:	61fb      	str	r3, [r7, #28]
 800bf68:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bf6a:	69b9      	ldr	r1, [r7, #24]
 800bf6c:	69fa      	ldr	r2, [r7, #28]
 800bf6e:	e841 2300 	strex	r3, r2, [r1]
 800bf72:	617b      	str	r3, [r7, #20]
   return(result);
 800bf74:	697b      	ldr	r3, [r7, #20]
 800bf76:	2b00      	cmp	r3, #0
 800bf78:	d1e4      	bne.n	800bf44 <HAL_UART_IRQHandler+0x4bc>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800bf7a:	687b      	ldr	r3, [r7, #4]
 800bf7c:	2202      	movs	r2, #2
 800bf7e:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800bf80:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	@ 0xa2
 800bf84:	4619      	mov	r1, r3
 800bf86:	6878      	ldr	r0, [r7, #4]
 800bf88:	f000 f88a 	bl	800c0a0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800bf8c:	e063      	b.n	800c056 <HAL_UART_IRQHandler+0x5ce>
    }
#endif /* HAL_DMA_MODULE_ENABLED */
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800bf8e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800bf92:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800bf96:	2b00      	cmp	r3, #0
 800bf98:	d00e      	beq.n	800bfb8 <HAL_UART_IRQHandler+0x530>
 800bf9a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bf9e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800bfa2:	2b00      	cmp	r3, #0
 800bfa4:	d008      	beq.n	800bfb8 <HAL_UART_IRQHandler+0x530>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800bfa6:	687b      	ldr	r3, [r7, #4]
 800bfa8:	681b      	ldr	r3, [r3, #0]
 800bfaa:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800bfae:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800bfb0:	6878      	ldr	r0, [r7, #4]
 800bfb2:	f000 fe9d 	bl	800ccf0 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800bfb6:	e051      	b.n	800c05c <HAL_UART_IRQHandler+0x5d4>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800bfb8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800bfbc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bfc0:	2b00      	cmp	r3, #0
 800bfc2:	d014      	beq.n	800bfee <HAL_UART_IRQHandler+0x566>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800bfc4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800bfc8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bfcc:	2b00      	cmp	r3, #0
 800bfce:	d105      	bne.n	800bfdc <HAL_UART_IRQHandler+0x554>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800bfd0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bfd4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800bfd8:	2b00      	cmp	r3, #0
 800bfda:	d008      	beq.n	800bfee <HAL_UART_IRQHandler+0x566>
  {
    if (huart->TxISR != NULL)
 800bfdc:	687b      	ldr	r3, [r7, #4]
 800bfde:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800bfe0:	2b00      	cmp	r3, #0
 800bfe2:	d03a      	beq.n	800c05a <HAL_UART_IRQHandler+0x5d2>
    {
      huart->TxISR(huart);
 800bfe4:	687b      	ldr	r3, [r7, #4]
 800bfe6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800bfe8:	6878      	ldr	r0, [r7, #4]
 800bfea:	4798      	blx	r3
    }
    return;
 800bfec:	e035      	b.n	800c05a <HAL_UART_IRQHandler+0x5d2>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800bfee:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800bff2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bff6:	2b00      	cmp	r3, #0
 800bff8:	d009      	beq.n	800c00e <HAL_UART_IRQHandler+0x586>
 800bffa:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800bffe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c002:	2b00      	cmp	r3, #0
 800c004:	d003      	beq.n	800c00e <HAL_UART_IRQHandler+0x586>
  {
    UART_EndTransmit_IT(huart);
 800c006:	6878      	ldr	r0, [r7, #4]
 800c008:	f000 fe47 	bl	800cc9a <UART_EndTransmit_IT>
    return;
 800c00c:	e026      	b.n	800c05c <HAL_UART_IRQHandler+0x5d4>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800c00e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800c012:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c016:	2b00      	cmp	r3, #0
 800c018:	d009      	beq.n	800c02e <HAL_UART_IRQHandler+0x5a6>
 800c01a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800c01e:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800c022:	2b00      	cmp	r3, #0
 800c024:	d003      	beq.n	800c02e <HAL_UART_IRQHandler+0x5a6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800c026:	6878      	ldr	r0, [r7, #4]
 800c028:	f000 fe76 	bl	800cd18 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800c02c:	e016      	b.n	800c05c <HAL_UART_IRQHandler+0x5d4>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800c02e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800c032:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800c036:	2b00      	cmp	r3, #0
 800c038:	d010      	beq.n	800c05c <HAL_UART_IRQHandler+0x5d4>
 800c03a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800c03e:	2b00      	cmp	r3, #0
 800c040:	da0c      	bge.n	800c05c <HAL_UART_IRQHandler+0x5d4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800c042:	6878      	ldr	r0, [r7, #4]
 800c044:	f000 fe5e 	bl	800cd04 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800c048:	e008      	b.n	800c05c <HAL_UART_IRQHandler+0x5d4>
      return;
 800c04a:	bf00      	nop
 800c04c:	e006      	b.n	800c05c <HAL_UART_IRQHandler+0x5d4>
    return;
 800c04e:	bf00      	nop
 800c050:	e004      	b.n	800c05c <HAL_UART_IRQHandler+0x5d4>
      return;
 800c052:	bf00      	nop
 800c054:	e002      	b.n	800c05c <HAL_UART_IRQHandler+0x5d4>
      return;
 800c056:	bf00      	nop
 800c058:	e000      	b.n	800c05c <HAL_UART_IRQHandler+0x5d4>
    return;
 800c05a:	bf00      	nop
  }
}
 800c05c:	37b8      	adds	r7, #184	@ 0xb8
 800c05e:	46bd      	mov	sp, r7
 800c060:	bd80      	pop	{r7, pc}
 800c062:	bf00      	nop

0800c064 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800c064:	b480      	push	{r7}
 800c066:	b083      	sub	sp, #12
 800c068:	af00      	add	r7, sp, #0
 800c06a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800c06c:	bf00      	nop
 800c06e:	370c      	adds	r7, #12
 800c070:	46bd      	mov	sp, r7
 800c072:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c076:	4770      	bx	lr

0800c078 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800c078:	b480      	push	{r7}
 800c07a:	b083      	sub	sp, #12
 800c07c:	af00      	add	r7, sp, #0
 800c07e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800c080:	bf00      	nop
 800c082:	370c      	adds	r7, #12
 800c084:	46bd      	mov	sp, r7
 800c086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c08a:	4770      	bx	lr

0800c08c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800c08c:	b480      	push	{r7}
 800c08e:	b083      	sub	sp, #12
 800c090:	af00      	add	r7, sp, #0
 800c092:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800c094:	bf00      	nop
 800c096:	370c      	adds	r7, #12
 800c098:	46bd      	mov	sp, r7
 800c09a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c09e:	4770      	bx	lr

0800c0a0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800c0a0:	b480      	push	{r7}
 800c0a2:	b083      	sub	sp, #12
 800c0a4:	af00      	add	r7, sp, #0
 800c0a6:	6078      	str	r0, [r7, #4]
 800c0a8:	460b      	mov	r3, r1
 800c0aa:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800c0ac:	bf00      	nop
 800c0ae:	370c      	adds	r7, #12
 800c0b0:	46bd      	mov	sp, r7
 800c0b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0b6:	4770      	bx	lr

0800c0b8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800c0b8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800c0bc:	b094      	sub	sp, #80	@ 0x50
 800c0be:	af00      	add	r7, sp, #0
 800c0c0:	62f8      	str	r0, [r7, #44]	@ 0x2c
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800c0c2:	2300      	movs	r3, #0
 800c0c4:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 800c0c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c0ca:	681a      	ldr	r2, [r3, #0]
 800c0cc:	4b83      	ldr	r3, [pc, #524]	@ (800c2dc <UART_SetConfig+0x224>)
 800c0ce:	429a      	cmp	r2, r3
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800c0d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c0d2:	689a      	ldr	r2, [r3, #8]
 800c0d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c0d6:	691b      	ldr	r3, [r3, #16]
 800c0d8:	431a      	orrs	r2, r3
 800c0da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c0dc:	695b      	ldr	r3, [r3, #20]
 800c0de:	431a      	orrs	r2, r3
 800c0e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c0e2:	69db      	ldr	r3, [r3, #28]
 800c0e4:	4313      	orrs	r3, r2
 800c0e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800c0e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c0ea:	681b      	ldr	r3, [r3, #0]
 800c0ec:	681b      	ldr	r3, [r3, #0]
 800c0ee:	497c      	ldr	r1, [pc, #496]	@ (800c2e0 <UART_SetConfig+0x228>)
 800c0f0:	4019      	ands	r1, r3
 800c0f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c0f4:	681a      	ldr	r2, [r3, #0]
 800c0f6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c0f8:	430b      	orrs	r3, r1
 800c0fa:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800c0fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c0fe:	681b      	ldr	r3, [r3, #0]
 800c100:	685b      	ldr	r3, [r3, #4]
 800c102:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800c106:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c108:	68d9      	ldr	r1, [r3, #12]
 800c10a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c10c:	681a      	ldr	r2, [r3, #0]
 800c10e:	ea40 0301 	orr.w	r3, r0, r1
 800c112:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800c114:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c116:	699b      	ldr	r3, [r3, #24]
 800c118:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800c11a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c11c:	681a      	ldr	r2, [r3, #0]
 800c11e:	4b6f      	ldr	r3, [pc, #444]	@ (800c2dc <UART_SetConfig+0x224>)
 800c120:	429a      	cmp	r2, r3
 800c122:	d009      	beq.n	800c138 <UART_SetConfig+0x80>
 800c124:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c126:	681a      	ldr	r2, [r3, #0]
 800c128:	4b6e      	ldr	r3, [pc, #440]	@ (800c2e4 <UART_SetConfig+0x22c>)
 800c12a:	429a      	cmp	r2, r3
 800c12c:	d004      	beq.n	800c138 <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800c12e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c130:	6a1a      	ldr	r2, [r3, #32]
 800c132:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c134:	4313      	orrs	r3, r2
 800c136:	64fb      	str	r3, [r7, #76]	@ 0x4c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800c138:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c13a:	681b      	ldr	r3, [r3, #0]
 800c13c:	689b      	ldr	r3, [r3, #8]
 800c13e:	f023 416e 	bic.w	r1, r3, #3992977408	@ 0xee000000
 800c142:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
 800c146:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c148:	681a      	ldr	r2, [r3, #0]
 800c14a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c14c:	430b      	orrs	r3, r1
 800c14e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800c150:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c152:	681b      	ldr	r3, [r3, #0]
 800c154:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c156:	f023 000f 	bic.w	r0, r3, #15
 800c15a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c15c:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800c15e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c160:	681a      	ldr	r2, [r3, #0]
 800c162:	ea40 0301 	orr.w	r3, r0, r1
 800c166:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800c168:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c16a:	681a      	ldr	r2, [r3, #0]
 800c16c:	4b5e      	ldr	r3, [pc, #376]	@ (800c2e8 <UART_SetConfig+0x230>)
 800c16e:	429a      	cmp	r2, r3
 800c170:	d102      	bne.n	800c178 <UART_SetConfig+0xc0>
 800c172:	2301      	movs	r3, #1
 800c174:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c176:	e032      	b.n	800c1de <UART_SetConfig+0x126>
 800c178:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c17a:	681a      	ldr	r2, [r3, #0]
 800c17c:	4b5b      	ldr	r3, [pc, #364]	@ (800c2ec <UART_SetConfig+0x234>)
 800c17e:	429a      	cmp	r2, r3
 800c180:	d102      	bne.n	800c188 <UART_SetConfig+0xd0>
 800c182:	2302      	movs	r3, #2
 800c184:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c186:	e02a      	b.n	800c1de <UART_SetConfig+0x126>
 800c188:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c18a:	681a      	ldr	r2, [r3, #0]
 800c18c:	4b58      	ldr	r3, [pc, #352]	@ (800c2f0 <UART_SetConfig+0x238>)
 800c18e:	429a      	cmp	r2, r3
 800c190:	d102      	bne.n	800c198 <UART_SetConfig+0xe0>
 800c192:	2304      	movs	r3, #4
 800c194:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c196:	e022      	b.n	800c1de <UART_SetConfig+0x126>
 800c198:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c19a:	681a      	ldr	r2, [r3, #0]
 800c19c:	4b55      	ldr	r3, [pc, #340]	@ (800c2f4 <UART_SetConfig+0x23c>)
 800c19e:	429a      	cmp	r2, r3
 800c1a0:	d102      	bne.n	800c1a8 <UART_SetConfig+0xf0>
 800c1a2:	2308      	movs	r3, #8
 800c1a4:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c1a6:	e01a      	b.n	800c1de <UART_SetConfig+0x126>
 800c1a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c1aa:	681a      	ldr	r2, [r3, #0]
 800c1ac:	4b52      	ldr	r3, [pc, #328]	@ (800c2f8 <UART_SetConfig+0x240>)
 800c1ae:	429a      	cmp	r2, r3
 800c1b0:	d102      	bne.n	800c1b8 <UART_SetConfig+0x100>
 800c1b2:	2310      	movs	r3, #16
 800c1b4:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c1b6:	e012      	b.n	800c1de <UART_SetConfig+0x126>
 800c1b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c1ba:	681a      	ldr	r2, [r3, #0]
 800c1bc:	4b4f      	ldr	r3, [pc, #316]	@ (800c2fc <UART_SetConfig+0x244>)
 800c1be:	429a      	cmp	r2, r3
 800c1c0:	d102      	bne.n	800c1c8 <UART_SetConfig+0x110>
 800c1c2:	2320      	movs	r3, #32
 800c1c4:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c1c6:	e00a      	b.n	800c1de <UART_SetConfig+0x126>
 800c1c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c1ca:	681a      	ldr	r2, [r3, #0]
 800c1cc:	4b43      	ldr	r3, [pc, #268]	@ (800c2dc <UART_SetConfig+0x224>)
 800c1ce:	429a      	cmp	r2, r3
 800c1d0:	d103      	bne.n	800c1da <UART_SetConfig+0x122>
 800c1d2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800c1d6:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c1d8:	e001      	b.n	800c1de <UART_SetConfig+0x126>
 800c1da:	2300      	movs	r3, #0
 800c1dc:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800c1de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c1e0:	681a      	ldr	r2, [r3, #0]
 800c1e2:	4b3e      	ldr	r3, [pc, #248]	@ (800c2dc <UART_SetConfig+0x224>)
 800c1e4:	429a      	cmp	r2, r3
 800c1e6:	d005      	beq.n	800c1f4 <UART_SetConfig+0x13c>
 800c1e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c1ea:	681a      	ldr	r2, [r3, #0]
 800c1ec:	4b3d      	ldr	r3, [pc, #244]	@ (800c2e4 <UART_SetConfig+0x22c>)
 800c1ee:	429a      	cmp	r2, r3
 800c1f0:	f040 8088 	bne.w	800c304 <UART_SetConfig+0x24c>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800c1f4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c1f6:	2200      	movs	r2, #0
 800c1f8:	623b      	str	r3, [r7, #32]
 800c1fa:	627a      	str	r2, [r7, #36]	@ 0x24
 800c1fc:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800c200:	f7fc f8c0 	bl	8008384 <HAL_RCCEx_GetPeriphCLKFreq>
 800c204:	6438      	str	r0, [r7, #64]	@ 0x40

    /* If proper clock source reported */
    if (pclk != 0U)
 800c206:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c208:	2b00      	cmp	r3, #0
 800c20a:	f000 80eb 	beq.w	800c3e4 <UART_SetConfig+0x32c>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800c20e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c210:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c212:	4a3b      	ldr	r2, [pc, #236]	@ (800c300 <UART_SetConfig+0x248>)
 800c214:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c218:	461a      	mov	r2, r3
 800c21a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c21c:	fbb3 f3f2 	udiv	r3, r3, r2
 800c220:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800c222:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c224:	685a      	ldr	r2, [r3, #4]
 800c226:	4613      	mov	r3, r2
 800c228:	005b      	lsls	r3, r3, #1
 800c22a:	4413      	add	r3, r2
 800c22c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c22e:	429a      	cmp	r2, r3
 800c230:	d305      	bcc.n	800c23e <UART_SetConfig+0x186>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800c232:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c234:	685b      	ldr	r3, [r3, #4]
 800c236:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800c238:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c23a:	429a      	cmp	r2, r3
 800c23c:	d903      	bls.n	800c246 <UART_SetConfig+0x18e>
      {
        ret = HAL_ERROR;
 800c23e:	2301      	movs	r3, #1
 800c240:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800c244:	e048      	b.n	800c2d8 <UART_SetConfig+0x220>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c246:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c248:	2200      	movs	r2, #0
 800c24a:	61bb      	str	r3, [r7, #24]
 800c24c:	61fa      	str	r2, [r7, #28]
 800c24e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c250:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c252:	4a2b      	ldr	r2, [pc, #172]	@ (800c300 <UART_SetConfig+0x248>)
 800c254:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c258:	b29b      	uxth	r3, r3
 800c25a:	2200      	movs	r2, #0
 800c25c:	613b      	str	r3, [r7, #16]
 800c25e:	617a      	str	r2, [r7, #20]
 800c260:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800c264:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800c268:	f7f4 fc5c 	bl	8000b24 <__aeabi_uldivmod>
 800c26c:	4602      	mov	r2, r0
 800c26e:	460b      	mov	r3, r1
 800c270:	4610      	mov	r0, r2
 800c272:	4619      	mov	r1, r3
 800c274:	f04f 0200 	mov.w	r2, #0
 800c278:	f04f 0300 	mov.w	r3, #0
 800c27c:	020b      	lsls	r3, r1, #8
 800c27e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800c282:	0202      	lsls	r2, r0, #8
 800c284:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c286:	6849      	ldr	r1, [r1, #4]
 800c288:	0849      	lsrs	r1, r1, #1
 800c28a:	2000      	movs	r0, #0
 800c28c:	460c      	mov	r4, r1
 800c28e:	4605      	mov	r5, r0
 800c290:	eb12 0804 	adds.w	r8, r2, r4
 800c294:	eb43 0905 	adc.w	r9, r3, r5
 800c298:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c29a:	685b      	ldr	r3, [r3, #4]
 800c29c:	2200      	movs	r2, #0
 800c29e:	60bb      	str	r3, [r7, #8]
 800c2a0:	60fa      	str	r2, [r7, #12]
 800c2a2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800c2a6:	4640      	mov	r0, r8
 800c2a8:	4649      	mov	r1, r9
 800c2aa:	f7f4 fc3b 	bl	8000b24 <__aeabi_uldivmod>
 800c2ae:	4602      	mov	r2, r0
 800c2b0:	460b      	mov	r3, r1
 800c2b2:	4613      	mov	r3, r2
 800c2b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800c2b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c2b8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800c2bc:	d308      	bcc.n	800c2d0 <UART_SetConfig+0x218>
 800c2be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c2c0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c2c4:	d204      	bcs.n	800c2d0 <UART_SetConfig+0x218>
        {
          huart->Instance->BRR = usartdiv;
 800c2c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c2c8:	681b      	ldr	r3, [r3, #0]
 800c2ca:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800c2cc:	60da      	str	r2, [r3, #12]
 800c2ce:	e003      	b.n	800c2d8 <UART_SetConfig+0x220>
        }
        else
        {
          ret = HAL_ERROR;
 800c2d0:	2301      	movs	r3, #1
 800c2d2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (pclk != 0U)
 800c2d6:	e085      	b.n	800c3e4 <UART_SetConfig+0x32c>
 800c2d8:	e084      	b.n	800c3e4 <UART_SetConfig+0x32c>
 800c2da:	bf00      	nop
 800c2dc:	44002400 	.word	0x44002400
 800c2e0:	cfff69f3 	.word	0xcfff69f3
 800c2e4:	54002400 	.word	0x54002400
 800c2e8:	40013800 	.word	0x40013800
 800c2ec:	40004400 	.word	0x40004400
 800c2f0:	40004800 	.word	0x40004800
 800c2f4:	40004c00 	.word	0x40004c00
 800c2f8:	40005000 	.word	0x40005000
 800c2fc:	40006400 	.word	0x40006400
 800c300:	0800e09c 	.word	0x0800e09c
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800c304:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c306:	69db      	ldr	r3, [r3, #28]
 800c308:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c30c:	d13c      	bne.n	800c388 <UART_SetConfig+0x2d0>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800c30e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c310:	2200      	movs	r2, #0
 800c312:	603b      	str	r3, [r7, #0]
 800c314:	607a      	str	r2, [r7, #4]
 800c316:	e9d7 0100 	ldrd	r0, r1, [r7]
 800c31a:	f7fc f833 	bl	8008384 <HAL_RCCEx_GetPeriphCLKFreq>
 800c31e:	6438      	str	r0, [r7, #64]	@ 0x40

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800c320:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c322:	2b00      	cmp	r3, #0
 800c324:	d05e      	beq.n	800c3e4 <UART_SetConfig+0x32c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c326:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c328:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c32a:	4a39      	ldr	r2, [pc, #228]	@ (800c410 <UART_SetConfig+0x358>)
 800c32c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c330:	461a      	mov	r2, r3
 800c332:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c334:	fbb3 f3f2 	udiv	r3, r3, r2
 800c338:	005a      	lsls	r2, r3, #1
 800c33a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c33c:	685b      	ldr	r3, [r3, #4]
 800c33e:	085b      	lsrs	r3, r3, #1
 800c340:	441a      	add	r2, r3
 800c342:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c344:	685b      	ldr	r3, [r3, #4]
 800c346:	fbb2 f3f3 	udiv	r3, r2, r3
 800c34a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800c34c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c34e:	2b0f      	cmp	r3, #15
 800c350:	d916      	bls.n	800c380 <UART_SetConfig+0x2c8>
 800c352:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c354:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c358:	d212      	bcs.n	800c380 <UART_SetConfig+0x2c8>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800c35a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c35c:	b29b      	uxth	r3, r3
 800c35e:	f023 030f 	bic.w	r3, r3, #15
 800c362:	877b      	strh	r3, [r7, #58]	@ 0x3a
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800c364:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c366:	085b      	lsrs	r3, r3, #1
 800c368:	b29b      	uxth	r3, r3
 800c36a:	f003 0307 	and.w	r3, r3, #7
 800c36e:	b29a      	uxth	r2, r3
 800c370:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800c372:	4313      	orrs	r3, r2
 800c374:	877b      	strh	r3, [r7, #58]	@ 0x3a
        huart->Instance->BRR = brrtemp;
 800c376:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c378:	681b      	ldr	r3, [r3, #0]
 800c37a:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 800c37c:	60da      	str	r2, [r3, #12]
 800c37e:	e031      	b.n	800c3e4 <UART_SetConfig+0x32c>
      }
      else
      {
        ret = HAL_ERROR;
 800c380:	2301      	movs	r3, #1
 800c382:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800c386:	e02d      	b.n	800c3e4 <UART_SetConfig+0x32c>
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800c388:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c38a:	2200      	movs	r2, #0
 800c38c:	469a      	mov	sl, r3
 800c38e:	4693      	mov	fp, r2
 800c390:	4650      	mov	r0, sl
 800c392:	4659      	mov	r1, fp
 800c394:	f7fb fff6 	bl	8008384 <HAL_RCCEx_GetPeriphCLKFreq>
 800c398:	6438      	str	r0, [r7, #64]	@ 0x40

    if (pclk != 0U)
 800c39a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c39c:	2b00      	cmp	r3, #0
 800c39e:	d021      	beq.n	800c3e4 <UART_SetConfig+0x32c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c3a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c3a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c3a4:	4a1a      	ldr	r2, [pc, #104]	@ (800c410 <UART_SetConfig+0x358>)
 800c3a6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c3aa:	461a      	mov	r2, r3
 800c3ac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c3ae:	fbb3 f2f2 	udiv	r2, r3, r2
 800c3b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c3b4:	685b      	ldr	r3, [r3, #4]
 800c3b6:	085b      	lsrs	r3, r3, #1
 800c3b8:	441a      	add	r2, r3
 800c3ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c3bc:	685b      	ldr	r3, [r3, #4]
 800c3be:	fbb2 f3f3 	udiv	r3, r2, r3
 800c3c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800c3c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c3c6:	2b0f      	cmp	r3, #15
 800c3c8:	d909      	bls.n	800c3de <UART_SetConfig+0x326>
 800c3ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c3cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c3d0:	d205      	bcs.n	800c3de <UART_SetConfig+0x326>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800c3d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c3d4:	b29a      	uxth	r2, r3
 800c3d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c3d8:	681b      	ldr	r3, [r3, #0]
 800c3da:	60da      	str	r2, [r3, #12]
 800c3dc:	e002      	b.n	800c3e4 <UART_SetConfig+0x32c>
      }
      else
      {
        ret = HAL_ERROR;
 800c3de:	2301      	movs	r3, #1
 800c3e0:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800c3e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c3e6:	2201      	movs	r2, #1
 800c3e8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800c3ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c3ee:	2201      	movs	r2, #1
 800c3f0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800c3f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c3f6:	2200      	movs	r2, #0
 800c3f8:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800c3fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c3fc:	2200      	movs	r2, #0
 800c3fe:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800c400:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 800c404:	4618      	mov	r0, r3
 800c406:	3750      	adds	r7, #80	@ 0x50
 800c408:	46bd      	mov	sp, r7
 800c40a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800c40e:	bf00      	nop
 800c410:	0800e09c 	.word	0x0800e09c

0800c414 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800c414:	b480      	push	{r7}
 800c416:	b083      	sub	sp, #12
 800c418:	af00      	add	r7, sp, #0
 800c41a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800c41c:	687b      	ldr	r3, [r7, #4]
 800c41e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c420:	f003 0308 	and.w	r3, r3, #8
 800c424:	2b00      	cmp	r3, #0
 800c426:	d00a      	beq.n	800c43e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800c428:	687b      	ldr	r3, [r7, #4]
 800c42a:	681b      	ldr	r3, [r3, #0]
 800c42c:	685b      	ldr	r3, [r3, #4]
 800c42e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800c432:	687b      	ldr	r3, [r7, #4]
 800c434:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800c436:	687b      	ldr	r3, [r7, #4]
 800c438:	681b      	ldr	r3, [r3, #0]
 800c43a:	430a      	orrs	r2, r1
 800c43c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800c43e:	687b      	ldr	r3, [r7, #4]
 800c440:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c442:	f003 0301 	and.w	r3, r3, #1
 800c446:	2b00      	cmp	r3, #0
 800c448:	d00a      	beq.n	800c460 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800c44a:	687b      	ldr	r3, [r7, #4]
 800c44c:	681b      	ldr	r3, [r3, #0]
 800c44e:	685b      	ldr	r3, [r3, #4]
 800c450:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800c454:	687b      	ldr	r3, [r7, #4]
 800c456:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c458:	687b      	ldr	r3, [r7, #4]
 800c45a:	681b      	ldr	r3, [r3, #0]
 800c45c:	430a      	orrs	r2, r1
 800c45e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800c460:	687b      	ldr	r3, [r7, #4]
 800c462:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c464:	f003 0302 	and.w	r3, r3, #2
 800c468:	2b00      	cmp	r3, #0
 800c46a:	d00a      	beq.n	800c482 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800c46c:	687b      	ldr	r3, [r7, #4]
 800c46e:	681b      	ldr	r3, [r3, #0]
 800c470:	685b      	ldr	r3, [r3, #4]
 800c472:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800c476:	687b      	ldr	r3, [r7, #4]
 800c478:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800c47a:	687b      	ldr	r3, [r7, #4]
 800c47c:	681b      	ldr	r3, [r3, #0]
 800c47e:	430a      	orrs	r2, r1
 800c480:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800c482:	687b      	ldr	r3, [r7, #4]
 800c484:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c486:	f003 0304 	and.w	r3, r3, #4
 800c48a:	2b00      	cmp	r3, #0
 800c48c:	d00a      	beq.n	800c4a4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800c48e:	687b      	ldr	r3, [r7, #4]
 800c490:	681b      	ldr	r3, [r3, #0]
 800c492:	685b      	ldr	r3, [r3, #4]
 800c494:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800c498:	687b      	ldr	r3, [r7, #4]
 800c49a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c49c:	687b      	ldr	r3, [r7, #4]
 800c49e:	681b      	ldr	r3, [r3, #0]
 800c4a0:	430a      	orrs	r2, r1
 800c4a2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800c4a4:	687b      	ldr	r3, [r7, #4]
 800c4a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c4a8:	f003 0310 	and.w	r3, r3, #16
 800c4ac:	2b00      	cmp	r3, #0
 800c4ae:	d00a      	beq.n	800c4c6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800c4b0:	687b      	ldr	r3, [r7, #4]
 800c4b2:	681b      	ldr	r3, [r3, #0]
 800c4b4:	689b      	ldr	r3, [r3, #8]
 800c4b6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800c4ba:	687b      	ldr	r3, [r7, #4]
 800c4bc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c4be:	687b      	ldr	r3, [r7, #4]
 800c4c0:	681b      	ldr	r3, [r3, #0]
 800c4c2:	430a      	orrs	r2, r1
 800c4c4:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800c4c6:	687b      	ldr	r3, [r7, #4]
 800c4c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c4ca:	f003 0320 	and.w	r3, r3, #32
 800c4ce:	2b00      	cmp	r3, #0
 800c4d0:	d00a      	beq.n	800c4e8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800c4d2:	687b      	ldr	r3, [r7, #4]
 800c4d4:	681b      	ldr	r3, [r3, #0]
 800c4d6:	689b      	ldr	r3, [r3, #8]
 800c4d8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800c4dc:	687b      	ldr	r3, [r7, #4]
 800c4de:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800c4e0:	687b      	ldr	r3, [r7, #4]
 800c4e2:	681b      	ldr	r3, [r3, #0]
 800c4e4:	430a      	orrs	r2, r1
 800c4e6:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800c4e8:	687b      	ldr	r3, [r7, #4]
 800c4ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c4ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c4f0:	2b00      	cmp	r3, #0
 800c4f2:	d01a      	beq.n	800c52a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800c4f4:	687b      	ldr	r3, [r7, #4]
 800c4f6:	681b      	ldr	r3, [r3, #0]
 800c4f8:	685b      	ldr	r3, [r3, #4]
 800c4fa:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800c4fe:	687b      	ldr	r3, [r7, #4]
 800c500:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c502:	687b      	ldr	r3, [r7, #4]
 800c504:	681b      	ldr	r3, [r3, #0]
 800c506:	430a      	orrs	r2, r1
 800c508:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800c50a:	687b      	ldr	r3, [r7, #4]
 800c50c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c50e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c512:	d10a      	bne.n	800c52a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800c514:	687b      	ldr	r3, [r7, #4]
 800c516:	681b      	ldr	r3, [r3, #0]
 800c518:	685b      	ldr	r3, [r3, #4]
 800c51a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800c51e:	687b      	ldr	r3, [r7, #4]
 800c520:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800c522:	687b      	ldr	r3, [r7, #4]
 800c524:	681b      	ldr	r3, [r3, #0]
 800c526:	430a      	orrs	r2, r1
 800c528:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800c52a:	687b      	ldr	r3, [r7, #4]
 800c52c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c52e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c532:	2b00      	cmp	r3, #0
 800c534:	d00a      	beq.n	800c54c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800c536:	687b      	ldr	r3, [r7, #4]
 800c538:	681b      	ldr	r3, [r3, #0]
 800c53a:	685b      	ldr	r3, [r3, #4]
 800c53c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800c540:	687b      	ldr	r3, [r7, #4]
 800c542:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800c544:	687b      	ldr	r3, [r7, #4]
 800c546:	681b      	ldr	r3, [r3, #0]
 800c548:	430a      	orrs	r2, r1
 800c54a:	605a      	str	r2, [r3, #4]
  }
}
 800c54c:	bf00      	nop
 800c54e:	370c      	adds	r7, #12
 800c550:	46bd      	mov	sp, r7
 800c552:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c556:	4770      	bx	lr

0800c558 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800c558:	b580      	push	{r7, lr}
 800c55a:	b098      	sub	sp, #96	@ 0x60
 800c55c:	af02      	add	r7, sp, #8
 800c55e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c560:	687b      	ldr	r3, [r7, #4]
 800c562:	2200      	movs	r2, #0
 800c564:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800c568:	f7f6 fc82 	bl	8002e70 <HAL_GetTick>
 800c56c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800c56e:	687b      	ldr	r3, [r7, #4]
 800c570:	681b      	ldr	r3, [r3, #0]
 800c572:	681b      	ldr	r3, [r3, #0]
 800c574:	f003 0308 	and.w	r3, r3, #8
 800c578:	2b08      	cmp	r3, #8
 800c57a:	d12f      	bne.n	800c5dc <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c57c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800c580:	9300      	str	r3, [sp, #0]
 800c582:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c584:	2200      	movs	r2, #0
 800c586:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800c58a:	6878      	ldr	r0, [r7, #4]
 800c58c:	f000 f88e 	bl	800c6ac <UART_WaitOnFlagUntilTimeout>
 800c590:	4603      	mov	r3, r0
 800c592:	2b00      	cmp	r3, #0
 800c594:	d022      	beq.n	800c5dc <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800c596:	687b      	ldr	r3, [r7, #4]
 800c598:	681b      	ldr	r3, [r3, #0]
 800c59a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c59c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c59e:	e853 3f00 	ldrex	r3, [r3]
 800c5a2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800c5a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c5a6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c5aa:	653b      	str	r3, [r7, #80]	@ 0x50
 800c5ac:	687b      	ldr	r3, [r7, #4]
 800c5ae:	681b      	ldr	r3, [r3, #0]
 800c5b0:	461a      	mov	r2, r3
 800c5b2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c5b4:	647b      	str	r3, [r7, #68]	@ 0x44
 800c5b6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c5b8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c5ba:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c5bc:	e841 2300 	strex	r3, r2, [r1]
 800c5c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800c5c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c5c4:	2b00      	cmp	r3, #0
 800c5c6:	d1e6      	bne.n	800c596 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800c5c8:	687b      	ldr	r3, [r7, #4]
 800c5ca:	2220      	movs	r2, #32
 800c5cc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800c5d0:	687b      	ldr	r3, [r7, #4]
 800c5d2:	2200      	movs	r2, #0
 800c5d4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c5d8:	2303      	movs	r3, #3
 800c5da:	e063      	b.n	800c6a4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800c5dc:	687b      	ldr	r3, [r7, #4]
 800c5de:	681b      	ldr	r3, [r3, #0]
 800c5e0:	681b      	ldr	r3, [r3, #0]
 800c5e2:	f003 0304 	and.w	r3, r3, #4
 800c5e6:	2b04      	cmp	r3, #4
 800c5e8:	d149      	bne.n	800c67e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c5ea:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800c5ee:	9300      	str	r3, [sp, #0]
 800c5f0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c5f2:	2200      	movs	r2, #0
 800c5f4:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800c5f8:	6878      	ldr	r0, [r7, #4]
 800c5fa:	f000 f857 	bl	800c6ac <UART_WaitOnFlagUntilTimeout>
 800c5fe:	4603      	mov	r3, r0
 800c600:	2b00      	cmp	r3, #0
 800c602:	d03c      	beq.n	800c67e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c604:	687b      	ldr	r3, [r7, #4]
 800c606:	681b      	ldr	r3, [r3, #0]
 800c608:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c60a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c60c:	e853 3f00 	ldrex	r3, [r3]
 800c610:	623b      	str	r3, [r7, #32]
   return(result);
 800c612:	6a3b      	ldr	r3, [r7, #32]
 800c614:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c618:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c61a:	687b      	ldr	r3, [r7, #4]
 800c61c:	681b      	ldr	r3, [r3, #0]
 800c61e:	461a      	mov	r2, r3
 800c620:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c622:	633b      	str	r3, [r7, #48]	@ 0x30
 800c624:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c626:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c628:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c62a:	e841 2300 	strex	r3, r2, [r1]
 800c62e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800c630:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c632:	2b00      	cmp	r3, #0
 800c634:	d1e6      	bne.n	800c604 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c636:	687b      	ldr	r3, [r7, #4]
 800c638:	681b      	ldr	r3, [r3, #0]
 800c63a:	3308      	adds	r3, #8
 800c63c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c63e:	693b      	ldr	r3, [r7, #16]
 800c640:	e853 3f00 	ldrex	r3, [r3]
 800c644:	60fb      	str	r3, [r7, #12]
   return(result);
 800c646:	68fb      	ldr	r3, [r7, #12]
 800c648:	f023 0301 	bic.w	r3, r3, #1
 800c64c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c64e:	687b      	ldr	r3, [r7, #4]
 800c650:	681b      	ldr	r3, [r3, #0]
 800c652:	3308      	adds	r3, #8
 800c654:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c656:	61fa      	str	r2, [r7, #28]
 800c658:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c65a:	69b9      	ldr	r1, [r7, #24]
 800c65c:	69fa      	ldr	r2, [r7, #28]
 800c65e:	e841 2300 	strex	r3, r2, [r1]
 800c662:	617b      	str	r3, [r7, #20]
   return(result);
 800c664:	697b      	ldr	r3, [r7, #20]
 800c666:	2b00      	cmp	r3, #0
 800c668:	d1e5      	bne.n	800c636 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800c66a:	687b      	ldr	r3, [r7, #4]
 800c66c:	2220      	movs	r2, #32
 800c66e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800c672:	687b      	ldr	r3, [r7, #4]
 800c674:	2200      	movs	r2, #0
 800c676:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c67a:	2303      	movs	r3, #3
 800c67c:	e012      	b.n	800c6a4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800c67e:	687b      	ldr	r3, [r7, #4]
 800c680:	2220      	movs	r2, #32
 800c682:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800c686:	687b      	ldr	r3, [r7, #4]
 800c688:	2220      	movs	r2, #32
 800c68a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c68e:	687b      	ldr	r3, [r7, #4]
 800c690:	2200      	movs	r2, #0
 800c692:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c694:	687b      	ldr	r3, [r7, #4]
 800c696:	2200      	movs	r2, #0
 800c698:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800c69a:	687b      	ldr	r3, [r7, #4]
 800c69c:	2200      	movs	r2, #0
 800c69e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c6a2:	2300      	movs	r3, #0
}
 800c6a4:	4618      	mov	r0, r3
 800c6a6:	3758      	adds	r7, #88	@ 0x58
 800c6a8:	46bd      	mov	sp, r7
 800c6aa:	bd80      	pop	{r7, pc}

0800c6ac <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800c6ac:	b580      	push	{r7, lr}
 800c6ae:	b084      	sub	sp, #16
 800c6b0:	af00      	add	r7, sp, #0
 800c6b2:	60f8      	str	r0, [r7, #12]
 800c6b4:	60b9      	str	r1, [r7, #8]
 800c6b6:	603b      	str	r3, [r7, #0]
 800c6b8:	4613      	mov	r3, r2
 800c6ba:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c6bc:	e04f      	b.n	800c75e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c6be:	69bb      	ldr	r3, [r7, #24]
 800c6c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c6c4:	d04b      	beq.n	800c75e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c6c6:	f7f6 fbd3 	bl	8002e70 <HAL_GetTick>
 800c6ca:	4602      	mov	r2, r0
 800c6cc:	683b      	ldr	r3, [r7, #0]
 800c6ce:	1ad3      	subs	r3, r2, r3
 800c6d0:	69ba      	ldr	r2, [r7, #24]
 800c6d2:	429a      	cmp	r2, r3
 800c6d4:	d302      	bcc.n	800c6dc <UART_WaitOnFlagUntilTimeout+0x30>
 800c6d6:	69bb      	ldr	r3, [r7, #24]
 800c6d8:	2b00      	cmp	r3, #0
 800c6da:	d101      	bne.n	800c6e0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800c6dc:	2303      	movs	r3, #3
 800c6de:	e04e      	b.n	800c77e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800c6e0:	68fb      	ldr	r3, [r7, #12]
 800c6e2:	681b      	ldr	r3, [r3, #0]
 800c6e4:	681b      	ldr	r3, [r3, #0]
 800c6e6:	f003 0304 	and.w	r3, r3, #4
 800c6ea:	2b00      	cmp	r3, #0
 800c6ec:	d037      	beq.n	800c75e <UART_WaitOnFlagUntilTimeout+0xb2>
 800c6ee:	68bb      	ldr	r3, [r7, #8]
 800c6f0:	2b80      	cmp	r3, #128	@ 0x80
 800c6f2:	d034      	beq.n	800c75e <UART_WaitOnFlagUntilTimeout+0xb2>
 800c6f4:	68bb      	ldr	r3, [r7, #8]
 800c6f6:	2b40      	cmp	r3, #64	@ 0x40
 800c6f8:	d031      	beq.n	800c75e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800c6fa:	68fb      	ldr	r3, [r7, #12]
 800c6fc:	681b      	ldr	r3, [r3, #0]
 800c6fe:	69db      	ldr	r3, [r3, #28]
 800c700:	f003 0308 	and.w	r3, r3, #8
 800c704:	2b08      	cmp	r3, #8
 800c706:	d110      	bne.n	800c72a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800c708:	68fb      	ldr	r3, [r7, #12]
 800c70a:	681b      	ldr	r3, [r3, #0]
 800c70c:	2208      	movs	r2, #8
 800c70e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800c710:	68f8      	ldr	r0, [r7, #12]
 800c712:	f000 f972 	bl	800c9fa <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800c716:	68fb      	ldr	r3, [r7, #12]
 800c718:	2208      	movs	r2, #8
 800c71a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800c71e:	68fb      	ldr	r3, [r7, #12]
 800c720:	2200      	movs	r2, #0
 800c722:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800c726:	2301      	movs	r3, #1
 800c728:	e029      	b.n	800c77e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800c72a:	68fb      	ldr	r3, [r7, #12]
 800c72c:	681b      	ldr	r3, [r3, #0]
 800c72e:	69db      	ldr	r3, [r3, #28]
 800c730:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c734:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c738:	d111      	bne.n	800c75e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800c73a:	68fb      	ldr	r3, [r7, #12]
 800c73c:	681b      	ldr	r3, [r3, #0]
 800c73e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800c742:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800c744:	68f8      	ldr	r0, [r7, #12]
 800c746:	f000 f958 	bl	800c9fa <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800c74a:	68fb      	ldr	r3, [r7, #12]
 800c74c:	2220      	movs	r2, #32
 800c74e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800c752:	68fb      	ldr	r3, [r7, #12]
 800c754:	2200      	movs	r2, #0
 800c756:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800c75a:	2303      	movs	r3, #3
 800c75c:	e00f      	b.n	800c77e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c75e:	68fb      	ldr	r3, [r7, #12]
 800c760:	681b      	ldr	r3, [r3, #0]
 800c762:	69da      	ldr	r2, [r3, #28]
 800c764:	68bb      	ldr	r3, [r7, #8]
 800c766:	4013      	ands	r3, r2
 800c768:	68ba      	ldr	r2, [r7, #8]
 800c76a:	429a      	cmp	r2, r3
 800c76c:	bf0c      	ite	eq
 800c76e:	2301      	moveq	r3, #1
 800c770:	2300      	movne	r3, #0
 800c772:	b2db      	uxtb	r3, r3
 800c774:	461a      	mov	r2, r3
 800c776:	79fb      	ldrb	r3, [r7, #7]
 800c778:	429a      	cmp	r2, r3
 800c77a:	d0a0      	beq.n	800c6be <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800c77c:	2300      	movs	r3, #0
}
 800c77e:	4618      	mov	r0, r3
 800c780:	3710      	adds	r7, #16
 800c782:	46bd      	mov	sp, r7
 800c784:	bd80      	pop	{r7, pc}
	...

0800c788 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800c788:	b580      	push	{r7, lr}
 800c78a:	b098      	sub	sp, #96	@ 0x60
 800c78c:	af00      	add	r7, sp, #0
 800c78e:	60f8      	str	r0, [r7, #12]
 800c790:	60b9      	str	r1, [r7, #8]
 800c792:	4613      	mov	r3, r2
 800c794:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;
  uint16_t nbByte = Size;
 800c796:	88fb      	ldrh	r3, [r7, #6]
 800c798:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c

  huart->pRxBuffPtr = pData;
 800c79c:	68fb      	ldr	r3, [r7, #12]
 800c79e:	68ba      	ldr	r2, [r7, #8]
 800c7a0:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 800c7a2:	68fb      	ldr	r3, [r7, #12]
 800c7a4:	88fa      	ldrh	r2, [r7, #6]
 800c7a6:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c7aa:	68fb      	ldr	r3, [r7, #12]
 800c7ac:	2200      	movs	r2, #0
 800c7ae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800c7b2:	68fb      	ldr	r3, [r7, #12]
 800c7b4:	2222      	movs	r2, #34	@ 0x22
 800c7b6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 800c7ba:	68fb      	ldr	r3, [r7, #12]
 800c7bc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c7c0:	2b00      	cmp	r3, #0
 800c7c2:	d07c      	beq.n	800c8be <UART_Start_Receive_DMA+0x136>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800c7c4:	68fb      	ldr	r3, [r7, #12]
 800c7c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c7ca:	4a68      	ldr	r2, [pc, #416]	@ (800c96c <UART_Start_Receive_DMA+0x1e4>)
 800c7cc:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800c7ce:	68fb      	ldr	r3, [r7, #12]
 800c7d0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c7d4:	4a66      	ldr	r2, [pc, #408]	@ (800c970 <UART_Start_Receive_DMA+0x1e8>)
 800c7d6:	665a      	str	r2, [r3, #100]	@ 0x64

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800c7d8:	68fb      	ldr	r3, [r7, #12]
 800c7da:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c7de:	4a65      	ldr	r2, [pc, #404]	@ (800c974 <UART_Start_Receive_DMA+0x1ec>)
 800c7e0:	669a      	str	r2, [r3, #104]	@ 0x68

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800c7e2:	68fb      	ldr	r3, [r7, #12]
 800c7e4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c7e8:	2200      	movs	r2, #0
 800c7ea:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, so nbByte should be equal to Size * 2 */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c7ec:	68fb      	ldr	r3, [r7, #12]
 800c7ee:	689b      	ldr	r3, [r3, #8]
 800c7f0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c7f4:	d107      	bne.n	800c806 <UART_Start_Receive_DMA+0x7e>
 800c7f6:	68fb      	ldr	r3, [r7, #12]
 800c7f8:	691b      	ldr	r3, [r3, #16]
 800c7fa:	2b00      	cmp	r3, #0
 800c7fc:	d103      	bne.n	800c806 <UART_Start_Receive_DMA+0x7e>
    {
      nbByte = Size * 2U;
 800c7fe:	88fb      	ldrh	r3, [r7, #6]
 800c800:	005b      	lsls	r3, r3, #1
 800c802:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
    }

    /* Check linked list mode */
    if ((huart->hdmarx->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 800c806:	68fb      	ldr	r3, [r7, #12]
 800c808:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c80c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c80e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c812:	2b00      	cmp	r3, #0
 800c814:	d034      	beq.n	800c880 <UART_Start_Receive_DMA+0xf8>
    {
      if ((huart->hdmarx->LinkedListQueue != NULL) && (huart->hdmarx->LinkedListQueue->Head != NULL))
 800c816:	68fb      	ldr	r3, [r7, #12]
 800c818:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c81c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c81e:	2b00      	cmp	r3, #0
 800c820:	d02a      	beq.n	800c878 <UART_Start_Receive_DMA+0xf0>
 800c822:	68fb      	ldr	r3, [r7, #12]
 800c824:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c828:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c82a:	681b      	ldr	r3, [r3, #0]
 800c82c:	2b00      	cmp	r3, #0
 800c82e:	d023      	beq.n	800c878 <UART_Start_Receive_DMA+0xf0>
      {
        /* Set DMA data size */
        huart->hdmarx->LinkedListQueue->Head->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] = nbByte;
 800c830:	68fb      	ldr	r3, [r7, #12]
 800c832:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c836:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c838:	681b      	ldr	r3, [r3, #0]
 800c83a:	f8b7 205c 	ldrh.w	r2, [r7, #92]	@ 0x5c
 800c83e:	609a      	str	r2, [r3, #8]

        /* Set DMA source address */
        huart->hdmarx->LinkedListQueue->Head->LinkRegisters[NODE_CSAR_DEFAULT_OFFSET] =
          (uint32_t)&huart->Instance->RDR;
 800c840:	68fb      	ldr	r3, [r7, #12]
 800c842:	681b      	ldr	r3, [r3, #0]
 800c844:	f103 0224 	add.w	r2, r3, #36	@ 0x24
        huart->hdmarx->LinkedListQueue->Head->LinkRegisters[NODE_CSAR_DEFAULT_OFFSET] =
 800c848:	68fb      	ldr	r3, [r7, #12]
 800c84a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c84e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c850:	681b      	ldr	r3, [r3, #0]
 800c852:	60da      	str	r2, [r3, #12]

        /* Set DMA destination address */
        huart->hdmarx->LinkedListQueue->Head->LinkRegisters[NODE_CDAR_DEFAULT_OFFSET] = (uint32_t)huart->pRxBuffPtr;
 800c854:	68fb      	ldr	r3, [r7, #12]
 800c856:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800c858:	68fb      	ldr	r3, [r7, #12]
 800c85a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c85e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c860:	681b      	ldr	r3, [r3, #0]
 800c862:	611a      	str	r2, [r3, #16]

        /* Enable the UART receive DMA channel */
        status = HAL_DMAEx_List_Start_IT(huart->hdmarx);
 800c864:	68fb      	ldr	r3, [r7, #12]
 800c866:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c86a:	4618      	mov	r0, r3
 800c86c:	f7f7 fb38 	bl	8003ee0 <HAL_DMAEx_List_Start_IT>
 800c870:	4603      	mov	r3, r0
 800c872:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800c876:	e014      	b.n	800c8a2 <UART_Start_Receive_DMA+0x11a>
      }
      else
      {
        /* Update status */
        status = HAL_ERROR;
 800c878:	2301      	movs	r3, #1
 800c87a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800c87e:	e010      	b.n	800c8a2 <UART_Start_Receive_DMA+0x11a>
      }
    }
    else
    {
      /* Enable the UART receive DMA channel */
      status = HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, nbByte);
 800c880:	68fb      	ldr	r3, [r7, #12]
 800c882:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 800c886:	68fb      	ldr	r3, [r7, #12]
 800c888:	681b      	ldr	r3, [r3, #0]
 800c88a:	3324      	adds	r3, #36	@ 0x24
 800c88c:	4619      	mov	r1, r3
 800c88e:	68fb      	ldr	r3, [r7, #12]
 800c890:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c892:	461a      	mov	r2, r3
 800c894:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 800c898:	f7f6 fdd6 	bl	8003448 <HAL_DMA_Start_IT>
 800c89c:	4603      	mov	r3, r0
 800c89e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    }

    if (status != HAL_OK)
 800c8a2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c8a6:	2b00      	cmp	r3, #0
 800c8a8:	d009      	beq.n	800c8be <UART_Start_Receive_DMA+0x136>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800c8aa:	68fb      	ldr	r3, [r7, #12]
 800c8ac:	2210      	movs	r2, #16
 800c8ae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800c8b2:	68fb      	ldr	r3, [r7, #12]
 800c8b4:	2220      	movs	r2, #32
 800c8b6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 800c8ba:	2301      	movs	r3, #1
 800c8bc:	e051      	b.n	800c962 <UART_Start_Receive_DMA+0x1da>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800c8be:	68fb      	ldr	r3, [r7, #12]
 800c8c0:	691b      	ldr	r3, [r3, #16]
 800c8c2:	2b00      	cmp	r3, #0
 800c8c4:	d018      	beq.n	800c8f8 <UART_Start_Receive_DMA+0x170>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c8c6:	68fb      	ldr	r3, [r7, #12]
 800c8c8:	681b      	ldr	r3, [r3, #0]
 800c8ca:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c8cc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c8ce:	e853 3f00 	ldrex	r3, [r3]
 800c8d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800c8d4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c8d6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800c8da:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c8dc:	68fb      	ldr	r3, [r7, #12]
 800c8de:	681b      	ldr	r3, [r3, #0]
 800c8e0:	461a      	mov	r2, r3
 800c8e2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c8e4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c8e6:	64ba      	str	r2, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c8e8:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800c8ea:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800c8ec:	e841 2300 	strex	r3, r2, [r1]
 800c8f0:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800c8f2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c8f4:	2b00      	cmp	r3, #0
 800c8f6:	d1e6      	bne.n	800c8c6 <UART_Start_Receive_DMA+0x13e>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c8f8:	68fb      	ldr	r3, [r7, #12]
 800c8fa:	681b      	ldr	r3, [r3, #0]
 800c8fc:	3308      	adds	r3, #8
 800c8fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c900:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c902:	e853 3f00 	ldrex	r3, [r3]
 800c906:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800c908:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c90a:	f043 0301 	orr.w	r3, r3, #1
 800c90e:	657b      	str	r3, [r7, #84]	@ 0x54
 800c910:	68fb      	ldr	r3, [r7, #12]
 800c912:	681b      	ldr	r3, [r3, #0]
 800c914:	3308      	adds	r3, #8
 800c916:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800c918:	63ba      	str	r2, [r7, #56]	@ 0x38
 800c91a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c91c:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800c91e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c920:	e841 2300 	strex	r3, r2, [r1]
 800c924:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800c926:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c928:	2b00      	cmp	r3, #0
 800c92a:	d1e5      	bne.n	800c8f8 <UART_Start_Receive_DMA+0x170>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c92c:	68fb      	ldr	r3, [r7, #12]
 800c92e:	681b      	ldr	r3, [r3, #0]
 800c930:	3308      	adds	r3, #8
 800c932:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c934:	69bb      	ldr	r3, [r7, #24]
 800c936:	e853 3f00 	ldrex	r3, [r3]
 800c93a:	617b      	str	r3, [r7, #20]
   return(result);
 800c93c:	697b      	ldr	r3, [r7, #20]
 800c93e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c942:	653b      	str	r3, [r7, #80]	@ 0x50
 800c944:	68fb      	ldr	r3, [r7, #12]
 800c946:	681b      	ldr	r3, [r3, #0]
 800c948:	3308      	adds	r3, #8
 800c94a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800c94c:	627a      	str	r2, [r7, #36]	@ 0x24
 800c94e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c950:	6a39      	ldr	r1, [r7, #32]
 800c952:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c954:	e841 2300 	strex	r3, r2, [r1]
 800c958:	61fb      	str	r3, [r7, #28]
   return(result);
 800c95a:	69fb      	ldr	r3, [r7, #28]
 800c95c:	2b00      	cmp	r3, #0
 800c95e:	d1e5      	bne.n	800c92c <UART_Start_Receive_DMA+0x1a4>

  return HAL_OK;
 800c960:	2300      	movs	r3, #0
}
 800c962:	4618      	mov	r0, r3
 800c964:	3760      	adds	r7, #96	@ 0x60
 800c966:	46bd      	mov	sp, r7
 800c968:	bd80      	pop	{r7, pc}
 800c96a:	bf00      	nop
 800c96c:	0800cac7 	.word	0x0800cac7
 800c970:	0800cbb9 	.word	0x0800cbb9
 800c974:	0800cbf7 	.word	0x0800cbf7

0800c978 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800c978:	b480      	push	{r7}
 800c97a:	b08f      	sub	sp, #60	@ 0x3c
 800c97c:	af00      	add	r7, sp, #0
 800c97e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800c980:	687b      	ldr	r3, [r7, #4]
 800c982:	681b      	ldr	r3, [r3, #0]
 800c984:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c986:	6a3b      	ldr	r3, [r7, #32]
 800c988:	e853 3f00 	ldrex	r3, [r3]
 800c98c:	61fb      	str	r3, [r7, #28]
   return(result);
 800c98e:	69fb      	ldr	r3, [r7, #28]
 800c990:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800c994:	637b      	str	r3, [r7, #52]	@ 0x34
 800c996:	687b      	ldr	r3, [r7, #4]
 800c998:	681b      	ldr	r3, [r3, #0]
 800c99a:	461a      	mov	r2, r3
 800c99c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c99e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c9a0:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c9a2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c9a4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c9a6:	e841 2300 	strex	r3, r2, [r1]
 800c9aa:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c9ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c9ae:	2b00      	cmp	r3, #0
 800c9b0:	d1e6      	bne.n	800c980 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800c9b2:	687b      	ldr	r3, [r7, #4]
 800c9b4:	681b      	ldr	r3, [r3, #0]
 800c9b6:	3308      	adds	r3, #8
 800c9b8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c9ba:	68fb      	ldr	r3, [r7, #12]
 800c9bc:	e853 3f00 	ldrex	r3, [r3]
 800c9c0:	60bb      	str	r3, [r7, #8]
   return(result);
 800c9c2:	68bb      	ldr	r3, [r7, #8]
 800c9c4:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800c9c8:	633b      	str	r3, [r7, #48]	@ 0x30
 800c9ca:	687b      	ldr	r3, [r7, #4]
 800c9cc:	681b      	ldr	r3, [r3, #0]
 800c9ce:	3308      	adds	r3, #8
 800c9d0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c9d2:	61ba      	str	r2, [r7, #24]
 800c9d4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c9d6:	6979      	ldr	r1, [r7, #20]
 800c9d8:	69ba      	ldr	r2, [r7, #24]
 800c9da:	e841 2300 	strex	r3, r2, [r1]
 800c9de:	613b      	str	r3, [r7, #16]
   return(result);
 800c9e0:	693b      	ldr	r3, [r7, #16]
 800c9e2:	2b00      	cmp	r3, #0
 800c9e4:	d1e5      	bne.n	800c9b2 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800c9e6:	687b      	ldr	r3, [r7, #4]
 800c9e8:	2220      	movs	r2, #32
 800c9ea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 800c9ee:	bf00      	nop
 800c9f0:	373c      	adds	r7, #60	@ 0x3c
 800c9f2:	46bd      	mov	sp, r7
 800c9f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9f8:	4770      	bx	lr

0800c9fa <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800c9fa:	b480      	push	{r7}
 800c9fc:	b095      	sub	sp, #84	@ 0x54
 800c9fe:	af00      	add	r7, sp, #0
 800ca00:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ca02:	687b      	ldr	r3, [r7, #4]
 800ca04:	681b      	ldr	r3, [r3, #0]
 800ca06:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ca08:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ca0a:	e853 3f00 	ldrex	r3, [r3]
 800ca0e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800ca10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ca12:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800ca16:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ca18:	687b      	ldr	r3, [r7, #4]
 800ca1a:	681b      	ldr	r3, [r3, #0]
 800ca1c:	461a      	mov	r2, r3
 800ca1e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ca20:	643b      	str	r3, [r7, #64]	@ 0x40
 800ca22:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ca24:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800ca26:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800ca28:	e841 2300 	strex	r3, r2, [r1]
 800ca2c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800ca2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ca30:	2b00      	cmp	r3, #0
 800ca32:	d1e6      	bne.n	800ca02 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800ca34:	687b      	ldr	r3, [r7, #4]
 800ca36:	681b      	ldr	r3, [r3, #0]
 800ca38:	3308      	adds	r3, #8
 800ca3a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ca3c:	6a3b      	ldr	r3, [r7, #32]
 800ca3e:	e853 3f00 	ldrex	r3, [r3]
 800ca42:	61fb      	str	r3, [r7, #28]
   return(result);
 800ca44:	69fb      	ldr	r3, [r7, #28]
 800ca46:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800ca4a:	f023 0301 	bic.w	r3, r3, #1
 800ca4e:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ca50:	687b      	ldr	r3, [r7, #4]
 800ca52:	681b      	ldr	r3, [r3, #0]
 800ca54:	3308      	adds	r3, #8
 800ca56:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800ca58:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800ca5a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ca5c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ca5e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ca60:	e841 2300 	strex	r3, r2, [r1]
 800ca64:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800ca66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ca68:	2b00      	cmp	r3, #0
 800ca6a:	d1e3      	bne.n	800ca34 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ca6c:	687b      	ldr	r3, [r7, #4]
 800ca6e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ca70:	2b01      	cmp	r3, #1
 800ca72:	d118      	bne.n	800caa6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ca74:	687b      	ldr	r3, [r7, #4]
 800ca76:	681b      	ldr	r3, [r3, #0]
 800ca78:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ca7a:	68fb      	ldr	r3, [r7, #12]
 800ca7c:	e853 3f00 	ldrex	r3, [r3]
 800ca80:	60bb      	str	r3, [r7, #8]
   return(result);
 800ca82:	68bb      	ldr	r3, [r7, #8]
 800ca84:	f023 0310 	bic.w	r3, r3, #16
 800ca88:	647b      	str	r3, [r7, #68]	@ 0x44
 800ca8a:	687b      	ldr	r3, [r7, #4]
 800ca8c:	681b      	ldr	r3, [r3, #0]
 800ca8e:	461a      	mov	r2, r3
 800ca90:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ca92:	61bb      	str	r3, [r7, #24]
 800ca94:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ca96:	6979      	ldr	r1, [r7, #20]
 800ca98:	69ba      	ldr	r2, [r7, #24]
 800ca9a:	e841 2300 	strex	r3, r2, [r1]
 800ca9e:	613b      	str	r3, [r7, #16]
   return(result);
 800caa0:	693b      	ldr	r3, [r7, #16]
 800caa2:	2b00      	cmp	r3, #0
 800caa4:	d1e6      	bne.n	800ca74 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800caa6:	687b      	ldr	r3, [r7, #4]
 800caa8:	2220      	movs	r2, #32
 800caaa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800caae:	687b      	ldr	r3, [r7, #4]
 800cab0:	2200      	movs	r2, #0
 800cab2:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800cab4:	687b      	ldr	r3, [r7, #4]
 800cab6:	2200      	movs	r2, #0
 800cab8:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800caba:	bf00      	nop
 800cabc:	3754      	adds	r7, #84	@ 0x54
 800cabe:	46bd      	mov	sp, r7
 800cac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cac4:	4770      	bx	lr

0800cac6 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800cac6:	b580      	push	{r7, lr}
 800cac8:	b096      	sub	sp, #88	@ 0x58
 800caca:	af00      	add	r7, sp, #0
 800cacc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800cace:	687b      	ldr	r3, [r7, #4]
 800cad0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800cad2:	657b      	str	r3, [r7, #84]	@ 0x54

  /* Check if DMA in circular mode */
  if (hdma->Mode != DMA_LINKEDLIST_CIRCULAR)
 800cad4:	687b      	ldr	r3, [r7, #4]
 800cad6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800cad8:	2b81      	cmp	r3, #129	@ 0x81
 800cada:	d057      	beq.n	800cb8c <UART_DMAReceiveCplt+0xc6>
  {
    huart->RxXferCount = 0U;
 800cadc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cade:	2200      	movs	r2, #0
 800cae0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800cae4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cae6:	681b      	ldr	r3, [r3, #0]
 800cae8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800caea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800caec:	e853 3f00 	ldrex	r3, [r3]
 800caf0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800caf2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800caf4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800caf8:	653b      	str	r3, [r7, #80]	@ 0x50
 800cafa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cafc:	681b      	ldr	r3, [r3, #0]
 800cafe:	461a      	mov	r2, r3
 800cb00:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cb02:	647b      	str	r3, [r7, #68]	@ 0x44
 800cb04:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cb06:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800cb08:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800cb0a:	e841 2300 	strex	r3, r2, [r1]
 800cb0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800cb10:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cb12:	2b00      	cmp	r3, #0
 800cb14:	d1e6      	bne.n	800cae4 <UART_DMAReceiveCplt+0x1e>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800cb16:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cb18:	681b      	ldr	r3, [r3, #0]
 800cb1a:	3308      	adds	r3, #8
 800cb1c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cb1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb20:	e853 3f00 	ldrex	r3, [r3]
 800cb24:	623b      	str	r3, [r7, #32]
   return(result);
 800cb26:	6a3b      	ldr	r3, [r7, #32]
 800cb28:	f023 0301 	bic.w	r3, r3, #1
 800cb2c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800cb2e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cb30:	681b      	ldr	r3, [r3, #0]
 800cb32:	3308      	adds	r3, #8
 800cb34:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800cb36:	633a      	str	r2, [r7, #48]	@ 0x30
 800cb38:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cb3a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800cb3c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800cb3e:	e841 2300 	strex	r3, r2, [r1]
 800cb42:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800cb44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cb46:	2b00      	cmp	r3, #0
 800cb48:	d1e5      	bne.n	800cb16 <UART_DMAReceiveCplt+0x50>
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

#endif /* !USART_DMAREQUESTS_SW_WA */
    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800cb4a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cb4c:	2220      	movs	r2, #32
 800cb4e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800cb52:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cb54:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800cb56:	2b01      	cmp	r3, #1
 800cb58:	d118      	bne.n	800cb8c <UART_DMAReceiveCplt+0xc6>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800cb5a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cb5c:	681b      	ldr	r3, [r3, #0]
 800cb5e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cb60:	693b      	ldr	r3, [r7, #16]
 800cb62:	e853 3f00 	ldrex	r3, [r3]
 800cb66:	60fb      	str	r3, [r7, #12]
   return(result);
 800cb68:	68fb      	ldr	r3, [r7, #12]
 800cb6a:	f023 0310 	bic.w	r3, r3, #16
 800cb6e:	64bb      	str	r3, [r7, #72]	@ 0x48
 800cb70:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cb72:	681b      	ldr	r3, [r3, #0]
 800cb74:	461a      	mov	r2, r3
 800cb76:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cb78:	61fb      	str	r3, [r7, #28]
 800cb7a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cb7c:	69b9      	ldr	r1, [r7, #24]
 800cb7e:	69fa      	ldr	r2, [r7, #28]
 800cb80:	e841 2300 	strex	r3, r2, [r1]
 800cb84:	617b      	str	r3, [r7, #20]
   return(result);
 800cb86:	697b      	ldr	r3, [r7, #20]
 800cb88:	2b00      	cmp	r3, #0
 800cb8a:	d1e6      	bne.n	800cb5a <UART_DMAReceiveCplt+0x94>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800cb8c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cb8e:	2200      	movs	r2, #0
 800cb90:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800cb92:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cb94:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800cb96:	2b01      	cmp	r3, #1
 800cb98:	d107      	bne.n	800cbaa <UART_DMAReceiveCplt+0xe4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800cb9a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cb9c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800cba0:	4619      	mov	r1, r3
 800cba2:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 800cba4:	f7ff fa7c 	bl	800c0a0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800cba8:	e002      	b.n	800cbb0 <UART_DMAReceiveCplt+0xea>
    HAL_UART_RxCpltCallback(huart);
 800cbaa:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 800cbac:	f7f5 f9ca 	bl	8001f44 <HAL_UART_RxCpltCallback>
}
 800cbb0:	bf00      	nop
 800cbb2:	3758      	adds	r7, #88	@ 0x58
 800cbb4:	46bd      	mov	sp, r7
 800cbb6:	bd80      	pop	{r7, pc}

0800cbb8 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800cbb8:	b580      	push	{r7, lr}
 800cbba:	b084      	sub	sp, #16
 800cbbc:	af00      	add	r7, sp, #0
 800cbbe:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800cbc0:	687b      	ldr	r3, [r7, #4]
 800cbc2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800cbc4:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800cbc6:	68fb      	ldr	r3, [r7, #12]
 800cbc8:	2201      	movs	r2, #1
 800cbca:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800cbcc:	68fb      	ldr	r3, [r7, #12]
 800cbce:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800cbd0:	2b01      	cmp	r3, #1
 800cbd2:	d109      	bne.n	800cbe8 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800cbd4:	68fb      	ldr	r3, [r7, #12]
 800cbd6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800cbda:	085b      	lsrs	r3, r3, #1
 800cbdc:	b29b      	uxth	r3, r3
 800cbde:	4619      	mov	r1, r3
 800cbe0:	68f8      	ldr	r0, [r7, #12]
 800cbe2:	f7ff fa5d 	bl	800c0a0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800cbe6:	e002      	b.n	800cbee <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 800cbe8:	68f8      	ldr	r0, [r7, #12]
 800cbea:	f7ff fa45 	bl	800c078 <HAL_UART_RxHalfCpltCallback>
}
 800cbee:	bf00      	nop
 800cbf0:	3710      	adds	r7, #16
 800cbf2:	46bd      	mov	sp, r7
 800cbf4:	bd80      	pop	{r7, pc}

0800cbf6 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800cbf6:	b580      	push	{r7, lr}
 800cbf8:	b086      	sub	sp, #24
 800cbfa:	af00      	add	r7, sp, #0
 800cbfc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800cbfe:	687b      	ldr	r3, [r7, #4]
 800cc00:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800cc02:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800cc04:	697b      	ldr	r3, [r7, #20]
 800cc06:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800cc0a:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800cc0c:	697b      	ldr	r3, [r7, #20]
 800cc0e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800cc12:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800cc14:	697b      	ldr	r3, [r7, #20]
 800cc16:	681b      	ldr	r3, [r3, #0]
 800cc18:	689b      	ldr	r3, [r3, #8]
 800cc1a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800cc1e:	2b80      	cmp	r3, #128	@ 0x80
 800cc20:	d109      	bne.n	800cc36 <UART_DMAError+0x40>
 800cc22:	693b      	ldr	r3, [r7, #16]
 800cc24:	2b21      	cmp	r3, #33	@ 0x21
 800cc26:	d106      	bne.n	800cc36 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800cc28:	697b      	ldr	r3, [r7, #20]
 800cc2a:	2200      	movs	r2, #0
 800cc2c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 800cc30:	6978      	ldr	r0, [r7, #20]
 800cc32:	f7ff fea1 	bl	800c978 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800cc36:	697b      	ldr	r3, [r7, #20]
 800cc38:	681b      	ldr	r3, [r3, #0]
 800cc3a:	689b      	ldr	r3, [r3, #8]
 800cc3c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cc40:	2b40      	cmp	r3, #64	@ 0x40
 800cc42:	d109      	bne.n	800cc58 <UART_DMAError+0x62>
 800cc44:	68fb      	ldr	r3, [r7, #12]
 800cc46:	2b22      	cmp	r3, #34	@ 0x22
 800cc48:	d106      	bne.n	800cc58 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800cc4a:	697b      	ldr	r3, [r7, #20]
 800cc4c:	2200      	movs	r2, #0
 800cc4e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 800cc52:	6978      	ldr	r0, [r7, #20]
 800cc54:	f7ff fed1 	bl	800c9fa <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800cc58:	697b      	ldr	r3, [r7, #20]
 800cc5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cc5e:	f043 0210 	orr.w	r2, r3, #16
 800cc62:	697b      	ldr	r3, [r7, #20]
 800cc64:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800cc68:	6978      	ldr	r0, [r7, #20]
 800cc6a:	f7ff fa0f 	bl	800c08c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800cc6e:	bf00      	nop
 800cc70:	3718      	adds	r7, #24
 800cc72:	46bd      	mov	sp, r7
 800cc74:	bd80      	pop	{r7, pc}

0800cc76 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800cc76:	b580      	push	{r7, lr}
 800cc78:	b084      	sub	sp, #16
 800cc7a:	af00      	add	r7, sp, #0
 800cc7c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800cc7e:	687b      	ldr	r3, [r7, #4]
 800cc80:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800cc82:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800cc84:	68fb      	ldr	r3, [r7, #12]
 800cc86:	2200      	movs	r2, #0
 800cc88:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800cc8c:	68f8      	ldr	r0, [r7, #12]
 800cc8e:	f7ff f9fd 	bl	800c08c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800cc92:	bf00      	nop
 800cc94:	3710      	adds	r7, #16
 800cc96:	46bd      	mov	sp, r7
 800cc98:	bd80      	pop	{r7, pc}

0800cc9a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800cc9a:	b580      	push	{r7, lr}
 800cc9c:	b088      	sub	sp, #32
 800cc9e:	af00      	add	r7, sp, #0
 800cca0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800cca2:	687b      	ldr	r3, [r7, #4]
 800cca4:	681b      	ldr	r3, [r3, #0]
 800cca6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cca8:	68fb      	ldr	r3, [r7, #12]
 800ccaa:	e853 3f00 	ldrex	r3, [r3]
 800ccae:	60bb      	str	r3, [r7, #8]
   return(result);
 800ccb0:	68bb      	ldr	r3, [r7, #8]
 800ccb2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ccb6:	61fb      	str	r3, [r7, #28]
 800ccb8:	687b      	ldr	r3, [r7, #4]
 800ccba:	681b      	ldr	r3, [r3, #0]
 800ccbc:	461a      	mov	r2, r3
 800ccbe:	69fb      	ldr	r3, [r7, #28]
 800ccc0:	61bb      	str	r3, [r7, #24]
 800ccc2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ccc4:	6979      	ldr	r1, [r7, #20]
 800ccc6:	69ba      	ldr	r2, [r7, #24]
 800ccc8:	e841 2300 	strex	r3, r2, [r1]
 800cccc:	613b      	str	r3, [r7, #16]
   return(result);
 800ccce:	693b      	ldr	r3, [r7, #16]
 800ccd0:	2b00      	cmp	r3, #0
 800ccd2:	d1e6      	bne.n	800cca2 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800ccd4:	687b      	ldr	r3, [r7, #4]
 800ccd6:	2220      	movs	r2, #32
 800ccd8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800ccdc:	687b      	ldr	r3, [r7, #4]
 800ccde:	2200      	movs	r2, #0
 800cce0:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800cce2:	6878      	ldr	r0, [r7, #4]
 800cce4:	f7ff f9be 	bl	800c064 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800cce8:	bf00      	nop
 800ccea:	3720      	adds	r7, #32
 800ccec:	46bd      	mov	sp, r7
 800ccee:	bd80      	pop	{r7, pc}

0800ccf0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800ccf0:	b480      	push	{r7}
 800ccf2:	b083      	sub	sp, #12
 800ccf4:	af00      	add	r7, sp, #0
 800ccf6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800ccf8:	bf00      	nop
 800ccfa:	370c      	adds	r7, #12
 800ccfc:	46bd      	mov	sp, r7
 800ccfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd02:	4770      	bx	lr

0800cd04 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800cd04:	b480      	push	{r7}
 800cd06:	b083      	sub	sp, #12
 800cd08:	af00      	add	r7, sp, #0
 800cd0a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800cd0c:	bf00      	nop
 800cd0e:	370c      	adds	r7, #12
 800cd10:	46bd      	mov	sp, r7
 800cd12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd16:	4770      	bx	lr

0800cd18 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800cd18:	b480      	push	{r7}
 800cd1a:	b083      	sub	sp, #12
 800cd1c:	af00      	add	r7, sp, #0
 800cd1e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800cd20:	bf00      	nop
 800cd22:	370c      	adds	r7, #12
 800cd24:	46bd      	mov	sp, r7
 800cd26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd2a:	4770      	bx	lr

0800cd2c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800cd2c:	b480      	push	{r7}
 800cd2e:	b085      	sub	sp, #20
 800cd30:	af00      	add	r7, sp, #0
 800cd32:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800cd34:	687b      	ldr	r3, [r7, #4]
 800cd36:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800cd3a:	2b01      	cmp	r3, #1
 800cd3c:	d101      	bne.n	800cd42 <HAL_UARTEx_DisableFifoMode+0x16>
 800cd3e:	2302      	movs	r3, #2
 800cd40:	e027      	b.n	800cd92 <HAL_UARTEx_DisableFifoMode+0x66>
 800cd42:	687b      	ldr	r3, [r7, #4]
 800cd44:	2201      	movs	r2, #1
 800cd46:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800cd4a:	687b      	ldr	r3, [r7, #4]
 800cd4c:	2224      	movs	r2, #36	@ 0x24
 800cd4e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800cd52:	687b      	ldr	r3, [r7, #4]
 800cd54:	681b      	ldr	r3, [r3, #0]
 800cd56:	681b      	ldr	r3, [r3, #0]
 800cd58:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800cd5a:	687b      	ldr	r3, [r7, #4]
 800cd5c:	681b      	ldr	r3, [r3, #0]
 800cd5e:	681a      	ldr	r2, [r3, #0]
 800cd60:	687b      	ldr	r3, [r7, #4]
 800cd62:	681b      	ldr	r3, [r3, #0]
 800cd64:	f022 0201 	bic.w	r2, r2, #1
 800cd68:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800cd6a:	68fb      	ldr	r3, [r7, #12]
 800cd6c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800cd70:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800cd72:	687b      	ldr	r3, [r7, #4]
 800cd74:	2200      	movs	r2, #0
 800cd76:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800cd78:	687b      	ldr	r3, [r7, #4]
 800cd7a:	681b      	ldr	r3, [r3, #0]
 800cd7c:	68fa      	ldr	r2, [r7, #12]
 800cd7e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800cd80:	687b      	ldr	r3, [r7, #4]
 800cd82:	2220      	movs	r2, #32
 800cd84:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800cd88:	687b      	ldr	r3, [r7, #4]
 800cd8a:	2200      	movs	r2, #0
 800cd8c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800cd90:	2300      	movs	r3, #0
}
 800cd92:	4618      	mov	r0, r3
 800cd94:	3714      	adds	r7, #20
 800cd96:	46bd      	mov	sp, r7
 800cd98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd9c:	4770      	bx	lr

0800cd9e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800cd9e:	b580      	push	{r7, lr}
 800cda0:	b084      	sub	sp, #16
 800cda2:	af00      	add	r7, sp, #0
 800cda4:	6078      	str	r0, [r7, #4]
 800cda6:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800cda8:	687b      	ldr	r3, [r7, #4]
 800cdaa:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800cdae:	2b01      	cmp	r3, #1
 800cdb0:	d101      	bne.n	800cdb6 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800cdb2:	2302      	movs	r3, #2
 800cdb4:	e02d      	b.n	800ce12 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800cdb6:	687b      	ldr	r3, [r7, #4]
 800cdb8:	2201      	movs	r2, #1
 800cdba:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800cdbe:	687b      	ldr	r3, [r7, #4]
 800cdc0:	2224      	movs	r2, #36	@ 0x24
 800cdc2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800cdc6:	687b      	ldr	r3, [r7, #4]
 800cdc8:	681b      	ldr	r3, [r3, #0]
 800cdca:	681b      	ldr	r3, [r3, #0]
 800cdcc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800cdce:	687b      	ldr	r3, [r7, #4]
 800cdd0:	681b      	ldr	r3, [r3, #0]
 800cdd2:	681a      	ldr	r2, [r3, #0]
 800cdd4:	687b      	ldr	r3, [r7, #4]
 800cdd6:	681b      	ldr	r3, [r3, #0]
 800cdd8:	f022 0201 	bic.w	r2, r2, #1
 800cddc:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800cdde:	687b      	ldr	r3, [r7, #4]
 800cde0:	681b      	ldr	r3, [r3, #0]
 800cde2:	689b      	ldr	r3, [r3, #8]
 800cde4:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800cde8:	687b      	ldr	r3, [r7, #4]
 800cdea:	681b      	ldr	r3, [r3, #0]
 800cdec:	683a      	ldr	r2, [r7, #0]
 800cdee:	430a      	orrs	r2, r1
 800cdf0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800cdf2:	6878      	ldr	r0, [r7, #4]
 800cdf4:	f000 f850 	bl	800ce98 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800cdf8:	687b      	ldr	r3, [r7, #4]
 800cdfa:	681b      	ldr	r3, [r3, #0]
 800cdfc:	68fa      	ldr	r2, [r7, #12]
 800cdfe:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800ce00:	687b      	ldr	r3, [r7, #4]
 800ce02:	2220      	movs	r2, #32
 800ce04:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ce08:	687b      	ldr	r3, [r7, #4]
 800ce0a:	2200      	movs	r2, #0
 800ce0c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800ce10:	2300      	movs	r3, #0
}
 800ce12:	4618      	mov	r0, r3
 800ce14:	3710      	adds	r7, #16
 800ce16:	46bd      	mov	sp, r7
 800ce18:	bd80      	pop	{r7, pc}

0800ce1a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800ce1a:	b580      	push	{r7, lr}
 800ce1c:	b084      	sub	sp, #16
 800ce1e:	af00      	add	r7, sp, #0
 800ce20:	6078      	str	r0, [r7, #4]
 800ce22:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ce24:	687b      	ldr	r3, [r7, #4]
 800ce26:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800ce2a:	2b01      	cmp	r3, #1
 800ce2c:	d101      	bne.n	800ce32 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800ce2e:	2302      	movs	r3, #2
 800ce30:	e02d      	b.n	800ce8e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800ce32:	687b      	ldr	r3, [r7, #4]
 800ce34:	2201      	movs	r2, #1
 800ce36:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800ce3a:	687b      	ldr	r3, [r7, #4]
 800ce3c:	2224      	movs	r2, #36	@ 0x24
 800ce3e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ce42:	687b      	ldr	r3, [r7, #4]
 800ce44:	681b      	ldr	r3, [r3, #0]
 800ce46:	681b      	ldr	r3, [r3, #0]
 800ce48:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ce4a:	687b      	ldr	r3, [r7, #4]
 800ce4c:	681b      	ldr	r3, [r3, #0]
 800ce4e:	681a      	ldr	r2, [r3, #0]
 800ce50:	687b      	ldr	r3, [r7, #4]
 800ce52:	681b      	ldr	r3, [r3, #0]
 800ce54:	f022 0201 	bic.w	r2, r2, #1
 800ce58:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800ce5a:	687b      	ldr	r3, [r7, #4]
 800ce5c:	681b      	ldr	r3, [r3, #0]
 800ce5e:	689b      	ldr	r3, [r3, #8]
 800ce60:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800ce64:	687b      	ldr	r3, [r7, #4]
 800ce66:	681b      	ldr	r3, [r3, #0]
 800ce68:	683a      	ldr	r2, [r7, #0]
 800ce6a:	430a      	orrs	r2, r1
 800ce6c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800ce6e:	6878      	ldr	r0, [r7, #4]
 800ce70:	f000 f812 	bl	800ce98 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ce74:	687b      	ldr	r3, [r7, #4]
 800ce76:	681b      	ldr	r3, [r3, #0]
 800ce78:	68fa      	ldr	r2, [r7, #12]
 800ce7a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800ce7c:	687b      	ldr	r3, [r7, #4]
 800ce7e:	2220      	movs	r2, #32
 800ce80:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ce84:	687b      	ldr	r3, [r7, #4]
 800ce86:	2200      	movs	r2, #0
 800ce88:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800ce8c:	2300      	movs	r3, #0
}
 800ce8e:	4618      	mov	r0, r3
 800ce90:	3710      	adds	r7, #16
 800ce92:	46bd      	mov	sp, r7
 800ce94:	bd80      	pop	{r7, pc}
	...

0800ce98 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800ce98:	b480      	push	{r7}
 800ce9a:	b085      	sub	sp, #20
 800ce9c:	af00      	add	r7, sp, #0
 800ce9e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800cea0:	687b      	ldr	r3, [r7, #4]
 800cea2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800cea4:	2b00      	cmp	r3, #0
 800cea6:	d108      	bne.n	800ceba <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800cea8:	687b      	ldr	r3, [r7, #4]
 800ceaa:	2201      	movs	r2, #1
 800ceac:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800ceb0:	687b      	ldr	r3, [r7, #4]
 800ceb2:	2201      	movs	r2, #1
 800ceb4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800ceb8:	e031      	b.n	800cf1e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800ceba:	2308      	movs	r3, #8
 800cebc:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800cebe:	2308      	movs	r3, #8
 800cec0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800cec2:	687b      	ldr	r3, [r7, #4]
 800cec4:	681b      	ldr	r3, [r3, #0]
 800cec6:	689b      	ldr	r3, [r3, #8]
 800cec8:	0e5b      	lsrs	r3, r3, #25
 800ceca:	b2db      	uxtb	r3, r3
 800cecc:	f003 0307 	and.w	r3, r3, #7
 800ced0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800ced2:	687b      	ldr	r3, [r7, #4]
 800ced4:	681b      	ldr	r3, [r3, #0]
 800ced6:	689b      	ldr	r3, [r3, #8]
 800ced8:	0f5b      	lsrs	r3, r3, #29
 800ceda:	b2db      	uxtb	r3, r3
 800cedc:	f003 0307 	and.w	r3, r3, #7
 800cee0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800cee2:	7bbb      	ldrb	r3, [r7, #14]
 800cee4:	7b3a      	ldrb	r2, [r7, #12]
 800cee6:	4911      	ldr	r1, [pc, #68]	@ (800cf2c <UARTEx_SetNbDataToProcess+0x94>)
 800cee8:	5c8a      	ldrb	r2, [r1, r2]
 800ceea:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800ceee:	7b3a      	ldrb	r2, [r7, #12]
 800cef0:	490f      	ldr	r1, [pc, #60]	@ (800cf30 <UARTEx_SetNbDataToProcess+0x98>)
 800cef2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800cef4:	fb93 f3f2 	sdiv	r3, r3, r2
 800cef8:	b29a      	uxth	r2, r3
 800cefa:	687b      	ldr	r3, [r7, #4]
 800cefc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800cf00:	7bfb      	ldrb	r3, [r7, #15]
 800cf02:	7b7a      	ldrb	r2, [r7, #13]
 800cf04:	4909      	ldr	r1, [pc, #36]	@ (800cf2c <UARTEx_SetNbDataToProcess+0x94>)
 800cf06:	5c8a      	ldrb	r2, [r1, r2]
 800cf08:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800cf0c:	7b7a      	ldrb	r2, [r7, #13]
 800cf0e:	4908      	ldr	r1, [pc, #32]	@ (800cf30 <UARTEx_SetNbDataToProcess+0x98>)
 800cf10:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800cf12:	fb93 f3f2 	sdiv	r3, r3, r2
 800cf16:	b29a      	uxth	r2, r3
 800cf18:	687b      	ldr	r3, [r7, #4]
 800cf1a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800cf1e:	bf00      	nop
 800cf20:	3714      	adds	r7, #20
 800cf22:	46bd      	mov	sp, r7
 800cf24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf28:	4770      	bx	lr
 800cf2a:	bf00      	nop
 800cf2c:	0800e0b4 	.word	0x0800e0b4
 800cf30:	0800e0bc 	.word	0x0800e0bc

0800cf34 <std>:
 800cf34:	2300      	movs	r3, #0
 800cf36:	b510      	push	{r4, lr}
 800cf38:	4604      	mov	r4, r0
 800cf3a:	6083      	str	r3, [r0, #8]
 800cf3c:	8181      	strh	r1, [r0, #12]
 800cf3e:	4619      	mov	r1, r3
 800cf40:	6643      	str	r3, [r0, #100]	@ 0x64
 800cf42:	81c2      	strh	r2, [r0, #14]
 800cf44:	2208      	movs	r2, #8
 800cf46:	6183      	str	r3, [r0, #24]
 800cf48:	e9c0 3300 	strd	r3, r3, [r0]
 800cf4c:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800cf50:	305c      	adds	r0, #92	@ 0x5c
 800cf52:	f000 f9f9 	bl	800d348 <memset>
 800cf56:	4b0d      	ldr	r3, [pc, #52]	@ (800cf8c <std+0x58>)
 800cf58:	6224      	str	r4, [r4, #32]
 800cf5a:	6263      	str	r3, [r4, #36]	@ 0x24
 800cf5c:	4b0c      	ldr	r3, [pc, #48]	@ (800cf90 <std+0x5c>)
 800cf5e:	62a3      	str	r3, [r4, #40]	@ 0x28
 800cf60:	4b0c      	ldr	r3, [pc, #48]	@ (800cf94 <std+0x60>)
 800cf62:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800cf64:	4b0c      	ldr	r3, [pc, #48]	@ (800cf98 <std+0x64>)
 800cf66:	6323      	str	r3, [r4, #48]	@ 0x30
 800cf68:	4b0c      	ldr	r3, [pc, #48]	@ (800cf9c <std+0x68>)
 800cf6a:	429c      	cmp	r4, r3
 800cf6c:	d006      	beq.n	800cf7c <std+0x48>
 800cf6e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800cf72:	4294      	cmp	r4, r2
 800cf74:	d002      	beq.n	800cf7c <std+0x48>
 800cf76:	33d0      	adds	r3, #208	@ 0xd0
 800cf78:	429c      	cmp	r4, r3
 800cf7a:	d105      	bne.n	800cf88 <std+0x54>
 800cf7c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800cf80:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cf84:	f000 ba58 	b.w	800d438 <__retarget_lock_init_recursive>
 800cf88:	bd10      	pop	{r4, pc}
 800cf8a:	bf00      	nop
 800cf8c:	0800d199 	.word	0x0800d199
 800cf90:	0800d1bb 	.word	0x0800d1bb
 800cf94:	0800d1f3 	.word	0x0800d1f3
 800cf98:	0800d217 	.word	0x0800d217
 800cf9c:	200005a4 	.word	0x200005a4

0800cfa0 <stdio_exit_handler>:
 800cfa0:	4a02      	ldr	r2, [pc, #8]	@ (800cfac <stdio_exit_handler+0xc>)
 800cfa2:	4903      	ldr	r1, [pc, #12]	@ (800cfb0 <stdio_exit_handler+0x10>)
 800cfa4:	4803      	ldr	r0, [pc, #12]	@ (800cfb4 <stdio_exit_handler+0x14>)
 800cfa6:	f000 b869 	b.w	800d07c <_fwalk_sglue>
 800cfaa:	bf00      	nop
 800cfac:	20000090 	.word	0x20000090
 800cfb0:	0800dce1 	.word	0x0800dce1
 800cfb4:	200000a0 	.word	0x200000a0

0800cfb8 <cleanup_stdio>:
 800cfb8:	6841      	ldr	r1, [r0, #4]
 800cfba:	4b0c      	ldr	r3, [pc, #48]	@ (800cfec <cleanup_stdio+0x34>)
 800cfbc:	4299      	cmp	r1, r3
 800cfbe:	b510      	push	{r4, lr}
 800cfc0:	4604      	mov	r4, r0
 800cfc2:	d001      	beq.n	800cfc8 <cleanup_stdio+0x10>
 800cfc4:	f000 fe8c 	bl	800dce0 <_fflush_r>
 800cfc8:	68a1      	ldr	r1, [r4, #8]
 800cfca:	4b09      	ldr	r3, [pc, #36]	@ (800cff0 <cleanup_stdio+0x38>)
 800cfcc:	4299      	cmp	r1, r3
 800cfce:	d002      	beq.n	800cfd6 <cleanup_stdio+0x1e>
 800cfd0:	4620      	mov	r0, r4
 800cfd2:	f000 fe85 	bl	800dce0 <_fflush_r>
 800cfd6:	68e1      	ldr	r1, [r4, #12]
 800cfd8:	4b06      	ldr	r3, [pc, #24]	@ (800cff4 <cleanup_stdio+0x3c>)
 800cfda:	4299      	cmp	r1, r3
 800cfdc:	d004      	beq.n	800cfe8 <cleanup_stdio+0x30>
 800cfde:	4620      	mov	r0, r4
 800cfe0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cfe4:	f000 be7c 	b.w	800dce0 <_fflush_r>
 800cfe8:	bd10      	pop	{r4, pc}
 800cfea:	bf00      	nop
 800cfec:	200005a4 	.word	0x200005a4
 800cff0:	2000060c 	.word	0x2000060c
 800cff4:	20000674 	.word	0x20000674

0800cff8 <global_stdio_init.part.0>:
 800cff8:	b510      	push	{r4, lr}
 800cffa:	4b0b      	ldr	r3, [pc, #44]	@ (800d028 <global_stdio_init.part.0+0x30>)
 800cffc:	2104      	movs	r1, #4
 800cffe:	4c0b      	ldr	r4, [pc, #44]	@ (800d02c <global_stdio_init.part.0+0x34>)
 800d000:	4a0b      	ldr	r2, [pc, #44]	@ (800d030 <global_stdio_init.part.0+0x38>)
 800d002:	4620      	mov	r0, r4
 800d004:	601a      	str	r2, [r3, #0]
 800d006:	2200      	movs	r2, #0
 800d008:	f7ff ff94 	bl	800cf34 <std>
 800d00c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800d010:	2201      	movs	r2, #1
 800d012:	2109      	movs	r1, #9
 800d014:	f7ff ff8e 	bl	800cf34 <std>
 800d018:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800d01c:	2202      	movs	r2, #2
 800d01e:	2112      	movs	r1, #18
 800d020:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d024:	f7ff bf86 	b.w	800cf34 <std>
 800d028:	200006dc 	.word	0x200006dc
 800d02c:	200005a4 	.word	0x200005a4
 800d030:	0800cfa1 	.word	0x0800cfa1

0800d034 <__sfp_lock_acquire>:
 800d034:	4801      	ldr	r0, [pc, #4]	@ (800d03c <__sfp_lock_acquire+0x8>)
 800d036:	f000 ba00 	b.w	800d43a <__retarget_lock_acquire_recursive>
 800d03a:	bf00      	nop
 800d03c:	200006e5 	.word	0x200006e5

0800d040 <__sfp_lock_release>:
 800d040:	4801      	ldr	r0, [pc, #4]	@ (800d048 <__sfp_lock_release+0x8>)
 800d042:	f000 b9fb 	b.w	800d43c <__retarget_lock_release_recursive>
 800d046:	bf00      	nop
 800d048:	200006e5 	.word	0x200006e5

0800d04c <__sinit>:
 800d04c:	b510      	push	{r4, lr}
 800d04e:	4604      	mov	r4, r0
 800d050:	f7ff fff0 	bl	800d034 <__sfp_lock_acquire>
 800d054:	6a23      	ldr	r3, [r4, #32]
 800d056:	b11b      	cbz	r3, 800d060 <__sinit+0x14>
 800d058:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d05c:	f7ff bff0 	b.w	800d040 <__sfp_lock_release>
 800d060:	4b04      	ldr	r3, [pc, #16]	@ (800d074 <__sinit+0x28>)
 800d062:	6223      	str	r3, [r4, #32]
 800d064:	4b04      	ldr	r3, [pc, #16]	@ (800d078 <__sinit+0x2c>)
 800d066:	681b      	ldr	r3, [r3, #0]
 800d068:	2b00      	cmp	r3, #0
 800d06a:	d1f5      	bne.n	800d058 <__sinit+0xc>
 800d06c:	f7ff ffc4 	bl	800cff8 <global_stdio_init.part.0>
 800d070:	e7f2      	b.n	800d058 <__sinit+0xc>
 800d072:	bf00      	nop
 800d074:	0800cfb9 	.word	0x0800cfb9
 800d078:	200006dc 	.word	0x200006dc

0800d07c <_fwalk_sglue>:
 800d07c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d080:	4607      	mov	r7, r0
 800d082:	4688      	mov	r8, r1
 800d084:	4614      	mov	r4, r2
 800d086:	2600      	movs	r6, #0
 800d088:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800d08c:	f1b9 0901 	subs.w	r9, r9, #1
 800d090:	d505      	bpl.n	800d09e <_fwalk_sglue+0x22>
 800d092:	6824      	ldr	r4, [r4, #0]
 800d094:	2c00      	cmp	r4, #0
 800d096:	d1f7      	bne.n	800d088 <_fwalk_sglue+0xc>
 800d098:	4630      	mov	r0, r6
 800d09a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d09e:	89ab      	ldrh	r3, [r5, #12]
 800d0a0:	2b01      	cmp	r3, #1
 800d0a2:	d907      	bls.n	800d0b4 <_fwalk_sglue+0x38>
 800d0a4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d0a8:	3301      	adds	r3, #1
 800d0aa:	d003      	beq.n	800d0b4 <_fwalk_sglue+0x38>
 800d0ac:	4629      	mov	r1, r5
 800d0ae:	4638      	mov	r0, r7
 800d0b0:	47c0      	blx	r8
 800d0b2:	4306      	orrs	r6, r0
 800d0b4:	3568      	adds	r5, #104	@ 0x68
 800d0b6:	e7e9      	b.n	800d08c <_fwalk_sglue+0x10>

0800d0b8 <iprintf>:
 800d0b8:	b40f      	push	{r0, r1, r2, r3}
 800d0ba:	b507      	push	{r0, r1, r2, lr}
 800d0bc:	4906      	ldr	r1, [pc, #24]	@ (800d0d8 <iprintf+0x20>)
 800d0be:	ab04      	add	r3, sp, #16
 800d0c0:	6808      	ldr	r0, [r1, #0]
 800d0c2:	f853 2b04 	ldr.w	r2, [r3], #4
 800d0c6:	6881      	ldr	r1, [r0, #8]
 800d0c8:	9301      	str	r3, [sp, #4]
 800d0ca:	f000 fadb 	bl	800d684 <_vfiprintf_r>
 800d0ce:	b003      	add	sp, #12
 800d0d0:	f85d eb04 	ldr.w	lr, [sp], #4
 800d0d4:	b004      	add	sp, #16
 800d0d6:	4770      	bx	lr
 800d0d8:	2000009c 	.word	0x2000009c

0800d0dc <_puts_r>:
 800d0dc:	6a03      	ldr	r3, [r0, #32]
 800d0de:	b570      	push	{r4, r5, r6, lr}
 800d0e0:	4605      	mov	r5, r0
 800d0e2:	460e      	mov	r6, r1
 800d0e4:	6884      	ldr	r4, [r0, #8]
 800d0e6:	b90b      	cbnz	r3, 800d0ec <_puts_r+0x10>
 800d0e8:	f7ff ffb0 	bl	800d04c <__sinit>
 800d0ec:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d0ee:	07db      	lsls	r3, r3, #31
 800d0f0:	d405      	bmi.n	800d0fe <_puts_r+0x22>
 800d0f2:	89a3      	ldrh	r3, [r4, #12]
 800d0f4:	0598      	lsls	r0, r3, #22
 800d0f6:	d402      	bmi.n	800d0fe <_puts_r+0x22>
 800d0f8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d0fa:	f000 f99e 	bl	800d43a <__retarget_lock_acquire_recursive>
 800d0fe:	89a3      	ldrh	r3, [r4, #12]
 800d100:	0719      	lsls	r1, r3, #28
 800d102:	d502      	bpl.n	800d10a <_puts_r+0x2e>
 800d104:	6923      	ldr	r3, [r4, #16]
 800d106:	2b00      	cmp	r3, #0
 800d108:	d135      	bne.n	800d176 <_puts_r+0x9a>
 800d10a:	4621      	mov	r1, r4
 800d10c:	4628      	mov	r0, r5
 800d10e:	f000 f8c5 	bl	800d29c <__swsetup_r>
 800d112:	b380      	cbz	r0, 800d176 <_puts_r+0x9a>
 800d114:	f04f 35ff 	mov.w	r5, #4294967295
 800d118:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d11a:	07da      	lsls	r2, r3, #31
 800d11c:	d405      	bmi.n	800d12a <_puts_r+0x4e>
 800d11e:	89a3      	ldrh	r3, [r4, #12]
 800d120:	059b      	lsls	r3, r3, #22
 800d122:	d402      	bmi.n	800d12a <_puts_r+0x4e>
 800d124:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d126:	f000 f989 	bl	800d43c <__retarget_lock_release_recursive>
 800d12a:	4628      	mov	r0, r5
 800d12c:	bd70      	pop	{r4, r5, r6, pc}
 800d12e:	2b00      	cmp	r3, #0
 800d130:	da04      	bge.n	800d13c <_puts_r+0x60>
 800d132:	69a2      	ldr	r2, [r4, #24]
 800d134:	429a      	cmp	r2, r3
 800d136:	dc17      	bgt.n	800d168 <_puts_r+0x8c>
 800d138:	290a      	cmp	r1, #10
 800d13a:	d015      	beq.n	800d168 <_puts_r+0x8c>
 800d13c:	6823      	ldr	r3, [r4, #0]
 800d13e:	1c5a      	adds	r2, r3, #1
 800d140:	6022      	str	r2, [r4, #0]
 800d142:	7019      	strb	r1, [r3, #0]
 800d144:	68a3      	ldr	r3, [r4, #8]
 800d146:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800d14a:	3b01      	subs	r3, #1
 800d14c:	60a3      	str	r3, [r4, #8]
 800d14e:	2900      	cmp	r1, #0
 800d150:	d1ed      	bne.n	800d12e <_puts_r+0x52>
 800d152:	2b00      	cmp	r3, #0
 800d154:	da11      	bge.n	800d17a <_puts_r+0x9e>
 800d156:	4622      	mov	r2, r4
 800d158:	210a      	movs	r1, #10
 800d15a:	4628      	mov	r0, r5
 800d15c:	f000 f85f 	bl	800d21e <__swbuf_r>
 800d160:	3001      	adds	r0, #1
 800d162:	d0d7      	beq.n	800d114 <_puts_r+0x38>
 800d164:	250a      	movs	r5, #10
 800d166:	e7d7      	b.n	800d118 <_puts_r+0x3c>
 800d168:	4622      	mov	r2, r4
 800d16a:	4628      	mov	r0, r5
 800d16c:	f000 f857 	bl	800d21e <__swbuf_r>
 800d170:	3001      	adds	r0, #1
 800d172:	d1e7      	bne.n	800d144 <_puts_r+0x68>
 800d174:	e7ce      	b.n	800d114 <_puts_r+0x38>
 800d176:	3e01      	subs	r6, #1
 800d178:	e7e4      	b.n	800d144 <_puts_r+0x68>
 800d17a:	6823      	ldr	r3, [r4, #0]
 800d17c:	1c5a      	adds	r2, r3, #1
 800d17e:	6022      	str	r2, [r4, #0]
 800d180:	220a      	movs	r2, #10
 800d182:	701a      	strb	r2, [r3, #0]
 800d184:	e7ee      	b.n	800d164 <_puts_r+0x88>
	...

0800d188 <puts>:
 800d188:	4b02      	ldr	r3, [pc, #8]	@ (800d194 <puts+0xc>)
 800d18a:	4601      	mov	r1, r0
 800d18c:	6818      	ldr	r0, [r3, #0]
 800d18e:	f7ff bfa5 	b.w	800d0dc <_puts_r>
 800d192:	bf00      	nop
 800d194:	2000009c 	.word	0x2000009c

0800d198 <__sread>:
 800d198:	b510      	push	{r4, lr}
 800d19a:	460c      	mov	r4, r1
 800d19c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d1a0:	f000 f8fc 	bl	800d39c <_read_r>
 800d1a4:	2800      	cmp	r0, #0
 800d1a6:	bfab      	itete	ge
 800d1a8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800d1aa:	89a3      	ldrhlt	r3, [r4, #12]
 800d1ac:	181b      	addge	r3, r3, r0
 800d1ae:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800d1b2:	bfac      	ite	ge
 800d1b4:	6563      	strge	r3, [r4, #84]	@ 0x54
 800d1b6:	81a3      	strhlt	r3, [r4, #12]
 800d1b8:	bd10      	pop	{r4, pc}

0800d1ba <__swrite>:
 800d1ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d1be:	461f      	mov	r7, r3
 800d1c0:	898b      	ldrh	r3, [r1, #12]
 800d1c2:	4605      	mov	r5, r0
 800d1c4:	460c      	mov	r4, r1
 800d1c6:	05db      	lsls	r3, r3, #23
 800d1c8:	4616      	mov	r6, r2
 800d1ca:	d505      	bpl.n	800d1d8 <__swrite+0x1e>
 800d1cc:	2302      	movs	r3, #2
 800d1ce:	2200      	movs	r2, #0
 800d1d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d1d4:	f000 f8d0 	bl	800d378 <_lseek_r>
 800d1d8:	89a3      	ldrh	r3, [r4, #12]
 800d1da:	4632      	mov	r2, r6
 800d1dc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d1e0:	4628      	mov	r0, r5
 800d1e2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800d1e6:	81a3      	strh	r3, [r4, #12]
 800d1e8:	463b      	mov	r3, r7
 800d1ea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d1ee:	f000 b8e7 	b.w	800d3c0 <_write_r>

0800d1f2 <__sseek>:
 800d1f2:	b510      	push	{r4, lr}
 800d1f4:	460c      	mov	r4, r1
 800d1f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d1fa:	f000 f8bd 	bl	800d378 <_lseek_r>
 800d1fe:	1c43      	adds	r3, r0, #1
 800d200:	89a3      	ldrh	r3, [r4, #12]
 800d202:	bf15      	itete	ne
 800d204:	6560      	strne	r0, [r4, #84]	@ 0x54
 800d206:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800d20a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800d20e:	81a3      	strheq	r3, [r4, #12]
 800d210:	bf18      	it	ne
 800d212:	81a3      	strhne	r3, [r4, #12]
 800d214:	bd10      	pop	{r4, pc}

0800d216 <__sclose>:
 800d216:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d21a:	f000 b89d 	b.w	800d358 <_close_r>

0800d21e <__swbuf_r>:
 800d21e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d220:	460e      	mov	r6, r1
 800d222:	4614      	mov	r4, r2
 800d224:	4605      	mov	r5, r0
 800d226:	b118      	cbz	r0, 800d230 <__swbuf_r+0x12>
 800d228:	6a03      	ldr	r3, [r0, #32]
 800d22a:	b90b      	cbnz	r3, 800d230 <__swbuf_r+0x12>
 800d22c:	f7ff ff0e 	bl	800d04c <__sinit>
 800d230:	69a3      	ldr	r3, [r4, #24]
 800d232:	60a3      	str	r3, [r4, #8]
 800d234:	89a3      	ldrh	r3, [r4, #12]
 800d236:	071a      	lsls	r2, r3, #28
 800d238:	d501      	bpl.n	800d23e <__swbuf_r+0x20>
 800d23a:	6923      	ldr	r3, [r4, #16]
 800d23c:	b943      	cbnz	r3, 800d250 <__swbuf_r+0x32>
 800d23e:	4621      	mov	r1, r4
 800d240:	4628      	mov	r0, r5
 800d242:	f000 f82b 	bl	800d29c <__swsetup_r>
 800d246:	b118      	cbz	r0, 800d250 <__swbuf_r+0x32>
 800d248:	f04f 37ff 	mov.w	r7, #4294967295
 800d24c:	4638      	mov	r0, r7
 800d24e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d250:	6823      	ldr	r3, [r4, #0]
 800d252:	b2f6      	uxtb	r6, r6
 800d254:	6922      	ldr	r2, [r4, #16]
 800d256:	4637      	mov	r7, r6
 800d258:	1a98      	subs	r0, r3, r2
 800d25a:	6963      	ldr	r3, [r4, #20]
 800d25c:	4283      	cmp	r3, r0
 800d25e:	dc05      	bgt.n	800d26c <__swbuf_r+0x4e>
 800d260:	4621      	mov	r1, r4
 800d262:	4628      	mov	r0, r5
 800d264:	f000 fd3c 	bl	800dce0 <_fflush_r>
 800d268:	2800      	cmp	r0, #0
 800d26a:	d1ed      	bne.n	800d248 <__swbuf_r+0x2a>
 800d26c:	68a3      	ldr	r3, [r4, #8]
 800d26e:	3b01      	subs	r3, #1
 800d270:	60a3      	str	r3, [r4, #8]
 800d272:	6823      	ldr	r3, [r4, #0]
 800d274:	1c5a      	adds	r2, r3, #1
 800d276:	6022      	str	r2, [r4, #0]
 800d278:	701e      	strb	r6, [r3, #0]
 800d27a:	1c43      	adds	r3, r0, #1
 800d27c:	6962      	ldr	r2, [r4, #20]
 800d27e:	429a      	cmp	r2, r3
 800d280:	d004      	beq.n	800d28c <__swbuf_r+0x6e>
 800d282:	89a3      	ldrh	r3, [r4, #12]
 800d284:	07db      	lsls	r3, r3, #31
 800d286:	d5e1      	bpl.n	800d24c <__swbuf_r+0x2e>
 800d288:	2e0a      	cmp	r6, #10
 800d28a:	d1df      	bne.n	800d24c <__swbuf_r+0x2e>
 800d28c:	4621      	mov	r1, r4
 800d28e:	4628      	mov	r0, r5
 800d290:	f000 fd26 	bl	800dce0 <_fflush_r>
 800d294:	2800      	cmp	r0, #0
 800d296:	d0d9      	beq.n	800d24c <__swbuf_r+0x2e>
 800d298:	e7d6      	b.n	800d248 <__swbuf_r+0x2a>
	...

0800d29c <__swsetup_r>:
 800d29c:	b538      	push	{r3, r4, r5, lr}
 800d29e:	4b29      	ldr	r3, [pc, #164]	@ (800d344 <__swsetup_r+0xa8>)
 800d2a0:	4605      	mov	r5, r0
 800d2a2:	460c      	mov	r4, r1
 800d2a4:	6818      	ldr	r0, [r3, #0]
 800d2a6:	b118      	cbz	r0, 800d2b0 <__swsetup_r+0x14>
 800d2a8:	6a03      	ldr	r3, [r0, #32]
 800d2aa:	b90b      	cbnz	r3, 800d2b0 <__swsetup_r+0x14>
 800d2ac:	f7ff fece 	bl	800d04c <__sinit>
 800d2b0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d2b4:	0719      	lsls	r1, r3, #28
 800d2b6:	d422      	bmi.n	800d2fe <__swsetup_r+0x62>
 800d2b8:	06da      	lsls	r2, r3, #27
 800d2ba:	d407      	bmi.n	800d2cc <__swsetup_r+0x30>
 800d2bc:	2209      	movs	r2, #9
 800d2be:	602a      	str	r2, [r5, #0]
 800d2c0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d2c4:	f04f 30ff 	mov.w	r0, #4294967295
 800d2c8:	81a3      	strh	r3, [r4, #12]
 800d2ca:	e033      	b.n	800d334 <__swsetup_r+0x98>
 800d2cc:	0758      	lsls	r0, r3, #29
 800d2ce:	d512      	bpl.n	800d2f6 <__swsetup_r+0x5a>
 800d2d0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d2d2:	b141      	cbz	r1, 800d2e6 <__swsetup_r+0x4a>
 800d2d4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d2d8:	4299      	cmp	r1, r3
 800d2da:	d002      	beq.n	800d2e2 <__swsetup_r+0x46>
 800d2dc:	4628      	mov	r0, r5
 800d2de:	f000 f8af 	bl	800d440 <_free_r>
 800d2e2:	2300      	movs	r3, #0
 800d2e4:	6363      	str	r3, [r4, #52]	@ 0x34
 800d2e6:	89a3      	ldrh	r3, [r4, #12]
 800d2e8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800d2ec:	81a3      	strh	r3, [r4, #12]
 800d2ee:	2300      	movs	r3, #0
 800d2f0:	6063      	str	r3, [r4, #4]
 800d2f2:	6923      	ldr	r3, [r4, #16]
 800d2f4:	6023      	str	r3, [r4, #0]
 800d2f6:	89a3      	ldrh	r3, [r4, #12]
 800d2f8:	f043 0308 	orr.w	r3, r3, #8
 800d2fc:	81a3      	strh	r3, [r4, #12]
 800d2fe:	6923      	ldr	r3, [r4, #16]
 800d300:	b94b      	cbnz	r3, 800d316 <__swsetup_r+0x7a>
 800d302:	89a3      	ldrh	r3, [r4, #12]
 800d304:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800d308:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d30c:	d003      	beq.n	800d316 <__swsetup_r+0x7a>
 800d30e:	4621      	mov	r1, r4
 800d310:	4628      	mov	r0, r5
 800d312:	f000 fd32 	bl	800dd7a <__smakebuf_r>
 800d316:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d31a:	f013 0201 	ands.w	r2, r3, #1
 800d31e:	d00a      	beq.n	800d336 <__swsetup_r+0x9a>
 800d320:	2200      	movs	r2, #0
 800d322:	60a2      	str	r2, [r4, #8]
 800d324:	6962      	ldr	r2, [r4, #20]
 800d326:	4252      	negs	r2, r2
 800d328:	61a2      	str	r2, [r4, #24]
 800d32a:	6922      	ldr	r2, [r4, #16]
 800d32c:	b942      	cbnz	r2, 800d340 <__swsetup_r+0xa4>
 800d32e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800d332:	d1c5      	bne.n	800d2c0 <__swsetup_r+0x24>
 800d334:	bd38      	pop	{r3, r4, r5, pc}
 800d336:	0799      	lsls	r1, r3, #30
 800d338:	bf58      	it	pl
 800d33a:	6962      	ldrpl	r2, [r4, #20]
 800d33c:	60a2      	str	r2, [r4, #8]
 800d33e:	e7f4      	b.n	800d32a <__swsetup_r+0x8e>
 800d340:	2000      	movs	r0, #0
 800d342:	e7f7      	b.n	800d334 <__swsetup_r+0x98>
 800d344:	2000009c 	.word	0x2000009c

0800d348 <memset>:
 800d348:	4402      	add	r2, r0
 800d34a:	4603      	mov	r3, r0
 800d34c:	4293      	cmp	r3, r2
 800d34e:	d100      	bne.n	800d352 <memset+0xa>
 800d350:	4770      	bx	lr
 800d352:	f803 1b01 	strb.w	r1, [r3], #1
 800d356:	e7f9      	b.n	800d34c <memset+0x4>

0800d358 <_close_r>:
 800d358:	b538      	push	{r3, r4, r5, lr}
 800d35a:	2300      	movs	r3, #0
 800d35c:	4d05      	ldr	r5, [pc, #20]	@ (800d374 <_close_r+0x1c>)
 800d35e:	4604      	mov	r4, r0
 800d360:	4608      	mov	r0, r1
 800d362:	602b      	str	r3, [r5, #0]
 800d364:	f7f4 fff1 	bl	800234a <_close>
 800d368:	1c43      	adds	r3, r0, #1
 800d36a:	d102      	bne.n	800d372 <_close_r+0x1a>
 800d36c:	682b      	ldr	r3, [r5, #0]
 800d36e:	b103      	cbz	r3, 800d372 <_close_r+0x1a>
 800d370:	6023      	str	r3, [r4, #0]
 800d372:	bd38      	pop	{r3, r4, r5, pc}
 800d374:	200006e0 	.word	0x200006e0

0800d378 <_lseek_r>:
 800d378:	b538      	push	{r3, r4, r5, lr}
 800d37a:	4604      	mov	r4, r0
 800d37c:	4d06      	ldr	r5, [pc, #24]	@ (800d398 <_lseek_r+0x20>)
 800d37e:	4608      	mov	r0, r1
 800d380:	4611      	mov	r1, r2
 800d382:	2200      	movs	r2, #0
 800d384:	602a      	str	r2, [r5, #0]
 800d386:	461a      	mov	r2, r3
 800d388:	f7f5 f806 	bl	8002398 <_lseek>
 800d38c:	1c43      	adds	r3, r0, #1
 800d38e:	d102      	bne.n	800d396 <_lseek_r+0x1e>
 800d390:	682b      	ldr	r3, [r5, #0]
 800d392:	b103      	cbz	r3, 800d396 <_lseek_r+0x1e>
 800d394:	6023      	str	r3, [r4, #0]
 800d396:	bd38      	pop	{r3, r4, r5, pc}
 800d398:	200006e0 	.word	0x200006e0

0800d39c <_read_r>:
 800d39c:	b538      	push	{r3, r4, r5, lr}
 800d39e:	4604      	mov	r4, r0
 800d3a0:	4d06      	ldr	r5, [pc, #24]	@ (800d3bc <_read_r+0x20>)
 800d3a2:	4608      	mov	r0, r1
 800d3a4:	4611      	mov	r1, r2
 800d3a6:	2200      	movs	r2, #0
 800d3a8:	602a      	str	r2, [r5, #0]
 800d3aa:	461a      	mov	r2, r3
 800d3ac:	f7f4 ff94 	bl	80022d8 <_read>
 800d3b0:	1c43      	adds	r3, r0, #1
 800d3b2:	d102      	bne.n	800d3ba <_read_r+0x1e>
 800d3b4:	682b      	ldr	r3, [r5, #0]
 800d3b6:	b103      	cbz	r3, 800d3ba <_read_r+0x1e>
 800d3b8:	6023      	str	r3, [r4, #0]
 800d3ba:	bd38      	pop	{r3, r4, r5, pc}
 800d3bc:	200006e0 	.word	0x200006e0

0800d3c0 <_write_r>:
 800d3c0:	b538      	push	{r3, r4, r5, lr}
 800d3c2:	4604      	mov	r4, r0
 800d3c4:	4d06      	ldr	r5, [pc, #24]	@ (800d3e0 <_write_r+0x20>)
 800d3c6:	4608      	mov	r0, r1
 800d3c8:	4611      	mov	r1, r2
 800d3ca:	2200      	movs	r2, #0
 800d3cc:	602a      	str	r2, [r5, #0]
 800d3ce:	461a      	mov	r2, r3
 800d3d0:	f7f4 ff9f 	bl	8002312 <_write>
 800d3d4:	1c43      	adds	r3, r0, #1
 800d3d6:	d102      	bne.n	800d3de <_write_r+0x1e>
 800d3d8:	682b      	ldr	r3, [r5, #0]
 800d3da:	b103      	cbz	r3, 800d3de <_write_r+0x1e>
 800d3dc:	6023      	str	r3, [r4, #0]
 800d3de:	bd38      	pop	{r3, r4, r5, pc}
 800d3e0:	200006e0 	.word	0x200006e0

0800d3e4 <__errno>:
 800d3e4:	4b01      	ldr	r3, [pc, #4]	@ (800d3ec <__errno+0x8>)
 800d3e6:	6818      	ldr	r0, [r3, #0]
 800d3e8:	4770      	bx	lr
 800d3ea:	bf00      	nop
 800d3ec:	2000009c 	.word	0x2000009c

0800d3f0 <__libc_init_array>:
 800d3f0:	b570      	push	{r4, r5, r6, lr}
 800d3f2:	4d0d      	ldr	r5, [pc, #52]	@ (800d428 <__libc_init_array+0x38>)
 800d3f4:	2600      	movs	r6, #0
 800d3f6:	4c0d      	ldr	r4, [pc, #52]	@ (800d42c <__libc_init_array+0x3c>)
 800d3f8:	1b64      	subs	r4, r4, r5
 800d3fa:	10a4      	asrs	r4, r4, #2
 800d3fc:	42a6      	cmp	r6, r4
 800d3fe:	d109      	bne.n	800d414 <__libc_init_array+0x24>
 800d400:	4d0b      	ldr	r5, [pc, #44]	@ (800d430 <__libc_init_array+0x40>)
 800d402:	2600      	movs	r6, #0
 800d404:	4c0b      	ldr	r4, [pc, #44]	@ (800d434 <__libc_init_array+0x44>)
 800d406:	f000 fd35 	bl	800de74 <_init>
 800d40a:	1b64      	subs	r4, r4, r5
 800d40c:	10a4      	asrs	r4, r4, #2
 800d40e:	42a6      	cmp	r6, r4
 800d410:	d105      	bne.n	800d41e <__libc_init_array+0x2e>
 800d412:	bd70      	pop	{r4, r5, r6, pc}
 800d414:	f855 3b04 	ldr.w	r3, [r5], #4
 800d418:	3601      	adds	r6, #1
 800d41a:	4798      	blx	r3
 800d41c:	e7ee      	b.n	800d3fc <__libc_init_array+0xc>
 800d41e:	f855 3b04 	ldr.w	r3, [r5], #4
 800d422:	3601      	adds	r6, #1
 800d424:	4798      	blx	r3
 800d426:	e7f2      	b.n	800d40e <__libc_init_array+0x1e>
 800d428:	0800e100 	.word	0x0800e100
 800d42c:	0800e100 	.word	0x0800e100
 800d430:	0800e100 	.word	0x0800e100
 800d434:	0800e104 	.word	0x0800e104

0800d438 <__retarget_lock_init_recursive>:
 800d438:	4770      	bx	lr

0800d43a <__retarget_lock_acquire_recursive>:
 800d43a:	4770      	bx	lr

0800d43c <__retarget_lock_release_recursive>:
 800d43c:	4770      	bx	lr
	...

0800d440 <_free_r>:
 800d440:	b538      	push	{r3, r4, r5, lr}
 800d442:	4605      	mov	r5, r0
 800d444:	2900      	cmp	r1, #0
 800d446:	d041      	beq.n	800d4cc <_free_r+0x8c>
 800d448:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d44c:	1f0c      	subs	r4, r1, #4
 800d44e:	2b00      	cmp	r3, #0
 800d450:	bfb8      	it	lt
 800d452:	18e4      	addlt	r4, r4, r3
 800d454:	f000 f8e0 	bl	800d618 <__malloc_lock>
 800d458:	4a1d      	ldr	r2, [pc, #116]	@ (800d4d0 <_free_r+0x90>)
 800d45a:	6813      	ldr	r3, [r2, #0]
 800d45c:	b933      	cbnz	r3, 800d46c <_free_r+0x2c>
 800d45e:	6063      	str	r3, [r4, #4]
 800d460:	6014      	str	r4, [r2, #0]
 800d462:	4628      	mov	r0, r5
 800d464:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d468:	f000 b8dc 	b.w	800d624 <__malloc_unlock>
 800d46c:	42a3      	cmp	r3, r4
 800d46e:	d908      	bls.n	800d482 <_free_r+0x42>
 800d470:	6820      	ldr	r0, [r4, #0]
 800d472:	1821      	adds	r1, r4, r0
 800d474:	428b      	cmp	r3, r1
 800d476:	bf01      	itttt	eq
 800d478:	6819      	ldreq	r1, [r3, #0]
 800d47a:	685b      	ldreq	r3, [r3, #4]
 800d47c:	1809      	addeq	r1, r1, r0
 800d47e:	6021      	streq	r1, [r4, #0]
 800d480:	e7ed      	b.n	800d45e <_free_r+0x1e>
 800d482:	461a      	mov	r2, r3
 800d484:	685b      	ldr	r3, [r3, #4]
 800d486:	b10b      	cbz	r3, 800d48c <_free_r+0x4c>
 800d488:	42a3      	cmp	r3, r4
 800d48a:	d9fa      	bls.n	800d482 <_free_r+0x42>
 800d48c:	6811      	ldr	r1, [r2, #0]
 800d48e:	1850      	adds	r0, r2, r1
 800d490:	42a0      	cmp	r0, r4
 800d492:	d10b      	bne.n	800d4ac <_free_r+0x6c>
 800d494:	6820      	ldr	r0, [r4, #0]
 800d496:	4401      	add	r1, r0
 800d498:	1850      	adds	r0, r2, r1
 800d49a:	6011      	str	r1, [r2, #0]
 800d49c:	4283      	cmp	r3, r0
 800d49e:	d1e0      	bne.n	800d462 <_free_r+0x22>
 800d4a0:	6818      	ldr	r0, [r3, #0]
 800d4a2:	685b      	ldr	r3, [r3, #4]
 800d4a4:	4408      	add	r0, r1
 800d4a6:	6053      	str	r3, [r2, #4]
 800d4a8:	6010      	str	r0, [r2, #0]
 800d4aa:	e7da      	b.n	800d462 <_free_r+0x22>
 800d4ac:	d902      	bls.n	800d4b4 <_free_r+0x74>
 800d4ae:	230c      	movs	r3, #12
 800d4b0:	602b      	str	r3, [r5, #0]
 800d4b2:	e7d6      	b.n	800d462 <_free_r+0x22>
 800d4b4:	6820      	ldr	r0, [r4, #0]
 800d4b6:	1821      	adds	r1, r4, r0
 800d4b8:	428b      	cmp	r3, r1
 800d4ba:	bf02      	ittt	eq
 800d4bc:	6819      	ldreq	r1, [r3, #0]
 800d4be:	685b      	ldreq	r3, [r3, #4]
 800d4c0:	1809      	addeq	r1, r1, r0
 800d4c2:	6063      	str	r3, [r4, #4]
 800d4c4:	bf08      	it	eq
 800d4c6:	6021      	streq	r1, [r4, #0]
 800d4c8:	6054      	str	r4, [r2, #4]
 800d4ca:	e7ca      	b.n	800d462 <_free_r+0x22>
 800d4cc:	bd38      	pop	{r3, r4, r5, pc}
 800d4ce:	bf00      	nop
 800d4d0:	200006ec 	.word	0x200006ec

0800d4d4 <sbrk_aligned>:
 800d4d4:	b570      	push	{r4, r5, r6, lr}
 800d4d6:	4e0f      	ldr	r6, [pc, #60]	@ (800d514 <sbrk_aligned+0x40>)
 800d4d8:	460c      	mov	r4, r1
 800d4da:	4605      	mov	r5, r0
 800d4dc:	6831      	ldr	r1, [r6, #0]
 800d4de:	b911      	cbnz	r1, 800d4e6 <sbrk_aligned+0x12>
 800d4e0:	f000 fcaa 	bl	800de38 <_sbrk_r>
 800d4e4:	6030      	str	r0, [r6, #0]
 800d4e6:	4621      	mov	r1, r4
 800d4e8:	4628      	mov	r0, r5
 800d4ea:	f000 fca5 	bl	800de38 <_sbrk_r>
 800d4ee:	1c43      	adds	r3, r0, #1
 800d4f0:	d103      	bne.n	800d4fa <sbrk_aligned+0x26>
 800d4f2:	f04f 34ff 	mov.w	r4, #4294967295
 800d4f6:	4620      	mov	r0, r4
 800d4f8:	bd70      	pop	{r4, r5, r6, pc}
 800d4fa:	1cc4      	adds	r4, r0, #3
 800d4fc:	f024 0403 	bic.w	r4, r4, #3
 800d500:	42a0      	cmp	r0, r4
 800d502:	d0f8      	beq.n	800d4f6 <sbrk_aligned+0x22>
 800d504:	1a21      	subs	r1, r4, r0
 800d506:	4628      	mov	r0, r5
 800d508:	f000 fc96 	bl	800de38 <_sbrk_r>
 800d50c:	3001      	adds	r0, #1
 800d50e:	d1f2      	bne.n	800d4f6 <sbrk_aligned+0x22>
 800d510:	e7ef      	b.n	800d4f2 <sbrk_aligned+0x1e>
 800d512:	bf00      	nop
 800d514:	200006e8 	.word	0x200006e8

0800d518 <_malloc_r>:
 800d518:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d51c:	1ccd      	adds	r5, r1, #3
 800d51e:	4606      	mov	r6, r0
 800d520:	f025 0503 	bic.w	r5, r5, #3
 800d524:	3508      	adds	r5, #8
 800d526:	2d0c      	cmp	r5, #12
 800d528:	bf38      	it	cc
 800d52a:	250c      	movcc	r5, #12
 800d52c:	2d00      	cmp	r5, #0
 800d52e:	db01      	blt.n	800d534 <_malloc_r+0x1c>
 800d530:	42a9      	cmp	r1, r5
 800d532:	d904      	bls.n	800d53e <_malloc_r+0x26>
 800d534:	230c      	movs	r3, #12
 800d536:	6033      	str	r3, [r6, #0]
 800d538:	2000      	movs	r0, #0
 800d53a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d53e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800d614 <_malloc_r+0xfc>
 800d542:	f000 f869 	bl	800d618 <__malloc_lock>
 800d546:	f8d8 3000 	ldr.w	r3, [r8]
 800d54a:	461c      	mov	r4, r3
 800d54c:	bb44      	cbnz	r4, 800d5a0 <_malloc_r+0x88>
 800d54e:	4629      	mov	r1, r5
 800d550:	4630      	mov	r0, r6
 800d552:	f7ff ffbf 	bl	800d4d4 <sbrk_aligned>
 800d556:	1c43      	adds	r3, r0, #1
 800d558:	4604      	mov	r4, r0
 800d55a:	d158      	bne.n	800d60e <_malloc_r+0xf6>
 800d55c:	f8d8 4000 	ldr.w	r4, [r8]
 800d560:	4627      	mov	r7, r4
 800d562:	2f00      	cmp	r7, #0
 800d564:	d143      	bne.n	800d5ee <_malloc_r+0xd6>
 800d566:	2c00      	cmp	r4, #0
 800d568:	d04b      	beq.n	800d602 <_malloc_r+0xea>
 800d56a:	6823      	ldr	r3, [r4, #0]
 800d56c:	4639      	mov	r1, r7
 800d56e:	4630      	mov	r0, r6
 800d570:	eb04 0903 	add.w	r9, r4, r3
 800d574:	f000 fc60 	bl	800de38 <_sbrk_r>
 800d578:	4581      	cmp	r9, r0
 800d57a:	d142      	bne.n	800d602 <_malloc_r+0xea>
 800d57c:	6821      	ldr	r1, [r4, #0]
 800d57e:	4630      	mov	r0, r6
 800d580:	1a6d      	subs	r5, r5, r1
 800d582:	4629      	mov	r1, r5
 800d584:	f7ff ffa6 	bl	800d4d4 <sbrk_aligned>
 800d588:	3001      	adds	r0, #1
 800d58a:	d03a      	beq.n	800d602 <_malloc_r+0xea>
 800d58c:	6823      	ldr	r3, [r4, #0]
 800d58e:	442b      	add	r3, r5
 800d590:	6023      	str	r3, [r4, #0]
 800d592:	f8d8 3000 	ldr.w	r3, [r8]
 800d596:	685a      	ldr	r2, [r3, #4]
 800d598:	bb62      	cbnz	r2, 800d5f4 <_malloc_r+0xdc>
 800d59a:	f8c8 7000 	str.w	r7, [r8]
 800d59e:	e00f      	b.n	800d5c0 <_malloc_r+0xa8>
 800d5a0:	6822      	ldr	r2, [r4, #0]
 800d5a2:	1b52      	subs	r2, r2, r5
 800d5a4:	d420      	bmi.n	800d5e8 <_malloc_r+0xd0>
 800d5a6:	2a0b      	cmp	r2, #11
 800d5a8:	d917      	bls.n	800d5da <_malloc_r+0xc2>
 800d5aa:	1961      	adds	r1, r4, r5
 800d5ac:	42a3      	cmp	r3, r4
 800d5ae:	6025      	str	r5, [r4, #0]
 800d5b0:	bf18      	it	ne
 800d5b2:	6059      	strne	r1, [r3, #4]
 800d5b4:	6863      	ldr	r3, [r4, #4]
 800d5b6:	bf08      	it	eq
 800d5b8:	f8c8 1000 	streq.w	r1, [r8]
 800d5bc:	5162      	str	r2, [r4, r5]
 800d5be:	604b      	str	r3, [r1, #4]
 800d5c0:	4630      	mov	r0, r6
 800d5c2:	f000 f82f 	bl	800d624 <__malloc_unlock>
 800d5c6:	f104 000b 	add.w	r0, r4, #11
 800d5ca:	1d23      	adds	r3, r4, #4
 800d5cc:	f020 0007 	bic.w	r0, r0, #7
 800d5d0:	1ac2      	subs	r2, r0, r3
 800d5d2:	bf1c      	itt	ne
 800d5d4:	1a1b      	subne	r3, r3, r0
 800d5d6:	50a3      	strne	r3, [r4, r2]
 800d5d8:	e7af      	b.n	800d53a <_malloc_r+0x22>
 800d5da:	6862      	ldr	r2, [r4, #4]
 800d5dc:	42a3      	cmp	r3, r4
 800d5de:	bf0c      	ite	eq
 800d5e0:	f8c8 2000 	streq.w	r2, [r8]
 800d5e4:	605a      	strne	r2, [r3, #4]
 800d5e6:	e7eb      	b.n	800d5c0 <_malloc_r+0xa8>
 800d5e8:	4623      	mov	r3, r4
 800d5ea:	6864      	ldr	r4, [r4, #4]
 800d5ec:	e7ae      	b.n	800d54c <_malloc_r+0x34>
 800d5ee:	463c      	mov	r4, r7
 800d5f0:	687f      	ldr	r7, [r7, #4]
 800d5f2:	e7b6      	b.n	800d562 <_malloc_r+0x4a>
 800d5f4:	461a      	mov	r2, r3
 800d5f6:	685b      	ldr	r3, [r3, #4]
 800d5f8:	42a3      	cmp	r3, r4
 800d5fa:	d1fb      	bne.n	800d5f4 <_malloc_r+0xdc>
 800d5fc:	2300      	movs	r3, #0
 800d5fe:	6053      	str	r3, [r2, #4]
 800d600:	e7de      	b.n	800d5c0 <_malloc_r+0xa8>
 800d602:	230c      	movs	r3, #12
 800d604:	4630      	mov	r0, r6
 800d606:	6033      	str	r3, [r6, #0]
 800d608:	f000 f80c 	bl	800d624 <__malloc_unlock>
 800d60c:	e794      	b.n	800d538 <_malloc_r+0x20>
 800d60e:	6005      	str	r5, [r0, #0]
 800d610:	e7d6      	b.n	800d5c0 <_malloc_r+0xa8>
 800d612:	bf00      	nop
 800d614:	200006ec 	.word	0x200006ec

0800d618 <__malloc_lock>:
 800d618:	4801      	ldr	r0, [pc, #4]	@ (800d620 <__malloc_lock+0x8>)
 800d61a:	f7ff bf0e 	b.w	800d43a <__retarget_lock_acquire_recursive>
 800d61e:	bf00      	nop
 800d620:	200006e4 	.word	0x200006e4

0800d624 <__malloc_unlock>:
 800d624:	4801      	ldr	r0, [pc, #4]	@ (800d62c <__malloc_unlock+0x8>)
 800d626:	f7ff bf09 	b.w	800d43c <__retarget_lock_release_recursive>
 800d62a:	bf00      	nop
 800d62c:	200006e4 	.word	0x200006e4

0800d630 <__sfputc_r>:
 800d630:	6893      	ldr	r3, [r2, #8]
 800d632:	3b01      	subs	r3, #1
 800d634:	2b00      	cmp	r3, #0
 800d636:	6093      	str	r3, [r2, #8]
 800d638:	b410      	push	{r4}
 800d63a:	da08      	bge.n	800d64e <__sfputc_r+0x1e>
 800d63c:	6994      	ldr	r4, [r2, #24]
 800d63e:	42a3      	cmp	r3, r4
 800d640:	db01      	blt.n	800d646 <__sfputc_r+0x16>
 800d642:	290a      	cmp	r1, #10
 800d644:	d103      	bne.n	800d64e <__sfputc_r+0x1e>
 800d646:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d64a:	f7ff bde8 	b.w	800d21e <__swbuf_r>
 800d64e:	6813      	ldr	r3, [r2, #0]
 800d650:	1c58      	adds	r0, r3, #1
 800d652:	6010      	str	r0, [r2, #0]
 800d654:	4608      	mov	r0, r1
 800d656:	7019      	strb	r1, [r3, #0]
 800d658:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d65c:	4770      	bx	lr

0800d65e <__sfputs_r>:
 800d65e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d660:	4606      	mov	r6, r0
 800d662:	460f      	mov	r7, r1
 800d664:	4614      	mov	r4, r2
 800d666:	18d5      	adds	r5, r2, r3
 800d668:	42ac      	cmp	r4, r5
 800d66a:	d101      	bne.n	800d670 <__sfputs_r+0x12>
 800d66c:	2000      	movs	r0, #0
 800d66e:	e007      	b.n	800d680 <__sfputs_r+0x22>
 800d670:	463a      	mov	r2, r7
 800d672:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d676:	4630      	mov	r0, r6
 800d678:	f7ff ffda 	bl	800d630 <__sfputc_r>
 800d67c:	1c43      	adds	r3, r0, #1
 800d67e:	d1f3      	bne.n	800d668 <__sfputs_r+0xa>
 800d680:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800d684 <_vfiprintf_r>:
 800d684:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d688:	460d      	mov	r5, r1
 800d68a:	b09d      	sub	sp, #116	@ 0x74
 800d68c:	4614      	mov	r4, r2
 800d68e:	4698      	mov	r8, r3
 800d690:	4606      	mov	r6, r0
 800d692:	b118      	cbz	r0, 800d69c <_vfiprintf_r+0x18>
 800d694:	6a03      	ldr	r3, [r0, #32]
 800d696:	b90b      	cbnz	r3, 800d69c <_vfiprintf_r+0x18>
 800d698:	f7ff fcd8 	bl	800d04c <__sinit>
 800d69c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d69e:	07d9      	lsls	r1, r3, #31
 800d6a0:	d405      	bmi.n	800d6ae <_vfiprintf_r+0x2a>
 800d6a2:	89ab      	ldrh	r3, [r5, #12]
 800d6a4:	059a      	lsls	r2, r3, #22
 800d6a6:	d402      	bmi.n	800d6ae <_vfiprintf_r+0x2a>
 800d6a8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d6aa:	f7ff fec6 	bl	800d43a <__retarget_lock_acquire_recursive>
 800d6ae:	89ab      	ldrh	r3, [r5, #12]
 800d6b0:	071b      	lsls	r3, r3, #28
 800d6b2:	d501      	bpl.n	800d6b8 <_vfiprintf_r+0x34>
 800d6b4:	692b      	ldr	r3, [r5, #16]
 800d6b6:	b99b      	cbnz	r3, 800d6e0 <_vfiprintf_r+0x5c>
 800d6b8:	4629      	mov	r1, r5
 800d6ba:	4630      	mov	r0, r6
 800d6bc:	f7ff fdee 	bl	800d29c <__swsetup_r>
 800d6c0:	b170      	cbz	r0, 800d6e0 <_vfiprintf_r+0x5c>
 800d6c2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d6c4:	07dc      	lsls	r4, r3, #31
 800d6c6:	d504      	bpl.n	800d6d2 <_vfiprintf_r+0x4e>
 800d6c8:	f04f 30ff 	mov.w	r0, #4294967295
 800d6cc:	b01d      	add	sp, #116	@ 0x74
 800d6ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d6d2:	89ab      	ldrh	r3, [r5, #12]
 800d6d4:	0598      	lsls	r0, r3, #22
 800d6d6:	d4f7      	bmi.n	800d6c8 <_vfiprintf_r+0x44>
 800d6d8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d6da:	f7ff feaf 	bl	800d43c <__retarget_lock_release_recursive>
 800d6de:	e7f3      	b.n	800d6c8 <_vfiprintf_r+0x44>
 800d6e0:	2300      	movs	r3, #0
 800d6e2:	f8cd 800c 	str.w	r8, [sp, #12]
 800d6e6:	f04f 0901 	mov.w	r9, #1
 800d6ea:	f8df 81b4 	ldr.w	r8, [pc, #436]	@ 800d8a0 <_vfiprintf_r+0x21c>
 800d6ee:	9309      	str	r3, [sp, #36]	@ 0x24
 800d6f0:	2320      	movs	r3, #32
 800d6f2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d6f6:	2330      	movs	r3, #48	@ 0x30
 800d6f8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d6fc:	4623      	mov	r3, r4
 800d6fe:	469a      	mov	sl, r3
 800d700:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d704:	b10a      	cbz	r2, 800d70a <_vfiprintf_r+0x86>
 800d706:	2a25      	cmp	r2, #37	@ 0x25
 800d708:	d1f9      	bne.n	800d6fe <_vfiprintf_r+0x7a>
 800d70a:	ebba 0b04 	subs.w	fp, sl, r4
 800d70e:	d00b      	beq.n	800d728 <_vfiprintf_r+0xa4>
 800d710:	465b      	mov	r3, fp
 800d712:	4622      	mov	r2, r4
 800d714:	4629      	mov	r1, r5
 800d716:	4630      	mov	r0, r6
 800d718:	f7ff ffa1 	bl	800d65e <__sfputs_r>
 800d71c:	3001      	adds	r0, #1
 800d71e:	f000 80a7 	beq.w	800d870 <_vfiprintf_r+0x1ec>
 800d722:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d724:	445a      	add	r2, fp
 800d726:	9209      	str	r2, [sp, #36]	@ 0x24
 800d728:	f89a 3000 	ldrb.w	r3, [sl]
 800d72c:	2b00      	cmp	r3, #0
 800d72e:	f000 809f 	beq.w	800d870 <_vfiprintf_r+0x1ec>
 800d732:	2300      	movs	r3, #0
 800d734:	f04f 32ff 	mov.w	r2, #4294967295
 800d738:	f10a 0a01 	add.w	sl, sl, #1
 800d73c:	9304      	str	r3, [sp, #16]
 800d73e:	9307      	str	r3, [sp, #28]
 800d740:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d744:	931a      	str	r3, [sp, #104]	@ 0x68
 800d746:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d74a:	4654      	mov	r4, sl
 800d74c:	2205      	movs	r2, #5
 800d74e:	4854      	ldr	r0, [pc, #336]	@ (800d8a0 <_vfiprintf_r+0x21c>)
 800d750:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d754:	f000 fb80 	bl	800de58 <memchr>
 800d758:	9a04      	ldr	r2, [sp, #16]
 800d75a:	b9d8      	cbnz	r0, 800d794 <_vfiprintf_r+0x110>
 800d75c:	06d1      	lsls	r1, r2, #27
 800d75e:	bf44      	itt	mi
 800d760:	2320      	movmi	r3, #32
 800d762:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d766:	0713      	lsls	r3, r2, #28
 800d768:	bf44      	itt	mi
 800d76a:	232b      	movmi	r3, #43	@ 0x2b
 800d76c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d770:	f89a 3000 	ldrb.w	r3, [sl]
 800d774:	2b2a      	cmp	r3, #42	@ 0x2a
 800d776:	d015      	beq.n	800d7a4 <_vfiprintf_r+0x120>
 800d778:	9a07      	ldr	r2, [sp, #28]
 800d77a:	4654      	mov	r4, sl
 800d77c:	2000      	movs	r0, #0
 800d77e:	f04f 0c0a 	mov.w	ip, #10
 800d782:	4621      	mov	r1, r4
 800d784:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d788:	3b30      	subs	r3, #48	@ 0x30
 800d78a:	2b09      	cmp	r3, #9
 800d78c:	d94b      	bls.n	800d826 <_vfiprintf_r+0x1a2>
 800d78e:	b1b0      	cbz	r0, 800d7be <_vfiprintf_r+0x13a>
 800d790:	9207      	str	r2, [sp, #28]
 800d792:	e014      	b.n	800d7be <_vfiprintf_r+0x13a>
 800d794:	eba0 0308 	sub.w	r3, r0, r8
 800d798:	46a2      	mov	sl, r4
 800d79a:	fa09 f303 	lsl.w	r3, r9, r3
 800d79e:	4313      	orrs	r3, r2
 800d7a0:	9304      	str	r3, [sp, #16]
 800d7a2:	e7d2      	b.n	800d74a <_vfiprintf_r+0xc6>
 800d7a4:	9b03      	ldr	r3, [sp, #12]
 800d7a6:	1d19      	adds	r1, r3, #4
 800d7a8:	681b      	ldr	r3, [r3, #0]
 800d7aa:	2b00      	cmp	r3, #0
 800d7ac:	9103      	str	r1, [sp, #12]
 800d7ae:	bfbb      	ittet	lt
 800d7b0:	425b      	neglt	r3, r3
 800d7b2:	f042 0202 	orrlt.w	r2, r2, #2
 800d7b6:	9307      	strge	r3, [sp, #28]
 800d7b8:	9307      	strlt	r3, [sp, #28]
 800d7ba:	bfb8      	it	lt
 800d7bc:	9204      	strlt	r2, [sp, #16]
 800d7be:	7823      	ldrb	r3, [r4, #0]
 800d7c0:	2b2e      	cmp	r3, #46	@ 0x2e
 800d7c2:	d10a      	bne.n	800d7da <_vfiprintf_r+0x156>
 800d7c4:	7863      	ldrb	r3, [r4, #1]
 800d7c6:	2b2a      	cmp	r3, #42	@ 0x2a
 800d7c8:	d132      	bne.n	800d830 <_vfiprintf_r+0x1ac>
 800d7ca:	9b03      	ldr	r3, [sp, #12]
 800d7cc:	3402      	adds	r4, #2
 800d7ce:	1d1a      	adds	r2, r3, #4
 800d7d0:	681b      	ldr	r3, [r3, #0]
 800d7d2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d7d6:	9203      	str	r2, [sp, #12]
 800d7d8:	9305      	str	r3, [sp, #20]
 800d7da:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800d8b0 <_vfiprintf_r+0x22c>
 800d7de:	2203      	movs	r2, #3
 800d7e0:	7821      	ldrb	r1, [r4, #0]
 800d7e2:	4650      	mov	r0, sl
 800d7e4:	f000 fb38 	bl	800de58 <memchr>
 800d7e8:	b138      	cbz	r0, 800d7fa <_vfiprintf_r+0x176>
 800d7ea:	eba0 000a 	sub.w	r0, r0, sl
 800d7ee:	2240      	movs	r2, #64	@ 0x40
 800d7f0:	9b04      	ldr	r3, [sp, #16]
 800d7f2:	3401      	adds	r4, #1
 800d7f4:	4082      	lsls	r2, r0
 800d7f6:	4313      	orrs	r3, r2
 800d7f8:	9304      	str	r3, [sp, #16]
 800d7fa:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d7fe:	2206      	movs	r2, #6
 800d800:	4828      	ldr	r0, [pc, #160]	@ (800d8a4 <_vfiprintf_r+0x220>)
 800d802:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d806:	f000 fb27 	bl	800de58 <memchr>
 800d80a:	2800      	cmp	r0, #0
 800d80c:	d03f      	beq.n	800d88e <_vfiprintf_r+0x20a>
 800d80e:	4b26      	ldr	r3, [pc, #152]	@ (800d8a8 <_vfiprintf_r+0x224>)
 800d810:	bb1b      	cbnz	r3, 800d85a <_vfiprintf_r+0x1d6>
 800d812:	9b03      	ldr	r3, [sp, #12]
 800d814:	3307      	adds	r3, #7
 800d816:	f023 0307 	bic.w	r3, r3, #7
 800d81a:	3308      	adds	r3, #8
 800d81c:	9303      	str	r3, [sp, #12]
 800d81e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d820:	443b      	add	r3, r7
 800d822:	9309      	str	r3, [sp, #36]	@ 0x24
 800d824:	e76a      	b.n	800d6fc <_vfiprintf_r+0x78>
 800d826:	fb0c 3202 	mla	r2, ip, r2, r3
 800d82a:	460c      	mov	r4, r1
 800d82c:	2001      	movs	r0, #1
 800d82e:	e7a8      	b.n	800d782 <_vfiprintf_r+0xfe>
 800d830:	2300      	movs	r3, #0
 800d832:	3401      	adds	r4, #1
 800d834:	f04f 0c0a 	mov.w	ip, #10
 800d838:	4619      	mov	r1, r3
 800d83a:	9305      	str	r3, [sp, #20]
 800d83c:	4620      	mov	r0, r4
 800d83e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d842:	3a30      	subs	r2, #48	@ 0x30
 800d844:	2a09      	cmp	r2, #9
 800d846:	d903      	bls.n	800d850 <_vfiprintf_r+0x1cc>
 800d848:	2b00      	cmp	r3, #0
 800d84a:	d0c6      	beq.n	800d7da <_vfiprintf_r+0x156>
 800d84c:	9105      	str	r1, [sp, #20]
 800d84e:	e7c4      	b.n	800d7da <_vfiprintf_r+0x156>
 800d850:	fb0c 2101 	mla	r1, ip, r1, r2
 800d854:	4604      	mov	r4, r0
 800d856:	2301      	movs	r3, #1
 800d858:	e7f0      	b.n	800d83c <_vfiprintf_r+0x1b8>
 800d85a:	ab03      	add	r3, sp, #12
 800d85c:	462a      	mov	r2, r5
 800d85e:	a904      	add	r1, sp, #16
 800d860:	4630      	mov	r0, r6
 800d862:	9300      	str	r3, [sp, #0]
 800d864:	4b11      	ldr	r3, [pc, #68]	@ (800d8ac <_vfiprintf_r+0x228>)
 800d866:	f3af 8000 	nop.w
 800d86a:	4607      	mov	r7, r0
 800d86c:	1c78      	adds	r0, r7, #1
 800d86e:	d1d6      	bne.n	800d81e <_vfiprintf_r+0x19a>
 800d870:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d872:	07d9      	lsls	r1, r3, #31
 800d874:	d405      	bmi.n	800d882 <_vfiprintf_r+0x1fe>
 800d876:	89ab      	ldrh	r3, [r5, #12]
 800d878:	059a      	lsls	r2, r3, #22
 800d87a:	d402      	bmi.n	800d882 <_vfiprintf_r+0x1fe>
 800d87c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d87e:	f7ff fddd 	bl	800d43c <__retarget_lock_release_recursive>
 800d882:	89ab      	ldrh	r3, [r5, #12]
 800d884:	065b      	lsls	r3, r3, #25
 800d886:	f53f af1f 	bmi.w	800d6c8 <_vfiprintf_r+0x44>
 800d88a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d88c:	e71e      	b.n	800d6cc <_vfiprintf_r+0x48>
 800d88e:	ab03      	add	r3, sp, #12
 800d890:	462a      	mov	r2, r5
 800d892:	a904      	add	r1, sp, #16
 800d894:	4630      	mov	r0, r6
 800d896:	9300      	str	r3, [sp, #0]
 800d898:	4b04      	ldr	r3, [pc, #16]	@ (800d8ac <_vfiprintf_r+0x228>)
 800d89a:	f000 f87d 	bl	800d998 <_printf_i>
 800d89e:	e7e4      	b.n	800d86a <_vfiprintf_r+0x1e6>
 800d8a0:	0800e0c4 	.word	0x0800e0c4
 800d8a4:	0800e0ce 	.word	0x0800e0ce
 800d8a8:	00000000 	.word	0x00000000
 800d8ac:	0800d65f 	.word	0x0800d65f
 800d8b0:	0800e0ca 	.word	0x0800e0ca

0800d8b4 <_printf_common>:
 800d8b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d8b8:	4616      	mov	r6, r2
 800d8ba:	4698      	mov	r8, r3
 800d8bc:	688a      	ldr	r2, [r1, #8]
 800d8be:	4607      	mov	r7, r0
 800d8c0:	690b      	ldr	r3, [r1, #16]
 800d8c2:	460c      	mov	r4, r1
 800d8c4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800d8c8:	4293      	cmp	r3, r2
 800d8ca:	bfb8      	it	lt
 800d8cc:	4613      	movlt	r3, r2
 800d8ce:	6033      	str	r3, [r6, #0]
 800d8d0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800d8d4:	b10a      	cbz	r2, 800d8da <_printf_common+0x26>
 800d8d6:	3301      	adds	r3, #1
 800d8d8:	6033      	str	r3, [r6, #0]
 800d8da:	6823      	ldr	r3, [r4, #0]
 800d8dc:	0699      	lsls	r1, r3, #26
 800d8de:	bf42      	ittt	mi
 800d8e0:	6833      	ldrmi	r3, [r6, #0]
 800d8e2:	3302      	addmi	r3, #2
 800d8e4:	6033      	strmi	r3, [r6, #0]
 800d8e6:	6825      	ldr	r5, [r4, #0]
 800d8e8:	f015 0506 	ands.w	r5, r5, #6
 800d8ec:	d106      	bne.n	800d8fc <_printf_common+0x48>
 800d8ee:	f104 0a19 	add.w	sl, r4, #25
 800d8f2:	68e3      	ldr	r3, [r4, #12]
 800d8f4:	6832      	ldr	r2, [r6, #0]
 800d8f6:	1a9b      	subs	r3, r3, r2
 800d8f8:	42ab      	cmp	r3, r5
 800d8fa:	dc2b      	bgt.n	800d954 <_printf_common+0xa0>
 800d8fc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800d900:	6822      	ldr	r2, [r4, #0]
 800d902:	3b00      	subs	r3, #0
 800d904:	bf18      	it	ne
 800d906:	2301      	movne	r3, #1
 800d908:	0692      	lsls	r2, r2, #26
 800d90a:	d430      	bmi.n	800d96e <_printf_common+0xba>
 800d90c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800d910:	4641      	mov	r1, r8
 800d912:	4638      	mov	r0, r7
 800d914:	47c8      	blx	r9
 800d916:	3001      	adds	r0, #1
 800d918:	d023      	beq.n	800d962 <_printf_common+0xae>
 800d91a:	6823      	ldr	r3, [r4, #0]
 800d91c:	341a      	adds	r4, #26
 800d91e:	f854 2c0a 	ldr.w	r2, [r4, #-10]
 800d922:	f003 0306 	and.w	r3, r3, #6
 800d926:	2b04      	cmp	r3, #4
 800d928:	bf0a      	itet	eq
 800d92a:	f854 5c0e 	ldreq.w	r5, [r4, #-14]
 800d92e:	2500      	movne	r5, #0
 800d930:	6833      	ldreq	r3, [r6, #0]
 800d932:	f04f 0600 	mov.w	r6, #0
 800d936:	bf08      	it	eq
 800d938:	1aed      	subeq	r5, r5, r3
 800d93a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800d93e:	bf08      	it	eq
 800d940:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800d944:	4293      	cmp	r3, r2
 800d946:	bfc4      	itt	gt
 800d948:	1a9b      	subgt	r3, r3, r2
 800d94a:	18ed      	addgt	r5, r5, r3
 800d94c:	42b5      	cmp	r5, r6
 800d94e:	d11a      	bne.n	800d986 <_printf_common+0xd2>
 800d950:	2000      	movs	r0, #0
 800d952:	e008      	b.n	800d966 <_printf_common+0xb2>
 800d954:	2301      	movs	r3, #1
 800d956:	4652      	mov	r2, sl
 800d958:	4641      	mov	r1, r8
 800d95a:	4638      	mov	r0, r7
 800d95c:	47c8      	blx	r9
 800d95e:	3001      	adds	r0, #1
 800d960:	d103      	bne.n	800d96a <_printf_common+0xb6>
 800d962:	f04f 30ff 	mov.w	r0, #4294967295
 800d966:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d96a:	3501      	adds	r5, #1
 800d96c:	e7c1      	b.n	800d8f2 <_printf_common+0x3e>
 800d96e:	18e1      	adds	r1, r4, r3
 800d970:	1c5a      	adds	r2, r3, #1
 800d972:	2030      	movs	r0, #48	@ 0x30
 800d974:	3302      	adds	r3, #2
 800d976:	4422      	add	r2, r4
 800d978:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800d97c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800d980:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800d984:	e7c2      	b.n	800d90c <_printf_common+0x58>
 800d986:	2301      	movs	r3, #1
 800d988:	4622      	mov	r2, r4
 800d98a:	4641      	mov	r1, r8
 800d98c:	4638      	mov	r0, r7
 800d98e:	47c8      	blx	r9
 800d990:	3001      	adds	r0, #1
 800d992:	d0e6      	beq.n	800d962 <_printf_common+0xae>
 800d994:	3601      	adds	r6, #1
 800d996:	e7d9      	b.n	800d94c <_printf_common+0x98>

0800d998 <_printf_i>:
 800d998:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d99c:	7e0f      	ldrb	r7, [r1, #24]
 800d99e:	4691      	mov	r9, r2
 800d9a0:	4680      	mov	r8, r0
 800d9a2:	460c      	mov	r4, r1
 800d9a4:	2f78      	cmp	r7, #120	@ 0x78
 800d9a6:	469a      	mov	sl, r3
 800d9a8:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800d9aa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800d9ae:	d807      	bhi.n	800d9c0 <_printf_i+0x28>
 800d9b0:	2f62      	cmp	r7, #98	@ 0x62
 800d9b2:	d80a      	bhi.n	800d9ca <_printf_i+0x32>
 800d9b4:	2f00      	cmp	r7, #0
 800d9b6:	f000 80d2 	beq.w	800db5e <_printf_i+0x1c6>
 800d9ba:	2f58      	cmp	r7, #88	@ 0x58
 800d9bc:	f000 80b9 	beq.w	800db32 <_printf_i+0x19a>
 800d9c0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d9c4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800d9c8:	e03a      	b.n	800da40 <_printf_i+0xa8>
 800d9ca:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800d9ce:	2b15      	cmp	r3, #21
 800d9d0:	d8f6      	bhi.n	800d9c0 <_printf_i+0x28>
 800d9d2:	a101      	add	r1, pc, #4	@ (adr r1, 800d9d8 <_printf_i+0x40>)
 800d9d4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800d9d8:	0800da31 	.word	0x0800da31
 800d9dc:	0800da45 	.word	0x0800da45
 800d9e0:	0800d9c1 	.word	0x0800d9c1
 800d9e4:	0800d9c1 	.word	0x0800d9c1
 800d9e8:	0800d9c1 	.word	0x0800d9c1
 800d9ec:	0800d9c1 	.word	0x0800d9c1
 800d9f0:	0800da45 	.word	0x0800da45
 800d9f4:	0800d9c1 	.word	0x0800d9c1
 800d9f8:	0800d9c1 	.word	0x0800d9c1
 800d9fc:	0800d9c1 	.word	0x0800d9c1
 800da00:	0800d9c1 	.word	0x0800d9c1
 800da04:	0800db45 	.word	0x0800db45
 800da08:	0800da6f 	.word	0x0800da6f
 800da0c:	0800daff 	.word	0x0800daff
 800da10:	0800d9c1 	.word	0x0800d9c1
 800da14:	0800d9c1 	.word	0x0800d9c1
 800da18:	0800db67 	.word	0x0800db67
 800da1c:	0800d9c1 	.word	0x0800d9c1
 800da20:	0800da6f 	.word	0x0800da6f
 800da24:	0800d9c1 	.word	0x0800d9c1
 800da28:	0800d9c1 	.word	0x0800d9c1
 800da2c:	0800db07 	.word	0x0800db07
 800da30:	6833      	ldr	r3, [r6, #0]
 800da32:	1d1a      	adds	r2, r3, #4
 800da34:	681b      	ldr	r3, [r3, #0]
 800da36:	6032      	str	r2, [r6, #0]
 800da38:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800da3c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800da40:	2301      	movs	r3, #1
 800da42:	e09d      	b.n	800db80 <_printf_i+0x1e8>
 800da44:	6833      	ldr	r3, [r6, #0]
 800da46:	6820      	ldr	r0, [r4, #0]
 800da48:	1d19      	adds	r1, r3, #4
 800da4a:	6031      	str	r1, [r6, #0]
 800da4c:	0606      	lsls	r6, r0, #24
 800da4e:	d501      	bpl.n	800da54 <_printf_i+0xbc>
 800da50:	681d      	ldr	r5, [r3, #0]
 800da52:	e003      	b.n	800da5c <_printf_i+0xc4>
 800da54:	0645      	lsls	r5, r0, #25
 800da56:	d5fb      	bpl.n	800da50 <_printf_i+0xb8>
 800da58:	f9b3 5000 	ldrsh.w	r5, [r3]
 800da5c:	2d00      	cmp	r5, #0
 800da5e:	da03      	bge.n	800da68 <_printf_i+0xd0>
 800da60:	232d      	movs	r3, #45	@ 0x2d
 800da62:	426d      	negs	r5, r5
 800da64:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800da68:	4859      	ldr	r0, [pc, #356]	@ (800dbd0 <_printf_i+0x238>)
 800da6a:	230a      	movs	r3, #10
 800da6c:	e011      	b.n	800da92 <_printf_i+0xfa>
 800da6e:	6821      	ldr	r1, [r4, #0]
 800da70:	6833      	ldr	r3, [r6, #0]
 800da72:	0608      	lsls	r0, r1, #24
 800da74:	f853 5b04 	ldr.w	r5, [r3], #4
 800da78:	d402      	bmi.n	800da80 <_printf_i+0xe8>
 800da7a:	0649      	lsls	r1, r1, #25
 800da7c:	bf48      	it	mi
 800da7e:	b2ad      	uxthmi	r5, r5
 800da80:	2f6f      	cmp	r7, #111	@ 0x6f
 800da82:	6033      	str	r3, [r6, #0]
 800da84:	4852      	ldr	r0, [pc, #328]	@ (800dbd0 <_printf_i+0x238>)
 800da86:	bf14      	ite	ne
 800da88:	230a      	movne	r3, #10
 800da8a:	2308      	moveq	r3, #8
 800da8c:	2100      	movs	r1, #0
 800da8e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800da92:	6866      	ldr	r6, [r4, #4]
 800da94:	2e00      	cmp	r6, #0
 800da96:	60a6      	str	r6, [r4, #8]
 800da98:	bfa2      	ittt	ge
 800da9a:	6821      	ldrge	r1, [r4, #0]
 800da9c:	f021 0104 	bicge.w	r1, r1, #4
 800daa0:	6021      	strge	r1, [r4, #0]
 800daa2:	b90d      	cbnz	r5, 800daa8 <_printf_i+0x110>
 800daa4:	2e00      	cmp	r6, #0
 800daa6:	d04b      	beq.n	800db40 <_printf_i+0x1a8>
 800daa8:	4616      	mov	r6, r2
 800daaa:	fbb5 f1f3 	udiv	r1, r5, r3
 800daae:	fb03 5711 	mls	r7, r3, r1, r5
 800dab2:	5dc7      	ldrb	r7, [r0, r7]
 800dab4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800dab8:	462f      	mov	r7, r5
 800daba:	460d      	mov	r5, r1
 800dabc:	42bb      	cmp	r3, r7
 800dabe:	d9f4      	bls.n	800daaa <_printf_i+0x112>
 800dac0:	2b08      	cmp	r3, #8
 800dac2:	d10b      	bne.n	800dadc <_printf_i+0x144>
 800dac4:	6823      	ldr	r3, [r4, #0]
 800dac6:	07df      	lsls	r7, r3, #31
 800dac8:	d508      	bpl.n	800dadc <_printf_i+0x144>
 800daca:	6923      	ldr	r3, [r4, #16]
 800dacc:	6861      	ldr	r1, [r4, #4]
 800dace:	4299      	cmp	r1, r3
 800dad0:	bfde      	ittt	le
 800dad2:	2330      	movle	r3, #48	@ 0x30
 800dad4:	f806 3c01 	strble.w	r3, [r6, #-1]
 800dad8:	f106 36ff 	addle.w	r6, r6, #4294967295
 800dadc:	1b92      	subs	r2, r2, r6
 800dade:	6122      	str	r2, [r4, #16]
 800dae0:	464b      	mov	r3, r9
 800dae2:	aa03      	add	r2, sp, #12
 800dae4:	4621      	mov	r1, r4
 800dae6:	4640      	mov	r0, r8
 800dae8:	f8cd a000 	str.w	sl, [sp]
 800daec:	f7ff fee2 	bl	800d8b4 <_printf_common>
 800daf0:	3001      	adds	r0, #1
 800daf2:	d14a      	bne.n	800db8a <_printf_i+0x1f2>
 800daf4:	f04f 30ff 	mov.w	r0, #4294967295
 800daf8:	b004      	add	sp, #16
 800dafa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dafe:	6823      	ldr	r3, [r4, #0]
 800db00:	f043 0320 	orr.w	r3, r3, #32
 800db04:	6023      	str	r3, [r4, #0]
 800db06:	2778      	movs	r7, #120	@ 0x78
 800db08:	4832      	ldr	r0, [pc, #200]	@ (800dbd4 <_printf_i+0x23c>)
 800db0a:	6823      	ldr	r3, [r4, #0]
 800db0c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800db10:	061f      	lsls	r7, r3, #24
 800db12:	6831      	ldr	r1, [r6, #0]
 800db14:	f851 5b04 	ldr.w	r5, [r1], #4
 800db18:	d402      	bmi.n	800db20 <_printf_i+0x188>
 800db1a:	065f      	lsls	r7, r3, #25
 800db1c:	bf48      	it	mi
 800db1e:	b2ad      	uxthmi	r5, r5
 800db20:	6031      	str	r1, [r6, #0]
 800db22:	07d9      	lsls	r1, r3, #31
 800db24:	bf44      	itt	mi
 800db26:	f043 0320 	orrmi.w	r3, r3, #32
 800db2a:	6023      	strmi	r3, [r4, #0]
 800db2c:	b11d      	cbz	r5, 800db36 <_printf_i+0x19e>
 800db2e:	2310      	movs	r3, #16
 800db30:	e7ac      	b.n	800da8c <_printf_i+0xf4>
 800db32:	4827      	ldr	r0, [pc, #156]	@ (800dbd0 <_printf_i+0x238>)
 800db34:	e7e9      	b.n	800db0a <_printf_i+0x172>
 800db36:	6823      	ldr	r3, [r4, #0]
 800db38:	f023 0320 	bic.w	r3, r3, #32
 800db3c:	6023      	str	r3, [r4, #0]
 800db3e:	e7f6      	b.n	800db2e <_printf_i+0x196>
 800db40:	4616      	mov	r6, r2
 800db42:	e7bd      	b.n	800dac0 <_printf_i+0x128>
 800db44:	6833      	ldr	r3, [r6, #0]
 800db46:	6825      	ldr	r5, [r4, #0]
 800db48:	1d18      	adds	r0, r3, #4
 800db4a:	6961      	ldr	r1, [r4, #20]
 800db4c:	6030      	str	r0, [r6, #0]
 800db4e:	062e      	lsls	r6, r5, #24
 800db50:	681b      	ldr	r3, [r3, #0]
 800db52:	d501      	bpl.n	800db58 <_printf_i+0x1c0>
 800db54:	6019      	str	r1, [r3, #0]
 800db56:	e002      	b.n	800db5e <_printf_i+0x1c6>
 800db58:	0668      	lsls	r0, r5, #25
 800db5a:	d5fb      	bpl.n	800db54 <_printf_i+0x1bc>
 800db5c:	8019      	strh	r1, [r3, #0]
 800db5e:	2300      	movs	r3, #0
 800db60:	4616      	mov	r6, r2
 800db62:	6123      	str	r3, [r4, #16]
 800db64:	e7bc      	b.n	800dae0 <_printf_i+0x148>
 800db66:	6833      	ldr	r3, [r6, #0]
 800db68:	2100      	movs	r1, #0
 800db6a:	1d1a      	adds	r2, r3, #4
 800db6c:	6032      	str	r2, [r6, #0]
 800db6e:	681e      	ldr	r6, [r3, #0]
 800db70:	6862      	ldr	r2, [r4, #4]
 800db72:	4630      	mov	r0, r6
 800db74:	f000 f970 	bl	800de58 <memchr>
 800db78:	b108      	cbz	r0, 800db7e <_printf_i+0x1e6>
 800db7a:	1b80      	subs	r0, r0, r6
 800db7c:	6060      	str	r0, [r4, #4]
 800db7e:	6863      	ldr	r3, [r4, #4]
 800db80:	6123      	str	r3, [r4, #16]
 800db82:	2300      	movs	r3, #0
 800db84:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800db88:	e7aa      	b.n	800dae0 <_printf_i+0x148>
 800db8a:	6923      	ldr	r3, [r4, #16]
 800db8c:	4632      	mov	r2, r6
 800db8e:	4649      	mov	r1, r9
 800db90:	4640      	mov	r0, r8
 800db92:	47d0      	blx	sl
 800db94:	3001      	adds	r0, #1
 800db96:	d0ad      	beq.n	800daf4 <_printf_i+0x15c>
 800db98:	6823      	ldr	r3, [r4, #0]
 800db9a:	079b      	lsls	r3, r3, #30
 800db9c:	d413      	bmi.n	800dbc6 <_printf_i+0x22e>
 800db9e:	68e0      	ldr	r0, [r4, #12]
 800dba0:	9b03      	ldr	r3, [sp, #12]
 800dba2:	4298      	cmp	r0, r3
 800dba4:	bfb8      	it	lt
 800dba6:	4618      	movlt	r0, r3
 800dba8:	e7a6      	b.n	800daf8 <_printf_i+0x160>
 800dbaa:	2301      	movs	r3, #1
 800dbac:	4632      	mov	r2, r6
 800dbae:	4649      	mov	r1, r9
 800dbb0:	4640      	mov	r0, r8
 800dbb2:	47d0      	blx	sl
 800dbb4:	3001      	adds	r0, #1
 800dbb6:	d09d      	beq.n	800daf4 <_printf_i+0x15c>
 800dbb8:	3501      	adds	r5, #1
 800dbba:	68e3      	ldr	r3, [r4, #12]
 800dbbc:	9903      	ldr	r1, [sp, #12]
 800dbbe:	1a5b      	subs	r3, r3, r1
 800dbc0:	42ab      	cmp	r3, r5
 800dbc2:	dcf2      	bgt.n	800dbaa <_printf_i+0x212>
 800dbc4:	e7eb      	b.n	800db9e <_printf_i+0x206>
 800dbc6:	2500      	movs	r5, #0
 800dbc8:	f104 0619 	add.w	r6, r4, #25
 800dbcc:	e7f5      	b.n	800dbba <_printf_i+0x222>
 800dbce:	bf00      	nop
 800dbd0:	0800e0d5 	.word	0x0800e0d5
 800dbd4:	0800e0e6 	.word	0x0800e0e6

0800dbd8 <__sflush_r>:
 800dbd8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800dbdc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dbe0:	0716      	lsls	r6, r2, #28
 800dbe2:	4605      	mov	r5, r0
 800dbe4:	460c      	mov	r4, r1
 800dbe6:	d454      	bmi.n	800dc92 <__sflush_r+0xba>
 800dbe8:	684b      	ldr	r3, [r1, #4]
 800dbea:	2b00      	cmp	r3, #0
 800dbec:	dc02      	bgt.n	800dbf4 <__sflush_r+0x1c>
 800dbee:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800dbf0:	2b00      	cmp	r3, #0
 800dbf2:	dd48      	ble.n	800dc86 <__sflush_r+0xae>
 800dbf4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800dbf6:	2e00      	cmp	r6, #0
 800dbf8:	d045      	beq.n	800dc86 <__sflush_r+0xae>
 800dbfa:	2300      	movs	r3, #0
 800dbfc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800dc00:	682f      	ldr	r7, [r5, #0]
 800dc02:	6a21      	ldr	r1, [r4, #32]
 800dc04:	602b      	str	r3, [r5, #0]
 800dc06:	d030      	beq.n	800dc6a <__sflush_r+0x92>
 800dc08:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800dc0a:	89a3      	ldrh	r3, [r4, #12]
 800dc0c:	0759      	lsls	r1, r3, #29
 800dc0e:	d505      	bpl.n	800dc1c <__sflush_r+0x44>
 800dc10:	6863      	ldr	r3, [r4, #4]
 800dc12:	1ad2      	subs	r2, r2, r3
 800dc14:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800dc16:	b10b      	cbz	r3, 800dc1c <__sflush_r+0x44>
 800dc18:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800dc1a:	1ad2      	subs	r2, r2, r3
 800dc1c:	2300      	movs	r3, #0
 800dc1e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800dc20:	6a21      	ldr	r1, [r4, #32]
 800dc22:	4628      	mov	r0, r5
 800dc24:	47b0      	blx	r6
 800dc26:	1c43      	adds	r3, r0, #1
 800dc28:	89a3      	ldrh	r3, [r4, #12]
 800dc2a:	d106      	bne.n	800dc3a <__sflush_r+0x62>
 800dc2c:	6829      	ldr	r1, [r5, #0]
 800dc2e:	291d      	cmp	r1, #29
 800dc30:	d82b      	bhi.n	800dc8a <__sflush_r+0xb2>
 800dc32:	4a2a      	ldr	r2, [pc, #168]	@ (800dcdc <__sflush_r+0x104>)
 800dc34:	410a      	asrs	r2, r1
 800dc36:	07d6      	lsls	r6, r2, #31
 800dc38:	d427      	bmi.n	800dc8a <__sflush_r+0xb2>
 800dc3a:	2200      	movs	r2, #0
 800dc3c:	04d9      	lsls	r1, r3, #19
 800dc3e:	6062      	str	r2, [r4, #4]
 800dc40:	6922      	ldr	r2, [r4, #16]
 800dc42:	6022      	str	r2, [r4, #0]
 800dc44:	d504      	bpl.n	800dc50 <__sflush_r+0x78>
 800dc46:	1c42      	adds	r2, r0, #1
 800dc48:	d101      	bne.n	800dc4e <__sflush_r+0x76>
 800dc4a:	682b      	ldr	r3, [r5, #0]
 800dc4c:	b903      	cbnz	r3, 800dc50 <__sflush_r+0x78>
 800dc4e:	6560      	str	r0, [r4, #84]	@ 0x54
 800dc50:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800dc52:	602f      	str	r7, [r5, #0]
 800dc54:	b1b9      	cbz	r1, 800dc86 <__sflush_r+0xae>
 800dc56:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800dc5a:	4299      	cmp	r1, r3
 800dc5c:	d002      	beq.n	800dc64 <__sflush_r+0x8c>
 800dc5e:	4628      	mov	r0, r5
 800dc60:	f7ff fbee 	bl	800d440 <_free_r>
 800dc64:	2300      	movs	r3, #0
 800dc66:	6363      	str	r3, [r4, #52]	@ 0x34
 800dc68:	e00d      	b.n	800dc86 <__sflush_r+0xae>
 800dc6a:	2301      	movs	r3, #1
 800dc6c:	4628      	mov	r0, r5
 800dc6e:	47b0      	blx	r6
 800dc70:	4602      	mov	r2, r0
 800dc72:	1c50      	adds	r0, r2, #1
 800dc74:	d1c9      	bne.n	800dc0a <__sflush_r+0x32>
 800dc76:	682b      	ldr	r3, [r5, #0]
 800dc78:	2b00      	cmp	r3, #0
 800dc7a:	d0c6      	beq.n	800dc0a <__sflush_r+0x32>
 800dc7c:	2b1d      	cmp	r3, #29
 800dc7e:	d001      	beq.n	800dc84 <__sflush_r+0xac>
 800dc80:	2b16      	cmp	r3, #22
 800dc82:	d11d      	bne.n	800dcc0 <__sflush_r+0xe8>
 800dc84:	602f      	str	r7, [r5, #0]
 800dc86:	2000      	movs	r0, #0
 800dc88:	e021      	b.n	800dcce <__sflush_r+0xf6>
 800dc8a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800dc8e:	b21b      	sxth	r3, r3
 800dc90:	e01a      	b.n	800dcc8 <__sflush_r+0xf0>
 800dc92:	690f      	ldr	r7, [r1, #16]
 800dc94:	2f00      	cmp	r7, #0
 800dc96:	d0f6      	beq.n	800dc86 <__sflush_r+0xae>
 800dc98:	0793      	lsls	r3, r2, #30
 800dc9a:	680e      	ldr	r6, [r1, #0]
 800dc9c:	600f      	str	r7, [r1, #0]
 800dc9e:	bf0c      	ite	eq
 800dca0:	694b      	ldreq	r3, [r1, #20]
 800dca2:	2300      	movne	r3, #0
 800dca4:	eba6 0807 	sub.w	r8, r6, r7
 800dca8:	608b      	str	r3, [r1, #8]
 800dcaa:	f1b8 0f00 	cmp.w	r8, #0
 800dcae:	ddea      	ble.n	800dc86 <__sflush_r+0xae>
 800dcb0:	4643      	mov	r3, r8
 800dcb2:	463a      	mov	r2, r7
 800dcb4:	6a21      	ldr	r1, [r4, #32]
 800dcb6:	4628      	mov	r0, r5
 800dcb8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800dcba:	47b0      	blx	r6
 800dcbc:	2800      	cmp	r0, #0
 800dcbe:	dc08      	bgt.n	800dcd2 <__sflush_r+0xfa>
 800dcc0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dcc4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800dcc8:	f04f 30ff 	mov.w	r0, #4294967295
 800dccc:	81a3      	strh	r3, [r4, #12]
 800dcce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dcd2:	4407      	add	r7, r0
 800dcd4:	eba8 0800 	sub.w	r8, r8, r0
 800dcd8:	e7e7      	b.n	800dcaa <__sflush_r+0xd2>
 800dcda:	bf00      	nop
 800dcdc:	dfbffffe 	.word	0xdfbffffe

0800dce0 <_fflush_r>:
 800dce0:	b538      	push	{r3, r4, r5, lr}
 800dce2:	690b      	ldr	r3, [r1, #16]
 800dce4:	4605      	mov	r5, r0
 800dce6:	460c      	mov	r4, r1
 800dce8:	b913      	cbnz	r3, 800dcf0 <_fflush_r+0x10>
 800dcea:	2500      	movs	r5, #0
 800dcec:	4628      	mov	r0, r5
 800dcee:	bd38      	pop	{r3, r4, r5, pc}
 800dcf0:	b118      	cbz	r0, 800dcfa <_fflush_r+0x1a>
 800dcf2:	6a03      	ldr	r3, [r0, #32]
 800dcf4:	b90b      	cbnz	r3, 800dcfa <_fflush_r+0x1a>
 800dcf6:	f7ff f9a9 	bl	800d04c <__sinit>
 800dcfa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dcfe:	2b00      	cmp	r3, #0
 800dd00:	d0f3      	beq.n	800dcea <_fflush_r+0xa>
 800dd02:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800dd04:	07d0      	lsls	r0, r2, #31
 800dd06:	d404      	bmi.n	800dd12 <_fflush_r+0x32>
 800dd08:	0599      	lsls	r1, r3, #22
 800dd0a:	d402      	bmi.n	800dd12 <_fflush_r+0x32>
 800dd0c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800dd0e:	f7ff fb94 	bl	800d43a <__retarget_lock_acquire_recursive>
 800dd12:	4628      	mov	r0, r5
 800dd14:	4621      	mov	r1, r4
 800dd16:	f7ff ff5f 	bl	800dbd8 <__sflush_r>
 800dd1a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800dd1c:	4605      	mov	r5, r0
 800dd1e:	07da      	lsls	r2, r3, #31
 800dd20:	d4e4      	bmi.n	800dcec <_fflush_r+0xc>
 800dd22:	89a3      	ldrh	r3, [r4, #12]
 800dd24:	059b      	lsls	r3, r3, #22
 800dd26:	d4e1      	bmi.n	800dcec <_fflush_r+0xc>
 800dd28:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800dd2a:	f7ff fb87 	bl	800d43c <__retarget_lock_release_recursive>
 800dd2e:	e7dd      	b.n	800dcec <_fflush_r+0xc>

0800dd30 <__swhatbuf_r>:
 800dd30:	b570      	push	{r4, r5, r6, lr}
 800dd32:	460c      	mov	r4, r1
 800dd34:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dd38:	b096      	sub	sp, #88	@ 0x58
 800dd3a:	4615      	mov	r5, r2
 800dd3c:	2900      	cmp	r1, #0
 800dd3e:	461e      	mov	r6, r3
 800dd40:	da0c      	bge.n	800dd5c <__swhatbuf_r+0x2c>
 800dd42:	89a3      	ldrh	r3, [r4, #12]
 800dd44:	2100      	movs	r1, #0
 800dd46:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800dd4a:	bf14      	ite	ne
 800dd4c:	2340      	movne	r3, #64	@ 0x40
 800dd4e:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800dd52:	2000      	movs	r0, #0
 800dd54:	6031      	str	r1, [r6, #0]
 800dd56:	602b      	str	r3, [r5, #0]
 800dd58:	b016      	add	sp, #88	@ 0x58
 800dd5a:	bd70      	pop	{r4, r5, r6, pc}
 800dd5c:	466a      	mov	r2, sp
 800dd5e:	f000 f849 	bl	800ddf4 <_fstat_r>
 800dd62:	2800      	cmp	r0, #0
 800dd64:	dbed      	blt.n	800dd42 <__swhatbuf_r+0x12>
 800dd66:	9901      	ldr	r1, [sp, #4]
 800dd68:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800dd6c:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800dd70:	4259      	negs	r1, r3
 800dd72:	4159      	adcs	r1, r3
 800dd74:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800dd78:	e7eb      	b.n	800dd52 <__swhatbuf_r+0x22>

0800dd7a <__smakebuf_r>:
 800dd7a:	898b      	ldrh	r3, [r1, #12]
 800dd7c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800dd7e:	079d      	lsls	r5, r3, #30
 800dd80:	4606      	mov	r6, r0
 800dd82:	460c      	mov	r4, r1
 800dd84:	d507      	bpl.n	800dd96 <__smakebuf_r+0x1c>
 800dd86:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800dd8a:	6023      	str	r3, [r4, #0]
 800dd8c:	6123      	str	r3, [r4, #16]
 800dd8e:	2301      	movs	r3, #1
 800dd90:	6163      	str	r3, [r4, #20]
 800dd92:	b003      	add	sp, #12
 800dd94:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dd96:	ab01      	add	r3, sp, #4
 800dd98:	466a      	mov	r2, sp
 800dd9a:	f7ff ffc9 	bl	800dd30 <__swhatbuf_r>
 800dd9e:	9f00      	ldr	r7, [sp, #0]
 800dda0:	4605      	mov	r5, r0
 800dda2:	4630      	mov	r0, r6
 800dda4:	4639      	mov	r1, r7
 800dda6:	f7ff fbb7 	bl	800d518 <_malloc_r>
 800ddaa:	b948      	cbnz	r0, 800ddc0 <__smakebuf_r+0x46>
 800ddac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ddb0:	059a      	lsls	r2, r3, #22
 800ddb2:	d4ee      	bmi.n	800dd92 <__smakebuf_r+0x18>
 800ddb4:	f023 0303 	bic.w	r3, r3, #3
 800ddb8:	f043 0302 	orr.w	r3, r3, #2
 800ddbc:	81a3      	strh	r3, [r4, #12]
 800ddbe:	e7e2      	b.n	800dd86 <__smakebuf_r+0xc>
 800ddc0:	89a3      	ldrh	r3, [r4, #12]
 800ddc2:	6020      	str	r0, [r4, #0]
 800ddc4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ddc8:	81a3      	strh	r3, [r4, #12]
 800ddca:	9b01      	ldr	r3, [sp, #4]
 800ddcc:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800ddd0:	b15b      	cbz	r3, 800ddea <__smakebuf_r+0x70>
 800ddd2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ddd6:	4630      	mov	r0, r6
 800ddd8:	f000 f81e 	bl	800de18 <_isatty_r>
 800dddc:	b128      	cbz	r0, 800ddea <__smakebuf_r+0x70>
 800ddde:	89a3      	ldrh	r3, [r4, #12]
 800dde0:	f023 0303 	bic.w	r3, r3, #3
 800dde4:	f043 0301 	orr.w	r3, r3, #1
 800dde8:	81a3      	strh	r3, [r4, #12]
 800ddea:	89a3      	ldrh	r3, [r4, #12]
 800ddec:	431d      	orrs	r5, r3
 800ddee:	81a5      	strh	r5, [r4, #12]
 800ddf0:	e7cf      	b.n	800dd92 <__smakebuf_r+0x18>
	...

0800ddf4 <_fstat_r>:
 800ddf4:	b538      	push	{r3, r4, r5, lr}
 800ddf6:	2300      	movs	r3, #0
 800ddf8:	4d06      	ldr	r5, [pc, #24]	@ (800de14 <_fstat_r+0x20>)
 800ddfa:	4604      	mov	r4, r0
 800ddfc:	4608      	mov	r0, r1
 800ddfe:	4611      	mov	r1, r2
 800de00:	602b      	str	r3, [r5, #0]
 800de02:	f7f4 faae 	bl	8002362 <_fstat>
 800de06:	1c43      	adds	r3, r0, #1
 800de08:	d102      	bne.n	800de10 <_fstat_r+0x1c>
 800de0a:	682b      	ldr	r3, [r5, #0]
 800de0c:	b103      	cbz	r3, 800de10 <_fstat_r+0x1c>
 800de0e:	6023      	str	r3, [r4, #0]
 800de10:	bd38      	pop	{r3, r4, r5, pc}
 800de12:	bf00      	nop
 800de14:	200006e0 	.word	0x200006e0

0800de18 <_isatty_r>:
 800de18:	b538      	push	{r3, r4, r5, lr}
 800de1a:	2300      	movs	r3, #0
 800de1c:	4d05      	ldr	r5, [pc, #20]	@ (800de34 <_isatty_r+0x1c>)
 800de1e:	4604      	mov	r4, r0
 800de20:	4608      	mov	r0, r1
 800de22:	602b      	str	r3, [r5, #0]
 800de24:	f7f4 faad 	bl	8002382 <_isatty>
 800de28:	1c43      	adds	r3, r0, #1
 800de2a:	d102      	bne.n	800de32 <_isatty_r+0x1a>
 800de2c:	682b      	ldr	r3, [r5, #0]
 800de2e:	b103      	cbz	r3, 800de32 <_isatty_r+0x1a>
 800de30:	6023      	str	r3, [r4, #0]
 800de32:	bd38      	pop	{r3, r4, r5, pc}
 800de34:	200006e0 	.word	0x200006e0

0800de38 <_sbrk_r>:
 800de38:	b538      	push	{r3, r4, r5, lr}
 800de3a:	2300      	movs	r3, #0
 800de3c:	4d05      	ldr	r5, [pc, #20]	@ (800de54 <_sbrk_r+0x1c>)
 800de3e:	4604      	mov	r4, r0
 800de40:	4608      	mov	r0, r1
 800de42:	602b      	str	r3, [r5, #0]
 800de44:	f7f4 fab6 	bl	80023b4 <_sbrk>
 800de48:	1c43      	adds	r3, r0, #1
 800de4a:	d102      	bne.n	800de52 <_sbrk_r+0x1a>
 800de4c:	682b      	ldr	r3, [r5, #0]
 800de4e:	b103      	cbz	r3, 800de52 <_sbrk_r+0x1a>
 800de50:	6023      	str	r3, [r4, #0]
 800de52:	bd38      	pop	{r3, r4, r5, pc}
 800de54:	200006e0 	.word	0x200006e0

0800de58 <memchr>:
 800de58:	b2c9      	uxtb	r1, r1
 800de5a:	4603      	mov	r3, r0
 800de5c:	4402      	add	r2, r0
 800de5e:	b510      	push	{r4, lr}
 800de60:	4293      	cmp	r3, r2
 800de62:	4618      	mov	r0, r3
 800de64:	d101      	bne.n	800de6a <memchr+0x12>
 800de66:	2000      	movs	r0, #0
 800de68:	e003      	b.n	800de72 <memchr+0x1a>
 800de6a:	7804      	ldrb	r4, [r0, #0]
 800de6c:	3301      	adds	r3, #1
 800de6e:	428c      	cmp	r4, r1
 800de70:	d1f6      	bne.n	800de60 <memchr+0x8>
 800de72:	bd10      	pop	{r4, pc}

0800de74 <_init>:
 800de74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800de76:	bf00      	nop
 800de78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800de7a:	bc08      	pop	{r3}
 800de7c:	469e      	mov	lr, r3
 800de7e:	4770      	bx	lr

0800de80 <_fini>:
 800de80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800de82:	bf00      	nop
 800de84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800de86:	bc08      	pop	{r3}
 800de88:	469e      	mov	lr, r3
 800de8a:	4770      	bx	lr
