#***************************************************************************

#sjplacer

#Version:            1.1

#Build Date:         May  8 2015 09:27:37

#File Generated:     May 19 2016 13:27:13

#Purpose:            

#Copyright (C) 2010-2011 by Softjin Technologies Pvt Ltd. All rights reserved.

#***************************************************************************

Executing : D:\PSoC\PSoC Creator\3.2\PSoC Creator\bin/sjplacer.exe --proj-name Design01 --netlist-vh2 Design01_p.vh2 --arch-file D:\PSoC\PSoC Creator\3.2\PSoC Creator\dev/arch/p4_udb2x2a.ark --rrg-file D:\PSoC\PSoC Creator\3.2\PSoC Creator\dev/psoc4/psoc4a/route_arch-rrg.cydata --irq-file D:\PSoC\PSoC Creator\3.2\PSoC Creator\dev/psoc4/psoc4a/irqconn.cydata --dsi-conn-file D:\PSoC\PSoC Creator\3.2\PSoC Creator\dev/psoc4/psoc4a/dsiconn.cydata --pins-file pins_48-TQFP.xml --lib-file Design01_p.lib --sdc-file Design01.sdc --io-pcf Design01.pci --outdir .

		Softjin Techologies Placer, Version 1.1

Build Date : May  8 2015	08:51:53

D2004: Option and Settings Summary
=============================================================
Netlist vh2 file          - Design01_p.vh2
Architecture file         - D:\PSoC\PSoC Creator\3.2\PSoC Creator\dev/arch/p4_udb2x2a.ark
Package                   - 
Defparam file             - 
SDC file                  - Design01.sdc
Output directory          - .
Timing library            - Design01_p.lib
IO Placement file         - Design01.pci

D2050: Starting reading inputs for placer
=============================================================
D2065: Reading netlist file : "Design01_p.vh2"
D2065: Reading arch file : "D:\PSoC\PSoC Creator\3.2\PSoC Creator\dev/arch/p4_udb2x2a.ark"
D2051: Reading of inputs for placer completed successfully

D2053: Starting placement of the design
=============================================================

Phase 2
Phase 3
I2659: No Constrained paths were found. The placer will run in non-timing driven mode.

Design Statistics after Packing
    Number of Combinational MCs 	:	0
    Number of Sequential MCs    	:	0
    Number of DPs               	:	0
    Number of Controls          	:	0
    Number of Status            	:	0
    Number of SyncCells         	:	0
    Number of count7cells       	:	0

Device Utilization Summary after Packing
    Macrocells                  :	0/32
    UDBS                        :	0/4
    IOs                         :	0/36


D2088: Phase 3, elapsed time : 0.0 (sec)

Phase 4
D2088: Phase 4, elapsed time : 0.0 (sec)

Phase 8
D2088: Phase 8, elapsed time : 0.0 (sec)

D2054: Placement of the design completed successfully

I2076: Total run-time: 0.3 sec.

