
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.58+94 (git sha1 4011d7265, clang++ 18.1.8 -fPIC -O3)

-- Executing script file `/workspaces/vsd-tcl/vsdsynth/outdir_openMSP430/openMSP430.ys' --

1. Executing Liberty frontend: /workspaces/vsd-tcl/vsdsynth/osu018_stdcells.lib
Imported 32 cell types from liberty file.

2. Executing Verilog-2005 frontend: /workspaces/vsd-tcl/vsdsynth/verilog/omsp_execution_unit.v
Parsing Verilog input from `/workspaces/vsd-tcl/vsdsynth/verilog/omsp_execution_unit.v' to AST representation.
verilog frontend filename /workspaces/vsd-tcl/vsdsynth/verilog/omsp_execution_unit.v
Generating RTLIL representation for module `\omsp_execution_unit'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /workspaces/vsd-tcl/vsdsynth/verilog/omsp_mem_backbone.v
Parsing Verilog input from `/workspaces/vsd-tcl/vsdsynth/verilog/omsp_mem_backbone.v' to AST representation.
verilog frontend filename /workspaces/vsd-tcl/vsdsynth/verilog/omsp_mem_backbone.v
Generating RTLIL representation for module `\omsp_mem_backbone'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: /workspaces/vsd-tcl/vsdsynth/verilog/openMSP430_undefines.v
Parsing Verilog input from `/workspaces/vsd-tcl/vsdsynth/verilog/openMSP430_undefines.v' to AST representation.
verilog frontend filename /workspaces/vsd-tcl/vsdsynth/verilog/openMSP430_undefines.v
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: /workspaces/vsd-tcl/vsdsynth/verilog/omsp_sfr.v
Parsing Verilog input from `/workspaces/vsd-tcl/vsdsynth/verilog/omsp_sfr.v' to AST representation.
verilog frontend filename /workspaces/vsd-tcl/vsdsynth/verilog/omsp_sfr.v
Generating RTLIL representation for module `\omsp_sfr'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: /workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v
Parsing Verilog input from `/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v' to AST representation.
verilog frontend filename /workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v
Generating RTLIL representation for module `\omsp_dbg_i2c'.
Note: Assuming pure combinatorial block at /workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:239.1-270.10 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:357.1-391.10 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: /workspaces/vsd-tcl/vsdsynth/verilog/omsp_clock_module.v
Parsing Verilog input from `/workspaces/vsd-tcl/vsdsynth/verilog/omsp_clock_module.v' to AST representation.
verilog frontend filename /workspaces/vsd-tcl/vsdsynth/verilog/omsp_clock_module.v
Generating RTLIL representation for module `\omsp_clock_module'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: /workspaces/vsd-tcl/vsdsynth/verilog/omsp_scan_mux.v
Parsing Verilog input from `/workspaces/vsd-tcl/vsdsynth/verilog/omsp_scan_mux.v' to AST representation.
verilog frontend filename /workspaces/vsd-tcl/vsdsynth/verilog/omsp_scan_mux.v
Generating RTLIL representation for module `\omsp_scan_mux'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: /workspaces/vsd-tcl/vsdsynth/verilog/omsp_watchdog.v
Parsing Verilog input from `/workspaces/vsd-tcl/vsdsynth/verilog/omsp_watchdog.v' to AST representation.
verilog frontend filename /workspaces/vsd-tcl/vsdsynth/verilog/omsp_watchdog.v
Generating RTLIL representation for module `\omsp_watchdog'.
Note: Assuming pure combinatorial block at /workspaces/vsd-tcl/vsdsynth/verilog/omsp_watchdog.v:512.1-518.12 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: /workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_hwbrk.v
Parsing Verilog input from `/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_hwbrk.v' to AST representation.
verilog frontend filename /workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_hwbrk.v
Generating RTLIL representation for module `\omsp_dbg_hwbrk'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: /workspaces/vsd-tcl/vsdsynth/verilog/omsp_sync_cell.v
Parsing Verilog input from `/workspaces/vsd-tcl/vsdsynth/verilog/omsp_sync_cell.v' to AST representation.
verilog frontend filename /workspaces/vsd-tcl/vsdsynth/verilog/omsp_sync_cell.v
Generating RTLIL representation for module `\omsp_sync_cell'.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: /workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_uart.v
Parsing Verilog input from `/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_uart.v' to AST representation.
verilog frontend filename /workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_uart.v
Generating RTLIL representation for module `\omsp_dbg_uart'.
Note: Assuming pure combinatorial block at /workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_uart.v:160.1-181.10 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: /workspaces/vsd-tcl/vsdsynth/verilog/openMSP430_defines.v
Parsing Verilog input from `/workspaces/vsd-tcl/vsdsynth/verilog/openMSP430_defines.v' to AST representation.
verilog frontend filename /workspaces/vsd-tcl/vsdsynth/verilog/openMSP430_defines.v
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: /workspaces/vsd-tcl/vsdsynth/verilog/omsp_clock_gate.v
Parsing Verilog input from `/workspaces/vsd-tcl/vsdsynth/verilog/omsp_clock_gate.v' to AST representation.
verilog frontend filename /workspaces/vsd-tcl/vsdsynth/verilog/omsp_clock_gate.v
Generating RTLIL representation for module `\omsp_clock_gate'.
Note: Assuming pure combinatorial block at /workspaces/vsd-tcl/vsdsynth/verilog/omsp_clock_gate.v:76.1-78.31 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

15. Executing Verilog-2005 frontend: /workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v
Parsing Verilog input from `/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v' to AST representation.
verilog frontend filename /workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v
Generating RTLIL representation for module `\omsp_dbg'.
Note: Assuming pure combinatorial block at /workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:240.1-278.10 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:746.1-756.10 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

16. Executing Verilog-2005 frontend: /workspaces/vsd-tcl/vsdsynth/verilog/omsp_clock_mux.v
Parsing Verilog input from `/workspaces/vsd-tcl/vsdsynth/verilog/omsp_clock_mux.v' to AST representation.
verilog frontend filename /workspaces/vsd-tcl/vsdsynth/verilog/omsp_clock_mux.v
Generating RTLIL representation for module `\omsp_clock_mux'.
Successfully finished Verilog frontend.

17. Executing Verilog-2005 frontend: /workspaces/vsd-tcl/vsdsynth/verilog/omsp_multiplier.v
Parsing Verilog input from `/workspaces/vsd-tcl/vsdsynth/verilog/omsp_multiplier.v' to AST representation.
verilog frontend filename /workspaces/vsd-tcl/vsdsynth/verilog/omsp_multiplier.v
Generating RTLIL representation for module `\omsp_multiplier'.
Successfully finished Verilog frontend.

18. Executing Verilog-2005 frontend: /workspaces/vsd-tcl/vsdsynth/verilog/omsp_and_gate.v
Parsing Verilog input from `/workspaces/vsd-tcl/vsdsynth/verilog/omsp_and_gate.v' to AST representation.
verilog frontend filename /workspaces/vsd-tcl/vsdsynth/verilog/omsp_and_gate.v
Generating RTLIL representation for module `\omsp_and_gate'.
Successfully finished Verilog frontend.

19. Executing Verilog-2005 frontend: /workspaces/vsd-tcl/vsdsynth/verilog/openMSP430.v
Parsing Verilog input from `/workspaces/vsd-tcl/vsdsynth/verilog/openMSP430.v' to AST representation.
verilog frontend filename /workspaces/vsd-tcl/vsdsynth/verilog/openMSP430.v
Generating RTLIL representation for module `\openMSP430'.
Successfully finished Verilog frontend.

20. Executing Verilog-2005 frontend: /workspaces/vsd-tcl/vsdsynth/verilog/omsp_sync_reset.v
Parsing Verilog input from `/workspaces/vsd-tcl/vsdsynth/verilog/omsp_sync_reset.v' to AST representation.
verilog frontend filename /workspaces/vsd-tcl/vsdsynth/verilog/omsp_sync_reset.v
Generating RTLIL representation for module `\omsp_sync_reset'.
Successfully finished Verilog frontend.

21. Executing Verilog-2005 frontend: /workspaces/vsd-tcl/vsdsynth/verilog/omsp_wakeup_cell.v
Parsing Verilog input from `/workspaces/vsd-tcl/vsdsynth/verilog/omsp_wakeup_cell.v' to AST representation.
verilog frontend filename /workspaces/vsd-tcl/vsdsynth/verilog/omsp_wakeup_cell.v
Generating RTLIL representation for module `\omsp_wakeup_cell'.
Successfully finished Verilog frontend.

22. Executing Verilog-2005 frontend: /workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v
Parsing Verilog input from `/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v' to AST representation.
verilog frontend filename /workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v
Generating RTLIL representation for module `\omsp_alu'.
Successfully finished Verilog frontend.

23. Executing Verilog-2005 frontend: /workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v
Parsing Verilog input from `/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v' to AST representation.
verilog frontend filename /workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v
Generating RTLIL representation for module `\omsp_frontend'.
Note: Assuming pure combinatorial block at /workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:254.1-273.12 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:691.1-723.6 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:742.1-751.6 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:768.1-787.6 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:879.1-910.12 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

24. Executing Verilog-2005 frontend: /workspaces/vsd-tcl/vsdsynth/verilog/omsp_register_file.v
Parsing Verilog input from `/workspaces/vsd-tcl/vsdsynth/verilog/omsp_register_file.v' to AST representation.
verilog frontend filename /workspaces/vsd-tcl/vsdsynth/verilog/omsp_register_file.v
Generating RTLIL representation for module `\omsp_register_file'.
Successfully finished Verilog frontend.

25. Executing HIERARCHY pass (managing design hierarchy).

25.1. Analyzing design hierarchy..
Top module:  \openMSP430
Used module:     \omsp_dbg
Used module:         \omsp_dbg_i2c
Used module:             \omsp_sync_cell
Used module:     \omsp_multiplier
Used module:     \omsp_watchdog
Used module:     \omsp_sfr
Used module:     \omsp_mem_backbone
Used module:     \omsp_execution_unit
Used module:         \omsp_alu
Used module:         \omsp_register_file
Used module:     \omsp_frontend
Used module:     \omsp_clock_module
Used module:         \omsp_sync_reset

25.2. Analyzing design hierarchy..
Top module:  \openMSP430
Used module:     \omsp_dbg
Used module:         \omsp_dbg_i2c
Used module:             \omsp_sync_cell
Used module:     \omsp_multiplier
Used module:     \omsp_watchdog
Used module:     \omsp_sfr
Used module:     \omsp_mem_backbone
Used module:     \omsp_execution_unit
Used module:         \omsp_alu
Used module:         \omsp_register_file
Used module:     \omsp_frontend
Used module:     \omsp_clock_module
Used module:         \omsp_sync_reset
Removing unused module `\omsp_wakeup_cell'.
Removing unused module `\omsp_and_gate'.
Removing unused module `\omsp_clock_mux'.
Removing unused module `\omsp_clock_gate'.
Removing unused module `\omsp_dbg_uart'.
Removing unused module `\omsp_dbg_hwbrk'.
Removing unused module `\omsp_scan_mux'.
Removed 7 unused modules.

26. Executing SYNTH pass.

26.1. Executing HIERARCHY pass (managing design hierarchy).

26.1.1. Analyzing design hierarchy..
Top module:  \openMSP430
Used module:     \omsp_dbg
Used module:         \omsp_dbg_i2c
Used module:             \omsp_sync_cell
Used module:     \omsp_multiplier
Used module:     \omsp_watchdog
Used module:     \omsp_sfr
Used module:     \omsp_mem_backbone
Used module:     \omsp_execution_unit
Used module:         \omsp_alu
Used module:         \omsp_register_file
Used module:     \omsp_frontend
Used module:     \omsp_clock_module
Used module:         \omsp_sync_reset

26.1.2. Analyzing design hierarchy..
Top module:  \openMSP430
Used module:     \omsp_dbg
Used module:         \omsp_dbg_i2c
Used module:             \omsp_sync_cell
Used module:     \omsp_multiplier
Used module:     \omsp_watchdog
Used module:     \omsp_sfr
Used module:     \omsp_mem_backbone
Used module:     \omsp_execution_unit
Used module:         \omsp_alu
Used module:         \omsp_register_file
Used module:     \omsp_frontend
Used module:     \omsp_clock_module
Used module:         \omsp_sync_reset
Removed 0 unused modules.

26.2. Executing PROC pass (convert processes to netlists).

26.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

26.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_multiplier.v:381$1055 in module omsp_multiplier.
Marked 1 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_multiplier.v:323$1051 in module omsp_multiplier.
Marked 1 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_multiplier.v:312$1049 in module omsp_multiplier.
Marked 2 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_multiplier.v:272$1035 in module omsp_multiplier.
Marked 3 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_multiplier.v:253$1033 in module omsp_multiplier.
Marked 3 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_multiplier.v:224$1031 in module omsp_multiplier.
Marked 1 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_multiplier.v:197$1030 in module omsp_multiplier.
Marked 1 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_multiplier.v:172$1029 in module omsp_multiplier.
Marked 1 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:188$1211 in module omsp_alu.
Marked 1 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:187$1199 in module omsp_alu.
Marked 1 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:186$1187 in module omsp_alu.
Marked 1 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:185$1175 in module omsp_alu.
Marked 1 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:788$971 in module omsp_dbg.
Marked 1 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:759$944 in module omsp_dbg.
Removed 1 dead cases from process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:746$939 in module omsp_dbg.
Marked 1 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:746$939 in module omsp_dbg.
Marked 1 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:726$931 in module omsp_dbg.
Marked 2 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:715$927 in module omsp_dbg.
Marked 2 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:696$917 in module omsp_dbg.
Marked 2 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:679$908 in module omsp_dbg.
Marked 2 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:646$897 in module omsp_dbg.
Marked 2 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:446$874 in module omsp_dbg.
Marked 2 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:433$867 in module omsp_dbg.
Marked 3 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:414$851 in module omsp_dbg.
Marked 1 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:396$846 in module omsp_dbg.
Marked 1 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:389$845 in module omsp_dbg.
Marked 2 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:354$841 in module omsp_dbg.
Marked 1 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:328$832 in module omsp_dbg.
Marked 1 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:240$829 in module omsp_dbg.
Marked 2 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_register_file.v:567$1871 in module omsp_register_file.
Marked 2 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_register_file.v:543$1868 in module omsp_register_file.
Marked 2 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_register_file.v:519$1865 in module omsp_register_file.
Marked 2 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_register_file.v:495$1862 in module omsp_register_file.
Marked 2 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_register_file.v:471$1859 in module omsp_register_file.
Marked 2 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_register_file.v:447$1856 in module omsp_register_file.
Marked 2 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_register_file.v:423$1853 in module omsp_register_file.
Marked 2 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_register_file.v:399$1850 in module omsp_register_file.
Marked 2 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_register_file.v:375$1847 in module omsp_register_file.
Marked 2 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_register_file.v:351$1844 in module omsp_register_file.
Marked 2 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_register_file.v:327$1841 in module omsp_register_file.
Marked 2 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_register_file.v:303$1838 in module omsp_register_file.
Marked 1 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_register_file.v:275$1835 in module omsp_register_file.
Marked 2 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_register_file.v:245$1829 in module omsp_register_file.
Marked 3 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_register_file.v:162$1810 in module omsp_register_file.
Marked 1 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_sync_reset.v:70$1071 in module omsp_sync_reset.
Marked 1 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_sync_cell.v:72$730 in module omsp_sync_cell.
Marked 1 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_watchdog.v:550$638 in module omsp_watchdog.
Marked 2 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_watchdog.v:534$635 in module omsp_watchdog.
Marked 1 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_watchdog.v:512$629 in module omsp_watchdog.
Marked 2 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_watchdog.v:502$628 in module omsp_watchdog.
Marked 1 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_watchdog.v:192$614 in module omsp_watchdog.
Marked 1 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:1000$1703 in module omsp_frontend.
Marked 1 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:913$1666 in module omsp_frontend.
Marked 1 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:879$1656 in module omsp_frontend.
Marked 2 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:860$1643 in module omsp_frontend.
Marked 2 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:854$1637 in module omsp_frontend.
Marked 2 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:848$1634 in module omsp_frontend.
Marked 2 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:842$1631 in module omsp_frontend.
Marked 1 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:812$1611 in module omsp_frontend.
Marked 1 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:805$1596 in module omsp_frontend.
Marked 1 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:790$1595 in module omsp_frontend.
Marked 6 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:768$1591 in module omsp_frontend.
Marked 6 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:742$1590 in module omsp_frontend.
Marked 1 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:727$1589 in module omsp_frontend.
Marked 8 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:691$1584 in module omsp_frontend.
Marked 1 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:654$1578 in module omsp_frontend.
Marked 1 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:636$1572 in module omsp_frontend.
Marked 1 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:621$1571 in module omsp_frontend.
Marked 1 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:588$1568 in module omsp_frontend.
Marked 1 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:565$1567 in module omsp_frontend.
Marked 1 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:540$1564 in module omsp_frontend.
Marked 2 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:501$1549 in module omsp_frontend.
Marked 3 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:474$1542 in module omsp_frontend.
Marked 1 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:432$1516 in module omsp_frontend.
Marked 1 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:426$1515 in module omsp_frontend.
Marked 65 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:334$1308 in module omsp_frontend.
Marked 1 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:302$1295 in module omsp_frontend.
Marked 1 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:287$1292 in module omsp_frontend.
Marked 1 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:276$1277 in module omsp_frontend.
Marked 1 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:254$1251 in module omsp_frontend.
Marked 1 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_clock_module.v:1243$593 in module omsp_clock_module.
Marked 1 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_clock_module.v:1142$587 in module omsp_clock_module.
Marked 1 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_clock_module.v:1138$585 in module omsp_clock_module.
Marked 1 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_clock_module.v:954$569 in module omsp_clock_module.
Marked 1 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_clock_module.v:950$565 in module omsp_clock_module.
Marked 1 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_clock_module.v:632$549 in module omsp_clock_module.
Marked 1 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_clock_module.v:287$539 in module omsp_clock_module.
Marked 1 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_clock_module.v:248$533 in module omsp_clock_module.
Marked 1 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:456$504 in module omsp_dbg_i2c.
Marked 1 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:447$497 in module omsp_dbg_i2c.
Marked 2 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:437$496 in module omsp_dbg_i2c.
Marked 1 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:432$495 in module omsp_dbg_i2c.
Marked 2 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:412$494 in module omsp_dbg_i2c.
Marked 1 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:394$487 in module omsp_dbg_i2c.
Marked 1 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:357$455 in module omsp_dbg_i2c.
Marked 1 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:331$447 in module omsp_dbg_i2c.
Marked 1 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:305$440 in module omsp_dbg_i2c.
Marked 1 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:273$401 in module omsp_dbg_i2c.
Marked 1 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:239$378 in module omsp_dbg_i2c.
Marked 2 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:207$372 in module omsp_dbg_i2c.
Marked 1 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:174$369 in module omsp_dbg_i2c.
Marked 1 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:163$363 in module omsp_dbg_i2c.
Marked 1 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:153$357 in module omsp_dbg_i2c.
Marked 1 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:131$346 in module omsp_dbg_i2c.
Marked 1 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:126$345 in module omsp_dbg_i2c.
Marked 1 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_sfr.v:182$326 in module omsp_sfr.
Marked 1 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_mem_backbone.v:375$299 in module omsp_mem_backbone.
Marked 1 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_mem_backbone.v:360$296 in module omsp_mem_backbone.
Marked 2 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_mem_backbone.v:346$294 in module omsp_mem_backbone.
Marked 1 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_mem_backbone.v:336$293 in module omsp_mem_backbone.
Marked 1 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_mem_backbone.v:318$285 in module omsp_mem_backbone.
Marked 1 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_mem_backbone.v:306$284 in module omsp_mem_backbone.
Marked 1 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_execution_unit.v:407$229 in module omsp_execution_unit.
Marked 2 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_execution_unit.v:392$227 in module omsp_execution_unit.
Marked 1 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_execution_unit.v:387$225 in module omsp_execution_unit.
Marked 1 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_execution_unit.v:378$221 in module omsp_execution_unit.
Marked 2 switch rules as full_case in process $proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_execution_unit.v:364$211 in module omsp_execution_unit.
Removed a total of 1 dead cases.

26.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 38 redundant assignments.
Promoted 69 assignments to connections.

26.2.4. Executing PROC_INIT pass (extract init attributes).

26.2.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \puc_rst in `\omsp_multiplier.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_multiplier.v:381$1055'.
Found async reset \puc_rst in `\omsp_multiplier.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_multiplier.v:323$1051'.
Found async reset \puc_rst in `\omsp_multiplier.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_multiplier.v:312$1049'.
Found async reset \puc_rst in `\omsp_multiplier.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_multiplier.v:272$1035'.
Found async reset \puc_rst in `\omsp_multiplier.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_multiplier.v:253$1033'.
Found async reset \puc_rst in `\omsp_multiplier.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_multiplier.v:224$1031'.
Found async reset \puc_rst in `\omsp_multiplier.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_multiplier.v:197$1030'.
Found async reset \puc_rst in `\omsp_multiplier.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_multiplier.v:172$1029'.
Found async reset \dbg_rst in `\omsp_dbg.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:788$971'.
Found async reset \dbg_rst in `\omsp_dbg.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:759$944'.
Found async reset \dbg_rst in `\omsp_dbg.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:726$931'.
Found async reset \dbg_rst in `\omsp_dbg.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:715$927'.
Found async reset \dbg_rst in `\omsp_dbg.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:696$917'.
Found async reset \dbg_rst in `\omsp_dbg.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:679$908'.
Found async reset \dbg_rst in `\omsp_dbg.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:646$897'.
Found async reset \dbg_rst in `\omsp_dbg.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:446$874'.
Found async reset \dbg_rst in `\omsp_dbg.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:433$867'.
Found async reset \dbg_rst in `\omsp_dbg.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:414$851'.
Found async reset \dbg_rst in `\omsp_dbg.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:396$846'.
Found async reset \dbg_rst in `\omsp_dbg.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:389$845'.
Found async reset \dbg_rst in `\omsp_dbg.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:354$841'.
Found async reset \dbg_rst in `\omsp_dbg.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:328$832'.
Found async reset \puc_rst in `\omsp_register_file.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_register_file.v:567$1871'.
Found async reset \puc_rst in `\omsp_register_file.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_register_file.v:543$1868'.
Found async reset \puc_rst in `\omsp_register_file.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_register_file.v:519$1865'.
Found async reset \puc_rst in `\omsp_register_file.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_register_file.v:495$1862'.
Found async reset \puc_rst in `\omsp_register_file.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_register_file.v:471$1859'.
Found async reset \puc_rst in `\omsp_register_file.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_register_file.v:447$1856'.
Found async reset \puc_rst in `\omsp_register_file.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_register_file.v:423$1853'.
Found async reset \puc_rst in `\omsp_register_file.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_register_file.v:399$1850'.
Found async reset \puc_rst in `\omsp_register_file.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_register_file.v:375$1847'.
Found async reset \puc_rst in `\omsp_register_file.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_register_file.v:351$1844'.
Found async reset \puc_rst in `\omsp_register_file.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_register_file.v:327$1841'.
Found async reset \puc_rst in `\omsp_register_file.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_register_file.v:303$1838'.
Found async reset \puc_rst in `\omsp_register_file.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_register_file.v:275$1835'.
Found async reset \puc_rst in `\omsp_register_file.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_register_file.v:245$1829'.
Found async reset \puc_rst in `\omsp_register_file.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_register_file.v:162$1810'.
Found async reset \rst_a in `\omsp_sync_reset.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_sync_reset.v:70$1071'.
Found async reset \rst in `\omsp_sync_cell.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_sync_cell.v:72$730'.
Found async reset \por in `\omsp_watchdog.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_watchdog.v:550$638'.
Found async reset \por in `\omsp_watchdog.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_watchdog.v:534$635'.
Found async reset \puc_rst in `\omsp_watchdog.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_watchdog.v:502$628'.
Found async reset \puc_rst in `\omsp_watchdog.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_watchdog.v:192$614'.
Found async reset \puc_rst in `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:1000$1703'.
Found async reset \puc_rst in `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:913$1666'.
Found async reset \puc_rst in `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:860$1643'.
Found async reset \puc_rst in `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:854$1637'.
Found async reset \puc_rst in `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:848$1634'.
Found async reset \puc_rst in `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:842$1631'.
Found async reset \puc_rst in `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:812$1611'.
Found async reset \puc_rst in `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:805$1596'.
Found async reset \puc_rst in `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:790$1595'.
Found async reset \puc_rst in `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:727$1589'.
Found async reset \puc_rst in `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:654$1578'.
Found async reset \puc_rst in `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:636$1572'.
Found async reset \puc_rst in `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:621$1571'.
Found async reset \puc_rst in `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:588$1568'.
Found async reset \puc_rst in `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:565$1567'.
Found async reset \puc_rst in `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:540$1564'.
Found async reset \puc_rst in `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:501$1549'.
Found async reset \puc_rst in `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:474$1542'.
Found async reset \puc_rst in `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:432$1516'.
Found async reset \puc_rst in `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:426$1515'.
Found async reset \puc_rst in `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:334$1308'.
Found async reset \puc_rst in `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:302$1295'.
Found async reset \puc_rst in `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:287$1292'.
Found async reset \puc_rst in `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:276$1277'.
Found async reset \por in `\omsp_clock_module.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_clock_module.v:1243$593'.
Found async reset \puc_rst in `\omsp_clock_module.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_clock_module.v:1142$587'.
Found async reset \puc_rst in `\omsp_clock_module.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_clock_module.v:1138$585'.
Found async reset \puc_rst in `\omsp_clock_module.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_clock_module.v:954$569'.
Found async reset \puc_rst in `\omsp_clock_module.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_clock_module.v:950$565'.
Found async reset \por in `\omsp_clock_module.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_clock_module.v:632$549'.
Found async reset \puc_rst in `\omsp_clock_module.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_clock_module.v:287$539'.
Found async reset \puc_rst in `\omsp_clock_module.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_clock_module.v:248$533'.
Found async reset \dbg_rst in `\omsp_dbg_i2c.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:456$504'.
Found async reset \dbg_rst in `\omsp_dbg_i2c.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:447$497'.
Found async reset \dbg_rst in `\omsp_dbg_i2c.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:437$496'.
Found async reset \dbg_rst in `\omsp_dbg_i2c.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:432$495'.
Found async reset \dbg_rst in `\omsp_dbg_i2c.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:412$494'.
Found async reset \dbg_rst in `\omsp_dbg_i2c.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:394$487'.
Found async reset \dbg_rst in `\omsp_dbg_i2c.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:331$447'.
Found async reset \dbg_rst in `\omsp_dbg_i2c.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:305$440'.
Found async reset \dbg_rst in `\omsp_dbg_i2c.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:273$401'.
Found async reset \dbg_rst in `\omsp_dbg_i2c.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:207$372'.
Found async reset \dbg_rst in `\omsp_dbg_i2c.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:174$369'.
Found async reset \dbg_rst in `\omsp_dbg_i2c.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:163$363'.
Found async reset \dbg_rst in `\omsp_dbg_i2c.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:153$357'.
Found async reset \dbg_rst in `\omsp_dbg_i2c.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:131$346'.
Found async reset \dbg_rst in `\omsp_dbg_i2c.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:126$345'.
Found async reset \puc_rst in `\omsp_sfr.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_sfr.v:182$326'.
Found async reset \puc_rst in `\omsp_mem_backbone.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_mem_backbone.v:375$299'.
Found async reset \puc_rst in `\omsp_mem_backbone.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_mem_backbone.v:360$296'.
Found async reset \puc_rst in `\omsp_mem_backbone.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_mem_backbone.v:346$294'.
Found async reset \puc_rst in `\omsp_mem_backbone.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_mem_backbone.v:336$293'.
Found async reset \puc_rst in `\omsp_mem_backbone.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_mem_backbone.v:318$285'.
Found async reset \puc_rst in `\omsp_mem_backbone.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_mem_backbone.v:306$284'.
Found async reset \puc_rst in `\omsp_execution_unit.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_execution_unit.v:407$229'.
Found async reset \puc_rst in `\omsp_execution_unit.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_execution_unit.v:392$227'.
Found async reset \puc_rst in `\omsp_execution_unit.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_execution_unit.v:387$225'.
Found async reset \puc_rst in `\omsp_execution_unit.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_execution_unit.v:378$221'.
Found async reset \puc_rst in `\omsp_execution_unit.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_execution_unit.v:364$211'.

26.2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 1 switch.
<suppressed ~201 debug messages>

26.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\omsp_multiplier.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_multiplier.v:381$1055'.
     1/1: $0\cycle[1:0]
Creating decoders for process `\omsp_multiplier.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_multiplier.v:323$1051'.
     1/1: $0\acc_sel[0:0]
Creating decoders for process `\omsp_multiplier.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_multiplier.v:312$1049'.
     1/1: $0\sign_sel[0:0]
Creating decoders for process `\omsp_multiplier.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_multiplier.v:272$1035'.
     1/1: $0\sumext_s[1:0]
Creating decoders for process `\omsp_multiplier.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_multiplier.v:253$1033'.
     1/1: $0\reshi[15:0]
Creating decoders for process `\omsp_multiplier.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_multiplier.v:224$1031'.
     1/1: $0\reslo[15:0]
Creating decoders for process `\omsp_multiplier.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_multiplier.v:197$1030'.
     1/1: $0\op2[15:0]
Creating decoders for process `\omsp_multiplier.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_multiplier.v:172$1029'.
     1/1: $0\op1[15:0]
Creating decoders for process `\omsp_alu.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:188$1211'.
     1/1: $1\bcd_add$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:188$1080.$result[4:0]$1221
Creating decoders for process `\omsp_alu.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:187$1199'.
     1/1: $1\bcd_add$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:187$1079.$result[4:0]$1209
Creating decoders for process `\omsp_alu.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:186$1187'.
     1/1: $1\bcd_add$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:186$1078.$result[4:0]$1197
Creating decoders for process `\omsp_alu.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:185$1175'.
     1/1: $1\bcd_add$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:185$1077.$result[4:0]$1185
Creating decoders for process `\omsp_dbg.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:788$971'.
     1/1: $0\dbg_mem_rd_dly[0:0]
Creating decoders for process `\omsp_dbg.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:759$944'.
     1/1: $0\mem_state[1:0]
Creating decoders for process `\omsp_dbg.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:746$939'.
     1/1: $1\mem_state_nxt[1:0]
Creating decoders for process `\omsp_dbg.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:726$931'.
     1/1: $0\mem_startb[0:0]
Creating decoders for process `\omsp_dbg.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:715$927'.
     1/1: $0\mem_burst[0:0]
Creating decoders for process `\omsp_dbg.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:696$917'.
     1/1: $0\halt_flag[0:0]
Creating decoders for process `\omsp_dbg.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:679$908'.
     1/1: $0\inc_step[1:0]
Creating decoders for process `\omsp_dbg.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:646$897'.
     1/1: $0\dbg_rd_rdy[0:0]
Creating decoders for process `\omsp_dbg.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:446$874'.
     1/1: $0\mem_cnt[15:0]
Creating decoders for process `\omsp_dbg.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:433$867'.
     1/1: $0\mem_addr[15:0]
Creating decoders for process `\omsp_dbg.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:414$851'.
     1/1: $0\mem_data[15:0]
Creating decoders for process `\omsp_dbg.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:396$846'.
     1/1: $0\mem_start[0:0]
Creating decoders for process `\omsp_dbg.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:389$845'.
     1/1: $0\mem_ctl[2:0]
Creating decoders for process `\omsp_dbg.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:354$841'.
     1/1: $0\cpu_stat[1:0]
Creating decoders for process `\omsp_dbg.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:328$832'.
     1/1: $0\cpu_ctl[3:0]
Creating decoders for process `\omsp_dbg.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:240$829'.
     1/1: $1\reg_dec[24:0]
Creating decoders for process `\omsp_register_file.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_register_file.v:567$1871'.
     1/1: $0\r15[15:0]
Creating decoders for process `\omsp_register_file.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_register_file.v:543$1868'.
     1/1: $0\r14[15:0]
Creating decoders for process `\omsp_register_file.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_register_file.v:519$1865'.
     1/1: $0\r13[15:0]
Creating decoders for process `\omsp_register_file.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_register_file.v:495$1862'.
     1/1: $0\r12[15:0]
Creating decoders for process `\omsp_register_file.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_register_file.v:471$1859'.
     1/1: $0\r11[15:0]
Creating decoders for process `\omsp_register_file.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_register_file.v:447$1856'.
     1/1: $0\r10[15:0]
Creating decoders for process `\omsp_register_file.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_register_file.v:423$1853'.
     1/1: $0\r9[15:0]
Creating decoders for process `\omsp_register_file.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_register_file.v:399$1850'.
     1/1: $0\r8[15:0]
Creating decoders for process `\omsp_register_file.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_register_file.v:375$1847'.
     1/1: $0\r7[15:0]
Creating decoders for process `\omsp_register_file.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_register_file.v:351$1844'.
     1/1: $0\r6[15:0]
Creating decoders for process `\omsp_register_file.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_register_file.v:327$1841'.
     1/1: $0\r5[15:0]
Creating decoders for process `\omsp_register_file.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_register_file.v:303$1838'.
     1/1: $0\r4[15:0]
Creating decoders for process `\omsp_register_file.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_register_file.v:275$1835'.
     1/1: $0\r3[15:0]
Creating decoders for process `\omsp_register_file.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_register_file.v:245$1829'.
     1/1: $0\r2[15:0]
Creating decoders for process `\omsp_register_file.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_register_file.v:162$1810'.
     1/1: $0\r1[15:0]
Creating decoders for process `\omsp_sync_reset.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_sync_reset.v:70$1071'.
     1/1: $0\data_sync[1:0]
Creating decoders for process `\omsp_sync_cell.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_sync_cell.v:72$730'.
     1/1: $0\data_sync[1:0]
Creating decoders for process `\omsp_watchdog.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_watchdog.v:550$638'.
     1/1: $0\wdt_reset[0:0]
Creating decoders for process `\omsp_watchdog.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_watchdog.v:534$635'.
     1/1: $0\wdtifg[0:0]
Creating decoders for process `\omsp_watchdog.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_watchdog.v:512$629'.
     1/1: $1\wdtqn[0:0]
Creating decoders for process `\omsp_watchdog.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_watchdog.v:502$628'.
     1/1: $0\wdtcnt[15:0]
Creating decoders for process `\omsp_watchdog.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_watchdog.v:192$614'.
     1/1: $0\wdtctl[7:0]
Creating decoders for process `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:665$1788'.
Creating decoders for process `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:662$1776'.
Creating decoders for process `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:649$1764'.
Creating decoders for process `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:644$1752'.
Creating decoders for process `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:617$1740'.
Creating decoders for process `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:596$1728'.
Creating decoders for process `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:563$1716'.
Creating decoders for process `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:347$1704'.
Creating decoders for process `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:1000$1703'.
     1/1: $0\inst_alu[11:0]
Creating decoders for process `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:913$1666'.
     1/1: $0\e_state[3:0]
Creating decoders for process `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:879$1656'.
     1/1: $1\e_state_nxt[3:0]
Creating decoders for process `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:860$1643'.
     1/1: $0\exec_dext_rdy[0:0]
Creating decoders for process `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:854$1637'.
     1/1: $0\exec_src_wr[0:0]
Creating decoders for process `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:848$1634'.
     1/1: $0\exec_dst_wr[0:0]
Creating decoders for process `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:842$1631'.
     1/1: $0\exec_jmp[0:0]
Creating decoders for process `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:812$1611'.
     1/1: $0\inst_sz[1:0]
Creating decoders for process `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:805$1596'.
     1/1: $0\inst_bw[0:0]
Creating decoders for process `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:790$1595'.
     1/1: $0\inst_ad[7:0]
Creating decoders for process `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:768$1591'.
     1/6: $6\inst_ad_nxt[7:0]
     2/6: $5\inst_ad_nxt[7:0]
     3/6: $4\inst_ad_nxt[7:0]
     4/6: $3\inst_ad_nxt[7:0]
     5/6: $2\inst_ad_nxt[7:0]
     6/6: $1\inst_ad_nxt[7:0]
Creating decoders for process `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:742$1590'.
     1/6: $6\sconst_nxt[15:0]
     2/6: $5\sconst_nxt[15:0]
     3/6: $4\sconst_nxt[15:0]
     4/6: $3\sconst_nxt[15:0]
     5/6: $2\sconst_nxt[15:0]
     6/6: $1\sconst_nxt[15:0]
Creating decoders for process `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:727$1589'.
     1/1: $0\inst_as[7:0]
Creating decoders for process `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:691$1584'.
     1/8: $8\inst_as_nxt[12:0]
     2/8: $7\inst_as_nxt[12:0]
     3/8: $6\inst_as_nxt[12:0]
     4/8: $5\inst_as_nxt[12:0]
     5/8: $4\inst_as_nxt[12:0]
     6/8: $3\inst_as_nxt[12:0]
     7/8: $2\inst_as_nxt[12:0]
     8/8: $1\inst_as_nxt[12:0]
Creating decoders for process `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:654$1578'.
     1/1: $0\inst_src_bin[3:0]
Creating decoders for process `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:636$1572'.
     1/1: $0\inst_dest_bin[3:0]
Creating decoders for process `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:621$1571'.
     1/1: $0\inst_mov[0:0]
Creating decoders for process `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:588$1568'.
     1/1: $0\inst_jmp_bin[2:0]
Creating decoders for process `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:565$1567'.
     1/1: $0\inst_so[7:0]
Creating decoders for process `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:540$1564'.
     1/1: $0\inst_type[2:0]
Creating decoders for process `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:501$1549'.
     1/1: $0\inst_dext[15:0]
Creating decoders for process `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:474$1542'.
     1/1: $0\inst_sext[15:0]
Creating decoders for process `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:432$1516'.
     1/1: $0\pmem_busy[0:0]
Creating decoders for process `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:426$1515'.
     1/1: $0\pc[15:0]
Creating decoders for process `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:334$1308'.
     1/70: $65\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1506
     2/70: $64\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1503
     3/70: $63\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1500
     4/70: $62\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1497
     5/70: $61\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1494
     6/70: $60\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1491
     7/70: $59\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1488
     8/70: $58\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1485
     9/70: $57\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1482
    10/70: $56\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1479
    11/70: $55\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1476
    12/70: $54\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1473
    13/70: $53\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1470
    14/70: $52\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1467
    15/70: $51\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1464
    16/70: $50\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1461
    17/70: $49\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1458
    18/70: $48\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1455
    19/70: $47\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1452
    20/70: $46\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1449
    21/70: $45\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1446
    22/70: $44\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1443
    23/70: $43\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1440
    24/70: $42\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1437
    25/70: $41\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1434
    26/70: $40\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1431
    27/70: $39\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1428
    28/70: $38\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1425
    29/70: $37\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1422
    30/70: $36\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1419
    31/70: $35\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1416
    32/70: $34\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1413
    33/70: $33\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1410
    34/70: $32\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1407
    35/70: $31\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1404
    36/70: $30\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1401
    37/70: $29\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1398
    38/70: $28\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1395
    39/70: $27\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1392
    40/70: $26\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1389
    41/70: $25\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1386
    42/70: $24\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1383
    43/70: $23\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1380
    44/70: $22\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1377
    45/70: $21\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1374
    46/70: $20\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1371
    47/70: $19\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1368
    48/70: $18\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1365
    49/70: $17\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1362
    50/70: $16\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1359
    51/70: $15\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1356
    52/70: $14\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1353
    53/70: $13\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1350
    54/70: $12\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1347
    55/70: $11\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1344
    56/70: $10\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1341
    57/70: $9\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1338
    58/70: $8\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1335
    59/70: $7\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1332
    60/70: $6\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1329
    61/70: $5\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1326
    62/70: $4\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1323
    63/70: $3\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1320
    64/70: $2\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.ii[31:0]$1317
    65/70: $2\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1315
    66/70: $2\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.irq_all[62:0]$1316
    67/70: $1\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.ii[31:0]$1314
    68/70: $1\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.irq_all[62:0]$1313
    69/70: $1\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1312
    70/70: $0\irq_num[5:0]
Creating decoders for process `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:302$1295'.
     1/1: $0\inst_irq_rst[0:0]
Creating decoders for process `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:287$1292'.
     1/1: $0\cpu_halt_st[0:0]
Creating decoders for process `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:276$1277'.
     1/1: $0\i_state[2:0]
Creating decoders for process `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:254$1251'.
     1/1: $1\i_state_nxt[2:0]
Creating decoders for process `\omsp_clock_module.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_clock_module.v:1243$593'.
     1/1: $0\dbg_rst_noscan[0:0]
Creating decoders for process `\omsp_clock_module.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_clock_module.v:1142$587'.
     1/1: $0\smclk_div[2:0]
Creating decoders for process `\omsp_clock_module.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_clock_module.v:1138$585'.
     1/1: $0\smclk_en[0:0]
Creating decoders for process `\omsp_clock_module.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_clock_module.v:954$569'.
     1/1: $0\aclk_en[0:0]
Creating decoders for process `\omsp_clock_module.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_clock_module.v:950$565'.
     1/1: $0\aclk_div[2:0]
Creating decoders for process `\omsp_clock_module.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_clock_module.v:632$549'.
     1/1: $0\lfxt_clk_dly[0:0]
Creating decoders for process `\omsp_clock_module.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_clock_module.v:287$539'.
     1/1: $0\bcsctl2[7:0]
Creating decoders for process `\omsp_clock_module.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_clock_module.v:248$533'.
     1/1: $0\bcsctl1[7:0]
Creating decoders for process `\omsp_dbg_i2c.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:456$504'.
     1/1: $0\dbg_rd[0:0]
Creating decoders for process `\omsp_dbg_i2c.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:447$497'.
     1/1: $0\dbg_wr[0:0]
Creating decoders for process `\omsp_dbg_i2c.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:437$496'.
     1/1: $0\dbg_din_hi[7:0]
Creating decoders for process `\omsp_dbg_i2c.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:432$495'.
     1/1: $0\dbg_din_lo[7:0]
Creating decoders for process `\omsp_dbg_i2c.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:412$494'.
     1/2: $0\dbg_bw[0:0]
     2/2: $0\dbg_addr[5:0]
Creating decoders for process `\omsp_dbg_i2c.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:394$487'.
     1/1: $0\dbg_state[2:0]
Creating decoders for process `\omsp_dbg_i2c.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:357$455'.
     1/1: $1\dbg_state_nxt[2:0]
Creating decoders for process `\omsp_dbg_i2c.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:331$447'.
     1/1: $0\dbg_i2c_sda_out[0:0]
Creating decoders for process `\omsp_dbg_i2c.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:305$440'.
     1/1: $0\shift_buf[8:0]
Creating decoders for process `\omsp_dbg_i2c.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:273$401'.
     1/1: $0\i2c_state[2:0]
Creating decoders for process `\omsp_dbg_i2c.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:239$378'.
     1/1: $1\i2c_state_nxt[2:0]
Creating decoders for process `\omsp_dbg_i2c.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:207$372'.
     1/1: $0\i2c_active_seq[0:0]
Creating decoders for process `\omsp_dbg_i2c.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:174$369'.
     1/1: $0\scl_re_dly[1:0]
Creating decoders for process `\omsp_dbg_i2c.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:163$363'.
     1/1: $0\scl_dly[0:0]
Creating decoders for process `\omsp_dbg_i2c.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:153$357'.
     1/1: $0\sda_in_dly[0:0]
Creating decoders for process `\omsp_dbg_i2c.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:131$346'.
     1/1: $0\sda_in_buf[1:0]
Creating decoders for process `\omsp_dbg_i2c.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:126$345'.
     1/1: $0\scl_buf[1:0]
Creating decoders for process `\omsp_sfr.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_sfr.v:182$326'.
     1/1: $0\wdtie[0:0]
Creating decoders for process `\omsp_mem_backbone.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_mem_backbone.v:375$299'.
     1/1: $0\ext_mem_din_sel[1:0]
Creating decoders for process `\omsp_mem_backbone.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_mem_backbone.v:360$296'.
     1/1: $0\eu_mdb_in_sel[1:0]
Creating decoders for process `\omsp_mem_backbone.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_mem_backbone.v:346$294'.
     1/1: $0\pmem_dout_bckup_sel[0:0]
Creating decoders for process `\omsp_mem_backbone.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_mem_backbone.v:336$293'.
     1/1: $0\pmem_dout_bckup[15:0]
Creating decoders for process `\omsp_mem_backbone.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_mem_backbone.v:318$285'.
     1/1: $0\fe_pmem_en_dly[0:0]
Creating decoders for process `\omsp_mem_backbone.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_mem_backbone.v:306$284'.
     1/1: $0\per_dout_val[15:0]
Creating decoders for process `\omsp_execution_unit.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_execution_unit.v:407$229'.
     1/1: $0\mdb_in_buf[15:0]
Creating decoders for process `\omsp_execution_unit.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_execution_unit.v:392$227'.
     1/1: $0\mdb_in_buf_valid[0:0]
Creating decoders for process `\omsp_execution_unit.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_execution_unit.v:387$225'.
     1/1: $0\mdb_in_buf_en[0:0]
Creating decoders for process `\omsp_execution_unit.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_execution_unit.v:378$221'.
     1/1: $0\mab_lsb[0:0]
Creating decoders for process `\omsp_execution_unit.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_execution_unit.v:364$211'.
     1/1: $0\mdb_out_nxt[15:0]

26.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\omsp_alu.\bcd_add$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:188$1076.$result' from process `\omsp_alu.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:188$1211'.
No latch inferred for signal `\omsp_alu.\bcd_add$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:188$1080.$result' from process `\omsp_alu.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:188$1211'.
No latch inferred for signal `\omsp_alu.\bcd_add$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:188$1080.X' from process `\omsp_alu.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:188$1211'.
No latch inferred for signal `\omsp_alu.\bcd_add$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:188$1080.Y' from process `\omsp_alu.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:188$1211'.
No latch inferred for signal `\omsp_alu.\bcd_add$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:188$1080.C_' from process `\omsp_alu.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:188$1211'.
No latch inferred for signal `\omsp_alu.\bcd_add$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:188$1080.Z_' from process `\omsp_alu.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:188$1211'.
No latch inferred for signal `\omsp_alu.\bcd_add$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:187$1075.$result' from process `\omsp_alu.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:187$1199'.
No latch inferred for signal `\omsp_alu.\bcd_add$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:187$1079.$result' from process `\omsp_alu.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:187$1199'.
No latch inferred for signal `\omsp_alu.\bcd_add$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:187$1079.X' from process `\omsp_alu.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:187$1199'.
No latch inferred for signal `\omsp_alu.\bcd_add$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:187$1079.Y' from process `\omsp_alu.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:187$1199'.
No latch inferred for signal `\omsp_alu.\bcd_add$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:187$1079.C_' from process `\omsp_alu.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:187$1199'.
No latch inferred for signal `\omsp_alu.\bcd_add$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:187$1079.Z_' from process `\omsp_alu.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:187$1199'.
No latch inferred for signal `\omsp_alu.\bcd_add$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:186$1074.$result' from process `\omsp_alu.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:186$1187'.
No latch inferred for signal `\omsp_alu.\bcd_add$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:186$1078.$result' from process `\omsp_alu.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:186$1187'.
No latch inferred for signal `\omsp_alu.\bcd_add$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:186$1078.X' from process `\omsp_alu.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:186$1187'.
No latch inferred for signal `\omsp_alu.\bcd_add$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:186$1078.Y' from process `\omsp_alu.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:186$1187'.
No latch inferred for signal `\omsp_alu.\bcd_add$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:186$1078.C_' from process `\omsp_alu.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:186$1187'.
No latch inferred for signal `\omsp_alu.\bcd_add$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:186$1078.Z_' from process `\omsp_alu.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:186$1187'.
No latch inferred for signal `\omsp_alu.\bcd_add$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:185$1073.$result' from process `\omsp_alu.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:185$1175'.
No latch inferred for signal `\omsp_alu.\bcd_add$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:185$1077.$result' from process `\omsp_alu.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:185$1175'.
No latch inferred for signal `\omsp_alu.\bcd_add$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:185$1077.X' from process `\omsp_alu.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:185$1175'.
No latch inferred for signal `\omsp_alu.\bcd_add$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:185$1077.Y' from process `\omsp_alu.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:185$1175'.
No latch inferred for signal `\omsp_alu.\bcd_add$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:185$1077.C_' from process `\omsp_alu.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:185$1175'.
No latch inferred for signal `\omsp_alu.\bcd_add$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:185$1077.Z_' from process `\omsp_alu.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:185$1175'.
No latch inferred for signal `\omsp_dbg.\mem_state_nxt' from process `\omsp_dbg.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:746$939'.
No latch inferred for signal `\omsp_dbg.\reg_dec' from process `\omsp_dbg.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:240$829'.
No latch inferred for signal `\omsp_watchdog.\wdtqn' from process `\omsp_watchdog.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_watchdog.v:512$629'.
No latch inferred for signal `\omsp_frontend.\one_hot16$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:665$1232.$result' from process `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:665$1788'.
No latch inferred for signal `\omsp_frontend.\one_hot16$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:665$1247.$result' from process `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:665$1788'.
No latch inferred for signal `\omsp_frontend.\one_hot16$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:665$1247.binary' from process `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:665$1788'.
No latch inferred for signal `\omsp_frontend.$bitselwrite$pos$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:174$1248' from process `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:665$1788'.
No latch inferred for signal `\omsp_frontend.\one_hot16$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:662$1231.$result' from process `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:662$1776'.
No latch inferred for signal `\omsp_frontend.\one_hot16$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:662$1245.$result' from process `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:662$1776'.
No latch inferred for signal `\omsp_frontend.\one_hot16$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:662$1245.binary' from process `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:662$1776'.
No latch inferred for signal `\omsp_frontend.$bitselwrite$pos$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:174$1246' from process `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:662$1776'.
No latch inferred for signal `\omsp_frontend.\one_hot16$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:649$1230.$result' from process `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:649$1764'.
No latch inferred for signal `\omsp_frontend.\one_hot16$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:649$1243.$result' from process `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:649$1764'.
No latch inferred for signal `\omsp_frontend.\one_hot16$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:649$1243.binary' from process `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:649$1764'.
No latch inferred for signal `\omsp_frontend.$bitselwrite$pos$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:174$1244' from process `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:649$1764'.
No latch inferred for signal `\omsp_frontend.\one_hot16$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:644$1229.$result' from process `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:644$1752'.
No latch inferred for signal `\omsp_frontend.\one_hot16$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:644$1241.$result' from process `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:644$1752'.
No latch inferred for signal `\omsp_frontend.\one_hot16$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:644$1241.binary' from process `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:644$1752'.
No latch inferred for signal `\omsp_frontend.$bitselwrite$pos$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:174$1242' from process `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:644$1752'.
No latch inferred for signal `\omsp_frontend.\one_hot16$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:617$1228.$result' from process `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:617$1740'.
No latch inferred for signal `\omsp_frontend.\one_hot16$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:617$1239.$result' from process `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:617$1740'.
No latch inferred for signal `\omsp_frontend.\one_hot16$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:617$1239.binary' from process `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:617$1740'.
No latch inferred for signal `\omsp_frontend.$bitselwrite$pos$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:174$1240' from process `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:617$1740'.
No latch inferred for signal `\omsp_frontend.\one_hot8$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:596$1227.$result' from process `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:596$1728'.
No latch inferred for signal `\omsp_frontend.\one_hot8$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:596$1237.$result' from process `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:596$1728'.
No latch inferred for signal `\omsp_frontend.\one_hot8$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:596$1237.binary' from process `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:596$1728'.
No latch inferred for signal `\omsp_frontend.$bitselwrite$pos$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:183$1238' from process `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:596$1728'.
No latch inferred for signal `\omsp_frontend.\one_hot8$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:563$1226.$result' from process `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:563$1716'.
No latch inferred for signal `\omsp_frontend.\one_hot8$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:563$1235.$result' from process `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:563$1716'.
No latch inferred for signal `\omsp_frontend.\one_hot8$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:563$1235.binary' from process `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:563$1716'.
No latch inferred for signal `\omsp_frontend.$bitselwrite$pos$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:183$1236' from process `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:563$1716'.
No latch inferred for signal `\omsp_frontend.\one_hot64$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:347$1225.$result' from process `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:347$1704'.
No latch inferred for signal `\omsp_frontend.\one_hot64$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:347$1233.$result' from process `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:347$1704'.
No latch inferred for signal `\omsp_frontend.\one_hot64$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:347$1233.binary' from process `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:347$1704'.
No latch inferred for signal `\omsp_frontend.$bitselwrite$pos$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:165$1234' from process `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:347$1704'.
No latch inferred for signal `\omsp_frontend.\e_state_nxt' from process `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:879$1656'.
No latch inferred for signal `\omsp_frontend.\inst_ad_nxt' from process `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:768$1591'.
No latch inferred for signal `\omsp_frontend.\sconst_nxt' from process `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:742$1590'.
No latch inferred for signal `\omsp_frontend.\inst_as_nxt' from process `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:691$1584'.
No latch inferred for signal `\omsp_frontend.\i_state_nxt' from process `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:254$1251'.
No latch inferred for signal `\omsp_dbg_i2c.\dbg_state_nxt' from process `\omsp_dbg_i2c.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:357$455'.
No latch inferred for signal `\omsp_dbg_i2c.\i2c_state_nxt' from process `\omsp_dbg_i2c.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:239$378'.

26.2.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\omsp_multiplier.\cycle' using process `\omsp_multiplier.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_multiplier.v:381$1055'.
  created $adff cell `$procdff$2860' with positive edge clock and positive level reset.
Creating register for signal `\omsp_multiplier.\acc_sel' using process `\omsp_multiplier.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_multiplier.v:323$1051'.
  created $adff cell `$procdff$2863' with positive edge clock and positive level reset.
Creating register for signal `\omsp_multiplier.\sign_sel' using process `\omsp_multiplier.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_multiplier.v:312$1049'.
  created $adff cell `$procdff$2866' with positive edge clock and positive level reset.
Creating register for signal `\omsp_multiplier.\sumext_s' using process `\omsp_multiplier.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_multiplier.v:272$1035'.
  created $adff cell `$procdff$2869' with positive edge clock and positive level reset.
Creating register for signal `\omsp_multiplier.\reshi' using process `\omsp_multiplier.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_multiplier.v:253$1033'.
  created $adff cell `$procdff$2872' with positive edge clock and positive level reset.
Creating register for signal `\omsp_multiplier.\reslo' using process `\omsp_multiplier.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_multiplier.v:224$1031'.
  created $adff cell `$procdff$2875' with positive edge clock and positive level reset.
Creating register for signal `\omsp_multiplier.\op2' using process `\omsp_multiplier.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_multiplier.v:197$1030'.
  created $adff cell `$procdff$2878' with positive edge clock and positive level reset.
Creating register for signal `\omsp_multiplier.\op1' using process `\omsp_multiplier.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_multiplier.v:172$1029'.
  created $adff cell `$procdff$2881' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg.\dbg_mem_rd_dly' using process `\omsp_dbg.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:788$971'.
  created $adff cell `$procdff$2884' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg.\mem_state' using process `\omsp_dbg.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:759$944'.
  created $adff cell `$procdff$2887' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg.\mem_startb' using process `\omsp_dbg.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:726$931'.
  created $adff cell `$procdff$2890' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg.\mem_burst' using process `\omsp_dbg.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:715$927'.
  created $adff cell `$procdff$2893' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg.\halt_flag' using process `\omsp_dbg.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:696$917'.
  created $adff cell `$procdff$2896' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg.\inc_step' using process `\omsp_dbg.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:679$908'.
  created $adff cell `$procdff$2899' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg.\dbg_rd_rdy' using process `\omsp_dbg.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:646$897'.
  created $adff cell `$procdff$2902' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg.\mem_cnt' using process `\omsp_dbg.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:446$874'.
  created $adff cell `$procdff$2905' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg.\mem_addr' using process `\omsp_dbg.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:433$867'.
  created $adff cell `$procdff$2908' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg.\mem_data' using process `\omsp_dbg.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:414$851'.
  created $adff cell `$procdff$2911' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg.\mem_start' using process `\omsp_dbg.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:396$846'.
  created $adff cell `$procdff$2914' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg.\mem_ctl' using process `\omsp_dbg.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:389$845'.
  created $adff cell `$procdff$2917' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg.\cpu_stat' using process `\omsp_dbg.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:354$841'.
  created $adff cell `$procdff$2920' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg.\cpu_ctl' using process `\omsp_dbg.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:328$832'.
  created $adff cell `$procdff$2923' with positive edge clock and positive level reset.
Creating register for signal `\omsp_register_file.\r15' using process `\omsp_register_file.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_register_file.v:567$1871'.
  created $adff cell `$procdff$2926' with positive edge clock and positive level reset.
Creating register for signal `\omsp_register_file.\r14' using process `\omsp_register_file.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_register_file.v:543$1868'.
  created $adff cell `$procdff$2929' with positive edge clock and positive level reset.
Creating register for signal `\omsp_register_file.\r13' using process `\omsp_register_file.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_register_file.v:519$1865'.
  created $adff cell `$procdff$2932' with positive edge clock and positive level reset.
Creating register for signal `\omsp_register_file.\r12' using process `\omsp_register_file.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_register_file.v:495$1862'.
  created $adff cell `$procdff$2935' with positive edge clock and positive level reset.
Creating register for signal `\omsp_register_file.\r11' using process `\omsp_register_file.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_register_file.v:471$1859'.
  created $adff cell `$procdff$2938' with positive edge clock and positive level reset.
Creating register for signal `\omsp_register_file.\r10' using process `\omsp_register_file.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_register_file.v:447$1856'.
  created $adff cell `$procdff$2941' with positive edge clock and positive level reset.
Creating register for signal `\omsp_register_file.\r9' using process `\omsp_register_file.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_register_file.v:423$1853'.
  created $adff cell `$procdff$2944' with positive edge clock and positive level reset.
Creating register for signal `\omsp_register_file.\r8' using process `\omsp_register_file.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_register_file.v:399$1850'.
  created $adff cell `$procdff$2947' with positive edge clock and positive level reset.
Creating register for signal `\omsp_register_file.\r7' using process `\omsp_register_file.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_register_file.v:375$1847'.
  created $adff cell `$procdff$2950' with positive edge clock and positive level reset.
Creating register for signal `\omsp_register_file.\r6' using process `\omsp_register_file.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_register_file.v:351$1844'.
  created $adff cell `$procdff$2953' with positive edge clock and positive level reset.
Creating register for signal `\omsp_register_file.\r5' using process `\omsp_register_file.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_register_file.v:327$1841'.
  created $adff cell `$procdff$2956' with positive edge clock and positive level reset.
Creating register for signal `\omsp_register_file.\r4' using process `\omsp_register_file.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_register_file.v:303$1838'.
  created $adff cell `$procdff$2959' with positive edge clock and positive level reset.
Creating register for signal `\omsp_register_file.\r3' using process `\omsp_register_file.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_register_file.v:275$1835'.
  created $adff cell `$procdff$2962' with positive edge clock and positive level reset.
Creating register for signal `\omsp_register_file.\r2' using process `\omsp_register_file.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_register_file.v:245$1829'.
  created $adff cell `$procdff$2965' with positive edge clock and positive level reset.
Creating register for signal `\omsp_register_file.\r1' using process `\omsp_register_file.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_register_file.v:162$1810'.
  created $adff cell `$procdff$2968' with positive edge clock and positive level reset.
Creating register for signal `\omsp_sync_reset.\data_sync' using process `\omsp_sync_reset.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_sync_reset.v:70$1071'.
  created $adff cell `$procdff$2971' with positive edge clock and positive level reset.
Creating register for signal `\omsp_sync_cell.\data_sync' using process `\omsp_sync_cell.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_sync_cell.v:72$730'.
  created $adff cell `$procdff$2974' with positive edge clock and positive level reset.
Creating register for signal `\omsp_watchdog.\wdt_reset' using process `\omsp_watchdog.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_watchdog.v:550$638'.
  created $adff cell `$procdff$2977' with positive edge clock and positive level reset.
Creating register for signal `\omsp_watchdog.\wdtifg' using process `\omsp_watchdog.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_watchdog.v:534$635'.
  created $adff cell `$procdff$2980' with positive edge clock and positive level reset.
Creating register for signal `\omsp_watchdog.\wdtcnt' using process `\omsp_watchdog.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_watchdog.v:502$628'.
  created $adff cell `$procdff$2983' with positive edge clock and positive level reset.
Creating register for signal `\omsp_watchdog.\wdtctl' using process `\omsp_watchdog.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_watchdog.v:192$614'.
  created $adff cell `$procdff$2986' with positive edge clock and positive level reset.
Creating register for signal `\omsp_frontend.\inst_alu' using process `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:1000$1703'.
  created $adff cell `$procdff$2989' with positive edge clock and positive level reset.
Creating register for signal `\omsp_frontend.\e_state' using process `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:913$1666'.
  created $adff cell `$procdff$2992' with positive edge clock and positive level reset.
Creating register for signal `\omsp_frontend.\exec_dext_rdy' using process `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:860$1643'.
  created $adff cell `$procdff$2995' with positive edge clock and positive level reset.
Creating register for signal `\omsp_frontend.\exec_src_wr' using process `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:854$1637'.
  created $adff cell `$procdff$2998' with positive edge clock and positive level reset.
Creating register for signal `\omsp_frontend.\exec_dst_wr' using process `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:848$1634'.
  created $adff cell `$procdff$3001' with positive edge clock and positive level reset.
Creating register for signal `\omsp_frontend.\exec_jmp' using process `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:842$1631'.
  created $adff cell `$procdff$3004' with positive edge clock and positive level reset.
Creating register for signal `\omsp_frontend.\inst_sz' using process `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:812$1611'.
  created $adff cell `$procdff$3007' with positive edge clock and positive level reset.
Creating register for signal `\omsp_frontend.\inst_bw' using process `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:805$1596'.
  created $adff cell `$procdff$3010' with positive edge clock and positive level reset.
Creating register for signal `\omsp_frontend.\inst_ad' using process `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:790$1595'.
  created $adff cell `$procdff$3013' with positive edge clock and positive level reset.
Creating register for signal `\omsp_frontend.\inst_as' using process `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:727$1589'.
  created $adff cell `$procdff$3016' with positive edge clock and positive level reset.
Creating register for signal `\omsp_frontend.\inst_src_bin' using process `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:654$1578'.
  created $adff cell `$procdff$3019' with positive edge clock and positive level reset.
Creating register for signal `\omsp_frontend.\inst_dest_bin' using process `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:636$1572'.
  created $adff cell `$procdff$3022' with positive edge clock and positive level reset.
Creating register for signal `\omsp_frontend.\inst_mov' using process `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:621$1571'.
  created $adff cell `$procdff$3025' with positive edge clock and positive level reset.
Creating register for signal `\omsp_frontend.\inst_jmp_bin' using process `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:588$1568'.
  created $adff cell `$procdff$3028' with positive edge clock and positive level reset.
Creating register for signal `\omsp_frontend.\inst_so' using process `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:565$1567'.
  created $adff cell `$procdff$3031' with positive edge clock and positive level reset.
Creating register for signal `\omsp_frontend.\inst_type' using process `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:540$1564'.
  created $adff cell `$procdff$3034' with positive edge clock and positive level reset.
Creating register for signal `\omsp_frontend.\inst_dext' using process `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:501$1549'.
  created $adff cell `$procdff$3037' with positive edge clock and positive level reset.
Creating register for signal `\omsp_frontend.\inst_sext' using process `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:474$1542'.
  created $adff cell `$procdff$3040' with positive edge clock and positive level reset.
Creating register for signal `\omsp_frontend.\pmem_busy' using process `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:432$1516'.
  created $adff cell `$procdff$3043' with positive edge clock and positive level reset.
Creating register for signal `\omsp_frontend.\pc' using process `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:426$1515'.
  created $adff cell `$procdff$3046' with positive edge clock and positive level reset.
Creating register for signal `\omsp_frontend.\irq_num' using process `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:334$1308'.
  created $adff cell `$procdff$3049' with positive edge clock and positive level reset.
Creating register for signal `\omsp_frontend.\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result' using process `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:334$1308'.
  created $adff cell `$procdff$3052' with positive edge clock and positive level reset.
Creating register for signal `\omsp_frontend.\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.irq_all' using process `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:334$1308'.
  created $adff cell `$procdff$3055' with positive edge clock and positive level reset.
Creating register for signal `\omsp_frontend.\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.ii' using process `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:334$1308'.
  created $adff cell `$procdff$3058' with positive edge clock and positive level reset.
Creating register for signal `\omsp_frontend.\inst_irq_rst' using process `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:302$1295'.
  created $adff cell `$procdff$3061' with positive edge clock and positive level reset.
Creating register for signal `\omsp_frontend.\cpu_halt_st' using process `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:287$1292'.
  created $adff cell `$procdff$3064' with positive edge clock and positive level reset.
Creating register for signal `\omsp_frontend.\i_state' using process `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:276$1277'.
  created $adff cell `$procdff$3067' with positive edge clock and positive level reset.
Creating register for signal `\omsp_clock_module.\dbg_rst_noscan' using process `\omsp_clock_module.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_clock_module.v:1243$593'.
  created $adff cell `$procdff$3070' with positive edge clock and positive level reset.
Creating register for signal `\omsp_clock_module.\smclk_div' using process `\omsp_clock_module.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_clock_module.v:1142$587'.
  created $adff cell `$procdff$3073' with positive edge clock and positive level reset.
Creating register for signal `\omsp_clock_module.\smclk_en' using process `\omsp_clock_module.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_clock_module.v:1138$585'.
  created $adff cell `$procdff$3076' with positive edge clock and positive level reset.
Creating register for signal `\omsp_clock_module.\aclk_en' using process `\omsp_clock_module.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_clock_module.v:954$569'.
  created $adff cell `$procdff$3079' with positive edge clock and positive level reset.
Creating register for signal `\omsp_clock_module.\aclk_div' using process `\omsp_clock_module.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_clock_module.v:950$565'.
  created $adff cell `$procdff$3082' with positive edge clock and positive level reset.
Creating register for signal `\omsp_clock_module.\lfxt_clk_dly' using process `\omsp_clock_module.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_clock_module.v:632$549'.
  created $adff cell `$procdff$3085' with positive edge clock and positive level reset.
Creating register for signal `\omsp_clock_module.\bcsctl2' using process `\omsp_clock_module.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_clock_module.v:287$539'.
  created $adff cell `$procdff$3088' with positive edge clock and positive level reset.
Creating register for signal `\omsp_clock_module.\bcsctl1' using process `\omsp_clock_module.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_clock_module.v:248$533'.
  created $adff cell `$procdff$3091' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg_i2c.\dbg_rd' using process `\omsp_dbg_i2c.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:456$504'.
  created $adff cell `$procdff$3094' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg_i2c.\dbg_wr' using process `\omsp_dbg_i2c.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:447$497'.
  created $adff cell `$procdff$3097' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg_i2c.\dbg_din_hi' using process `\omsp_dbg_i2c.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:437$496'.
  created $adff cell `$procdff$3100' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg_i2c.\dbg_din_lo' using process `\omsp_dbg_i2c.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:432$495'.
  created $adff cell `$procdff$3103' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg_i2c.\dbg_addr' using process `\omsp_dbg_i2c.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:412$494'.
  created $adff cell `$procdff$3106' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg_i2c.\dbg_bw' using process `\omsp_dbg_i2c.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:412$494'.
  created $adff cell `$procdff$3109' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg_i2c.\dbg_state' using process `\omsp_dbg_i2c.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:394$487'.
  created $adff cell `$procdff$3112' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg_i2c.\dbg_i2c_sda_out' using process `\omsp_dbg_i2c.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:331$447'.
  created $adff cell `$procdff$3115' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg_i2c.\shift_buf' using process `\omsp_dbg_i2c.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:305$440'.
  created $adff cell `$procdff$3118' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg_i2c.\i2c_state' using process `\omsp_dbg_i2c.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:273$401'.
  created $adff cell `$procdff$3121' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg_i2c.\i2c_active_seq' using process `\omsp_dbg_i2c.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:207$372'.
  created $adff cell `$procdff$3124' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg_i2c.\scl_re_dly' using process `\omsp_dbg_i2c.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:174$369'.
  created $adff cell `$procdff$3127' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg_i2c.\scl_dly' using process `\omsp_dbg_i2c.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:163$363'.
  created $adff cell `$procdff$3130' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg_i2c.\sda_in_dly' using process `\omsp_dbg_i2c.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:153$357'.
  created $adff cell `$procdff$3133' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg_i2c.\sda_in_buf' using process `\omsp_dbg_i2c.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:131$346'.
  created $adff cell `$procdff$3136' with positive edge clock and positive level reset.
Creating register for signal `\omsp_dbg_i2c.\scl_buf' using process `\omsp_dbg_i2c.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:126$345'.
  created $adff cell `$procdff$3139' with positive edge clock and positive level reset.
Creating register for signal `\omsp_sfr.\wdtie' using process `\omsp_sfr.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_sfr.v:182$326'.
  created $adff cell `$procdff$3142' with positive edge clock and positive level reset.
Creating register for signal `\omsp_mem_backbone.\ext_mem_din_sel' using process `\omsp_mem_backbone.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_mem_backbone.v:375$299'.
  created $adff cell `$procdff$3145' with positive edge clock and positive level reset.
Creating register for signal `\omsp_mem_backbone.\eu_mdb_in_sel' using process `\omsp_mem_backbone.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_mem_backbone.v:360$296'.
  created $adff cell `$procdff$3148' with positive edge clock and positive level reset.
Creating register for signal `\omsp_mem_backbone.\pmem_dout_bckup_sel' using process `\omsp_mem_backbone.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_mem_backbone.v:346$294'.
  created $adff cell `$procdff$3151' with positive edge clock and positive level reset.
Creating register for signal `\omsp_mem_backbone.\pmem_dout_bckup' using process `\omsp_mem_backbone.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_mem_backbone.v:336$293'.
  created $adff cell `$procdff$3154' with positive edge clock and positive level reset.
Creating register for signal `\omsp_mem_backbone.\fe_pmem_en_dly' using process `\omsp_mem_backbone.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_mem_backbone.v:318$285'.
  created $adff cell `$procdff$3157' with positive edge clock and positive level reset.
Creating register for signal `\omsp_mem_backbone.\per_dout_val' using process `\omsp_mem_backbone.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_mem_backbone.v:306$284'.
  created $adff cell `$procdff$3160' with positive edge clock and positive level reset.
Creating register for signal `\omsp_execution_unit.\mdb_in_buf' using process `\omsp_execution_unit.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_execution_unit.v:407$229'.
  created $adff cell `$procdff$3163' with positive edge clock and positive level reset.
Creating register for signal `\omsp_execution_unit.\mdb_in_buf_valid' using process `\omsp_execution_unit.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_execution_unit.v:392$227'.
  created $adff cell `$procdff$3166' with positive edge clock and positive level reset.
Creating register for signal `\omsp_execution_unit.\mdb_in_buf_en' using process `\omsp_execution_unit.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_execution_unit.v:387$225'.
  created $adff cell `$procdff$3169' with positive edge clock and positive level reset.
Creating register for signal `\omsp_execution_unit.\mab_lsb' using process `\omsp_execution_unit.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_execution_unit.v:378$221'.
  created $adff cell `$procdff$3172' with positive edge clock and positive level reset.
Creating register for signal `\omsp_execution_unit.\mdb_out_nxt' using process `\omsp_execution_unit.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_execution_unit.v:364$211'.
  created $adff cell `$procdff$3175' with positive edge clock and positive level reset.

26.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

26.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `omsp_multiplier.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_multiplier.v:381$1055'.
Found and cleaned up 1 empty switch in `\omsp_multiplier.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_multiplier.v:323$1051'.
Removing empty process `omsp_multiplier.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_multiplier.v:323$1051'.
Found and cleaned up 1 empty switch in `\omsp_multiplier.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_multiplier.v:312$1049'.
Removing empty process `omsp_multiplier.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_multiplier.v:312$1049'.
Found and cleaned up 2 empty switches in `\omsp_multiplier.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_multiplier.v:272$1035'.
Removing empty process `omsp_multiplier.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_multiplier.v:272$1035'.
Found and cleaned up 3 empty switches in `\omsp_multiplier.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_multiplier.v:253$1033'.
Removing empty process `omsp_multiplier.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_multiplier.v:253$1033'.
Found and cleaned up 3 empty switches in `\omsp_multiplier.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_multiplier.v:224$1031'.
Removing empty process `omsp_multiplier.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_multiplier.v:224$1031'.
Found and cleaned up 1 empty switch in `\omsp_multiplier.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_multiplier.v:197$1030'.
Removing empty process `omsp_multiplier.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_multiplier.v:197$1030'.
Found and cleaned up 1 empty switch in `\omsp_multiplier.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_multiplier.v:172$1029'.
Removing empty process `omsp_multiplier.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_multiplier.v:172$1029'.
Found and cleaned up 1 empty switch in `\omsp_alu.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:188$1211'.
Removing empty process `omsp_alu.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:188$1211'.
Found and cleaned up 1 empty switch in `\omsp_alu.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:187$1199'.
Removing empty process `omsp_alu.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:187$1199'.
Found and cleaned up 1 empty switch in `\omsp_alu.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:186$1187'.
Removing empty process `omsp_alu.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:186$1187'.
Found and cleaned up 1 empty switch in `\omsp_alu.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:185$1175'.
Removing empty process `omsp_alu.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:185$1175'.
Removing empty process `omsp_dbg.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:788$971'.
Removing empty process `omsp_dbg.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:759$944'.
Found and cleaned up 1 empty switch in `\omsp_dbg.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:746$939'.
Removing empty process `omsp_dbg.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:746$939'.
Removing empty process `omsp_dbg.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:726$931'.
Found and cleaned up 2 empty switches in `\omsp_dbg.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:715$927'.
Removing empty process `omsp_dbg.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:715$927'.
Found and cleaned up 2 empty switches in `\omsp_dbg.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:696$917'.
Removing empty process `omsp_dbg.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:696$917'.
Found and cleaned up 1 empty switch in `\omsp_dbg.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:679$908'.
Removing empty process `omsp_dbg.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:679$908'.
Found and cleaned up 1 empty switch in `\omsp_dbg.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:646$897'.
Removing empty process `omsp_dbg.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:646$897'.
Found and cleaned up 1 empty switch in `\omsp_dbg.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:446$874'.
Removing empty process `omsp_dbg.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:446$874'.
Found and cleaned up 1 empty switch in `\omsp_dbg.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:433$867'.
Removing empty process `omsp_dbg.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:433$867'.
Found and cleaned up 3 empty switches in `\omsp_dbg.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:414$851'.
Removing empty process `omsp_dbg.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:414$851'.
Removing empty process `omsp_dbg.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:396$846'.
Found and cleaned up 1 empty switch in `\omsp_dbg.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:389$845'.
Removing empty process `omsp_dbg.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:389$845'.
Found and cleaned up 1 empty switch in `\omsp_dbg.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:354$841'.
Removing empty process `omsp_dbg.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:354$841'.
Found and cleaned up 1 empty switch in `\omsp_dbg.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:328$832'.
Removing empty process `omsp_dbg.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:328$832'.
Found and cleaned up 1 empty switch in `\omsp_dbg.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:240$829'.
Removing empty process `omsp_dbg.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:240$829'.
Found and cleaned up 2 empty switches in `\omsp_register_file.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_register_file.v:567$1871'.
Removing empty process `omsp_register_file.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_register_file.v:567$1871'.
Found and cleaned up 2 empty switches in `\omsp_register_file.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_register_file.v:543$1868'.
Removing empty process `omsp_register_file.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_register_file.v:543$1868'.
Found and cleaned up 2 empty switches in `\omsp_register_file.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_register_file.v:519$1865'.
Removing empty process `omsp_register_file.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_register_file.v:519$1865'.
Found and cleaned up 2 empty switches in `\omsp_register_file.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_register_file.v:495$1862'.
Removing empty process `omsp_register_file.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_register_file.v:495$1862'.
Found and cleaned up 2 empty switches in `\omsp_register_file.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_register_file.v:471$1859'.
Removing empty process `omsp_register_file.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_register_file.v:471$1859'.
Found and cleaned up 2 empty switches in `\omsp_register_file.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_register_file.v:447$1856'.
Removing empty process `omsp_register_file.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_register_file.v:447$1856'.
Found and cleaned up 2 empty switches in `\omsp_register_file.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_register_file.v:423$1853'.
Removing empty process `omsp_register_file.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_register_file.v:423$1853'.
Found and cleaned up 2 empty switches in `\omsp_register_file.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_register_file.v:399$1850'.
Removing empty process `omsp_register_file.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_register_file.v:399$1850'.
Found and cleaned up 2 empty switches in `\omsp_register_file.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_register_file.v:375$1847'.
Removing empty process `omsp_register_file.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_register_file.v:375$1847'.
Found and cleaned up 2 empty switches in `\omsp_register_file.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_register_file.v:351$1844'.
Removing empty process `omsp_register_file.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_register_file.v:351$1844'.
Found and cleaned up 2 empty switches in `\omsp_register_file.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_register_file.v:327$1841'.
Removing empty process `omsp_register_file.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_register_file.v:327$1841'.
Found and cleaned up 2 empty switches in `\omsp_register_file.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_register_file.v:303$1838'.
Removing empty process `omsp_register_file.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_register_file.v:303$1838'.
Found and cleaned up 1 empty switch in `\omsp_register_file.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_register_file.v:275$1835'.
Removing empty process `omsp_register_file.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_register_file.v:275$1835'.
Found and cleaned up 1 empty switch in `\omsp_register_file.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_register_file.v:245$1829'.
Removing empty process `omsp_register_file.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_register_file.v:245$1829'.
Found and cleaned up 3 empty switches in `\omsp_register_file.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_register_file.v:162$1810'.
Removing empty process `omsp_register_file.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_register_file.v:162$1810'.
Removing empty process `omsp_sync_reset.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_sync_reset.v:70$1071'.
Removing empty process `omsp_sync_cell.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_sync_cell.v:72$730'.
Removing empty process `omsp_watchdog.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_watchdog.v:550$638'.
Found and cleaned up 2 empty switches in `\omsp_watchdog.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_watchdog.v:534$635'.
Removing empty process `omsp_watchdog.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_watchdog.v:534$635'.
Found and cleaned up 1 empty switch in `\omsp_watchdog.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_watchdog.v:512$629'.
Removing empty process `omsp_watchdog.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_watchdog.v:512$629'.
Found and cleaned up 2 empty switches in `\omsp_watchdog.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_watchdog.v:502$628'.
Removing empty process `omsp_watchdog.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_watchdog.v:502$628'.
Found and cleaned up 1 empty switch in `\omsp_watchdog.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_watchdog.v:192$614'.
Removing empty process `omsp_watchdog.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_watchdog.v:192$614'.
Removing empty process `omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:665$1788'.
Removing empty process `omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:662$1776'.
Removing empty process `omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:649$1764'.
Removing empty process `omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:644$1752'.
Removing empty process `omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:617$1740'.
Removing empty process `omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:596$1728'.
Removing empty process `omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:563$1716'.
Removing empty process `omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:347$1704'.
Found and cleaned up 1 empty switch in `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:1000$1703'.
Removing empty process `omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:1000$1703'.
Removing empty process `omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:913$1666'.
Found and cleaned up 1 empty switch in `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:879$1656'.
Removing empty process `omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:879$1656'.
Found and cleaned up 2 empty switches in `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:860$1643'.
Removing empty process `omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:860$1643'.
Found and cleaned up 2 empty switches in `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:854$1637'.
Removing empty process `omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:854$1637'.
Found and cleaned up 2 empty switches in `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:848$1634'.
Removing empty process `omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:848$1634'.
Found and cleaned up 2 empty switches in `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:842$1631'.
Removing empty process `omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:842$1631'.
Found and cleaned up 1 empty switch in `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:812$1611'.
Removing empty process `omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:812$1611'.
Found and cleaned up 1 empty switch in `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:805$1596'.
Removing empty process `omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:805$1596'.
Found and cleaned up 1 empty switch in `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:790$1595'.
Removing empty process `omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:790$1595'.
Found and cleaned up 6 empty switches in `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:768$1591'.
Removing empty process `omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:768$1591'.
Found and cleaned up 6 empty switches in `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:742$1590'.
Removing empty process `omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:742$1590'.
Found and cleaned up 1 empty switch in `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:727$1589'.
Removing empty process `omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:727$1589'.
Found and cleaned up 8 empty switches in `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:691$1584'.
Removing empty process `omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:691$1584'.
Found and cleaned up 1 empty switch in `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:654$1578'.
Removing empty process `omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:654$1578'.
Found and cleaned up 1 empty switch in `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:636$1572'.
Removing empty process `omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:636$1572'.
Found and cleaned up 1 empty switch in `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:621$1571'.
Removing empty process `omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:621$1571'.
Found and cleaned up 1 empty switch in `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:588$1568'.
Removing empty process `omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:588$1568'.
Found and cleaned up 1 empty switch in `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:565$1567'.
Removing empty process `omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:565$1567'.
Found and cleaned up 1 empty switch in `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:540$1564'.
Removing empty process `omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:540$1564'.
Found and cleaned up 2 empty switches in `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:501$1549'.
Removing empty process `omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:501$1549'.
Found and cleaned up 3 empty switches in `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:474$1542'.
Removing empty process `omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:474$1542'.
Removing empty process `omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:432$1516'.
Removing empty process `omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:426$1515'.
Found and cleaned up 64 empty switches in `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:334$1308'.
Removing empty process `omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:334$1308'.
Found and cleaned up 1 empty switch in `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:302$1295'.
Removing empty process `omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:302$1295'.
Removing empty process `omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:287$1292'.
Removing empty process `omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:276$1277'.
Found and cleaned up 1 empty switch in `\omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:254$1251'.
Removing empty process `omsp_frontend.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:254$1251'.
Removing empty process `omsp_clock_module.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_clock_module.v:1243$593'.
Found and cleaned up 1 empty switch in `\omsp_clock_module.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_clock_module.v:1142$587'.
Removing empty process `omsp_clock_module.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_clock_module.v:1142$587'.
Removing empty process `omsp_clock_module.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_clock_module.v:1138$585'.
Removing empty process `omsp_clock_module.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_clock_module.v:954$569'.
Found and cleaned up 1 empty switch in `\omsp_clock_module.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_clock_module.v:950$565'.
Removing empty process `omsp_clock_module.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_clock_module.v:950$565'.
Removing empty process `omsp_clock_module.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_clock_module.v:632$549'.
Found and cleaned up 1 empty switch in `\omsp_clock_module.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_clock_module.v:287$539'.
Removing empty process `omsp_clock_module.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_clock_module.v:287$539'.
Found and cleaned up 1 empty switch in `\omsp_clock_module.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_clock_module.v:248$533'.
Removing empty process `omsp_clock_module.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_clock_module.v:248$533'.
Removing empty process `omsp_dbg_i2c.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:456$504'.
Removing empty process `omsp_dbg_i2c.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:447$497'.
Found and cleaned up 2 empty switches in `\omsp_dbg_i2c.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:437$496'.
Removing empty process `omsp_dbg_i2c.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:437$496'.
Found and cleaned up 1 empty switch in `\omsp_dbg_i2c.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:432$495'.
Removing empty process `omsp_dbg_i2c.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:432$495'.
Found and cleaned up 2 empty switches in `\omsp_dbg_i2c.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:412$494'.
Removing empty process `omsp_dbg_i2c.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:412$494'.
Removing empty process `omsp_dbg_i2c.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:394$487'.
Found and cleaned up 1 empty switch in `\omsp_dbg_i2c.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:357$455'.
Removing empty process `omsp_dbg_i2c.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:357$455'.
Found and cleaned up 1 empty switch in `\omsp_dbg_i2c.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:331$447'.
Removing empty process `omsp_dbg_i2c.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:331$447'.
Removing empty process `omsp_dbg_i2c.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:305$440'.
Removing empty process `omsp_dbg_i2c.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:273$401'.
Found and cleaned up 1 empty switch in `\omsp_dbg_i2c.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:239$378'.
Removing empty process `omsp_dbg_i2c.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:239$378'.
Found and cleaned up 2 empty switches in `\omsp_dbg_i2c.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:207$372'.
Removing empty process `omsp_dbg_i2c.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:207$372'.
Removing empty process `omsp_dbg_i2c.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:174$369'.
Removing empty process `omsp_dbg_i2c.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:163$363'.
Removing empty process `omsp_dbg_i2c.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:153$357'.
Removing empty process `omsp_dbg_i2c.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:131$346'.
Removing empty process `omsp_dbg_i2c.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:126$345'.
Found and cleaned up 1 empty switch in `\omsp_sfr.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_sfr.v:182$326'.
Removing empty process `omsp_sfr.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_sfr.v:182$326'.
Removing empty process `omsp_mem_backbone.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_mem_backbone.v:375$299'.
Removing empty process `omsp_mem_backbone.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_mem_backbone.v:360$296'.
Found and cleaned up 2 empty switches in `\omsp_mem_backbone.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_mem_backbone.v:346$294'.
Removing empty process `omsp_mem_backbone.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_mem_backbone.v:346$294'.
Found and cleaned up 1 empty switch in `\omsp_mem_backbone.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_mem_backbone.v:336$293'.
Removing empty process `omsp_mem_backbone.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_mem_backbone.v:336$293'.
Removing empty process `omsp_mem_backbone.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_mem_backbone.v:318$285'.
Removing empty process `omsp_mem_backbone.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_mem_backbone.v:306$284'.
Found and cleaned up 1 empty switch in `\omsp_execution_unit.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_execution_unit.v:407$229'.
Removing empty process `omsp_execution_unit.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_execution_unit.v:407$229'.
Found and cleaned up 2 empty switches in `\omsp_execution_unit.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_execution_unit.v:392$227'.
Removing empty process `omsp_execution_unit.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_execution_unit.v:392$227'.
Removing empty process `omsp_execution_unit.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_execution_unit.v:387$225'.
Found and cleaned up 1 empty switch in `\omsp_execution_unit.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_execution_unit.v:378$221'.
Removing empty process `omsp_execution_unit.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_execution_unit.v:378$221'.
Found and cleaned up 2 empty switches in `\omsp_execution_unit.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_execution_unit.v:364$211'.
Removing empty process `omsp_execution_unit.$proc$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_execution_unit.v:364$211'.
Cleaned up 202 empty switches.

26.2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module omsp_multiplier.
<suppressed ~17 debug messages>
Optimizing module omsp_alu.
<suppressed ~2 debug messages>
Optimizing module omsp_dbg.
<suppressed ~34 debug messages>
Optimizing module omsp_register_file.
<suppressed ~24 debug messages>
Optimizing module omsp_sync_reset.
<suppressed ~1 debug messages>
Optimizing module omsp_sync_cell.
<suppressed ~1 debug messages>
Optimizing module openMSP430.
Optimizing module omsp_watchdog.
<suppressed ~9 debug messages>
Optimizing module omsp_frontend.
<suppressed ~62 debug messages>
Optimizing module omsp_clock_module.
<suppressed ~31 debug messages>
Optimizing module omsp_dbg_i2c.
<suppressed ~34 debug messages>
Optimizing module omsp_sfr.
<suppressed ~12 debug messages>
Optimizing module omsp_mem_backbone.
<suppressed ~6 debug messages>
Optimizing module omsp_execution_unit.
<suppressed ~10 debug messages>

26.3. Executing OPT_EXPR pass (perform const folding).
Optimizing module omsp_multiplier.
Optimizing module omsp_alu.
Optimizing module omsp_dbg.
Optimizing module omsp_register_file.
Optimizing module omsp_sync_reset.
Optimizing module omsp_sync_cell.
Optimizing module openMSP430.
Optimizing module omsp_watchdog.
Optimizing module omsp_frontend.
Optimizing module omsp_clock_module.
Optimizing module omsp_dbg_i2c.
Optimizing module omsp_sfr.
Optimizing module omsp_mem_backbone.
Optimizing module omsp_execution_unit.

26.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \omsp_multiplier..
Finding unused cells or wires in module \omsp_alu..
Finding unused cells or wires in module \omsp_dbg..
Finding unused cells or wires in module \omsp_register_file..
Finding unused cells or wires in module \omsp_sync_reset..
Finding unused cells or wires in module \omsp_sync_cell..
Finding unused cells or wires in module \openMSP430..
Finding unused cells or wires in module \omsp_watchdog..
Finding unused cells or wires in module \omsp_frontend..
Finding unused cells or wires in module \omsp_clock_module..
Finding unused cells or wires in module \omsp_dbg_i2c..
Finding unused cells or wires in module \omsp_sfr..
Finding unused cells or wires in module \omsp_mem_backbone..
Finding unused cells or wires in module \omsp_execution_unit..
Removed 55 unused cells and 1167 unused wires.
<suppressed ~75 debug messages>

26.5. Executing CHECK pass (checking for obvious problems).
Checking module omsp_alu...
Checking module omsp_clock_module...
Checking module omsp_dbg...
Checking module omsp_dbg_i2c...
Checking module omsp_execution_unit...
Checking module omsp_frontend...
Checking module omsp_mem_backbone...
Checking module omsp_multiplier...
Checking module omsp_register_file...
Checking module omsp_sfr...
Checking module omsp_sync_cell...
Checking module omsp_sync_reset...
Checking module omsp_watchdog...
Checking module openMSP430...
Found and reported 0 problems.

26.6. Executing OPT pass (performing simple optimizations).

26.6.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module omsp_alu.
Optimizing module omsp_clock_module.
Optimizing module omsp_dbg.
Optimizing module omsp_dbg_i2c.
Optimizing module omsp_execution_unit.
Optimizing module omsp_frontend.
Optimizing module omsp_mem_backbone.
Optimizing module omsp_multiplier.
Optimizing module omsp_register_file.
Optimizing module omsp_sfr.
Optimizing module omsp_sync_cell.
Optimizing module omsp_sync_reset.
Optimizing module omsp_watchdog.
Optimizing module openMSP430.

26.6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\omsp_alu'.
<suppressed ~12 debug messages>
Finding identical cells in module `\omsp_clock_module'.
<suppressed ~6 debug messages>
Finding identical cells in module `\omsp_dbg'.
<suppressed ~39 debug messages>
Finding identical cells in module `\omsp_dbg_i2c'.
<suppressed ~75 debug messages>
Finding identical cells in module `\omsp_execution_unit'.
<suppressed ~234 debug messages>
Finding identical cells in module `\omsp_frontend'.
<suppressed ~186 debug messages>
Finding identical cells in module `\omsp_mem_backbone'.
<suppressed ~6 debug messages>
Finding identical cells in module `\omsp_multiplier'.
<suppressed ~3 debug messages>
Finding identical cells in module `\omsp_register_file'.
Finding identical cells in module `\omsp_sfr'.
Finding identical cells in module `\omsp_sync_cell'.
Finding identical cells in module `\omsp_sync_reset'.
Finding identical cells in module `\omsp_watchdog'.
<suppressed ~3 debug messages>
Finding identical cells in module `\openMSP430'.
Removed a total of 188 cells.

26.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \omsp_alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_clock_module..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_dbg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_dbg_i2c..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_execution_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_frontend..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$2162.
    dead port 1/2 on $mux $procmux$2165.
    dead port 2/2 on $mux $procmux$2168.
    dead port 2/2 on $mux $procmux$2174.
    dead port 1/2 on $mux $procmux$2177.
    dead port 2/2 on $mux $procmux$2180.
    dead port 1/2 on $mux $procmux$2186.
    dead port 2/2 on $mux $procmux$2189.
    dead port 2/2 on $mux $procmux$2195.
    dead port 2/2 on $mux $procmux$2198.
    dead port 2/2 on $mux $procmux$2204.
    dead port 1/2 on $mux $procmux$2213.
    dead port 1/2 on $mux $procmux$2216.
    dead port 1/2 on $mux $procmux$2219.
    dead port 1/2 on $mux $procmux$2222.
    dead port 1/2 on $mux $procmux$2225.
    dead port 1/2 on $mux $procmux$2231.
    dead port 1/2 on $mux $procmux$2234.
    dead port 1/2 on $mux $procmux$2237.
    dead port 1/2 on $mux $procmux$2240.
    dead port 1/2 on $mux $procmux$2246.
    dead port 1/2 on $mux $procmux$2249.
    dead port 1/2 on $mux $procmux$2252.
    dead port 1/2 on $mux $procmux$2258.
    dead port 1/2 on $mux $procmux$2261.
    dead port 1/2 on $mux $procmux$2267.
    dead port 1/2 on $mux $procmux$2280.
    dead port 1/2 on $mux $procmux$2283.
    dead port 1/2 on $mux $procmux$2286.
    dead port 1/2 on $mux $procmux$2289.
    dead port 2/2 on $mux $procmux$2297.
    dead port 1/2 on $mux $procmux$2300.
    dead port 1/2 on $mux $procmux$2303.
    dead port 1/2 on $mux $procmux$2306.
    dead port 1/2 on $mux $procmux$2312.
    dead port 1/2 on $mux $procmux$2315.
    dead port 1/2 on $mux $procmux$2318.
    dead port 2/2 on $mux $procmux$2326.
    dead port 1/2 on $mux $procmux$2329.
    dead port 1/2 on $mux $procmux$2332.
    dead port 1/2 on $mux $procmux$2338.
    dead port 1/2 on $mux $procmux$2341.
    dead port 2/2 on $mux $procmux$2349.
    dead port 1/2 on $mux $procmux$2352.
    dead port 1/2 on $mux $procmux$2358.
    dead port 2/2 on $mux $procmux$2392.
Running muxtree optimizer on module \omsp_mem_backbone..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_multiplier..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_register_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_sfr..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_sync_cell..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_sync_reset..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_watchdog..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \openMSP430..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 46 multiplexer ports.
<suppressed ~728 debug messages>

26.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \omsp_alu.
  Optimizing cells in module \omsp_clock_module.
  Optimizing cells in module \omsp_dbg.
    New ctrl vector for $pmux cell $procmux$1979: { $eq$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:764$945_Y $procmux$1982_CMP $auto$opt_reduce.cc:137:opt_pmux$3177 }
  Optimizing cells in module \omsp_dbg.
  Optimizing cells in module \omsp_dbg_i2c.
  Optimizing cells in module \omsp_execution_unit.
  Optimizing cells in module \omsp_frontend.
    New ctrl vector for $pmux cell $procmux$2117: { $procmux$2130_CMP $procmux$2129_CMP $procmux$2128_CMP $procmux$2127_CMP $procmux$2125_CMP $eq$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:856$1638_Y $procmux$2123_CMP $auto$opt_reduce.cc:137:opt_pmux$3181 $eq$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:923$1670_Y $eq$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:851$1636_Y $auto$opt_reduce.cc:137:opt_pmux$3179 }
    New ctrl vector for $pmux cell $procmux$2781: { $eq$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:307$1304_Y $eq$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:347$1507_Y $eq$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:281$1278_Y $eq$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:453$1527_Y $auto$opt_reduce.cc:137:opt_pmux$3183 }
  Optimizing cells in module \omsp_frontend.
  Optimizing cells in module \omsp_mem_backbone.
  Optimizing cells in module \omsp_multiplier.
  Optimizing cells in module \omsp_register_file.
  Optimizing cells in module \omsp_sfr.
  Optimizing cells in module \omsp_sync_cell.
  Optimizing cells in module \omsp_sync_reset.
  Optimizing cells in module \omsp_watchdog.
  Optimizing cells in module \openMSP430.
Performed a total of 3 changes.

26.6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\omsp_alu'.
Finding identical cells in module `\omsp_clock_module'.
Finding identical cells in module `\omsp_dbg'.
Finding identical cells in module `\omsp_dbg_i2c'.
Finding identical cells in module `\omsp_execution_unit'.
Finding identical cells in module `\omsp_frontend'.
Finding identical cells in module `\omsp_mem_backbone'.
Finding identical cells in module `\omsp_multiplier'.
Finding identical cells in module `\omsp_register_file'.
Finding identical cells in module `\omsp_sfr'.
Finding identical cells in module `\omsp_sync_cell'.
Finding identical cells in module `\omsp_sync_reset'.
Finding identical cells in module `\omsp_watchdog'.
Finding identical cells in module `\openMSP430'.
Removed a total of 0 cells.

26.6.6. Executing OPT_DFF pass (perform DFF optimizations).

26.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \omsp_alu..
Finding unused cells or wires in module \omsp_clock_module..
Finding unused cells or wires in module \omsp_dbg..
Finding unused cells or wires in module \omsp_dbg_i2c..
Finding unused cells or wires in module \omsp_execution_unit..
Finding unused cells or wires in module \omsp_frontend..
Finding unused cells or wires in module \omsp_mem_backbone..
Finding unused cells or wires in module \omsp_multiplier..
Finding unused cells or wires in module \omsp_register_file..
Finding unused cells or wires in module \omsp_sfr..
Finding unused cells or wires in module \omsp_sync_cell..
Finding unused cells or wires in module \omsp_sync_reset..
Finding unused cells or wires in module \omsp_watchdog..
Finding unused cells or wires in module \openMSP430..
Removed 0 unused cells and 233 unused wires.
<suppressed ~9 debug messages>

26.6.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module omsp_alu.
Optimizing module omsp_clock_module.
Optimizing module omsp_dbg.
Optimizing module omsp_dbg_i2c.
Optimizing module omsp_execution_unit.
Optimizing module omsp_frontend.
Optimizing module omsp_mem_backbone.
Optimizing module omsp_multiplier.
Optimizing module omsp_register_file.
Optimizing module omsp_sfr.
Optimizing module omsp_sync_cell.
Optimizing module omsp_sync_reset.
Optimizing module omsp_watchdog.
Optimizing module openMSP430.

26.6.9. Rerunning OPT passes. (Maybe there is more to do..)

26.6.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \omsp_alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_clock_module..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_dbg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_dbg_i2c..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_execution_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_frontend..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_mem_backbone..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_multiplier..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_register_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_sfr..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_sync_cell..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_sync_reset..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_watchdog..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \openMSP430..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~668 debug messages>

26.6.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \omsp_alu.
  Optimizing cells in module \omsp_clock_module.
  Optimizing cells in module \omsp_dbg.
  Optimizing cells in module \omsp_dbg_i2c.
  Optimizing cells in module \omsp_execution_unit.
  Optimizing cells in module \omsp_frontend.
  Optimizing cells in module \omsp_mem_backbone.
  Optimizing cells in module \omsp_multiplier.
  Optimizing cells in module \omsp_register_file.
  Optimizing cells in module \omsp_sfr.
  Optimizing cells in module \omsp_sync_cell.
  Optimizing cells in module \omsp_sync_reset.
  Optimizing cells in module \omsp_watchdog.
  Optimizing cells in module \openMSP430.
Performed a total of 0 changes.

26.6.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\omsp_alu'.
Finding identical cells in module `\omsp_clock_module'.
Finding identical cells in module `\omsp_dbg'.
Finding identical cells in module `\omsp_dbg_i2c'.
Finding identical cells in module `\omsp_execution_unit'.
Finding identical cells in module `\omsp_frontend'.
Finding identical cells in module `\omsp_mem_backbone'.
Finding identical cells in module `\omsp_multiplier'.
Finding identical cells in module `\omsp_register_file'.
Finding identical cells in module `\omsp_sfr'.
Finding identical cells in module `\omsp_sync_cell'.
Finding identical cells in module `\omsp_sync_reset'.
Finding identical cells in module `\omsp_watchdog'.
Finding identical cells in module `\openMSP430'.
Removed a total of 0 cells.

26.6.13. Executing OPT_DFF pass (perform DFF optimizations).

26.6.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \omsp_alu..
Finding unused cells or wires in module \omsp_clock_module..
Finding unused cells or wires in module \omsp_dbg..
Finding unused cells or wires in module \omsp_dbg_i2c..
Finding unused cells or wires in module \omsp_execution_unit..
Finding unused cells or wires in module \omsp_frontend..
Finding unused cells or wires in module \omsp_mem_backbone..
Finding unused cells or wires in module \omsp_multiplier..
Finding unused cells or wires in module \omsp_register_file..
Finding unused cells or wires in module \omsp_sfr..
Finding unused cells or wires in module \omsp_sync_cell..
Finding unused cells or wires in module \omsp_sync_reset..
Finding unused cells or wires in module \omsp_watchdog..
Finding unused cells or wires in module \openMSP430..

26.6.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module omsp_alu.
Optimizing module omsp_clock_module.
Optimizing module omsp_dbg.
Optimizing module omsp_dbg_i2c.
Optimizing module omsp_execution_unit.
Optimizing module omsp_frontend.
Optimizing module omsp_mem_backbone.
Optimizing module omsp_multiplier.
Optimizing module omsp_register_file.
Optimizing module omsp_sfr.
Optimizing module omsp_sync_cell.
Optimizing module omsp_sync_reset.
Optimizing module omsp_watchdog.
Optimizing module openMSP430.

26.6.16. Finished fast OPT passes. (There is nothing left to do.)

26.7. Executing FSM pass (extract and optimize FSM).

26.7.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking omsp_dbg.mem_state as FSM state register:
    Circuit seems to be self-resetting.
Not marking omsp_dbg_i2c.dbg_state as FSM state register:
    Circuit seems to be self-resetting.
Not marking omsp_dbg_i2c.i2c_state as FSM state register:
    Circuit seems to be self-resetting.
Not marking omsp_frontend.e_state as FSM state register:
    Register is connected to module port.
    Users of register don't seem to benefit from recoding.
    Circuit seems to be self-resetting.
Not marking omsp_frontend.i_state as FSM state register:
    Circuit seems to be self-resetting.
Not marking omsp_frontend.inst_ad as FSM state register:
    Register is connected to module port.
    Users of register don't seem to benefit from recoding.
Not marking omsp_frontend.irq_num as FSM state register:
    Users of register don't seem to benefit from recoding.

26.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).

26.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).

26.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \omsp_alu..
Finding unused cells or wires in module \omsp_clock_module..
Finding unused cells or wires in module \omsp_dbg..
Finding unused cells or wires in module \omsp_dbg_i2c..
Finding unused cells or wires in module \omsp_execution_unit..
Finding unused cells or wires in module \omsp_frontend..
Finding unused cells or wires in module \omsp_mem_backbone..
Finding unused cells or wires in module \omsp_multiplier..
Finding unused cells or wires in module \omsp_register_file..
Finding unused cells or wires in module \omsp_sfr..
Finding unused cells or wires in module \omsp_sync_cell..
Finding unused cells or wires in module \omsp_sync_reset..
Finding unused cells or wires in module \omsp_watchdog..
Finding unused cells or wires in module \openMSP430..

26.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).

26.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

26.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

26.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

26.8. Executing OPT pass (performing simple optimizations).

26.8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module omsp_alu.
Optimizing module omsp_clock_module.
Optimizing module omsp_dbg.
Optimizing module omsp_dbg_i2c.
Optimizing module omsp_execution_unit.
Optimizing module omsp_frontend.
Optimizing module omsp_mem_backbone.
Optimizing module omsp_multiplier.
Optimizing module omsp_register_file.
Optimizing module omsp_sfr.
Optimizing module omsp_sync_cell.
Optimizing module omsp_sync_reset.
Optimizing module omsp_watchdog.
Optimizing module openMSP430.

26.8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\omsp_alu'.
Finding identical cells in module `\omsp_clock_module'.
Finding identical cells in module `\omsp_dbg'.
Finding identical cells in module `\omsp_dbg_i2c'.
Finding identical cells in module `\omsp_execution_unit'.
Finding identical cells in module `\omsp_frontend'.
Finding identical cells in module `\omsp_mem_backbone'.
Finding identical cells in module `\omsp_multiplier'.
Finding identical cells in module `\omsp_register_file'.
Finding identical cells in module `\omsp_sfr'.
Finding identical cells in module `\omsp_sync_cell'.
Finding identical cells in module `\omsp_sync_reset'.
Finding identical cells in module `\omsp_watchdog'.
Finding identical cells in module `\openMSP430'.
Removed a total of 0 cells.

26.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \omsp_alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_clock_module..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_dbg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_dbg_i2c..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_execution_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_frontend..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_mem_backbone..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_multiplier..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_register_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_sfr..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_sync_cell..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_sync_reset..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_watchdog..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \openMSP430..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~668 debug messages>

26.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \omsp_alu.
  Optimizing cells in module \omsp_clock_module.
  Optimizing cells in module \omsp_dbg.
  Optimizing cells in module \omsp_dbg_i2c.
  Optimizing cells in module \omsp_execution_unit.
  Optimizing cells in module \omsp_frontend.
  Optimizing cells in module \omsp_mem_backbone.
  Optimizing cells in module \omsp_multiplier.
  Optimizing cells in module \omsp_register_file.
  Optimizing cells in module \omsp_sfr.
  Optimizing cells in module \omsp_sync_cell.
  Optimizing cells in module \omsp_sync_reset.
  Optimizing cells in module \omsp_watchdog.
  Optimizing cells in module \openMSP430.
Performed a total of 0 changes.

26.8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\omsp_alu'.
Finding identical cells in module `\omsp_clock_module'.
Finding identical cells in module `\omsp_dbg'.
Finding identical cells in module `\omsp_dbg_i2c'.
Finding identical cells in module `\omsp_execution_unit'.
Finding identical cells in module `\omsp_frontend'.
Finding identical cells in module `\omsp_mem_backbone'.
Finding identical cells in module `\omsp_multiplier'.
Finding identical cells in module `\omsp_register_file'.
Finding identical cells in module `\omsp_sfr'.
Finding identical cells in module `\omsp_sync_cell'.
Finding identical cells in module `\omsp_sync_reset'.
Finding identical cells in module `\omsp_watchdog'.
Finding identical cells in module `\openMSP430'.
Removed a total of 0 cells.

26.8.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$3091 ($adff) from module omsp_clock_module (D = { 2'00 \per_din [13:12] 4'0000 }, Q = \bcsctl1).
Adding EN signal on $procdff$3088 ($adff) from module omsp_clock_module (D = { 4'0000 \per_din [3:1] 1'0 }, Q = \bcsctl2).
Adding EN signal on $procdff$3082 ($adff) from module omsp_clock_module (D = $add$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_clock_module.v:952$568_Y, Q = \aclk_div).
Adding EN signal on $procdff$3073 ($adff) from module omsp_clock_module (D = $add$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_clock_module.v:1144$590_Y, Q = \smclk_div).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$3185 ($adffe) from module omsp_clock_module.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$3185 ($adffe) from module omsp_clock_module.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$3185 ($adffe) from module omsp_clock_module.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$3185 ($adffe) from module omsp_clock_module.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$3185 ($adffe) from module omsp_clock_module.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$3184 ($adffe) from module omsp_clock_module.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$3184 ($adffe) from module omsp_clock_module.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$3184 ($adffe) from module omsp_clock_module.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$3184 ($adffe) from module omsp_clock_module.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$3184 ($adffe) from module omsp_clock_module.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$3184 ($adffe) from module omsp_clock_module.
Adding EN signal on $procdff$2923 ($adff) from module omsp_dbg (D = \dbg_din [6:3], Q = \cpu_ctl).
Adding EN signal on $procdff$2917 ($adff) from module omsp_dbg (D = \dbg_din [3:1], Q = \mem_ctl).
Adding EN signal on $procdff$2911 ($adff) from module omsp_dbg (D = $0\mem_data[15:0], Q = \mem_data).
Adding EN signal on $procdff$2896 ($adff) from module omsp_dbg (D = $0\halt_flag[0:0], Q = \halt_flag).
Adding EN signal on $procdff$2893 ($adff) from module omsp_dbg (D = $0\mem_burst[0:0], Q = \mem_burst).
Adding EN signal on $procdff$3124 ($adff) from module omsp_dbg_i2c (D = $0\i2c_active_seq[0:0], Q = \i2c_active_seq).
Adding EN signal on $procdff$3118 ($adff) from module omsp_dbg_i2c (D = \shift_buf_nxt, Q = \shift_buf).
Adding EN signal on $procdff$3115 ($adff) from module omsp_dbg_i2c (D = $not$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:333$454_Y, Q = \dbg_i2c_sda_out).
Adding EN signal on $procdff$3109 ($adff) from module omsp_dbg_i2c (D = $0\dbg_bw[0:0], Q = \dbg_bw).
Adding EN signal on $procdff$3106 ($adff) from module omsp_dbg_i2c (D = $0\dbg_addr[5:0], Q = \dbg_addr).
Adding EN signal on $procdff$3103 ($adff) from module omsp_dbg_i2c (D = \shift_buf [7:0], Q = \dbg_din_lo).
Adding EN signal on $procdff$3100 ($adff) from module omsp_dbg_i2c (D = $0\dbg_din_hi[7:0], Q = \dbg_din_hi).
Adding EN signal on $procdff$3175 ($adff) from module omsp_execution_unit (D = $0\mdb_out_nxt[15:0], Q = \mdb_out_nxt).
Adding EN signal on $procdff$3172 ($adff) from module omsp_execution_unit (D = \alu_out_add [0], Q = \mab_lsb).
Adding EN signal on $procdff$3166 ($adff) from module omsp_execution_unit (D = $0\mdb_in_buf_valid[0:0], Q = \mdb_in_buf_valid).
Adding EN signal on $procdff$3163 ($adff) from module omsp_execution_unit (D = \mdb_in_bw, Q = \mdb_in_buf).
Adding EN signal on $procdff$3061 ($adff) from module omsp_frontend (D = 1'0, Q = \inst_irq_rst).
Adding EN signal on $procdff$3049 ($adff) from module omsp_frontend (D = $65\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1506, Q = \irq_num).
Adding EN signal on $procdff$3040 ($adff) from module omsp_frontend (D = $0\inst_sext[15:0], Q = \inst_sext).
Adding EN signal on $procdff$3037 ($adff) from module omsp_frontend (D = $0\inst_dext[15:0], Q = \inst_dext).
Adding EN signal on $procdff$3034 ($adff) from module omsp_frontend (D = \inst_type_nxt, Q = \inst_type).
Adding EN signal on $procdff$3031 ($adff) from module omsp_frontend (D = \inst_so_nxt, Q = \inst_so).
Adding EN signal on $procdff$3028 ($adff) from module omsp_frontend (D = \mdb_in [12:10], Q = \inst_jmp_bin).
Adding EN signal on $procdff$3025 ($adff) from module omsp_frontend (D = \inst_to_1hot [4], Q = \inst_mov).
Adding EN signal on $procdff$3022 ($adff) from module omsp_frontend (D = \mdb_in [3:0], Q = \inst_dest_bin).
Adding EN signal on $procdff$3019 ($adff) from module omsp_frontend (D = \mdb_in [11:8], Q = \inst_src_bin).
Adding EN signal on $procdff$3016 ($adff) from module omsp_frontend (D = { \is_const \inst_as_nxt [6:0] }, Q = \inst_as).
Adding EN signal on $procdff$3013 ($adff) from module omsp_frontend (D = \inst_ad_nxt, Q = \inst_ad).
Adding EN signal on $procdff$3010 ($adff) from module omsp_frontend (D = $and$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:807$1602_Y, Q = \inst_bw).
Adding EN signal on $procdff$3007 ($adff) from module omsp_frontend (D = \inst_sz_nxt, Q = \inst_sz).
Adding EN signal on $procdff$3004 ($adff) from module omsp_frontend (D = $0\exec_jmp[0:0], Q = \exec_jmp).
Adding EN signal on $procdff$3001 ($adff) from module omsp_frontend (D = $0\exec_dst_wr[0:0], Q = \exec_dst_wr).
Adding EN signal on $procdff$2998 ($adff) from module omsp_frontend (D = $0\exec_src_wr[0:0], Q = \exec_src_wr).
Adding EN signal on $procdff$2995 ($adff) from module omsp_frontend (D = $0\exec_dext_rdy[0:0], Q = \exec_dext_rdy).
Adding EN signal on $procdff$2989 ($adff) from module omsp_frontend (D = { \exec_no_wr \alu_shift \alu_stat_f \alu_stat_7 \inst_to_1hot [10] \inst_to_1hot [14:13] \alu_and \alu_add \alu_inc_c \alu_inc \alu_src_inv }, Q = \inst_alu).
Adding EN signal on $procdff$3154 ($adff) from module omsp_mem_backbone (D = \pmem_dout, Q = \pmem_dout_bckup).
Adding EN signal on $procdff$3151 ($adff) from module omsp_mem_backbone (D = $0\pmem_dout_bckup_sel[0:0], Q = \pmem_dout_bckup_sel).
Adding EN signal on $procdff$2881 ($adff) from module omsp_multiplier (D = \per_din_msk, Q = \op1).
Adding EN signal on $procdff$2878 ($adff) from module omsp_multiplier (D = \per_din_msk, Q = \op2).
Adding EN signal on $procdff$2875 ($adff) from module omsp_multiplier (D = $0\reslo[15:0], Q = \reslo).
Adding EN signal on $procdff$2872 ($adff) from module omsp_multiplier (D = $0\reshi[15:0], Q = \reshi).
Adding EN signal on $procdff$2869 ($adff) from module omsp_multiplier (D = $0\sumext_s[1:0], Q = \sumext_s).
Adding EN signal on $procdff$2866 ($adff) from module omsp_multiplier (D = $or$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_multiplier.v:317$1050_Y, Q = \sign_sel).
Adding EN signal on $procdff$2863 ($adff) from module omsp_multiplier (D = $or$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_multiplier.v:328$1052_Y, Q = \acc_sel).
Adding EN signal on $procdff$2968 ($adff) from module omsp_register_file (D = $0\r1[15:0], Q = \r1).
Adding EN signal on $procdff$2965 ($adff) from module omsp_register_file (D = $0\r2[15:0] [0], Q = \r2 [0]).
Adding EN signal on $procdff$2965 ($adff) from module omsp_register_file (D = $0\r2[15:0] [1], Q = \r2 [1]).
Adding EN signal on $procdff$2965 ($adff) from module omsp_register_file (D = $0\r2[15:0] [2], Q = \r2 [2]).
Adding EN signal on $procdff$2965 ($adff) from module omsp_register_file (D = $0\r2[15:0] [8], Q = \r2 [8]).
Adding EN signal on $procdff$2965 ($adff) from module omsp_register_file (D = { $0\r2[15:0] [7] $0\r2[15:0] [5] $0\r2[15:0] [3] }, Q = { \r2 [7] \r2 [5] \r2 [3] }).
Adding EN signal on $procdff$2962 ($adff) from module omsp_register_file (D = { \pc_sw [15:9] \reg_dest_val_in [8:0] }, Q = \r3).
Adding EN signal on $procdff$2959 ($adff) from module omsp_register_file (D = $0\r4[15:0], Q = \r4).
Adding EN signal on $procdff$2956 ($adff) from module omsp_register_file (D = $0\r5[15:0], Q = \r5).
Adding EN signal on $procdff$2953 ($adff) from module omsp_register_file (D = $0\r6[15:0], Q = \r6).
Adding EN signal on $procdff$2950 ($adff) from module omsp_register_file (D = $0\r7[15:0], Q = \r7).
Adding EN signal on $procdff$2947 ($adff) from module omsp_register_file (D = $0\r8[15:0], Q = \r8).
Adding EN signal on $procdff$2944 ($adff) from module omsp_register_file (D = $0\r9[15:0], Q = \r9).
Adding EN signal on $procdff$2941 ($adff) from module omsp_register_file (D = $0\r10[15:0], Q = \r10).
Adding EN signal on $procdff$2938 ($adff) from module omsp_register_file (D = $0\r11[15:0], Q = \r11).
Adding EN signal on $procdff$2935 ($adff) from module omsp_register_file (D = $0\r12[15:0], Q = \r12).
Adding EN signal on $procdff$2932 ($adff) from module omsp_register_file (D = $0\r13[15:0], Q = \r13).
Adding EN signal on $procdff$2929 ($adff) from module omsp_register_file (D = $0\r14[15:0], Q = \r14).
Adding EN signal on $procdff$2926 ($adff) from module omsp_register_file (D = $0\r15[15:0], Q = \r15).
Adding EN signal on $procdff$3142 ($adff) from module omsp_sfr (D = \per_din [0], Q = \wdtie).
Adding EN signal on $procdff$2986 ($adff) from module omsp_watchdog (D = { \per_din [7] 2'00 \per_din [4] 1'0 \per_din [2:0] }, Q = \wdtctl).
Adding EN signal on $procdff$2983 ($adff) from module omsp_watchdog (D = $0\wdtcnt[15:0], Q = \wdtcnt).
Adding EN signal on $procdff$2980 ($adff) from module omsp_watchdog (D = $0\wdtifg[0:0], Q = \wdtifg).
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$3331 ($adffe) from module omsp_watchdog.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$3331 ($adffe) from module omsp_watchdog.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$3331 ($adffe) from module omsp_watchdog.

26.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \omsp_alu..
Finding unused cells or wires in module \omsp_clock_module..
Finding unused cells or wires in module \omsp_dbg..
Finding unused cells or wires in module \omsp_dbg_i2c..
Finding unused cells or wires in module \omsp_execution_unit..
Finding unused cells or wires in module \omsp_frontend..
Finding unused cells or wires in module \omsp_mem_backbone..
Finding unused cells or wires in module \omsp_multiplier..
Finding unused cells or wires in module \omsp_register_file..
Finding unused cells or wires in module \omsp_sfr..
Finding unused cells or wires in module \omsp_sync_cell..
Finding unused cells or wires in module \omsp_sync_reset..
Finding unused cells or wires in module \omsp_watchdog..
Finding unused cells or wires in module \openMSP430..
Removed 31 unused cells and 31 unused wires.
<suppressed ~41 debug messages>

26.8.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module omsp_alu.
Optimizing module omsp_clock_module.
<suppressed ~5 debug messages>
Optimizing module omsp_dbg.
<suppressed ~3 debug messages>
Optimizing module omsp_dbg_i2c.
<suppressed ~5 debug messages>
Optimizing module omsp_execution_unit.
<suppressed ~2 debug messages>
Optimizing module omsp_frontend.
<suppressed ~6 debug messages>
Optimizing module omsp_mem_backbone.
<suppressed ~1 debug messages>
Optimizing module omsp_multiplier.
<suppressed ~3 debug messages>
Optimizing module omsp_register_file.
<suppressed ~18 debug messages>
Optimizing module omsp_sfr.
Optimizing module omsp_sync_cell.
Optimizing module omsp_sync_reset.
Optimizing module omsp_watchdog.
<suppressed ~2 debug messages>
Optimizing module openMSP430.

26.8.9. Rerunning OPT passes. (Maybe there is more to do..)

26.8.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \omsp_alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_clock_module..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_dbg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_dbg_i2c..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_execution_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_frontend..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_mem_backbone..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_multiplier..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_register_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_sfr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_sync_cell..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_sync_reset..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_watchdog..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \openMSP430..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~601 debug messages>

26.8.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \omsp_alu.
  Optimizing cells in module \omsp_clock_module.
  Optimizing cells in module \omsp_dbg.
  Optimizing cells in module \omsp_dbg_i2c.
  Optimizing cells in module \omsp_execution_unit.
  Optimizing cells in module \omsp_frontend.
  Optimizing cells in module \omsp_mem_backbone.
  Optimizing cells in module \omsp_multiplier.
  Optimizing cells in module \omsp_register_file.
  Optimizing cells in module \omsp_sfr.
  Optimizing cells in module \omsp_sync_cell.
  Optimizing cells in module \omsp_sync_reset.
  Optimizing cells in module \omsp_watchdog.
  Optimizing cells in module \openMSP430.
Performed a total of 0 changes.

26.8.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\omsp_alu'.
Finding identical cells in module `\omsp_clock_module'.
Finding identical cells in module `\omsp_dbg'.
Finding identical cells in module `\omsp_dbg_i2c'.
<suppressed ~3 debug messages>
Finding identical cells in module `\omsp_execution_unit'.
Finding identical cells in module `\omsp_frontend'.
Finding identical cells in module `\omsp_mem_backbone'.
Finding identical cells in module `\omsp_multiplier'.
Finding identical cells in module `\omsp_register_file'.
Finding identical cells in module `\omsp_sfr'.
Finding identical cells in module `\omsp_sync_cell'.
Finding identical cells in module `\omsp_sync_reset'.
Finding identical cells in module `\omsp_watchdog'.
Finding identical cells in module `\openMSP430'.
Removed a total of 1 cells.

26.8.13. Executing OPT_DFF pass (perform DFF optimizations).

26.8.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \omsp_alu..
Finding unused cells or wires in module \omsp_clock_module..
Finding unused cells or wires in module \omsp_dbg..
Finding unused cells or wires in module \omsp_dbg_i2c..
Finding unused cells or wires in module \omsp_execution_unit..
Finding unused cells or wires in module \omsp_frontend..
Finding unused cells or wires in module \omsp_mem_backbone..
Finding unused cells or wires in module \omsp_multiplier..
Finding unused cells or wires in module \omsp_register_file..
Finding unused cells or wires in module \omsp_sfr..
Finding unused cells or wires in module \omsp_sync_cell..
Finding unused cells or wires in module \omsp_sync_reset..
Finding unused cells or wires in module \omsp_watchdog..
Finding unused cells or wires in module \openMSP430..
Removed 0 unused cells and 6 unused wires.
<suppressed ~2 debug messages>

26.8.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module omsp_alu.
Optimizing module omsp_clock_module.
Optimizing module omsp_dbg.
Optimizing module omsp_dbg_i2c.
Optimizing module omsp_execution_unit.
Optimizing module omsp_frontend.
Optimizing module omsp_mem_backbone.
Optimizing module omsp_multiplier.
Optimizing module omsp_register_file.
Optimizing module omsp_sfr.
Optimizing module omsp_sync_cell.
Optimizing module omsp_sync_reset.
Optimizing module omsp_watchdog.
Optimizing module openMSP430.

26.8.16. Rerunning OPT passes. (Maybe there is more to do..)

26.8.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \omsp_alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_clock_module..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_dbg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_dbg_i2c..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_execution_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_frontend..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_mem_backbone..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_multiplier..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_register_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_sfr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_sync_cell..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_sync_reset..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_watchdog..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \openMSP430..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~601 debug messages>

26.8.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \omsp_alu.
  Optimizing cells in module \omsp_clock_module.
  Optimizing cells in module \omsp_dbg.
  Optimizing cells in module \omsp_dbg_i2c.
  Optimizing cells in module \omsp_execution_unit.
  Optimizing cells in module \omsp_frontend.
  Optimizing cells in module \omsp_mem_backbone.
  Optimizing cells in module \omsp_multiplier.
  Optimizing cells in module \omsp_register_file.
  Optimizing cells in module \omsp_sfr.
  Optimizing cells in module \omsp_sync_cell.
  Optimizing cells in module \omsp_sync_reset.
  Optimizing cells in module \omsp_watchdog.
  Optimizing cells in module \openMSP430.
Performed a total of 0 changes.

26.8.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\omsp_alu'.
Finding identical cells in module `\omsp_clock_module'.
Finding identical cells in module `\omsp_dbg'.
Finding identical cells in module `\omsp_dbg_i2c'.
Finding identical cells in module `\omsp_execution_unit'.
Finding identical cells in module `\omsp_frontend'.
Finding identical cells in module `\omsp_mem_backbone'.
Finding identical cells in module `\omsp_multiplier'.
Finding identical cells in module `\omsp_register_file'.
Finding identical cells in module `\omsp_sfr'.
Finding identical cells in module `\omsp_sync_cell'.
Finding identical cells in module `\omsp_sync_reset'.
Finding identical cells in module `\omsp_watchdog'.
Finding identical cells in module `\openMSP430'.
Removed a total of 0 cells.

26.8.20. Executing OPT_DFF pass (perform DFF optimizations).

26.8.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \omsp_alu..
Finding unused cells or wires in module \omsp_clock_module..
Finding unused cells or wires in module \omsp_dbg..
Finding unused cells or wires in module \omsp_dbg_i2c..
Finding unused cells or wires in module \omsp_execution_unit..
Finding unused cells or wires in module \omsp_frontend..
Finding unused cells or wires in module \omsp_mem_backbone..
Finding unused cells or wires in module \omsp_multiplier..
Finding unused cells or wires in module \omsp_register_file..
Finding unused cells or wires in module \omsp_sfr..
Finding unused cells or wires in module \omsp_sync_cell..
Finding unused cells or wires in module \omsp_sync_reset..
Finding unused cells or wires in module \omsp_watchdog..
Finding unused cells or wires in module \openMSP430..

26.8.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module omsp_alu.
Optimizing module omsp_clock_module.
Optimizing module omsp_dbg.
Optimizing module omsp_dbg_i2c.
Optimizing module omsp_execution_unit.
Optimizing module omsp_frontend.
Optimizing module omsp_mem_backbone.
Optimizing module omsp_multiplier.
Optimizing module omsp_register_file.
Optimizing module omsp_sfr.
Optimizing module omsp_sync_cell.
Optimizing module omsp_sync_reset.
Optimizing module omsp_watchdog.
Optimizing module openMSP430.

26.8.23. Finished fast OPT passes. (There is nothing left to do.)

26.9. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 17) from port A of cell omsp_alu.$and$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:168$1108 ($and).
Removed top 1 bits (of 17) from port B of cell omsp_alu.$add$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:171$1109 ($add).
Removed top 1 bits (of 17) from port A of cell omsp_alu.$and$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:172$1110 ($and).
Removed top 1 bits (of 17) from port B of cell omsp_alu.$and$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:172$1110 ($and).
Removed top 1 bits (of 17) from port Y of cell omsp_alu.$and$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:172$1110 ($and).
Removed top 1 bits (of 17) from port A of cell omsp_alu.$or$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:173$1111 ($or).
Removed top 1 bits (of 17) from port B of cell omsp_alu.$or$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:173$1111 ($or).
Removed top 1 bits (of 17) from port Y of cell omsp_alu.$or$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:173$1111 ($or).
Removed top 1 bits (of 17) from port A of cell omsp_alu.$xor$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:174$1112 ($xor).
Removed top 1 bits (of 17) from port B of cell omsp_alu.$xor$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:174$1112 ($xor).
Removed top 1 bits (of 17) from port Y of cell omsp_alu.$xor$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:174$1112 ($xor).
Removed top 16 bits (of 17) from port B of cell omsp_alu.$add$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:180$1116 ($add).
Removed top 1 bits (of 17) from port B of cell omsp_alu.$and$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:212$1126 ($and).
Removed top 1 bits (of 17) from port B of cell omsp_alu.$and$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:213$1127 ($and).
Removed top 1 bits (of 17) from port B of cell omsp_alu.$and$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:214$1129 ($and).
Removed top 1 bits (of 17) from port B of cell omsp_alu.$and$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:215$1131 ($and).
Removed top 1 bits (of 17) from port B of cell omsp_alu.$and$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:216$1133 ($and).
Removed top 1 bits (of 17) from port B of cell omsp_alu.$and$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:217$1135 ($and).
Removed top 1 bits (of 17) from port B of cell omsp_alu.$and$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:218$1137 ($and).
Removed top 1 bits (of 5) from port A of cell omsp_alu.$add$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:100$1182 ($add).
Removed top 1 bits (of 5) from port B of cell omsp_alu.$add$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:100$1182 ($add).
Removed top 4 bits (of 5) from port B of cell omsp_alu.$add$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:100$1183 ($add).
Removed top 1 bits (of 5) from port B of cell omsp_alu.$lt$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:101$1184 ($lt).
Removed top 2 bits (of 5) from port B of cell omsp_alu.$add$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:102$1186 ($add).
Removed top 1 bits (of 5) from port A of cell omsp_alu.$add$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:100$1194 ($add).
Removed top 1 bits (of 5) from port B of cell omsp_alu.$add$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:100$1194 ($add).
Removed top 4 bits (of 5) from port B of cell omsp_alu.$add$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:100$1195 ($add).
Removed top 1 bits (of 5) from port B of cell omsp_alu.$lt$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:101$1196 ($lt).
Removed top 2 bits (of 5) from port B of cell omsp_alu.$add$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:102$1198 ($add).
Removed top 1 bits (of 5) from port A of cell omsp_alu.$add$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:100$1206 ($add).
Removed top 1 bits (of 5) from port B of cell omsp_alu.$add$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:100$1206 ($add).
Removed top 4 bits (of 5) from port B of cell omsp_alu.$add$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:100$1207 ($add).
Removed top 1 bits (of 5) from port B of cell omsp_alu.$lt$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:101$1208 ($lt).
Removed top 2 bits (of 5) from port B of cell omsp_alu.$add$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:102$1210 ($add).
Removed top 1 bits (of 5) from port A of cell omsp_alu.$add$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:100$1218 ($add).
Removed top 1 bits (of 5) from port B of cell omsp_alu.$add$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:100$1218 ($add).
Removed top 4 bits (of 5) from port B of cell omsp_alu.$add$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:100$1219 ($add).
Removed top 1 bits (of 5) from port B of cell omsp_alu.$lt$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:101$1220 ($lt).
Removed top 2 bits (of 5) from port B of cell omsp_alu.$add$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:102$1222 ($add).
Removed top 1 bits (of 17) from wire omsp_alu.alu_and.
Removed top 1 bits (of 17) from wire omsp_alu.alu_or.
Removed top 1 bits (of 17) from wire omsp_alu.alu_shift.
Removed top 1 bits (of 17) from wire omsp_alu.alu_swpb.
Removed top 1 bits (of 17) from wire omsp_alu.alu_sxt.
Removed top 1 bits (of 17) from wire omsp_alu.alu_xor.
Removed top 1 bits (of 17) from wire omsp_alu.op_dst_in.
Removed top 1 bits (of 17) from wire omsp_alu.op_src_in.
Removed top 8 bits (of 11) from port B of cell omsp_clock_module.$eq$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_clock_module.v:172$518 ($eq).
Removed top 1 bits (of 3) from port B of cell omsp_clock_module.$eq$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_clock_module.v:178$520 ($eq).
Removed top 8 bits (of 16) from port A of cell omsp_clock_module.$or$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_clock_module.v:178$524 ($or).
Removed top 7 bits (of 16) from port B of cell omsp_clock_module.$or$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_clock_module.v:178$524 ($or).
Removed top 7 bits (of 16) from port Y of cell omsp_clock_module.$or$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_clock_module.v:178$524 ($or).
Removed top 7 bits (of 16) from port A of cell omsp_clock_module.$and$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_clock_module.v:187$530 ($and).
Removed top 8 bits (of 16) from port Y of cell omsp_clock_module.$and$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_clock_module.v:187$530 ($and).
Removed top 1 bits (of 9) from port A of cell omsp_clock_module.$and$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_clock_module.v:187$530 ($and).
Removed top 8 bits (of 16) from port B of cell omsp_clock_module.$and$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_clock_module.v:187$530 ($and).
Removed top 7 bits (of 16) from port A of cell omsp_clock_module.$and$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_clock_module.v:188$531 ($and).
Removed top 7 bits (of 16) from port Y of cell omsp_clock_module.$and$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_clock_module.v:188$531 ($and).
Removed top 7 bits (of 16) from port B of cell omsp_clock_module.$and$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_clock_module.v:188$531 ($and).
Removed top 7 bits (of 16) from port A of cell omsp_clock_module.$and$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_clock_module.v:189$532 ($and).
Removed top 7 bits (of 16) from port Y of cell omsp_clock_module.$and$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_clock_module.v:189$532 ($and).
Removed top 7 bits (of 16) from port B of cell omsp_clock_module.$and$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_clock_module.v:189$532 ($and).
Removed top 2 bits (of 8) from port A of cell omsp_clock_module.$and$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_clock_module.v:298$544 ($and).
Removed top 4 bits (of 8) from port A of cell omsp_clock_module.$and$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_clock_module.v:299$546 ($and).
Removed top 8 bits (of 16) from port B of cell omsp_clock_module.$or$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_clock_module.v:301$548 ($or).
Removed top 1 bits (of 2) from port B of cell omsp_clock_module.$eq$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_clock_module.v:946$557 ($eq).
Removed top 2 bits (of 3) from port B of cell omsp_clock_module.$add$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_clock_module.v:952$568 ($add).
Removed top 1 bits (of 2) from port B of cell omsp_clock_module.$eq$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_clock_module.v:1134$577 ($eq).
Removed top 2 bits (of 3) from port B of cell omsp_clock_module.$add$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_clock_module.v:1144$590 ($add).
Removed top 8 bits (of 16) from wire omsp_clock_module.$and$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_clock_module.v:178$521_Y.
Removed top 2 bits (of 8) from wire omsp_clock_module.bcsctl1.
Removed top 4 bits (of 8) from wire omsp_clock_module.bcsctl2.
Removed top 8 bits (of 16) from wire omsp_clock_module.bcsctl2_rd.
Removed top 1 bits (of 4) from wire omsp_clock_module.reg_addr.
Removed top 7 bits (of 16) from wire omsp_clock_module.reg_dec.
Removed top 8 bits (of 16) from wire omsp_clock_module.reg_hi_wr.
Removed top 7 bits (of 16) from wire omsp_clock_module.reg_lo_wr.
Removed top 27 address bits (of 32) from memory init port omsp_dbg.$auto$mem.cc:351:emit$1937 ($auto$proc_rom.cc:155:do_switch$1935).
Removed top 1 bits (of 2) from port B of cell omsp_dbg.$procmux$1982_CMP0 ($eq).
Removed top 17 bits (of 25) from port Y of cell omsp_dbg.$and$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:285$830 ($and).
Removed top 17 bits (of 25) from port A of cell omsp_dbg.$and$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:285$830 ($and).
Removed top 17 bits (of 25) from port B of cell omsp_dbg.$and$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:285$830 ($and).
Removed top 8 bits (of 16) from mux cell omsp_dbg.$ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:411$849 ($mux).
Removed top 15 bits (of 16) from mux cell omsp_dbg.$ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:431$864 ($mux).
Removed top 14 bits (of 16) from mux cell omsp_dbg.$ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:430$865 ($mux).
Removed top 14 bits (of 16) from mux cell omsp_dbg.$ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:429$866 ($mux).
Removed top 14 bits (of 16) from port B of cell omsp_dbg.$add$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:436$868 ($add).
Removed top 9 bits (of 16) from port A of cell omsp_dbg.$and$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:623$878 ($and).
Removed top 12 bits (of 16) from port A of cell omsp_dbg.$and$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:624$879 ($and).
Removed top 12 bits (of 16) from port A of cell omsp_dbg.$and$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:625$880 ($and).
Removed top 1 bits (of 16) from port B of cell omsp_dbg.$eq$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:673$905 ($eq).
Removed top 1 bits (of 2) from port B of cell omsp_dbg.$eq$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:764$946 ($eq).
Removed top 8 bits (of 16) from wire omsp_dbg.$ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:411$849_Y.
Removed top 14 bits (of 16) from wire omsp_dbg.$ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:430$865_Y.
Removed top 1 bits (of 8) from wire omsp_dbg.cpu_ctl_full.
Removed top 4 bits (of 8) from wire omsp_dbg.cpu_stat_full.
Removed top 14 bits (of 16) from wire omsp_dbg.mem_addr_inc.
Removed top 4 bits (of 8) from wire omsp_dbg.mem_ctl_full.
Removed top 17 bits (of 25) from wire omsp_dbg.reg_wr.
Removed top 2 bits (of 3) from mux cell omsp_dbg_i2c.$ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:243$380 ($mux).
Removed top 2 bits (of 3) from mux cell omsp_dbg_i2c.$ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:242$381 ($mux).
Removed top 2 bits (of 3) from mux cell omsp_dbg_i2c.$ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:241$382 ($mux).
Removed top 2 bits (of 3) from mux cell omsp_dbg_i2c.$ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:252$388 ($mux).
Removed top 1 bits (of 3) from mux cell omsp_dbg_i2c.$ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:251$389 ($mux).
Removed top 2 bits (of 3) from mux cell omsp_dbg_i2c.$ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:256$391 ($mux).
Removed top 1 bits (of 3) from mux cell omsp_dbg_i2c.$ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:255$392 ($mux).
Removed top 2 bits (of 3) from mux cell omsp_dbg_i2c.$ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:260$394 ($mux).
Removed top 1 bits (of 3) from port B of cell omsp_dbg_i2c.$eq$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:282$403 ($eq).
Removed top 1 bits (of 3) from port B of cell omsp_dbg_i2c.$eq$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:282$405 ($eq).
Removed top 2 bits (of 3) from port B of cell omsp_dbg_i2c.$eq$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:289$418 ($eq).
Removed top 2 bits (of 3) from port B of cell omsp_dbg_i2c.$eq$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:333$448 ($eq).
Removed top 1 bits (of 3) from port B of cell omsp_dbg_i2c.$eq$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:334$449 ($eq).
Removed top 1 bits (of 3) from mux cell omsp_dbg_i2c.$ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:363$457 ($mux).
Removed top 1 bits (of 3) from mux cell omsp_dbg_i2c.$ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:362$458 ($mux).
Removed top 1 bits (of 3) from mux cell omsp_dbg_i2c.$ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:361$459 ($mux).
Removed top 1 bits (of 3) from mux cell omsp_dbg_i2c.$ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:360$460 ($mux).
Removed top 1 bits (of 3) from mux cell omsp_dbg_i2c.$ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:369$465 ($mux).
Removed top 1 bits (of 3) from mux cell omsp_dbg_i2c.$ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:371$466 ($mux).
Removed top 1 bits (of 3) from mux cell omsp_dbg_i2c.$ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:368$467 ($mux).
Removed top 1 bits (of 3) from mux cell omsp_dbg_i2c.$ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:367$468 ($mux).
Removed top 1 bits (of 3) from mux cell omsp_dbg_i2c.$ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:366$469 ($mux).
Removed top 2 bits (of 3) from mux cell omsp_dbg_i2c.$ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:375$473 ($mux).
Removed top 1 bits (of 3) from mux cell omsp_dbg_i2c.$ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:374$474 ($mux).
Removed top 1 bits (of 3) from mux cell omsp_dbg_i2c.$ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:385$485 ($mux).
Removed top 2 bits (of 3) from port B of cell omsp_dbg_i2c.$eq$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:400$490 ($eq).
Removed top 1 bits (of 3) from port B of cell omsp_dbg_i2c.$eq$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:401$492 ($eq).
Removed top 1 bits (of 3) from port B of cell omsp_dbg_i2c.$eq$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:458$506 ($eq).
Removed top 2 bits (of 3) from wire omsp_dbg_i2c.$ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:241$382_Y.
Removed top 2 bits (of 3) from wire omsp_dbg_i2c.$ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:242$381_Y.
Removed top 2 bits (of 3) from wire omsp_dbg_i2c.$ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:243$380_Y.
Removed top 1 bits (of 3) from wire omsp_dbg_i2c.$ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:251$389_Y.
Removed top 1 bits (of 3) from wire omsp_dbg_i2c.$ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:255$392_Y.
Removed top 2 bits (of 3) from wire omsp_dbg_i2c.$ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:256$391_Y.
Removed top 1 bits (of 3) from wire omsp_dbg_i2c.$ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:360$460_Y.
Removed top 1 bits (of 3) from wire omsp_dbg_i2c.$ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:361$459_Y.
Removed top 1 bits (of 3) from wire omsp_dbg_i2c.$ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:362$458_Y.
Removed top 1 bits (of 3) from wire omsp_dbg_i2c.$ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:363$457_Y.
Removed top 1 bits (of 3) from wire omsp_dbg_i2c.$ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:366$469_Y.
Removed top 1 bits (of 3) from wire omsp_dbg_i2c.$ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:367$468_Y.
Removed top 1 bits (of 3) from wire omsp_dbg_i2c.$ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:368$467_Y.
Removed top 1 bits (of 3) from wire omsp_dbg_i2c.$ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:369$465_Y.
Removed top 1 bits (of 3) from wire omsp_dbg_i2c.$ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:385$485_Y.
Removed top 3 bits (of 4) from port B of cell omsp_execution_unit.$eq$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_execution_unit.v:160$14 ($eq).
Removed top 2 bits (of 4) from port B of cell omsp_execution_unit.$eq$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_execution_unit.v:160$15 ($eq).
Removed top 1 bits (of 4) from port B of cell omsp_execution_unit.$eq$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_execution_unit.v:162$29 ($eq).
Removed top 1 bits (of 4) from port B of cell omsp_execution_unit.$eq$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_execution_unit.v:163$34 ($eq).
Removed top 2 bits (of 4) from port B of cell omsp_execution_unit.$eq$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_execution_unit.v:226$56 ($eq).
Removed top 1 bits (of 4) from port B of cell omsp_execution_unit.$eq$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_execution_unit.v:229$63 ($eq).
Removed top 8 bits (of 16) from mux cell omsp_execution_unit.$ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_execution_unit.v:383$223 ($mux).
Removed top 8 bits (of 16) from mux cell omsp_execution_unit.$ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_execution_unit.v:382$224 ($mux).
Removed top 1 bits (of 8) from mux cell omsp_frontend.$procmux$2193 ($mux).
Removed top 7 bits (of 13) from mux cell omsp_frontend.$procmux$2293 ($pmux).
Removed top 3 bits (of 8) from mux cell omsp_frontend.$procmux$2172 ($mux).
Removed top 9 bits (of 13) from mux cell omsp_frontend.$procmux$2275 ($pmux).
Removed top 1 bits (of 2) from port B of cell omsp_frontend.$procmux$2276_CMP0 ($eq).
Removed top 6 bits (of 8) from mux cell omsp_frontend.$procmux$2159 ($mux).
Removed top 2 bits (of 4) from port B of cell omsp_frontend.$procmux$2130_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell omsp_frontend.$procmux$2129_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell omsp_frontend.$procmux$2127_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell omsp_frontend.$procmux$2126_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell omsp_frontend.$procmux$2125_CMP0 ($eq).
Removed top 4 bits (of 13) from mux cell omsp_frontend.$procmux$2322 ($pmux).
Removed top 2 bits (of 3) from mux cell omsp_frontend.$ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:266$1268 ($mux).
Removed top 2 bits (of 3) from mux cell omsp_frontend.$ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:265$1269 ($mux).
Removed top 2 bits (of 3) from mux cell omsp_frontend.$ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:264$1270 ($mux).
Removed top 1 bits (of 2) from port B of cell omsp_frontend.$ne$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:268$1274 ($ne).
Removed top 1 bits (of 3) from port B of cell omsp_frontend.$eq$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:281$1278 ($eq).
Removed top 4 bits (of 63) from port B of cell omsp_frontend.$or$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:320$1307 ($or).
Removed top 1 bits (of 64) from port Y of cell omsp_frontend.$and$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:347$1508 ($and).
Removed top 1 bits (of 64) from port A of cell omsp_frontend.$and$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:347$1508 ($and).
Removed top 1 bits (of 64) from port B of cell omsp_frontend.$and$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:347$1508 ($and).
Removed top 14 bits (of 16) from port B of cell omsp_frontend.$add$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:409$1509 ($add).
Removed top 2 bits (of 3) from port B of cell omsp_frontend.$eq$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:412$1511 ($eq).
Removed top 1 bits (of 3) from port B of cell omsp_frontend.$eq$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:453$1527 ($eq).
Removed top 2 bits (of 3) from port B of cell omsp_frontend.$eq$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:537$1560 ($eq).
Removed top 2 bits (of 4) from port B of cell omsp_frontend.$eq$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:695$1585 ($eq).
Removed top 2 bits (of 4) from port B of cell omsp_frontend.$eq$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:702$1586 ($eq).
Removed top 2 bits (of 4) from port B of cell omsp_frontend.$eq$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:772$1593 ($eq).
Removed top 1 bits (of 2) from port A of cell omsp_frontend.$add$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:810$1610 ($add).
Removed top 1 bits (of 2) from port B of cell omsp_frontend.$add$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:810$1610 ($add).
Removed top 1 bits (of 4) from port B of cell omsp_frontend.$eq$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:856$1638 ($eq).
Removed top 1 bits (of 4) from port B of cell omsp_frontend.$eq$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:857$1640 ($eq).
Removed top 2 bits (of 4) from mux cell omsp_frontend.$ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:872$1649 ($mux).
Removed top 2 bits (of 4) from mux cell omsp_frontend.$ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:871$1650 ($mux).
Removed top 2 bits (of 4) from mux cell omsp_frontend.$ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:890$1657 ($mux).
Removed top 2 bits (of 4) from mux cell omsp_frontend.$ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:893$1658 ($mux).
Removed top 2 bits (of 4) from mux cell omsp_frontend.$ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:892$1659 ($mux).
Removed top 3 bits (of 4) from mux cell omsp_frontend.$ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:895$1661 ($mux).
Converting cell omsp_frontend.$neg$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:165$1713 ($neg) from signed to unsigned.
Removed top 1 bits (of 7) from port A of cell omsp_frontend.$neg$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:165$1713 ($neg).
Removed top 1 bits (of 64) from port Y of cell omsp_frontend.$shift$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:165$1714 ($shift).
Converting cell omsp_frontend.$neg$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:183$1725 ($neg) from signed to unsigned.
Removed top 1 bits (of 4) from port A of cell omsp_frontend.$neg$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:183$1725 ($neg).
Converting cell omsp_frontend.$neg$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:183$1737 ($neg) from signed to unsigned.
Removed top 1 bits (of 4) from port A of cell omsp_frontend.$neg$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:183$1737 ($neg).
Converting cell omsp_frontend.$neg$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:174$1749 ($neg) from signed to unsigned.
Removed top 1 bits (of 5) from port A of cell omsp_frontend.$neg$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:174$1749 ($neg).
Converting cell omsp_frontend.$neg$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:174$1761 ($neg) from signed to unsigned.
Removed top 1 bits (of 5) from port A of cell omsp_frontend.$neg$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:174$1761 ($neg).
Converting cell omsp_frontend.$neg$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:174$1773 ($neg) from signed to unsigned.
Removed top 1 bits (of 5) from port A of cell omsp_frontend.$neg$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:174$1773 ($neg).
Converting cell omsp_frontend.$neg$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:174$1785 ($neg) from signed to unsigned.
Removed top 1 bits (of 5) from port A of cell omsp_frontend.$neg$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:174$1785 ($neg).
Removed top 5 bits (of 6) from mux cell omsp_frontend.$procmux$2762 ($mux).
Removed top 1 bits (of 8) from wire omsp_frontend.$3\inst_ad_nxt[7:0].
Removed top 3 bits (of 8) from wire omsp_frontend.$5\inst_ad_nxt[7:0].
Removed top 4 bits (of 13) from wire omsp_frontend.$5\inst_as_nxt[12:0].
Removed top 6 bits (of 8) from wire omsp_frontend.$6\inst_ad_nxt[7:0].
Removed top 7 bits (of 13) from wire omsp_frontend.$7\inst_as_nxt[12:0].
Removed top 9 bits (of 13) from wire omsp_frontend.$8\inst_as_nxt[12:0].
Removed top 5 bits (of 6) from wire omsp_frontend.$procmux$2762_Y.
Removed top 2 bits (of 3) from wire omsp_frontend.$ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:264$1270_Y.
Removed top 2 bits (of 3) from wire omsp_frontend.$ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:265$1269_Y.
Removed top 2 bits (of 3) from wire omsp_frontend.$ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:266$1268_Y.
Removed top 2 bits (of 4) from wire omsp_frontend.$ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:871$1650_Y.
Removed top 3 bits (of 4) from wire omsp_frontend.$ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:872$1649_Y.
Removed top 2 bits (of 4) from wire omsp_frontend.$ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:890$1657_Y.
Removed top 2 bits (of 4) from wire omsp_frontend.$ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:892$1659_Y.
Removed top 3 bits (of 4) from wire omsp_frontend.$ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:893$1658_Y.
Removed top 3 bits (of 4) from wire omsp_frontend.$ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:895$1661_Y.
Removed top 1 bits (of 64) from wire omsp_frontend.irq_acc_all.
Removed top 16 bits (of 63) from wire omsp_frontend.irq_all.
Removed top 1 bits (of 64) from wire omsp_frontend.one_hot64$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:347$1225.$result.
Removed top 18 bits (of 32) from port B of cell omsp_mem_backbone.$ge$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_mem_backbone.v:227$231 ($ge).
Removed top 17 bits (of 32) from port B of cell omsp_mem_backbone.$lt$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_mem_backbone.v:228$232 ($lt).
Removed top 17 bits (of 32) from port A of cell omsp_mem_backbone.$sub$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_mem_backbone.v:230$235 ($sub).
Removed top 18 bits (of 32) from port B of cell omsp_mem_backbone.$sub$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_mem_backbone.v:230$235 ($sub).
Removed top 19 bits (of 32) from port Y of cell omsp_mem_backbone.$sub$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_mem_backbone.v:230$235 ($sub).
Removed top 2 bits (of 15) from port A of cell omsp_mem_backbone.$sub$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_mem_backbone.v:230$235 ($sub).
Removed top 13 bits (of 14) from port B of cell omsp_mem_backbone.$sub$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_mem_backbone.v:230$235 ($sub).
Removed top 18 bits (of 32) from port B of cell omsp_mem_backbone.$ge$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_mem_backbone.v:236$236 ($ge).
Removed top 17 bits (of 32) from port B of cell omsp_mem_backbone.$lt$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_mem_backbone.v:237$237 ($lt).
Removed top 17 bits (of 32) from port A of cell omsp_mem_backbone.$sub$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_mem_backbone.v:239$242 ($sub).
Removed top 18 bits (of 32) from port B of cell omsp_mem_backbone.$sub$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_mem_backbone.v:239$242 ($sub).
Removed top 19 bits (of 32) from port Y of cell omsp_mem_backbone.$sub$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_mem_backbone.v:239$242 ($sub).
Removed top 2 bits (of 15) from port A of cell omsp_mem_backbone.$sub$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_mem_backbone.v:239$242 ($sub).
Removed top 13 bits (of 14) from port B of cell omsp_mem_backbone.$sub$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_mem_backbone.v:239$242 ($sub).
Removed top 17 bits (of 32) from port B of cell omsp_mem_backbone.$ge$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_mem_backbone.v:256$250 ($ge).
Removed top 17 bits (of 32) from port B of cell omsp_mem_backbone.$sub$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_mem_backbone.v:258$255 ($sub).
Removed top 18 bits (of 32) from port Y of cell omsp_mem_backbone.$sub$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_mem_backbone.v:258$255 ($sub).
Removed top 1 bits (of 15) from port A of cell omsp_mem_backbone.$sub$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_mem_backbone.v:258$255 ($sub).
Removed top 14 bits (of 15) from port B of cell omsp_mem_backbone.$sub$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_mem_backbone.v:258$255 ($sub).
Removed top 17 bits (of 32) from port B of cell omsp_mem_backbone.$ge$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_mem_backbone.v:261$256 ($ge).
Removed top 17 bits (of 32) from port B of cell omsp_mem_backbone.$sub$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_mem_backbone.v:263$258 ($sub).
Removed top 18 bits (of 32) from port Y of cell omsp_mem_backbone.$sub$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_mem_backbone.v:263$258 ($sub).
Removed top 1 bits (of 15) from port A of cell omsp_mem_backbone.$sub$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_mem_backbone.v:263$258 ($sub).
Removed top 14 bits (of 15) from port B of cell omsp_mem_backbone.$sub$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_mem_backbone.v:263$258 ($sub).
Removed top 17 bits (of 32) from port B of cell omsp_mem_backbone.$ge$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_mem_backbone.v:266$259 ($ge).
Removed top 17 bits (of 32) from port A of cell omsp_mem_backbone.$sub$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_mem_backbone.v:268$265 ($sub).
Removed top 17 bits (of 32) from port B of cell omsp_mem_backbone.$sub$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_mem_backbone.v:268$265 ($sub).
Removed top 18 bits (of 32) from port Y of cell omsp_mem_backbone.$sub$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_mem_backbone.v:268$265 ($sub).
Removed top 1 bits (of 15) from port A of cell omsp_mem_backbone.$sub$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_mem_backbone.v:268$265 ($sub).
Removed top 14 bits (of 15) from port B of cell omsp_mem_backbone.$sub$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_mem_backbone.v:268$265 ($sub).
Removed top 18 bits (of 32) from port B of cell omsp_mem_backbone.$lt$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_mem_backbone.v:286$274 ($lt).
Removed top 18 bits (of 32) from port B of cell omsp_mem_backbone.$lt$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_mem_backbone.v:293$276 ($lt).
Removed top 19 bits (of 32) from wire omsp_mem_backbone.$sub$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_mem_backbone.v:230$235_Y.
Removed top 19 bits (of 32) from wire omsp_mem_backbone.$sub$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_mem_backbone.v:239$242_Y.
Removed top 18 bits (of 32) from wire omsp_mem_backbone.$sub$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_mem_backbone.v:258$255_Y.
Removed top 18 bits (of 32) from wire omsp_mem_backbone.$sub$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_mem_backbone.v:263$258_Y.
Removed top 18 bits (of 32) from wire omsp_mem_backbone.$sub$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_mem_backbone.v:268$265_Y.
Removed top 3 bits (of 16) from wire omsp_mem_backbone.eu_dmem_addr.
Removed top 2 bits (of 16) from wire omsp_mem_backbone.eu_pmem_addr.
Removed top 3 bits (of 16) from wire omsp_mem_backbone.ext_dmem_addr.
Removed top 6 bits (of 11) from port B of cell omsp_multiplier.$eq$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_multiplier.v:124$993 ($eq).
Removed top 2 bits (of 3) from port B of cell omsp_multiplier.$eq$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_multiplier.v:131$997 ($eq).
Removed top 15 bits (of 16) from port A of cell omsp_multiplier.$or$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_multiplier.v:130$999 ($or).
Removed top 13 bits (of 16) from port B of cell omsp_multiplier.$or$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_multiplier.v:130$999 ($or).
Removed top 13 bits (of 16) from port Y of cell omsp_multiplier.$or$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_multiplier.v:130$999 ($or).
Removed top 1 bits (of 3) from port B of cell omsp_multiplier.$eq$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_multiplier.v:132$1000 ($eq).
Removed top 13 bits (of 16) from port A of cell omsp_multiplier.$or$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_multiplier.v:130$1002 ($or).
Removed top 11 bits (of 16) from port B of cell omsp_multiplier.$or$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_multiplier.v:130$1002 ($or).
Removed top 11 bits (of 16) from port Y of cell omsp_multiplier.$or$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_multiplier.v:130$1002 ($or).
Removed top 1 bits (of 3) from port B of cell omsp_multiplier.$eq$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_multiplier.v:133$1003 ($eq).
Removed top 11 bits (of 16) from port A of cell omsp_multiplier.$or$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_multiplier.v:130$1005 ($or).
Removed top 9 bits (of 16) from port B of cell omsp_multiplier.$or$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_multiplier.v:130$1005 ($or).
Removed top 9 bits (of 16) from port Y of cell omsp_multiplier.$or$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_multiplier.v:130$1005 ($or).
Removed top 9 bits (of 16) from port A of cell omsp_multiplier.$or$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_multiplier.v:130$1008 ($or).
Removed top 7 bits (of 16) from port B of cell omsp_multiplier.$or$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_multiplier.v:130$1008 ($or).
Removed top 7 bits (of 16) from port Y of cell omsp_multiplier.$or$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_multiplier.v:130$1008 ($or).
Removed top 7 bits (of 16) from port A of cell omsp_multiplier.$or$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_multiplier.v:130$1011 ($or).
Removed top 5 bits (of 16) from port B of cell omsp_multiplier.$or$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_multiplier.v:130$1011 ($or).
Removed top 5 bits (of 16) from port Y of cell omsp_multiplier.$or$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_multiplier.v:130$1011 ($or).
Removed top 5 bits (of 16) from port A of cell omsp_multiplier.$or$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_multiplier.v:130$1014 ($or).
Removed top 3 bits (of 16) from port B of cell omsp_multiplier.$or$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_multiplier.v:130$1014 ($or).
Removed top 3 bits (of 16) from port Y of cell omsp_multiplier.$or$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_multiplier.v:130$1014 ($or).
Removed top 3 bits (of 16) from port A of cell omsp_multiplier.$or$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_multiplier.v:130$1017 ($or).
Removed top 1 bits (of 16) from port B of cell omsp_multiplier.$or$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_multiplier.v:130$1017 ($or).
Removed top 1 bits (of 16) from port Y of cell omsp_multiplier.$or$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_multiplier.v:130$1017 ($or).
Removed top 1 bits (of 16) from port A of cell omsp_multiplier.$and$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_multiplier.v:144$1023 ($and).
Removed top 3 bits (of 16) from port Y of cell omsp_multiplier.$and$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_multiplier.v:144$1023 ($and).
Removed top 2 bits (of 15) from port A of cell omsp_multiplier.$and$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_multiplier.v:144$1023 ($and).
Removed top 3 bits (of 16) from port B of cell omsp_multiplier.$and$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_multiplier.v:144$1023 ($and).
Removed top 1 bits (of 16) from port A of cell omsp_multiplier.$and$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_multiplier.v:145$1024 ($and).
Removed top 1 bits (of 16) from port Y of cell omsp_multiplier.$and$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_multiplier.v:145$1024 ($and).
Removed top 1 bits (of 16) from port B of cell omsp_multiplier.$and$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_multiplier.v:145$1024 ($and).
Removed top 2 bits (of 26) from port Y of cell omsp_multiplier.$mul$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_multiplier.v:396$1060 ($mul).
Removed top 1 bits (of 33) from port A of cell omsp_multiplier.$add$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_multiplier.v:402$1063 ($add).
Removed top 1 bits (of 33) from port B of cell omsp_multiplier.$add$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_multiplier.v:402$1063 ($add).
Removed top 15 bits (of 16) from wire omsp_multiplier.$and$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_multiplier.v:130$996_Y.
Removed top 13 bits (of 16) from wire omsp_multiplier.$and$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_multiplier.v:131$998_Y.
Removed top 11 bits (of 16) from wire omsp_multiplier.$and$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_multiplier.v:132$1001_Y.
Removed top 9 bits (of 16) from wire omsp_multiplier.$and$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_multiplier.v:133$1004_Y.
Removed top 7 bits (of 16) from wire omsp_multiplier.$and$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_multiplier.v:134$1007_Y.
Removed top 5 bits (of 16) from wire omsp_multiplier.$and$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_multiplier.v:135$1010_Y.
Removed top 3 bits (of 16) from wire omsp_multiplier.$and$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_multiplier.v:136$1013_Y.
Removed top 1 bits (of 16) from wire omsp_multiplier.$and$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_multiplier.v:137$1016_Y.
Removed top 11 bits (of 16) from wire omsp_multiplier.$or$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_multiplier.v:130$1002_Y.
Removed top 9 bits (of 16) from wire omsp_multiplier.$or$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_multiplier.v:130$1005_Y.
Removed top 7 bits (of 16) from wire omsp_multiplier.$or$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_multiplier.v:130$1008_Y.
Removed top 5 bits (of 16) from wire omsp_multiplier.$or$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_multiplier.v:130$1011_Y.
Removed top 3 bits (of 16) from wire omsp_multiplier.$or$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_multiplier.v:130$1014_Y.
Removed top 1 bits (of 9) from wire omsp_multiplier.op2_lo_xp.
Removed top 2 bits (of 26) from wire omsp_multiplier.product.
Removed top 15 bits (of 32) from wire omsp_multiplier.product_xp.
Removed top 1 bits (of 16) from wire omsp_multiplier.reg_dec.
Removed top 1 bits (of 16) from wire omsp_multiplier.reg_rd.
Removed top 3 bits (of 16) from wire omsp_multiplier.reg_wr.
Removed top 7 bits (of 16) from mux cell omsp_register_file.$procmux$2087 ($mux).
Removed top 7 bits (of 9) from FF cell omsp_register_file.$auto$ff.cc:266:slice$3292 ($adff).
Removed top 14 bits (of 16) from mux cell omsp_register_file.$ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_register_file.v:121$1802 ($mux).
Removed top 14 bits (of 16) from port B of cell omsp_register_file.$add$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_register_file.v:122$1803 ($add).
Removed top 7 bits (of 16) from port A of cell omsp_register_file.$and$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_register_file.v:583$1875 ($and).
Removed top 7 bits (of 16) from port A of cell omsp_register_file.$and$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_register_file.v:600$1906 ($and).
Removed top 7 bits (of 16) from wire omsp_register_file.$0\r2[15:0].
Removed top 14 bits (of 16) from wire omsp_register_file.incr_op.
Removed top 1 bits (of 16) from wire omsp_register_file.inst_src_in.
Removed top 7 bits (of 16) from wire omsp_register_file.r2.
Removed top 2 bits (of 3) from port B of cell omsp_sfr.$eq$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_sfr.v:144$306 ($eq).
Removed top 15 bits (of 16) from port A of cell omsp_sfr.$or$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_sfr.v:143$308 ($or).
Removed top 13 bits (of 16) from port B of cell omsp_sfr.$or$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_sfr.v:143$308 ($or).
Removed top 13 bits (of 16) from port Y of cell omsp_sfr.$or$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_sfr.v:143$308 ($or).
Removed top 1 bits (of 3) from port B of cell omsp_sfr.$eq$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_sfr.v:145$309 ($eq).
Removed top 13 bits (of 16) from port A of cell omsp_sfr.$or$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_sfr.v:143$311 ($or).
Removed top 11 bits (of 16) from port B of cell omsp_sfr.$or$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_sfr.v:143$311 ($or).
Removed top 11 bits (of 16) from port Y of cell omsp_sfr.$or$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_sfr.v:143$311 ($or).
Removed top 1 bits (of 3) from port B of cell omsp_sfr.$eq$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_sfr.v:146$312 ($eq).
Removed top 11 bits (of 16) from port A of cell omsp_sfr.$or$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_sfr.v:143$314 ($or).
Removed top 9 bits (of 16) from port B of cell omsp_sfr.$or$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_sfr.v:143$314 ($or).
Removed top 9 bits (of 16) from port Y of cell omsp_sfr.$or$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_sfr.v:143$314 ($or).
Removed top 9 bits (of 16) from port A of cell omsp_sfr.$or$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_sfr.v:143$317 ($or).
Removed top 7 bits (of 16) from port B of cell omsp_sfr.$or$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_sfr.v:143$317 ($or).
Removed top 7 bits (of 16) from port Y of cell omsp_sfr.$or$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_sfr.v:143$317 ($or).
Removed top 7 bits (of 16) from port A of cell omsp_sfr.$and$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_sfr.v:156$324 ($and).
Removed top 13 bits (of 16) from port Y of cell omsp_sfr.$and$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_sfr.v:156$324 ($and).
Removed top 6 bits (of 9) from port A of cell omsp_sfr.$and$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_sfr.v:156$324 ($and).
Removed top 13 bits (of 16) from port B of cell omsp_sfr.$and$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_sfr.v:156$324 ($and).
Removed top 7 bits (of 16) from port A of cell omsp_sfr.$and$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_sfr.v:157$325 ($and).
Removed top 7 bits (of 16) from port Y of cell omsp_sfr.$and$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_sfr.v:157$325 ($and).
Removed top 7 bits (of 16) from port B of cell omsp_sfr.$and$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_sfr.v:157$325 ($and).
Removed top 7 bits (of 8) from port A of cell omsp_sfr.$and$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_sfr.v:274$330 ($and).
Removed top 7 bits (of 8) from port A of cell omsp_sfr.$and$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_sfr.v:275$332 ($and).
Removed top 8 bits (of 16) from port A of cell omsp_sfr.$or$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_sfr.v:280$337 ($or).
Removed top 8 bits (of 16) from port B of cell omsp_sfr.$or$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_sfr.v:280$337 ($or).
Removed top 8 bits (of 16) from port Y of cell omsp_sfr.$or$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_sfr.v:280$337 ($or).
Removed top 8 bits (of 16) from port A of cell omsp_sfr.$or$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_sfr.v:280$338 ($or).
Removed top 1 bits (of 16) from port B of cell omsp_sfr.$or$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_sfr.v:280$338 ($or).
Removed top 1 bits (of 16) from port Y of cell omsp_sfr.$or$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_sfr.v:280$338 ($or).
Removed top 1 bits (of 16) from port A of cell omsp_sfr.$or$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_sfr.v:280$339 ($or).
Removed top 15 bits (of 16) from wire omsp_sfr.$and$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_sfr.v:143$305_Y.
Removed top 11 bits (of 16) from wire omsp_sfr.$and$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_sfr.v:145$310_Y.
Removed top 9 bits (of 16) from wire omsp_sfr.$and$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_sfr.v:146$313_Y.
Removed top 7 bits (of 16) from wire omsp_sfr.$and$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_sfr.v:147$316_Y.
Removed top 13 bits (of 16) from wire omsp_sfr.$or$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_sfr.v:143$308_Y.
Removed top 11 bits (of 16) from wire omsp_sfr.$or$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_sfr.v:143$311_Y.
Removed top 9 bits (of 16) from wire omsp_sfr.$or$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_sfr.v:143$314_Y.
Removed top 1 bits (of 16) from wire omsp_sfr.cpu_id_lo_rd.
Removed top 8 bits (of 16) from wire omsp_sfr.ie1_rd.
Removed top 8 bits (of 16) from wire omsp_sfr.ifg1_rd.
Removed top 1 bits (of 4) from wire omsp_sfr.reg_addr.
Removed top 7 bits (of 16) from wire omsp_sfr.reg_dec.
Removed top 13 bits (of 16) from wire omsp_sfr.reg_lo_wr.
Removed top 7 bits (of 16) from wire omsp_sfr.reg_rd.
Removed top 6 bits (of 13) from port B of cell omsp_watchdog.$eq$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_watchdog.v:136$603 ($eq).
Removed top 3 bits (of 4) from port A of cell omsp_watchdog.$and$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_watchdog.v:149$612 ($and).
Removed top 3 bits (of 4) from port Y of cell omsp_watchdog.$and$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_watchdog.v:149$612 ($and).
Removed top 3 bits (of 4) from port B of cell omsp_watchdog.$and$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_watchdog.v:149$612 ($and).
Removed top 3 bits (of 4) from port A of cell omsp_watchdog.$and$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_watchdog.v:150$613 ($and).
Removed top 3 bits (of 4) from port Y of cell omsp_watchdog.$and$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_watchdog.v:150$613 ($and).
Removed top 3 bits (of 4) from port B of cell omsp_watchdog.$and$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_watchdog.v:150$613 ($and).
Removed top 1 bits (of 8) from port B of cell omsp_watchdog.$ne$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_watchdog.v:200$616 ($ne).
Removed top 1 bits (of 16) from port A of cell omsp_watchdog.$and$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_watchdog.v:226$619 ($and).
Removed top 15 bits (of 16) from port B of cell omsp_watchdog.$add$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_watchdog.v:500$627 ($add).
Removed top 1 bits (of 2) from port B of cell omsp_watchdog.$procmux$2105_CMP0 ($eq).
Removed top 3 bits (of 4) from wire omsp_watchdog.reg_dec.
Removed top 3 bits (of 4) from wire omsp_watchdog.reg_rd.

26.10. Executing PEEPOPT pass (run peephole optimizers).

26.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \omsp_alu..
Finding unused cells or wires in module \omsp_clock_module..
Finding unused cells or wires in module \omsp_dbg..
Finding unused cells or wires in module \omsp_dbg_i2c..
Finding unused cells or wires in module \omsp_execution_unit..
Finding unused cells or wires in module \omsp_frontend..
Finding unused cells or wires in module \omsp_mem_backbone..
Finding unused cells or wires in module \omsp_multiplier..
Finding unused cells or wires in module \omsp_register_file..
Finding unused cells or wires in module \omsp_sfr..
Finding unused cells or wires in module \omsp_sync_cell..
Finding unused cells or wires in module \omsp_sync_reset..
Finding unused cells or wires in module \omsp_watchdog..
Finding unused cells or wires in module \openMSP430..
Removed 0 unused cells and 106 unused wires.
<suppressed ~10 debug messages>

26.12. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module omsp_alu:
  creating $macc model for $add$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:100$1182 ($add).
  creating $macc model for $add$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:100$1183 ($add).
  creating $macc model for $add$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:100$1194 ($add).
  creating $macc model for $add$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:100$1195 ($add).
  creating $macc model for $add$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:100$1206 ($add).
  creating $macc model for $add$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:100$1207 ($add).
  creating $macc model for $add$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:100$1218 ($add).
  creating $macc model for $add$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:100$1219 ($add).
  creating $macc model for $add$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:102$1186 ($add).
  creating $macc model for $add$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:102$1198 ($add).
  creating $macc model for $add$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:102$1210 ($add).
  creating $macc model for $add$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:102$1222 ($add).
  creating $macc model for $add$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:171$1109 ($add).
  creating $macc model for $add$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:180$1116 ($add).
  merging $macc model for $add$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:100$1218 into $add$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:100$1219.
  merging $macc model for $add$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:100$1206 into $add$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:100$1207.
  merging $macc model for $add$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:100$1194 into $add$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:100$1195.
  merging $macc model for $add$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:100$1182 into $add$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:100$1183.
  creating $alu model for $macc $add$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:102$1198.
  creating $alu model for $macc $add$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:102$1186.
  creating $alu model for $macc $add$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:100$1219.
  creating $alu model for $macc $add$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:102$1210.
  creating $alu model for $macc $add$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:100$1207.
  creating $alu model for $macc $add$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:102$1222.
  creating $alu model for $macc $add$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:100$1195.
  creating $alu model for $macc $add$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:171$1109.
  creating $alu model for $macc $add$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:100$1183.
  creating $alu model for $macc $add$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:180$1116.
  creating $alu model for $lt$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:101$1184 ($lt): new $alu
  creating $alu model for $lt$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:101$1196 ($lt): new $alu
  creating $alu model for $lt$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:101$1208 ($lt): new $alu
  creating $alu model for $lt$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:101$1220 ($lt): new $alu
  creating $alu cell for $lt$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:101$1220: $auto$alumacc.cc:512:replace_alu$3447
  creating $alu cell for $lt$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:101$1208: $auto$alumacc.cc:512:replace_alu$3452
  creating $alu cell for $lt$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:101$1196: $auto$alumacc.cc:512:replace_alu$3457
  creating $alu cell for $lt$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:101$1184: $auto$alumacc.cc:512:replace_alu$3462
  creating $alu cell for $add$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:180$1116: $auto$alumacc.cc:512:replace_alu$3467
  creating $alu cell for $add$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:100$1183: $auto$alumacc.cc:512:replace_alu$3470
  creating $alu cell for $add$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:171$1109: $auto$alumacc.cc:512:replace_alu$3473
  creating $alu cell for $add$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:100$1195: $auto$alumacc.cc:512:replace_alu$3476
  creating $alu cell for $add$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:102$1222: $auto$alumacc.cc:512:replace_alu$3479
  creating $alu cell for $add$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:100$1207: $auto$alumacc.cc:512:replace_alu$3482
  creating $alu cell for $add$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:102$1210: $auto$alumacc.cc:512:replace_alu$3485
  creating $alu cell for $add$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:100$1219: $auto$alumacc.cc:512:replace_alu$3488
  creating $alu cell for $add$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:102$1186: $auto$alumacc.cc:512:replace_alu$3491
  creating $alu cell for $add$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:102$1198: $auto$alumacc.cc:512:replace_alu$3494
  created 14 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module omsp_clock_module:
  creating $macc model for $add$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_clock_module.v:1144$590 ($add).
  creating $macc model for $add$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_clock_module.v:952$568 ($add).
  creating $alu model for $macc $add$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_clock_module.v:952$568.
  creating $alu model for $macc $add$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_clock_module.v:1144$590.
  creating $alu cell for $add$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_clock_module.v:1144$590: $auto$alumacc.cc:512:replace_alu$3497
  creating $alu cell for $add$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_clock_module.v:952$568: $auto$alumacc.cc:512:replace_alu$3500
  created 2 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module omsp_dbg:
  creating $macc model for $add$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:436$868 ($add).
  creating $macc model for $add$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:449$875 ($add).
  creating $alu model for $macc $add$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:449$875.
  creating $alu model for $macc $add$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:436$868.
  creating $alu cell for $add$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:436$868: $auto$alumacc.cc:512:replace_alu$3503
  creating $alu cell for $add$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:449$875: $auto$alumacc.cc:512:replace_alu$3506
  created 2 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module omsp_dbg_i2c:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module omsp_execution_unit:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module omsp_frontend:
  creating $macc model for $add$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:409$1509 ($add).
  creating $macc model for $add$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:458$1541 ($add).
  creating $macc model for $add$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:810$1610 ($add).
  creating $macc model for $neg$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:165$1713 ($neg).
  creating $macc model for $neg$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:174$1749 ($neg).
  creating $macc model for $neg$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:174$1761 ($neg).
  creating $macc model for $neg$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:174$1773 ($neg).
  creating $macc model for $neg$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:174$1785 ($neg).
  creating $macc model for $neg$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:183$1725 ($neg).
  creating $macc model for $neg$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:183$1737 ($neg).
  creating $alu model for $macc $neg$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:183$1737.
  creating $alu model for $macc $neg$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:183$1725.
  creating $alu model for $macc $neg$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:174$1785.
  creating $alu model for $macc $neg$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:174$1773.
  creating $alu model for $macc $neg$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:174$1761.
  creating $alu model for $macc $neg$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:174$1749.
  creating $alu model for $macc $neg$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:165$1713.
  creating $alu model for $macc $add$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:810$1610.
  creating $alu model for $macc $add$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:458$1541.
  creating $alu model for $macc $add$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:409$1509.
  creating $alu cell for $add$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:409$1509: $auto$alumacc.cc:512:replace_alu$3509
  creating $alu cell for $add$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:458$1541: $auto$alumacc.cc:512:replace_alu$3512
  creating $alu cell for $add$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:810$1610: $auto$alumacc.cc:512:replace_alu$3515
  creating $alu cell for $neg$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:165$1713: $auto$alumacc.cc:512:replace_alu$3518
  creating $alu cell for $neg$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:174$1749: $auto$alumacc.cc:512:replace_alu$3521
  creating $alu cell for $neg$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:174$1761: $auto$alumacc.cc:512:replace_alu$3524
  creating $alu cell for $neg$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:174$1773: $auto$alumacc.cc:512:replace_alu$3527
  creating $alu cell for $neg$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:174$1785: $auto$alumacc.cc:512:replace_alu$3530
  creating $alu cell for $neg$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:183$1725: $auto$alumacc.cc:512:replace_alu$3533
  creating $alu cell for $neg$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:183$1737: $auto$alumacc.cc:512:replace_alu$3536
  created 10 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module omsp_mem_backbone:
  creating $macc model for $sub$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_mem_backbone.v:230$235 ($sub).
  creating $macc model for $sub$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_mem_backbone.v:239$242 ($sub).
  creating $macc model for $sub$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_mem_backbone.v:258$255 ($sub).
  creating $macc model for $sub$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_mem_backbone.v:263$258 ($sub).
  creating $macc model for $sub$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_mem_backbone.v:268$265 ($sub).
  creating $alu model for $macc $sub$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_mem_backbone.v:268$265.
  creating $alu model for $macc $sub$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_mem_backbone.v:263$258.
  creating $alu model for $macc $sub$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_mem_backbone.v:258$255.
  creating $alu model for $macc $sub$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_mem_backbone.v:239$242.
  creating $alu model for $macc $sub$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_mem_backbone.v:230$235.
  creating $alu model for $ge$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_mem_backbone.v:227$231 ($ge): new $alu
  creating $alu model for $ge$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_mem_backbone.v:236$236 ($ge): new $alu
  creating $alu model for $ge$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_mem_backbone.v:256$250 ($ge): new $alu
  creating $alu model for $ge$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_mem_backbone.v:261$256 ($ge): new $alu
  creating $alu model for $ge$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_mem_backbone.v:266$259 ($ge): new $alu
  creating $alu model for $lt$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_mem_backbone.v:228$232 ($lt): merged with $ge$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_mem_backbone.v:256$250.
  creating $alu model for $lt$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_mem_backbone.v:237$237 ($lt): merged with $ge$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_mem_backbone.v:266$259.
  creating $alu model for $lt$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_mem_backbone.v:286$274 ($lt): merged with $ge$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_mem_backbone.v:227$231.
  creating $alu model for $lt$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_mem_backbone.v:293$276 ($lt): merged with $ge$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_mem_backbone.v:236$236.
  creating $alu cell for $ge$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_mem_backbone.v:266$259, $lt$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_mem_backbone.v:237$237: $auto$alumacc.cc:512:replace_alu$3544
  creating $alu cell for $ge$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_mem_backbone.v:261$256: $auto$alumacc.cc:512:replace_alu$3557
  creating $alu cell for $ge$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_mem_backbone.v:256$250, $lt$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_mem_backbone.v:228$232: $auto$alumacc.cc:512:replace_alu$3570
  creating $alu cell for $ge$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_mem_backbone.v:236$236, $lt$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_mem_backbone.v:293$276: $auto$alumacc.cc:512:replace_alu$3583
  creating $alu cell for $ge$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_mem_backbone.v:227$231, $lt$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_mem_backbone.v:286$274: $auto$alumacc.cc:512:replace_alu$3596
  creating $alu cell for $sub$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_mem_backbone.v:230$235: $auto$alumacc.cc:512:replace_alu$3609
  creating $alu cell for $sub$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_mem_backbone.v:239$242: $auto$alumacc.cc:512:replace_alu$3612
  creating $alu cell for $sub$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_mem_backbone.v:258$255: $auto$alumacc.cc:512:replace_alu$3615
  creating $alu cell for $sub$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_mem_backbone.v:263$258: $auto$alumacc.cc:512:replace_alu$3618
  creating $alu cell for $sub$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_mem_backbone.v:268$265: $auto$alumacc.cc:512:replace_alu$3621
  created 10 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module omsp_multiplier:
  creating $macc model for $add$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_multiplier.v:402$1063 ($add).
  creating $macc model for $mul$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_multiplier.v:396$1060 ($mul).
  creating $alu model for $macc $add$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_multiplier.v:402$1063.
  creating $macc cell for $mul$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_multiplier.v:396$1060: $auto$alumacc.cc:382:replace_macc$3624
  creating $alu cell for $add$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_multiplier.v:402$1063: $auto$alumacc.cc:512:replace_alu$3625
  created 1 $alu and 1 $macc cells.
Extracting $alu and $macc cells in module omsp_register_file:
  creating $macc model for $add$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_register_file.v:122$1803 ($add).
  creating $alu model for $macc $add$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_register_file.v:122$1803.
  creating $alu cell for $add$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_register_file.v:122$1803: $auto$alumacc.cc:512:replace_alu$3628
  created 1 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module omsp_sfr:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module omsp_sync_cell:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module omsp_sync_reset:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module omsp_watchdog:
  creating $macc model for $add$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_watchdog.v:500$627 ($add).
  creating $alu model for $macc $add$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_watchdog.v:500$627.
  creating $alu cell for $add$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_watchdog.v:500$627: $auto$alumacc.cc:512:replace_alu$3631
  created 1 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module openMSP430:
  created 0 $alu and 0 $macc cells.

26.13. Executing SHARE pass (SAT-based resource sharing).

26.14. Executing OPT pass (performing simple optimizations).

26.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module omsp_alu.
<suppressed ~4 debug messages>
Optimizing module omsp_clock_module.
Optimizing module omsp_dbg.
Optimizing module omsp_dbg_i2c.
Optimizing module omsp_execution_unit.
Optimizing module omsp_frontend.
Optimizing module omsp_mem_backbone.
<suppressed ~5 debug messages>
Optimizing module omsp_multiplier.
Optimizing module omsp_register_file.
Optimizing module omsp_sfr.
Optimizing module omsp_sync_cell.
Optimizing module omsp_sync_reset.
Optimizing module omsp_watchdog.
Optimizing module openMSP430.

26.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\omsp_alu'.
Finding identical cells in module `\omsp_clock_module'.
Finding identical cells in module `\omsp_dbg'.
Finding identical cells in module `\omsp_dbg_i2c'.
Finding identical cells in module `\omsp_execution_unit'.
Finding identical cells in module `\omsp_frontend'.
Finding identical cells in module `\omsp_mem_backbone'.
Finding identical cells in module `\omsp_multiplier'.
Finding identical cells in module `\omsp_register_file'.
Finding identical cells in module `\omsp_sfr'.
Finding identical cells in module `\omsp_sync_cell'.
Finding identical cells in module `\omsp_sync_reset'.
Finding identical cells in module `\omsp_watchdog'.
Finding identical cells in module `\openMSP430'.
Removed a total of 0 cells.

26.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \omsp_alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_clock_module..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_dbg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_dbg_i2c..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_execution_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_frontend..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_mem_backbone..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_multiplier..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_register_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_sfr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_sync_cell..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_sync_reset..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_watchdog..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \openMSP430..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~601 debug messages>

26.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \omsp_alu.
  Optimizing cells in module \omsp_clock_module.
  Optimizing cells in module \omsp_dbg.
  Optimizing cells in module \omsp_dbg_i2c.
  Optimizing cells in module \omsp_execution_unit.
  Optimizing cells in module \omsp_frontend.
  Optimizing cells in module \omsp_mem_backbone.
  Optimizing cells in module \omsp_multiplier.
  Optimizing cells in module \omsp_register_file.
  Optimizing cells in module \omsp_sfr.
  Optimizing cells in module \omsp_sync_cell.
  Optimizing cells in module \omsp_sync_reset.
  Optimizing cells in module \omsp_watchdog.
  Optimizing cells in module \openMSP430.
Performed a total of 0 changes.

26.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\omsp_alu'.
Finding identical cells in module `\omsp_clock_module'.
Finding identical cells in module `\omsp_dbg'.
Finding identical cells in module `\omsp_dbg_i2c'.
Finding identical cells in module `\omsp_execution_unit'.
Finding identical cells in module `\omsp_frontend'.
Finding identical cells in module `\omsp_mem_backbone'.
Finding identical cells in module `\omsp_multiplier'.
Finding identical cells in module `\omsp_register_file'.
Finding identical cells in module `\omsp_sfr'.
Finding identical cells in module `\omsp_sync_cell'.
Finding identical cells in module `\omsp_sync_reset'.
Finding identical cells in module `\omsp_watchdog'.
Finding identical cells in module `\openMSP430'.
Removed a total of 0 cells.

26.14.6. Executing OPT_DFF pass (perform DFF optimizations).

26.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \omsp_alu..
Finding unused cells or wires in module \omsp_clock_module..
Finding unused cells or wires in module \omsp_dbg..
Finding unused cells or wires in module \omsp_dbg_i2c..
Finding unused cells or wires in module \omsp_execution_unit..
Finding unused cells or wires in module \omsp_frontend..
Finding unused cells or wires in module \omsp_mem_backbone..
Finding unused cells or wires in module \omsp_multiplier..
Finding unused cells or wires in module \omsp_register_file..
Finding unused cells or wires in module \omsp_sfr..
Finding unused cells or wires in module \omsp_sync_cell..
Finding unused cells or wires in module \omsp_sync_reset..
Finding unused cells or wires in module \omsp_watchdog..
Finding unused cells or wires in module \openMSP430..
Removed 13 unused cells and 36 unused wires.
<suppressed ~20 debug messages>

26.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module omsp_alu.
Optimizing module omsp_clock_module.
Optimizing module omsp_dbg.
Optimizing module omsp_dbg_i2c.
Optimizing module omsp_execution_unit.
Optimizing module omsp_frontend.
Optimizing module omsp_mem_backbone.
Optimizing module omsp_multiplier.
Optimizing module omsp_register_file.
Optimizing module omsp_sfr.
Optimizing module omsp_sync_cell.
Optimizing module omsp_sync_reset.
Optimizing module omsp_watchdog.
Optimizing module openMSP430.

26.14.9. Rerunning OPT passes. (Maybe there is more to do..)

26.14.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \omsp_alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_clock_module..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_dbg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_dbg_i2c..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_execution_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_frontend..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_mem_backbone..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_multiplier..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_register_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_sfr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_sync_cell..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_sync_reset..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_watchdog..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \openMSP430..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~601 debug messages>

26.14.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \omsp_alu.
  Optimizing cells in module \omsp_clock_module.
  Optimizing cells in module \omsp_dbg.
  Optimizing cells in module \omsp_dbg_i2c.
  Optimizing cells in module \omsp_execution_unit.
  Optimizing cells in module \omsp_frontend.
  Optimizing cells in module \omsp_mem_backbone.
  Optimizing cells in module \omsp_multiplier.
  Optimizing cells in module \omsp_register_file.
  Optimizing cells in module \omsp_sfr.
  Optimizing cells in module \omsp_sync_cell.
  Optimizing cells in module \omsp_sync_reset.
  Optimizing cells in module \omsp_watchdog.
  Optimizing cells in module \openMSP430.
Performed a total of 0 changes.

26.14.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\omsp_alu'.
Finding identical cells in module `\omsp_clock_module'.
Finding identical cells in module `\omsp_dbg'.
Finding identical cells in module `\omsp_dbg_i2c'.
Finding identical cells in module `\omsp_execution_unit'.
Finding identical cells in module `\omsp_frontend'.
Finding identical cells in module `\omsp_mem_backbone'.
Finding identical cells in module `\omsp_multiplier'.
Finding identical cells in module `\omsp_register_file'.
Finding identical cells in module `\omsp_sfr'.
Finding identical cells in module `\omsp_sync_cell'.
Finding identical cells in module `\omsp_sync_reset'.
Finding identical cells in module `\omsp_watchdog'.
Finding identical cells in module `\openMSP430'.
Removed a total of 0 cells.

26.14.13. Executing OPT_DFF pass (perform DFF optimizations).

26.14.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \omsp_alu..
Finding unused cells or wires in module \omsp_clock_module..
Finding unused cells or wires in module \omsp_dbg..
Finding unused cells or wires in module \omsp_dbg_i2c..
Finding unused cells or wires in module \omsp_execution_unit..
Finding unused cells or wires in module \omsp_frontend..
Finding unused cells or wires in module \omsp_mem_backbone..
Finding unused cells or wires in module \omsp_multiplier..
Finding unused cells or wires in module \omsp_register_file..
Finding unused cells or wires in module \omsp_sfr..
Finding unused cells or wires in module \omsp_sync_cell..
Finding unused cells or wires in module \omsp_sync_reset..
Finding unused cells or wires in module \omsp_watchdog..
Finding unused cells or wires in module \openMSP430..

26.14.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module omsp_alu.
Optimizing module omsp_clock_module.
Optimizing module omsp_dbg.
Optimizing module omsp_dbg_i2c.
Optimizing module omsp_execution_unit.
Optimizing module omsp_frontend.
Optimizing module omsp_mem_backbone.
Optimizing module omsp_multiplier.
Optimizing module omsp_register_file.
Optimizing module omsp_sfr.
Optimizing module omsp_sync_cell.
Optimizing module omsp_sync_reset.
Optimizing module omsp_watchdog.
Optimizing module openMSP430.

26.14.16. Finished fast OPT passes. (There is nothing left to do.)

26.15. Executing MEMORY pass.

26.15.1. Executing OPT_MEM pass (optimize memories).
omsp_dbg.$auto$proc_rom.cc:155:do_switch$1935: removing const-0 lane 8
omsp_dbg.$auto$proc_rom.cc:155:do_switch$1935: removing const-0 lane 9
omsp_dbg.$auto$proc_rom.cc:155:do_switch$1935: removing const-0 lane 10
omsp_dbg.$auto$proc_rom.cc:155:do_switch$1935: removing const-0 lane 11
omsp_dbg.$auto$proc_rom.cc:155:do_switch$1935: removing const-0 lane 12
omsp_dbg.$auto$proc_rom.cc:155:do_switch$1935: removing const-0 lane 13
omsp_dbg.$auto$proc_rom.cc:155:do_switch$1935: removing const-0 lane 14
omsp_dbg.$auto$proc_rom.cc:155:do_switch$1935: removing const-0 lane 15
omsp_dbg.$auto$proc_rom.cc:155:do_switch$1935: removing const-0 lane 16
omsp_dbg.$auto$proc_rom.cc:155:do_switch$1935: removing const-0 lane 17
omsp_dbg.$auto$proc_rom.cc:155:do_switch$1935: removing const-0 lane 18
omsp_dbg.$auto$proc_rom.cc:155:do_switch$1935: removing const-0 lane 19
omsp_dbg.$auto$proc_rom.cc:155:do_switch$1935: removing const-0 lane 20
omsp_dbg.$auto$proc_rom.cc:155:do_switch$1935: removing const-0 lane 21
omsp_dbg.$auto$proc_rom.cc:155:do_switch$1935: removing const-0 lane 22
omsp_dbg.$auto$proc_rom.cc:155:do_switch$1935: removing const-0 lane 23
Performed a total of 1 transformations.

26.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

26.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

26.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

26.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `$auto$proc_rom.cc:155:do_switch$1935'[0] in module `\omsp_dbg': no output FF found.
Checking read port address `$auto$proc_rom.cc:155:do_switch$1935'[0] in module `\omsp_dbg': no address FF found.

26.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \omsp_alu..
Finding unused cells or wires in module \omsp_clock_module..
Finding unused cells or wires in module \omsp_dbg..
Finding unused cells or wires in module \omsp_dbg_i2c..
Finding unused cells or wires in module \omsp_execution_unit..
Finding unused cells or wires in module \omsp_frontend..
Finding unused cells or wires in module \omsp_mem_backbone..
Finding unused cells or wires in module \omsp_multiplier..
Finding unused cells or wires in module \omsp_register_file..
Finding unused cells or wires in module \omsp_sfr..
Finding unused cells or wires in module \omsp_sync_cell..
Finding unused cells or wires in module \omsp_sync_reset..
Finding unused cells or wires in module \omsp_watchdog..
Finding unused cells or wires in module \openMSP430..

26.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

26.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

26.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \omsp_alu..
Finding unused cells or wires in module \omsp_clock_module..
Finding unused cells or wires in module \omsp_dbg..
Finding unused cells or wires in module \omsp_dbg_i2c..
Finding unused cells or wires in module \omsp_execution_unit..
Finding unused cells or wires in module \omsp_frontend..
Finding unused cells or wires in module \omsp_mem_backbone..
Finding unused cells or wires in module \omsp_multiplier..
Finding unused cells or wires in module \omsp_register_file..
Finding unused cells or wires in module \omsp_sfr..
Finding unused cells or wires in module \omsp_sync_cell..
Finding unused cells or wires in module \omsp_sync_reset..
Finding unused cells or wires in module \omsp_watchdog..
Finding unused cells or wires in module \openMSP430..

26.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).

26.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \omsp_alu..
Finding unused cells or wires in module \omsp_clock_module..
Finding unused cells or wires in module \omsp_dbg..
Finding unused cells or wires in module \omsp_dbg_i2c..
Finding unused cells or wires in module \omsp_execution_unit..
Finding unused cells or wires in module \omsp_frontend..
Finding unused cells or wires in module \omsp_mem_backbone..
Finding unused cells or wires in module \omsp_multiplier..
Finding unused cells or wires in module \omsp_register_file..
Finding unused cells or wires in module \omsp_sfr..
Finding unused cells or wires in module \omsp_sync_cell..
Finding unused cells or wires in module \omsp_sync_reset..
Finding unused cells or wires in module \omsp_watchdog..
Finding unused cells or wires in module \openMSP430..

26.17. Executing OPT pass (performing simple optimizations).

26.17.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module omsp_alu.
<suppressed ~105 debug messages>
Optimizing module omsp_clock_module.
<suppressed ~59 debug messages>
Optimizing module omsp_dbg.
<suppressed ~46 debug messages>
Optimizing module omsp_dbg_i2c.
<suppressed ~14 debug messages>
Optimizing module omsp_execution_unit.
<suppressed ~2 debug messages>
Optimizing module omsp_frontend.
<suppressed ~185 debug messages>
Optimizing module omsp_mem_backbone.
<suppressed ~10 debug messages>
Optimizing module omsp_multiplier.
<suppressed ~67 debug messages>
Optimizing module omsp_register_file.
<suppressed ~43 debug messages>
Optimizing module omsp_sfr.
<suppressed ~99 debug messages>
Optimizing module omsp_sync_cell.
Optimizing module omsp_sync_reset.
Optimizing module omsp_watchdog.
<suppressed ~16 debug messages>
Optimizing module openMSP430.

26.17.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\omsp_alu'.
Finding identical cells in module `\omsp_clock_module'.
Finding identical cells in module `\omsp_dbg'.
Finding identical cells in module `\omsp_dbg_i2c'.
Finding identical cells in module `\omsp_execution_unit'.
Finding identical cells in module `\omsp_frontend'.
<suppressed ~141 debug messages>
Finding identical cells in module `\omsp_mem_backbone'.
<suppressed ~78 debug messages>
Finding identical cells in module `\omsp_multiplier'.
Finding identical cells in module `\omsp_register_file'.
Finding identical cells in module `\omsp_sfr'.
Finding identical cells in module `\omsp_sync_cell'.
Finding identical cells in module `\omsp_sync_reset'.
Finding identical cells in module `\omsp_watchdog'.
Finding identical cells in module `\openMSP430'.
Removed a total of 73 cells.

26.17.3. Executing OPT_DFF pass (perform DFF optimizations).

26.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \omsp_alu..
Finding unused cells or wires in module \omsp_clock_module..
Finding unused cells or wires in module \omsp_dbg..
Finding unused cells or wires in module \omsp_dbg_i2c..
Finding unused cells or wires in module \omsp_execution_unit..
Finding unused cells or wires in module \omsp_frontend..
Finding unused cells or wires in module \omsp_mem_backbone..
Finding unused cells or wires in module \omsp_multiplier..
Finding unused cells or wires in module \omsp_register_file..
Finding unused cells or wires in module \omsp_sfr..
Finding unused cells or wires in module \omsp_sync_cell..
Finding unused cells or wires in module \omsp_sync_reset..
Finding unused cells or wires in module \omsp_watchdog..
Finding unused cells or wires in module \openMSP430..
Removed 5 unused cells and 472 unused wires.
<suppressed ~16 debug messages>

26.17.5. Finished fast OPT passes.

26.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory $auto$proc_rom.cc:155:do_switch$1935 in module \omsp_dbg:
  created 32 $dff cells and 0 static cells of width 9.
  read interface: 0 $dff and 31 $mux cells.
  write interface: 0 write mux blocks.

26.19. Executing OPT pass (performing simple optimizations).

26.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module omsp_alu.
Optimizing module omsp_clock_module.
Optimizing module omsp_dbg.
<suppressed ~19 debug messages>
Optimizing module omsp_dbg_i2c.
Optimizing module omsp_execution_unit.
<suppressed ~1 debug messages>
Optimizing module omsp_frontend.
<suppressed ~1 debug messages>
Optimizing module omsp_mem_backbone.
Optimizing module omsp_multiplier.
Optimizing module omsp_register_file.
Optimizing module omsp_sfr.
Optimizing module omsp_sync_cell.
Optimizing module omsp_sync_reset.
Optimizing module omsp_watchdog.
Optimizing module openMSP430.

26.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\omsp_alu'.
Finding identical cells in module `\omsp_clock_module'.
Finding identical cells in module `\omsp_dbg'.
Finding identical cells in module `\omsp_dbg_i2c'.
Finding identical cells in module `\omsp_execution_unit'.
Finding identical cells in module `\omsp_frontend'.
Finding identical cells in module `\omsp_mem_backbone'.
Finding identical cells in module `\omsp_multiplier'.
Finding identical cells in module `\omsp_register_file'.
Finding identical cells in module `\omsp_sfr'.
Finding identical cells in module `\omsp_sync_cell'.
Finding identical cells in module `\omsp_sync_reset'.
Finding identical cells in module `\omsp_watchdog'.
Finding identical cells in module `\openMSP430'.
Removed a total of 0 cells.

26.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \omsp_alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_clock_module..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_dbg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_dbg_i2c..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_execution_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_frontend..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_mem_backbone..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_multiplier..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_register_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_sfr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_sync_cell..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_sync_reset..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_watchdog..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \openMSP430..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~381 debug messages>

26.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \omsp_alu.
    Consolidated identical input bits for $mux cell $procmux$1968:
      Old ports: A=$0\bcd_add$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:188$1080.Z_[4:0]$1217, B={ $add$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:102$1222_Y [4:1] $0\bcd_add$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:188$1080.Z_[4:0]$1217 [0] }, Y=\alu_dadd3
      New ports: A=$0\bcd_add$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:188$1080.Z_[4:0]$1217 [4:1], B=$add$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:102$1222_Y [4:1], Y=\alu_dadd3 [4:1]
      New connections: \alu_dadd3 [0] = $0\bcd_add$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:188$1080.Z_[4:0]$1217 [0]
    Consolidated identical input bits for $mux cell $procmux$1971:
      Old ports: A=$0\bcd_add$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:187$1079.Z_[4:0]$1205, B={ $add$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:102$1210_Y [4:1] $0\bcd_add$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:187$1079.Z_[4:0]$1205 [0] }, Y=\alu_dadd2
      New ports: A=$0\bcd_add$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:187$1079.Z_[4:0]$1205 [4:1], B=$add$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:102$1210_Y [4:1], Y=\alu_dadd2 [4:1]
      New connections: \alu_dadd2 [0] = $0\bcd_add$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:187$1079.Z_[4:0]$1205 [0]
    Consolidated identical input bits for $mux cell $procmux$1974:
      Old ports: A=$0\bcd_add$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:186$1078.Z_[4:0]$1193, B={ $add$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:102$1198_Y [4:1] $0\bcd_add$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:186$1078.Z_[4:0]$1193 [0] }, Y=\alu_dadd1
      New ports: A=$0\bcd_add$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:186$1078.Z_[4:0]$1193 [4:1], B=$add$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:102$1198_Y [4:1], Y=\alu_dadd1 [4:1]
      New connections: \alu_dadd1 [0] = $0\bcd_add$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:186$1078.Z_[4:0]$1193 [0]
    Consolidated identical input bits for $mux cell $procmux$1977:
      Old ports: A=$0\bcd_add$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:185$1077.Z_[4:0]$1181, B={ $add$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:102$1186_Y [4:1] $0\bcd_add$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:185$1077.Z_[4:0]$1181 [0] }, Y=\alu_dadd0
      New ports: A=$0\bcd_add$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:185$1077.Z_[4:0]$1181 [4:1], B=$add$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:102$1186_Y [4:1], Y=\alu_dadd0 [4:1]
      New connections: \alu_dadd0 [0] = $0\bcd_add$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:185$1077.Z_[4:0]$1181 [0]
    Consolidated identical input bits for $mux cell $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:248$1170:
      Old ports: A={ \V \N \Z \C }, B={ \V_xor \N \Z $not$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:247$1168_Y }, Y=$ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:248$1170_Y
      New ports: A={ \V \C }, B={ \V_xor $not$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:247$1168_Y }, Y={ $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:248$1170_Y [3] $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:248$1170_Y [0] }
      New connections: $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:248$1170_Y [2:1] = { \N \Z }
    Consolidated identical input bits for $mux cell $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:250$1174:
      Old ports: A=4'0000, B=4'1111, Y=\alu_stat_wr
      New ports: A=1'0, B=1'1, Y=\alu_stat_wr [0]
      New connections: \alu_stat_wr [3:1] = { \alu_stat_wr [0] \alu_stat_wr [0] \alu_stat_wr [0] }
  Optimizing cells in module \omsp_alu.
    Consolidated identical input bits for $mux cell $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:247$1171:
      Old ports: A=$ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:248$1170_Y, B={ 1'0 \N \Z $not$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:247$1168_Y }, Y=$ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:247$1171_Y
      New ports: A={ $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:248$1170_Y [3] $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:248$1170_Y [0] }, B={ 1'0 $not$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:247$1168_Y }, Y={ $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:247$1171_Y [3] $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:247$1171_Y [0] }
      New connections: $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:247$1171_Y [2:1] = { \N \Z }
  Optimizing cells in module \omsp_alu.
    Consolidated identical input bits for $mux cell $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:246$1172:
      Old ports: A=$ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:247$1171_Y, B={ 1'0 \N \Z \op_src_inv [0] }, Y=\alu_stat
      New ports: A={ $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:247$1171_Y [3] $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_alu.v:247$1171_Y [0] }, B={ 1'0 \op_src_inv [0] }, Y={ \alu_stat [3] \alu_stat [0] }
      New connections: \alu_stat [2:1] = { \N \Z }
  Optimizing cells in module \omsp_alu.
  Optimizing cells in module \omsp_clock_module.
  Optimizing cells in module \omsp_dbg.
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][4][2]$4047:
      Old ports: A=9'000010000, B=9'000100000, Y=$memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][3][1]$a$4021
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][3][1]$a$4021 [5:4]
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][3][1]$a$4021 [8:6] $memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][3][1]$a$4021 [3:0] } = 7'0000000
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][4][3]$4050:
      Old ports: A=9'001000000, B=9'010000000, Y=$memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][3][1]$b$4022
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][3][1]$b$4022 [7:6]
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][3][1]$b$4022 [8] $memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][3][1]$b$4022 [5:0] } = 7'0000000
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][4][12]$4077:
      Old ports: A=9'100000000, B=9'000000000, Y=$memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][3][6]$a$4036
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][3][6]$a$4036 [8]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][3][6]$a$4036 [7:0] = 8'00000000
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][4][1]$4044:
      Old ports: A=9'000000100, B=9'000001000, Y=$memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][3][0]$b$4019
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][3][0]$b$4019 [3:2]
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][3][0]$b$4019 [8:4] $memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][3][0]$b$4019 [1:0] } = 7'0000000
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][4][0]$4041:
      Old ports: A=9'000000001, B=9'000000010, Y=$memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][3][0]$a$4018
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][3][0]$a$4018 [1:0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][3][0]$a$4018 [8:2] = 7'0000000
    Consolidated identical input bits for $mux cell $procmux$2022:
      Old ports: A={ $auto$proc_rom.cc:154:do_switch$1934 [24] 16'0000000000000000 $auto$proc_rom.cc:154:do_switch$1934 [7:0] }, B=25'0000000000000000000000000, Y=\reg_dec
      New ports: A={ $auto$proc_rom.cc:154:do_switch$1934 [24] $auto$proc_rom.cc:154:do_switch$1934 [7:0] }, B=9'000000000, Y={ \reg_dec [24] \reg_dec [7:0] }
      New connections: \reg_dec [23:8] = 16'0000000000000000
    Consolidated identical input bits for $mux cell $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:444$872:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:444$872_Y
      New ports: A=1'0, B=1'1, Y=$ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:444$872_Y [0]
      New connections: $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:444$872_Y [15:1] = { $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:444$872_Y [0] $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:444$872_Y [0] $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:444$872_Y [0] $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:444$872_Y [0] $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:444$872_Y [0] $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:444$872_Y [0] $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:444$872_Y [0] $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:444$872_Y [0] $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:444$872_Y [0] $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:444$872_Y [0] $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:444$872_Y [0] $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:444$872_Y [0] $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:444$872_Y [0] $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:444$872_Y [0] $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:444$872_Y [0] }
    Consolidated identical input bits for $mux cell $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:749$941:
      Old ports: A=2'01, B=2'11, Y=$ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:749$941_Y
      New ports: A=1'0, B=1'1, Y=$ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:749$941_Y [1]
      New connections: $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:749$941_Y [0] = 1'1
  Optimizing cells in module \omsp_dbg.
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][3][1]$4020:
      Old ports: A=$memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][3][1]$a$4021, B=$memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][3][1]$b$4022, Y=$memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][2][0]$b$4007
      New ports: A={ 2'00 $memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][3][1]$a$4021 [5:4] }, B={ $memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][3][1]$b$4022 [7:6] 2'00 }, Y=$memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][2][0]$b$4007 [7:4]
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][2][0]$b$4007 [8] $memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][2][0]$b$4007 [3:0] } = 5'00000
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][3][0]$4017:
      Old ports: A=$memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][3][0]$a$4018, B=$memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][3][0]$b$4019, Y=$memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][2][0]$a$4006
      New ports: A={ 2'00 $memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][3][0]$a$4018 [1:0] }, B={ $memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][3][0]$b$4019 [3:2] 2'00 }, Y=$memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][2][0]$a$4006 [3:0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][2][0]$a$4006 [8:4] = 5'00000
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][3][6]$4035:
      Old ports: A=$memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][3][6]$a$4036, B=9'000000000, Y=$memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][2][3]$a$4015
      New ports: A=$memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][3][6]$a$4036 [8], B=1'0, Y=$memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][2][3]$a$4015 [8]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][2][3]$a$4015 [7:0] = 8'00000000
    Consolidated identical input bits for $mux cell $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:443$873:
      Old ports: A=$ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:444$872_Y, B=16'0000000000000000, Y=\mem_cnt_dec
      New ports: A=$ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:444$872_Y [0], B=1'0, Y=\mem_cnt_dec [0]
      New connections: \mem_cnt_dec [15:1] = { \mem_cnt_dec [0] \mem_cnt_dec [0] \mem_cnt_dec [0] \mem_cnt_dec [0] \mem_cnt_dec [0] \mem_cnt_dec [0] \mem_cnt_dec [0] \mem_cnt_dec [0] \mem_cnt_dec [0] \mem_cnt_dec [0] \mem_cnt_dec [0] \mem_cnt_dec [0] \mem_cnt_dec [0] \mem_cnt_dec [0] \mem_cnt_dec [0] }
  Optimizing cells in module \omsp_dbg.
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][2][3]$4014:
      Old ports: A=$memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][2][3]$a$4015, B=9'000000000, Y=$memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][1][1]$b$4004
      New ports: A=$memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][2][3]$a$4015 [8], B=1'0, Y=$memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][1][1]$b$4004 [8]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][1][1]$b$4004 [7:0] = 8'00000000
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][2][0]$4005:
      Old ports: A=$memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][2][0]$a$4006, B=$memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][2][0]$b$4007, Y=$memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][1][0]$a$4000
      New ports: A={ 4'0000 $memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][2][0]$a$4006 [3:0] }, B={ $memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][2][0]$b$4007 [7:4] 4'0000 }, Y=$memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][1][0]$a$4000 [7:0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][1][0]$a$4000 [8] = 1'0
  Optimizing cells in module \omsp_dbg.
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][1][1]$4002:
      Old ports: A=9'000000000, B=$memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][1][1]$b$4004, Y=$memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][0][0]$b$3998
      New ports: A=1'0, B=$memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][1][1]$b$4004 [8], Y=$memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][0][0]$b$3998 [8]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][0][0]$b$3998 [7:0] = 8'00000000
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][1][0]$3999:
      Old ports: A=$memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][1][0]$a$4000, B=9'000000000, Y=$memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][0][0]$a$3997
      New ports: A=$memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][1][0]$a$4000 [7:0], B=8'00000000, Y=$memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][0][0]$a$3997 [7:0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$1935$rdmux[0][0][0]$a$3997 [8] = 1'0
  Optimizing cells in module \omsp_dbg.
  Optimizing cells in module \omsp_dbg_i2c.
    Consolidated identical input bits for $mux cell $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:248$384:
      Old ports: A=3'010, B=3'100, Y=$ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:248$384_Y
      New ports: A=2'01, B=2'10, Y=$ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:248$384_Y [2:1]
      New connections: $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:248$384_Y [0] = 1'0
    Consolidated identical input bits for $mux cell $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:259$395:
      Old ports: A={ 2'10 \shift_tx_data_done }, B=3'000, Y=$ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:259$395_Y
      New ports: A={ 1'1 \shift_tx_data_done }, B=2'00, Y={ $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:259$395_Y [2] $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:259$395_Y [0] }
      New connections: $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:259$395_Y [1] = 1'0
    Consolidated identical input bits for $mux cell $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:265$398:
      Old ports: A=3'100, B=3'000, Y=$ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:265$398_Y
      New ports: A=1'1, B=1'0, Y=$ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:265$398_Y [2]
      New connections: $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:265$398_Y [1:0] = 2'00
    Consolidated identical input bits for $mux cell $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:301$437:
      Old ports: A={ \shift_buf [7:0] 1'0 }, B={ \shift_buf [7:0] \sda_in }, Y=$ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:301$437_Y
      New ports: A=1'0, B=\sda_in, Y=$ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:301$437_Y [0]
      New connections: $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:301$437_Y [8:1] = \shift_buf [7:0]
    Consolidated identical input bits for $mux cell $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:363$457:
      Old ports: A=2'11, B=2'01, Y=$auto$wreduce.cc:514:run$3371 [1:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:514:run$3371 [1]
      New connections: $auto$wreduce.cc:514:run$3371 [0] = 1'1
    Consolidated identical input bits for $mux cell $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:371$466:
      Old ports: A=2'10, B=2'00, Y=$ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:371$466_Y [1:0]
      New ports: A=1'1, B=1'0, Y=$ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:371$466_Y [1]
      New connections: $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:371$466_Y [0] = 1'0
    Consolidated identical input bits for $mux cell $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:381$480:
      Old ports: A=3'100, B=3'000, Y=$ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:381$480_Y
      New ports: A=1'1, B=1'0, Y=$ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:381$480_Y [2]
      New connections: $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:381$480_Y [1:0] = 2'00
    Consolidated identical input bits for $mux cell $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:385$485:
      Old ports: A=2'00, B=2'11, Y=$auto$wreduce.cc:514:run$3376 [1:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:514:run$3376 [0]
      New connections: $auto$wreduce.cc:514:run$3376 [1] = $auto$wreduce.cc:514:run$3376 [0]
  Optimizing cells in module \omsp_dbg_i2c.
    Consolidated identical input bits for $mux cell $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:264$399:
      Old ports: A=3'101, B=$ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:265$398_Y, Y=$ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:264$399_Y
      New ports: A=2'11, B={ $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:265$398_Y [2] 1'0 }, Y={ $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:264$399_Y [2] $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:264$399_Y [0] }
      New connections: $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:264$399_Y [1] = 1'0
    Consolidated identical input bits for $mux cell $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:380$481:
      Old ports: A=$ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:381$480_Y, B=3'100, Y=$ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:380$481_Y
      New ports: A=$ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:381$480_Y [2], B=1'1, Y=$ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:380$481_Y [2]
      New connections: $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:380$481_Y [1:0] = 2'00
    Consolidated identical input bits for $mux cell $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:384$486:
      Old ports: A=3'100, B={ 1'0 $auto$wreduce.cc:514:run$3376 [1:0] }, Y=$ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:384$486_Y
      New ports: A=2'10, B={ 1'0 $auto$wreduce.cc:514:run$3376 [0] }, Y={ $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:384$486_Y [2] $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:384$486_Y [0] }
      New connections: $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:384$486_Y [1] = $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:384$486_Y [0]
  Optimizing cells in module \omsp_dbg_i2c.
    Consolidated identical input bits for $mux cell $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:263$400:
      Old ports: A=$ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:264$399_Y, B=3'000, Y=$ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:263$400_Y
      New ports: A={ $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:264$399_Y [2] $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:264$399_Y [0] }, B=2'00, Y={ $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:263$400_Y [2] $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:263$400_Y [0] }
      New connections: $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:263$400_Y [1] = 1'0
    Consolidated identical input bits for $mux cell $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:379$482:
      Old ports: A=$ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:380$481_Y, B=3'011, Y=$ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:379$482_Y
      New ports: A={ $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:380$481_Y [2] 1'0 }, B=2'01, Y={ $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:379$482_Y [2] $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:379$482_Y [0] }
      New connections: $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:379$482_Y [1] = $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:379$482_Y [0]
  Optimizing cells in module \omsp_dbg_i2c.
    Consolidated identical input bits for $mux cell $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:378$483:
      Old ports: A=3'011, B=$ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:379$482_Y, Y=$ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:378$483_Y
      New ports: A=2'01, B={ $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:379$482_Y [2] $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:379$482_Y [0] }, Y={ $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:378$483_Y [2] $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:378$483_Y [0] }
      New connections: $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:378$483_Y [1] = $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg_i2c.v:378$483_Y [0]
  Optimizing cells in module \omsp_dbg_i2c.
  Optimizing cells in module \omsp_execution_unit.
    Consolidated identical input bits for $mux cell $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_execution_unit.v:292$172:
      Old ports: A=16'0000000000000000, B=16'1111111111111110, Y=$ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_execution_unit.v:292$172_Y
      New ports: A=1'0, B=1'1, Y=$ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_execution_unit.v:292$172_Y [1]
      New connections: { $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_execution_unit.v:292$172_Y [15:2] $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_execution_unit.v:292$172_Y [0] } = { $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_execution_unit.v:292$172_Y [1] $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_execution_unit.v:292$172_Y [1] $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_execution_unit.v:292$172_Y [1] $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_execution_unit.v:292$172_Y [1] $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_execution_unit.v:292$172_Y [1] $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_execution_unit.v:292$172_Y [1] $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_execution_unit.v:292$172_Y [1] $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_execution_unit.v:292$172_Y [1] $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_execution_unit.v:292$172_Y [1] $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_execution_unit.v:292$172_Y [1] $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_execution_unit.v:292$172_Y [1] $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_execution_unit.v:292$172_Y [1] $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_execution_unit.v:292$172_Y [1] $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_execution_unit.v:292$172_Y [1] 1'0 }
    Consolidated identical input bits for $mux cell $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_execution_unit.v:374$220:
      Old ports: A=\mdb_out_nxt, B={ \mdb_out_nxt [7:0] \mdb_out_nxt [7:0] }, Y=\mdb_out
      New ports: A=\mdb_out_nxt [15:8], B=\mdb_out_nxt [7:0], Y=\mdb_out [15:8]
      New connections: \mdb_out [7:0] = \mdb_out_nxt [7:0]
  Optimizing cells in module \omsp_execution_unit.
  Optimizing cells in module \omsp_frontend.
    Consolidated identical input bits for $mux cell $procmux$2172:
      Old ports: A=5'00001, B=5'10000, Y=$5\inst_ad_nxt[7:0]
      New ports: A=2'01, B=2'10, Y={ $5\inst_ad_nxt[7:0] [4] $5\inst_ad_nxt[7:0] [0] }
      New connections: $5\inst_ad_nxt[7:0] [3:1] = 3'000
    Consolidated identical input bits for $mux cell $procmux$2183:
      Old ports: A={ 6'000000 $6\inst_ad_nxt[7:0] }, B={ 3'000 $5\inst_ad_nxt[7:0] }, Y=$4\inst_ad_nxt[7:0]
      New ports: A={ 3'000 $6\inst_ad_nxt[7:0] }, B=$5\inst_ad_nxt[7:0], Y=$4\inst_ad_nxt[7:0] [4:0]
      New connections: $4\inst_ad_nxt[7:0] [7:5] = 3'000
    Consolidated identical input bits for $mux cell $procmux$2193:
      Old ports: A=7'0000001, B=7'1000000, Y=$3\inst_ad_nxt[7:0]
      New ports: A=2'01, B=2'10, Y={ $3\inst_ad_nxt[7:0] [6] $3\inst_ad_nxt[7:0] [0] }
      New connections: $3\inst_ad_nxt[7:0] [5:1] = 5'00000
    Consolidated identical input bits for $mux cell $procmux$2210:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$6\sconst_nxt[15:0]
      New ports: A=1'0, B=1'1, Y=$6\sconst_nxt[15:0] [0]
      New connections: $6\sconst_nxt[15:0] [15:1] = { $6\sconst_nxt[15:0] [0] $6\sconst_nxt[15:0] [0] $6\sconst_nxt[15:0] [0] $6\sconst_nxt[15:0] [0] $6\sconst_nxt[15:0] [0] $6\sconst_nxt[15:0] [0] $6\sconst_nxt[15:0] [0] $6\sconst_nxt[15:0] [0] $6\sconst_nxt[15:0] [0] $6\sconst_nxt[15:0] [0] $6\sconst_nxt[15:0] [0] $6\sconst_nxt[15:0] [0] $6\sconst_nxt[15:0] [0] $6\sconst_nxt[15:0] [0] $6\sconst_nxt[15:0] [0] }
    Consolidated identical input bits for $pmux cell $procmux$2293:
      Old ports: A=6'000001, B=18'100000000100010000, Y=$7\inst_as_nxt[12:0]
      New ports: A=4'0001, B=12'100000100100, Y={ $7\inst_as_nxt[12:0] [5:4] $7\inst_as_nxt[12:0] [2] $7\inst_as_nxt[12:0] [0] }
      New connections: { $7\inst_as_nxt[12:0] [3] $7\inst_as_nxt[12:0] [1] } = 2'00
    Consolidated identical input bits for $mux cell $procmux$2309:
      Old ports: A={ 9'000000000 $8\inst_as_nxt[12:0] }, B={ 7'0000000 $7\inst_as_nxt[12:0] }, Y=$6\inst_as_nxt[12:0]
      New ports: A={ 2'00 $8\inst_as_nxt[12:0] }, B=$7\inst_as_nxt[12:0], Y=$6\inst_as_nxt[12:0] [5:0]
      New connections: $6\inst_as_nxt[12:0] [12:6] = 7'0000000
    Consolidated identical input bits for $pmux cell $procmux$2322:
      Old ports: A=9'000000001, B=27'100000000010000000001000000, Y=$5\inst_as_nxt[12:0]
      New ports: A=4'0001, B=12'100001000010, Y={ $5\inst_as_nxt[12:0] [8:6] $5\inst_as_nxt[12:0] [0] }
      New connections: $5\inst_as_nxt[12:0] [5:1] = 5'00000
    Consolidated identical input bits for $pmux cell $procmux$2345:
      Old ports: A=13'0001000000000, B=39'100000000000001000000000000010000000000, Y=$3\inst_as_nxt[12:0]
      New ports: A=4'0001, B=12'100001000010, Y=$3\inst_as_nxt[12:0] [12:9]
      New connections: $3\inst_as_nxt[12:0] [8:0] = 9'000000000
    Consolidated identical input bits for $mux cell $procmux$2756:
      Old ports: A={ 5'11111 $3\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1320 [0] }, B=6'111101, Y=$4\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1323
      New ports: A={ 1'1 $3\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1320 [0] }, B=2'01, Y=$4\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1323 [1:0]
      New connections: $4\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1323 [5:2] = 4'1111
    Consolidated identical input bits for $mux cell $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:258$1257:
      Old ports: A=3'101, B=3'010, Y=$ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:258$1257_Y
      New ports: A=2'01, B=2'10, Y=$ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:258$1257_Y [1:0]
      New connections: $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:258$1257_Y [2] = $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:258$1257_Y [0]
    Consolidated identical input bits for $mux cell $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:268$1275:
      Old ports: A=3'010, B=3'100, Y=$ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:268$1275_Y
      New ports: A=2'01, B=2'10, Y=$ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:268$1275_Y [2:1]
      New connections: $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:268$1275_Y [0] = 1'0
    Consolidated identical input bits for $mux cell $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:453$1540:
      Old ports: A=16'0000000000000000, B=16'1111111111111110, Y=\ext_incr
      New ports: A=1'0, B=1'1, Y=\ext_incr [1]
      New connections: { \ext_incr [15:2] \ext_incr [0] } = { \ext_incr [1] \ext_incr [1] \ext_incr [1] \ext_incr [1] \ext_incr [1] \ext_incr [1] \ext_incr [1] \ext_incr [1] \ext_incr [1] \ext_incr [1] \ext_incr [1] \ext_incr [1] \ext_incr [1] \ext_incr [1] 1'0 }
    Consolidated identical input bits for $mux cell $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:872$1649:
      Old ports: A=2'11, B=2'01, Y=$auto$wreduce.cc:514:run$3388 [1:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:514:run$3388 [1]
      New connections: $auto$wreduce.cc:514:run$3388 [0] = 1'1
    Consolidated identical input bits for $mux cell $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:893$1658:
      Old ports: A=2'11, B=2'01, Y=$auto$wreduce.cc:514:run$3391 [1:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:514:run$3391 [1]
      New connections: $auto$wreduce.cc:514:run$3391 [0] = 1'1
  Optimizing cells in module \omsp_frontend.
    New input vector for $reduce_and cell $reduce_and$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:194$1324: $4\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1323 [1:0]
    Consolidated identical input bits for $mux cell $procmux$2183:
      Old ports: A={ 3'000 $6\inst_ad_nxt[7:0] }, B=$5\inst_ad_nxt[7:0], Y=$4\inst_ad_nxt[7:0] [4:0]
      New ports: A={ 1'0 $6\inst_ad_nxt[7:0] }, B={ $5\inst_ad_nxt[7:0] [4] 1'0 $5\inst_ad_nxt[7:0] [0] }, Y={ $4\inst_ad_nxt[7:0] [4] $4\inst_ad_nxt[7:0] [1:0] }
      New connections: $4\inst_ad_nxt[7:0] [3:2] = 2'00
    Consolidated identical input bits for $mux cell $procmux$2201:
      Old ports: A=$4\inst_ad_nxt[7:0], B={ 1'0 $3\inst_ad_nxt[7:0] }, Y=$2\inst_ad_nxt[7:0]
      New ports: A={ 1'0 $4\inst_ad_nxt[7:0] [4:0] }, B={ $3\inst_ad_nxt[7:0] [6] 4'0000 $3\inst_ad_nxt[7:0] [0] }, Y={ $2\inst_ad_nxt[7:0] [6] $2\inst_ad_nxt[7:0] [4:0] }
      New connections: { $2\inst_ad_nxt[7:0] [7] $2\inst_ad_nxt[7:0] [5] } = 2'00
    Consolidated identical input bits for $mux cell $procmux$2228:
      Old ports: A=$6\sconst_nxt[15:0], B=16'0000000000000010, Y=$5\sconst_nxt[15:0]
      New ports: A={ $6\sconst_nxt[15:0] [0] $6\sconst_nxt[15:0] [0] }, B=2'10, Y=$5\sconst_nxt[15:0] [1:0]
      New connections: $5\sconst_nxt[15:0] [15:2] = { $5\sconst_nxt[15:0] [0] $5\sconst_nxt[15:0] [0] $5\sconst_nxt[15:0] [0] $5\sconst_nxt[15:0] [0] $5\sconst_nxt[15:0] [0] $5\sconst_nxt[15:0] [0] $5\sconst_nxt[15:0] [0] $5\sconst_nxt[15:0] [0] $5\sconst_nxt[15:0] [0] $5\sconst_nxt[15:0] [0] $5\sconst_nxt[15:0] [0] $5\sconst_nxt[15:0] [0] $5\sconst_nxt[15:0] [0] $5\sconst_nxt[15:0] [0] }
    Consolidated identical input bits for $mux cell $procmux$2335:
      Old ports: A=$6\inst_as_nxt[12:0], B={ 4'0000 $5\inst_as_nxt[12:0] }, Y=$4\inst_as_nxt[12:0]
      New ports: A={ 3'000 $6\inst_as_nxt[12:0] [5:0] }, B={ $5\inst_as_nxt[12:0] [8:6] 5'00000 $5\inst_as_nxt[12:0] [0] }, Y=$4\inst_as_nxt[12:0] [8:0]
      New connections: $4\inst_as_nxt[12:0] [12:9] = 4'0000
    Consolidated identical input bits for $mux cell $procmux$2750:
      Old ports: A=$4\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1323, B=6'111100, Y=$5\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1326
      New ports: A=$4\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1323 [1:0], B=2'00, Y=$5\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1326 [1:0]
      New connections: $5\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1326 [5:2] = 4'1111
    Consolidated identical input bits for $mux cell $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:257$1258:
      Old ports: A=$ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:258$1257_Y, B=3'000, Y=$ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:257$1258_Y
      New ports: A=$ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:258$1257_Y [1:0], B=2'00, Y=$ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:257$1258_Y [1:0]
      New connections: $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:257$1258_Y [2] = $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:257$1258_Y [0]
    Consolidated identical input bits for $mux cell $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:267$1276:
      Old ports: A=$ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:268$1275_Y, B=3'010, Y=$ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:267$1276_Y
      New ports: A=$ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:268$1275_Y [2:1], B=2'01, Y=$ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:267$1276_Y [2:1]
      New connections: $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:267$1276_Y [0] = 1'0
  Optimizing cells in module \omsp_frontend.
    New input vector for $reduce_and cell $reduce_and$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:194$1327: $5\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1326 [1:0]
    Consolidated identical input bits for $mux cell $procmux$2201:
      Old ports: A={ 1'0 $4\inst_ad_nxt[7:0] [4:0] }, B={ $3\inst_ad_nxt[7:0] [6] 4'0000 $3\inst_ad_nxt[7:0] [0] }, Y={ $2\inst_ad_nxt[7:0] [6] $2\inst_ad_nxt[7:0] [4:0] }
      New ports: A={ 1'0 $4\inst_ad_nxt[7:0] [4] $4\inst_ad_nxt[7:0] [1:0] }, B={ $3\inst_ad_nxt[7:0] [6] 2'00 $3\inst_ad_nxt[7:0] [0] }, Y={ $2\inst_ad_nxt[7:0] [6] $2\inst_ad_nxt[7:0] [4] $2\inst_ad_nxt[7:0] [1:0] }
      New connections: $2\inst_ad_nxt[7:0] [3:2] = 2'00
    Consolidated identical input bits for $mux cell $procmux$2207:
      Old ports: A=8'00000000, B=$2\inst_ad_nxt[7:0], Y=\inst_ad_nxt
      New ports: A=6'000000, B={ $2\inst_ad_nxt[7:0] [6] $2\inst_ad_nxt[7:0] [4:0] }, Y={ \inst_ad_nxt [6] \inst_ad_nxt [4:0] }
      New connections: { \inst_ad_nxt [7] \inst_ad_nxt [5] } = 2'00
    Consolidated identical input bits for $mux cell $procmux$2243:
      Old ports: A=$5\sconst_nxt[15:0], B=16'0000000000000001, Y=$4\sconst_nxt[15:0]
      New ports: A={ $5\sconst_nxt[15:0] [0] $5\sconst_nxt[15:0] [1:0] }, B=3'001, Y=$4\sconst_nxt[15:0] [2:0]
      New connections: $4\sconst_nxt[15:0] [15:3] = { $4\sconst_nxt[15:0] [2] $4\sconst_nxt[15:0] [2] $4\sconst_nxt[15:0] [2] $4\sconst_nxt[15:0] [2] $4\sconst_nxt[15:0] [2] $4\sconst_nxt[15:0] [2] $4\sconst_nxt[15:0] [2] $4\sconst_nxt[15:0] [2] $4\sconst_nxt[15:0] [2] $4\sconst_nxt[15:0] [2] $4\sconst_nxt[15:0] [2] $4\sconst_nxt[15:0] [2] $4\sconst_nxt[15:0] [2] }
    Consolidated identical input bits for $mux cell $procmux$2744:
      Old ports: A=$5\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1326, B=6'111011, Y=$6\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1329
      New ports: A={ 1'1 $5\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1326 [1:0] }, B=3'011, Y=$6\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1329 [2:0]
      New connections: $6\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1329 [5:3] = 3'111
  Optimizing cells in module \omsp_frontend.
    New input vector for $reduce_and cell $reduce_and$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:194$1330: $6\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1329 [2:0]
    Consolidated identical input bits for $mux cell $procmux$2207:
      Old ports: A=6'000000, B={ $2\inst_ad_nxt[7:0] [6] $2\inst_ad_nxt[7:0] [4:0] }, Y={ \inst_ad_nxt [6] \inst_ad_nxt [4:0] }
      New ports: A=4'0000, B={ $2\inst_ad_nxt[7:0] [6] $2\inst_ad_nxt[7:0] [4] $2\inst_ad_nxt[7:0] [1:0] }, Y={ \inst_ad_nxt [6] \inst_ad_nxt [4] \inst_ad_nxt [1:0] }
      New connections: \inst_ad_nxt [3:2] = 2'00
    Consolidated identical input bits for $mux cell $procmux$2255:
      Old ports: A=$4\sconst_nxt[15:0], B=16'0000000000000000, Y=$3\sconst_nxt[15:0]
      New ports: A=$4\sconst_nxt[15:0] [2:0], B=3'000, Y=$3\sconst_nxt[15:0] [2:0]
      New connections: $3\sconst_nxt[15:0] [15:3] = { $3\sconst_nxt[15:0] [2] $3\sconst_nxt[15:0] [2] $3\sconst_nxt[15:0] [2] $3\sconst_nxt[15:0] [2] $3\sconst_nxt[15:0] [2] $3\sconst_nxt[15:0] [2] $3\sconst_nxt[15:0] [2] $3\sconst_nxt[15:0] [2] $3\sconst_nxt[15:0] [2] $3\sconst_nxt[15:0] [2] $3\sconst_nxt[15:0] [2] $3\sconst_nxt[15:0] [2] $3\sconst_nxt[15:0] [2] }
    Consolidated identical input bits for $mux cell $procmux$2738:
      Old ports: A=$6\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1329, B=6'111010, Y=$7\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1332
      New ports: A=$6\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1329 [2:0], B=3'010, Y=$7\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1332 [2:0]
      New connections: $7\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1332 [5:3] = 3'111
  Optimizing cells in module \omsp_frontend.
    New input vector for $reduce_and cell $reduce_and$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:194$1333: $7\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1332 [2:0]
    Consolidated identical input bits for $mux cell $procmux$2264:
      Old ports: A=$3\sconst_nxt[15:0], B=16'0000000000001000, Y=$2\sconst_nxt[15:0]
      New ports: A={ $3\sconst_nxt[15:0] [2] $3\sconst_nxt[15:0] [2:0] }, B=4'1000, Y=$2\sconst_nxt[15:0] [3:0]
      New connections: $2\sconst_nxt[15:0] [15:4] = { $2\sconst_nxt[15:0] [2] $2\sconst_nxt[15:0] [2] $2\sconst_nxt[15:0] [2] $2\sconst_nxt[15:0] [2] $2\sconst_nxt[15:0] [2] $2\sconst_nxt[15:0] [2] $2\sconst_nxt[15:0] [2] $2\sconst_nxt[15:0] [2] $2\sconst_nxt[15:0] [2] $2\sconst_nxt[15:0] [2] $2\sconst_nxt[15:0] [2] $2\sconst_nxt[15:0] [2] }
    Consolidated identical input bits for $mux cell $procmux$2732:
      Old ports: A=$7\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1332, B=6'111001, Y=$8\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1335
      New ports: A=$7\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1332 [2:0], B=3'001, Y=$8\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1335 [2:0]
      New connections: $8\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1335 [5:3] = 3'111
  Optimizing cells in module \omsp_frontend.
    New input vector for $reduce_and cell $reduce_and$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:194$1336: $8\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1335 [2:0]
    Consolidated identical input bits for $mux cell $procmux$2270:
      Old ports: A=$2\sconst_nxt[15:0], B=16'0000000000000100, Y=\sconst_nxt
      New ports: A={ $2\sconst_nxt[15:0] [2] $2\sconst_nxt[15:0] [3:0] }, B=5'00100, Y=\sconst_nxt [4:0]
      New connections: \sconst_nxt [15:5] = { \sconst_nxt [4] \sconst_nxt [4] \sconst_nxt [4] \sconst_nxt [4] \sconst_nxt [4] \sconst_nxt [4] \sconst_nxt [4] \sconst_nxt [4] \sconst_nxt [4] \sconst_nxt [4] \sconst_nxt [4] }
    Consolidated identical input bits for $mux cell $procmux$2726:
      Old ports: A=$8\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1335, B=6'111000, Y=$9\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1338
      New ports: A=$8\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1335 [2:0], B=3'000, Y=$9\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1338 [2:0]
      New connections: $9\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1338 [5:3] = 3'111
  Optimizing cells in module \omsp_frontend.
    New input vector for $reduce_and cell $reduce_and$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:194$1339: $9\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1338 [2:0]
    Consolidated identical input bits for $mux cell $procmux$2720:
      Old ports: A=$9\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1338, B=6'110111, Y=$10\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1341
      New ports: A={ 1'1 $9\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1338 [2:0] }, B=4'0111, Y=$10\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1341 [3:0]
      New connections: $10\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1341 [5:4] = 2'11
  Optimizing cells in module \omsp_frontend.
    New input vector for $reduce_and cell $reduce_and$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:194$1342: $10\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1341 [3:0]
    Consolidated identical input bits for $mux cell $procmux$2714:
      Old ports: A=$10\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1341, B=6'110110, Y=$11\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1344
      New ports: A=$10\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1341 [3:0], B=4'0110, Y=$11\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1344 [3:0]
      New connections: $11\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1344 [5:4] = 2'11
  Optimizing cells in module \omsp_frontend.
    New input vector for $reduce_and cell $reduce_and$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:194$1345: $11\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1344 [3:0]
    Consolidated identical input bits for $mux cell $procmux$2708:
      Old ports: A=$11\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1344, B=6'110101, Y=$12\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1347
      New ports: A=$11\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1344 [3:0], B=4'0101, Y=$12\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1347 [3:0]
      New connections: $12\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1347 [5:4] = 2'11
  Optimizing cells in module \omsp_frontend.
    New input vector for $reduce_and cell $reduce_and$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:194$1348: $12\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1347 [3:0]
    Consolidated identical input bits for $mux cell $procmux$2702:
      Old ports: A=$12\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1347, B=6'110100, Y=$13\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1350
      New ports: A=$12\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1347 [3:0], B=4'0100, Y=$13\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1350 [3:0]
      New connections: $13\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1350 [5:4] = 2'11
  Optimizing cells in module \omsp_frontend.
    New input vector for $reduce_and cell $reduce_and$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:194$1351: $13\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1350 [3:0]
    Consolidated identical input bits for $mux cell $procmux$2696:
      Old ports: A=$13\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1350, B=6'110011, Y=$14\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1353
      New ports: A=$13\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1350 [3:0], B=4'0011, Y=$14\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1353 [3:0]
      New connections: $14\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1353 [5:4] = 2'11
  Optimizing cells in module \omsp_frontend.
    New input vector for $reduce_and cell $reduce_and$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:194$1354: $14\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1353 [3:0]
    Consolidated identical input bits for $mux cell $procmux$2690:
      Old ports: A=$14\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1353, B=6'110010, Y=$15\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1356
      New ports: A=$14\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1353 [3:0], B=4'0010, Y=$15\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1356 [3:0]
      New connections: $15\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1356 [5:4] = 2'11
  Optimizing cells in module \omsp_frontend.
    New input vector for $reduce_and cell $reduce_and$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:194$1357: $15\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1356 [3:0]
    Consolidated identical input bits for $mux cell $procmux$2684:
      Old ports: A=$15\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1356, B=6'110001, Y=$16\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1359
      New ports: A=$15\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1356 [3:0], B=4'0001, Y=$16\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1359 [3:0]
      New connections: $16\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1359 [5:4] = 2'11
  Optimizing cells in module \omsp_frontend.
    New input vector for $reduce_and cell $reduce_and$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:194$1360: $16\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1359 [3:0]
    Consolidated identical input bits for $mux cell $procmux$2678:
      Old ports: A=$16\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1359, B=6'110000, Y=$17\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1362
      New ports: A=$16\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1359 [3:0], B=4'0000, Y=$17\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1362 [3:0]
      New connections: $17\get_irq_num$func$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_frontend.v:341$1224.$result[5:0]$1362 [5:4] = 2'11
  Optimizing cells in module \omsp_frontend.
  Optimizing cells in module \omsp_mem_backbone.
  Optimizing cells in module \omsp_multiplier.
    Consolidated identical input bits for $mux cell $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_multiplier.v:279$1036:
      Old ports: A={ \sumext_s [1] \sumext_s [1] \sumext_s [1] \sumext_s [1] \sumext_s [1] \sumext_s [1] \sumext_s [1] \sumext_s [1] \sumext_s [1] \sumext_s [1] \sumext_s [1] \sumext_s [1] \sumext_s [1] \sumext_s [1] \sumext_s }, B={ \sumext_s_nxt [1] \sumext_s_nxt [1] \sumext_s_nxt [1] \sumext_s_nxt [1] \sumext_s_nxt [1] \sumext_s_nxt [1] \sumext_s_nxt [1] \sumext_s_nxt [1] \sumext_s_nxt [1] \sumext_s_nxt [1] \sumext_s_nxt [1] \sumext_s_nxt [1] \sumext_s_nxt [1] \sumext_s_nxt [1] \sumext_s_nxt }, Y=\sumext_rd
      New ports: A=\sumext_s, B=\sumext_s_nxt, Y=\sumext_rd [1:0]
      New connections: \sumext_rd [15:2] = { \sumext_rd [1] \sumext_rd [1] \sumext_rd [1] \sumext_rd [1] \sumext_rd [1] \sumext_rd [1] \sumext_rd [1] \sumext_rd [1] \sumext_rd [1] \sumext_rd [1] \sumext_rd [1] \sumext_rd [1] \sumext_rd [1] \sumext_rd [1] }
  Optimizing cells in module \omsp_multiplier.
  Optimizing cells in module \omsp_register_file.
    Consolidated identical input bits for $mux cell $procmux$2087:
      Old ports: A={ \r2_v \r2_nxt [4] 1'0 \r2_nxt [2:0] \r2_n \r2_z \r2_c }, B=9'000000000, Y=$0\r2[15:0]
      New ports: A={ \r2_v \r2_nxt [4] \r2_nxt [2:0] \r2_n \r2_z \r2_c }, B=8'00000000, Y={ $0\r2[15:0] [8:7] $0\r2[15:0] [5:0] }
      New connections: $0\r2[15:0] [6] = 1'0
    Consolidated identical input bits for $mux cell $procmux$2092:
      Old ports: A={ \reg_incr_val [15:1] 1'0 }, B={ \reg_sp_val [15:1] 1'0 }, Y=$procmux$2092_Y
      New ports: A=\reg_incr_val [15:1], B=\reg_sp_val [15:1], Y=$procmux$2092_Y [15:1]
      New connections: $procmux$2092_Y [0] = 1'0
    Consolidated identical input bits for $mux cell $ternary$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_register_file.v:124$1804:
      Old ports: A=\reg_dest_val, B={ 8'00000000 \reg_dest_val [7:0] }, Y={ \pc_sw [15:9] \reg_dest_val_in [8:0] }
      New ports: A=\reg_dest_val [15:8], B=8'00000000, Y={ \pc_sw [15:9] \reg_dest_val_in [8] }
      New connections: \reg_dest_val_in [7:0] = \reg_dest_val [7:0]
  Optimizing cells in module \omsp_register_file.
    Consolidated identical input bits for $mux cell $procmux$2095:
      Old ports: A=$procmux$2092_Y, B={ \pc_sw [15:9] \reg_dest_val_in [8:1] 1'0 }, Y=$0\r1[15:0]
      New ports: A=$procmux$2092_Y [15:1], B={ \pc_sw [15:9] \reg_dest_val_in [8] \reg_dest_val [7:1] }, Y=$0\r1[15:0] [15:1]
      New connections: $0\r1[15:0] [0] = 1'0
  Optimizing cells in module \omsp_register_file.
  Optimizing cells in module \omsp_sfr.
  Optimizing cells in module \omsp_sync_cell.
  Optimizing cells in module \omsp_sync_reset.
  Optimizing cells in module \omsp_watchdog.
  Optimizing cells in module \openMSP430.
Performed a total of 98 changes.

26.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\omsp_alu'.
Finding identical cells in module `\omsp_clock_module'.
Finding identical cells in module `\omsp_dbg'.
<suppressed ~12 debug messages>
Finding identical cells in module `\omsp_dbg_i2c'.
<suppressed ~3 debug messages>
Finding identical cells in module `\omsp_execution_unit'.
Finding identical cells in module `\omsp_frontend'.
<suppressed ~12 debug messages>
Finding identical cells in module `\omsp_mem_backbone'.
Finding identical cells in module `\omsp_multiplier'.
Finding identical cells in module `\omsp_register_file'.
Finding identical cells in module `\omsp_sfr'.
Finding identical cells in module `\omsp_sync_cell'.
Finding identical cells in module `\omsp_sync_reset'.
Finding identical cells in module `\omsp_watchdog'.
Finding identical cells in module `\openMSP430'.
Removed a total of 9 cells.

26.19.6. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $mux $procmux$2017 in front of them:
        $or$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:356$843
        $or$/workspaces/vsd-tcl/vsdsynth/verilog/omsp_dbg.v:357$844

26.19.7. Executing OPT_DFF pass (perform DFF optimizations).

26.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \omsp_alu..
Finding unused cells or wires in module \omsp_clock_module..
Finding unused cells or wires in module \omsp_dbg..
Finding unused cells or wires in module \omsp_dbg_i2c..
Finding unused cells or wires in module \omsp_execution_unit..
Finding unused cells or wires in module \omsp_frontend..
Finding unused cells or wires in module \omsp_mem_backbone..
Finding unused cells or wires in module \omsp_multiplier..
Finding unused cells or wires in module \omsp_register_file..
Finding unused cells or wires in module \omsp_sfr..
Finding unused cells or wires in module \omsp_sync_cell..
Finding unused cells or wires in module \omsp_sync_reset..
Finding unused cells or wires in module \omsp_watchdog..
Finding unused cells or wires in module \openMSP430..
Removed 0 unused cells and 61 unused wires.
<suppressed ~3 debug messages>

26.19.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module omsp_alu.
<suppressed ~1 debug messages>
Optimizing module omsp_clock_module.
Optimizing module omsp_dbg.
<suppressed ~5 debug messages>
Optimizing module omsp_dbg_i2c.
<suppressed ~6 debug messages>
Optimizing module omsp_execution_unit.
<suppressed ~1 debug messages>
Optimizing module omsp_frontend.
<suppressed ~5 debug messages>
Optimizing module omsp_mem_backbone.
Optimizing module omsp_multiplier.
<suppressed ~4 debug messages>
Optimizing module omsp_register_file.
Optimizing module omsp_sfr.
Optimizing module omsp_sync_cell.
Optimizing module omsp_sync_reset.
Optimizing module omsp_watchdog.
Optimizing module openMSP430.

26.19.10. Rerunning OPT passes. (Maybe there is more to do..)

26.19.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \omsp_alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_clock_module..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_dbg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_dbg_i2c..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_execution_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_frontend..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_mem_backbone..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_multiplier..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_register_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_sfr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_sync_cell..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_sync_reset..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_watchdog..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \openMSP430..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~360 debug messages>

26.19.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \omsp_alu.
  Optimizing cells in module \omsp_clock_module.
  Optimizing cells in module \omsp_dbg.
  Optimizing cells in module \omsp_dbg_i2c.
  Optimizing cells in module \omsp_execution_unit.
  Optimizing cells in module \omsp_frontend.
    Consolidated identical input bits for $mux cell $procmux$2183:
      Old ports: A={ 1'0 $3\inst_ad_nxt[7:0] [6] $3\inst_ad_nxt[7:0] [0] }, B={ $3\inst_ad_nxt[7:0] [6] 1'0 $3\inst_ad_nxt[7:0] [0] }, Y={ $4\inst_ad_nxt[7:0] [4] $4\inst_ad_nxt[7:0] [1:0] }
      New ports: A={ 1'0 $3\inst_ad_nxt[7:0] [6] }, B={ $3\inst_ad_nxt[7:0] [6] 1'0 }, Y={ $4\inst_ad_nxt[7:0] [4] $4\inst_ad_nxt[7:0] [1] }
      New connections: $4\inst_ad_nxt[7:0] [0] = $3\inst_ad_nxt[7:0] [0]
  Optimizing cells in module \omsp_frontend.
    Consolidated identical input bits for $mux cell $procmux$2201:
      Old ports: A={ 1'0 $4\inst_ad_nxt[7:0] [4] $4\inst_ad_nxt[7:0] [1:0] }, B={ $3\inst_ad_nxt[7:0] [6] 2'00 $3\inst_ad_nxt[7:0] [0] }, Y={ $2\inst_ad_nxt[7:0] [6] $2\inst_ad_nxt[7:0] [4] $2\inst_ad_nxt[7:0] [1:0] }
      New ports: A={ 1'0 $4\inst_ad_nxt[7:0] [4] $4\inst_ad_nxt[7:0] [1] }, B={ $3\inst_ad_nxt[7:0] [6] 2'00 }, Y={ $2\inst_ad_nxt[7:0] [6] $2\inst_ad_nxt[7:0] [4] $2\inst_ad_nxt[7:0] [1] }
      New connections: $2\inst_ad_nxt[7:0] [0] = $3\inst_ad_nxt[7:0] [0]
  Optimizing cells in module \omsp_frontend.
  Optimizing cells in module \omsp_mem_backbone.
  Optimizing cells in module \omsp_multiplier.
  Optimizing cells in module \omsp_register_file.
  Optimizing cells in module \omsp_sfr.
  Optimizing cells in module \omsp_sync_cell.
  Optimizing cells in module \omsp_sync_reset.
  Optimizing cells in module \omsp_watchdog.
  Optimizing cells in module \openMSP430.
Performed a total of 2 changes.

26.19.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\omsp_alu'.
Finding identical cells in module `\omsp_clock_module'.
Finding identical cells in module `\omsp_dbg'.
Finding identical cells in module `\omsp_dbg_i2c'.
<suppressed ~6 debug messages>
Finding identical cells in module `\omsp_execution_unit'.
Finding identical cells in module `\omsp_frontend'.
Finding identical cells in module `\omsp_mem_backbone'.
Finding identical cells in module `\omsp_multiplier'.
Finding identical cells in module `\omsp_register_file'.
Finding identical cells in module `\omsp_sfr'.
Finding identical cells in module `\omsp_sync_cell'.
Finding identical cells in module `\omsp_sync_reset'.
Finding identical cells in module `\omsp_watchdog'.
Finding identical cells in module `\openMSP430'.
Removed a total of 2 cells.

26.19.14. Executing OPT_SHARE pass.

26.19.15. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 1-bit at position 4 on $auto$ff.cc:266:slice$3227 ($adffe) from module omsp_frontend.
Setting constant 1-bit at position 5 on $auto$ff.cc:266:slice$3227 ($adffe) from module omsp_frontend.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$3241 ($adffe) from module omsp_frontend.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$3241 ($adffe) from module omsp_frontend.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$3241 ($adffe) from module omsp_frontend.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$3241 ($adffe) from module omsp_frontend.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$3274 ($adffe) from module omsp_register_file.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$3292 ($adff) from module omsp_register_file.

26.19.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \omsp_alu..
Finding unused cells or wires in module \omsp_clock_module..
Finding unused cells or wires in module \omsp_dbg..
Finding unused cells or wires in module \omsp_dbg_i2c..
Finding unused cells or wires in module \omsp_execution_unit..
Finding unused cells or wires in module \omsp_frontend..
Finding unused cells or wires in module \omsp_mem_backbone..
Finding unused cells or wires in module \omsp_multiplier..
Finding unused cells or wires in module \omsp_register_file..
Finding unused cells or wires in module \omsp_sfr..
Finding unused cells or wires in module \omsp_sync_cell..
Finding unused cells or wires in module \omsp_sync_reset..
Finding unused cells or wires in module \omsp_watchdog..
Finding unused cells or wires in module \openMSP430..
Removed 0 unused cells and 11 unused wires.
<suppressed ~6 debug messages>

26.19.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module omsp_alu.
Optimizing module omsp_clock_module.
Optimizing module omsp_dbg.
Optimizing module omsp_dbg_i2c.
Optimizing module omsp_execution_unit.
Optimizing module omsp_frontend.
<suppressed ~6 debug messages>
Optimizing module omsp_mem_backbone.
Optimizing module omsp_multiplier.
Optimizing module omsp_register_file.
<suppressed ~52 debug messages>
Optimizing module omsp_sfr.
Optimizing module omsp_sync_cell.
Optimizing module omsp_sync_reset.
Optimizing module omsp_watchdog.
Optimizing module openMSP430.

26.19.18. Rerunning OPT passes. (Maybe there is more to do..)

26.19.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \omsp_alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_clock_module..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_dbg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_dbg_i2c..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_execution_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_frontend..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_mem_backbone..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_multiplier..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_register_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_sfr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_sync_cell..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_sync_reset..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_watchdog..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \openMSP430..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~358 debug messages>

26.19.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \omsp_alu.
  Optimizing cells in module \omsp_clock_module.
  Optimizing cells in module \omsp_dbg.
  Optimizing cells in module \omsp_dbg_i2c.
  Optimizing cells in module \omsp_execution_unit.
  Optimizing cells in module \omsp_frontend.
  Optimizing cells in module \omsp_mem_backbone.
  Optimizing cells in module \omsp_multiplier.
  Optimizing cells in module \omsp_register_file.
  Optimizing cells in module \omsp_sfr.
  Optimizing cells in module \omsp_sync_cell.
  Optimizing cells in module \omsp_sync_reset.
  Optimizing cells in module \omsp_watchdog.
  Optimizing cells in module \openMSP430.
Performed a total of 0 changes.

26.19.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\omsp_alu'.
Finding identical cells in module `\omsp_clock_module'.
Finding identical cells in module `\omsp_dbg'.
Finding identical cells in module `\omsp_dbg_i2c'.
Finding identical cells in module `\omsp_execution_unit'.
Finding identical cells in module `\omsp_frontend'.
<suppressed ~5 debug messages>
Finding identical cells in module `\omsp_mem_backbone'.
Finding identical cells in module `\omsp_multiplier'.
Finding identical cells in module `\omsp_register_file'.
Finding identical cells in module `\omsp_sfr'.
Finding identical cells in module `\omsp_sync_cell'.
Finding identical cells in module `\omsp_sync_reset'.
Finding identical cells in module `\omsp_watchdog'.
Finding identical cells in module `\openMSP430'.
Removed a total of 1 cells.

26.19.22. Executing OPT_SHARE pass.

26.19.23. Executing OPT_DFF pass (perform DFF optimizations).

26.19.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \omsp_alu..
Finding unused cells or wires in module \omsp_clock_module..
Finding unused cells or wires in module \omsp_dbg..
Finding unused cells or wires in module \omsp_dbg_i2c..
Finding unused cells or wires in module \omsp_execution_unit..
Finding unused cells or wires in module \omsp_frontend..
Finding unused cells or wires in module \omsp_mem_backbone..
Finding unused cells or wires in module \omsp_multiplier..
Finding unused cells or wires in module \omsp_register_file..
Finding unused cells or wires in module \omsp_sfr..
Finding unused cells or wires in module \omsp_sync_cell..
Finding unused cells or wires in module \omsp_sync_reset..
Finding unused cells or wires in module \omsp_watchdog..
Finding unused cells or wires in module \openMSP430..
Removed 1 unused cells and 19 unused wires.
<suppressed ~3 debug messages>

26.19.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module omsp_alu.
Optimizing module omsp_clock_module.
Optimizing module omsp_dbg.
Optimizing module omsp_dbg_i2c.
Optimizing module omsp_execution_unit.
Optimizing module omsp_frontend.
Optimizing module omsp_mem_backbone.
Optimizing module omsp_multiplier.
Optimizing module omsp_register_file.
Optimizing module omsp_sfr.
Optimizing module omsp_sync_cell.
Optimizing module omsp_sync_reset.
Optimizing module omsp_watchdog.
Optimizing module openMSP430.

26.19.26. Rerunning OPT passes. (Maybe there is more to do..)

26.19.27. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \omsp_alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_clock_module..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_dbg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_dbg_i2c..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_execution_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_frontend..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_mem_backbone..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_multiplier..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_register_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \omsp_sfr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_sync_cell..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_sync_reset..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_watchdog..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \openMSP430..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~358 debug messages>

26.19.28. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \omsp_alu.
  Optimizing cells in module \omsp_clock_module.
  Optimizing cells in module \omsp_dbg.
  Optimizing cells in module \omsp_dbg_i2c.
  Optimizing cells in module \omsp_execution_unit.
  Optimizing cells in module \omsp_frontend.
  Optimizing cells in module \omsp_mem_backbone.
  Optimizing cells in module \omsp_multiplier.
  Optimizing cells in module \omsp_register_file.
  Optimizing cells in module \omsp_sfr.
  Optimizing cells in module \omsp_sync_cell.
  Optimizing cells in module \omsp_sync_reset.
  Optimizing cells in module \omsp_watchdog.
  Optimizing cells in module \openMSP430.
Performed a total of 0 changes.

26.19.29. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\omsp_alu'.
Finding identical cells in module `\omsp_clock_module'.
Finding identical cells in module `\omsp_dbg'.
Finding identical cells in module `\omsp_dbg_i2c'.
Finding identical cells in module `\omsp_execution_unit'.
Finding identical cells in module `\omsp_frontend'.
Finding identical cells in module `\omsp_mem_backbone'.
Finding identical cells in module `\omsp_multiplier'.
Finding identical cells in module `\omsp_register_file'.
Finding identical cells in module `\omsp_sfr'.
Finding identical cells in module `\omsp_sync_cell'.
Finding identical cells in module `\omsp_sync_reset'.
Finding identical cells in module `\omsp_watchdog'.
Finding identical cells in module `\openMSP430'.
Removed a total of 0 cells.

26.19.30. Executing OPT_SHARE pass.

26.19.31. Executing OPT_DFF pass (perform DFF optimizations).

26.19.32. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \omsp_alu..
Finding unused cells or wires in module \omsp_clock_module..
Finding unused cells or wires in module \omsp_dbg..
Finding unused cells or wires in module \omsp_dbg_i2c..
Finding unused cells or wires in module \omsp_execution_unit..
Finding unused cells or wires in module \omsp_frontend..
Finding unused cells or wires in module \omsp_mem_backbone..
Finding unused cells or wires in module \omsp_multiplier..
Finding unused cells or wires in module \omsp_register_file..
Finding unused cells or wires in module \omsp_sfr..
Finding unused cells or wires in module \omsp_sync_cell..
Finding unused cells or wires in module \omsp_sync_reset..
Finding unused cells or wires in module \omsp_watchdog..
Finding unused cells or wires in module \openMSP430..

26.19.33. Executing OPT_EXPR pass (perform const folding).
Optimizing module omsp_alu.
Optimizing module omsp_clock_module.
Optimizing module omsp_dbg.
Optimizing module omsp_dbg_i2c.
Optimizing module omsp_execution_unit.
Optimizing module omsp_frontend.
Optimizing module omsp_mem_backbone.
Optimizing module omsp_multiplier.
Optimizing module omsp_register_file.
Optimizing module omsp_sfr.
Optimizing module omsp_sync_cell.
Optimizing module omsp_sync_reset.
Optimizing module omsp_watchdog.
Optimizing module openMSP430.

26.19.34. Finished fast OPT passes. (There is nothing left to do.)

26.20. Executing TECHMAP pass (map to technology primitives).

26.20.1. Executing Verilog-2005 frontend: /opt/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/opt/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
verilog frontend filename /opt/oss-cad-suite/lib/../share/yosys/techmap.v
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Generating RTLIL representation for module `\$connect'.
Generating RTLIL representation for module `\$input_port'.
Successfully finished Verilog frontend.

26.20.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $not.
Using template $paramod$2af30114e9bd4ccb04dad757b3f0a8f6bf0615b0\_90_alu for cells of type $alu.
Using template $paramod$d629d85c8826a74239b9178d1930215a43b0ceb0\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000010000 for cells of type $fa.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000010000 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod$cc01eb4b12ca3a903e6a730e12703045df75a1af\_90_alu for cells of type $alu.
Using extmapper maccmap for cells of type $macc_v2.
  add { \op1_xp [16] \op1 } * \op2_xp (17x9 bits, signed)
Using template $paramod$857150d3a9b7fb38b73bbaa31ff652415e553f98\_90_alu for cells of type $alu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000011000 for cells of type $fa.
Using template $paramod$e82d3fc1811c5751348a3964470632b35a435fc7\_90_alu for cells of type $alu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000100001 for cells of type $fa.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000100001 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000011000 for cells of type $lcu.
Using extmapper simplemap for cells of type $reduce_and.
Using template $paramod$ba698a254f9a5947e85cbe7beae6b161eefc5386\_90_alu for cells of type $alu.
Using template $paramod$fc972a7a46956c1788f3cb5257b53c8f1df2d0cc\_90_alu for cells of type $alu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000010 for cells of type $fa.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000001 for cells of type $fa.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000001 for cells of type $lcu.
Using template $paramod$73c1c7322faaaa595331a8d8d336d7d573593385\_90_pmux for cells of type $pmux.
Using template $paramod$c2e415ef15bc3ccd2723772353a6b450d3d76206\_90_pmux for cells of type $pmux.
Using template $paramod$3b7577489eb4433b1d5620cab7f3794743dee5ea\_90_alu for cells of type $alu.
Using template $paramod$67e8f4b8dba01cd3d8fc718acd02276257d102de\_90_alu for cells of type $alu.
Using template $paramod$b18e16801adf491a64caa0542270798e5d4ac6b6\_90_alu for cells of type $alu.
Using template $paramod$1d1e68f77481583066c6d429218f48ea9d5739b3\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod$3ace65afedd5f6a6849996376b6c02262a5f23eb\_90_alu for cells of type $alu.
Using template $paramod$constmap:84fa33867e79bd6c85762b9977b713b833117330$paramod$46277efa0d7553e1020971d8555c16df3f831f21\_90_shift_shiftx for cells of type $shift.
Using template $paramod$025d767fc934a3e7d59a671de523743ebaa07759\_90_alu for cells of type $alu.
Using template $paramod$constmap:82d13b1faa4b21cb1487e5b4ddefba1164cb15a1$paramod$40ccfd5a7f1418017a9af25543d0c43a198b5946\_90_shift_shiftx for cells of type $shift.
Using template $paramod$constmap:343d5bf964fbde3314566bd95cd7027785ed71af$paramod$21c03ec725157176e885a706babcf9521550823c\_90_shift_shiftx for cells of type $shift.
Using template $paramod$56f7ce6d87f8add68ca646dc02d7695a3189f8e5\_90_pmux for cells of type $pmux.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000001111 for cells of type $fa.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000001111 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000101 for cells of type $fa.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000101 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000100 for cells of type $fa.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod$57f63e8a3282e053be0430389b09fa050ac7dca0\_90_pmux for cells of type $pmux.
Using template $paramod$521ce43182eecb9f60c72393a788160d2c356bf5\_90_pmux for cells of type $pmux.
Using template $paramod$6df0329addda9228fcc2546de2aaf14ad26c98e1\_90_alu for cells of type $alu.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_90_alu for cells of type $alu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000011 for cells of type $fa.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
Using template $paramod$b85fbb3374a1d9ba7ee4f4d6323c30f939df3ada\_90_alu for cells of type $alu.
Using template $paramod$d66a711d7e97d14a7c7a9fd9e900c39b1fc36cfa\_90_alu for cells of type $alu.
Using template $paramod$18205a5da979f93ffab44671dcc4a48cf14e25e2\_90_alu for cells of type $alu.
Using template $paramod$f85408ed1aa3d09e465edae8a7bf590332ae9f7b\_90_alu for cells of type $alu.
Using template $paramod$f956edc9fe4df758d9fdb10bfc518a364c99e75e\_90_alu for cells of type $alu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000010001 for cells of type $fa.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000010001 for cells of type $lcu.
No more expansions possible.
<suppressed ~5398 debug messages>

26.21. Executing OPT pass (performing simple optimizations).

26.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module omsp_alu.
<suppressed ~596 debug messages>
Optimizing module omsp_clock_module.
<suppressed ~77 debug messages>
Optimizing module omsp_dbg.
<suppressed ~237 debug messages>
Optimizing module omsp_dbg_i2c.
<suppressed ~87 debug messages>
Optimizing module omsp_execution_unit.
<suppressed ~54 debug messages>
Optimizing module omsp_frontend.
<suppressed ~1980 debug messages>
Optimizing module omsp_mem_backbone.
<suppressed ~69 debug messages>
Optimizing module omsp_multiplier.
<suppressed ~601 debug messages>
Optimizing module omsp_register_file.
<suppressed ~133 debug messages>
Optimizing module omsp_sfr.
<suppressed ~12 debug messages>
Optimizing module omsp_sync_cell.
Optimizing module omsp_sync_reset.
Optimizing module omsp_watchdog.
<suppressed ~162 debug messages>
Optimizing module openMSP430.

26.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\omsp_alu'.
<suppressed ~249 debug messages>
Finding identical cells in module `\omsp_clock_module'.
<suppressed ~30 debug messages>
Finding identical cells in module `\omsp_dbg'.
<suppressed ~72 debug messages>
Finding identical cells in module `\omsp_dbg_i2c'.
<suppressed ~105 debug messages>
Finding identical cells in module `\omsp_execution_unit'.
<suppressed ~81 debug messages>
Finding identical cells in module `\omsp_frontend'.
<suppressed ~252 debug messages>
Finding identical cells in module `\omsp_mem_backbone'.
<suppressed ~63 debug messages>
Finding identical cells in module `\omsp_multiplier'.
<suppressed ~288 debug messages>
Finding identical cells in module `\omsp_register_file'.
Finding identical cells in module `\omsp_sfr'.
<suppressed ~9 debug messages>
Finding identical cells in module `\omsp_sync_cell'.
Finding identical cells in module `\omsp_sync_reset'.
Finding identical cells in module `\omsp_watchdog'.
<suppressed ~3 debug messages>
Finding identical cells in module `\openMSP430'.
Removed a total of 384 cells.

26.21.3. Executing OPT_DFF pass (perform DFF optimizations).

26.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \omsp_alu..
Finding unused cells or wires in module \omsp_clock_module..
Finding unused cells or wires in module \omsp_dbg..
Finding unused cells or wires in module \omsp_dbg_i2c..
Finding unused cells or wires in module \omsp_execution_unit..
Finding unused cells or wires in module \omsp_frontend..
Finding unused cells or wires in module \omsp_mem_backbone..
Finding unused cells or wires in module \omsp_multiplier..
Finding unused cells or wires in module \omsp_register_file..
Finding unused cells or wires in module \omsp_sfr..
Finding unused cells or wires in module \omsp_sync_cell..
Finding unused cells or wires in module \omsp_sync_reset..
Finding unused cells or wires in module \omsp_watchdog..
Finding unused cells or wires in module \openMSP430..
Removed 323 unused cells and 2595 unused wires.
<suppressed ~334 debug messages>

26.21.5. Finished fast OPT passes.

26.22. Executing ABC pass (technology mapping using ABC).

26.22.1. Extracting gate netlist of module `\omsp_alu' to `<abc-temp-dir>/input.blif'..

26.22.1.1. Executed ABC.
Extracted 689 gates and 751 wires to a netlist network with 61 inputs and 37 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: UC Berkeley, ABC 1.01 (compiled Oct 30 2025 02:37:15)
ABC: abc 01> empty
ABC: abc 01> source <abc-temp-dir>/abc.script
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library /tmp/yosys-abc-mTpXOH/stdcells.genlib 
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

26.22.1.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       44
ABC RESULTS:            ANDNOT cells:      193
ABC RESULTS:               MUX cells:       60
ABC RESULTS:              NAND cells:       15
ABC RESULTS:               NOR cells:       66
ABC RESULTS:               NOT cells:       55
ABC RESULTS:                OR cells:      143
ABC RESULTS:             ORNOT cells:       14
ABC RESULTS:              XNOR cells:       35
ABC RESULTS:               XOR cells:       78
ABC RESULTS:        internal signals:      653
ABC RESULTS:           input signals:       61
ABC RESULTS:          output signals:       37
Removing temp directory.

26.22.2. Extracting gate netlist of module `\omsp_clock_module' to `<abc-temp-dir>/input.blif'..

26.22.2.1. Executed ABC.
Extracted 85 gates and 127 wires to a netlist network with 40 inputs and 22 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: UC Berkeley, ABC 1.01 (compiled Oct 30 2025 02:37:15)
ABC: abc 01> empty
ABC: abc 01> source <abc-temp-dir>/abc.script
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library /tmp/yosys-abc-mTpXOH/stdcells.genlib 
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

26.22.2.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        3
ABC RESULTS:            ANDNOT cells:       19
ABC RESULTS:               MUX cells:        4
ABC RESULTS:              NAND cells:        5
ABC RESULTS:               NOR cells:        3
ABC RESULTS:               NOT cells:        5
ABC RESULTS:                OR cells:       18
ABC RESULTS:             ORNOT cells:        6
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               XOR cells:        3
ABC RESULTS:        internal signals:       65
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       22
Removing temp directory.

26.22.3. Extracting gate netlist of module `\omsp_dbg' to `<abc-temp-dir>/input.blif'..

26.22.3.1. Executed ABC.
Extracted 647 gates and 841 wires to a netlist network with 192 inputs and 106 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: UC Berkeley, ABC 1.01 (compiled Oct 30 2025 02:37:15)
ABC: abc 01> empty
ABC: abc 01> source <abc-temp-dir>/abc.script
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library /tmp/yosys-abc-mTpXOH/stdcells.genlib 
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

26.22.3.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       16
ABC RESULTS:            ANDNOT cells:      201
ABC RESULTS:               MUX cells:      101
ABC RESULTS:              NAND cells:       25
ABC RESULTS:               NOR cells:       24
ABC RESULTS:               NOT cells:       15
ABC RESULTS:                OR cells:      191
ABC RESULTS:             ORNOT cells:       12
ABC RESULTS:              XNOR cells:       20
ABC RESULTS:               XOR cells:       28
ABC RESULTS:        internal signals:      543
ABC RESULTS:           input signals:      192
ABC RESULTS:          output signals:      106
Removing temp directory.

26.22.4. Extracting gate netlist of module `\omsp_dbg_i2c' to `<abc-temp-dir>/input.blif'..

26.22.4.1. Executed ABC.
Extracted 283 gates and 341 wires to a netlist network with 56 inputs and 47 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: UC Berkeley, ABC 1.01 (compiled Oct 30 2025 02:37:15)
ABC: abc 01> empty
ABC: abc 01> source <abc-temp-dir>/abc.script
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library /tmp/yosys-abc-mTpXOH/stdcells.genlib 
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

26.22.4.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       23
ABC RESULTS:            ANDNOT cells:       83
ABC RESULTS:               MUX cells:       24
ABC RESULTS:              NAND cells:        7
ABC RESULTS:               NOR cells:       10
ABC RESULTS:               NOT cells:       11
ABC RESULTS:                OR cells:       56
ABC RESULTS:             ORNOT cells:       20
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               XOR cells:        6
ABC RESULTS:        internal signals:      238
ABC RESULTS:           input signals:       56
ABC RESULTS:          output signals:       47
Removing temp directory.

26.22.5. Extracting gate netlist of module `\omsp_execution_unit' to `<abc-temp-dir>/input.blif'..

26.22.5.1. Executed ABC.
Extracted 357 gates and 551 wires to a netlist network with 192 inputs and 78 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: UC Berkeley, ABC 1.01 (compiled Oct 30 2025 02:37:15)
ABC: abc 01> empty
ABC: abc 01> source <abc-temp-dir>/abc.script
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library /tmp/yosys-abc-mTpXOH/stdcells.genlib 
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

26.22.5.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        6
ABC RESULTS:            ANDNOT cells:       60
ABC RESULTS:               MUX cells:      184
ABC RESULTS:              NAND cells:        4
ABC RESULTS:               NOR cells:        8
ABC RESULTS:               NOT cells:        9
ABC RESULTS:                OR cells:       55
ABC RESULTS:             ORNOT cells:        9
ABC RESULTS:        internal signals:      281
ABC RESULTS:           input signals:      192
ABC RESULTS:          output signals:       78
Removing temp directory.

26.22.6. Extracting gate netlist of module `\omsp_frontend' to `<abc-temp-dir>/input.blif'..

26.22.6.1. Executed ABC.
Extracted 1197 gates and 1314 wires to a netlist network with 115 inputs and 168 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: UC Berkeley, ABC 1.01 (compiled Oct 30 2025 02:37:15)
ABC: abc 01> empty
ABC: abc 01> source <abc-temp-dir>/abc.script
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library /tmp/yosys-abc-mTpXOH/stdcells.genlib 
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

26.22.6.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       18
ABC RESULTS:            ANDNOT cells:      289
ABC RESULTS:               MUX cells:      107
ABC RESULTS:              NAND cells:       35
ABC RESULTS:               NOR cells:      100
ABC RESULTS:               NOT cells:       28
ABC RESULTS:                OR cells:      367
ABC RESULTS:             ORNOT cells:      104
ABC RESULTS:              XNOR cells:        6
ABC RESULTS:               XOR cells:       57
ABC RESULTS:        internal signals:     1031
ABC RESULTS:           input signals:      115
ABC RESULTS:          output signals:      168
Removing temp directory.

26.22.7. Extracting gate netlist of module `\omsp_mem_backbone' to `<abc-temp-dir>/input.blif'..

26.22.7.1. Executed ABC.
Extracted 332 gates and 488 wires to a netlist network with 155 inputs and 137 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: UC Berkeley, ABC 1.01 (compiled Oct 30 2025 02:37:15)
ABC: abc 01> empty
ABC: abc 01> source <abc-temp-dir>/abc.script
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library /tmp/yosys-abc-mTpXOH/stdcells.genlib 
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

26.22.7.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        2
ABC RESULTS:            ANDNOT cells:        7
ABC RESULTS:               MUX cells:      170
ABC RESULTS:              NAND cells:        4
ABC RESULTS:               NOR cells:        4
ABC RESULTS:               NOT cells:        5
ABC RESULTS:                OR cells:        9
ABC RESULTS:             ORNOT cells:        3
ABC RESULTS:        internal signals:      196
ABC RESULTS:           input signals:      155
ABC RESULTS:          output signals:      137
Removing temp directory.

26.22.8. Extracting gate netlist of module `\omsp_multiplier' to `<abc-temp-dir>/input.blif'..

26.22.8.1. Executed ABC.
Extracted 1524 gates and 1628 wires to a netlist network with 103 inputs and 65 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: UC Berkeley, ABC 1.01 (compiled Oct 30 2025 02:37:15)
ABC: abc 01> empty
ABC: abc 01> source <abc-temp-dir>/abc.script
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library /tmp/yosys-abc-mTpXOH/stdcells.genlib 
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

26.22.8.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       52
ABC RESULTS:            ANDNOT cells:      547
ABC RESULTS:               MUX cells:       99
ABC RESULTS:              NAND cells:       47
ABC RESULTS:               NOR cells:      116
ABC RESULTS:               NOT cells:       87
ABC RESULTS:                OR cells:      186
ABC RESULTS:             ORNOT cells:       78
ABC RESULTS:              XNOR cells:      114
ABC RESULTS:               XOR cells:      253
ABC RESULTS:        internal signals:     1460
ABC RESULTS:           input signals:      103
ABC RESULTS:          output signals:       65
Removing temp directory.

26.22.9. Extracting gate netlist of module `\omsp_register_file' to `<abc-temp-dir>/input.blif'..
Replacing 3 occurrences of constant undef bits with constant zero bits

26.22.9.1. Executed ABC.
Extracted 1319 gates and 1647 wires to a netlist network with 325 inputs and 276 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: UC Berkeley, ABC 1.01 (compiled Oct 30 2025 02:37:15)
ABC: abc 01> empty
ABC: abc 01> source <abc-temp-dir>/abc.script
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library /tmp/yosys-abc-mTpXOH/stdcells.genlib 
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

26.22.9.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:      264
ABC RESULTS:            ANDNOT cells:      327
ABC RESULTS:               MUX cells:      227
ABC RESULTS:              NAND cells:       11
ABC RESULTS:               NOR cells:        7
ABC RESULTS:               NOT cells:        6
ABC RESULTS:                OR cells:      443
ABC RESULTS:             ORNOT cells:       21
ABC RESULTS:              XNOR cells:        7
ABC RESULTS:               XOR cells:       10
ABC RESULTS:        internal signals:     1046
ABC RESULTS:           input signals:      325
ABC RESULTS:          output signals:      276
Removing temp directory.

26.22.10. Extracting gate netlist of module `\omsp_sfr' to `<abc-temp-dir>/input.blif'..

26.22.10.1. Executed ABC.
Extracted 69 gates and 105 wires to a netlist network with 36 inputs and 19 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: UC Berkeley, ABC 1.01 (compiled Oct 30 2025 02:37:15)
ABC: abc 01> empty
ABC: abc 01> source <abc-temp-dir>/abc.script
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library /tmp/yosys-abc-mTpXOH/stdcells.genlib 
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

26.22.10.2. Re-integrating ABC results.
ABC RESULTS:            ANDNOT cells:       19
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               NOR cells:        5
ABC RESULTS:                OR cells:       28
ABC RESULTS:             ORNOT cells:        4
ABC RESULTS:        internal signals:       50
ABC RESULTS:           input signals:       36
ABC RESULTS:          output signals:       19
Removing temp directory.

26.22.11. Extracting gate netlist of module `\omsp_sync_cell' to `<abc-temp-dir>/input.blif'..
Don't call ABC as there is nothing to map.

26.22.11.1. Executed ABC.
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Removing temp directory.

26.22.12. Extracting gate netlist of module `\omsp_sync_reset' to `<abc-temp-dir>/input.blif'..
Don't call ABC as there is nothing to map.

26.22.12.1. Executed ABC.
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Removing temp directory.

26.22.13. Extracting gate netlist of module `\omsp_watchdog' to `<abc-temp-dir>/input.blif'..

26.22.13.1. Executed ABC.
Extracted 129 gates and 185 wires to a netlist network with 55 inputs and 28 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: UC Berkeley, ABC 1.01 (compiled Oct 30 2025 02:37:15)
ABC: abc 01> empty
ABC: abc 01> source <abc-temp-dir>/abc.script
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library /tmp/yosys-abc-mTpXOH/stdcells.genlib 
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

26.22.13.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        9
ABC RESULTS:            ANDNOT cells:       31
ABC RESULTS:               MUX cells:        2
ABC RESULTS:              NAND cells:       12
ABC RESULTS:               NOR cells:        6
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:       25
ABC RESULTS:             ORNOT cells:       10
ABC RESULTS:              XNOR cells:        4
ABC RESULTS:               XOR cells:       11
ABC RESULTS:        internal signals:      102
ABC RESULTS:           input signals:       55
ABC RESULTS:          output signals:       28
Removing temp directory.

26.22.14. Extracting gate netlist of module `\openMSP430' to `<abc-temp-dir>/input.blif'..

26.22.14.1. Executed ABC.
Extracted 64 gates and 144 wires to a netlist network with 80 inputs and 16 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: UC Berkeley, ABC 1.01 (compiled Oct 30 2025 02:37:15)
ABC: abc 01> empty
ABC: abc 01> source <abc-temp-dir>/abc.script
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library /tmp/yosys-abc-mTpXOH/stdcells.genlib 
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

26.22.14.2. Re-integrating ABC results.
ABC RESULTS:                OR cells:       64
ABC RESULTS:        internal signals:       48
ABC RESULTS:           input signals:       80
ABC RESULTS:          output signals:       16
Removing temp directory.
Removing global temp directory.

26.23. Executing OPT pass (performing simple optimizations).

26.23.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module omsp_alu.
<suppressed ~19 debug messages>
Optimizing module omsp_clock_module.
Optimizing module omsp_dbg.
<suppressed ~24 debug messages>
Optimizing module omsp_dbg_i2c.
<suppressed ~1 debug messages>
Optimizing module omsp_execution_unit.
<suppressed ~8 debug messages>
Optimizing module omsp_frontend.
<suppressed ~40 debug messages>
Optimizing module omsp_mem_backbone.
Optimizing module omsp_multiplier.
<suppressed ~49 debug messages>
Optimizing module omsp_register_file.
Optimizing module omsp_sfr.
Optimizing module omsp_sync_cell.
Optimizing module omsp_sync_reset.
Optimizing module omsp_watchdog.
Optimizing module openMSP430.

26.23.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\omsp_alu'.
Finding identical cells in module `\omsp_clock_module'.
Finding identical cells in module `\omsp_dbg'.
<suppressed ~3 debug messages>
Finding identical cells in module `\omsp_dbg_i2c'.
Finding identical cells in module `\omsp_execution_unit'.
Finding identical cells in module `\omsp_frontend'.
<suppressed ~6 debug messages>
Finding identical cells in module `\omsp_mem_backbone'.
Finding identical cells in module `\omsp_multiplier'.
Finding identical cells in module `\omsp_register_file'.
Finding identical cells in module `\omsp_sfr'.
Finding identical cells in module `\omsp_sync_cell'.
Finding identical cells in module `\omsp_sync_reset'.
Finding identical cells in module `\omsp_watchdog'.
Finding identical cells in module `\openMSP430'.
Removed a total of 3 cells.

26.23.3. Executing OPT_DFF pass (perform DFF optimizations).

26.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \omsp_alu..
Finding unused cells or wires in module \omsp_clock_module..
Finding unused cells or wires in module \omsp_dbg..
Finding unused cells or wires in module \omsp_dbg_i2c..
Finding unused cells or wires in module \omsp_execution_unit..
Finding unused cells or wires in module \omsp_frontend..
Finding unused cells or wires in module \omsp_mem_backbone..
Finding unused cells or wires in module \omsp_multiplier..
Finding unused cells or wires in module \omsp_register_file..
Finding unused cells or wires in module \omsp_sfr..
Finding unused cells or wires in module \omsp_sync_cell..
Finding unused cells or wires in module \omsp_sync_reset..
Finding unused cells or wires in module \omsp_watchdog..
Finding unused cells or wires in module \openMSP430..
Removed 8 unused cells and 4110 unused wires.
<suppressed ~201 debug messages>

26.23.5. Finished fast OPT passes.

26.24. Executing HIERARCHY pass (managing design hierarchy).
Attribute `top' found on module `openMSP430'. Setting top module to openMSP430.

26.24.1. Analyzing design hierarchy..
Top module:  \openMSP430
Used module:     \omsp_clock_module
Used module:         \omsp_sync_cell
Used module:         \omsp_sync_reset
Used module:     \omsp_dbg
Used module:         \omsp_dbg_i2c
Used module:     \omsp_execution_unit
Used module:         \omsp_alu
Used module:         \omsp_register_file
Used module:     \omsp_frontend
Used module:     \omsp_mem_backbone
Used module:     \omsp_multiplier
Used module:     \omsp_sfr
Used module:     \omsp_watchdog

26.24.2. Analyzing design hierarchy..
Top module:  \openMSP430
Used module:     \omsp_clock_module
Used module:         \omsp_sync_cell
Used module:         \omsp_sync_reset
Used module:     \omsp_dbg
Used module:         \omsp_dbg_i2c
Used module:     \omsp_execution_unit
Used module:         \omsp_alu
Used module:         \omsp_register_file
Used module:     \omsp_frontend
Used module:     \omsp_mem_backbone
Used module:     \omsp_multiplier
Used module:     \omsp_sfr
Used module:     \omsp_watchdog
Removed 0 unused modules.

26.25. Printing statistics.

=== omsp_alu ===

        +----------Local Count, excluding submodules.
        | 
      711 wires
      969 wire bits
       47 public wires
      305 public wire bits
       13 ports
      107 port bits
      701 cells
      193   $_ANDNOT_
       44   $_AND_
       60   $_MUX_
       15   $_NAND_
       66   $_NOR_
       53   $_NOT_
       14   $_ORNOT_
      143   $_OR_
       35   $_XNOR_
       78   $_XOR_

=== omsp_clock_module ===

        +----------Local Count, excluding submodules.
        | 
      144 wires
      347 wire bits
       90 public wires
      285 public wire bits
       39 ports
       83 port bits
       82 cells
       19   $_ANDNOT_
        3   $_AND_
       11   $_DFFE_PN0P_
        2   $_DFF_PN0_
        1   $_DFF_PP0_
        1   $_DFF_PP1_
        4   $_MUX_
        5   $_NAND_
        3   $_NOR_
        5   $_NOT_
        6   $_ORNOT_
       18   $_OR_
        1   $_XNOR_
        3   $_XOR_
        3 submodules
        2   omsp_sync_cell
        1   omsp_sync_reset

=== omsp_dbg ===

        +----------Local Count, excluding submodules.
        | 
      630 wires
     1164 wire bits
       93 public wires
      580 public wire bits
       32 ports
      196 port bits
      698 cells
      201   $_ANDNOT_
       16   $_AND_
       24   $_DFFE_PP0P_
        1   $_DFFE_PP1P_
       42   $_DFF_PP0_
      101   $_MUX_
       25   $_NAND_
       23   $_NOR_
       14   $_NOT_
       12   $_ORNOT_
      191   $_OR_
       20   $_XNOR_
       28   $_XOR_
        1 submodules
        1   omsp_dbg_i2c

=== omsp_dbg_i2c ===

        +----------Local Count, excluding submodules.
        | 
      249 wires
      355 wire bits
       43 public wires
      137 public wire bits
       17 ports
       64 port bits
      290 cells
       83   $_ANDNOT_
       23   $_AND_
       32   $_DFFE_PP0P_
        1   $_DFFE_PP1N_
        1   $_DFFE_PP1P_
       10   $_DFF_PP0_
        6   $_DFF_PP1_
       24   $_MUX_
        7   $_NAND_
       10   $_NOR_
       10   $_NOT_
       20   $_ORNOT_
       56   $_OR_
        1   $_XNOR_
        6   $_XOR_
        2 submodules
        2   omsp_sync_cell

=== omsp_execution_unit ===

        +----------Local Count, excluding submodules.
        | 
      327 wires
      711 wire bits
       66 public wires
      435 public wire bits
       36 ports
      261 port bits
      369 cells
       60   $_ANDNOT_
        6   $_AND_
       34   $_DFFE_PP0P_
        1   $_DFF_PP0_
      184   $_MUX_
        4   $_NAND_
        8   $_NOR_
        8   $_NOT_
        9   $_ORNOT_
       55   $_OR_
        2 submodules
        1   omsp_alu
        1   omsp_register_file

=== omsp_frontend ===

        +----------Local Count, excluding submodules.
        | 
     1064 wires
     1604 wire bits
      111 public wires
      631 public wire bits
       47 ports
      255 port bits
     1221 cells
      288   $_ANDNOT_
       18   $_AND_
       84   $_DFFE_PP0P_
        4   $_DFFE_PP1N_
        1   $_DFFE_PP1P_
       24   $_DFF_PP0_
        1   $_DFF_PP1_
      107   $_MUX_
       35   $_NAND_
      100   $_NOR_
       26   $_NOT_
      103   $_ORNOT_
      367   $_OR_
        6   $_XNOR_
       57   $_XOR_

=== omsp_mem_backbone ===

        +----------Local Count, excluding submodules.
        | 
      141 wires
      636 wire bits
       73 public wires
      568 public wire bits
       43 ports
      338 port bits
      242 cells
        7   $_ANDNOT_
        2   $_AND_
       17   $_DFFE_PP0P_
       21   $_DFF_PP0_
      170   $_MUX_
        4   $_NAND_
        4   $_NOR_
        5   $_NOT_
        3   $_ORNOT_
        9   $_OR_

=== omsp_multiplier ===

        +----------Local Count, excluding submodules.
        | 
     1563 wires
     1911 wire bits
       42 public wires
      359 public wire bits
        8 ports
       52 port bits
     1648 cells
      547   $_ANDNOT_
       52   $_AND_
       68   $_DFFE_PP0P_
        2   $_DFF_PP0_
       99   $_MUX_
       47   $_NAND_
      116   $_NOR_
       86   $_NOT_
       78   $_ORNOT_
      186   $_OR_
      114   $_XNOR_
      253   $_XOR_

=== omsp_register_file ===

        +----------Local Count, excluding submodules.
        | 
     1146 wires
     1801 wire bits
       67 public wires
      519 public wire bits
       27 ports
      156 port bits
     1554 cells
      327   $_ANDNOT_
      264   $_AND_
      230   $_DFFE_PP0P_
        1   $_DFF_PP0_
      227   $_MUX_
       11   $_NAND_
        7   $_NOR_
        6   $_NOT_
       21   $_ORNOT_
      443   $_OR_
        7   $_XNOR_
       10   $_XOR_

=== omsp_sfr ===

        +----------Local Count, excluding submodules.
        | 
       88 wires
      330 wire bits
       49 public wires
      291 public wire bits
       20 ports
      109 port bits
       59 cells
       19   $_ANDNOT_
        1   $_DFFE_PP0P_
        2   $_NAND_
        5   $_NOR_
        4   $_ORNOT_
       28   $_OR_

=== omsp_sync_cell ===

        +----------Local Count, excluding submodules.
        | 
        5 wires
        6 wire bits
        5 public wires
        6 public wire bits
        4 ports
        4 port bits
        2 cells
        2   $_DFF_PP0_

=== omsp_sync_reset ===

        +----------Local Count, excluding submodules.
        | 
        4 wires
        5 wire bits
        4 public wires
        5 public wire bits
        3 ports
        3 port bits
        2 cells
        2   $_DFF_PP1_

=== omsp_watchdog ===

        +----------Local Count, excluding submodules.
        | 
      126 wires
      241 wire bits
       39 public wires
      139 public wire bits
       24 ports
       68 port bits
      134 cells
       31   $_ANDNOT_
        9   $_AND_
       22   $_DFFE_PP0P_
        1   $_DFF_PP0_
        2   $_MUX_
       12   $_NAND_
        6   $_NOR_
        1   $_NOT_
       10   $_ORNOT_
       25   $_OR_
        4   $_XNOR_
       11   $_XOR_

=== openMSP430 ===

        +----------Local Count, excluding submodules.
        | 
      178 wires
      798 wire bits
      130 public wires
      750 public wire bits
       53 ports
      267 port bits
       64 cells
       64   $_OR_
        8 submodules
        1   omsp_clock_module
        1   omsp_dbg
        1   omsp_execution_unit
        1   omsp_frontend
        1   omsp_mem_backbone
        1   omsp_multiplier
        1   omsp_sfr
        1   omsp_watchdog

=== design hierarchy ===

        +----------Count including submodules.
        | 
     7072 openMSP430
       82 omsp_clock_module
        2   omsp_sync_cell
        2   omsp_sync_reset
      698 omsp_dbg
      290   omsp_dbg_i2c
        2     omsp_sync_cell
      369 omsp_execution_unit
      701   omsp_alu
     1554   omsp_register_file
     1221 omsp_frontend
      242 omsp_mem_backbone
     1648 omsp_multiplier
       59 omsp_sfr
      134 omsp_watchdog

        +----------Count including submodules.
        | 
     6391 wires
    10896 wire bits
      874 public wires
     5028 public wire bits
      378 ports
     1975 port bits
        - memories
        - memory bits
        - processes
     7072 cells
     1775   $_ANDNOT_
      437   $_AND_
       11   $_DFFE_PN0P_
      512   $_DFFE_PP0P_
        5   $_DFFE_PP1N_
        3   $_DFFE_PP1P_
        2   $_DFF_PN0_
      111   $_DFF_PP0_
       10   $_DFF_PP1_
      978   $_MUX_
      167   $_NAND_
      348   $_NOR_
      214   $_NOT_
      280   $_ORNOT_
     1585   $_OR_
      188   $_XNOR_
      446   $_XOR_
        8 submodules
        1   omsp_clock_module
        1   omsp_dbg
        1   omsp_execution_unit
        1   omsp_frontend
        1   omsp_mem_backbone
        1   omsp_multiplier
        1   omsp_sfr
        1   omsp_watchdog

26.26. Executing CHECK pass (checking for obvious problems).
Checking module omsp_alu...
Checking module omsp_clock_module...
Checking module omsp_dbg...
Checking module omsp_dbg_i2c...
Checking module omsp_execution_unit...
Checking module omsp_frontend...
Checking module omsp_mem_backbone...
Checking module omsp_multiplier...
Checking module omsp_register_file...
Checking module omsp_sfr...
Checking module omsp_sync_cell...
Checking module omsp_sync_reset...
Checking module omsp_watchdog...
Checking module openMSP430...
Found and reported 0 problems.

27. Executing SPLITNETS pass (splitting up multi-bit signals).

28. Executing PROC pass (convert processes to netlists).

28.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

28.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

28.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

28.4. Executing PROC_INIT pass (extract init attributes).

28.5. Executing PROC_ARST pass (detect async resets in processes).

28.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

28.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

28.8. Executing PROC_DLATCH pass (convert process syncs to latches).

28.9. Executing PROC_DFF pass (convert process syncs to FFs).

28.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

28.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

28.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module omsp_alu.
Optimizing module omsp_clock_module.
Optimizing module omsp_dbg.
Optimizing module omsp_dbg_i2c.
Optimizing module omsp_execution_unit.
Optimizing module omsp_frontend.
Optimizing module omsp_mem_backbone.
Optimizing module omsp_multiplier.
Optimizing module omsp_register_file.
Optimizing module omsp_sfr.
Optimizing module omsp_sync_cell.
Optimizing module omsp_sync_reset.
Optimizing module omsp_watchdog.
Optimizing module openMSP430.

29. Executing MEMORY pass.

29.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

29.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

29.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

29.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

29.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

29.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \omsp_alu..
Finding unused cells or wires in module \omsp_clock_module..
Finding unused cells or wires in module \omsp_dbg..
Finding unused cells or wires in module \omsp_dbg_i2c..
Finding unused cells or wires in module \omsp_execution_unit..
Finding unused cells or wires in module \omsp_frontend..
Finding unused cells or wires in module \omsp_mem_backbone..
Finding unused cells or wires in module \omsp_multiplier..
Finding unused cells or wires in module \omsp_register_file..
Finding unused cells or wires in module \omsp_sfr..
Finding unused cells or wires in module \omsp_sync_cell..
Finding unused cells or wires in module \omsp_sync_reset..
Finding unused cells or wires in module \omsp_watchdog..
Finding unused cells or wires in module \openMSP430..
Removed 0 unused cells and 202 unused wires.
<suppressed ~195 debug messages>

29.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

29.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

29.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \omsp_alu..
Finding unused cells or wires in module \omsp_clock_module..
Finding unused cells or wires in module \omsp_dbg..
Finding unused cells or wires in module \omsp_dbg_i2c..
Finding unused cells or wires in module \omsp_execution_unit..
Finding unused cells or wires in module \omsp_frontend..
Finding unused cells or wires in module \omsp_mem_backbone..
Finding unused cells or wires in module \omsp_multiplier..
Finding unused cells or wires in module \omsp_register_file..
Finding unused cells or wires in module \omsp_sfr..
Finding unused cells or wires in module \omsp_sync_cell..
Finding unused cells or wires in module \omsp_sync_reset..
Finding unused cells or wires in module \omsp_watchdog..
Finding unused cells or wires in module \openMSP430..
Removed 0 unused cells and 99 unused wires.
<suppressed ~99 debug messages>

29.10. Executing MEMORY_COLLECT pass (generating $mem cells).

29.11. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

30. Executing OPT pass (performing simple optimizations).

30.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module omsp_alu.
Optimizing module omsp_clock_module.
Optimizing module omsp_dbg.
Optimizing module omsp_dbg_i2c.
Optimizing module omsp_execution_unit.
Optimizing module omsp_frontend.
Optimizing module omsp_mem_backbone.
Optimizing module omsp_multiplier.
Optimizing module omsp_register_file.
Optimizing module omsp_sfr.
Optimizing module omsp_sync_cell.
Optimizing module omsp_sync_reset.
Optimizing module omsp_watchdog.
Optimizing module openMSP430.

30.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\omsp_alu'.
Finding identical cells in module `\omsp_clock_module'.
Finding identical cells in module `\omsp_dbg'.
Finding identical cells in module `\omsp_dbg_i2c'.
Finding identical cells in module `\omsp_execution_unit'.
Finding identical cells in module `\omsp_frontend'.
Finding identical cells in module `\omsp_mem_backbone'.
Finding identical cells in module `\omsp_multiplier'.
Finding identical cells in module `\omsp_register_file'.
Finding identical cells in module `\omsp_sfr'.
Finding identical cells in module `\omsp_sync_cell'.
Finding identical cells in module `\omsp_sync_reset'.
Finding identical cells in module `\omsp_watchdog'.
Finding identical cells in module `\openMSP430'.
Removed a total of 0 cells.

30.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \omsp_alu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_clock_module..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_dbg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_dbg_i2c..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_execution_unit..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_frontend..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_mem_backbone..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_multiplier..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_register_file..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_sfr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_sync_cell..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_sync_reset..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_watchdog..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \openMSP430..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

30.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \omsp_alu.
  Optimizing cells in module \omsp_clock_module.
  Optimizing cells in module \omsp_dbg.
  Optimizing cells in module \omsp_dbg_i2c.
  Optimizing cells in module \omsp_execution_unit.
  Optimizing cells in module \omsp_frontend.
  Optimizing cells in module \omsp_mem_backbone.
  Optimizing cells in module \omsp_multiplier.
  Optimizing cells in module \omsp_register_file.
  Optimizing cells in module \omsp_sfr.
  Optimizing cells in module \omsp_sync_cell.
  Optimizing cells in module \omsp_sync_reset.
  Optimizing cells in module \omsp_watchdog.
  Optimizing cells in module \openMSP430.
Performed a total of 0 changes.

30.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\omsp_alu'.
Finding identical cells in module `\omsp_clock_module'.
Finding identical cells in module `\omsp_dbg'.
Finding identical cells in module `\omsp_dbg_i2c'.
Finding identical cells in module `\omsp_execution_unit'.
Finding identical cells in module `\omsp_frontend'.
Finding identical cells in module `\omsp_mem_backbone'.
Finding identical cells in module `\omsp_multiplier'.
Finding identical cells in module `\omsp_register_file'.
Finding identical cells in module `\omsp_sfr'.
Finding identical cells in module `\omsp_sync_cell'.
Finding identical cells in module `\omsp_sync_reset'.
Finding identical cells in module `\omsp_watchdog'.
Finding identical cells in module `\openMSP430'.
Removed a total of 0 cells.

30.6. Executing OPT_DFF pass (perform DFF optimizations).

30.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \omsp_alu..
Finding unused cells or wires in module \omsp_clock_module..
Finding unused cells or wires in module \omsp_dbg..
Finding unused cells or wires in module \omsp_dbg_i2c..
Finding unused cells or wires in module \omsp_execution_unit..
Finding unused cells or wires in module \omsp_frontend..
Finding unused cells or wires in module \omsp_mem_backbone..
Finding unused cells or wires in module \omsp_multiplier..
Finding unused cells or wires in module \omsp_register_file..
Finding unused cells or wires in module \omsp_sfr..
Finding unused cells or wires in module \omsp_sync_cell..
Finding unused cells or wires in module \omsp_sync_reset..
Finding unused cells or wires in module \omsp_watchdog..
Finding unused cells or wires in module \openMSP430..

30.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module omsp_alu.
Optimizing module omsp_clock_module.
Optimizing module omsp_dbg.
Optimizing module omsp_dbg_i2c.
Optimizing module omsp_execution_unit.
Optimizing module omsp_frontend.
Optimizing module omsp_mem_backbone.
Optimizing module omsp_multiplier.
Optimizing module omsp_register_file.
Optimizing module omsp_sfr.
Optimizing module omsp_sync_cell.
Optimizing module omsp_sync_reset.
Optimizing module omsp_watchdog.
Optimizing module openMSP430.

30.9. Finished fast OPT passes. (There is nothing left to do.)

31. Executing FSM pass (extract and optimize FSM).

31.1. Executing FSM_DETECT pass (finding FSMs in design).

31.2. Executing FSM_EXTRACT pass (extracting FSM from design).

31.3. Executing FSM_OPT pass (simple optimizations of FSMs).

31.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \omsp_alu..
Finding unused cells or wires in module \omsp_clock_module..
Finding unused cells or wires in module \omsp_dbg..
Finding unused cells or wires in module \omsp_dbg_i2c..
Finding unused cells or wires in module \omsp_execution_unit..
Finding unused cells or wires in module \omsp_frontend..
Finding unused cells or wires in module \omsp_mem_backbone..
Finding unused cells or wires in module \omsp_multiplier..
Finding unused cells or wires in module \omsp_register_file..
Finding unused cells or wires in module \omsp_sfr..
Finding unused cells or wires in module \omsp_sync_cell..
Finding unused cells or wires in module \omsp_sync_reset..
Finding unused cells or wires in module \omsp_watchdog..
Finding unused cells or wires in module \openMSP430..

31.5. Executing FSM_OPT pass (simple optimizations of FSMs).

31.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

31.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

31.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

32. Executing OPT pass (performing simple optimizations).

32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module omsp_alu.
Optimizing module omsp_clock_module.
Optimizing module omsp_dbg.
Optimizing module omsp_dbg_i2c.
Optimizing module omsp_execution_unit.
Optimizing module omsp_frontend.
Optimizing module omsp_mem_backbone.
Optimizing module omsp_multiplier.
Optimizing module omsp_register_file.
Optimizing module omsp_sfr.
Optimizing module omsp_sync_cell.
Optimizing module omsp_sync_reset.
Optimizing module omsp_watchdog.
Optimizing module openMSP430.

32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\omsp_alu'.
Finding identical cells in module `\omsp_clock_module'.
Finding identical cells in module `\omsp_dbg'.
Finding identical cells in module `\omsp_dbg_i2c'.
Finding identical cells in module `\omsp_execution_unit'.
Finding identical cells in module `\omsp_frontend'.
Finding identical cells in module `\omsp_mem_backbone'.
Finding identical cells in module `\omsp_multiplier'.
Finding identical cells in module `\omsp_register_file'.
Finding identical cells in module `\omsp_sfr'.
Finding identical cells in module `\omsp_sync_cell'.
Finding identical cells in module `\omsp_sync_reset'.
Finding identical cells in module `\omsp_watchdog'.
Finding identical cells in module `\openMSP430'.
Removed a total of 0 cells.

32.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \omsp_alu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_clock_module..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_dbg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_dbg_i2c..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_execution_unit..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_frontend..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_mem_backbone..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_multiplier..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_register_file..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_sfr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_sync_cell..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_sync_reset..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_watchdog..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \openMSP430..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

32.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \omsp_alu.
  Optimizing cells in module \omsp_clock_module.
  Optimizing cells in module \omsp_dbg.
  Optimizing cells in module \omsp_dbg_i2c.
  Optimizing cells in module \omsp_execution_unit.
  Optimizing cells in module \omsp_frontend.
  Optimizing cells in module \omsp_mem_backbone.
  Optimizing cells in module \omsp_multiplier.
  Optimizing cells in module \omsp_register_file.
  Optimizing cells in module \omsp_sfr.
  Optimizing cells in module \omsp_sync_cell.
  Optimizing cells in module \omsp_sync_reset.
  Optimizing cells in module \omsp_watchdog.
  Optimizing cells in module \openMSP430.
Performed a total of 0 changes.

32.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\omsp_alu'.
Finding identical cells in module `\omsp_clock_module'.
Finding identical cells in module `\omsp_dbg'.
Finding identical cells in module `\omsp_dbg_i2c'.
Finding identical cells in module `\omsp_execution_unit'.
Finding identical cells in module `\omsp_frontend'.
Finding identical cells in module `\omsp_mem_backbone'.
Finding identical cells in module `\omsp_multiplier'.
Finding identical cells in module `\omsp_register_file'.
Finding identical cells in module `\omsp_sfr'.
Finding identical cells in module `\omsp_sync_cell'.
Finding identical cells in module `\omsp_sync_reset'.
Finding identical cells in module `\omsp_watchdog'.
Finding identical cells in module `\openMSP430'.
Removed a total of 0 cells.

32.6. Executing OPT_DFF pass (perform DFF optimizations).

32.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \omsp_alu..
Finding unused cells or wires in module \omsp_clock_module..
Finding unused cells or wires in module \omsp_dbg..
Finding unused cells or wires in module \omsp_dbg_i2c..
Finding unused cells or wires in module \omsp_execution_unit..
Finding unused cells or wires in module \omsp_frontend..
Finding unused cells or wires in module \omsp_mem_backbone..
Finding unused cells or wires in module \omsp_multiplier..
Finding unused cells or wires in module \omsp_register_file..
Finding unused cells or wires in module \omsp_sfr..
Finding unused cells or wires in module \omsp_sync_cell..
Finding unused cells or wires in module \omsp_sync_reset..
Finding unused cells or wires in module \omsp_watchdog..
Finding unused cells or wires in module \openMSP430..

32.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module omsp_alu.
Optimizing module omsp_clock_module.
Optimizing module omsp_dbg.
Optimizing module omsp_dbg_i2c.
Optimizing module omsp_execution_unit.
Optimizing module omsp_frontend.
Optimizing module omsp_mem_backbone.
Optimizing module omsp_multiplier.
Optimizing module omsp_register_file.
Optimizing module omsp_sfr.
Optimizing module omsp_sync_cell.
Optimizing module omsp_sync_reset.
Optimizing module omsp_watchdog.
Optimizing module openMSP430.

32.9. Finished fast OPT passes. (There is nothing left to do.)

33. Executing TECHMAP pass (map to technology primitives).

33.1. Executing Verilog-2005 frontend: /opt/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/opt/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
verilog frontend filename /opt/oss-cad-suite/lib/../share/yosys/techmap.v
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Generating RTLIL representation for module `\$connect'.
Generating RTLIL representation for module `\$input_port'.
Successfully finished Verilog frontend.

33.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~77 debug messages>

34. Executing OPT pass (performing simple optimizations).

34.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module omsp_alu.
Optimizing module omsp_clock_module.
Optimizing module omsp_dbg.
Optimizing module omsp_dbg_i2c.
Optimizing module omsp_execution_unit.
Optimizing module omsp_frontend.
Optimizing module omsp_mem_backbone.
Optimizing module omsp_multiplier.
Optimizing module omsp_register_file.
Optimizing module omsp_sfr.
Optimizing module omsp_sync_cell.
Optimizing module omsp_sync_reset.
Optimizing module omsp_watchdog.
Optimizing module openMSP430.

34.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\omsp_alu'.
Finding identical cells in module `\omsp_clock_module'.
Finding identical cells in module `\omsp_dbg'.
Finding identical cells in module `\omsp_dbg_i2c'.
Finding identical cells in module `\omsp_execution_unit'.
Finding identical cells in module `\omsp_frontend'.
Finding identical cells in module `\omsp_mem_backbone'.
Finding identical cells in module `\omsp_multiplier'.
Finding identical cells in module `\omsp_register_file'.
Finding identical cells in module `\omsp_sfr'.
Finding identical cells in module `\omsp_sync_cell'.
Finding identical cells in module `\omsp_sync_reset'.
Finding identical cells in module `\omsp_watchdog'.
Finding identical cells in module `\openMSP430'.
Removed a total of 0 cells.

34.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \omsp_alu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_clock_module..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_dbg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_dbg_i2c..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_execution_unit..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_frontend..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_mem_backbone..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_multiplier..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_register_file..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_sfr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_sync_cell..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_sync_reset..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \omsp_watchdog..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \openMSP430..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

34.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \omsp_alu.
  Optimizing cells in module \omsp_clock_module.
  Optimizing cells in module \omsp_dbg.
  Optimizing cells in module \omsp_dbg_i2c.
  Optimizing cells in module \omsp_execution_unit.
  Optimizing cells in module \omsp_frontend.
  Optimizing cells in module \omsp_mem_backbone.
  Optimizing cells in module \omsp_multiplier.
  Optimizing cells in module \omsp_register_file.
  Optimizing cells in module \omsp_sfr.
  Optimizing cells in module \omsp_sync_cell.
  Optimizing cells in module \omsp_sync_reset.
  Optimizing cells in module \omsp_watchdog.
  Optimizing cells in module \openMSP430.
Performed a total of 0 changes.

34.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\omsp_alu'.
Finding identical cells in module `\omsp_clock_module'.
Finding identical cells in module `\omsp_dbg'.
Finding identical cells in module `\omsp_dbg_i2c'.
Finding identical cells in module `\omsp_execution_unit'.
Finding identical cells in module `\omsp_frontend'.
Finding identical cells in module `\omsp_mem_backbone'.
Finding identical cells in module `\omsp_multiplier'.
Finding identical cells in module `\omsp_register_file'.
Finding identical cells in module `\omsp_sfr'.
Finding identical cells in module `\omsp_sync_cell'.
Finding identical cells in module `\omsp_sync_reset'.
Finding identical cells in module `\omsp_watchdog'.
Finding identical cells in module `\openMSP430'.
Removed a total of 0 cells.

34.6. Executing OPT_DFF pass (perform DFF optimizations).

34.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \omsp_alu..
Finding unused cells or wires in module \omsp_clock_module..
Finding unused cells or wires in module \omsp_dbg..
Finding unused cells or wires in module \omsp_dbg_i2c..
Finding unused cells or wires in module \omsp_execution_unit..
Finding unused cells or wires in module \omsp_frontend..
Finding unused cells or wires in module \omsp_mem_backbone..
Finding unused cells or wires in module \omsp_multiplier..
Finding unused cells or wires in module \omsp_register_file..
Finding unused cells or wires in module \omsp_sfr..
Finding unused cells or wires in module \omsp_sync_cell..
Finding unused cells or wires in module \omsp_sync_reset..
Finding unused cells or wires in module \omsp_watchdog..
Finding unused cells or wires in module \openMSP430..

34.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module omsp_alu.
Optimizing module omsp_clock_module.
Optimizing module omsp_dbg.
Optimizing module omsp_dbg_i2c.
Optimizing module omsp_execution_unit.
Optimizing module omsp_frontend.
Optimizing module omsp_mem_backbone.
Optimizing module omsp_multiplier.
Optimizing module omsp_register_file.
Optimizing module omsp_sfr.
Optimizing module omsp_sync_cell.
Optimizing module omsp_sync_reset.
Optimizing module omsp_watchdog.
Optimizing module openMSP430.

34.9. Finished fast OPT passes. (There is nothing left to do.)

35. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell DFFNEGX1 (noninv, pins=3, area=96.00) is a direct match for cell type $_DFF_N_.
  cell DFFPOSX1 (noninv, pins=3, area=96.00) is a direct match for cell type $_DFF_P_.
  cell DFFSR (noninv, pins=5, area=176.00) is a direct match for cell type $_DFFSR_PNN_.
  final dff cell mappings:
    \DFFNEGX1 _DFF_N_ (.CLK( C), .D( D), .Q( Q));
    \DFFPOSX1 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    unmapped dff cell: $_DFF_PN0_
    unmapped dff cell: $_DFF_PN1_
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    unmapped dff cell: $_DFFE_NN_
    unmapped dff cell: $_DFFE_NP_
    unmapped dff cell: $_DFFE_PN_
    unmapped dff cell: $_DFFE_PP_
    unmapped dff cell: $_DFFSR_NNN_
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    \DFFSR _DFFSR_PNN_ (.CLK( C), .D( D), .Q( Q), .R( R), .S( S));
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

35.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\omsp_alu':
Mapping DFF cells in module `\omsp_clock_module':
  mapped 15 $_DFFSR_PNN_ cells to \DFFSR cells.
Mapping DFF cells in module `\omsp_dbg':
  mapped 67 $_DFFSR_PNN_ cells to \DFFSR cells.
Mapping DFF cells in module `\omsp_dbg_i2c':
  mapped 50 $_DFFSR_PNN_ cells to \DFFSR cells.
Mapping DFF cells in module `\omsp_execution_unit':
  mapped 35 $_DFFSR_PNN_ cells to \DFFSR cells.
Mapping DFF cells in module `\omsp_frontend':
  mapped 114 $_DFFSR_PNN_ cells to \DFFSR cells.
Mapping DFF cells in module `\omsp_mem_backbone':
  mapped 38 $_DFFSR_PNN_ cells to \DFFSR cells.
Mapping DFF cells in module `\omsp_multiplier':
  mapped 70 $_DFFSR_PNN_ cells to \DFFSR cells.
Mapping DFF cells in module `\omsp_register_file':
  mapped 231 $_DFFSR_PNN_ cells to \DFFSR cells.
Mapping DFF cells in module `\omsp_sfr':
  mapped 1 $_DFFSR_PNN_ cells to \DFFSR cells.
Mapping DFF cells in module `\omsp_sync_cell':
  mapped 2 $_DFFSR_PNN_ cells to \DFFSR cells.
Mapping DFF cells in module `\omsp_sync_reset':
  mapped 2 $_DFFSR_PNN_ cells to \DFFSR cells.
Mapping DFF cells in module `\omsp_watchdog':
  mapped 23 $_DFFSR_PNN_ cells to \DFFSR cells.
Mapping DFF cells in module `\openMSP430':

36. Executing ABC pass (technology mapping using ABC).

36.1. Extracting gate netlist of module `\omsp_alu' to `<abc-temp-dir>/input.blif'..

36.1.1. Executed ABC.
Extracted 701 gates and 762 wires to a netlist network with 61 inputs and 37 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: UC Berkeley, ABC 1.01 (compiled Oct 30 2025 02:37:15)
ABC: abc 01> empty
ABC: abc 01> source <abc-temp-dir>/abc.script
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /workspaces/vsd-tcl/vsdsynth/osu018_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Library "osu018_stdcells" from "/workspaces/vsd-tcl/vsdsynth/osu018_stdcells.lib" has 26 cells (6 skipped: 4 seq; 2 tri-state; 0 no func; 0 dont_use; 0 with 2 outputs; 0 with 3+ outputs).  Time =     0.00 sec
ABC: Memory =    0.48 MB. Time =     0.00 sec
ABC: Warning: Detected 2 multi-output cells (for example, "FAX1").
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

36.1.2. Re-integrating ABC results.
ABC RESULTS:            AND2X1 cells:       28
ABC RESULTS:           AOI21X1 cells:       90
ABC RESULTS:           AOI22X1 cells:       32
ABC RESULTS:             INVX1 cells:       44
ABC RESULTS:            MUX2X1 cells:        4
ABC RESULTS:           NAND2X1 cells:       72
ABC RESULTS:           NAND3X1 cells:       25
ABC RESULTS:            NOR2X1 cells:       75
ABC RESULTS:            NOR3X1 cells:       10
ABC RESULTS:           OAI21X1 cells:      121
ABC RESULTS:           OAI22X1 cells:        8
ABC RESULTS:             OR2X1 cells:       20
ABC RESULTS:           XNOR2X1 cells:       41
ABC RESULTS:            XOR2X1 cells:       11
ABC RESULTS:        internal signals:      664
ABC RESULTS:           input signals:       61
ABC RESULTS:          output signals:       37
Removing temp directory.

36.2. Extracting gate netlist of module `\omsp_clock_module' to `<abc-temp-dir>/input.blif'..

36.2.1. Executed ABC.
Extracted 80 gates and 125 wires to a netlist network with 45 inputs and 25 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: UC Berkeley, ABC 1.01 (compiled Oct 30 2025 02:37:15)
ABC: abc 01> empty
ABC: abc 01> source <abc-temp-dir>/abc.script
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /workspaces/vsd-tcl/vsdsynth/osu018_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Library "osu018_stdcells" from "/workspaces/vsd-tcl/vsdsynth/osu018_stdcells.lib" has 26 cells (6 skipped: 4 seq; 2 tri-state; 0 no func; 0 dont_use; 0 with 2 outputs; 0 with 3+ outputs).  Time =     0.00 sec
ABC: Memory =    0.48 MB. Time =     0.00 sec
ABC: Warning: Detected 2 multi-output cells (for example, "FAX1").
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

36.2.2. Re-integrating ABC results.
ABC RESULTS:            AND2X1 cells:        6
ABC RESULTS:           AOI21X1 cells:        5
ABC RESULTS:             INVX1 cells:       22
ABC RESULTS:            MUX2X1 cells:        5
ABC RESULTS:           NAND2X1 cells:        7
ABC RESULTS:           NAND3X1 cells:       10
ABC RESULTS:            NOR2X1 cells:       13
ABC RESULTS:            NOR3X1 cells:        3
ABC RESULTS:           OAI21X1 cells:        5
ABC RESULTS:             OR2X1 cells:        3
ABC RESULTS:           XNOR2X1 cells:        5
ABC RESULTS:            XOR2X1 cells:        1
ABC RESULTS:        internal signals:       55
ABC RESULTS:           input signals:       45
ABC RESULTS:          output signals:       25
Removing temp directory.

36.3. Extracting gate netlist of module `\omsp_dbg' to `<abc-temp-dir>/input.blif'..

36.3.1. Executed ABC.
Extracted 723 gates and 916 wires to a netlist network with 193 inputs and 175 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: UC Berkeley, ABC 1.01 (compiled Oct 30 2025 02:37:15)
ABC: abc 01> empty
ABC: abc 01> source <abc-temp-dir>/abc.script
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /workspaces/vsd-tcl/vsdsynth/osu018_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Library "osu018_stdcells" from "/workspaces/vsd-tcl/vsdsynth/osu018_stdcells.lib" has 26 cells (6 skipped: 4 seq; 2 tri-state; 0 no func; 0 dont_use; 0 with 2 outputs; 0 with 3+ outputs).  Time =     0.01 sec
ABC: Memory =    0.48 MB. Time =     0.01 sec
ABC: Warning: Detected 2 multi-output cells (for example, "FAX1").
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

36.3.2. Re-integrating ABC results.
ABC RESULTS:            AND2X1 cells:       19
ABC RESULTS:           AOI21X1 cells:       23
ABC RESULTS:           AOI22X1 cells:       48
ABC RESULTS:             INVX1 cells:      130
ABC RESULTS:            MUX2X1 cells:       25
ABC RESULTS:           NAND2X1 cells:       83
ABC RESULTS:           NAND3X1 cells:       34
ABC RESULTS:            NOR2X1 cells:       60
ABC RESULTS:            NOR3X1 cells:        3
ABC RESULTS:           OAI21X1 cells:       95
ABC RESULTS:           OAI22X1 cells:       10
ABC RESULTS:             OR2X1 cells:       11
ABC RESULTS:           XNOR2X1 cells:       15
ABC RESULTS:            XOR2X1 cells:        8
ABC RESULTS:        internal signals:      548
ABC RESULTS:           input signals:      193
ABC RESULTS:          output signals:      175
Removing temp directory.

36.4. Extracting gate netlist of module `\omsp_dbg_i2c' to `<abc-temp-dir>/input.blif'..

36.4.1. Executed ABC.
Extracted 324 gates and 404 wires to a netlist network with 80 inputs and 99 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: UC Berkeley, ABC 1.01 (compiled Oct 30 2025 02:37:15)
ABC: abc 01> empty
ABC: abc 01> source <abc-temp-dir>/abc.script
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /workspaces/vsd-tcl/vsdsynth/osu018_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Library "osu018_stdcells" from "/workspaces/vsd-tcl/vsdsynth/osu018_stdcells.lib" has 26 cells (6 skipped: 4 seq; 2 tri-state; 0 no func; 0 dont_use; 0 with 2 outputs; 0 with 3+ outputs).  Time =     0.00 sec
ABC: Memory =    0.48 MB. Time =     0.00 sec
ABC: Warning: Detected 2 multi-output cells (for example, "FAX1").
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

36.4.2. Re-integrating ABC results.
ABC RESULTS:            AND2X1 cells:       14
ABC RESULTS:           AOI21X1 cells:        7
ABC RESULTS:           AOI22X1 cells:       10
ABC RESULTS:             INVX1 cells:      104
ABC RESULTS:            MUX2X1 cells:       28
ABC RESULTS:           NAND2X1 cells:       30
ABC RESULTS:           NAND3X1 cells:       17
ABC RESULTS:            NOR2X1 cells:       28
ABC RESULTS:            NOR3X1 cells:        6
ABC RESULTS:           OAI21X1 cells:       32
ABC RESULTS:           OAI22X1 cells:       10
ABC RESULTS:             OR2X1 cells:        9
ABC RESULTS:        internal signals:      225
ABC RESULTS:           input signals:       80
ABC RESULTS:          output signals:       99
Removing temp directory.

36.5. Extracting gate netlist of module `\omsp_execution_unit' to `<abc-temp-dir>/input.blif'..

36.5.1. Executed ABC.
Extracted 403 gates and 596 wires to a netlist network with 193 inputs and 120 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: UC Berkeley, ABC 1.01 (compiled Oct 30 2025 02:37:15)
ABC: abc 01> empty
ABC: abc 01> source <abc-temp-dir>/abc.script
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /workspaces/vsd-tcl/vsdsynth/osu018_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Library "osu018_stdcells" from "/workspaces/vsd-tcl/vsdsynth/osu018_stdcells.lib" has 26 cells (6 skipped: 4 seq; 2 tri-state; 0 no func; 0 dont_use; 0 with 2 outputs; 0 with 3+ outputs).  Time =     0.00 sec
ABC: Memory =    0.48 MB. Time =     0.00 sec
ABC: Warning: Detected 2 multi-output cells (for example, "FAX1").
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

36.5.2. Re-integrating ABC results.
ABC RESULTS:            AND2X1 cells:       23
ABC RESULTS:           AOI21X1 cells:       70
ABC RESULTS:           AOI22X1 cells:       26
ABC RESULTS:             INVX1 cells:      102
ABC RESULTS:            MUX2X1 cells:       33
ABC RESULTS:           NAND2X1 cells:       61
ABC RESULTS:           NAND3X1 cells:        8
ABC RESULTS:            NOR2X1 cells:       51
ABC RESULTS:            NOR3X1 cells:        3
ABC RESULTS:           OAI21X1 cells:      117
ABC RESULTS:           OAI22X1 cells:        3
ABC RESULTS:             OR2X1 cells:        8
ABC RESULTS:        internal signals:      283
ABC RESULTS:           input signals:      193
ABC RESULTS:          output signals:      120
Removing temp directory.

36.6. Extracting gate netlist of module `\omsp_frontend' to `<abc-temp-dir>/input.blif'..

36.6.1. Executed ABC.
Extracted 1310 gates and 1483 wires to a netlist network with 172 inputs and 285 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: UC Berkeley, ABC 1.01 (compiled Oct 30 2025 02:37:15)
ABC: abc 01> empty
ABC: abc 01> source <abc-temp-dir>/abc.script
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /workspaces/vsd-tcl/vsdsynth/osu018_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Library "osu018_stdcells" from "/workspaces/vsd-tcl/vsdsynth/osu018_stdcells.lib" has 26 cells (6 skipped: 4 seq; 2 tri-state; 0 no func; 0 dont_use; 0 with 2 outputs; 0 with 3+ outputs).  Time =     0.00 sec
ABC: Memory =    0.48 MB. Time =     0.00 sec
ABC: Warning: Detected 2 multi-output cells (for example, "FAX1").
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

36.6.2. Re-integrating ABC results.
ABC RESULTS:            AND2X1 cells:       27
ABC RESULTS:           AOI21X1 cells:       56
ABC RESULTS:           AOI22X1 cells:        7
ABC RESULTS:             INVX1 cells:      263
ABC RESULTS:            MUX2X1 cells:        8
ABC RESULTS:           NAND2X1 cells:      137
ABC RESULTS:           NAND3X1 cells:       63
ABC RESULTS:            NOR2X1 cells:      137
ABC RESULTS:            NOR3X1 cells:       16
ABC RESULTS:           OAI21X1 cells:      222
ABC RESULTS:           OAI22X1 cells:       44
ABC RESULTS:             OR2X1 cells:       51
ABC RESULTS:           XNOR2X1 cells:       18
ABC RESULTS:            XOR2X1 cells:        3
ABC RESULTS:        internal signals:     1026
ABC RESULTS:           input signals:      172
ABC RESULTS:          output signals:      285
Removing temp directory.

36.7. Extracting gate netlist of module `\omsp_mem_backbone' to `<abc-temp-dir>/input.blif'..

36.7.1. Executed ABC.
Extracted 259 gates and 415 wires to a netlist network with 156 inputs and 190 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: UC Berkeley, ABC 1.01 (compiled Oct 30 2025 02:37:15)
ABC: abc 01> empty
ABC: abc 01> source <abc-temp-dir>/abc.script
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /workspaces/vsd-tcl/vsdsynth/osu018_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Library "osu018_stdcells" from "/workspaces/vsd-tcl/vsdsynth/osu018_stdcells.lib" has 26 cells (6 skipped: 4 seq; 2 tri-state; 0 no func; 0 dont_use; 0 with 2 outputs; 0 with 3+ outputs).  Time =     0.00 sec
ABC: Memory =    0.48 MB. Time =     0.00 sec
ABC: Warning: Detected 2 multi-output cells (for example, "FAX1").
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

36.7.2. Re-integrating ABC results.
ABC RESULTS:            AND2X1 cells:        3
ABC RESULTS:           AOI21X1 cells:        2
ABC RESULTS:             INVX1 cells:      138
ABC RESULTS:            MUX2X1 cells:      138
ABC RESULTS:           NAND2X1 cells:       56
ABC RESULTS:           NAND3X1 cells:        3
ABC RESULTS:            NOR2X1 cells:        5
ABC RESULTS:           OAI21X1 cells:       51
ABC RESULTS:             OR2X1 cells:        1
ABC RESULTS:        internal signals:       69
ABC RESULTS:           input signals:      156
ABC RESULTS:          output signals:      190
Removing temp directory.

36.8. Extracting gate netlist of module `\omsp_multiplier' to `<abc-temp-dir>/input.blif'..

36.8.1. Executed ABC.
Extracted 1716 gates and 1820 wires to a netlist network with 104 inputs and 155 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: UC Berkeley, ABC 1.01 (compiled Oct 30 2025 02:37:15)
ABC: abc 01> empty
ABC: abc 01> source <abc-temp-dir>/abc.script
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /workspaces/vsd-tcl/vsdsynth/osu018_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Library "osu018_stdcells" from "/workspaces/vsd-tcl/vsdsynth/osu018_stdcells.lib" has 26 cells (6 skipped: 4 seq; 2 tri-state; 0 no func; 0 dont_use; 0 with 2 outputs; 0 with 3+ outputs).  Time =     0.00 sec
ABC: Memory =    0.48 MB. Time =     0.00 sec
ABC: Warning: Detected 2 multi-output cells (for example, "FAX1").
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

36.8.2. Re-integrating ABC results.
ABC RESULTS:            AND2X1 cells:       40
ABC RESULTS:           AOI21X1 cells:       85
ABC RESULTS:           AOI22X1 cells:       23
ABC RESULTS:             INVX1 cells:      228
ABC RESULTS:            MUX2X1 cells:       28
ABC RESULTS:           NAND2X1 cells:      297
ABC RESULTS:           NAND3X1 cells:       32
ABC RESULTS:            NOR2X1 cells:      137
ABC RESULTS:            NOR3X1 cells:        2
ABC RESULTS:           OAI21X1 cells:      281
ABC RESULTS:           OAI22X1 cells:       23
ABC RESULTS:             OR2X1 cells:       46
ABC RESULTS:           XNOR2X1 cells:      199
ABC RESULTS:            XOR2X1 cells:      120
ABC RESULTS:        internal signals:     1561
ABC RESULTS:           input signals:      104
ABC RESULTS:          output signals:      155
Removing temp directory.

36.9. Extracting gate netlist of module `\omsp_register_file' to `<abc-temp-dir>/input.blif'..

36.9.1. Executed ABC.
Extracted 1784 gates and 2110 wires to a netlist network with 326 inputs and 504 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: UC Berkeley, ABC 1.01 (compiled Oct 30 2025 02:37:15)
ABC: abc 01> empty
ABC: abc 01> source <abc-temp-dir>/abc.script
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /workspaces/vsd-tcl/vsdsynth/osu018_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Library "osu018_stdcells" from "/workspaces/vsd-tcl/vsdsynth/osu018_stdcells.lib" has 26 cells (6 skipped: 4 seq; 2 tri-state; 0 no func; 0 dont_use; 0 with 2 outputs; 0 with 3+ outputs).  Time =     0.00 sec
ABC: Memory =    0.48 MB. Time =     0.00 sec
ABC: Warning: Detected 2 multi-output cells (for example, "FAX1").
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

36.9.2. Re-integrating ABC results.
ABC RESULTS:            AND2X1 cells:       56
ABC RESULTS:           AOI21X1 cells:       62
ABC RESULTS:           AOI22X1 cells:      410
ABC RESULTS:             INVX1 cells:      290
ABC RESULTS:            MUX2X1 cells:        3
ABC RESULTS:           NAND2X1 cells:      159
ABC RESULTS:           NAND3X1 cells:       79
ABC RESULTS:            NOR2X1 cells:       52
ABC RESULTS:            NOR3X1 cells:        8
ABC RESULTS:           OAI21X1 cells:      254
ABC RESULTS:             OR2X1 cells:       21
ABC RESULTS:           XNOR2X1 cells:        6
ABC RESULTS:        internal signals:     1280
ABC RESULTS:           input signals:      326
ABC RESULTS:          output signals:      504
Removing temp directory.

36.10. Extracting gate netlist of module `\omsp_sfr' to `<abc-temp-dir>/input.blif'..

36.10.1. Executed ABC.
Extracted 60 gates and 97 wires to a netlist network with 37 inputs and 20 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: UC Berkeley, ABC 1.01 (compiled Oct 30 2025 02:37:15)
ABC: abc 01> empty
ABC: abc 01> source <abc-temp-dir>/abc.script
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /workspaces/vsd-tcl/vsdsynth/osu018_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Library "osu018_stdcells" from "/workspaces/vsd-tcl/vsdsynth/osu018_stdcells.lib" has 26 cells (6 skipped: 4 seq; 2 tri-state; 0 no func; 0 dont_use; 0 with 2 outputs; 0 with 3+ outputs).  Time =     0.00 sec
ABC: Memory =    0.48 MB. Time =     0.00 sec
ABC: Warning: Detected 2 multi-output cells (for example, "FAX1").
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

36.10.2. Re-integrating ABC results.
ABC RESULTS:            AND2X1 cells:       16
ABC RESULTS:           AOI21X1 cells:        2
ABC RESULTS:             INVX1 cells:       12
ABC RESULTS:            MUX2X1 cells:        1
ABC RESULTS:           NAND2X1 cells:        8
ABC RESULTS:           NAND3X1 cells:        6
ABC RESULTS:            NOR2X1 cells:       11
ABC RESULTS:            NOR3X1 cells:        4
ABC RESULTS:           OAI21X1 cells:        5
ABC RESULTS:             OR2X1 cells:        1
ABC RESULTS:        internal signals:       40
ABC RESULTS:           input signals:       37
ABC RESULTS:          output signals:       20
Removing temp directory.

36.11. Extracting gate netlist of module `\omsp_sync_cell' to `<abc-temp-dir>/input.blif'..

36.11.1. Executed ABC.
Extracted 2 gates and 3 wires to a netlist network with 1 inputs and 2 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: UC Berkeley, ABC 1.01 (compiled Oct 30 2025 02:37:15)
ABC: abc 01> empty
ABC: abc 01> source <abc-temp-dir>/abc.script
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /workspaces/vsd-tcl/vsdsynth/osu018_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Library "osu018_stdcells" from "/workspaces/vsd-tcl/vsdsynth/osu018_stdcells.lib" has 26 cells (6 skipped: 4 seq; 2 tri-state; 0 no func; 0 dont_use; 0 with 2 outputs; 0 with 3+ outputs).  Time =     0.00 sec
ABC: Memory =    0.48 MB. Time =     0.00 sec
ABC: Warning: Detected 2 multi-output cells (for example, "FAX1").
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

36.11.2. Re-integrating ABC results.
ABC RESULTS:             INVX1 cells:        2
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        1
ABC RESULTS:          output signals:        2
Removing temp directory.

36.12. Extracting gate netlist of module `\omsp_sync_reset' to `<abc-temp-dir>/input.blif'..

36.12.1. Executed ABC.
Extracted 2 gates and 3 wires to a netlist network with 1 inputs and 2 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: UC Berkeley, ABC 1.01 (compiled Oct 30 2025 02:37:15)
ABC: abc 01> empty
ABC: abc 01> source <abc-temp-dir>/abc.script
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /workspaces/vsd-tcl/vsdsynth/osu018_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Library "osu018_stdcells" from "/workspaces/vsd-tcl/vsdsynth/osu018_stdcells.lib" has 26 cells (6 skipped: 4 seq; 2 tri-state; 0 no func; 0 dont_use; 0 with 2 outputs; 0 with 3+ outputs).  Time =     0.00 sec
ABC: Memory =    0.48 MB. Time =     0.00 sec
ABC: Warning: Detected 2 multi-output cells (for example, "FAX1").
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

36.12.2. Re-integrating ABC results.
ABC RESULTS:             INVX1 cells:        2
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        1
ABC RESULTS:          output signals:        2
Removing temp directory.

36.13. Extracting gate netlist of module `\omsp_watchdog' to `<abc-temp-dir>/input.blif'..

36.13.1. Executed ABC.
Extracted 156 gates and 218 wires to a netlist network with 62 inputs and 53 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: UC Berkeley, ABC 1.01 (compiled Oct 30 2025 02:37:15)
ABC: abc 01> empty
ABC: abc 01> source <abc-temp-dir>/abc.script
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /workspaces/vsd-tcl/vsdsynth/osu018_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Library "osu018_stdcells" from "/workspaces/vsd-tcl/vsdsynth/osu018_stdcells.lib" has 26 cells (6 skipped: 4 seq; 2 tri-state; 0 no func; 0 dont_use; 0 with 2 outputs; 0 with 3+ outputs).  Time =     0.00 sec
ABC: Memory =    0.48 MB. Time =     0.00 sec
ABC: Warning: Detected 2 multi-output cells (for example, "FAX1").
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

36.13.2. Re-integrating ABC results.
ABC RESULTS:            AND2X1 cells:        9
ABC RESULTS:           AOI21X1 cells:        4
ABC RESULTS:           AOI22X1 cells:        2
ABC RESULTS:             INVX1 cells:       48
ABC RESULTS:            MUX2X1 cells:        7
ABC RESULTS:           NAND2X1 cells:       15
ABC RESULTS:           NAND3X1 cells:       16
ABC RESULTS:            NOR2X1 cells:       28
ABC RESULTS:            NOR3X1 cells:       19
ABC RESULTS:           OAI21X1 cells:       17
ABC RESULTS:           OAI22X1 cells:        1
ABC RESULTS:             OR2X1 cells:        7
ABC RESULTS:           XNOR2X1 cells:       10
ABC RESULTS:            XOR2X1 cells:        3
ABC RESULTS:        internal signals:      103
ABC RESULTS:           input signals:       62
ABC RESULTS:          output signals:       53
Removing temp directory.

36.14. Extracting gate netlist of module `\openMSP430' to `<abc-temp-dir>/input.blif'..

36.14.1. Executed ABC.
Extracted 64 gates and 144 wires to a netlist network with 80 inputs and 16 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: UC Berkeley, ABC 1.01 (compiled Oct 30 2025 02:37:15)
ABC: abc 01> empty
ABC: abc 01> source <abc-temp-dir>/abc.script
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /workspaces/vsd-tcl/vsdsynth/osu018_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Library "osu018_stdcells" from "/workspaces/vsd-tcl/vsdsynth/osu018_stdcells.lib" has 26 cells (6 skipped: 4 seq; 2 tri-state; 0 no func; 0 dont_use; 0 with 2 outputs; 0 with 3+ outputs).  Time =     0.00 sec
ABC: Memory =    0.48 MB. Time =     0.00 sec
ABC: Warning: Detected 2 multi-output cells (for example, "FAX1").
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

36.14.2. Re-integrating ABC results.
ABC RESULTS:             INVX1 cells:       16
ABC RESULTS:           NAND3X1 cells:       16
ABC RESULTS:            NOR2X1 cells:       32
ABC RESULTS:        internal signals:       48
ABC RESULTS:           input signals:       80
ABC RESULTS:          output signals:       16
Removing temp directory.
Removing global temp directory.

37. Executing FLATTEN pass (flatten design).
Deleting now unused module omsp_alu.
Deleting now unused module omsp_clock_module.
Deleting now unused module omsp_dbg.
Deleting now unused module omsp_dbg_i2c.
Deleting now unused module omsp_execution_unit.
Deleting now unused module omsp_frontend.
Deleting now unused module omsp_mem_backbone.
Deleting now unused module omsp_multiplier.
Deleting now unused module omsp_register_file.
Deleting now unused module omsp_sfr.
Deleting now unused module omsp_sync_cell.
Deleting now unused module omsp_sync_reset.
Deleting now unused module omsp_watchdog.
<suppressed ~16 debug messages>
Removed 7 unused cells and 12483 unused wires.

38. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Mapping port openMSP430.aclk using BUFX2.
Mapping port openMSP430.aclk_en using BUFX2.
Don't map input port openMSP430.cpu_en: Missing option -inpad.
Don't map input port openMSP430.dbg_en: Missing option -inpad.
Mapping port openMSP430.dbg_freeze using BUFX2.
Don't map input port openMSP430.dbg_i2c_addr_0_: Missing option -inpad.
Don't map input port openMSP430.dbg_i2c_addr_1_: Missing option -inpad.
Don't map input port openMSP430.dbg_i2c_addr_2_: Missing option -inpad.
Don't map input port openMSP430.dbg_i2c_addr_3_: Missing option -inpad.
Don't map input port openMSP430.dbg_i2c_addr_4_: Missing option -inpad.
Don't map input port openMSP430.dbg_i2c_addr_5_: Missing option -inpad.
Don't map input port openMSP430.dbg_i2c_addr_6_: Missing option -inpad.
Don't map input port openMSP430.dbg_i2c_broadcast_0_: Missing option -inpad.
Don't map input port openMSP430.dbg_i2c_broadcast_1_: Missing option -inpad.
Don't map input port openMSP430.dbg_i2c_broadcast_2_: Missing option -inpad.
Don't map input port openMSP430.dbg_i2c_broadcast_3_: Missing option -inpad.
Don't map input port openMSP430.dbg_i2c_broadcast_4_: Missing option -inpad.
Don't map input port openMSP430.dbg_i2c_broadcast_5_: Missing option -inpad.
Don't map input port openMSP430.dbg_i2c_broadcast_6_: Missing option -inpad.
Don't map input port openMSP430.dbg_i2c_scl: Missing option -inpad.
Don't map input port openMSP430.dbg_i2c_sda_in: Missing option -inpad.
Mapping port openMSP430.dbg_i2c_sda_out using BUFX2.
Don't map input port openMSP430.dbg_uart_rxd: Missing option -inpad.
Mapping port openMSP430.dbg_uart_txd using BUFX2.
Don't map input port openMSP430.dco_clk: Missing option -inpad.
Mapping port openMSP430.dco_enable using BUFX2.
Mapping port openMSP430.dco_wkup using BUFX2.
Don't map input port openMSP430.dma_addr_10_: Missing option -inpad.
Don't map input port openMSP430.dma_addr_11_: Missing option -inpad.
Don't map input port openMSP430.dma_addr_12_: Missing option -inpad.
Don't map input port openMSP430.dma_addr_13_: Missing option -inpad.
Don't map input port openMSP430.dma_addr_14_: Missing option -inpad.
Don't map input port openMSP430.dma_addr_15_: Missing option -inpad.
Don't map input port openMSP430.dma_addr_1_: Missing option -inpad.
Don't map input port openMSP430.dma_addr_2_: Missing option -inpad.
Don't map input port openMSP430.dma_addr_3_: Missing option -inpad.
Don't map input port openMSP430.dma_addr_4_: Missing option -inpad.
Don't map input port openMSP430.dma_addr_5_: Missing option -inpad.
Don't map input port openMSP430.dma_addr_6_: Missing option -inpad.
Don't map input port openMSP430.dma_addr_7_: Missing option -inpad.
Don't map input port openMSP430.dma_addr_8_: Missing option -inpad.
Don't map input port openMSP430.dma_addr_9_: Missing option -inpad.
Don't map input port openMSP430.dma_din_0_: Missing option -inpad.
Don't map input port openMSP430.dma_din_10_: Missing option -inpad.
Don't map input port openMSP430.dma_din_11_: Missing option -inpad.
Don't map input port openMSP430.dma_din_12_: Missing option -inpad.
Don't map input port openMSP430.dma_din_13_: Missing option -inpad.
Don't map input port openMSP430.dma_din_14_: Missing option -inpad.
Don't map input port openMSP430.dma_din_15_: Missing option -inpad.
Don't map input port openMSP430.dma_din_1_: Missing option -inpad.
Don't map input port openMSP430.dma_din_2_: Missing option -inpad.
Don't map input port openMSP430.dma_din_3_: Missing option -inpad.
Don't map input port openMSP430.dma_din_4_: Missing option -inpad.
Don't map input port openMSP430.dma_din_5_: Missing option -inpad.
Don't map input port openMSP430.dma_din_6_: Missing option -inpad.
Don't map input port openMSP430.dma_din_7_: Missing option -inpad.
Don't map input port openMSP430.dma_din_8_: Missing option -inpad.
Don't map input port openMSP430.dma_din_9_: Missing option -inpad.
Mapping port openMSP430.dma_dout_0_ using BUFX2.
Mapping port openMSP430.dma_dout_10_ using BUFX2.
Mapping port openMSP430.dma_dout_11_ using BUFX2.
Mapping port openMSP430.dma_dout_12_ using BUFX2.
Mapping port openMSP430.dma_dout_13_ using BUFX2.
Mapping port openMSP430.dma_dout_14_ using BUFX2.
Mapping port openMSP430.dma_dout_15_ using BUFX2.
Mapping port openMSP430.dma_dout_1_ using BUFX2.
Mapping port openMSP430.dma_dout_2_ using BUFX2.
Mapping port openMSP430.dma_dout_3_ using BUFX2.
Mapping port openMSP430.dma_dout_4_ using BUFX2.
Mapping port openMSP430.dma_dout_5_ using BUFX2.
Mapping port openMSP430.dma_dout_6_ using BUFX2.
Mapping port openMSP430.dma_dout_7_ using BUFX2.
Mapping port openMSP430.dma_dout_8_ using BUFX2.
Mapping port openMSP430.dma_dout_9_ using BUFX2.
Don't map input port openMSP430.dma_en: Missing option -inpad.
Don't map input port openMSP430.dma_priority: Missing option -inpad.
Mapping port openMSP430.dma_ready using BUFX2.
Mapping port openMSP430.dma_resp using BUFX2.
Don't map input port openMSP430.dma_we_0_: Missing option -inpad.
Don't map input port openMSP430.dma_we_1_: Missing option -inpad.
Don't map input port openMSP430.dma_wkup: Missing option -inpad.
Mapping port openMSP430.dmem_addr_0_ using BUFX2.
Mapping port openMSP430.dmem_addr_10_ using BUFX2.
Mapping port openMSP430.dmem_addr_11_ using BUFX2.
Mapping port openMSP430.dmem_addr_12_ using BUFX2.
Mapping port openMSP430.dmem_addr_1_ using BUFX2.
Mapping port openMSP430.dmem_addr_2_ using BUFX2.
Mapping port openMSP430.dmem_addr_3_ using BUFX2.
Mapping port openMSP430.dmem_addr_4_ using BUFX2.
Mapping port openMSP430.dmem_addr_5_ using BUFX2.
Mapping port openMSP430.dmem_addr_6_ using BUFX2.
Mapping port openMSP430.dmem_addr_7_ using BUFX2.
Mapping port openMSP430.dmem_addr_8_ using BUFX2.
Mapping port openMSP430.dmem_addr_9_ using BUFX2.
Mapping port openMSP430.dmem_cen using BUFX2.
Mapping port openMSP430.dmem_din_0_ using BUFX2.
Mapping port openMSP430.dmem_din_10_ using BUFX2.
Mapping port openMSP430.dmem_din_11_ using BUFX2.
Mapping port openMSP430.dmem_din_12_ using BUFX2.
Mapping port openMSP430.dmem_din_13_ using BUFX2.
Mapping port openMSP430.dmem_din_14_ using BUFX2.
Mapping port openMSP430.dmem_din_15_ using BUFX2.
Mapping port openMSP430.dmem_din_1_ using BUFX2.
Mapping port openMSP430.dmem_din_2_ using BUFX2.
Mapping port openMSP430.dmem_din_3_ using BUFX2.
Mapping port openMSP430.dmem_din_4_ using BUFX2.
Mapping port openMSP430.dmem_din_5_ using BUFX2.
Mapping port openMSP430.dmem_din_6_ using BUFX2.
Mapping port openMSP430.dmem_din_7_ using BUFX2.
Mapping port openMSP430.dmem_din_8_ using BUFX2.
Mapping port openMSP430.dmem_din_9_ using BUFX2.
Don't map input port openMSP430.dmem_dout_0_: Missing option -inpad.
Don't map input port openMSP430.dmem_dout_10_: Missing option -inpad.
Don't map input port openMSP430.dmem_dout_11_: Missing option -inpad.
Don't map input port openMSP430.dmem_dout_12_: Missing option -inpad.
Don't map input port openMSP430.dmem_dout_13_: Missing option -inpad.
Don't map input port openMSP430.dmem_dout_14_: Missing option -inpad.
Don't map input port openMSP430.dmem_dout_15_: Missing option -inpad.
Don't map input port openMSP430.dmem_dout_1_: Missing option -inpad.
Don't map input port openMSP430.dmem_dout_2_: Missing option -inpad.
Don't map input port openMSP430.dmem_dout_3_: Missing option -inpad.
Don't map input port openMSP430.dmem_dout_4_: Missing option -inpad.
Don't map input port openMSP430.dmem_dout_5_: Missing option -inpad.
Don't map input port openMSP430.dmem_dout_6_: Missing option -inpad.
Don't map input port openMSP430.dmem_dout_7_: Missing option -inpad.
Don't map input port openMSP430.dmem_dout_8_: Missing option -inpad.
Don't map input port openMSP430.dmem_dout_9_: Missing option -inpad.
Mapping port openMSP430.dmem_wen_0_ using BUFX2.
Mapping port openMSP430.dmem_wen_1_ using BUFX2.
Don't map input port openMSP430.irq_0_: Missing option -inpad.
Don't map input port openMSP430.irq_10_: Missing option -inpad.
Don't map input port openMSP430.irq_11_: Missing option -inpad.
Don't map input port openMSP430.irq_12_: Missing option -inpad.
Don't map input port openMSP430.irq_13_: Missing option -inpad.
Don't map input port openMSP430.irq_1_: Missing option -inpad.
Don't map input port openMSP430.irq_2_: Missing option -inpad.
Don't map input port openMSP430.irq_3_: Missing option -inpad.
Don't map input port openMSP430.irq_4_: Missing option -inpad.
Don't map input port openMSP430.irq_5_: Missing option -inpad.
Don't map input port openMSP430.irq_6_: Missing option -inpad.
Don't map input port openMSP430.irq_7_: Missing option -inpad.
Don't map input port openMSP430.irq_8_: Missing option -inpad.
Don't map input port openMSP430.irq_9_: Missing option -inpad.
Mapping port openMSP430.irq_acc_0_ using BUFX2.
Mapping port openMSP430.irq_acc_10_ using BUFX2.
Mapping port openMSP430.irq_acc_11_ using BUFX2.
Mapping port openMSP430.irq_acc_12_ using BUFX2.
Mapping port openMSP430.irq_acc_13_ using BUFX2.
Mapping port openMSP430.irq_acc_1_ using BUFX2.
Mapping port openMSP430.irq_acc_2_ using BUFX2.
Mapping port openMSP430.irq_acc_3_ using BUFX2.
Mapping port openMSP430.irq_acc_4_ using BUFX2.
Mapping port openMSP430.irq_acc_5_ using BUFX2.
Mapping port openMSP430.irq_acc_6_ using BUFX2.
Mapping port openMSP430.irq_acc_7_ using BUFX2.
Mapping port openMSP430.irq_acc_8_ using BUFX2.
Mapping port openMSP430.irq_acc_9_ using BUFX2.
Don't map input port openMSP430.lfxt_clk: Missing option -inpad.
Mapping port openMSP430.lfxt_enable using BUFX2.
Mapping port openMSP430.lfxt_wkup using BUFX2.
Mapping port openMSP430.mclk using BUFX2.
Don't map input port openMSP430.nmi: Missing option -inpad.
Mapping port openMSP430.per_addr_0_ using BUFX2.
Mapping port openMSP430.per_addr_10_ using BUFX2.
Mapping port openMSP430.per_addr_11_ using BUFX2.
Mapping port openMSP430.per_addr_12_ using BUFX2.
Mapping port openMSP430.per_addr_13_ using BUFX2.
Mapping port openMSP430.per_addr_1_ using BUFX2.
Mapping port openMSP430.per_addr_2_ using BUFX2.
Mapping port openMSP430.per_addr_3_ using BUFX2.
Mapping port openMSP430.per_addr_4_ using BUFX2.
Mapping port openMSP430.per_addr_5_ using BUFX2.
Mapping port openMSP430.per_addr_6_ using BUFX2.
Mapping port openMSP430.per_addr_7_ using BUFX2.
Mapping port openMSP430.per_addr_8_ using BUFX2.
Mapping port openMSP430.per_addr_9_ using BUFX2.
Mapping port openMSP430.per_din_0_ using BUFX2.
Mapping port openMSP430.per_din_10_ using BUFX2.
Mapping port openMSP430.per_din_11_ using BUFX2.
Mapping port openMSP430.per_din_12_ using BUFX2.
Mapping port openMSP430.per_din_13_ using BUFX2.
Mapping port openMSP430.per_din_14_ using BUFX2.
Mapping port openMSP430.per_din_15_ using BUFX2.
Mapping port openMSP430.per_din_1_ using BUFX2.
Mapping port openMSP430.per_din_2_ using BUFX2.
Mapping port openMSP430.per_din_3_ using BUFX2.
Mapping port openMSP430.per_din_4_ using BUFX2.
Mapping port openMSP430.per_din_5_ using BUFX2.
Mapping port openMSP430.per_din_6_ using BUFX2.
Mapping port openMSP430.per_din_7_ using BUFX2.
Mapping port openMSP430.per_din_8_ using BUFX2.
Mapping port openMSP430.per_din_9_ using BUFX2.
Don't map input port openMSP430.per_dout_0_: Missing option -inpad.
Don't map input port openMSP430.per_dout_10_: Missing option -inpad.
Don't map input port openMSP430.per_dout_11_: Missing option -inpad.
Don't map input port openMSP430.per_dout_12_: Missing option -inpad.
Don't map input port openMSP430.per_dout_13_: Missing option -inpad.
Don't map input port openMSP430.per_dout_14_: Missing option -inpad.
Don't map input port openMSP430.per_dout_15_: Missing option -inpad.
Don't map input port openMSP430.per_dout_1_: Missing option -inpad.
Don't map input port openMSP430.per_dout_2_: Missing option -inpad.
Don't map input port openMSP430.per_dout_3_: Missing option -inpad.
Don't map input port openMSP430.per_dout_4_: Missing option -inpad.
Don't map input port openMSP430.per_dout_5_: Missing option -inpad.
Don't map input port openMSP430.per_dout_6_: Missing option -inpad.
Don't map input port openMSP430.per_dout_7_: Missing option -inpad.
Don't map input port openMSP430.per_dout_8_: Missing option -inpad.
Don't map input port openMSP430.per_dout_9_: Missing option -inpad.
Mapping port openMSP430.per_en using BUFX2.
Mapping port openMSP430.per_we_0_ using BUFX2.
Mapping port openMSP430.per_we_1_ using BUFX2.
Mapping port openMSP430.pmem_addr_0_ using BUFX2.
Mapping port openMSP430.pmem_addr_10_ using BUFX2.
Mapping port openMSP430.pmem_addr_11_ using BUFX2.
Mapping port openMSP430.pmem_addr_12_ using BUFX2.
Mapping port openMSP430.pmem_addr_13_ using BUFX2.
Mapping port openMSP430.pmem_addr_1_ using BUFX2.
Mapping port openMSP430.pmem_addr_2_ using BUFX2.
Mapping port openMSP430.pmem_addr_3_ using BUFX2.
Mapping port openMSP430.pmem_addr_4_ using BUFX2.
Mapping port openMSP430.pmem_addr_5_ using BUFX2.
Mapping port openMSP430.pmem_addr_6_ using BUFX2.
Mapping port openMSP430.pmem_addr_7_ using BUFX2.
Mapping port openMSP430.pmem_addr_8_ using BUFX2.
Mapping port openMSP430.pmem_addr_9_ using BUFX2.
Mapping port openMSP430.pmem_cen using BUFX2.
Mapping port openMSP430.pmem_din_0_ using BUFX2.
Mapping port openMSP430.pmem_din_10_ using BUFX2.
Mapping port openMSP430.pmem_din_11_ using BUFX2.
Mapping port openMSP430.pmem_din_12_ using BUFX2.
Mapping port openMSP430.pmem_din_13_ using BUFX2.
Mapping port openMSP430.pmem_din_14_ using BUFX2.
Mapping port openMSP430.pmem_din_15_ using BUFX2.
Mapping port openMSP430.pmem_din_1_ using BUFX2.
Mapping port openMSP430.pmem_din_2_ using BUFX2.
Mapping port openMSP430.pmem_din_3_ using BUFX2.
Mapping port openMSP430.pmem_din_4_ using BUFX2.
Mapping port openMSP430.pmem_din_5_ using BUFX2.
Mapping port openMSP430.pmem_din_6_ using BUFX2.
Mapping port openMSP430.pmem_din_7_ using BUFX2.
Mapping port openMSP430.pmem_din_8_ using BUFX2.
Mapping port openMSP430.pmem_din_9_ using BUFX2.
Don't map input port openMSP430.pmem_dout_0_: Missing option -inpad.
Don't map input port openMSP430.pmem_dout_10_: Missing option -inpad.
Don't map input port openMSP430.pmem_dout_11_: Missing option -inpad.
Don't map input port openMSP430.pmem_dout_12_: Missing option -inpad.
Don't map input port openMSP430.pmem_dout_13_: Missing option -inpad.
Don't map input port openMSP430.pmem_dout_14_: Missing option -inpad.
Don't map input port openMSP430.pmem_dout_15_: Missing option -inpad.
Don't map input port openMSP430.pmem_dout_1_: Missing option -inpad.
Don't map input port openMSP430.pmem_dout_2_: Missing option -inpad.
Don't map input port openMSP430.pmem_dout_3_: Missing option -inpad.
Don't map input port openMSP430.pmem_dout_4_: Missing option -inpad.
Don't map input port openMSP430.pmem_dout_5_: Missing option -inpad.
Don't map input port openMSP430.pmem_dout_6_: Missing option -inpad.
Don't map input port openMSP430.pmem_dout_7_: Missing option -inpad.
Don't map input port openMSP430.pmem_dout_8_: Missing option -inpad.
Don't map input port openMSP430.pmem_dout_9_: Missing option -inpad.
Mapping port openMSP430.pmem_wen_0_ using BUFX2.
Mapping port openMSP430.pmem_wen_1_ using BUFX2.
Mapping port openMSP430.puc_rst using BUFX2.
Don't map input port openMSP430.reset_n: Missing option -inpad.
Don't map input port openMSP430.scan_enable: Missing option -inpad.
Don't map input port openMSP430.scan_mode: Missing option -inpad.
Mapping port openMSP430.smclk using BUFX2.
Mapping port openMSP430.smclk_en using BUFX2.
Don't map input port openMSP430.wkup: Missing option -inpad.

39. Executing OPT pass (performing simple optimizations).

39.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module openMSP430.

39.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\openMSP430'.
Removed a total of 0 cells.

39.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \openMSP430..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

39.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \openMSP430.
Performed a total of 0 changes.

39.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\openMSP430'.
Removed a total of 0 cells.

39.6. Executing OPT_DFF pass (perform DFF optimizations).

39.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \openMSP430..
Removed 0 unused cells and 27 unused wires.
<suppressed ~1 debug messages>

39.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module openMSP430.

39.9. Rerunning OPT passes. (Maybe there is more to do..)

39.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \openMSP430..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

39.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \openMSP430.
Performed a total of 0 changes.

39.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\openMSP430'.
Removed a total of 0 cells.

39.13. Executing OPT_DFF pass (perform DFF optimizations).

39.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \openMSP430..

39.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module openMSP430.

39.16. Finished fast OPT passes. (There is nothing left to do.)

40. Executing Verilog backend.

40.1. Executing BMUXMAP pass.

40.2. Executing DEMUXMAP pass.
Dumping module `\openMSP430'.

End of script. Logfile hash: 96eb109471, CPU: user 3.91s system 0.08s, MEM: 61.17 MB peak
Yosys 0.58+94 (git sha1 4011d7265, clang++ 18.1.8 -fPIC -O3)
Time spent: 42% 2x abc (2 sec), 13% 38x opt_clean (0 sec), ...
