# CAN FD IP Core

[![pipeline status](https://gitlab.fel.cvut.cz/illeondr/CAN_FD_IP_Core/badges/master/pipeline.svg)](https://illeondr.pages.fel.cvut.cz/CAN_FD_IP_Core/test_unit.xml)
[![coverage report](https://gitlab.fel.cvut.cz/illeondr/CAN_FD_IP_Core/badges/master/coverage.svg)](https://illeondr.pages.fel.cvut.cz/CAN_FD_IP_Core/coverage/)

This is repository of CAN FD IP Core written in VHDL, originally developed at
Czech Technical University -- Faculty of Electrical Engineering -- Department
of Measurement.

The Core supports ISO and NON-ISO versions of the protocol for synthesis into
FPGAs. Core contains test framework written in VHDL and run with TCL scripts
in Modelsim Altera (or Intel) edition.

Ondrej Ille
