
---------- Begin Simulation Statistics ----------
final_tick                               945374382500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  62534                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701532                       # Number of bytes of host memory used
host_op_rate                                    62739                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 17684.89                       # Real time elapsed on the host
host_tick_rate                               53456627                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1105910726                       # Number of instructions simulated
sim_ops                                    1109536082                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.945374                       # Number of seconds simulated
sim_ticks                                945374382500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.384163                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              139655040                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           159817334                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         10981404                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        220398896                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          18874418                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       19024576                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          150158                       # Number of indirect misses.
system.cpu0.branchPred.lookups              281002637                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1859568                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1811467                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          7599762                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 260703057                       # Number of branches committed
system.cpu0.commit.bw_lim_events             29188874                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5441359                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       56147500                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1050822751                       # Number of instructions committed
system.cpu0.commit.committedOps            1052636736                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1741886589                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.604308                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.375616                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1238694543     71.11%     71.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    299279793     17.18%     88.29% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     69063555      3.96%     92.26% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     67772674      3.89%     96.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     22716932      1.30%     97.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      7248024      0.42%     97.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      4162387      0.24%     98.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      3759807      0.22%     98.32% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     29188874      1.68%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1741886589                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            20858099                       # Number of function calls committed.
system.cpu0.commit.int_insts               1016007079                       # Number of committed integer instructions.
system.cpu0.commit.loads                    326228432                       # Number of loads committed
system.cpu0.commit.membars                    3625338                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3625344      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       583965012     55.48%     55.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        8031605      0.76%     56.58% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1811037      0.17%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      328039891     31.16%     87.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     127163797     12.08%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1052636736                       # Class of committed instruction
system.cpu0.commit.refs                     455203716                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1050822751                       # Number of Instructions Simulated
system.cpu0.committedOps                   1052636736                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.794561                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.794561                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            360220371                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              3389685                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           138123771                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1127608452                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               619804357                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                761184492                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               7608221                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             12825071                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              5478030                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  281002637                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                186084663                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1132248434                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4179761                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          137                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1149443661                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  51                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          234                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               21979802                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.149013                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         611056714                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         158529458                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.609537                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1754295471                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.656252                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.922415                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               954359771     54.40%     54.40% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               587202394     33.47%     87.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               109447144      6.24%     94.11% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                79335130      4.52%     98.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                18708698      1.07%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2977559      0.17%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  341593      0.02%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     623      0.00%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1922559      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1754295471                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      131469916                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             7754700                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               267902048                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.582986                       # Inst execution rate
system.cpu0.iew.exec_refs                   483256750                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 133387833                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              285770943                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            349760361                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1816590                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3695563                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           134611881                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1108765384                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            349868917                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          6672524                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1099374642                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1679589                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              5007824                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               7608221                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              8669948                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       133640                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        17855196                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        50620                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         8747                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4354667                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     23531929                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      5636597                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          8747                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1198072                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       6556628                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                500806640                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1089433235                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.835604                       # average fanout of values written-back
system.cpu0.iew.wb_producers                418475984                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.577714                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1089573661                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1343864557                       # number of integer regfile reads
system.cpu0.int_regfile_writes              696167946                       # number of integer regfile writes
system.cpu0.ipc                              0.557239                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.557239                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3626848      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            606266646     54.81%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8140560      0.74%     55.88% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1811523      0.16%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           354212709     32.03%     88.07% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          131988829     11.93%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1106047166                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     55                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2423132                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002191                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 437146     18.04%     18.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    20      0.00%     18.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     18.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     18.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     18.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     18.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     18.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     18.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     18.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     18.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     18.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     18.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     18.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     18.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     18.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     18.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     18.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     18.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     18.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     18.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     18.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     18.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     18.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     18.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     18.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     18.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     18.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     18.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     18.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     18.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     18.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     18.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     18.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     18.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     18.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     18.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     18.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     18.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     18.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     18.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     18.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     18.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     18.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1708113     70.49%     88.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               277849     11.47%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1104843395                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        3968951652                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1089433184                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1164901805                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1103322339                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1106047166                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            5443045                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       56128645                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           138823                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved          1686                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     19304948                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1754295471                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.630479                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.862476                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          988138510     56.33%     56.33% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          512487368     29.21%     85.54% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          182938857     10.43%     95.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           59273432      3.38%     99.35% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            9172959      0.52%     99.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1094949      0.06%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             816570      0.05%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             186821      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             186005      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1754295471                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.586524                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         17835310                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         4311423                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           349760361                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          134611881                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1498                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1885765387                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     4984262                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              308267021                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            670659888                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              12493934                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               627648406                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              16558362                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                42195                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1373825998                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1122496153                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          719868663                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                757769834                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              23684075                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               7608221                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             52870468                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                49208771                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1373825954                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        131521                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4651                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 25455385                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4638                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2821462932                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2229993702                       # The number of ROB writes
system.cpu0.timesIdled                       19925097                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1465                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            88.470968                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               10251799                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            11587755                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2092080                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         19508485                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            316566                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         690682                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          374116                       # Number of indirect misses.
system.cpu1.branchPred.lookups               21211635                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         4755                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1811197                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1326119                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  12204575                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1206944                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5434251                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       21495365                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            55087975                       # Number of instructions committed
system.cpu1.commit.committedOps              56899346                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    334968576                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.169865                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.808822                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    311183754     92.90%     92.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     11870367      3.54%     96.44% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3951701      1.18%     97.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3701052      1.10%     98.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       915328      0.27%     99.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       303504      0.09%     99.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1663445      0.50%     99.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       172481      0.05%     99.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1206944      0.36%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    334968576                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              502808                       # Number of function calls committed.
system.cpu1.commit.int_insts                 52984998                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16127658                       # Number of loads committed
system.cpu1.commit.membars                    3622520                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3622520      6.37%      6.37% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        32018802     56.27%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17938855     31.53%     94.17% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3319028      5.83%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         56899346                       # Class of committed instruction
system.cpu1.commit.refs                      21257895                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   55087975                       # Number of Instructions Simulated
system.cpu1.committedOps                     56899346                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.157499                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.157499                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            287817799                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               771971                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             8729667                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              87082402                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                14697559                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 30458826                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1326622                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1143335                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4333276                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   21211635                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 14877220                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    319901627                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               123433                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     101411462                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                4185166                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.062534                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          16639871                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          10568365                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.298969                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         338634082                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.310736                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.797282                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               276528991     81.66%     81.66% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                36508644     10.78%     92.44% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                15085026      4.45%     96.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 6113792      1.81%     98.70% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2861714      0.85%     99.55% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  463938      0.14%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1068276      0.32%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      10      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    3691      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           338634082                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         570091                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1377413                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                14707039                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.188026                       # Inst execution rate
system.cpu1.iew.exec_refs                    22467343                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5213800                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              243219537                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             22246645                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2711524                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          3108186                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7100475                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           78386056                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             17253543                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           911238                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             63779071                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1688736                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1869303                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1326622                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              5337729                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        33920                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          314392                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        10309                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          547                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         3340                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      6118987                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1970238                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           547                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       201911                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1175502                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 36930420                       # num instructions consuming a value
system.cpu1.iew.wb_count                     63327193                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.835986                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 30873296                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.186693                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      63342125                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                79656922                       # number of integer regfile reads
system.cpu1.int_regfile_writes               41886533                       # number of integer regfile writes
system.cpu1.ipc                              0.162404                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.162404                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3622616      5.60%      5.60% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             38491121     59.50%     65.10% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     65.10% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     65.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.10% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            19159854     29.62%     94.72% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3416574      5.28%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              64690309                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1978520                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.030584                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 317518     16.05%     16.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     16.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     16.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     16.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     16.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     16.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     16.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     16.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     16.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     16.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     16.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     16.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     16.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     16.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     16.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     16.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     16.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     16.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     16.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     16.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     16.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     16.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     16.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     16.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     16.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     16.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     16.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     16.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     16.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     16.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     16.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     16.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     16.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     16.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     16.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     16.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     16.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     16.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     16.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     16.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     16.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     16.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     16.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1457302     73.66%     89.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               203696     10.30%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              63046197                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         470134453                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     63327181                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         99873202                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  70252103                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 64690309                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            8133953                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       21486709                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           141261                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       2699702                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     14830671                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    338634082                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.191033                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.632750                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          297505834     87.85%     87.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           28430327      8.40%     96.25% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            6613755      1.95%     98.20% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2837942      0.84%     99.04% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2377627      0.70%     99.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             366472      0.11%     99.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             394683      0.12%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              51856      0.02%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              55586      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      338634082                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.190712                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         16151209                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2013739                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            22246645                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7100475                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     96                       # number of misc regfile reads
system.cpu1.numCycles                       339204173                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1551526481                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              261336966                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             38002728                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              10842644                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                17121009                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               2267251                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                34325                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            103683297                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              84231633                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           57005720                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 30237524                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              13977420                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1326622                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             28581698                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                19002992                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       103683285                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         30263                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               631                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 22154427                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           631                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   412156187                       # The number of ROB reads
system.cpu1.rob.rob_writes                  160459542                       # The number of ROB writes
system.cpu1.timesIdled                          24612                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          5630656                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               764963                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             6762804                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              31650                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1666067                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      8095593                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      16156888                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       339667                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        56822                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     44344831                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      3845080                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     88671364                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        3901902                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 945374382500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            5566327                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2735593                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5325551                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              313                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            251                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2528621                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2528618                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5566327                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           232                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     24251833                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               24251833                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    693154432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               693154432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              520                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8095744                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8095744    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8095744                       # Request fanout histogram
system.membus.respLayer1.occupancy        42074486371                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         28800994074                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   945374382500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 945374382500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 945374382500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 945374382500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 945374382500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   945374382500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 945374382500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 945374382500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 945374382500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 945374382500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                  8                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            4                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       623033250                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   587808780.801560                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            4    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value     15447500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1386397500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              4                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   942882249500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   2492133000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 945374382500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    161411808                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       161411808                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    161411808                       # number of overall hits
system.cpu0.icache.overall_hits::total      161411808                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     24672855                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      24672855                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     24672855                       # number of overall misses
system.cpu0.icache.overall_misses::total     24672855                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 320663678496                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 320663678496                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 320663678496                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 320663678496                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    186084663                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    186084663                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    186084663                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    186084663                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.132589                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.132589                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.132589                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.132589                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 12996.618287                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 12996.618287                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 12996.618287                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 12996.618287                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2515                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               59                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    42.627119                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     22892370                       # number of writebacks
system.cpu0.icache.writebacks::total         22892370                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1780452                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1780452                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1780452                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1780452                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     22892403                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     22892403                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     22892403                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     22892403                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 281560108496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 281560108496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 281560108496                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 281560108496                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.123021                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.123021                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.123021                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.123021                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12299.281491                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12299.281491                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12299.281491                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12299.281491                       # average overall mshr miss latency
system.cpu0.icache.replacements              22892370                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    161411808                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      161411808                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     24672855                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     24672855                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 320663678496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 320663678496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    186084663                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    186084663                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.132589                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.132589                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 12996.618287                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 12996.618287                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1780452                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1780452                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     22892403                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     22892403                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 281560108496                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 281560108496                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.123021                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.123021                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12299.281491                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12299.281491                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 945374382500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999943                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          184302733                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         22892370                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.050837                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999943                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        395061728                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       395061728                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 945374382500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    426721152                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       426721152                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    426721152                       # number of overall hits
system.cpu0.dcache.overall_hits::total      426721152                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     27543208                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      27543208                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     27543208                       # number of overall misses
system.cpu0.dcache.overall_misses::total     27543208                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1006600859451                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1006600859451                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1006600859451                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1006600859451                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    454264360                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    454264360                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    454264360                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    454264360                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.060633                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.060633                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.060633                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.060633                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 36546.246154                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 36546.246154                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 36546.246154                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 36546.246154                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      7528010                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       535339                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           147999                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           6326                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    50.865276                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    84.625198                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     19691722                       # number of writebacks
system.cpu0.dcache.writebacks::total         19691722                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      8602465                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      8602465                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      8602465                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      8602465                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     18940743                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     18940743                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     18940743                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     18940743                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 416167511847                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 416167511847                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 416167511847                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 416167511847                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.041695                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.041695                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.041695                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.041695                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 21972.079546                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 21972.079546                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 21972.079546                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 21972.079546                       # average overall mshr miss latency
system.cpu0.dcache.replacements              19691722                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    305844333                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      305844333                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     21259294                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     21259294                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 620336368000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 620336368000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    327103627                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    327103627                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.064993                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.064993                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 29179.537571                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 29179.537571                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      4630545                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4630545                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     16628749                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     16628749                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 309779316000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 309779316000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.050836                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.050836                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 18629.141374                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18629.141374                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    120876819                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     120876819                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      6283914                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      6283914                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 386264491451                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 386264491451                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    127160733                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    127160733                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.049417                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.049417                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 61468.774310                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 61468.774310                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      3971920                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      3971920                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2311994                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2311994                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 106388195847                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 106388195847                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.018182                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.018182                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 46015.775061                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 46015.775061                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1779                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1779                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1357                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1357                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      8768000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      8768000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3136                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3136                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.432717                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.432717                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6461.311717                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6461.311717                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1345                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1345                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           12                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           12                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       932000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       932000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.003827                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.003827                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 77666.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 77666.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2938                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2938                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          145                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          145                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       641500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       641500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3083                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3083                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.047032                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.047032                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4424.137931                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4424.137931                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          145                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          145                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       496500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       496500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.047032                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.047032                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3424.137931                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3424.137931                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1050959                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1050959                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       760508                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       760508                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  65702598000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  65702598000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1811467                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1811467                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.419830                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.419830                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 86393.039915                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 86393.039915                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       760508                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       760508                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  64942090000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  64942090000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.419830                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.419830                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 85393.039915                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 85393.039915                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 945374382500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.986438                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          447478210                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         19701030                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            22.713442                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.986438                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999576                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999576                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        931865154                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       931865154                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 945374382500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            22837619                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            17457298                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               27494                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              184033                       # number of demand (read+write) hits
system.l2.demand_hits::total                 40506444                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           22837619                       # number of overall hits
system.l2.overall_hits::.cpu0.data           17457298                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              27494                       # number of overall hits
system.l2.overall_hits::.cpu1.data             184033                       # number of overall hits
system.l2.overall_hits::total                40506444                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             54784                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2233770                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2764                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1526303                       # number of demand (read+write) misses
system.l2.demand_misses::total                3817621                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            54784                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2233770                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2764                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1526303                       # number of overall misses
system.l2.overall_misses::total               3817621                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   4674296489                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 231580867724                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    279504981                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 158247444963                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     394782114157                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   4674296489                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 231580867724                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    279504981                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 158247444963                       # number of overall miss cycles
system.l2.overall_miss_latency::total    394782114157                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        22892403                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        19691068                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           30258                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1710336                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             44324065                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       22892403                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       19691068                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          30258                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1710336                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            44324065                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002393                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.113441                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.091348                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.892400                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.086130                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002393                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.113441                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.091348                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.892400                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.086130                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 85322.292804                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 103672.655521                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 101123.365051                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 103680.229262                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 103410.504646                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 85322.292804                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 103672.655521                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 101123.365051                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 103680.229262                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 103410.504646                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             212702                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      7696                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      27.637994                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   4183369                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             2735593                       # number of writebacks
system.l2.writebacks::total                   2735593                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             24                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          61750                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             41                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           5250                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               67065                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            24                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         61750                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            41                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          5250                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              67065                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        54760                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2172020                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2723                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1521053                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3750556                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        54760                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2172020                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2723                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1521053                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      4392897                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8143453                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4124981990                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 205696912883                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    250253481                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 142733701976                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 352805850330                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4124981990                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 205696912883                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    250253481                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 142733701976                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 418324419138                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 771130269468                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002392                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.110305                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.089993                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.889330                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.084617                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002392                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.110305                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.089993                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.889330                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.183725                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75328.378196                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 94703.047340                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 91903.591994                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 93838.743276                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 94067.612997                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75328.378196                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 94703.047340                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 91903.591994                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 93838.743276                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 95227.459041                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 94693.279309                       # average overall mshr miss latency
system.l2.replacements                       11874684                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4565004                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4565004                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      4565004                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4565004                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     39598173                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         39598173                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     39598173                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     39598173                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      4392897                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        4392897                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 418324419138                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 418324419138                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 95227.459041                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 95227.459041                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    7                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            17                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            17                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 34                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       121000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       151500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           20                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           21                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               41                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.850000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.809524                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.829268                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  7117.647059                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1794.117647                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4455.882353                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           17                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           17                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            34                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       341000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       335500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       676500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.850000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.809524                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.829268                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20058.823529                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19735.294118                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19897.058824                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        40000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       137000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       177000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19571.428571                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19666.666667                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1608206                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           108027                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1716233                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1454579                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1107396                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2561975                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 148216677643                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 112970590937                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  261187268580                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3062785                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1215423                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4278208                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.474920                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.911120                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.598843                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 101896.615889                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 102014.627953                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 101947.625789                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        31166                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         2585                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            33751                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1423413                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1104811                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2528224                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 131648377208                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 101737381444                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 233385758652                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.464745                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.908993                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.590954                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 92487.828345                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 92085.778874                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92312.136366                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      22837619                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         27494                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           22865113                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        54784                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2764                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            57548                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   4674296489                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    279504981                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   4953801470                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     22892403                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        30258                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       22922661                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002393                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.091348                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002511                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 85322.292804                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 101123.365051                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86081.209946                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           24                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           41                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            65                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        54760                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2723                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        57483                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4124981990                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    250253481                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   4375235471                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002392                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.089993                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002508                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75328.378196                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 91903.591994                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76113.554808                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     15849092                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        76006                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          15925098                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       779191                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       418907                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1198098                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  83364190081                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  45276854026                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 128641044107                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     16628283                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       494913                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      17123196                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.046859                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.846426                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.069969                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 106988.132667                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 108083.307336                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 107371.053209                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        30584                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         2665                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        33249                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       748607                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       416242                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1164849                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  74048535675                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  40996320532                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 115044856207                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.045020                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.841041                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.068028                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 98915.099211                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 98491.551866                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 98763.750672                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           40                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                42                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          276                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           10                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             286                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      4246997                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data        91999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      4338996                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          316                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           12                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           328                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.873418                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.833333                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.871951                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 15387.670290                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  9199.900000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 15171.314685                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           53                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            1                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           54                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          223                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            9                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          232                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      4373497                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       181999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      4555496                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.705696                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.750000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.707317                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19612.094170                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20222.111111                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19635.758621                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 945374382500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 945374382500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999896                       # Cycle average of tags in use
system.l2.tags.total_refs                    92728467                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  11874780                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.808858                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      34.271789                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.830279                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.390156                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.014785                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.418104                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    12.074784                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.535497                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.059848                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.177971                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000231                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.037783                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.188668                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            44                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           43                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.687500                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.312500                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 719775812                       # Number of tag accesses
system.l2.tags.data_accesses                719775812                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 945374382500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3504576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     139041728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        174272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      97351360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    278004544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          518076480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3504576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       174272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3678848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    175077952                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       175077952                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          54759                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2172527                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2723                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1521115                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      4343821                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             8094945                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2735593                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2735593                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3707077                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        147075836                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           184342                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        102976516                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    294068201                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             548011972                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3707077                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       184342                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3891419                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      185194305                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            185194305                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      185194305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3707077                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       147075836                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          184342                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       102976516                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    294068201                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            733206278                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2714172.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     54759.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2136655.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2722.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1500508.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   4340219.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.009644421752                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       166474                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       166474                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            14935349                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2553326                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     8094945                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2735593                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8094945                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2735593                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  60082                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 21421                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            373049                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            373089                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            437069                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1737812                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            416891                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            471672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            466535                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            452423                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            456777                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            444645                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           465076                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           379838                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           423114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           391657                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           357739                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           387477                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            141451                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            135200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            133125                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            123002                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            172818                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            206241                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            207611                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            207074                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            219620                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            210275                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           192890                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           150563                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           180713                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           159420                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           126297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           147849                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       8.41                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.96                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 327283623802                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                40174315000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            477937305052                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     40732.94                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59482.94                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  5855604                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1586955                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.88                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                58.47                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8094945                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2735593                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2198087                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1344396                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  567022                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  464622                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  402750                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  348916                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  325164                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  309038                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  290943                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  275345                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 291574                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 439207                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 269095                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 182107                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 144273                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 101571                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  57789                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  20673                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   1808                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    483                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  15634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  17684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  69989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 148279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 167514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 170595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 170339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 170169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 171137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 171242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 172231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 177378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 170980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 170119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 167649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 165534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 165158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 165523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   6676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   5254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   4381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   4023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   3590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   3515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   3514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   3474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   3442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3306442                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.058698                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   117.844098                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   286.062606                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2008874     60.76%     60.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       630529     19.07%     79.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       147993      4.48%     84.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        76877      2.33%     86.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        54933      1.66%     88.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        46904      1.42%     89.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        44396      1.34%     91.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        50658      1.53%     92.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       245278      7.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3306442                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       166474                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      48.264894                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.958234                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    436.816629                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       166469    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-24575            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::163840-172031            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        166474                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       166474                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.303741                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.282669                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.873435                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           145329     87.30%     87.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2231      1.34%     88.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            12147      7.30%     95.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4369      2.62%     98.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1594      0.96%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              486      0.29%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              187      0.11%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               77      0.05%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               30      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               17      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        166474                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              514231232                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3845248                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               173705536                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               518076480                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            175077952                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       543.94                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       183.74                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    548.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    185.19                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.69                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.25                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.44                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  945374351500                       # Total gap between requests
system.mem_ctrls.avgGap                      87287.85                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3504576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    136745920                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       174208                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     96032512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    277774016                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    173705536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3707077.391638544854                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 144647372.016133517027                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 184274.085721801326                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 101581462.093405082822                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 293824352.702935636044                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 183742588.349647819996                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        54759                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2172527                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2723                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1521115                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      4343821                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2735593                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1861067803                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 115774836431                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    136067539                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  79778577642                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 280386755637                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 22634618222793                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     33986.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     53290.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     49969.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     52447.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     64548.41                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8274117.61                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          11683724640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           6210031740                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         23607146220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7243412940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     74626515600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     193381571550                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     200176123680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       516928526370                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        546.797688                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 517955940128                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  31567900000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 395850542372                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          11924349780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           6337915650                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         33761775600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6924444840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     74626515600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     318701300160                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      94643720640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       546920022270                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        578.522152                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 242027913221                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  31567900000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 671778569279                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                167                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           84                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    9231367023.809525                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   41779474145.392815                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           80     95.24%     95.24% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.19%     96.43% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.19%     97.62% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.19%     98.81% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::3e+11-3.5e+11            1      1.19%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        60500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 307445590000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             84                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   169939552500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 775434830000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 945374382500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     14844267                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14844267                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     14844267                       # number of overall hits
system.cpu1.icache.overall_hits::total       14844267                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        32953                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         32953                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        32953                       # number of overall misses
system.cpu1.icache.overall_misses::total        32953                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    740649500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    740649500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    740649500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    740649500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     14877220                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14877220                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     14877220                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14877220                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002215                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002215                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002215                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002215                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 22475.935423                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 22475.935423                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 22475.935423                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 22475.935423                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          111                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           37                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        30226                       # number of writebacks
system.cpu1.icache.writebacks::total            30226                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2695                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2695                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2695                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2695                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        30258                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        30258                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        30258                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        30258                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    648295000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    648295000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    648295000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    648295000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002034                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002034                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002034                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002034                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 21425.573402                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 21425.573402                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 21425.573402                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 21425.573402                       # average overall mshr miss latency
system.cpu1.icache.replacements                 30226                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     14844267                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14844267                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        32953                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        32953                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    740649500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    740649500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     14877220                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14877220                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002215                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002215                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 22475.935423                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 22475.935423                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2695                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2695                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        30258                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        30258                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    648295000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    648295000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002034                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002034                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 21425.573402                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 21425.573402                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 945374382500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.216343                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           14785567                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            30226                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           489.167174                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        337610500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.216343                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.975511                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.975511                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         29784698                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        29784698                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 945374382500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     15768495                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15768495                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     15768495                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15768495                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      4343339                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4343339                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      4343339                       # number of overall misses
system.cpu1.dcache.overall_misses::total      4343339                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 450613868204                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 450613868204                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 450613868204                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 450613868204                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     20111834                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20111834                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     20111834                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20111834                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.215959                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.215959                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.215959                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.215959                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 103748.261005                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 103748.261005                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 103748.261005                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 103748.261005                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1908575                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       304121                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            33320                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3428                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    57.280162                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    88.716744                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1710042                       # number of writebacks
system.cpu1.dcache.writebacks::total          1710042                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      3332048                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      3332048                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      3332048                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      3332048                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1011291                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1011291                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1011291                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1011291                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 102564859972                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 102564859972                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 102564859972                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 102564859972                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050283                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050283                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050283                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050283                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 101419.729803                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 101419.729803                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 101419.729803                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 101419.729803                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1710042                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     14220937                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       14220937                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2572295                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2572295                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 217237268500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 217237268500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     16793232                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     16793232                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.153175                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.153175                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 84452.704103                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 84452.704103                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2077165                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2077165                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       495130                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       495130                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  47144987000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  47144987000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.029484                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.029484                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 95217.391392                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 95217.391392                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1547558                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1547558                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1771044                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1771044                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 233376599704                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 233376599704                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3318602                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3318602                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.533672                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.533672                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 131773.462265                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 131773.462265                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1254883                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1254883                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       516161                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       516161                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  55419872972                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  55419872972                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.155536                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.155536                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 107369.353694                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 107369.353694                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          290                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          290                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          166                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          166                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7554500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7554500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          456                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          456                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.364035                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.364035                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 45509.036145                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 45509.036145                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          123                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          123                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           43                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           43                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3009500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3009500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.094298                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.094298                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 69988.372093                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69988.372093                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          331                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          331                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          107                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          107                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       622000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       622000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          438                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          438                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.244292                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.244292                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5813.084112                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5813.084112                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          107                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          107                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       516000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       516000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.244292                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.244292                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4822.429907                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4822.429907                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        15500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        15500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1102717                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1102717                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       708480                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       708480                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  61734945000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  61734945000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1811197                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1811197                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.391167                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.391167                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 87137.173950                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 87137.173950                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       708480                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       708480                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  61026465000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  61026465000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.391167                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.391167                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 86137.173950                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 86137.173950                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 945374382500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.929773                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           18584316                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1719672                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.806896                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        337622000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.929773                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.904055                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.904055                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         45567549                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        45567549                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 945374382500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          40046572                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      7300597                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     39759344                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         9139091                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          8148263                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             316                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           251                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            567                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4296521                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4296520                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      22922661                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     17123912                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          328                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          328                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     68677175                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     59084528                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        90742                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      5140334                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             132992779                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   2930225408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2520498048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3870976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    218903872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             5673498304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        20042494                       # Total snoops (count)
system.tol2bus.snoopTraffic                 176295872                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         64368687                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.067076                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.253662                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               60107989     93.38%     93.38% # Request fanout histogram
system.tol2bus.snoop_fanout::1                4203845      6.53%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  56833      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                     20      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           64368687                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        88661473607                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       29556233876                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       34376821909                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.6                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2580205365                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          45509254                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1019528013000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 493847                       # Simulator instruction rate (inst/s)
host_mem_usage                                 707244                       # Number of bytes of host memory used
host_op_rate                                   495467                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2478.05                       # Real time elapsed on the host
host_tick_rate                               29924240                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1223775880                       # Number of instructions simulated
sim_ops                                    1227788565                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.074154                       # Number of seconds simulated
sim_ticks                                 74153630500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            93.957745                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               13235121                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            14086248                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          2409619                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         23731630                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             32507                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          48108                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           15601                       # Number of indirect misses.
system.cpu0.branchPred.lookups               25812878                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         9497                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          5026                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1744245                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  12697073                       # Number of branches committed
system.cpu0.commit.bw_lim_events              3302053                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         512655                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       37129846                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            60530826                       # Number of instructions committed
system.cpu0.commit.committedOps              60782834                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    128455872                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.473181                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.506008                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    106754141     83.11%     83.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     11972972      9.32%     92.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      2456547      1.91%     94.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      1853638      1.44%     95.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       601284      0.47%     96.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       313629      0.24%     96.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       465107      0.36%     96.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       736501      0.57%     97.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      3302053      2.57%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    128455872                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3067                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               65720                       # Number of function calls committed.
system.cpu0.commit.int_insts                 59522033                       # Number of committed integer instructions.
system.cpu0.commit.loads                     14261514                       # Number of loads committed
system.cpu0.commit.membars                     379023                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       379662      0.62%      0.62% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        43816153     72.09%     72.71% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6299      0.01%     72.72% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1778      0.00%     72.72% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     72.72% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           426      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1279      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           213      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          295      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       14265996     23.47%     96.20% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       2309879      3.80%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          544      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          294      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         60782834                       # Class of committed instruction
system.cpu0.commit.refs                      16576713                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   60530826                       # Number of Instructions Simulated
system.cpu0.committedOps                     60782834                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.406070                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.406070                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             64914150                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               669184                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            11667588                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             106204281                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                12571782                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 53803413                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1745960                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              1994298                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1937233                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   25812878                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  8251934                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    120990100                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               108911                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          696                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     120076683                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 177                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                4822668                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.177236                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          11570231                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          13267628                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.824468                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         134972538                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.898432                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.056401                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                60464449     44.80%     44.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                42246583     31.30%     76.10% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                21925646     16.24%     92.34% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 8382819      6.21%     98.55% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  713279      0.53%     99.08% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  670663      0.50%     99.58% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  353225      0.26%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   35425      0.03%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  180449      0.13%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           134972538                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2637                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1931                       # number of floating regfile writes
system.cpu0.idleCycles                       10668843                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1924055                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                17752819                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.591404                       # Inst execution rate
system.cpu0.iew.exec_refs                    24162769                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   2388121                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               27860395                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             23162080                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            233538                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1029605                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             2590446                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           97872066                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             21774648                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1988572                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             86132938                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                269234                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              4818542                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1745960                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              5342239                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       218131                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           47297                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          188                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          307                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads            9                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      8900566                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       275247                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           307                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       516969                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       1407086                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 64557932                       # num instructions consuming a value
system.cpu0.iew.wb_count                     83225077                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.802842                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 51829806                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.571438                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      83446424                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               111107985                       # number of integer regfile reads
system.cpu0.int_regfile_writes               63103810                       # number of integer regfile writes
system.cpu0.ipc                              0.415616                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.415616                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           381125      0.43%      0.43% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             62906139     71.39%     71.82% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                6575      0.01%     71.83% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1816      0.00%     71.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     71.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                426      0.00%     71.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1290      0.00%     71.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     71.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     71.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                213      0.00%     71.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               298      0.00%     71.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     71.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     71.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     71.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     71.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     71.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     71.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     71.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     71.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     71.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     71.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     71.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     71.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     71.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     71.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     71.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     71.83% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            22435752     25.46%     97.29% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            2386983      2.71%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            583      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           294      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              88121510                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3152                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               6273                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3088                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3203                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     867817                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.009848                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 606641     69.90%     69.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    37      0.00%     69.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     41      0.00%     69.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     69.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     69.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     69.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     69.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     69.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     69.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  17      0.00%     69.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     69.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     69.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     69.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     69.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     69.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     69.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     69.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     69.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     69.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     69.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     69.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     69.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     69.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     69.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     69.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     69.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     69.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     69.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     69.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     69.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     69.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     69.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     69.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     69.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     69.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     69.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     69.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     69.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     69.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     69.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     69.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     69.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     69.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     69.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     69.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                241989     27.88%     97.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                19077      2.20%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               15      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              88605050                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         312258828                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     83221989                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        134958397                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  97132896                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 88121510                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             739170                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       37089234                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           181726                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        226515                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     16808666                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    134972538                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.652885                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.191276                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           89082760     66.00%     66.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           24398561     18.08%     84.08% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           10830486      8.02%     92.10% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            4978619      3.69%     95.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            3478409      2.58%     98.37% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             758995      0.56%     98.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             780662      0.58%     99.51% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             578831      0.43%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              85215      0.06%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      134972538                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.605058                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           506323                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           32887                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            23162080                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            2590446                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   4782                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2229                       # number of misc regfile writes
system.cpu0.numCycles                       145641381                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     2665899                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               39872341                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             45557653                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                919130                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                15184594                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               7726115                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               373493                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            132436290                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             102514488                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           77915221                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 52439403                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                762636                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1745960                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             10439080                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                32357572                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2691                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       132433599                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles      15291160                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            229512                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  6025684                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        229510                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   223049352                       # The number of ROB reads
system.cpu0.rob.rob_writes                  202363491                       # The number of ROB writes
system.cpu0.timesIdled                         105446                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1459                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            97.241456                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               12759454                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            13121414                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2343022                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         22377643                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             13152                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          18353                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            5201                       # Number of indirect misses.
system.cpu1.branchPred.lookups               24355332                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1308                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          4327                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1717859                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  11988733                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3050163                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         277126                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       37876263                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            57334328                       # Number of instructions committed
system.cpu1.commit.committedOps              57469649                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    114331842                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.502657                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.540860                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     93620208     81.88%     81.88% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     11548868     10.10%     91.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2262396      1.98%     93.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1736763      1.52%     95.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       642375      0.56%     96.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       306638      0.27%     96.31% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       469311      0.41%     96.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       695120      0.61%     97.33% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3050163      2.67%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    114331842                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               22269                       # Number of function calls committed.
system.cpu1.commit.int_insts                 56404315                       # Number of committed integer instructions.
system.cpu1.commit.loads                     13469785                       # Number of loads committed
system.cpu1.commit.membars                     204013                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       204013      0.35%      0.35% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        41863487     72.84%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            265      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             318      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       13474112     23.45%     96.65% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1927454      3.35%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         57469649                       # Class of committed instruction
system.cpu1.commit.refs                      15401566                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   57334328                       # Number of Instructions Simulated
system.cpu1.committedOps                     57469649                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.147842                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.147842                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             53549674                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               628561                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            11500220                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             103696229                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                10409425                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 53385546                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1718666                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1947522                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1865029                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   24355332                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  7556781                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    109614537                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                77377                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     115662970                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                4687658                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.197778                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           8969974                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          12772606                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.939241                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         120928340                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.959781                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.016386                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                48180026     39.84%     39.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                41765466     34.54%     74.38% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                21328489     17.64%     92.02% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 8164964      6.75%     98.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  663232      0.55%     99.32% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  633629      0.52%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   95649      0.08%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   22659      0.02%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   74226      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           120928340                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        2216756                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1908719                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                17200098                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.676426                       # Inst execution rate
system.cpu1.iew.exec_refs                    22972651                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2020475                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               28242899                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             22411108                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             98101                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1054340                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2246735                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           95314209                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             20952176                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2037210                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             83298566                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                275463                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3096976                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1718666                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3627739                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       185424                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           25240                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           44                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           88                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      8941323                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       314954                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            88                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       533534                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1375185                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 62464574                       # num instructions consuming a value
system.cpu1.iew.wb_count                     80452191                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.802869                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 50150852                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.653312                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      80713798                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               107416019                       # number of integer regfile reads
system.cpu1.int_regfile_writes               61386411                       # number of integer regfile writes
system.cpu1.ipc                              0.465584                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.465584                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           204753      0.24%      0.24% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             61493910     72.06%     72.30% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 290      0.00%     72.30% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  318      0.00%     72.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     72.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     72.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     72.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     72.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     72.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     72.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     72.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     72.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     72.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     72.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     72.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     72.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     72.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     72.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     72.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     72.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     72.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     72.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     72.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     72.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     72.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     72.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     72.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     72.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     72.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     72.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     72.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     72.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     72.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     72.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     72.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     72.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     72.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     72.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     72.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     72.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     72.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     72.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     72.30% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            21617650     25.33%     97.63% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            2018855      2.37%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              85335776                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     799244                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.009366                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 596760     74.67%     74.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     74.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     74.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     74.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     74.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     74.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     74.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     74.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     74.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     74.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     74.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     74.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     74.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     74.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     74.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     74.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     74.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     74.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     74.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     74.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     74.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     74.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     74.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     74.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     74.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     74.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     74.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     74.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     74.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     74.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     74.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     74.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     74.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     74.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     74.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     74.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     74.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     74.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     74.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     74.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     74.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     74.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     74.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     74.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     74.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                201261     25.18%     99.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 1223      0.15%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              85930267                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         292582118                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     80452191                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        133158856                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  94976506                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 85335776                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             337703                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       37844560                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           182982                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         60577                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     17345312                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    120928340                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.705672                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.220494                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           76691275     63.42%     63.42% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           23020184     19.04%     82.45% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           10892662      9.01%     91.46% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            4881036      4.04%     95.50% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3397564      2.81%     98.31% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             687138      0.57%     98.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             725927      0.60%     99.48% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             554780      0.46%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              77774      0.06%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      120928340                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.692969                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           334865                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           22721                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            22411108                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2246735                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    740                       # number of misc regfile reads
system.cpu1.numCycles                       123145096                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    25072888                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               38508976                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             43430286                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                914038                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                12980671                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               6891816                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               371389                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            129528091                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             100136561                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           76536295                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 51979661                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                166313                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1718666                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              8945024                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                33106009                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       129528091                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       6795342                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             93876                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  5523130                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         93903                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   206623704                       # The number of ROB reads
system.cpu1.rob.rob_writes                  197309191                       # The number of ROB writes
system.cpu1.timesIdled                          20466                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          1551980                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               465111                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             2465347                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              13221                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                579394                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3107886                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       6081105                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       505115                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        87871                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3210187                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1969466                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6420717                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2057337                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  74153630500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2949416                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       345581                       # Transaction distribution
system.membus.trans_dist::WritebackClean            4                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2628030                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            42597                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           8922                       # Transaction distribution
system.membus.trans_dist::ReadExReq            106034                       # Transaction distribution
system.membus.trans_dist::ReadExResp           105908                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2949416                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           521                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      9136429                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                9136429                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    217658176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               217658176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            47157                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3107490                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3107490    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3107490                       # Request fanout histogram
system.membus.respLayer1.occupancy        15907805669                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             21.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          8068057023                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              10.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON    74153630500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  74153630500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  74153630500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  74153630500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  74153630500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON    74153630500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  74153630500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  74153630500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  74153630500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  74153630500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                278                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          139                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    9590064.748201                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   15444445.033667                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          139    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        33500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     50699000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            139                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    72820611500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1333019000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  74153630500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      8146361                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         8146361                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      8146361                       # number of overall hits
system.cpu0.icache.overall_hits::total        8146361                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       105572                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        105572                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       105572                       # number of overall misses
system.cpu0.icache.overall_misses::total       105572                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   7962077987                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   7962077987                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   7962077987                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   7962077987                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      8251933                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      8251933                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      8251933                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      8251933                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.012794                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.012794                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.012794                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.012794                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 75418.463106                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 75418.463106                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 75418.463106                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 75418.463106                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        21835                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              330                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    66.166667                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        98634                       # number of writebacks
system.cpu0.icache.writebacks::total            98634                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         6926                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         6926                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         6926                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         6926                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        98646                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        98646                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        98646                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        98646                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   7445662487                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   7445662487                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   7445662487                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   7445662487                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.011954                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.011954                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.011954                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.011954                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 75478.605184                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 75478.605184                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 75478.605184                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 75478.605184                       # average overall mshr miss latency
system.cpu0.icache.replacements                 98634                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      8146361                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        8146361                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       105572                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       105572                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   7962077987                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   7962077987                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      8251933                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      8251933                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.012794                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.012794                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 75418.463106                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 75418.463106                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         6926                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         6926                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        98646                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        98646                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   7445662487                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   7445662487                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.011954                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.011954                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 75478.605184                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 75478.605184                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  74153630500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999783                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            8246484                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            98678                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            83.569631                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999783                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999993                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999993                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         16602512                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        16602512                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  74153630500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     15852636                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        15852636                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     15852636                       # number of overall hits
system.cpu0.dcache.overall_hits::total       15852636                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      6992783                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       6992783                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      6992783                       # number of overall misses
system.cpu0.dcache.overall_misses::total      6992783                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 435424138926                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 435424138926                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 435424138926                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 435424138926                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     22845419                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     22845419                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     22845419                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     22845419                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.306091                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.306091                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.306091                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.306091                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 62267.646361                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 62267.646361                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 62267.646361                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 62267.646361                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      8603563                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        50173                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           241927                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            709                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    35.562641                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    70.765867                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1585133                       # number of writebacks
system.cpu0.dcache.writebacks::total          1585133                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      5349907                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      5349907                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      5349907                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      5349907                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1642876                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1642876                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1642876                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1642876                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 103639784255                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 103639784255                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 103639784255                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 103639784255                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.071913                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.071913                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.071913                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.071913                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 63084.361969                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 63084.361969                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 63084.361969                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 63084.361969                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1585100                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     14272442                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       14272442                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      6389311                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      6389311                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 395419076000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 395419076000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     20661753                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20661753                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.309234                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.309234                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 61887.592575                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 61887.592575                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      4867403                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4867403                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1521908                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1521908                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  96469626000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  96469626000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.073658                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.073658                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 63387.291479                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 63387.291479                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1580194                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1580194                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       603472                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       603472                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  40005062926                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  40005062926                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      2183666                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      2183666                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.276357                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.276357                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 66291.498074                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 66291.498074                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       482504                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       482504                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       120968                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       120968                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   7170158255                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   7170158255                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.055397                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.055397                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 59273.181792                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 59273.181792                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       125865                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       125865                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1282                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1282                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     38857500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     38857500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       127147                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       127147                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.010083                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.010083                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 30310.062402                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 30310.062402                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          946                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          946                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          336                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          336                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      3702000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      3702000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002643                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002643                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 11017.857143                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11017.857143                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       121636                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       121636                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         4782                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         4782                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     30034500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     30034500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       126418                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       126418                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.037827                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.037827                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6280.740276                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6280.740276                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         4717                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         4717                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     25350500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     25350500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.037313                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.037313                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5374.284503                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5374.284503                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       736500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       736500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       703500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       703500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2075                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2075                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         2951                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         2951                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     97350000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     97350000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         5026                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         5026                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.587147                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.587147                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 32988.817350                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 32988.817350                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         2951                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         2951                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     94399000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     94399000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.587147                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.587147                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 31988.817350                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 31988.817350                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  74153630500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.849059                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           17758122                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1623170                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            10.940396                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.849059                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.995283                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.995283                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         47831158                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        47831158                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  74153630500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               10954                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              537106                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                2696                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              514185                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1064941                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              10954                       # number of overall hits
system.l2.overall_hits::.cpu0.data             537106                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               2696                       # number of overall hits
system.l2.overall_hits::.cpu1.data             514185                       # number of overall hits
system.l2.overall_hits::total                 1064941                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             87679                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1045259                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             16376                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            925669                       # number of demand (read+write) misses
system.l2.demand_misses::total                2074983                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            87679                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1045259                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            16376                       # number of overall misses
system.l2.overall_misses::.cpu1.data           925669                       # number of overall misses
system.l2.overall_misses::total               2074983                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   7167142981                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  93616809198                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1425474983                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  82008032333                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     184217459495                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   7167142981                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  93616809198                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1425474983                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  82008032333                       # number of overall miss cycles
system.l2.overall_miss_latency::total    184217459495                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           98633                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1582365                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           19072                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1439854                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3139924                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          98633                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1582365                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          19072                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1439854                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3139924                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.888942                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.660568                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.858641                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.642891                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.660839                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.888942                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.660568                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.858641                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.642891                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.660839                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81742.982710                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 89563.265371                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 87046.591536                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 88593.257777                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88780.225908                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81742.982710                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 89563.265371                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 87046.591536                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 88593.257777                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88780.225908                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              58859                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      2218                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      26.536970                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    941717                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              345580                       # number of writebacks
system.l2.writebacks::total                    345580                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            159                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          26447                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            290                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          16739                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               43635                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           159                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         26447                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           290                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         16739                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              43635                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        87520                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1018812                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        16086                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       908930                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2031348                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        87520                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1018812                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        16086                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       908930                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      1048741                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3080089                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6283010982                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  81812891761                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1250642488                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  71969212864                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 161315758095                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6283010982                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  81812891761                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1250642488                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  71969212864                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher  90890231341                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 252205989436                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.887330                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.643854                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.843435                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.631265                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.646942                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.887330                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.643854                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.843435                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.631265                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.980944                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71789.430782                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 80302.245911                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 77747.263956                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 79180.149037                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79413.157221                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71789.430782                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 80302.245911                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 77747.263956                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 79180.149037                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 86666.041798                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81882.695414                       # average overall mshr miss latency
system.l2.replacements                        4995247                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       468660                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           468660                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            1                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              1                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks       468661                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       468661                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks      2244373                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2244373                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            4                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              4                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      2244377                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2244377                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000002                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000002                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            4                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            4                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000002                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000002                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      1048741                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        1048741                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher  90890231341                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  90890231341                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 86666.041798                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 86666.041798                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            2925                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            3013                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 5938                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          1903                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          2024                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               3927                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      2556000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      1554000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      4110000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         4828                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         5037                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             9865                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.394159                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.401826                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.398074                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  1343.142407                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data   767.786561                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1046.600458                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            6                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               8                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         1897                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         2022                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          3919                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     38218491                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     40632986                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     78851477                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.392916                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.401429                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.397263                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20146.806009                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20095.443126                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20120.305435                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           116                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           109                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                225                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          346                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          203                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              549                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      1609500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       530500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      2140000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          462                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          312                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            774                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.748918                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.650641                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.709302                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  4651.734104                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  2613.300493                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3897.996357                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            4                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            4                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             8                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          342                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          199                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          541                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      6888000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      4131500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     11019500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.740260                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.637821                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.698966                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20140.350877                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20761.306533                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20368.761553                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            20881                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            13203                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 34084                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          68698                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          45179                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              113877                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   6518239427                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   4391646471                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10909885898                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        89579                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        58382                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            147961                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.766898                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.773852                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.769642                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 94882.520990                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 97205.481994                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 95804.121096                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         6615                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         1502                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             8117                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        62083                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        43677                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         105760                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   5421555445                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   3857696975                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   9279252420                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.693053                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.748124                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.714783                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 87327.536443                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 88323.304600                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87738.770991                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         10954                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          2696                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              13650                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        87679                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        16376                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           104055                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   7167142981                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1425474983                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   8592617964                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        98633                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        19072                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         117705                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.888942                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.858641                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.884032                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81742.982710                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 87046.591536                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82577.655701                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          159                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          290                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           449                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        87520                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        16086                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       103606                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6283010982                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1250642488                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   7533653470                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.887330                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.843435                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.880217                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71789.430782                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 77747.263956                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72714.451576                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       516225                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       500982                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1017207                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       976561                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       880490                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1857051                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  87098569771                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  77616385862                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 164714955633                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1492786                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1381472                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2874258                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.654187                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.637356                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.646098                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 89189.072440                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 88151.354203                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88697.055511                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        19832                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        15237                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        35069                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       956729                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       865253                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1821982                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  76391336316                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  68111515889                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 144502852205                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.640902                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.626327                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.633896                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 79846.368529                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 78718.612809                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79310.801207                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          527                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               530                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          777                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           48                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             825                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     23129998                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       224999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     23354997                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1304                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           51                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1355                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.595859                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.941176                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.608856                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 29768.337194                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  4687.479167                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 28309.087273                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          309                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            3                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          312                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          468                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           45                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          513                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      9194990                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       888999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     10083989                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.358896                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.882353                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.378598                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19647.414530                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19755.533333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19656.898635                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  74153630500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  74153630500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999634                       # Cycle average of tags in use
system.l2.tags.total_refs                     6876351                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4996146                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.376331                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.490248                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.249937                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.378874                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.323045                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        7.898773                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    15.658757                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.460785                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.019530                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.146545                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.005048                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.123418                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.244668                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999994                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            62                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.031250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  51915922                       # Number of tag accesses
system.l2.tags.data_accesses                 51915922                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  74153630500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       5601344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      65230848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1029504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      58179392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     65499648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          195540736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      5601344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1029504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       6630848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     22117184                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        22117184                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          87521                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1019232                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          16086                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         909053                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      1023432                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3055324                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       345581                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             345581                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         75537016                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        879671670                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         13883393                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        784579145                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    883296577                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2636967802                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     75537016                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     13883393                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         89420409                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      298261647                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            298261647                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      298261647                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        75537016                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       879671670                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        13883393                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       784579145                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    883296577                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2935229449                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    336258.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     87521.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1008394.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     16086.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    901249.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   1012103.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000416407250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        20500                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        20500                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5521341                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             317045                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3055324                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     345585                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3055324                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   345585                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  29971                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  9327                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            130846                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            135850                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            140875                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            135360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            189119                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            211616                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            198757                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            174809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            154064                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            150322                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           189895                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           151054                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           139732                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           214160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           324356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           384538                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             14717                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             14564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             13680                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             18158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             25522                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             30585                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             28052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             23474                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             20351                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             18674                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            24762                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            22852                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            13987                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            18211                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            25351                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            23316                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.56                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.58                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  79171456246                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                15126765000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            135896824996                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     26169.33                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                44919.33                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2562482                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  299187                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.70                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.98                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3055324                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               345585                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  804375                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  664111                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  408566                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  240560                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  167323                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  127313                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  102626                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   85720                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   70842                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   59419                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  57273                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  94479                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  52023                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  29338                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  23134                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  17894                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  13017                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   6810                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    428                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    102                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  13304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  17852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  19651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  20306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  20691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  20950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  20983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  21159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  21357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  22050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  21100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  20871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  20732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  20682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  20559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  20618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       499939                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    430.340246                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   246.667668                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   398.014213                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       146740     29.35%     29.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       107927     21.59%     50.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        38360      7.67%     58.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        24905      4.98%     63.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        18500      3.70%     67.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        14557      2.91%     70.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        12020      2.40%     72.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        10274      2.06%     74.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       126656     25.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       499939                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        20500                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     147.575317                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    101.757699                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    202.222503                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         17550     85.61%     85.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511         2659     12.97%     98.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          154      0.75%     99.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           33      0.16%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           32      0.16%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           16      0.08%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791           11      0.05%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            6      0.03%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            6      0.03%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            3      0.01%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            1      0.00%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            2      0.01%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            1      0.00%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            7      0.03%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            4      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            2      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            3      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            4      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            4      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         20500                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        20500                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.402732                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.376957                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.962770                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            16892     82.40%     82.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              559      2.73%     85.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1982      9.67%     94.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              704      3.43%     98.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              250      1.22%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               79      0.39%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               19      0.09%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               10      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                3      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         20500                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              193622592                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1918144                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                21520384                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               195540736                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             22117440                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2611.10                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       290.21                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2636.97                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    298.27                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        22.67                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    20.40                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.27                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   74153581000                       # Total gap between requests
system.mem_ctrls.avgGap                      21804.05                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      5601344                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     64537216                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1029504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     57679936                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher     64774592                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     21520384                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 75537016.356872782111                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 870317684.580527782440                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 13883393.072710040957                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 777843722.702154159546                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 873518822.520766615868                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 290213491.300334930420                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        87521                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1019232                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        16086                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       909053                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      1023432                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       345585                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2665193276                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  39740638277                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    583642429                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  34451723519                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  58455627495                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1823199076611                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30452.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     38990.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     36282.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     37898.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     57117.26                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5275689.27                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    85.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2111312280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1122189090                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         12195983940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          874370880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5853831360.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      32905968900                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        764704800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        55828361250                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        752.874281                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1646054068                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2476240000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  70031336432                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1458259320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            775079415                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          9405036480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          880885440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5853831360.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      30438515850                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2842560000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        51654167865                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        696.583128                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   7016934095                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2476240000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  64660456405                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                882                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          442                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    28464486.425339                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   84308365.848948                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          442    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        17000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    861421500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            442                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    61572327500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  12581303000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  74153630500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      7536870                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         7536870                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      7536870                       # number of overall hits
system.cpu1.icache.overall_hits::total        7536870                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        19911                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         19911                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        19911                       # number of overall misses
system.cpu1.icache.overall_misses::total        19911                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1557262500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1557262500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1557262500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1557262500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      7556781                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      7556781                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      7556781                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      7556781                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002635                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002635                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002635                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002635                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 78211.164683                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 78211.164683                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 78211.164683                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 78211.164683                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          220                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           44                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        19072                       # number of writebacks
system.cpu1.icache.writebacks::total            19072                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          839                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          839                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          839                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          839                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        19072                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        19072                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        19072                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        19072                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1487258500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1487258500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1487258500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1487258500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002524                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002524                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002524                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002524                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 77981.255243                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 77981.255243                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 77981.255243                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 77981.255243                       # average overall mshr miss latency
system.cpu1.icache.replacements                 19072                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      7536870                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        7536870                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        19911                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        19911                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1557262500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1557262500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      7556781                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      7556781                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002635                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002635                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 78211.164683                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 78211.164683                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          839                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          839                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        19072                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        19072                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1487258500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1487258500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002524                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002524                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 77981.255243                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 77981.255243                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  74153630500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            7644900                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            19104                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           400.172739                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         15132634                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        15132634                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  74153630500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     15321144                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15321144                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     15321144                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15321144                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      6607700                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       6607700                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      6607700                       # number of overall misses
system.cpu1.dcache.overall_misses::total      6607700                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 411508513046                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 411508513046                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 411508513046                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 411508513046                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     21928844                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     21928844                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     21928844                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     21928844                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.301325                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.301325                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.301325                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.301325                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 62277.118066                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 62277.118066                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 62277.118066                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 62277.118066                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      6372729                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        66230                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           202093                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            853                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    31.533645                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    77.643611                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1439745                       # number of writebacks
system.cpu1.dcache.writebacks::total          1439745                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      5109120                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      5109120                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      5109120                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      5109120                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1498580                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1498580                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1498580                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1498580                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  91466311580                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  91466311580                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  91466311580                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  91466311580                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.068338                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.068338                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.068338                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.068338                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 61035.321157                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 61035.321157                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 61035.321157                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 61035.321157                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1439706                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     13893421                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       13893421                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      6176015                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      6176015                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 383049670500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 383049670500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     20069436                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     20069436                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.307732                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.307732                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 62022.140571                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 62022.140571                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4766018                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4766018                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1409997                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1409997                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  86616228000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  86616228000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.070256                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.070256                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 61430.079638                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 61430.079638                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1427723                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1427723                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       431685                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       431685                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  28458842546                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  28458842546                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1859408                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1859408                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.232163                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.232163                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 65925.020666                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 65925.020666                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       343102                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       343102                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        88583                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        88583                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   4850083580                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   4850083580                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.047640                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.047640                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 54751.855096                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 54751.855096                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        67438                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        67438                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          721                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          721                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     33934000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     33934000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        68159                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        68159                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.010578                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.010578                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 47065.187240                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 47065.187240                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          200                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          200                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          521                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          521                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     19013500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     19013500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.007644                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.007644                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 36494.241843                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 36494.241843                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        63399                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        63399                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         4571                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         4571                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     24899000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     24899000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        67970                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        67970                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.067250                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.067250                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5447.166922                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5447.166922                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         4503                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         4503                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     20431000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     20431000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.066250                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.066250                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4537.197424                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4537.197424                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       831000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       831000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       796000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       796000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1488                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1488                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         2839                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         2839                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    100837000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    100837000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         4327                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         4327                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.656113                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.656113                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 35518.492427                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 35518.492427                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         2839                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         2839                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     97998000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     97998000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.656113                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.656113                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 34518.492427                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 34518.492427                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  74153630500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.050775                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           16971896                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1478784                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.476927                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.050775                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.970337                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.970337                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         45617357                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        45617357                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  74153630500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3050924                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       814241                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2673847                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4649667                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          1835974                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           48518                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          9152                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          57670                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           68                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           68                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           167337                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          167338                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        117717                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2933206                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1355                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1355                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       295913                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      4826109                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        57216                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      4392546                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9571784                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     12625152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    202717440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2441216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    184292160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              402075968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         6956659                       # Total snoops (count)
system.tol2bus.snoopTraffic                  27135168                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         10109043                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.268777                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.462734                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                7480598     74.00%     74.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2540067     25.13%     99.13% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  88120      0.87%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    258      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           10109043                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6356278662                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2452891222                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         148064808                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2237412366                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             3.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          28763189                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             4502                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
