$date
	Wed Aug 10 14:40:38 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_comparator $end
$var wire 1 ! l $end
$var wire 1 " g $end
$var wire 1 # e $end
$var reg 1 $ a $end
$var reg 1 % b $end
$scope module a1 $end
$var wire 1 $ a $end
$var wire 1 % b $end
$var wire 1 # e $end
$var wire 1 " g $end
$var wire 1 ! l $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
1#
0"
0!
$end
#10
0#
1!
1%
#20
1"
0#
0!
0%
1$
#30
1#
0"
1%
#40
