[0m[[0m[0mdebug[0m] [0m[0mPackaging /import/lab/users/mazmishvili/ADS1Class/chisel-empty/04_pipelined_RISC-V_core/target/scala-2.12/root-04_pipelined_risc-v_core_2.12-0.1.0-SNAPSHOT.jar ...[0m
[0m[[0m[0mdebug[0m] [0m[0mInput file mappings:[0m
[0m[[0m[0mdebug[0m] [0m[0m	core_tile[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /import/lab/users/mazmishvili/ADS1Class/chisel-empty/04_pipelined_RISC-V_core/target/scala-2.12/classes/core_tile[0m
[0m[[0m[0mdebug[0m] [0m[0m	core_tile/EX.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /import/lab/users/mazmishvili/ADS1Class/chisel-empty/04_pipelined_RISC-V_core/target/scala-2.12/classes/core_tile/EX.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	core_tile/IF$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /import/lab/users/mazmishvili/ADS1Class/chisel-empty/04_pipelined_RISC-V_core/target/scala-2.12/classes/core_tile/IF$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	core_tile/MEMBarrier.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /import/lab/users/mazmishvili/ADS1Class/chisel-empty/04_pipelined_RISC-V_core/target/scala-2.12/classes/core_tile/MEMBarrier.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	core_tile/EXBarrier.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /import/lab/users/mazmishvili/ADS1Class/chisel-empty/04_pipelined_RISC-V_core/target/scala-2.12/classes/core_tile/EXBarrier.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	core_tile/MEMBarrier$$anon$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /import/lab/users/mazmishvili/ADS1Class/chisel-empty/04_pipelined_RISC-V_core/target/scala-2.12/classes/core_tile/MEMBarrier$$anon$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	core_tile/regFile$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /import/lab/users/mazmishvili/ADS1Class/chisel-empty/04_pipelined_RISC-V_core/target/scala-2.12/classes/core_tile/regFile$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	core_tile/RegFileReq.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /import/lab/users/mazmishvili/ADS1Class/chisel-empty/04_pipelined_RISC-V_core/target/scala-2.12/classes/core_tile/RegFileReq.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	core_tile/ID$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /import/lab/users/mazmishvili/ADS1Class/chisel-empty/04_pipelined_RISC-V_core/target/scala-2.12/classes/core_tile/ID$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	core_tile/regFile.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /import/lab/users/mazmishvili/ADS1Class/chisel-empty/04_pipelined_RISC-V_core/target/scala-2.12/classes/core_tile/regFile.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	core_tile/IDBarrier.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /import/lab/users/mazmishvili/ADS1Class/chisel-empty/04_pipelined_RISC-V_core/target/scala-2.12/classes/core_tile/IDBarrier.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	core_tile/uopc.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /import/lab/users/mazmishvili/ADS1Class/chisel-empty/04_pipelined_RISC-V_core/target/scala-2.12/classes/core_tile/uopc.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	core_tile/PipelinedRV32Icore$$anon$12.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /import/lab/users/mazmishvili/ADS1Class/chisel-empty/04_pipelined_RISC-V_core/target/scala-2.12/classes/core_tile/PipelinedRV32Icore$$anon$12.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	core_tile/RegFileInterface.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /import/lab/users/mazmishvili/ADS1Class/chisel-empty/04_pipelined_RISC-V_core/target/scala-2.12/classes/core_tile/RegFileInterface.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	core_tile/WBBarrier.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /import/lab/users/mazmishvili/ADS1Class/chisel-empty/04_pipelined_RISC-V_core/target/scala-2.12/classes/core_tile/WBBarrier.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	core_tile/IDBarrier$$anon$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /import/lab/users/mazmishvili/ADS1Class/chisel-empty/04_pipelined_RISC-V_core/target/scala-2.12/classes/core_tile/IDBarrier$$anon$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	core_tile/IFBarrier.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /import/lab/users/mazmishvili/ADS1Class/chisel-empty/04_pipelined_RISC-V_core/target/scala-2.12/classes/core_tile/IFBarrier.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	core_tile/ID.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /import/lab/users/mazmishvili/ADS1Class/chisel-empty/04_pipelined_RISC-V_core/target/scala-2.12/classes/core_tile/ID.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	core_tile/MEM$$anon$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /import/lab/users/mazmishvili/ADS1Class/chisel-empty/04_pipelined_RISC-V_core/target/scala-2.12/classes/core_tile/MEM$$anon$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	core_tile/RegFileResp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /import/lab/users/mazmishvili/ADS1Class/chisel-empty/04_pipelined_RISC-V_core/target/scala-2.12/classes/core_tile/RegFileResp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	core_tile/IFBarrier$$anon$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /import/lab/users/mazmishvili/ADS1Class/chisel-empty/04_pipelined_RISC-V_core/target/scala-2.12/classes/core_tile/IFBarrier$$anon$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	core_tile/PipelinedRV32Icore.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /import/lab/users/mazmishvili/ADS1Class/chisel-empty/04_pipelined_RISC-V_core/target/scala-2.12/classes/core_tile/PipelinedRV32Icore.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	core_tile/WB$$anon$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /import/lab/users/mazmishvili/ADS1Class/chisel-empty/04_pipelined_RISC-V_core/target/scala-2.12/classes/core_tile/WB$$anon$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	core_tile/WB.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /import/lab/users/mazmishvili/ADS1Class/chisel-empty/04_pipelined_RISC-V_core/target/scala-2.12/classes/core_tile/WB.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	core_tile/WBBarrier$$anon$11.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /import/lab/users/mazmishvili/ADS1Class/chisel-empty/04_pipelined_RISC-V_core/target/scala-2.12/classes/core_tile/WBBarrier$$anon$11.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	core_tile/WriteReq.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /import/lab/users/mazmishvili/ADS1Class/chisel-empty/04_pipelined_RISC-V_core/target/scala-2.12/classes/core_tile/WriteReq.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	core_tile/EXBarrier$$anon$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /import/lab/users/mazmishvili/ADS1Class/chisel-empty/04_pipelined_RISC-V_core/target/scala-2.12/classes/core_tile/EXBarrier$$anon$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	core_tile/IF.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /import/lab/users/mazmishvili/ADS1Class/chisel-empty/04_pipelined_RISC-V_core/target/scala-2.12/classes/core_tile/IF.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	core_tile/uopc$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /import/lab/users/mazmishvili/ADS1Class/chisel-empty/04_pipelined_RISC-V_core/target/scala-2.12/classes/core_tile/uopc$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	core_tile/EX$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /import/lab/users/mazmishvili/ADS1Class/chisel-empty/04_pipelined_RISC-V_core/target/scala-2.12/classes/core_tile/EX$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	core_tile/MEM.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /import/lab/users/mazmishvili/ADS1Class/chisel-empty/04_pipelined_RISC-V_core/target/scala-2.12/classes/core_tile/MEM.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	PipelinedRV32I[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /import/lab/users/mazmishvili/ADS1Class/chisel-empty/04_pipelined_RISC-V_core/target/scala-2.12/classes/PipelinedRV32I[0m
[0m[[0m[0mdebug[0m] [0m[0m	PipelinedRV32I/PipelinedRV32I.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /import/lab/users/mazmishvili/ADS1Class/chisel-empty/04_pipelined_RISC-V_core/target/scala-2.12/classes/PipelinedRV32I/PipelinedRV32I.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	PipelinedRV32I/PipelinedRV32I$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /import/lab/users/mazmishvili/ADS1Class/chisel-empty/04_pipelined_RISC-V_core/target/scala-2.12/classes/PipelinedRV32I/PipelinedRV32I$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	makeverilog[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /import/lab/users/mazmishvili/ADS1Class/chisel-empty/04_pipelined_RISC-V_core/target/scala-2.12/classes/makeverilog[0m
[0m[[0m[0mdebug[0m] [0m[0m	makeverilog/Verilog_Gen$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /import/lab/users/mazmishvili/ADS1Class/chisel-empty/04_pipelined_RISC-V_core/target/scala-2.12/classes/makeverilog/Verilog_Gen$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	makeverilog/Verilog_Gen.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /import/lab/users/mazmishvili/ADS1Class/chisel-empty/04_pipelined_RISC-V_core/target/scala-2.12/classes/makeverilog/Verilog_Gen.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	makeverilog/Verilog_Gen$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /import/lab/users/mazmishvili/ADS1Class/chisel-empty/04_pipelined_RISC-V_core/target/scala-2.12/classes/makeverilog/Verilog_Gen$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0mDone packaging.[0m
