MACHINE M_SubmodeExample

SEES LibraryLustre

VARIABLES assert_ok, is_initialisation, var_LAPPR_main_simp_rlt_node_state31_rlt_chart_data_states_LAPPR_LAPPR_SELECTED, var_LAPPR_main_simp_rlt_node_state31_rlt_chart_data_states_LAPPR, var_LAPPR_main_simp_rlt_node_state31_rlt_chart_data_states_LAPPR_LAPPR, var_LAPPR_main_simp_rlt_node_state31_rlt_chart_data_outports_LAPPR_Selected, var_APPR_Switch, var_LAPPR_main_simp_rlt_node_state31_rlt_chart_data_outports_LAPPR_Active, var_LAPPR_Active, var_LAPPR_Selected

INVARIANT ((assert_ok : BOOL) & ((is_initialisation : BOOL) & ((var_APPR_Switch : LUSTRE_BOOL) & ((var_LAPPR_Active : LUSTRE_BOOL) & ((var_LAPPR_Selected : LUSTRE_BOOL) & ((var_LAPPR_main_simp_rlt_node_state31_rlt_chart_data_outports_LAPPR_Active : LUSTRE_BOOL) & ((var_LAPPR_main_simp_rlt_node_state31_rlt_chart_data_outports_LAPPR_Selected : LUSTRE_BOOL) & ((var_LAPPR_main_simp_rlt_node_state31_rlt_chart_data_states_LAPPR_LAPPR_SELECTED : LUSTRE_INT) & ((var_LAPPR_main_simp_rlt_node_state31_rlt_chart_data_states_LAPPR : LUSTRE_INT) & ((var_LAPPR_main_simp_rlt_node_state31_rlt_chart_data_states_LAPPR_LAPPR : LUSTRE_INT) & (((is_initialisation = FALSE) => (var_LAPPR_Active /= {})) & ((is_initialisation = FALSE) => (var_LAPPR_Selected /= {})))))))))))))

INITIALISATION 
    assert_ok := TRUE; 
    is_initialisation := TRUE; 
    var_LAPPR_main_simp_rlt_node_state31_rlt_chart_data_states_LAPPR_LAPPR_SELECTED := {}; 
    var_LAPPR_main_simp_rlt_node_state31_rlt_chart_data_states_LAPPR := {}; 
    var_LAPPR_main_simp_rlt_node_state31_rlt_chart_data_states_LAPPR_LAPPR := {}; 
    var_LAPPR_main_simp_rlt_node_state31_rlt_chart_data_outports_LAPPR_Selected := {}; 
    var_APPR_Switch := {}; 
    var_LAPPR_main_simp_rlt_node_state31_rlt_chart_data_outports_LAPPR_Active := {}; 
    var_LAPPR_Active := {}; 
    var_LAPPR_Selected := {}


OPERATIONS 

    clock_step(param_APPR_Switch, param_LAPPR_Capture_Cond_Met, param_New_Lateral_Mode_Activated) = 
        PRE
            ((param_APPR_Switch : LUSTRE_BOOL_NOT_NIL) & ((param_LAPPR_Capture_Cond_Met : LUSTRE_BOOL_NOT_NIL) & (param_New_Lateral_Mode_Activated : LUSTRE_BOOL_NOT_NIL)))
        THEN
            VAR hvar_APPR_Switch, hvar_LAPPR_Selected, hvar_LAPPR_Active, var_LAPPR_Capture_Cond_Met, var_New_Lateral_Mode_Activated, var_RISING_p2, var_SubmodeExample_RISING_Logical_Operator1, var_SubmodeExample_RISING_Logical_Operator2, var_SubmodeExample_RISING_Unit_Delay, var_LAPPR_main_simp_rlt_node_state1_rlt_chart_data_states_LAPPR_LAPPR, var_LAPPR_main_simp_rlt_node_state1_rlt_chart_data_states_LAPPR, var_LAPPR_main_simp_rlt_node_state1_rlt_chart_data_states_LAPPR_LAPPR_SELECTED, var_LAPPR_main_simp_rlt_node_state1_rlt_chart_data_outports_LAPPR_Selected, var_LAPPR_main_simp_rlt_node_state1_rlt_chart_data_outports_LAPPR_Active, var_LAPPR_main_simp_rlt_node_state28_rlt_chart_data_states_LAPPR_LAPPR, var_LAPPR_main_simp_rlt_node_state28_rlt_chart_data_states_LAPPR_LAPPR_SELECTED, var_LAPPR_main_simp_rlt_node_state28_rlt_chart_data_outports_LAPPR_Selected, var_LAPPR_main_simp_rlt_node_state28_rlt_chart_data_outports_LAPPR_Active, var_LAPPR_main_simp_rlt_node_state27_rlt_chart_data_states_LAPPR_LAPPR, var_LAPPR_main_simp_rlt_node_state27_rlt_chart_data_states_LAPPR_LAPPR_SELECTED, var_LAPPR_main_simp_rlt_node_state27_rlt_chart_data_outports_LAPPR_Selected, var_LAPPR_main_simp_rlt_node_state27_rlt_chart_data_outports_LAPPR_Active, var_LAPPR_main_simp_rlt_node_state26_rlt_chart_data_states_LAPPR_LAPPR, var_LAPPR_main_simp_rlt_node_state26_rlt_chart_data_states_LAPPR_LAPPR_SELECTED, var_LAPPR_main_simp_rlt_node_state26_rlt_chart_data_outports_LAPPR_Selected, var_LAPPR_main_simp_rlt_node_state21_rlt_chart_data_states_LAPPR_LAPPR, var_LAPPR_main_simp_rlt_node_state21_rlt_chart_data_states_LAPPR_LAPPR_SELECTED, var_LAPPR_main_simp_rlt_node_state21_rlt_chart_data_outports_LAPPR_Selected, var_LAPPR_main_simp_rlt_node_state21_rlt_chart_data_outports_LAPPR_Active, var_LAPPR_main_simp_rlt_node_state20_rlt_chart_data_states_LAPPR_LAPPR, var_LAPPR_main_simp_rlt_node_state20_rlt_chart_data_states_LAPPR_LAPPR_SELECTED, var_LAPPR_main_simp_rlt_node_state20_rlt_chart_data_outports_LAPPR_Selected, var_LAPPR_main_simp_rlt_node_state20_rlt_chart_data_outports_LAPPR_Active, var_LAPPR_main_simp_rlt_node_state19_rlt_chart_data_states_LAPPR_LAPPR_SELECTED, var_LAPPR_main_simp_rlt_node_state19_rlt_chart_data_outports_LAPPR_Active, var_LAPPR_main_simp_rlt_node_state6_rlt_chart_data_states_LAPPR_LAPPR_SELECTED, var_LAPPR_main_simp_rlt_node_state4_rlt_chart_data_states_LAPPR_LAPPR_SELECTED, var_LAPPR_main_simp_rlt_node_state4_rlt_chart_data_outports_LAPPR_Active, var_LAPPR_main_simp_rlt_node_state15_rlt_chart_data_states_LAPPR_LAPPR, var_LAPPR_main_simp_rlt_node_state15_rlt_chart_data_states_LAPPR_LAPPR_SELECTED, var_LAPPR_main_simp_rlt_node_state15_rlt_chart_data_outports_LAPPR_Selected, var_LAPPR_main_simp_rlt_node_state15_rlt_chart_data_outports_LAPPR_Active, var_LAPPR_main_simp_rlt_node_state18_rlt_chart_data_states_LAPPR_LAPPR_SELECTED, var_LAPPR_main_simp_rlt_node_state18_rlt_chart_data_outports_LAPPR_Active, var_LAPPR_main_simp_rlt_node_state25_rlt_chart_data_states_LAPPR_LAPPR, var_LAPPR_main_simp_rlt_node_state25_rlt_chart_data_states_LAPPR_LAPPR_SELECTED, var_LAPPR_main_simp_rlt_node_state25_rlt_chart_data_outports_LAPPR_Selected, var_LAPPR_main_rlt_state_in_rlt_chart_data_states_LAPPR_LAPPR, var_LAPPR_main_rlt_state_in_rlt_chart_data_states_LAPPR, var_LAPPR_main_rlt_state_in_rlt_chart_data_states_LAPPR_LAPPR_SELECTED, var_LAPPR_main_rlt_state_in_rlt_chart_data_outports_LAPPR_Selected, var_LAPPR_main_rlt_state_in_rlt_chart_data_outports_LAPPR_Active, var_LAPPR_main_rlt__ARROW, var_LAPPR_Selected_If_LAPPR_Active, var_APPR_Switch_Pressed_Selects_LAPPR, var_LAPPR_Active_When_Capture_Cond_Met, var_APPR_Switch_Pressed_Clears_LAPPR IN
                hvar_APPR_Switch := var_APPR_Switch; 
                hvar_LAPPR_Selected := var_LAPPR_Selected; 
                hvar_LAPPR_Active := var_LAPPR_Active; 
                var_APPR_Switch := param_APPR_Switch; 
                var_LAPPR_Capture_Cond_Met := param_LAPPR_Capture_Cond_Met; 
                var_New_Lateral_Mode_Activated := param_New_Lateral_Mode_Activated; 
                var_LAPPR_main_rlt_state_in_rlt_chart_data_states_LAPPR_LAPPR_SELECTED := l_fby_integer(is_initialisation |-> {ref |-> 0} |-> var_LAPPR_main_simp_rlt_node_state31_rlt_chart_data_states_LAPPR_LAPPR_SELECTED); 
                var_LAPPR_main_rlt_state_in_rlt_chart_data_states_LAPPR := l_fby_integer(is_initialisation |-> {ref |-> 0} |-> var_LAPPR_main_simp_rlt_node_state31_rlt_chart_data_states_LAPPR); 
                var_LAPPR_main_rlt_state_in_rlt_chart_data_states_LAPPR_LAPPR := l_fby_integer(is_initialisation |-> {ref |-> 0} |-> var_LAPPR_main_simp_rlt_node_state31_rlt_chart_data_states_LAPPR_LAPPR); 
                var_RISING_p2 := l_fby_boolean(is_initialisation |-> {ref |-> FALSE} |-> l_and(l_not(hvar_APPR_Switch) |-> var_APPR_Switch)); 
                var_LAPPR_main_rlt_state_in_rlt_chart_data_outports_LAPPR_Selected := l_fby_boolean(is_initialisation |-> {ref |-> FALSE} |-> var_LAPPR_main_simp_rlt_node_state31_rlt_chart_data_outports_LAPPR_Selected); 
                var_LAPPR_main_rlt__ARROW := l_fby_boolean(is_initialisation |-> {ref |-> TRUE} |-> {ref |-> FALSE}); 
                var_SubmodeExample_RISING_Unit_Delay := l_fby_boolean(is_initialisation |-> {ref |-> FALSE} |-> hvar_APPR_Switch); 
                var_SubmodeExample_RISING_Logical_Operator2 := l_not(var_SubmodeExample_RISING_Unit_Delay); 
                var_LAPPR_main_simp_rlt_node_state1_rlt_chart_data_outports_LAPPR_Selected := l_and(l_not(var_LAPPR_main_rlt__ARROW) |-> var_LAPPR_main_rlt_state_in_rlt_chart_data_outports_LAPPR_Selected); 
                var_LAPPR_main_rlt_state_in_rlt_chart_data_outports_LAPPR_Active := l_fby_boolean(is_initialisation |-> {ref |-> FALSE} |-> var_LAPPR_main_simp_rlt_node_state31_rlt_chart_data_outports_LAPPR_Active); 
                var_SubmodeExample_RISING_Logical_Operator1 := l_and(var_SubmodeExample_RISING_Logical_Operator2 |-> var_APPR_Switch); 
                var_LAPPR_main_simp_rlt_node_state1_rlt_chart_data_states_LAPPR_LAPPR_SELECTED := l_ite_integer(var_LAPPR_main_rlt__ARROW |-> {ref |-> 0} |-> var_LAPPR_main_rlt_state_in_rlt_chart_data_states_LAPPR_LAPPR_SELECTED); 
                var_LAPPR_main_simp_rlt_node_state1_rlt_chart_data_states_LAPPR := l_ite_integer(var_LAPPR_main_rlt__ARROW |-> {ref |-> 0} |-> var_LAPPR_main_rlt_state_in_rlt_chart_data_states_LAPPR); 
                var_LAPPR_main_simp_rlt_node_state1_rlt_chart_data_states_LAPPR_LAPPR := l_ite_integer(var_LAPPR_main_rlt__ARROW |-> {ref |-> 0} |-> var_LAPPR_main_rlt_state_in_rlt_chart_data_states_LAPPR_LAPPR); 
                var_LAPPR_main_simp_rlt_node_state4_rlt_chart_data_states_LAPPR_LAPPR_SELECTED := l_ite_integer(l_equal_integer(var_LAPPR_main_simp_rlt_node_state1_rlt_chart_data_states_LAPPR_LAPPR_SELECTED |-> {ref |-> 1}) |-> {ref |-> 0} |-> var_LAPPR_main_simp_rlt_node_state1_rlt_chart_data_states_LAPPR_LAPPR_SELECTED); 
                var_LAPPR_main_simp_rlt_node_state15_rlt_chart_data_states_LAPPR_LAPPR_SELECTED := l_ite_integer(var_New_Lateral_Mode_Activated |-> {ref |-> 0} |-> var_LAPPR_main_simp_rlt_node_state1_rlt_chart_data_states_LAPPR_LAPPR_SELECTED); 
                var_LAPPR_main_simp_rlt_node_state1_rlt_chart_data_outports_LAPPR_Active := l_and(l_not(var_LAPPR_main_rlt__ARROW) |-> var_LAPPR_main_rlt_state_in_rlt_chart_data_outports_LAPPR_Active); 
                var_LAPPR_main_simp_rlt_node_state15_rlt_chart_data_outports_LAPPR_Selected := l_and(l_not(var_New_Lateral_Mode_Activated) |-> var_LAPPR_main_simp_rlt_node_state1_rlt_chart_data_outports_LAPPR_Selected); 
                var_LAPPR_main_simp_rlt_node_state15_rlt_chart_data_outports_LAPPR_Active := l_and(l_not(var_New_Lateral_Mode_Activated) |-> var_LAPPR_main_simp_rlt_node_state1_rlt_chart_data_outports_LAPPR_Active); 
                var_LAPPR_main_simp_rlt_node_state18_rlt_chart_data_states_LAPPR_LAPPR_SELECTED := l_ite_integer(var_LAPPR_Capture_Cond_Met |-> {ref |-> 1} |-> var_LAPPR_main_simp_rlt_node_state1_rlt_chart_data_states_LAPPR_LAPPR_SELECTED); 
                var_LAPPR_main_simp_rlt_node_state18_rlt_chart_data_outports_LAPPR_Active := l_or(var_LAPPR_Capture_Cond_Met |-> var_LAPPR_main_simp_rlt_node_state1_rlt_chart_data_outports_LAPPR_Active); 
                var_LAPPR_main_simp_rlt_node_state19_rlt_chart_data_states_LAPPR_LAPPR_SELECTED := l_ite_integer(l_equal_integer(var_LAPPR_main_simp_rlt_node_state1_rlt_chart_data_states_LAPPR_LAPPR_SELECTED |-> {ref |-> 2}) |-> var_LAPPR_main_simp_rlt_node_state18_rlt_chart_data_states_LAPPR_LAPPR_SELECTED |-> var_LAPPR_main_simp_rlt_node_state1_rlt_chart_data_states_LAPPR_LAPPR_SELECTED); 
                var_LAPPR_main_simp_rlt_node_state19_rlt_chart_data_outports_LAPPR_Active := l_ite_boolean(l_equal_integer(var_LAPPR_main_simp_rlt_node_state1_rlt_chart_data_states_LAPPR_LAPPR_SELECTED |-> {ref |-> 2}) |-> var_LAPPR_main_simp_rlt_node_state18_rlt_chart_data_outports_LAPPR_Active |-> var_LAPPR_main_simp_rlt_node_state1_rlt_chart_data_outports_LAPPR_Active); 
                var_LAPPR_main_simp_rlt_node_state25_rlt_chart_data_outports_LAPPR_Selected := l_or(var_SubmodeExample_RISING_Logical_Operator1 |-> var_LAPPR_main_simp_rlt_node_state1_rlt_chart_data_outports_LAPPR_Selected); 
                var_LAPPR_main_simp_rlt_node_state26_rlt_chart_data_outports_LAPPR_Selected := l_ite_boolean(l_equal_integer(var_LAPPR_main_simp_rlt_node_state1_rlt_chart_data_states_LAPPR_LAPPR |-> {ref |-> 2}) |-> var_LAPPR_main_simp_rlt_node_state25_rlt_chart_data_outports_LAPPR_Selected |-> var_LAPPR_main_simp_rlt_node_state1_rlt_chart_data_outports_LAPPR_Selected); 
                var_LAPPR_main_simp_rlt_node_state15_rlt_chart_data_states_LAPPR_LAPPR := l_ite_integer(var_New_Lateral_Mode_Activated |-> {ref |-> 2} |-> var_LAPPR_main_simp_rlt_node_state1_rlt_chart_data_states_LAPPR_LAPPR); 
                var_LAPPR_main_simp_rlt_node_state25_rlt_chart_data_states_LAPPR_LAPPR_SELECTED := l_ite_integer(var_SubmodeExample_RISING_Logical_Operator1 |-> {ref |-> 2} |-> var_LAPPR_main_simp_rlt_node_state1_rlt_chart_data_states_LAPPR_LAPPR_SELECTED); 
                var_LAPPR_main_simp_rlt_node_state25_rlt_chart_data_states_LAPPR_LAPPR := l_ite_integer(var_SubmodeExample_RISING_Logical_Operator1 |-> {ref |-> 1} |-> var_LAPPR_main_simp_rlt_node_state1_rlt_chart_data_states_LAPPR_LAPPR); 
                var_LAPPR_main_simp_rlt_node_state31_rlt_chart_data_states_LAPPR := l_ite_integer(l_not(l_equal_integer(var_LAPPR_main_simp_rlt_node_state1_rlt_chart_data_states_LAPPR |-> {ref |-> 0})) |-> var_LAPPR_main_simp_rlt_node_state1_rlt_chart_data_states_LAPPR |-> {ref |-> 1}); 
                var_LAPPR_main_simp_rlt_node_state6_rlt_chart_data_states_LAPPR_LAPPR_SELECTED := l_ite_integer(l_equal_integer(var_LAPPR_main_simp_rlt_node_state4_rlt_chart_data_states_LAPPR_LAPPR_SELECTED |-> {ref |-> 2}) |-> {ref |-> 0} |-> var_LAPPR_main_simp_rlt_node_state4_rlt_chart_data_states_LAPPR_LAPPR_SELECTED); 
                var_LAPPR_main_simp_rlt_node_state4_rlt_chart_data_outports_LAPPR_Active := l_and(l_not(l_equal_integer(var_LAPPR_main_simp_rlt_node_state1_rlt_chart_data_states_LAPPR_LAPPR_SELECTED |-> {ref |-> 1})) |-> var_LAPPR_main_simp_rlt_node_state1_rlt_chart_data_outports_LAPPR_Active); 
                var_LAPPR_main_simp_rlt_node_state26_rlt_chart_data_states_LAPPR_LAPPR := l_ite_integer(l_equal_integer(var_LAPPR_main_simp_rlt_node_state1_rlt_chart_data_states_LAPPR_LAPPR |-> {ref |-> 2}) |-> var_LAPPR_main_simp_rlt_node_state25_rlt_chart_data_states_LAPPR_LAPPR |-> var_LAPPR_main_simp_rlt_node_state1_rlt_chart_data_states_LAPPR_LAPPR); 
                var_LAPPR_main_simp_rlt_node_state20_rlt_chart_data_outports_LAPPR_Selected := l_ite_boolean(l_equal_integer(var_LAPPR_main_simp_rlt_node_state1_rlt_chart_data_states_LAPPR_LAPPR_SELECTED |-> {ref |-> 1}) |-> var_LAPPR_main_simp_rlt_node_state15_rlt_chart_data_outports_LAPPR_Selected |-> var_LAPPR_main_simp_rlt_node_state1_rlt_chart_data_outports_LAPPR_Selected); 
                var_LAPPR_main_simp_rlt_node_state21_rlt_chart_data_outports_LAPPR_Selected := l_and(l_not(var_SubmodeExample_RISING_Logical_Operator1) |-> var_LAPPR_main_simp_rlt_node_state20_rlt_chart_data_outports_LAPPR_Selected); 
                var_LAPPR_main_simp_rlt_node_state20_rlt_chart_data_states_LAPPR_LAPPR_SELECTED := l_ite_integer(l_equal_integer(var_LAPPR_main_simp_rlt_node_state1_rlt_chart_data_states_LAPPR_LAPPR_SELECTED |-> {ref |-> 1}) |-> var_LAPPR_main_simp_rlt_node_state15_rlt_chart_data_states_LAPPR_LAPPR_SELECTED |-> var_LAPPR_main_simp_rlt_node_state19_rlt_chart_data_states_LAPPR_LAPPR_SELECTED); 
                var_LAPPR_main_simp_rlt_node_state21_rlt_chart_data_states_LAPPR_LAPPR_SELECTED := l_ite_integer(var_SubmodeExample_RISING_Logical_Operator1 |-> var_LAPPR_main_simp_rlt_node_state6_rlt_chart_data_states_LAPPR_LAPPR_SELECTED |-> var_LAPPR_main_simp_rlt_node_state20_rlt_chart_data_states_LAPPR_LAPPR_SELECTED); 
                var_LAPPR_main_simp_rlt_node_state20_rlt_chart_data_outports_LAPPR_Active := l_ite_boolean(l_equal_integer(var_LAPPR_main_simp_rlt_node_state1_rlt_chart_data_states_LAPPR_LAPPR_SELECTED |-> {ref |-> 1}) |-> var_LAPPR_main_simp_rlt_node_state15_rlt_chart_data_outports_LAPPR_Active |-> var_LAPPR_main_simp_rlt_node_state19_rlt_chart_data_outports_LAPPR_Active); 
                var_LAPPR_main_simp_rlt_node_state20_rlt_chart_data_states_LAPPR_LAPPR := l_ite_integer(l_equal_integer(var_LAPPR_main_simp_rlt_node_state1_rlt_chart_data_states_LAPPR_LAPPR_SELECTED |-> {ref |-> 1}) |-> var_LAPPR_main_simp_rlt_node_state15_rlt_chart_data_states_LAPPR_LAPPR |-> var_LAPPR_main_simp_rlt_node_state1_rlt_chart_data_states_LAPPR_LAPPR); 
                var_LAPPR_main_simp_rlt_node_state21_rlt_chart_data_outports_LAPPR_Active := l_ite_boolean(var_SubmodeExample_RISING_Logical_Operator1 |-> var_LAPPR_main_simp_rlt_node_state4_rlt_chart_data_outports_LAPPR_Active |-> var_LAPPR_main_simp_rlt_node_state20_rlt_chart_data_outports_LAPPR_Active); 
                var_LAPPR_main_simp_rlt_node_state26_rlt_chart_data_states_LAPPR_LAPPR_SELECTED := l_ite_integer(l_equal_integer(var_LAPPR_main_simp_rlt_node_state1_rlt_chart_data_states_LAPPR_LAPPR |-> {ref |-> 2}) |-> var_LAPPR_main_simp_rlt_node_state25_rlt_chart_data_states_LAPPR_LAPPR_SELECTED |-> var_LAPPR_main_simp_rlt_node_state1_rlt_chart_data_states_LAPPR_LAPPR_SELECTED); 
                var_LAPPR_main_simp_rlt_node_state27_rlt_chart_data_outports_LAPPR_Selected := l_ite_boolean(l_equal_integer(var_LAPPR_main_simp_rlt_node_state1_rlt_chart_data_states_LAPPR_LAPPR |-> {ref |-> 1}) |-> var_LAPPR_main_simp_rlt_node_state21_rlt_chart_data_outports_LAPPR_Selected |-> var_LAPPR_main_simp_rlt_node_state26_rlt_chart_data_outports_LAPPR_Selected); 
                var_LAPPR_main_simp_rlt_node_state21_rlt_chart_data_states_LAPPR_LAPPR := l_ite_integer(var_SubmodeExample_RISING_Logical_Operator1 |-> {ref |-> 2} |-> var_LAPPR_main_simp_rlt_node_state20_rlt_chart_data_states_LAPPR_LAPPR); 
                var_LAPPR_main_simp_rlt_node_state27_rlt_chart_data_states_LAPPR_LAPPR := l_ite_integer(l_equal_integer(var_LAPPR_main_simp_rlt_node_state1_rlt_chart_data_states_LAPPR_LAPPR |-> {ref |-> 1}) |-> var_LAPPR_main_simp_rlt_node_state21_rlt_chart_data_states_LAPPR_LAPPR |-> var_LAPPR_main_simp_rlt_node_state26_rlt_chart_data_states_LAPPR_LAPPR); 
                var_LAPPR_main_simp_rlt_node_state28_rlt_chart_data_outports_LAPPR_Selected := l_ite_boolean(l_equal_integer(var_LAPPR_main_simp_rlt_node_state1_rlt_chart_data_states_LAPPR |-> {ref |-> 1}) |-> var_LAPPR_main_simp_rlt_node_state27_rlt_chart_data_outports_LAPPR_Selected |-> var_LAPPR_main_simp_rlt_node_state1_rlt_chart_data_outports_LAPPR_Selected); 
                var_LAPPR_main_simp_rlt_node_state28_rlt_chart_data_states_LAPPR_LAPPR := l_ite_integer(l_equal_integer(var_LAPPR_main_simp_rlt_node_state1_rlt_chart_data_states_LAPPR |-> {ref |-> 1}) |-> var_LAPPR_main_simp_rlt_node_state27_rlt_chart_data_states_LAPPR_LAPPR |-> var_LAPPR_main_simp_rlt_node_state1_rlt_chart_data_states_LAPPR_LAPPR); 
                var_LAPPR_main_simp_rlt_node_state27_rlt_chart_data_outports_LAPPR_Active := l_ite_boolean(l_equal_integer(var_LAPPR_main_simp_rlt_node_state1_rlt_chart_data_states_LAPPR_LAPPR |-> {ref |-> 1}) |-> var_LAPPR_main_simp_rlt_node_state21_rlt_chart_data_outports_LAPPR_Active |-> var_LAPPR_main_simp_rlt_node_state1_rlt_chart_data_outports_LAPPR_Active); 
                var_LAPPR_main_simp_rlt_node_state28_rlt_chart_data_outports_LAPPR_Active := l_ite_boolean(l_equal_integer(var_LAPPR_main_simp_rlt_node_state1_rlt_chart_data_states_LAPPR |-> {ref |-> 1}) |-> var_LAPPR_main_simp_rlt_node_state27_rlt_chart_data_outports_LAPPR_Active |-> var_LAPPR_main_simp_rlt_node_state1_rlt_chart_data_outports_LAPPR_Active); 
                var_LAPPR_main_simp_rlt_node_state27_rlt_chart_data_states_LAPPR_LAPPR_SELECTED := l_ite_integer(l_equal_integer(var_LAPPR_main_simp_rlt_node_state1_rlt_chart_data_states_LAPPR_LAPPR |-> {ref |-> 1}) |-> var_LAPPR_main_simp_rlt_node_state21_rlt_chart_data_states_LAPPR_LAPPR_SELECTED |-> var_LAPPR_main_simp_rlt_node_state26_rlt_chart_data_states_LAPPR_LAPPR_SELECTED); 
                var_LAPPR_main_simp_rlt_node_state31_rlt_chart_data_outports_LAPPR_Active := l_ite_boolean(l_not(l_equal_integer(var_LAPPR_main_simp_rlt_node_state1_rlt_chart_data_states_LAPPR |-> {ref |-> 0})) |-> var_LAPPR_main_simp_rlt_node_state28_rlt_chart_data_outports_LAPPR_Active |-> var_LAPPR_main_simp_rlt_node_state1_rlt_chart_data_outports_LAPPR_Active); 
                var_LAPPR_main_simp_rlt_node_state31_rlt_chart_data_outports_LAPPR_Selected := l_ite_boolean(l_not(l_equal_integer(var_LAPPR_main_simp_rlt_node_state1_rlt_chart_data_states_LAPPR |-> {ref |-> 0})) |-> var_LAPPR_main_simp_rlt_node_state28_rlt_chart_data_outports_LAPPR_Selected |-> var_LAPPR_main_simp_rlt_node_state1_rlt_chart_data_outports_LAPPR_Selected); 
                var_LAPPR_main_simp_rlt_node_state31_rlt_chart_data_states_LAPPR_LAPPR := l_ite_integer(l_not(l_equal_integer(var_LAPPR_main_simp_rlt_node_state1_rlt_chart_data_states_LAPPR |-> {ref |-> 0})) |-> var_LAPPR_main_simp_rlt_node_state28_rlt_chart_data_states_LAPPR_LAPPR |-> {ref |-> 2}); 
                var_LAPPR_main_simp_rlt_node_state28_rlt_chart_data_states_LAPPR_LAPPR_SELECTED := l_ite_integer(l_equal_integer(var_LAPPR_main_simp_rlt_node_state1_rlt_chart_data_states_LAPPR |-> {ref |-> 1}) |-> var_LAPPR_main_simp_rlt_node_state27_rlt_chart_data_states_LAPPR_LAPPR_SELECTED |-> var_LAPPR_main_simp_rlt_node_state1_rlt_chart_data_states_LAPPR_LAPPR_SELECTED); 
                var_LAPPR_Selected := var_LAPPR_main_simp_rlt_node_state31_rlt_chart_data_outports_LAPPR_Selected; 
                var_LAPPR_Active := var_LAPPR_main_simp_rlt_node_state31_rlt_chart_data_outports_LAPPR_Active; 
                var_LAPPR_Selected_If_LAPPR_Active := l_or(l_not(var_LAPPR_Active) |-> var_LAPPR_Selected); 
                var_LAPPR_main_simp_rlt_node_state31_rlt_chart_data_states_LAPPR_LAPPR_SELECTED := l_ite_integer(l_not(l_equal_integer(var_LAPPR_main_simp_rlt_node_state1_rlt_chart_data_states_LAPPR |-> {ref |-> 0})) |-> var_LAPPR_main_simp_rlt_node_state28_rlt_chart_data_states_LAPPR_LAPPR_SELECTED |-> var_LAPPR_main_simp_rlt_node_state1_rlt_chart_data_states_LAPPR_LAPPR_SELECTED); 
                var_APPR_Switch_Pressed_Clears_LAPPR := l_or(l_not(l_and(hvar_LAPPR_Selected |-> var_RISING_p2)) |-> l_not(var_LAPPR_Selected)); 
                var_LAPPR_Active_When_Capture_Cond_Met := l_fby_boolean(is_initialisation |-> {ref |-> TRUE} |-> l_or(l_not(l_and(l_and(l_and(hvar_LAPPR_Selected |-> l_not(hvar_LAPPR_Active)) |-> l_not(var_RISING_p2)) |-> var_LAPPR_Capture_Cond_Met)) |-> var_LAPPR_Active)); 
                var_APPR_Switch_Pressed_Selects_LAPPR := l_or(l_not(l_and(l_not(hvar_LAPPR_Selected) |-> var_RISING_p2)) |-> var_LAPPR_Selected); 
                SELECT (assert_ok = TRUE) THEN skip END; 
                is_initialisation := FALSE

            END

        END



END

