
*** Running vivado
    with args -log AHBLITE_SYS.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source AHBLITE_SYS.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source AHBLITE_SYS.tcl -notrace
Command: synth_design -top AHBLITE_SYS -part xc7s15csga225-1IL
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s15'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s15'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19766
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2299.180 ; gain = 0.000 ; free physical = 3149 ; free virtual = 11792
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'AHBLITE_SYS' [/home/xenon136/ARM-CortexM0_myfirstSoC/ARM-CortexM0_myfirstSoC.srcs/sources_1/imports/FPGA/AHBLITE_SYS.v:37]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (1#1) [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6157] synthesizing module 'CORTEXM0INTEGRATION' [/home/xenon136/ARM-CortexM0_myfirstSoC/ARM-CortexM0_myfirstSoC.srcs/sources_1/imports/CortexM0-DS/CORTEXM0INTEGRATION.v:29]
INFO: [Synth 8-6157] synthesizing module 'cortexm0ds_logic' [/home/xenon136/ARM-CortexM0_myfirstSoC/ARM-CortexM0_myfirstSoC.srcs/sources_1/imports/CortexM0-DS/cortexm0ds_logic.v:27]
INFO: [Synth 8-6155] done synthesizing module 'cortexm0ds_logic' (2#1) [/home/xenon136/ARM-CortexM0_myfirstSoC/ARM-CortexM0_myfirstSoC.srcs/sources_1/imports/CortexM0-DS/cortexm0ds_logic.v:27]
INFO: [Synth 8-6155] done synthesizing module 'CORTEXM0INTEGRATION' (3#1) [/home/xenon136/ARM-CortexM0_myfirstSoC/ARM-CortexM0_myfirstSoC.srcs/sources_1/imports/CortexM0-DS/CORTEXM0INTEGRATION.v:29]
WARNING: [Synth 8-689] width (2) of port connection 'HRESP' does not match port width (1) of module 'CORTEXM0INTEGRATION' [/home/xenon136/ARM-CortexM0_myfirstSoC/ARM-CortexM0_myfirstSoC.srcs/sources_1/imports/FPGA/AHBLITE_SYS.v:162]
INFO: [Synth 8-6157] synthesizing module 'AHBDCD' [/home/xenon136/ARM-CortexM0_myfirstSoC/ARM-CortexM0_myfirstSoC.srcs/sources_1/imports/FPGA/AHB_BUS/AHBDCD.v:38]
INFO: [Synth 8-6155] done synthesizing module 'AHBDCD' (4#1) [/home/xenon136/ARM-CortexM0_myfirstSoC/ARM-CortexM0_myfirstSoC.srcs/sources_1/imports/FPGA/AHB_BUS/AHBDCD.v:38]
INFO: [Synth 8-6157] synthesizing module 'AHBMUX' [/home/xenon136/ARM-CortexM0_myfirstSoC/ARM-CortexM0_myfirstSoC.srcs/sources_1/imports/FPGA/AHB_BUS/AHBMUX.v:38]
INFO: [Synth 8-6155] done synthesizing module 'AHBMUX' (5#1) [/home/xenon136/ARM-CortexM0_myfirstSoC/ARM-CortexM0_myfirstSoC.srcs/sources_1/imports/FPGA/AHB_BUS/AHBMUX.v:38]
INFO: [Synth 8-6157] synthesizing module 'AHB2MEM' [/home/xenon136/ARM-CortexM0_myfirstSoC/ARM-CortexM0_myfirstSoC.srcs/sources_1/imports/FPGA/AHB_BRAM/AHB2BRAM.v:11]
	Parameter MEMWIDTH bound to: 14 - type: integer 
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'code.hex'; please make sure the file is added to project and has read permission, ignoring [/home/xenon136/ARM-CortexM0_myfirstSoC/ARM-CortexM0_myfirstSoC.srcs/sources_1/imports/FPGA/AHB_BRAM/AHB2BRAM.v:40]
INFO: [Synth 8-6155] done synthesizing module 'AHB2MEM' (6#1) [/home/xenon136/ARM-CortexM0_myfirstSoC/ARM-CortexM0_myfirstSoC.srcs/sources_1/imports/FPGA/AHB_BRAM/AHB2BRAM.v:11]
INFO: [Synth 8-6157] synthesizing module 'AHB2LED' [/home/xenon136/ARM-CortexM0_myfirstSoC/ARM-CortexM0_myfirstSoC.srcs/sources_1/imports/FPGA/AHB_LED/AHB2LED.v:1]
INFO: [Synth 8-6155] done synthesizing module 'AHB2LED' (7#1) [/home/xenon136/ARM-CortexM0_myfirstSoC/ARM-CortexM0_myfirstSoC.srcs/sources_1/imports/FPGA/AHB_LED/AHB2LED.v:1]
INFO: [Synth 8-6155] done synthesizing module 'AHBLITE_SYS' (8#1) [/home/xenon136/ARM-CortexM0_myfirstSoC/ARM-CortexM0_myfirstSoC.srcs/sources_1/imports/FPGA/AHBLITE_SYS.v:37]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2299.180 ; gain = 0.000 ; free physical = 3792 ; free virtual = 12420
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2299.180 ; gain = 0.000 ; free physical = 3845 ; free virtual = 12474
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s15csga225-1IL
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 2318.848 ; gain = 19.668 ; free physical = 1563 ; free virtual = 10308
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   34 Bit       Adders := 2     
	   2 Input   32 Bit       Adders := 1     
	   2 Input   31 Bit       Adders := 1     
	   2 Input   30 Bit       Adders := 1     
	   2 Input   24 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 72    
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1339  
+---RAMs : 
	             128K Bit	(4096 X 32 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 6     
	  11 Input   16 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	  11 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 404   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 20 (col length:20)
BRAMs: 20 (col length: RAMB18 20 RAMB36 10)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP Affpw6, operation Mode is: A*B.
DSP Report: operator Affpw6 is absorbed into DSP Affpw6.
DSP Report: operator Affpw6 is absorbed into DSP Affpw6.
DSP Report: Generating DSP Affpw6, operation Mode is: A*B.
DSP Report: operator Affpw6 is absorbed into DSP Affpw6.
DSP Report: operator Affpw6 is absorbed into DSP Affpw6.
DSP Report: Generating DSP Affpw6, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Affpw6 is absorbed into DSP Affpw6.
DSP Report: operator Affpw6 is absorbed into DSP Affpw6.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:00:56 . Memory (MB): peak = 2346.551 ; gain = 47.371 ; free physical = 842 ; free virtual = 9547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object          | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|AHBLITE_SYS | uAHB2RAM/memory_reg | 4 K x 32(READ_FIRST)   | W |   | 4 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
+------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping	Report (see note below)
+-----------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name      | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|cortexm0ds_logic | A*B            | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cortexm0ds_logic | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cortexm0ds_logic | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-----------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:00:57 . Memory (MB): peak = 2346.551 ; gain = 47.371 ; free physical = 840 ; free virtual = 9546
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object          | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|AHBLITE_SYS | uAHB2RAM/memory_reg | 4 K x 32(READ_FIRST)   | W |   | 4 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
+------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance uAHB2RAM/memory_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance uAHB2RAM/memory_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance uAHB2RAM/memory_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance uAHB2RAM/memory_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:53 ; elapsed = 00:00:58 . Memory (MB): peak = 2354.559 ; gain = 55.379 ; free physical = 845 ; free virtual = 9547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:55 ; elapsed = 00:01:01 . Memory (MB): peak = 2354.559 ; gain = 55.379 ; free physical = 851 ; free virtual = 9548
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:55 ; elapsed = 00:01:01 . Memory (MB): peak = 2354.559 ; gain = 55.379 ; free physical = 851 ; free virtual = 9548
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:55 ; elapsed = 00:01:01 . Memory (MB): peak = 2354.559 ; gain = 55.379 ; free physical = 851 ; free virtual = 9548
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:55 ; elapsed = 00:01:01 . Memory (MB): peak = 2354.559 ; gain = 55.379 ; free physical = 851 ; free virtual = 9548
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:55 ; elapsed = 00:01:01 . Memory (MB): peak = 2354.559 ; gain = 55.379 ; free physical = 849 ; free virtual = 9548
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:56 ; elapsed = 00:01:01 . Memory (MB): peak = 2354.559 ; gain = 55.379 ; free physical = 849 ; free virtual = 9548
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     2|
|2     |CARRY4   |    44|
|3     |DSP48E1  |     3|
|4     |LUT1     |    36|
|5     |LUT2     |   278|
|6     |LUT3     |   226|
|7     |LUT4     |   276|
|8     |LUT5     |   568|
|9     |LUT6     |  1757|
|10    |MUXF7    |     5|
|11    |MUXF8    |     1|
|12    |RAMB36E1 |     4|
|13    |FDCE     |   217|
|14    |FDPE     |    62|
|15    |FDRE     |   548|
|16    |FDSE     |    96|
|17    |IBUF     |     2|
|18    |OBUF     |     8|
+------+---------+------+

Report Instance Areas: 
+------+------------------------+--------------------+------+
|      |Instance                |Module              |Cells |
+------+------------------------+--------------------+------+
|1     |top                     |                    |  4133|
|2     |  uAHB2LED              |AHB2LED             |     9|
|3     |  uAHB2RAM              |AHB2MEM             |    29|
|4     |  uAHBMUX               |AHBMUX              |    56|
|5     |  u_CORTEXM0INTEGRATION |CORTEXM0INTEGRATION |  4020|
|6     |    u_logic             |cortexm0ds_logic    |  4006|
+------+------------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:56 ; elapsed = 00:01:01 . Memory (MB): peak = 2354.559 ; gain = 55.379 ; free physical = 849 ; free virtual = 9548
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:00 ; elapsed = 00:01:03 . Memory (MB): peak = 2358.469 ; gain = 59.289 ; free physical = 3649 ; free virtual = 12352
Synthesis Optimization Complete : Time (s): cpu = 00:01:00 ; elapsed = 00:01:03 . Memory (MB): peak = 2358.469 ; gain = 59.289 ; free physical = 3649 ; free virtual = 12351
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2358.469 ; gain = 0.000 ; free physical = 3640 ; free virtual = 12344
INFO: [Netlist 29-17] Analyzing 57 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'AHBLITE_SYS' is not ideal for floorplanning, since the cellview 'cortexm0ds_logic' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2402.582 ; gain = 0.000 ; free physical = 3591 ; free virtual = 12306
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:02 ; elapsed = 00:01:05 . Memory (MB): peak = 2402.582 ; gain = 103.660 ; free physical = 3737 ; free virtual = 12453
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/home/xenon136/ARM-CortexM0_myfirstSoC/ARM-CortexM0_myfirstSoC.runs/synth_1/AHBLITE_SYS.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file AHBLITE_SYS_utilization_synth.rpt -pb AHBLITE_SYS_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jun 19 17:04:05 2022...
