{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 11 09:31:24 2023 " "Info: Processing started: Mon Sep 11 09:31:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off TPBCD -c TPBCD --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off TPBCD -c TPBCD --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "div/div.bdf" "" { Schematic "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.bdf" { { 128 160 328 144 "clk" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "Clock_Divider:inst5\|tmp " "Info: Detected ripple clock \"Clock_Divider:inst5\|tmp\" as buffer" {  } { { "div/div.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.vhd" 19 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock_Divider:inst5\|tmp" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register Clock_Divider:inst5\|count\[6\] register Clock_Divider:inst5\|count\[24\] 244.38 MHz 4.092 ns Internal " "Info: Clock \"clk\" has Internal fmax of 244.38 MHz between source register \"Clock_Divider:inst5\|count\[6\]\" and destination register \"Clock_Divider:inst5\|count\[24\]\" (period= 4.092 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.877 ns + Longest register register " "Info: + Longest register to register delay is 3.877 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clock_Divider:inst5\|count\[6\] 1 REG LCFF_X30_Y26_N3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y26_N3; Fanout = 3; REG Node = 'Clock_Divider:inst5\|count\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock_Divider:inst5|count[6] } "NODE_NAME" } } { "div/div.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.788 ns) + CELL(0.414 ns) 1.202 ns Clock_Divider:inst5\|Add0~13 2 COMB LCCOMB_X29_Y27_N12 2 " "Info: 2: + IC(0.788 ns) + CELL(0.414 ns) = 1.202 ns; Loc. = LCCOMB_X29_Y27_N12; Fanout = 2; COMB Node = 'Clock_Divider:inst5\|Add0~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.202 ns" { Clock_Divider:inst5|count[6] Clock_Divider:inst5|Add0~13 } "NODE_NAME" } } { "div/div.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.361 ns Clock_Divider:inst5\|Add0~15 3 COMB LCCOMB_X29_Y27_N14 2 " "Info: 3: + IC(0.000 ns) + CELL(0.159 ns) = 1.361 ns; Loc. = LCCOMB_X29_Y27_N14; Fanout = 2; COMB Node = 'Clock_Divider:inst5\|Add0~15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Clock_Divider:inst5|Add0~13 Clock_Divider:inst5|Add0~15 } "NODE_NAME" } } { "div/div.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.432 ns Clock_Divider:inst5\|Add0~17 4 COMB LCCOMB_X29_Y27_N16 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.432 ns; Loc. = LCCOMB_X29_Y27_N16; Fanout = 2; COMB Node = 'Clock_Divider:inst5\|Add0~17'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Clock_Divider:inst5|Add0~15 Clock_Divider:inst5|Add0~17 } "NODE_NAME" } } { "div/div.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.503 ns Clock_Divider:inst5\|Add0~19 5 COMB LCCOMB_X29_Y27_N18 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.503 ns; Loc. = LCCOMB_X29_Y27_N18; Fanout = 2; COMB Node = 'Clock_Divider:inst5\|Add0~19'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Clock_Divider:inst5|Add0~17 Clock_Divider:inst5|Add0~19 } "NODE_NAME" } } { "div/div.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.574 ns Clock_Divider:inst5\|Add0~21 6 COMB LCCOMB_X29_Y27_N20 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.574 ns; Loc. = LCCOMB_X29_Y27_N20; Fanout = 2; COMB Node = 'Clock_Divider:inst5\|Add0~21'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Clock_Divider:inst5|Add0~19 Clock_Divider:inst5|Add0~21 } "NODE_NAME" } } { "div/div.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.645 ns Clock_Divider:inst5\|Add0~23 7 COMB LCCOMB_X29_Y27_N22 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.645 ns; Loc. = LCCOMB_X29_Y27_N22; Fanout = 2; COMB Node = 'Clock_Divider:inst5\|Add0~23'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Clock_Divider:inst5|Add0~21 Clock_Divider:inst5|Add0~23 } "NODE_NAME" } } { "div/div.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.716 ns Clock_Divider:inst5\|Add0~25 8 COMB LCCOMB_X29_Y27_N24 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.716 ns; Loc. = LCCOMB_X29_Y27_N24; Fanout = 2; COMB Node = 'Clock_Divider:inst5\|Add0~25'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Clock_Divider:inst5|Add0~23 Clock_Divider:inst5|Add0~25 } "NODE_NAME" } } { "div/div.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.787 ns Clock_Divider:inst5\|Add0~27 9 COMB LCCOMB_X29_Y27_N26 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.787 ns; Loc. = LCCOMB_X29_Y27_N26; Fanout = 2; COMB Node = 'Clock_Divider:inst5\|Add0~27'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Clock_Divider:inst5|Add0~25 Clock_Divider:inst5|Add0~27 } "NODE_NAME" } } { "div/div.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.858 ns Clock_Divider:inst5\|Add0~29 10 COMB LCCOMB_X29_Y27_N28 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.858 ns; Loc. = LCCOMB_X29_Y27_N28; Fanout = 2; COMB Node = 'Clock_Divider:inst5\|Add0~29'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Clock_Divider:inst5|Add0~27 Clock_Divider:inst5|Add0~29 } "NODE_NAME" } } { "div/div.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 2.004 ns Clock_Divider:inst5\|Add0~31 11 COMB LCCOMB_X29_Y27_N30 2 " "Info: 11: + IC(0.000 ns) + CELL(0.146 ns) = 2.004 ns; Loc. = LCCOMB_X29_Y27_N30; Fanout = 2; COMB Node = 'Clock_Divider:inst5\|Add0~31'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { Clock_Divider:inst5|Add0~29 Clock_Divider:inst5|Add0~31 } "NODE_NAME" } } { "div/div.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.075 ns Clock_Divider:inst5\|Add0~33 12 COMB LCCOMB_X29_Y26_N0 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 2.075 ns; Loc. = LCCOMB_X29_Y26_N0; Fanout = 2; COMB Node = 'Clock_Divider:inst5\|Add0~33'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Clock_Divider:inst5|Add0~31 Clock_Divider:inst5|Add0~33 } "NODE_NAME" } } { "div/div.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.146 ns Clock_Divider:inst5\|Add0~35 13 COMB LCCOMB_X29_Y26_N2 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 2.146 ns; Loc. = LCCOMB_X29_Y26_N2; Fanout = 2; COMB Node = 'Clock_Divider:inst5\|Add0~35'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Clock_Divider:inst5|Add0~33 Clock_Divider:inst5|Add0~35 } "NODE_NAME" } } { "div/div.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.217 ns Clock_Divider:inst5\|Add0~37 14 COMB LCCOMB_X29_Y26_N4 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 2.217 ns; Loc. = LCCOMB_X29_Y26_N4; Fanout = 2; COMB Node = 'Clock_Divider:inst5\|Add0~37'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Clock_Divider:inst5|Add0~35 Clock_Divider:inst5|Add0~37 } "NODE_NAME" } } { "div/div.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.288 ns Clock_Divider:inst5\|Add0~39 15 COMB LCCOMB_X29_Y26_N6 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 2.288 ns; Loc. = LCCOMB_X29_Y26_N6; Fanout = 2; COMB Node = 'Clock_Divider:inst5\|Add0~39'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Clock_Divider:inst5|Add0~37 Clock_Divider:inst5|Add0~39 } "NODE_NAME" } } { "div/div.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.359 ns Clock_Divider:inst5\|Add0~41 16 COMB LCCOMB_X29_Y26_N8 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 2.359 ns; Loc. = LCCOMB_X29_Y26_N8; Fanout = 2; COMB Node = 'Clock_Divider:inst5\|Add0~41'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Clock_Divider:inst5|Add0~39 Clock_Divider:inst5|Add0~41 } "NODE_NAME" } } { "div/div.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.430 ns Clock_Divider:inst5\|Add0~43 17 COMB LCCOMB_X29_Y26_N10 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 2.430 ns; Loc. = LCCOMB_X29_Y26_N10; Fanout = 2; COMB Node = 'Clock_Divider:inst5\|Add0~43'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Clock_Divider:inst5|Add0~41 Clock_Divider:inst5|Add0~43 } "NODE_NAME" } } { "div/div.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.501 ns Clock_Divider:inst5\|Add0~45 18 COMB LCCOMB_X29_Y26_N12 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 2.501 ns; Loc. = LCCOMB_X29_Y26_N12; Fanout = 2; COMB Node = 'Clock_Divider:inst5\|Add0~45'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Clock_Divider:inst5|Add0~43 Clock_Divider:inst5|Add0~45 } "NODE_NAME" } } { "div/div.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.660 ns Clock_Divider:inst5\|Add0~47 19 COMB LCCOMB_X29_Y26_N14 2 " "Info: 19: + IC(0.000 ns) + CELL(0.159 ns) = 2.660 ns; Loc. = LCCOMB_X29_Y26_N14; Fanout = 2; COMB Node = 'Clock_Divider:inst5\|Add0~47'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Clock_Divider:inst5|Add0~45 Clock_Divider:inst5|Add0~47 } "NODE_NAME" } } { "div/div.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.070 ns Clock_Divider:inst5\|Add0~48 20 COMB LCCOMB_X29_Y26_N16 1 " "Info: 20: + IC(0.000 ns) + CELL(0.410 ns) = 3.070 ns; Loc. = LCCOMB_X29_Y26_N16; Fanout = 1; COMB Node = 'Clock_Divider:inst5\|Add0~48'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Clock_Divider:inst5|Add0~47 Clock_Divider:inst5|Add0~48 } "NODE_NAME" } } { "div/div.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.448 ns) + CELL(0.275 ns) 3.793 ns Clock_Divider:inst5\|count~32 21 COMB LCCOMB_X28_Y26_N6 1 " "Info: 21: + IC(0.448 ns) + CELL(0.275 ns) = 3.793 ns; Loc. = LCCOMB_X28_Y26_N6; Fanout = 1; COMB Node = 'Clock_Divider:inst5\|count~32'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.723 ns" { Clock_Divider:inst5|Add0~48 Clock_Divider:inst5|count~32 } "NODE_NAME" } } { "div/div.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.877 ns Clock_Divider:inst5\|count\[24\] 22 REG LCFF_X28_Y26_N7 3 " "Info: 22: + IC(0.000 ns) + CELL(0.084 ns) = 3.877 ns; Loc. = LCFF_X28_Y26_N7; Fanout = 3; REG Node = 'Clock_Divider:inst5\|count\[24\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Clock_Divider:inst5|count~32 Clock_Divider:inst5|count[24] } "NODE_NAME" } } { "div/div.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.641 ns ( 68.12 % ) " "Info: Total cell delay = 2.641 ns ( 68.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.236 ns ( 31.88 % ) " "Info: Total interconnect delay = 1.236 ns ( 31.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.877 ns" { Clock_Divider:inst5|count[6] Clock_Divider:inst5|Add0~13 Clock_Divider:inst5|Add0~15 Clock_Divider:inst5|Add0~17 Clock_Divider:inst5|Add0~19 Clock_Divider:inst5|Add0~21 Clock_Divider:inst5|Add0~23 Clock_Divider:inst5|Add0~25 Clock_Divider:inst5|Add0~27 Clock_Divider:inst5|Add0~29 Clock_Divider:inst5|Add0~31 Clock_Divider:inst5|Add0~33 Clock_Divider:inst5|Add0~35 Clock_Divider:inst5|Add0~37 Clock_Divider:inst5|Add0~39 Clock_Divider:inst5|Add0~41 Clock_Divider:inst5|Add0~43 Clock_Divider:inst5|Add0~45 Clock_Divider:inst5|Add0~47 Clock_Divider:inst5|Add0~48 Clock_Divider:inst5|count~32 Clock_Divider:inst5|count[24] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.877 ns" { Clock_Divider:inst5|count[6] {} Clock_Divider:inst5|Add0~13 {} Clock_Divider:inst5|Add0~15 {} Clock_Divider:inst5|Add0~17 {} Clock_Divider:inst5|Add0~19 {} Clock_Divider:inst5|Add0~21 {} Clock_Divider:inst5|Add0~23 {} Clock_Divider:inst5|Add0~25 {} Clock_Divider:inst5|Add0~27 {} Clock_Divider:inst5|Add0~29 {} Clock_Divider:inst5|Add0~31 {} Clock_Divider:inst5|Add0~33 {} Clock_Divider:inst5|Add0~35 {} Clock_Divider:inst5|Add0~37 {} Clock_Divider:inst5|Add0~39 {} Clock_Divider:inst5|Add0~41 {} Clock_Divider:inst5|Add0~43 {} Clock_Divider:inst5|Add0~45 {} Clock_Divider:inst5|Add0~47 {} Clock_Divider:inst5|Add0~48 {} Clock_Divider:inst5|count~32 {} Clock_Divider:inst5|count[24] {} } { 0.000ns 0.788ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.448ns 0.000ns } { 0.000ns 0.414ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.001 ns - Smallest " "Info: - Smallest clock skew is -0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.666 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.666 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "div/div.bdf" "" { Schematic "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.bdf" { { 128 160 328 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G2 32 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "div/div.bdf" "" { Schematic "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.bdf" { { 128 160 328 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 2.666 ns Clock_Divider:inst5\|count\[24\] 3 REG LCFF_X28_Y26_N7 3 " "Info: 3: + IC(1.012 ns) + CELL(0.537 ns) = 2.666 ns; Loc. = LCFF_X28_Y26_N7; Fanout = 3; REG Node = 'Clock_Divider:inst5\|count\[24\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { clk~clkctrl Clock_Divider:inst5|count[24] } "NODE_NAME" } } { "div/div.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.61 % ) " "Info: Total cell delay = 1.536 ns ( 57.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.130 ns ( 42.39 % ) " "Info: Total interconnect delay = 1.130 ns ( 42.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.666 ns" { clk clk~clkctrl Clock_Divider:inst5|count[24] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.666 ns" { clk {} clk~combout {} clk~clkctrl {} Clock_Divider:inst5|count[24] {} } { 0.000ns 0.000ns 0.118ns 1.012ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.667 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.667 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "div/div.bdf" "" { Schematic "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.bdf" { { 128 160 328 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G2 32 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "div/div.bdf" "" { Schematic "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.bdf" { { 128 160 328 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.537 ns) 2.667 ns Clock_Divider:inst5\|count\[6\] 3 REG LCFF_X30_Y26_N3 3 " "Info: 3: + IC(1.013 ns) + CELL(0.537 ns) = 2.667 ns; Loc. = LCFF_X30_Y26_N3; Fanout = 3; REG Node = 'Clock_Divider:inst5\|count\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.550 ns" { clk~clkctrl Clock_Divider:inst5|count[6] } "NODE_NAME" } } { "div/div.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.59 % ) " "Info: Total cell delay = 1.536 ns ( 57.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.131 ns ( 42.41 % ) " "Info: Total interconnect delay = 1.131 ns ( 42.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.667 ns" { clk clk~clkctrl Clock_Divider:inst5|count[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.667 ns" { clk {} clk~combout {} clk~clkctrl {} Clock_Divider:inst5|count[6] {} } { 0.000ns 0.000ns 0.118ns 1.013ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.666 ns" { clk clk~clkctrl Clock_Divider:inst5|count[24] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.666 ns" { clk {} clk~combout {} clk~clkctrl {} Clock_Divider:inst5|count[24] {} } { 0.000ns 0.000ns 0.118ns 1.012ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.667 ns" { clk clk~clkctrl Clock_Divider:inst5|count[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.667 ns" { clk {} clk~combout {} clk~clkctrl {} Clock_Divider:inst5|count[6] {} } { 0.000ns 0.000ns 0.118ns 1.013ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "div/div.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "div/div.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.877 ns" { Clock_Divider:inst5|count[6] Clock_Divider:inst5|Add0~13 Clock_Divider:inst5|Add0~15 Clock_Divider:inst5|Add0~17 Clock_Divider:inst5|Add0~19 Clock_Divider:inst5|Add0~21 Clock_Divider:inst5|Add0~23 Clock_Divider:inst5|Add0~25 Clock_Divider:inst5|Add0~27 Clock_Divider:inst5|Add0~29 Clock_Divider:inst5|Add0~31 Clock_Divider:inst5|Add0~33 Clock_Divider:inst5|Add0~35 Clock_Divider:inst5|Add0~37 Clock_Divider:inst5|Add0~39 Clock_Divider:inst5|Add0~41 Clock_Divider:inst5|Add0~43 Clock_Divider:inst5|Add0~45 Clock_Divider:inst5|Add0~47 Clock_Divider:inst5|Add0~48 Clock_Divider:inst5|count~32 Clock_Divider:inst5|count[24] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.877 ns" { Clock_Divider:inst5|count[6] {} Clock_Divider:inst5|Add0~13 {} Clock_Divider:inst5|Add0~15 {} Clock_Divider:inst5|Add0~17 {} Clock_Divider:inst5|Add0~19 {} Clock_Divider:inst5|Add0~21 {} Clock_Divider:inst5|Add0~23 {} Clock_Divider:inst5|Add0~25 {} Clock_Divider:inst5|Add0~27 {} Clock_Divider:inst5|Add0~29 {} Clock_Divider:inst5|Add0~31 {} Clock_Divider:inst5|Add0~33 {} Clock_Divider:inst5|Add0~35 {} Clock_Divider:inst5|Add0~37 {} Clock_Divider:inst5|Add0~39 {} Clock_Divider:inst5|Add0~41 {} Clock_Divider:inst5|Add0~43 {} Clock_Divider:inst5|Add0~45 {} Clock_Divider:inst5|Add0~47 {} Clock_Divider:inst5|Add0~48 {} Clock_Divider:inst5|count~32 {} Clock_Divider:inst5|count[24] {} } { 0.000ns 0.788ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.448ns 0.000ns } { 0.000ns 0.414ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.275ns 0.084ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.666 ns" { clk clk~clkctrl Clock_Divider:inst5|count[24] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.666 ns" { clk {} clk~combout {} clk~clkctrl {} Clock_Divider:inst5|count[24] {} } { 0.000ns 0.000ns 0.118ns 1.012ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.667 ns" { clk clk~clkctrl Clock_Divider:inst5|count[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.667 ns" { clk {} clk~combout {} clk~clkctrl {} Clock_Divider:inst5|count[6] {} } { 0.000ns 0.000ns 0.118ns 1.013ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Counter_BCD:inst\|temp\[3\] Load clk 0.799 ns register " "Info: tsu for register \"Counter_BCD:inst\|temp\[3\]\" (data pin = \"Load\", clock pin = \"clk\") is 0.799 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.648 ns + Longest pin register " "Info: + Longest pin to register delay is 7.648 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns Load 1 PIN PIN_P23 4 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 4; PIN Node = 'Load'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Load } "NODE_NAME" } } { "div/div.bdf" "" { Schematic "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.bdf" { { 312 128 296 328 "Load" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.147 ns) + CELL(0.659 ns) 7.648 ns Counter_BCD:inst\|temp\[3\] 2 REG LCFF_X23_Y4_N1 9 " "Info: 2: + IC(6.147 ns) + CELL(0.659 ns) = 7.648 ns; Loc. = LCFF_X23_Y4_N1; Fanout = 9; REG Node = 'Counter_BCD:inst\|temp\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.806 ns" { Load Counter_BCD:inst|temp[3] } "NODE_NAME" } } { "BCD_counter.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/BCD_counter.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.501 ns ( 19.63 % ) " "Info: Total cell delay = 1.501 ns ( 19.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.147 ns ( 80.37 % ) " "Info: Total interconnect delay = 6.147 ns ( 80.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.648 ns" { Load Counter_BCD:inst|temp[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.648 ns" { Load {} Load~combout {} Counter_BCD:inst|temp[3] {} } { 0.000ns 0.000ns 6.147ns } { 0.000ns 0.842ns 0.659ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "BCD_counter.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/BCD_counter.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.813 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 6.813 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "div/div.bdf" "" { Schematic "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.bdf" { { 128 160 328 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.859 ns) + CELL(0.787 ns) 3.645 ns Clock_Divider:inst5\|tmp 2 REG LCFF_X28_Y26_N25 2 " "Info: 2: + IC(1.859 ns) + CELL(0.787 ns) = 3.645 ns; Loc. = LCFF_X28_Y26_N25; Fanout = 2; REG Node = 'Clock_Divider:inst5\|tmp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.646 ns" { clk Clock_Divider:inst5|tmp } "NODE_NAME" } } { "div/div.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.598 ns) + CELL(0.000 ns) 5.243 ns Clock_Divider:inst5\|tmp~clkctrl 3 COMB CLKCTRL_G10 4 " "Info: 3: + IC(1.598 ns) + CELL(0.000 ns) = 5.243 ns; Loc. = CLKCTRL_G10; Fanout = 4; COMB Node = 'Clock_Divider:inst5\|tmp~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.598 ns" { Clock_Divider:inst5|tmp Clock_Divider:inst5|tmp~clkctrl } "NODE_NAME" } } { "div/div.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.033 ns) + CELL(0.537 ns) 6.813 ns Counter_BCD:inst\|temp\[3\] 4 REG LCFF_X23_Y4_N1 9 " "Info: 4: + IC(1.033 ns) + CELL(0.537 ns) = 6.813 ns; Loc. = LCFF_X23_Y4_N1; Fanout = 9; REG Node = 'Counter_BCD:inst\|temp\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { Clock_Divider:inst5|tmp~clkctrl Counter_BCD:inst|temp[3] } "NODE_NAME" } } { "BCD_counter.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/BCD_counter.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 34.10 % ) " "Info: Total cell delay = 2.323 ns ( 34.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.490 ns ( 65.90 % ) " "Info: Total interconnect delay = 4.490 ns ( 65.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.813 ns" { clk Clock_Divider:inst5|tmp Clock_Divider:inst5|tmp~clkctrl Counter_BCD:inst|temp[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.813 ns" { clk {} clk~combout {} Clock_Divider:inst5|tmp {} Clock_Divider:inst5|tmp~clkctrl {} Counter_BCD:inst|temp[3] {} } { 0.000ns 0.000ns 1.859ns 1.598ns 1.033ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.648 ns" { Load Counter_BCD:inst|temp[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.648 ns" { Load {} Load~combout {} Counter_BCD:inst|temp[3] {} } { 0.000ns 0.000ns 6.147ns } { 0.000ns 0.842ns 0.659ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.813 ns" { clk Clock_Divider:inst5|tmp Clock_Divider:inst5|tmp~clkctrl Counter_BCD:inst|temp[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.813 ns" { clk {} clk~combout {} Clock_Divider:inst5|tmp {} Clock_Divider:inst5|tmp~clkctrl {} Counter_BCD:inst|temp[3] {} } { 0.000ns 0.000ns 1.859ns 1.598ns 1.033ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk S\[6\] Counter_BCD:inst\|temp\[3\] 12.015 ns register " "Info: tco from clock \"clk\" to destination pin \"S\[6\]\" through register \"Counter_BCD:inst\|temp\[3\]\" is 12.015 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.813 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 6.813 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "div/div.bdf" "" { Schematic "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.bdf" { { 128 160 328 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.859 ns) + CELL(0.787 ns) 3.645 ns Clock_Divider:inst5\|tmp 2 REG LCFF_X28_Y26_N25 2 " "Info: 2: + IC(1.859 ns) + CELL(0.787 ns) = 3.645 ns; Loc. = LCFF_X28_Y26_N25; Fanout = 2; REG Node = 'Clock_Divider:inst5\|tmp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.646 ns" { clk Clock_Divider:inst5|tmp } "NODE_NAME" } } { "div/div.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.598 ns) + CELL(0.000 ns) 5.243 ns Clock_Divider:inst5\|tmp~clkctrl 3 COMB CLKCTRL_G10 4 " "Info: 3: + IC(1.598 ns) + CELL(0.000 ns) = 5.243 ns; Loc. = CLKCTRL_G10; Fanout = 4; COMB Node = 'Clock_Divider:inst5\|tmp~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.598 ns" { Clock_Divider:inst5|tmp Clock_Divider:inst5|tmp~clkctrl } "NODE_NAME" } } { "div/div.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.033 ns) + CELL(0.537 ns) 6.813 ns Counter_BCD:inst\|temp\[3\] 4 REG LCFF_X23_Y4_N1 9 " "Info: 4: + IC(1.033 ns) + CELL(0.537 ns) = 6.813 ns; Loc. = LCFF_X23_Y4_N1; Fanout = 9; REG Node = 'Counter_BCD:inst\|temp\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { Clock_Divider:inst5|tmp~clkctrl Counter_BCD:inst|temp[3] } "NODE_NAME" } } { "BCD_counter.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/BCD_counter.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 34.10 % ) " "Info: Total cell delay = 2.323 ns ( 34.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.490 ns ( 65.90 % ) " "Info: Total interconnect delay = 4.490 ns ( 65.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.813 ns" { clk Clock_Divider:inst5|tmp Clock_Divider:inst5|tmp~clkctrl Counter_BCD:inst|temp[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.813 ns" { clk {} clk~combout {} Clock_Divider:inst5|tmp {} Clock_Divider:inst5|tmp~clkctrl {} Counter_BCD:inst|temp[3] {} } { 0.000ns 0.000ns 1.859ns 1.598ns 1.033ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "BCD_counter.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/BCD_counter.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.952 ns + Longest register pin " "Info: + Longest register to pin delay is 4.952 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Counter_BCD:inst\|temp\[3\] 1 REG LCFF_X23_Y4_N1 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y4_N1; Fanout = 9; REG Node = 'Counter_BCD:inst\|temp\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter_BCD:inst|temp[3] } "NODE_NAME" } } { "BCD_counter.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/BCD_counter.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.598 ns) + CELL(0.438 ns) 1.036 ns segment:inst1\|Mux0~0 2 COMB LCCOMB_X23_Y4_N24 1 " "Info: 2: + IC(0.598 ns) + CELL(0.438 ns) = 1.036 ns; Loc. = LCCOMB_X23_Y4_N24; Fanout = 1; COMB Node = 'segment:inst1\|Mux0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.036 ns" { Counter_BCD:inst|temp[3] segment:inst1|Mux0~0 } "NODE_NAME" } } { "TPBCD.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/TPBCD.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.128 ns) + CELL(2.788 ns) 4.952 ns S\[6\] 3 PIN PIN_V13 0 " "Info: 3: + IC(1.128 ns) + CELL(2.788 ns) = 4.952 ns; Loc. = PIN_V13; Fanout = 0; PIN Node = 'S\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.916 ns" { segment:inst1|Mux0~0 S[6] } "NODE_NAME" } } { "div/div.bdf" "" { Schematic "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.bdf" { { 184 880 1056 200 "S\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.226 ns ( 65.15 % ) " "Info: Total cell delay = 3.226 ns ( 65.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.726 ns ( 34.85 % ) " "Info: Total interconnect delay = 1.726 ns ( 34.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.952 ns" { Counter_BCD:inst|temp[3] segment:inst1|Mux0~0 S[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.952 ns" { Counter_BCD:inst|temp[3] {} segment:inst1|Mux0~0 {} S[6] {} } { 0.000ns 0.598ns 1.128ns } { 0.000ns 0.438ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.813 ns" { clk Clock_Divider:inst5|tmp Clock_Divider:inst5|tmp~clkctrl Counter_BCD:inst|temp[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.813 ns" { clk {} clk~combout {} Clock_Divider:inst5|tmp {} Clock_Divider:inst5|tmp~clkctrl {} Counter_BCD:inst|temp[3] {} } { 0.000ns 0.000ns 1.859ns 1.598ns 1.033ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.952 ns" { Counter_BCD:inst|temp[3] segment:inst1|Mux0~0 S[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.952 ns" { Counter_BCD:inst|temp[3] {} segment:inst1|Mux0~0 {} S[6] {} } { 0.000ns 0.598ns 1.128ns } { 0.000ns 0.438ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Counter_BCD:inst\|temp\[3\] C clk 3.837 ns register " "Info: th for register \"Counter_BCD:inst\|temp\[3\]\" (data pin = \"C\", clock pin = \"clk\") is 3.837 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.813 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 6.813 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "div/div.bdf" "" { Schematic "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.bdf" { { 128 160 328 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.859 ns) + CELL(0.787 ns) 3.645 ns Clock_Divider:inst5\|tmp 2 REG LCFF_X28_Y26_N25 2 " "Info: 2: + IC(1.859 ns) + CELL(0.787 ns) = 3.645 ns; Loc. = LCFF_X28_Y26_N25; Fanout = 2; REG Node = 'Clock_Divider:inst5\|tmp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.646 ns" { clk Clock_Divider:inst5|tmp } "NODE_NAME" } } { "div/div.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.598 ns) + CELL(0.000 ns) 5.243 ns Clock_Divider:inst5\|tmp~clkctrl 3 COMB CLKCTRL_G10 4 " "Info: 3: + IC(1.598 ns) + CELL(0.000 ns) = 5.243 ns; Loc. = CLKCTRL_G10; Fanout = 4; COMB Node = 'Clock_Divider:inst5\|tmp~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.598 ns" { Clock_Divider:inst5|tmp Clock_Divider:inst5|tmp~clkctrl } "NODE_NAME" } } { "div/div.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.033 ns) + CELL(0.537 ns) 6.813 ns Counter_BCD:inst\|temp\[3\] 4 REG LCFF_X23_Y4_N1 9 " "Info: 4: + IC(1.033 ns) + CELL(0.537 ns) = 6.813 ns; Loc. = LCFF_X23_Y4_N1; Fanout = 9; REG Node = 'Counter_BCD:inst\|temp\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { Clock_Divider:inst5|tmp~clkctrl Counter_BCD:inst|temp[3] } "NODE_NAME" } } { "BCD_counter.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/BCD_counter.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 34.10 % ) " "Info: Total cell delay = 2.323 ns ( 34.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.490 ns ( 65.90 % ) " "Info: Total interconnect delay = 4.490 ns ( 65.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.813 ns" { clk Clock_Divider:inst5|tmp Clock_Divider:inst5|tmp~clkctrl Counter_BCD:inst|temp[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.813 ns" { clk {} clk~combout {} Clock_Divider:inst5|tmp {} Clock_Divider:inst5|tmp~clkctrl {} Counter_BCD:inst|temp[3] {} } { 0.000ns 0.000ns 1.859ns 1.598ns 1.033ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "BCD_counter.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/BCD_counter.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.242 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.242 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns C 1 PIN PIN_N1 7 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N1; Fanout = 7; PIN Node = 'C'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { C } "NODE_NAME" } } { "div/div.bdf" "" { Schematic "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.bdf" { { 112 376 544 128 "C" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.749 ns) + CELL(0.410 ns) 3.158 ns Counter_BCD:inst\|temp\[3\]~16 2 COMB LCCOMB_X23_Y4_N0 1 " "Info: 2: + IC(1.749 ns) + CELL(0.410 ns) = 3.158 ns; Loc. = LCCOMB_X23_Y4_N0; Fanout = 1; COMB Node = 'Counter_BCD:inst\|temp\[3\]~16'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.159 ns" { C Counter_BCD:inst|temp[3]~16 } "NODE_NAME" } } { "BCD_counter.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/BCD_counter.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.242 ns Counter_BCD:inst\|temp\[3\] 3 REG LCFF_X23_Y4_N1 9 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 3.242 ns; Loc. = LCFF_X23_Y4_N1; Fanout = 9; REG Node = 'Counter_BCD:inst\|temp\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Counter_BCD:inst|temp[3]~16 Counter_BCD:inst|temp[3] } "NODE_NAME" } } { "BCD_counter.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/BCD_counter.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.493 ns ( 46.05 % ) " "Info: Total cell delay = 1.493 ns ( 46.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.749 ns ( 53.95 % ) " "Info: Total interconnect delay = 1.749 ns ( 53.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.242 ns" { C Counter_BCD:inst|temp[3]~16 Counter_BCD:inst|temp[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.242 ns" { C {} C~combout {} Counter_BCD:inst|temp[3]~16 {} Counter_BCD:inst|temp[3] {} } { 0.000ns 0.000ns 1.749ns 0.000ns } { 0.000ns 0.999ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.813 ns" { clk Clock_Divider:inst5|tmp Clock_Divider:inst5|tmp~clkctrl Counter_BCD:inst|temp[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.813 ns" { clk {} clk~combout {} Clock_Divider:inst5|tmp {} Clock_Divider:inst5|tmp~clkctrl {} Counter_BCD:inst|temp[3] {} } { 0.000ns 0.000ns 1.859ns 1.598ns 1.033ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.242 ns" { C Counter_BCD:inst|temp[3]~16 Counter_BCD:inst|temp[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.242 ns" { C {} C~combout {} Counter_BCD:inst|temp[3]~16 {} Counter_BCD:inst|temp[3] {} } { 0.000ns 0.000ns 1.749ns 0.000ns } { 0.000ns 0.999ns 0.410ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "186 " "Info: Peak virtual memory: 186 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 11 09:31:25 2023 " "Info: Processing ended: Mon Sep 11 09:31:25 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
