{
  "id": "10",
  "stream": "computer-science-information-technology",
  "packet": "2024-N",
  "year": "2024",
  "type": "MCQ",
  "key": "(C) \nSol.\n \nTo transfer 8 bytes, it requires 1 cycle time.\n\nPAGE\n8\n\n1 cycle \n1 MHZ\n0.25\n4\n\uf03d\n\uf03d\nmicro sec.\n% of time CPU Block \nTransfer timetomemory\nPreparation time\n\uf03d\n0.25\n0.01\nprep.time\n\uf03d\nPrep.time = 25 microsecond\n\nIn \n25\u03bcs\n  8 Byte data transferred\n\uf05c\n In \n25\u03bcs\n  \n8 8\n\uf0b4\nbit data transferred\n\uf05c\n In 1 second data transferred\n\uf0b4\n\uf03d\n\uf0b4\n second\n6\n8 8bit\n25 10\n\uf02d\n6\n2.56 10 bps\n\uf03d\n\uf0b4\n25,60,0000\n\uf03d\n bit per second\nHence, the correct option is (C)",
  "question_text": "Question 10 \n \nIn the \n4 4\n\uf0b4\n array shown below, each cell of the three rows has either a cross (x) or a number.\n\nPAGE\n7\n\n1\n4\n3\n5\n5\n4\n3\n6\nThe number in a cell represents the count of the immediate neighboring cells (left, right, top. bottom, \ndiagonals) NOT having a cross (\nX\n). Given that the last row has no crosses (\nX\n), the sum of the four \nnumbers to be filled in the last row is \n \n  \n \n \n[\nLogical Reasoning, 3]\n(A) 11 \n(B) 10 \n \n(C) 12 \n(D) 9 \nAns. \n(A) \nSol.\n1\nX\n4\n3\n5\nWhatever element\ncame on this box\u2019s\nboundary that all\nare neighbores are\nof circled = 5\nX\n5\n4\n3\nX\n6\nX\ntotal neighores\nof = 5\n1\n\ud835\udc08\n\ud835\udc2c\ud835\udc2d\n\ud835\udc29\ud835\udc25\ud835\udc1a\ud835\udc1c\ud835\udc1e\u2236\n \nIt has 2 neighbors so value \n= 2\n \n \n \n \n \nII\nnd\n \n\ud835\udc29\ud835\udc25\ud835\udc1a\ud835\udc1c\ud835\udc1e \n:\n \nIt\n has 4 neighbors so value \n= 4\n \n \nIII\nrd\n place :\n It has 3 neighbors so value \n= 3\n \nIV\nth\n place :\n It has 2 neighbor so value \n= 2\nst\n2\nnd\n3\nrd\n4\nth\n2 \n4 \n3 \n2\nSum of Last row\n = 2 + 4 + 3 + 2 = 11\n \n \nHence, the correct option is (A).\nQ.11 \u2013 Q.35 Carry ONE mark Each \nQuestion 11                              \n[Computer Organization & Architecture (Input Output Organization)]\nConsider a computer with a 4 MHz processor. Its DMA controller can transfer 8 bytes in 1 cycle from a \ndevice to main memory through cycle stealing at regular intervals. Which one of the following is the data \ntransfer rate (in bits per second) of the DMA controller if 1% of the processor cycles are used for DMA?\n(A) 25,60,000 \n(B) 32,00\n(C) 25,60,000 \n(D) 32,000",
  "answer_text": "(C) \nSol.\n \nTo transfer 8 bytes, it requires 1 cycle time.\n\nPAGE\n8\n\n1 cycle \n1 MHZ\n0.25\n4\n\uf03d\n\uf03d\nmicro sec.\n% of time CPU Block \nTransfer timetomemory\nPreparation time\n\uf03d\n0.25\n0.01\nprep.time\n\uf03d\nPrep.time = 25 microsecond\n\nIn \n25\u03bcs\n  8 Byte data transferred\n\uf05c\n In \n25\u03bcs\n  \n8 8\n\uf0b4\nbit data transferred\n\uf05c\n In 1 second data transferred\n\uf0b4\n\uf03d\n\uf0b4\n second\n6\n8 8bit\n25 10\n\uf02d\n6\n2.56 10 bps\n\uf03d\n\uf0b4\n25,60,0000\n\uf03d\n bit per second\nHence, the correct option is (C)",
  "explanation_text": ""
}