Active-HDL 9.2.2499.sp1.36.4586  2020-12-30 20:40:05

Elaboration top modules:
Verilog Module                cla_behav_tb


--------------------------------------------------------------------------------------------------------
Verilog Module          | Library       | Info | Compiler Version                | Compilation Options
--------------------------------------------------------------------------------------------------------
cla_behav_tb            | cla_4bit_gate |      | 9.2.2499.sp1.36.4586  (Windows) | -l CLA_4bit_gate -O2
cla_behav               | cla_4bit_gate |      | 9.2.2499.sp1.36.4586  (Windows) | -l CLA_4bit_gate -O2
--------------------------------------------------------------------------------------------------------

--------------------------------------------------------------------------------------------------------
Library                 | Comment
--------------------------------------------------------------------------------------------------------
cla_4bit_gate           | None
--------------------------------------------------------------------------------------------------------


Simulation Options: asim -O5 +access +r +m+cla_behav_tb cla_behav_tb

