../verilog/IBex/shared/prim_clock_gating.v
