<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>rlTxPhShiftMonConf_t Struct Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">rlTxPhShiftMonConf_t Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>TX Phase shifter monitoring configuration.  
 <a href="structrl_tx_ph_shift_mon_conf__t.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="rl__monitoring_8h_source.html">control/mmwavelink/include/rl_monitoring.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a3116db21722c5441bf328dea8cbb8dca"><td class="memItemLeft" align="right" valign="top"><a id="a3116db21722c5441bf328dea8cbb8dca"></a>
rlUInt8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structrl_tx_ph_shift_mon_conf__t.html#a3116db21722c5441bf328dea8cbb8dca">profileIndx</a></td></tr>
<tr class="memdesc:a3116db21722c5441bf328dea8cbb8dca"><td class="mdescLeft">&#160;</td><td class="mdescRight">This field indicates the Profile Index for which this configuration applies. <br /></td></tr>
<tr class="separator:a3116db21722c5441bf328dea8cbb8dca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02eb6ffc47139b149d2eafff8dc21157"><td class="memItemLeft" align="right" valign="top"><a id="a02eb6ffc47139b149d2eafff8dc21157"></a>
rlUInt8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structrl_tx_ph_shift_mon_conf__t.html#a02eb6ffc47139b149d2eafff8dc21157">reportMode</a></td></tr>
<tr class="memdesc:a02eb6ffc47139b149d2eafff8dc21157"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value Definition <br />
 0 Report is sent every monitoring period without threshold check <br />
 1 Report is send only upon a failure (after checking for thresholds) <br />
 2 Report is sent every monitoring period with threshold check. <br />
. <br /></td></tr>
<tr class="separator:a02eb6ffc47139b149d2eafff8dc21157"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ae93cc97ec10580c820ec385f50ed04"><td class="memItemLeft" align="right" valign="top"><a id="a5ae93cc97ec10580c820ec385f50ed04"></a>
rlUInt16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structrl_tx_ph_shift_mon_conf__t.html#a5ae93cc97ec10580c820ec385f50ed04">reserved0</a></td></tr>
<tr class="memdesc:a5ae93cc97ec10580c820ec385f50ed04"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved for Future use. <br /></td></tr>
<tr class="separator:a5ae93cc97ec10580c820ec385f50ed04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18e57dbc09d716b7453b13bf49b03d40"><td class="memItemLeft" align="right" valign="top"><a id="a18e57dbc09d716b7453b13bf49b03d40"></a>
rlUInt8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structrl_tx_ph_shift_mon_conf__t.html#a18e57dbc09d716b7453b13bf49b03d40">phShifterMonCfg</a></td></tr>
<tr class="memdesc:a18e57dbc09d716b7453b13bf49b03d40"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable at least two phase settings to measure phase error and to apply threshold in reporting mode 1 and 2. <br />
 Bit Definition <br />
 b0 Phase shifter phase1 monitor enable bit <br />
 b1 Phase shifter phase2 monitor enable bit <br />
 b2 Phase shifter phase3 monitor enable bit <br />
 b3 Phase shifter phase4 monitor enable bit <br />
 b7:4 RESERVED. <br /></td></tr>
<tr class="separator:a18e57dbc09d716b7453b13bf49b03d40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4939a2bc7f0d2171048c1f488d40b864"><td class="memItemLeft" align="right" valign="top"><a id="a4939a2bc7f0d2171048c1f488d40b864"></a>
rlUInt8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structrl_tx_ph_shift_mon_conf__t.html#a4939a2bc7f0d2171048c1f488d40b864">rxEn</a></td></tr>
<tr class="memdesc:a4939a2bc7f0d2171048c1f488d40b864"><td class="mdescLeft">&#160;</td><td class="mdescRight">This field indicates the RX channels that should be enabled for TX to RX loopback measurement. Setting the corresponding bit to 1 enables that channel for measurement and the average measured value is reported out. <br />
 Bit Definition <br />
 b0 RX0 <br />
 b1 RX1 <br />
 b2 RX2 <br />
 b3 RX3 <br />
 b7:4 RESERVED. <br /></td></tr>
<tr class="separator:a4939a2bc7f0d2171048c1f488d40b864"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a631b66bfc46ed7fc12cfd7b6ddc77f1f"><td class="memItemLeft" align="right" valign="top">rlInt8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structrl_tx_ph_shift_mon_conf__t.html#a631b66bfc46ed7fc12cfd7b6ddc77f1f">monChirpSlope</a></td></tr>
<tr class="memdesc:a631b66bfc46ed7fc12cfd7b6ddc77f1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frequency slope for each monitoring chirp is encoded in 1 bytes (8 bit signed number). <br />
 For 77GHz Devices (76GHz to 81GHz): <br />
 1 LSB = 3.6e9 * 900/2^26 Hz ~ 48.279 kHz/us <br />
 Valid range: -128 to +127 (Max 6.13 MHz/us) <br />
 For 60GHz Devices (57GHz to 64GHz): <br />
 1 LSB = 2.7e9 * 900/2^26 Hz ~ 36.21 kHz/us <br />
 Valid range: -128 to +127 (Max 4.63 MHz/us) <br />
.  <a href="#a631b66bfc46ed7fc12cfd7b6ddc77f1f">More...</a><br /></td></tr>
<tr class="separator:a631b66bfc46ed7fc12cfd7b6ddc77f1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c1cb4661d7c198404f6e28683c650ae"><td class="memItemLeft" align="right" valign="top"><a id="a3c1cb4661d7c198404f6e28683c650ae"></a>
rlUInt8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structrl_tx_ph_shift_mon_conf__t.html#a3c1cb4661d7c198404f6e28683c650ae">reserved1</a></td></tr>
<tr class="memdesc:a3c1cb4661d7c198404f6e28683c650ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved for Future use. <br /></td></tr>
<tr class="separator:a3c1cb4661d7c198404f6e28683c650ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58171ee9a3407bf96a438230e2256234"><td class="memItemLeft" align="right" valign="top"><a id="a58171ee9a3407bf96a438230e2256234"></a>
rlUInt8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structrl_tx_ph_shift_mon_conf__t.html#a58171ee9a3407bf96a438230e2256234">phShifterIncVal1</a></td></tr>
<tr class="memdesc:a58171ee9a3407bf96a438230e2256234"><td class="mdescLeft">&#160;</td><td class="mdescRight">Phase shifter monitoring increment value for phase1, the monitoring phase will be incremented by this value in every FTTI interval. <br />
 In API based trigger MONITORING_MODE, it is important to trigger PS monitor every FTTI to make sure this logic works seamlessly. <br />
 Bits Phase shift definition <br />
 b1:0 Reserved (set it to 0b00) <br />
 b7:2 Phase shift increment value 1 <br />
 1 LSB = 5.625 degrees <br />
. <br /></td></tr>
<tr class="separator:a58171ee9a3407bf96a438230e2256234"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cf63e13ad8febc326c784492a1b7250"><td class="memItemLeft" align="right" valign="top"><a id="a0cf63e13ad8febc326c784492a1b7250"></a>
rlUInt8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structrl_tx_ph_shift_mon_conf__t.html#a0cf63e13ad8febc326c784492a1b7250">phShifterIncVal2</a></td></tr>
<tr class="memdesc:a0cf63e13ad8febc326c784492a1b7250"><td class="mdescLeft">&#160;</td><td class="mdescRight">Phase shifter monitoring increment value for phase2, the monitoring phase will be incremented by this value in every FTTI interval. <br />
 In API based trigger MONITORING_MODE, it is important to trigger PS monitor every FTTI to make sure this logic works seamlessly. <br />
 Bits Phase shift definition <br />
 b1:0 Reserved (set it to 0b00) <br />
 b7:2 Phase shift increment value 2 <br />
 1 LSB = 5.625 degrees <br />
. <br /></td></tr>
<tr class="separator:a0cf63e13ad8febc326c784492a1b7250"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed6cde69942f0a17317ca5a031d0b1d2"><td class="memItemLeft" align="right" valign="top"><a id="aed6cde69942f0a17317ca5a031d0b1d2"></a>
rlUInt8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structrl_tx_ph_shift_mon_conf__t.html#aed6cde69942f0a17317ca5a031d0b1d2">phShifterIncVal3</a></td></tr>
<tr class="memdesc:aed6cde69942f0a17317ca5a031d0b1d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Phase shifter monitoring increment value for phase3, the monitoring phase will be incremented by this value in every FTTI interval. <br />
 In API based trigger MONITORING_MODE, it is important to trigger PS monitor every FTTI to make sure this logic works seamlessly. <br />
 Bits Phase shift definition <br />
 b1:0 Reserved (set it to 0b00) <br />
 b7:2 Phase shift increment value 3 <br />
 1 LSB = 5.625 degrees <br />
. <br /></td></tr>
<tr class="separator:aed6cde69942f0a17317ca5a031d0b1d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad698146097d349052c762fb4e5c9f76"><td class="memItemLeft" align="right" valign="top"><a id="aad698146097d349052c762fb4e5c9f76"></a>
rlUInt8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structrl_tx_ph_shift_mon_conf__t.html#aad698146097d349052c762fb4e5c9f76">phShifterIncVal4</a></td></tr>
<tr class="memdesc:aad698146097d349052c762fb4e5c9f76"><td class="mdescLeft">&#160;</td><td class="mdescRight">Phase shifter monitoring increment value for phase4, the monitoring phase will be incremented by this value in every FTTI interval. <br />
 In API based trigger MONITORING_MODE, it is important to trigger PS monitor every FTTI to make sure this logic works seamlessly. <br />
 Bits Phase shift definition <br />
 b1:0 Reserved (set it to 0b00) <br />
 b7:2 Phase shift increment value 4 <br />
 1 LSB = 5.625 degrees <br />
. <br /></td></tr>
<tr class="separator:aad698146097d349052c762fb4e5c9f76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8703296941d73c1f4ad7e040e0ef222"><td class="memItemLeft" align="right" valign="top"><a id="ab8703296941d73c1f4ad7e040e0ef222"></a>
rlUInt8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structrl_tx_ph_shift_mon_conf__t.html#ab8703296941d73c1f4ad7e040e0ef222">phShifterMon1</a></td></tr>
<tr class="memdesc:ab8703296941d73c1f4ad7e040e0ef222"><td class="mdescLeft">&#160;</td><td class="mdescRight">TXn Phase shifter phase1 monitor value. <br />
 Bits Phase shift definition <br />
 b1:0 Reserved (set it to 0b00) <br />
 b7:2 Phase shift monitor value 1 <br />
 1 LSB = 5.625 degrees <br />
. <br /></td></tr>
<tr class="separator:ab8703296941d73c1f4ad7e040e0ef222"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd2eb83b9a2fd016ba96bc3a34339a37"><td class="memItemLeft" align="right" valign="top"><a id="acd2eb83b9a2fd016ba96bc3a34339a37"></a>
rlUInt8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structrl_tx_ph_shift_mon_conf__t.html#acd2eb83b9a2fd016ba96bc3a34339a37">phShifterMon2</a></td></tr>
<tr class="memdesc:acd2eb83b9a2fd016ba96bc3a34339a37"><td class="mdescLeft">&#160;</td><td class="mdescRight">TXn Phase shifter phase2 monitor value. <br />
 Bits Phase shift definition <br />
 b1:0 Reserved (set it to 0b00) <br />
 b7:2 Phase shift monitor value 2 <br />
 1 LSB = 5.625 degrees <br />
. <br /></td></tr>
<tr class="separator:acd2eb83b9a2fd016ba96bc3a34339a37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bff7c355c14e18340bf2e26a79be954"><td class="memItemLeft" align="right" valign="top"><a id="a0bff7c355c14e18340bf2e26a79be954"></a>
rlUInt8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structrl_tx_ph_shift_mon_conf__t.html#a0bff7c355c14e18340bf2e26a79be954">phShifterMon3</a></td></tr>
<tr class="memdesc:a0bff7c355c14e18340bf2e26a79be954"><td class="mdescLeft">&#160;</td><td class="mdescRight">TXn Phase shifter phase3 monitor value. <br />
 Bits Phase shift definition <br />
 b1:0 Reserved (set it to 0b00) <br />
 b7:2 Phase shift monitor value 3 <br />
 1 LSB = 5.625 degrees <br />
. <br /></td></tr>
<tr class="separator:a0bff7c355c14e18340bf2e26a79be954"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7b7a4a17d6d6cf5d5788de74fe9ffd9"><td class="memItemLeft" align="right" valign="top"><a id="ae7b7a4a17d6d6cf5d5788de74fe9ffd9"></a>
rlUInt8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structrl_tx_ph_shift_mon_conf__t.html#ae7b7a4a17d6d6cf5d5788de74fe9ffd9">phShifterMon4</a></td></tr>
<tr class="memdesc:ae7b7a4a17d6d6cf5d5788de74fe9ffd9"><td class="mdescLeft">&#160;</td><td class="mdescRight">TXn Phase shifter phase4 monitor value. <br />
 Bits Phase shift definition <br />
 b1:0 Reserved (set it to 0b00) <br />
 b7:2 Phase shift monitor value 4 <br />
 1 LSB = 5.625 degrees <br />
. <br /></td></tr>
<tr class="separator:ae7b7a4a17d6d6cf5d5788de74fe9ffd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3b5b31671d6cd91b46f7b8bf0c20190"><td class="memItemLeft" align="right" valign="top"><a id="ae3b5b31671d6cd91b46f7b8bf0c20190"></a>
rlUInt16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structrl_tx_ph_shift_mon_conf__t.html#ae3b5b31671d6cd91b46f7b8bf0c20190">txPhaseErrorThresh</a></td></tr>
<tr class="memdesc:ae3b5b31671d6cd91b46f7b8bf0c20190"><td class="mdescLeft">&#160;</td><td class="mdescRight">The threshold for deviation of the TX output phase difference between the measured phase values and configured phases for each enabled phase settings. The max error is compared against the threshold given here. The measured phase is part of the monitoring report message (Error bit is set if the max deviation is higher than this threshold, with the units of both quantities being the same). <br />
 1 LSB = 360(degree) /2^16. <br />
 Valid range: corresponding 0 degree to 359.9 degree <br />
. <br /></td></tr>
<tr class="separator:ae3b5b31671d6cd91b46f7b8bf0c20190"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98a45e87b56176c58325dfe7546b7169"><td class="memItemLeft" align="right" valign="top"><a id="a98a45e87b56176c58325dfe7546b7169"></a>
rlUInt16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structrl_tx_ph_shift_mon_conf__t.html#a98a45e87b56176c58325dfe7546b7169">txAmplErrorThresh</a></td></tr>
<tr class="memdesc:a98a45e87b56176c58325dfe7546b7169"><td class="mdescLeft">&#160;</td><td class="mdescRight">The threshold for deviation of the TX output amplitude difference between all enabled phase settings. The max error is compared against the threshold given here. The measured output amplitude is part of the monitoring report message (Error bit is set if the max deviation is higher than this threshold, with the units of both quantities being the same). <br />
 1 LSB = 0.1 dB <br />
 Valid range: 0 to 65535 (0 to 6553dB) <br />
. <br /></td></tr>
<tr class="separator:a98a45e87b56176c58325dfe7546b7169"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab43cea7fcef0540debef9c4341491631"><td class="memItemLeft" align="right" valign="top"><a id="ab43cea7fcef0540debef9c4341491631"></a>
rlUInt32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structrl_tx_ph_shift_mon_conf__t.html#ab43cea7fcef0540debef9c4341491631">reserved2</a></td></tr>
<tr class="memdesc:ab43cea7fcef0540debef9c4341491631"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved for Future use. <br /></td></tr>
<tr class="separator:ab43cea7fcef0540debef9c4341491631"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51d29569ca9ae209ae0ad33855ec9b86"><td class="memItemLeft" align="right" valign="top"><a id="a51d29569ca9ae209ae0ad33855ec9b86"></a>
rlUInt32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structrl_tx_ph_shift_mon_conf__t.html#a51d29569ca9ae209ae0ad33855ec9b86">reserved3</a></td></tr>
<tr class="memdesc:a51d29569ca9ae209ae0ad33855ec9b86"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved for Future use. <br /></td></tr>
<tr class="separator:a51d29569ca9ae209ae0ad33855ec9b86"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>TX Phase shifter monitoring configuration. </p>

<p class="definition">Definition at line <a class="el" href="rl__monitoring_8h_source.html#l02657">2657</a> of file <a class="el" href="rl__monitoring_8h_source.html">rl_monitoring.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a631b66bfc46ed7fc12cfd7b6ddc77f1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a631b66bfc46ed7fc12cfd7b6ddc77f1f">&#9670;&nbsp;</a></span>monChirpSlope</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">rlInt8_t rlTxPhShiftMonConf_t::monChirpSlope</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Frequency slope for each monitoring chirp is encoded in 1 bytes (8 bit signed number). <br />
 For 77GHz Devices (76GHz to 81GHz): <br />
 1 LSB = 3.6e9 * 900/2^26 Hz ~ 48.279 kHz/us <br />
 Valid range: -128 to +127 (Max 6.13 MHz/us) <br />
 For 60GHz Devices (57GHz to 64GHz): <br />
 1 LSB = 2.7e9 * 900/2^26 Hz ~ 36.21 kHz/us <br />
 Valid range: -128 to +127 (Max 4.63 MHz/us) <br />
. </p>
<dl class="section note"><dt>Note</dt><dd>: Monitoring Chirp Slope can be programmed based on the emission specifications. The device transmits on air during the execution of these monitors. The host can control the monitoring emission power spectral density (dBm/Hz) by programming this slope parameter. Each monitoring chirp is about 45us in duration. Therefore the overall RF sweep bandwidth for the monitoring chirp is given by Monitoring Chirp Slope * 45 us. Normally, low values of Monitoring Chirp Slope are recommended, as with non-zero slope in FMCW radar, any actual target reflections can potentially be interpreted as noise power and/or corrupt the loopback signal based gain/phase measurement. <br />
 The user has to ensure that the RF bandwidth selected for monitoring chirp based on slope and start frequency is within FREQ_LIMIT set in AWR_CAL_MON_FREQUENCY_TX_POWER_LIMITS_SB API. <br />
</dd></dl>

<p class="definition">Definition at line <a class="el" href="rl__monitoring_8h_source.html#l02734">2734</a> of file <a class="el" href="rl__monitoring_8h_source.html">rl_monitoring.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>control/mmwavelink/include/<a class="el" href="rl__monitoring_8h_source.html">rl_monitoring.h</a></li>
</ul>
</div><!-- contents -->
<hr size="1"><small>
Copyright  2022, Texas Instruments Incorporated</small>
</body>
</html>
