[2021-09-09 10:03:10,904]mapper_test.py:79:[INFO]: run case "ADDERFDS_comb"
[2021-09-09 10:03:10,904]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 10:03:11,231]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig; ".

Peak memory: 14532608 bytes

[2021-09-09 10:03:11,231]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 10:03:11,397]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     128.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.03 MB.
P:  Del =   11.00.  Ar =      52.0.  Edge =      141.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      60.0.  Edge =      180.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
F:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     23.81 %
Or           =        0      0.00 %
Other        =       32     76.19 %
TOTAL        =       42    100.00 %
Level =    1.  COs =    1.     5.9 %
Level =    2.  COs =    1.    11.8 %
Level =    3.  COs =    2.    23.5 %
Level =    4.  COs =    1.    29.4 %
Level =    5.  COs =    2.    41.2 %
Level =    6.  COs =    1.    47.1 %
Level =    7.  COs =    2.    58.8 %
Level =    8.  COs =    1.    64.7 %
Level =    9.  COs =    2.    76.5 %
Level =   10.  COs =    1.    82.4 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34430976 bytes

[2021-09-09 10:03:11,399]mapper_test.py:156:[INFO]: area: 42 level: 11
[2021-09-09 10:03:11,399]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 10:03:11,435]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig
	current map manager:
		current min nodes:162
		current min depth:33
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :68
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :68
score:100
	Report mapping result:
		klut_size()     :103
		klut.num_gates():68
		max delay       :11
		max area        :68
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :32
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :33
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.v
Peak memory: 7757824 bytes

[2021-09-09 10:03:11,436]mapper_test.py:220:[INFO]: area: 68 level: 11
[2021-09-09 12:02:59,155]mapper_test.py:79:[INFO]: run case "ADDERFDS_comb"
[2021-09-09 12:02:59,155]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 12:02:59,480]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig; ".

Peak memory: 14135296 bytes

[2021-09-09 12:02:59,481]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 12:02:59,651]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     128.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.03 MB.
P:  Del =   11.00.  Ar =      52.0.  Edge =      141.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      60.0.  Edge =      180.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
F:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     23.81 %
Or           =        0      0.00 %
Other        =       32     76.19 %
TOTAL        =       42    100.00 %
Level =    1.  COs =    1.     5.9 %
Level =    2.  COs =    1.    11.8 %
Level =    3.  COs =    2.    23.5 %
Level =    4.  COs =    1.    29.4 %
Level =    5.  COs =    2.    41.2 %
Level =    6.  COs =    1.    47.1 %
Level =    7.  COs =    2.    58.8 %
Level =    8.  COs =    1.    64.7 %
Level =    9.  COs =    2.    76.5 %
Level =   10.  COs =    1.    82.4 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34656256 bytes

[2021-09-09 12:02:59,653]mapper_test.py:156:[INFO]: area: 42 level: 11
[2021-09-09 12:02:59,653]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 12:03:01,499]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig
	current map manager:
		current min nodes:162
		current min depth:33
	current map manager:
		current min nodes:162
		current min depth:23
	current map manager:
		current min nodes:162
		current min depth:23
	current map manager:
		current min nodes:162
		current min depth:17
	current map manager:
		current min nodes:162
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :68
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :92
score:100
	Report mapping result:
		klut_size()     :127
		klut.num_gates():92
		max delay       :7
		max area        :92
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :28
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :62
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.v
Peak memory: 14823424 bytes

[2021-09-09 12:03:01,499]mapper_test.py:220:[INFO]: area: 92 level: 7
[2021-09-09 13:33:00,878]mapper_test.py:79:[INFO]: run case "ADDERFDS_comb"
[2021-09-09 13:33:00,878]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:33:01,202]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig; ".

Peak memory: 14004224 bytes

[2021-09-09 13:33:01,202]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:33:01,327]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     128.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.03 MB.
P:  Del =   11.00.  Ar =      52.0.  Edge =      141.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      60.0.  Edge =      180.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
F:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     23.81 %
Or           =        0      0.00 %
Other        =       32     76.19 %
TOTAL        =       42    100.00 %
Level =    1.  COs =    1.     5.9 %
Level =    2.  COs =    1.    11.8 %
Level =    3.  COs =    2.    23.5 %
Level =    4.  COs =    1.    29.4 %
Level =    5.  COs =    2.    41.2 %
Level =    6.  COs =    1.    47.1 %
Level =    7.  COs =    2.    58.8 %
Level =    8.  COs =    1.    64.7 %
Level =    9.  COs =    2.    76.5 %
Level =   10.  COs =    1.    82.4 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34463744 bytes

[2021-09-09 13:33:01,328]mapper_test.py:156:[INFO]: area: 42 level: 11
[2021-09-09 13:33:01,328]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:33:03,157]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig
	current map manager:
		current min nodes:162
		current min depth:33
	current map manager:
		current min nodes:162
		current min depth:23
	current map manager:
		current min nodes:162
		current min depth:23
	current map manager:
		current min nodes:162
		current min depth:17
	current map manager:
		current min nodes:162
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :68
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :104
score:100
	Report mapping result:
		klut_size()     :139
		klut.num_gates():104
		max delay       :8
		max area        :104
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :28
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :74
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.v
Peak memory: 14856192 bytes

[2021-09-09 13:33:03,157]mapper_test.py:220:[INFO]: area: 104 level: 8
[2021-09-09 15:07:54,529]mapper_test.py:79:[INFO]: run case "ADDERFDS_comb"
[2021-09-09 15:07:54,529]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:07:54,529]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:07:54,664]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     128.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.03 MB.
P:  Del =   11.00.  Ar =      52.0.  Edge =      141.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      60.0.  Edge =      180.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
F:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     23.81 %
Or           =        0      0.00 %
Other        =       32     76.19 %
TOTAL        =       42    100.00 %
Level =    1.  COs =    1.     5.9 %
Level =    2.  COs =    1.    11.8 %
Level =    3.  COs =    2.    23.5 %
Level =    4.  COs =    1.    29.4 %
Level =    5.  COs =    2.    41.2 %
Level =    6.  COs =    1.    47.1 %
Level =    7.  COs =    2.    58.8 %
Level =    8.  COs =    1.    64.7 %
Level =    9.  COs =    2.    76.5 %
Level =   10.  COs =    1.    82.4 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34349056 bytes

[2021-09-09 15:07:54,665]mapper_test.py:156:[INFO]: area: 42 level: 11
[2021-09-09 15:07:54,666]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:07:56,706]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig
	current map manager:
		current min nodes:162
		current min depth:33
	current map manager:
		current min nodes:162
		current min depth:23
	current map manager:
		current min nodes:162
		current min depth:23
	current map manager:
		current min nodes:162
		current min depth:17
	current map manager:
		current min nodes:162
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :52
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :96
score:100
	Report mapping result:
		klut_size()     :131
		klut.num_gates():96
		max delay       :7
		max area        :96
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :38
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :49
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.v
Peak memory: 14745600 bytes

[2021-09-09 15:07:56,706]mapper_test.py:220:[INFO]: area: 96 level: 7
[2021-09-09 15:36:58,675]mapper_test.py:79:[INFO]: run case "ADDERFDS_comb"
[2021-09-09 15:36:58,675]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:36:58,676]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:36:58,812]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     128.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.03 MB.
P:  Del =   11.00.  Ar =      52.0.  Edge =      141.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      60.0.  Edge =      180.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
F:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     23.81 %
Or           =        0      0.00 %
Other        =       32     76.19 %
TOTAL        =       42    100.00 %
Level =    1.  COs =    1.     5.9 %
Level =    2.  COs =    1.    11.8 %
Level =    3.  COs =    2.    23.5 %
Level =    4.  COs =    1.    29.4 %
Level =    5.  COs =    2.    41.2 %
Level =    6.  COs =    1.    47.1 %
Level =    7.  COs =    2.    58.8 %
Level =    8.  COs =    1.    64.7 %
Level =    9.  COs =    2.    76.5 %
Level =   10.  COs =    1.    82.4 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34734080 bytes

[2021-09-09 15:36:58,813]mapper_test.py:156:[INFO]: area: 42 level: 11
[2021-09-09 15:36:58,813]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:37:00,859]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig
	current map manager:
		current min nodes:162
		current min depth:33
	current map manager:
		current min nodes:162
		current min depth:23
	current map manager:
		current min nodes:162
		current min depth:23
	current map manager:
		current min nodes:162
		current min depth:17
	current map manager:
		current min nodes:162
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :52
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :96
score:100
	Report mapping result:
		klut_size()     :131
		klut.num_gates():96
		max delay       :7
		max area        :96
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :38
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :49
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.v
Peak memory: 14798848 bytes

[2021-09-09 15:37:00,860]mapper_test.py:220:[INFO]: area: 96 level: 7
[2021-09-09 16:15:02,459]mapper_test.py:79:[INFO]: run case "ADDERFDS_comb"
[2021-09-09 16:15:02,459]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:15:02,459]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:15:02,593]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     128.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.03 MB.
P:  Del =   11.00.  Ar =      52.0.  Edge =      141.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      60.0.  Edge =      180.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
F:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     23.81 %
Or           =        0      0.00 %
Other        =       32     76.19 %
TOTAL        =       42    100.00 %
Level =    1.  COs =    1.     5.9 %
Level =    2.  COs =    1.    11.8 %
Level =    3.  COs =    2.    23.5 %
Level =    4.  COs =    1.    29.4 %
Level =    5.  COs =    2.    41.2 %
Level =    6.  COs =    1.    47.1 %
Level =    7.  COs =    2.    58.8 %
Level =    8.  COs =    1.    64.7 %
Level =    9.  COs =    2.    76.5 %
Level =   10.  COs =    1.    82.4 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34729984 bytes

[2021-09-09 16:15:02,595]mapper_test.py:156:[INFO]: area: 42 level: 11
[2021-09-09 16:15:02,595]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:15:04,598]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig
	current map manager:
		current min nodes:162
		current min depth:33
	current map manager:
		current min nodes:162
		current min depth:23
	current map manager:
		current min nodes:162
		current min depth:23
	current map manager:
		current min nodes:162
		current min depth:17
	current map manager:
		current min nodes:162
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :52
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :96
score:100
	Report mapping result:
		klut_size()     :131
		klut.num_gates():96
		max delay       :7
		max area        :96
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :38
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :49
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.v
Peak memory: 14888960 bytes

[2021-09-09 16:15:04,599]mapper_test.py:220:[INFO]: area: 96 level: 7
[2021-09-09 16:49:46,049]mapper_test.py:79:[INFO]: run case "ADDERFDS_comb"
[2021-09-09 16:49:46,049]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:49:46,050]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:49:46,221]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     128.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.03 MB.
P:  Del =   11.00.  Ar =      52.0.  Edge =      141.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      60.0.  Edge =      180.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
F:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     23.81 %
Or           =        0      0.00 %
Other        =       32     76.19 %
TOTAL        =       42    100.00 %
Level =    1.  COs =    1.     5.9 %
Level =    2.  COs =    1.    11.8 %
Level =    3.  COs =    2.    23.5 %
Level =    4.  COs =    1.    29.4 %
Level =    5.  COs =    2.    41.2 %
Level =    6.  COs =    1.    47.1 %
Level =    7.  COs =    2.    58.8 %
Level =    8.  COs =    1.    64.7 %
Level =    9.  COs =    2.    76.5 %
Level =   10.  COs =    1.    82.4 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34467840 bytes

[2021-09-09 16:49:46,223]mapper_test.py:156:[INFO]: area: 42 level: 11
[2021-09-09 16:49:46,223]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:49:48,211]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig
	current map manager:
		current min nodes:162
		current min depth:33
	current map manager:
		current min nodes:162
		current min depth:23
	current map manager:
		current min nodes:162
		current min depth:23
	current map manager:
		current min nodes:162
		current min depth:17
	current map manager:
		current min nodes:162
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :52
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :96
score:100
	Report mapping result:
		klut_size()     :131
		klut.num_gates():96
		max delay       :7
		max area        :96
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :38
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :49
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.v
Peak memory: 14782464 bytes

[2021-09-09 16:49:48,212]mapper_test.py:220:[INFO]: area: 96 level: 7
[2021-09-09 17:26:06,963]mapper_test.py:79:[INFO]: run case "ADDERFDS_comb"
[2021-09-09 17:26:06,963]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:26:06,963]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:26:07,096]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     128.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.03 MB.
P:  Del =   11.00.  Ar =      52.0.  Edge =      141.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      60.0.  Edge =      180.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
F:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     23.81 %
Or           =        0      0.00 %
Other        =       32     76.19 %
TOTAL        =       42    100.00 %
Level =    1.  COs =    1.     5.9 %
Level =    2.  COs =    1.    11.8 %
Level =    3.  COs =    2.    23.5 %
Level =    4.  COs =    1.    29.4 %
Level =    5.  COs =    2.    41.2 %
Level =    6.  COs =    1.    47.1 %
Level =    7.  COs =    2.    58.8 %
Level =    8.  COs =    1.    64.7 %
Level =    9.  COs =    2.    76.5 %
Level =   10.  COs =    1.    82.4 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34492416 bytes

[2021-09-09 17:26:07,098]mapper_test.py:156:[INFO]: area: 42 level: 11
[2021-09-09 17:26:07,098]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:26:09,097]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig
	current map manager:
		current min nodes:162
		current min depth:33
	current map manager:
		current min nodes:162
		current min depth:23
	current map manager:
		current min nodes:162
		current min depth:23
	current map manager:
		current min nodes:162
		current min depth:17
	current map manager:
		current min nodes:162
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :52
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :96
score:100
	Report mapping result:
		klut_size()     :131
		klut.num_gates():96
		max delay       :7
		max area        :96
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :38
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :49
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.v
Peak memory: 14757888 bytes

[2021-09-09 17:26:09,098]mapper_test.py:220:[INFO]: area: 96 level: 7
[2021-09-13 23:30:59,352]mapper_test.py:79:[INFO]: run case "ADDERFDS_comb"
[2021-09-13 23:30:59,352]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:30:59,352]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:30:59,524]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     128.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.03 MB.
P:  Del =   11.00.  Ar =      52.0.  Edge =      141.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      60.0.  Edge =      180.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
F:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     23.81 %
Or           =        0      0.00 %
Other        =       32     76.19 %
TOTAL        =       42    100.00 %
Level =    1.  COs =    1.     5.9 %
Level =    2.  COs =    1.    11.8 %
Level =    3.  COs =    2.    23.5 %
Level =    4.  COs =    1.    29.4 %
Level =    5.  COs =    2.    41.2 %
Level =    6.  COs =    1.    47.1 %
Level =    7.  COs =    2.    58.8 %
Level =    8.  COs =    1.    64.7 %
Level =    9.  COs =    2.    76.5 %
Level =   10.  COs =    1.    82.4 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34406400 bytes

[2021-09-13 23:30:59,525]mapper_test.py:156:[INFO]: area: 42 level: 11
[2021-09-13 23:30:59,526]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:31:01,315]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig
	current map manager:
		current min nodes:162
		current min depth:33
	current map manager:
		current min nodes:162
		current min depth:23
	current map manager:
		current min nodes:162
		current min depth:23
	current map manager:
		current min nodes:162
		current min depth:23
	current map manager:
		current min nodes:162
		current min depth:23
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :52
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :73
score:100
	Report mapping result:
		klut_size()     :108
		klut.num_gates():73
		max delay       :8
		max area        :73
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :29
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :35
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.v
Peak memory: 13320192 bytes

[2021-09-13 23:31:01,315]mapper_test.py:220:[INFO]: area: 73 level: 8
[2021-09-13 23:42:31,572]mapper_test.py:79:[INFO]: run case "ADDERFDS_comb"
[2021-09-13 23:42:31,572]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:42:31,573]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:42:31,705]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     128.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.03 MB.
P:  Del =   11.00.  Ar =      52.0.  Edge =      141.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      60.0.  Edge =      180.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
F:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     23.81 %
Or           =        0      0.00 %
Other        =       32     76.19 %
TOTAL        =       42    100.00 %
Level =    1.  COs =    1.     5.9 %
Level =    2.  COs =    1.    11.8 %
Level =    3.  COs =    2.    23.5 %
Level =    4.  COs =    1.    29.4 %
Level =    5.  COs =    2.    41.2 %
Level =    6.  COs =    1.    47.1 %
Level =    7.  COs =    2.    58.8 %
Level =    8.  COs =    1.    64.7 %
Level =    9.  COs =    2.    76.5 %
Level =   10.  COs =    1.    82.4 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34127872 bytes

[2021-09-13 23:42:31,706]mapper_test.py:156:[INFO]: area: 42 level: 11
[2021-09-13 23:42:31,707]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:42:31,744]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig
	current map manager:
		current min nodes:162
		current min depth:33
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :52
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :52
score:100
	Report mapping result:
		klut_size()     :87
		klut.num_gates():52
		max delay       :11
		max area        :52
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :15
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.v
Peak memory: 7127040 bytes

[2021-09-13 23:42:31,745]mapper_test.py:220:[INFO]: area: 52 level: 11
[2021-09-14 09:00:49,821]mapper_test.py:79:[INFO]: run case "ADDERFDS_comb"
[2021-09-14 09:00:49,821]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:00:49,821]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:00:49,991]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     128.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.03 MB.
P:  Del =   11.00.  Ar =      52.0.  Edge =      141.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      60.0.  Edge =      180.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
F:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     23.81 %
Or           =        0      0.00 %
Other        =       32     76.19 %
TOTAL        =       42    100.00 %
Level =    1.  COs =    1.     5.9 %
Level =    2.  COs =    1.    11.8 %
Level =    3.  COs =    2.    23.5 %
Level =    4.  COs =    1.    29.4 %
Level =    5.  COs =    2.    41.2 %
Level =    6.  COs =    1.    47.1 %
Level =    7.  COs =    2.    58.8 %
Level =    8.  COs =    1.    64.7 %
Level =    9.  COs =    2.    76.5 %
Level =   10.  COs =    1.    82.4 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34017280 bytes

[2021-09-14 09:00:49,992]mapper_test.py:156:[INFO]: area: 42 level: 11
[2021-09-14 09:00:49,992]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:00:51,781]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig
	current map manager:
		current min nodes:162
		current min depth:33
	current map manager:
		current min nodes:162
		current min depth:23
	current map manager:
		current min nodes:162
		current min depth:23
	current map manager:
		current min nodes:162
		current min depth:17
	current map manager:
		current min nodes:162
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :52
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :96
score:100
	Report mapping result:
		klut_size()     :131
		klut.num_gates():96
		max delay       :7
		max area        :96
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :38
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :49
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.v
Peak memory: 14917632 bytes

[2021-09-14 09:00:51,782]mapper_test.py:220:[INFO]: area: 96 level: 7
[2021-09-14 09:21:30,314]mapper_test.py:79:[INFO]: run case "ADDERFDS_comb"
[2021-09-14 09:21:30,314]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:21:30,315]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:21:30,443]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     128.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.03 MB.
P:  Del =   11.00.  Ar =      52.0.  Edge =      141.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      60.0.  Edge =      180.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
F:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     23.81 %
Or           =        0      0.00 %
Other        =       32     76.19 %
TOTAL        =       42    100.00 %
Level =    1.  COs =    1.     5.9 %
Level =    2.  COs =    1.    11.8 %
Level =    3.  COs =    2.    23.5 %
Level =    4.  COs =    1.    29.4 %
Level =    5.  COs =    2.    41.2 %
Level =    6.  COs =    1.    47.1 %
Level =    7.  COs =    2.    58.8 %
Level =    8.  COs =    1.    64.7 %
Level =    9.  COs =    2.    76.5 %
Level =   10.  COs =    1.    82.4 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34254848 bytes

[2021-09-14 09:21:30,444]mapper_test.py:156:[INFO]: area: 42 level: 11
[2021-09-14 09:21:30,444]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:21:30,483]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig
	current map manager:
		current min nodes:162
		current min depth:33
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :52
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :52
score:100
	Report mapping result:
		klut_size()     :87
		klut.num_gates():52
		max delay       :11
		max area        :52
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :15
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.v
Peak memory: 7569408 bytes

[2021-09-14 09:21:30,483]mapper_test.py:220:[INFO]: area: 52 level: 11
[2021-09-15 15:34:11,162]mapper_test.py:79:[INFO]: run case "ADDERFDS_comb"
[2021-09-15 15:34:11,162]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:34:11,163]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:34:11,278]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     128.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.03 MB.
P:  Del =   11.00.  Ar =      52.0.  Edge =      141.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      60.0.  Edge =      180.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
F:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     23.81 %
Or           =        0      0.00 %
Other        =       32     76.19 %
TOTAL        =       42    100.00 %
Level =    1.  COs =    1.     5.9 %
Level =    2.  COs =    1.    11.8 %
Level =    3.  COs =    2.    23.5 %
Level =    4.  COs =    1.    29.4 %
Level =    5.  COs =    2.    41.2 %
Level =    6.  COs =    1.    47.1 %
Level =    7.  COs =    2.    58.8 %
Level =    8.  COs =    1.    64.7 %
Level =    9.  COs =    2.    76.5 %
Level =   10.  COs =    1.    82.4 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 33853440 bytes

[2021-09-15 15:34:11,280]mapper_test.py:156:[INFO]: area: 42 level: 11
[2021-09-15 15:34:11,280]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:34:12,869]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig
	current map manager:
		current min nodes:162
		current min depth:33
	current map manager:
		current min nodes:162
		current min depth:23
	current map manager:
		current min nodes:162
		current min depth:23
	current map manager:
		current min nodes:162
		current min depth:14
	current map manager:
		current min nodes:162
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :52
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :103
score:100
	Report mapping result:
		klut_size()     :138
		klut.num_gates():103
		max delay       :6
		max area        :103
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :33
		LUT fanins:3	 numbers :12
		LUT fanins:4	 numbers :58
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.v
Peak memory: 14614528 bytes

[2021-09-15 15:34:12,869]mapper_test.py:220:[INFO]: area: 103 level: 6
[2021-09-15 15:54:51,162]mapper_test.py:79:[INFO]: run case "ADDERFDS_comb"
[2021-09-15 15:54:51,163]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:54:51,163]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:54:51,277]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     128.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.03 MB.
P:  Del =   11.00.  Ar =      52.0.  Edge =      141.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      60.0.  Edge =      180.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
F:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     23.81 %
Or           =        0      0.00 %
Other        =       32     76.19 %
TOTAL        =       42    100.00 %
Level =    1.  COs =    1.     5.9 %
Level =    2.  COs =    1.    11.8 %
Level =    3.  COs =    2.    23.5 %
Level =    4.  COs =    1.    29.4 %
Level =    5.  COs =    2.    41.2 %
Level =    6.  COs =    1.    47.1 %
Level =    7.  COs =    2.    58.8 %
Level =    8.  COs =    1.    64.7 %
Level =    9.  COs =    2.    76.5 %
Level =   10.  COs =    1.    82.4 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34304000 bytes

[2021-09-15 15:54:51,278]mapper_test.py:156:[INFO]: area: 42 level: 11
[2021-09-15 15:54:51,279]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:54:51,306]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig
	current map manager:
		current min nodes:162
		current min depth:33
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :52
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :52
score:100
	Report mapping result:
		klut_size()     :87
		klut.num_gates():52
		max delay       :11
		max area        :52
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :15
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.v
Peak memory: 6590464 bytes

[2021-09-15 15:54:51,307]mapper_test.py:220:[INFO]: area: 52 level: 11
[2021-09-18 14:04:40,733]mapper_test.py:79:[INFO]: run case "ADDERFDS_comb"
[2021-09-18 14:04:40,734]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 14:04:40,734]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 14:04:40,904]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     128.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.03 MB.
P:  Del =   11.00.  Ar =      52.0.  Edge =      141.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      60.0.  Edge =      180.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
F:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     23.81 %
Or           =        0      0.00 %
Other        =       32     76.19 %
TOTAL        =       42    100.00 %
Level =    1.  COs =    1.     5.9 %
Level =    2.  COs =    1.    11.8 %
Level =    3.  COs =    2.    23.5 %
Level =    4.  COs =    1.    29.4 %
Level =    5.  COs =    2.    41.2 %
Level =    6.  COs =    1.    47.1 %
Level =    7.  COs =    2.    58.8 %
Level =    8.  COs =    1.    64.7 %
Level =    9.  COs =    2.    76.5 %
Level =   10.  COs =    1.    82.4 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 33992704 bytes

[2021-09-18 14:04:40,906]mapper_test.py:156:[INFO]: area: 42 level: 11
[2021-09-18 14:04:40,906]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 14:04:42,521]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig
	current map manager:
		current min nodes:162
		current min depth:33
	current map manager:
		current min nodes:162
		current min depth:23
	current map manager:
		current min nodes:162
		current min depth:23
	current map manager:
		current min nodes:162
		current min depth:17
	current map manager:
		current min nodes:162
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :52
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :101
score:100
	Report mapping result:
		klut_size()     :136
		klut.num_gates():101
		max delay       :7
		max area        :101
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :39
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :53
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.v
Peak memory: 12021760 bytes

[2021-09-18 14:04:42,522]mapper_test.py:220:[INFO]: area: 101 level: 7
[2021-09-18 16:29:15,205]mapper_test.py:79:[INFO]: run case "ADDERFDS_comb"
[2021-09-18 16:29:15,205]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:29:15,205]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:29:15,319]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     128.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.03 MB.
P:  Del =   11.00.  Ar =      52.0.  Edge =      141.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      60.0.  Edge =      180.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
F:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     23.81 %
Or           =        0      0.00 %
Other        =       32     76.19 %
TOTAL        =       42    100.00 %
Level =    1.  COs =    1.     5.9 %
Level =    2.  COs =    1.    11.8 %
Level =    3.  COs =    2.    23.5 %
Level =    4.  COs =    1.    29.4 %
Level =    5.  COs =    2.    41.2 %
Level =    6.  COs =    1.    47.1 %
Level =    7.  COs =    2.    58.8 %
Level =    8.  COs =    1.    64.7 %
Level =    9.  COs =    2.    76.5 %
Level =   10.  COs =    1.    82.4 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34152448 bytes

[2021-09-18 16:29:15,320]mapper_test.py:156:[INFO]: area: 42 level: 11
[2021-09-18 16:29:15,321]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:29:16,977]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig
	current map manager:
		current min nodes:162
		current min depth:33
	current map manager:
		current min nodes:162
		current min depth:23
	current map manager:
		current min nodes:162
		current min depth:23
	current map manager:
		current min nodes:162
		current min depth:17
	current map manager:
		current min nodes:162
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :52
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :101
score:100
	Report mapping result:
		klut_size()     :136
		klut.num_gates():101
		max delay       :7
		max area        :101
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :39
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :53
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.v
Peak memory: 11583488 bytes

[2021-09-18 16:29:16,977]mapper_test.py:220:[INFO]: area: 101 level: 7
[2021-09-22 08:59:21,912]mapper_test.py:79:[INFO]: run case "ADDERFDS_comb"
[2021-09-22 08:59:21,913]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:59:21,913]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:59:22,083]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     128.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.03 MB.
P:  Del =   11.00.  Ar =      52.0.  Edge =      141.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      60.0.  Edge =      180.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
F:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     23.81 %
Or           =        0      0.00 %
Other        =       32     76.19 %
TOTAL        =       42    100.00 %
Level =    1.  COs =    1.     5.9 %
Level =    2.  COs =    1.    11.8 %
Level =    3.  COs =    2.    23.5 %
Level =    4.  COs =    1.    29.4 %
Level =    5.  COs =    2.    41.2 %
Level =    6.  COs =    1.    47.1 %
Level =    7.  COs =    2.    58.8 %
Level =    8.  COs =    1.    64.7 %
Level =    9.  COs =    2.    76.5 %
Level =   10.  COs =    1.    82.4 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 33865728 bytes

[2021-09-22 08:59:22,085]mapper_test.py:156:[INFO]: area: 42 level: 11
[2021-09-22 08:59:22,085]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:59:22,906]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig
	current map manager:
		current min nodes:162
		current min depth:33
	current map manager:
		current min nodes:162
		current min depth:23
	current map manager:
		current min nodes:162
		current min depth:23
	Report mapping result:
		klut_size()     :108
		klut.num_gates():73
		max delay       :9
		max area        :73
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :29
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :35
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.v
Peak memory: 11784192 bytes

[2021-09-22 08:59:22,907]mapper_test.py:220:[INFO]: area: 73 level: 9
[2021-09-22 11:27:55,163]mapper_test.py:79:[INFO]: run case "ADDERFDS_comb"
[2021-09-22 11:27:55,163]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:27:55,163]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:27:55,325]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     128.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.03 MB.
P:  Del =   11.00.  Ar =      52.0.  Edge =      141.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      60.0.  Edge =      180.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
F:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     23.81 %
Or           =        0      0.00 %
Other        =       32     76.19 %
TOTAL        =       42    100.00 %
Level =    1.  COs =    1.     5.9 %
Level =    2.  COs =    1.    11.8 %
Level =    3.  COs =    2.    23.5 %
Level =    4.  COs =    1.    29.4 %
Level =    5.  COs =    2.    41.2 %
Level =    6.  COs =    1.    47.1 %
Level =    7.  COs =    2.    58.8 %
Level =    8.  COs =    1.    64.7 %
Level =    9.  COs =    2.    76.5 %
Level =   10.  COs =    1.    82.4 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 33865728 bytes

[2021-09-22 11:27:55,327]mapper_test.py:156:[INFO]: area: 42 level: 11
[2021-09-22 11:27:55,327]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:27:56,960]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig
	current map manager:
		current min nodes:162
		current min depth:33
	current map manager:
		current min nodes:162
		current min depth:23
	current map manager:
		current min nodes:162
		current min depth:23
	current map manager:
		current min nodes:162
		current min depth:17
	current map manager:
		current min nodes:162
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :52
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :101
score:100
	Report mapping result:
		klut_size()     :136
		klut.num_gates():101
		max delay       :7
		max area        :101
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :36
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :57
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.v
Peak memory: 12238848 bytes

[2021-09-22 11:27:56,961]mapper_test.py:220:[INFO]: area: 101 level: 7
[2021-09-23 16:46:58,857]mapper_test.py:79:[INFO]: run case "ADDERFDS_comb"
[2021-09-23 16:46:58,857]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:46:58,858]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:46:58,970]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     128.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.03 MB.
P:  Del =   11.00.  Ar =      52.0.  Edge =      141.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      60.0.  Edge =      180.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
F:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     23.81 %
Or           =        0      0.00 %
Other        =       32     76.19 %
TOTAL        =       42    100.00 %
Level =    1.  COs =    1.     5.9 %
Level =    2.  COs =    1.    11.8 %
Level =    3.  COs =    2.    23.5 %
Level =    4.  COs =    1.    29.4 %
Level =    5.  COs =    2.    41.2 %
Level =    6.  COs =    1.    47.1 %
Level =    7.  COs =    2.    58.8 %
Level =    8.  COs =    1.    64.7 %
Level =    9.  COs =    2.    76.5 %
Level =   10.  COs =    1.    82.4 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34213888 bytes

[2021-09-23 16:46:58,971]mapper_test.py:156:[INFO]: area: 42 level: 11
[2021-09-23 16:46:58,972]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:47:00,581]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig
	current map manager:
		current min nodes:162
		current min depth:33
balancing!
	current map manager:
		current min nodes:162
		current min depth:23
rewriting!
	current map manager:
		current min nodes:162
		current min depth:23
balancing!
	current map manager:
		current min nodes:162
		current min depth:17
rewriting!
	current map manager:
		current min nodes:162
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :52
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :101
score:100
	Report mapping result:
		klut_size()     :136
		klut.num_gates():101
		max delay       :7
		max area        :101
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :36
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :57
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.v
Peak memory: 12062720 bytes

[2021-09-23 16:47:00,582]mapper_test.py:220:[INFO]: area: 101 level: 7
[2021-09-23 17:09:57,967]mapper_test.py:79:[INFO]: run case "ADDERFDS_comb"
[2021-09-23 17:09:57,967]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:09:57,967]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:09:58,125]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     128.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.03 MB.
P:  Del =   11.00.  Ar =      52.0.  Edge =      141.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      60.0.  Edge =      180.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
F:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     23.81 %
Or           =        0      0.00 %
Other        =       32     76.19 %
TOTAL        =       42    100.00 %
Level =    1.  COs =    1.     5.9 %
Level =    2.  COs =    1.    11.8 %
Level =    3.  COs =    2.    23.5 %
Level =    4.  COs =    1.    29.4 %
Level =    5.  COs =    2.    41.2 %
Level =    6.  COs =    1.    47.1 %
Level =    7.  COs =    2.    58.8 %
Level =    8.  COs =    1.    64.7 %
Level =    9.  COs =    2.    76.5 %
Level =   10.  COs =    1.    82.4 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34062336 bytes

[2021-09-23 17:09:58,126]mapper_test.py:156:[INFO]: area: 42 level: 11
[2021-09-23 17:09:58,127]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:09:59,761]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig
	current map manager:
		current min nodes:162
		current min depth:33
balancing!
	current map manager:
		current min nodes:162
		current min depth:23
rewriting!
	current map manager:
		current min nodes:162
		current min depth:23
balancing!
	current map manager:
		current min nodes:162
		current min depth:17
rewriting!
	current map manager:
		current min nodes:162
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :52
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :101
score:100
	Report mapping result:
		klut_size()     :136
		klut.num_gates():101
		max delay       :7
		max area        :101
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :36
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :57
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.v
Peak memory: 12206080 bytes

[2021-09-23 17:09:59,762]mapper_test.py:220:[INFO]: area: 101 level: 7
[2021-09-23 18:11:33,208]mapper_test.py:79:[INFO]: run case "ADDERFDS_comb"
[2021-09-23 18:11:33,209]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:11:33,209]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:11:33,327]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     128.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.03 MB.
P:  Del =   11.00.  Ar =      52.0.  Edge =      141.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      60.0.  Edge =      180.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
F:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     23.81 %
Or           =        0      0.00 %
Other        =       32     76.19 %
TOTAL        =       42    100.00 %
Level =    1.  COs =    1.     5.9 %
Level =    2.  COs =    1.    11.8 %
Level =    3.  COs =    2.    23.5 %
Level =    4.  COs =    1.    29.4 %
Level =    5.  COs =    2.    41.2 %
Level =    6.  COs =    1.    47.1 %
Level =    7.  COs =    2.    58.8 %
Level =    8.  COs =    1.    64.7 %
Level =    9.  COs =    2.    76.5 %
Level =   10.  COs =    1.    82.4 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34115584 bytes

[2021-09-23 18:11:33,329]mapper_test.py:156:[INFO]: area: 42 level: 11
[2021-09-23 18:11:33,329]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:11:34,953]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig
	current map manager:
		current min nodes:162
		current min depth:33
balancing!
	current map manager:
		current min nodes:162
		current min depth:23
rewriting!
	current map manager:
		current min nodes:162
		current min depth:23
balancing!
	current map manager:
		current min nodes:162
		current min depth:17
rewriting!
	current map manager:
		current min nodes:162
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :52
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :101
score:100
	Report mapping result:
		klut_size()     :136
		klut.num_gates():101
		max delay       :7
		max area        :101
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :36
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :57
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.v
Peak memory: 12169216 bytes

[2021-09-23 18:11:34,954]mapper_test.py:220:[INFO]: area: 101 level: 7
[2021-09-27 16:38:41,323]mapper_test.py:79:[INFO]: run case "ADDERFDS_comb"
[2021-09-27 16:38:41,324]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:38:41,324]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:38:41,486]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     128.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.03 MB.
P:  Del =   11.00.  Ar =      52.0.  Edge =      141.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      60.0.  Edge =      180.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
F:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     23.81 %
Or           =        0      0.00 %
Other        =       32     76.19 %
TOTAL        =       42    100.00 %
Level =    1.  COs =    1.     5.9 %
Level =    2.  COs =    1.    11.8 %
Level =    3.  COs =    2.    23.5 %
Level =    4.  COs =    1.    29.4 %
Level =    5.  COs =    2.    41.2 %
Level =    6.  COs =    1.    47.1 %
Level =    7.  COs =    2.    58.8 %
Level =    8.  COs =    1.    64.7 %
Level =    9.  COs =    2.    76.5 %
Level =   10.  COs =    1.    82.4 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 33951744 bytes

[2021-09-27 16:38:41,488]mapper_test.py:156:[INFO]: area: 42 level: 11
[2021-09-27 16:38:41,488]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:38:43,111]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig
	current map manager:
		current min nodes:162
		current min depth:33
balancing!
	current map manager:
		current min nodes:162
		current min depth:23
rewriting!
	current map manager:
		current min nodes:162
		current min depth:23
balancing!
	current map manager:
		current min nodes:162
		current min depth:17
rewriting!
	current map manager:
		current min nodes:162
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :52
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :101
score:100
	Report mapping result:
		klut_size()     :136
		klut.num_gates():101
		max delay       :7
		max area        :101
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :36
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :57
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.v
Peak memory: 12455936 bytes

[2021-09-27 16:38:43,112]mapper_test.py:220:[INFO]: area: 101 level: 7
[2021-09-27 17:45:25,236]mapper_test.py:79:[INFO]: run case "ADDERFDS_comb"
[2021-09-27 17:45:25,236]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:45:25,237]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:45:25,357]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     128.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.03 MB.
P:  Del =   11.00.  Ar =      52.0.  Edge =      141.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      60.0.  Edge =      180.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
F:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     23.81 %
Or           =        0      0.00 %
Other        =       32     76.19 %
TOTAL        =       42    100.00 %
Level =    1.  COs =    1.     5.9 %
Level =    2.  COs =    1.    11.8 %
Level =    3.  COs =    2.    23.5 %
Level =    4.  COs =    1.    29.4 %
Level =    5.  COs =    2.    41.2 %
Level =    6.  COs =    1.    47.1 %
Level =    7.  COs =    2.    58.8 %
Level =    8.  COs =    1.    64.7 %
Level =    9.  COs =    2.    76.5 %
Level =   10.  COs =    1.    82.4 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34000896 bytes

[2021-09-27 17:45:25,358]mapper_test.py:156:[INFO]: area: 42 level: 11
[2021-09-27 17:45:25,358]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:45:27,018]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig
	current map manager:
		current min nodes:162
		current min depth:33
balancing!
	current map manager:
		current min nodes:162
		current min depth:23
rewriting!
	current map manager:
		current min nodes:162
		current min depth:23
balancing!
	current map manager:
		current min nodes:162
		current min depth:17
rewriting!
	current map manager:
		current min nodes:162
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :52
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :101
score:100
	Report mapping result:
		klut_size()     :136
		klut.num_gates():101
		max delay       :7
		max area        :101
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :36
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :57
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.v
Peak memory: 12386304 bytes

[2021-09-27 17:45:27,019]mapper_test.py:220:[INFO]: area: 101 level: 7
[2021-09-28 02:11:38,988]mapper_test.py:79:[INFO]: run case "ADDERFDS_comb"
[2021-09-28 02:11:38,988]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:11:38,989]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:11:39,106]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     128.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.03 MB.
P:  Del =   11.00.  Ar =      52.0.  Edge =      141.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      60.0.  Edge =      180.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
F:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     23.81 %
Or           =        0      0.00 %
Other        =       32     76.19 %
TOTAL        =       42    100.00 %
Level =    1.  COs =    1.     5.9 %
Level =    2.  COs =    1.    11.8 %
Level =    3.  COs =    2.    23.5 %
Level =    4.  COs =    1.    29.4 %
Level =    5.  COs =    2.    41.2 %
Level =    6.  COs =    1.    47.1 %
Level =    7.  COs =    2.    58.8 %
Level =    8.  COs =    1.    64.7 %
Level =    9.  COs =    2.    76.5 %
Level =   10.  COs =    1.    82.4 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 33857536 bytes

[2021-09-28 02:11:39,108]mapper_test.py:156:[INFO]: area: 42 level: 11
[2021-09-28 02:11:39,108]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:11:40,721]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig
	current map manager:
		current min nodes:162
		current min depth:33
	current map manager:
		current min nodes:162
		current min depth:23
	current map manager:
		current min nodes:162
		current min depth:23
	current map manager:
		current min nodes:162
		current min depth:17
	current map manager:
		current min nodes:162
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :52
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :101
score:100
	Report mapping result:
		klut_size()     :136
		klut.num_gates():101
		max delay       :7
		max area        :101
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :36
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :57
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.v
Peak memory: 12402688 bytes

[2021-09-28 02:11:40,722]mapper_test.py:220:[INFO]: area: 101 level: 7
[2021-09-28 16:51:03,319]mapper_test.py:79:[INFO]: run case "ADDERFDS_comb"
[2021-09-28 16:51:03,320]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:51:03,320]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:51:03,439]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     128.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.03 MB.
P:  Del =   11.00.  Ar =      52.0.  Edge =      141.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      60.0.  Edge =      180.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
F:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     23.81 %
Or           =        0      0.00 %
Other        =       32     76.19 %
TOTAL        =       42    100.00 %
Level =    1.  COs =    1.     5.9 %
Level =    2.  COs =    1.    11.8 %
Level =    3.  COs =    2.    23.5 %
Level =    4.  COs =    1.    29.4 %
Level =    5.  COs =    2.    41.2 %
Level =    6.  COs =    1.    47.1 %
Level =    7.  COs =    2.    58.8 %
Level =    8.  COs =    1.    64.7 %
Level =    9.  COs =    2.    76.5 %
Level =   10.  COs =    1.    82.4 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34099200 bytes

[2021-09-28 16:51:03,441]mapper_test.py:156:[INFO]: area: 42 level: 11
[2021-09-28 16:51:03,441]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:51:05,072]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig
	current map manager:
		current min nodes:162
		current min depth:33
	current map manager:
		current min nodes:162
		current min depth:23
	current map manager:
		current min nodes:162
		current min depth:23
	current map manager:
		current min nodes:162
		current min depth:17
	current map manager:
		current min nodes:162
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :52
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :101
score:100
	Report mapping result:
		klut_size()     :136
		klut.num_gates():101
		max delay       :7
		max area        :101
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :36
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :57
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.v
Peak memory: 12267520 bytes

[2021-09-28 16:51:05,073]mapper_test.py:220:[INFO]: area: 101 level: 7
[2021-09-28 17:30:05,998]mapper_test.py:79:[INFO]: run case "ADDERFDS_comb"
[2021-09-28 17:30:05,998]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:30:05,999]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:30:06,157]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     128.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.03 MB.
P:  Del =   11.00.  Ar =      52.0.  Edge =      141.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      60.0.  Edge =      180.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
F:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     23.81 %
Or           =        0      0.00 %
Other        =       32     76.19 %
TOTAL        =       42    100.00 %
Level =    1.  COs =    1.     5.9 %
Level =    2.  COs =    1.    11.8 %
Level =    3.  COs =    2.    23.5 %
Level =    4.  COs =    1.    29.4 %
Level =    5.  COs =    2.    41.2 %
Level =    6.  COs =    1.    47.1 %
Level =    7.  COs =    2.    58.8 %
Level =    8.  COs =    1.    64.7 %
Level =    9.  COs =    2.    76.5 %
Level =   10.  COs =    1.    82.4 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34127872 bytes

[2021-09-28 17:30:06,158]mapper_test.py:156:[INFO]: area: 42 level: 11
[2021-09-28 17:30:06,158]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:30:07,752]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig
	current map manager:
		current min nodes:162
		current min depth:33
	current map manager:
		current min nodes:162
		current min depth:23
	current map manager:
		current min nodes:162
		current min depth:23
	current map manager:
		current min nodes:162
		current min depth:17
	current map manager:
		current min nodes:162
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :52
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :101
score:100
	Report mapping result:
		klut_size()     :136
		klut.num_gates():101
		max delay       :7
		max area        :101
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :36
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :57
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.v
Peak memory: 12865536 bytes

[2021-09-28 17:30:07,752]mapper_test.py:220:[INFO]: area: 101 level: 7
[2021-10-09 10:42:45,996]mapper_test.py:79:[INFO]: run case "ADDERFDS_comb"
[2021-10-09 10:42:45,997]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:42:45,997]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:42:46,117]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     128.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.03 MB.
P:  Del =   11.00.  Ar =      52.0.  Edge =      141.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      60.0.  Edge =      180.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
F:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     23.81 %
Or           =        0      0.00 %
Other        =       32     76.19 %
TOTAL        =       42    100.00 %
Level =    1.  COs =    1.     5.9 %
Level =    2.  COs =    1.    11.8 %
Level =    3.  COs =    2.    23.5 %
Level =    4.  COs =    1.    29.4 %
Level =    5.  COs =    2.    41.2 %
Level =    6.  COs =    1.    47.1 %
Level =    7.  COs =    2.    58.8 %
Level =    8.  COs =    1.    64.7 %
Level =    9.  COs =    2.    76.5 %
Level =   10.  COs =    1.    82.4 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 33910784 bytes

[2021-10-09 10:42:46,118]mapper_test.py:160:[INFO]: area: 42 level: 11
[2021-10-09 10:42:46,118]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:42:46,179]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig
	current map manager:
		current min nodes:162
		current min depth:33
	current map manager:
		current min nodes:162
		current min depth:23
	current map manager:
		current min nodes:162
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :52
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :109
score:100
	Report mapping result:
		klut_size()     :144
		klut.num_gates():109
		max delay       :6
		max area        :109
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :38
		LUT fanins:3	 numbers :10
		LUT fanins:4	 numbers :61
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.v
Peak memory: 7208960 bytes

[2021-10-09 10:42:46,180]mapper_test.py:224:[INFO]: area: 109 level: 6
[2021-10-09 11:25:18,652]mapper_test.py:79:[INFO]: run case "ADDERFDS_comb"
[2021-10-09 11:25:18,652]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:25:18,652]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:25:18,770]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     128.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.03 MB.
P:  Del =   11.00.  Ar =      52.0.  Edge =      141.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      60.0.  Edge =      180.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
F:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     23.81 %
Or           =        0      0.00 %
Other        =       32     76.19 %
TOTAL        =       42    100.00 %
Level =    1.  COs =    1.     5.9 %
Level =    2.  COs =    1.    11.8 %
Level =    3.  COs =    2.    23.5 %
Level =    4.  COs =    1.    29.4 %
Level =    5.  COs =    2.    41.2 %
Level =    6.  COs =    1.    47.1 %
Level =    7.  COs =    2.    58.8 %
Level =    8.  COs =    1.    64.7 %
Level =    9.  COs =    2.    76.5 %
Level =   10.  COs =    1.    82.4 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 33857536 bytes

[2021-10-09 11:25:18,771]mapper_test.py:160:[INFO]: area: 42 level: 11
[2021-10-09 11:25:18,772]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:25:18,862]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig
	current map manager:
		current min nodes:162
		current min depth:33
	current map manager:
		current min nodes:162
		current min depth:23
	current map manager:
		current min nodes:162
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :52
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :109
score:100
	Report mapping result:
		klut_size()     :144
		klut.num_gates():109
		max delay       :6
		max area        :109
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :38
		LUT fanins:3	 numbers :10
		LUT fanins:4	 numbers :61
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.v
Peak memory: 7147520 bytes

[2021-10-09 11:25:18,863]mapper_test.py:224:[INFO]: area: 109 level: 6
[2021-10-09 16:33:21,014]mapper_test.py:79:[INFO]: run case "ADDERFDS_comb"
[2021-10-09 16:33:21,014]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:33:21,014]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:33:21,127]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     128.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.03 MB.
P:  Del =   11.00.  Ar =      52.0.  Edge =      141.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      60.0.  Edge =      180.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
F:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     23.81 %
Or           =        0      0.00 %
Other        =       32     76.19 %
TOTAL        =       42    100.00 %
Level =    1.  COs =    1.     5.9 %
Level =    2.  COs =    1.    11.8 %
Level =    3.  COs =    2.    23.5 %
Level =    4.  COs =    1.    29.4 %
Level =    5.  COs =    2.    41.2 %
Level =    6.  COs =    1.    47.1 %
Level =    7.  COs =    2.    58.8 %
Level =    8.  COs =    1.    64.7 %
Level =    9.  COs =    2.    76.5 %
Level =   10.  COs =    1.    82.4 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34193408 bytes

[2021-10-09 16:33:21,129]mapper_test.py:160:[INFO]: area: 42 level: 11
[2021-10-09 16:33:21,129]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:33:21,973]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig
	current map manager:
		current min nodes:162
		current min depth:33
	current map manager:
		current min nodes:162
		current min depth:33
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :52
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :52
score:100
	Report mapping result:
		klut_size()     :87
		klut.num_gates():52
		max delay       :11
		max area        :52
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :15
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.v
Peak memory: 11165696 bytes

[2021-10-09 16:33:21,974]mapper_test.py:224:[INFO]: area: 52 level: 11
[2021-10-09 16:50:24,399]mapper_test.py:79:[INFO]: run case "ADDERFDS_comb"
[2021-10-09 16:50:24,399]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:50:24,400]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:50:24,516]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     128.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.03 MB.
P:  Del =   11.00.  Ar =      52.0.  Edge =      141.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      60.0.  Edge =      180.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
F:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     23.81 %
Or           =        0      0.00 %
Other        =       32     76.19 %
TOTAL        =       42    100.00 %
Level =    1.  COs =    1.     5.9 %
Level =    2.  COs =    1.    11.8 %
Level =    3.  COs =    2.    23.5 %
Level =    4.  COs =    1.    29.4 %
Level =    5.  COs =    2.    41.2 %
Level =    6.  COs =    1.    47.1 %
Level =    7.  COs =    2.    58.8 %
Level =    8.  COs =    1.    64.7 %
Level =    9.  COs =    2.    76.5 %
Level =   10.  COs =    1.    82.4 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34050048 bytes

[2021-10-09 16:50:24,517]mapper_test.py:160:[INFO]: area: 42 level: 11
[2021-10-09 16:50:24,517]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:50:25,416]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig
	current map manager:
		current min nodes:162
		current min depth:33
	current map manager:
		current min nodes:162
		current min depth:33
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :52
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :52
score:100
	Report mapping result:
		klut_size()     :87
		klut.num_gates():52
		max delay       :11
		max area        :52
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :15
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.v
Peak memory: 11091968 bytes

[2021-10-09 16:50:25,417]mapper_test.py:224:[INFO]: area: 52 level: 11
[2021-10-12 11:01:26,307]mapper_test.py:79:[INFO]: run case "ADDERFDS_comb"
[2021-10-12 11:01:26,307]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:01:26,308]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:01:26,433]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     128.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.03 MB.
P:  Del =   11.00.  Ar =      52.0.  Edge =      141.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      60.0.  Edge =      180.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
F:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     23.81 %
Or           =        0      0.00 %
Other        =       32     76.19 %
TOTAL        =       42    100.00 %
Level =    1.  COs =    1.     5.9 %
Level =    2.  COs =    1.    11.8 %
Level =    3.  COs =    2.    23.5 %
Level =    4.  COs =    1.    29.4 %
Level =    5.  COs =    2.    41.2 %
Level =    6.  COs =    1.    47.1 %
Level =    7.  COs =    2.    58.8 %
Level =    8.  COs =    1.    64.7 %
Level =    9.  COs =    2.    76.5 %
Level =   10.  COs =    1.    82.4 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34295808 bytes

[2021-10-12 11:01:26,435]mapper_test.py:160:[INFO]: area: 42 level: 11
[2021-10-12 11:01:26,435]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:01:28,195]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig
	current map manager:
		current min nodes:162
		current min depth:33
	current map manager:
		current min nodes:162
		current min depth:23
	current map manager:
		current min nodes:162
		current min depth:23
	current map manager:
		current min nodes:162
		current min depth:17
	current map manager:
		current min nodes:162
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :52
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :101
score:100
	Report mapping result:
		klut_size()     :136
		klut.num_gates():101
		max delay       :7
		max area        :101
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :36
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :57
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.v
Peak memory: 11702272 bytes

[2021-10-12 11:01:28,196]mapper_test.py:224:[INFO]: area: 101 level: 7
[2021-10-12 11:19:34,901]mapper_test.py:79:[INFO]: run case "ADDERFDS_comb"
[2021-10-12 11:19:34,901]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:19:34,901]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:19:35,025]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     128.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.03 MB.
P:  Del =   11.00.  Ar =      52.0.  Edge =      141.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      60.0.  Edge =      180.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
F:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     23.81 %
Or           =        0      0.00 %
Other        =       32     76.19 %
TOTAL        =       42    100.00 %
Level =    1.  COs =    1.     5.9 %
Level =    2.  COs =    1.    11.8 %
Level =    3.  COs =    2.    23.5 %
Level =    4.  COs =    1.    29.4 %
Level =    5.  COs =    2.    41.2 %
Level =    6.  COs =    1.    47.1 %
Level =    7.  COs =    2.    58.8 %
Level =    8.  COs =    1.    64.7 %
Level =    9.  COs =    2.    76.5 %
Level =   10.  COs =    1.    82.4 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 33910784 bytes

[2021-10-12 11:19:35,026]mapper_test.py:160:[INFO]: area: 42 level: 11
[2021-10-12 11:19:35,027]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:19:35,094]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig
	current map manager:
		current min nodes:162
		current min depth:33
	current map manager:
		current min nodes:162
		current min depth:23
	current map manager:
		current min nodes:162
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :52
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :109
score:100
	Report mapping result:
		klut_size()     :144
		klut.num_gates():109
		max delay       :6
		max area        :109
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :38
		LUT fanins:3	 numbers :10
		LUT fanins:4	 numbers :61
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.v
Peak memory: 6815744 bytes

[2021-10-12 11:19:35,095]mapper_test.py:224:[INFO]: area: 109 level: 6
[2021-10-12 13:36:54,629]mapper_test.py:79:[INFO]: run case "ADDERFDS_comb"
[2021-10-12 13:36:54,629]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:36:54,629]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:36:54,792]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     128.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.03 MB.
P:  Del =   11.00.  Ar =      52.0.  Edge =      141.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      60.0.  Edge =      180.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
F:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     23.81 %
Or           =        0      0.00 %
Other        =       32     76.19 %
TOTAL        =       42    100.00 %
Level =    1.  COs =    1.     5.9 %
Level =    2.  COs =    1.    11.8 %
Level =    3.  COs =    2.    23.5 %
Level =    4.  COs =    1.    29.4 %
Level =    5.  COs =    2.    41.2 %
Level =    6.  COs =    1.    47.1 %
Level =    7.  COs =    2.    58.8 %
Level =    8.  COs =    1.    64.7 %
Level =    9.  COs =    2.    76.5 %
Level =   10.  COs =    1.    82.4 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34361344 bytes

[2021-10-12 13:36:54,793]mapper_test.py:160:[INFO]: area: 42 level: 11
[2021-10-12 13:36:54,794]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:36:56,525]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig
	current map manager:
		current min nodes:162
		current min depth:33
	current map manager:
		current min nodes:162
		current min depth:23
	current map manager:
		current min nodes:162
		current min depth:23
	current map manager:
		current min nodes:162
		current min depth:17
	current map manager:
		current min nodes:162
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :52
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :101
score:100
	Report mapping result:
		klut_size()     :136
		klut.num_gates():101
		max delay       :7
		max area        :101
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :36
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :57
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.v
Peak memory: 11587584 bytes

[2021-10-12 13:36:56,525]mapper_test.py:224:[INFO]: area: 101 level: 7
[2021-10-12 15:07:34,012]mapper_test.py:79:[INFO]: run case "ADDERFDS_comb"
[2021-10-12 15:07:34,012]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:07:34,012]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:07:34,131]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     128.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.03 MB.
P:  Del =   11.00.  Ar =      52.0.  Edge =      141.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      60.0.  Edge =      180.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
F:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     23.81 %
Or           =        0      0.00 %
Other        =       32     76.19 %
TOTAL        =       42    100.00 %
Level =    1.  COs =    1.     5.9 %
Level =    2.  COs =    1.    11.8 %
Level =    3.  COs =    2.    23.5 %
Level =    4.  COs =    1.    29.4 %
Level =    5.  COs =    2.    41.2 %
Level =    6.  COs =    1.    47.1 %
Level =    7.  COs =    2.    58.8 %
Level =    8.  COs =    1.    64.7 %
Level =    9.  COs =    2.    76.5 %
Level =   10.  COs =    1.    82.4 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34054144 bytes

[2021-10-12 15:07:34,132]mapper_test.py:160:[INFO]: area: 42 level: 11
[2021-10-12 15:07:34,132]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:07:35,821]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig
	current map manager:
		current min nodes:162
		current min depth:33
	current map manager:
		current min nodes:162
		current min depth:23
	current map manager:
		current min nodes:162
		current min depth:23
	current map manager:
		current min nodes:162
		current min depth:17
	current map manager:
		current min nodes:162
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :52
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :101
score:100
	Report mapping result:
		klut_size()     :136
		klut.num_gates():101
		max delay       :7
		max area        :101
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :36
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :57
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.v
Peak memory: 11268096 bytes

[2021-10-12 15:07:35,822]mapper_test.py:224:[INFO]: area: 101 level: 7
[2021-10-12 18:52:31,573]mapper_test.py:79:[INFO]: run case "ADDERFDS_comb"
[2021-10-12 18:52:31,574]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:52:31,574]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:52:31,723]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     128.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.03 MB.
P:  Del =   11.00.  Ar =      52.0.  Edge =      141.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      60.0.  Edge =      180.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
F:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     23.81 %
Or           =        0      0.00 %
Other        =       32     76.19 %
TOTAL        =       42    100.00 %
Level =    1.  COs =    1.     5.9 %
Level =    2.  COs =    1.    11.8 %
Level =    3.  COs =    2.    23.5 %
Level =    4.  COs =    1.    29.4 %
Level =    5.  COs =    2.    41.2 %
Level =    6.  COs =    1.    47.1 %
Level =    7.  COs =    2.    58.8 %
Level =    8.  COs =    1.    64.7 %
Level =    9.  COs =    2.    76.5 %
Level =   10.  COs =    1.    82.4 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34066432 bytes

[2021-10-12 18:52:31,725]mapper_test.py:160:[INFO]: area: 42 level: 11
[2021-10-12 18:52:31,725]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:52:33,486]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig
	current map manager:
		current min nodes:162
		current min depth:33
	current map manager:
		current min nodes:162
		current min depth:23
	current map manager:
		current min nodes:162
		current min depth:23
	current map manager:
		current min nodes:162
		current min depth:17
	current map manager:
		current min nodes:162
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :52
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :102
score:100
	Report mapping result:
		klut_size()     :137
		klut.num_gates():102
		max delay       :7
		max area        :102
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :35
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :59
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.v
Peak memory: 11161600 bytes

[2021-10-12 18:52:33,487]mapper_test.py:224:[INFO]: area: 102 level: 7
[2021-10-18 11:46:03,485]mapper_test.py:79:[INFO]: run case "ADDERFDS_comb"
[2021-10-18 11:46:03,486]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:46:03,486]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:46:03,605]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     128.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.03 MB.
P:  Del =   11.00.  Ar =      52.0.  Edge =      141.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      60.0.  Edge =      180.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
F:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     23.81 %
Or           =        0      0.00 %
Other        =       32     76.19 %
TOTAL        =       42    100.00 %
Level =    1.  COs =    1.     5.9 %
Level =    2.  COs =    1.    11.8 %
Level =    3.  COs =    2.    23.5 %
Level =    4.  COs =    1.    29.4 %
Level =    5.  COs =    2.    41.2 %
Level =    6.  COs =    1.    47.1 %
Level =    7.  COs =    2.    58.8 %
Level =    8.  COs =    1.    64.7 %
Level =    9.  COs =    2.    76.5 %
Level =   10.  COs =    1.    82.4 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34091008 bytes

[2021-10-18 11:46:03,606]mapper_test.py:160:[INFO]: area: 42 level: 11
[2021-10-18 11:46:03,606]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:46:05,343]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig
	current map manager:
		current min nodes:162
		current min depth:33
	current map manager:
		current min nodes:162
		current min depth:23
	current map manager:
		current min nodes:162
		current min depth:23
	current map manager:
		current min nodes:162
		current min depth:17
	current map manager:
		current min nodes:162
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :52
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :102
score:100
	Report mapping result:
		klut_size()     :137
		klut.num_gates():102
		max delay       :7
		max area        :102
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :35
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :59
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.v
Peak memory: 11186176 bytes

[2021-10-18 11:46:05,344]mapper_test.py:224:[INFO]: area: 102 level: 7
[2021-10-18 12:04:23,245]mapper_test.py:79:[INFO]: run case "ADDERFDS_comb"
[2021-10-18 12:04:23,246]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:04:23,246]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:04:23,364]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     128.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.03 MB.
P:  Del =   11.00.  Ar =      52.0.  Edge =      141.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      60.0.  Edge =      180.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
F:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     23.81 %
Or           =        0      0.00 %
Other        =       32     76.19 %
TOTAL        =       42    100.00 %
Level =    1.  COs =    1.     5.9 %
Level =    2.  COs =    1.    11.8 %
Level =    3.  COs =    2.    23.5 %
Level =    4.  COs =    1.    29.4 %
Level =    5.  COs =    2.    41.2 %
Level =    6.  COs =    1.    47.1 %
Level =    7.  COs =    2.    58.8 %
Level =    8.  COs =    1.    64.7 %
Level =    9.  COs =    2.    76.5 %
Level =   10.  COs =    1.    82.4 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 33976320 bytes

[2021-10-18 12:04:23,365]mapper_test.py:160:[INFO]: area: 42 level: 11
[2021-10-18 12:04:23,365]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:04:23,400]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig
	current map manager:
		current min nodes:162
		current min depth:33
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :52
score:100
	Report mapping result:
		klut_size()     :87
		klut.num_gates():52
		max delay       :11
		max area        :52
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :15
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.v
Peak memory: 5980160 bytes

[2021-10-18 12:04:23,400]mapper_test.py:224:[INFO]: area: 52 level: 11
[2021-10-19 14:12:19,638]mapper_test.py:79:[INFO]: run case "ADDERFDS_comb"
[2021-10-19 14:12:19,639]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:12:19,639]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:12:19,756]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     128.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.03 MB.
P:  Del =   11.00.  Ar =      52.0.  Edge =      141.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      60.0.  Edge =      180.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
F:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     23.81 %
Or           =        0      0.00 %
Other        =       32     76.19 %
TOTAL        =       42    100.00 %
Level =    1.  COs =    1.     5.9 %
Level =    2.  COs =    1.    11.8 %
Level =    3.  COs =    2.    23.5 %
Level =    4.  COs =    1.    29.4 %
Level =    5.  COs =    2.    41.2 %
Level =    6.  COs =    1.    47.1 %
Level =    7.  COs =    2.    58.8 %
Level =    8.  COs =    1.    64.7 %
Level =    9.  COs =    2.    76.5 %
Level =   10.  COs =    1.    82.4 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34033664 bytes

[2021-10-19 14:12:19,758]mapper_test.py:160:[INFO]: area: 42 level: 11
[2021-10-19 14:12:19,758]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:12:19,780]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig
	current map manager:
		current min nodes:162
		current min depth:33
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :52
score:100
	Report mapping result:
		klut_size()     :87
		klut.num_gates():52
		max delay       :11
		max area        :52
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :15
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.v
Peak memory: 6098944 bytes

[2021-10-19 14:12:19,780]mapper_test.py:224:[INFO]: area: 52 level: 11
[2021-10-22 13:34:39,374]mapper_test.py:79:[INFO]: run case "ADDERFDS_comb"
[2021-10-22 13:34:39,374]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:34:39,375]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:34:39,490]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     128.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.03 MB.
P:  Del =   11.00.  Ar =      52.0.  Edge =      141.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      60.0.  Edge =      180.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
F:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     23.81 %
Or           =        0      0.00 %
Other        =       32     76.19 %
TOTAL        =       42    100.00 %
Level =    1.  COs =    1.     5.9 %
Level =    2.  COs =    1.    11.8 %
Level =    3.  COs =    2.    23.5 %
Level =    4.  COs =    1.    29.4 %
Level =    5.  COs =    2.    41.2 %
Level =    6.  COs =    1.    47.1 %
Level =    7.  COs =    2.    58.8 %
Level =    8.  COs =    1.    64.7 %
Level =    9.  COs =    2.    76.5 %
Level =   10.  COs =    1.    82.4 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34095104 bytes

[2021-10-22 13:34:39,492]mapper_test.py:160:[INFO]: area: 42 level: 11
[2021-10-22 13:34:39,492]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:34:39,555]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig
	current map manager:
		current min nodes:162
		current min depth:33
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :52
score:100
	Report mapping result:
		klut_size()     :87
		klut.num_gates():52
		max delay       :11
		max area        :52
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :15
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.v
Peak memory: 8916992 bytes

[2021-10-22 13:34:39,557]mapper_test.py:224:[INFO]: area: 52 level: 11
[2021-10-22 13:55:32,073]mapper_test.py:79:[INFO]: run case "ADDERFDS_comb"
[2021-10-22 13:55:32,074]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:55:32,074]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:55:32,186]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     128.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.03 MB.
P:  Del =   11.00.  Ar =      52.0.  Edge =      141.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      60.0.  Edge =      180.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
F:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     23.81 %
Or           =        0      0.00 %
Other        =       32     76.19 %
TOTAL        =       42    100.00 %
Level =    1.  COs =    1.     5.9 %
Level =    2.  COs =    1.    11.8 %
Level =    3.  COs =    2.    23.5 %
Level =    4.  COs =    1.    29.4 %
Level =    5.  COs =    2.    41.2 %
Level =    6.  COs =    1.    47.1 %
Level =    7.  COs =    2.    58.8 %
Level =    8.  COs =    1.    64.7 %
Level =    9.  COs =    2.    76.5 %
Level =   10.  COs =    1.    82.4 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34041856 bytes

[2021-10-22 13:55:32,187]mapper_test.py:160:[INFO]: area: 42 level: 11
[2021-10-22 13:55:32,188]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:55:32,289]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig
	current map manager:
		current min nodes:162
		current min depth:33
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :52
score:100
	Report mapping result:
		klut_size()     :87
		klut.num_gates():52
		max delay       :11
		max area        :52
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :15
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.v
Peak memory: 8880128 bytes

[2021-10-22 13:55:32,289]mapper_test.py:224:[INFO]: area: 52 level: 11
[2021-10-22 14:02:40,639]mapper_test.py:79:[INFO]: run case "ADDERFDS_comb"
[2021-10-22 14:02:40,639]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:02:40,640]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:02:40,762]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     128.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.03 MB.
P:  Del =   11.00.  Ar =      52.0.  Edge =      141.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      60.0.  Edge =      180.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
F:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     23.81 %
Or           =        0      0.00 %
Other        =       32     76.19 %
TOTAL        =       42    100.00 %
Level =    1.  COs =    1.     5.9 %
Level =    2.  COs =    1.    11.8 %
Level =    3.  COs =    2.    23.5 %
Level =    4.  COs =    1.    29.4 %
Level =    5.  COs =    2.    41.2 %
Level =    6.  COs =    1.    47.1 %
Level =    7.  COs =    2.    58.8 %
Level =    8.  COs =    1.    64.7 %
Level =    9.  COs =    2.    76.5 %
Level =   10.  COs =    1.    82.4 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34160640 bytes

[2021-10-22 14:02:40,763]mapper_test.py:160:[INFO]: area: 42 level: 11
[2021-10-22 14:02:40,764]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:02:40,799]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig
	current map manager:
		current min nodes:162
		current min depth:33
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :52
score:100
	Report mapping result:
		klut_size()     :87
		klut.num_gates():52
		max delay       :11
		max area        :52
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :15
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.v
Peak memory: 5935104 bytes

[2021-10-22 14:02:40,800]mapper_test.py:224:[INFO]: area: 52 level: 11
[2021-10-22 14:06:01,467]mapper_test.py:79:[INFO]: run case "ADDERFDS_comb"
[2021-10-22 14:06:01,467]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:06:01,468]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:06:01,587]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     128.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.03 MB.
P:  Del =   11.00.  Ar =      52.0.  Edge =      141.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      60.0.  Edge =      180.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
F:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     23.81 %
Or           =        0      0.00 %
Other        =       32     76.19 %
TOTAL        =       42    100.00 %
Level =    1.  COs =    1.     5.9 %
Level =    2.  COs =    1.    11.8 %
Level =    3.  COs =    2.    23.5 %
Level =    4.  COs =    1.    29.4 %
Level =    5.  COs =    2.    41.2 %
Level =    6.  COs =    1.    47.1 %
Level =    7.  COs =    2.    58.8 %
Level =    8.  COs =    1.    64.7 %
Level =    9.  COs =    2.    76.5 %
Level =   10.  COs =    1.    82.4 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34299904 bytes

[2021-10-22 14:06:01,588]mapper_test.py:160:[INFO]: area: 42 level: 11
[2021-10-22 14:06:01,588]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:06:01,623]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig
	current map manager:
		current min nodes:162
		current min depth:33
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :52
score:100
	Report mapping result:
		klut_size()     :87
		klut.num_gates():52
		max delay       :11
		max area        :52
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :15
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.v
Peak memory: 5910528 bytes

[2021-10-22 14:06:01,624]mapper_test.py:224:[INFO]: area: 52 level: 11
[2021-10-23 13:35:30,160]mapper_test.py:79:[INFO]: run case "ADDERFDS_comb"
[2021-10-23 13:35:30,160]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:35:30,160]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:35:30,321]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     128.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.03 MB.
P:  Del =   11.00.  Ar =      52.0.  Edge =      141.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      60.0.  Edge =      180.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
F:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     23.81 %
Or           =        0      0.00 %
Other        =       32     76.19 %
TOTAL        =       42    100.00 %
Level =    1.  COs =    1.     5.9 %
Level =    2.  COs =    1.    11.8 %
Level =    3.  COs =    2.    23.5 %
Level =    4.  COs =    1.    29.4 %
Level =    5.  COs =    2.    41.2 %
Level =    6.  COs =    1.    47.1 %
Level =    7.  COs =    2.    58.8 %
Level =    8.  COs =    1.    64.7 %
Level =    9.  COs =    2.    76.5 %
Level =   10.  COs =    1.    82.4 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34029568 bytes

[2021-10-23 13:35:30,323]mapper_test.py:160:[INFO]: area: 42 level: 11
[2021-10-23 13:35:30,323]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:35:32,074]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig
	current map manager:
		current min nodes:162
		current min depth:33
	current map manager:
		current min nodes:162
		current min depth:23
	current map manager:
		current min nodes:162
		current min depth:23
	current map manager:
		current min nodes:162
		current min depth:17
	current map manager:
		current min nodes:162
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :94
score:100
	Report mapping result:
		klut_size()     :129
		klut.num_gates():94
		max delay       :7
		max area        :94
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :39
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :48
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.v
Peak memory: 11202560 bytes

[2021-10-23 13:35:32,075]mapper_test.py:224:[INFO]: area: 94 level: 7
[2021-10-24 17:47:10,332]mapper_test.py:79:[INFO]: run case "ADDERFDS_comb"
[2021-10-24 17:47:10,332]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:47:10,332]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:47:10,497]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     128.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.03 MB.
P:  Del =   11.00.  Ar =      52.0.  Edge =      141.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      60.0.  Edge =      180.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
F:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     23.81 %
Or           =        0      0.00 %
Other        =       32     76.19 %
TOTAL        =       42    100.00 %
Level =    1.  COs =    1.     5.9 %
Level =    2.  COs =    1.    11.8 %
Level =    3.  COs =    2.    23.5 %
Level =    4.  COs =    1.    29.4 %
Level =    5.  COs =    2.    41.2 %
Level =    6.  COs =    1.    47.1 %
Level =    7.  COs =    2.    58.8 %
Level =    8.  COs =    1.    64.7 %
Level =    9.  COs =    2.    76.5 %
Level =   10.  COs =    1.    82.4 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 33980416 bytes

[2021-10-24 17:47:10,499]mapper_test.py:160:[INFO]: area: 42 level: 11
[2021-10-24 17:47:10,499]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:47:12,184]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig
	current map manager:
		current min nodes:162
		current min depth:33
	current map manager:
		current min nodes:162
		current min depth:23
	current map manager:
		current min nodes:162
		current min depth:23
	current map manager:
		current min nodes:162
		current min depth:17
	current map manager:
		current min nodes:162
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :52
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :94
score:100
	Report mapping result:
		klut_size()     :129
		klut.num_gates():94
		max delay       :7
		max area        :94
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :39
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :48
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.v
Peak memory: 11362304 bytes

[2021-10-24 17:47:12,184]mapper_test.py:224:[INFO]: area: 94 level: 7
[2021-10-24 18:07:35,654]mapper_test.py:79:[INFO]: run case "ADDERFDS_comb"
[2021-10-24 18:07:35,654]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:07:35,654]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:07:35,811]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     128.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.03 MB.
P:  Del =   11.00.  Ar =      52.0.  Edge =      141.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      60.0.  Edge =      180.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
F:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     23.81 %
Or           =        0      0.00 %
Other        =       32     76.19 %
TOTAL        =       42    100.00 %
Level =    1.  COs =    1.     5.9 %
Level =    2.  COs =    1.    11.8 %
Level =    3.  COs =    2.    23.5 %
Level =    4.  COs =    1.    29.4 %
Level =    5.  COs =    2.    41.2 %
Level =    6.  COs =    1.    47.1 %
Level =    7.  COs =    2.    58.8 %
Level =    8.  COs =    1.    64.7 %
Level =    9.  COs =    2.    76.5 %
Level =   10.  COs =    1.    82.4 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34091008 bytes

[2021-10-24 18:07:35,812]mapper_test.py:160:[INFO]: area: 42 level: 11
[2021-10-24 18:07:35,812]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:07:37,535]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig
	current map manager:
		current min nodes:162
		current min depth:33
	current map manager:
		current min nodes:162
		current min depth:23
	current map manager:
		current min nodes:162
		current min depth:23
	current map manager:
		current min nodes:162
		current min depth:17
	current map manager:
		current min nodes:162
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :52
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :102
score:100
	Report mapping result:
		klut_size()     :137
		klut.num_gates():102
		max delay       :7
		max area        :102
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :35
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :59
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.v
Peak memory: 11177984 bytes

[2021-10-24 18:07:37,535]mapper_test.py:224:[INFO]: area: 102 level: 7
[2021-10-26 10:25:54,449]mapper_test.py:79:[INFO]: run case "ADDERFDS_comb"
[2021-10-26 10:25:54,449]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:25:54,449]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:25:54,611]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     128.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.03 MB.
P:  Del =   11.00.  Ar =      52.0.  Edge =      141.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      60.0.  Edge =      180.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
F:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     23.81 %
Or           =        0      0.00 %
Other        =       32     76.19 %
TOTAL        =       42    100.00 %
Level =    1.  COs =    1.     5.9 %
Level =    2.  COs =    1.    11.8 %
Level =    3.  COs =    2.    23.5 %
Level =    4.  COs =    1.    29.4 %
Level =    5.  COs =    2.    41.2 %
Level =    6.  COs =    1.    47.1 %
Level =    7.  COs =    2.    58.8 %
Level =    8.  COs =    1.    64.7 %
Level =    9.  COs =    2.    76.5 %
Level =   10.  COs =    1.    82.4 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34136064 bytes

[2021-10-26 10:25:54,612]mapper_test.py:160:[INFO]: area: 42 level: 11
[2021-10-26 10:25:54,612]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:25:54,650]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig
	current map manager:
		current min nodes:162
		current min depth:33
	Report mapping result:
		klut_size()     :90
		klut.num_gates():55
		max delay       :11
		max area        :52
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :15
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.v
Peak memory: 5836800 bytes

[2021-10-26 10:25:54,650]mapper_test.py:224:[INFO]: area: 55 level: 11
[2021-10-26 11:05:29,817]mapper_test.py:79:[INFO]: run case "ADDERFDS_comb"
[2021-10-26 11:05:29,818]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:05:29,818]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:05:29,985]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     128.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.03 MB.
P:  Del =   11.00.  Ar =      52.0.  Edge =      141.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      60.0.  Edge =      180.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
F:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     23.81 %
Or           =        0      0.00 %
Other        =       32     76.19 %
TOTAL        =       42    100.00 %
Level =    1.  COs =    1.     5.9 %
Level =    2.  COs =    1.    11.8 %
Level =    3.  COs =    2.    23.5 %
Level =    4.  COs =    1.    29.4 %
Level =    5.  COs =    2.    41.2 %
Level =    6.  COs =    1.    47.1 %
Level =    7.  COs =    2.    58.8 %
Level =    8.  COs =    1.    64.7 %
Level =    9.  COs =    2.    76.5 %
Level =   10.  COs =    1.    82.4 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34107392 bytes

[2021-10-26 11:05:29,986]mapper_test.py:160:[INFO]: area: 42 level: 11
[2021-10-26 11:05:29,986]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:05:31,676]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig
	Report mapping result:
		klut_size()     :150
		klut.num_gates():115
		max delay       :7
		max area        :102
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :39
		LUT fanins:3	 numbers :50
		LUT fanins:4	 numbers :26
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.v
Peak memory: 10911744 bytes

[2021-10-26 11:05:31,677]mapper_test.py:224:[INFO]: area: 115 level: 7
[2021-10-26 11:26:09,493]mapper_test.py:79:[INFO]: run case "ADDERFDS_comb"
[2021-10-26 11:26:09,493]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:26:09,494]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:26:09,669]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     128.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.03 MB.
P:  Del =   11.00.  Ar =      52.0.  Edge =      141.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      60.0.  Edge =      180.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
F:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     23.81 %
Or           =        0      0.00 %
Other        =       32     76.19 %
TOTAL        =       42    100.00 %
Level =    1.  COs =    1.     5.9 %
Level =    2.  COs =    1.    11.8 %
Level =    3.  COs =    2.    23.5 %
Level =    4.  COs =    1.    29.4 %
Level =    5.  COs =    2.    41.2 %
Level =    6.  COs =    1.    47.1 %
Level =    7.  COs =    2.    58.8 %
Level =    8.  COs =    1.    64.7 %
Level =    9.  COs =    2.    76.5 %
Level =   10.  COs =    1.    82.4 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 33943552 bytes

[2021-10-26 11:26:09,670]mapper_test.py:160:[INFO]: area: 42 level: 11
[2021-10-26 11:26:09,670]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:26:11,342]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig
	Report mapping result:
		klut_size()     :136
		klut.num_gates():101
		max delay       :7
		max area        :94
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :35
		LUT fanins:3	 numbers :41
		LUT fanins:4	 numbers :25
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.v
Peak memory: 10838016 bytes

[2021-10-26 11:26:11,343]mapper_test.py:224:[INFO]: area: 101 level: 7
[2021-10-26 12:24:15,438]mapper_test.py:79:[INFO]: run case "ADDERFDS_comb"
[2021-10-26 12:24:15,438]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:24:15,438]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:24:15,563]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     128.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.03 MB.
P:  Del =   11.00.  Ar =      52.0.  Edge =      141.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      60.0.  Edge =      180.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
F:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     23.81 %
Or           =        0      0.00 %
Other        =       32     76.19 %
TOTAL        =       42    100.00 %
Level =    1.  COs =    1.     5.9 %
Level =    2.  COs =    1.    11.8 %
Level =    3.  COs =    2.    23.5 %
Level =    4.  COs =    1.    29.4 %
Level =    5.  COs =    2.    41.2 %
Level =    6.  COs =    1.    47.1 %
Level =    7.  COs =    2.    58.8 %
Level =    8.  COs =    1.    64.7 %
Level =    9.  COs =    2.    76.5 %
Level =   10.  COs =    1.    82.4 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34217984 bytes

[2021-10-26 12:24:15,565]mapper_test.py:160:[INFO]: area: 42 level: 11
[2021-10-26 12:24:15,565]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:24:17,246]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig
	Report mapping result:
		klut_size()     :137
		klut.num_gates():102
		max delay       :7
		max area        :102
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :35
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :59
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.v
Peak memory: 10829824 bytes

[2021-10-26 12:24:17,247]mapper_test.py:224:[INFO]: area: 102 level: 7
[2021-10-26 14:13:22,599]mapper_test.py:79:[INFO]: run case "ADDERFDS_comb"
[2021-10-26 14:13:22,599]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:13:22,600]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:13:22,722]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     128.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.03 MB.
P:  Del =   11.00.  Ar =      52.0.  Edge =      141.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      60.0.  Edge =      180.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
F:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     23.81 %
Or           =        0      0.00 %
Other        =       32     76.19 %
TOTAL        =       42    100.00 %
Level =    1.  COs =    1.     5.9 %
Level =    2.  COs =    1.    11.8 %
Level =    3.  COs =    2.    23.5 %
Level =    4.  COs =    1.    29.4 %
Level =    5.  COs =    2.    41.2 %
Level =    6.  COs =    1.    47.1 %
Level =    7.  COs =    2.    58.8 %
Level =    8.  COs =    1.    64.7 %
Level =    9.  COs =    2.    76.5 %
Level =   10.  COs =    1.    82.4 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 33869824 bytes

[2021-10-26 14:13:22,724]mapper_test.py:160:[INFO]: area: 42 level: 11
[2021-10-26 14:13:22,724]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:13:22,748]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig
	Report mapping result:
		klut_size()     :90
		klut.num_gates():55
		max delay       :11
		max area        :52
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :15
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.v
Peak memory: 5902336 bytes

[2021-10-26 14:13:22,748]mapper_test.py:224:[INFO]: area: 55 level: 11
[2021-10-29 16:10:27,734]mapper_test.py:79:[INFO]: run case "ADDERFDS_comb"
[2021-10-29 16:10:27,734]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:10:27,735]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:10:27,850]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     128.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.03 MB.
P:  Del =   11.00.  Ar =      52.0.  Edge =      141.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      60.0.  Edge =      180.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
F:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     23.81 %
Or           =        0      0.00 %
Other        =       32     76.19 %
TOTAL        =       42    100.00 %
Level =    1.  COs =    1.     5.9 %
Level =    2.  COs =    1.    11.8 %
Level =    3.  COs =    2.    23.5 %
Level =    4.  COs =    1.    29.4 %
Level =    5.  COs =    2.    41.2 %
Level =    6.  COs =    1.    47.1 %
Level =    7.  COs =    2.    58.8 %
Level =    8.  COs =    1.    64.7 %
Level =    9.  COs =    2.    76.5 %
Level =   10.  COs =    1.    82.4 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34095104 bytes

[2021-10-29 16:10:27,852]mapper_test.py:160:[INFO]: area: 42 level: 11
[2021-10-29 16:10:27,852]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:10:27,876]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig
	Report mapping result:
		klut_size()     :122
		klut.num_gates():87
		max delay       :12
		max area        :87
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :44
		LUT fanins:3	 numbers :24
		LUT fanins:4	 numbers :19
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.v
Peak memory: 5836800 bytes

[2021-10-29 16:10:27,876]mapper_test.py:224:[INFO]: area: 87 level: 12
[2021-11-03 09:52:20,949]mapper_test.py:79:[INFO]: run case "ADDERFDS_comb"
[2021-11-03 09:52:20,949]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:52:20,949]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:52:21,117]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     128.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.03 MB.
P:  Del =   11.00.  Ar =      52.0.  Edge =      141.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      60.0.  Edge =      180.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
F:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     23.81 %
Or           =        0      0.00 %
Other        =       32     76.19 %
TOTAL        =       42    100.00 %
Level =    1.  COs =    1.     5.9 %
Level =    2.  COs =    1.    11.8 %
Level =    3.  COs =    2.    23.5 %
Level =    4.  COs =    1.    29.4 %
Level =    5.  COs =    2.    41.2 %
Level =    6.  COs =    1.    47.1 %
Level =    7.  COs =    2.    58.8 %
Level =    8.  COs =    1.    64.7 %
Level =    9.  COs =    2.    76.5 %
Level =   10.  COs =    1.    82.4 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34013184 bytes

[2021-11-03 09:52:21,119]mapper_test.py:160:[INFO]: area: 42 level: 11
[2021-11-03 09:52:21,119]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:52:21,155]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig
	Report mapping result:
		klut_size()     :122
		klut.num_gates():87
		max delay       :11
		max area        :52
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :44
		LUT fanins:3	 numbers :24
		LUT fanins:4	 numbers :19
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig_output.v
	Peak memory: 6217728 bytes

[2021-11-03 09:52:21,156]mapper_test.py:226:[INFO]: area: 87 level: 11
[2021-11-03 10:04:31,878]mapper_test.py:79:[INFO]: run case "ADDERFDS_comb"
[2021-11-03 10:04:31,878]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:04:31,879]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:04:32,002]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     128.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.03 MB.
P:  Del =   11.00.  Ar =      52.0.  Edge =      141.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      60.0.  Edge =      180.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
F:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     23.81 %
Or           =        0      0.00 %
Other        =       32     76.19 %
TOTAL        =       42    100.00 %
Level =    1.  COs =    1.     5.9 %
Level =    2.  COs =    1.    11.8 %
Level =    3.  COs =    2.    23.5 %
Level =    4.  COs =    1.    29.4 %
Level =    5.  COs =    2.    41.2 %
Level =    6.  COs =    1.    47.1 %
Level =    7.  COs =    2.    58.8 %
Level =    8.  COs =    1.    64.7 %
Level =    9.  COs =    2.    76.5 %
Level =   10.  COs =    1.    82.4 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 33910784 bytes

[2021-11-03 10:04:32,003]mapper_test.py:160:[INFO]: area: 42 level: 11
[2021-11-03 10:04:32,003]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:04:32,035]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig
	Report mapping result:
		klut_size()     :115
		klut.num_gates():80
		max delay       :11
		max area        :52
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :45
		LUT fanins:3	 numbers :10
		LUT fanins:4	 numbers :25
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig_output.v
	Peak memory: 5980160 bytes

[2021-11-03 10:04:32,036]mapper_test.py:226:[INFO]: area: 80 level: 11
[2021-11-03 13:44:31,850]mapper_test.py:79:[INFO]: run case "ADDERFDS_comb"
[2021-11-03 13:44:31,850]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:44:31,851]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:44:31,967]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     128.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.03 MB.
P:  Del =   11.00.  Ar =      52.0.  Edge =      141.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      60.0.  Edge =      180.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
F:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     23.81 %
Or           =        0      0.00 %
Other        =       32     76.19 %
TOTAL        =       42    100.00 %
Level =    1.  COs =    1.     5.9 %
Level =    2.  COs =    1.    11.8 %
Level =    3.  COs =    2.    23.5 %
Level =    4.  COs =    1.    29.4 %
Level =    5.  COs =    2.    41.2 %
Level =    6.  COs =    1.    47.1 %
Level =    7.  COs =    2.    58.8 %
Level =    8.  COs =    1.    64.7 %
Level =    9.  COs =    2.    76.5 %
Level =   10.  COs =    1.    82.4 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34000896 bytes

[2021-11-03 13:44:31,969]mapper_test.py:160:[INFO]: area: 42 level: 11
[2021-11-03 13:44:31,969]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:44:32,006]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig
	Report mapping result:
		klut_size()     :115
		klut.num_gates():80
		max delay       :11
		max area        :52
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :45
		LUT fanins:3	 numbers :10
		LUT fanins:4	 numbers :25
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig_output.v
	Peak memory: 5951488 bytes

[2021-11-03 13:44:32,007]mapper_test.py:226:[INFO]: area: 80 level: 11
[2021-11-03 13:50:46,921]mapper_test.py:79:[INFO]: run case "ADDERFDS_comb"
[2021-11-03 13:50:46,921]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:50:46,921]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:50:47,047]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     128.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.03 MB.
P:  Del =   11.00.  Ar =      52.0.  Edge =      141.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      60.0.  Edge =      180.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
F:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     23.81 %
Or           =        0      0.00 %
Other        =       32     76.19 %
TOTAL        =       42    100.00 %
Level =    1.  COs =    1.     5.9 %
Level =    2.  COs =    1.    11.8 %
Level =    3.  COs =    2.    23.5 %
Level =    4.  COs =    1.    29.4 %
Level =    5.  COs =    2.    41.2 %
Level =    6.  COs =    1.    47.1 %
Level =    7.  COs =    2.    58.8 %
Level =    8.  COs =    1.    64.7 %
Level =    9.  COs =    2.    76.5 %
Level =   10.  COs =    1.    82.4 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34140160 bytes

[2021-11-03 13:50:47,049]mapper_test.py:160:[INFO]: area: 42 level: 11
[2021-11-03 13:50:47,049]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:50:47,079]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig
	Report mapping result:
		klut_size()     :115
		klut.num_gates():80
		max delay       :11
		max area        :52
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :45
		LUT fanins:3	 numbers :10
		LUT fanins:4	 numbers :25
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig_output.v
	Peak memory: 5996544 bytes

[2021-11-03 13:50:47,080]mapper_test.py:226:[INFO]: area: 80 level: 11
[2021-11-04 15:57:44,327]mapper_test.py:79:[INFO]: run case "ADDERFDS_comb"
[2021-11-04 15:57:44,329]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:57:44,329]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:57:44,448]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     128.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.03 MB.
P:  Del =   11.00.  Ar =      52.0.  Edge =      141.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      60.0.  Edge =      180.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
F:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     23.81 %
Or           =        0      0.00 %
Other        =       32     76.19 %
TOTAL        =       42    100.00 %
Level =    1.  COs =    1.     5.9 %
Level =    2.  COs =    1.    11.8 %
Level =    3.  COs =    2.    23.5 %
Level =    4.  COs =    1.    29.4 %
Level =    5.  COs =    2.    41.2 %
Level =    6.  COs =    1.    47.1 %
Level =    7.  COs =    2.    58.8 %
Level =    8.  COs =    1.    64.7 %
Level =    9.  COs =    2.    76.5 %
Level =   10.  COs =    1.    82.4 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34070528 bytes

[2021-11-04 15:57:44,449]mapper_test.py:160:[INFO]: area: 42 level: 11
[2021-11-04 15:57:44,450]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:57:44,479]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig
	Report mapping result:
		klut_size()     :108
		klut.num_gates():73
		max delay       :11
		max area        :52
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :40
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :25
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig_output.v
	Peak memory: 5865472 bytes

[2021-11-04 15:57:44,480]mapper_test.py:226:[INFO]: area: 73 level: 11
[2021-11-16 12:28:33,142]mapper_test.py:79:[INFO]: run case "ADDERFDS_comb"
[2021-11-16 12:28:33,143]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:28:33,143]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:28:33,261]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     128.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.03 MB.
P:  Del =   11.00.  Ar =      52.0.  Edge =      141.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      60.0.  Edge =      180.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
F:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     23.81 %
Or           =        0      0.00 %
Other        =       32     76.19 %
TOTAL        =       42    100.00 %
Level =    1.  COs =    1.     5.9 %
Level =    2.  COs =    1.    11.8 %
Level =    3.  COs =    2.    23.5 %
Level =    4.  COs =    1.    29.4 %
Level =    5.  COs =    2.    41.2 %
Level =    6.  COs =    1.    47.1 %
Level =    7.  COs =    2.    58.8 %
Level =    8.  COs =    1.    64.7 %
Level =    9.  COs =    2.    76.5 %
Level =   10.  COs =    1.    82.4 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 33873920 bytes

[2021-11-16 12:28:33,262]mapper_test.py:160:[INFO]: area: 42 level: 11
[2021-11-16 12:28:33,262]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:28:33,286]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig
Mapping time: 0.002365 secs
	Report mapping result:
		klut_size()     :108
		klut.num_gates():73
		max delay       :11
		max area        :52
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :40
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :25
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.v
	Peak memory: 5988352 bytes

[2021-11-16 12:28:33,286]mapper_test.py:228:[INFO]: area: 73 level: 11
[2021-11-16 14:17:30,895]mapper_test.py:79:[INFO]: run case "ADDERFDS_comb"
[2021-11-16 14:17:30,896]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:17:30,896]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:17:31,062]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     128.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.03 MB.
P:  Del =   11.00.  Ar =      52.0.  Edge =      141.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      60.0.  Edge =      180.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
F:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     23.81 %
Or           =        0      0.00 %
Other        =       32     76.19 %
TOTAL        =       42    100.00 %
Level =    1.  COs =    1.     5.9 %
Level =    2.  COs =    1.    11.8 %
Level =    3.  COs =    2.    23.5 %
Level =    4.  COs =    1.    29.4 %
Level =    5.  COs =    2.    41.2 %
Level =    6.  COs =    1.    47.1 %
Level =    7.  COs =    2.    58.8 %
Level =    8.  COs =    1.    64.7 %
Level =    9.  COs =    2.    76.5 %
Level =   10.  COs =    1.    82.4 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 33865728 bytes

[2021-11-16 14:17:31,063]mapper_test.py:160:[INFO]: area: 42 level: 11
[2021-11-16 14:17:31,063]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:17:31,094]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig
Mapping time: 0.002176 secs
	Report mapping result:
		klut_size()     :108
		klut.num_gates():73
		max delay       :11
		max area        :52
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :40
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :25
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.v
	Peak memory: 5976064 bytes

[2021-11-16 14:17:31,094]mapper_test.py:228:[INFO]: area: 73 level: 11
[2021-11-16 14:23:51,968]mapper_test.py:79:[INFO]: run case "ADDERFDS_comb"
[2021-11-16 14:23:51,968]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:23:51,968]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:23:52,094]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     128.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.03 MB.
P:  Del =   11.00.  Ar =      52.0.  Edge =      141.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      60.0.  Edge =      180.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
F:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     23.81 %
Or           =        0      0.00 %
Other        =       32     76.19 %
TOTAL        =       42    100.00 %
Level =    1.  COs =    1.     5.9 %
Level =    2.  COs =    1.    11.8 %
Level =    3.  COs =    2.    23.5 %
Level =    4.  COs =    1.    29.4 %
Level =    5.  COs =    2.    41.2 %
Level =    6.  COs =    1.    47.1 %
Level =    7.  COs =    2.    58.8 %
Level =    8.  COs =    1.    64.7 %
Level =    9.  COs =    2.    76.5 %
Level =   10.  COs =    1.    82.4 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34164736 bytes

[2021-11-16 14:23:52,095]mapper_test.py:160:[INFO]: area: 42 level: 11
[2021-11-16 14:23:52,095]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:23:52,121]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig
Mapping time: 0.00266 secs
	Report mapping result:
		klut_size()     :108
		klut.num_gates():73
		max delay       :11
		max area        :52
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :40
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :25
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.v
	Peak memory: 5869568 bytes

[2021-11-16 14:23:52,122]mapper_test.py:228:[INFO]: area: 73 level: 11
[2021-11-17 16:36:30,055]mapper_test.py:79:[INFO]: run case "ADDERFDS_comb"
[2021-11-17 16:36:30,056]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:36:30,056]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:36:30,178]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     128.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.03 MB.
P:  Del =   11.00.  Ar =      52.0.  Edge =      141.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      60.0.  Edge =      180.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
F:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     23.81 %
Or           =        0      0.00 %
Other        =       32     76.19 %
TOTAL        =       42    100.00 %
Level =    1.  COs =    1.     5.9 %
Level =    2.  COs =    1.    11.8 %
Level =    3.  COs =    2.    23.5 %
Level =    4.  COs =    1.    29.4 %
Level =    5.  COs =    2.    41.2 %
Level =    6.  COs =    1.    47.1 %
Level =    7.  COs =    2.    58.8 %
Level =    8.  COs =    1.    64.7 %
Level =    9.  COs =    2.    76.5 %
Level =   10.  COs =    1.    82.4 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 33972224 bytes

[2021-11-17 16:36:30,179]mapper_test.py:160:[INFO]: area: 42 level: 11
[2021-11-17 16:36:30,180]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:36:30,210]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig
Mapping time: 0.002206 secs
	Report mapping result:
		klut_size()     :87
		klut.num_gates():52
		max delay       :11
		max area        :52
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :15
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.v
	Peak memory: 5795840 bytes

[2021-11-17 16:36:30,210]mapper_test.py:228:[INFO]: area: 52 level: 11
[2021-11-18 10:19:06,959]mapper_test.py:79:[INFO]: run case "ADDERFDS_comb"
[2021-11-18 10:19:06,959]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:19:06,959]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:19:07,083]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     128.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.03 MB.
P:  Del =   11.00.  Ar =      52.0.  Edge =      141.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      60.0.  Edge =      180.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
F:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     23.81 %
Or           =        0      0.00 %
Other        =       32     76.19 %
TOTAL        =       42    100.00 %
Level =    1.  COs =    1.     5.9 %
Level =    2.  COs =    1.    11.8 %
Level =    3.  COs =    2.    23.5 %
Level =    4.  COs =    1.    29.4 %
Level =    5.  COs =    2.    41.2 %
Level =    6.  COs =    1.    47.1 %
Level =    7.  COs =    2.    58.8 %
Level =    8.  COs =    1.    64.7 %
Level =    9.  COs =    2.    76.5 %
Level =   10.  COs =    1.    82.4 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 33865728 bytes

[2021-11-18 10:19:07,085]mapper_test.py:160:[INFO]: area: 42 level: 11
[2021-11-18 10:19:07,085]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:19:07,113]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig
Mapping time: 0.004953 secs
	Report mapping result:
		klut_size()     :87
		klut.num_gates():52
		max delay       :11
		max area        :52
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :15
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.v
	Peak memory: 6295552 bytes

[2021-11-18 10:19:07,113]mapper_test.py:228:[INFO]: area: 52 level: 11
[2021-11-23 16:11:57,559]mapper_test.py:79:[INFO]: run case "ADDERFDS_comb"
[2021-11-23 16:11:57,560]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:11:57,560]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:11:57,683]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     128.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.03 MB.
P:  Del =   11.00.  Ar =      52.0.  Edge =      141.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      60.0.  Edge =      180.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
F:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     23.81 %
Or           =        0      0.00 %
Other        =       32     76.19 %
TOTAL        =       42    100.00 %
Level =    1.  COs =    1.     5.9 %
Level =    2.  COs =    1.    11.8 %
Level =    3.  COs =    2.    23.5 %
Level =    4.  COs =    1.    29.4 %
Level =    5.  COs =    2.    41.2 %
Level =    6.  COs =    1.    47.1 %
Level =    7.  COs =    2.    58.8 %
Level =    8.  COs =    1.    64.7 %
Level =    9.  COs =    2.    76.5 %
Level =   10.  COs =    1.    82.4 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34074624 bytes

[2021-11-23 16:11:57,685]mapper_test.py:160:[INFO]: area: 42 level: 11
[2021-11-23 16:11:57,685]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:11:57,718]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig
Mapping time: 0.004877 secs
	Report mapping result:
		klut_size()     :87
		klut.num_gates():52
		max delay       :11
		max area        :52
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :15
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.v
	Peak memory: 6303744 bytes

[2021-11-23 16:11:57,719]mapper_test.py:228:[INFO]: area: 52 level: 11
[2021-11-23 16:42:56,198]mapper_test.py:79:[INFO]: run case "ADDERFDS_comb"
[2021-11-23 16:42:56,198]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:42:56,198]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:42:56,319]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     128.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.03 MB.
P:  Del =   11.00.  Ar =      52.0.  Edge =      141.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      60.0.  Edge =      180.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
F:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     23.81 %
Or           =        0      0.00 %
Other        =       32     76.19 %
TOTAL        =       42    100.00 %
Level =    1.  COs =    1.     5.9 %
Level =    2.  COs =    1.    11.8 %
Level =    3.  COs =    2.    23.5 %
Level =    4.  COs =    1.    29.4 %
Level =    5.  COs =    2.    41.2 %
Level =    6.  COs =    1.    47.1 %
Level =    7.  COs =    2.    58.8 %
Level =    8.  COs =    1.    64.7 %
Level =    9.  COs =    2.    76.5 %
Level =   10.  COs =    1.    82.4 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 33796096 bytes

[2021-11-23 16:42:56,320]mapper_test.py:160:[INFO]: area: 42 level: 11
[2021-11-23 16:42:56,320]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:42:56,348]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig
Mapping time: 0.005694 secs
	Report mapping result:
		klut_size()     :87
		klut.num_gates():52
		max delay       :11
		max area        :52
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :15
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.v
	Peak memory: 6291456 bytes

[2021-11-23 16:42:56,349]mapper_test.py:228:[INFO]: area: 52 level: 11
[2021-11-24 11:39:09,109]mapper_test.py:79:[INFO]: run case "ADDERFDS_comb"
[2021-11-24 11:39:09,109]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:39:09,109]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:39:09,242]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     128.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.03 MB.
P:  Del =   11.00.  Ar =      52.0.  Edge =      141.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      60.0.  Edge =      180.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
F:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     23.81 %
Or           =        0      0.00 %
Other        =       32     76.19 %
TOTAL        =       42    100.00 %
Level =    1.  COs =    1.     5.9 %
Level =    2.  COs =    1.    11.8 %
Level =    3.  COs =    2.    23.5 %
Level =    4.  COs =    1.    29.4 %
Level =    5.  COs =    2.    41.2 %
Level =    6.  COs =    1.    47.1 %
Level =    7.  COs =    2.    58.8 %
Level =    8.  COs =    1.    64.7 %
Level =    9.  COs =    2.    76.5 %
Level =   10.  COs =    1.    82.4 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 33964032 bytes

[2021-11-24 11:39:09,243]mapper_test.py:160:[INFO]: area: 42 level: 11
[2021-11-24 11:39:09,243]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:39:09,272]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig
Mapping time: 0.000107 secs
	Report mapping result:
		klut_size()     :87
		klut.num_gates():52
		max delay       :11
		max area        :52
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :15
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.v
	Peak memory: 5877760 bytes

[2021-11-24 11:39:09,273]mapper_test.py:228:[INFO]: area: 52 level: 11
[2021-11-24 12:02:23,171]mapper_test.py:79:[INFO]: run case "ADDERFDS_comb"
[2021-11-24 12:02:23,171]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:02:23,171]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:02:23,292]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     128.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.03 MB.
P:  Del =   11.00.  Ar =      52.0.  Edge =      141.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      60.0.  Edge =      180.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
F:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     23.81 %
Or           =        0      0.00 %
Other        =       32     76.19 %
TOTAL        =       42    100.00 %
Level =    1.  COs =    1.     5.9 %
Level =    2.  COs =    1.    11.8 %
Level =    3.  COs =    2.    23.5 %
Level =    4.  COs =    1.    29.4 %
Level =    5.  COs =    2.    41.2 %
Level =    6.  COs =    1.    47.1 %
Level =    7.  COs =    2.    58.8 %
Level =    8.  COs =    1.    64.7 %
Level =    9.  COs =    2.    76.5 %
Level =   10.  COs =    1.    82.4 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34201600 bytes

[2021-11-24 12:02:23,294]mapper_test.py:160:[INFO]: area: 42 level: 11
[2021-11-24 12:02:23,294]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:02:23,317]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig
Mapping time: 0.000104 secs
	Report mapping result:
		klut_size()     :87
		klut.num_gates():52
		max delay       :11
		max area        :52
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :15
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.v
	Peak memory: 5922816 bytes

[2021-11-24 12:02:23,317]mapper_test.py:228:[INFO]: area: 52 level: 11
[2021-11-24 12:06:09,409]mapper_test.py:79:[INFO]: run case "ADDERFDS_comb"
[2021-11-24 12:06:09,410]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:06:09,410]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:06:09,526]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     128.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.03 MB.
P:  Del =   11.00.  Ar =      52.0.  Edge =      141.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      60.0.  Edge =      180.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
F:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     23.81 %
Or           =        0      0.00 %
Other        =       32     76.19 %
TOTAL        =       42    100.00 %
Level =    1.  COs =    1.     5.9 %
Level =    2.  COs =    1.    11.8 %
Level =    3.  COs =    2.    23.5 %
Level =    4.  COs =    1.    29.4 %
Level =    5.  COs =    2.    41.2 %
Level =    6.  COs =    1.    47.1 %
Level =    7.  COs =    2.    58.8 %
Level =    8.  COs =    1.    64.7 %
Level =    9.  COs =    2.    76.5 %
Level =   10.  COs =    1.    82.4 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 33910784 bytes

[2021-11-24 12:06:09,527]mapper_test.py:160:[INFO]: area: 42 level: 11
[2021-11-24 12:06:09,528]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:06:09,558]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig
Mapping time: 0.002197 secs
	Report mapping result:
		klut_size()     :87
		klut.num_gates():52
		max delay       :11
		max area        :52
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :15
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.v
	Peak memory: 5931008 bytes

[2021-11-24 12:06:09,559]mapper_test.py:228:[INFO]: area: 52 level: 11
[2021-11-24 12:11:45,481]mapper_test.py:79:[INFO]: run case "ADDERFDS_comb"
[2021-11-24 12:11:45,481]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:11:45,481]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:11:45,603]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     128.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.03 MB.
P:  Del =   11.00.  Ar =      52.0.  Edge =      141.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      60.0.  Edge =      180.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
F:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     23.81 %
Or           =        0      0.00 %
Other        =       32     76.19 %
TOTAL        =       42    100.00 %
Level =    1.  COs =    1.     5.9 %
Level =    2.  COs =    1.    11.8 %
Level =    3.  COs =    2.    23.5 %
Level =    4.  COs =    1.    29.4 %
Level =    5.  COs =    2.    41.2 %
Level =    6.  COs =    1.    47.1 %
Level =    7.  COs =    2.    58.8 %
Level =    8.  COs =    1.    64.7 %
Level =    9.  COs =    2.    76.5 %
Level =   10.  COs =    1.    82.4 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34152448 bytes

[2021-11-24 12:11:45,604]mapper_test.py:160:[INFO]: area: 42 level: 11
[2021-11-24 12:11:45,604]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:11:45,632]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig
[i] total time =  0.00 secs
Mapping time: 0.00081 secs
	Report mapping result:
		klut_size()     :67
		klut.num_gates():32
		max delay       :16
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :32
		LUT fanins:4	 numbers :0
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.v
	Peak memory: 6127616 bytes

[2021-11-24 12:11:45,632]mapper_test.py:228:[INFO]: area: 32 level: 16
[2021-11-24 12:58:08,315]mapper_test.py:79:[INFO]: run case "ADDERFDS_comb"
[2021-11-24 12:58:08,315]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:58:08,315]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:58:08,436]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     128.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.03 MB.
P:  Del =   11.00.  Ar =      52.0.  Edge =      141.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      60.0.  Edge =      180.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
F:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     23.81 %
Or           =        0      0.00 %
Other        =       32     76.19 %
TOTAL        =       42    100.00 %
Level =    1.  COs =    1.     5.9 %
Level =    2.  COs =    1.    11.8 %
Level =    3.  COs =    2.    23.5 %
Level =    4.  COs =    1.    29.4 %
Level =    5.  COs =    2.    41.2 %
Level =    6.  COs =    1.    47.1 %
Level =    7.  COs =    2.    58.8 %
Level =    8.  COs =    1.    64.7 %
Level =    9.  COs =    2.    76.5 %
Level =   10.  COs =    1.    82.4 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34349056 bytes

[2021-11-24 12:58:08,438]mapper_test.py:160:[INFO]: area: 42 level: 11
[2021-11-24 12:58:08,438]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:58:08,470]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig
Mapping time: 0.002214 secs
	Report mapping result:
		klut_size()     :87
		klut.num_gates():52
		max delay       :11
		max area        :52
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :15
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.v
	Peak memory: 5955584 bytes

[2021-11-24 12:58:08,470]mapper_test.py:228:[INFO]: area: 52 level: 11
[2021-11-24 13:12:31,791]mapper_test.py:79:[INFO]: run case "ADDERFDS_comb"
[2021-11-24 13:12:31,792]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:12:31,792]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:12:31,954]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     128.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.03 MB.
P:  Del =   11.00.  Ar =      52.0.  Edge =      141.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      60.0.  Edge =      180.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
F:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     23.81 %
Or           =        0      0.00 %
Other        =       32     76.19 %
TOTAL        =       42    100.00 %
Level =    1.  COs =    1.     5.9 %
Level =    2.  COs =    1.    11.8 %
Level =    3.  COs =    2.    23.5 %
Level =    4.  COs =    1.    29.4 %
Level =    5.  COs =    2.    41.2 %
Level =    6.  COs =    1.    47.1 %
Level =    7.  COs =    2.    58.8 %
Level =    8.  COs =    1.    64.7 %
Level =    9.  COs =    2.    76.5 %
Level =   10.  COs =    1.    82.4 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34082816 bytes

[2021-11-24 13:12:31,956]mapper_test.py:160:[INFO]: area: 42 level: 11
[2021-11-24 13:12:31,956]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:12:33,651]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig
Mapping time: 0.002246 secs
Mapping time: 0.003583 secs
	Report mapping result:
		klut_size()     :137
		klut.num_gates():102
		max delay       :7
		max area        :102
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :35
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :59
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.v
	Peak memory: 10924032 bytes

[2021-11-24 13:12:33,652]mapper_test.py:228:[INFO]: area: 102 level: 7
[2021-11-24 13:35:23,979]mapper_test.py:79:[INFO]: run case "ADDERFDS_comb"
[2021-11-24 13:35:23,979]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:35:23,979]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:35:24,146]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     128.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.03 MB.
P:  Del =   11.00.  Ar =      52.0.  Edge =      141.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      60.0.  Edge =      180.  Cut =      944.  T =     0.00 sec
P:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      964.  T =     0.00 sec
F:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      51.0.  Edge =      153.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      769.  T =     0.00 sec
A:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
E:  Del =   11.00.  Ar =      42.0.  Edge =      131.  Cut =      745.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       10     23.81 %
Or           =        0      0.00 %
Other        =       32     76.19 %
TOTAL        =       42    100.00 %
Level =    1.  COs =    1.     5.9 %
Level =    2.  COs =    1.    11.8 %
Level =    3.  COs =    2.    23.5 %
Level =    4.  COs =    1.    29.4 %
Level =    5.  COs =    2.    41.2 %
Level =    6.  COs =    1.    47.1 %
Level =    7.  COs =    2.    58.8 %
Level =    8.  COs =    1.    64.7 %
Level =    9.  COs =    2.    76.5 %
Level =   10.  COs =    1.    82.4 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34201600 bytes

[2021-11-24 13:35:24,148]mapper_test.py:160:[INFO]: area: 42 level: 11
[2021-11-24 13:35:24,148]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:35:25,841]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.opt.aig
Mapping time: 0.000103 secs
Mapping time: 0.000201 secs
	Report mapping result:
		klut_size()     :137
		klut.num_gates():102
		max delay       :7
		max area        :102
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :35
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :59
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ADDERFDS_comb/ADDERFDS_comb.ifpga.v
	Peak memory: 10969088 bytes

[2021-11-24 13:35:25,842]mapper_test.py:228:[INFO]: area: 102 level: 7
