

================================================================
== Vitis HLS Report for 'huff_make_dhuff_tb_2_Pipeline_VITIS_LOOP_657_5'
================================================================
* Date:           Tue Jun 18 12:24:17 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        jpeg_ahls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.284 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_657_5  |        ?|        ?|         1|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%size = alloca i32 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:628]   --->   Operation 4 'alloca' 'size' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%code_2_in = alloca i32 1"   --->   Operation 5 'alloca' 'code_2_in' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%zext_ln652_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %zext_ln652"   --->   Operation 6 'read' 'zext_ln652_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%zext_ln649_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %zext_ln649"   --->   Operation 7 'read' 'zext_ln649_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%code_2_reload_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %code_2_reload"   --->   Operation 8 'read' 'code_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln652_cast = zext i5 %zext_ln652_read"   --->   Operation 9 'zext' 'zext_ln652_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln649_cast = zext i5 %zext_ln649_read"   --->   Operation 10 'zext' 'zext_ln649_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.46ns)   --->   "%store_ln0 = store i31 %code_2_reload_read, i31 %code_2_in"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 12 [1/1] (0.46ns)   --->   "%store_ln628 = store i32 %zext_ln649_cast, i32 %size" [benchmarks/chstone/jpeg/src/jpeg_decode.c:628]   --->   Operation 12 'store' 'store_ln628' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %do.cond25"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.28>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%size_1 = load i32 %size" [benchmarks/chstone/jpeg/src/jpeg_decode.c:660]   --->   Operation 14 'load' 'size_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%code_2_in_load = load i31 %code_2_in" [benchmarks/chstone/jpeg/src/jpeg_decode.c:628]   --->   Operation 15 'load' 'code_2_in_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln628 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_17" [benchmarks/chstone/jpeg/src/jpeg_decode.c:628]   --->   Operation 16 'specpipeline' 'specpipeline_ln628' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specloopname_ln657 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [benchmarks/chstone/jpeg/src/jpeg_decode.c:657]   --->   Operation 17 'specloopname' 'specloopname_ln657' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%code = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %code_2_in_load, i1 0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:659]   --->   Operation 18 'bitconcatenate' 'code' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%shl_ln628 = shl i31 %code_2_in_load, i31 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:628]   --->   Operation 19 'shl' 'shl_ln628' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.14ns)   --->   "%size_2 = add i32 %size_1, i32 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:660]   --->   Operation 20 'add' 'size_2' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (1.14ns)   --->   "%icmp_ln661 = icmp_eq  i32 %zext_ln652_cast, i32 %size_2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:661]   --->   Operation 21 'icmp' 'icmp_ln661' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.46ns)   --->   "%store_ln628 = store i31 %shl_ln628, i31 %code_2_in" [benchmarks/chstone/jpeg/src/jpeg_decode.c:628]   --->   Operation 22 'store' 'store_ln628' <Predicate = true> <Delay = 0.46>
ST_2 : Operation 23 [1/1] (0.46ns)   --->   "%store_ln628 = store i32 %size_2, i32 %size" [benchmarks/chstone/jpeg/src/jpeg_decode.c:628]   --->   Operation 23 'store' 'store_ln628' <Predicate = true> <Delay = 0.46>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln661 = br i1 %icmp_ln661, void %do.cond25, void %do.end29.exitStub" [benchmarks/chstone/jpeg/src/jpeg_decode.c:661]   --->   Operation 24 'br' 'br_ln661' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%store_ln659 = store i32 %code, i32 %p_out" [benchmarks/chstone/jpeg/src/jpeg_decode.c:659]   --->   Operation 25 'store' 'store_ln659' <Predicate = (icmp_ln661)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 26 'ret' 'ret_ln0' <Predicate = (icmp_ln661)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ code_2_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln649]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln652]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
size               (alloca        ) [ 011]
code_2_in          (alloca        ) [ 011]
zext_ln652_read    (read          ) [ 000]
zext_ln649_read    (read          ) [ 000]
code_2_reload_read (read          ) [ 000]
zext_ln652_cast    (zext          ) [ 011]
zext_ln649_cast    (zext          ) [ 000]
store_ln0          (store         ) [ 000]
store_ln628        (store         ) [ 000]
br_ln0             (br            ) [ 000]
size_1             (load          ) [ 000]
code_2_in_load     (load          ) [ 000]
specpipeline_ln628 (specpipeline  ) [ 000]
specloopname_ln657 (specloopname  ) [ 000]
code               (bitconcatenate) [ 000]
shl_ln628          (shl           ) [ 000]
size_2             (add           ) [ 000]
icmp_ln661         (icmp          ) [ 011]
store_ln628        (store         ) [ 000]
store_ln628        (store         ) [ 000]
br_ln661           (br            ) [ 000]
store_ln659        (store         ) [ 000]
ret_ln0            (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="code_2_reload">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="code_2_reload"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="zext_ln649">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln649"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="zext_ln652">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln652"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="size_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="1" slack="0"/>
<pin id="34" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="size/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="code_2_in_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="code_2_in/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="zext_ln652_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="5" slack="0"/>
<pin id="42" dir="0" index="1" bw="5" slack="0"/>
<pin id="43" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln652_read/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="zext_ln649_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="5" slack="0"/>
<pin id="48" dir="0" index="1" bw="5" slack="0"/>
<pin id="49" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln649_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="code_2_reload_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="31" slack="0"/>
<pin id="54" dir="0" index="1" bw="31" slack="0"/>
<pin id="55" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="code_2_reload_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="zext_ln652_cast_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="5" slack="0"/>
<pin id="60" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln652_cast/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="zext_ln649_cast_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="5" slack="0"/>
<pin id="64" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln649_cast/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="store_ln0_store_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="31" slack="0"/>
<pin id="68" dir="0" index="1" bw="31" slack="0"/>
<pin id="69" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="71" class="1004" name="store_ln628_store_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="5" slack="0"/>
<pin id="73" dir="0" index="1" bw="32" slack="0"/>
<pin id="74" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln628/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="size_1_load_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="1"/>
<pin id="78" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="size_1/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="code_2_in_load_load_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="31" slack="1"/>
<pin id="81" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="code_2_in_load/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="code_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="31" slack="0"/>
<pin id="85" dir="0" index="2" bw="1" slack="0"/>
<pin id="86" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="code/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="shl_ln628_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="31" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln628/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="size_2_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="size_2/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="icmp_ln661_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="5" slack="1"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln661/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="store_ln628_store_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="31" slack="0"/>
<pin id="109" dir="0" index="1" bw="31" slack="1"/>
<pin id="110" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln628/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="store_ln628_store_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="1"/>
<pin id="115" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln628/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="store_ln659_store_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="0"/>
<pin id="119" dir="0" index="1" bw="32" slack="0"/>
<pin id="120" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln659/2 "/>
</bind>
</comp>

<comp id="123" class="1005" name="size_reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="0"/>
<pin id="125" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="size "/>
</bind>
</comp>

<comp id="130" class="1005" name="code_2_in_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="31" slack="0"/>
<pin id="132" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="code_2_in "/>
</bind>
</comp>

<comp id="137" class="1005" name="zext_ln652_cast_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="1"/>
<pin id="139" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln652_cast "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="35"><net_src comp="8" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="39"><net_src comp="8" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="44"><net_src comp="10" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="4" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="50"><net_src comp="10" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="2" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="12" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="61"><net_src comp="40" pin="2"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="46" pin="2"/><net_sink comp="62" pin=0"/></net>

<net id="70"><net_src comp="52" pin="2"/><net_sink comp="66" pin=0"/></net>

<net id="75"><net_src comp="62" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="87"><net_src comp="26" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="79" pin="1"/><net_sink comp="82" pin=1"/></net>

<net id="89"><net_src comp="28" pin="0"/><net_sink comp="82" pin=2"/></net>

<net id="94"><net_src comp="79" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="30" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="76" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="8" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="96" pin="2"/><net_sink comp="102" pin=1"/></net>

<net id="111"><net_src comp="90" pin="2"/><net_sink comp="107" pin=0"/></net>

<net id="116"><net_src comp="96" pin="2"/><net_sink comp="112" pin=0"/></net>

<net id="121"><net_src comp="82" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="6" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="126"><net_src comp="32" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="127"><net_src comp="123" pin="1"/><net_sink comp="71" pin=1"/></net>

<net id="128"><net_src comp="123" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="129"><net_src comp="123" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="133"><net_src comp="36" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="130" pin="1"/><net_sink comp="66" pin=1"/></net>

<net id="135"><net_src comp="130" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="136"><net_src comp="130" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="140"><net_src comp="58" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="141"><net_src comp="137" pin="1"/><net_sink comp="102" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_out | {2 }
 - Input state : 
	Port: huff_make_dhuff_tb.2_Pipeline_VITIS_LOOP_657_5 : code_2_reload | {1 }
	Port: huff_make_dhuff_tb.2_Pipeline_VITIS_LOOP_657_5 : zext_ln649 | {1 }
	Port: huff_make_dhuff_tb.2_Pipeline_VITIS_LOOP_657_5 : zext_ln652 | {1 }
  - Chain level:
	State 1
		store_ln628 : 1
	State 2
		code : 1
		shl_ln628 : 1
		size_2 : 1
		icmp_ln661 : 2
		store_ln628 : 1
		store_ln628 : 2
		br_ln661 : 3
		store_ln659 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|    add   |          size_2_fu_96         |    0    |    39   |
|----------|-------------------------------|---------|---------|
|   icmp   |       icmp_ln661_fu_102       |    0    |    39   |
|----------|-------------------------------|---------|---------|
|          |   zext_ln652_read_read_fu_40  |    0    |    0    |
|   read   |   zext_ln649_read_read_fu_46  |    0    |    0    |
|          | code_2_reload_read_read_fu_52 |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   zext   |     zext_ln652_cast_fu_58     |    0    |    0    |
|          |     zext_ln649_cast_fu_62     |    0    |    0    |
|----------|-------------------------------|---------|---------|
|bitconcatenate|           code_fu_82          |    0    |    0    |
|----------|-------------------------------|---------|---------|
|    shl   |        shl_ln628_fu_90        |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |    78   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   code_2_in_reg_130   |   31   |
|      size_reg_123     |   32   |
|zext_ln652_cast_reg_137|   32   |
+-----------------------+--------+
|         Total         |   95   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   78   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   95   |    -   |
+-----------+--------+--------+
|   Total   |   95   |   78   |
+-----------+--------+--------+
