// Seed: 3636002847
module module_0 (
    input supply1 id_0,
    output supply0 id_1,
    input supply1 id_2,
    input tri0 id_3,
    input wire id_4,
    input wire id_5,
    output wor id_6,
    output wand id_7,
    output tri0 id_8,
    output tri0 id_9,
    input tri1 id_10
    , id_18,
    input tri0 id_11,
    input tri id_12,
    input tri id_13,
    output uwire id_14,
    input uwire id_15,
    input wire id_16
);
  assign id_18 = 1'b0;
  wire id_19;
endmodule
module module_1 (
    output tri0 id_0,
    input wor id_1,
    input supply1 id_2,
    input uwire id_3,
    output wand id_4,
    inout tri1 id_5,
    input supply0 id_6
);
  wire id_8;
  wire id_9;
  module_0(
      id_3,
      id_5,
      id_1,
      id_3,
      id_5,
      id_3,
      id_5,
      id_0,
      id_0,
      id_0,
      id_1,
      id_5,
      id_5,
      id_1,
      id_5,
      id_1,
      id_2
  );
endmodule
