#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x133f6a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x133cd50 .scope module, "tb" "tb" 3 211;
 .timescale -12 -12;
L_0x133d9d0 .functor NOT 1, L_0x13b7220, C4<0>, C4<0>, C4<0>;
L_0x13579f0 .functor XOR 8, L_0x13b6db0, L_0x13b6f70, C4<00000000>, C4<00000000>;
L_0x138f340 .functor XOR 8, L_0x13579f0, L_0x13b70b0, C4<00000000>, C4<00000000>;
v0x13b49c0_0 .net *"_ivl_10", 7 0, L_0x13b70b0;  1 drivers
v0x13b4ac0_0 .net *"_ivl_12", 7 0, L_0x138f340;  1 drivers
v0x13b4ba0_0 .net *"_ivl_2", 7 0, L_0x13b6d10;  1 drivers
v0x13b4c60_0 .net *"_ivl_4", 7 0, L_0x13b6db0;  1 drivers
v0x13b4d40_0 .net *"_ivl_6", 7 0, L_0x13b6f70;  1 drivers
v0x13b4e70_0 .net *"_ivl_8", 7 0, L_0x13579f0;  1 drivers
v0x13b4f50_0 .net "areset", 0 0, L_0x133dde0;  1 drivers
v0x13b4ff0_0 .var "clk", 0 0;
v0x13b5090_0 .net "predict_history_dut", 6 0, v0x13b3da0_0;  1 drivers
v0x13b51e0_0 .net "predict_history_ref", 6 0, L_0x13b6b80;  1 drivers
v0x13b5280_0 .net "predict_pc", 6 0, L_0x13b5e10;  1 drivers
v0x13b5320_0 .net "predict_taken_dut", 0 0, v0x13b3f90_0;  1 drivers
v0x13b53c0_0 .net "predict_taken_ref", 0 0, L_0x13b69c0;  1 drivers
v0x13b5460_0 .net "predict_valid", 0 0, v0x13b0d30_0;  1 drivers
v0x13b5500_0 .var/2u "stats1", 223 0;
v0x13b55a0_0 .var/2u "strobe", 0 0;
v0x13b5660_0 .net "tb_match", 0 0, L_0x13b7220;  1 drivers
v0x13b5810_0 .net "tb_mismatch", 0 0, L_0x133d9d0;  1 drivers
v0x13b58b0_0 .net "train_history", 6 0, L_0x13b63c0;  1 drivers
v0x13b5970_0 .net "train_mispredicted", 0 0, L_0x13b6260;  1 drivers
v0x13b5a10_0 .net "train_pc", 6 0, L_0x13b6550;  1 drivers
v0x13b5ad0_0 .net "train_taken", 0 0, L_0x13b6040;  1 drivers
v0x13b5b70_0 .net "train_valid", 0 0, v0x13b16b0_0;  1 drivers
v0x13b5c10_0 .net "wavedrom_enable", 0 0, v0x13b1780_0;  1 drivers
v0x13b5cb0_0 .net/2s "wavedrom_hide_after_time", 31 0, v0x13b1820_0;  1 drivers
v0x13b5d50_0 .net "wavedrom_title", 511 0, v0x13b1900_0;  1 drivers
L_0x13b6d10 .concat [ 7 1 0 0], L_0x13b6b80, L_0x13b69c0;
L_0x13b6db0 .concat [ 7 1 0 0], L_0x13b6b80, L_0x13b69c0;
L_0x13b6f70 .concat [ 7 1 0 0], v0x13b3da0_0, v0x13b3f90_0;
L_0x13b70b0 .concat [ 7 1 0 0], L_0x13b6b80, L_0x13b69c0;
L_0x13b7220 .cmp/eeq 8, L_0x13b6d10, L_0x138f340;
S_0x1341710 .scope module, "good1" "reference_module" 3 268, 3 4 0, S_0x133cd50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0x1340ed0 .param/l "LNT" 0 3 22, C4<01>;
P_0x1340f10 .param/l "LT" 0 3 22, C4<10>;
P_0x1340f50 .param/l "SNT" 0 3 22, C4<00>;
P_0x1340f90 .param/l "ST" 0 3 22, C4<11>;
P_0x1340fd0 .param/l "n" 0 3 19, +C4<00000000000000000000000000000111>;
L_0x133e2c0 .functor XOR 7, v0x13aeed0_0, L_0x13b5e10, C4<0000000>, C4<0000000>;
L_0x1368c80 .functor XOR 7, L_0x13b63c0, L_0x13b6550, C4<0000000>, C4<0000000>;
v0x137bd10_0 .net *"_ivl_11", 0 0, L_0x13b68d0;  1 drivers
L_0x7fc1b81081c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x137bfe0_0 .net *"_ivl_12", 0 0, L_0x7fc1b81081c8;  1 drivers
L_0x7fc1b8108210 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x133da40_0 .net *"_ivl_16", 6 0, L_0x7fc1b8108210;  1 drivers
v0x133dc80_0 .net *"_ivl_4", 1 0, L_0x13b66e0;  1 drivers
v0x133de50_0 .net *"_ivl_6", 8 0, L_0x13b67e0;  1 drivers
L_0x7fc1b8108180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x133e3b0_0 .net *"_ivl_9", 1 0, L_0x7fc1b8108180;  1 drivers
v0x13aebb0_0 .net "areset", 0 0, L_0x133dde0;  alias, 1 drivers
v0x13aec70_0 .net "clk", 0 0, v0x13b4ff0_0;  1 drivers
v0x13aed30 .array "pht", 0 127, 1 0;
v0x13aedf0_0 .net "predict_history", 6 0, L_0x13b6b80;  alias, 1 drivers
v0x13aeed0_0 .var "predict_history_r", 6 0;
v0x13aefb0_0 .net "predict_index", 6 0, L_0x133e2c0;  1 drivers
v0x13af090_0 .net "predict_pc", 6 0, L_0x13b5e10;  alias, 1 drivers
v0x13af170_0 .net "predict_taken", 0 0, L_0x13b69c0;  alias, 1 drivers
v0x13af230_0 .net "predict_valid", 0 0, v0x13b0d30_0;  alias, 1 drivers
v0x13af2f0_0 .net "train_history", 6 0, L_0x13b63c0;  alias, 1 drivers
v0x13af3d0_0 .net "train_index", 6 0, L_0x1368c80;  1 drivers
v0x13af4b0_0 .net "train_mispredicted", 0 0, L_0x13b6260;  alias, 1 drivers
v0x13af570_0 .net "train_pc", 6 0, L_0x13b6550;  alias, 1 drivers
v0x13af650_0 .net "train_taken", 0 0, L_0x13b6040;  alias, 1 drivers
v0x13af710_0 .net "train_valid", 0 0, v0x13b16b0_0;  alias, 1 drivers
E_0x134e670 .event posedge, v0x13aebb0_0, v0x13aec70_0;
L_0x13b66e0 .array/port v0x13aed30, L_0x13b67e0;
L_0x13b67e0 .concat [ 7 2 0 0], L_0x133e2c0, L_0x7fc1b8108180;
L_0x13b68d0 .part L_0x13b66e0, 1, 1;
L_0x13b69c0 .functor MUXZ 1, L_0x7fc1b81081c8, L_0x13b68d0, v0x13b0d30_0, C4<>;
L_0x13b6b80 .functor MUXZ 7, L_0x7fc1b8108210, v0x13aeed0_0, v0x13b0d30_0, C4<>;
S_0x1343110 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 30, 3 30 0, S_0x1341710;
 .timescale -12 -12;
v0x137b8f0_0 .var/i "i", 31 0;
S_0x13af930 .scope module, "stim1" "stimulus_gen" 3 257, 3 51 0, S_0x133cd50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "predict_valid";
    .port_info 3 /OUTPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "train_valid";
    .port_info 5 /OUTPUT 1 "train_taken";
    .port_info 6 /OUTPUT 1 "train_mispredicted";
    .port_info 7 /OUTPUT 7 "train_history";
    .port_info 8 /OUTPUT 7 "train_pc";
    .port_info 9 /INPUT 1 "tb_match";
    .port_info 10 /OUTPUT 512 "wavedrom_title";
    .port_info 11 /OUTPUT 1 "wavedrom_enable";
    .port_info 12 /OUTPUT 32 "wavedrom_hide_after_time";
P_0x13afae0 .param/l "N" 0 3 52, +C4<00000000000000000000000000000111>;
L_0x133dde0 .functor BUFZ 1, v0x13b0e00_0, C4<0>, C4<0>, C4<0>;
L_0x7fc1b81080a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x13b05c0_0 .net *"_ivl_10", 0 0, L_0x7fc1b81080a8;  1 drivers
L_0x7fc1b81080f0 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x13b06a0_0 .net *"_ivl_14", 6 0, L_0x7fc1b81080f0;  1 drivers
L_0x7fc1b8108138 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x13b0780_0 .net *"_ivl_18", 6 0, L_0x7fc1b8108138;  1 drivers
L_0x7fc1b8108018 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x13b0840_0 .net *"_ivl_2", 6 0, L_0x7fc1b8108018;  1 drivers
L_0x7fc1b8108060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x13b0920_0 .net *"_ivl_6", 0 0, L_0x7fc1b8108060;  1 drivers
v0x13b0a50_0 .net "areset", 0 0, L_0x133dde0;  alias, 1 drivers
v0x13b0af0_0 .net "clk", 0 0, v0x13b4ff0_0;  alias, 1 drivers
v0x13b0bc0_0 .net "predict_pc", 6 0, L_0x13b5e10;  alias, 1 drivers
v0x13b0c90_0 .var "predict_pc_r", 6 0;
v0x13b0d30_0 .var "predict_valid", 0 0;
v0x13b0e00_0 .var "reset", 0 0;
v0x13b0ea0_0 .net "tb_match", 0 0, L_0x13b7220;  alias, 1 drivers
v0x13b0f60_0 .net "train_history", 6 0, L_0x13b63c0;  alias, 1 drivers
v0x13b1050_0 .var "train_history_r", 6 0;
v0x13b1110_0 .net "train_mispredicted", 0 0, L_0x13b6260;  alias, 1 drivers
v0x13b11e0_0 .var "train_mispredicted_r", 0 0;
v0x13b1280_0 .net "train_pc", 6 0, L_0x13b6550;  alias, 1 drivers
v0x13b1480_0 .var "train_pc_r", 6 0;
v0x13b1540_0 .net "train_taken", 0 0, L_0x13b6040;  alias, 1 drivers
v0x13b1610_0 .var "train_taken_r", 0 0;
v0x13b16b0_0 .var "train_valid", 0 0;
v0x13b1780_0 .var "wavedrom_enable", 0 0;
v0x13b1820_0 .var/2s "wavedrom_hide_after_time", 31 0;
v0x13b1900_0 .var "wavedrom_title", 511 0;
E_0x134db10/0 .event negedge, v0x13aec70_0;
E_0x134db10/1 .event posedge, v0x13aec70_0;
E_0x134db10 .event/or E_0x134db10/0, E_0x134db10/1;
L_0x13b5e10 .functor MUXZ 7, L_0x7fc1b8108018, v0x13b0c90_0, v0x13b0d30_0, C4<>;
L_0x13b6040 .functor MUXZ 1, L_0x7fc1b8108060, v0x13b1610_0, v0x13b16b0_0, C4<>;
L_0x13b6260 .functor MUXZ 1, L_0x7fc1b81080a8, v0x13b11e0_0, v0x13b16b0_0, C4<>;
L_0x13b63c0 .functor MUXZ 7, L_0x7fc1b81080f0, v0x13b1050_0, v0x13b16b0_0, C4<>;
L_0x13b6550 .functor MUXZ 7, L_0x7fc1b8108138, v0x13b1480_0, v0x13b16b0_0, C4<>;
S_0x13afba0 .scope task, "reset_test" "reset_test" 3 86, 3 86 0, S_0x13af930;
 .timescale -12 -12;
v0x13afe00_0 .var/2u "arfail", 0 0;
v0x13afee0_0 .var "async", 0 0;
v0x13affa0_0 .var/2u "datafail", 0 0;
v0x13b0040_0 .var/2u "srfail", 0 0;
E_0x134d8c0 .event posedge, v0x13aec70_0;
E_0x132f9f0 .event negedge, v0x13aec70_0;
TD_tb.stim1.reset_test ;
    %wait E_0x134d8c0;
    %wait E_0x134d8c0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13b0e00_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x134d8c0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x132f9f0;
    %load/vec4 v0x13b0ea0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x13affa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13b0e00_0, 0;
    %wait E_0x134d8c0;
    %load/vec4 v0x13b0ea0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x13afe00_0, 0, 1;
    %wait E_0x134d8c0;
    %load/vec4 v0x13b0ea0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x13b0040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13b0e00_0, 0;
    %load/vec4 v0x13b0040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 100 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x13afe00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x13afee0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x13affa0_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x13afee0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 102 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x13b0100 .scope task, "wavedrom_start" "wavedrom_start" 3 77, 3 77 0, S_0x13af930;
 .timescale -12 -12;
v0x13b0300_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x13b03e0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 80, 3 80 0, S_0x13af930;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x13b1b80 .scope module, "top_module1" "top_module" 3 281, 4 1 0, S_0x133cd50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
v0x13b28c0_0 .var "GHR", 6 0;
v0x13b29c0 .array "PHT", 0 127, 1 0;
v0x13b3a80_0 .net "areset", 0 0, L_0x133dde0;  alias, 1 drivers
v0x13b3ba0_0 .net "clk", 0 0, v0x13b4ff0_0;  alias, 1 drivers
v0x13b3c90_0 .var/i "i", 31 0;
v0x13b3da0_0 .var "predict_history", 6 0;
v0x13b3e80_0 .net "predict_pc", 6 0, L_0x13b5e10;  alias, 1 drivers
v0x13b3f90_0 .var "predict_taken", 0 0;
v0x13b4050_0 .net "predict_valid", 0 0, v0x13b0d30_0;  alias, 1 drivers
v0x13b40f0_0 .net "train_history", 6 0, L_0x13b63c0;  alias, 1 drivers
v0x13b4200_0 .net "train_mispredicted", 0 0, L_0x13b6260;  alias, 1 drivers
v0x13b42f0_0 .net "train_pc", 6 0, L_0x13b6550;  alias, 1 drivers
v0x13b4400_0 .net "train_taken", 0 0, L_0x13b6040;  alias, 1 drivers
v0x13b44f0_0 .net "train_valid", 0 0, v0x13b16b0_0;  alias, 1 drivers
E_0x13948f0/0 .event anyedge, v0x13af230_0, v0x13af090_0, v0x13b28c0_0, v0x13b24e0_0;
v0x13b29c0_0 .array/port v0x13b29c0, 0;
v0x13b29c0_1 .array/port v0x13b29c0, 1;
v0x13b29c0_2 .array/port v0x13b29c0, 2;
v0x13b29c0_3 .array/port v0x13b29c0, 3;
E_0x13948f0/1 .event anyedge, v0x13b29c0_0, v0x13b29c0_1, v0x13b29c0_2, v0x13b29c0_3;
v0x13b29c0_4 .array/port v0x13b29c0, 4;
v0x13b29c0_5 .array/port v0x13b29c0, 5;
v0x13b29c0_6 .array/port v0x13b29c0, 6;
v0x13b29c0_7 .array/port v0x13b29c0, 7;
E_0x13948f0/2 .event anyedge, v0x13b29c0_4, v0x13b29c0_5, v0x13b29c0_6, v0x13b29c0_7;
v0x13b29c0_8 .array/port v0x13b29c0, 8;
v0x13b29c0_9 .array/port v0x13b29c0, 9;
v0x13b29c0_10 .array/port v0x13b29c0, 10;
v0x13b29c0_11 .array/port v0x13b29c0, 11;
E_0x13948f0/3 .event anyedge, v0x13b29c0_8, v0x13b29c0_9, v0x13b29c0_10, v0x13b29c0_11;
v0x13b29c0_12 .array/port v0x13b29c0, 12;
v0x13b29c0_13 .array/port v0x13b29c0, 13;
v0x13b29c0_14 .array/port v0x13b29c0, 14;
v0x13b29c0_15 .array/port v0x13b29c0, 15;
E_0x13948f0/4 .event anyedge, v0x13b29c0_12, v0x13b29c0_13, v0x13b29c0_14, v0x13b29c0_15;
v0x13b29c0_16 .array/port v0x13b29c0, 16;
v0x13b29c0_17 .array/port v0x13b29c0, 17;
v0x13b29c0_18 .array/port v0x13b29c0, 18;
v0x13b29c0_19 .array/port v0x13b29c0, 19;
E_0x13948f0/5 .event anyedge, v0x13b29c0_16, v0x13b29c0_17, v0x13b29c0_18, v0x13b29c0_19;
v0x13b29c0_20 .array/port v0x13b29c0, 20;
v0x13b29c0_21 .array/port v0x13b29c0, 21;
v0x13b29c0_22 .array/port v0x13b29c0, 22;
v0x13b29c0_23 .array/port v0x13b29c0, 23;
E_0x13948f0/6 .event anyedge, v0x13b29c0_20, v0x13b29c0_21, v0x13b29c0_22, v0x13b29c0_23;
v0x13b29c0_24 .array/port v0x13b29c0, 24;
v0x13b29c0_25 .array/port v0x13b29c0, 25;
v0x13b29c0_26 .array/port v0x13b29c0, 26;
v0x13b29c0_27 .array/port v0x13b29c0, 27;
E_0x13948f0/7 .event anyedge, v0x13b29c0_24, v0x13b29c0_25, v0x13b29c0_26, v0x13b29c0_27;
v0x13b29c0_28 .array/port v0x13b29c0, 28;
v0x13b29c0_29 .array/port v0x13b29c0, 29;
v0x13b29c0_30 .array/port v0x13b29c0, 30;
v0x13b29c0_31 .array/port v0x13b29c0, 31;
E_0x13948f0/8 .event anyedge, v0x13b29c0_28, v0x13b29c0_29, v0x13b29c0_30, v0x13b29c0_31;
v0x13b29c0_32 .array/port v0x13b29c0, 32;
v0x13b29c0_33 .array/port v0x13b29c0, 33;
v0x13b29c0_34 .array/port v0x13b29c0, 34;
v0x13b29c0_35 .array/port v0x13b29c0, 35;
E_0x13948f0/9 .event anyedge, v0x13b29c0_32, v0x13b29c0_33, v0x13b29c0_34, v0x13b29c0_35;
v0x13b29c0_36 .array/port v0x13b29c0, 36;
v0x13b29c0_37 .array/port v0x13b29c0, 37;
v0x13b29c0_38 .array/port v0x13b29c0, 38;
v0x13b29c0_39 .array/port v0x13b29c0, 39;
E_0x13948f0/10 .event anyedge, v0x13b29c0_36, v0x13b29c0_37, v0x13b29c0_38, v0x13b29c0_39;
v0x13b29c0_40 .array/port v0x13b29c0, 40;
v0x13b29c0_41 .array/port v0x13b29c0, 41;
v0x13b29c0_42 .array/port v0x13b29c0, 42;
v0x13b29c0_43 .array/port v0x13b29c0, 43;
E_0x13948f0/11 .event anyedge, v0x13b29c0_40, v0x13b29c0_41, v0x13b29c0_42, v0x13b29c0_43;
v0x13b29c0_44 .array/port v0x13b29c0, 44;
v0x13b29c0_45 .array/port v0x13b29c0, 45;
v0x13b29c0_46 .array/port v0x13b29c0, 46;
v0x13b29c0_47 .array/port v0x13b29c0, 47;
E_0x13948f0/12 .event anyedge, v0x13b29c0_44, v0x13b29c0_45, v0x13b29c0_46, v0x13b29c0_47;
v0x13b29c0_48 .array/port v0x13b29c0, 48;
v0x13b29c0_49 .array/port v0x13b29c0, 49;
v0x13b29c0_50 .array/port v0x13b29c0, 50;
v0x13b29c0_51 .array/port v0x13b29c0, 51;
E_0x13948f0/13 .event anyedge, v0x13b29c0_48, v0x13b29c0_49, v0x13b29c0_50, v0x13b29c0_51;
v0x13b29c0_52 .array/port v0x13b29c0, 52;
v0x13b29c0_53 .array/port v0x13b29c0, 53;
v0x13b29c0_54 .array/port v0x13b29c0, 54;
v0x13b29c0_55 .array/port v0x13b29c0, 55;
E_0x13948f0/14 .event anyedge, v0x13b29c0_52, v0x13b29c0_53, v0x13b29c0_54, v0x13b29c0_55;
v0x13b29c0_56 .array/port v0x13b29c0, 56;
v0x13b29c0_57 .array/port v0x13b29c0, 57;
v0x13b29c0_58 .array/port v0x13b29c0, 58;
v0x13b29c0_59 .array/port v0x13b29c0, 59;
E_0x13948f0/15 .event anyedge, v0x13b29c0_56, v0x13b29c0_57, v0x13b29c0_58, v0x13b29c0_59;
v0x13b29c0_60 .array/port v0x13b29c0, 60;
v0x13b29c0_61 .array/port v0x13b29c0, 61;
v0x13b29c0_62 .array/port v0x13b29c0, 62;
v0x13b29c0_63 .array/port v0x13b29c0, 63;
E_0x13948f0/16 .event anyedge, v0x13b29c0_60, v0x13b29c0_61, v0x13b29c0_62, v0x13b29c0_63;
v0x13b29c0_64 .array/port v0x13b29c0, 64;
v0x13b29c0_65 .array/port v0x13b29c0, 65;
v0x13b29c0_66 .array/port v0x13b29c0, 66;
v0x13b29c0_67 .array/port v0x13b29c0, 67;
E_0x13948f0/17 .event anyedge, v0x13b29c0_64, v0x13b29c0_65, v0x13b29c0_66, v0x13b29c0_67;
v0x13b29c0_68 .array/port v0x13b29c0, 68;
v0x13b29c0_69 .array/port v0x13b29c0, 69;
v0x13b29c0_70 .array/port v0x13b29c0, 70;
v0x13b29c0_71 .array/port v0x13b29c0, 71;
E_0x13948f0/18 .event anyedge, v0x13b29c0_68, v0x13b29c0_69, v0x13b29c0_70, v0x13b29c0_71;
v0x13b29c0_72 .array/port v0x13b29c0, 72;
v0x13b29c0_73 .array/port v0x13b29c0, 73;
v0x13b29c0_74 .array/port v0x13b29c0, 74;
v0x13b29c0_75 .array/port v0x13b29c0, 75;
E_0x13948f0/19 .event anyedge, v0x13b29c0_72, v0x13b29c0_73, v0x13b29c0_74, v0x13b29c0_75;
v0x13b29c0_76 .array/port v0x13b29c0, 76;
v0x13b29c0_77 .array/port v0x13b29c0, 77;
v0x13b29c0_78 .array/port v0x13b29c0, 78;
v0x13b29c0_79 .array/port v0x13b29c0, 79;
E_0x13948f0/20 .event anyedge, v0x13b29c0_76, v0x13b29c0_77, v0x13b29c0_78, v0x13b29c0_79;
v0x13b29c0_80 .array/port v0x13b29c0, 80;
v0x13b29c0_81 .array/port v0x13b29c0, 81;
v0x13b29c0_82 .array/port v0x13b29c0, 82;
v0x13b29c0_83 .array/port v0x13b29c0, 83;
E_0x13948f0/21 .event anyedge, v0x13b29c0_80, v0x13b29c0_81, v0x13b29c0_82, v0x13b29c0_83;
v0x13b29c0_84 .array/port v0x13b29c0, 84;
v0x13b29c0_85 .array/port v0x13b29c0, 85;
v0x13b29c0_86 .array/port v0x13b29c0, 86;
v0x13b29c0_87 .array/port v0x13b29c0, 87;
E_0x13948f0/22 .event anyedge, v0x13b29c0_84, v0x13b29c0_85, v0x13b29c0_86, v0x13b29c0_87;
v0x13b29c0_88 .array/port v0x13b29c0, 88;
v0x13b29c0_89 .array/port v0x13b29c0, 89;
v0x13b29c0_90 .array/port v0x13b29c0, 90;
v0x13b29c0_91 .array/port v0x13b29c0, 91;
E_0x13948f0/23 .event anyedge, v0x13b29c0_88, v0x13b29c0_89, v0x13b29c0_90, v0x13b29c0_91;
v0x13b29c0_92 .array/port v0x13b29c0, 92;
v0x13b29c0_93 .array/port v0x13b29c0, 93;
v0x13b29c0_94 .array/port v0x13b29c0, 94;
v0x13b29c0_95 .array/port v0x13b29c0, 95;
E_0x13948f0/24 .event anyedge, v0x13b29c0_92, v0x13b29c0_93, v0x13b29c0_94, v0x13b29c0_95;
v0x13b29c0_96 .array/port v0x13b29c0, 96;
v0x13b29c0_97 .array/port v0x13b29c0, 97;
v0x13b29c0_98 .array/port v0x13b29c0, 98;
v0x13b29c0_99 .array/port v0x13b29c0, 99;
E_0x13948f0/25 .event anyedge, v0x13b29c0_96, v0x13b29c0_97, v0x13b29c0_98, v0x13b29c0_99;
v0x13b29c0_100 .array/port v0x13b29c0, 100;
v0x13b29c0_101 .array/port v0x13b29c0, 101;
v0x13b29c0_102 .array/port v0x13b29c0, 102;
v0x13b29c0_103 .array/port v0x13b29c0, 103;
E_0x13948f0/26 .event anyedge, v0x13b29c0_100, v0x13b29c0_101, v0x13b29c0_102, v0x13b29c0_103;
v0x13b29c0_104 .array/port v0x13b29c0, 104;
v0x13b29c0_105 .array/port v0x13b29c0, 105;
v0x13b29c0_106 .array/port v0x13b29c0, 106;
v0x13b29c0_107 .array/port v0x13b29c0, 107;
E_0x13948f0/27 .event anyedge, v0x13b29c0_104, v0x13b29c0_105, v0x13b29c0_106, v0x13b29c0_107;
v0x13b29c0_108 .array/port v0x13b29c0, 108;
v0x13b29c0_109 .array/port v0x13b29c0, 109;
v0x13b29c0_110 .array/port v0x13b29c0, 110;
v0x13b29c0_111 .array/port v0x13b29c0, 111;
E_0x13948f0/28 .event anyedge, v0x13b29c0_108, v0x13b29c0_109, v0x13b29c0_110, v0x13b29c0_111;
v0x13b29c0_112 .array/port v0x13b29c0, 112;
v0x13b29c0_113 .array/port v0x13b29c0, 113;
v0x13b29c0_114 .array/port v0x13b29c0, 114;
v0x13b29c0_115 .array/port v0x13b29c0, 115;
E_0x13948f0/29 .event anyedge, v0x13b29c0_112, v0x13b29c0_113, v0x13b29c0_114, v0x13b29c0_115;
v0x13b29c0_116 .array/port v0x13b29c0, 116;
v0x13b29c0_117 .array/port v0x13b29c0, 117;
v0x13b29c0_118 .array/port v0x13b29c0, 118;
v0x13b29c0_119 .array/port v0x13b29c0, 119;
E_0x13948f0/30 .event anyedge, v0x13b29c0_116, v0x13b29c0_117, v0x13b29c0_118, v0x13b29c0_119;
v0x13b29c0_120 .array/port v0x13b29c0, 120;
v0x13b29c0_121 .array/port v0x13b29c0, 121;
v0x13b29c0_122 .array/port v0x13b29c0, 122;
v0x13b29c0_123 .array/port v0x13b29c0, 123;
E_0x13948f0/31 .event anyedge, v0x13b29c0_120, v0x13b29c0_121, v0x13b29c0_122, v0x13b29c0_123;
v0x13b29c0_124 .array/port v0x13b29c0, 124;
v0x13b29c0_125 .array/port v0x13b29c0, 125;
v0x13b29c0_126 .array/port v0x13b29c0, 126;
v0x13b29c0_127 .array/port v0x13b29c0, 127;
E_0x13948f0/32 .event anyedge, v0x13b29c0_124, v0x13b29c0_125, v0x13b29c0_126, v0x13b29c0_127;
E_0x13948f0 .event/or E_0x13948f0/0, E_0x13948f0/1, E_0x13948f0/2, E_0x13948f0/3, E_0x13948f0/4, E_0x13948f0/5, E_0x13948f0/6, E_0x13948f0/7, E_0x13948f0/8, E_0x13948f0/9, E_0x13948f0/10, E_0x13948f0/11, E_0x13948f0/12, E_0x13948f0/13, E_0x13948f0/14, E_0x13948f0/15, E_0x13948f0/16, E_0x13948f0/17, E_0x13948f0/18, E_0x13948f0/19, E_0x13948f0/20, E_0x13948f0/21, E_0x13948f0/22, E_0x13948f0/23, E_0x13948f0/24, E_0x13948f0/25, E_0x13948f0/26, E_0x13948f0/27, E_0x13948f0/28, E_0x13948f0/29, E_0x13948f0/30, E_0x13948f0/31, E_0x13948f0/32;
S_0x13b22e0 .scope begin, "$unm_blk_10" "$unm_blk_10" 4 56, 4 56 0, S_0x13b1b80;
 .timescale 0 0;
v0x13b24e0_0 .var/i "index", 31 0;
S_0x13b25e0 .scope begin, "$unm_blk_5" "$unm_blk_5" 4 33, 4 33 0, S_0x13b1b80;
 .timescale 0 0;
v0x13b27e0_0 .var/i "index", 31 0;
S_0x13b47a0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 296, 3 296 0, S_0x133cd50;
 .timescale -12 -12;
E_0x1394be0 .event anyedge, v0x13b55a0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x13b55a0_0;
    %nor/r;
    %assign/vec4 v0x13b55a0_0, 0;
    %wait E_0x1394be0;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x13af930;
T_4 ;
    %wait E_0x134d8c0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13b0e00_0, 0;
    %wait E_0x134d8c0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13b0e00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13b0d30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13b11e0_0, 0;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0x13b1050_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x13b1480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13b1610_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13b16b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13b0d30_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x13b0c90_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13afee0_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x13afba0;
    %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0x13b03e0;
    %join;
    %wait E_0x134d8c0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13b0e00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13b0d30_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x13b0c90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13b0d30_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x13b1050_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x13b1480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13b1610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13b16b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13b11e0_0, 0;
    %wait E_0x132f9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13b0e00_0, 0;
    %wait E_0x134d8c0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13b16b0_0, 0;
    %wait E_0x134d8c0;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v0x13b1050_0, 0;
    %wait E_0x134d8c0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13b16b0_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x134d8c0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x13b1050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13b1610_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13b16b0_0, 0;
    %wait E_0x134d8c0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13b16b0_0, 0;
    %pushi/vec4 8, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x134d8c0;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x13b03e0;
    %join;
    %wait E_0x134d8c0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13b0e00_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x13b0c90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13b0d30_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x13b1050_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x13b1480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13b1610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13b16b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13b11e0_0, 0;
    %wait E_0x132f9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13b0e00_0, 0;
    %wait E_0x134d8c0;
    %wait E_0x134d8c0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13b16b0_0, 0;
    %wait E_0x134d8c0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13b16b0_0, 0;
    %wait E_0x134d8c0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13b16b0_0, 0;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v0x13b1050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13b1610_0, 0;
    %wait E_0x134d8c0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13b16b0_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x134d8c0;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x13b1050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13b1610_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13b16b0_0, 0;
    %wait E_0x134d8c0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13b16b0_0, 0;
    %wait E_0x134d8c0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13b16b0_0, 0;
    %pushi/vec4 32, 0, 7;
    %assign/vec4 v0x13b1050_0, 0;
    %wait E_0x134d8c0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13b16b0_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x134d8c0;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x13b03e0;
    %join;
    %pushi/vec4 1000, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x134db10;
    %vpi_func 3 201 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v0x13b16b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13b1610_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x13b1480_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x13b0c90_0, 0;
    %assign/vec4 v0x13b0d30_0, 0;
    %vpi_func 3 202 "$urandom" 32 {0 0 0};
    %pad/u 7;
    %assign/vec4 v0x13b1050_0, 0;
    %vpi_func 3 203 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %nor/r;
    %assign/vec4 v0x13b11e0_0, 0;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 206 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1341710;
T_5 ;
    %wait E_0x134e670;
    %load/vec4 v0x13aebb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_1, S_0x1343110;
    %jmp t_0;
    .scope S_0x1343110;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x137b8f0_0, 0, 32;
T_5.2 ; Top of for-loop 
    %load/vec4 v0x137b8f0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0x137b8f0_0;
    %store/vec4a v0x13aed30, 4, 0;
T_5.4 ; for-loop step statement
    %load/vec4 v0x137b8f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x137b8f0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ; for-loop exit label
    %end;
    .scope S_0x1341710;
t_0 %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x13aeed0_0, 0, 7;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x13af230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %load/vec4 v0x13aeed0_0;
    %load/vec4 v0x13af170_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x13aeed0_0, 0;
T_5.5 ;
    %load/vec4 v0x13af710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %load/vec4 v0x13af3d0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x13aed30, 4;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.11, 5;
    %load/vec4 v0x13af650_0;
    %and;
T_5.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %load/vec4 v0x13af3d0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x13aed30, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x13af3d0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13aed30, 0, 4;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0x13af3d0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x13aed30, 4;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_5.14, 5;
    %load/vec4 v0x13af650_0;
    %nor/r;
    %and;
T_5.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v0x13af3d0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x13aed30, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x13af3d0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13aed30, 0, 4;
T_5.12 ;
T_5.10 ;
    %load/vec4 v0x13af4b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %load/vec4 v0x13af2f0_0;
    %load/vec4 v0x13af650_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x13aeed0_0, 0;
T_5.15 ;
T_5.7 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x13b1b80;
T_6 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x13b28c0_0, 0, 7;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13b3c90_0, 0, 32;
T_6.0 ; Top of for-loop 
    %load/vec4 v0x13b3c90_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0x13b3c90_0;
    %store/vec4a v0x13b29c0, 4, 0;
T_6.2 ; for-loop step statement
    %load/vec4 v0x13b3c90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13b3c90_0, 0, 32;
    %jmp T_6.0;
T_6.1 ; for-loop exit label
    %end;
    .thread T_6;
    .scope S_0x13b1b80;
T_7 ;
    %wait E_0x134e670;
    %load/vec4 v0x13b3a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x13b28c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13b3c90_0, 0, 32;
T_7.2 ; Top of for-loop 
    %load/vec4 v0x13b3c90_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 3, v0x13b3c90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13b29c0, 0, 4;
T_7.4 ; for-loop step statement
    %load/vec4 v0x13b3c90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13b3c90_0, 0, 32;
    %jmp T_7.2;
T_7.3 ; for-loop exit label
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x13b44f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.5, 8;
    %fork t_3, S_0x13b25e0;
    %jmp t_2;
    .scope S_0x13b25e0;
t_3 ;
    %load/vec4 v0x13b42f0_0;
    %pad/u 32;
    %load/vec4 v0x13b40f0_0;
    %pad/u 32;
    %xor;
    %store/vec4 v0x13b27e0_0, 0, 32;
    %load/vec4 v0x13b4400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.7, 8;
    %ix/getv/s 4, v0x13b27e0_0;
    %load/vec4a v0x13b29c0, 4;
    %cmpi/u 3, 0, 2;
    %jmp/0xz  T_7.9, 5;
    %ix/getv/s 4, v0x13b27e0_0;
    %load/vec4a v0x13b29c0, 4;
    %addi 1, 0, 2;
    %ix/getv/s 3, v0x13b27e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13b29c0, 0, 4;
T_7.9 ;
    %jmp T_7.8;
T_7.7 ;
    %ix/getv/s 4, v0x13b27e0_0;
    %load/vec4a v0x13b29c0, 4;
    %cmpi/u 0, 0, 2;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_7.11, 5;
    %ix/getv/s 4, v0x13b27e0_0;
    %load/vec4a v0x13b29c0, 4;
    %subi 1, 0, 2;
    %ix/getv/s 3, v0x13b27e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13b29c0, 0, 4;
T_7.11 ;
T_7.8 ;
    %load/vec4 v0x13b4200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.13, 8;
    %load/vec4 v0x13b40f0_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x13b4400_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x13b28c0_0, 0;
    %jmp T_7.14;
T_7.13 ;
    %load/vec4 v0x13b28c0_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x13b4400_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x13b28c0_0, 0;
T_7.14 ;
    %end;
    .scope S_0x13b1b80;
t_2 %join;
    %jmp T_7.6;
T_7.5 ;
    %load/vec4 v0x13b4050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.15, 8;
    %load/vec4 v0x13b28c0_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x13b3f90_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x13b28c0_0, 0;
T_7.15 ;
T_7.6 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x13b1b80;
T_8 ;
    %wait E_0x13948f0;
    %load/vec4 v0x13b4050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %fork t_5, S_0x13b22e0;
    %jmp t_4;
    .scope S_0x13b22e0;
t_5 ;
    %load/vec4 v0x13b3e80_0;
    %pad/u 32;
    %load/vec4 v0x13b28c0_0;
    %pad/u 32;
    %xor;
    %store/vec4 v0x13b24e0_0, 0, 32;
    %ix/getv/s 4, v0x13b24e0_0;
    %load/vec4a v0x13b29c0, 4;
    %cmpi/u 2, 0, 2;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %jmp/0 T_8.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_8.3, 8;
T_8.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_8.3, 8;
 ; End of false expr.
    %blend;
T_8.3;
    %store/vec4 v0x13b3f90_0, 0, 1;
    %load/vec4 v0x13b28c0_0;
    %store/vec4 v0x13b3da0_0, 0, 7;
    %end;
    .scope S_0x13b1b80;
t_4 %join;
    %jmp T_8.1;
T_8.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13b3f90_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x13b3da0_0, 0, 7;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x133cd50;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13b4ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13b55a0_0, 0, 1;
    %end;
    .thread T_9, $init;
    .scope S_0x133cd50;
T_10 ;
T_10.0 ;
    %delay 5, 0;
    %load/vec4 v0x13b4ff0_0;
    %inv;
    %store/vec4 v0x13b4ff0_0, 0, 1;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
    .scope S_0x133cd50;
T_11 ;
    %vpi_call/w 3 249 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 250 "$dumpvars", 32'sb00000000000000000000000000000001, v0x13b0af0_0, v0x13b5810_0, v0x13b4ff0_0, v0x13b4f50_0, v0x13b5460_0, v0x13b5280_0, v0x13b5b70_0, v0x13b5ad0_0, v0x13b5970_0, v0x13b58b0_0, v0x13b5a10_0, v0x13b53c0_0, v0x13b5320_0, v0x13b51e0_0, v0x13b5090_0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x133cd50;
T_12 ;
    %load/vec4 v0x13b5500_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x13b5500_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x13b5500_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 305 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_taken", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 3 306 "$display", "Hint: Output '%s' has no mismatches.", "predict_taken" {0 0 0};
T_12.1 ;
    %load/vec4 v0x13b5500_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %load/vec4 v0x13b5500_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x13b5500_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 307 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_history", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 3 308 "$display", "Hint: Output '%s' has no mismatches.", "predict_history" {0 0 0};
T_12.3 ;
    %load/vec4 v0x13b5500_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x13b5500_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 310 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 311 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x13b5500_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x13b5500_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 312 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_12, $final;
    .scope S_0x133cd50;
T_13 ;
    %wait E_0x134db10;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x13b5500_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13b5500_0, 4, 32;
    %load/vec4 v0x13b5660_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x13b5500_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %vpi_func 3 323 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13b5500_0, 4, 32;
T_13.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x13b5500_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13b5500_0, 4, 32;
T_13.0 ;
    %load/vec4 v0x13b53c0_0;
    %load/vec4 v0x13b53c0_0;
    %load/vec4 v0x13b5320_0;
    %xor;
    %load/vec4 v0x13b53c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.4, 6;
    %load/vec4 v0x13b5500_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.6, 4;
    %vpi_func 3 327 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13b5500_0, 4, 32;
T_13.6 ;
    %load/vec4 v0x13b5500_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13b5500_0, 4, 32;
T_13.4 ;
    %load/vec4 v0x13b51e0_0;
    %load/vec4 v0x13b51e0_0;
    %load/vec4 v0x13b5090_0;
    %xor;
    %load/vec4 v0x13b51e0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.8, 6;
    %load/vec4 v0x13b5500_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.10, 4;
    %vpi_func 3 330 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13b5500_0, 4, 32;
T_13.10 ;
    %load/vec4 v0x13b5500_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13b5500_0, 4, 32;
T_13.8 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gshare/gshare_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth5/human/gshare/iter2/response0/top_module.sv";
