
tiny841_spi.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000000  00800100  00800100  00000160  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000010c  00000000  00000000  00000054  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .comment      00000030  00000000  00000000  00000160  2**0
                  CONTENTS, READONLY
  3 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00000190  2**2
                  CONTENTS, READONLY
  4 .debug_aranges 00000030  00000000  00000000  000001cc  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   000001b3  00000000  00000000  000001fc  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000159  00000000  00000000  000003af  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   0000013d  00000000  00000000  00000508  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000060  00000000  00000000  00000648  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000001fd  00000000  00000000  000006a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000096  00000000  00000000  000008a5  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000020  00000000  00000000  0000093b  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	1d c0       	rjmp	.+58     	; 0x3c <__ctors_end>
   2:	2c c0       	rjmp	.+88     	; 0x5c <__bad_interrupt>
   4:	2b c0       	rjmp	.+86     	; 0x5c <__bad_interrupt>
   6:	2a c0       	rjmp	.+84     	; 0x5c <__bad_interrupt>
   8:	29 c0       	rjmp	.+82     	; 0x5c <__bad_interrupt>
   a:	28 c0       	rjmp	.+80     	; 0x5c <__bad_interrupt>
   c:	27 c0       	rjmp	.+78     	; 0x5c <__bad_interrupt>
   e:	26 c0       	rjmp	.+76     	; 0x5c <__bad_interrupt>
  10:	25 c0       	rjmp	.+74     	; 0x5c <__bad_interrupt>
  12:	24 c0       	rjmp	.+72     	; 0x5c <__bad_interrupt>
  14:	23 c0       	rjmp	.+70     	; 0x5c <__bad_interrupt>
  16:	22 c0       	rjmp	.+68     	; 0x5c <__bad_interrupt>
  18:	21 c0       	rjmp	.+66     	; 0x5c <__bad_interrupt>
  1a:	20 c0       	rjmp	.+64     	; 0x5c <__bad_interrupt>
  1c:	1f c0       	rjmp	.+62     	; 0x5c <__bad_interrupt>
  1e:	1e c0       	rjmp	.+60     	; 0x5c <__bad_interrupt>
  20:	1d c0       	rjmp	.+58     	; 0x5c <__bad_interrupt>
  22:	1c c0       	rjmp	.+56     	; 0x5c <__bad_interrupt>
  24:	1b c0       	rjmp	.+54     	; 0x5c <__bad_interrupt>
  26:	1a c0       	rjmp	.+52     	; 0x5c <__bad_interrupt>
  28:	65 c0       	rjmp	.+202    	; 0xf4 <__vector_20>
  2a:	18 c0       	rjmp	.+48     	; 0x5c <__bad_interrupt>
  2c:	17 c0       	rjmp	.+46     	; 0x5c <__bad_interrupt>
  2e:	16 c0       	rjmp	.+44     	; 0x5c <__bad_interrupt>
  30:	15 c0       	rjmp	.+42     	; 0x5c <__bad_interrupt>
  32:	14 c0       	rjmp	.+40     	; 0x5c <__bad_interrupt>
  34:	13 c0       	rjmp	.+38     	; 0x5c <__bad_interrupt>
  36:	12 c0       	rjmp	.+36     	; 0x5c <__bad_interrupt>
  38:	11 c0       	rjmp	.+34     	; 0x5c <__bad_interrupt>
  3a:	10 c0       	rjmp	.+32     	; 0x5c <__bad_interrupt>

0000003c <__ctors_end>:
  3c:	11 24       	eor	r1, r1
  3e:	1f be       	out	0x3f, r1	; 63
  40:	cf ef       	ldi	r28, 0xFF	; 255
  42:	d2 e0       	ldi	r29, 0x02	; 2
  44:	de bf       	out	0x3e, r29	; 62
  46:	cd bf       	out	0x3d, r28	; 61

00000048 <__do_clear_bss>:
  48:	21 e0       	ldi	r18, 0x01	; 1
  4a:	a0 e0       	ldi	r26, 0x00	; 0
  4c:	b1 e0       	ldi	r27, 0x01	; 1
  4e:	01 c0       	rjmp	.+2      	; 0x52 <.do_clear_bss_start>

00000050 <.do_clear_bss_loop>:
  50:	1d 92       	st	X+, r1

00000052 <.do_clear_bss_start>:
  52:	a0 30       	cpi	r26, 0x00	; 0
  54:	b2 07       	cpc	r27, r18
  56:	e1 f7       	brne	.-8      	; 0x50 <.do_clear_bss_loop>
  58:	22 d0       	rcall	.+68     	; 0x9e <main>
  5a:	56 c0       	rjmp	.+172    	; 0x108 <_exit>

0000005c <__bad_interrupt>:
  5c:	d1 cf       	rjmp	.-94     	; 0x0 <__vectors>

0000005e <_Z8SPI_initv>:
		_delay_ms(1000);
	}
}

void SPI_init(){	//initialize SPI module
	sei();	//enable global interrupt; atmel built-in function
  5e:	78 94       	sei
	PRR &= ~(1<<PRSPI); //enable SPI module in PRR; page 152; Page 39
  60:	e0 e7       	ldi	r30, 0x70	; 112
  62:	f0 e0       	ldi	r31, 0x00	; 0
  64:	80 81       	ld	r24, Z
  66:	8f 7e       	andi	r24, 0xEF	; 239
  68:	80 83       	st	Z, r24
	SPCR |= 1<<SPE;	//enable SPI module in SPI control Register; page 157
  6a:	e2 eb       	ldi	r30, 0xB2	; 178
  6c:	f0 e0       	ldi	r31, 0x00	; 0
  6e:	80 81       	ld	r24, Z
  70:	80 64       	ori	r24, 0x40	; 64
  72:	80 83       	st	Z, r24
	SPCR |= 1<<SPIE;	//enable SPI interrupt; page 157; page 158
  74:	80 81       	ld	r24, Z
  76:	80 68       	ori	r24, 0x80	; 128
  78:	80 83       	st	Z, r24
	SPCR &= ~(1<<DORD);	//MSB to be transmitted first; page 157
  7a:	80 81       	ld	r24, Z
  7c:	8f 7d       	andi	r24, 0xDF	; 223
  7e:	80 83       	st	Z, r24
	SPCR &= ~(1<<MSTR);	//enable SPI slave mode; page 157	
  80:	80 81       	ld	r24, Z
  82:	8f 7e       	andi	r24, 0xEF	; 239
  84:	80 83       	st	Z, r24
	SPCR &= ~(1<CPOL);	//SPI clk is low when idle; page 158
  86:	80 81       	ld	r24, Z
  88:	8e 7f       	andi	r24, 0xFE	; 254
  8a:	80 83       	st	Z, r24
	SPCR &= ~(1<CPHA);	//Data is valid on leading edge; page 158
  8c:	80 81       	ld	r24, Z
  8e:	8e 7f       	andi	r24, 0xFE	; 254
  90:	80 83       	st	Z, r24
	REMAP &= ~(1<SPIMAP);	//use default pin map; page 159
  92:	e5 e6       	ldi	r30, 0x65	; 101
  94:	f0 e0       	ldi	r31, 0x00	; 0
  96:	80 81       	ld	r24, Z
  98:	80 83       	st	Z, r24
	//DDRA &= ~(1<<DDRA7);	//set PA7/SS as input; in slave mode, ss is always input; page 155
	DDRA |= 1<<DDRA5;	//set PA6/MISO as output
  9a:	d5 9a       	sbi	0x1a, 5	; 26
  9c:	08 95       	ret

0000009e <main>:

void SPI_init();	//initialize SPI module

volatile uint8_t data_in = 0;

int main(){
  9e:	cf 93       	push	r28
  a0:	df 93       	push	r29
  a2:	00 d0       	rcall	.+0      	; 0xa4 <main+0x6>
  a4:	00 d0       	rcall	.+0      	; 0xa6 <main+0x8>
  a6:	cd b7       	in	r28, 0x3d	; 61
  a8:	de b7       	in	r29, 0x3e	; 62
	uint8_t data_out[] = {0x15, 0xAB, 0x04, 0x45};	//SPI send data	
  aa:	85 e1       	ldi	r24, 0x15	; 21
  ac:	89 83       	std	Y+1, r24	; 0x01
  ae:	8b ea       	ldi	r24, 0xAB	; 171
  b0:	8a 83       	std	Y+2, r24	; 0x02
  b2:	84 e0       	ldi	r24, 0x04	; 4
  b4:	8b 83       	std	Y+3, r24	; 0x03
  b6:	85 e4       	ldi	r24, 0x45	; 69
  b8:	8c 83       	std	Y+4, r24	; 0x04
		
	DDRA |= 1<<DDRA2;	//configure PA2 as output		
  ba:	d2 9a       	sbi	0x1a, 2	; 26
	SPI_init();	//initialize SPI module; user defined function
  bc:	d0 df       	rcall	.-96     	; 0x5e <_Z8SPI_initv>
	
	uint8_t  count = 0;
  be:	80 e0       	ldi	r24, 0x00	; 0
	
	while(1){		
		if(count < sizeof(data_out)/sizeof(*data_out)){			
			SPDR = data_out[count];	//place data to SPI buffer
		} else {
			count = 0;
  c0:	20 e0       	ldi	r18, 0x00	; 0
	
	uint8_t  count = 0;
	
	while(1){		
		if(count < sizeof(data_out)/sizeof(*data_out)){			
			SPDR = data_out[count];	//place data to SPI buffer
  c2:	a0 eb       	ldi	r26, 0xB0	; 176
  c4:	b0 e0       	ldi	r27, 0x00	; 0
	SPI_init();	//initialize SPI module; user defined function
	
	uint8_t  count = 0;
	
	while(1){		
		if(count < sizeof(data_out)/sizeof(*data_out)){			
  c6:	84 30       	cpi	r24, 0x04	; 4
  c8:	48 f4       	brcc	.+18     	; 0xdc <main+0x3e>
			SPDR = data_out[count];	//place data to SPI buffer
  ca:	e1 e0       	ldi	r30, 0x01	; 1
  cc:	f0 e0       	ldi	r31, 0x00	; 0
  ce:	ec 0f       	add	r30, r28
  d0:	fd 1f       	adc	r31, r29
  d2:	e8 0f       	add	r30, r24
  d4:	f1 1d       	adc	r31, r1
  d6:	90 81       	ld	r25, Z
  d8:	9c 93       	st	X, r25
  da:	01 c0       	rjmp	.+2      	; 0xde <main+0x40>
		} else {
			count = 0;
  dc:	82 2f       	mov	r24, r18
		}
		++count;	
  de:	8f 5f       	subi	r24, 0xFF	; 255
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
  e0:	3f ef       	ldi	r19, 0xFF	; 255
  e2:	43 ed       	ldi	r20, 0xD3	; 211
  e4:	90 e3       	ldi	r25, 0x30	; 48
  e6:	31 50       	subi	r19, 0x01	; 1
  e8:	40 40       	sbci	r20, 0x00	; 0
  ea:	90 40       	sbci	r25, 0x00	; 0
  ec:	e1 f7       	brne	.-8      	; 0xe6 <main+0x48>
  ee:	00 c0       	rjmp	.+0      	; 0xf0 <main+0x52>
  f0:	00 00       	nop
  f2:	e9 cf       	rjmp	.-46     	; 0xc6 <main+0x28>

000000f4 <__vector_20>:
	DDRA |= 1<<DDRA5;	//set PA6/MISO as output
}

//SPIF bit is set when a serial transfer is complete; p158
//SPIF bit is cleared by hardware when the corresponding interrupt is served; page 158
ISR(SPI_vect, ISR_BLOCK){	//SPI interrupt service routine; blocking all other interrupts
  f4:	1f 92       	push	r1
  f6:	0f 92       	push	r0
  f8:	0f b6       	in	r0, 0x3f	; 63
  fa:	0f 92       	push	r0
  fc:	11 24       	eor	r1, r1
	//send data to digital phase shifter here
}
  fe:	0f 90       	pop	r0
 100:	0f be       	out	0x3f, r0	; 63
 102:	0f 90       	pop	r0
 104:	1f 90       	pop	r1
 106:	18 95       	reti

00000108 <_exit>:
 108:	f8 94       	cli

0000010a <__stop_program>:
 10a:	ff cf       	rjmp	.-2      	; 0x10a <__stop_program>
