/* Peripheral Subsystem DW_apb_rtc */
#define BSP_PS_I_RTC_BASE             0xBFB00000
/* Peripheral Subsystem DW_apb_gpio */
#define BSP_PS_I_GPIO_BASE            0xBFB00200
/* Peripheral Subsystem DW_apb_wdt */
#define BSP_PS_I_WDT_BASE             0xBFB00400
/* Peripheral Subsystem DW_apb_ssi */
#define BSP_PS_I_SSI_BASE             0xBFB00800
/* Peripheral Subsystem DW_apb_i2c */
#define BSP_PS_I_I2C_0_BASE           0xBFB00A00
/* Peripheral Subsystem DW_apb_i2c2 */
#define BSP_PS_I_I2C_1_BASE           0xBFB00E00
/* Peripheral Subsystem DW_apb_i2s */
#define BSP_PS_I_I2S_BASE             0xBFB00C00
/* Peripheral Subsystem DW_apb_timers */
#define BSP_PS_I_TIMERS_BASE          0xBFB01000
/* Peripheral Subsystem Temperature Meter 0*/
#define BSP_PS_I_TM_0_BASE            0xBFB02000
/* Peripheral Subsystem Temperature Meter 1*/
#define BSP_PS_I_TM_1_BASE            0xBFB02200
/* Peripheral Subsystem DW_apb_uart */
#define BSP_PS_I_UART_0_BASE          0xBFB03000
/* Peripheral Subsystem DW_apb_uart */
#define BSP_PS_I_UART_1_BASE          0xBFB02E00
/* Peripheral Subsystem RXI-300 RB */
#define BSP_PS_I_RXI300_RB_BASE       0xBFB03200
/* System Control and Monitor */
#define BSP_PS_I_SMU_BASE             0xBFB07000
/* PLL/CRT Control Unit */
#define BSP_PS_I_PMU_BASE             0xBFB08000
/* Peripheral Subsystem SPIC */
//#define BSP_PS_I_SPIC_BASE            0xBFB09000
//#define BSP_PS_I_SPIC_BASE            0xf8143000 //For 8198E




/* Peripheral Subsystem IPC */
#define BSP_PS_I_IPC_BASE             0xBFB0B000
/* CS1 DFT control unit */
#define BSP_CS1_REG_BASE              0xBFB06000
/* CS2 DFT control unit */
#define BSP_CS2_REG_BASE              0xBFB05000
/* CS3 DFT control unit */
#define BSP_CS3_REG_BASE              0xBFB04000


/* Link Subsystem USB DWC_otg */
#define BSP_LS_I_DWC_USB_CSR_BASE     0xB8000000
/* Link Subsystem PCIE RC Outbond*/
#define BSP_LS_I_DWC_PCIE_OB_BASE     0xB9000000
/* Link Subsystem PCIE RC Confige*/
#define BSP_LS_I_DWC_PCIE_CFG_BASE    0xBB000000
/* Link Subsystem PCIE MDIO */
#define BSP_LS_I_PCIE_EXT_BASE        0xBB004000
/* Link Subsystem PCIE MDIO */
#define BSP_LS_I_PCIEPHY_MDIO_BASE    0xBB004800
/* Link Subsystem OTG VSI */
#define BSP_LS_I_USB2PHY_BASE         0xBB006000
/* Link Subsystem GMAC */
#define BSP_LS_I_GMAC_BASE            0xBB007000
/* System Control and Monitor */
#define BSP_LS_I_SMU_BASE             0xBB007800
/* Link Subsystem OTG VSI */
#define BSP_LS_I_USB3PHY_BASE         0xBB008000
/* Link Subsystem RXI-300 RB */
#define BSP_LS_I_RXI300_RB_BASE       0xBB009000



/* Memory Subsystem DRAMC */
//#define BSP_MS_I_DRAMC_0_BASE         0xBB100000
//#define BSP_MS_I_DRAMC_0_BASE         0xf8142000
/* Memory Subsystem DRAMC */
//#define BSP_MS_I_DRAMC_1_BASE         0xBB101000




/* Memory Subsystem DDRPHY */
#define BSP_MS_I_PHY_0_BASE           0xBB102000
/* Memory Subsystem DDRPHY */
#define BSP_MS_I_PHY_1_BASE           0xBB103000
/* Memory Subsystem DDRBIST */
#define BSP_MS_I_BIST_0_BASE          0xBB200000
/* Memory Subsystem DDRBIST */
#define BSP_MS_I_BIST_1_BASE          0xBB220000
/* Memory Subsystem RXI-300 RB */
#define BSP_MS_I_RXI300_RB_BASE       0xBB10F000

/* Video Subsystem GPU */
#define BSP_VS_I_GPU_BASE             0xBF400000
/* Video Subsystem HDMI Cfg */
#define BSP_VS_I_HDMI_CFG_BASE        0xBF420000
/* Video Subsystem HDMI Misc */
#define BSP_VS_I_HDMI_MISC_BASE       0xBF421000
/* Video Subsystem RXI-300 RB */
#define BSP_VS_I_RXI300_RB_BASE       0xBF422000

/* Core Subsystem1 RXI-300 RB */
#define BSP_CS1_I_RXI300_RB_BASE      0xBF100E00

/* Core Subsystem2 RXI-300 RB */
#define BSP_CS2_I_RXI300_RB_BASE      0xBF100E00

/* Core Subsystem3 RXI-300 RB */
#define BSP_CS3_I_RXI300_RB_BASE      0x1F3FFE00
