Pipelining
multi-cycle CPU
latency
throughput
speedup
CPI
Cycles Per Instruction
average CPI
pipeline hazards
structural hazards
data hazards
control hazards
NOP
Harvard architecture
stall
stalls
forwarding
branch predictor
branch predictors
memory hierarchies
Law of Diminishing Returns
CPU time
Instruction mix