{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1528512760592 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1528512760631 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun  8 22:52:40 2018 " "Processing started: Fri Jun  8 22:52:40 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1528512760631 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528512760631 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Part2 -c part2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Part2 -c part2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528512760632 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1528512761496 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1528512761496 ""}
{ "Warning" "WSGN_SEARCH_FILE" "part2.v 13 13 " "Using design file part2.v, which is not specified as a design file for the current project, but contains definitions for 13 design units and 13 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 part2 " "Found entity 1: part2" {  } { { "part2.v" "" { Text "/h/u15/c5/00/mathur15/Lab4/Part2/part2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528512773301 ""} { "Info" "ISGN_ENTITY_NAME" "2 ALU7to1 " "Found entity 2: ALU7to1" {  } { { "part2.v" "" { Text "/h/u15/c5/00/mathur15/Lab4/Part2/part2.v" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528512773301 ""} { "Info" "ISGN_ENTITY_NAME" "3 rippleadder " "Found entity 3: rippleadder" {  } { { "part2.v" "" { Text "/h/u15/c5/00/mathur15/Lab4/Part2/part2.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528512773301 ""} { "Info" "ISGN_ENTITY_NAME" "4 fulladder " "Found entity 4: fulladder" {  } { { "part2.v" "" { Text "/h/u15/c5/00/mathur15/Lab4/Part2/part2.v" 186 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528512773301 ""} { "Info" "ISGN_ENTITY_NAME" "5 register " "Found entity 5: register" {  } { { "part2.v" "" { Text "/h/u15/c5/00/mathur15/Lab4/Part2/part2.v" 195 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528512773301 ""} { "Info" "ISGN_ENTITY_NAME" "6 hexdisplay " "Found entity 6: hexdisplay" {  } { { "part2.v" "" { Text "/h/u15/c5/00/mathur15/Lab4/Part2/part2.v" 210 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528512773301 ""} { "Info" "ISGN_ENTITY_NAME" "7 segment_0 " "Found entity 7: segment_0" {  } { { "part2.v" "" { Text "/h/u15/c5/00/mathur15/Lab4/Part2/part2.v" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528512773301 ""} { "Info" "ISGN_ENTITY_NAME" "8 segment_1 " "Found entity 8: segment_1" {  } { { "part2.v" "" { Text "/h/u15/c5/00/mathur15/Lab4/Part2/part2.v" 276 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528512773301 ""} { "Info" "ISGN_ENTITY_NAME" "9 segment_2 " "Found entity 9: segment_2" {  } { { "part2.v" "" { Text "/h/u15/c5/00/mathur15/Lab4/Part2/part2.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528512773301 ""} { "Info" "ISGN_ENTITY_NAME" "10 segment_3 " "Found entity 10: segment_3" {  } { { "part2.v" "" { Text "/h/u15/c5/00/mathur15/Lab4/Part2/part2.v" 300 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528512773301 ""} { "Info" "ISGN_ENTITY_NAME" "11 segment_4 " "Found entity 11: segment_4" {  } { { "part2.v" "" { Text "/h/u15/c5/00/mathur15/Lab4/Part2/part2.v" 312 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528512773301 ""} { "Info" "ISGN_ENTITY_NAME" "12 segment_5 " "Found entity 12: segment_5" {  } { { "part2.v" "" { Text "/h/u15/c5/00/mathur15/Lab4/Part2/part2.v" 324 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528512773301 ""} { "Info" "ISGN_ENTITY_NAME" "13 segment_6 " "Found entity 13: segment_6" {  } { { "part2.v" "" { Text "/h/u15/c5/00/mathur15/Lab4/Part2/part2.v" 336 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528512773301 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1528512773301 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "reset part2.v(195) " "Verilog HDL error at part2.v(195): object \"reset\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "part2.v" "" { Text "/h/u15/c5/00/mathur15/Lab4/Part2/part2.v" 195 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1528512773303 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "reset_n part2.v(196) " "Verilog HDL Module Declaration error at part2.v(196): top module port \"reset_n\" is not found in the port list" {  } { { "part2.v" "" { Text "/h/u15/c5/00/mathur15/Lab4/Part2/part2.v" 196 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1528512773303 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "reset part2.v(203) " "Verilog HDL error at part2.v(203): object \"reset\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "part2.v" "" { Text "/h/u15/c5/00/mathur15/Lab4/Part2/part2.v" 203 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1528512773303 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "943 " "Peak virtual memory: 943 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1528512774592 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jun  8 22:52:54 2018 " "Processing ended: Fri Jun  8 22:52:54 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1528512774592 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1528512774592 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1528512774592 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1528512774592 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1528512775032 ""}
