
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.046035                       # Number of seconds simulated
sim_ticks                                 46035213500                       # Number of ticks simulated
final_tick                                46035213500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 178256                       # Simulator instruction rate (inst/s)
host_op_rate                                   178256                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              191659587                       # Simulator tick rate (ticks/s)
host_mem_usage                                 185096                       # Number of bytes of host memory used
host_seconds                                   240.19                       # Real time elapsed on the host
sim_insts                                    42815780                       # Number of instructions simulated
sim_ops                                      42815780                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  46035213500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        8010304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         113920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            8124224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      8010304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       8010304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        10688                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           10688                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          125161                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1780                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              126941                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          167                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                167                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         174003842                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2474627                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             176478469                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    174003842                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        174003842                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         232170                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               232170                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         232170                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        174003842                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2474627                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            176710639                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     58396.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     21178.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1778.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.015303724500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3165                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3165                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              170216                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              55835                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      126941                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     124844                       # Number of write requests accepted
system.mem_ctrls.readBursts                    126941                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   124844                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1469184                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6655040                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3736000                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 8124224                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7990016                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                 103985                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 66448                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              7104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1615                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               164                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               489                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             11708                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               345                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               75                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               34                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               32                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               47                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               80                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             20989                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               455                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              6426                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                81                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               292                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             29651                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               255                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                36                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               23                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               54                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               15                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               17                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               53                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   46035204000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                126941                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               124844                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   21749                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1011                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     192                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        11565                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    449.698919                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   315.558301                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   311.520074                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1946     16.83%     16.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1845     15.95%     32.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1716     14.84%     47.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          714      6.17%     53.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          915      7.91%     61.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1778     15.37%     77.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1418     12.26%     89.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          674      5.83%     95.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          559      4.83%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        11565                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3165                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean       7.251817                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.887169                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           3076     97.19%     97.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31            73      2.31%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47             7      0.22%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63             7      0.22%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95             1      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3165                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3165                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.443918                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.372256                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.611363                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              726     22.94%     22.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               30      0.95%     23.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              792     25.02%     48.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              483     15.26%     64.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1049     33.14%     97.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               62      1.96%     99.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                8      0.25%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                7      0.22%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                6      0.19%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3165                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst      1355392                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       113792                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3736000                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 29442504.920716833323                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2471846.904761286918                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 81155266.066051810980                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       125161                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1780                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       124844                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    870283000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    289378250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1131798403500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst      6953.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data    162572.05                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9065701.22                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                    729236250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              1159661250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  114780000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     31766.69                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50516.69                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        31.91                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        81.16                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    176.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    173.56                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.88                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.25                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.63                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.73                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    15843                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   53912                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 69.01                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.32                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     182835.37                       # Average gap between requests
system.mem_ctrls.pageHitRate                    85.74                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 78168720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 41532480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               157622640                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              303595200                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         2305514640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           1997534790                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             83949120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      8177843580                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      2602775040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       4217010720                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            19966353510                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            433.719147                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          41434268500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    121380000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     975260000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  16722298250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   6778027750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    3504270250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  17933977250                       # Time in different power states
system.mem_ctrls_1.actEnergy                  4483920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  2356695                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 6283200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                1122300                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         640454880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            253701300                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             70114560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      1236543180                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      1853978400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       9380748720                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            13450031565                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            292.168333                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          45295456250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    162413000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     270920000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  37755919000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   4828048500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     306188500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   2711724500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  46035213500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 5721819                       # Number of BP lookups
system.cpu.branchPred.condPredicted           4384605                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            835845                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              4906140                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 3309384                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             67.453925                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  345805                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           56275                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              51120                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             5155                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           60                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                      1159873                       # DTB read hits
system.cpu.dtb.read_misses                         32                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                  1159905                       # DTB read accesses
system.cpu.dtb.write_hits                     1036856                       # DTB write hits
system.cpu.dtb.write_misses                         6                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                 1036862                       # DTB write accesses
system.cpu.dtb.data_hits                      2196729                       # DTB hits
system.cpu.dtb.data_misses                         38                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                  2196767                       # DTB accesses
system.cpu.itb.fetch_hits                    29032434                       # ITB hits
system.cpu.itb.fetch_misses                        55                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                29032489                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.workload.numSyscalls                 99121                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     46035213500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         92070433                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           33459204                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       52026179                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     5721819                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            3706309                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      54679235                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 1671886                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   53                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           853                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                  29032434                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                288059                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           88975288                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.584726                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.850405                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 58319546     65.55%     65.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  9285305     10.44%     75.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 21370437     24.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             88975288                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.062146                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.565069                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  7862398                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              56789767                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   2712051                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              20951619                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 659453                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved              3208989                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                179601                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts               46136316                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 22145                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 659453                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  8213507                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                48100092                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         832970                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   2559135                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              28610131                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               45368659                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents               7935543                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                      7                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                   3879                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            38720879                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              71366316                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         69666304                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           1699998                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              37470649                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  1250230                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts             119554                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          99136                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  42109602                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              1163602                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1036876                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                10                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                1                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   43417617                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               99158                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  43421769                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             38889                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          700994                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       151024                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      88975288                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.488021                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.517495                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            46351845     52.10%     52.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            41825117     47.01%     99.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              798326      0.90%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        88975288                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 6804395     99.59%     99.59% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     99.59% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     99.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 14572      0.21%     99.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                    31      0.00%     99.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                 12912      0.19%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                  261      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                56      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              39933267     91.97%     91.97% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               384355      0.89%     92.85% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     92.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              554187      1.28%     94.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp               92067      0.21%     94.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt               81776      0.19%     94.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult             158118      0.36%     94.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     94.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv               13093      0.03%     94.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     94.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt               4362      0.01%     94.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     94.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     94.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     94.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     94.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     94.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     94.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     94.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     94.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     94.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     94.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     94.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     94.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     94.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     94.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     94.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     94.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     94.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     94.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     94.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     94.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     94.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     94.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     94.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     94.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     94.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     94.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     94.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     94.93% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               887089      2.04%     96.98% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              938606      2.16%     99.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          276527      0.64%     99.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          98266      0.23%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               43421769                       # Type of FU issued
system.cpu.iq.rate                           0.471615                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     6832171                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.157344                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          180105318                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          42921579                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     41950250                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             2584568                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            1296191                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      1271846                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               48947712                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 1306172                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads                0                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        18861                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores          119                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 659453                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  330284                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                    35                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            44448496                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            365601                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               1163602                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              1036876                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts              99139                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      2                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                    30                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents              1                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         319963                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       344814                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               664777                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              43224753                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               1159905                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            197016                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                        931721                       # number of nop insts executed
system.cpu.iew.exec_refs                      2196767                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  4610039                       # Number of branches executed
system.cpu.iew.exec_stores                    1036862                       # Number of stores executed
system.cpu.iew.exec_rate                     0.469475                       # Inst execution rate
system.cpu.iew.wb_sent                       43222183                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      43222096                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   9475489                       # num instructions producing a value
system.cpu.iew.wb_consumers                   9586215                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.469446                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.988449                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          713729                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           99158                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            659397                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     88301176                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.495290                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.537534                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     46286775     52.42%     52.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     40294083     45.63%     98.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1720318      1.95%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     88301176                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             43734719                       # Number of instructions committed
system.cpu.commit.committedOps               43734719                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        2181498                       # Number of memory references committed
system.cpu.commit.loads                       1144741                       # Number of loads committed
system.cpu.commit.membars                          18                       # Number of memory barriers committed
system.cpu.commit.branches                    4508248                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    1261109                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  41461962                       # Number of committed integer instructions.
system.cpu.commit.function_calls               299014                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass       918946      2.10%      2.10% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         39358038     89.99%     92.09% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          384355      0.88%     92.97% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     92.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         543855      1.24%     94.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp          91476      0.21%     94.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt          81645      0.19%     94.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult        157433      0.36%     94.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     94.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv          13093      0.03%     95.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     95.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt          4361      0.01%     95.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     95.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     95.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     95.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     95.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     95.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     95.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     95.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     95.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     95.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     95.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     95.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     95.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     95.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     95.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     95.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     95.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     95.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     95.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     95.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     95.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     95.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     95.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     95.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     95.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     95.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     95.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     95.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     95.01% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          873687      2.00%     97.01% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         938584      2.15%     99.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       271072      0.62%     99.78% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        98174      0.22%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          43734719                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1720318                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    131028604                       # The number of ROB reads
system.cpu.rob.rob_writes                    89571008                       # The number of ROB writes
system.cpu.timesIdled                           86123                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         3095145                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    42815780                       # Number of Instructions Simulated
system.cpu.committedOps                      42815780                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.150386                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.150386                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.465033                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.465033                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 68756951                       # number of integer regfile reads
system.cpu.int_regfile_writes                36946330                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   1687638                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1032404                       # number of floating regfile writes
system.cpu.misc_regfile_reads                  403147                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     40                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  46035213500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           898.738147                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              188651                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               775                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            243.420645                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            164000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   898.738147                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.877674                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.877674                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1005                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          963                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.981445                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4395038                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4395038                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  46035213500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      1157512                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1157512                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      1036090                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1036090                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           16                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           16                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data           18                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::.cpu.data      2193602                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2193602                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2193602                       # number of overall hits
system.cpu.dcache.overall_hits::total         2193602                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2342                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2342                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          649                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          649                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::.cpu.data         2991                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2991                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         2991                       # number of overall misses
system.cpu.dcache.overall_misses::total          2991                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    510952000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    510952000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     33949000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     33949000                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       132000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       132000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    544901000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    544901000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    544901000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    544901000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1159854                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1159854                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      1036739                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1036739                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      2196593                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2196593                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2196593                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2196593                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002019                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002019                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000626                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000626                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.111111                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.111111                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001362                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001362                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001362                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001362                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 218169.086251                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 218169.086251                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 52309.707242                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 52309.707242                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        66000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        66000                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 182180.207289                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 182180.207289                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 182180.207289                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 182180.207289                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          167                       # number of writebacks
system.cpu.dcache.writebacks::total               167                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          721                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          721                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          492                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          492                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data         1213                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1213                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1213                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1213                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1621                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1621                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          157                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          157                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         1778                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1778                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1778                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1778                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    334890000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    334890000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     10540000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     10540000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       130000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       130000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    345430000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    345430000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    345430000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    345430000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001398                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001398                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000151                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000151                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.111111                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.111111                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000809                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000809                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000809                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000809                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 206594.694633                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 206594.694633                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 67133.757962                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 67133.757962                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        65000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        65000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 194280.089989                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 194280.089989                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 194280.089989                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 194280.089989                       # average overall mshr miss latency
system.cpu.dcache.replacements                    775                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  46035213500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           468.924884                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             5133159                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            124677                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             41.171660                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   468.924884                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.915869                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.915869                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          484                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           47                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          356                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.945312                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          58190029                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         58190029                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  46035213500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst     28896117                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        28896117                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst     28896117                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         28896117                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     28896117                       # number of overall hits
system.cpu.icache.overall_hits::total        28896117                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst       136317                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        136317                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst       136317                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         136317                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       136317                       # number of overall misses
system.cpu.icache.overall_misses::total        136317                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4175021500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4175021500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst   4175021500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4175021500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   4175021500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4175021500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     29032434                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     29032434                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst     29032434                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     29032434                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     29032434                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     29032434                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004695                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004695                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004695                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004695                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004695                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004695                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 30627.298870                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 30627.298870                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 30627.298870                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 30627.298870                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 30627.298870                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 30627.298870                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       124677                       # number of writebacks
system.cpu.icache.writebacks::total            124677                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        11156                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        11156                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst        11156                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        11156                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        11156                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        11156                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       125161                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       125161                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst       125161                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       125161                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       125161                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       125161                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   3757844500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   3757844500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   3757844500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   3757844500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   3757844500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   3757844500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004311                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004311                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004311                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004311                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004311                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004311                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 30024.084979                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 30024.084979                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 30024.084979                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 30024.084979                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 30024.084979                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 30024.084979                       # average overall mshr miss latency
system.cpu.icache.replacements                 124677                       # number of replacements
system.membus.snoop_filter.tot_requests        252393                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       125453                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  46035213500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             126784                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          167                       # Transaction distribution
system.membus.trans_dist::WritebackClean       124677                       # Transaction distribution
system.membus.trans_dist::CleanEvict              608                       # Transaction distribution
system.membus.trans_dist::ReadExReq               157                       # Transaction distribution
system.membus.trans_dist::ReadExResp              157                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         125161                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1623                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       374999                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         4335                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 379334                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     15989632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       124608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                16114240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            126941                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000008                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.002807                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  126940    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       1      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              126941                       # Request fanout histogram
system.membus.reqLayer0.occupancy           771642000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          632437750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.membus.respLayer2.occupancy            9538500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
