INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/berkay/vprojects/lab8/lab8.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/berkay/vprojects/lab8/lab8.srcs/sources_1/new/NbitFulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NbitFulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/berkay/vprojects/lab8/lab8.srcs/sources_1/new/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/berkay/vprojects/lab8/lab8.srcs/sources_1/new/instruction.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction
INFO: [VRFC 10-2458] undeclared symbol WE3, assumed default net type wire [C:/Users/berkay/vprojects/lab8/lab8.srcs/sources_1/new/instruction.sv:32]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/berkay/vprojects/lab8/lab8.srcs/sources_1/new/instruction_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/berkay/vprojects/lab8/lab8.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/berkay/vprojects/lab8/lab8.srcs/sources_1/new/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/berkay/vprojects/lab8/lab8.srcs/sources_1/new/registerFile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/berkay/vprojects/lab8/lab8.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
