
DAC_SINEWAVE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000650c  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006f0  080066dc  080066dc  000166dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006dcc  08006dcc  00020084  2**0
                  CONTENTS
  4 .ARM          00000008  08006dcc  08006dcc  00016dcc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006dd4  08006dd4  00020084  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006dd4  08006dd4  00016dd4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006dd8  08006dd8  00016dd8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000084  20000000  08006ddc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002d98  20000084  08006e60  00020084  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20002e1c  08006e60  00022e1c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020084  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012d01  00000000  00000000  000200b4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000027ae  00000000  00000000  00032db5  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000ed0  00000000  00000000  00035568  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000da8  00000000  00000000  00036438  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000232a8  00000000  00000000  000371e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000c5a1  00000000  00000000  0005a488  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000d27bb  00000000  00000000  00066a29  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001391e4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000040cc  00000000  00000000  00139260  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000084 	.word	0x20000084
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080066c4 	.word	0x080066c4

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000088 	.word	0x20000088
 800020c:	080066c4 	.word	0x080066c4

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b972 	b.w	80005bc <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9e08      	ldr	r6, [sp, #32]
 80002f6:	4604      	mov	r4, r0
 80002f8:	4688      	mov	r8, r1
 80002fa:	2b00      	cmp	r3, #0
 80002fc:	d14b      	bne.n	8000396 <__udivmoddi4+0xa6>
 80002fe:	428a      	cmp	r2, r1
 8000300:	4615      	mov	r5, r2
 8000302:	d967      	bls.n	80003d4 <__udivmoddi4+0xe4>
 8000304:	fab2 f282 	clz	r2, r2
 8000308:	b14a      	cbz	r2, 800031e <__udivmoddi4+0x2e>
 800030a:	f1c2 0720 	rsb	r7, r2, #32
 800030e:	fa01 f302 	lsl.w	r3, r1, r2
 8000312:	fa20 f707 	lsr.w	r7, r0, r7
 8000316:	4095      	lsls	r5, r2
 8000318:	ea47 0803 	orr.w	r8, r7, r3
 800031c:	4094      	lsls	r4, r2
 800031e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000322:	0c23      	lsrs	r3, r4, #16
 8000324:	fbb8 f7fe 	udiv	r7, r8, lr
 8000328:	fa1f fc85 	uxth.w	ip, r5
 800032c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000330:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000334:	fb07 f10c 	mul.w	r1, r7, ip
 8000338:	4299      	cmp	r1, r3
 800033a:	d909      	bls.n	8000350 <__udivmoddi4+0x60>
 800033c:	18eb      	adds	r3, r5, r3
 800033e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000342:	f080 811b 	bcs.w	800057c <__udivmoddi4+0x28c>
 8000346:	4299      	cmp	r1, r3
 8000348:	f240 8118 	bls.w	800057c <__udivmoddi4+0x28c>
 800034c:	3f02      	subs	r7, #2
 800034e:	442b      	add	r3, r5
 8000350:	1a5b      	subs	r3, r3, r1
 8000352:	b2a4      	uxth	r4, r4
 8000354:	fbb3 f0fe 	udiv	r0, r3, lr
 8000358:	fb0e 3310 	mls	r3, lr, r0, r3
 800035c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000360:	fb00 fc0c 	mul.w	ip, r0, ip
 8000364:	45a4      	cmp	ip, r4
 8000366:	d909      	bls.n	800037c <__udivmoddi4+0x8c>
 8000368:	192c      	adds	r4, r5, r4
 800036a:	f100 33ff 	add.w	r3, r0, #4294967295
 800036e:	f080 8107 	bcs.w	8000580 <__udivmoddi4+0x290>
 8000372:	45a4      	cmp	ip, r4
 8000374:	f240 8104 	bls.w	8000580 <__udivmoddi4+0x290>
 8000378:	3802      	subs	r0, #2
 800037a:	442c      	add	r4, r5
 800037c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000380:	eba4 040c 	sub.w	r4, r4, ip
 8000384:	2700      	movs	r7, #0
 8000386:	b11e      	cbz	r6, 8000390 <__udivmoddi4+0xa0>
 8000388:	40d4      	lsrs	r4, r2
 800038a:	2300      	movs	r3, #0
 800038c:	e9c6 4300 	strd	r4, r3, [r6]
 8000390:	4639      	mov	r1, r7
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	428b      	cmp	r3, r1
 8000398:	d909      	bls.n	80003ae <__udivmoddi4+0xbe>
 800039a:	2e00      	cmp	r6, #0
 800039c:	f000 80eb 	beq.w	8000576 <__udivmoddi4+0x286>
 80003a0:	2700      	movs	r7, #0
 80003a2:	e9c6 0100 	strd	r0, r1, [r6]
 80003a6:	4638      	mov	r0, r7
 80003a8:	4639      	mov	r1, r7
 80003aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ae:	fab3 f783 	clz	r7, r3
 80003b2:	2f00      	cmp	r7, #0
 80003b4:	d147      	bne.n	8000446 <__udivmoddi4+0x156>
 80003b6:	428b      	cmp	r3, r1
 80003b8:	d302      	bcc.n	80003c0 <__udivmoddi4+0xd0>
 80003ba:	4282      	cmp	r2, r0
 80003bc:	f200 80fa 	bhi.w	80005b4 <__udivmoddi4+0x2c4>
 80003c0:	1a84      	subs	r4, r0, r2
 80003c2:	eb61 0303 	sbc.w	r3, r1, r3
 80003c6:	2001      	movs	r0, #1
 80003c8:	4698      	mov	r8, r3
 80003ca:	2e00      	cmp	r6, #0
 80003cc:	d0e0      	beq.n	8000390 <__udivmoddi4+0xa0>
 80003ce:	e9c6 4800 	strd	r4, r8, [r6]
 80003d2:	e7dd      	b.n	8000390 <__udivmoddi4+0xa0>
 80003d4:	b902      	cbnz	r2, 80003d8 <__udivmoddi4+0xe8>
 80003d6:	deff      	udf	#255	; 0xff
 80003d8:	fab2 f282 	clz	r2, r2
 80003dc:	2a00      	cmp	r2, #0
 80003de:	f040 808f 	bne.w	8000500 <__udivmoddi4+0x210>
 80003e2:	1b49      	subs	r1, r1, r5
 80003e4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80003e8:	fa1f f885 	uxth.w	r8, r5
 80003ec:	2701      	movs	r7, #1
 80003ee:	fbb1 fcfe 	udiv	ip, r1, lr
 80003f2:	0c23      	lsrs	r3, r4, #16
 80003f4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003f8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003fc:	fb08 f10c 	mul.w	r1, r8, ip
 8000400:	4299      	cmp	r1, r3
 8000402:	d907      	bls.n	8000414 <__udivmoddi4+0x124>
 8000404:	18eb      	adds	r3, r5, r3
 8000406:	f10c 30ff 	add.w	r0, ip, #4294967295
 800040a:	d202      	bcs.n	8000412 <__udivmoddi4+0x122>
 800040c:	4299      	cmp	r1, r3
 800040e:	f200 80cd 	bhi.w	80005ac <__udivmoddi4+0x2bc>
 8000412:	4684      	mov	ip, r0
 8000414:	1a59      	subs	r1, r3, r1
 8000416:	b2a3      	uxth	r3, r4
 8000418:	fbb1 f0fe 	udiv	r0, r1, lr
 800041c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000420:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000424:	fb08 f800 	mul.w	r8, r8, r0
 8000428:	45a0      	cmp	r8, r4
 800042a:	d907      	bls.n	800043c <__udivmoddi4+0x14c>
 800042c:	192c      	adds	r4, r5, r4
 800042e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000432:	d202      	bcs.n	800043a <__udivmoddi4+0x14a>
 8000434:	45a0      	cmp	r8, r4
 8000436:	f200 80b6 	bhi.w	80005a6 <__udivmoddi4+0x2b6>
 800043a:	4618      	mov	r0, r3
 800043c:	eba4 0408 	sub.w	r4, r4, r8
 8000440:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000444:	e79f      	b.n	8000386 <__udivmoddi4+0x96>
 8000446:	f1c7 0c20 	rsb	ip, r7, #32
 800044a:	40bb      	lsls	r3, r7
 800044c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000450:	ea4e 0e03 	orr.w	lr, lr, r3
 8000454:	fa01 f407 	lsl.w	r4, r1, r7
 8000458:	fa20 f50c 	lsr.w	r5, r0, ip
 800045c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000460:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000464:	4325      	orrs	r5, r4
 8000466:	fbb3 f9f8 	udiv	r9, r3, r8
 800046a:	0c2c      	lsrs	r4, r5, #16
 800046c:	fb08 3319 	mls	r3, r8, r9, r3
 8000470:	fa1f fa8e 	uxth.w	sl, lr
 8000474:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000478:	fb09 f40a 	mul.w	r4, r9, sl
 800047c:	429c      	cmp	r4, r3
 800047e:	fa02 f207 	lsl.w	r2, r2, r7
 8000482:	fa00 f107 	lsl.w	r1, r0, r7
 8000486:	d90b      	bls.n	80004a0 <__udivmoddi4+0x1b0>
 8000488:	eb1e 0303 	adds.w	r3, lr, r3
 800048c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000490:	f080 8087 	bcs.w	80005a2 <__udivmoddi4+0x2b2>
 8000494:	429c      	cmp	r4, r3
 8000496:	f240 8084 	bls.w	80005a2 <__udivmoddi4+0x2b2>
 800049a:	f1a9 0902 	sub.w	r9, r9, #2
 800049e:	4473      	add	r3, lr
 80004a0:	1b1b      	subs	r3, r3, r4
 80004a2:	b2ad      	uxth	r5, r5
 80004a4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004a8:	fb08 3310 	mls	r3, r8, r0, r3
 80004ac:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80004b0:	fb00 fa0a 	mul.w	sl, r0, sl
 80004b4:	45a2      	cmp	sl, r4
 80004b6:	d908      	bls.n	80004ca <__udivmoddi4+0x1da>
 80004b8:	eb1e 0404 	adds.w	r4, lr, r4
 80004bc:	f100 33ff 	add.w	r3, r0, #4294967295
 80004c0:	d26b      	bcs.n	800059a <__udivmoddi4+0x2aa>
 80004c2:	45a2      	cmp	sl, r4
 80004c4:	d969      	bls.n	800059a <__udivmoddi4+0x2aa>
 80004c6:	3802      	subs	r0, #2
 80004c8:	4474      	add	r4, lr
 80004ca:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004ce:	fba0 8902 	umull	r8, r9, r0, r2
 80004d2:	eba4 040a 	sub.w	r4, r4, sl
 80004d6:	454c      	cmp	r4, r9
 80004d8:	46c2      	mov	sl, r8
 80004da:	464b      	mov	r3, r9
 80004dc:	d354      	bcc.n	8000588 <__udivmoddi4+0x298>
 80004de:	d051      	beq.n	8000584 <__udivmoddi4+0x294>
 80004e0:	2e00      	cmp	r6, #0
 80004e2:	d069      	beq.n	80005b8 <__udivmoddi4+0x2c8>
 80004e4:	ebb1 050a 	subs.w	r5, r1, sl
 80004e8:	eb64 0403 	sbc.w	r4, r4, r3
 80004ec:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004f0:	40fd      	lsrs	r5, r7
 80004f2:	40fc      	lsrs	r4, r7
 80004f4:	ea4c 0505 	orr.w	r5, ip, r5
 80004f8:	e9c6 5400 	strd	r5, r4, [r6]
 80004fc:	2700      	movs	r7, #0
 80004fe:	e747      	b.n	8000390 <__udivmoddi4+0xa0>
 8000500:	f1c2 0320 	rsb	r3, r2, #32
 8000504:	fa20 f703 	lsr.w	r7, r0, r3
 8000508:	4095      	lsls	r5, r2
 800050a:	fa01 f002 	lsl.w	r0, r1, r2
 800050e:	fa21 f303 	lsr.w	r3, r1, r3
 8000512:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000516:	4338      	orrs	r0, r7
 8000518:	0c01      	lsrs	r1, r0, #16
 800051a:	fbb3 f7fe 	udiv	r7, r3, lr
 800051e:	fa1f f885 	uxth.w	r8, r5
 8000522:	fb0e 3317 	mls	r3, lr, r7, r3
 8000526:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800052a:	fb07 f308 	mul.w	r3, r7, r8
 800052e:	428b      	cmp	r3, r1
 8000530:	fa04 f402 	lsl.w	r4, r4, r2
 8000534:	d907      	bls.n	8000546 <__udivmoddi4+0x256>
 8000536:	1869      	adds	r1, r5, r1
 8000538:	f107 3cff 	add.w	ip, r7, #4294967295
 800053c:	d22f      	bcs.n	800059e <__udivmoddi4+0x2ae>
 800053e:	428b      	cmp	r3, r1
 8000540:	d92d      	bls.n	800059e <__udivmoddi4+0x2ae>
 8000542:	3f02      	subs	r7, #2
 8000544:	4429      	add	r1, r5
 8000546:	1acb      	subs	r3, r1, r3
 8000548:	b281      	uxth	r1, r0
 800054a:	fbb3 f0fe 	udiv	r0, r3, lr
 800054e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000552:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000556:	fb00 f308 	mul.w	r3, r0, r8
 800055a:	428b      	cmp	r3, r1
 800055c:	d907      	bls.n	800056e <__udivmoddi4+0x27e>
 800055e:	1869      	adds	r1, r5, r1
 8000560:	f100 3cff 	add.w	ip, r0, #4294967295
 8000564:	d217      	bcs.n	8000596 <__udivmoddi4+0x2a6>
 8000566:	428b      	cmp	r3, r1
 8000568:	d915      	bls.n	8000596 <__udivmoddi4+0x2a6>
 800056a:	3802      	subs	r0, #2
 800056c:	4429      	add	r1, r5
 800056e:	1ac9      	subs	r1, r1, r3
 8000570:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000574:	e73b      	b.n	80003ee <__udivmoddi4+0xfe>
 8000576:	4637      	mov	r7, r6
 8000578:	4630      	mov	r0, r6
 800057a:	e709      	b.n	8000390 <__udivmoddi4+0xa0>
 800057c:	4607      	mov	r7, r0
 800057e:	e6e7      	b.n	8000350 <__udivmoddi4+0x60>
 8000580:	4618      	mov	r0, r3
 8000582:	e6fb      	b.n	800037c <__udivmoddi4+0x8c>
 8000584:	4541      	cmp	r1, r8
 8000586:	d2ab      	bcs.n	80004e0 <__udivmoddi4+0x1f0>
 8000588:	ebb8 0a02 	subs.w	sl, r8, r2
 800058c:	eb69 020e 	sbc.w	r2, r9, lr
 8000590:	3801      	subs	r0, #1
 8000592:	4613      	mov	r3, r2
 8000594:	e7a4      	b.n	80004e0 <__udivmoddi4+0x1f0>
 8000596:	4660      	mov	r0, ip
 8000598:	e7e9      	b.n	800056e <__udivmoddi4+0x27e>
 800059a:	4618      	mov	r0, r3
 800059c:	e795      	b.n	80004ca <__udivmoddi4+0x1da>
 800059e:	4667      	mov	r7, ip
 80005a0:	e7d1      	b.n	8000546 <__udivmoddi4+0x256>
 80005a2:	4681      	mov	r9, r0
 80005a4:	e77c      	b.n	80004a0 <__udivmoddi4+0x1b0>
 80005a6:	3802      	subs	r0, #2
 80005a8:	442c      	add	r4, r5
 80005aa:	e747      	b.n	800043c <__udivmoddi4+0x14c>
 80005ac:	f1ac 0c02 	sub.w	ip, ip, #2
 80005b0:	442b      	add	r3, r5
 80005b2:	e72f      	b.n	8000414 <__udivmoddi4+0x124>
 80005b4:	4638      	mov	r0, r7
 80005b6:	e708      	b.n	80003ca <__udivmoddi4+0xda>
 80005b8:	4637      	mov	r7, r6
 80005ba:	e6e9      	b.n	8000390 <__udivmoddi4+0xa0>

080005bc <__aeabi_idiv0>:
 80005bc:	4770      	bx	lr
 80005be:	bf00      	nop

080005c0 <conv_HEX_to_BIN>:

//**************** KISS *************************************************************************************************************
bool KISS_FLAG[FLAG_SIZE] = { 1, 1, 0, 0, 0, 0, 0, 0 };

//Conversion functions
void conv_HEX_to_BIN(uint16_t hex_byte_in, bool *bin_byte_out, bool select_8_16){
 80005c0:	b580      	push	{r7, lr}
 80005c2:	b086      	sub	sp, #24
 80005c4:	af00      	add	r7, sp, #0
 80005c6:	4603      	mov	r3, r0
 80005c8:	6039      	str	r1, [r7, #0]
 80005ca:	80fb      	strh	r3, [r7, #6]
 80005cc:	4613      	mov	r3, r2
 80005ce:	717b      	strb	r3, [r7, #5]
    int temp;

    sprintf(uartData, "\nSelector              = %d",select_8_16);
 80005d0:	797b      	ldrb	r3, [r7, #5]
 80005d2:	461a      	mov	r2, r3
 80005d4:	4951      	ldr	r1, [pc, #324]	; (800071c <conv_HEX_to_BIN+0x15c>)
 80005d6:	4852      	ldr	r0, [pc, #328]	; (8000720 <conv_HEX_to_BIN+0x160>)
 80005d8:	f005 fc92 	bl	8005f00 <siprintf>
    HAL_UART_Transmit(&huart2, uartData, strlen(uartData), 10);
 80005dc:	4850      	ldr	r0, [pc, #320]	; (8000720 <conv_HEX_to_BIN+0x160>)
 80005de:	f7ff fe17 	bl	8000210 <strlen>
 80005e2:	4603      	mov	r3, r0
 80005e4:	b29a      	uxth	r2, r3
 80005e6:	230a      	movs	r3, #10
 80005e8:	494d      	ldr	r1, [pc, #308]	; (8000720 <conv_HEX_to_BIN+0x160>)
 80005ea:	484e      	ldr	r0, [pc, #312]	; (8000724 <conv_HEX_to_BIN+0x164>)
 80005ec:	f004 fd47 	bl	800507e <HAL_UART_Transmit>

    sprintf(uartData, "\nByte value            = %d\nBinary value[LSB:MSB] =",hex_byte_in);
 80005f0:	88fb      	ldrh	r3, [r7, #6]
 80005f2:	461a      	mov	r2, r3
 80005f4:	494c      	ldr	r1, [pc, #304]	; (8000728 <conv_HEX_to_BIN+0x168>)
 80005f6:	484a      	ldr	r0, [pc, #296]	; (8000720 <conv_HEX_to_BIN+0x160>)
 80005f8:	f005 fc82 	bl	8005f00 <siprintf>
	HAL_UART_Transmit(&huart2, uartData, strlen(uartData), 10);
 80005fc:	4848      	ldr	r0, [pc, #288]	; (8000720 <conv_HEX_to_BIN+0x160>)
 80005fe:	f7ff fe07 	bl	8000210 <strlen>
 8000602:	4603      	mov	r3, r0
 8000604:	b29a      	uxth	r2, r3
 8000606:	230a      	movs	r3, #10
 8000608:	4945      	ldr	r1, [pc, #276]	; (8000720 <conv_HEX_to_BIN+0x160>)
 800060a:	4846      	ldr	r0, [pc, #280]	; (8000724 <conv_HEX_to_BIN+0x164>)
 800060c:	f004 fd37 	bl	800507e <HAL_UART_Transmit>

    if(select_8_16){
 8000610:	797b      	ldrb	r3, [r7, #5]
 8000612:	2b00      	cmp	r3, #0
 8000614:	d01f      	beq.n	8000656 <conv_HEX_to_BIN+0x96>
		for(int i = 0; i < 8; i++){
 8000616:	2300      	movs	r3, #0
 8000618:	617b      	str	r3, [r7, #20]
 800061a:	e018      	b.n	800064e <conv_HEX_to_BIN+0x8e>
			temp = hex_byte_in >> i;
 800061c:	88fa      	ldrh	r2, [r7, #6]
 800061e:	697b      	ldr	r3, [r7, #20]
 8000620:	fa42 f303 	asr.w	r3, r2, r3
 8000624:	60fb      	str	r3, [r7, #12]
			temp = temp%2;
 8000626:	68fb      	ldr	r3, [r7, #12]
 8000628:	2b00      	cmp	r3, #0
 800062a:	f003 0301 	and.w	r3, r3, #1
 800062e:	bfb8      	it	lt
 8000630:	425b      	neglt	r3, r3
 8000632:	60fb      	str	r3, [r7, #12]

			//sprintf(uartData, " %d ",temp);
			//HAL_UART_Transmit(&huart2, uartData, strlen(uartData), 10);

			*(bin_byte_out+i) = temp;
 8000634:	697b      	ldr	r3, [r7, #20]
 8000636:	683a      	ldr	r2, [r7, #0]
 8000638:	4413      	add	r3, r2
 800063a:	68fa      	ldr	r2, [r7, #12]
 800063c:	2a00      	cmp	r2, #0
 800063e:	bf14      	ite	ne
 8000640:	2201      	movne	r2, #1
 8000642:	2200      	moveq	r2, #0
 8000644:	b2d2      	uxtb	r2, r2
 8000646:	701a      	strb	r2, [r3, #0]
		for(int i = 0; i < 8; i++){
 8000648:	697b      	ldr	r3, [r7, #20]
 800064a:	3301      	adds	r3, #1
 800064c:	617b      	str	r3, [r7, #20]
 800064e:	697b      	ldr	r3, [r7, #20]
 8000650:	2b07      	cmp	r3, #7
 8000652:	dde3      	ble.n	800061c <conv_HEX_to_BIN+0x5c>
		HAL_UART_Transmit(&huart2, uartData, strlen(uartData), 10);
    }

    //sprintf(uartData, "\n");
	//HAL_UART_Transmit(&huart2, uartData, strlen(uartData), 10);
}
 8000654:	e05e      	b.n	8000714 <conv_HEX_to_BIN+0x154>
	   sprintf(uartData, "\nByte value            = %x\nBinary value[LSB:MSB] =",hex_byte_in);
 8000656:	88fb      	ldrh	r3, [r7, #6]
 8000658:	461a      	mov	r2, r3
 800065a:	4934      	ldr	r1, [pc, #208]	; (800072c <conv_HEX_to_BIN+0x16c>)
 800065c:	4830      	ldr	r0, [pc, #192]	; (8000720 <conv_HEX_to_BIN+0x160>)
 800065e:	f005 fc4f 	bl	8005f00 <siprintf>
		HAL_UART_Transmit(&huart2, uartData, strlen(uartData), 10);
 8000662:	482f      	ldr	r0, [pc, #188]	; (8000720 <conv_HEX_to_BIN+0x160>)
 8000664:	f7ff fdd4 	bl	8000210 <strlen>
 8000668:	4603      	mov	r3, r0
 800066a:	b29a      	uxth	r2, r3
 800066c:	230a      	movs	r3, #10
 800066e:	492c      	ldr	r1, [pc, #176]	; (8000720 <conv_HEX_to_BIN+0x160>)
 8000670:	482c      	ldr	r0, [pc, #176]	; (8000724 <conv_HEX_to_BIN+0x164>)
 8000672:	f004 fd04 	bl	800507e <HAL_UART_Transmit>
		for(int i = 0; i < 16; i++){
 8000676:	2300      	movs	r3, #0
 8000678:	613b      	str	r3, [r7, #16]
 800067a:	e038      	b.n	80006ee <conv_HEX_to_BIN+0x12e>
			temp = hex_byte_in >> i;
 800067c:	88fa      	ldrh	r2, [r7, #6]
 800067e:	693b      	ldr	r3, [r7, #16]
 8000680:	fa42 f303 	asr.w	r3, r2, r3
 8000684:	60fb      	str	r3, [r7, #12]
			sprintf(uartData, " b=%d ",temp);
 8000686:	68fa      	ldr	r2, [r7, #12]
 8000688:	4929      	ldr	r1, [pc, #164]	; (8000730 <conv_HEX_to_BIN+0x170>)
 800068a:	4825      	ldr	r0, [pc, #148]	; (8000720 <conv_HEX_to_BIN+0x160>)
 800068c:	f005 fc38 	bl	8005f00 <siprintf>
			HAL_UART_Transmit(&huart2, uartData, strlen(uartData), 10);
 8000690:	4823      	ldr	r0, [pc, #140]	; (8000720 <conv_HEX_to_BIN+0x160>)
 8000692:	f7ff fdbd 	bl	8000210 <strlen>
 8000696:	4603      	mov	r3, r0
 8000698:	b29a      	uxth	r2, r3
 800069a:	230a      	movs	r3, #10
 800069c:	4920      	ldr	r1, [pc, #128]	; (8000720 <conv_HEX_to_BIN+0x160>)
 800069e:	4821      	ldr	r0, [pc, #132]	; (8000724 <conv_HEX_to_BIN+0x164>)
 80006a0:	f004 fced 	bl	800507e <HAL_UART_Transmit>
			temp = temp%2;
 80006a4:	68fb      	ldr	r3, [r7, #12]
 80006a6:	2b00      	cmp	r3, #0
 80006a8:	f003 0301 	and.w	r3, r3, #1
 80006ac:	bfb8      	it	lt
 80006ae:	425b      	neglt	r3, r3
 80006b0:	60fb      	str	r3, [r7, #12]
			sprintf(uartData, " a=%d ",temp);
 80006b2:	68fa      	ldr	r2, [r7, #12]
 80006b4:	491f      	ldr	r1, [pc, #124]	; (8000734 <conv_HEX_to_BIN+0x174>)
 80006b6:	481a      	ldr	r0, [pc, #104]	; (8000720 <conv_HEX_to_BIN+0x160>)
 80006b8:	f005 fc22 	bl	8005f00 <siprintf>
			HAL_UART_Transmit(&huart2, uartData, strlen(uartData), 10);
 80006bc:	4818      	ldr	r0, [pc, #96]	; (8000720 <conv_HEX_to_BIN+0x160>)
 80006be:	f7ff fda7 	bl	8000210 <strlen>
 80006c2:	4603      	mov	r3, r0
 80006c4:	b29a      	uxth	r2, r3
 80006c6:	230a      	movs	r3, #10
 80006c8:	4915      	ldr	r1, [pc, #84]	; (8000720 <conv_HEX_to_BIN+0x160>)
 80006ca:	4816      	ldr	r0, [pc, #88]	; (8000724 <conv_HEX_to_BIN+0x164>)
 80006cc:	f004 fcd7 	bl	800507e <HAL_UART_Transmit>
			*(bin_byte_out + 16 - 1 - i) = temp; //MSB is at lowest index
 80006d0:	693b      	ldr	r3, [r7, #16]
 80006d2:	f1c3 030f 	rsb	r3, r3, #15
 80006d6:	683a      	ldr	r2, [r7, #0]
 80006d8:	4413      	add	r3, r2
 80006da:	68fa      	ldr	r2, [r7, #12]
 80006dc:	2a00      	cmp	r2, #0
 80006de:	bf14      	ite	ne
 80006e0:	2201      	movne	r2, #1
 80006e2:	2200      	moveq	r2, #0
 80006e4:	b2d2      	uxtb	r2, r2
 80006e6:	701a      	strb	r2, [r3, #0]
		for(int i = 0; i < 16; i++){
 80006e8:	693b      	ldr	r3, [r7, #16]
 80006ea:	3301      	adds	r3, #1
 80006ec:	613b      	str	r3, [r7, #16]
 80006ee:	693b      	ldr	r3, [r7, #16]
 80006f0:	2b0f      	cmp	r3, #15
 80006f2:	ddc3      	ble.n	800067c <conv_HEX_to_BIN+0xbc>
		sprintf(uartData, "\n ");
 80006f4:	4b0a      	ldr	r3, [pc, #40]	; (8000720 <conv_HEX_to_BIN+0x160>)
 80006f6:	4a10      	ldr	r2, [pc, #64]	; (8000738 <conv_HEX_to_BIN+0x178>)
 80006f8:	8811      	ldrh	r1, [r2, #0]
 80006fa:	7892      	ldrb	r2, [r2, #2]
 80006fc:	8019      	strh	r1, [r3, #0]
 80006fe:	709a      	strb	r2, [r3, #2]
		HAL_UART_Transmit(&huart2, uartData, strlen(uartData), 10);
 8000700:	4807      	ldr	r0, [pc, #28]	; (8000720 <conv_HEX_to_BIN+0x160>)
 8000702:	f7ff fd85 	bl	8000210 <strlen>
 8000706:	4603      	mov	r3, r0
 8000708:	b29a      	uxth	r2, r3
 800070a:	230a      	movs	r3, #10
 800070c:	4904      	ldr	r1, [pc, #16]	; (8000720 <conv_HEX_to_BIN+0x160>)
 800070e:	4805      	ldr	r0, [pc, #20]	; (8000724 <conv_HEX_to_BIN+0x164>)
 8000710:	f004 fcb5 	bl	800507e <HAL_UART_Transmit>
}
 8000714:	bf00      	nop
 8000716:	3718      	adds	r7, #24
 8000718:	46bd      	mov	sp, r7
 800071a:	bd80      	pop	{r7, pc}
 800071c:	080066dc 	.word	0x080066dc
 8000720:	20001cd8 	.word	0x20001cd8
 8000724:	20002b94 	.word	0x20002b94
 8000728:	080066f8 	.word	0x080066f8
 800072c:	0800672c 	.word	0x0800672c
 8000730:	08006760 	.word	0x08006760
 8000734:	08006768 	.word	0x08006768
 8000738:	08006770 	.word	0x08006770

0800073c <init_AX25>:
	return acc;
}

//General Program
//****************************************************************************************************************
void init_AX25(){
 800073c:	b580      	push	{r7, lr}
 800073e:	af00      	add	r7, sp, #0
	HAL_UART_Receive_IT(&huart2, &(UART_packet.input), UART_RX_IT_CNT);
 8000740:	2201      	movs	r2, #1
 8000742:	4909      	ldr	r1, [pc, #36]	; (8000768 <init_AX25+0x2c>)
 8000744:	4809      	ldr	r0, [pc, #36]	; (800076c <init_AX25+0x30>)
 8000746:	f004 fd33 	bl	80051b0 <HAL_UART_Receive_IT>
	UART_packet.flags = 0;
 800074a:	4b09      	ldr	r3, [pc, #36]	; (8000770 <init_AX25+0x34>)
 800074c:	2200      	movs	r2, #0
 800074e:	609a      	str	r2, [r3, #8]
	UART_packet.got_packet = false;
 8000750:	4b07      	ldr	r3, [pc, #28]	; (8000770 <init_AX25+0x34>)
 8000752:	2200      	movs	r2, #0
 8000754:	735a      	strb	r2, [r3, #13]
	UART_packet.rx_cnt = 0;
 8000756:	4b06      	ldr	r3, [pc, #24]	; (8000770 <init_AX25+0x34>)
 8000758:	2200      	movs	r2, #0
 800075a:	601a      	str	r2, [r3, #0]
	UART_packet.received_byte_cnt = 0;
 800075c:	4b04      	ldr	r3, [pc, #16]	; (8000770 <init_AX25+0x34>)
 800075e:	2200      	movs	r2, #0
 8000760:	605a      	str	r2, [r3, #4]
}
 8000762:	bf00      	nop
 8000764:	bd80      	pop	{r7, pc}
 8000766:	bf00      	nop
 8000768:	2000144c 	.word	0x2000144c
 800076c:	20002b94 	.word	0x20002b94
 8000770:	20001440 	.word	0x20001440

08000774 <tx_rx>:

void tx_rx() {
 8000774:	b5b0      	push	{r4, r5, r7, lr}
 8000776:	b082      	sub	sp, #8
 8000778:	af00      	add	r7, sp, #0
	if (changeMode) {
 800077a:	4b22      	ldr	r3, [pc, #136]	; (8000804 <tx_rx+0x90>)
 800077c:	781b      	ldrb	r3, [r3, #0]
 800077e:	2b00      	cmp	r3, #0
 8000780:	d004      	beq.n	800078c <tx_rx+0x18>
		changeMode = 0;
 8000782:	4b20      	ldr	r3, [pc, #128]	; (8000804 <tx_rx+0x90>)
 8000784:	2200      	movs	r2, #0
 8000786:	701a      	strb	r2, [r3, #0]
		toggleMode();
 8000788:	f000 fdf0 	bl	800136c <toggleMode>
	}

	//Transmission Mode
	if (mode) {
 800078c:	4b1e      	ldr	r3, [pc, #120]	; (8000808 <tx_rx+0x94>)
 800078e:	781b      	ldrb	r3, [r3, #0]
 8000790:	2b00      	cmp	r3, #0
 8000792:	d00f      	beq.n	80007b4 <tx_rx+0x40>
		bool packet_received = false;
 8000794:	2300      	movs	r3, #0
 8000796:	71bb      	strb	r3, [r7, #6]
		bool packet_converted = false;
 8000798:	2300      	movs	r3, #0
 800079a:	717b      	strb	r3, [r7, #5]

		//Run receiving KISS
		packet_received = receiving_KISS();
 800079c:	f000 faec 	bl	8000d78 <receiving_KISS>
 80007a0:	4603      	mov	r3, r0
 80007a2:	71bb      	strb	r3, [r7, #6]

		if(packet_received){
 80007a4:	79bb      	ldrb	r3, [r7, #6]
 80007a6:	2b00      	cmp	r3, #0
 80007a8:	d027      	beq.n	80007fa <tx_rx+0x86>
			//Convert KISS packet to AX.25 packet
			packet_converted = KISS_TO_AX25();
 80007aa:	f000 fbad 	bl	8000f08 <KISS_TO_AX25>
 80007ae:	4603      	mov	r3, r0
 80007b0:	717b      	strb	r3, [r7, #5]
		if(!change){
			sprintf(uartData, "Changing mode due to request\n");
			HAL_UART_Transmit(&huart2, uartData, strlen(uartData), 10);
		}
	}
}
 80007b2:	e022      	b.n	80007fa <tx_rx+0x86>
		bool change = receiving_AX25();
 80007b4:	f000 f87a 	bl	80008ac <receiving_AX25>
 80007b8:	4603      	mov	r3, r0
 80007ba:	71fb      	strb	r3, [r7, #7]
		if(!change){
 80007bc:	79fb      	ldrb	r3, [r7, #7]
 80007be:	f083 0301 	eor.w	r3, r3, #1
 80007c2:	b2db      	uxtb	r3, r3
 80007c4:	2b00      	cmp	r3, #0
 80007c6:	d018      	beq.n	80007fa <tx_rx+0x86>
			sprintf(uartData, "Changing mode due to request\n");
 80007c8:	4a10      	ldr	r2, [pc, #64]	; (800080c <tx_rx+0x98>)
 80007ca:	4b11      	ldr	r3, [pc, #68]	; (8000810 <tx_rx+0x9c>)
 80007cc:	4615      	mov	r5, r2
 80007ce:	461c      	mov	r4, r3
 80007d0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80007d2:	6028      	str	r0, [r5, #0]
 80007d4:	6069      	str	r1, [r5, #4]
 80007d6:	60aa      	str	r2, [r5, #8]
 80007d8:	60eb      	str	r3, [r5, #12]
 80007da:	cc07      	ldmia	r4!, {r0, r1, r2}
 80007dc:	6128      	str	r0, [r5, #16]
 80007de:	6169      	str	r1, [r5, #20]
 80007e0:	61aa      	str	r2, [r5, #24]
 80007e2:	8823      	ldrh	r3, [r4, #0]
 80007e4:	83ab      	strh	r3, [r5, #28]
			HAL_UART_Transmit(&huart2, uartData, strlen(uartData), 10);
 80007e6:	4809      	ldr	r0, [pc, #36]	; (800080c <tx_rx+0x98>)
 80007e8:	f7ff fd12 	bl	8000210 <strlen>
 80007ec:	4603      	mov	r3, r0
 80007ee:	b29a      	uxth	r2, r3
 80007f0:	230a      	movs	r3, #10
 80007f2:	4906      	ldr	r1, [pc, #24]	; (800080c <tx_rx+0x98>)
 80007f4:	4807      	ldr	r0, [pc, #28]	; (8000814 <tx_rx+0xa0>)
 80007f6:	f004 fc42 	bl	800507e <HAL_UART_Transmit>
}
 80007fa:	bf00      	nop
 80007fc:	3708      	adds	r7, #8
 80007fe:	46bd      	mov	sp, r7
 8000800:	bdb0      	pop	{r4, r5, r7, pc}
 8000802:	bf00      	nop
 8000804:	200000a5 	.word	0x200000a5
 8000808:	20002b3c 	.word	0x20002b3c
 800080c:	20001cd8 	.word	0x20001cd8
 8000810:	08006774 	.word	0x08006774
 8000814:	20002b94 	.word	0x20002b94

08000818 <UART2_EXCEPTION_CALLBACK>:
	//HAL_UART_Transmit(&huart2, local_UART_packet->HEX_KISS_PACKET, KISS_SIZE, 10);
}

//UART Handling data flow
//****************************************************************************************************************
void UART2_EXCEPTION_CALLBACK(){
 8000818:	b580      	push	{r7, lr}
 800081a:	af00      	add	r7, sp, #0
	HAL_UART_Receive_IT(&huart2, &(UART_packet.input), UART_RX_IT_CNT);//Reset
 800081c:	2201      	movs	r2, #1
 800081e:	491d      	ldr	r1, [pc, #116]	; (8000894 <UART2_EXCEPTION_CALLBACK+0x7c>)
 8000820:	481d      	ldr	r0, [pc, #116]	; (8000898 <UART2_EXCEPTION_CALLBACK+0x80>)
 8000822:	f004 fcc5 	bl	80051b0 <HAL_UART_Receive_IT>
	UART_packet.got_packet = false;
 8000826:	4b1d      	ldr	r3, [pc, #116]	; (800089c <UART2_EXCEPTION_CALLBACK+0x84>)
 8000828:	2200      	movs	r2, #0
 800082a:	735a      	strb	r2, [r3, #13]

	  if(UART_packet.input==0xc0){
 800082c:	4b1b      	ldr	r3, [pc, #108]	; (800089c <UART2_EXCEPTION_CALLBACK+0x84>)
 800082e:	7b1b      	ldrb	r3, [r3, #12]
 8000830:	2bc0      	cmp	r3, #192	; 0xc0
 8000832:	d104      	bne.n	800083e <UART2_EXCEPTION_CALLBACK+0x26>
		  UART_packet.flags++;
 8000834:	4b19      	ldr	r3, [pc, #100]	; (800089c <UART2_EXCEPTION_CALLBACK+0x84>)
 8000836:	689b      	ldr	r3, [r3, #8]
 8000838:	3301      	adds	r3, #1
 800083a:	4a18      	ldr	r2, [pc, #96]	; (800089c <UART2_EXCEPTION_CALLBACK+0x84>)
 800083c:	6093      	str	r3, [r2, #8]
	  }

	  *(UART_packet.HEX_KISS_PACKET+UART_packet.rx_cnt) = UART_packet.input;
 800083e:	4b17      	ldr	r3, [pc, #92]	; (800089c <UART2_EXCEPTION_CALLBACK+0x84>)
 8000840:	681b      	ldr	r3, [r3, #0]
 8000842:	461a      	mov	r2, r3
 8000844:	4b16      	ldr	r3, [pc, #88]	; (80008a0 <UART2_EXCEPTION_CALLBACK+0x88>)
 8000846:	4413      	add	r3, r2
 8000848:	4a14      	ldr	r2, [pc, #80]	; (800089c <UART2_EXCEPTION_CALLBACK+0x84>)
 800084a:	7b12      	ldrb	r2, [r2, #12]
 800084c:	701a      	strb	r2, [r3, #0]
	  UART_packet.rx_cnt++;
 800084e:	4b13      	ldr	r3, [pc, #76]	; (800089c <UART2_EXCEPTION_CALLBACK+0x84>)
 8000850:	681b      	ldr	r3, [r3, #0]
 8000852:	3301      	adds	r3, #1
 8000854:	4a11      	ldr	r2, [pc, #68]	; (800089c <UART2_EXCEPTION_CALLBACK+0x84>)
 8000856:	6013      	str	r3, [r2, #0]

	  if(UART_packet.flags>=2){
 8000858:	4b10      	ldr	r3, [pc, #64]	; (800089c <UART2_EXCEPTION_CALLBACK+0x84>)
 800085a:	689b      	ldr	r3, [r3, #8]
 800085c:	2b01      	cmp	r3, #1
 800085e:	dd16      	ble.n	800088e <UART2_EXCEPTION_CALLBACK+0x76>
		  if(!mode){
 8000860:	4b10      	ldr	r3, [pc, #64]	; (80008a4 <UART2_EXCEPTION_CALLBACK+0x8c>)
 8000862:	781b      	ldrb	r3, [r3, #0]
 8000864:	f083 0301 	eor.w	r3, r3, #1
 8000868:	b2db      	uxtb	r3, r3
 800086a:	2b00      	cmp	r3, #0
 800086c:	d002      	beq.n	8000874 <UART2_EXCEPTION_CALLBACK+0x5c>
			  changeMode = true;
 800086e:	4b0e      	ldr	r3, [pc, #56]	; (80008a8 <UART2_EXCEPTION_CALLBACK+0x90>)
 8000870:	2201      	movs	r2, #1
 8000872:	701a      	strb	r2, [r3, #0]
		  }
		  UART_packet.flags = 0;
 8000874:	4b09      	ldr	r3, [pc, #36]	; (800089c <UART2_EXCEPTION_CALLBACK+0x84>)
 8000876:	2200      	movs	r2, #0
 8000878:	609a      	str	r2, [r3, #8]
		  UART_packet.got_packet = true;
 800087a:	4b08      	ldr	r3, [pc, #32]	; (800089c <UART2_EXCEPTION_CALLBACK+0x84>)
 800087c:	2201      	movs	r2, #1
 800087e:	735a      	strb	r2, [r3, #13]
		  UART_packet.received_byte_cnt = UART_packet.rx_cnt;
 8000880:	4b06      	ldr	r3, [pc, #24]	; (800089c <UART2_EXCEPTION_CALLBACK+0x84>)
 8000882:	681b      	ldr	r3, [r3, #0]
 8000884:	4a05      	ldr	r2, [pc, #20]	; (800089c <UART2_EXCEPTION_CALLBACK+0x84>)
 8000886:	6053      	str	r3, [r2, #4]
		  UART_packet.rx_cnt=0;
 8000888:	4b04      	ldr	r3, [pc, #16]	; (800089c <UART2_EXCEPTION_CALLBACK+0x84>)
 800088a:	2200      	movs	r2, #0
 800088c:	601a      	str	r2, [r3, #0]

	  }
}
 800088e:	bf00      	nop
 8000890:	bd80      	pop	{r7, pc}
 8000892:	bf00      	nop
 8000894:	2000144c 	.word	0x2000144c
 8000898:	20002b94 	.word	0x20002b94
 800089c:	20001440 	.word	0x20001440
 80008a0:	2000144e 	.word	0x2000144e
 80008a4:	20002b3c 	.word	0x20002b3c
 80008a8:	200000a5 	.word	0x200000a5

080008ac <receiving_AX25>:
//****************************************************************************************************************
//END OF UART Handling data flow

//AX.25 to KISS data flow
//****************************************************************************************************************
bool receiving_AX25(){
 80008ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80008ae:	b085      	sub	sp, #20
 80008b0:	af00      	add	r7, sp, #0
	sprintf(uartData, "\nreceiving_AX25() start\n");
 80008b2:	4a51      	ldr	r2, [pc, #324]	; (80009f8 <receiving_AX25+0x14c>)
 80008b4:	4b51      	ldr	r3, [pc, #324]	; (80009fc <receiving_AX25+0x150>)
 80008b6:	4615      	mov	r5, r2
 80008b8:	461c      	mov	r4, r3
 80008ba:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80008bc:	6028      	str	r0, [r5, #0]
 80008be:	6069      	str	r1, [r5, #4]
 80008c0:	60aa      	str	r2, [r5, #8]
 80008c2:	60eb      	str	r3, [r5, #12]
 80008c4:	cc03      	ldmia	r4!, {r0, r1}
 80008c6:	6128      	str	r0, [r5, #16]
 80008c8:	6169      	str	r1, [r5, #20]
 80008ca:	7823      	ldrb	r3, [r4, #0]
 80008cc:	762b      	strb	r3, [r5, #24]
	HAL_UART_Transmit(&huart2, uartData, strlen(uartData), 10);
 80008ce:	484a      	ldr	r0, [pc, #296]	; (80009f8 <receiving_AX25+0x14c>)
 80008d0:	f7ff fc9e 	bl	8000210 <strlen>
 80008d4:	4603      	mov	r3, r0
 80008d6:	b29a      	uxth	r2, r3
 80008d8:	230a      	movs	r3, #10
 80008da:	4947      	ldr	r1, [pc, #284]	; (80009f8 <receiving_AX25+0x14c>)
 80008dc:	4848      	ldr	r0, [pc, #288]	; (8000a00 <receiving_AX25+0x154>)
 80008de:	f004 fbce 	bl	800507e <HAL_UART_Transmit>
	struct PACKET_STRUCT* local_packet = &global_packet;
 80008e2:	4b48      	ldr	r3, [pc, #288]	; (8000a04 <receiving_AX25+0x158>)
 80008e4:	60fb      	str	r3, [r7, #12]

	int packet_status;
	packet_status = streamGet();
 80008e6:	f001 f841 	bl	800196c <streamGet>
 80008ea:	60b8      	str	r0, [r7, #8]

	//Valid packet received
	if(packet_status == 1){
 80008ec:	68bb      	ldr	r3, [r7, #8]
 80008ee:	2b01      	cmp	r3, #1
 80008f0:	d13b      	bne.n	800096a <receiving_AX25+0xbe>
		//Remove the bit stuffed zeros from received packet and reset packet type
		//remove_bit_stuffing();
		local_packet->i_frame_packet = false;
 80008f2:	68fb      	ldr	r3, [r7, #12]
 80008f4:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 80008f8:	3308      	adds	r3, #8
 80008fa:	2200      	movs	r2, #0
 80008fc:	701a      	strb	r2, [r3, #0]

		//Validate packet
		bool AX25_IsValid = AX25_Packet_Validate();
 80008fe:	f000 f889 	bl	8000a14 <AX25_Packet_Validate>
 8000902:	4603      	mov	r3, r0
 8000904:	71fb      	strb	r3, [r7, #7]

//		sprintf(uartData, "AX.25 frame valid check returned: %d\n",AX25_IsValid);
//		HAL_UART_Transmit(&huart2, uartData, strlen(uartData), 10);

		if(AX25_IsValid){
 8000906:	79fb      	ldrb	r3, [r7, #7]
 8000908:	2b00      	cmp	r3, #0
 800090a:	d00b      	beq.n	8000924 <receiving_AX25+0x78>
			//Put data into KISS format and buffer
			AX25_TO_KISS();
 800090c:	f000 f9aa 	bl	8000c64 <AX25_TO_KISS>

			//Transmit KISS Packet that has been generated
			//output_KISS();

			//Clear AX.25 buffer
			memset(local_packet->AX25_PACKET,0,AX25_PACKET_MAX);
 8000910:	68fb      	ldr	r3, [r7, #12]
 8000912:	f640 225f 	movw	r2, #2655	; 0xa5f
 8000916:	2100      	movs	r1, #0
 8000918:	4618      	mov	r0, r3
 800091a:	f005 fae9 	bl	8005ef0 <memset>

			//Loop back and begin receiving another message
			receiving_AX25();
 800091e:	f7ff ffc5 	bl	80008ac <receiving_AX25>
 8000922:	e065      	b.n	80009f0 <receiving_AX25+0x144>
		}
		else{
			sprintf(uartData, "Packet was not valid, restarting\n");
 8000924:	4b34      	ldr	r3, [pc, #208]	; (80009f8 <receiving_AX25+0x14c>)
 8000926:	4a38      	ldr	r2, [pc, #224]	; (8000a08 <receiving_AX25+0x15c>)
 8000928:	4614      	mov	r4, r2
 800092a:	469c      	mov	ip, r3
 800092c:	f104 0e20 	add.w	lr, r4, #32
 8000930:	4665      	mov	r5, ip
 8000932:	4626      	mov	r6, r4
 8000934:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8000936:	6028      	str	r0, [r5, #0]
 8000938:	6069      	str	r1, [r5, #4]
 800093a:	60aa      	str	r2, [r5, #8]
 800093c:	60eb      	str	r3, [r5, #12]
 800093e:	3410      	adds	r4, #16
 8000940:	f10c 0c10 	add.w	ip, ip, #16
 8000944:	4574      	cmp	r4, lr
 8000946:	d1f3      	bne.n	8000930 <receiving_AX25+0x84>
 8000948:	4662      	mov	r2, ip
 800094a:	4623      	mov	r3, r4
 800094c:	881b      	ldrh	r3, [r3, #0]
 800094e:	8013      	strh	r3, [r2, #0]
			HAL_UART_Transmit(&huart2, uartData, strlen(uartData), 10);
 8000950:	4829      	ldr	r0, [pc, #164]	; (80009f8 <receiving_AX25+0x14c>)
 8000952:	f7ff fc5d 	bl	8000210 <strlen>
 8000956:	4603      	mov	r3, r0
 8000958:	b29a      	uxth	r2, r3
 800095a:	230a      	movs	r3, #10
 800095c:	4926      	ldr	r1, [pc, #152]	; (80009f8 <receiving_AX25+0x14c>)
 800095e:	4828      	ldr	r0, [pc, #160]	; (8000a00 <receiving_AX25+0x154>)
 8000960:	f004 fb8d 	bl	800507e <HAL_UART_Transmit>
			receiving_AX25();
 8000964:	f7ff ffa2 	bl	80008ac <receiving_AX25>
 8000968:	e042      	b.n	80009f0 <receiving_AX25+0x144>
		}
	}
	//Return code for toggleMode
	else if(packet_status == -1){
 800096a:	68bb      	ldr	r3, [r7, #8]
 800096c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000970:	d118      	bne.n	80009a4 <receiving_AX25+0xf8>
		sprintf(uartData, "Need to change mode\n");
 8000972:	4a21      	ldr	r2, [pc, #132]	; (80009f8 <receiving_AX25+0x14c>)
 8000974:	4b25      	ldr	r3, [pc, #148]	; (8000a0c <receiving_AX25+0x160>)
 8000976:	4615      	mov	r5, r2
 8000978:	461c      	mov	r4, r3
 800097a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800097c:	6028      	str	r0, [r5, #0]
 800097e:	6069      	str	r1, [r5, #4]
 8000980:	60aa      	str	r2, [r5, #8]
 8000982:	60eb      	str	r3, [r5, #12]
 8000984:	6820      	ldr	r0, [r4, #0]
 8000986:	6128      	str	r0, [r5, #16]
 8000988:	7923      	ldrb	r3, [r4, #4]
 800098a:	752b      	strb	r3, [r5, #20]
		HAL_UART_Transmit(&huart2, uartData, strlen(uartData), 10);
 800098c:	481a      	ldr	r0, [pc, #104]	; (80009f8 <receiving_AX25+0x14c>)
 800098e:	f7ff fc3f 	bl	8000210 <strlen>
 8000992:	4603      	mov	r3, r0
 8000994:	b29a      	uxth	r2, r3
 8000996:	230a      	movs	r3, #10
 8000998:	4917      	ldr	r1, [pc, #92]	; (80009f8 <receiving_AX25+0x14c>)
 800099a:	4819      	ldr	r0, [pc, #100]	; (8000a00 <receiving_AX25+0x154>)
 800099c:	f004 fb6f 	bl	800507e <HAL_UART_Transmit>

		return false;
 80009a0:	2300      	movs	r3, #0
 80009a2:	e025      	b.n	80009f0 <receiving_AX25+0x144>
	}
	//Weird case of unknown return code toggles mode
	else{
		sprintf(uartData, "Packet status was unknown, restarting\n");
 80009a4:	4b14      	ldr	r3, [pc, #80]	; (80009f8 <receiving_AX25+0x14c>)
 80009a6:	4a1a      	ldr	r2, [pc, #104]	; (8000a10 <receiving_AX25+0x164>)
 80009a8:	4614      	mov	r4, r2
 80009aa:	469c      	mov	ip, r3
 80009ac:	f104 0e20 	add.w	lr, r4, #32
 80009b0:	4665      	mov	r5, ip
 80009b2:	4626      	mov	r6, r4
 80009b4:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80009b6:	6028      	str	r0, [r5, #0]
 80009b8:	6069      	str	r1, [r5, #4]
 80009ba:	60aa      	str	r2, [r5, #8]
 80009bc:	60eb      	str	r3, [r5, #12]
 80009be:	3410      	adds	r4, #16
 80009c0:	f10c 0c10 	add.w	ip, ip, #16
 80009c4:	4574      	cmp	r4, lr
 80009c6:	d1f3      	bne.n	80009b0 <receiving_AX25+0x104>
 80009c8:	4663      	mov	r3, ip
 80009ca:	4622      	mov	r2, r4
 80009cc:	6810      	ldr	r0, [r2, #0]
 80009ce:	6018      	str	r0, [r3, #0]
 80009d0:	8891      	ldrh	r1, [r2, #4]
 80009d2:	7992      	ldrb	r2, [r2, #6]
 80009d4:	8099      	strh	r1, [r3, #4]
 80009d6:	719a      	strb	r2, [r3, #6]
		HAL_UART_Transmit(&huart2, uartData, strlen(uartData), 10);
 80009d8:	4807      	ldr	r0, [pc, #28]	; (80009f8 <receiving_AX25+0x14c>)
 80009da:	f7ff fc19 	bl	8000210 <strlen>
 80009de:	4603      	mov	r3, r0
 80009e0:	b29a      	uxth	r2, r3
 80009e2:	230a      	movs	r3, #10
 80009e4:	4904      	ldr	r1, [pc, #16]	; (80009f8 <receiving_AX25+0x14c>)
 80009e6:	4806      	ldr	r0, [pc, #24]	; (8000a00 <receiving_AX25+0x154>)
 80009e8:	f004 fb49 	bl	800507e <HAL_UART_Transmit>
		receiving_AX25();
 80009ec:	f7ff ff5e 	bl	80008ac <receiving_AX25>
	}
}
 80009f0:	4618      	mov	r0, r3
 80009f2:	3714      	adds	r7, #20
 80009f4:	46bd      	mov	sp, r7
 80009f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80009f8:	20001cd8 	.word	0x20001cd8
 80009fc:	08006828 	.word	0x08006828
 8000a00:	20002b94 	.word	0x20002b94
 8000a04:	200000d4 	.word	0x200000d4
 8000a08:	08006844 	.word	0x08006844
 8000a0c:	08006868 	.word	0x08006868
 8000a10:	08006880 	.word	0x08006880

08000a14 <AX25_Packet_Validate>:
		}
	}
	//transmit kiss
}

bool AX25_Packet_Validate(){
 8000a14:	b590      	push	{r4, r7, lr}
 8000a16:	b083      	sub	sp, #12
 8000a18:	af00      	add	r7, sp, #0
	struct PACKET_STRUCT* local_packet = &global_packet;
 8000a1a:	4b15      	ldr	r3, [pc, #84]	; (8000a70 <AX25_Packet_Validate+0x5c>)
 8000a1c:	607b      	str	r3, [r7, #4]
	int fcs_val = 0;
 8000a1e:	2300      	movs	r3, #0
 8000a20:	603b      	str	r3, [r7, #0]

	if(rxBit_count < 120){ //invalid if packet is less than 136 bits - 2*8 bits (per flag)
 8000a22:	4b14      	ldr	r3, [pc, #80]	; (8000a74 <AX25_Packet_Validate+0x60>)
 8000a24:	681b      	ldr	r3, [r3, #0]
 8000a26:	2b77      	cmp	r3, #119	; 0x77
 8000a28:	dc0a      	bgt.n	8000a40 <AX25_Packet_Validate+0x2c>
		sprintf(uartData,"Trash Packet");
 8000a2a:	4a13      	ldr	r2, [pc, #76]	; (8000a78 <AX25_Packet_Validate+0x64>)
 8000a2c:	4b13      	ldr	r3, [pc, #76]	; (8000a7c <AX25_Packet_Validate+0x68>)
 8000a2e:	4614      	mov	r4, r2
 8000a30:	cb07      	ldmia	r3!, {r0, r1, r2}
 8000a32:	6020      	str	r0, [r4, #0]
 8000a34:	6061      	str	r1, [r4, #4]
 8000a36:	60a2      	str	r2, [r4, #8]
 8000a38:	781b      	ldrb	r3, [r3, #0]
 8000a3a:	7323      	strb	r3, [r4, #12]
		return false;
 8000a3c:	2300      	movs	r3, #0
 8000a3e:	e013      	b.n	8000a68 <AX25_Packet_Validate+0x54>
	}
	else if((rxBit_count)%8 != 0){ //invalid if packet is not octect aligned (divisible by 8)
 8000a40:	4b0c      	ldr	r3, [pc, #48]	; (8000a74 <AX25_Packet_Validate+0x60>)
 8000a42:	681b      	ldr	r3, [r3, #0]
 8000a44:	f003 0307 	and.w	r3, r3, #7
 8000a48:	2b00      	cmp	r3, #0
 8000a4a:	d00a      	beq.n	8000a62 <AX25_Packet_Validate+0x4e>
		sprintf(uartData,"Trash Packet");
 8000a4c:	4a0a      	ldr	r2, [pc, #40]	; (8000a78 <AX25_Packet_Validate+0x64>)
 8000a4e:	4b0b      	ldr	r3, [pc, #44]	; (8000a7c <AX25_Packet_Validate+0x68>)
 8000a50:	4614      	mov	r4, r2
 8000a52:	cb07      	ldmia	r3!, {r0, r1, r2}
 8000a54:	6020      	str	r0, [r4, #0]
 8000a56:	6061      	str	r1, [r4, #4]
 8000a58:	60a2      	str	r2, [r4, #8]
 8000a5a:	781b      	ldrb	r3, [r3, #0]
 8000a5c:	7323      	strb	r3, [r4, #12]
		return false;
 8000a5e:	2300      	movs	r3, #0
 8000a60:	e002      	b.n	8000a68 <AX25_Packet_Validate+0x54>
	}

	//SHOULD BE VALID PACKET, JUST NEED TO C0MPARE CALCULATED CRC TO RECIEVED FCS
	else{
		//Set packet pointers for AX25 to KISS operation
		set_packet_pointer_AX25();
 8000a62:	f000 f80d 	bl	8000a80 <set_packet_pointer_AX25>
		//return crc_check();
		return true;
 8000a66:	2301      	movs	r3, #1
	}

//	return true; //valid packet
}
 8000a68:	4618      	mov	r0, r3
 8000a6a:	370c      	adds	r7, #12
 8000a6c:	46bd      	mov	sp, r7
 8000a6e:	bd90      	pop	{r4, r7, pc}
 8000a70:	200000d4 	.word	0x200000d4
 8000a74:	200000a0 	.word	0x200000a0
 8000a78:	20001cd8 	.word	0x20001cd8
 8000a7c:	080068a8 	.word	0x080068a8

08000a80 <set_packet_pointer_AX25>:


void set_packet_pointer_AX25(){
 8000a80:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000a82:	b085      	sub	sp, #20
 8000a84:	af00      	add	r7, sp, #0
	struct PACKET_STRUCT* local_packet = &global_packet;
 8000a86:	4b6e      	ldr	r3, [pc, #440]	; (8000c40 <set_packet_pointer_AX25+0x1c0>)
 8000a88:	60fb      	str	r3, [r7, #12]
	int not_info = FCS_len;
 8000a8a:	2310      	movs	r3, #16
 8000a8c:	60bb      	str	r3, [r7, #8]

	sprintf(uartData, "Setting packet pointer to AX25:\n");
 8000a8e:	4b6d      	ldr	r3, [pc, #436]	; (8000c44 <set_packet_pointer_AX25+0x1c4>)
 8000a90:	4a6d      	ldr	r2, [pc, #436]	; (8000c48 <set_packet_pointer_AX25+0x1c8>)
 8000a92:	4614      	mov	r4, r2
 8000a94:	469c      	mov	ip, r3
 8000a96:	f104 0e20 	add.w	lr, r4, #32
 8000a9a:	4665      	mov	r5, ip
 8000a9c:	4626      	mov	r6, r4
 8000a9e:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8000aa0:	6028      	str	r0, [r5, #0]
 8000aa2:	6069      	str	r1, [r5, #4]
 8000aa4:	60aa      	str	r2, [r5, #8]
 8000aa6:	60eb      	str	r3, [r5, #12]
 8000aa8:	3410      	adds	r4, #16
 8000aaa:	f10c 0c10 	add.w	ip, ip, #16
 8000aae:	4574      	cmp	r4, lr
 8000ab0:	d1f3      	bne.n	8000a9a <set_packet_pointer_AX25+0x1a>
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	4622      	mov	r2, r4
 8000ab6:	7812      	ldrb	r2, [r2, #0]
 8000ab8:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit(&huart2, uartData, strlen(uartData), 10);
 8000aba:	4862      	ldr	r0, [pc, #392]	; (8000c44 <set_packet_pointer_AX25+0x1c4>)
 8000abc:	f7ff fba8 	bl	8000210 <strlen>
 8000ac0:	4603      	mov	r3, r0
 8000ac2:	b29a      	uxth	r2, r3
 8000ac4:	230a      	movs	r3, #10
 8000ac6:	495f      	ldr	r1, [pc, #380]	; (8000c44 <set_packet_pointer_AX25+0x1c4>)
 8000ac8:	4860      	ldr	r0, [pc, #384]	; (8000c4c <set_packet_pointer_AX25+0x1cc>)
 8000aca:	f004 fad8 	bl	800507e <HAL_UART_Transmit>
	bool *curr_mem = &local_packet->AX25_PACKET;
 8000ace:	68fb      	ldr	r3, [r7, #12]
 8000ad0:	607b      	str	r3, [r7, #4]

	sprintf(uartData, "Setting pointer for address\n");
 8000ad2:	4a5c      	ldr	r2, [pc, #368]	; (8000c44 <set_packet_pointer_AX25+0x1c4>)
 8000ad4:	4b5e      	ldr	r3, [pc, #376]	; (8000c50 <set_packet_pointer_AX25+0x1d0>)
 8000ad6:	4615      	mov	r5, r2
 8000ad8:	461c      	mov	r4, r3
 8000ada:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000adc:	6028      	str	r0, [r5, #0]
 8000ade:	6069      	str	r1, [r5, #4]
 8000ae0:	60aa      	str	r2, [r5, #8]
 8000ae2:	60eb      	str	r3, [r5, #12]
 8000ae4:	cc07      	ldmia	r4!, {r0, r1, r2}
 8000ae6:	6128      	str	r0, [r5, #16]
 8000ae8:	6169      	str	r1, [r5, #20]
 8000aea:	61aa      	str	r2, [r5, #24]
 8000aec:	7823      	ldrb	r3, [r4, #0]
 8000aee:	772b      	strb	r3, [r5, #28]
	HAL_UART_Transmit(&huart2, uartData, strlen(uartData), 10);
 8000af0:	4854      	ldr	r0, [pc, #336]	; (8000c44 <set_packet_pointer_AX25+0x1c4>)
 8000af2:	f7ff fb8d 	bl	8000210 <strlen>
 8000af6:	4603      	mov	r3, r0
 8000af8:	b29a      	uxth	r2, r3
 8000afa:	230a      	movs	r3, #10
 8000afc:	4951      	ldr	r1, [pc, #324]	; (8000c44 <set_packet_pointer_AX25+0x1c4>)
 8000afe:	4853      	ldr	r0, [pc, #332]	; (8000c4c <set_packet_pointer_AX25+0x1cc>)
 8000b00:	f004 fabd 	bl	800507e <HAL_UART_Transmit>
	local_packet->address = curr_mem;
 8000b04:	68fb      	ldr	r3, [r7, #12]
 8000b06:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 8000b0a:	3310      	adds	r3, #16
 8000b0c:	687a      	ldr	r2, [r7, #4]
 8000b0e:	601a      	str	r2, [r3, #0]
	curr_mem += address_len;
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	3370      	adds	r3, #112	; 0x70
 8000b14:	607b      	str	r3, [r7, #4]
	not_info += address_len;
 8000b16:	68bb      	ldr	r3, [r7, #8]
 8000b18:	3370      	adds	r3, #112	; 0x70
 8000b1a:	60bb      	str	r3, [r7, #8]

	sprintf(uartData, "Setting pointer for control\n");
 8000b1c:	4a49      	ldr	r2, [pc, #292]	; (8000c44 <set_packet_pointer_AX25+0x1c4>)
 8000b1e:	4b4d      	ldr	r3, [pc, #308]	; (8000c54 <set_packet_pointer_AX25+0x1d4>)
 8000b20:	4615      	mov	r5, r2
 8000b22:	461c      	mov	r4, r3
 8000b24:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000b26:	6028      	str	r0, [r5, #0]
 8000b28:	6069      	str	r1, [r5, #4]
 8000b2a:	60aa      	str	r2, [r5, #8]
 8000b2c:	60eb      	str	r3, [r5, #12]
 8000b2e:	cc07      	ldmia	r4!, {r0, r1, r2}
 8000b30:	6128      	str	r0, [r5, #16]
 8000b32:	6169      	str	r1, [r5, #20]
 8000b34:	61aa      	str	r2, [r5, #24]
 8000b36:	7823      	ldrb	r3, [r4, #0]
 8000b38:	772b      	strb	r3, [r5, #28]
	HAL_UART_Transmit(&huart2, uartData, strlen(uartData), 10);
 8000b3a:	4842      	ldr	r0, [pc, #264]	; (8000c44 <set_packet_pointer_AX25+0x1c4>)
 8000b3c:	f7ff fb68 	bl	8000210 <strlen>
 8000b40:	4603      	mov	r3, r0
 8000b42:	b29a      	uxth	r2, r3
 8000b44:	230a      	movs	r3, #10
 8000b46:	493f      	ldr	r1, [pc, #252]	; (8000c44 <set_packet_pointer_AX25+0x1c4>)
 8000b48:	4840      	ldr	r0, [pc, #256]	; (8000c4c <set_packet_pointer_AX25+0x1cc>)
 8000b4a:	f004 fa98 	bl	800507e <HAL_UART_Transmit>
	local_packet->control = curr_mem;
 8000b4e:	68fb      	ldr	r3, [r7, #12]
 8000b50:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 8000b54:	3314      	adds	r3, #20
 8000b56:	687a      	ldr	r2, [r7, #4]
 8000b58:	601a      	str	r2, [r3, #0]
	curr_mem += control_len;
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	3308      	adds	r3, #8
 8000b5e:	607b      	str	r3, [r7, #4]
	not_info += control_len;
 8000b60:	68bb      	ldr	r3, [r7, #8]
 8000b62:	3308      	adds	r3, #8
 8000b64:	60bb      	str	r3, [r7, #8]

	sprintf(uartData, "Setting pointer for PID\n");
 8000b66:	4a37      	ldr	r2, [pc, #220]	; (8000c44 <set_packet_pointer_AX25+0x1c4>)
 8000b68:	4b3b      	ldr	r3, [pc, #236]	; (8000c58 <set_packet_pointer_AX25+0x1d8>)
 8000b6a:	4615      	mov	r5, r2
 8000b6c:	461c      	mov	r4, r3
 8000b6e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000b70:	6028      	str	r0, [r5, #0]
 8000b72:	6069      	str	r1, [r5, #4]
 8000b74:	60aa      	str	r2, [r5, #8]
 8000b76:	60eb      	str	r3, [r5, #12]
 8000b78:	cc03      	ldmia	r4!, {r0, r1}
 8000b7a:	6128      	str	r0, [r5, #16]
 8000b7c:	6169      	str	r1, [r5, #20]
 8000b7e:	7823      	ldrb	r3, [r4, #0]
 8000b80:	762b      	strb	r3, [r5, #24]
	HAL_UART_Transmit(&huart2, uartData, strlen(uartData), 10);
 8000b82:	4830      	ldr	r0, [pc, #192]	; (8000c44 <set_packet_pointer_AX25+0x1c4>)
 8000b84:	f7ff fb44 	bl	8000210 <strlen>
 8000b88:	4603      	mov	r3, r0
 8000b8a:	b29a      	uxth	r2, r3
 8000b8c:	230a      	movs	r3, #10
 8000b8e:	492d      	ldr	r1, [pc, #180]	; (8000c44 <set_packet_pointer_AX25+0x1c4>)
 8000b90:	482e      	ldr	r0, [pc, #184]	; (8000c4c <set_packet_pointer_AX25+0x1cc>)
 8000b92:	f004 fa74 	bl	800507e <HAL_UART_Transmit>
	local_packet->PID = curr_mem;
 8000b96:	68fb      	ldr	r3, [r7, #12]
 8000b98:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 8000b9c:	3318      	adds	r3, #24
 8000b9e:	687a      	ldr	r2, [r7, #4]
 8000ba0:	601a      	str	r2, [r3, #0]
	curr_mem += PID_len;
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	3308      	adds	r3, #8
 8000ba6:	607b      	str	r3, [r7, #4]
	not_info += PID_len;
 8000ba8:	68bb      	ldr	r3, [r7, #8]
 8000baa:	3308      	adds	r3, #8
 8000bac:	60bb      	str	r3, [r7, #8]

	sprintf(uartData, "Setting pointer for Info\n");
 8000bae:	4a25      	ldr	r2, [pc, #148]	; (8000c44 <set_packet_pointer_AX25+0x1c4>)
 8000bb0:	4b2a      	ldr	r3, [pc, #168]	; (8000c5c <set_packet_pointer_AX25+0x1dc>)
 8000bb2:	4615      	mov	r5, r2
 8000bb4:	461c      	mov	r4, r3
 8000bb6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000bb8:	6028      	str	r0, [r5, #0]
 8000bba:	6069      	str	r1, [r5, #4]
 8000bbc:	60aa      	str	r2, [r5, #8]
 8000bbe:	60eb      	str	r3, [r5, #12]
 8000bc0:	cc03      	ldmia	r4!, {r0, r1}
 8000bc2:	6128      	str	r0, [r5, #16]
 8000bc4:	6169      	str	r1, [r5, #20]
 8000bc6:	8823      	ldrh	r3, [r4, #0]
 8000bc8:	832b      	strh	r3, [r5, #24]
	HAL_UART_Transmit(&huart2, uartData, strlen(uartData), 10);
 8000bca:	481e      	ldr	r0, [pc, #120]	; (8000c44 <set_packet_pointer_AX25+0x1c4>)
 8000bcc:	f7ff fb20 	bl	8000210 <strlen>
 8000bd0:	4603      	mov	r3, r0
 8000bd2:	b29a      	uxth	r2, r3
 8000bd4:	230a      	movs	r3, #10
 8000bd6:	491b      	ldr	r1, [pc, #108]	; (8000c44 <set_packet_pointer_AX25+0x1c4>)
 8000bd8:	481c      	ldr	r0, [pc, #112]	; (8000c4c <set_packet_pointer_AX25+0x1cc>)
 8000bda:	f004 fa50 	bl	800507e <HAL_UART_Transmit>
	local_packet->Info = curr_mem;
 8000bde:	68fb      	ldr	r3, [r7, #12]
 8000be0:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 8000be4:	331c      	adds	r3, #28
 8000be6:	687a      	ldr	r2, [r7, #4]
 8000be8:	601a      	str	r2, [r3, #0]
	curr_mem += local_packet->Info_Len;
 8000bea:	68fb      	ldr	r3, [r7, #12]
 8000bec:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 8000bf0:	681b      	ldr	r3, [r3, #0]
 8000bf2:	461a      	mov	r2, r3
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	4413      	add	r3, r2
 8000bf8:	607b      	str	r3, [r7, #4]

	sprintf(uartData, "Setting pointer for FCS\n");
 8000bfa:	4a12      	ldr	r2, [pc, #72]	; (8000c44 <set_packet_pointer_AX25+0x1c4>)
 8000bfc:	4b18      	ldr	r3, [pc, #96]	; (8000c60 <set_packet_pointer_AX25+0x1e0>)
 8000bfe:	4615      	mov	r5, r2
 8000c00:	461c      	mov	r4, r3
 8000c02:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000c04:	6028      	str	r0, [r5, #0]
 8000c06:	6069      	str	r1, [r5, #4]
 8000c08:	60aa      	str	r2, [r5, #8]
 8000c0a:	60eb      	str	r3, [r5, #12]
 8000c0c:	cc03      	ldmia	r4!, {r0, r1}
 8000c0e:	6128      	str	r0, [r5, #16]
 8000c10:	6169      	str	r1, [r5, #20]
 8000c12:	7823      	ldrb	r3, [r4, #0]
 8000c14:	762b      	strb	r3, [r5, #24]
	HAL_UART_Transmit(&huart2, uartData, strlen(uartData), 10);
 8000c16:	480b      	ldr	r0, [pc, #44]	; (8000c44 <set_packet_pointer_AX25+0x1c4>)
 8000c18:	f7ff fafa 	bl	8000210 <strlen>
 8000c1c:	4603      	mov	r3, r0
 8000c1e:	b29a      	uxth	r2, r3
 8000c20:	230a      	movs	r3, #10
 8000c22:	4908      	ldr	r1, [pc, #32]	; (8000c44 <set_packet_pointer_AX25+0x1c4>)
 8000c24:	4809      	ldr	r0, [pc, #36]	; (8000c4c <set_packet_pointer_AX25+0x1cc>)
 8000c26:	f004 fa2a 	bl	800507e <HAL_UART_Transmit>
	local_packet->FCS = curr_mem;
 8000c2a:	68fb      	ldr	r3, [r7, #12]
 8000c2c:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 8000c30:	3304      	adds	r3, #4
 8000c32:	687a      	ldr	r2, [r7, #4]
 8000c34:	601a      	str	r2, [r3, #0]
}
 8000c36:	bf00      	nop
 8000c38:	3714      	adds	r7, #20
 8000c3a:	46bd      	mov	sp, r7
 8000c3c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000c3e:	bf00      	nop
 8000c40:	200000d4 	.word	0x200000d4
 8000c44:	20001cd8 	.word	0x20001cd8
 8000c48:	080068b8 	.word	0x080068b8
 8000c4c:	20002b94 	.word	0x20002b94
 8000c50:	080068dc 	.word	0x080068dc
 8000c54:	080068fc 	.word	0x080068fc
 8000c58:	0800691c 	.word	0x0800691c
 8000c5c:	08006938 	.word	0x08006938
 8000c60:	08006954 	.word	0x08006954

08000c64 <AX25_TO_KISS>:

void AX25_TO_KISS(){
 8000c64:	b580      	push	{r7, lr}
 8000c66:	b084      	sub	sp, #16
 8000c68:	af00      	add	r7, sp, #0
	struct PACKET_STRUCT* local_packet = &global_packet;
 8000c6a:	4b41      	ldr	r3, [pc, #260]	; (8000d70 <AX25_TO_KISS+0x10c>)
 8000c6c:	603b      	str	r3, [r7, #0]

	set_packet_pointer_AX25();
 8000c6e:	f7ff ff07 	bl	8000a80 <set_packet_pointer_AX25>
	print_AX25();
 8000c72:	f000 ffa7 	bl	8001bc4 <print_AX25>

	bool* cpy_from_ptr = (local_packet->AX25_PACKET+8);
 8000c76:	683b      	ldr	r3, [r7, #0]
 8000c78:	3308      	adds	r3, #8
 8000c7a:	60fb      	str	r3, [r7, #12]

	memcpy(cpy_from_ptr,KISS_FLAG,FLAG_SIZE*bool_size);
 8000c7c:	68fb      	ldr	r3, [r7, #12]
 8000c7e:	493d      	ldr	r1, [pc, #244]	; (8000d74 <AX25_TO_KISS+0x110>)
 8000c80:	461a      	mov	r2, r3
 8000c82:	460b      	mov	r3, r1
 8000c84:	cb03      	ldmia	r3!, {r0, r1}
 8000c86:	6010      	str	r0, [r2, #0]
 8000c88:	6051      	str	r1, [r2, #4]
	cpy_from_ptr += FLAG_SIZE;
 8000c8a:	68fb      	ldr	r3, [r7, #12]
 8000c8c:	3308      	adds	r3, #8
 8000c8e:	60fb      	str	r3, [r7, #12]

	//copy in each byte MSB to LSB
	for(int i = 0; i < address_len/8; i++){
 8000c90:	2300      	movs	r3, #0
 8000c92:	60bb      	str	r3, [r7, #8]
 8000c94:	e014      	b.n	8000cc0 <AX25_TO_KISS+0x5c>
		memcpy(cpy_from_ptr,(local_packet->address + address_len - 8 - i*8),8*bool_size);
 8000c96:	683b      	ldr	r3, [r7, #0]
 8000c98:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 8000c9c:	3310      	adds	r3, #16
 8000c9e:	681a      	ldr	r2, [r3, #0]
 8000ca0:	68bb      	ldr	r3, [r7, #8]
 8000ca2:	00db      	lsls	r3, r3, #3
 8000ca4:	f1c3 0368 	rsb	r3, r3, #104	; 0x68
 8000ca8:	4413      	add	r3, r2
 8000caa:	2208      	movs	r2, #8
 8000cac:	4619      	mov	r1, r3
 8000cae:	68f8      	ldr	r0, [r7, #12]
 8000cb0:	f005 f8fa 	bl	8005ea8 <memcpy>
		cpy_from_ptr += 8;
 8000cb4:	68fb      	ldr	r3, [r7, #12]
 8000cb6:	3308      	adds	r3, #8
 8000cb8:	60fb      	str	r3, [r7, #12]
	for(int i = 0; i < address_len/8; i++){
 8000cba:	68bb      	ldr	r3, [r7, #8]
 8000cbc:	3301      	adds	r3, #1
 8000cbe:	60bb      	str	r3, [r7, #8]
 8000cc0:	68bb      	ldr	r3, [r7, #8]
 8000cc2:	2b0d      	cmp	r3, #13
 8000cc4:	dde7      	ble.n	8000c96 <AX25_TO_KISS+0x32>
	}

	memcpy(cpy_from_ptr,local_packet->control,control_len*bool_size);
 8000cc6:	683b      	ldr	r3, [r7, #0]
 8000cc8:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 8000ccc:	3314      	adds	r3, #20
 8000cce:	681b      	ldr	r3, [r3, #0]
 8000cd0:	2208      	movs	r2, #8
 8000cd2:	4619      	mov	r1, r3
 8000cd4:	68f8      	ldr	r0, [r7, #12]
 8000cd6:	f005 f8e7 	bl	8005ea8 <memcpy>
	cpy_from_ptr += control_len;
 8000cda:	68fb      	ldr	r3, [r7, #12]
 8000cdc:	3308      	adds	r3, #8
 8000cde:	60fb      	str	r3, [r7, #12]

	memcpy(local_packet->AX25_PACKET,KISS_FLAG,FLAG_SIZE);
 8000ce0:	683b      	ldr	r3, [r7, #0]
 8000ce2:	4924      	ldr	r1, [pc, #144]	; (8000d74 <AX25_TO_KISS+0x110>)
 8000ce4:	461a      	mov	r2, r3
 8000ce6:	460b      	mov	r3, r1
 8000ce8:	cb03      	ldmia	r3!, {r0, r1}
 8000cea:	6010      	str	r0, [r2, #0]
 8000cec:	6051      	str	r1, [r2, #4]
	//copy in each byte MSB to LSB
	for(int i = 0; i < local_packet->Info_Len/8; i++){
 8000cee:	2300      	movs	r3, #0
 8000cf0:	607b      	str	r3, [r7, #4]
 8000cf2:	e019      	b.n	8000d28 <AX25_TO_KISS+0xc4>
		memcpy(cpy_from_ptr,(local_packet->Info + local_packet->Info_Len - 8 - i*8),8*bool_size); //copy in each byte MSB to LSB
 8000cf4:	683b      	ldr	r3, [r7, #0]
 8000cf6:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 8000cfa:	331c      	adds	r3, #28
 8000cfc:	681a      	ldr	r2, [r3, #0]
 8000cfe:	683b      	ldr	r3, [r7, #0]
 8000d00:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 8000d04:	681b      	ldr	r3, [r3, #0]
 8000d06:	4619      	mov	r1, r3
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	00db      	lsls	r3, r3, #3
 8000d0c:	1acb      	subs	r3, r1, r3
 8000d0e:	3b08      	subs	r3, #8
 8000d10:	4413      	add	r3, r2
 8000d12:	2208      	movs	r2, #8
 8000d14:	4619      	mov	r1, r3
 8000d16:	68f8      	ldr	r0, [r7, #12]
 8000d18:	f005 f8c6 	bl	8005ea8 <memcpy>
		cpy_from_ptr += 8;
 8000d1c:	68fb      	ldr	r3, [r7, #12]
 8000d1e:	3308      	adds	r3, #8
 8000d20:	60fb      	str	r3, [r7, #12]
	for(int i = 0; i < local_packet->Info_Len/8; i++){
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	3301      	adds	r3, #1
 8000d26:	607b      	str	r3, [r7, #4]
 8000d28:	683b      	ldr	r3, [r7, #0]
 8000d2a:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	da00      	bge.n	8000d36 <AX25_TO_KISS+0xd2>
 8000d34:	3307      	adds	r3, #7
 8000d36:	10db      	asrs	r3, r3, #3
 8000d38:	461a      	mov	r2, r3
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	4293      	cmp	r3, r2
 8000d3e:	dbd9      	blt.n	8000cf4 <AX25_TO_KISS+0x90>
	}
	memcpy(cpy_from_ptr,KISS_FLAG,FLAG_SIZE*bool_size);
 8000d40:	68fb      	ldr	r3, [r7, #12]
 8000d42:	490c      	ldr	r1, [pc, #48]	; (8000d74 <AX25_TO_KISS+0x110>)
 8000d44:	461a      	mov	r2, r3
 8000d46:	460b      	mov	r3, r1
 8000d48:	cb03      	ldmia	r3!, {r0, r1}
 8000d4a:	6010      	str	r0, [r2, #0]
 8000d4c:	6051      	str	r1, [r2, #4]

	memcpy(local_packet->control,cpy_from_ptr,control_len);
 8000d4e:	683b      	ldr	r3, [r7, #0]
 8000d50:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 8000d54:	3314      	adds	r3, #20
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	2208      	movs	r2, #8
 8000d5a:	68f9      	ldr	r1, [r7, #12]
 8000d5c:	4618      	mov	r0, r3
 8000d5e:	f005 f8a3 	bl	8005ea8 <memcpy>
	cpy_from_ptr += control_len;
 8000d62:	68fb      	ldr	r3, [r7, #12]
 8000d64:	3308      	adds	r3, #8
 8000d66:	60fb      	str	r3, [r7, #12]
}
 8000d68:	bf00      	nop
 8000d6a:	3710      	adds	r7, #16
 8000d6c:	46bd      	mov	sp, r7
 8000d6e:	bd80      	pop	{r7, pc}
 8000d70:	200000d4 	.word	0x200000d4
 8000d74:	20000000 	.word	0x20000000

08000d78 <receiving_KISS>:
//****************************************************************************************************************
//END OF AX.25 to KISS data flow

//KISS to AX.25 data flow
//****************************************************************************************************************
bool receiving_KISS(){
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	b086      	sub	sp, #24
 8000d7c:	af00      	add	r7, sp, #0
	struct UART_INPUT* local_UART_packet = &UART_packet;
 8000d7e:	4b2e      	ldr	r3, [pc, #184]	; (8000e38 <receiving_KISS+0xc0>)
 8000d80:	613b      	str	r3, [r7, #16]
	struct PACKET_STRUCT* local_packet = &global_packet;
 8000d82:	4b2e      	ldr	r3, [pc, #184]	; (8000e3c <receiving_KISS+0xc4>)
 8000d84:	60fb      	str	r3, [r7, #12]

	//Got a packet bounded by c0 over uart
	if(local_UART_packet->got_packet){
 8000d86:	693b      	ldr	r3, [r7, #16]
 8000d88:	7b5b      	ldrb	r3, [r3, #13]
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	d04e      	beq.n	8000e2c <receiving_KISS+0xb4>
		sprintf(uartData, "\nGot a packet via UART of size %d, printing now...\n",local_UART_packet->received_byte_cnt);
 8000d8e:	693b      	ldr	r3, [r7, #16]
 8000d90:	685b      	ldr	r3, [r3, #4]
 8000d92:	461a      	mov	r2, r3
 8000d94:	492a      	ldr	r1, [pc, #168]	; (8000e40 <receiving_KISS+0xc8>)
 8000d96:	482b      	ldr	r0, [pc, #172]	; (8000e44 <receiving_KISS+0xcc>)
 8000d98:	f005 f8b2 	bl	8005f00 <siprintf>
		HAL_UART_Transmit(&huart2, uartData, strlen(uartData), 10);
 8000d9c:	4829      	ldr	r0, [pc, #164]	; (8000e44 <receiving_KISS+0xcc>)
 8000d9e:	f7ff fa37 	bl	8000210 <strlen>
 8000da2:	4603      	mov	r3, r0
 8000da4:	b29a      	uxth	r2, r3
 8000da6:	230a      	movs	r3, #10
 8000da8:	4926      	ldr	r1, [pc, #152]	; (8000e44 <receiving_KISS+0xcc>)
 8000daa:	4827      	ldr	r0, [pc, #156]	; (8000e48 <receiving_KISS+0xd0>)
 8000dac:	f004 f967 	bl	800507e <HAL_UART_Transmit>
		int byte_cnt = local_UART_packet->received_byte_cnt;
 8000db0:	693b      	ldr	r3, [r7, #16]
 8000db2:	685b      	ldr	r3, [r3, #4]
 8000db4:	60bb      	str	r3, [r7, #8]
		for(int i = 0;i < byte_cnt;i++){
 8000db6:	2300      	movs	r3, #0
 8000db8:	617b      	str	r3, [r7, #20]
 8000dba:	e01f      	b.n	8000dfc <receiving_KISS+0x84>
			//Hex value from UART
			 //start from LS Byte = Highest index
			uint8_t hex_byte_val=local_UART_packet->HEX_KISS_PACKET[byte_cnt-1-i];
 8000dbc:	68bb      	ldr	r3, [r7, #8]
 8000dbe:	1e5a      	subs	r2, r3, #1
 8000dc0:	697b      	ldr	r3, [r7, #20]
 8000dc2:	1ad3      	subs	r3, r2, r3
 8000dc4:	693a      	ldr	r2, [r7, #16]
 8000dc6:	4413      	add	r3, r2
 8000dc8:	7b9b      	ldrb	r3, [r3, #14]
 8000dca:	71fb      	strb	r3, [r7, #7]

			//Bool pointer for KISS array
			bool *bin_byte_ptr = &local_packet->KISS_PACKET[i*8];
 8000dcc:	697b      	ldr	r3, [r7, #20]
 8000dce:	00db      	lsls	r3, r3, #3
 8000dd0:	f603 2358 	addw	r3, r3, #2648	; 0xa58
 8000dd4:	68fa      	ldr	r2, [r7, #12]
 8000dd6:	4413      	add	r3, r2
 8000dd8:	3307      	adds	r3, #7
 8000dda:	603b      	str	r3, [r7, #0]

			//sprintf(uartData, "Byte[%d] = %d\n",i,hex_byte_val);
			//HAL_UART_Transmit(&huart2, uartData, strlen(uartData), 10);

			conv_HEX_to_BIN(hex_byte_val, bin_byte_ptr,true);
 8000ddc:	79fb      	ldrb	r3, [r7, #7]
 8000dde:	b29b      	uxth	r3, r3
 8000de0:	2201      	movs	r2, #1
 8000de2:	6839      	ldr	r1, [r7, #0]
 8000de4:	4618      	mov	r0, r3
 8000de6:	f7ff fbeb 	bl	80005c0 <conv_HEX_to_BIN>

//			local_UART_packet->got_packet = false;
			local_packet->got_packet = true;
 8000dea:	68fb      	ldr	r3, [r7, #12]
 8000dec:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 8000df0:	3309      	adds	r3, #9
 8000df2:	2201      	movs	r2, #1
 8000df4:	701a      	strb	r2, [r3, #0]
		for(int i = 0;i < byte_cnt;i++){
 8000df6:	697b      	ldr	r3, [r7, #20]
 8000df8:	3301      	adds	r3, #1
 8000dfa:	617b      	str	r3, [r7, #20]
 8000dfc:	697a      	ldr	r2, [r7, #20]
 8000dfe:	68bb      	ldr	r3, [r7, #8]
 8000e00:	429a      	cmp	r2, r3
 8000e02:	dbdb      	blt.n	8000dbc <receiving_KISS+0x44>
		}

		local_packet->byte_cnt = local_UART_packet->received_byte_cnt;
 8000e04:	693b      	ldr	r3, [r7, #16]
 8000e06:	685a      	ldr	r2, [r3, #4]
 8000e08:	68fb      	ldr	r3, [r7, #12]
 8000e0a:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 8000e0e:	330c      	adds	r3, #12
 8000e10:	601a      	str	r2, [r3, #0]
		local_packet->Info_Len = (local_packet->byte_cnt-INFO_offset)*8;
 8000e12:	68fb      	ldr	r3, [r7, #12]
 8000e14:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 8000e18:	330c      	adds	r3, #12
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	3b13      	subs	r3, #19
 8000e1e:	00da      	lsls	r2, r3, #3
 8000e20:	68fb      	ldr	r3, [r7, #12]
 8000e22:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 8000e26:	601a      	str	r2, [r3, #0]

		return true;
 8000e28:	2301      	movs	r3, #1
 8000e2a:	e000      	b.n	8000e2e <receiving_KISS+0xb6>
	}
	return false;
 8000e2c:	2300      	movs	r3, #0
}
 8000e2e:	4618      	mov	r0, r3
 8000e30:	3718      	adds	r7, #24
 8000e32:	46bd      	mov	sp, r7
 8000e34:	bd80      	pop	{r7, pc}
 8000e36:	bf00      	nop
 8000e38:	20001440 	.word	0x20001440
 8000e3c:	200000d4 	.word	0x200000d4
 8000e40:	08006970 	.word	0x08006970
 8000e44:	20001cd8 	.word	0x20001cd8
 8000e48:	20002b94 	.word	0x20002b94

08000e4c <set_packet_pointer_KISS>:

void set_packet_pointer_KISS(){
 8000e4c:	b5b0      	push	{r4, r5, r7, lr}
 8000e4e:	b082      	sub	sp, #8
 8000e50:	af00      	add	r7, sp, #0
	struct PACKET_STRUCT* local_packet = &global_packet;
 8000e52:	4b29      	ldr	r3, [pc, #164]	; (8000ef8 <set_packet_pointer_KISS+0xac>)
 8000e54:	607b      	str	r3, [r7, #4]
	sprintf(uartData, "Setting packet pointer to KISS\n");
 8000e56:	4a29      	ldr	r2, [pc, #164]	; (8000efc <set_packet_pointer_KISS+0xb0>)
 8000e58:	4b29      	ldr	r3, [pc, #164]	; (8000f00 <set_packet_pointer_KISS+0xb4>)
 8000e5a:	4614      	mov	r4, r2
 8000e5c:	461d      	mov	r5, r3
 8000e5e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000e60:	6020      	str	r0, [r4, #0]
 8000e62:	6061      	str	r1, [r4, #4]
 8000e64:	60a2      	str	r2, [r4, #8]
 8000e66:	60e3      	str	r3, [r4, #12]
 8000e68:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000e6a:	6120      	str	r0, [r4, #16]
 8000e6c:	6161      	str	r1, [r4, #20]
 8000e6e:	61a2      	str	r2, [r4, #24]
 8000e70:	61e3      	str	r3, [r4, #28]
	HAL_UART_Transmit(&huart2, uartData, strlen(uartData), 10);
 8000e72:	4822      	ldr	r0, [pc, #136]	; (8000efc <set_packet_pointer_KISS+0xb0>)
 8000e74:	f7ff f9cc 	bl	8000210 <strlen>
 8000e78:	4603      	mov	r3, r0
 8000e7a:	b29a      	uxth	r2, r3
 8000e7c:	230a      	movs	r3, #10
 8000e7e:	491f      	ldr	r1, [pc, #124]	; (8000efc <set_packet_pointer_KISS+0xb0>)
 8000e80:	4820      	ldr	r0, [pc, #128]	; (8000f04 <set_packet_pointer_KISS+0xb8>)
 8000e82:	f004 f8fc 	bl	800507e <HAL_UART_Transmit>

	bool *curr_mem = (local_packet->KISS_PACKET+(local_packet->byte_cnt-2)*8);//starting kiss packet skipping 2 bytes
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	f603 225f 	addw	r2, r3, #2655	; 0xa5f
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 8000e92:	330c      	adds	r3, #12
 8000e94:	681b      	ldr	r3, [r3, #0]
 8000e96:	3b02      	subs	r3, #2
 8000e98:	00db      	lsls	r3, r3, #3
 8000e9a:	4413      	add	r3, r2
 8000e9c:	603b      	str	r3, [r7, #0]

	curr_mem -= address_len;
 8000e9e:	683b      	ldr	r3, [r7, #0]
 8000ea0:	3b70      	subs	r3, #112	; 0x70
 8000ea2:	603b      	str	r3, [r7, #0]
	local_packet->address = curr_mem;
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 8000eaa:	3310      	adds	r3, #16
 8000eac:	683a      	ldr	r2, [r7, #0]
 8000eae:	601a      	str	r2, [r3, #0]

	curr_mem -= control_len;
 8000eb0:	683b      	ldr	r3, [r7, #0]
 8000eb2:	3b08      	subs	r3, #8
 8000eb4:	603b      	str	r3, [r7, #0]
	local_packet->control = curr_mem;
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 8000ebc:	3314      	adds	r3, #20
 8000ebe:	683a      	ldr	r2, [r7, #0]
 8000ec0:	601a      	str	r2, [r3, #0]

	curr_mem -= PID_len;
 8000ec2:	683b      	ldr	r3, [r7, #0]
 8000ec4:	3b08      	subs	r3, #8
 8000ec6:	603b      	str	r3, [r7, #0]
	local_packet->PID = curr_mem;
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 8000ece:	3318      	adds	r3, #24
 8000ed0:	683a      	ldr	r2, [r7, #0]
 8000ed2:	601a      	str	r2, [r3, #0]

	curr_mem -= local_packet->Info_Len;
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 8000eda:	681b      	ldr	r3, [r3, #0]
 8000edc:	425b      	negs	r3, r3
 8000ede:	683a      	ldr	r2, [r7, #0]
 8000ee0:	4413      	add	r3, r2
 8000ee2:	603b      	str	r3, [r7, #0]
	local_packet->Info = curr_mem;
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 8000eea:	331c      	adds	r3, #28
 8000eec:	683a      	ldr	r2, [r7, #0]
 8000eee:	601a      	str	r2, [r3, #0]
}
 8000ef0:	bf00      	nop
 8000ef2:	3708      	adds	r7, #8
 8000ef4:	46bd      	mov	sp, r7
 8000ef6:	bdb0      	pop	{r4, r5, r7, pc}
 8000ef8:	200000d4 	.word	0x200000d4
 8000efc:	20001cd8 	.word	0x20001cd8
 8000f00:	080069a4 	.word	0x080069a4
 8000f04:	20002b94 	.word	0x20002b94

08000f08 <KISS_TO_AX25>:

bool KISS_TO_AX25(){
 8000f08:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000f0a:	b083      	sub	sp, #12
 8000f0c:	af00      	add	r7, sp, #0
	struct PACKET_STRUCT* local_packet = &global_packet;
 8000f0e:	4b40      	ldr	r3, [pc, #256]	; (8001010 <KISS_TO_AX25+0x108>)
 8000f10:	607b      	str	r3, [r7, #4]

	sprintf(uartData, "Before KISS -> AX.25 conversion\n");
 8000f12:	4b40      	ldr	r3, [pc, #256]	; (8001014 <KISS_TO_AX25+0x10c>)
 8000f14:	4a40      	ldr	r2, [pc, #256]	; (8001018 <KISS_TO_AX25+0x110>)
 8000f16:	4614      	mov	r4, r2
 8000f18:	469c      	mov	ip, r3
 8000f1a:	f104 0e20 	add.w	lr, r4, #32
 8000f1e:	4665      	mov	r5, ip
 8000f20:	4626      	mov	r6, r4
 8000f22:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8000f24:	6028      	str	r0, [r5, #0]
 8000f26:	6069      	str	r1, [r5, #4]
 8000f28:	60aa      	str	r2, [r5, #8]
 8000f2a:	60eb      	str	r3, [r5, #12]
 8000f2c:	3410      	adds	r4, #16
 8000f2e:	f10c 0c10 	add.w	ip, ip, #16
 8000f32:	4574      	cmp	r4, lr
 8000f34:	d1f3      	bne.n	8000f1e <KISS_TO_AX25+0x16>
 8000f36:	4663      	mov	r3, ip
 8000f38:	4622      	mov	r2, r4
 8000f3a:	7812      	ldrb	r2, [r2, #0]
 8000f3c:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit(&huart2, uartData, strlen(uartData), 10);
 8000f3e:	4835      	ldr	r0, [pc, #212]	; (8001014 <KISS_TO_AX25+0x10c>)
 8000f40:	f7ff f966 	bl	8000210 <strlen>
 8000f44:	4603      	mov	r3, r0
 8000f46:	b29a      	uxth	r2, r3
 8000f48:	230a      	movs	r3, #10
 8000f4a:	4932      	ldr	r1, [pc, #200]	; (8001014 <KISS_TO_AX25+0x10c>)
 8000f4c:	4833      	ldr	r0, [pc, #204]	; (800101c <KISS_TO_AX25+0x114>)
 8000f4e:	f004 f896 	bl	800507e <HAL_UART_Transmit>

	set_packet_pointer_KISS();
 8000f52:	f7ff ff7b 	bl	8000e4c <set_packet_pointer_KISS>
	print_KISS();
 8000f56:	f001 f809 	bl	8001f6c <print_KISS>

	bool* cpy_from_ptr = (local_packet->KISS_PACKET+(local_packet->byte_cnt-2)*8);//starting kiss packet skipping 2 bytes
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	f603 225f 	addw	r2, r3, #2655	; 0xa5f
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 8000f66:	330c      	adds	r3, #12
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	3b02      	subs	r3, #2
 8000f6c:	00db      	lsls	r3, r3, #3
 8000f6e:	4413      	add	r3, r2
 8000f70:	603b      	str	r3, [r7, #0]

	//Update packet pointers to AX25 members
	set_packet_pointer_AX25();
 8000f72:	f7ff fd85 	bl	8000a80 <set_packet_pointer_AX25>

	cpy_from_ptr -= address_len;
 8000f76:	683b      	ldr	r3, [r7, #0]
 8000f78:	3b70      	subs	r3, #112	; 0x70
 8000f7a:	603b      	str	r3, [r7, #0]
	memcpy(local_packet->address,cpy_from_ptr,address_len);
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 8000f82:	3310      	adds	r3, #16
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	2270      	movs	r2, #112	; 0x70
 8000f88:	6839      	ldr	r1, [r7, #0]
 8000f8a:	4618      	mov	r0, r3
 8000f8c:	f004 ff8c 	bl	8005ea8 <memcpy>

	cpy_from_ptr -= control_len;
 8000f90:	683b      	ldr	r3, [r7, #0]
 8000f92:	3b08      	subs	r3, #8
 8000f94:	603b      	str	r3, [r7, #0]
	memcpy(local_packet->control,cpy_from_ptr,control_len);
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 8000f9c:	3314      	adds	r3, #20
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	2208      	movs	r2, #8
 8000fa2:	6839      	ldr	r1, [r7, #0]
 8000fa4:	4618      	mov	r0, r3
 8000fa6:	f004 ff7f 	bl	8005ea8 <memcpy>

	cpy_from_ptr -= PID_len;
 8000faa:	683b      	ldr	r3, [r7, #0]
 8000fac:	3b08      	subs	r3, #8
 8000fae:	603b      	str	r3, [r7, #0]
	memcpy(local_packet->PID,cpy_from_ptr,PID_len);
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 8000fb6:	3318      	adds	r3, #24
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	2208      	movs	r2, #8
 8000fbc:	6839      	ldr	r1, [r7, #0]
 8000fbe:	4618      	mov	r0, r3
 8000fc0:	f004 ff72 	bl	8005ea8 <memcpy>

	cpy_from_ptr -= local_packet->Info_Len;
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	425b      	negs	r3, r3
 8000fce:	683a      	ldr	r2, [r7, #0]
 8000fd0:	4413      	add	r3, r2
 8000fd2:	603b      	str	r3, [r7, #0]
	memcpy(local_packet->Info,cpy_from_ptr,local_packet->Info_Len);
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 8000fda:	331c      	adds	r3, #28
 8000fdc:	6818      	ldr	r0, [r3, #0]
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	461a      	mov	r2, r3
 8000fe8:	6839      	ldr	r1, [r7, #0]
 8000fea:	f004 ff5d 	bl	8005ea8 <memcpy>

	//USE CRC HERE TO GENERATE FCS FIELD
	rxBit_count = address_len + control_len + PID_len + local_packet->Info_Len;
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	3380      	adds	r3, #128	; 0x80
 8000ff8:	4a09      	ldr	r2, [pc, #36]	; (8001020 <KISS_TO_AX25+0x118>)
 8000ffa:	6013      	str	r3, [r2, #0]
	crc_generate();
 8000ffc:	f000 f88c 	bl	8001118 <crc_generate>
	print_AX25();
 8001000:	f000 fde0 	bl	8001bc4 <print_AX25>
//	HAL_UART_Transmit(&huart2, uartData, strlen(uartData), 10);
//	rxBit_count = 0;

	//Print the ax25 packet
//	print_outAX25();
	return true; //valid packet
 8001004:	2301      	movs	r3, #1
}
 8001006:	4618      	mov	r0, r3
 8001008:	370c      	adds	r7, #12
 800100a:	46bd      	mov	sp, r7
 800100c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800100e:	bf00      	nop
 8001010:	200000d4 	.word	0x200000d4
 8001014:	20001cd8 	.word	0x20001cd8
 8001018:	080069c4 	.word	0x080069c4
 800101c:	20002b94 	.word	0x20002b94
 8001020:	200000a0 	.word	0x200000a0

08001024 <crc_calc>:
//END OF KISS to AX.25 data flow

//---------------------- FCS Generation -----------------------------------------------------------------------------------------------

//CRC Calculations
void crc_calc(int in_bit, int * crc_ptr_in, int * crc_count_ptr_in){
 8001024:	b580      	push	{r7, lr}
 8001026:	b088      	sub	sp, #32
 8001028:	af00      	add	r7, sp, #0
 800102a:	60f8      	str	r0, [r7, #12]
 800102c:	60b9      	str	r1, [r7, #8]
 800102e:	607a      	str	r2, [r7, #4]
	struct PACKET_STRUCT* local_packet = &global_packet;
 8001030:	4b34      	ldr	r3, [pc, #208]	; (8001104 <crc_calc+0xe0>)
 8001032:	61fb      	str	r3, [r7, #28]
	int out_bit;
	int roll_bit = *crc_ptr_in & 0x0001;
 8001034:	68bb      	ldr	r3, [r7, #8]
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	f003 0301 	and.w	r3, r3, #1
 800103c:	61bb      	str	r3, [r7, #24]
    int poly = 0x8408;             			//reverse order of 0x1021
 800103e:	f248 4308 	movw	r3, #33800	; 0x8408
 8001042:	617b      	str	r3, [r7, #20]

    out_bit = in_bit ^ roll_bit; 		//xor lsb of current crc with input bit
 8001044:	68fa      	ldr	r2, [r7, #12]
 8001046:	69bb      	ldr	r3, [r7, #24]
 8001048:	4053      	eors	r3, r2
 800104a:	613b      	str	r3, [r7, #16]
	*crc_ptr_in >>= 1;               	//right shift by 1
 800104c:	68bb      	ldr	r3, [r7, #8]
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	105a      	asrs	r2, r3, #1
 8001052:	68bb      	ldr	r3, [r7, #8]
 8001054:	601a      	str	r2, [r3, #0]
	poly = (out_bit == 1) ? 0x8408 : 0x0000;
 8001056:	693b      	ldr	r3, [r7, #16]
 8001058:	2b01      	cmp	r3, #1
 800105a:	d102      	bne.n	8001062 <crc_calc+0x3e>
 800105c:	f248 4308 	movw	r3, #33800	; 0x8408
 8001060:	e000      	b.n	8001064 <crc_calc+0x40>
 8001062:	2300      	movs	r3, #0
 8001064:	617b      	str	r3, [r7, #20]
	*crc_ptr_in ^= poly;
 8001066:	68bb      	ldr	r3, [r7, #8]
 8001068:	681a      	ldr	r2, [r3, #0]
 800106a:	697b      	ldr	r3, [r7, #20]
 800106c:	405a      	eors	r2, r3
 800106e:	68bb      	ldr	r3, [r7, #8]
 8001070:	601a      	str	r2, [r3, #0]
	*crc_count_ptr_in+=1;//Increment count
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	1c5a      	adds	r2, r3, #1
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	601a      	str	r2, [r3, #0]

    //End condition
//	if(*crc_count_ptr_in >= rxBit_count){
	if(*crc_count_ptr_in >= rxBit_count){
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	681a      	ldr	r2, [r3, #0]
 8001080:	4b21      	ldr	r3, [pc, #132]	; (8001108 <crc_calc+0xe4>)
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	429a      	cmp	r2, r3
 8001086:	db38      	blt.n	80010fa <crc_calc+0xd6>
    	*crc_ptr_in ^= 0xFFFF;//Complete CRC by XOR with all ones (one's complement)
 8001088:	68bb      	ldr	r3, [r7, #8]
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	f483 437f 	eor.w	r3, r3, #65280	; 0xff00
 8001090:	f083 03ff 	eor.w	r3, r3, #255	; 0xff
 8001094:	68ba      	ldr	r2, [r7, #8]
 8001096:	6013      	str	r3, [r2, #0]
  	    sprintf(uartData, "Convert CRC to FCS (hex) = %x\n",local_packet->crc);
 8001098:	69fb      	ldr	r3, [r7, #28]
 800109a:	f503 5399 	add.w	r3, r3, #4896	; 0x1320
 800109e:	3308      	adds	r3, #8
 80010a0:	881b      	ldrh	r3, [r3, #0]
 80010a2:	461a      	mov	r2, r3
 80010a4:	4919      	ldr	r1, [pc, #100]	; (800110c <crc_calc+0xe8>)
 80010a6:	481a      	ldr	r0, [pc, #104]	; (8001110 <crc_calc+0xec>)
 80010a8:	f004 ff2a 	bl	8005f00 <siprintf>
    	HAL_UART_Transmit(&huart2, uartData, strlen(uartData), 10);
 80010ac:	4818      	ldr	r0, [pc, #96]	; (8001110 <crc_calc+0xec>)
 80010ae:	f7ff f8af 	bl	8000210 <strlen>
 80010b2:	4603      	mov	r3, r0
 80010b4:	b29a      	uxth	r2, r3
 80010b6:	230a      	movs	r3, #10
 80010b8:	4915      	ldr	r1, [pc, #84]	; (8001110 <crc_calc+0xec>)
 80010ba:	4816      	ldr	r0, [pc, #88]	; (8001114 <crc_calc+0xf0>)
 80010bc:	f003 ffdf 	bl	800507e <HAL_UART_Transmit>
    	if(local_packet->check_crc == false){
 80010c0:	69fb      	ldr	r3, [r7, #28]
 80010c2:	f503 5399 	add.w	r3, r3, #4896	; 0x1320
 80010c6:	3310      	adds	r3, #16
 80010c8:	781b      	ldrb	r3, [r3, #0]
 80010ca:	f083 0301 	eor.w	r3, r3, #1
 80010ce:	b2db      	uxtb	r3, r3
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d012      	beq.n	80010fa <crc_calc+0xd6>
    		//REMEBER TO CHECK THIS CRC conversion FOR ACCURACY LATER
    		conv_HEX_to_BIN(*crc_ptr_in,local_packet->FCS,false);
 80010d4:	68bb      	ldr	r3, [r7, #8]
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	b298      	uxth	r0, r3
 80010da:	69fb      	ldr	r3, [r7, #28]
 80010dc:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 80010e0:	3304      	adds	r3, #4
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	2200      	movs	r2, #0
 80010e6:	4619      	mov	r1, r3
 80010e8:	f7ff fa6a 	bl	80005c0 <conv_HEX_to_BIN>
    		local_packet->crc = 0xFFFF;
 80010ec:	69fb      	ldr	r3, [r7, #28]
 80010ee:	f503 5399 	add.w	r3, r3, #4896	; 0x1320
 80010f2:	3308      	adds	r3, #8
 80010f4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80010f8:	801a      	strh	r2, [r3, #0]
    	}
    }
}
 80010fa:	bf00      	nop
 80010fc:	3720      	adds	r7, #32
 80010fe:	46bd      	mov	sp, r7
 8001100:	bd80      	pop	{r7, pc}
 8001102:	bf00      	nop
 8001104:	200000d4 	.word	0x200000d4
 8001108:	200000a0 	.word	0x200000a0
 800110c:	08006a10 	.word	0x08006a10
 8001110:	20001cd8 	.word	0x20001cd8
 8001114:	20002b94 	.word	0x20002b94

08001118 <crc_generate>:

void crc_generate(){
 8001118:	b5b0      	push	{r4, r5, r7, lr}
 800111a:	b08a      	sub	sp, #40	; 0x28
 800111c:	af00      	add	r7, sp, #0
	struct PACKET_STRUCT* local_packet = &global_packet;
 800111e:	4b73      	ldr	r3, [pc, #460]	; (80012ec <crc_generate+0x1d4>)
 8001120:	60bb      	str	r3, [r7, #8]
	uint16_t * crc_ptr = &(local_packet->crc);
 8001122:	68bb      	ldr	r3, [r7, #8]
 8001124:	f503 5399 	add.w	r3, r3, #4896	; 0x1320
 8001128:	3308      	adds	r3, #8
 800112a:	607b      	str	r3, [r7, #4]
	int * crc_count_ptr = &(local_packet->crc_count);
 800112c:	68bb      	ldr	r3, [r7, #8]
 800112e:	f503 5399 	add.w	r3, r3, #4896	; 0x1320
 8001132:	330c      	adds	r3, #12
 8001134:	603b      	str	r3, [r7, #0]
	bool *curr_mem;

	*crc_ptr = 0xFFFF;
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800113c:	801a      	strh	r2, [r3, #0]
	*crc_count_ptr = 0;
 800113e:	683b      	ldr	r3, [r7, #0]
 8001140:	2200      	movs	r2, #0
 8001142:	601a      	str	r2, [r3, #0]

	//Generate CRC from packet pointers of current packet type

	//have to be inserted in reverse order
	sprintf(uartData, "Performing CRC generation\n");
 8001144:	4a6a      	ldr	r2, [pc, #424]	; (80012f0 <crc_generate+0x1d8>)
 8001146:	4b6b      	ldr	r3, [pc, #428]	; (80012f4 <crc_generate+0x1dc>)
 8001148:	4615      	mov	r5, r2
 800114a:	461c      	mov	r4, r3
 800114c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800114e:	6028      	str	r0, [r5, #0]
 8001150:	6069      	str	r1, [r5, #4]
 8001152:	60aa      	str	r2, [r5, #8]
 8001154:	60eb      	str	r3, [r5, #12]
 8001156:	cc03      	ldmia	r4!, {r0, r1}
 8001158:	6128      	str	r0, [r5, #16]
 800115a:	6169      	str	r1, [r5, #20]
 800115c:	8823      	ldrh	r3, [r4, #0]
 800115e:	78a2      	ldrb	r2, [r4, #2]
 8001160:	832b      	strh	r3, [r5, #24]
 8001162:	4613      	mov	r3, r2
 8001164:	76ab      	strb	r3, [r5, #26]
	HAL_UART_Transmit(&huart2, uartData, strlen(uartData), 10);
 8001166:	4862      	ldr	r0, [pc, #392]	; (80012f0 <crc_generate+0x1d8>)
 8001168:	f7ff f852 	bl	8000210 <strlen>
 800116c:	4603      	mov	r3, r0
 800116e:	b29a      	uxth	r2, r3
 8001170:	230a      	movs	r3, #10
 8001172:	495f      	ldr	r1, [pc, #380]	; (80012f0 <crc_generate+0x1d8>)
 8001174:	4860      	ldr	r0, [pc, #384]	; (80012f8 <crc_generate+0x1e0>)
 8001176:	f003 ff82 	bl	800507e <HAL_UART_Transmit>

	//Calculate CRC for address
	curr_mem = (local_packet->address) + address_len - 8;//start at MS Byte(LSB)
 800117a:	68bb      	ldr	r3, [r7, #8]
 800117c:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 8001180:	3310      	adds	r3, #16
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	3368      	adds	r3, #104	; 0x68
 8001186:	627b      	str	r3, [r7, #36]	; 0x24
	for(int i = 0;i<(int)(address_len/8);i++){
 8001188:	2300      	movs	r3, #0
 800118a:	623b      	str	r3, [r7, #32]
 800118c:	e017      	b.n	80011be <crc_generate+0xa6>
		for(int j = 0;j<8;j++){
 800118e:	2300      	movs	r3, #0
 8001190:	61fb      	str	r3, [r7, #28]
 8001192:	e00b      	b.n	80011ac <crc_generate+0x94>
			crc_calc((int) *(curr_mem+j),crc_ptr,crc_count_ptr);
 8001194:	69fb      	ldr	r3, [r7, #28]
 8001196:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001198:	4413      	add	r3, r2
 800119a:	781b      	ldrb	r3, [r3, #0]
 800119c:	683a      	ldr	r2, [r7, #0]
 800119e:	6879      	ldr	r1, [r7, #4]
 80011a0:	4618      	mov	r0, r3
 80011a2:	f7ff ff3f 	bl	8001024 <crc_calc>
		for(int j = 0;j<8;j++){
 80011a6:	69fb      	ldr	r3, [r7, #28]
 80011a8:	3301      	adds	r3, #1
 80011aa:	61fb      	str	r3, [r7, #28]
 80011ac:	69fb      	ldr	r3, [r7, #28]
 80011ae:	2b07      	cmp	r3, #7
 80011b0:	ddf0      	ble.n	8001194 <crc_generate+0x7c>
		}
		curr_mem -= 8;
 80011b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011b4:	3b08      	subs	r3, #8
 80011b6:	627b      	str	r3, [r7, #36]	; 0x24
	for(int i = 0;i<(int)(address_len/8);i++){
 80011b8:	6a3b      	ldr	r3, [r7, #32]
 80011ba:	3301      	adds	r3, #1
 80011bc:	623b      	str	r3, [r7, #32]
 80011be:	6a3b      	ldr	r3, [r7, #32]
 80011c0:	2b0d      	cmp	r3, #13
 80011c2:	dde4      	ble.n	800118e <crc_generate+0x76>
	}

	//Calculate CRC for control
	curr_mem = local_packet->control;
 80011c4:	68bb      	ldr	r3, [r7, #8]
 80011c6:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 80011ca:	3314      	adds	r3, #20
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	627b      	str	r3, [r7, #36]	; 0x24
	for(int i = 0; i < control_len; i++){
 80011d0:	2300      	movs	r3, #0
 80011d2:	61bb      	str	r3, [r7, #24]
 80011d4:	e00f      	b.n	80011f6 <crc_generate+0xde>
		//Call crc_calc per bit
		crc_calc((int)local_packet->control[i],crc_ptr,crc_count_ptr);
 80011d6:	68bb      	ldr	r3, [r7, #8]
 80011d8:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 80011dc:	3314      	adds	r3, #20
 80011de:	681a      	ldr	r2, [r3, #0]
 80011e0:	69bb      	ldr	r3, [r7, #24]
 80011e2:	4413      	add	r3, r2
 80011e4:	781b      	ldrb	r3, [r3, #0]
 80011e6:	683a      	ldr	r2, [r7, #0]
 80011e8:	6879      	ldr	r1, [r7, #4]
 80011ea:	4618      	mov	r0, r3
 80011ec:	f7ff ff1a 	bl	8001024 <crc_calc>
	for(int i = 0; i < control_len; i++){
 80011f0:	69bb      	ldr	r3, [r7, #24]
 80011f2:	3301      	adds	r3, #1
 80011f4:	61bb      	str	r3, [r7, #24]
 80011f6:	69bb      	ldr	r3, [r7, #24]
 80011f8:	2b07      	cmp	r3, #7
 80011fa:	ddec      	ble.n	80011d6 <crc_generate+0xbe>
	}

//	//Calculate CRC for PID (if packet is of type i-frame)
	curr_mem = local_packet->PID;
 80011fc:	68bb      	ldr	r3, [r7, #8]
 80011fe:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 8001202:	3318      	adds	r3, #24
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	627b      	str	r3, [r7, #36]	; 0x24
	for(int i = 0; i < PID_len; i++){
 8001208:	2300      	movs	r3, #0
 800120a:	617b      	str	r3, [r7, #20]
 800120c:	e00f      	b.n	800122e <crc_generate+0x116>
		//Call crc_calc per bit
		crc_calc((int)local_packet->PID[i],crc_ptr,crc_count_ptr);
 800120e:	68bb      	ldr	r3, [r7, #8]
 8001210:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 8001214:	3318      	adds	r3, #24
 8001216:	681a      	ldr	r2, [r3, #0]
 8001218:	697b      	ldr	r3, [r7, #20]
 800121a:	4413      	add	r3, r2
 800121c:	781b      	ldrb	r3, [r3, #0]
 800121e:	683a      	ldr	r2, [r7, #0]
 8001220:	6879      	ldr	r1, [r7, #4]
 8001222:	4618      	mov	r0, r3
 8001224:	f7ff fefe 	bl	8001024 <crc_calc>
	for(int i = 0; i < PID_len; i++){
 8001228:	697b      	ldr	r3, [r7, #20]
 800122a:	3301      	adds	r3, #1
 800122c:	617b      	str	r3, [r7, #20]
 800122e:	697b      	ldr	r3, [r7, #20]
 8001230:	2b07      	cmp	r3, #7
 8001232:	ddec      	ble.n	800120e <crc_generate+0xf6>
	}

	//Calculate CRC for Info field
	curr_mem = (local_packet->Info) + local_packet->Info_Len - 8;//start at MS Byte(LSB)
 8001234:	68bb      	ldr	r3, [r7, #8]
 8001236:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 800123a:	331c      	adds	r3, #28
 800123c:	681a      	ldr	r2, [r3, #0]
 800123e:	68bb      	ldr	r3, [r7, #8]
 8001240:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	3b08      	subs	r3, #8
 8001248:	4413      	add	r3, r2
 800124a:	627b      	str	r3, [r7, #36]	; 0x24
	for(int i = 0;i<(int)(local_packet->Info_Len/8);i++){
 800124c:	2300      	movs	r3, #0
 800124e:	613b      	str	r3, [r7, #16]
 8001250:	e017      	b.n	8001282 <crc_generate+0x16a>
		for(int j = 0;j<8;j++){
 8001252:	2300      	movs	r3, #0
 8001254:	60fb      	str	r3, [r7, #12]
 8001256:	e00b      	b.n	8001270 <crc_generate+0x158>
			crc_calc((int) *(curr_mem+j),crc_ptr,crc_count_ptr);
 8001258:	68fb      	ldr	r3, [r7, #12]
 800125a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800125c:	4413      	add	r3, r2
 800125e:	781b      	ldrb	r3, [r3, #0]
 8001260:	683a      	ldr	r2, [r7, #0]
 8001262:	6879      	ldr	r1, [r7, #4]
 8001264:	4618      	mov	r0, r3
 8001266:	f7ff fedd 	bl	8001024 <crc_calc>
		for(int j = 0;j<8;j++){
 800126a:	68fb      	ldr	r3, [r7, #12]
 800126c:	3301      	adds	r3, #1
 800126e:	60fb      	str	r3, [r7, #12]
 8001270:	68fb      	ldr	r3, [r7, #12]
 8001272:	2b07      	cmp	r3, #7
 8001274:	ddf0      	ble.n	8001258 <crc_generate+0x140>
		}
		curr_mem -= 8;
 8001276:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001278:	3b08      	subs	r3, #8
 800127a:	627b      	str	r3, [r7, #36]	; 0x24
	for(int i = 0;i<(int)(local_packet->Info_Len/8);i++){
 800127c:	693b      	ldr	r3, [r7, #16]
 800127e:	3301      	adds	r3, #1
 8001280:	613b      	str	r3, [r7, #16]
 8001282:	68bb      	ldr	r3, [r7, #8]
 8001284:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	2b00      	cmp	r3, #0
 800128c:	da00      	bge.n	8001290 <crc_generate+0x178>
 800128e:	3307      	adds	r3, #7
 8001290:	10db      	asrs	r3, r3, #3
 8001292:	461a      	mov	r2, r3
 8001294:	693b      	ldr	r3, [r7, #16]
 8001296:	4293      	cmp	r3, r2
 8001298:	dbdb      	blt.n	8001252 <crc_generate+0x13a>
	}

	sprintf(uartData, "rx_bitcnt = %d\n", rxBit_count);
 800129a:	4b18      	ldr	r3, [pc, #96]	; (80012fc <crc_generate+0x1e4>)
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	461a      	mov	r2, r3
 80012a0:	4917      	ldr	r1, [pc, #92]	; (8001300 <crc_generate+0x1e8>)
 80012a2:	4813      	ldr	r0, [pc, #76]	; (80012f0 <crc_generate+0x1d8>)
 80012a4:	f004 fe2c 	bl	8005f00 <siprintf>
	HAL_UART_Transmit(&huart2, uartData, strlen(uartData), 10);
 80012a8:	4811      	ldr	r0, [pc, #68]	; (80012f0 <crc_generate+0x1d8>)
 80012aa:	f7fe ffb1 	bl	8000210 <strlen>
 80012ae:	4603      	mov	r3, r0
 80012b0:	b29a      	uxth	r2, r3
 80012b2:	230a      	movs	r3, #10
 80012b4:	490e      	ldr	r1, [pc, #56]	; (80012f0 <crc_generate+0x1d8>)
 80012b6:	4810      	ldr	r0, [pc, #64]	; (80012f8 <crc_generate+0x1e0>)
 80012b8:	f003 fee1 	bl	800507e <HAL_UART_Transmit>

	sprintf(uartData, "bitcnt_ptr = %d\n", *crc_count_ptr);
 80012bc:	683b      	ldr	r3, [r7, #0]
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	461a      	mov	r2, r3
 80012c2:	4910      	ldr	r1, [pc, #64]	; (8001304 <crc_generate+0x1ec>)
 80012c4:	480a      	ldr	r0, [pc, #40]	; (80012f0 <crc_generate+0x1d8>)
 80012c6:	f004 fe1b 	bl	8005f00 <siprintf>
	HAL_UART_Transmit(&huart2, uartData, strlen(uartData), 10);
 80012ca:	4809      	ldr	r0, [pc, #36]	; (80012f0 <crc_generate+0x1d8>)
 80012cc:	f7fe ffa0 	bl	8000210 <strlen>
 80012d0:	4603      	mov	r3, r0
 80012d2:	b29a      	uxth	r2, r3
 80012d4:	230a      	movs	r3, #10
 80012d6:	4906      	ldr	r1, [pc, #24]	; (80012f0 <crc_generate+0x1d8>)
 80012d8:	4807      	ldr	r0, [pc, #28]	; (80012f8 <crc_generate+0x1e0>)
 80012da:	f003 fed0 	bl	800507e <HAL_UART_Transmit>
	*crc_count_ptr = 0;
 80012de:	683b      	ldr	r3, [r7, #0]
 80012e0:	2200      	movs	r2, #0
 80012e2:	601a      	str	r2, [r3, #0]
}
 80012e4:	bf00      	nop
 80012e6:	3728      	adds	r7, #40	; 0x28
 80012e8:	46bd      	mov	sp, r7
 80012ea:	bdb0      	pop	{r4, r5, r7, pc}
 80012ec:	200000d4 	.word	0x200000d4
 80012f0:	20001cd8 	.word	0x20001cd8
 80012f4:	08006a30 	.word	0x08006a30
 80012f8:	20002b94 	.word	0x20002b94
 80012fc:	200000a0 	.word	0x200000a0
 8001300:	08006a4c 	.word	0x08006a4c
 8001304:	08006a5c 	.word	0x08006a5c

08001308 <initProgram>:
//****************************************************************************************************************
bool mode;
bool midbit = false;
bool changeMode = false;

void initProgram(bool modeStart) {
 8001308:	b580      	push	{r7, lr}
 800130a:	b082      	sub	sp, #8
 800130c:	af00      	add	r7, sp, #0
 800130e:	4603      	mov	r3, r0
 8001310:	71fb      	strb	r3, [r7, #7]
	initOUTData();
 8001312:	f000 f999 	bl	8001648 <initOUTData>

	//Set hardware properly
	mode = modeStart;
 8001316:	4a12      	ldr	r2, [pc, #72]	; (8001360 <initProgram+0x58>)
 8001318:	79fb      	ldrb	r3, [r7, #7]
 800131a:	7013      	strb	r3, [r2, #0]
	toggleMode();
 800131c:	f000 f826 	bl	800136c <toggleMode>
	toggleMode();
 8001320:	f000 f824 	bl	800136c <toggleMode>

	if (mode) {
 8001324:	4b0e      	ldr	r3, [pc, #56]	; (8001360 <initProgram+0x58>)
 8001326:	781b      	ldrb	r3, [r3, #0]
 8001328:	2b00      	cmp	r3, #0
 800132a:	d009      	beq.n	8001340 <initProgram+0x38>
		htim2.Instance->ARR = TIM2_AUTORELOAD_TX;
 800132c:	4b0d      	ldr	r3, [pc, #52]	; (8001364 <initProgram+0x5c>)
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	2264      	movs	r2, #100	; 0x64
 8001332:	62da      	str	r2, [r3, #44]	; 0x2c
		htim3.Instance->ARR = TIM3_AUTORELOAD_TX;
 8001334:	4b0c      	ldr	r3, [pc, #48]	; (8001368 <initProgram+0x60>)
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	f44f 724f 	mov.w	r2, #828	; 0x33c
 800133c:	62da      	str	r2, [r3, #44]	; 0x2c
 800133e:	e008      	b.n	8001352 <initProgram+0x4a>
	} else {
		htim2.Instance->ARR = TIM2_AUTORELOAD_RX;
 8001340:	4b08      	ldr	r3, [pc, #32]	; (8001364 <initProgram+0x5c>)
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	f242 7210 	movw	r2, #10000	; 0x2710
 8001348:	62da      	str	r2, [r3, #44]	; 0x2c
		htim3.Instance->ARR = TIM3_AUTORELOAD_RX;
 800134a:	4b07      	ldr	r3, [pc, #28]	; (8001368 <initProgram+0x60>)
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	2268      	movs	r2, #104	; 0x68
 8001350:	62da      	str	r2, [r3, #44]	; 0x2c
	}

	init_AX25();
 8001352:	f7ff f9f3 	bl	800073c <init_AX25>
}
 8001356:	bf00      	nop
 8001358:	3708      	adds	r7, #8
 800135a:	46bd      	mov	sp, r7
 800135c:	bd80      	pop	{r7, pc}
 800135e:	bf00      	nop
 8001360:	20002b3c 	.word	0x20002b3c
 8001364:	20002b54 	.word	0x20002b54
 8001368:	2000289c 	.word	0x2000289c

0800136c <toggleMode>:



void toggleMode() {
 800136c:	b580      	push	{r7, lr}
 800136e:	af00      	add	r7, sp, #0
	//Disable HW interrupt
	HAL_NVIC_DisableIRQ(EXTI0_IRQn);
 8001370:	2006      	movs	r0, #6
 8001372:	f001 feca 	bl	800310a <HAL_NVIC_DisableIRQ>

	//Toggle mode
	mode = !mode;
 8001376:	4b27      	ldr	r3, [pc, #156]	; (8001414 <toggleMode+0xa8>)
 8001378:	781b      	ldrb	r3, [r3, #0]
 800137a:	2b00      	cmp	r3, #0
 800137c:	bf14      	ite	ne
 800137e:	2301      	movne	r3, #1
 8001380:	2300      	moveq	r3, #0
 8001382:	b2db      	uxtb	r3, r3
 8001384:	f083 0301 	eor.w	r3, r3, #1
 8001388:	b2db      	uxtb	r3, r3
 800138a:	f003 0301 	and.w	r3, r3, #1
 800138e:	b2da      	uxtb	r2, r3
 8001390:	4b20      	ldr	r3, [pc, #128]	; (8001414 <toggleMode+0xa8>)
 8001392:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, mode);
 8001394:	4b1f      	ldr	r3, [pc, #124]	; (8001414 <toggleMode+0xa8>)
 8001396:	781b      	ldrb	r3, [r3, #0]
 8001398:	461a      	mov	r2, r3
 800139a:	2120      	movs	r1, #32
 800139c:	481e      	ldr	r0, [pc, #120]	; (8001418 <toggleMode+0xac>)
 800139e:	f002 fc8b 	bl	8003cb8 <HAL_GPIO_WritePin>
	midbit = false;
 80013a2:	4b1e      	ldr	r3, [pc, #120]	; (800141c <toggleMode+0xb0>)
 80013a4:	2200      	movs	r2, #0
 80013a6:	701a      	strb	r2, [r3, #0]

	//Stop timer and reset count
	HAL_TIM_Base_Stop(&htim3);
 80013a8:	481d      	ldr	r0, [pc, #116]	; (8001420 <toggleMode+0xb4>)
 80013aa:	f003 fa1a 	bl	80047e2 <HAL_TIM_Base_Stop>
	htim3.Instance->CNT = 0;
 80013ae:	4b1c      	ldr	r3, [pc, #112]	; (8001420 <toggleMode+0xb4>)
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	2200      	movs	r2, #0
 80013b4:	625a      	str	r2, [r3, #36]	; 0x24

	HAL_TIM_Base_Stop(&htim4);
 80013b6:	481b      	ldr	r0, [pc, #108]	; (8001424 <toggleMode+0xb8>)
 80013b8:	f003 fa13 	bl	80047e2 <HAL_TIM_Base_Stop>
	htim4.Instance->CNT = 0;
 80013bc:	4b19      	ldr	r3, [pc, #100]	; (8001424 <toggleMode+0xb8>)
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	2200      	movs	r2, #0
 80013c2:	625a      	str	r2, [r3, #36]	; 0x24

	if (mode) {
 80013c4:	4b13      	ldr	r3, [pc, #76]	; (8001414 <toggleMode+0xa8>)
 80013c6:	781b      	ldrb	r3, [r3, #0]
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d005      	beq.n	80013d8 <toggleMode+0x6c>
		//Set Timer periods
		//htim2.Instance->ARR = TIM2_AUTORELOAD_TX; This is no longer used
		htim3.Instance->ARR = TIM3_AUTORELOAD_TX;
 80013cc:	4b14      	ldr	r3, [pc, #80]	; (8001420 <toggleMode+0xb4>)
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	f44f 724f 	mov.w	r2, #828	; 0x33c
 80013d4:	62da      	str	r2, [r3, #44]	; 0x2c
 80013d6:	e015      	b.n	8001404 <toggleMode+0x98>

	} else {
		//Set Timer Periods
		htim2.Instance->ARR = TIM2_AUTORELOAD_RX;
 80013d8:	4b13      	ldr	r3, [pc, #76]	; (8001428 <toggleMode+0xbc>)
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	f242 7210 	movw	r2, #10000	; 0x2710
 80013e0:	62da      	str	r2, [r3, #44]	; 0x2c
		htim3.Instance->ARR = TIM3_AUTORELOAD_RX;
 80013e2:	4b0f      	ldr	r3, [pc, #60]	; (8001420 <toggleMode+0xb4>)
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	2268      	movs	r2, #104	; 0x68
 80013e8:	62da      	str	r2, [r3, #44]	; 0x2c
		HAL_TIM_Base_Start(&htim4);
 80013ea:	480e      	ldr	r0, [pc, #56]	; (8001424 <toggleMode+0xb8>)
 80013ec:	f003 f9d5 	bl	800479a <HAL_TIM_Base_Start>

		//Enable tim3 interrupt
		HAL_TIM_Base_Start_IT(&htim3);
 80013f0:	480b      	ldr	r0, [pc, #44]	; (8001420 <toggleMode+0xb4>)
 80013f2:	f003 fa21 	bl	8004838 <HAL_TIM_Base_Start_IT>

		//Stop DAC
		HAL_DAC_Stop_DMA(&hdac, DAC_CHANNEL_1);
 80013f6:	2100      	movs	r1, #0
 80013f8:	480c      	ldr	r0, [pc, #48]	; (800142c <toggleMode+0xc0>)
 80013fa:	f001 fec2 	bl	8003182 <HAL_DAC_Stop_DMA>

		//Enable HW interrupt
		HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80013fe:	2006      	movs	r0, #6
 8001400:	f001 fe75 	bl	80030ee <HAL_NVIC_EnableIRQ>
	}

	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, 0);
 8001404:	2200      	movs	r2, #0
 8001406:	f44f 7100 	mov.w	r1, #512	; 0x200
 800140a:	4803      	ldr	r0, [pc, #12]	; (8001418 <toggleMode+0xac>)
 800140c:	f002 fc54 	bl	8003cb8 <HAL_GPIO_WritePin>
}
 8001410:	bf00      	nop
 8001412:	bd80      	pop	{r7, pc}
 8001414:	20002b3c 	.word	0x20002b3c
 8001418:	40020000 	.word	0x40020000
 800141c:	200000a4 	.word	0x200000a4
 8001420:	2000289c 	.word	0x2000289c
 8001424:	20002dd4 	.word	0x20002dd4
 8001428:	20002b54 	.word	0x20002b54
 800142c:	20002b40 	.word	0x20002b40

08001430 <loadPeriodBuffer>:
bool bufffull = false;
void loadPeriodBuffer(int timerCnt) {
 8001430:	b480      	push	{r7}
 8001432:	b083      	sub	sp, #12
 8001434:	af00      	add	r7, sp, #0
 8001436:	6078      	str	r0, [r7, #4]
	if(canWrite){
 8001438:	4b16      	ldr	r3, [pc, #88]	; (8001494 <loadPeriodBuffer+0x64>)
 800143a:	781b      	ldrb	r3, [r3, #0]
 800143c:	2b00      	cmp	r3, #0
 800143e:	d01d      	beq.n	800147c <loadPeriodBuffer+0x4c>
		periodBuffer[periodSaveCount] = timerCnt;
 8001440:	4b15      	ldr	r3, [pc, #84]	; (8001498 <loadPeriodBuffer+0x68>)
 8001442:	881b      	ldrh	r3, [r3, #0]
 8001444:	4619      	mov	r1, r3
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	4a14      	ldr	r2, [pc, #80]	; (800149c <loadPeriodBuffer+0x6c>)
 800144a:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
		periodSaveCount++;
 800144e:	4b12      	ldr	r3, [pc, #72]	; (8001498 <loadPeriodBuffer+0x68>)
 8001450:	881b      	ldrh	r3, [r3, #0]
 8001452:	3301      	adds	r3, #1
 8001454:	b29a      	uxth	r2, r3
 8001456:	4b10      	ldr	r3, [pc, #64]	; (8001498 <loadPeriodBuffer+0x68>)
 8001458:	801a      	strh	r2, [r3, #0]
		if (periodSaveCount >= RX_BUFFERSIZE) {
 800145a:	4b0f      	ldr	r3, [pc, #60]	; (8001498 <loadPeriodBuffer+0x68>)
 800145c:	881b      	ldrh	r3, [r3, #0]
 800145e:	2b7f      	cmp	r3, #127	; 0x7f
 8001460:	d902      	bls.n	8001468 <loadPeriodBuffer+0x38>
			periodSaveCount = 0;
 8001462:	4b0d      	ldr	r3, [pc, #52]	; (8001498 <loadPeriodBuffer+0x68>)
 8001464:	2200      	movs	r2, #0
 8001466:	801a      	strh	r2, [r3, #0]
		}

		//Buffer is full
		if(periodSaveCount == periodReadCount){
 8001468:	4b0b      	ldr	r3, [pc, #44]	; (8001498 <loadPeriodBuffer+0x68>)
 800146a:	881a      	ldrh	r2, [r3, #0]
 800146c:	4b0c      	ldr	r3, [pc, #48]	; (80014a0 <loadPeriodBuffer+0x70>)
 800146e:	881b      	ldrh	r3, [r3, #0]
 8001470:	429a      	cmp	r2, r3
 8001472:	d106      	bne.n	8001482 <loadPeriodBuffer+0x52>
			canWrite = false;
 8001474:	4b07      	ldr	r3, [pc, #28]	; (8001494 <loadPeriodBuffer+0x64>)
 8001476:	2200      	movs	r2, #0
 8001478:	701a      	strb	r2, [r3, #0]
 800147a:	e002      	b.n	8001482 <loadPeriodBuffer+0x52>
		}
	} else {
		bufffull = true;
 800147c:	4b09      	ldr	r3, [pc, #36]	; (80014a4 <loadPeriodBuffer+0x74>)
 800147e:	2201      	movs	r2, #1
 8001480:	701a      	strb	r2, [r3, #0]
	}
	canRead = true;
 8001482:	4b09      	ldr	r3, [pc, #36]	; (80014a8 <loadPeriodBuffer+0x78>)
 8001484:	2201      	movs	r2, #1
 8001486:	701a      	strb	r2, [r3, #0]
}
 8001488:	bf00      	nop
 800148a:	370c      	adds	r7, #12
 800148c:	46bd      	mov	sp, r7
 800148e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001492:	4770      	bx	lr
 8001494:	20000010 	.word	0x20000010
 8001498:	200000ba 	.word	0x200000ba
 800149c:	2000293c 	.word	0x2000293c
 80014a0:	200000bc 	.word	0x200000bc
 80014a4:	200000a6 	.word	0x200000a6
 80014a8:	200000b8 	.word	0x200000b8

080014ac <Tim3IT>:
	}
	bufffull = false;
	canWrite = true;
	return returnVal;
}
void Tim3IT() {
 80014ac:	b580      	push	{r7, lr}
 80014ae:	af00      	add	r7, sp, #0
	if (mode) {
 80014b0:	4b13      	ldr	r3, [pc, #76]	; (8001500 <Tim3IT+0x54>)
 80014b2:	781b      	ldrb	r3, [r3, #0]
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d003      	beq.n	80014c0 <Tim3IT+0x14>
		midbit = false;
 80014b8:	4b12      	ldr	r3, [pc, #72]	; (8001504 <Tim3IT+0x58>)
 80014ba:	2200      	movs	r2, #0
 80014bc:	701a      	strb	r2, [r3, #0]

		else {
			signal_detect_decay--;
		}
	}
}
 80014be:	e01c      	b.n	80014fa <Tim3IT+0x4e>
		if(signal_detect_decay <= 0){
 80014c0:	4b11      	ldr	r3, [pc, #68]	; (8001508 <Tim3IT+0x5c>)
 80014c2:	881b      	ldrh	r3, [r3, #0]
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d112      	bne.n	80014ee <Tim3IT+0x42>
			if(signal_valid){
 80014c8:	4b10      	ldr	r3, [pc, #64]	; (800150c <Tim3IT+0x60>)
 80014ca:	781b      	ldrb	r3, [r3, #0]
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d00a      	beq.n	80014e6 <Tim3IT+0x3a>
				loadPeriodBuffer(-1);
 80014d0:	f04f 30ff 	mov.w	r0, #4294967295
 80014d4:	f7ff ffac 	bl	8001430 <loadPeriodBuffer>
				HAL_TIM_Base_Stop(&htim4);
 80014d8:	480d      	ldr	r0, [pc, #52]	; (8001510 <Tim3IT+0x64>)
 80014da:	f003 f982 	bl	80047e2 <HAL_TIM_Base_Stop>
				htim4.Instance->CNT = 0;
 80014de:	4b0c      	ldr	r3, [pc, #48]	; (8001510 <Tim3IT+0x64>)
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	2200      	movs	r2, #0
 80014e4:	625a      	str	r2, [r3, #36]	; 0x24
			signal_valid = false;
 80014e6:	4b09      	ldr	r3, [pc, #36]	; (800150c <Tim3IT+0x60>)
 80014e8:	2200      	movs	r2, #0
 80014ea:	701a      	strb	r2, [r3, #0]
}
 80014ec:	e005      	b.n	80014fa <Tim3IT+0x4e>
			signal_detect_decay--;
 80014ee:	4b06      	ldr	r3, [pc, #24]	; (8001508 <Tim3IT+0x5c>)
 80014f0:	881b      	ldrh	r3, [r3, #0]
 80014f2:	3b01      	subs	r3, #1
 80014f4:	b29a      	uxth	r2, r3
 80014f6:	4b04      	ldr	r3, [pc, #16]	; (8001508 <Tim3IT+0x5c>)
 80014f8:	801a      	strh	r2, [r3, #0]
}
 80014fa:	bf00      	nop
 80014fc:	bd80      	pop	{r7, pc}
 80014fe:	bf00      	nop
 8001500:	20002b3c 	.word	0x20002b3c
 8001504:	200000a4 	.word	0x200000a4
 8001508:	200000be 	.word	0x200000be
 800150c:	200000c0 	.word	0x200000c0
 8001510:	20002dd4 	.word	0x20002dd4

08001514 <FreqCounterPinEXTI>:
int edges = 0;
int gotVal = 0;
int last_carrier_tone = 0;
int carrier_tone = 0;

void FreqCounterPinEXTI() {
 8001514:	b580      	push	{r7, lr}
 8001516:	b082      	sub	sp, #8
 8001518:	af00      	add	r7, sp, #0
	//Measure time since last measurement
	gotVal = htim2.Instance->CNT;
 800151a:	4b2e      	ldr	r3, [pc, #184]	; (80015d4 <FreqCounterPinEXTI+0xc0>)
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001520:	461a      	mov	r2, r3
 8001522:	4b2d      	ldr	r3, [pc, #180]	; (80015d8 <FreqCounterPinEXTI+0xc4>)
 8001524:	601a      	str	r2, [r3, #0]
	int freq = PCONVERT / (gotVal);
 8001526:	4b2c      	ldr	r3, [pc, #176]	; (80015d8 <FreqCounterPinEXTI+0xc4>)
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	4a2c      	ldr	r2, [pc, #176]	; (80015dc <FreqCounterPinEXTI+0xc8>)
 800152c:	fb92 f3f3 	sdiv	r3, r2, r3
 8001530:	607b      	str	r3, [r7, #4]
	loadPeriodBuffer(gotVal);
 8001532:	4b29      	ldr	r3, [pc, #164]	; (80015d8 <FreqCounterPinEXTI+0xc4>)
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	4618      	mov	r0, r3
 8001538:	f7ff ff7a 	bl	8001430 <loadPeriodBuffer>

	last_carrier_tone = carrier_tone;
 800153c:	4b28      	ldr	r3, [pc, #160]	; (80015e0 <FreqCounterPinEXTI+0xcc>)
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	4a28      	ldr	r2, [pc, #160]	; (80015e4 <FreqCounterPinEXTI+0xd0>)
 8001542:	6013      	str	r3, [r2, #0]

	//2200Hz detected
	if ( ((HIGHFREQ - FREQDEV) < freq) && (freq < (HIGHFREQ + FREQDEV)) ){
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	f240 726c 	movw	r2, #1900	; 0x76c
 800154a:	4293      	cmp	r3, r2
 800154c:	dd09      	ble.n	8001562 <FreqCounterPinEXTI+0x4e>
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	f640 12c3 	movw	r2, #2499	; 0x9c3
 8001554:	4293      	cmp	r3, r2
 8001556:	dc04      	bgt.n	8001562 <FreqCounterPinEXTI+0x4e>
		carrier_tone = HIGHFREQ;
 8001558:	4b21      	ldr	r3, [pc, #132]	; (80015e0 <FreqCounterPinEXTI+0xcc>)
 800155a:	f640 0298 	movw	r2, #2200	; 0x898
 800155e:	601a      	str	r2, [r3, #0]
 8001560:	e011      	b.n	8001586 <FreqCounterPinEXTI+0x72>
	}
	//1200Hz detected
	else if ( ((LOWFREQ - FREQDEV) < freq) && (freq < (LOWFREQ + FREQDEV)) ){
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	f5b3 7f61 	cmp.w	r3, #900	; 0x384
 8001568:	dd09      	ble.n	800157e <FreqCounterPinEXTI+0x6a>
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	f240 52db 	movw	r2, #1499	; 0x5db
 8001570:	4293      	cmp	r3, r2
 8001572:	dc04      	bgt.n	800157e <FreqCounterPinEXTI+0x6a>
		carrier_tone = LOWFREQ;
 8001574:	4b1a      	ldr	r3, [pc, #104]	; (80015e0 <FreqCounterPinEXTI+0xcc>)
 8001576:	f44f 6296 	mov.w	r2, #1200	; 0x4b0
 800157a:	601a      	str	r2, [r3, #0]
 800157c:	e003      	b.n	8001586 <FreqCounterPinEXTI+0x72>
	}
	//Invalid freq
	else{
		carrier_tone = -1;
 800157e:	4b18      	ldr	r3, [pc, #96]	; (80015e0 <FreqCounterPinEXTI+0xcc>)
 8001580:	f04f 32ff 	mov.w	r2, #4294967295
 8001584:	601a      	str	r2, [r3, #0]
//		sprintf(uartData, "bad frequency detected, frequency was %d\n",freq);
//		HAL_UART_Transmit(&huart2, uartData, strlen(uartData), 10);
	}

	if(carrier_tone!=last_carrier_tone || carrier_tone == -1){
 8001586:	4b16      	ldr	r3, [pc, #88]	; (80015e0 <FreqCounterPinEXTI+0xcc>)
 8001588:	681a      	ldr	r2, [r3, #0]
 800158a:	4b16      	ldr	r3, [pc, #88]	; (80015e4 <FreqCounterPinEXTI+0xd0>)
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	429a      	cmp	r2, r3
 8001590:	d104      	bne.n	800159c <FreqCounterPinEXTI+0x88>
 8001592:	4b13      	ldr	r3, [pc, #76]	; (80015e0 <FreqCounterPinEXTI+0xcc>)
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	f1b3 3fff 	cmp.w	r3, #4294967295
 800159a:	d107      	bne.n	80015ac <FreqCounterPinEXTI+0x98>
		edges = 0;
 800159c:	4b12      	ldr	r3, [pc, #72]	; (80015e8 <FreqCounterPinEXTI+0xd4>)
 800159e:	2200      	movs	r2, #0
 80015a0:	601a      	str	r2, [r3, #0]
		htim4.Instance->CNT = 0;
 80015a2:	4b12      	ldr	r3, [pc, #72]	; (80015ec <FreqCounterPinEXTI+0xd8>)
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	2200      	movs	r2, #0
 80015a8:	625a      	str	r2, [r3, #36]	; 0x24
 80015aa:	e004      	b.n	80015b6 <FreqCounterPinEXTI+0xa2>
	} else {
		edges++;
 80015ac:	4b0e      	ldr	r3, [pc, #56]	; (80015e8 <FreqCounterPinEXTI+0xd4>)
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	3301      	adds	r3, #1
 80015b2:	4a0d      	ldr	r2, [pc, #52]	; (80015e8 <FreqCounterPinEXTI+0xd4>)
 80015b4:	6013      	str	r3, [r2, #0]
	}

	signal_valid = true;
 80015b6:	4b0e      	ldr	r3, [pc, #56]	; (80015f0 <FreqCounterPinEXTI+0xdc>)
 80015b8:	2201      	movs	r2, #1
 80015ba:	701a      	strb	r2, [r3, #0]
	signal_detect_decay = DECAY_TIME;
 80015bc:	4b0d      	ldr	r3, [pc, #52]	; (80015f4 <FreqCounterPinEXTI+0xe0>)
 80015be:	2208      	movs	r2, #8
 80015c0:	801a      	strh	r2, [r3, #0]
	htim2.Instance->CNT = 0;
 80015c2:	4b04      	ldr	r3, [pc, #16]	; (80015d4 <FreqCounterPinEXTI+0xc0>)
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	2200      	movs	r2, #0
 80015c8:	625a      	str	r2, [r3, #36]	; 0x24
}
 80015ca:	bf00      	nop
 80015cc:	3708      	adds	r7, #8
 80015ce:	46bd      	mov	sp, r7
 80015d0:	bd80      	pop	{r7, pc}
 80015d2:	bf00      	nop
 80015d4:	20002b54 	.word	0x20002b54
 80015d8:	200000ac 	.word	0x200000ac
 80015dc:	00989680 	.word	0x00989680
 80015e0:	200000b4 	.word	0x200000b4
 80015e4:	200000b0 	.word	0x200000b0
 80015e8:	200000a8 	.word	0x200000a8
 80015ec:	20002dd4 	.word	0x20002dd4
 80015f0:	200000c0 	.word	0x200000c0
 80015f4:	200000be 	.word	0x200000be

080015f8 <generateBitstream>:
	}

	HAL_TIM_Base_Stop(&htim3);
	return wave_start;
}
void generateBitstream() {
 80015f8:	b480      	push	{r7}
 80015fa:	af00      	add	r7, sp, #0
	bitStream[0] = 1;
 80015fc:	4b11      	ldr	r3, [pc, #68]	; (8001644 <generateBitstream+0x4c>)
 80015fe:	2201      	movs	r2, #1
 8001600:	701a      	strb	r2, [r3, #0]
	bitStream[1] = 1;
 8001602:	4b10      	ldr	r3, [pc, #64]	; (8001644 <generateBitstream+0x4c>)
 8001604:	2201      	movs	r2, #1
 8001606:	705a      	strb	r2, [r3, #1]
	bitStream[2] = 1;
 8001608:	4b0e      	ldr	r3, [pc, #56]	; (8001644 <generateBitstream+0x4c>)
 800160a:	2201      	movs	r2, #1
 800160c:	709a      	strb	r2, [r3, #2]
	bitStream[3] = 0;
 800160e:	4b0d      	ldr	r3, [pc, #52]	; (8001644 <generateBitstream+0x4c>)
 8001610:	2200      	movs	r2, #0
 8001612:	70da      	strb	r2, [r3, #3]
	bitStream[4] = 0;
 8001614:	4b0b      	ldr	r3, [pc, #44]	; (8001644 <generateBitstream+0x4c>)
 8001616:	2200      	movs	r2, #0
 8001618:	711a      	strb	r2, [r3, #4]
	bitStream[5] = 0;
 800161a:	4b0a      	ldr	r3, [pc, #40]	; (8001644 <generateBitstream+0x4c>)
 800161c:	2200      	movs	r2, #0
 800161e:	715a      	strb	r2, [r3, #5]
	bitStream[6] = 1;
 8001620:	4b08      	ldr	r3, [pc, #32]	; (8001644 <generateBitstream+0x4c>)
 8001622:	2201      	movs	r2, #1
 8001624:	719a      	strb	r2, [r3, #6]
	bitStream[7] = 0;
 8001626:	4b07      	ldr	r3, [pc, #28]	; (8001644 <generateBitstream+0x4c>)
 8001628:	2200      	movs	r2, #0
 800162a:	71da      	strb	r2, [r3, #7]
	bitStream[8] = 1;
 800162c:	4b05      	ldr	r3, [pc, #20]	; (8001644 <generateBitstream+0x4c>)
 800162e:	2201      	movs	r2, #1
 8001630:	721a      	strb	r2, [r3, #8]
	bitStream[9] = 0;
 8001632:	4b04      	ldr	r3, [pc, #16]	; (8001644 <generateBitstream+0x4c>)
 8001634:	2200      	movs	r2, #0
 8001636:	725a      	strb	r2, [r3, #9]

}
 8001638:	bf00      	nop
 800163a:	46bd      	mov	sp, r7
 800163c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001640:	4770      	bx	lr
 8001642:	bf00      	nop
 8001644:	20002890 	.word	0x20002890

08001648 <initOUTData>:
void initOUTData() {
 8001648:	b580      	push	{r7, lr}
 800164a:	af00      	add	r7, sp, #0
	//edit_sineval(lowFrequency, 2 * LOWF_SAMP, 2, +0.995);
	//edit_sineval(highFrequency, 2 * HIGHF_SAMP, 2, +0.99);
	generateBitstream();
 800164c:	f7ff ffd4 	bl	80015f8 <generateBitstream>
}
 8001650:	bf00      	nop
 8001652:	bd80      	pop	{r7, pc}

08001654 <pertobit>:
uint16_t	signal_detect_decay = 0;			//Pseudo timer to detect if value is valid
bool		signal_valid = false;					//Determines if frequency being read is a valid bit
uint16_t trackBit = 0;
uint16_t bitSaveCount = 0;

int pertobit(uint32_t inputPeriod) {
 8001654:	b580      	push	{r7, lr}
 8001656:	b084      	sub	sp, #16
 8001658:	af00      	add	r7, sp, #0
 800165a:	6078      	str	r0, [r7, #4]
	int freq = PCONVERT / inputPeriod;
 800165c:	4a1f      	ldr	r2, [pc, #124]	; (80016dc <pertobit+0x88>)
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	fbb2 f3f3 	udiv	r3, r2, r3
 8001664:	60fb      	str	r3, [r7, #12]

//	sprintf(uartData, "Recieved frequency = %d\r\n",freq);
//	HAL_UART_Transmit(&huart2, uartData, strlen(uartData), 10);

	//return freq;
	if ((HIGHFREQ - FREQDEV < freq) && (freq < HIGHFREQ + FREQDEV)){
 8001666:	68fb      	ldr	r3, [r7, #12]
 8001668:	f240 726c 	movw	r2, #1900	; 0x76c
 800166c:	4293      	cmp	r3, r2
 800166e:	dd15      	ble.n	800169c <pertobit+0x48>
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	f640 12c3 	movw	r2, #2499	; 0x9c3
 8001676:	4293      	cmp	r3, r2
 8001678:	dc10      	bgt.n	800169c <pertobit+0x48>
		sprintf(uartData, "Recieved frequency = %d\r\n",freq);
 800167a:	68fa      	ldr	r2, [r7, #12]
 800167c:	4918      	ldr	r1, [pc, #96]	; (80016e0 <pertobit+0x8c>)
 800167e:	4819      	ldr	r0, [pc, #100]	; (80016e4 <pertobit+0x90>)
 8001680:	f004 fc3e 	bl	8005f00 <siprintf>
		HAL_UART_Transmit(&huart2, uartData, strlen(uartData), 10);
 8001684:	4817      	ldr	r0, [pc, #92]	; (80016e4 <pertobit+0x90>)
 8001686:	f7fe fdc3 	bl	8000210 <strlen>
 800168a:	4603      	mov	r3, r0
 800168c:	b29a      	uxth	r2, r3
 800168e:	230a      	movs	r3, #10
 8001690:	4914      	ldr	r1, [pc, #80]	; (80016e4 <pertobit+0x90>)
 8001692:	4815      	ldr	r0, [pc, #84]	; (80016e8 <pertobit+0x94>)
 8001694:	f003 fcf3 	bl	800507e <HAL_UART_Transmit>
		return 1;
 8001698:	2301      	movs	r3, #1
 800169a:	e01b      	b.n	80016d4 <pertobit+0x80>
	}
	else if ((LOWFREQ - FREQDEV < freq) && (freq < LOWFREQ + FREQDEV)){
 800169c:	68fb      	ldr	r3, [r7, #12]
 800169e:	f5b3 7f61 	cmp.w	r3, #900	; 0x384
 80016a2:	dd15      	ble.n	80016d0 <pertobit+0x7c>
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	f240 52db 	movw	r2, #1499	; 0x5db
 80016aa:	4293      	cmp	r3, r2
 80016ac:	dc10      	bgt.n	80016d0 <pertobit+0x7c>
		sprintf(uartData, "Recieved frequency = %d\r\n",freq);
 80016ae:	68fa      	ldr	r2, [r7, #12]
 80016b0:	490b      	ldr	r1, [pc, #44]	; (80016e0 <pertobit+0x8c>)
 80016b2:	480c      	ldr	r0, [pc, #48]	; (80016e4 <pertobit+0x90>)
 80016b4:	f004 fc24 	bl	8005f00 <siprintf>
		HAL_UART_Transmit(&huart2, uartData, strlen(uartData), 10);
 80016b8:	480a      	ldr	r0, [pc, #40]	; (80016e4 <pertobit+0x90>)
 80016ba:	f7fe fda9 	bl	8000210 <strlen>
 80016be:	4603      	mov	r3, r0
 80016c0:	b29a      	uxth	r2, r3
 80016c2:	230a      	movs	r3, #10
 80016c4:	4907      	ldr	r1, [pc, #28]	; (80016e4 <pertobit+0x90>)
 80016c6:	4808      	ldr	r0, [pc, #32]	; (80016e8 <pertobit+0x94>)
 80016c8:	f003 fcd9 	bl	800507e <HAL_UART_Transmit>
		return 0;
 80016cc:	2300      	movs	r3, #0
 80016ce:	e001      	b.n	80016d4 <pertobit+0x80>
	}
	else
//		sprintf(uartData, "Recieved frequency = %d\r\n",freq);
//		HAL_UART_Transmit(&huart2, uartData, strlen(uartData), 10);
		return -1;
 80016d0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80016d4:	4618      	mov	r0, r3
 80016d6:	3710      	adds	r7, #16
 80016d8:	46bd      	mov	sp, r7
 80016da:	bd80      	pop	{r7, pc}
 80016dc:	00989680 	.word	0x00989680
 80016e0:	08006ac8 	.word	0x08006ac8
 80016e4:	20001cd8 	.word	0x20001cd8
 80016e8:	20002b94 	.word	0x20002b94

080016ec <loadBit>:
int loadBit(){
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b086      	sub	sp, #24
 80016f0:	af00      	add	r7, sp, #0
	int startbit;
	int currbit = -1;
 80016f2:	f04f 33ff 	mov.w	r3, #4294967295
 80016f6:	617b      	str	r3, [r7, #20]
	int loopCount = 0;
 80016f8:	2300      	movs	r3, #0
 80016fa:	613b      	str	r3, [r7, #16]
	int checkCount;
	bool goodbit = false;
 80016fc:	2300      	movs	r3, #0
 80016fe:	72fb      	strb	r3, [r7, #11]

	startbit = pertobit(periodBuffer[trackBit]);
 8001700:	4b31      	ldr	r3, [pc, #196]	; (80017c8 <loadBit+0xdc>)
 8001702:	881b      	ldrh	r3, [r3, #0]
 8001704:	461a      	mov	r2, r3
 8001706:	4b31      	ldr	r3, [pc, #196]	; (80017cc <loadBit+0xe0>)
 8001708:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800170c:	4618      	mov	r0, r3
 800170e:	f7ff ffa1 	bl	8001654 <pertobit>
 8001712:	6078      	str	r0, [r7, #4]
//	sprintf(uartData, "startbit = %d\n",startbit);
//	HAL_UART_Transmit(&huart2, uartData, strlen(uartData), 10);
	//Increment trackBit
	trackBit++;
 8001714:	4b2c      	ldr	r3, [pc, #176]	; (80017c8 <loadBit+0xdc>)
 8001716:	881b      	ldrh	r3, [r3, #0]
 8001718:	3301      	adds	r3, #1
 800171a:	b29a      	uxth	r2, r3
 800171c:	4b2a      	ldr	r3, [pc, #168]	; (80017c8 <loadBit+0xdc>)
 800171e:	801a      	strh	r2, [r3, #0]
	if (trackBit >= RX_BUFFERSIZE)
 8001720:	4b29      	ldr	r3, [pc, #164]	; (80017c8 <loadBit+0xdc>)
 8001722:	881b      	ldrh	r3, [r3, #0]
 8001724:	2b7f      	cmp	r3, #127	; 0x7f
 8001726:	d902      	bls.n	800172e <loadBit+0x42>
		trackBit = 0;
 8001728:	4b27      	ldr	r3, [pc, #156]	; (80017c8 <loadBit+0xdc>)
 800172a:	2200      	movs	r2, #0
 800172c:	801a      	strh	r2, [r3, #0]

	if(startbit==1){
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	2b01      	cmp	r3, #1
 8001732:	d102      	bne.n	800173a <loadBit+0x4e>
		checkCount = 3;
 8001734:	2303      	movs	r3, #3
 8001736:	60fb      	str	r3, [r7, #12]
 8001738:	e02f      	b.n	800179a <loadBit+0xae>
	}
	else if(startbit==0){
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	2b00      	cmp	r3, #0
 800173e:	d102      	bne.n	8001746 <loadBit+0x5a>
		checkCount = 1;
 8001740:	2301      	movs	r3, #1
 8001742:	60fb      	str	r3, [r7, #12]
 8001744:	e029      	b.n	800179a <loadBit+0xae>
	}
	else {
		checkCount = 0;
 8001746:	2300      	movs	r3, #0
 8001748:	60fb      	str	r3, [r7, #12]
	}

	//Valiate startbit value
	while(loopCount<checkCount){
 800174a:	e026      	b.n	800179a <loadBit+0xae>
		currbit = pertobit(periodBuffer[trackBit]);
 800174c:	4b1e      	ldr	r3, [pc, #120]	; (80017c8 <loadBit+0xdc>)
 800174e:	881b      	ldrh	r3, [r3, #0]
 8001750:	461a      	mov	r2, r3
 8001752:	4b1e      	ldr	r3, [pc, #120]	; (80017cc <loadBit+0xe0>)
 8001754:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001758:	4618      	mov	r0, r3
 800175a:	f7ff ff7b 	bl	8001654 <pertobit>
 800175e:	6178      	str	r0, [r7, #20]

		//Good bit
		if(startbit==currbit){
 8001760:	687a      	ldr	r2, [r7, #4]
 8001762:	697b      	ldr	r3, [r7, #20]
 8001764:	429a      	cmp	r2, r3
 8001766:	d10c      	bne.n	8001782 <loadBit+0x96>
			goodbit = true;
 8001768:	2301      	movs	r3, #1
 800176a:	72fb      	strb	r3, [r7, #11]
			goodbit = false;
			break;
		}

		//Increment trackBit
		trackBit++;
 800176c:	4b16      	ldr	r3, [pc, #88]	; (80017c8 <loadBit+0xdc>)
 800176e:	881b      	ldrh	r3, [r3, #0]
 8001770:	3301      	adds	r3, #1
 8001772:	b29a      	uxth	r2, r3
 8001774:	4b14      	ldr	r3, [pc, #80]	; (80017c8 <loadBit+0xdc>)
 8001776:	801a      	strh	r2, [r3, #0]
		if (trackBit >= RX_BUFFERSIZE)
 8001778:	4b13      	ldr	r3, [pc, #76]	; (80017c8 <loadBit+0xdc>)
 800177a:	881b      	ldrh	r3, [r3, #0]
 800177c:	2b7f      	cmp	r3, #127	; 0x7f
 800177e:	d909      	bls.n	8001794 <loadBit+0xa8>
 8001780:	e005      	b.n	800178e <loadBit+0xa2>
			currbit = -1;
 8001782:	f04f 33ff 	mov.w	r3, #4294967295
 8001786:	617b      	str	r3, [r7, #20]
			goodbit = false;
 8001788:	2300      	movs	r3, #0
 800178a:	72fb      	strb	r3, [r7, #11]
			break;
 800178c:	e009      	b.n	80017a2 <loadBit+0xb6>
			trackBit = 0;
 800178e:	4b0e      	ldr	r3, [pc, #56]	; (80017c8 <loadBit+0xdc>)
 8001790:	2200      	movs	r2, #0
 8001792:	801a      	strh	r2, [r3, #0]
		loopCount++;
 8001794:	693b      	ldr	r3, [r7, #16]
 8001796:	3301      	adds	r3, #1
 8001798:	613b      	str	r3, [r7, #16]
	while(loopCount<checkCount){
 800179a:	693a      	ldr	r2, [r7, #16]
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	429a      	cmp	r2, r3
 80017a0:	dbd4      	blt.n	800174c <loadBit+0x60>
	}

	//Increment bitSaveCount
	bitSaveCount++;
 80017a2:	4b0b      	ldr	r3, [pc, #44]	; (80017d0 <loadBit+0xe4>)
 80017a4:	881b      	ldrh	r3, [r3, #0]
 80017a6:	3301      	adds	r3, #1
 80017a8:	b29a      	uxth	r2, r3
 80017aa:	4b09      	ldr	r3, [pc, #36]	; (80017d0 <loadBit+0xe4>)
 80017ac:	801a      	strh	r2, [r3, #0]
	if (bitSaveCount >= RX_BUFFERSIZE)
 80017ae:	4b08      	ldr	r3, [pc, #32]	; (80017d0 <loadBit+0xe4>)
 80017b0:	881b      	ldrh	r3, [r3, #0]
 80017b2:	2b7f      	cmp	r3, #127	; 0x7f
 80017b4:	d902      	bls.n	80017bc <loadBit+0xd0>
		bitSaveCount = 0;
 80017b6:	4b06      	ldr	r3, [pc, #24]	; (80017d0 <loadBit+0xe4>)
 80017b8:	2200      	movs	r2, #0
 80017ba:	801a      	strh	r2, [r3, #0]

	return currbit;
 80017bc:	697b      	ldr	r3, [r7, #20]
}
 80017be:	4618      	mov	r0, r3
 80017c0:	3718      	adds	r7, #24
 80017c2:	46bd      	mov	sp, r7
 80017c4:	bd80      	pop	{r7, pc}
 80017c6:	bf00      	nop
 80017c8:	200000c2 	.word	0x200000c2
 80017cc:	2000293c 	.word	0x2000293c
 80017d0:	200000c4 	.word	0x200000c4

080017d4 <loadOctet>:
int loadOctet(bool* bufferptr) {
 80017d4:	b5b0      	push	{r4, r5, r7, lr}
 80017d6:	b088      	sub	sp, #32
 80017d8:	af00      	add	r7, sp, #0
 80017da:	6078      	str	r0, [r7, #4]
	int bit;
	bool myPtr[8];
	bool isFlag = true;
 80017dc:	2301      	movs	r3, #1
 80017de:	77fb      	strb	r3, [r7, #31]

	for (int i = 0; i < 8; i++) {
 80017e0:	2300      	movs	r3, #0
 80017e2:	61bb      	str	r3, [r7, #24]
 80017e4:	e043      	b.n	800186e <loadOctet+0x9a>
		bit = loadBit();
 80017e6:	f7ff ff81 	bl	80016ec <loadBit>
 80017ea:	6138      	str	r0, [r7, #16]

		sprintf(uartData, "bit[%d] = %d \n",i,bit);
 80017ec:	693b      	ldr	r3, [r7, #16]
 80017ee:	69ba      	ldr	r2, [r7, #24]
 80017f0:	4955      	ldr	r1, [pc, #340]	; (8001948 <loadOctet+0x174>)
 80017f2:	4856      	ldr	r0, [pc, #344]	; (800194c <loadOctet+0x178>)
 80017f4:	f004 fb84 	bl	8005f00 <siprintf>
		HAL_UART_Transmit(&huart2, uartData, strlen(uartData), 10);
 80017f8:	4854      	ldr	r0, [pc, #336]	; (800194c <loadOctet+0x178>)
 80017fa:	f7fe fd09 	bl	8000210 <strlen>
 80017fe:	4603      	mov	r3, r0
 8001800:	b29a      	uxth	r2, r3
 8001802:	230a      	movs	r3, #10
 8001804:	4951      	ldr	r1, [pc, #324]	; (800194c <loadOctet+0x178>)
 8001806:	4852      	ldr	r0, [pc, #328]	; (8001950 <loadOctet+0x17c>)
 8001808:	f003 fc39 	bl	800507e <HAL_UART_Transmit>

        if(bit < 0){
 800180c:	693b      	ldr	r3, [r7, #16]
 800180e:	2b00      	cmp	r3, #0
 8001810:	da11      	bge.n	8001836 <loadOctet+0x62>
    		sprintf(uartData, "bit %d was bad\n",i);
 8001812:	69ba      	ldr	r2, [r7, #24]
 8001814:	494f      	ldr	r1, [pc, #316]	; (8001954 <loadOctet+0x180>)
 8001816:	484d      	ldr	r0, [pc, #308]	; (800194c <loadOctet+0x178>)
 8001818:	f004 fb72 	bl	8005f00 <siprintf>
    		HAL_UART_Transmit(&huart2, uartData, strlen(uartData), 10);
 800181c:	484b      	ldr	r0, [pc, #300]	; (800194c <loadOctet+0x178>)
 800181e:	f7fe fcf7 	bl	8000210 <strlen>
 8001822:	4603      	mov	r3, r0
 8001824:	b29a      	uxth	r2, r3
 8001826:	230a      	movs	r3, #10
 8001828:	4948      	ldr	r1, [pc, #288]	; (800194c <loadOctet+0x178>)
 800182a:	4849      	ldr	r0, [pc, #292]	; (8001950 <loadOctet+0x17c>)
 800182c:	f003 fc27 	bl	800507e <HAL_UART_Transmit>
        	return -1;
 8001830:	f04f 33ff 	mov.w	r3, #4294967295
 8001834:	e083      	b.n	800193e <loadOctet+0x16a>
        }
		myPtr[i] = bit;
 8001836:	693b      	ldr	r3, [r7, #16]
 8001838:	2b00      	cmp	r3, #0
 800183a:	bf14      	ite	ne
 800183c:	2301      	movne	r3, #1
 800183e:	2300      	moveq	r3, #0
 8001840:	b2d9      	uxtb	r1, r3
 8001842:	f107 0208 	add.w	r2, r7, #8
 8001846:	69bb      	ldr	r3, [r7, #24]
 8001848:	4413      	add	r3, r2
 800184a:	460a      	mov	r2, r1
 800184c:	701a      	strb	r2, [r3, #0]
        if(myPtr[i] != AX25TBYTE[i]){
 800184e:	f107 0208 	add.w	r2, r7, #8
 8001852:	69bb      	ldr	r3, [r7, #24]
 8001854:	4413      	add	r3, r2
 8001856:	781a      	ldrb	r2, [r3, #0]
 8001858:	493f      	ldr	r1, [pc, #252]	; (8001958 <loadOctet+0x184>)
 800185a:	69bb      	ldr	r3, [r7, #24]
 800185c:	440b      	add	r3, r1
 800185e:	781b      	ldrb	r3, [r3, #0]
 8001860:	429a      	cmp	r2, r3
 8001862:	d001      	beq.n	8001868 <loadOctet+0x94>
        	isFlag = false;
 8001864:	2300      	movs	r3, #0
 8001866:	77fb      	strb	r3, [r7, #31]
	for (int i = 0; i < 8; i++) {
 8001868:	69bb      	ldr	r3, [r7, #24]
 800186a:	3301      	adds	r3, #1
 800186c:	61bb      	str	r3, [r7, #24]
 800186e:	69bb      	ldr	r3, [r7, #24]
 8001870:	2b07      	cmp	r3, #7
 8001872:	ddb8      	ble.n	80017e6 <loadOctet+0x12>
        }
    }
	//If this is not a flag, copy the values into the buffer pointer
	if(!isFlag){
 8001874:	7ffb      	ldrb	r3, [r7, #31]
 8001876:	f083 0301 	eor.w	r3, r3, #1
 800187a:	b2db      	uxtb	r3, r3
 800187c:	2b00      	cmp	r3, #0
 800187e:	d05d      	beq.n	800193c <loadOctet+0x168>
		sprintf(uartData, "Printing octet [MSB:LSB]= ");
 8001880:	4a32      	ldr	r2, [pc, #200]	; (800194c <loadOctet+0x178>)
 8001882:	4b36      	ldr	r3, [pc, #216]	; (800195c <loadOctet+0x188>)
 8001884:	4615      	mov	r5, r2
 8001886:	461c      	mov	r4, r3
 8001888:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800188a:	6028      	str	r0, [r5, #0]
 800188c:	6069      	str	r1, [r5, #4]
 800188e:	60aa      	str	r2, [r5, #8]
 8001890:	60eb      	str	r3, [r5, #12]
 8001892:	cc03      	ldmia	r4!, {r0, r1}
 8001894:	6128      	str	r0, [r5, #16]
 8001896:	6169      	str	r1, [r5, #20]
 8001898:	8823      	ldrh	r3, [r4, #0]
 800189a:	78a2      	ldrb	r2, [r4, #2]
 800189c:	832b      	strh	r3, [r5, #24]
 800189e:	4613      	mov	r3, r2
 80018a0:	76ab      	strb	r3, [r5, #26]
		HAL_UART_Transmit(&huart2, uartData, strlen(uartData), 10);
 80018a2:	482a      	ldr	r0, [pc, #168]	; (800194c <loadOctet+0x178>)
 80018a4:	f7fe fcb4 	bl	8000210 <strlen>
 80018a8:	4603      	mov	r3, r0
 80018aa:	b29a      	uxth	r2, r3
 80018ac:	230a      	movs	r3, #10
 80018ae:	4927      	ldr	r1, [pc, #156]	; (800194c <loadOctet+0x178>)
 80018b0:	4827      	ldr	r0, [pc, #156]	; (8001950 <loadOctet+0x17c>)
 80018b2:	f003 fbe4 	bl	800507e <HAL_UART_Transmit>

		for(int i = 0;i<8;i++){
 80018b6:	2300      	movs	r3, #0
 80018b8:	617b      	str	r3, [r7, #20]
 80018ba:	e02c      	b.n	8001916 <loadOctet+0x142>
			bufferptr[7-i] = (myPtr[7-i]==1)?true:false;
 80018bc:	697b      	ldr	r3, [r7, #20]
 80018be:	f1c3 0307 	rsb	r3, r3, #7
 80018c2:	f107 0220 	add.w	r2, r7, #32
 80018c6:	4413      	add	r3, r2
 80018c8:	f813 2c18 	ldrb.w	r2, [r3, #-24]
 80018cc:	697b      	ldr	r3, [r7, #20]
 80018ce:	f1c3 0307 	rsb	r3, r3, #7
 80018d2:	4619      	mov	r1, r3
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	440b      	add	r3, r1
 80018d8:	701a      	strb	r2, [r3, #0]
			rxBit_count++;
 80018da:	4b21      	ldr	r3, [pc, #132]	; (8001960 <loadOctet+0x18c>)
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	3301      	adds	r3, #1
 80018e0:	4a1f      	ldr	r2, [pc, #124]	; (8001960 <loadOctet+0x18c>)
 80018e2:	6013      	str	r3, [r2, #0]
			sprintf(uartData, " %d ",bufferptr[7-i]);
 80018e4:	697b      	ldr	r3, [r7, #20]
 80018e6:	f1c3 0307 	rsb	r3, r3, #7
 80018ea:	461a      	mov	r2, r3
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	4413      	add	r3, r2
 80018f0:	781b      	ldrb	r3, [r3, #0]
 80018f2:	461a      	mov	r2, r3
 80018f4:	491b      	ldr	r1, [pc, #108]	; (8001964 <loadOctet+0x190>)
 80018f6:	4815      	ldr	r0, [pc, #84]	; (800194c <loadOctet+0x178>)
 80018f8:	f004 fb02 	bl	8005f00 <siprintf>
			HAL_UART_Transmit(&huart2, uartData, strlen(uartData), 10);
 80018fc:	4813      	ldr	r0, [pc, #76]	; (800194c <loadOctet+0x178>)
 80018fe:	f7fe fc87 	bl	8000210 <strlen>
 8001902:	4603      	mov	r3, r0
 8001904:	b29a      	uxth	r2, r3
 8001906:	230a      	movs	r3, #10
 8001908:	4910      	ldr	r1, [pc, #64]	; (800194c <loadOctet+0x178>)
 800190a:	4811      	ldr	r0, [pc, #68]	; (8001950 <loadOctet+0x17c>)
 800190c:	f003 fbb7 	bl	800507e <HAL_UART_Transmit>
		for(int i = 0;i<8;i++){
 8001910:	697b      	ldr	r3, [r7, #20]
 8001912:	3301      	adds	r3, #1
 8001914:	617b      	str	r3, [r7, #20]
 8001916:	697b      	ldr	r3, [r7, #20]
 8001918:	2b07      	cmp	r3, #7
 800191a:	ddcf      	ble.n	80018bc <loadOctet+0xe8>
		}
		sprintf(uartData, "\r\n");
 800191c:	4b0b      	ldr	r3, [pc, #44]	; (800194c <loadOctet+0x178>)
 800191e:	4a12      	ldr	r2, [pc, #72]	; (8001968 <loadOctet+0x194>)
 8001920:	8811      	ldrh	r1, [r2, #0]
 8001922:	7892      	ldrb	r2, [r2, #2]
 8001924:	8019      	strh	r1, [r3, #0]
 8001926:	709a      	strb	r2, [r3, #2]
		HAL_UART_Transmit(&huart2, uartData, strlen(uartData), 10);
 8001928:	4808      	ldr	r0, [pc, #32]	; (800194c <loadOctet+0x178>)
 800192a:	f7fe fc71 	bl	8000210 <strlen>
 800192e:	4603      	mov	r3, r0
 8001930:	b29a      	uxth	r2, r3
 8001932:	230a      	movs	r3, #10
 8001934:	4905      	ldr	r1, [pc, #20]	; (800194c <loadOctet+0x178>)
 8001936:	4806      	ldr	r0, [pc, #24]	; (8001950 <loadOctet+0x17c>)
 8001938:	f003 fba1 	bl	800507e <HAL_UART_Transmit>
	}
	return isFlag;
 800193c:	7ffb      	ldrb	r3, [r7, #31]
}
 800193e:	4618      	mov	r0, r3
 8001940:	3720      	adds	r7, #32
 8001942:	46bd      	mov	sp, r7
 8001944:	bdb0      	pop	{r4, r5, r7, pc}
 8001946:	bf00      	nop
 8001948:	08006ae4 	.word	0x08006ae4
 800194c:	20001cd8 	.word	0x20001cd8
 8001950:	20002b94 	.word	0x20002b94
 8001954:	08006af4 	.word	0x08006af4
 8001958:	20000008 	.word	0x20000008
 800195c:	08006b04 	.word	0x08006b04
 8001960:	200000a0 	.word	0x200000a0
 8001964:	08006b20 	.word	0x08006b20
 8001968:	08006b28 	.word	0x08006b28

0800196c <streamGet>:
int streamGet() {
 800196c:	b5b0      	push	{r4, r5, r7, lr}
 800196e:	b090      	sub	sp, #64	; 0x40
 8001970:	af00      	add	r7, sp, #0
	struct PACKET_STRUCT* local_packet = &global_packet;
 8001972:	4b88      	ldr	r3, [pc, #544]	; (8001b94 <streamGet+0x228>)
 8001974:	62bb      	str	r3, [r7, #40]	; 0x28

	int byteArray[8];
	int max_octets = (int)(AX25_PACKET_MAX)/8;
 8001976:	f240 134b 	movw	r3, #331	; 0x14b
 800197a:	627b      	str	r3, [r7, #36]	; 0x24
	int octet_count,good_octet;
	bool gotflag;

	//Just do this unless we need to toggle
	while(!changeMode){
 800197c:	e0fb      	b.n	8001b76 <streamGet+0x20a>
		gotflag = false;
 800197e:	2300      	movs	r3, #0
 8001980:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

		//Slide bits
		for(int i = 0; i < 7; i++){
 8001984:	2300      	movs	r3, #0
 8001986:	633b      	str	r3, [r7, #48]	; 0x30
 8001988:	e011      	b.n	80019ae <streamGet+0x42>
			byteArray[i] = byteArray[i+1];
 800198a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800198c:	3301      	adds	r3, #1
 800198e:	009b      	lsls	r3, r3, #2
 8001990:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8001994:	4413      	add	r3, r2
 8001996:	f853 2c3c 	ldr.w	r2, [r3, #-60]
 800199a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800199c:	009b      	lsls	r3, r3, #2
 800199e:	f107 0140 	add.w	r1, r7, #64	; 0x40
 80019a2:	440b      	add	r3, r1
 80019a4:	f843 2c3c 	str.w	r2, [r3, #-60]
		for(int i = 0; i < 7; i++){
 80019a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80019aa:	3301      	adds	r3, #1
 80019ac:	633b      	str	r3, [r7, #48]	; 0x30
 80019ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80019b0:	2b06      	cmp	r3, #6
 80019b2:	ddea      	ble.n	800198a <streamGet+0x1e>
		}
		byteArray[7] = loadBit();
 80019b4:	f7ff fe9a 	bl	80016ec <loadBit>
 80019b8:	4603      	mov	r3, r0
 80019ba:	623b      	str	r3, [r7, #32]
//			HAL_UART_Transmit(&huart2, uartData, strlen(uartData), 10);
//		}
//		sprintf(uartData, "Current octet:");
//		HAL_UART_Transmit(&huart2, uartData, strlen(uartData), 10);
		//Detect AX25 flag bytes
		for(int i = 0;i < 8; i++){
 80019bc:	2300      	movs	r3, #0
 80019be:	62fb      	str	r3, [r7, #44]	; 0x2c
 80019c0:	e019      	b.n	80019f6 <streamGet+0x8a>
//			sprintf(uartData, " %d ",byteArray[i]);
//			HAL_UART_Transmit(&huart2, uartData, strlen(uartData), 10);

			//If the byte isn't lined up, break loop
			if(byteArray[i]!=AX25TBYTE[i]) {
 80019c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80019c4:	009b      	lsls	r3, r3, #2
 80019c6:	f107 0240 	add.w	r2, r7, #64	; 0x40
 80019ca:	4413      	add	r3, r2
 80019cc:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 80019d0:	4971      	ldr	r1, [pc, #452]	; (8001b98 <streamGet+0x22c>)
 80019d2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80019d4:	440a      	add	r2, r1
 80019d6:	7812      	ldrb	r2, [r2, #0]
 80019d8:	4293      	cmp	r3, r2
 80019da:	d003      	beq.n	80019e4 <streamGet+0x78>
				gotflag = false;
 80019dc:	2300      	movs	r3, #0
 80019de:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
				break;
 80019e2:	e00b      	b.n	80019fc <streamGet+0x90>
			}
			//If the loop makes it to the lowest bit, the flag should be lined up
			else if(i==7){
 80019e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80019e6:	2b07      	cmp	r3, #7
 80019e8:	d102      	bne.n	80019f0 <streamGet+0x84>
				gotflag = true;
 80019ea:	2301      	movs	r3, #1
 80019ec:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		for(int i = 0;i < 8; i++){
 80019f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80019f2:	3301      	adds	r3, #1
 80019f4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80019f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80019f8:	2b07      	cmp	r3, #7
 80019fa:	dde2      	ble.n	80019c2 <streamGet+0x56>
//		sprintf(uartData, "\n");
//		HAL_UART_Transmit(&huart2, uartData, strlen(uartData), 10);


		//Got flag
		if(gotflag){
 80019fc:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	f000 80b8 	beq.w	8001b76 <streamGet+0x20a>
			sprintf(uartData, "Start AX.25 Flag Detected\r\n");
 8001a06:	4a65      	ldr	r2, [pc, #404]	; (8001b9c <streamGet+0x230>)
 8001a08:	4b65      	ldr	r3, [pc, #404]	; (8001ba0 <streamGet+0x234>)
 8001a0a:	4615      	mov	r5, r2
 8001a0c:	461c      	mov	r4, r3
 8001a0e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001a10:	6028      	str	r0, [r5, #0]
 8001a12:	6069      	str	r1, [r5, #4]
 8001a14:	60aa      	str	r2, [r5, #8]
 8001a16:	60eb      	str	r3, [r5, #12]
 8001a18:	cc07      	ldmia	r4!, {r0, r1, r2}
 8001a1a:	6128      	str	r0, [r5, #16]
 8001a1c:	6169      	str	r1, [r5, #20]
 8001a1e:	61aa      	str	r2, [r5, #24]
			HAL_UART_Transmit(&huart2, uartData, strlen(uartData), 10);
 8001a20:	485e      	ldr	r0, [pc, #376]	; (8001b9c <streamGet+0x230>)
 8001a22:	f7fe fbf5 	bl	8000210 <strlen>
 8001a26:	4603      	mov	r3, r0
 8001a28:	b29a      	uxth	r2, r3
 8001a2a:	230a      	movs	r3, #10
 8001a2c:	495b      	ldr	r1, [pc, #364]	; (8001b9c <streamGet+0x230>)
 8001a2e:	485d      	ldr	r0, [pc, #372]	; (8001ba4 <streamGet+0x238>)
 8001a30:	f003 fb25 	bl	800507e <HAL_UART_Transmit>
			octet_count  = 0;
 8001a34:	2300      	movs	r3, #0
 8001a36:	63fb      	str	r3, [r7, #60]	; 0x3c

			//Until AX.25 buffer overflows, continue reading octets
			good_octet = 0;
 8001a38:	2300      	movs	r3, #0
 8001a3a:	63bb      	str	r3, [r7, #56]	; 0x38
			while( (good_octet==0) && (octet_count < max_octets) ){
 8001a3c:	e01a      	b.n	8001a74 <streamGet+0x108>
				good_octet = loadOctet(&local_packet->AX25_PACKET[octet_count*8]);
 8001a3e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001a40:	00db      	lsls	r3, r3, #3
 8001a42:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001a44:	4413      	add	r3, r2
 8001a46:	4618      	mov	r0, r3
 8001a48:	f7ff fec4 	bl	80017d4 <loadOctet>
 8001a4c:	63b8      	str	r0, [r7, #56]	; 0x38
				sprintf(uartData, "Loaded octet %d out of %d\r\n",octet_count,max_octets);
 8001a4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a50:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001a52:	4955      	ldr	r1, [pc, #340]	; (8001ba8 <streamGet+0x23c>)
 8001a54:	4851      	ldr	r0, [pc, #324]	; (8001b9c <streamGet+0x230>)
 8001a56:	f004 fa53 	bl	8005f00 <siprintf>
				//sprintf(uartData, "good_octet: %d\r\n",good_octet);
				HAL_UART_Transmit(&huart2, uartData, strlen(uartData), 10);
 8001a5a:	4850      	ldr	r0, [pc, #320]	; (8001b9c <streamGet+0x230>)
 8001a5c:	f7fe fbd8 	bl	8000210 <strlen>
 8001a60:	4603      	mov	r3, r0
 8001a62:	b29a      	uxth	r2, r3
 8001a64:	230a      	movs	r3, #10
 8001a66:	494d      	ldr	r1, [pc, #308]	; (8001b9c <streamGet+0x230>)
 8001a68:	484e      	ldr	r0, [pc, #312]	; (8001ba4 <streamGet+0x238>)
 8001a6a:	f003 fb08 	bl	800507e <HAL_UART_Transmit>

				octet_count+=1;
 8001a6e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001a70:	3301      	adds	r3, #1
 8001a72:	63fb      	str	r3, [r7, #60]	; 0x3c
			while( (good_octet==0) && (octet_count < max_octets) ){
 8001a74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d103      	bne.n	8001a82 <streamGet+0x116>
 8001a7a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001a7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a7e:	429a      	cmp	r2, r3
 8001a80:	dbdd      	blt.n	8001a3e <streamGet+0xd2>
			}
			//If an octet was bad, this was a bad packet
			if(good_octet!=1){
 8001a82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001a84:	2b01      	cmp	r3, #1
 8001a86:	d012      	beq.n	8001aae <streamGet+0x142>
				sprintf(uartData, "Bad packet! Detected bad signal.\n\n",octet_count);
 8001a88:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001a8a:	4948      	ldr	r1, [pc, #288]	; (8001bac <streamGet+0x240>)
 8001a8c:	4843      	ldr	r0, [pc, #268]	; (8001b9c <streamGet+0x230>)
 8001a8e:	f004 fa37 	bl	8005f00 <siprintf>
				HAL_UART_Transmit(&huart2, uartData, strlen(uartData), 10);
 8001a92:	4842      	ldr	r0, [pc, #264]	; (8001b9c <streamGet+0x230>)
 8001a94:	f7fe fbbc 	bl	8000210 <strlen>
 8001a98:	4603      	mov	r3, r0
 8001a9a:	b29a      	uxth	r2, r3
 8001a9c:	230a      	movs	r3, #10
 8001a9e:	493f      	ldr	r1, [pc, #252]	; (8001b9c <streamGet+0x230>)
 8001aa0:	4840      	ldr	r0, [pc, #256]	; (8001ba4 <streamGet+0x238>)
 8001aa2:	f003 faec 	bl	800507e <HAL_UART_Transmit>
				//for(int i = 0;i<)
				gotflag = false;
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8001aac:	e063      	b.n	8001b76 <streamGet+0x20a>
			}
			//If ax.25 buffer overflows
			else if(octet_count >= max_octets){
 8001aae:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001ab0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ab2:	429a      	cmp	r2, r3
 8001ab4:	db12      	blt.n	8001adc <streamGet+0x170>
				sprintf(uartData, "Bad packet! Not enough octets\r\n\n",octet_count);
 8001ab6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001ab8:	493d      	ldr	r1, [pc, #244]	; (8001bb0 <streamGet+0x244>)
 8001aba:	4838      	ldr	r0, [pc, #224]	; (8001b9c <streamGet+0x230>)
 8001abc:	f004 fa20 	bl	8005f00 <siprintf>
				HAL_UART_Transmit(&huart2, uartData, strlen(uartData), 10);
 8001ac0:	4836      	ldr	r0, [pc, #216]	; (8001b9c <streamGet+0x230>)
 8001ac2:	f7fe fba5 	bl	8000210 <strlen>
 8001ac6:	4603      	mov	r3, r0
 8001ac8:	b29a      	uxth	r2, r3
 8001aca:	230a      	movs	r3, #10
 8001acc:	4933      	ldr	r1, [pc, #204]	; (8001b9c <streamGet+0x230>)
 8001ace:	4835      	ldr	r0, [pc, #212]	; (8001ba4 <streamGet+0x238>)
 8001ad0:	f003 fad5 	bl	800507e <HAL_UART_Transmit>
				gotflag = false;
 8001ad4:	2300      	movs	r3, #0
 8001ad6:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8001ada:	e04c      	b.n	8001b76 <streamGet+0x20a>
			}
			//
			else if(octet_count == 1){
 8001adc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001ade:	2b01      	cmp	r3, #1
 8001ae0:	d12d      	bne.n	8001b3e <streamGet+0x1d2>
				sprintf(uartData, "Stop AX.25 Flag Detected\r\n");
 8001ae2:	4a2e      	ldr	r2, [pc, #184]	; (8001b9c <streamGet+0x230>)
 8001ae4:	4b33      	ldr	r3, [pc, #204]	; (8001bb4 <streamGet+0x248>)
 8001ae6:	4615      	mov	r5, r2
 8001ae8:	461c      	mov	r4, r3
 8001aea:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001aec:	6028      	str	r0, [r5, #0]
 8001aee:	6069      	str	r1, [r5, #4]
 8001af0:	60aa      	str	r2, [r5, #8]
 8001af2:	60eb      	str	r3, [r5, #12]
 8001af4:	cc03      	ldmia	r4!, {r0, r1}
 8001af6:	6128      	str	r0, [r5, #16]
 8001af8:	6169      	str	r1, [r5, #20]
 8001afa:	8823      	ldrh	r3, [r4, #0]
 8001afc:	78a2      	ldrb	r2, [r4, #2]
 8001afe:	832b      	strh	r3, [r5, #24]
 8001b00:	4613      	mov	r3, r2
 8001b02:	76ab      	strb	r3, [r5, #26]
				HAL_UART_Transmit(&huart2, uartData, strlen(uartData), 10);
 8001b04:	4825      	ldr	r0, [pc, #148]	; (8001b9c <streamGet+0x230>)
 8001b06:	f7fe fb83 	bl	8000210 <strlen>
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	b29a      	uxth	r2, r3
 8001b0e:	230a      	movs	r3, #10
 8001b10:	4922      	ldr	r1, [pc, #136]	; (8001b9c <streamGet+0x230>)
 8001b12:	4824      	ldr	r0, [pc, #144]	; (8001ba4 <streamGet+0x238>)
 8001b14:	f003 fab3 	bl	800507e <HAL_UART_Transmit>
				sprintf(uartData, "Bad packet! Not enough octetes.\r\n\n",octet_count);
 8001b18:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001b1a:	4927      	ldr	r1, [pc, #156]	; (8001bb8 <streamGet+0x24c>)
 8001b1c:	481f      	ldr	r0, [pc, #124]	; (8001b9c <streamGet+0x230>)
 8001b1e:	f004 f9ef 	bl	8005f00 <siprintf>
				HAL_UART_Transmit(&huart2, uartData, strlen(uartData), 10);
 8001b22:	481e      	ldr	r0, [pc, #120]	; (8001b9c <streamGet+0x230>)
 8001b24:	f7fe fb74 	bl	8000210 <strlen>
 8001b28:	4603      	mov	r3, r0
 8001b2a:	b29a      	uxth	r2, r3
 8001b2c:	230a      	movs	r3, #10
 8001b2e:	491b      	ldr	r1, [pc, #108]	; (8001b9c <streamGet+0x230>)
 8001b30:	481c      	ldr	r0, [pc, #112]	; (8001ba4 <streamGet+0x238>)
 8001b32:	f003 faa4 	bl	800507e <HAL_UART_Transmit>
				gotflag = false;
 8001b36:	2300      	movs	r3, #0
 8001b38:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8001b3c:	e01b      	b.n	8001b76 <streamGet+0x20a>
			}
			//If ax.25 buffer does not overflow, this was a good packet
			else {
				sprintf(uartData, "Stop AX.25 Flag Detected\r\n\n");
 8001b3e:	4a17      	ldr	r2, [pc, #92]	; (8001b9c <streamGet+0x230>)
 8001b40:	4b1e      	ldr	r3, [pc, #120]	; (8001bbc <streamGet+0x250>)
 8001b42:	4615      	mov	r5, r2
 8001b44:	461c      	mov	r4, r3
 8001b46:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001b48:	6028      	str	r0, [r5, #0]
 8001b4a:	6069      	str	r1, [r5, #4]
 8001b4c:	60aa      	str	r2, [r5, #8]
 8001b4e:	60eb      	str	r3, [r5, #12]
 8001b50:	cc07      	ldmia	r4!, {r0, r1, r2}
 8001b52:	6128      	str	r0, [r5, #16]
 8001b54:	6169      	str	r1, [r5, #20]
 8001b56:	61aa      	str	r2, [r5, #24]
				HAL_UART_Transmit(&huart2, uartData, strlen(uartData), 10);
 8001b58:	4810      	ldr	r0, [pc, #64]	; (8001b9c <streamGet+0x230>)
 8001b5a:	f7fe fb59 	bl	8000210 <strlen>
 8001b5e:	4603      	mov	r3, r0
 8001b60:	b29a      	uxth	r2, r3
 8001b62:	230a      	movs	r3, #10
 8001b64:	490d      	ldr	r1, [pc, #52]	; (8001b9c <streamGet+0x230>)
 8001b66:	480f      	ldr	r0, [pc, #60]	; (8001ba4 <streamGet+0x238>)
 8001b68:	f003 fa89 	bl	800507e <HAL_UART_Transmit>
				gotflag = false;
 8001b6c:	2300      	movs	r3, #0
 8001b6e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
				return 1;
 8001b72:	2301      	movs	r3, #1
 8001b74:	e009      	b.n	8001b8a <streamGet+0x21e>
	while(!changeMode){
 8001b76:	4b12      	ldr	r3, [pc, #72]	; (8001bc0 <streamGet+0x254>)
 8001b78:	781b      	ldrb	r3, [r3, #0]
 8001b7a:	f083 0301 	eor.w	r3, r3, #1
 8001b7e:	b2db      	uxtb	r3, r3
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	f47f aefc 	bne.w	800197e <streamGet+0x12>
			//HAL_UART_Transmit(&huart2, uartData, strlen(uartData), 10);
		}
	}
	//Break if mode needs to change
	if(toggleMode)
		return -1;
 8001b86:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b8a:	4618      	mov	r0, r3
 8001b8c:	3740      	adds	r7, #64	; 0x40
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	bdb0      	pop	{r4, r5, r7, pc}
 8001b92:	bf00      	nop
 8001b94:	200000d4 	.word	0x200000d4
 8001b98:	20000008 	.word	0x20000008
 8001b9c:	20001cd8 	.word	0x20001cd8
 8001ba0:	08006b2c 	.word	0x08006b2c
 8001ba4:	20002b94 	.word	0x20002b94
 8001ba8:	08006b48 	.word	0x08006b48
 8001bac:	08006b64 	.word	0x08006b64
 8001bb0:	08006b88 	.word	0x08006b88
 8001bb4:	08006bac 	.word	0x08006bac
 8001bb8:	08006bc8 	.word	0x08006bc8
 8001bbc:	08006bec 	.word	0x08006bec
 8001bc0:	200000a5 	.word	0x200000a5

08001bc4 <print_AX25>:
 *  Created on: Nov 1, 2020
 *      Author: monke
 */
#include "debug.h"

void print_AX25(){
 8001bc4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001bc6:	b08d      	sub	sp, #52	; 0x34
 8001bc8:	af00      	add	r7, sp, #0
	struct PACKET_STRUCT* local_packet = &global_packet;
 8001bca:	4b90      	ldr	r3, [pc, #576]	; (8001e0c <print_AX25+0x248>)
 8001bcc:	60bb      	str	r3, [r7, #8]
	int bytecnt = local_packet->byte_cnt;
 8001bce:	68bb      	ldr	r3, [r7, #8]
 8001bd0:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 8001bd4:	330c      	adds	r3, #12
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	607b      	str	r3, [r7, #4]
	bool *curr_mem;
	sprintf(uartData, "\nPrinting AX25_PACKET... All fields printed [MSB:LSB]\n");
 8001bda:	4b8d      	ldr	r3, [pc, #564]	; (8001e10 <print_AX25+0x24c>)
 8001bdc:	4a8d      	ldr	r2, [pc, #564]	; (8001e14 <print_AX25+0x250>)
 8001bde:	4614      	mov	r4, r2
 8001be0:	469c      	mov	ip, r3
 8001be2:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 8001be6:	4665      	mov	r5, ip
 8001be8:	4626      	mov	r6, r4
 8001bea:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8001bec:	6028      	str	r0, [r5, #0]
 8001bee:	6069      	str	r1, [r5, #4]
 8001bf0:	60aa      	str	r2, [r5, #8]
 8001bf2:	60eb      	str	r3, [r5, #12]
 8001bf4:	3410      	adds	r4, #16
 8001bf6:	f10c 0c10 	add.w	ip, ip, #16
 8001bfa:	4574      	cmp	r4, lr
 8001bfc:	d1f3      	bne.n	8001be6 <print_AX25+0x22>
 8001bfe:	4663      	mov	r3, ip
 8001c00:	4622      	mov	r2, r4
 8001c02:	6810      	ldr	r0, [r2, #0]
 8001c04:	6018      	str	r0, [r3, #0]
 8001c06:	8891      	ldrh	r1, [r2, #4]
 8001c08:	7992      	ldrb	r2, [r2, #6]
 8001c0a:	8099      	strh	r1, [r3, #4]
 8001c0c:	719a      	strb	r2, [r3, #6]
	HAL_UART_Transmit(&huart2, uartData, strlen(uartData), 10);
 8001c0e:	4880      	ldr	r0, [pc, #512]	; (8001e10 <print_AX25+0x24c>)
 8001c10:	f7fe fafe 	bl	8000210 <strlen>
 8001c14:	4603      	mov	r3, r0
 8001c16:	b29a      	uxth	r2, r3
 8001c18:	230a      	movs	r3, #10
 8001c1a:	497d      	ldr	r1, [pc, #500]	; (8001e10 <print_AX25+0x24c>)
 8001c1c:	487e      	ldr	r0, [pc, #504]	; (8001e18 <print_AX25+0x254>)
 8001c1e:	f003 fa2e 	bl	800507e <HAL_UART_Transmit>

	//Print Address Field
	curr_mem = (local_packet->AX25_PACKET) + address_len - 1;
 8001c22:	68bb      	ldr	r3, [r7, #8]
 8001c24:	336f      	adds	r3, #111	; 0x6f
 8001c26:	62fb      	str	r3, [r7, #44]	; 0x2c
	for(int i = 0;i<address_len/8;i++){
 8001c28:	2300      	movs	r3, #0
 8001c2a:	62bb      	str	r3, [r7, #40]	; 0x28
 8001c2c:	e041      	b.n	8001cb2 <print_AX25+0xee>
		sprintf(uartData, "Address Field %d =",i+1);
 8001c2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c30:	3301      	adds	r3, #1
 8001c32:	461a      	mov	r2, r3
 8001c34:	4979      	ldr	r1, [pc, #484]	; (8001e1c <print_AX25+0x258>)
 8001c36:	4876      	ldr	r0, [pc, #472]	; (8001e10 <print_AX25+0x24c>)
 8001c38:	f004 f962 	bl	8005f00 <siprintf>
		HAL_UART_Transmit(&huart2, uartData, strlen(uartData), 10);
 8001c3c:	4874      	ldr	r0, [pc, #464]	; (8001e10 <print_AX25+0x24c>)
 8001c3e:	f7fe fae7 	bl	8000210 <strlen>
 8001c42:	4603      	mov	r3, r0
 8001c44:	b29a      	uxth	r2, r3
 8001c46:	230a      	movs	r3, #10
 8001c48:	4971      	ldr	r1, [pc, #452]	; (8001e10 <print_AX25+0x24c>)
 8001c4a:	4873      	ldr	r0, [pc, #460]	; (8001e18 <print_AX25+0x254>)
 8001c4c:	f003 fa17 	bl	800507e <HAL_UART_Transmit>

		for(int j = 0;j<8;j++){
 8001c50:	2300      	movs	r3, #0
 8001c52:	627b      	str	r3, [r7, #36]	; 0x24
 8001c54:	e016      	b.n	8001c84 <print_AX25+0xc0>
			sprintf(uartData, " %d ",*(curr_mem-j));
 8001c56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c58:	425b      	negs	r3, r3
 8001c5a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001c5c:	4413      	add	r3, r2
 8001c5e:	781b      	ldrb	r3, [r3, #0]
 8001c60:	461a      	mov	r2, r3
 8001c62:	496f      	ldr	r1, [pc, #444]	; (8001e20 <print_AX25+0x25c>)
 8001c64:	486a      	ldr	r0, [pc, #424]	; (8001e10 <print_AX25+0x24c>)
 8001c66:	f004 f94b 	bl	8005f00 <siprintf>
			HAL_UART_Transmit(&huart2, uartData, strlen(uartData), 10);
 8001c6a:	4869      	ldr	r0, [pc, #420]	; (8001e10 <print_AX25+0x24c>)
 8001c6c:	f7fe fad0 	bl	8000210 <strlen>
 8001c70:	4603      	mov	r3, r0
 8001c72:	b29a      	uxth	r2, r3
 8001c74:	230a      	movs	r3, #10
 8001c76:	4966      	ldr	r1, [pc, #408]	; (8001e10 <print_AX25+0x24c>)
 8001c78:	4867      	ldr	r0, [pc, #412]	; (8001e18 <print_AX25+0x254>)
 8001c7a:	f003 fa00 	bl	800507e <HAL_UART_Transmit>
		for(int j = 0;j<8;j++){
 8001c7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c80:	3301      	adds	r3, #1
 8001c82:	627b      	str	r3, [r7, #36]	; 0x24
 8001c84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c86:	2b07      	cmp	r3, #7
 8001c88:	dde5      	ble.n	8001c56 <print_AX25+0x92>
		}
		curr_mem -= 8;
 8001c8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c8c:	3b08      	subs	r3, #8
 8001c8e:	62fb      	str	r3, [r7, #44]	; 0x2c
		sprintf(uartData, "\n");
 8001c90:	4a5f      	ldr	r2, [pc, #380]	; (8001e10 <print_AX25+0x24c>)
 8001c92:	4b64      	ldr	r3, [pc, #400]	; (8001e24 <print_AX25+0x260>)
 8001c94:	881b      	ldrh	r3, [r3, #0]
 8001c96:	8013      	strh	r3, [r2, #0]
		HAL_UART_Transmit(&huart2, uartData, strlen(uartData), 10);
 8001c98:	485d      	ldr	r0, [pc, #372]	; (8001e10 <print_AX25+0x24c>)
 8001c9a:	f7fe fab9 	bl	8000210 <strlen>
 8001c9e:	4603      	mov	r3, r0
 8001ca0:	b29a      	uxth	r2, r3
 8001ca2:	230a      	movs	r3, #10
 8001ca4:	495a      	ldr	r1, [pc, #360]	; (8001e10 <print_AX25+0x24c>)
 8001ca6:	485c      	ldr	r0, [pc, #368]	; (8001e18 <print_AX25+0x254>)
 8001ca8:	f003 f9e9 	bl	800507e <HAL_UART_Transmit>
	for(int i = 0;i<address_len/8;i++){
 8001cac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001cae:	3301      	adds	r3, #1
 8001cb0:	62bb      	str	r3, [r7, #40]	; 0x28
 8001cb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001cb4:	2b0d      	cmp	r3, #13
 8001cb6:	ddba      	ble.n	8001c2e <print_AX25+0x6a>
	}

	//Print Control Field
	curr_mem += address_len;//Subtract 8 to start at the flag start
 8001cb8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001cba:	3370      	adds	r3, #112	; 0x70
 8001cbc:	62fb      	str	r3, [r7, #44]	; 0x2c
	sprintf(uartData, "Control Field   =");
 8001cbe:	4a54      	ldr	r2, [pc, #336]	; (8001e10 <print_AX25+0x24c>)
 8001cc0:	4b59      	ldr	r3, [pc, #356]	; (8001e28 <print_AX25+0x264>)
 8001cc2:	4615      	mov	r5, r2
 8001cc4:	461c      	mov	r4, r3
 8001cc6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001cc8:	6028      	str	r0, [r5, #0]
 8001cca:	6069      	str	r1, [r5, #4]
 8001ccc:	60aa      	str	r2, [r5, #8]
 8001cce:	60eb      	str	r3, [r5, #12]
 8001cd0:	8823      	ldrh	r3, [r4, #0]
 8001cd2:	822b      	strh	r3, [r5, #16]
	HAL_UART_Transmit(&huart2, uartData, strlen(uartData), 10);
 8001cd4:	484e      	ldr	r0, [pc, #312]	; (8001e10 <print_AX25+0x24c>)
 8001cd6:	f7fe fa9b 	bl	8000210 <strlen>
 8001cda:	4603      	mov	r3, r0
 8001cdc:	b29a      	uxth	r2, r3
 8001cde:	230a      	movs	r3, #10
 8001ce0:	494b      	ldr	r1, [pc, #300]	; (8001e10 <print_AX25+0x24c>)
 8001ce2:	484d      	ldr	r0, [pc, #308]	; (8001e18 <print_AX25+0x254>)
 8001ce4:	f003 f9cb 	bl	800507e <HAL_UART_Transmit>

	for(int i = 0;i<8;i++){
 8001ce8:	2300      	movs	r3, #0
 8001cea:	623b      	str	r3, [r7, #32]
 8001cec:	e017      	b.n	8001d1e <print_AX25+0x15a>
		sprintf(uartData, " %d ",*(curr_mem+8-i-1));
 8001cee:	6a3b      	ldr	r3, [r7, #32]
 8001cf0:	f1c3 0307 	rsb	r3, r3, #7
 8001cf4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001cf6:	4413      	add	r3, r2
 8001cf8:	781b      	ldrb	r3, [r3, #0]
 8001cfa:	461a      	mov	r2, r3
 8001cfc:	4948      	ldr	r1, [pc, #288]	; (8001e20 <print_AX25+0x25c>)
 8001cfe:	4844      	ldr	r0, [pc, #272]	; (8001e10 <print_AX25+0x24c>)
 8001d00:	f004 f8fe 	bl	8005f00 <siprintf>
		HAL_UART_Transmit(&huart2, uartData, strlen(uartData), 10);
 8001d04:	4842      	ldr	r0, [pc, #264]	; (8001e10 <print_AX25+0x24c>)
 8001d06:	f7fe fa83 	bl	8000210 <strlen>
 8001d0a:	4603      	mov	r3, r0
 8001d0c:	b29a      	uxth	r2, r3
 8001d0e:	230a      	movs	r3, #10
 8001d10:	493f      	ldr	r1, [pc, #252]	; (8001e10 <print_AX25+0x24c>)
 8001d12:	4841      	ldr	r0, [pc, #260]	; (8001e18 <print_AX25+0x254>)
 8001d14:	f003 f9b3 	bl	800507e <HAL_UART_Transmit>
	for(int i = 0;i<8;i++){
 8001d18:	6a3b      	ldr	r3, [r7, #32]
 8001d1a:	3301      	adds	r3, #1
 8001d1c:	623b      	str	r3, [r7, #32]
 8001d1e:	6a3b      	ldr	r3, [r7, #32]
 8001d20:	2b07      	cmp	r3, #7
 8001d22:	dde4      	ble.n	8001cee <print_AX25+0x12a>
	}
	sprintf(uartData, "\n");
 8001d24:	4a3a      	ldr	r2, [pc, #232]	; (8001e10 <print_AX25+0x24c>)
 8001d26:	4b3f      	ldr	r3, [pc, #252]	; (8001e24 <print_AX25+0x260>)
 8001d28:	881b      	ldrh	r3, [r3, #0]
 8001d2a:	8013      	strh	r3, [r2, #0]
	HAL_UART_Transmit(&huart2, uartData, strlen(uartData), 10);
 8001d2c:	4838      	ldr	r0, [pc, #224]	; (8001e10 <print_AX25+0x24c>)
 8001d2e:	f7fe fa6f 	bl	8000210 <strlen>
 8001d32:	4603      	mov	r3, r0
 8001d34:	b29a      	uxth	r2, r3
 8001d36:	230a      	movs	r3, #10
 8001d38:	4935      	ldr	r1, [pc, #212]	; (8001e10 <print_AX25+0x24c>)
 8001d3a:	4837      	ldr	r0, [pc, #220]	; (8001e18 <print_AX25+0x254>)
 8001d3c:	f003 f99f 	bl	800507e <HAL_UART_Transmit>

	//PID
	curr_mem += control_len;//Subtract 8 to start at the flag start
 8001d40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d42:	3308      	adds	r3, #8
 8001d44:	62fb      	str	r3, [r7, #44]	; 0x2c
	sprintf(uartData, "PID Field       =");
 8001d46:	4a32      	ldr	r2, [pc, #200]	; (8001e10 <print_AX25+0x24c>)
 8001d48:	4b38      	ldr	r3, [pc, #224]	; (8001e2c <print_AX25+0x268>)
 8001d4a:	4615      	mov	r5, r2
 8001d4c:	461c      	mov	r4, r3
 8001d4e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001d50:	6028      	str	r0, [r5, #0]
 8001d52:	6069      	str	r1, [r5, #4]
 8001d54:	60aa      	str	r2, [r5, #8]
 8001d56:	60eb      	str	r3, [r5, #12]
 8001d58:	8823      	ldrh	r3, [r4, #0]
 8001d5a:	822b      	strh	r3, [r5, #16]
	HAL_UART_Transmit(&huart2, uartData, strlen(uartData), 10);
 8001d5c:	482c      	ldr	r0, [pc, #176]	; (8001e10 <print_AX25+0x24c>)
 8001d5e:	f7fe fa57 	bl	8000210 <strlen>
 8001d62:	4603      	mov	r3, r0
 8001d64:	b29a      	uxth	r2, r3
 8001d66:	230a      	movs	r3, #10
 8001d68:	4929      	ldr	r1, [pc, #164]	; (8001e10 <print_AX25+0x24c>)
 8001d6a:	482b      	ldr	r0, [pc, #172]	; (8001e18 <print_AX25+0x254>)
 8001d6c:	f003 f987 	bl	800507e <HAL_UART_Transmit>

	for(int i = 0;i<8;i++){
 8001d70:	2300      	movs	r3, #0
 8001d72:	61fb      	str	r3, [r7, #28]
 8001d74:	e017      	b.n	8001da6 <print_AX25+0x1e2>
		sprintf(uartData, " %d ",*(curr_mem+8-i-1));
 8001d76:	69fb      	ldr	r3, [r7, #28]
 8001d78:	f1c3 0307 	rsb	r3, r3, #7
 8001d7c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001d7e:	4413      	add	r3, r2
 8001d80:	781b      	ldrb	r3, [r3, #0]
 8001d82:	461a      	mov	r2, r3
 8001d84:	4926      	ldr	r1, [pc, #152]	; (8001e20 <print_AX25+0x25c>)
 8001d86:	4822      	ldr	r0, [pc, #136]	; (8001e10 <print_AX25+0x24c>)
 8001d88:	f004 f8ba 	bl	8005f00 <siprintf>
		HAL_UART_Transmit(&huart2, uartData, strlen(uartData), 10);
 8001d8c:	4820      	ldr	r0, [pc, #128]	; (8001e10 <print_AX25+0x24c>)
 8001d8e:	f7fe fa3f 	bl	8000210 <strlen>
 8001d92:	4603      	mov	r3, r0
 8001d94:	b29a      	uxth	r2, r3
 8001d96:	230a      	movs	r3, #10
 8001d98:	491d      	ldr	r1, [pc, #116]	; (8001e10 <print_AX25+0x24c>)
 8001d9a:	481f      	ldr	r0, [pc, #124]	; (8001e18 <print_AX25+0x254>)
 8001d9c:	f003 f96f 	bl	800507e <HAL_UART_Transmit>
	for(int i = 0;i<8;i++){
 8001da0:	69fb      	ldr	r3, [r7, #28]
 8001da2:	3301      	adds	r3, #1
 8001da4:	61fb      	str	r3, [r7, #28]
 8001da6:	69fb      	ldr	r3, [r7, #28]
 8001da8:	2b07      	cmp	r3, #7
 8001daa:	dde4      	ble.n	8001d76 <print_AX25+0x1b2>
	}
	sprintf(uartData, "\n");
 8001dac:	4a18      	ldr	r2, [pc, #96]	; (8001e10 <print_AX25+0x24c>)
 8001dae:	4b1d      	ldr	r3, [pc, #116]	; (8001e24 <print_AX25+0x260>)
 8001db0:	881b      	ldrh	r3, [r3, #0]
 8001db2:	8013      	strh	r3, [r2, #0]
	HAL_UART_Transmit(&huart2, uartData, strlen(uartData), 10);
 8001db4:	4816      	ldr	r0, [pc, #88]	; (8001e10 <print_AX25+0x24c>)
 8001db6:	f7fe fa2b 	bl	8000210 <strlen>
 8001dba:	4603      	mov	r3, r0
 8001dbc:	b29a      	uxth	r2, r3
 8001dbe:	230a      	movs	r3, #10
 8001dc0:	4913      	ldr	r1, [pc, #76]	; (8001e10 <print_AX25+0x24c>)
 8001dc2:	4815      	ldr	r0, [pc, #84]	; (8001e18 <print_AX25+0x254>)
 8001dc4:	f003 f95b 	bl	800507e <HAL_UART_Transmit>
	curr_mem += PID_len;
 8001dc8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001dca:	3308      	adds	r3, #8
 8001dcc:	62fb      	str	r3, [r7, #44]	; 0x2c

	//Print Info Field
	curr_mem += local_packet->Info_Len - 1;
 8001dce:	68bb      	ldr	r3, [r7, #8]
 8001dd0:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	3b01      	subs	r3, #1
 8001dd8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001dda:	4413      	add	r3, r2
 8001ddc:	62fb      	str	r3, [r7, #44]	; 0x2c
	for(int i = 0;i<(local_packet->Info_Len/8);i++){
 8001dde:	2300      	movs	r3, #0
 8001de0:	61bb      	str	r3, [r7, #24]
 8001de2:	e055      	b.n	8001e90 <print_AX25+0x2cc>
		sprintf(uartData, "Info Field %d    =",i+1)	;
 8001de4:	69bb      	ldr	r3, [r7, #24]
 8001de6:	3301      	adds	r3, #1
 8001de8:	461a      	mov	r2, r3
 8001dea:	4911      	ldr	r1, [pc, #68]	; (8001e30 <print_AX25+0x26c>)
 8001dec:	4808      	ldr	r0, [pc, #32]	; (8001e10 <print_AX25+0x24c>)
 8001dee:	f004 f887 	bl	8005f00 <siprintf>
		HAL_UART_Transmit(&huart2, uartData, strlen(uartData), 10);
 8001df2:	4807      	ldr	r0, [pc, #28]	; (8001e10 <print_AX25+0x24c>)
 8001df4:	f7fe fa0c 	bl	8000210 <strlen>
 8001df8:	4603      	mov	r3, r0
 8001dfa:	b29a      	uxth	r2, r3
 8001dfc:	230a      	movs	r3, #10
 8001dfe:	4904      	ldr	r1, [pc, #16]	; (8001e10 <print_AX25+0x24c>)
 8001e00:	4805      	ldr	r0, [pc, #20]	; (8001e18 <print_AX25+0x254>)
 8001e02:	f003 f93c 	bl	800507e <HAL_UART_Transmit>

		for(int j = 0;j<8;j++){
 8001e06:	2300      	movs	r3, #0
 8001e08:	617b      	str	r3, [r7, #20]
 8001e0a:	e02a      	b.n	8001e62 <print_AX25+0x29e>
 8001e0c:	200000d4 	.word	0x200000d4
 8001e10:	20001cd8 	.word	0x20001cd8
 8001e14:	08006c08 	.word	0x08006c08
 8001e18:	20002b94 	.word	0x20002b94
 8001e1c:	08006c40 	.word	0x08006c40
 8001e20:	08006c54 	.word	0x08006c54
 8001e24:	08006c5c 	.word	0x08006c5c
 8001e28:	08006c60 	.word	0x08006c60
 8001e2c:	08006c74 	.word	0x08006c74
 8001e30:	08006c88 	.word	0x08006c88
			sprintf(uartData, " %d ",*(curr_mem-j));
 8001e34:	697b      	ldr	r3, [r7, #20]
 8001e36:	425b      	negs	r3, r3
 8001e38:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001e3a:	4413      	add	r3, r2
 8001e3c:	781b      	ldrb	r3, [r3, #0]
 8001e3e:	461a      	mov	r2, r3
 8001e40:	4945      	ldr	r1, [pc, #276]	; (8001f58 <print_AX25+0x394>)
 8001e42:	4846      	ldr	r0, [pc, #280]	; (8001f5c <print_AX25+0x398>)
 8001e44:	f004 f85c 	bl	8005f00 <siprintf>
			HAL_UART_Transmit(&huart2, uartData, strlen(uartData), 10);
 8001e48:	4844      	ldr	r0, [pc, #272]	; (8001f5c <print_AX25+0x398>)
 8001e4a:	f7fe f9e1 	bl	8000210 <strlen>
 8001e4e:	4603      	mov	r3, r0
 8001e50:	b29a      	uxth	r2, r3
 8001e52:	230a      	movs	r3, #10
 8001e54:	4941      	ldr	r1, [pc, #260]	; (8001f5c <print_AX25+0x398>)
 8001e56:	4842      	ldr	r0, [pc, #264]	; (8001f60 <print_AX25+0x39c>)
 8001e58:	f003 f911 	bl	800507e <HAL_UART_Transmit>
		for(int j = 0;j<8;j++){
 8001e5c:	697b      	ldr	r3, [r7, #20]
 8001e5e:	3301      	adds	r3, #1
 8001e60:	617b      	str	r3, [r7, #20]
 8001e62:	697b      	ldr	r3, [r7, #20]
 8001e64:	2b07      	cmp	r3, #7
 8001e66:	dde5      	ble.n	8001e34 <print_AX25+0x270>
		}
		curr_mem -= 8;
 8001e68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001e6a:	3b08      	subs	r3, #8
 8001e6c:	62fb      	str	r3, [r7, #44]	; 0x2c
		sprintf(uartData, "\n");
 8001e6e:	4a3b      	ldr	r2, [pc, #236]	; (8001f5c <print_AX25+0x398>)
 8001e70:	4b3c      	ldr	r3, [pc, #240]	; (8001f64 <print_AX25+0x3a0>)
 8001e72:	881b      	ldrh	r3, [r3, #0]
 8001e74:	8013      	strh	r3, [r2, #0]
		HAL_UART_Transmit(&huart2, uartData, strlen(uartData), 10);
 8001e76:	4839      	ldr	r0, [pc, #228]	; (8001f5c <print_AX25+0x398>)
 8001e78:	f7fe f9ca 	bl	8000210 <strlen>
 8001e7c:	4603      	mov	r3, r0
 8001e7e:	b29a      	uxth	r2, r3
 8001e80:	230a      	movs	r3, #10
 8001e82:	4936      	ldr	r1, [pc, #216]	; (8001f5c <print_AX25+0x398>)
 8001e84:	4836      	ldr	r0, [pc, #216]	; (8001f60 <print_AX25+0x39c>)
 8001e86:	f003 f8fa 	bl	800507e <HAL_UART_Transmit>
	for(int i = 0;i<(local_packet->Info_Len/8);i++){
 8001e8a:	69bb      	ldr	r3, [r7, #24]
 8001e8c:	3301      	adds	r3, #1
 8001e8e:	61bb      	str	r3, [r7, #24]
 8001e90:	68bb      	ldr	r3, [r7, #8]
 8001e92:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	da00      	bge.n	8001e9e <print_AX25+0x2da>
 8001e9c:	3307      	adds	r3, #7
 8001e9e:	10db      	asrs	r3, r3, #3
 8001ea0:	461a      	mov	r2, r3
 8001ea2:	69bb      	ldr	r3, [r7, #24]
 8001ea4:	4293      	cmp	r3, r2
 8001ea6:	db9d      	blt.n	8001de4 <print_AX25+0x220>
	}
	curr_mem += local_packet->Info_Len;
 8001ea8:	68bb      	ldr	r3, [r7, #8]
 8001eaa:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	461a      	mov	r2, r3
 8001eb2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001eb4:	4413      	add	r3, r2
 8001eb6:	62fb      	str	r3, [r7, #44]	; 0x2c

	curr_mem += FCS_len - 8;
 8001eb8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001eba:	3308      	adds	r3, #8
 8001ebc:	62fb      	str	r3, [r7, #44]	; 0x2c
	for(int i = 0;i<(FCS_len/8);i++){
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	613b      	str	r3, [r7, #16]
 8001ec2:	e042      	b.n	8001f4a <print_AX25+0x386>
		sprintf(uartData, "FCS Field %d     =",i+1)	;
 8001ec4:	693b      	ldr	r3, [r7, #16]
 8001ec6:	3301      	adds	r3, #1
 8001ec8:	461a      	mov	r2, r3
 8001eca:	4927      	ldr	r1, [pc, #156]	; (8001f68 <print_AX25+0x3a4>)
 8001ecc:	4823      	ldr	r0, [pc, #140]	; (8001f5c <print_AX25+0x398>)
 8001ece:	f004 f817 	bl	8005f00 <siprintf>
		HAL_UART_Transmit(&huart2, uartData, strlen(uartData), 10);
 8001ed2:	4822      	ldr	r0, [pc, #136]	; (8001f5c <print_AX25+0x398>)
 8001ed4:	f7fe f99c 	bl	8000210 <strlen>
 8001ed8:	4603      	mov	r3, r0
 8001eda:	b29a      	uxth	r2, r3
 8001edc:	230a      	movs	r3, #10
 8001ede:	491f      	ldr	r1, [pc, #124]	; (8001f5c <print_AX25+0x398>)
 8001ee0:	481f      	ldr	r0, [pc, #124]	; (8001f60 <print_AX25+0x39c>)
 8001ee2:	f003 f8cc 	bl	800507e <HAL_UART_Transmit>

		for(int j = 0;j<8;j++){
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	60fb      	str	r3, [r7, #12]
 8001eea:	e017      	b.n	8001f1c <print_AX25+0x358>
			sprintf(uartData, " %d ",*(curr_mem+8-j-1));
 8001eec:	68fb      	ldr	r3, [r7, #12]
 8001eee:	f1c3 0307 	rsb	r3, r3, #7
 8001ef2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001ef4:	4413      	add	r3, r2
 8001ef6:	781b      	ldrb	r3, [r3, #0]
 8001ef8:	461a      	mov	r2, r3
 8001efa:	4917      	ldr	r1, [pc, #92]	; (8001f58 <print_AX25+0x394>)
 8001efc:	4817      	ldr	r0, [pc, #92]	; (8001f5c <print_AX25+0x398>)
 8001efe:	f003 ffff 	bl	8005f00 <siprintf>
			HAL_UART_Transmit(&huart2, uartData, strlen(uartData), 10);
 8001f02:	4816      	ldr	r0, [pc, #88]	; (8001f5c <print_AX25+0x398>)
 8001f04:	f7fe f984 	bl	8000210 <strlen>
 8001f08:	4603      	mov	r3, r0
 8001f0a:	b29a      	uxth	r2, r3
 8001f0c:	230a      	movs	r3, #10
 8001f0e:	4913      	ldr	r1, [pc, #76]	; (8001f5c <print_AX25+0x398>)
 8001f10:	4813      	ldr	r0, [pc, #76]	; (8001f60 <print_AX25+0x39c>)
 8001f12:	f003 f8b4 	bl	800507e <HAL_UART_Transmit>
		for(int j = 0;j<8;j++){
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	3301      	adds	r3, #1
 8001f1a:	60fb      	str	r3, [r7, #12]
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	2b07      	cmp	r3, #7
 8001f20:	dde4      	ble.n	8001eec <print_AX25+0x328>
		}
		curr_mem -= 8;
 8001f22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f24:	3b08      	subs	r3, #8
 8001f26:	62fb      	str	r3, [r7, #44]	; 0x2c
		sprintf(uartData, "\n");
 8001f28:	4a0c      	ldr	r2, [pc, #48]	; (8001f5c <print_AX25+0x398>)
 8001f2a:	4b0e      	ldr	r3, [pc, #56]	; (8001f64 <print_AX25+0x3a0>)
 8001f2c:	881b      	ldrh	r3, [r3, #0]
 8001f2e:	8013      	strh	r3, [r2, #0]
		HAL_UART_Transmit(&huart2, uartData, strlen(uartData), 10);
 8001f30:	480a      	ldr	r0, [pc, #40]	; (8001f5c <print_AX25+0x398>)
 8001f32:	f7fe f96d 	bl	8000210 <strlen>
 8001f36:	4603      	mov	r3, r0
 8001f38:	b29a      	uxth	r2, r3
 8001f3a:	230a      	movs	r3, #10
 8001f3c:	4907      	ldr	r1, [pc, #28]	; (8001f5c <print_AX25+0x398>)
 8001f3e:	4808      	ldr	r0, [pc, #32]	; (8001f60 <print_AX25+0x39c>)
 8001f40:	f003 f89d 	bl	800507e <HAL_UART_Transmit>
	for(int i = 0;i<(FCS_len/8);i++){
 8001f44:	693b      	ldr	r3, [r7, #16]
 8001f46:	3301      	adds	r3, #1
 8001f48:	613b      	str	r3, [r7, #16]
 8001f4a:	693b      	ldr	r3, [r7, #16]
 8001f4c:	2b01      	cmp	r3, #1
 8001f4e:	ddb9      	ble.n	8001ec4 <print_AX25+0x300>
	}
}
 8001f50:	bf00      	nop
 8001f52:	3734      	adds	r7, #52	; 0x34
 8001f54:	46bd      	mov	sp, r7
 8001f56:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001f58:	08006c54 	.word	0x08006c54
 8001f5c:	20001cd8 	.word	0x20001cd8
 8001f60:	20002b94 	.word	0x20002b94
 8001f64:	08006c5c 	.word	0x08006c5c
 8001f68:	08006c9c 	.word	0x08006c9c

08001f6c <print_KISS>:
	local_packet->stuffed_Info = 0;
	local_packet->stuffed_FCS = 0;
	local_packet->bit_stuffed_zeros = 0;
}

void print_KISS(){
 8001f6c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001f6e:	b08d      	sub	sp, #52	; 0x34
 8001f70:	af00      	add	r7, sp, #0
	struct PACKET_STRUCT* local_packet = &global_packet;
 8001f72:	4baf      	ldr	r3, [pc, #700]	; (8002230 <print_KISS+0x2c4>)
 8001f74:	60bb      	str	r3, [r7, #8]
	int bytecnt = local_packet->byte_cnt;
 8001f76:	68bb      	ldr	r3, [r7, #8]
 8001f78:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 8001f7c:	330c      	adds	r3, #12
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	607b      	str	r3, [r7, #4]
	bool *curr_mem;
	sprintf(uartData, "\nPrinting KISS_PACKET... All fields printed [MSB:LSB]\n");
 8001f82:	4bac      	ldr	r3, [pc, #688]	; (8002234 <print_KISS+0x2c8>)
 8001f84:	4aac      	ldr	r2, [pc, #688]	; (8002238 <print_KISS+0x2cc>)
 8001f86:	4614      	mov	r4, r2
 8001f88:	469c      	mov	ip, r3
 8001f8a:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 8001f8e:	4665      	mov	r5, ip
 8001f90:	4626      	mov	r6, r4
 8001f92:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8001f94:	6028      	str	r0, [r5, #0]
 8001f96:	6069      	str	r1, [r5, #4]
 8001f98:	60aa      	str	r2, [r5, #8]
 8001f9a:	60eb      	str	r3, [r5, #12]
 8001f9c:	3410      	adds	r4, #16
 8001f9e:	f10c 0c10 	add.w	ip, ip, #16
 8001fa2:	4574      	cmp	r4, lr
 8001fa4:	d1f3      	bne.n	8001f8e <print_KISS+0x22>
 8001fa6:	4663      	mov	r3, ip
 8001fa8:	4622      	mov	r2, r4
 8001faa:	6810      	ldr	r0, [r2, #0]
 8001fac:	6018      	str	r0, [r3, #0]
 8001fae:	8891      	ldrh	r1, [r2, #4]
 8001fb0:	7992      	ldrb	r2, [r2, #6]
 8001fb2:	8099      	strh	r1, [r3, #4]
 8001fb4:	719a      	strb	r2, [r3, #6]
	HAL_UART_Transmit(&huart2, uartData, strlen(uartData), 10);
 8001fb6:	489f      	ldr	r0, [pc, #636]	; (8002234 <print_KISS+0x2c8>)
 8001fb8:	f7fe f92a 	bl	8000210 <strlen>
 8001fbc:	4603      	mov	r3, r0
 8001fbe:	b29a      	uxth	r2, r3
 8001fc0:	230a      	movs	r3, #10
 8001fc2:	499c      	ldr	r1, [pc, #624]	; (8002234 <print_KISS+0x2c8>)
 8001fc4:	489d      	ldr	r0, [pc, #628]	; (800223c <print_KISS+0x2d0>)
 8001fc6:	f003 f85a 	bl	800507e <HAL_UART_Transmit>

	//Print Start Flag
	curr_mem = (local_packet->address + address_len + 16 - 1);//start at the flag start
 8001fca:	68bb      	ldr	r3, [r7, #8]
 8001fcc:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 8001fd0:	3310      	adds	r3, #16
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	337f      	adds	r3, #127	; 0x7f
 8001fd6:	62fb      	str	r3, [r7, #44]	; 0x2c
	sprintf(uartData, "Start flag      =");
 8001fd8:	4a96      	ldr	r2, [pc, #600]	; (8002234 <print_KISS+0x2c8>)
 8001fda:	4b99      	ldr	r3, [pc, #612]	; (8002240 <print_KISS+0x2d4>)
 8001fdc:	4615      	mov	r5, r2
 8001fde:	461c      	mov	r4, r3
 8001fe0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001fe2:	6028      	str	r0, [r5, #0]
 8001fe4:	6069      	str	r1, [r5, #4]
 8001fe6:	60aa      	str	r2, [r5, #8]
 8001fe8:	60eb      	str	r3, [r5, #12]
 8001fea:	8823      	ldrh	r3, [r4, #0]
 8001fec:	822b      	strh	r3, [r5, #16]
	HAL_UART_Transmit(&huart2, uartData, strlen(uartData), 10);
 8001fee:	4891      	ldr	r0, [pc, #580]	; (8002234 <print_KISS+0x2c8>)
 8001ff0:	f7fe f90e 	bl	8000210 <strlen>
 8001ff4:	4603      	mov	r3, r0
 8001ff6:	b29a      	uxth	r2, r3
 8001ff8:	230a      	movs	r3, #10
 8001ffa:	498e      	ldr	r1, [pc, #568]	; (8002234 <print_KISS+0x2c8>)
 8001ffc:	488f      	ldr	r0, [pc, #572]	; (800223c <print_KISS+0x2d0>)
 8001ffe:	f003 f83e 	bl	800507e <HAL_UART_Transmit>

	for(int i = 0;i<8;i++){
 8002002:	2300      	movs	r3, #0
 8002004:	62bb      	str	r3, [r7, #40]	; 0x28
 8002006:	e016      	b.n	8002036 <print_KISS+0xca>
		sprintf(uartData, " %d ",*(curr_mem-i));
 8002008:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800200a:	425b      	negs	r3, r3
 800200c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800200e:	4413      	add	r3, r2
 8002010:	781b      	ldrb	r3, [r3, #0]
 8002012:	461a      	mov	r2, r3
 8002014:	498b      	ldr	r1, [pc, #556]	; (8002244 <print_KISS+0x2d8>)
 8002016:	4887      	ldr	r0, [pc, #540]	; (8002234 <print_KISS+0x2c8>)
 8002018:	f003 ff72 	bl	8005f00 <siprintf>
		HAL_UART_Transmit(&huart2, uartData, strlen(uartData), 10);
 800201c:	4885      	ldr	r0, [pc, #532]	; (8002234 <print_KISS+0x2c8>)
 800201e:	f7fe f8f7 	bl	8000210 <strlen>
 8002022:	4603      	mov	r3, r0
 8002024:	b29a      	uxth	r2, r3
 8002026:	230a      	movs	r3, #10
 8002028:	4982      	ldr	r1, [pc, #520]	; (8002234 <print_KISS+0x2c8>)
 800202a:	4884      	ldr	r0, [pc, #528]	; (800223c <print_KISS+0x2d0>)
 800202c:	f003 f827 	bl	800507e <HAL_UART_Transmit>
	for(int i = 0;i<8;i++){
 8002030:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002032:	3301      	adds	r3, #1
 8002034:	62bb      	str	r3, [r7, #40]	; 0x28
 8002036:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002038:	2b07      	cmp	r3, #7
 800203a:	dde5      	ble.n	8002008 <print_KISS+0x9c>
	}
	sprintf(uartData, "\n");
 800203c:	4a7d      	ldr	r2, [pc, #500]	; (8002234 <print_KISS+0x2c8>)
 800203e:	4b82      	ldr	r3, [pc, #520]	; (8002248 <print_KISS+0x2dc>)
 8002040:	881b      	ldrh	r3, [r3, #0]
 8002042:	8013      	strh	r3, [r2, #0]
	HAL_UART_Transmit(&huart2, uartData, strlen(uartData), 10);
 8002044:	487b      	ldr	r0, [pc, #492]	; (8002234 <print_KISS+0x2c8>)
 8002046:	f7fe f8e3 	bl	8000210 <strlen>
 800204a:	4603      	mov	r3, r0
 800204c:	b29a      	uxth	r2, r3
 800204e:	230a      	movs	r3, #10
 8002050:	4978      	ldr	r1, [pc, #480]	; (8002234 <print_KISS+0x2c8>)
 8002052:	487a      	ldr	r0, [pc, #488]	; (800223c <print_KISS+0x2d0>)
 8002054:	f003 f813 	bl	800507e <HAL_UART_Transmit>

	curr_mem = (local_packet->address) + address_len - 1;
 8002058:	68bb      	ldr	r3, [r7, #8]
 800205a:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 800205e:	3310      	adds	r3, #16
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	336f      	adds	r3, #111	; 0x6f
 8002064:	62fb      	str	r3, [r7, #44]	; 0x2c
	for(int i = 0;i<address_len/8;i++){
 8002066:	2300      	movs	r3, #0
 8002068:	627b      	str	r3, [r7, #36]	; 0x24
 800206a:	e041      	b.n	80020f0 <print_KISS+0x184>
		sprintf(uartData, "Address Field %d =",i+1);
 800206c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800206e:	3301      	adds	r3, #1
 8002070:	461a      	mov	r2, r3
 8002072:	4976      	ldr	r1, [pc, #472]	; (800224c <print_KISS+0x2e0>)
 8002074:	486f      	ldr	r0, [pc, #444]	; (8002234 <print_KISS+0x2c8>)
 8002076:	f003 ff43 	bl	8005f00 <siprintf>
		HAL_UART_Transmit(&huart2, uartData, strlen(uartData), 10);
 800207a:	486e      	ldr	r0, [pc, #440]	; (8002234 <print_KISS+0x2c8>)
 800207c:	f7fe f8c8 	bl	8000210 <strlen>
 8002080:	4603      	mov	r3, r0
 8002082:	b29a      	uxth	r2, r3
 8002084:	230a      	movs	r3, #10
 8002086:	496b      	ldr	r1, [pc, #428]	; (8002234 <print_KISS+0x2c8>)
 8002088:	486c      	ldr	r0, [pc, #432]	; (800223c <print_KISS+0x2d0>)
 800208a:	f002 fff8 	bl	800507e <HAL_UART_Transmit>

		for(int j = 0;j<8;j++){
 800208e:	2300      	movs	r3, #0
 8002090:	623b      	str	r3, [r7, #32]
 8002092:	e016      	b.n	80020c2 <print_KISS+0x156>
			sprintf(uartData, " %d ",*(curr_mem-j));
 8002094:	6a3b      	ldr	r3, [r7, #32]
 8002096:	425b      	negs	r3, r3
 8002098:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800209a:	4413      	add	r3, r2
 800209c:	781b      	ldrb	r3, [r3, #0]
 800209e:	461a      	mov	r2, r3
 80020a0:	4968      	ldr	r1, [pc, #416]	; (8002244 <print_KISS+0x2d8>)
 80020a2:	4864      	ldr	r0, [pc, #400]	; (8002234 <print_KISS+0x2c8>)
 80020a4:	f003 ff2c 	bl	8005f00 <siprintf>
			HAL_UART_Transmit(&huart2, uartData, strlen(uartData), 10);
 80020a8:	4862      	ldr	r0, [pc, #392]	; (8002234 <print_KISS+0x2c8>)
 80020aa:	f7fe f8b1 	bl	8000210 <strlen>
 80020ae:	4603      	mov	r3, r0
 80020b0:	b29a      	uxth	r2, r3
 80020b2:	230a      	movs	r3, #10
 80020b4:	495f      	ldr	r1, [pc, #380]	; (8002234 <print_KISS+0x2c8>)
 80020b6:	4861      	ldr	r0, [pc, #388]	; (800223c <print_KISS+0x2d0>)
 80020b8:	f002 ffe1 	bl	800507e <HAL_UART_Transmit>
		for(int j = 0;j<8;j++){
 80020bc:	6a3b      	ldr	r3, [r7, #32]
 80020be:	3301      	adds	r3, #1
 80020c0:	623b      	str	r3, [r7, #32]
 80020c2:	6a3b      	ldr	r3, [r7, #32]
 80020c4:	2b07      	cmp	r3, #7
 80020c6:	dde5      	ble.n	8002094 <print_KISS+0x128>
		}
		curr_mem -= 8;
 80020c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80020ca:	3b08      	subs	r3, #8
 80020cc:	62fb      	str	r3, [r7, #44]	; 0x2c
		sprintf(uartData, "\n");
 80020ce:	4a59      	ldr	r2, [pc, #356]	; (8002234 <print_KISS+0x2c8>)
 80020d0:	4b5d      	ldr	r3, [pc, #372]	; (8002248 <print_KISS+0x2dc>)
 80020d2:	881b      	ldrh	r3, [r3, #0]
 80020d4:	8013      	strh	r3, [r2, #0]
		HAL_UART_Transmit(&huart2, uartData, strlen(uartData), 10);
 80020d6:	4857      	ldr	r0, [pc, #348]	; (8002234 <print_KISS+0x2c8>)
 80020d8:	f7fe f89a 	bl	8000210 <strlen>
 80020dc:	4603      	mov	r3, r0
 80020de:	b29a      	uxth	r2, r3
 80020e0:	230a      	movs	r3, #10
 80020e2:	4954      	ldr	r1, [pc, #336]	; (8002234 <print_KISS+0x2c8>)
 80020e4:	4855      	ldr	r0, [pc, #340]	; (800223c <print_KISS+0x2d0>)
 80020e6:	f002 ffca 	bl	800507e <HAL_UART_Transmit>
	for(int i = 0;i<address_len/8;i++){
 80020ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020ec:	3301      	adds	r3, #1
 80020ee:	627b      	str	r3, [r7, #36]	; 0x24
 80020f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020f2:	2b0d      	cmp	r3, #13
 80020f4:	ddba      	ble.n	800206c <print_KISS+0x100>
	}

	//Print Control Field
	curr_mem = (local_packet->control);//Subtract 8 to start at the flag start
 80020f6:	68bb      	ldr	r3, [r7, #8]
 80020f8:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 80020fc:	3314      	adds	r3, #20
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	62fb      	str	r3, [r7, #44]	; 0x2c
	sprintf(uartData, "Control Field   =");
 8002102:	4a4c      	ldr	r2, [pc, #304]	; (8002234 <print_KISS+0x2c8>)
 8002104:	4b52      	ldr	r3, [pc, #328]	; (8002250 <print_KISS+0x2e4>)
 8002106:	4615      	mov	r5, r2
 8002108:	461c      	mov	r4, r3
 800210a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800210c:	6028      	str	r0, [r5, #0]
 800210e:	6069      	str	r1, [r5, #4]
 8002110:	60aa      	str	r2, [r5, #8]
 8002112:	60eb      	str	r3, [r5, #12]
 8002114:	8823      	ldrh	r3, [r4, #0]
 8002116:	822b      	strh	r3, [r5, #16]
	HAL_UART_Transmit(&huart2, uartData, strlen(uartData), 10);
 8002118:	4846      	ldr	r0, [pc, #280]	; (8002234 <print_KISS+0x2c8>)
 800211a:	f7fe f879 	bl	8000210 <strlen>
 800211e:	4603      	mov	r3, r0
 8002120:	b29a      	uxth	r2, r3
 8002122:	230a      	movs	r3, #10
 8002124:	4943      	ldr	r1, [pc, #268]	; (8002234 <print_KISS+0x2c8>)
 8002126:	4845      	ldr	r0, [pc, #276]	; (800223c <print_KISS+0x2d0>)
 8002128:	f002 ffa9 	bl	800507e <HAL_UART_Transmit>

	for(int i = 0;i<8;i++){
 800212c:	2300      	movs	r3, #0
 800212e:	61fb      	str	r3, [r7, #28]
 8002130:	e017      	b.n	8002162 <print_KISS+0x1f6>
		sprintf(uartData, " %d ",*(curr_mem+8-i-1));
 8002132:	69fb      	ldr	r3, [r7, #28]
 8002134:	f1c3 0307 	rsb	r3, r3, #7
 8002138:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800213a:	4413      	add	r3, r2
 800213c:	781b      	ldrb	r3, [r3, #0]
 800213e:	461a      	mov	r2, r3
 8002140:	4940      	ldr	r1, [pc, #256]	; (8002244 <print_KISS+0x2d8>)
 8002142:	483c      	ldr	r0, [pc, #240]	; (8002234 <print_KISS+0x2c8>)
 8002144:	f003 fedc 	bl	8005f00 <siprintf>
		HAL_UART_Transmit(&huart2, uartData, strlen(uartData), 10);
 8002148:	483a      	ldr	r0, [pc, #232]	; (8002234 <print_KISS+0x2c8>)
 800214a:	f7fe f861 	bl	8000210 <strlen>
 800214e:	4603      	mov	r3, r0
 8002150:	b29a      	uxth	r2, r3
 8002152:	230a      	movs	r3, #10
 8002154:	4937      	ldr	r1, [pc, #220]	; (8002234 <print_KISS+0x2c8>)
 8002156:	4839      	ldr	r0, [pc, #228]	; (800223c <print_KISS+0x2d0>)
 8002158:	f002 ff91 	bl	800507e <HAL_UART_Transmit>
	for(int i = 0;i<8;i++){
 800215c:	69fb      	ldr	r3, [r7, #28]
 800215e:	3301      	adds	r3, #1
 8002160:	61fb      	str	r3, [r7, #28]
 8002162:	69fb      	ldr	r3, [r7, #28]
 8002164:	2b07      	cmp	r3, #7
 8002166:	dde4      	ble.n	8002132 <print_KISS+0x1c6>
	}
	sprintf(uartData, "\n");
 8002168:	4a32      	ldr	r2, [pc, #200]	; (8002234 <print_KISS+0x2c8>)
 800216a:	4b37      	ldr	r3, [pc, #220]	; (8002248 <print_KISS+0x2dc>)
 800216c:	881b      	ldrh	r3, [r3, #0]
 800216e:	8013      	strh	r3, [r2, #0]
	HAL_UART_Transmit(&huart2, uartData, strlen(uartData), 10);
 8002170:	4830      	ldr	r0, [pc, #192]	; (8002234 <print_KISS+0x2c8>)
 8002172:	f7fe f84d 	bl	8000210 <strlen>
 8002176:	4603      	mov	r3, r0
 8002178:	b29a      	uxth	r2, r3
 800217a:	230a      	movs	r3, #10
 800217c:	492d      	ldr	r1, [pc, #180]	; (8002234 <print_KISS+0x2c8>)
 800217e:	482f      	ldr	r0, [pc, #188]	; (800223c <print_KISS+0x2d0>)
 8002180:	f002 ff7d 	bl	800507e <HAL_UART_Transmit>

	//PID
	curr_mem = (local_packet->PID);//Subtract 8 to start at the flag start
 8002184:	68bb      	ldr	r3, [r7, #8]
 8002186:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 800218a:	3318      	adds	r3, #24
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	62fb      	str	r3, [r7, #44]	; 0x2c
	sprintf(uartData, "PID Field       =");
 8002190:	4a28      	ldr	r2, [pc, #160]	; (8002234 <print_KISS+0x2c8>)
 8002192:	4b30      	ldr	r3, [pc, #192]	; (8002254 <print_KISS+0x2e8>)
 8002194:	4615      	mov	r5, r2
 8002196:	461c      	mov	r4, r3
 8002198:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800219a:	6028      	str	r0, [r5, #0]
 800219c:	6069      	str	r1, [r5, #4]
 800219e:	60aa      	str	r2, [r5, #8]
 80021a0:	60eb      	str	r3, [r5, #12]
 80021a2:	8823      	ldrh	r3, [r4, #0]
 80021a4:	822b      	strh	r3, [r5, #16]
	HAL_UART_Transmit(&huart2, uartData, strlen(uartData), 10);
 80021a6:	4823      	ldr	r0, [pc, #140]	; (8002234 <print_KISS+0x2c8>)
 80021a8:	f7fe f832 	bl	8000210 <strlen>
 80021ac:	4603      	mov	r3, r0
 80021ae:	b29a      	uxth	r2, r3
 80021b0:	230a      	movs	r3, #10
 80021b2:	4920      	ldr	r1, [pc, #128]	; (8002234 <print_KISS+0x2c8>)
 80021b4:	4821      	ldr	r0, [pc, #132]	; (800223c <print_KISS+0x2d0>)
 80021b6:	f002 ff62 	bl	800507e <HAL_UART_Transmit>

	for(int i = 0;i<8;i++){
 80021ba:	2300      	movs	r3, #0
 80021bc:	61bb      	str	r3, [r7, #24]
 80021be:	e017      	b.n	80021f0 <print_KISS+0x284>
		sprintf(uartData, " %d ",*(curr_mem+8-i-1));
 80021c0:	69bb      	ldr	r3, [r7, #24]
 80021c2:	f1c3 0307 	rsb	r3, r3, #7
 80021c6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80021c8:	4413      	add	r3, r2
 80021ca:	781b      	ldrb	r3, [r3, #0]
 80021cc:	461a      	mov	r2, r3
 80021ce:	491d      	ldr	r1, [pc, #116]	; (8002244 <print_KISS+0x2d8>)
 80021d0:	4818      	ldr	r0, [pc, #96]	; (8002234 <print_KISS+0x2c8>)
 80021d2:	f003 fe95 	bl	8005f00 <siprintf>
		HAL_UART_Transmit(&huart2, uartData, strlen(uartData), 10);
 80021d6:	4817      	ldr	r0, [pc, #92]	; (8002234 <print_KISS+0x2c8>)
 80021d8:	f7fe f81a 	bl	8000210 <strlen>
 80021dc:	4603      	mov	r3, r0
 80021de:	b29a      	uxth	r2, r3
 80021e0:	230a      	movs	r3, #10
 80021e2:	4914      	ldr	r1, [pc, #80]	; (8002234 <print_KISS+0x2c8>)
 80021e4:	4815      	ldr	r0, [pc, #84]	; (800223c <print_KISS+0x2d0>)
 80021e6:	f002 ff4a 	bl	800507e <HAL_UART_Transmit>
	for(int i = 0;i<8;i++){
 80021ea:	69bb      	ldr	r3, [r7, #24]
 80021ec:	3301      	adds	r3, #1
 80021ee:	61bb      	str	r3, [r7, #24]
 80021f0:	69bb      	ldr	r3, [r7, #24]
 80021f2:	2b07      	cmp	r3, #7
 80021f4:	dde4      	ble.n	80021c0 <print_KISS+0x254>
	}
	sprintf(uartData, "\n");
 80021f6:	4a0f      	ldr	r2, [pc, #60]	; (8002234 <print_KISS+0x2c8>)
 80021f8:	4b13      	ldr	r3, [pc, #76]	; (8002248 <print_KISS+0x2dc>)
 80021fa:	881b      	ldrh	r3, [r3, #0]
 80021fc:	8013      	strh	r3, [r2, #0]
	HAL_UART_Transmit(&huart2, uartData, strlen(uartData), 10);
 80021fe:	480d      	ldr	r0, [pc, #52]	; (8002234 <print_KISS+0x2c8>)
 8002200:	f7fe f806 	bl	8000210 <strlen>
 8002204:	4603      	mov	r3, r0
 8002206:	b29a      	uxth	r2, r3
 8002208:	230a      	movs	r3, #10
 800220a:	490a      	ldr	r1, [pc, #40]	; (8002234 <print_KISS+0x2c8>)
 800220c:	480b      	ldr	r0, [pc, #44]	; (800223c <print_KISS+0x2d0>)
 800220e:	f002 ff36 	bl	800507e <HAL_UART_Transmit>

	//Print Info Field
	curr_mem = (local_packet->Info) + local_packet->Info_Len - 1;
 8002212:	68bb      	ldr	r3, [r7, #8]
 8002214:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 8002218:	331c      	adds	r3, #28
 800221a:	681a      	ldr	r2, [r3, #0]
 800221c:	68bb      	ldr	r3, [r7, #8]
 800221e:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	3b01      	subs	r3, #1
 8002226:	4413      	add	r3, r2
 8002228:	62fb      	str	r3, [r7, #44]	; 0x2c
	for(int i = 0;i<(local_packet->Info_Len/8);i++){
 800222a:	2300      	movs	r3, #0
 800222c:	617b      	str	r3, [r7, #20]
 800222e:	e055      	b.n	80022dc <print_KISS+0x370>
 8002230:	200000d4 	.word	0x200000d4
 8002234:	20001cd8 	.word	0x20001cd8
 8002238:	08006d18 	.word	0x08006d18
 800223c:	20002b94 	.word	0x20002b94
 8002240:	08006d50 	.word	0x08006d50
 8002244:	08006c54 	.word	0x08006c54
 8002248:	08006c5c 	.word	0x08006c5c
 800224c:	08006c40 	.word	0x08006c40
 8002250:	08006c60 	.word	0x08006c60
 8002254:	08006c74 	.word	0x08006c74
		sprintf(uartData, "Info Field %d    =",i+1)	;
 8002258:	697b      	ldr	r3, [r7, #20]
 800225a:	3301      	adds	r3, #1
 800225c:	461a      	mov	r2, r3
 800225e:	494a      	ldr	r1, [pc, #296]	; (8002388 <print_KISS+0x41c>)
 8002260:	484a      	ldr	r0, [pc, #296]	; (800238c <print_KISS+0x420>)
 8002262:	f003 fe4d 	bl	8005f00 <siprintf>
		HAL_UART_Transmit(&huart2, uartData, strlen(uartData), 10);
 8002266:	4849      	ldr	r0, [pc, #292]	; (800238c <print_KISS+0x420>)
 8002268:	f7fd ffd2 	bl	8000210 <strlen>
 800226c:	4603      	mov	r3, r0
 800226e:	b29a      	uxth	r2, r3
 8002270:	230a      	movs	r3, #10
 8002272:	4946      	ldr	r1, [pc, #280]	; (800238c <print_KISS+0x420>)
 8002274:	4846      	ldr	r0, [pc, #280]	; (8002390 <print_KISS+0x424>)
 8002276:	f002 ff02 	bl	800507e <HAL_UART_Transmit>

		for(int j = 0;j<8;j++){
 800227a:	2300      	movs	r3, #0
 800227c:	613b      	str	r3, [r7, #16]
 800227e:	e016      	b.n	80022ae <print_KISS+0x342>
			sprintf(uartData, " %d ",*(curr_mem-j));
 8002280:	693b      	ldr	r3, [r7, #16]
 8002282:	425b      	negs	r3, r3
 8002284:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002286:	4413      	add	r3, r2
 8002288:	781b      	ldrb	r3, [r3, #0]
 800228a:	461a      	mov	r2, r3
 800228c:	4941      	ldr	r1, [pc, #260]	; (8002394 <print_KISS+0x428>)
 800228e:	483f      	ldr	r0, [pc, #252]	; (800238c <print_KISS+0x420>)
 8002290:	f003 fe36 	bl	8005f00 <siprintf>
			HAL_UART_Transmit(&huart2, uartData, strlen(uartData), 10);
 8002294:	483d      	ldr	r0, [pc, #244]	; (800238c <print_KISS+0x420>)
 8002296:	f7fd ffbb 	bl	8000210 <strlen>
 800229a:	4603      	mov	r3, r0
 800229c:	b29a      	uxth	r2, r3
 800229e:	230a      	movs	r3, #10
 80022a0:	493a      	ldr	r1, [pc, #232]	; (800238c <print_KISS+0x420>)
 80022a2:	483b      	ldr	r0, [pc, #236]	; (8002390 <print_KISS+0x424>)
 80022a4:	f002 feeb 	bl	800507e <HAL_UART_Transmit>
		for(int j = 0;j<8;j++){
 80022a8:	693b      	ldr	r3, [r7, #16]
 80022aa:	3301      	adds	r3, #1
 80022ac:	613b      	str	r3, [r7, #16]
 80022ae:	693b      	ldr	r3, [r7, #16]
 80022b0:	2b07      	cmp	r3, #7
 80022b2:	dde5      	ble.n	8002280 <print_KISS+0x314>
		}
		curr_mem -= 8;
 80022b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80022b6:	3b08      	subs	r3, #8
 80022b8:	62fb      	str	r3, [r7, #44]	; 0x2c
		sprintf(uartData, "\n");
 80022ba:	4a34      	ldr	r2, [pc, #208]	; (800238c <print_KISS+0x420>)
 80022bc:	4b36      	ldr	r3, [pc, #216]	; (8002398 <print_KISS+0x42c>)
 80022be:	881b      	ldrh	r3, [r3, #0]
 80022c0:	8013      	strh	r3, [r2, #0]
		HAL_UART_Transmit(&huart2, uartData, strlen(uartData), 10);
 80022c2:	4832      	ldr	r0, [pc, #200]	; (800238c <print_KISS+0x420>)
 80022c4:	f7fd ffa4 	bl	8000210 <strlen>
 80022c8:	4603      	mov	r3, r0
 80022ca:	b29a      	uxth	r2, r3
 80022cc:	230a      	movs	r3, #10
 80022ce:	492f      	ldr	r1, [pc, #188]	; (800238c <print_KISS+0x420>)
 80022d0:	482f      	ldr	r0, [pc, #188]	; (8002390 <print_KISS+0x424>)
 80022d2:	f002 fed4 	bl	800507e <HAL_UART_Transmit>
	for(int i = 0;i<(local_packet->Info_Len/8);i++){
 80022d6:	697b      	ldr	r3, [r7, #20]
 80022d8:	3301      	adds	r3, #1
 80022da:	617b      	str	r3, [r7, #20]
 80022dc:	68bb      	ldr	r3, [r7, #8]
 80022de:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	da00      	bge.n	80022ea <print_KISS+0x37e>
 80022e8:	3307      	adds	r3, #7
 80022ea:	10db      	asrs	r3, r3, #3
 80022ec:	461a      	mov	r2, r3
 80022ee:	697b      	ldr	r3, [r7, #20]
 80022f0:	4293      	cmp	r3, r2
 80022f2:	dbb1      	blt.n	8002258 <print_KISS+0x2ec>
	}

	//Print Stop Flag
	curr_mem = local_packet->KISS_PACKET;
 80022f4:	68bb      	ldr	r3, [r7, #8]
 80022f6:	f603 235f 	addw	r3, r3, #2655	; 0xa5f
 80022fa:	62fb      	str	r3, [r7, #44]	; 0x2c
	sprintf(uartData, "Stop flag       =");
 80022fc:	4a23      	ldr	r2, [pc, #140]	; (800238c <print_KISS+0x420>)
 80022fe:	4b27      	ldr	r3, [pc, #156]	; (800239c <print_KISS+0x430>)
 8002300:	4615      	mov	r5, r2
 8002302:	461c      	mov	r4, r3
 8002304:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002306:	6028      	str	r0, [r5, #0]
 8002308:	6069      	str	r1, [r5, #4]
 800230a:	60aa      	str	r2, [r5, #8]
 800230c:	60eb      	str	r3, [r5, #12]
 800230e:	8823      	ldrh	r3, [r4, #0]
 8002310:	822b      	strh	r3, [r5, #16]
	HAL_UART_Transmit(&huart2, uartData, strlen(uartData), 10);
 8002312:	481e      	ldr	r0, [pc, #120]	; (800238c <print_KISS+0x420>)
 8002314:	f7fd ff7c 	bl	8000210 <strlen>
 8002318:	4603      	mov	r3, r0
 800231a:	b29a      	uxth	r2, r3
 800231c:	230a      	movs	r3, #10
 800231e:	491b      	ldr	r1, [pc, #108]	; (800238c <print_KISS+0x420>)
 8002320:	481b      	ldr	r0, [pc, #108]	; (8002390 <print_KISS+0x424>)
 8002322:	f002 feac 	bl	800507e <HAL_UART_Transmit>

	for(int i = 0;i<8;i++){
 8002326:	2300      	movs	r3, #0
 8002328:	60fb      	str	r3, [r7, #12]
 800232a:	e017      	b.n	800235c <print_KISS+0x3f0>
		sprintf(uartData, " %d ",*(curr_mem+8-i-1));
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	f1c3 0307 	rsb	r3, r3, #7
 8002332:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002334:	4413      	add	r3, r2
 8002336:	781b      	ldrb	r3, [r3, #0]
 8002338:	461a      	mov	r2, r3
 800233a:	4916      	ldr	r1, [pc, #88]	; (8002394 <print_KISS+0x428>)
 800233c:	4813      	ldr	r0, [pc, #76]	; (800238c <print_KISS+0x420>)
 800233e:	f003 fddf 	bl	8005f00 <siprintf>
		HAL_UART_Transmit(&huart2, uartData, strlen(uartData), 10);
 8002342:	4812      	ldr	r0, [pc, #72]	; (800238c <print_KISS+0x420>)
 8002344:	f7fd ff64 	bl	8000210 <strlen>
 8002348:	4603      	mov	r3, r0
 800234a:	b29a      	uxth	r2, r3
 800234c:	230a      	movs	r3, #10
 800234e:	490f      	ldr	r1, [pc, #60]	; (800238c <print_KISS+0x420>)
 8002350:	480f      	ldr	r0, [pc, #60]	; (8002390 <print_KISS+0x424>)
 8002352:	f002 fe94 	bl	800507e <HAL_UART_Transmit>
	for(int i = 0;i<8;i++){
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	3301      	adds	r3, #1
 800235a:	60fb      	str	r3, [r7, #12]
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	2b07      	cmp	r3, #7
 8002360:	dde4      	ble.n	800232c <print_KISS+0x3c0>
	}
	sprintf(uartData, "\n");
 8002362:	4a0a      	ldr	r2, [pc, #40]	; (800238c <print_KISS+0x420>)
 8002364:	4b0c      	ldr	r3, [pc, #48]	; (8002398 <print_KISS+0x42c>)
 8002366:	881b      	ldrh	r3, [r3, #0]
 8002368:	8013      	strh	r3, [r2, #0]
	HAL_UART_Transmit(&huart2, uartData, strlen(uartData), 10);
 800236a:	4808      	ldr	r0, [pc, #32]	; (800238c <print_KISS+0x420>)
 800236c:	f7fd ff50 	bl	8000210 <strlen>
 8002370:	4603      	mov	r3, r0
 8002372:	b29a      	uxth	r2, r3
 8002374:	230a      	movs	r3, #10
 8002376:	4905      	ldr	r1, [pc, #20]	; (800238c <print_KISS+0x420>)
 8002378:	4805      	ldr	r0, [pc, #20]	; (8002390 <print_KISS+0x424>)
 800237a:	f002 fe80 	bl	800507e <HAL_UART_Transmit>

}
 800237e:	bf00      	nop
 8002380:	3734      	adds	r7, #52	; 0x34
 8002382:	46bd      	mov	sp, r7
 8002384:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002386:	bf00      	nop
 8002388:	08006c88 	.word	0x08006c88
 800238c:	20001cd8 	.word	0x20001cd8
 8002390:	20002b94 	.word	0x20002b94
 8002394:	08006c54 	.word	0x08006c54
 8002398:	08006c5c 	.word	0x08006c5c
 800239c:	08006d64 	.word	0x08006d64

080023a0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80023a0:	b580      	push	{r7, lr}
 80023a2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80023a4:	f000 fd18 	bl	8002dd8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80023a8:	f000 f820 	bl	80023ec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80023ac:	f000 f9f0 	bl	8002790 <MX_GPIO_Init>
  MX_DMA_Init();
 80023b0:	f000 f9ce 	bl	8002750 <MX_DMA_Init>
  MX_DAC_Init();
 80023b4:	f000 f888 	bl	80024c8 <MX_DAC_Init>
  MX_TIM2_Init();
 80023b8:	f000 f8b0 	bl	800251c <MX_TIM2_Init>
  MX_TIM3_Init();
 80023bc:	f000 f8fa 	bl	80025b4 <MX_TIM3_Init>
  MX_USART2_UART_Init();
 80023c0:	f000 f994 	bl	80026ec <MX_USART2_UART_Init>
  MX_TIM4_Init();
 80023c4:	f000 f944 	bl	8002650 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
	HAL_TIM_Base_Start(&htim2);
 80023c8:	4806      	ldr	r0, [pc, #24]	; (80023e4 <main+0x44>)
 80023ca:	f002 f9e6 	bl	800479a <HAL_TIM_Base_Start>
	HAL_TIM_Base_Start_IT(&htim3);
 80023ce:	4806      	ldr	r0, [pc, #24]	; (80023e8 <main+0x48>)
 80023d0:	f002 fa32 	bl	8004838 <HAL_TIM_Base_Start_IT>

	uart_gpio_init();
 80023d4:	f000 fabc 	bl	8002950 <uart_gpio_init>

	initProgram(false);
 80023d8:	2000      	movs	r0, #0
 80023da:	f7fe ff95 	bl	8001308 <initProgram>
  /* USER CODE BEGIN WHILE */
	while (1) {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		tx_rx();
 80023de:	f7fe f9c9 	bl	8000774 <tx_rx>
 80023e2:	e7fc      	b.n	80023de <main+0x3e>
 80023e4:	20002b54 	.word	0x20002b54
 80023e8:	2000289c 	.word	0x2000289c

080023ec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	b094      	sub	sp, #80	; 0x50
 80023f0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80023f2:	f107 031c 	add.w	r3, r7, #28
 80023f6:	2234      	movs	r2, #52	; 0x34
 80023f8:	2100      	movs	r1, #0
 80023fa:	4618      	mov	r0, r3
 80023fc:	f003 fd78 	bl	8005ef0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002400:	f107 0308 	add.w	r3, r7, #8
 8002404:	2200      	movs	r2, #0
 8002406:	601a      	str	r2, [r3, #0]
 8002408:	605a      	str	r2, [r3, #4]
 800240a:	609a      	str	r2, [r3, #8]
 800240c:	60da      	str	r2, [r3, #12]
 800240e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002410:	2300      	movs	r3, #0
 8002412:	607b      	str	r3, [r7, #4]
 8002414:	4b2a      	ldr	r3, [pc, #168]	; (80024c0 <SystemClock_Config+0xd4>)
 8002416:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002418:	4a29      	ldr	r2, [pc, #164]	; (80024c0 <SystemClock_Config+0xd4>)
 800241a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800241e:	6413      	str	r3, [r2, #64]	; 0x40
 8002420:	4b27      	ldr	r3, [pc, #156]	; (80024c0 <SystemClock_Config+0xd4>)
 8002422:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002424:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002428:	607b      	str	r3, [r7, #4]
 800242a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800242c:	2300      	movs	r3, #0
 800242e:	603b      	str	r3, [r7, #0]
 8002430:	4b24      	ldr	r3, [pc, #144]	; (80024c4 <SystemClock_Config+0xd8>)
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8002438:	4a22      	ldr	r2, [pc, #136]	; (80024c4 <SystemClock_Config+0xd8>)
 800243a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800243e:	6013      	str	r3, [r2, #0]
 8002440:	4b20      	ldr	r3, [pc, #128]	; (80024c4 <SystemClock_Config+0xd8>)
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002448:	603b      	str	r3, [r7, #0]
 800244a:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800244c:	2301      	movs	r3, #1
 800244e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002450:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002454:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002456:	2302      	movs	r3, #2
 8002458:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800245a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800245e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8002460:	2304      	movs	r3, #4
 8002462:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 90;
 8002464:	235a      	movs	r3, #90	; 0x5a
 8002466:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002468:	2302      	movs	r3, #2
 800246a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800246c:	2302      	movs	r3, #2
 800246e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8002470:	2302      	movs	r3, #2
 8002472:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002474:	f107 031c 	add.w	r3, r7, #28
 8002478:	4618      	mov	r0, r3
 800247a:	f001 ff09 	bl	8004290 <HAL_RCC_OscConfig>
 800247e:	4603      	mov	r3, r0
 8002480:	2b00      	cmp	r3, #0
 8002482:	d001      	beq.n	8002488 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8002484:	f000 fa8c 	bl	80029a0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002488:	230f      	movs	r3, #15
 800248a:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800248c:	2302      	movs	r3, #2
 800248e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002490:	2300      	movs	r3, #0
 8002492:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002494:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002498:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800249a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800249e:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80024a0:	f107 0308 	add.w	r3, r7, #8
 80024a4:	2102      	movs	r1, #2
 80024a6:	4618      	mov	r0, r3
 80024a8:	f001 fc38 	bl	8003d1c <HAL_RCC_ClockConfig>
 80024ac:	4603      	mov	r3, r0
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d001      	beq.n	80024b6 <SystemClock_Config+0xca>
  {
    Error_Handler();
 80024b2:	f000 fa75 	bl	80029a0 <Error_Handler>
  }
}
 80024b6:	bf00      	nop
 80024b8:	3750      	adds	r7, #80	; 0x50
 80024ba:	46bd      	mov	sp, r7
 80024bc:	bd80      	pop	{r7, pc}
 80024be:	bf00      	nop
 80024c0:	40023800 	.word	0x40023800
 80024c4:	40007000 	.word	0x40007000

080024c8 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 80024c8:	b580      	push	{r7, lr}
 80024ca:	b082      	sub	sp, #8
 80024cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80024ce:	463b      	mov	r3, r7
 80024d0:	2200      	movs	r2, #0
 80024d2:	601a      	str	r2, [r3, #0]
 80024d4:	605a      	str	r2, [r3, #4]
  /* USER CODE BEGIN DAC_Init 1 */

  /* USER CODE END DAC_Init 1 */
  /** DAC Initialization
  */
  hdac.Instance = DAC;
 80024d6:	4b0f      	ldr	r3, [pc, #60]	; (8002514 <MX_DAC_Init+0x4c>)
 80024d8:	4a0f      	ldr	r2, [pc, #60]	; (8002518 <MX_DAC_Init+0x50>)
 80024da:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 80024dc:	480d      	ldr	r0, [pc, #52]	; (8002514 <MX_DAC_Init+0x4c>)
 80024de:	f000 fe2e 	bl	800313e <HAL_DAC_Init>
 80024e2:	4603      	mov	r3, r0
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d001      	beq.n	80024ec <MX_DAC_Init+0x24>
  {
    Error_Handler();
 80024e8:	f000 fa5a 	bl	80029a0 <Error_Handler>
  }
  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 80024ec:	2324      	movs	r3, #36	; 0x24
 80024ee:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80024f0:	2300      	movs	r3, #0
 80024f2:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80024f4:	463b      	mov	r3, r7
 80024f6:	2200      	movs	r2, #0
 80024f8:	4619      	mov	r1, r3
 80024fa:	4806      	ldr	r0, [pc, #24]	; (8002514 <MX_DAC_Init+0x4c>)
 80024fc:	f000 fe82 	bl	8003204 <HAL_DAC_ConfigChannel>
 8002500:	4603      	mov	r3, r0
 8002502:	2b00      	cmp	r3, #0
 8002504:	d001      	beq.n	800250a <MX_DAC_Init+0x42>
  {
    Error_Handler();
 8002506:	f000 fa4b 	bl	80029a0 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 800250a:	bf00      	nop
 800250c:	3708      	adds	r7, #8
 800250e:	46bd      	mov	sp, r7
 8002510:	bd80      	pop	{r7, pc}
 8002512:	bf00      	nop
 8002514:	20002b40 	.word	0x20002b40
 8002518:	40007400 	.word	0x40007400

0800251c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800251c:	b580      	push	{r7, lr}
 800251e:	b086      	sub	sp, #24
 8002520:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002522:	f107 0308 	add.w	r3, r7, #8
 8002526:	2200      	movs	r2, #0
 8002528:	601a      	str	r2, [r3, #0]
 800252a:	605a      	str	r2, [r3, #4]
 800252c:	609a      	str	r2, [r3, #8]
 800252e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002530:	463b      	mov	r3, r7
 8002532:	2200      	movs	r2, #0
 8002534:	601a      	str	r2, [r3, #0]
 8002536:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002538:	4b1d      	ldr	r3, [pc, #116]	; (80025b0 <MX_TIM2_Init+0x94>)
 800253a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800253e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 9-1;
 8002540:	4b1b      	ldr	r3, [pc, #108]	; (80025b0 <MX_TIM2_Init+0x94>)
 8002542:	2208      	movs	r2, #8
 8002544:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002546:	4b1a      	ldr	r3, [pc, #104]	; (80025b0 <MX_TIM2_Init+0x94>)
 8002548:	2200      	movs	r2, #0
 800254a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 800254c:	4b18      	ldr	r3, [pc, #96]	; (80025b0 <MX_TIM2_Init+0x94>)
 800254e:	2263      	movs	r2, #99	; 0x63
 8002550:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002552:	4b17      	ldr	r3, [pc, #92]	; (80025b0 <MX_TIM2_Init+0x94>)
 8002554:	2200      	movs	r2, #0
 8002556:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002558:	4b15      	ldr	r3, [pc, #84]	; (80025b0 <MX_TIM2_Init+0x94>)
 800255a:	2280      	movs	r2, #128	; 0x80
 800255c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800255e:	4814      	ldr	r0, [pc, #80]	; (80025b0 <MX_TIM2_Init+0x94>)
 8002560:	f002 f8f0 	bl	8004744 <HAL_TIM_Base_Init>
 8002564:	4603      	mov	r3, r0
 8002566:	2b00      	cmp	r3, #0
 8002568:	d001      	beq.n	800256e <MX_TIM2_Init+0x52>
  {
    Error_Handler();
 800256a:	f000 fa19 	bl	80029a0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800256e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002572:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002574:	f107 0308 	add.w	r3, r7, #8
 8002578:	4619      	mov	r1, r3
 800257a:	480d      	ldr	r0, [pc, #52]	; (80025b0 <MX_TIM2_Init+0x94>)
 800257c:	f002 fa88 	bl	8004a90 <HAL_TIM_ConfigClockSource>
 8002580:	4603      	mov	r3, r0
 8002582:	2b00      	cmp	r3, #0
 8002584:	d001      	beq.n	800258a <MX_TIM2_Init+0x6e>
  {
    Error_Handler();
 8002586:	f000 fa0b 	bl	80029a0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800258a:	2320      	movs	r3, #32
 800258c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800258e:	2300      	movs	r3, #0
 8002590:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002592:	463b      	mov	r3, r7
 8002594:	4619      	mov	r1, r3
 8002596:	4806      	ldr	r0, [pc, #24]	; (80025b0 <MX_TIM2_Init+0x94>)
 8002598:	f002 fc94 	bl	8004ec4 <HAL_TIMEx_MasterConfigSynchronization>
 800259c:	4603      	mov	r3, r0
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d001      	beq.n	80025a6 <MX_TIM2_Init+0x8a>
  {
    Error_Handler();
 80025a2:	f000 f9fd 	bl	80029a0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80025a6:	bf00      	nop
 80025a8:	3718      	adds	r7, #24
 80025aa:	46bd      	mov	sp, r7
 80025ac:	bd80      	pop	{r7, pc}
 80025ae:	bf00      	nop
 80025b0:	20002b54 	.word	0x20002b54

080025b4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80025b4:	b580      	push	{r7, lr}
 80025b6:	b086      	sub	sp, #24
 80025b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80025ba:	f107 0308 	add.w	r3, r7, #8
 80025be:	2200      	movs	r2, #0
 80025c0:	601a      	str	r2, [r3, #0]
 80025c2:	605a      	str	r2, [r3, #4]
 80025c4:	609a      	str	r2, [r3, #8]
 80025c6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80025c8:	463b      	mov	r3, r7
 80025ca:	2200      	movs	r2, #0
 80025cc:	601a      	str	r2, [r3, #0]
 80025ce:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80025d0:	4b1d      	ldr	r3, [pc, #116]	; (8002648 <MX_TIM3_Init+0x94>)
 80025d2:	4a1e      	ldr	r2, [pc, #120]	; (800264c <MX_TIM3_Init+0x98>)
 80025d4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 90-1;
 80025d6:	4b1c      	ldr	r3, [pc, #112]	; (8002648 <MX_TIM3_Init+0x94>)
 80025d8:	2259      	movs	r2, #89	; 0x59
 80025da:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80025dc:	4b1a      	ldr	r3, [pc, #104]	; (8002648 <MX_TIM3_Init+0x94>)
 80025de:	2200      	movs	r2, #0
 80025e0:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 833;
 80025e2:	4b19      	ldr	r3, [pc, #100]	; (8002648 <MX_TIM3_Init+0x94>)
 80025e4:	f240 3241 	movw	r2, #833	; 0x341
 80025e8:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80025ea:	4b17      	ldr	r3, [pc, #92]	; (8002648 <MX_TIM3_Init+0x94>)
 80025ec:	2200      	movs	r2, #0
 80025ee:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80025f0:	4b15      	ldr	r3, [pc, #84]	; (8002648 <MX_TIM3_Init+0x94>)
 80025f2:	2280      	movs	r2, #128	; 0x80
 80025f4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80025f6:	4814      	ldr	r0, [pc, #80]	; (8002648 <MX_TIM3_Init+0x94>)
 80025f8:	f002 f8a4 	bl	8004744 <HAL_TIM_Base_Init>
 80025fc:	4603      	mov	r3, r0
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d001      	beq.n	8002606 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8002602:	f000 f9cd 	bl	80029a0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002606:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800260a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800260c:	f107 0308 	add.w	r3, r7, #8
 8002610:	4619      	mov	r1, r3
 8002612:	480d      	ldr	r0, [pc, #52]	; (8002648 <MX_TIM3_Init+0x94>)
 8002614:	f002 fa3c 	bl	8004a90 <HAL_TIM_ConfigClockSource>
 8002618:	4603      	mov	r3, r0
 800261a:	2b00      	cmp	r3, #0
 800261c:	d001      	beq.n	8002622 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 800261e:	f000 f9bf 	bl	80029a0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002622:	2300      	movs	r3, #0
 8002624:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002626:	2300      	movs	r3, #0
 8002628:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800262a:	463b      	mov	r3, r7
 800262c:	4619      	mov	r1, r3
 800262e:	4806      	ldr	r0, [pc, #24]	; (8002648 <MX_TIM3_Init+0x94>)
 8002630:	f002 fc48 	bl	8004ec4 <HAL_TIMEx_MasterConfigSynchronization>
 8002634:	4603      	mov	r3, r0
 8002636:	2b00      	cmp	r3, #0
 8002638:	d001      	beq.n	800263e <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 800263a:	f000 f9b1 	bl	80029a0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800263e:	bf00      	nop
 8002640:	3718      	adds	r7, #24
 8002642:	46bd      	mov	sp, r7
 8002644:	bd80      	pop	{r7, pc}
 8002646:	bf00      	nop
 8002648:	2000289c 	.word	0x2000289c
 800264c:	40000400 	.word	0x40000400

08002650 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8002650:	b580      	push	{r7, lr}
 8002652:	b086      	sub	sp, #24
 8002654:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002656:	f107 0308 	add.w	r3, r7, #8
 800265a:	2200      	movs	r2, #0
 800265c:	601a      	str	r2, [r3, #0]
 800265e:	605a      	str	r2, [r3, #4]
 8002660:	609a      	str	r2, [r3, #8]
 8002662:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002664:	463b      	mov	r3, r7
 8002666:	2200      	movs	r2, #0
 8002668:	601a      	str	r2, [r3, #0]
 800266a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800266c:	4b1d      	ldr	r3, [pc, #116]	; (80026e4 <MX_TIM4_Init+0x94>)
 800266e:	4a1e      	ldr	r2, [pc, #120]	; (80026e8 <MX_TIM4_Init+0x98>)
 8002670:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 90-1;
 8002672:	4b1c      	ldr	r3, [pc, #112]	; (80026e4 <MX_TIM4_Init+0x94>)
 8002674:	2259      	movs	r2, #89	; 0x59
 8002676:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002678:	4b1a      	ldr	r3, [pc, #104]	; (80026e4 <MX_TIM4_Init+0x94>)
 800267a:	2200      	movs	r2, #0
 800267c:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 800267e:	4b19      	ldr	r3, [pc, #100]	; (80026e4 <MX_TIM4_Init+0x94>)
 8002680:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002684:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002686:	4b17      	ldr	r3, [pc, #92]	; (80026e4 <MX_TIM4_Init+0x94>)
 8002688:	2200      	movs	r2, #0
 800268a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800268c:	4b15      	ldr	r3, [pc, #84]	; (80026e4 <MX_TIM4_Init+0x94>)
 800268e:	2200      	movs	r2, #0
 8002690:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002692:	4814      	ldr	r0, [pc, #80]	; (80026e4 <MX_TIM4_Init+0x94>)
 8002694:	f002 f856 	bl	8004744 <HAL_TIM_Base_Init>
 8002698:	4603      	mov	r3, r0
 800269a:	2b00      	cmp	r3, #0
 800269c:	d001      	beq.n	80026a2 <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 800269e:	f000 f97f 	bl	80029a0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80026a2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80026a6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80026a8:	f107 0308 	add.w	r3, r7, #8
 80026ac:	4619      	mov	r1, r3
 80026ae:	480d      	ldr	r0, [pc, #52]	; (80026e4 <MX_TIM4_Init+0x94>)
 80026b0:	f002 f9ee 	bl	8004a90 <HAL_TIM_ConfigClockSource>
 80026b4:	4603      	mov	r3, r0
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d001      	beq.n	80026be <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 80026ba:	f000 f971 	bl	80029a0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80026be:	2300      	movs	r3, #0
 80026c0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80026c2:	2300      	movs	r3, #0
 80026c4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80026c6:	463b      	mov	r3, r7
 80026c8:	4619      	mov	r1, r3
 80026ca:	4806      	ldr	r0, [pc, #24]	; (80026e4 <MX_TIM4_Init+0x94>)
 80026cc:	f002 fbfa 	bl	8004ec4 <HAL_TIMEx_MasterConfigSynchronization>
 80026d0:	4603      	mov	r3, r0
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d001      	beq.n	80026da <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 80026d6:	f000 f963 	bl	80029a0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80026da:	bf00      	nop
 80026dc:	3718      	adds	r7, #24
 80026de:	46bd      	mov	sp, r7
 80026e0:	bd80      	pop	{r7, pc}
 80026e2:	bf00      	nop
 80026e4:	20002dd4 	.word	0x20002dd4
 80026e8:	40000800 	.word	0x40000800

080026ec <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80026ec:	b580      	push	{r7, lr}
 80026ee:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80026f0:	4b15      	ldr	r3, [pc, #84]	; (8002748 <MX_USART2_UART_Init+0x5c>)
 80026f2:	4a16      	ldr	r2, [pc, #88]	; (800274c <MX_USART2_UART_Init+0x60>)
 80026f4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80026f6:	4b14      	ldr	r3, [pc, #80]	; (8002748 <MX_USART2_UART_Init+0x5c>)
 80026f8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80026fc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80026fe:	4b12      	ldr	r3, [pc, #72]	; (8002748 <MX_USART2_UART_Init+0x5c>)
 8002700:	2200      	movs	r2, #0
 8002702:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002704:	4b10      	ldr	r3, [pc, #64]	; (8002748 <MX_USART2_UART_Init+0x5c>)
 8002706:	2200      	movs	r2, #0
 8002708:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800270a:	4b0f      	ldr	r3, [pc, #60]	; (8002748 <MX_USART2_UART_Init+0x5c>)
 800270c:	2200      	movs	r2, #0
 800270e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002710:	4b0d      	ldr	r3, [pc, #52]	; (8002748 <MX_USART2_UART_Init+0x5c>)
 8002712:	220c      	movs	r2, #12
 8002714:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002716:	4b0c      	ldr	r3, [pc, #48]	; (8002748 <MX_USART2_UART_Init+0x5c>)
 8002718:	2200      	movs	r2, #0
 800271a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800271c:	4b0a      	ldr	r3, [pc, #40]	; (8002748 <MX_USART2_UART_Init+0x5c>)
 800271e:	2200      	movs	r2, #0
 8002720:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002722:	4809      	ldr	r0, [pc, #36]	; (8002748 <MX_USART2_UART_Init+0x5c>)
 8002724:	f002 fc5e 	bl	8004fe4 <HAL_UART_Init>
 8002728:	4603      	mov	r3, r0
 800272a:	2b00      	cmp	r3, #0
 800272c:	d001      	beq.n	8002732 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800272e:	f000 f937 	bl	80029a0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */
  HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002732:	2200      	movs	r2, #0
 8002734:	2100      	movs	r1, #0
 8002736:	2026      	movs	r0, #38	; 0x26
 8002738:	f000 fcbd 	bl	80030b6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART2_IRQn);
 800273c:	2026      	movs	r0, #38	; 0x26
 800273e:	f000 fcd6 	bl	80030ee <HAL_NVIC_EnableIRQ>
  /* USER CODE END USART2_Init 2 */

}
 8002742:	bf00      	nop
 8002744:	bd80      	pop	{r7, pc}
 8002746:	bf00      	nop
 8002748:	20002b94 	.word	0x20002b94
 800274c:	40004400 	.word	0x40004400

08002750 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002750:	b580      	push	{r7, lr}
 8002752:	b082      	sub	sp, #8
 8002754:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002756:	2300      	movs	r3, #0
 8002758:	607b      	str	r3, [r7, #4]
 800275a:	4b0c      	ldr	r3, [pc, #48]	; (800278c <MX_DMA_Init+0x3c>)
 800275c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800275e:	4a0b      	ldr	r2, [pc, #44]	; (800278c <MX_DMA_Init+0x3c>)
 8002760:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002764:	6313      	str	r3, [r2, #48]	; 0x30
 8002766:	4b09      	ldr	r3, [pc, #36]	; (800278c <MX_DMA_Init+0x3c>)
 8002768:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800276a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800276e:	607b      	str	r3, [r7, #4]
 8002770:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8002772:	2200      	movs	r2, #0
 8002774:	2100      	movs	r1, #0
 8002776:	2010      	movs	r0, #16
 8002778:	f000 fc9d 	bl	80030b6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 800277c:	2010      	movs	r0, #16
 800277e:	f000 fcb6 	bl	80030ee <HAL_NVIC_EnableIRQ>

}
 8002782:	bf00      	nop
 8002784:	3708      	adds	r7, #8
 8002786:	46bd      	mov	sp, r7
 8002788:	bd80      	pop	{r7, pc}
 800278a:	bf00      	nop
 800278c:	40023800 	.word	0x40023800

08002790 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002790:	b580      	push	{r7, lr}
 8002792:	b08a      	sub	sp, #40	; 0x28
 8002794:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002796:	f107 0314 	add.w	r3, r7, #20
 800279a:	2200      	movs	r2, #0
 800279c:	601a      	str	r2, [r3, #0]
 800279e:	605a      	str	r2, [r3, #4]
 80027a0:	609a      	str	r2, [r3, #8]
 80027a2:	60da      	str	r2, [r3, #12]
 80027a4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80027a6:	2300      	movs	r3, #0
 80027a8:	613b      	str	r3, [r7, #16]
 80027aa:	4b45      	ldr	r3, [pc, #276]	; (80028c0 <MX_GPIO_Init+0x130>)
 80027ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027ae:	4a44      	ldr	r2, [pc, #272]	; (80028c0 <MX_GPIO_Init+0x130>)
 80027b0:	f043 0304 	orr.w	r3, r3, #4
 80027b4:	6313      	str	r3, [r2, #48]	; 0x30
 80027b6:	4b42      	ldr	r3, [pc, #264]	; (80028c0 <MX_GPIO_Init+0x130>)
 80027b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027ba:	f003 0304 	and.w	r3, r3, #4
 80027be:	613b      	str	r3, [r7, #16]
 80027c0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80027c2:	2300      	movs	r3, #0
 80027c4:	60fb      	str	r3, [r7, #12]
 80027c6:	4b3e      	ldr	r3, [pc, #248]	; (80028c0 <MX_GPIO_Init+0x130>)
 80027c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027ca:	4a3d      	ldr	r2, [pc, #244]	; (80028c0 <MX_GPIO_Init+0x130>)
 80027cc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80027d0:	6313      	str	r3, [r2, #48]	; 0x30
 80027d2:	4b3b      	ldr	r3, [pc, #236]	; (80028c0 <MX_GPIO_Init+0x130>)
 80027d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80027da:	60fb      	str	r3, [r7, #12]
 80027dc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80027de:	2300      	movs	r3, #0
 80027e0:	60bb      	str	r3, [r7, #8]
 80027e2:	4b37      	ldr	r3, [pc, #220]	; (80028c0 <MX_GPIO_Init+0x130>)
 80027e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027e6:	4a36      	ldr	r2, [pc, #216]	; (80028c0 <MX_GPIO_Init+0x130>)
 80027e8:	f043 0301 	orr.w	r3, r3, #1
 80027ec:	6313      	str	r3, [r2, #48]	; 0x30
 80027ee:	4b34      	ldr	r3, [pc, #208]	; (80028c0 <MX_GPIO_Init+0x130>)
 80027f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027f2:	f003 0301 	and.w	r3, r3, #1
 80027f6:	60bb      	str	r3, [r7, #8]
 80027f8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80027fa:	2300      	movs	r3, #0
 80027fc:	607b      	str	r3, [r7, #4]
 80027fe:	4b30      	ldr	r3, [pc, #192]	; (80028c0 <MX_GPIO_Init+0x130>)
 8002800:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002802:	4a2f      	ldr	r2, [pc, #188]	; (80028c0 <MX_GPIO_Init+0x130>)
 8002804:	f043 0302 	orr.w	r3, r3, #2
 8002808:	6313      	str	r3, [r2, #48]	; 0x30
 800280a:	4b2d      	ldr	r3, [pc, #180]	; (80028c0 <MX_GPIO_Init+0x130>)
 800280c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800280e:	f003 0302 	and.w	r3, r3, #2
 8002812:	607b      	str	r3, [r7, #4]
 8002814:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 8002816:	2200      	movs	r2, #0
 8002818:	f44f 7148 	mov.w	r1, #800	; 0x320
 800281c:	4829      	ldr	r0, [pc, #164]	; (80028c4 <MX_GPIO_Init+0x134>)
 800281e:	f001 fa4b 	bl	8003cb8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PTT_GPIO_Port, PTT_Pin, GPIO_PIN_RESET);
 8002822:	2200      	movs	r2, #0
 8002824:	2110      	movs	r1, #16
 8002826:	4828      	ldr	r0, [pc, #160]	; (80028c8 <MX_GPIO_Init+0x138>)
 8002828:	f001 fa46 	bl	8003cb8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800282c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002830:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002832:	4b26      	ldr	r3, [pc, #152]	; (80028cc <MX_GPIO_Init+0x13c>)
 8002834:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002836:	2300      	movs	r3, #0
 8002838:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800283a:	f107 0314 	add.w	r3, r7, #20
 800283e:	4619      	mov	r1, r3
 8002840:	4821      	ldr	r0, [pc, #132]	; (80028c8 <MX_GPIO_Init+0x138>)
 8002842:	f001 f8a7 	bl	8003994 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002846:	2301      	movs	r3, #1
 8002848:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800284a:	4b21      	ldr	r3, [pc, #132]	; (80028d0 <MX_GPIO_Init+0x140>)
 800284c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800284e:	2300      	movs	r3, #0
 8002850:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002852:	f107 0314 	add.w	r3, r7, #20
 8002856:	4619      	mov	r1, r3
 8002858:	481a      	ldr	r0, [pc, #104]	; (80028c4 <MX_GPIO_Init+0x134>)
 800285a:	f001 f89b 	bl	8003994 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin PA8 PA9 */
  GPIO_InitStruct.Pin = LD2_Pin|GPIO_PIN_8|GPIO_PIN_9;
 800285e:	f44f 7348 	mov.w	r3, #800	; 0x320
 8002862:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002864:	2301      	movs	r3, #1
 8002866:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002868:	2300      	movs	r3, #0
 800286a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800286c:	2300      	movs	r3, #0
 800286e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002870:	f107 0314 	add.w	r3, r7, #20
 8002874:	4619      	mov	r1, r3
 8002876:	4813      	ldr	r0, [pc, #76]	; (80028c4 <MX_GPIO_Init+0x134>)
 8002878:	f001 f88c 	bl	8003994 <HAL_GPIO_Init>

  /*Configure GPIO pin : PTT_Pin */
  GPIO_InitStruct.Pin = PTT_Pin;
 800287c:	2310      	movs	r3, #16
 800287e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002880:	2301      	movs	r3, #1
 8002882:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002884:	2300      	movs	r3, #0
 8002886:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002888:	2300      	movs	r3, #0
 800288a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(PTT_GPIO_Port, &GPIO_InitStruct);
 800288c:	f107 0314 	add.w	r3, r7, #20
 8002890:	4619      	mov	r1, r3
 8002892:	480d      	ldr	r0, [pc, #52]	; (80028c8 <MX_GPIO_Init+0x138>)
 8002894:	f001 f87e 	bl	8003994 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8002898:	2200      	movs	r2, #0
 800289a:	2100      	movs	r1, #0
 800289c:	2006      	movs	r0, #6
 800289e:	f000 fc0a 	bl	80030b6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80028a2:	2006      	movs	r0, #6
 80028a4:	f000 fc23 	bl	80030ee <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80028a8:	2200      	movs	r2, #0
 80028aa:	2100      	movs	r1, #0
 80028ac:	2028      	movs	r0, #40	; 0x28
 80028ae:	f000 fc02 	bl	80030b6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80028b2:	2028      	movs	r0, #40	; 0x28
 80028b4:	f000 fc1b 	bl	80030ee <HAL_NVIC_EnableIRQ>

}
 80028b8:	bf00      	nop
 80028ba:	3728      	adds	r7, #40	; 0x28
 80028bc:	46bd      	mov	sp, r7
 80028be:	bd80      	pop	{r7, pc}
 80028c0:	40023800 	.word	0x40023800
 80028c4:	40020000 	.word	0x40020000
 80028c8:	40020800 	.word	0x40020800
 80028cc:	10210000 	.word	0x10210000
 80028d0:	10110000 	.word	0x10110000

080028d4 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80028d4:	b580      	push	{r7, lr}
 80028d6:	b082      	sub	sp, #8
 80028d8:	af00      	add	r7, sp, #0
 80028da:	6078      	str	r0, [r7, #4]
	if (htim == &htim3)
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	4a05      	ldr	r2, [pc, #20]	; (80028f4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80028e0:	4293      	cmp	r3, r2
 80028e2:	d102      	bne.n	80028ea <HAL_TIM_PeriodElapsedCallback+0x16>
		Tim3IT();
 80028e4:	f7fe fde2 	bl	80014ac <Tim3IT>
	else
		__NOP();
}
 80028e8:	e000      	b.n	80028ec <HAL_TIM_PeriodElapsedCallback+0x18>
		__NOP();
 80028ea:	bf00      	nop
}
 80028ec:	bf00      	nop
 80028ee:	3708      	adds	r7, #8
 80028f0:	46bd      	mov	sp, r7
 80028f2:	bd80      	pop	{r7, pc}
 80028f4:	2000289c 	.word	0x2000289c

080028f8 <HAL_GPIO_EXTI_Callback>:
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 80028f8:	b580      	push	{r7, lr}
 80028fa:	b082      	sub	sp, #8
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	4603      	mov	r3, r0
 8002900:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == GPIO_PIN_0) {
 8002902:	88fb      	ldrh	r3, [r7, #6]
 8002904:	2b01      	cmp	r3, #1
 8002906:	d101      	bne.n	800290c <HAL_GPIO_EXTI_Callback+0x14>
		FreqCounterPinEXTI();
 8002908:	f7fe fe04 	bl	8001514 <FreqCounterPinEXTI>
	}
	if (GPIO_Pin == B1_Pin) {
 800290c:	88fb      	ldrh	r3, [r7, #6]
 800290e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002912:	d103      	bne.n	800291c <HAL_GPIO_EXTI_Callback+0x24>
		changeMode = 1;
 8002914:	4b04      	ldr	r3, [pc, #16]	; (8002928 <HAL_GPIO_EXTI_Callback+0x30>)
 8002916:	2201      	movs	r2, #1
 8002918:	701a      	strb	r2, [r3, #0]
		sprintf(uartData, "Toggle Input Detected\r\n");
		HAL_UART_Transmit(&huart2, uartData, strlen(uartData), 10);
		*/
	} else
		__NOP();
}
 800291a:	e000      	b.n	800291e <HAL_GPIO_EXTI_Callback+0x26>
		__NOP();
 800291c:	bf00      	nop
}
 800291e:	bf00      	nop
 8002920:	3708      	adds	r7, #8
 8002922:	46bd      	mov	sp, r7
 8002924:	bd80      	pop	{r7, pc}
 8002926:	bf00      	nop
 8002928:	200000a5 	.word	0x200000a5

0800292c <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800292c:	b580      	push	{r7, lr}
 800292e:	b082      	sub	sp, #8
 8002930:	af00      	add	r7, sp, #0
 8002932:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART2)
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	4a04      	ldr	r2, [pc, #16]	; (800294c <HAL_UART_RxCpltCallback+0x20>)
 800293a:	4293      	cmp	r3, r2
 800293c:	d101      	bne.n	8002942 <HAL_UART_RxCpltCallback+0x16>
  {
	  UART2_EXCEPTION_CALLBACK();
 800293e:	f7fd ff6b 	bl	8000818 <UART2_EXCEPTION_CALLBACK>
  }
}
 8002942:	bf00      	nop
 8002944:	3708      	adds	r7, #8
 8002946:	46bd      	mov	sp, r7
 8002948:	bd80      	pop	{r7, pc}
 800294a:	bf00      	nop
 800294c:	40004400 	.word	0x40004400

08002950 <uart_gpio_init>:

void uart_gpio_init()
{
 8002950:	b580      	push	{r7, lr}
 8002952:	b086      	sub	sp, #24
 8002954:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct;

  __GPIOA_CLK_ENABLE();
 8002956:	2300      	movs	r3, #0
 8002958:	603b      	str	r3, [r7, #0]
 800295a:	4b0f      	ldr	r3, [pc, #60]	; (8002998 <uart_gpio_init+0x48>)
 800295c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800295e:	4a0e      	ldr	r2, [pc, #56]	; (8002998 <uart_gpio_init+0x48>)
 8002960:	f043 0301 	orr.w	r3, r3, #1
 8002964:	6313      	str	r3, [r2, #48]	; 0x30
 8002966:	4b0c      	ldr	r3, [pc, #48]	; (8002998 <uart_gpio_init+0x48>)
 8002968:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800296a:	f003 0301 	and.w	r3, r3, #1
 800296e:	603b      	str	r3, [r7, #0]
 8002970:	683b      	ldr	r3, [r7, #0]

  /**USART2 GPIO Configuration
  PA2     ------> USART2_TX
  PA3     ------> USART2_RX
  */
  GPIO_InitStruct.Pin = GPIO_PIN_2 | GPIO_PIN_3;
 8002972:	230c      	movs	r3, #12
 8002974:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002976:	2302      	movs	r3, #2
 8002978:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800297a:	2301      	movs	r3, #1
 800297c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
 800297e:	2300      	movs	r3, #0
 8002980:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002982:	2307      	movs	r3, #7
 8002984:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002986:	1d3b      	adds	r3, r7, #4
 8002988:	4619      	mov	r1, r3
 800298a:	4804      	ldr	r0, [pc, #16]	; (800299c <uart_gpio_init+0x4c>)
 800298c:	f001 f802 	bl	8003994 <HAL_GPIO_Init>
}
 8002990:	bf00      	nop
 8002992:	3718      	adds	r7, #24
 8002994:	46bd      	mov	sp, r7
 8002996:	bd80      	pop	{r7, pc}
 8002998:	40023800 	.word	0x40023800
 800299c:	40020000 	.word	0x40020000

080029a0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80029a0:	b480      	push	{r7}
 80029a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80029a4:	bf00      	nop
 80029a6:	46bd      	mov	sp, r7
 80029a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ac:	4770      	bx	lr
	...

080029b0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80029b0:	b580      	push	{r7, lr}
 80029b2:	b082      	sub	sp, #8
 80029b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80029b6:	2300      	movs	r3, #0
 80029b8:	607b      	str	r3, [r7, #4]
 80029ba:	4b10      	ldr	r3, [pc, #64]	; (80029fc <HAL_MspInit+0x4c>)
 80029bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029be:	4a0f      	ldr	r2, [pc, #60]	; (80029fc <HAL_MspInit+0x4c>)
 80029c0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80029c4:	6453      	str	r3, [r2, #68]	; 0x44
 80029c6:	4b0d      	ldr	r3, [pc, #52]	; (80029fc <HAL_MspInit+0x4c>)
 80029c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029ca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80029ce:	607b      	str	r3, [r7, #4]
 80029d0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80029d2:	2300      	movs	r3, #0
 80029d4:	603b      	str	r3, [r7, #0]
 80029d6:	4b09      	ldr	r3, [pc, #36]	; (80029fc <HAL_MspInit+0x4c>)
 80029d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029da:	4a08      	ldr	r2, [pc, #32]	; (80029fc <HAL_MspInit+0x4c>)
 80029dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80029e0:	6413      	str	r3, [r2, #64]	; 0x40
 80029e2:	4b06      	ldr	r3, [pc, #24]	; (80029fc <HAL_MspInit+0x4c>)
 80029e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80029ea:	603b      	str	r3, [r7, #0]
 80029ec:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80029ee:	2007      	movs	r0, #7
 80029f0:	f000 fb56 	bl	80030a0 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80029f4:	bf00      	nop
 80029f6:	3708      	adds	r7, #8
 80029f8:	46bd      	mov	sp, r7
 80029fa:	bd80      	pop	{r7, pc}
 80029fc:	40023800 	.word	0x40023800

08002a00 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8002a00:	b580      	push	{r7, lr}
 8002a02:	b08a      	sub	sp, #40	; 0x28
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a08:	f107 0314 	add.w	r3, r7, #20
 8002a0c:	2200      	movs	r2, #0
 8002a0e:	601a      	str	r2, [r3, #0]
 8002a10:	605a      	str	r2, [r3, #4]
 8002a12:	609a      	str	r2, [r3, #8]
 8002a14:	60da      	str	r2, [r3, #12]
 8002a16:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	4a2f      	ldr	r2, [pc, #188]	; (8002adc <HAL_DAC_MspInit+0xdc>)
 8002a1e:	4293      	cmp	r3, r2
 8002a20:	d158      	bne.n	8002ad4 <HAL_DAC_MspInit+0xd4>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 8002a22:	2300      	movs	r3, #0
 8002a24:	613b      	str	r3, [r7, #16]
 8002a26:	4b2e      	ldr	r3, [pc, #184]	; (8002ae0 <HAL_DAC_MspInit+0xe0>)
 8002a28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a2a:	4a2d      	ldr	r2, [pc, #180]	; (8002ae0 <HAL_DAC_MspInit+0xe0>)
 8002a2c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8002a30:	6413      	str	r3, [r2, #64]	; 0x40
 8002a32:	4b2b      	ldr	r3, [pc, #172]	; (8002ae0 <HAL_DAC_MspInit+0xe0>)
 8002a34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a36:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002a3a:	613b      	str	r3, [r7, #16]
 8002a3c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a3e:	2300      	movs	r3, #0
 8002a40:	60fb      	str	r3, [r7, #12]
 8002a42:	4b27      	ldr	r3, [pc, #156]	; (8002ae0 <HAL_DAC_MspInit+0xe0>)
 8002a44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a46:	4a26      	ldr	r2, [pc, #152]	; (8002ae0 <HAL_DAC_MspInit+0xe0>)
 8002a48:	f043 0301 	orr.w	r3, r3, #1
 8002a4c:	6313      	str	r3, [r2, #48]	; 0x30
 8002a4e:	4b24      	ldr	r3, [pc, #144]	; (8002ae0 <HAL_DAC_MspInit+0xe0>)
 8002a50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a52:	f003 0301 	and.w	r3, r3, #1
 8002a56:	60fb      	str	r3, [r7, #12]
 8002a58:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002a5a:	2310      	movs	r3, #16
 8002a5c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002a5e:	2303      	movs	r3, #3
 8002a60:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a62:	2300      	movs	r3, #0
 8002a64:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a66:	f107 0314 	add.w	r3, r7, #20
 8002a6a:	4619      	mov	r1, r3
 8002a6c:	481d      	ldr	r0, [pc, #116]	; (8002ae4 <HAL_DAC_MspInit+0xe4>)
 8002a6e:	f000 ff91 	bl	8003994 <HAL_GPIO_Init>

    /* DAC DMA Init */
    /* DAC1 Init */
    hdma_dac1.Instance = DMA1_Stream5;
 8002a72:	4b1d      	ldr	r3, [pc, #116]	; (8002ae8 <HAL_DAC_MspInit+0xe8>)
 8002a74:	4a1d      	ldr	r2, [pc, #116]	; (8002aec <HAL_DAC_MspInit+0xec>)
 8002a76:	601a      	str	r2, [r3, #0]
    hdma_dac1.Init.Channel = DMA_CHANNEL_7;
 8002a78:	4b1b      	ldr	r3, [pc, #108]	; (8002ae8 <HAL_DAC_MspInit+0xe8>)
 8002a7a:	f04f 6260 	mov.w	r2, #234881024	; 0xe000000
 8002a7e:	605a      	str	r2, [r3, #4]
    hdma_dac1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002a80:	4b19      	ldr	r3, [pc, #100]	; (8002ae8 <HAL_DAC_MspInit+0xe8>)
 8002a82:	2240      	movs	r2, #64	; 0x40
 8002a84:	609a      	str	r2, [r3, #8]
    hdma_dac1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002a86:	4b18      	ldr	r3, [pc, #96]	; (8002ae8 <HAL_DAC_MspInit+0xe8>)
 8002a88:	2200      	movs	r2, #0
 8002a8a:	60da      	str	r2, [r3, #12]
    hdma_dac1.Init.MemInc = DMA_MINC_ENABLE;
 8002a8c:	4b16      	ldr	r3, [pc, #88]	; (8002ae8 <HAL_DAC_MspInit+0xe8>)
 8002a8e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002a92:	611a      	str	r2, [r3, #16]
    hdma_dac1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002a94:	4b14      	ldr	r3, [pc, #80]	; (8002ae8 <HAL_DAC_MspInit+0xe8>)
 8002a96:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002a9a:	615a      	str	r2, [r3, #20]
    hdma_dac1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002a9c:	4b12      	ldr	r3, [pc, #72]	; (8002ae8 <HAL_DAC_MspInit+0xe8>)
 8002a9e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002aa2:	619a      	str	r2, [r3, #24]
    hdma_dac1.Init.Mode = DMA_CIRCULAR;
 8002aa4:	4b10      	ldr	r3, [pc, #64]	; (8002ae8 <HAL_DAC_MspInit+0xe8>)
 8002aa6:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002aaa:	61da      	str	r2, [r3, #28]
    hdma_dac1.Init.Priority = DMA_PRIORITY_LOW;
 8002aac:	4b0e      	ldr	r3, [pc, #56]	; (8002ae8 <HAL_DAC_MspInit+0xe8>)
 8002aae:	2200      	movs	r2, #0
 8002ab0:	621a      	str	r2, [r3, #32]
    hdma_dac1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002ab2:	4b0d      	ldr	r3, [pc, #52]	; (8002ae8 <HAL_DAC_MspInit+0xe8>)
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_dac1) != HAL_OK)
 8002ab8:	480b      	ldr	r0, [pc, #44]	; (8002ae8 <HAL_DAC_MspInit+0xe8>)
 8002aba:	f000 fbf1 	bl	80032a0 <HAL_DMA_Init>
 8002abe:	4603      	mov	r3, r0
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d001      	beq.n	8002ac8 <HAL_DAC_MspInit+0xc8>
    {
      Error_Handler();
 8002ac4:	f7ff ff6c 	bl	80029a0 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1);
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	4a07      	ldr	r2, [pc, #28]	; (8002ae8 <HAL_DAC_MspInit+0xe8>)
 8002acc:	609a      	str	r2, [r3, #8]
 8002ace:	4a06      	ldr	r2, [pc, #24]	; (8002ae8 <HAL_DAC_MspInit+0xe8>)
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 8002ad4:	bf00      	nop
 8002ad6:	3728      	adds	r7, #40	; 0x28
 8002ad8:	46bd      	mov	sp, r7
 8002ada:	bd80      	pop	{r7, pc}
 8002adc:	40007400 	.word	0x40007400
 8002ae0:	40023800 	.word	0x40023800
 8002ae4:	40020000 	.word	0x40020000
 8002ae8:	200028dc 	.word	0x200028dc
 8002aec:	40026088 	.word	0x40026088

08002af0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002af0:	b580      	push	{r7, lr}
 8002af2:	b086      	sub	sp, #24
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002b00:	d10e      	bne.n	8002b20 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002b02:	2300      	movs	r3, #0
 8002b04:	617b      	str	r3, [r7, #20]
 8002b06:	4b20      	ldr	r3, [pc, #128]	; (8002b88 <HAL_TIM_Base_MspInit+0x98>)
 8002b08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b0a:	4a1f      	ldr	r2, [pc, #124]	; (8002b88 <HAL_TIM_Base_MspInit+0x98>)
 8002b0c:	f043 0301 	orr.w	r3, r3, #1
 8002b10:	6413      	str	r3, [r2, #64]	; 0x40
 8002b12:	4b1d      	ldr	r3, [pc, #116]	; (8002b88 <HAL_TIM_Base_MspInit+0x98>)
 8002b14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b16:	f003 0301 	and.w	r3, r3, #1
 8002b1a:	617b      	str	r3, [r7, #20]
 8002b1c:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8002b1e:	e02e      	b.n	8002b7e <HAL_TIM_Base_MspInit+0x8e>
  else if(htim_base->Instance==TIM3)
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	4a19      	ldr	r2, [pc, #100]	; (8002b8c <HAL_TIM_Base_MspInit+0x9c>)
 8002b26:	4293      	cmp	r3, r2
 8002b28:	d116      	bne.n	8002b58 <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002b2a:	2300      	movs	r3, #0
 8002b2c:	613b      	str	r3, [r7, #16]
 8002b2e:	4b16      	ldr	r3, [pc, #88]	; (8002b88 <HAL_TIM_Base_MspInit+0x98>)
 8002b30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b32:	4a15      	ldr	r2, [pc, #84]	; (8002b88 <HAL_TIM_Base_MspInit+0x98>)
 8002b34:	f043 0302 	orr.w	r3, r3, #2
 8002b38:	6413      	str	r3, [r2, #64]	; 0x40
 8002b3a:	4b13      	ldr	r3, [pc, #76]	; (8002b88 <HAL_TIM_Base_MspInit+0x98>)
 8002b3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b3e:	f003 0302 	and.w	r3, r3, #2
 8002b42:	613b      	str	r3, [r7, #16]
 8002b44:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002b46:	2200      	movs	r2, #0
 8002b48:	2100      	movs	r1, #0
 8002b4a:	201d      	movs	r0, #29
 8002b4c:	f000 fab3 	bl	80030b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002b50:	201d      	movs	r0, #29
 8002b52:	f000 facc 	bl	80030ee <HAL_NVIC_EnableIRQ>
}
 8002b56:	e012      	b.n	8002b7e <HAL_TIM_Base_MspInit+0x8e>
  else if(htim_base->Instance==TIM4)
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	4a0c      	ldr	r2, [pc, #48]	; (8002b90 <HAL_TIM_Base_MspInit+0xa0>)
 8002b5e:	4293      	cmp	r3, r2
 8002b60:	d10d      	bne.n	8002b7e <HAL_TIM_Base_MspInit+0x8e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002b62:	2300      	movs	r3, #0
 8002b64:	60fb      	str	r3, [r7, #12]
 8002b66:	4b08      	ldr	r3, [pc, #32]	; (8002b88 <HAL_TIM_Base_MspInit+0x98>)
 8002b68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b6a:	4a07      	ldr	r2, [pc, #28]	; (8002b88 <HAL_TIM_Base_MspInit+0x98>)
 8002b6c:	f043 0304 	orr.w	r3, r3, #4
 8002b70:	6413      	str	r3, [r2, #64]	; 0x40
 8002b72:	4b05      	ldr	r3, [pc, #20]	; (8002b88 <HAL_TIM_Base_MspInit+0x98>)
 8002b74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b76:	f003 0304 	and.w	r3, r3, #4
 8002b7a:	60fb      	str	r3, [r7, #12]
 8002b7c:	68fb      	ldr	r3, [r7, #12]
}
 8002b7e:	bf00      	nop
 8002b80:	3718      	adds	r7, #24
 8002b82:	46bd      	mov	sp, r7
 8002b84:	bd80      	pop	{r7, pc}
 8002b86:	bf00      	nop
 8002b88:	40023800 	.word	0x40023800
 8002b8c:	40000400 	.word	0x40000400
 8002b90:	40000800 	.word	0x40000800

08002b94 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002b94:	b580      	push	{r7, lr}
 8002b96:	b08a      	sub	sp, #40	; 0x28
 8002b98:	af00      	add	r7, sp, #0
 8002b9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b9c:	f107 0314 	add.w	r3, r7, #20
 8002ba0:	2200      	movs	r2, #0
 8002ba2:	601a      	str	r2, [r3, #0]
 8002ba4:	605a      	str	r2, [r3, #4]
 8002ba6:	609a      	str	r2, [r3, #8]
 8002ba8:	60da      	str	r2, [r3, #12]
 8002baa:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	4a1d      	ldr	r2, [pc, #116]	; (8002c28 <HAL_UART_MspInit+0x94>)
 8002bb2:	4293      	cmp	r3, r2
 8002bb4:	d133      	bne.n	8002c1e <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002bb6:	2300      	movs	r3, #0
 8002bb8:	613b      	str	r3, [r7, #16]
 8002bba:	4b1c      	ldr	r3, [pc, #112]	; (8002c2c <HAL_UART_MspInit+0x98>)
 8002bbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bbe:	4a1b      	ldr	r2, [pc, #108]	; (8002c2c <HAL_UART_MspInit+0x98>)
 8002bc0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002bc4:	6413      	str	r3, [r2, #64]	; 0x40
 8002bc6:	4b19      	ldr	r3, [pc, #100]	; (8002c2c <HAL_UART_MspInit+0x98>)
 8002bc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002bce:	613b      	str	r3, [r7, #16]
 8002bd0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002bd2:	2300      	movs	r3, #0
 8002bd4:	60fb      	str	r3, [r7, #12]
 8002bd6:	4b15      	ldr	r3, [pc, #84]	; (8002c2c <HAL_UART_MspInit+0x98>)
 8002bd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bda:	4a14      	ldr	r2, [pc, #80]	; (8002c2c <HAL_UART_MspInit+0x98>)
 8002bdc:	f043 0301 	orr.w	r3, r3, #1
 8002be0:	6313      	str	r3, [r2, #48]	; 0x30
 8002be2:	4b12      	ldr	r3, [pc, #72]	; (8002c2c <HAL_UART_MspInit+0x98>)
 8002be4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002be6:	f003 0301 	and.w	r3, r3, #1
 8002bea:	60fb      	str	r3, [r7, #12]
 8002bec:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002bee:	230c      	movs	r3, #12
 8002bf0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bf2:	2302      	movs	r3, #2
 8002bf4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bf6:	2300      	movs	r3, #0
 8002bf8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002bfa:	2303      	movs	r3, #3
 8002bfc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002bfe:	2307      	movs	r3, #7
 8002c00:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c02:	f107 0314 	add.w	r3, r7, #20
 8002c06:	4619      	mov	r1, r3
 8002c08:	4809      	ldr	r0, [pc, #36]	; (8002c30 <HAL_UART_MspInit+0x9c>)
 8002c0a:	f000 fec3 	bl	8003994 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002c0e:	2200      	movs	r2, #0
 8002c10:	2100      	movs	r1, #0
 8002c12:	2026      	movs	r0, #38	; 0x26
 8002c14:	f000 fa4f 	bl	80030b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002c18:	2026      	movs	r0, #38	; 0x26
 8002c1a:	f000 fa68 	bl	80030ee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002c1e:	bf00      	nop
 8002c20:	3728      	adds	r7, #40	; 0x28
 8002c22:	46bd      	mov	sp, r7
 8002c24:	bd80      	pop	{r7, pc}
 8002c26:	bf00      	nop
 8002c28:	40004400 	.word	0x40004400
 8002c2c:	40023800 	.word	0x40023800
 8002c30:	40020000 	.word	0x40020000

08002c34 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002c34:	b480      	push	{r7}
 8002c36:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002c38:	bf00      	nop
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c40:	4770      	bx	lr

08002c42 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002c42:	b480      	push	{r7}
 8002c44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002c46:	e7fe      	b.n	8002c46 <HardFault_Handler+0x4>

08002c48 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002c48:	b480      	push	{r7}
 8002c4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002c4c:	e7fe      	b.n	8002c4c <MemManage_Handler+0x4>

08002c4e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002c4e:	b480      	push	{r7}
 8002c50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002c52:	e7fe      	b.n	8002c52 <BusFault_Handler+0x4>

08002c54 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002c54:	b480      	push	{r7}
 8002c56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002c58:	e7fe      	b.n	8002c58 <UsageFault_Handler+0x4>

08002c5a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002c5a:	b480      	push	{r7}
 8002c5c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002c5e:	bf00      	nop
 8002c60:	46bd      	mov	sp, r7
 8002c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c66:	4770      	bx	lr

08002c68 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002c68:	b480      	push	{r7}
 8002c6a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002c6c:	bf00      	nop
 8002c6e:	46bd      	mov	sp, r7
 8002c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c74:	4770      	bx	lr

08002c76 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002c76:	b480      	push	{r7}
 8002c78:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002c7a:	bf00      	nop
 8002c7c:	46bd      	mov	sp, r7
 8002c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c82:	4770      	bx	lr

08002c84 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002c84:	b580      	push	{r7, lr}
 8002c86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002c88:	f000 f8f8 	bl	8002e7c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002c8c:	bf00      	nop
 8002c8e:	bd80      	pop	{r7, pc}

08002c90 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8002c90:	b580      	push	{r7, lr}
 8002c92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8002c94:	2001      	movs	r0, #1
 8002c96:	f001 f829 	bl	8003cec <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8002c9a:	bf00      	nop
 8002c9c:	bd80      	pop	{r7, pc}
	...

08002ca0 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8002ca0:	b580      	push	{r7, lr}
 8002ca2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1);
 8002ca4:	4802      	ldr	r0, [pc, #8]	; (8002cb0 <DMA1_Stream5_IRQHandler+0x10>)
 8002ca6:	f000 fc3b 	bl	8003520 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8002caa:	bf00      	nop
 8002cac:	bd80      	pop	{r7, pc}
 8002cae:	bf00      	nop
 8002cb0:	200028dc 	.word	0x200028dc

08002cb4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002cb4:	b580      	push	{r7, lr}
 8002cb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002cb8:	4802      	ldr	r0, [pc, #8]	; (8002cc4 <TIM3_IRQHandler+0x10>)
 8002cba:	f001 fde1 	bl	8004880 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002cbe:	bf00      	nop
 8002cc0:	bd80      	pop	{r7, pc}
 8002cc2:	bf00      	nop
 8002cc4:	2000289c 	.word	0x2000289c

08002cc8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002cc8:	b580      	push	{r7, lr}
 8002cca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002ccc:	4802      	ldr	r0, [pc, #8]	; (8002cd8 <USART2_IRQHandler+0x10>)
 8002cce:	f002 fac5 	bl	800525c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002cd2:	bf00      	nop
 8002cd4:	bd80      	pop	{r7, pc}
 8002cd6:	bf00      	nop
 8002cd8:	20002b94 	.word	0x20002b94

08002cdc <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8002ce0:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8002ce4:	f001 f802 	bl	8003cec <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002ce8:	bf00      	nop
 8002cea:	bd80      	pop	{r7, pc}

08002cec <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002cec:	b580      	push	{r7, lr}
 8002cee:	b086      	sub	sp, #24
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002cf4:	4a14      	ldr	r2, [pc, #80]	; (8002d48 <_sbrk+0x5c>)
 8002cf6:	4b15      	ldr	r3, [pc, #84]	; (8002d4c <_sbrk+0x60>)
 8002cf8:	1ad3      	subs	r3, r2, r3
 8002cfa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002cfc:	697b      	ldr	r3, [r7, #20]
 8002cfe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002d00:	4b13      	ldr	r3, [pc, #76]	; (8002d50 <_sbrk+0x64>)
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d102      	bne.n	8002d0e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002d08:	4b11      	ldr	r3, [pc, #68]	; (8002d50 <_sbrk+0x64>)
 8002d0a:	4a12      	ldr	r2, [pc, #72]	; (8002d54 <_sbrk+0x68>)
 8002d0c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002d0e:	4b10      	ldr	r3, [pc, #64]	; (8002d50 <_sbrk+0x64>)
 8002d10:	681a      	ldr	r2, [r3, #0]
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	4413      	add	r3, r2
 8002d16:	693a      	ldr	r2, [r7, #16]
 8002d18:	429a      	cmp	r2, r3
 8002d1a:	d207      	bcs.n	8002d2c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002d1c:	f003 f89a 	bl	8005e54 <__errno>
 8002d20:	4602      	mov	r2, r0
 8002d22:	230c      	movs	r3, #12
 8002d24:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8002d26:	f04f 33ff 	mov.w	r3, #4294967295
 8002d2a:	e009      	b.n	8002d40 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002d2c:	4b08      	ldr	r3, [pc, #32]	; (8002d50 <_sbrk+0x64>)
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002d32:	4b07      	ldr	r3, [pc, #28]	; (8002d50 <_sbrk+0x64>)
 8002d34:	681a      	ldr	r2, [r3, #0]
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	4413      	add	r3, r2
 8002d3a:	4a05      	ldr	r2, [pc, #20]	; (8002d50 <_sbrk+0x64>)
 8002d3c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002d3e:	68fb      	ldr	r3, [r7, #12]
}
 8002d40:	4618      	mov	r0, r3
 8002d42:	3718      	adds	r7, #24
 8002d44:	46bd      	mov	sp, r7
 8002d46:	bd80      	pop	{r7, pc}
 8002d48:	20020000 	.word	0x20020000
 8002d4c:	00000400 	.word	0x00000400
 8002d50:	200000c8 	.word	0x200000c8
 8002d54:	20002e20 	.word	0x20002e20

08002d58 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002d58:	b480      	push	{r7}
 8002d5a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002d5c:	4b08      	ldr	r3, [pc, #32]	; (8002d80 <SystemInit+0x28>)
 8002d5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d62:	4a07      	ldr	r2, [pc, #28]	; (8002d80 <SystemInit+0x28>)
 8002d64:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002d68:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002d6c:	4b04      	ldr	r3, [pc, #16]	; (8002d80 <SystemInit+0x28>)
 8002d6e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002d72:	609a      	str	r2, [r3, #8]
#endif
}
 8002d74:	bf00      	nop
 8002d76:	46bd      	mov	sp, r7
 8002d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d7c:	4770      	bx	lr
 8002d7e:	bf00      	nop
 8002d80:	e000ed00 	.word	0xe000ed00

08002d84 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002d84:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002dbc <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8002d88:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8002d8a:	e003      	b.n	8002d94 <LoopCopyDataInit>

08002d8c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002d8c:	4b0c      	ldr	r3, [pc, #48]	; (8002dc0 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8002d8e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002d90:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8002d92:	3104      	adds	r1, #4

08002d94 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8002d94:	480b      	ldr	r0, [pc, #44]	; (8002dc4 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8002d96:	4b0c      	ldr	r3, [pc, #48]	; (8002dc8 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002d98:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8002d9a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002d9c:	d3f6      	bcc.n	8002d8c <CopyDataInit>
  ldr  r2, =_sbss
 8002d9e:	4a0b      	ldr	r2, [pc, #44]	; (8002dcc <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002da0:	e002      	b.n	8002da8 <LoopFillZerobss>

08002da2 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8002da2:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002da4:	f842 3b04 	str.w	r3, [r2], #4

08002da8 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002da8:	4b09      	ldr	r3, [pc, #36]	; (8002dd0 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8002daa:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002dac:	d3f9      	bcc.n	8002da2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002dae:	f7ff ffd3 	bl	8002d58 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002db2:	f003 f855 	bl	8005e60 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002db6:	f7ff faf3 	bl	80023a0 <main>
  bx  lr    
 8002dba:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002dbc:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8002dc0:	08006ddc 	.word	0x08006ddc
  ldr  r0, =_sdata
 8002dc4:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002dc8:	20000084 	.word	0x20000084
  ldr  r2, =_sbss
 8002dcc:	20000084 	.word	0x20000084
  ldr  r3, = _ebss
 8002dd0:	20002e1c 	.word	0x20002e1c

08002dd4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002dd4:	e7fe      	b.n	8002dd4 <ADC_IRQHandler>
	...

08002dd8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002dd8:	b580      	push	{r7, lr}
 8002dda:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002ddc:	4b0e      	ldr	r3, [pc, #56]	; (8002e18 <HAL_Init+0x40>)
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	4a0d      	ldr	r2, [pc, #52]	; (8002e18 <HAL_Init+0x40>)
 8002de2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002de6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002de8:	4b0b      	ldr	r3, [pc, #44]	; (8002e18 <HAL_Init+0x40>)
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	4a0a      	ldr	r2, [pc, #40]	; (8002e18 <HAL_Init+0x40>)
 8002dee:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002df2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002df4:	4b08      	ldr	r3, [pc, #32]	; (8002e18 <HAL_Init+0x40>)
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	4a07      	ldr	r2, [pc, #28]	; (8002e18 <HAL_Init+0x40>)
 8002dfa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002dfe:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002e00:	2003      	movs	r0, #3
 8002e02:	f000 f94d 	bl	80030a0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002e06:	2000      	movs	r0, #0
 8002e08:	f000 f808 	bl	8002e1c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002e0c:	f7ff fdd0 	bl	80029b0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002e10:	2300      	movs	r3, #0
}
 8002e12:	4618      	mov	r0, r3
 8002e14:	bd80      	pop	{r7, pc}
 8002e16:	bf00      	nop
 8002e18:	40023c00 	.word	0x40023c00

08002e1c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002e1c:	b580      	push	{r7, lr}
 8002e1e:	b082      	sub	sp, #8
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002e24:	4b12      	ldr	r3, [pc, #72]	; (8002e70 <HAL_InitTick+0x54>)
 8002e26:	681a      	ldr	r2, [r3, #0]
 8002e28:	4b12      	ldr	r3, [pc, #72]	; (8002e74 <HAL_InitTick+0x58>)
 8002e2a:	781b      	ldrb	r3, [r3, #0]
 8002e2c:	4619      	mov	r1, r3
 8002e2e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002e32:	fbb3 f3f1 	udiv	r3, r3, r1
 8002e36:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e3a:	4618      	mov	r0, r3
 8002e3c:	f000 f973 	bl	8003126 <HAL_SYSTICK_Config>
 8002e40:	4603      	mov	r3, r0
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d001      	beq.n	8002e4a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002e46:	2301      	movs	r3, #1
 8002e48:	e00e      	b.n	8002e68 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	2b0f      	cmp	r3, #15
 8002e4e:	d80a      	bhi.n	8002e66 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002e50:	2200      	movs	r2, #0
 8002e52:	6879      	ldr	r1, [r7, #4]
 8002e54:	f04f 30ff 	mov.w	r0, #4294967295
 8002e58:	f000 f92d 	bl	80030b6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002e5c:	4a06      	ldr	r2, [pc, #24]	; (8002e78 <HAL_InitTick+0x5c>)
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002e62:	2300      	movs	r3, #0
 8002e64:	e000      	b.n	8002e68 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002e66:	2301      	movs	r3, #1
}
 8002e68:	4618      	mov	r0, r3
 8002e6a:	3708      	adds	r7, #8
 8002e6c:	46bd      	mov	sp, r7
 8002e6e:	bd80      	pop	{r7, pc}
 8002e70:	20000014 	.word	0x20000014
 8002e74:	2000001c 	.word	0x2000001c
 8002e78:	20000018 	.word	0x20000018

08002e7c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002e7c:	b480      	push	{r7}
 8002e7e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002e80:	4b06      	ldr	r3, [pc, #24]	; (8002e9c <HAL_IncTick+0x20>)
 8002e82:	781b      	ldrb	r3, [r3, #0]
 8002e84:	461a      	mov	r2, r3
 8002e86:	4b06      	ldr	r3, [pc, #24]	; (8002ea0 <HAL_IncTick+0x24>)
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	4413      	add	r3, r2
 8002e8c:	4a04      	ldr	r2, [pc, #16]	; (8002ea0 <HAL_IncTick+0x24>)
 8002e8e:	6013      	str	r3, [r2, #0]
}
 8002e90:	bf00      	nop
 8002e92:	46bd      	mov	sp, r7
 8002e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e98:	4770      	bx	lr
 8002e9a:	bf00      	nop
 8002e9c:	2000001c 	.word	0x2000001c
 8002ea0:	20002e14 	.word	0x20002e14

08002ea4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002ea4:	b480      	push	{r7}
 8002ea6:	af00      	add	r7, sp, #0
  return uwTick;
 8002ea8:	4b03      	ldr	r3, [pc, #12]	; (8002eb8 <HAL_GetTick+0x14>)
 8002eaa:	681b      	ldr	r3, [r3, #0]
}
 8002eac:	4618      	mov	r0, r3
 8002eae:	46bd      	mov	sp, r7
 8002eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb4:	4770      	bx	lr
 8002eb6:	bf00      	nop
 8002eb8:	20002e14 	.word	0x20002e14

08002ebc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ebc:	b480      	push	{r7}
 8002ebe:	b085      	sub	sp, #20
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	f003 0307 	and.w	r3, r3, #7
 8002eca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002ecc:	4b0c      	ldr	r3, [pc, #48]	; (8002f00 <__NVIC_SetPriorityGrouping+0x44>)
 8002ece:	68db      	ldr	r3, [r3, #12]
 8002ed0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002ed2:	68ba      	ldr	r2, [r7, #8]
 8002ed4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002ed8:	4013      	ands	r3, r2
 8002eda:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002ee0:	68bb      	ldr	r3, [r7, #8]
 8002ee2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002ee4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002ee8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002eec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002eee:	4a04      	ldr	r2, [pc, #16]	; (8002f00 <__NVIC_SetPriorityGrouping+0x44>)
 8002ef0:	68bb      	ldr	r3, [r7, #8]
 8002ef2:	60d3      	str	r3, [r2, #12]
}
 8002ef4:	bf00      	nop
 8002ef6:	3714      	adds	r7, #20
 8002ef8:	46bd      	mov	sp, r7
 8002efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002efe:	4770      	bx	lr
 8002f00:	e000ed00 	.word	0xe000ed00

08002f04 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002f04:	b480      	push	{r7}
 8002f06:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002f08:	4b04      	ldr	r3, [pc, #16]	; (8002f1c <__NVIC_GetPriorityGrouping+0x18>)
 8002f0a:	68db      	ldr	r3, [r3, #12]
 8002f0c:	0a1b      	lsrs	r3, r3, #8
 8002f0e:	f003 0307 	and.w	r3, r3, #7
}
 8002f12:	4618      	mov	r0, r3
 8002f14:	46bd      	mov	sp, r7
 8002f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f1a:	4770      	bx	lr
 8002f1c:	e000ed00 	.word	0xe000ed00

08002f20 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f20:	b480      	push	{r7}
 8002f22:	b083      	sub	sp, #12
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	4603      	mov	r3, r0
 8002f28:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	db0b      	blt.n	8002f4a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002f32:	79fb      	ldrb	r3, [r7, #7]
 8002f34:	f003 021f 	and.w	r2, r3, #31
 8002f38:	4907      	ldr	r1, [pc, #28]	; (8002f58 <__NVIC_EnableIRQ+0x38>)
 8002f3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f3e:	095b      	lsrs	r3, r3, #5
 8002f40:	2001      	movs	r0, #1
 8002f42:	fa00 f202 	lsl.w	r2, r0, r2
 8002f46:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002f4a:	bf00      	nop
 8002f4c:	370c      	adds	r7, #12
 8002f4e:	46bd      	mov	sp, r7
 8002f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f54:	4770      	bx	lr
 8002f56:	bf00      	nop
 8002f58:	e000e100 	.word	0xe000e100

08002f5c <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002f5c:	b480      	push	{r7}
 8002f5e:	b083      	sub	sp, #12
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	4603      	mov	r3, r0
 8002f64:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	db10      	blt.n	8002f90 <__NVIC_DisableIRQ+0x34>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002f6e:	79fb      	ldrb	r3, [r7, #7]
 8002f70:	f003 021f 	and.w	r2, r3, #31
 8002f74:	4909      	ldr	r1, [pc, #36]	; (8002f9c <__NVIC_DisableIRQ+0x40>)
 8002f76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f7a:	095b      	lsrs	r3, r3, #5
 8002f7c:	2001      	movs	r0, #1
 8002f7e:	fa00 f202 	lsl.w	r2, r0, r2
 8002f82:	3320      	adds	r3, #32
 8002f84:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8002f88:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8002f8c:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  }
}
 8002f90:	bf00      	nop
 8002f92:	370c      	adds	r7, #12
 8002f94:	46bd      	mov	sp, r7
 8002f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f9a:	4770      	bx	lr
 8002f9c:	e000e100 	.word	0xe000e100

08002fa0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002fa0:	b480      	push	{r7}
 8002fa2:	b083      	sub	sp, #12
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	4603      	mov	r3, r0
 8002fa8:	6039      	str	r1, [r7, #0]
 8002faa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002fac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	db0a      	blt.n	8002fca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002fb4:	683b      	ldr	r3, [r7, #0]
 8002fb6:	b2da      	uxtb	r2, r3
 8002fb8:	490c      	ldr	r1, [pc, #48]	; (8002fec <__NVIC_SetPriority+0x4c>)
 8002fba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fbe:	0112      	lsls	r2, r2, #4
 8002fc0:	b2d2      	uxtb	r2, r2
 8002fc2:	440b      	add	r3, r1
 8002fc4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002fc8:	e00a      	b.n	8002fe0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002fca:	683b      	ldr	r3, [r7, #0]
 8002fcc:	b2da      	uxtb	r2, r3
 8002fce:	4908      	ldr	r1, [pc, #32]	; (8002ff0 <__NVIC_SetPriority+0x50>)
 8002fd0:	79fb      	ldrb	r3, [r7, #7]
 8002fd2:	f003 030f 	and.w	r3, r3, #15
 8002fd6:	3b04      	subs	r3, #4
 8002fd8:	0112      	lsls	r2, r2, #4
 8002fda:	b2d2      	uxtb	r2, r2
 8002fdc:	440b      	add	r3, r1
 8002fde:	761a      	strb	r2, [r3, #24]
}
 8002fe0:	bf00      	nop
 8002fe2:	370c      	adds	r7, #12
 8002fe4:	46bd      	mov	sp, r7
 8002fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fea:	4770      	bx	lr
 8002fec:	e000e100 	.word	0xe000e100
 8002ff0:	e000ed00 	.word	0xe000ed00

08002ff4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002ff4:	b480      	push	{r7}
 8002ff6:	b089      	sub	sp, #36	; 0x24
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	60f8      	str	r0, [r7, #12]
 8002ffc:	60b9      	str	r1, [r7, #8]
 8002ffe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	f003 0307 	and.w	r3, r3, #7
 8003006:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003008:	69fb      	ldr	r3, [r7, #28]
 800300a:	f1c3 0307 	rsb	r3, r3, #7
 800300e:	2b04      	cmp	r3, #4
 8003010:	bf28      	it	cs
 8003012:	2304      	movcs	r3, #4
 8003014:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003016:	69fb      	ldr	r3, [r7, #28]
 8003018:	3304      	adds	r3, #4
 800301a:	2b06      	cmp	r3, #6
 800301c:	d902      	bls.n	8003024 <NVIC_EncodePriority+0x30>
 800301e:	69fb      	ldr	r3, [r7, #28]
 8003020:	3b03      	subs	r3, #3
 8003022:	e000      	b.n	8003026 <NVIC_EncodePriority+0x32>
 8003024:	2300      	movs	r3, #0
 8003026:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003028:	f04f 32ff 	mov.w	r2, #4294967295
 800302c:	69bb      	ldr	r3, [r7, #24]
 800302e:	fa02 f303 	lsl.w	r3, r2, r3
 8003032:	43da      	mvns	r2, r3
 8003034:	68bb      	ldr	r3, [r7, #8]
 8003036:	401a      	ands	r2, r3
 8003038:	697b      	ldr	r3, [r7, #20]
 800303a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800303c:	f04f 31ff 	mov.w	r1, #4294967295
 8003040:	697b      	ldr	r3, [r7, #20]
 8003042:	fa01 f303 	lsl.w	r3, r1, r3
 8003046:	43d9      	mvns	r1, r3
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800304c:	4313      	orrs	r3, r2
         );
}
 800304e:	4618      	mov	r0, r3
 8003050:	3724      	adds	r7, #36	; 0x24
 8003052:	46bd      	mov	sp, r7
 8003054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003058:	4770      	bx	lr
	...

0800305c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800305c:	b580      	push	{r7, lr}
 800305e:	b082      	sub	sp, #8
 8003060:	af00      	add	r7, sp, #0
 8003062:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	3b01      	subs	r3, #1
 8003068:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800306c:	d301      	bcc.n	8003072 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800306e:	2301      	movs	r3, #1
 8003070:	e00f      	b.n	8003092 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003072:	4a0a      	ldr	r2, [pc, #40]	; (800309c <SysTick_Config+0x40>)
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	3b01      	subs	r3, #1
 8003078:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800307a:	210f      	movs	r1, #15
 800307c:	f04f 30ff 	mov.w	r0, #4294967295
 8003080:	f7ff ff8e 	bl	8002fa0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003084:	4b05      	ldr	r3, [pc, #20]	; (800309c <SysTick_Config+0x40>)
 8003086:	2200      	movs	r2, #0
 8003088:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800308a:	4b04      	ldr	r3, [pc, #16]	; (800309c <SysTick_Config+0x40>)
 800308c:	2207      	movs	r2, #7
 800308e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003090:	2300      	movs	r3, #0
}
 8003092:	4618      	mov	r0, r3
 8003094:	3708      	adds	r7, #8
 8003096:	46bd      	mov	sp, r7
 8003098:	bd80      	pop	{r7, pc}
 800309a:	bf00      	nop
 800309c:	e000e010 	.word	0xe000e010

080030a0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80030a0:	b580      	push	{r7, lr}
 80030a2:	b082      	sub	sp, #8
 80030a4:	af00      	add	r7, sp, #0
 80030a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80030a8:	6878      	ldr	r0, [r7, #4]
 80030aa:	f7ff ff07 	bl	8002ebc <__NVIC_SetPriorityGrouping>
}
 80030ae:	bf00      	nop
 80030b0:	3708      	adds	r7, #8
 80030b2:	46bd      	mov	sp, r7
 80030b4:	bd80      	pop	{r7, pc}

080030b6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80030b6:	b580      	push	{r7, lr}
 80030b8:	b086      	sub	sp, #24
 80030ba:	af00      	add	r7, sp, #0
 80030bc:	4603      	mov	r3, r0
 80030be:	60b9      	str	r1, [r7, #8]
 80030c0:	607a      	str	r2, [r7, #4]
 80030c2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80030c4:	2300      	movs	r3, #0
 80030c6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80030c8:	f7ff ff1c 	bl	8002f04 <__NVIC_GetPriorityGrouping>
 80030cc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80030ce:	687a      	ldr	r2, [r7, #4]
 80030d0:	68b9      	ldr	r1, [r7, #8]
 80030d2:	6978      	ldr	r0, [r7, #20]
 80030d4:	f7ff ff8e 	bl	8002ff4 <NVIC_EncodePriority>
 80030d8:	4602      	mov	r2, r0
 80030da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80030de:	4611      	mov	r1, r2
 80030e0:	4618      	mov	r0, r3
 80030e2:	f7ff ff5d 	bl	8002fa0 <__NVIC_SetPriority>
}
 80030e6:	bf00      	nop
 80030e8:	3718      	adds	r7, #24
 80030ea:	46bd      	mov	sp, r7
 80030ec:	bd80      	pop	{r7, pc}

080030ee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80030ee:	b580      	push	{r7, lr}
 80030f0:	b082      	sub	sp, #8
 80030f2:	af00      	add	r7, sp, #0
 80030f4:	4603      	mov	r3, r0
 80030f6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80030f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030fc:	4618      	mov	r0, r3
 80030fe:	f7ff ff0f 	bl	8002f20 <__NVIC_EnableIRQ>
}
 8003102:	bf00      	nop
 8003104:	3708      	adds	r7, #8
 8003106:	46bd      	mov	sp, r7
 8003108:	bd80      	pop	{r7, pc}

0800310a <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800310a:	b580      	push	{r7, lr}
 800310c:	b082      	sub	sp, #8
 800310e:	af00      	add	r7, sp, #0
 8003110:	4603      	mov	r3, r0
 8003112:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8003114:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003118:	4618      	mov	r0, r3
 800311a:	f7ff ff1f 	bl	8002f5c <__NVIC_DisableIRQ>
}
 800311e:	bf00      	nop
 8003120:	3708      	adds	r7, #8
 8003122:	46bd      	mov	sp, r7
 8003124:	bd80      	pop	{r7, pc}

08003126 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003126:	b580      	push	{r7, lr}
 8003128:	b082      	sub	sp, #8
 800312a:	af00      	add	r7, sp, #0
 800312c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800312e:	6878      	ldr	r0, [r7, #4]
 8003130:	f7ff ff94 	bl	800305c <SysTick_Config>
 8003134:	4603      	mov	r3, r0
}
 8003136:	4618      	mov	r0, r3
 8003138:	3708      	adds	r7, #8
 800313a:	46bd      	mov	sp, r7
 800313c:	bd80      	pop	{r7, pc}

0800313e <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{ 
 800313e:	b580      	push	{r7, lr}
 8003140:	b082      	sub	sp, #8
 8003142:	af00      	add	r7, sp, #0
 8003144:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if(hdac == NULL)
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	2b00      	cmp	r3, #0
 800314a:	d101      	bne.n	8003150 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 800314c:	2301      	movs	r3, #1
 800314e:	e014      	b.n	800317a <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
  
  if(hdac->State == HAL_DAC_STATE_RESET)
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	791b      	ldrb	r3, [r3, #4]
 8003154:	b2db      	uxtb	r3, r3
 8003156:	2b00      	cmp	r3, #0
 8003158:	d105      	bne.n	8003166 <HAL_DAC_Init+0x28>
    {
      hdac->MspInitCallback               = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	2200      	movs	r2, #0
 800315e:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8003160:	6878      	ldr	r0, [r7, #4]
 8003162:	f7ff fc4d 	bl	8002a00 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	2202      	movs	r2, #2
 800316a:	711a      	strb	r2, [r3, #4]
  
  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	2200      	movs	r2, #0
 8003170:	611a      	str	r2, [r3, #16]
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	2201      	movs	r2, #1
 8003176:	711a      	strb	r2, [r3, #4]
  
  /* Return function status */
  return HAL_OK;
 8003178:	2300      	movs	r3, #0
}
 800317a:	4618      	mov	r0, r3
 800317c:	3708      	adds	r7, #8
 800317e:	46bd      	mov	sp, r7
 8003180:	bd80      	pop	{r7, pc}

08003182 <HAL_DAC_Stop_DMA>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef* hdac, uint32_t Channel)
{
 8003182:	b580      	push	{r7, lr}
 8003184:	b084      	sub	sp, #16
 8003186:	af00      	add	r7, sp, #0
 8003188:	6078      	str	r0, [r7, #4]
 800318a:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800318c:	2300      	movs	r3, #0
 800318e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Disable the selected DAC channel DMA request */
   hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << Channel);
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	6819      	ldr	r1, [r3, #0]
 8003196:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800319a:	683b      	ldr	r3, [r7, #0]
 800319c:	fa02 f303 	lsl.w	r3, r2, r3
 80031a0:	43da      	mvns	r2, r3
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	400a      	ands	r2, r1
 80031a8:	601a      	str	r2, [r3, #0]
    
  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	6819      	ldr	r1, [r3, #0]
 80031b0:	2201      	movs	r2, #1
 80031b2:	683b      	ldr	r3, [r7, #0]
 80031b4:	fa02 f303 	lsl.w	r3, r2, r3
 80031b8:	43da      	mvns	r2, r3
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	400a      	ands	r2, r1
 80031c0:	601a      	str	r2, [r3, #0]
  
  /* Disable the DMA Channel */
  /* Channel1 is used */
  if(Channel == DAC_CHANNEL_1)
 80031c2:	683b      	ldr	r3, [r7, #0]
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d107      	bne.n	80031d8 <HAL_DAC_Stop_DMA+0x56>
  { 
    status = HAL_DMA_Abort(hdac->DMA_Handle1);
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	689b      	ldr	r3, [r3, #8]
 80031cc:	4618      	mov	r0, r3
 80031ce:	f000 f915 	bl	80033fc <HAL_DMA_Abort>
 80031d2:	4603      	mov	r3, r0
 80031d4:	73fb      	strb	r3, [r7, #15]
 80031d6:	e006      	b.n	80031e6 <HAL_DAC_Stop_DMA+0x64>
  }
  else /* Channel2 is used for */
  { 
    status = HAL_DMA_Abort(hdac->DMA_Handle2); 
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	68db      	ldr	r3, [r3, #12]
 80031dc:	4618      	mov	r0, r3
 80031de:	f000 f90d 	bl	80033fc <HAL_DMA_Abort>
 80031e2:	4603      	mov	r3, r0
 80031e4:	73fb      	strb	r3, [r7, #15]
  }

  /* Check if DMA Channel effectively disabled */
  if(status != HAL_OK)
 80031e6:	7bfb      	ldrb	r3, [r7, #15]
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d003      	beq.n	80031f4 <HAL_DAC_Stop_DMA+0x72>
  {
    /* Update DAC state machine to error */
    hdac->State = HAL_DAC_STATE_ERROR;      
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	2204      	movs	r2, #4
 80031f0:	711a      	strb	r2, [r3, #4]
 80031f2:	e002      	b.n	80031fa <HAL_DAC_Stop_DMA+0x78>
  }
  else
  {
    /* Change DAC state */
    hdac->State = HAL_DAC_STATE_READY;
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	2201      	movs	r2, #1
 80031f8:	711a      	strb	r2, [r3, #4]
  }

  /* Return function status */
  return status;
 80031fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80031fc:	4618      	mov	r0, r3
 80031fe:	3710      	adds	r7, #16
 8003200:	46bd      	mov	sp, r7
 8003202:	bd80      	pop	{r7, pc}

08003204 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel)
{
 8003204:	b480      	push	{r7}
 8003206:	b087      	sub	sp, #28
 8003208:	af00      	add	r7, sp, #0
 800320a:	60f8      	str	r0, [r7, #12]
 800320c:	60b9      	str	r1, [r7, #8]
 800320e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1 = 0U, tmpreg2 = 0U;
 8003210:	2300      	movs	r3, #0
 8003212:	617b      	str	r3, [r7, #20]
 8003214:	2300      	movs	r3, #0
 8003216:	613b      	str	r3, [r7, #16]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	795b      	ldrb	r3, [r3, #5]
 800321c:	2b01      	cmp	r3, #1
 800321e:	d101      	bne.n	8003224 <HAL_DAC_ConfigChannel+0x20>
 8003220:	2302      	movs	r3, #2
 8003222:	e036      	b.n	8003292 <HAL_DAC_ConfigChannel+0x8e>
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	2201      	movs	r2, #1
 8003228:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	2202      	movs	r2, #2
 800322e:	711a      	strb	r2, [r3, #4]
  
  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 8003238:	f640 72fe 	movw	r2, #4094	; 0xffe
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	fa02 f303 	lsl.w	r3, r2, r3
 8003242:	43db      	mvns	r3, r3
 8003244:	697a      	ldr	r2, [r7, #20]
 8003246:	4013      	ands	r3, r2
 8003248:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 800324a:	68bb      	ldr	r3, [r7, #8]
 800324c:	681a      	ldr	r2, [r3, #0]
 800324e:	68bb      	ldr	r3, [r7, #8]
 8003250:	685b      	ldr	r3, [r3, #4]
 8003252:	4313      	orrs	r3, r2
 8003254:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 8003256:	693a      	ldr	r2, [r7, #16]
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	fa02 f303 	lsl.w	r3, r2, r3
 800325e:	697a      	ldr	r2, [r7, #20]
 8003260:	4313      	orrs	r3, r2
 8003262:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	697a      	ldr	r2, [r7, #20]
 800326a:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	6819      	ldr	r1, [r3, #0]
 8003272:	22c0      	movs	r2, #192	; 0xc0
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	fa02 f303 	lsl.w	r3, r2, r3
 800327a:	43da      	mvns	r2, r3
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	400a      	ands	r2, r1
 8003282:	601a      	str	r2, [r3, #0]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	2201      	movs	r2, #1
 8003288:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	2200      	movs	r2, #0
 800328e:	715a      	strb	r2, [r3, #5]
  
  /* Return function status */
  return HAL_OK;
 8003290:	2300      	movs	r3, #0
}
 8003292:	4618      	mov	r0, r3
 8003294:	371c      	adds	r7, #28
 8003296:	46bd      	mov	sp, r7
 8003298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800329c:	4770      	bx	lr
	...

080032a0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80032a0:	b580      	push	{r7, lr}
 80032a2:	b086      	sub	sp, #24
 80032a4:	af00      	add	r7, sp, #0
 80032a6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80032a8:	2300      	movs	r3, #0
 80032aa:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80032ac:	f7ff fdfa 	bl	8002ea4 <HAL_GetTick>
 80032b0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d101      	bne.n	80032bc <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80032b8:	2301      	movs	r3, #1
 80032ba:	e099      	b.n	80033f0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	2200      	movs	r2, #0
 80032c0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	2202      	movs	r2, #2
 80032c8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	681a      	ldr	r2, [r3, #0]
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	f022 0201 	bic.w	r2, r2, #1
 80032da:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80032dc:	e00f      	b.n	80032fe <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80032de:	f7ff fde1 	bl	8002ea4 <HAL_GetTick>
 80032e2:	4602      	mov	r2, r0
 80032e4:	693b      	ldr	r3, [r7, #16]
 80032e6:	1ad3      	subs	r3, r2, r3
 80032e8:	2b05      	cmp	r3, #5
 80032ea:	d908      	bls.n	80032fe <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	2220      	movs	r2, #32
 80032f0:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	2203      	movs	r2, #3
 80032f6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80032fa:	2303      	movs	r3, #3
 80032fc:	e078      	b.n	80033f0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	f003 0301 	and.w	r3, r3, #1
 8003308:	2b00      	cmp	r3, #0
 800330a:	d1e8      	bne.n	80032de <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003314:	697a      	ldr	r2, [r7, #20]
 8003316:	4b38      	ldr	r3, [pc, #224]	; (80033f8 <HAL_DMA_Init+0x158>)
 8003318:	4013      	ands	r3, r2
 800331a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	685a      	ldr	r2, [r3, #4]
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	689b      	ldr	r3, [r3, #8]
 8003324:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800332a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	691b      	ldr	r3, [r3, #16]
 8003330:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003336:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	699b      	ldr	r3, [r3, #24]
 800333c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003342:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	6a1b      	ldr	r3, [r3, #32]
 8003348:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800334a:	697a      	ldr	r2, [r7, #20]
 800334c:	4313      	orrs	r3, r2
 800334e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003354:	2b04      	cmp	r3, #4
 8003356:	d107      	bne.n	8003368 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003360:	4313      	orrs	r3, r2
 8003362:	697a      	ldr	r2, [r7, #20]
 8003364:	4313      	orrs	r3, r2
 8003366:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	697a      	ldr	r2, [r7, #20]
 800336e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	695b      	ldr	r3, [r3, #20]
 8003376:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003378:	697b      	ldr	r3, [r7, #20]
 800337a:	f023 0307 	bic.w	r3, r3, #7
 800337e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003384:	697a      	ldr	r2, [r7, #20]
 8003386:	4313      	orrs	r3, r2
 8003388:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800338e:	2b04      	cmp	r3, #4
 8003390:	d117      	bne.n	80033c2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003396:	697a      	ldr	r2, [r7, #20]
 8003398:	4313      	orrs	r3, r2
 800339a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d00e      	beq.n	80033c2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80033a4:	6878      	ldr	r0, [r7, #4]
 80033a6:	f000 fa7b 	bl	80038a0 <DMA_CheckFifoParam>
 80033aa:	4603      	mov	r3, r0
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d008      	beq.n	80033c2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	2240      	movs	r2, #64	; 0x40
 80033b4:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	2201      	movs	r2, #1
 80033ba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80033be:	2301      	movs	r3, #1
 80033c0:	e016      	b.n	80033f0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	697a      	ldr	r2, [r7, #20]
 80033c8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80033ca:	6878      	ldr	r0, [r7, #4]
 80033cc:	f000 fa32 	bl	8003834 <DMA_CalcBaseAndBitshift>
 80033d0:	4603      	mov	r3, r0
 80033d2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033d8:	223f      	movs	r2, #63	; 0x3f
 80033da:	409a      	lsls	r2, r3
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	2200      	movs	r2, #0
 80033e4:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	2201      	movs	r2, #1
 80033ea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80033ee:	2300      	movs	r3, #0
}
 80033f0:	4618      	mov	r0, r3
 80033f2:	3718      	adds	r7, #24
 80033f4:	46bd      	mov	sp, r7
 80033f6:	bd80      	pop	{r7, pc}
 80033f8:	f010803f 	.word	0xf010803f

080033fc <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80033fc:	b580      	push	{r7, lr}
 80033fe:	b084      	sub	sp, #16
 8003400:	af00      	add	r7, sp, #0
 8003402:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003408:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800340a:	f7ff fd4b 	bl	8002ea4 <HAL_GetTick>
 800340e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003416:	b2db      	uxtb	r3, r3
 8003418:	2b02      	cmp	r3, #2
 800341a:	d008      	beq.n	800342e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	2280      	movs	r2, #128	; 0x80
 8003420:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	2200      	movs	r2, #0
 8003426:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800342a:	2301      	movs	r3, #1
 800342c:	e052      	b.n	80034d4 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	681a      	ldr	r2, [r3, #0]
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	f022 0216 	bic.w	r2, r2, #22
 800343c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	695a      	ldr	r2, [r3, #20]
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800344c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003452:	2b00      	cmp	r3, #0
 8003454:	d103      	bne.n	800345e <HAL_DMA_Abort+0x62>
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800345a:	2b00      	cmp	r3, #0
 800345c:	d007      	beq.n	800346e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	681a      	ldr	r2, [r3, #0]
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	f022 0208 	bic.w	r2, r2, #8
 800346c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	681a      	ldr	r2, [r3, #0]
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	f022 0201 	bic.w	r2, r2, #1
 800347c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800347e:	e013      	b.n	80034a8 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003480:	f7ff fd10 	bl	8002ea4 <HAL_GetTick>
 8003484:	4602      	mov	r2, r0
 8003486:	68bb      	ldr	r3, [r7, #8]
 8003488:	1ad3      	subs	r3, r2, r3
 800348a:	2b05      	cmp	r3, #5
 800348c:	d90c      	bls.n	80034a8 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	2220      	movs	r2, #32
 8003492:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	2200      	movs	r2, #0
 8003498:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	2203      	movs	r2, #3
 80034a0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 80034a4:	2303      	movs	r3, #3
 80034a6:	e015      	b.n	80034d4 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f003 0301 	and.w	r3, r3, #1
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d1e4      	bne.n	8003480 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80034ba:	223f      	movs	r2, #63	; 0x3f
 80034bc:	409a      	lsls	r2, r3
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	2200      	movs	r2, #0
 80034c6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	2201      	movs	r2, #1
 80034ce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 80034d2:	2300      	movs	r3, #0
}
 80034d4:	4618      	mov	r0, r3
 80034d6:	3710      	adds	r7, #16
 80034d8:	46bd      	mov	sp, r7
 80034da:	bd80      	pop	{r7, pc}

080034dc <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80034dc:	b480      	push	{r7}
 80034de:	b083      	sub	sp, #12
 80034e0:	af00      	add	r7, sp, #0
 80034e2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80034ea:	b2db      	uxtb	r3, r3
 80034ec:	2b02      	cmp	r3, #2
 80034ee:	d004      	beq.n	80034fa <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	2280      	movs	r2, #128	; 0x80
 80034f4:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80034f6:	2301      	movs	r3, #1
 80034f8:	e00c      	b.n	8003514 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	2205      	movs	r2, #5
 80034fe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	681a      	ldr	r2, [r3, #0]
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	f022 0201 	bic.w	r2, r2, #1
 8003510:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003512:	2300      	movs	r3, #0
}
 8003514:	4618      	mov	r0, r3
 8003516:	370c      	adds	r7, #12
 8003518:	46bd      	mov	sp, r7
 800351a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800351e:	4770      	bx	lr

08003520 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003520:	b580      	push	{r7, lr}
 8003522:	b086      	sub	sp, #24
 8003524:	af00      	add	r7, sp, #0
 8003526:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003528:	2300      	movs	r3, #0
 800352a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800352c:	4b92      	ldr	r3, [pc, #584]	; (8003778 <HAL_DMA_IRQHandler+0x258>)
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	4a92      	ldr	r2, [pc, #584]	; (800377c <HAL_DMA_IRQHandler+0x25c>)
 8003532:	fba2 2303 	umull	r2, r3, r2, r3
 8003536:	0a9b      	lsrs	r3, r3, #10
 8003538:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800353e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003540:	693b      	ldr	r3, [r7, #16]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800354a:	2208      	movs	r2, #8
 800354c:	409a      	lsls	r2, r3
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	4013      	ands	r3, r2
 8003552:	2b00      	cmp	r3, #0
 8003554:	d01a      	beq.n	800358c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	f003 0304 	and.w	r3, r3, #4
 8003560:	2b00      	cmp	r3, #0
 8003562:	d013      	beq.n	800358c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	681a      	ldr	r2, [r3, #0]
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	f022 0204 	bic.w	r2, r2, #4
 8003572:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003578:	2208      	movs	r2, #8
 800357a:	409a      	lsls	r2, r3
 800357c:	693b      	ldr	r3, [r7, #16]
 800357e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003584:	f043 0201 	orr.w	r2, r3, #1
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003590:	2201      	movs	r2, #1
 8003592:	409a      	lsls	r2, r3
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	4013      	ands	r3, r2
 8003598:	2b00      	cmp	r3, #0
 800359a:	d012      	beq.n	80035c2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	695b      	ldr	r3, [r3, #20]
 80035a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d00b      	beq.n	80035c2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035ae:	2201      	movs	r2, #1
 80035b0:	409a      	lsls	r2, r3
 80035b2:	693b      	ldr	r3, [r7, #16]
 80035b4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80035ba:	f043 0202 	orr.w	r2, r3, #2
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035c6:	2204      	movs	r2, #4
 80035c8:	409a      	lsls	r2, r3
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	4013      	ands	r3, r2
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d012      	beq.n	80035f8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	f003 0302 	and.w	r3, r3, #2
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d00b      	beq.n	80035f8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035e4:	2204      	movs	r2, #4
 80035e6:	409a      	lsls	r2, r3
 80035e8:	693b      	ldr	r3, [r7, #16]
 80035ea:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80035f0:	f043 0204 	orr.w	r2, r3, #4
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035fc:	2210      	movs	r2, #16
 80035fe:	409a      	lsls	r2, r3
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	4013      	ands	r3, r2
 8003604:	2b00      	cmp	r3, #0
 8003606:	d043      	beq.n	8003690 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	f003 0308 	and.w	r3, r3, #8
 8003612:	2b00      	cmp	r3, #0
 8003614:	d03c      	beq.n	8003690 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800361a:	2210      	movs	r2, #16
 800361c:	409a      	lsls	r2, r3
 800361e:	693b      	ldr	r3, [r7, #16]
 8003620:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800362c:	2b00      	cmp	r3, #0
 800362e:	d018      	beq.n	8003662 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800363a:	2b00      	cmp	r3, #0
 800363c:	d108      	bne.n	8003650 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003642:	2b00      	cmp	r3, #0
 8003644:	d024      	beq.n	8003690 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800364a:	6878      	ldr	r0, [r7, #4]
 800364c:	4798      	blx	r3
 800364e:	e01f      	b.n	8003690 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003654:	2b00      	cmp	r3, #0
 8003656:	d01b      	beq.n	8003690 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800365c:	6878      	ldr	r0, [r7, #4]
 800365e:	4798      	blx	r3
 8003660:	e016      	b.n	8003690 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800366c:	2b00      	cmp	r3, #0
 800366e:	d107      	bne.n	8003680 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	681a      	ldr	r2, [r3, #0]
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	f022 0208 	bic.w	r2, r2, #8
 800367e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003684:	2b00      	cmp	r3, #0
 8003686:	d003      	beq.n	8003690 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800368c:	6878      	ldr	r0, [r7, #4]
 800368e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003694:	2220      	movs	r2, #32
 8003696:	409a      	lsls	r2, r3
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	4013      	ands	r3, r2
 800369c:	2b00      	cmp	r3, #0
 800369e:	f000 808e 	beq.w	80037be <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	f003 0310 	and.w	r3, r3, #16
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	f000 8086 	beq.w	80037be <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036b6:	2220      	movs	r2, #32
 80036b8:	409a      	lsls	r2, r3
 80036ba:	693b      	ldr	r3, [r7, #16]
 80036bc:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80036c4:	b2db      	uxtb	r3, r3
 80036c6:	2b05      	cmp	r3, #5
 80036c8:	d136      	bne.n	8003738 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	681a      	ldr	r2, [r3, #0]
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f022 0216 	bic.w	r2, r2, #22
 80036d8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	695a      	ldr	r2, [r3, #20]
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80036e8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d103      	bne.n	80036fa <HAL_DMA_IRQHandler+0x1da>
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d007      	beq.n	800370a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	681a      	ldr	r2, [r3, #0]
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f022 0208 	bic.w	r2, r2, #8
 8003708:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800370e:	223f      	movs	r2, #63	; 0x3f
 8003710:	409a      	lsls	r2, r3
 8003712:	693b      	ldr	r3, [r7, #16]
 8003714:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	2200      	movs	r2, #0
 800371a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	2201      	movs	r2, #1
 8003722:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800372a:	2b00      	cmp	r3, #0
 800372c:	d07d      	beq.n	800382a <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003732:	6878      	ldr	r0, [r7, #4]
 8003734:	4798      	blx	r3
        }
        return;
 8003736:	e078      	b.n	800382a <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003742:	2b00      	cmp	r3, #0
 8003744:	d01c      	beq.n	8003780 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003750:	2b00      	cmp	r3, #0
 8003752:	d108      	bne.n	8003766 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003758:	2b00      	cmp	r3, #0
 800375a:	d030      	beq.n	80037be <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003760:	6878      	ldr	r0, [r7, #4]
 8003762:	4798      	blx	r3
 8003764:	e02b      	b.n	80037be <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800376a:	2b00      	cmp	r3, #0
 800376c:	d027      	beq.n	80037be <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003772:	6878      	ldr	r0, [r7, #4]
 8003774:	4798      	blx	r3
 8003776:	e022      	b.n	80037be <HAL_DMA_IRQHandler+0x29e>
 8003778:	20000014 	.word	0x20000014
 800377c:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800378a:	2b00      	cmp	r3, #0
 800378c:	d10f      	bne.n	80037ae <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	681a      	ldr	r2, [r3, #0]
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	f022 0210 	bic.w	r2, r2, #16
 800379c:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	2200      	movs	r2, #0
 80037a2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	2201      	movs	r2, #1
 80037aa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d003      	beq.n	80037be <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80037ba:	6878      	ldr	r0, [r7, #4]
 80037bc:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d032      	beq.n	800382c <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037ca:	f003 0301 	and.w	r3, r3, #1
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d022      	beq.n	8003818 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	2205      	movs	r2, #5
 80037d6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	681a      	ldr	r2, [r3, #0]
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	f022 0201 	bic.w	r2, r2, #1
 80037e8:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80037ea:	68bb      	ldr	r3, [r7, #8]
 80037ec:	3301      	adds	r3, #1
 80037ee:	60bb      	str	r3, [r7, #8]
 80037f0:	697a      	ldr	r2, [r7, #20]
 80037f2:	429a      	cmp	r2, r3
 80037f4:	d307      	bcc.n	8003806 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	f003 0301 	and.w	r3, r3, #1
 8003800:	2b00      	cmp	r3, #0
 8003802:	d1f2      	bne.n	80037ea <HAL_DMA_IRQHandler+0x2ca>
 8003804:	e000      	b.n	8003808 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8003806:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	2200      	movs	r2, #0
 800380c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	2201      	movs	r2, #1
 8003814:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800381c:	2b00      	cmp	r3, #0
 800381e:	d005      	beq.n	800382c <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003824:	6878      	ldr	r0, [r7, #4]
 8003826:	4798      	blx	r3
 8003828:	e000      	b.n	800382c <HAL_DMA_IRQHandler+0x30c>
        return;
 800382a:	bf00      	nop
    }
  }
}
 800382c:	3718      	adds	r7, #24
 800382e:	46bd      	mov	sp, r7
 8003830:	bd80      	pop	{r7, pc}
 8003832:	bf00      	nop

08003834 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003834:	b480      	push	{r7}
 8003836:	b085      	sub	sp, #20
 8003838:	af00      	add	r7, sp, #0
 800383a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	b2db      	uxtb	r3, r3
 8003842:	3b10      	subs	r3, #16
 8003844:	4a14      	ldr	r2, [pc, #80]	; (8003898 <DMA_CalcBaseAndBitshift+0x64>)
 8003846:	fba2 2303 	umull	r2, r3, r2, r3
 800384a:	091b      	lsrs	r3, r3, #4
 800384c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800384e:	4a13      	ldr	r2, [pc, #76]	; (800389c <DMA_CalcBaseAndBitshift+0x68>)
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	4413      	add	r3, r2
 8003854:	781b      	ldrb	r3, [r3, #0]
 8003856:	461a      	mov	r2, r3
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	2b03      	cmp	r3, #3
 8003860:	d909      	bls.n	8003876 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800386a:	f023 0303 	bic.w	r3, r3, #3
 800386e:	1d1a      	adds	r2, r3, #4
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	659a      	str	r2, [r3, #88]	; 0x58
 8003874:	e007      	b.n	8003886 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800387e:	f023 0303 	bic.w	r3, r3, #3
 8003882:	687a      	ldr	r2, [r7, #4]
 8003884:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800388a:	4618      	mov	r0, r3
 800388c:	3714      	adds	r7, #20
 800388e:	46bd      	mov	sp, r7
 8003890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003894:	4770      	bx	lr
 8003896:	bf00      	nop
 8003898:	aaaaaaab 	.word	0xaaaaaaab
 800389c:	08006d90 	.word	0x08006d90

080038a0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80038a0:	b480      	push	{r7}
 80038a2:	b085      	sub	sp, #20
 80038a4:	af00      	add	r7, sp, #0
 80038a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80038a8:	2300      	movs	r3, #0
 80038aa:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038b0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	699b      	ldr	r3, [r3, #24]
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d11f      	bne.n	80038fa <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80038ba:	68bb      	ldr	r3, [r7, #8]
 80038bc:	2b03      	cmp	r3, #3
 80038be:	d855      	bhi.n	800396c <DMA_CheckFifoParam+0xcc>
 80038c0:	a201      	add	r2, pc, #4	; (adr r2, 80038c8 <DMA_CheckFifoParam+0x28>)
 80038c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038c6:	bf00      	nop
 80038c8:	080038d9 	.word	0x080038d9
 80038cc:	080038eb 	.word	0x080038eb
 80038d0:	080038d9 	.word	0x080038d9
 80038d4:	0800396d 	.word	0x0800396d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038dc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d045      	beq.n	8003970 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 80038e4:	2301      	movs	r3, #1
 80038e6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80038e8:	e042      	b.n	8003970 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038ee:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80038f2:	d13f      	bne.n	8003974 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 80038f4:	2301      	movs	r3, #1
 80038f6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80038f8:	e03c      	b.n	8003974 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	699b      	ldr	r3, [r3, #24]
 80038fe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003902:	d121      	bne.n	8003948 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003904:	68bb      	ldr	r3, [r7, #8]
 8003906:	2b03      	cmp	r3, #3
 8003908:	d836      	bhi.n	8003978 <DMA_CheckFifoParam+0xd8>
 800390a:	a201      	add	r2, pc, #4	; (adr r2, 8003910 <DMA_CheckFifoParam+0x70>)
 800390c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003910:	08003921 	.word	0x08003921
 8003914:	08003927 	.word	0x08003927
 8003918:	08003921 	.word	0x08003921
 800391c:	08003939 	.word	0x08003939
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003920:	2301      	movs	r3, #1
 8003922:	73fb      	strb	r3, [r7, #15]
      break;
 8003924:	e02f      	b.n	8003986 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800392a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800392e:	2b00      	cmp	r3, #0
 8003930:	d024      	beq.n	800397c <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8003932:	2301      	movs	r3, #1
 8003934:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003936:	e021      	b.n	800397c <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800393c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003940:	d11e      	bne.n	8003980 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8003942:	2301      	movs	r3, #1
 8003944:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003946:	e01b      	b.n	8003980 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003948:	68bb      	ldr	r3, [r7, #8]
 800394a:	2b02      	cmp	r3, #2
 800394c:	d902      	bls.n	8003954 <DMA_CheckFifoParam+0xb4>
 800394e:	2b03      	cmp	r3, #3
 8003950:	d003      	beq.n	800395a <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003952:	e018      	b.n	8003986 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8003954:	2301      	movs	r3, #1
 8003956:	73fb      	strb	r3, [r7, #15]
      break;
 8003958:	e015      	b.n	8003986 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800395e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003962:	2b00      	cmp	r3, #0
 8003964:	d00e      	beq.n	8003984 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8003966:	2301      	movs	r3, #1
 8003968:	73fb      	strb	r3, [r7, #15]
      break;
 800396a:	e00b      	b.n	8003984 <DMA_CheckFifoParam+0xe4>
      break;
 800396c:	bf00      	nop
 800396e:	e00a      	b.n	8003986 <DMA_CheckFifoParam+0xe6>
      break;
 8003970:	bf00      	nop
 8003972:	e008      	b.n	8003986 <DMA_CheckFifoParam+0xe6>
      break;
 8003974:	bf00      	nop
 8003976:	e006      	b.n	8003986 <DMA_CheckFifoParam+0xe6>
      break;
 8003978:	bf00      	nop
 800397a:	e004      	b.n	8003986 <DMA_CheckFifoParam+0xe6>
      break;
 800397c:	bf00      	nop
 800397e:	e002      	b.n	8003986 <DMA_CheckFifoParam+0xe6>
      break;   
 8003980:	bf00      	nop
 8003982:	e000      	b.n	8003986 <DMA_CheckFifoParam+0xe6>
      break;
 8003984:	bf00      	nop
    }
  } 
  
  return status; 
 8003986:	7bfb      	ldrb	r3, [r7, #15]
}
 8003988:	4618      	mov	r0, r3
 800398a:	3714      	adds	r7, #20
 800398c:	46bd      	mov	sp, r7
 800398e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003992:	4770      	bx	lr

08003994 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003994:	b480      	push	{r7}
 8003996:	b089      	sub	sp, #36	; 0x24
 8003998:	af00      	add	r7, sp, #0
 800399a:	6078      	str	r0, [r7, #4]
 800399c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800399e:	2300      	movs	r3, #0
 80039a0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80039a2:	2300      	movs	r3, #0
 80039a4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80039a6:	2300      	movs	r3, #0
 80039a8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80039aa:	2300      	movs	r3, #0
 80039ac:	61fb      	str	r3, [r7, #28]
 80039ae:	e165      	b.n	8003c7c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80039b0:	2201      	movs	r2, #1
 80039b2:	69fb      	ldr	r3, [r7, #28]
 80039b4:	fa02 f303 	lsl.w	r3, r2, r3
 80039b8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80039ba:	683b      	ldr	r3, [r7, #0]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	697a      	ldr	r2, [r7, #20]
 80039c0:	4013      	ands	r3, r2
 80039c2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80039c4:	693a      	ldr	r2, [r7, #16]
 80039c6:	697b      	ldr	r3, [r7, #20]
 80039c8:	429a      	cmp	r2, r3
 80039ca:	f040 8154 	bne.w	8003c76 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80039ce:	683b      	ldr	r3, [r7, #0]
 80039d0:	685b      	ldr	r3, [r3, #4]
 80039d2:	2b01      	cmp	r3, #1
 80039d4:	d00b      	beq.n	80039ee <HAL_GPIO_Init+0x5a>
 80039d6:	683b      	ldr	r3, [r7, #0]
 80039d8:	685b      	ldr	r3, [r3, #4]
 80039da:	2b02      	cmp	r3, #2
 80039dc:	d007      	beq.n	80039ee <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80039de:	683b      	ldr	r3, [r7, #0]
 80039e0:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80039e2:	2b11      	cmp	r3, #17
 80039e4:	d003      	beq.n	80039ee <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80039e6:	683b      	ldr	r3, [r7, #0]
 80039e8:	685b      	ldr	r3, [r3, #4]
 80039ea:	2b12      	cmp	r3, #18
 80039ec:	d130      	bne.n	8003a50 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	689b      	ldr	r3, [r3, #8]
 80039f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80039f4:	69fb      	ldr	r3, [r7, #28]
 80039f6:	005b      	lsls	r3, r3, #1
 80039f8:	2203      	movs	r2, #3
 80039fa:	fa02 f303 	lsl.w	r3, r2, r3
 80039fe:	43db      	mvns	r3, r3
 8003a00:	69ba      	ldr	r2, [r7, #24]
 8003a02:	4013      	ands	r3, r2
 8003a04:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003a06:	683b      	ldr	r3, [r7, #0]
 8003a08:	68da      	ldr	r2, [r3, #12]
 8003a0a:	69fb      	ldr	r3, [r7, #28]
 8003a0c:	005b      	lsls	r3, r3, #1
 8003a0e:	fa02 f303 	lsl.w	r3, r2, r3
 8003a12:	69ba      	ldr	r2, [r7, #24]
 8003a14:	4313      	orrs	r3, r2
 8003a16:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	69ba      	ldr	r2, [r7, #24]
 8003a1c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	685b      	ldr	r3, [r3, #4]
 8003a22:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003a24:	2201      	movs	r2, #1
 8003a26:	69fb      	ldr	r3, [r7, #28]
 8003a28:	fa02 f303 	lsl.w	r3, r2, r3
 8003a2c:	43db      	mvns	r3, r3
 8003a2e:	69ba      	ldr	r2, [r7, #24]
 8003a30:	4013      	ands	r3, r2
 8003a32:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8003a34:	683b      	ldr	r3, [r7, #0]
 8003a36:	685b      	ldr	r3, [r3, #4]
 8003a38:	091b      	lsrs	r3, r3, #4
 8003a3a:	f003 0201 	and.w	r2, r3, #1
 8003a3e:	69fb      	ldr	r3, [r7, #28]
 8003a40:	fa02 f303 	lsl.w	r3, r2, r3
 8003a44:	69ba      	ldr	r2, [r7, #24]
 8003a46:	4313      	orrs	r3, r2
 8003a48:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	69ba      	ldr	r2, [r7, #24]
 8003a4e:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	68db      	ldr	r3, [r3, #12]
 8003a54:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003a56:	69fb      	ldr	r3, [r7, #28]
 8003a58:	005b      	lsls	r3, r3, #1
 8003a5a:	2203      	movs	r2, #3
 8003a5c:	fa02 f303 	lsl.w	r3, r2, r3
 8003a60:	43db      	mvns	r3, r3
 8003a62:	69ba      	ldr	r2, [r7, #24]
 8003a64:	4013      	ands	r3, r2
 8003a66:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003a68:	683b      	ldr	r3, [r7, #0]
 8003a6a:	689a      	ldr	r2, [r3, #8]
 8003a6c:	69fb      	ldr	r3, [r7, #28]
 8003a6e:	005b      	lsls	r3, r3, #1
 8003a70:	fa02 f303 	lsl.w	r3, r2, r3
 8003a74:	69ba      	ldr	r2, [r7, #24]
 8003a76:	4313      	orrs	r3, r2
 8003a78:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	69ba      	ldr	r2, [r7, #24]
 8003a7e:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003a80:	683b      	ldr	r3, [r7, #0]
 8003a82:	685b      	ldr	r3, [r3, #4]
 8003a84:	2b02      	cmp	r3, #2
 8003a86:	d003      	beq.n	8003a90 <HAL_GPIO_Init+0xfc>
 8003a88:	683b      	ldr	r3, [r7, #0]
 8003a8a:	685b      	ldr	r3, [r3, #4]
 8003a8c:	2b12      	cmp	r3, #18
 8003a8e:	d123      	bne.n	8003ad8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003a90:	69fb      	ldr	r3, [r7, #28]
 8003a92:	08da      	lsrs	r2, r3, #3
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	3208      	adds	r2, #8
 8003a98:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003a9c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003a9e:	69fb      	ldr	r3, [r7, #28]
 8003aa0:	f003 0307 	and.w	r3, r3, #7
 8003aa4:	009b      	lsls	r3, r3, #2
 8003aa6:	220f      	movs	r2, #15
 8003aa8:	fa02 f303 	lsl.w	r3, r2, r3
 8003aac:	43db      	mvns	r3, r3
 8003aae:	69ba      	ldr	r2, [r7, #24]
 8003ab0:	4013      	ands	r3, r2
 8003ab2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003ab4:	683b      	ldr	r3, [r7, #0]
 8003ab6:	691a      	ldr	r2, [r3, #16]
 8003ab8:	69fb      	ldr	r3, [r7, #28]
 8003aba:	f003 0307 	and.w	r3, r3, #7
 8003abe:	009b      	lsls	r3, r3, #2
 8003ac0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ac4:	69ba      	ldr	r2, [r7, #24]
 8003ac6:	4313      	orrs	r3, r2
 8003ac8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003aca:	69fb      	ldr	r3, [r7, #28]
 8003acc:	08da      	lsrs	r2, r3, #3
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	3208      	adds	r2, #8
 8003ad2:	69b9      	ldr	r1, [r7, #24]
 8003ad4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003ade:	69fb      	ldr	r3, [r7, #28]
 8003ae0:	005b      	lsls	r3, r3, #1
 8003ae2:	2203      	movs	r2, #3
 8003ae4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ae8:	43db      	mvns	r3, r3
 8003aea:	69ba      	ldr	r2, [r7, #24]
 8003aec:	4013      	ands	r3, r2
 8003aee:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003af0:	683b      	ldr	r3, [r7, #0]
 8003af2:	685b      	ldr	r3, [r3, #4]
 8003af4:	f003 0203 	and.w	r2, r3, #3
 8003af8:	69fb      	ldr	r3, [r7, #28]
 8003afa:	005b      	lsls	r3, r3, #1
 8003afc:	fa02 f303 	lsl.w	r3, r2, r3
 8003b00:	69ba      	ldr	r2, [r7, #24]
 8003b02:	4313      	orrs	r3, r2
 8003b04:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	69ba      	ldr	r2, [r7, #24]
 8003b0a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003b0c:	683b      	ldr	r3, [r7, #0]
 8003b0e:	685b      	ldr	r3, [r3, #4]
 8003b10:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	f000 80ae 	beq.w	8003c76 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003b1a:	2300      	movs	r3, #0
 8003b1c:	60fb      	str	r3, [r7, #12]
 8003b1e:	4b5c      	ldr	r3, [pc, #368]	; (8003c90 <HAL_GPIO_Init+0x2fc>)
 8003b20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b22:	4a5b      	ldr	r2, [pc, #364]	; (8003c90 <HAL_GPIO_Init+0x2fc>)
 8003b24:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003b28:	6453      	str	r3, [r2, #68]	; 0x44
 8003b2a:	4b59      	ldr	r3, [pc, #356]	; (8003c90 <HAL_GPIO_Init+0x2fc>)
 8003b2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b2e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003b32:	60fb      	str	r3, [r7, #12]
 8003b34:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003b36:	4a57      	ldr	r2, [pc, #348]	; (8003c94 <HAL_GPIO_Init+0x300>)
 8003b38:	69fb      	ldr	r3, [r7, #28]
 8003b3a:	089b      	lsrs	r3, r3, #2
 8003b3c:	3302      	adds	r3, #2
 8003b3e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b42:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003b44:	69fb      	ldr	r3, [r7, #28]
 8003b46:	f003 0303 	and.w	r3, r3, #3
 8003b4a:	009b      	lsls	r3, r3, #2
 8003b4c:	220f      	movs	r2, #15
 8003b4e:	fa02 f303 	lsl.w	r3, r2, r3
 8003b52:	43db      	mvns	r3, r3
 8003b54:	69ba      	ldr	r2, [r7, #24]
 8003b56:	4013      	ands	r3, r2
 8003b58:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	4a4e      	ldr	r2, [pc, #312]	; (8003c98 <HAL_GPIO_Init+0x304>)
 8003b5e:	4293      	cmp	r3, r2
 8003b60:	d025      	beq.n	8003bae <HAL_GPIO_Init+0x21a>
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	4a4d      	ldr	r2, [pc, #308]	; (8003c9c <HAL_GPIO_Init+0x308>)
 8003b66:	4293      	cmp	r3, r2
 8003b68:	d01f      	beq.n	8003baa <HAL_GPIO_Init+0x216>
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	4a4c      	ldr	r2, [pc, #304]	; (8003ca0 <HAL_GPIO_Init+0x30c>)
 8003b6e:	4293      	cmp	r3, r2
 8003b70:	d019      	beq.n	8003ba6 <HAL_GPIO_Init+0x212>
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	4a4b      	ldr	r2, [pc, #300]	; (8003ca4 <HAL_GPIO_Init+0x310>)
 8003b76:	4293      	cmp	r3, r2
 8003b78:	d013      	beq.n	8003ba2 <HAL_GPIO_Init+0x20e>
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	4a4a      	ldr	r2, [pc, #296]	; (8003ca8 <HAL_GPIO_Init+0x314>)
 8003b7e:	4293      	cmp	r3, r2
 8003b80:	d00d      	beq.n	8003b9e <HAL_GPIO_Init+0x20a>
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	4a49      	ldr	r2, [pc, #292]	; (8003cac <HAL_GPIO_Init+0x318>)
 8003b86:	4293      	cmp	r3, r2
 8003b88:	d007      	beq.n	8003b9a <HAL_GPIO_Init+0x206>
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	4a48      	ldr	r2, [pc, #288]	; (8003cb0 <HAL_GPIO_Init+0x31c>)
 8003b8e:	4293      	cmp	r3, r2
 8003b90:	d101      	bne.n	8003b96 <HAL_GPIO_Init+0x202>
 8003b92:	2306      	movs	r3, #6
 8003b94:	e00c      	b.n	8003bb0 <HAL_GPIO_Init+0x21c>
 8003b96:	2307      	movs	r3, #7
 8003b98:	e00a      	b.n	8003bb0 <HAL_GPIO_Init+0x21c>
 8003b9a:	2305      	movs	r3, #5
 8003b9c:	e008      	b.n	8003bb0 <HAL_GPIO_Init+0x21c>
 8003b9e:	2304      	movs	r3, #4
 8003ba0:	e006      	b.n	8003bb0 <HAL_GPIO_Init+0x21c>
 8003ba2:	2303      	movs	r3, #3
 8003ba4:	e004      	b.n	8003bb0 <HAL_GPIO_Init+0x21c>
 8003ba6:	2302      	movs	r3, #2
 8003ba8:	e002      	b.n	8003bb0 <HAL_GPIO_Init+0x21c>
 8003baa:	2301      	movs	r3, #1
 8003bac:	e000      	b.n	8003bb0 <HAL_GPIO_Init+0x21c>
 8003bae:	2300      	movs	r3, #0
 8003bb0:	69fa      	ldr	r2, [r7, #28]
 8003bb2:	f002 0203 	and.w	r2, r2, #3
 8003bb6:	0092      	lsls	r2, r2, #2
 8003bb8:	4093      	lsls	r3, r2
 8003bba:	69ba      	ldr	r2, [r7, #24]
 8003bbc:	4313      	orrs	r3, r2
 8003bbe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003bc0:	4934      	ldr	r1, [pc, #208]	; (8003c94 <HAL_GPIO_Init+0x300>)
 8003bc2:	69fb      	ldr	r3, [r7, #28]
 8003bc4:	089b      	lsrs	r3, r3, #2
 8003bc6:	3302      	adds	r3, #2
 8003bc8:	69ba      	ldr	r2, [r7, #24]
 8003bca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003bce:	4b39      	ldr	r3, [pc, #228]	; (8003cb4 <HAL_GPIO_Init+0x320>)
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003bd4:	693b      	ldr	r3, [r7, #16]
 8003bd6:	43db      	mvns	r3, r3
 8003bd8:	69ba      	ldr	r2, [r7, #24]
 8003bda:	4013      	ands	r3, r2
 8003bdc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003bde:	683b      	ldr	r3, [r7, #0]
 8003be0:	685b      	ldr	r3, [r3, #4]
 8003be2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d003      	beq.n	8003bf2 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8003bea:	69ba      	ldr	r2, [r7, #24]
 8003bec:	693b      	ldr	r3, [r7, #16]
 8003bee:	4313      	orrs	r3, r2
 8003bf0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003bf2:	4a30      	ldr	r2, [pc, #192]	; (8003cb4 <HAL_GPIO_Init+0x320>)
 8003bf4:	69bb      	ldr	r3, [r7, #24]
 8003bf6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003bf8:	4b2e      	ldr	r3, [pc, #184]	; (8003cb4 <HAL_GPIO_Init+0x320>)
 8003bfa:	685b      	ldr	r3, [r3, #4]
 8003bfc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003bfe:	693b      	ldr	r3, [r7, #16]
 8003c00:	43db      	mvns	r3, r3
 8003c02:	69ba      	ldr	r2, [r7, #24]
 8003c04:	4013      	ands	r3, r2
 8003c06:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003c08:	683b      	ldr	r3, [r7, #0]
 8003c0a:	685b      	ldr	r3, [r3, #4]
 8003c0c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d003      	beq.n	8003c1c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8003c14:	69ba      	ldr	r2, [r7, #24]
 8003c16:	693b      	ldr	r3, [r7, #16]
 8003c18:	4313      	orrs	r3, r2
 8003c1a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003c1c:	4a25      	ldr	r2, [pc, #148]	; (8003cb4 <HAL_GPIO_Init+0x320>)
 8003c1e:	69bb      	ldr	r3, [r7, #24]
 8003c20:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003c22:	4b24      	ldr	r3, [pc, #144]	; (8003cb4 <HAL_GPIO_Init+0x320>)
 8003c24:	689b      	ldr	r3, [r3, #8]
 8003c26:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003c28:	693b      	ldr	r3, [r7, #16]
 8003c2a:	43db      	mvns	r3, r3
 8003c2c:	69ba      	ldr	r2, [r7, #24]
 8003c2e:	4013      	ands	r3, r2
 8003c30:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003c32:	683b      	ldr	r3, [r7, #0]
 8003c34:	685b      	ldr	r3, [r3, #4]
 8003c36:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d003      	beq.n	8003c46 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8003c3e:	69ba      	ldr	r2, [r7, #24]
 8003c40:	693b      	ldr	r3, [r7, #16]
 8003c42:	4313      	orrs	r3, r2
 8003c44:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003c46:	4a1b      	ldr	r2, [pc, #108]	; (8003cb4 <HAL_GPIO_Init+0x320>)
 8003c48:	69bb      	ldr	r3, [r7, #24]
 8003c4a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003c4c:	4b19      	ldr	r3, [pc, #100]	; (8003cb4 <HAL_GPIO_Init+0x320>)
 8003c4e:	68db      	ldr	r3, [r3, #12]
 8003c50:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003c52:	693b      	ldr	r3, [r7, #16]
 8003c54:	43db      	mvns	r3, r3
 8003c56:	69ba      	ldr	r2, [r7, #24]
 8003c58:	4013      	ands	r3, r2
 8003c5a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003c5c:	683b      	ldr	r3, [r7, #0]
 8003c5e:	685b      	ldr	r3, [r3, #4]
 8003c60:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d003      	beq.n	8003c70 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003c68:	69ba      	ldr	r2, [r7, #24]
 8003c6a:	693b      	ldr	r3, [r7, #16]
 8003c6c:	4313      	orrs	r3, r2
 8003c6e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003c70:	4a10      	ldr	r2, [pc, #64]	; (8003cb4 <HAL_GPIO_Init+0x320>)
 8003c72:	69bb      	ldr	r3, [r7, #24]
 8003c74:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003c76:	69fb      	ldr	r3, [r7, #28]
 8003c78:	3301      	adds	r3, #1
 8003c7a:	61fb      	str	r3, [r7, #28]
 8003c7c:	69fb      	ldr	r3, [r7, #28]
 8003c7e:	2b0f      	cmp	r3, #15
 8003c80:	f67f ae96 	bls.w	80039b0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003c84:	bf00      	nop
 8003c86:	3724      	adds	r7, #36	; 0x24
 8003c88:	46bd      	mov	sp, r7
 8003c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c8e:	4770      	bx	lr
 8003c90:	40023800 	.word	0x40023800
 8003c94:	40013800 	.word	0x40013800
 8003c98:	40020000 	.word	0x40020000
 8003c9c:	40020400 	.word	0x40020400
 8003ca0:	40020800 	.word	0x40020800
 8003ca4:	40020c00 	.word	0x40020c00
 8003ca8:	40021000 	.word	0x40021000
 8003cac:	40021400 	.word	0x40021400
 8003cb0:	40021800 	.word	0x40021800
 8003cb4:	40013c00 	.word	0x40013c00

08003cb8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003cb8:	b480      	push	{r7}
 8003cba:	b083      	sub	sp, #12
 8003cbc:	af00      	add	r7, sp, #0
 8003cbe:	6078      	str	r0, [r7, #4]
 8003cc0:	460b      	mov	r3, r1
 8003cc2:	807b      	strh	r3, [r7, #2]
 8003cc4:	4613      	mov	r3, r2
 8003cc6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003cc8:	787b      	ldrb	r3, [r7, #1]
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d003      	beq.n	8003cd6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003cce:	887a      	ldrh	r2, [r7, #2]
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003cd4:	e003      	b.n	8003cde <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003cd6:	887b      	ldrh	r3, [r7, #2]
 8003cd8:	041a      	lsls	r2, r3, #16
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	619a      	str	r2, [r3, #24]
}
 8003cde:	bf00      	nop
 8003ce0:	370c      	adds	r7, #12
 8003ce2:	46bd      	mov	sp, r7
 8003ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce8:	4770      	bx	lr
	...

08003cec <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003cec:	b580      	push	{r7, lr}
 8003cee:	b082      	sub	sp, #8
 8003cf0:	af00      	add	r7, sp, #0
 8003cf2:	4603      	mov	r3, r0
 8003cf4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003cf6:	4b08      	ldr	r3, [pc, #32]	; (8003d18 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003cf8:	695a      	ldr	r2, [r3, #20]
 8003cfa:	88fb      	ldrh	r3, [r7, #6]
 8003cfc:	4013      	ands	r3, r2
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d006      	beq.n	8003d10 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003d02:	4a05      	ldr	r2, [pc, #20]	; (8003d18 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003d04:	88fb      	ldrh	r3, [r7, #6]
 8003d06:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003d08:	88fb      	ldrh	r3, [r7, #6]
 8003d0a:	4618      	mov	r0, r3
 8003d0c:	f7fe fdf4 	bl	80028f8 <HAL_GPIO_EXTI_Callback>
  }
}
 8003d10:	bf00      	nop
 8003d12:	3708      	adds	r7, #8
 8003d14:	46bd      	mov	sp, r7
 8003d16:	bd80      	pop	{r7, pc}
 8003d18:	40013c00 	.word	0x40013c00

08003d1c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003d1c:	b580      	push	{r7, lr}
 8003d1e:	b084      	sub	sp, #16
 8003d20:	af00      	add	r7, sp, #0
 8003d22:	6078      	str	r0, [r7, #4]
 8003d24:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d101      	bne.n	8003d30 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003d2c:	2301      	movs	r3, #1
 8003d2e:	e0cc      	b.n	8003eca <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003d30:	4b68      	ldr	r3, [pc, #416]	; (8003ed4 <HAL_RCC_ClockConfig+0x1b8>)
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	f003 030f 	and.w	r3, r3, #15
 8003d38:	683a      	ldr	r2, [r7, #0]
 8003d3a:	429a      	cmp	r2, r3
 8003d3c:	d90c      	bls.n	8003d58 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d3e:	4b65      	ldr	r3, [pc, #404]	; (8003ed4 <HAL_RCC_ClockConfig+0x1b8>)
 8003d40:	683a      	ldr	r2, [r7, #0]
 8003d42:	b2d2      	uxtb	r2, r2
 8003d44:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d46:	4b63      	ldr	r3, [pc, #396]	; (8003ed4 <HAL_RCC_ClockConfig+0x1b8>)
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	f003 030f 	and.w	r3, r3, #15
 8003d4e:	683a      	ldr	r2, [r7, #0]
 8003d50:	429a      	cmp	r2, r3
 8003d52:	d001      	beq.n	8003d58 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003d54:	2301      	movs	r3, #1
 8003d56:	e0b8      	b.n	8003eca <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	f003 0302 	and.w	r3, r3, #2
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d020      	beq.n	8003da6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	f003 0304 	and.w	r3, r3, #4
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d005      	beq.n	8003d7c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003d70:	4b59      	ldr	r3, [pc, #356]	; (8003ed8 <HAL_RCC_ClockConfig+0x1bc>)
 8003d72:	689b      	ldr	r3, [r3, #8]
 8003d74:	4a58      	ldr	r2, [pc, #352]	; (8003ed8 <HAL_RCC_ClockConfig+0x1bc>)
 8003d76:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003d7a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	f003 0308 	and.w	r3, r3, #8
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d005      	beq.n	8003d94 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003d88:	4b53      	ldr	r3, [pc, #332]	; (8003ed8 <HAL_RCC_ClockConfig+0x1bc>)
 8003d8a:	689b      	ldr	r3, [r3, #8]
 8003d8c:	4a52      	ldr	r2, [pc, #328]	; (8003ed8 <HAL_RCC_ClockConfig+0x1bc>)
 8003d8e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003d92:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003d94:	4b50      	ldr	r3, [pc, #320]	; (8003ed8 <HAL_RCC_ClockConfig+0x1bc>)
 8003d96:	689b      	ldr	r3, [r3, #8]
 8003d98:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	689b      	ldr	r3, [r3, #8]
 8003da0:	494d      	ldr	r1, [pc, #308]	; (8003ed8 <HAL_RCC_ClockConfig+0x1bc>)
 8003da2:	4313      	orrs	r3, r2
 8003da4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	f003 0301 	and.w	r3, r3, #1
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d044      	beq.n	8003e3c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	685b      	ldr	r3, [r3, #4]
 8003db6:	2b01      	cmp	r3, #1
 8003db8:	d107      	bne.n	8003dca <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003dba:	4b47      	ldr	r3, [pc, #284]	; (8003ed8 <HAL_RCC_ClockConfig+0x1bc>)
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d119      	bne.n	8003dfa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003dc6:	2301      	movs	r3, #1
 8003dc8:	e07f      	b.n	8003eca <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	685b      	ldr	r3, [r3, #4]
 8003dce:	2b02      	cmp	r3, #2
 8003dd0:	d003      	beq.n	8003dda <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003dd6:	2b03      	cmp	r3, #3
 8003dd8:	d107      	bne.n	8003dea <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003dda:	4b3f      	ldr	r3, [pc, #252]	; (8003ed8 <HAL_RCC_ClockConfig+0x1bc>)
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d109      	bne.n	8003dfa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003de6:	2301      	movs	r3, #1
 8003de8:	e06f      	b.n	8003eca <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003dea:	4b3b      	ldr	r3, [pc, #236]	; (8003ed8 <HAL_RCC_ClockConfig+0x1bc>)
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	f003 0302 	and.w	r3, r3, #2
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d101      	bne.n	8003dfa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003df6:	2301      	movs	r3, #1
 8003df8:	e067      	b.n	8003eca <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003dfa:	4b37      	ldr	r3, [pc, #220]	; (8003ed8 <HAL_RCC_ClockConfig+0x1bc>)
 8003dfc:	689b      	ldr	r3, [r3, #8]
 8003dfe:	f023 0203 	bic.w	r2, r3, #3
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	685b      	ldr	r3, [r3, #4]
 8003e06:	4934      	ldr	r1, [pc, #208]	; (8003ed8 <HAL_RCC_ClockConfig+0x1bc>)
 8003e08:	4313      	orrs	r3, r2
 8003e0a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003e0c:	f7ff f84a 	bl	8002ea4 <HAL_GetTick>
 8003e10:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e12:	e00a      	b.n	8003e2a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003e14:	f7ff f846 	bl	8002ea4 <HAL_GetTick>
 8003e18:	4602      	mov	r2, r0
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	1ad3      	subs	r3, r2, r3
 8003e1e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e22:	4293      	cmp	r3, r2
 8003e24:	d901      	bls.n	8003e2a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003e26:	2303      	movs	r3, #3
 8003e28:	e04f      	b.n	8003eca <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e2a:	4b2b      	ldr	r3, [pc, #172]	; (8003ed8 <HAL_RCC_ClockConfig+0x1bc>)
 8003e2c:	689b      	ldr	r3, [r3, #8]
 8003e2e:	f003 020c 	and.w	r2, r3, #12
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	685b      	ldr	r3, [r3, #4]
 8003e36:	009b      	lsls	r3, r3, #2
 8003e38:	429a      	cmp	r2, r3
 8003e3a:	d1eb      	bne.n	8003e14 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003e3c:	4b25      	ldr	r3, [pc, #148]	; (8003ed4 <HAL_RCC_ClockConfig+0x1b8>)
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	f003 030f 	and.w	r3, r3, #15
 8003e44:	683a      	ldr	r2, [r7, #0]
 8003e46:	429a      	cmp	r2, r3
 8003e48:	d20c      	bcs.n	8003e64 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e4a:	4b22      	ldr	r3, [pc, #136]	; (8003ed4 <HAL_RCC_ClockConfig+0x1b8>)
 8003e4c:	683a      	ldr	r2, [r7, #0]
 8003e4e:	b2d2      	uxtb	r2, r2
 8003e50:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e52:	4b20      	ldr	r3, [pc, #128]	; (8003ed4 <HAL_RCC_ClockConfig+0x1b8>)
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	f003 030f 	and.w	r3, r3, #15
 8003e5a:	683a      	ldr	r2, [r7, #0]
 8003e5c:	429a      	cmp	r2, r3
 8003e5e:	d001      	beq.n	8003e64 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003e60:	2301      	movs	r3, #1
 8003e62:	e032      	b.n	8003eca <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	f003 0304 	and.w	r3, r3, #4
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d008      	beq.n	8003e82 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003e70:	4b19      	ldr	r3, [pc, #100]	; (8003ed8 <HAL_RCC_ClockConfig+0x1bc>)
 8003e72:	689b      	ldr	r3, [r3, #8]
 8003e74:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	68db      	ldr	r3, [r3, #12]
 8003e7c:	4916      	ldr	r1, [pc, #88]	; (8003ed8 <HAL_RCC_ClockConfig+0x1bc>)
 8003e7e:	4313      	orrs	r3, r2
 8003e80:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	f003 0308 	and.w	r3, r3, #8
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d009      	beq.n	8003ea2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003e8e:	4b12      	ldr	r3, [pc, #72]	; (8003ed8 <HAL_RCC_ClockConfig+0x1bc>)
 8003e90:	689b      	ldr	r3, [r3, #8]
 8003e92:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	691b      	ldr	r3, [r3, #16]
 8003e9a:	00db      	lsls	r3, r3, #3
 8003e9c:	490e      	ldr	r1, [pc, #56]	; (8003ed8 <HAL_RCC_ClockConfig+0x1bc>)
 8003e9e:	4313      	orrs	r3, r2
 8003ea0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003ea2:	f000 f855 	bl	8003f50 <HAL_RCC_GetSysClockFreq>
 8003ea6:	4601      	mov	r1, r0
 8003ea8:	4b0b      	ldr	r3, [pc, #44]	; (8003ed8 <HAL_RCC_ClockConfig+0x1bc>)
 8003eaa:	689b      	ldr	r3, [r3, #8]
 8003eac:	091b      	lsrs	r3, r3, #4
 8003eae:	f003 030f 	and.w	r3, r3, #15
 8003eb2:	4a0a      	ldr	r2, [pc, #40]	; (8003edc <HAL_RCC_ClockConfig+0x1c0>)
 8003eb4:	5cd3      	ldrb	r3, [r2, r3]
 8003eb6:	fa21 f303 	lsr.w	r3, r1, r3
 8003eba:	4a09      	ldr	r2, [pc, #36]	; (8003ee0 <HAL_RCC_ClockConfig+0x1c4>)
 8003ebc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003ebe:	4b09      	ldr	r3, [pc, #36]	; (8003ee4 <HAL_RCC_ClockConfig+0x1c8>)
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	4618      	mov	r0, r3
 8003ec4:	f7fe ffaa 	bl	8002e1c <HAL_InitTick>

  return HAL_OK;
 8003ec8:	2300      	movs	r3, #0
}
 8003eca:	4618      	mov	r0, r3
 8003ecc:	3710      	adds	r7, #16
 8003ece:	46bd      	mov	sp, r7
 8003ed0:	bd80      	pop	{r7, pc}
 8003ed2:	bf00      	nop
 8003ed4:	40023c00 	.word	0x40023c00
 8003ed8:	40023800 	.word	0x40023800
 8003edc:	08006d78 	.word	0x08006d78
 8003ee0:	20000014 	.word	0x20000014
 8003ee4:	20000018 	.word	0x20000018

08003ee8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003ee8:	b480      	push	{r7}
 8003eea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003eec:	4b03      	ldr	r3, [pc, #12]	; (8003efc <HAL_RCC_GetHCLKFreq+0x14>)
 8003eee:	681b      	ldr	r3, [r3, #0]
}
 8003ef0:	4618      	mov	r0, r3
 8003ef2:	46bd      	mov	sp, r7
 8003ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef8:	4770      	bx	lr
 8003efa:	bf00      	nop
 8003efc:	20000014 	.word	0x20000014

08003f00 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003f00:	b580      	push	{r7, lr}
 8003f02:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003f04:	f7ff fff0 	bl	8003ee8 <HAL_RCC_GetHCLKFreq>
 8003f08:	4601      	mov	r1, r0
 8003f0a:	4b05      	ldr	r3, [pc, #20]	; (8003f20 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003f0c:	689b      	ldr	r3, [r3, #8]
 8003f0e:	0a9b      	lsrs	r3, r3, #10
 8003f10:	f003 0307 	and.w	r3, r3, #7
 8003f14:	4a03      	ldr	r2, [pc, #12]	; (8003f24 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003f16:	5cd3      	ldrb	r3, [r2, r3]
 8003f18:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003f1c:	4618      	mov	r0, r3
 8003f1e:	bd80      	pop	{r7, pc}
 8003f20:	40023800 	.word	0x40023800
 8003f24:	08006d88 	.word	0x08006d88

08003f28 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003f28:	b580      	push	{r7, lr}
 8003f2a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003f2c:	f7ff ffdc 	bl	8003ee8 <HAL_RCC_GetHCLKFreq>
 8003f30:	4601      	mov	r1, r0
 8003f32:	4b05      	ldr	r3, [pc, #20]	; (8003f48 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003f34:	689b      	ldr	r3, [r3, #8]
 8003f36:	0b5b      	lsrs	r3, r3, #13
 8003f38:	f003 0307 	and.w	r3, r3, #7
 8003f3c:	4a03      	ldr	r2, [pc, #12]	; (8003f4c <HAL_RCC_GetPCLK2Freq+0x24>)
 8003f3e:	5cd3      	ldrb	r3, [r2, r3]
 8003f40:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003f44:	4618      	mov	r0, r3
 8003f46:	bd80      	pop	{r7, pc}
 8003f48:	40023800 	.word	0x40023800
 8003f4c:	08006d88 	.word	0x08006d88

08003f50 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003f50:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003f52:	b087      	sub	sp, #28
 8003f54:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003f56:	2300      	movs	r3, #0
 8003f58:	60fb      	str	r3, [r7, #12]
  uint32_t pllvco = 0U;
 8003f5a:	2300      	movs	r3, #0
 8003f5c:	617b      	str	r3, [r7, #20]
  uint32_t pllp = 0U;
 8003f5e:	2300      	movs	r3, #0
 8003f60:	60bb      	str	r3, [r7, #8]
  uint32_t pllr = 0U;
 8003f62:	2300      	movs	r3, #0
 8003f64:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003f66:	2300      	movs	r3, #0
 8003f68:	613b      	str	r3, [r7, #16]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003f6a:	4bc6      	ldr	r3, [pc, #792]	; (8004284 <HAL_RCC_GetSysClockFreq+0x334>)
 8003f6c:	689b      	ldr	r3, [r3, #8]
 8003f6e:	f003 030c 	and.w	r3, r3, #12
 8003f72:	2b0c      	cmp	r3, #12
 8003f74:	f200 817e 	bhi.w	8004274 <HAL_RCC_GetSysClockFreq+0x324>
 8003f78:	a201      	add	r2, pc, #4	; (adr r2, 8003f80 <HAL_RCC_GetSysClockFreq+0x30>)
 8003f7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f7e:	bf00      	nop
 8003f80:	08003fb5 	.word	0x08003fb5
 8003f84:	08004275 	.word	0x08004275
 8003f88:	08004275 	.word	0x08004275
 8003f8c:	08004275 	.word	0x08004275
 8003f90:	08003fbb 	.word	0x08003fbb
 8003f94:	08004275 	.word	0x08004275
 8003f98:	08004275 	.word	0x08004275
 8003f9c:	08004275 	.word	0x08004275
 8003fa0:	08003fc1 	.word	0x08003fc1
 8003fa4:	08004275 	.word	0x08004275
 8003fa8:	08004275 	.word	0x08004275
 8003fac:	08004275 	.word	0x08004275
 8003fb0:	0800411d 	.word	0x0800411d
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003fb4:	4bb4      	ldr	r3, [pc, #720]	; (8004288 <HAL_RCC_GetSysClockFreq+0x338>)
 8003fb6:	613b      	str	r3, [r7, #16]
       break;
 8003fb8:	e15f      	b.n	800427a <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003fba:	4bb4      	ldr	r3, [pc, #720]	; (800428c <HAL_RCC_GetSysClockFreq+0x33c>)
 8003fbc:	613b      	str	r3, [r7, #16]
      break;
 8003fbe:	e15c      	b.n	800427a <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003fc0:	4bb0      	ldr	r3, [pc, #704]	; (8004284 <HAL_RCC_GetSysClockFreq+0x334>)
 8003fc2:	685b      	ldr	r3, [r3, #4]
 8003fc4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003fc8:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003fca:	4bae      	ldr	r3, [pc, #696]	; (8004284 <HAL_RCC_GetSysClockFreq+0x334>)
 8003fcc:	685b      	ldr	r3, [r3, #4]
 8003fce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d04a      	beq.n	800406c <HAL_RCC_GetSysClockFreq+0x11c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003fd6:	4bab      	ldr	r3, [pc, #684]	; (8004284 <HAL_RCC_GetSysClockFreq+0x334>)
 8003fd8:	685b      	ldr	r3, [r3, #4]
 8003fda:	099b      	lsrs	r3, r3, #6
 8003fdc:	f04f 0400 	mov.w	r4, #0
 8003fe0:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003fe4:	f04f 0200 	mov.w	r2, #0
 8003fe8:	ea03 0501 	and.w	r5, r3, r1
 8003fec:	ea04 0602 	and.w	r6, r4, r2
 8003ff0:	4629      	mov	r1, r5
 8003ff2:	4632      	mov	r2, r6
 8003ff4:	f04f 0300 	mov.w	r3, #0
 8003ff8:	f04f 0400 	mov.w	r4, #0
 8003ffc:	0154      	lsls	r4, r2, #5
 8003ffe:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8004002:	014b      	lsls	r3, r1, #5
 8004004:	4619      	mov	r1, r3
 8004006:	4622      	mov	r2, r4
 8004008:	1b49      	subs	r1, r1, r5
 800400a:	eb62 0206 	sbc.w	r2, r2, r6
 800400e:	f04f 0300 	mov.w	r3, #0
 8004012:	f04f 0400 	mov.w	r4, #0
 8004016:	0194      	lsls	r4, r2, #6
 8004018:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800401c:	018b      	lsls	r3, r1, #6
 800401e:	1a5b      	subs	r3, r3, r1
 8004020:	eb64 0402 	sbc.w	r4, r4, r2
 8004024:	f04f 0100 	mov.w	r1, #0
 8004028:	f04f 0200 	mov.w	r2, #0
 800402c:	00e2      	lsls	r2, r4, #3
 800402e:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8004032:	00d9      	lsls	r1, r3, #3
 8004034:	460b      	mov	r3, r1
 8004036:	4614      	mov	r4, r2
 8004038:	195b      	adds	r3, r3, r5
 800403a:	eb44 0406 	adc.w	r4, r4, r6
 800403e:	f04f 0100 	mov.w	r1, #0
 8004042:	f04f 0200 	mov.w	r2, #0
 8004046:	0262      	lsls	r2, r4, #9
 8004048:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 800404c:	0259      	lsls	r1, r3, #9
 800404e:	460b      	mov	r3, r1
 8004050:	4614      	mov	r4, r2
 8004052:	4618      	mov	r0, r3
 8004054:	4621      	mov	r1, r4
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	f04f 0400 	mov.w	r4, #0
 800405c:	461a      	mov	r2, r3
 800405e:	4623      	mov	r3, r4
 8004060:	f7fc f92e 	bl	80002c0 <__aeabi_uldivmod>
 8004064:	4603      	mov	r3, r0
 8004066:	460c      	mov	r4, r1
 8004068:	617b      	str	r3, [r7, #20]
 800406a:	e049      	b.n	8004100 <HAL_RCC_GetSysClockFreq+0x1b0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800406c:	4b85      	ldr	r3, [pc, #532]	; (8004284 <HAL_RCC_GetSysClockFreq+0x334>)
 800406e:	685b      	ldr	r3, [r3, #4]
 8004070:	099b      	lsrs	r3, r3, #6
 8004072:	f04f 0400 	mov.w	r4, #0
 8004076:	f240 11ff 	movw	r1, #511	; 0x1ff
 800407a:	f04f 0200 	mov.w	r2, #0
 800407e:	ea03 0501 	and.w	r5, r3, r1
 8004082:	ea04 0602 	and.w	r6, r4, r2
 8004086:	4629      	mov	r1, r5
 8004088:	4632      	mov	r2, r6
 800408a:	f04f 0300 	mov.w	r3, #0
 800408e:	f04f 0400 	mov.w	r4, #0
 8004092:	0154      	lsls	r4, r2, #5
 8004094:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8004098:	014b      	lsls	r3, r1, #5
 800409a:	4619      	mov	r1, r3
 800409c:	4622      	mov	r2, r4
 800409e:	1b49      	subs	r1, r1, r5
 80040a0:	eb62 0206 	sbc.w	r2, r2, r6
 80040a4:	f04f 0300 	mov.w	r3, #0
 80040a8:	f04f 0400 	mov.w	r4, #0
 80040ac:	0194      	lsls	r4, r2, #6
 80040ae:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80040b2:	018b      	lsls	r3, r1, #6
 80040b4:	1a5b      	subs	r3, r3, r1
 80040b6:	eb64 0402 	sbc.w	r4, r4, r2
 80040ba:	f04f 0100 	mov.w	r1, #0
 80040be:	f04f 0200 	mov.w	r2, #0
 80040c2:	00e2      	lsls	r2, r4, #3
 80040c4:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80040c8:	00d9      	lsls	r1, r3, #3
 80040ca:	460b      	mov	r3, r1
 80040cc:	4614      	mov	r4, r2
 80040ce:	195b      	adds	r3, r3, r5
 80040d0:	eb44 0406 	adc.w	r4, r4, r6
 80040d4:	f04f 0100 	mov.w	r1, #0
 80040d8:	f04f 0200 	mov.w	r2, #0
 80040dc:	02a2      	lsls	r2, r4, #10
 80040de:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80040e2:	0299      	lsls	r1, r3, #10
 80040e4:	460b      	mov	r3, r1
 80040e6:	4614      	mov	r4, r2
 80040e8:	4618      	mov	r0, r3
 80040ea:	4621      	mov	r1, r4
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	f04f 0400 	mov.w	r4, #0
 80040f2:	461a      	mov	r2, r3
 80040f4:	4623      	mov	r3, r4
 80040f6:	f7fc f8e3 	bl	80002c0 <__aeabi_uldivmod>
 80040fa:	4603      	mov	r3, r0
 80040fc:	460c      	mov	r4, r1
 80040fe:	617b      	str	r3, [r7, #20]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004100:	4b60      	ldr	r3, [pc, #384]	; (8004284 <HAL_RCC_GetSysClockFreq+0x334>)
 8004102:	685b      	ldr	r3, [r3, #4]
 8004104:	0c1b      	lsrs	r3, r3, #16
 8004106:	f003 0303 	and.w	r3, r3, #3
 800410a:	3301      	adds	r3, #1
 800410c:	005b      	lsls	r3, r3, #1
 800410e:	60bb      	str	r3, [r7, #8]

      sysclockfreq = pllvco/pllp;
 8004110:	697a      	ldr	r2, [r7, #20]
 8004112:	68bb      	ldr	r3, [r7, #8]
 8004114:	fbb2 f3f3 	udiv	r3, r2, r3
 8004118:	613b      	str	r3, [r7, #16]
      break;
 800411a:	e0ae      	b.n	800427a <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800411c:	4b59      	ldr	r3, [pc, #356]	; (8004284 <HAL_RCC_GetSysClockFreq+0x334>)
 800411e:	685b      	ldr	r3, [r3, #4]
 8004120:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004124:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004126:	4b57      	ldr	r3, [pc, #348]	; (8004284 <HAL_RCC_GetSysClockFreq+0x334>)
 8004128:	685b      	ldr	r3, [r3, #4]
 800412a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800412e:	2b00      	cmp	r3, #0
 8004130:	d04a      	beq.n	80041c8 <HAL_RCC_GetSysClockFreq+0x278>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004132:	4b54      	ldr	r3, [pc, #336]	; (8004284 <HAL_RCC_GetSysClockFreq+0x334>)
 8004134:	685b      	ldr	r3, [r3, #4]
 8004136:	099b      	lsrs	r3, r3, #6
 8004138:	f04f 0400 	mov.w	r4, #0
 800413c:	f240 11ff 	movw	r1, #511	; 0x1ff
 8004140:	f04f 0200 	mov.w	r2, #0
 8004144:	ea03 0501 	and.w	r5, r3, r1
 8004148:	ea04 0602 	and.w	r6, r4, r2
 800414c:	4629      	mov	r1, r5
 800414e:	4632      	mov	r2, r6
 8004150:	f04f 0300 	mov.w	r3, #0
 8004154:	f04f 0400 	mov.w	r4, #0
 8004158:	0154      	lsls	r4, r2, #5
 800415a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800415e:	014b      	lsls	r3, r1, #5
 8004160:	4619      	mov	r1, r3
 8004162:	4622      	mov	r2, r4
 8004164:	1b49      	subs	r1, r1, r5
 8004166:	eb62 0206 	sbc.w	r2, r2, r6
 800416a:	f04f 0300 	mov.w	r3, #0
 800416e:	f04f 0400 	mov.w	r4, #0
 8004172:	0194      	lsls	r4, r2, #6
 8004174:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8004178:	018b      	lsls	r3, r1, #6
 800417a:	1a5b      	subs	r3, r3, r1
 800417c:	eb64 0402 	sbc.w	r4, r4, r2
 8004180:	f04f 0100 	mov.w	r1, #0
 8004184:	f04f 0200 	mov.w	r2, #0
 8004188:	00e2      	lsls	r2, r4, #3
 800418a:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800418e:	00d9      	lsls	r1, r3, #3
 8004190:	460b      	mov	r3, r1
 8004192:	4614      	mov	r4, r2
 8004194:	195b      	adds	r3, r3, r5
 8004196:	eb44 0406 	adc.w	r4, r4, r6
 800419a:	f04f 0100 	mov.w	r1, #0
 800419e:	f04f 0200 	mov.w	r2, #0
 80041a2:	0262      	lsls	r2, r4, #9
 80041a4:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 80041a8:	0259      	lsls	r1, r3, #9
 80041aa:	460b      	mov	r3, r1
 80041ac:	4614      	mov	r4, r2
 80041ae:	4618      	mov	r0, r3
 80041b0:	4621      	mov	r1, r4
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	f04f 0400 	mov.w	r4, #0
 80041b8:	461a      	mov	r2, r3
 80041ba:	4623      	mov	r3, r4
 80041bc:	f7fc f880 	bl	80002c0 <__aeabi_uldivmod>
 80041c0:	4603      	mov	r3, r0
 80041c2:	460c      	mov	r4, r1
 80041c4:	617b      	str	r3, [r7, #20]
 80041c6:	e049      	b.n	800425c <HAL_RCC_GetSysClockFreq+0x30c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80041c8:	4b2e      	ldr	r3, [pc, #184]	; (8004284 <HAL_RCC_GetSysClockFreq+0x334>)
 80041ca:	685b      	ldr	r3, [r3, #4]
 80041cc:	099b      	lsrs	r3, r3, #6
 80041ce:	f04f 0400 	mov.w	r4, #0
 80041d2:	f240 11ff 	movw	r1, #511	; 0x1ff
 80041d6:	f04f 0200 	mov.w	r2, #0
 80041da:	ea03 0501 	and.w	r5, r3, r1
 80041de:	ea04 0602 	and.w	r6, r4, r2
 80041e2:	4629      	mov	r1, r5
 80041e4:	4632      	mov	r2, r6
 80041e6:	f04f 0300 	mov.w	r3, #0
 80041ea:	f04f 0400 	mov.w	r4, #0
 80041ee:	0154      	lsls	r4, r2, #5
 80041f0:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80041f4:	014b      	lsls	r3, r1, #5
 80041f6:	4619      	mov	r1, r3
 80041f8:	4622      	mov	r2, r4
 80041fa:	1b49      	subs	r1, r1, r5
 80041fc:	eb62 0206 	sbc.w	r2, r2, r6
 8004200:	f04f 0300 	mov.w	r3, #0
 8004204:	f04f 0400 	mov.w	r4, #0
 8004208:	0194      	lsls	r4, r2, #6
 800420a:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800420e:	018b      	lsls	r3, r1, #6
 8004210:	1a5b      	subs	r3, r3, r1
 8004212:	eb64 0402 	sbc.w	r4, r4, r2
 8004216:	f04f 0100 	mov.w	r1, #0
 800421a:	f04f 0200 	mov.w	r2, #0
 800421e:	00e2      	lsls	r2, r4, #3
 8004220:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8004224:	00d9      	lsls	r1, r3, #3
 8004226:	460b      	mov	r3, r1
 8004228:	4614      	mov	r4, r2
 800422a:	195b      	adds	r3, r3, r5
 800422c:	eb44 0406 	adc.w	r4, r4, r6
 8004230:	f04f 0100 	mov.w	r1, #0
 8004234:	f04f 0200 	mov.w	r2, #0
 8004238:	02a2      	lsls	r2, r4, #10
 800423a:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800423e:	0299      	lsls	r1, r3, #10
 8004240:	460b      	mov	r3, r1
 8004242:	4614      	mov	r4, r2
 8004244:	4618      	mov	r0, r3
 8004246:	4621      	mov	r1, r4
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	f04f 0400 	mov.w	r4, #0
 800424e:	461a      	mov	r2, r3
 8004250:	4623      	mov	r3, r4
 8004252:	f7fc f835 	bl	80002c0 <__aeabi_uldivmod>
 8004256:	4603      	mov	r3, r0
 8004258:	460c      	mov	r4, r1
 800425a:	617b      	str	r3, [r7, #20]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 800425c:	4b09      	ldr	r3, [pc, #36]	; (8004284 <HAL_RCC_GetSysClockFreq+0x334>)
 800425e:	685b      	ldr	r3, [r3, #4]
 8004260:	0f1b      	lsrs	r3, r3, #28
 8004262:	f003 0307 	and.w	r3, r3, #7
 8004266:	607b      	str	r3, [r7, #4]

      sysclockfreq = pllvco/pllr;
 8004268:	697a      	ldr	r2, [r7, #20]
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004270:	613b      	str	r3, [r7, #16]
      break;
 8004272:	e002      	b.n	800427a <HAL_RCC_GetSysClockFreq+0x32a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004274:	4b04      	ldr	r3, [pc, #16]	; (8004288 <HAL_RCC_GetSysClockFreq+0x338>)
 8004276:	613b      	str	r3, [r7, #16]
      break;
 8004278:	bf00      	nop
    }
  }
  return sysclockfreq;
 800427a:	693b      	ldr	r3, [r7, #16]
}
 800427c:	4618      	mov	r0, r3
 800427e:	371c      	adds	r7, #28
 8004280:	46bd      	mov	sp, r7
 8004282:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004284:	40023800 	.word	0x40023800
 8004288:	00f42400 	.word	0x00f42400
 800428c:	007a1200 	.word	0x007a1200

08004290 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004290:	b580      	push	{r7, lr}
 8004292:	b086      	sub	sp, #24
 8004294:	af00      	add	r7, sp, #0
 8004296:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004298:	2300      	movs	r3, #0
 800429a:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	f003 0301 	and.w	r3, r3, #1
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	f000 8083 	beq.w	80043b0 <HAL_RCC_OscConfig+0x120>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80042aa:	4b95      	ldr	r3, [pc, #596]	; (8004500 <HAL_RCC_OscConfig+0x270>)
 80042ac:	689b      	ldr	r3, [r3, #8]
 80042ae:	f003 030c 	and.w	r3, r3, #12
 80042b2:	2b04      	cmp	r3, #4
 80042b4:	d019      	beq.n	80042ea <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80042b6:	4b92      	ldr	r3, [pc, #584]	; (8004500 <HAL_RCC_OscConfig+0x270>)
 80042b8:	689b      	ldr	r3, [r3, #8]
 80042ba:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80042be:	2b08      	cmp	r3, #8
 80042c0:	d106      	bne.n	80042d0 <HAL_RCC_OscConfig+0x40>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80042c2:	4b8f      	ldr	r3, [pc, #572]	; (8004500 <HAL_RCC_OscConfig+0x270>)
 80042c4:	685b      	ldr	r3, [r3, #4]
 80042c6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80042ca:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80042ce:	d00c      	beq.n	80042ea <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80042d0:	4b8b      	ldr	r3, [pc, #556]	; (8004500 <HAL_RCC_OscConfig+0x270>)
 80042d2:	689b      	ldr	r3, [r3, #8]
 80042d4:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80042d8:	2b0c      	cmp	r3, #12
 80042da:	d112      	bne.n	8004302 <HAL_RCC_OscConfig+0x72>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80042dc:	4b88      	ldr	r3, [pc, #544]	; (8004500 <HAL_RCC_OscConfig+0x270>)
 80042de:	685b      	ldr	r3, [r3, #4]
 80042e0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80042e4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80042e8:	d10b      	bne.n	8004302 <HAL_RCC_OscConfig+0x72>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80042ea:	4b85      	ldr	r3, [pc, #532]	; (8004500 <HAL_RCC_OscConfig+0x270>)
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d05b      	beq.n	80043ae <HAL_RCC_OscConfig+0x11e>
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	685b      	ldr	r3, [r3, #4]
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d157      	bne.n	80043ae <HAL_RCC_OscConfig+0x11e>
      {
        return HAL_ERROR;
 80042fe:	2301      	movs	r3, #1
 8004300:	e216      	b.n	8004730 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	685b      	ldr	r3, [r3, #4]
 8004306:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800430a:	d106      	bne.n	800431a <HAL_RCC_OscConfig+0x8a>
 800430c:	4b7c      	ldr	r3, [pc, #496]	; (8004500 <HAL_RCC_OscConfig+0x270>)
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	4a7b      	ldr	r2, [pc, #492]	; (8004500 <HAL_RCC_OscConfig+0x270>)
 8004312:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004316:	6013      	str	r3, [r2, #0]
 8004318:	e01d      	b.n	8004356 <HAL_RCC_OscConfig+0xc6>
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	685b      	ldr	r3, [r3, #4]
 800431e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004322:	d10c      	bne.n	800433e <HAL_RCC_OscConfig+0xae>
 8004324:	4b76      	ldr	r3, [pc, #472]	; (8004500 <HAL_RCC_OscConfig+0x270>)
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	4a75      	ldr	r2, [pc, #468]	; (8004500 <HAL_RCC_OscConfig+0x270>)
 800432a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800432e:	6013      	str	r3, [r2, #0]
 8004330:	4b73      	ldr	r3, [pc, #460]	; (8004500 <HAL_RCC_OscConfig+0x270>)
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	4a72      	ldr	r2, [pc, #456]	; (8004500 <HAL_RCC_OscConfig+0x270>)
 8004336:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800433a:	6013      	str	r3, [r2, #0]
 800433c:	e00b      	b.n	8004356 <HAL_RCC_OscConfig+0xc6>
 800433e:	4b70      	ldr	r3, [pc, #448]	; (8004500 <HAL_RCC_OscConfig+0x270>)
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	4a6f      	ldr	r2, [pc, #444]	; (8004500 <HAL_RCC_OscConfig+0x270>)
 8004344:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004348:	6013      	str	r3, [r2, #0]
 800434a:	4b6d      	ldr	r3, [pc, #436]	; (8004500 <HAL_RCC_OscConfig+0x270>)
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	4a6c      	ldr	r2, [pc, #432]	; (8004500 <HAL_RCC_OscConfig+0x270>)
 8004350:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004354:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	685b      	ldr	r3, [r3, #4]
 800435a:	2b00      	cmp	r3, #0
 800435c:	d013      	beq.n	8004386 <HAL_RCC_OscConfig+0xf6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800435e:	f7fe fda1 	bl	8002ea4 <HAL_GetTick>
 8004362:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004364:	e008      	b.n	8004378 <HAL_RCC_OscConfig+0xe8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004366:	f7fe fd9d 	bl	8002ea4 <HAL_GetTick>
 800436a:	4602      	mov	r2, r0
 800436c:	693b      	ldr	r3, [r7, #16]
 800436e:	1ad3      	subs	r3, r2, r3
 8004370:	2b64      	cmp	r3, #100	; 0x64
 8004372:	d901      	bls.n	8004378 <HAL_RCC_OscConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8004374:	2303      	movs	r3, #3
 8004376:	e1db      	b.n	8004730 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004378:	4b61      	ldr	r3, [pc, #388]	; (8004500 <HAL_RCC_OscConfig+0x270>)
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004380:	2b00      	cmp	r3, #0
 8004382:	d0f0      	beq.n	8004366 <HAL_RCC_OscConfig+0xd6>
 8004384:	e014      	b.n	80043b0 <HAL_RCC_OscConfig+0x120>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004386:	f7fe fd8d 	bl	8002ea4 <HAL_GetTick>
 800438a:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800438c:	e008      	b.n	80043a0 <HAL_RCC_OscConfig+0x110>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800438e:	f7fe fd89 	bl	8002ea4 <HAL_GetTick>
 8004392:	4602      	mov	r2, r0
 8004394:	693b      	ldr	r3, [r7, #16]
 8004396:	1ad3      	subs	r3, r2, r3
 8004398:	2b64      	cmp	r3, #100	; 0x64
 800439a:	d901      	bls.n	80043a0 <HAL_RCC_OscConfig+0x110>
          {
            return HAL_TIMEOUT;
 800439c:	2303      	movs	r3, #3
 800439e:	e1c7      	b.n	8004730 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80043a0:	4b57      	ldr	r3, [pc, #348]	; (8004500 <HAL_RCC_OscConfig+0x270>)
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d1f0      	bne.n	800438e <HAL_RCC_OscConfig+0xfe>
 80043ac:	e000      	b.n	80043b0 <HAL_RCC_OscConfig+0x120>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80043ae:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	f003 0302 	and.w	r3, r3, #2
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d06f      	beq.n	800449c <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80043bc:	4b50      	ldr	r3, [pc, #320]	; (8004500 <HAL_RCC_OscConfig+0x270>)
 80043be:	689b      	ldr	r3, [r3, #8]
 80043c0:	f003 030c 	and.w	r3, r3, #12
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d017      	beq.n	80043f8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80043c8:	4b4d      	ldr	r3, [pc, #308]	; (8004500 <HAL_RCC_OscConfig+0x270>)
 80043ca:	689b      	ldr	r3, [r3, #8]
 80043cc:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80043d0:	2b08      	cmp	r3, #8
 80043d2:	d105      	bne.n	80043e0 <HAL_RCC_OscConfig+0x150>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80043d4:	4b4a      	ldr	r3, [pc, #296]	; (8004500 <HAL_RCC_OscConfig+0x270>)
 80043d6:	685b      	ldr	r3, [r3, #4]
 80043d8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d00b      	beq.n	80043f8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80043e0:	4b47      	ldr	r3, [pc, #284]	; (8004500 <HAL_RCC_OscConfig+0x270>)
 80043e2:	689b      	ldr	r3, [r3, #8]
 80043e4:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80043e8:	2b0c      	cmp	r3, #12
 80043ea:	d11c      	bne.n	8004426 <HAL_RCC_OscConfig+0x196>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80043ec:	4b44      	ldr	r3, [pc, #272]	; (8004500 <HAL_RCC_OscConfig+0x270>)
 80043ee:	685b      	ldr	r3, [r3, #4]
 80043f0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d116      	bne.n	8004426 <HAL_RCC_OscConfig+0x196>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80043f8:	4b41      	ldr	r3, [pc, #260]	; (8004500 <HAL_RCC_OscConfig+0x270>)
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	f003 0302 	and.w	r3, r3, #2
 8004400:	2b00      	cmp	r3, #0
 8004402:	d005      	beq.n	8004410 <HAL_RCC_OscConfig+0x180>
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	68db      	ldr	r3, [r3, #12]
 8004408:	2b01      	cmp	r3, #1
 800440a:	d001      	beq.n	8004410 <HAL_RCC_OscConfig+0x180>
      {
        return HAL_ERROR;
 800440c:	2301      	movs	r3, #1
 800440e:	e18f      	b.n	8004730 <HAL_RCC_OscConfig+0x4a0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004410:	4b3b      	ldr	r3, [pc, #236]	; (8004500 <HAL_RCC_OscConfig+0x270>)
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	691b      	ldr	r3, [r3, #16]
 800441c:	00db      	lsls	r3, r3, #3
 800441e:	4938      	ldr	r1, [pc, #224]	; (8004500 <HAL_RCC_OscConfig+0x270>)
 8004420:	4313      	orrs	r3, r2
 8004422:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004424:	e03a      	b.n	800449c <HAL_RCC_OscConfig+0x20c>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	68db      	ldr	r3, [r3, #12]
 800442a:	2b00      	cmp	r3, #0
 800442c:	d020      	beq.n	8004470 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800442e:	4b35      	ldr	r3, [pc, #212]	; (8004504 <HAL_RCC_OscConfig+0x274>)
 8004430:	2201      	movs	r2, #1
 8004432:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004434:	f7fe fd36 	bl	8002ea4 <HAL_GetTick>
 8004438:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800443a:	e008      	b.n	800444e <HAL_RCC_OscConfig+0x1be>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800443c:	f7fe fd32 	bl	8002ea4 <HAL_GetTick>
 8004440:	4602      	mov	r2, r0
 8004442:	693b      	ldr	r3, [r7, #16]
 8004444:	1ad3      	subs	r3, r2, r3
 8004446:	2b02      	cmp	r3, #2
 8004448:	d901      	bls.n	800444e <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800444a:	2303      	movs	r3, #3
 800444c:	e170      	b.n	8004730 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800444e:	4b2c      	ldr	r3, [pc, #176]	; (8004500 <HAL_RCC_OscConfig+0x270>)
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	f003 0302 	and.w	r3, r3, #2
 8004456:	2b00      	cmp	r3, #0
 8004458:	d0f0      	beq.n	800443c <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800445a:	4b29      	ldr	r3, [pc, #164]	; (8004500 <HAL_RCC_OscConfig+0x270>)
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	691b      	ldr	r3, [r3, #16]
 8004466:	00db      	lsls	r3, r3, #3
 8004468:	4925      	ldr	r1, [pc, #148]	; (8004500 <HAL_RCC_OscConfig+0x270>)
 800446a:	4313      	orrs	r3, r2
 800446c:	600b      	str	r3, [r1, #0]
 800446e:	e015      	b.n	800449c <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004470:	4b24      	ldr	r3, [pc, #144]	; (8004504 <HAL_RCC_OscConfig+0x274>)
 8004472:	2200      	movs	r2, #0
 8004474:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004476:	f7fe fd15 	bl	8002ea4 <HAL_GetTick>
 800447a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800447c:	e008      	b.n	8004490 <HAL_RCC_OscConfig+0x200>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800447e:	f7fe fd11 	bl	8002ea4 <HAL_GetTick>
 8004482:	4602      	mov	r2, r0
 8004484:	693b      	ldr	r3, [r7, #16]
 8004486:	1ad3      	subs	r3, r2, r3
 8004488:	2b02      	cmp	r3, #2
 800448a:	d901      	bls.n	8004490 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 800448c:	2303      	movs	r3, #3
 800448e:	e14f      	b.n	8004730 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004490:	4b1b      	ldr	r3, [pc, #108]	; (8004500 <HAL_RCC_OscConfig+0x270>)
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	f003 0302 	and.w	r3, r3, #2
 8004498:	2b00      	cmp	r3, #0
 800449a:	d1f0      	bne.n	800447e <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	f003 0308 	and.w	r3, r3, #8
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d037      	beq.n	8004518 <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	695b      	ldr	r3, [r3, #20]
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d016      	beq.n	80044de <HAL_RCC_OscConfig+0x24e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80044b0:	4b15      	ldr	r3, [pc, #84]	; (8004508 <HAL_RCC_OscConfig+0x278>)
 80044b2:	2201      	movs	r2, #1
 80044b4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80044b6:	f7fe fcf5 	bl	8002ea4 <HAL_GetTick>
 80044ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80044bc:	e008      	b.n	80044d0 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80044be:	f7fe fcf1 	bl	8002ea4 <HAL_GetTick>
 80044c2:	4602      	mov	r2, r0
 80044c4:	693b      	ldr	r3, [r7, #16]
 80044c6:	1ad3      	subs	r3, r2, r3
 80044c8:	2b02      	cmp	r3, #2
 80044ca:	d901      	bls.n	80044d0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80044cc:	2303      	movs	r3, #3
 80044ce:	e12f      	b.n	8004730 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80044d0:	4b0b      	ldr	r3, [pc, #44]	; (8004500 <HAL_RCC_OscConfig+0x270>)
 80044d2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80044d4:	f003 0302 	and.w	r3, r3, #2
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d0f0      	beq.n	80044be <HAL_RCC_OscConfig+0x22e>
 80044dc:	e01c      	b.n	8004518 <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80044de:	4b0a      	ldr	r3, [pc, #40]	; (8004508 <HAL_RCC_OscConfig+0x278>)
 80044e0:	2200      	movs	r2, #0
 80044e2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80044e4:	f7fe fcde 	bl	8002ea4 <HAL_GetTick>
 80044e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80044ea:	e00f      	b.n	800450c <HAL_RCC_OscConfig+0x27c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80044ec:	f7fe fcda 	bl	8002ea4 <HAL_GetTick>
 80044f0:	4602      	mov	r2, r0
 80044f2:	693b      	ldr	r3, [r7, #16]
 80044f4:	1ad3      	subs	r3, r2, r3
 80044f6:	2b02      	cmp	r3, #2
 80044f8:	d908      	bls.n	800450c <HAL_RCC_OscConfig+0x27c>
        {
          return HAL_TIMEOUT;
 80044fa:	2303      	movs	r3, #3
 80044fc:	e118      	b.n	8004730 <HAL_RCC_OscConfig+0x4a0>
 80044fe:	bf00      	nop
 8004500:	40023800 	.word	0x40023800
 8004504:	42470000 	.word	0x42470000
 8004508:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800450c:	4b8a      	ldr	r3, [pc, #552]	; (8004738 <HAL_RCC_OscConfig+0x4a8>)
 800450e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004510:	f003 0302 	and.w	r3, r3, #2
 8004514:	2b00      	cmp	r3, #0
 8004516:	d1e9      	bne.n	80044ec <HAL_RCC_OscConfig+0x25c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	f003 0304 	and.w	r3, r3, #4
 8004520:	2b00      	cmp	r3, #0
 8004522:	f000 8097 	beq.w	8004654 <HAL_RCC_OscConfig+0x3c4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004526:	2300      	movs	r3, #0
 8004528:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800452a:	4b83      	ldr	r3, [pc, #524]	; (8004738 <HAL_RCC_OscConfig+0x4a8>)
 800452c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800452e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004532:	2b00      	cmp	r3, #0
 8004534:	d10f      	bne.n	8004556 <HAL_RCC_OscConfig+0x2c6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004536:	2300      	movs	r3, #0
 8004538:	60fb      	str	r3, [r7, #12]
 800453a:	4b7f      	ldr	r3, [pc, #508]	; (8004738 <HAL_RCC_OscConfig+0x4a8>)
 800453c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800453e:	4a7e      	ldr	r2, [pc, #504]	; (8004738 <HAL_RCC_OscConfig+0x4a8>)
 8004540:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004544:	6413      	str	r3, [r2, #64]	; 0x40
 8004546:	4b7c      	ldr	r3, [pc, #496]	; (8004738 <HAL_RCC_OscConfig+0x4a8>)
 8004548:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800454a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800454e:	60fb      	str	r3, [r7, #12]
 8004550:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8004552:	2301      	movs	r3, #1
 8004554:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004556:	4b79      	ldr	r3, [pc, #484]	; (800473c <HAL_RCC_OscConfig+0x4ac>)
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800455e:	2b00      	cmp	r3, #0
 8004560:	d118      	bne.n	8004594 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004562:	4b76      	ldr	r3, [pc, #472]	; (800473c <HAL_RCC_OscConfig+0x4ac>)
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	4a75      	ldr	r2, [pc, #468]	; (800473c <HAL_RCC_OscConfig+0x4ac>)
 8004568:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800456c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800456e:	f7fe fc99 	bl	8002ea4 <HAL_GetTick>
 8004572:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004574:	e008      	b.n	8004588 <HAL_RCC_OscConfig+0x2f8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004576:	f7fe fc95 	bl	8002ea4 <HAL_GetTick>
 800457a:	4602      	mov	r2, r0
 800457c:	693b      	ldr	r3, [r7, #16]
 800457e:	1ad3      	subs	r3, r2, r3
 8004580:	2b02      	cmp	r3, #2
 8004582:	d901      	bls.n	8004588 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8004584:	2303      	movs	r3, #3
 8004586:	e0d3      	b.n	8004730 <HAL_RCC_OscConfig+0x4a0>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004588:	4b6c      	ldr	r3, [pc, #432]	; (800473c <HAL_RCC_OscConfig+0x4ac>)
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004590:	2b00      	cmp	r3, #0
 8004592:	d0f0      	beq.n	8004576 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	689b      	ldr	r3, [r3, #8]
 8004598:	2b01      	cmp	r3, #1
 800459a:	d106      	bne.n	80045aa <HAL_RCC_OscConfig+0x31a>
 800459c:	4b66      	ldr	r3, [pc, #408]	; (8004738 <HAL_RCC_OscConfig+0x4a8>)
 800459e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80045a0:	4a65      	ldr	r2, [pc, #404]	; (8004738 <HAL_RCC_OscConfig+0x4a8>)
 80045a2:	f043 0301 	orr.w	r3, r3, #1
 80045a6:	6713      	str	r3, [r2, #112]	; 0x70
 80045a8:	e01c      	b.n	80045e4 <HAL_RCC_OscConfig+0x354>
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	689b      	ldr	r3, [r3, #8]
 80045ae:	2b05      	cmp	r3, #5
 80045b0:	d10c      	bne.n	80045cc <HAL_RCC_OscConfig+0x33c>
 80045b2:	4b61      	ldr	r3, [pc, #388]	; (8004738 <HAL_RCC_OscConfig+0x4a8>)
 80045b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80045b6:	4a60      	ldr	r2, [pc, #384]	; (8004738 <HAL_RCC_OscConfig+0x4a8>)
 80045b8:	f043 0304 	orr.w	r3, r3, #4
 80045bc:	6713      	str	r3, [r2, #112]	; 0x70
 80045be:	4b5e      	ldr	r3, [pc, #376]	; (8004738 <HAL_RCC_OscConfig+0x4a8>)
 80045c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80045c2:	4a5d      	ldr	r2, [pc, #372]	; (8004738 <HAL_RCC_OscConfig+0x4a8>)
 80045c4:	f043 0301 	orr.w	r3, r3, #1
 80045c8:	6713      	str	r3, [r2, #112]	; 0x70
 80045ca:	e00b      	b.n	80045e4 <HAL_RCC_OscConfig+0x354>
 80045cc:	4b5a      	ldr	r3, [pc, #360]	; (8004738 <HAL_RCC_OscConfig+0x4a8>)
 80045ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80045d0:	4a59      	ldr	r2, [pc, #356]	; (8004738 <HAL_RCC_OscConfig+0x4a8>)
 80045d2:	f023 0301 	bic.w	r3, r3, #1
 80045d6:	6713      	str	r3, [r2, #112]	; 0x70
 80045d8:	4b57      	ldr	r3, [pc, #348]	; (8004738 <HAL_RCC_OscConfig+0x4a8>)
 80045da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80045dc:	4a56      	ldr	r2, [pc, #344]	; (8004738 <HAL_RCC_OscConfig+0x4a8>)
 80045de:	f023 0304 	bic.w	r3, r3, #4
 80045e2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	689b      	ldr	r3, [r3, #8]
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d015      	beq.n	8004618 <HAL_RCC_OscConfig+0x388>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80045ec:	f7fe fc5a 	bl	8002ea4 <HAL_GetTick>
 80045f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80045f2:	e00a      	b.n	800460a <HAL_RCC_OscConfig+0x37a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80045f4:	f7fe fc56 	bl	8002ea4 <HAL_GetTick>
 80045f8:	4602      	mov	r2, r0
 80045fa:	693b      	ldr	r3, [r7, #16]
 80045fc:	1ad3      	subs	r3, r2, r3
 80045fe:	f241 3288 	movw	r2, #5000	; 0x1388
 8004602:	4293      	cmp	r3, r2
 8004604:	d901      	bls.n	800460a <HAL_RCC_OscConfig+0x37a>
        {
          return HAL_TIMEOUT;
 8004606:	2303      	movs	r3, #3
 8004608:	e092      	b.n	8004730 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800460a:	4b4b      	ldr	r3, [pc, #300]	; (8004738 <HAL_RCC_OscConfig+0x4a8>)
 800460c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800460e:	f003 0302 	and.w	r3, r3, #2
 8004612:	2b00      	cmp	r3, #0
 8004614:	d0ee      	beq.n	80045f4 <HAL_RCC_OscConfig+0x364>
 8004616:	e014      	b.n	8004642 <HAL_RCC_OscConfig+0x3b2>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004618:	f7fe fc44 	bl	8002ea4 <HAL_GetTick>
 800461c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800461e:	e00a      	b.n	8004636 <HAL_RCC_OscConfig+0x3a6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004620:	f7fe fc40 	bl	8002ea4 <HAL_GetTick>
 8004624:	4602      	mov	r2, r0
 8004626:	693b      	ldr	r3, [r7, #16]
 8004628:	1ad3      	subs	r3, r2, r3
 800462a:	f241 3288 	movw	r2, #5000	; 0x1388
 800462e:	4293      	cmp	r3, r2
 8004630:	d901      	bls.n	8004636 <HAL_RCC_OscConfig+0x3a6>
        {
          return HAL_TIMEOUT;
 8004632:	2303      	movs	r3, #3
 8004634:	e07c      	b.n	8004730 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004636:	4b40      	ldr	r3, [pc, #256]	; (8004738 <HAL_RCC_OscConfig+0x4a8>)
 8004638:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800463a:	f003 0302 	and.w	r3, r3, #2
 800463e:	2b00      	cmp	r3, #0
 8004640:	d1ee      	bne.n	8004620 <HAL_RCC_OscConfig+0x390>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004642:	7dfb      	ldrb	r3, [r7, #23]
 8004644:	2b01      	cmp	r3, #1
 8004646:	d105      	bne.n	8004654 <HAL_RCC_OscConfig+0x3c4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004648:	4b3b      	ldr	r3, [pc, #236]	; (8004738 <HAL_RCC_OscConfig+0x4a8>)
 800464a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800464c:	4a3a      	ldr	r2, [pc, #232]	; (8004738 <HAL_RCC_OscConfig+0x4a8>)
 800464e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004652:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	699b      	ldr	r3, [r3, #24]
 8004658:	2b00      	cmp	r3, #0
 800465a:	d068      	beq.n	800472e <HAL_RCC_OscConfig+0x49e>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800465c:	4b36      	ldr	r3, [pc, #216]	; (8004738 <HAL_RCC_OscConfig+0x4a8>)
 800465e:	689b      	ldr	r3, [r3, #8]
 8004660:	f003 030c 	and.w	r3, r3, #12
 8004664:	2b08      	cmp	r3, #8
 8004666:	d060      	beq.n	800472a <HAL_RCC_OscConfig+0x49a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	699b      	ldr	r3, [r3, #24]
 800466c:	2b02      	cmp	r3, #2
 800466e:	d145      	bne.n	80046fc <HAL_RCC_OscConfig+0x46c>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004670:	4b33      	ldr	r3, [pc, #204]	; (8004740 <HAL_RCC_OscConfig+0x4b0>)
 8004672:	2200      	movs	r2, #0
 8004674:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004676:	f7fe fc15 	bl	8002ea4 <HAL_GetTick>
 800467a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800467c:	e008      	b.n	8004690 <HAL_RCC_OscConfig+0x400>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800467e:	f7fe fc11 	bl	8002ea4 <HAL_GetTick>
 8004682:	4602      	mov	r2, r0
 8004684:	693b      	ldr	r3, [r7, #16]
 8004686:	1ad3      	subs	r3, r2, r3
 8004688:	2b02      	cmp	r3, #2
 800468a:	d901      	bls.n	8004690 <HAL_RCC_OscConfig+0x400>
          {
            return HAL_TIMEOUT;
 800468c:	2303      	movs	r3, #3
 800468e:	e04f      	b.n	8004730 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004690:	4b29      	ldr	r3, [pc, #164]	; (8004738 <HAL_RCC_OscConfig+0x4a8>)
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004698:	2b00      	cmp	r3, #0
 800469a:	d1f0      	bne.n	800467e <HAL_RCC_OscConfig+0x3ee>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	69da      	ldr	r2, [r3, #28]
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	6a1b      	ldr	r3, [r3, #32]
 80046a4:	431a      	orrs	r2, r3
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046aa:	019b      	lsls	r3, r3, #6
 80046ac:	431a      	orrs	r2, r3
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046b2:	085b      	lsrs	r3, r3, #1
 80046b4:	3b01      	subs	r3, #1
 80046b6:	041b      	lsls	r3, r3, #16
 80046b8:	431a      	orrs	r2, r3
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046be:	061b      	lsls	r3, r3, #24
 80046c0:	431a      	orrs	r2, r3
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046c6:	071b      	lsls	r3, r3, #28
 80046c8:	491b      	ldr	r1, [pc, #108]	; (8004738 <HAL_RCC_OscConfig+0x4a8>)
 80046ca:	4313      	orrs	r3, r2
 80046cc:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80046ce:	4b1c      	ldr	r3, [pc, #112]	; (8004740 <HAL_RCC_OscConfig+0x4b0>)
 80046d0:	2201      	movs	r2, #1
 80046d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046d4:	f7fe fbe6 	bl	8002ea4 <HAL_GetTick>
 80046d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80046da:	e008      	b.n	80046ee <HAL_RCC_OscConfig+0x45e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80046dc:	f7fe fbe2 	bl	8002ea4 <HAL_GetTick>
 80046e0:	4602      	mov	r2, r0
 80046e2:	693b      	ldr	r3, [r7, #16]
 80046e4:	1ad3      	subs	r3, r2, r3
 80046e6:	2b02      	cmp	r3, #2
 80046e8:	d901      	bls.n	80046ee <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 80046ea:	2303      	movs	r3, #3
 80046ec:	e020      	b.n	8004730 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80046ee:	4b12      	ldr	r3, [pc, #72]	; (8004738 <HAL_RCC_OscConfig+0x4a8>)
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d0f0      	beq.n	80046dc <HAL_RCC_OscConfig+0x44c>
 80046fa:	e018      	b.n	800472e <HAL_RCC_OscConfig+0x49e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80046fc:	4b10      	ldr	r3, [pc, #64]	; (8004740 <HAL_RCC_OscConfig+0x4b0>)
 80046fe:	2200      	movs	r2, #0
 8004700:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004702:	f7fe fbcf 	bl	8002ea4 <HAL_GetTick>
 8004706:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004708:	e008      	b.n	800471c <HAL_RCC_OscConfig+0x48c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800470a:	f7fe fbcb 	bl	8002ea4 <HAL_GetTick>
 800470e:	4602      	mov	r2, r0
 8004710:	693b      	ldr	r3, [r7, #16]
 8004712:	1ad3      	subs	r3, r2, r3
 8004714:	2b02      	cmp	r3, #2
 8004716:	d901      	bls.n	800471c <HAL_RCC_OscConfig+0x48c>
          {
            return HAL_TIMEOUT;
 8004718:	2303      	movs	r3, #3
 800471a:	e009      	b.n	8004730 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800471c:	4b06      	ldr	r3, [pc, #24]	; (8004738 <HAL_RCC_OscConfig+0x4a8>)
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004724:	2b00      	cmp	r3, #0
 8004726:	d1f0      	bne.n	800470a <HAL_RCC_OscConfig+0x47a>
 8004728:	e001      	b.n	800472e <HAL_RCC_OscConfig+0x49e>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 800472a:	2301      	movs	r3, #1
 800472c:	e000      	b.n	8004730 <HAL_RCC_OscConfig+0x4a0>
    }
  }
  return HAL_OK;
 800472e:	2300      	movs	r3, #0
}
 8004730:	4618      	mov	r0, r3
 8004732:	3718      	adds	r7, #24
 8004734:	46bd      	mov	sp, r7
 8004736:	bd80      	pop	{r7, pc}
 8004738:	40023800 	.word	0x40023800
 800473c:	40007000 	.word	0x40007000
 8004740:	42470060 	.word	0x42470060

08004744 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004744:	b580      	push	{r7, lr}
 8004746:	b082      	sub	sp, #8
 8004748:	af00      	add	r7, sp, #0
 800474a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	2b00      	cmp	r3, #0
 8004750:	d101      	bne.n	8004756 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004752:	2301      	movs	r3, #1
 8004754:	e01d      	b.n	8004792 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800475c:	b2db      	uxtb	r3, r3
 800475e:	2b00      	cmp	r3, #0
 8004760:	d106      	bne.n	8004770 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	2200      	movs	r2, #0
 8004766:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800476a:	6878      	ldr	r0, [r7, #4]
 800476c:	f7fe f9c0 	bl	8002af0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	2202      	movs	r2, #2
 8004774:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681a      	ldr	r2, [r3, #0]
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	3304      	adds	r3, #4
 8004780:	4619      	mov	r1, r3
 8004782:	4610      	mov	r0, r2
 8004784:	f000 fa64 	bl	8004c50 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	2201      	movs	r2, #1
 800478c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004790:	2300      	movs	r3, #0
}
 8004792:	4618      	mov	r0, r3
 8004794:	3708      	adds	r7, #8
 8004796:	46bd      	mov	sp, r7
 8004798:	bd80      	pop	{r7, pc}

0800479a <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800479a:	b480      	push	{r7}
 800479c:	b085      	sub	sp, #20
 800479e:	af00      	add	r7, sp, #0
 80047a0:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	2202      	movs	r2, #2
 80047a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	689b      	ldr	r3, [r3, #8]
 80047b0:	f003 0307 	and.w	r3, r3, #7
 80047b4:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	2b06      	cmp	r3, #6
 80047ba:	d007      	beq.n	80047cc <HAL_TIM_Base_Start+0x32>
  {
    __HAL_TIM_ENABLE(htim);
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	681a      	ldr	r2, [r3, #0]
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	f042 0201 	orr.w	r2, r2, #1
 80047ca:	601a      	str	r2, [r3, #0]
  }

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	2201      	movs	r2, #1
 80047d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 80047d4:	2300      	movs	r3, #0
}
 80047d6:	4618      	mov	r0, r3
 80047d8:	3714      	adds	r7, #20
 80047da:	46bd      	mov	sp, r7
 80047dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047e0:	4770      	bx	lr

080047e2 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 80047e2:	b480      	push	{r7}
 80047e4:	b083      	sub	sp, #12
 80047e6:	af00      	add	r7, sp, #0
 80047e8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	2202      	movs	r2, #2
 80047ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	6a1a      	ldr	r2, [r3, #32]
 80047f8:	f241 1311 	movw	r3, #4369	; 0x1111
 80047fc:	4013      	ands	r3, r2
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d10f      	bne.n	8004822 <HAL_TIM_Base_Stop+0x40>
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	6a1a      	ldr	r2, [r3, #32]
 8004808:	f240 4344 	movw	r3, #1092	; 0x444
 800480c:	4013      	ands	r3, r2
 800480e:	2b00      	cmp	r3, #0
 8004810:	d107      	bne.n	8004822 <HAL_TIM_Base_Stop+0x40>
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	681a      	ldr	r2, [r3, #0]
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	f022 0201 	bic.w	r2, r2, #1
 8004820:	601a      	str	r2, [r3, #0]

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	2201      	movs	r2, #1
 8004826:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800482a:	2300      	movs	r3, #0
}
 800482c:	4618      	mov	r0, r3
 800482e:	370c      	adds	r7, #12
 8004830:	46bd      	mov	sp, r7
 8004832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004836:	4770      	bx	lr

08004838 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004838:	b480      	push	{r7}
 800483a:	b085      	sub	sp, #20
 800483c:	af00      	add	r7, sp, #0
 800483e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	68da      	ldr	r2, [r3, #12]
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	f042 0201 	orr.w	r2, r2, #1
 800484e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	689b      	ldr	r3, [r3, #8]
 8004856:	f003 0307 	and.w	r3, r3, #7
 800485a:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	2b06      	cmp	r3, #6
 8004860:	d007      	beq.n	8004872 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	681a      	ldr	r2, [r3, #0]
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	f042 0201 	orr.w	r2, r2, #1
 8004870:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004872:	2300      	movs	r3, #0
}
 8004874:	4618      	mov	r0, r3
 8004876:	3714      	adds	r7, #20
 8004878:	46bd      	mov	sp, r7
 800487a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800487e:	4770      	bx	lr

08004880 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004880:	b580      	push	{r7, lr}
 8004882:	b082      	sub	sp, #8
 8004884:	af00      	add	r7, sp, #0
 8004886:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	691b      	ldr	r3, [r3, #16]
 800488e:	f003 0302 	and.w	r3, r3, #2
 8004892:	2b02      	cmp	r3, #2
 8004894:	d122      	bne.n	80048dc <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	68db      	ldr	r3, [r3, #12]
 800489c:	f003 0302 	and.w	r3, r3, #2
 80048a0:	2b02      	cmp	r3, #2
 80048a2:	d11b      	bne.n	80048dc <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	f06f 0202 	mvn.w	r2, #2
 80048ac:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	2201      	movs	r2, #1
 80048b2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	699b      	ldr	r3, [r3, #24]
 80048ba:	f003 0303 	and.w	r3, r3, #3
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d003      	beq.n	80048ca <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80048c2:	6878      	ldr	r0, [r7, #4]
 80048c4:	f000 f9a5 	bl	8004c12 <HAL_TIM_IC_CaptureCallback>
 80048c8:	e005      	b.n	80048d6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80048ca:	6878      	ldr	r0, [r7, #4]
 80048cc:	f000 f997 	bl	8004bfe <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80048d0:	6878      	ldr	r0, [r7, #4]
 80048d2:	f000 f9a8 	bl	8004c26 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	2200      	movs	r2, #0
 80048da:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	691b      	ldr	r3, [r3, #16]
 80048e2:	f003 0304 	and.w	r3, r3, #4
 80048e6:	2b04      	cmp	r3, #4
 80048e8:	d122      	bne.n	8004930 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	68db      	ldr	r3, [r3, #12]
 80048f0:	f003 0304 	and.w	r3, r3, #4
 80048f4:	2b04      	cmp	r3, #4
 80048f6:	d11b      	bne.n	8004930 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	f06f 0204 	mvn.w	r2, #4
 8004900:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	2202      	movs	r2, #2
 8004906:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	699b      	ldr	r3, [r3, #24]
 800490e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004912:	2b00      	cmp	r3, #0
 8004914:	d003      	beq.n	800491e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004916:	6878      	ldr	r0, [r7, #4]
 8004918:	f000 f97b 	bl	8004c12 <HAL_TIM_IC_CaptureCallback>
 800491c:	e005      	b.n	800492a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800491e:	6878      	ldr	r0, [r7, #4]
 8004920:	f000 f96d 	bl	8004bfe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004924:	6878      	ldr	r0, [r7, #4]
 8004926:	f000 f97e 	bl	8004c26 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	2200      	movs	r2, #0
 800492e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	691b      	ldr	r3, [r3, #16]
 8004936:	f003 0308 	and.w	r3, r3, #8
 800493a:	2b08      	cmp	r3, #8
 800493c:	d122      	bne.n	8004984 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	68db      	ldr	r3, [r3, #12]
 8004944:	f003 0308 	and.w	r3, r3, #8
 8004948:	2b08      	cmp	r3, #8
 800494a:	d11b      	bne.n	8004984 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	f06f 0208 	mvn.w	r2, #8
 8004954:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	2204      	movs	r2, #4
 800495a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	69db      	ldr	r3, [r3, #28]
 8004962:	f003 0303 	and.w	r3, r3, #3
 8004966:	2b00      	cmp	r3, #0
 8004968:	d003      	beq.n	8004972 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800496a:	6878      	ldr	r0, [r7, #4]
 800496c:	f000 f951 	bl	8004c12 <HAL_TIM_IC_CaptureCallback>
 8004970:	e005      	b.n	800497e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004972:	6878      	ldr	r0, [r7, #4]
 8004974:	f000 f943 	bl	8004bfe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004978:	6878      	ldr	r0, [r7, #4]
 800497a:	f000 f954 	bl	8004c26 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	2200      	movs	r2, #0
 8004982:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	691b      	ldr	r3, [r3, #16]
 800498a:	f003 0310 	and.w	r3, r3, #16
 800498e:	2b10      	cmp	r3, #16
 8004990:	d122      	bne.n	80049d8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	68db      	ldr	r3, [r3, #12]
 8004998:	f003 0310 	and.w	r3, r3, #16
 800499c:	2b10      	cmp	r3, #16
 800499e:	d11b      	bne.n	80049d8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	f06f 0210 	mvn.w	r2, #16
 80049a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	2208      	movs	r2, #8
 80049ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	69db      	ldr	r3, [r3, #28]
 80049b6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d003      	beq.n	80049c6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80049be:	6878      	ldr	r0, [r7, #4]
 80049c0:	f000 f927 	bl	8004c12 <HAL_TIM_IC_CaptureCallback>
 80049c4:	e005      	b.n	80049d2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80049c6:	6878      	ldr	r0, [r7, #4]
 80049c8:	f000 f919 	bl	8004bfe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80049cc:	6878      	ldr	r0, [r7, #4]
 80049ce:	f000 f92a 	bl	8004c26 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	2200      	movs	r2, #0
 80049d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	691b      	ldr	r3, [r3, #16]
 80049de:	f003 0301 	and.w	r3, r3, #1
 80049e2:	2b01      	cmp	r3, #1
 80049e4:	d10e      	bne.n	8004a04 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	68db      	ldr	r3, [r3, #12]
 80049ec:	f003 0301 	and.w	r3, r3, #1
 80049f0:	2b01      	cmp	r3, #1
 80049f2:	d107      	bne.n	8004a04 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	f06f 0201 	mvn.w	r2, #1
 80049fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80049fe:	6878      	ldr	r0, [r7, #4]
 8004a00:	f7fd ff68 	bl	80028d4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	691b      	ldr	r3, [r3, #16]
 8004a0a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a0e:	2b80      	cmp	r3, #128	; 0x80
 8004a10:	d10e      	bne.n	8004a30 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	68db      	ldr	r3, [r3, #12]
 8004a18:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a1c:	2b80      	cmp	r3, #128	; 0x80
 8004a1e:	d107      	bne.n	8004a30 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004a28:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004a2a:	6878      	ldr	r0, [r7, #4]
 8004a2c:	f000 fad0 	bl	8004fd0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	691b      	ldr	r3, [r3, #16]
 8004a36:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a3a:	2b40      	cmp	r3, #64	; 0x40
 8004a3c:	d10e      	bne.n	8004a5c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	68db      	ldr	r3, [r3, #12]
 8004a44:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a48:	2b40      	cmp	r3, #64	; 0x40
 8004a4a:	d107      	bne.n	8004a5c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004a54:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004a56:	6878      	ldr	r0, [r7, #4]
 8004a58:	f000 f8ef 	bl	8004c3a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	691b      	ldr	r3, [r3, #16]
 8004a62:	f003 0320 	and.w	r3, r3, #32
 8004a66:	2b20      	cmp	r3, #32
 8004a68:	d10e      	bne.n	8004a88 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	68db      	ldr	r3, [r3, #12]
 8004a70:	f003 0320 	and.w	r3, r3, #32
 8004a74:	2b20      	cmp	r3, #32
 8004a76:	d107      	bne.n	8004a88 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	f06f 0220 	mvn.w	r2, #32
 8004a80:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004a82:	6878      	ldr	r0, [r7, #4]
 8004a84:	f000 fa9a 	bl	8004fbc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004a88:	bf00      	nop
 8004a8a:	3708      	adds	r7, #8
 8004a8c:	46bd      	mov	sp, r7
 8004a8e:	bd80      	pop	{r7, pc}

08004a90 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004a90:	b580      	push	{r7, lr}
 8004a92:	b084      	sub	sp, #16
 8004a94:	af00      	add	r7, sp, #0
 8004a96:	6078      	str	r0, [r7, #4]
 8004a98:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004aa0:	2b01      	cmp	r3, #1
 8004aa2:	d101      	bne.n	8004aa8 <HAL_TIM_ConfigClockSource+0x18>
 8004aa4:	2302      	movs	r3, #2
 8004aa6:	e0a6      	b.n	8004bf6 <HAL_TIM_ConfigClockSource+0x166>
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	2201      	movs	r2, #1
 8004aac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	2202      	movs	r2, #2
 8004ab4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	689b      	ldr	r3, [r3, #8]
 8004abe:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004ac6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004ace:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	68fa      	ldr	r2, [r7, #12]
 8004ad6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004ad8:	683b      	ldr	r3, [r7, #0]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	2b40      	cmp	r3, #64	; 0x40
 8004ade:	d067      	beq.n	8004bb0 <HAL_TIM_ConfigClockSource+0x120>
 8004ae0:	2b40      	cmp	r3, #64	; 0x40
 8004ae2:	d80b      	bhi.n	8004afc <HAL_TIM_ConfigClockSource+0x6c>
 8004ae4:	2b10      	cmp	r3, #16
 8004ae6:	d073      	beq.n	8004bd0 <HAL_TIM_ConfigClockSource+0x140>
 8004ae8:	2b10      	cmp	r3, #16
 8004aea:	d802      	bhi.n	8004af2 <HAL_TIM_ConfigClockSource+0x62>
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d06f      	beq.n	8004bd0 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8004af0:	e078      	b.n	8004be4 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8004af2:	2b20      	cmp	r3, #32
 8004af4:	d06c      	beq.n	8004bd0 <HAL_TIM_ConfigClockSource+0x140>
 8004af6:	2b30      	cmp	r3, #48	; 0x30
 8004af8:	d06a      	beq.n	8004bd0 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8004afa:	e073      	b.n	8004be4 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8004afc:	2b70      	cmp	r3, #112	; 0x70
 8004afe:	d00d      	beq.n	8004b1c <HAL_TIM_ConfigClockSource+0x8c>
 8004b00:	2b70      	cmp	r3, #112	; 0x70
 8004b02:	d804      	bhi.n	8004b0e <HAL_TIM_ConfigClockSource+0x7e>
 8004b04:	2b50      	cmp	r3, #80	; 0x50
 8004b06:	d033      	beq.n	8004b70 <HAL_TIM_ConfigClockSource+0xe0>
 8004b08:	2b60      	cmp	r3, #96	; 0x60
 8004b0a:	d041      	beq.n	8004b90 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8004b0c:	e06a      	b.n	8004be4 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8004b0e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004b12:	d066      	beq.n	8004be2 <HAL_TIM_ConfigClockSource+0x152>
 8004b14:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004b18:	d017      	beq.n	8004b4a <HAL_TIM_ConfigClockSource+0xba>
      break;
 8004b1a:	e063      	b.n	8004be4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	6818      	ldr	r0, [r3, #0]
 8004b20:	683b      	ldr	r3, [r7, #0]
 8004b22:	6899      	ldr	r1, [r3, #8]
 8004b24:	683b      	ldr	r3, [r7, #0]
 8004b26:	685a      	ldr	r2, [r3, #4]
 8004b28:	683b      	ldr	r3, [r7, #0]
 8004b2a:	68db      	ldr	r3, [r3, #12]
 8004b2c:	f000 f9aa 	bl	8004e84 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	689b      	ldr	r3, [r3, #8]
 8004b36:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004b3e:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	68fa      	ldr	r2, [r7, #12]
 8004b46:	609a      	str	r2, [r3, #8]
      break;
 8004b48:	e04c      	b.n	8004be4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	6818      	ldr	r0, [r3, #0]
 8004b4e:	683b      	ldr	r3, [r7, #0]
 8004b50:	6899      	ldr	r1, [r3, #8]
 8004b52:	683b      	ldr	r3, [r7, #0]
 8004b54:	685a      	ldr	r2, [r3, #4]
 8004b56:	683b      	ldr	r3, [r7, #0]
 8004b58:	68db      	ldr	r3, [r3, #12]
 8004b5a:	f000 f993 	bl	8004e84 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	689a      	ldr	r2, [r3, #8]
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004b6c:	609a      	str	r2, [r3, #8]
      break;
 8004b6e:	e039      	b.n	8004be4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	6818      	ldr	r0, [r3, #0]
 8004b74:	683b      	ldr	r3, [r7, #0]
 8004b76:	6859      	ldr	r1, [r3, #4]
 8004b78:	683b      	ldr	r3, [r7, #0]
 8004b7a:	68db      	ldr	r3, [r3, #12]
 8004b7c:	461a      	mov	r2, r3
 8004b7e:	f000 f907 	bl	8004d90 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	2150      	movs	r1, #80	; 0x50
 8004b88:	4618      	mov	r0, r3
 8004b8a:	f000 f960 	bl	8004e4e <TIM_ITRx_SetConfig>
      break;
 8004b8e:	e029      	b.n	8004be4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	6818      	ldr	r0, [r3, #0]
 8004b94:	683b      	ldr	r3, [r7, #0]
 8004b96:	6859      	ldr	r1, [r3, #4]
 8004b98:	683b      	ldr	r3, [r7, #0]
 8004b9a:	68db      	ldr	r3, [r3, #12]
 8004b9c:	461a      	mov	r2, r3
 8004b9e:	f000 f926 	bl	8004dee <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	2160      	movs	r1, #96	; 0x60
 8004ba8:	4618      	mov	r0, r3
 8004baa:	f000 f950 	bl	8004e4e <TIM_ITRx_SetConfig>
      break;
 8004bae:	e019      	b.n	8004be4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	6818      	ldr	r0, [r3, #0]
 8004bb4:	683b      	ldr	r3, [r7, #0]
 8004bb6:	6859      	ldr	r1, [r3, #4]
 8004bb8:	683b      	ldr	r3, [r7, #0]
 8004bba:	68db      	ldr	r3, [r3, #12]
 8004bbc:	461a      	mov	r2, r3
 8004bbe:	f000 f8e7 	bl	8004d90 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	2140      	movs	r1, #64	; 0x40
 8004bc8:	4618      	mov	r0, r3
 8004bca:	f000 f940 	bl	8004e4e <TIM_ITRx_SetConfig>
      break;
 8004bce:	e009      	b.n	8004be4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681a      	ldr	r2, [r3, #0]
 8004bd4:	683b      	ldr	r3, [r7, #0]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	4619      	mov	r1, r3
 8004bda:	4610      	mov	r0, r2
 8004bdc:	f000 f937 	bl	8004e4e <TIM_ITRx_SetConfig>
      break;
 8004be0:	e000      	b.n	8004be4 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8004be2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	2201      	movs	r2, #1
 8004be8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	2200      	movs	r2, #0
 8004bf0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004bf4:	2300      	movs	r3, #0
}
 8004bf6:	4618      	mov	r0, r3
 8004bf8:	3710      	adds	r7, #16
 8004bfa:	46bd      	mov	sp, r7
 8004bfc:	bd80      	pop	{r7, pc}

08004bfe <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004bfe:	b480      	push	{r7}
 8004c00:	b083      	sub	sp, #12
 8004c02:	af00      	add	r7, sp, #0
 8004c04:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004c06:	bf00      	nop
 8004c08:	370c      	adds	r7, #12
 8004c0a:	46bd      	mov	sp, r7
 8004c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c10:	4770      	bx	lr

08004c12 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004c12:	b480      	push	{r7}
 8004c14:	b083      	sub	sp, #12
 8004c16:	af00      	add	r7, sp, #0
 8004c18:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004c1a:	bf00      	nop
 8004c1c:	370c      	adds	r7, #12
 8004c1e:	46bd      	mov	sp, r7
 8004c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c24:	4770      	bx	lr

08004c26 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004c26:	b480      	push	{r7}
 8004c28:	b083      	sub	sp, #12
 8004c2a:	af00      	add	r7, sp, #0
 8004c2c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004c2e:	bf00      	nop
 8004c30:	370c      	adds	r7, #12
 8004c32:	46bd      	mov	sp, r7
 8004c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c38:	4770      	bx	lr

08004c3a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004c3a:	b480      	push	{r7}
 8004c3c:	b083      	sub	sp, #12
 8004c3e:	af00      	add	r7, sp, #0
 8004c40:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004c42:	bf00      	nop
 8004c44:	370c      	adds	r7, #12
 8004c46:	46bd      	mov	sp, r7
 8004c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c4c:	4770      	bx	lr
	...

08004c50 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004c50:	b480      	push	{r7}
 8004c52:	b085      	sub	sp, #20
 8004c54:	af00      	add	r7, sp, #0
 8004c56:	6078      	str	r0, [r7, #4]
 8004c58:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	4a40      	ldr	r2, [pc, #256]	; (8004d64 <TIM_Base_SetConfig+0x114>)
 8004c64:	4293      	cmp	r3, r2
 8004c66:	d013      	beq.n	8004c90 <TIM_Base_SetConfig+0x40>
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004c6e:	d00f      	beq.n	8004c90 <TIM_Base_SetConfig+0x40>
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	4a3d      	ldr	r2, [pc, #244]	; (8004d68 <TIM_Base_SetConfig+0x118>)
 8004c74:	4293      	cmp	r3, r2
 8004c76:	d00b      	beq.n	8004c90 <TIM_Base_SetConfig+0x40>
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	4a3c      	ldr	r2, [pc, #240]	; (8004d6c <TIM_Base_SetConfig+0x11c>)
 8004c7c:	4293      	cmp	r3, r2
 8004c7e:	d007      	beq.n	8004c90 <TIM_Base_SetConfig+0x40>
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	4a3b      	ldr	r2, [pc, #236]	; (8004d70 <TIM_Base_SetConfig+0x120>)
 8004c84:	4293      	cmp	r3, r2
 8004c86:	d003      	beq.n	8004c90 <TIM_Base_SetConfig+0x40>
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	4a3a      	ldr	r2, [pc, #232]	; (8004d74 <TIM_Base_SetConfig+0x124>)
 8004c8c:	4293      	cmp	r3, r2
 8004c8e:	d108      	bne.n	8004ca2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c96:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004c98:	683b      	ldr	r3, [r7, #0]
 8004c9a:	685b      	ldr	r3, [r3, #4]
 8004c9c:	68fa      	ldr	r2, [r7, #12]
 8004c9e:	4313      	orrs	r3, r2
 8004ca0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	4a2f      	ldr	r2, [pc, #188]	; (8004d64 <TIM_Base_SetConfig+0x114>)
 8004ca6:	4293      	cmp	r3, r2
 8004ca8:	d02b      	beq.n	8004d02 <TIM_Base_SetConfig+0xb2>
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004cb0:	d027      	beq.n	8004d02 <TIM_Base_SetConfig+0xb2>
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	4a2c      	ldr	r2, [pc, #176]	; (8004d68 <TIM_Base_SetConfig+0x118>)
 8004cb6:	4293      	cmp	r3, r2
 8004cb8:	d023      	beq.n	8004d02 <TIM_Base_SetConfig+0xb2>
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	4a2b      	ldr	r2, [pc, #172]	; (8004d6c <TIM_Base_SetConfig+0x11c>)
 8004cbe:	4293      	cmp	r3, r2
 8004cc0:	d01f      	beq.n	8004d02 <TIM_Base_SetConfig+0xb2>
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	4a2a      	ldr	r2, [pc, #168]	; (8004d70 <TIM_Base_SetConfig+0x120>)
 8004cc6:	4293      	cmp	r3, r2
 8004cc8:	d01b      	beq.n	8004d02 <TIM_Base_SetConfig+0xb2>
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	4a29      	ldr	r2, [pc, #164]	; (8004d74 <TIM_Base_SetConfig+0x124>)
 8004cce:	4293      	cmp	r3, r2
 8004cd0:	d017      	beq.n	8004d02 <TIM_Base_SetConfig+0xb2>
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	4a28      	ldr	r2, [pc, #160]	; (8004d78 <TIM_Base_SetConfig+0x128>)
 8004cd6:	4293      	cmp	r3, r2
 8004cd8:	d013      	beq.n	8004d02 <TIM_Base_SetConfig+0xb2>
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	4a27      	ldr	r2, [pc, #156]	; (8004d7c <TIM_Base_SetConfig+0x12c>)
 8004cde:	4293      	cmp	r3, r2
 8004ce0:	d00f      	beq.n	8004d02 <TIM_Base_SetConfig+0xb2>
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	4a26      	ldr	r2, [pc, #152]	; (8004d80 <TIM_Base_SetConfig+0x130>)
 8004ce6:	4293      	cmp	r3, r2
 8004ce8:	d00b      	beq.n	8004d02 <TIM_Base_SetConfig+0xb2>
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	4a25      	ldr	r2, [pc, #148]	; (8004d84 <TIM_Base_SetConfig+0x134>)
 8004cee:	4293      	cmp	r3, r2
 8004cf0:	d007      	beq.n	8004d02 <TIM_Base_SetConfig+0xb2>
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	4a24      	ldr	r2, [pc, #144]	; (8004d88 <TIM_Base_SetConfig+0x138>)
 8004cf6:	4293      	cmp	r3, r2
 8004cf8:	d003      	beq.n	8004d02 <TIM_Base_SetConfig+0xb2>
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	4a23      	ldr	r2, [pc, #140]	; (8004d8c <TIM_Base_SetConfig+0x13c>)
 8004cfe:	4293      	cmp	r3, r2
 8004d00:	d108      	bne.n	8004d14 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004d08:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004d0a:	683b      	ldr	r3, [r7, #0]
 8004d0c:	68db      	ldr	r3, [r3, #12]
 8004d0e:	68fa      	ldr	r2, [r7, #12]
 8004d10:	4313      	orrs	r3, r2
 8004d12:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004d1a:	683b      	ldr	r3, [r7, #0]
 8004d1c:	695b      	ldr	r3, [r3, #20]
 8004d1e:	4313      	orrs	r3, r2
 8004d20:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	68fa      	ldr	r2, [r7, #12]
 8004d26:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004d28:	683b      	ldr	r3, [r7, #0]
 8004d2a:	689a      	ldr	r2, [r3, #8]
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004d30:	683b      	ldr	r3, [r7, #0]
 8004d32:	681a      	ldr	r2, [r3, #0]
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	4a0a      	ldr	r2, [pc, #40]	; (8004d64 <TIM_Base_SetConfig+0x114>)
 8004d3c:	4293      	cmp	r3, r2
 8004d3e:	d003      	beq.n	8004d48 <TIM_Base_SetConfig+0xf8>
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	4a0c      	ldr	r2, [pc, #48]	; (8004d74 <TIM_Base_SetConfig+0x124>)
 8004d44:	4293      	cmp	r3, r2
 8004d46:	d103      	bne.n	8004d50 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004d48:	683b      	ldr	r3, [r7, #0]
 8004d4a:	691a      	ldr	r2, [r3, #16]
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	2201      	movs	r2, #1
 8004d54:	615a      	str	r2, [r3, #20]
}
 8004d56:	bf00      	nop
 8004d58:	3714      	adds	r7, #20
 8004d5a:	46bd      	mov	sp, r7
 8004d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d60:	4770      	bx	lr
 8004d62:	bf00      	nop
 8004d64:	40010000 	.word	0x40010000
 8004d68:	40000400 	.word	0x40000400
 8004d6c:	40000800 	.word	0x40000800
 8004d70:	40000c00 	.word	0x40000c00
 8004d74:	40010400 	.word	0x40010400
 8004d78:	40014000 	.word	0x40014000
 8004d7c:	40014400 	.word	0x40014400
 8004d80:	40014800 	.word	0x40014800
 8004d84:	40001800 	.word	0x40001800
 8004d88:	40001c00 	.word	0x40001c00
 8004d8c:	40002000 	.word	0x40002000

08004d90 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004d90:	b480      	push	{r7}
 8004d92:	b087      	sub	sp, #28
 8004d94:	af00      	add	r7, sp, #0
 8004d96:	60f8      	str	r0, [r7, #12]
 8004d98:	60b9      	str	r1, [r7, #8]
 8004d9a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	6a1b      	ldr	r3, [r3, #32]
 8004da0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	6a1b      	ldr	r3, [r3, #32]
 8004da6:	f023 0201 	bic.w	r2, r3, #1
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	699b      	ldr	r3, [r3, #24]
 8004db2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004db4:	693b      	ldr	r3, [r7, #16]
 8004db6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004dba:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	011b      	lsls	r3, r3, #4
 8004dc0:	693a      	ldr	r2, [r7, #16]
 8004dc2:	4313      	orrs	r3, r2
 8004dc4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004dc6:	697b      	ldr	r3, [r7, #20]
 8004dc8:	f023 030a 	bic.w	r3, r3, #10
 8004dcc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004dce:	697a      	ldr	r2, [r7, #20]
 8004dd0:	68bb      	ldr	r3, [r7, #8]
 8004dd2:	4313      	orrs	r3, r2
 8004dd4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	693a      	ldr	r2, [r7, #16]
 8004dda:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	697a      	ldr	r2, [r7, #20]
 8004de0:	621a      	str	r2, [r3, #32]
}
 8004de2:	bf00      	nop
 8004de4:	371c      	adds	r7, #28
 8004de6:	46bd      	mov	sp, r7
 8004de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dec:	4770      	bx	lr

08004dee <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004dee:	b480      	push	{r7}
 8004df0:	b087      	sub	sp, #28
 8004df2:	af00      	add	r7, sp, #0
 8004df4:	60f8      	str	r0, [r7, #12]
 8004df6:	60b9      	str	r1, [r7, #8]
 8004df8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	6a1b      	ldr	r3, [r3, #32]
 8004dfe:	f023 0210 	bic.w	r2, r3, #16
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	699b      	ldr	r3, [r3, #24]
 8004e0a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	6a1b      	ldr	r3, [r3, #32]
 8004e10:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004e12:	697b      	ldr	r3, [r7, #20]
 8004e14:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004e18:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	031b      	lsls	r3, r3, #12
 8004e1e:	697a      	ldr	r2, [r7, #20]
 8004e20:	4313      	orrs	r3, r2
 8004e22:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004e24:	693b      	ldr	r3, [r7, #16]
 8004e26:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004e2a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004e2c:	68bb      	ldr	r3, [r7, #8]
 8004e2e:	011b      	lsls	r3, r3, #4
 8004e30:	693a      	ldr	r2, [r7, #16]
 8004e32:	4313      	orrs	r3, r2
 8004e34:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	697a      	ldr	r2, [r7, #20]
 8004e3a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	693a      	ldr	r2, [r7, #16]
 8004e40:	621a      	str	r2, [r3, #32]
}
 8004e42:	bf00      	nop
 8004e44:	371c      	adds	r7, #28
 8004e46:	46bd      	mov	sp, r7
 8004e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e4c:	4770      	bx	lr

08004e4e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004e4e:	b480      	push	{r7}
 8004e50:	b085      	sub	sp, #20
 8004e52:	af00      	add	r7, sp, #0
 8004e54:	6078      	str	r0, [r7, #4]
 8004e56:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	689b      	ldr	r3, [r3, #8]
 8004e5c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e64:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004e66:	683a      	ldr	r2, [r7, #0]
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	4313      	orrs	r3, r2
 8004e6c:	f043 0307 	orr.w	r3, r3, #7
 8004e70:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	68fa      	ldr	r2, [r7, #12]
 8004e76:	609a      	str	r2, [r3, #8]
}
 8004e78:	bf00      	nop
 8004e7a:	3714      	adds	r7, #20
 8004e7c:	46bd      	mov	sp, r7
 8004e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e82:	4770      	bx	lr

08004e84 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004e84:	b480      	push	{r7}
 8004e86:	b087      	sub	sp, #28
 8004e88:	af00      	add	r7, sp, #0
 8004e8a:	60f8      	str	r0, [r7, #12]
 8004e8c:	60b9      	str	r1, [r7, #8]
 8004e8e:	607a      	str	r2, [r7, #4]
 8004e90:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	689b      	ldr	r3, [r3, #8]
 8004e96:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004e98:	697b      	ldr	r3, [r7, #20]
 8004e9a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004e9e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004ea0:	683b      	ldr	r3, [r7, #0]
 8004ea2:	021a      	lsls	r2, r3, #8
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	431a      	orrs	r2, r3
 8004ea8:	68bb      	ldr	r3, [r7, #8]
 8004eaa:	4313      	orrs	r3, r2
 8004eac:	697a      	ldr	r2, [r7, #20]
 8004eae:	4313      	orrs	r3, r2
 8004eb0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	697a      	ldr	r2, [r7, #20]
 8004eb6:	609a      	str	r2, [r3, #8]
}
 8004eb8:	bf00      	nop
 8004eba:	371c      	adds	r7, #28
 8004ebc:	46bd      	mov	sp, r7
 8004ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ec2:	4770      	bx	lr

08004ec4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004ec4:	b480      	push	{r7}
 8004ec6:	b085      	sub	sp, #20
 8004ec8:	af00      	add	r7, sp, #0
 8004eca:	6078      	str	r0, [r7, #4]
 8004ecc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004ed4:	2b01      	cmp	r3, #1
 8004ed6:	d101      	bne.n	8004edc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004ed8:	2302      	movs	r3, #2
 8004eda:	e05a      	b.n	8004f92 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	2201      	movs	r2, #1
 8004ee0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	2202      	movs	r2, #2
 8004ee8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	685b      	ldr	r3, [r3, #4]
 8004ef2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	689b      	ldr	r3, [r3, #8]
 8004efa:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004f02:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004f04:	683b      	ldr	r3, [r7, #0]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	68fa      	ldr	r2, [r7, #12]
 8004f0a:	4313      	orrs	r3, r2
 8004f0c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	68fa      	ldr	r2, [r7, #12]
 8004f14:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	4a21      	ldr	r2, [pc, #132]	; (8004fa0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004f1c:	4293      	cmp	r3, r2
 8004f1e:	d022      	beq.n	8004f66 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f28:	d01d      	beq.n	8004f66 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	4a1d      	ldr	r2, [pc, #116]	; (8004fa4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004f30:	4293      	cmp	r3, r2
 8004f32:	d018      	beq.n	8004f66 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	4a1b      	ldr	r2, [pc, #108]	; (8004fa8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004f3a:	4293      	cmp	r3, r2
 8004f3c:	d013      	beq.n	8004f66 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	4a1a      	ldr	r2, [pc, #104]	; (8004fac <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004f44:	4293      	cmp	r3, r2
 8004f46:	d00e      	beq.n	8004f66 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	4a18      	ldr	r2, [pc, #96]	; (8004fb0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004f4e:	4293      	cmp	r3, r2
 8004f50:	d009      	beq.n	8004f66 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	4a17      	ldr	r2, [pc, #92]	; (8004fb4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004f58:	4293      	cmp	r3, r2
 8004f5a:	d004      	beq.n	8004f66 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	4a15      	ldr	r2, [pc, #84]	; (8004fb8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004f62:	4293      	cmp	r3, r2
 8004f64:	d10c      	bne.n	8004f80 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004f66:	68bb      	ldr	r3, [r7, #8]
 8004f68:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004f6c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004f6e:	683b      	ldr	r3, [r7, #0]
 8004f70:	685b      	ldr	r3, [r3, #4]
 8004f72:	68ba      	ldr	r2, [r7, #8]
 8004f74:	4313      	orrs	r3, r2
 8004f76:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	68ba      	ldr	r2, [r7, #8]
 8004f7e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	2201      	movs	r2, #1
 8004f84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	2200      	movs	r2, #0
 8004f8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004f90:	2300      	movs	r3, #0
}
 8004f92:	4618      	mov	r0, r3
 8004f94:	3714      	adds	r7, #20
 8004f96:	46bd      	mov	sp, r7
 8004f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f9c:	4770      	bx	lr
 8004f9e:	bf00      	nop
 8004fa0:	40010000 	.word	0x40010000
 8004fa4:	40000400 	.word	0x40000400
 8004fa8:	40000800 	.word	0x40000800
 8004fac:	40000c00 	.word	0x40000c00
 8004fb0:	40010400 	.word	0x40010400
 8004fb4:	40014000 	.word	0x40014000
 8004fb8:	40001800 	.word	0x40001800

08004fbc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004fbc:	b480      	push	{r7}
 8004fbe:	b083      	sub	sp, #12
 8004fc0:	af00      	add	r7, sp, #0
 8004fc2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004fc4:	bf00      	nop
 8004fc6:	370c      	adds	r7, #12
 8004fc8:	46bd      	mov	sp, r7
 8004fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fce:	4770      	bx	lr

08004fd0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004fd0:	b480      	push	{r7}
 8004fd2:	b083      	sub	sp, #12
 8004fd4:	af00      	add	r7, sp, #0
 8004fd6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004fd8:	bf00      	nop
 8004fda:	370c      	adds	r7, #12
 8004fdc:	46bd      	mov	sp, r7
 8004fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fe2:	4770      	bx	lr

08004fe4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004fe4:	b580      	push	{r7, lr}
 8004fe6:	b082      	sub	sp, #8
 8004fe8:	af00      	add	r7, sp, #0
 8004fea:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d101      	bne.n	8004ff6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004ff2:	2301      	movs	r3, #1
 8004ff4:	e03f      	b.n	8005076 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004ffc:	b2db      	uxtb	r3, r3
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d106      	bne.n	8005010 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	2200      	movs	r2, #0
 8005006:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800500a:	6878      	ldr	r0, [r7, #4]
 800500c:	f7fd fdc2 	bl	8002b94 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	2224      	movs	r2, #36	; 0x24
 8005014:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	68da      	ldr	r2, [r3, #12]
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005026:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005028:	6878      	ldr	r0, [r7, #4]
 800502a:	f000 fb97 	bl	800575c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	691a      	ldr	r2, [r3, #16]
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800503c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	695a      	ldr	r2, [r3, #20]
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800504c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	68da      	ldr	r2, [r3, #12]
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800505c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	2200      	movs	r2, #0
 8005062:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	2220      	movs	r2, #32
 8005068:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	2220      	movs	r2, #32
 8005070:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8005074:	2300      	movs	r3, #0
}
 8005076:	4618      	mov	r0, r3
 8005078:	3708      	adds	r7, #8
 800507a:	46bd      	mov	sp, r7
 800507c:	bd80      	pop	{r7, pc}

0800507e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800507e:	b580      	push	{r7, lr}
 8005080:	b088      	sub	sp, #32
 8005082:	af02      	add	r7, sp, #8
 8005084:	60f8      	str	r0, [r7, #12]
 8005086:	60b9      	str	r1, [r7, #8]
 8005088:	603b      	str	r3, [r7, #0]
 800508a:	4613      	mov	r3, r2
 800508c:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 800508e:	2300      	movs	r3, #0
 8005090:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005098:	b2db      	uxtb	r3, r3
 800509a:	2b20      	cmp	r3, #32
 800509c:	f040 8083 	bne.w	80051a6 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 80050a0:	68bb      	ldr	r3, [r7, #8]
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d002      	beq.n	80050ac <HAL_UART_Transmit+0x2e>
 80050a6:	88fb      	ldrh	r3, [r7, #6]
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d101      	bne.n	80050b0 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 80050ac:	2301      	movs	r3, #1
 80050ae:	e07b      	b.n	80051a8 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80050b6:	2b01      	cmp	r3, #1
 80050b8:	d101      	bne.n	80050be <HAL_UART_Transmit+0x40>
 80050ba:	2302      	movs	r3, #2
 80050bc:	e074      	b.n	80051a8 <HAL_UART_Transmit+0x12a>
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	2201      	movs	r2, #1
 80050c2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	2200      	movs	r2, #0
 80050ca:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	2221      	movs	r2, #33	; 0x21
 80050d0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 80050d4:	f7fd fee6 	bl	8002ea4 <HAL_GetTick>
 80050d8:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	88fa      	ldrh	r2, [r7, #6]
 80050de:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	88fa      	ldrh	r2, [r7, #6]
 80050e4:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	2200      	movs	r2, #0
 80050ea:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 80050ee:	e042      	b.n	8005176 <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80050f4:	b29b      	uxth	r3, r3
 80050f6:	3b01      	subs	r3, #1
 80050f8:	b29a      	uxth	r2, r3
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	689b      	ldr	r3, [r3, #8]
 8005102:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005106:	d122      	bne.n	800514e <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005108:	683b      	ldr	r3, [r7, #0]
 800510a:	9300      	str	r3, [sp, #0]
 800510c:	697b      	ldr	r3, [r7, #20]
 800510e:	2200      	movs	r2, #0
 8005110:	2180      	movs	r1, #128	; 0x80
 8005112:	68f8      	ldr	r0, [r7, #12]
 8005114:	f000 f9b6 	bl	8005484 <UART_WaitOnFlagUntilTimeout>
 8005118:	4603      	mov	r3, r0
 800511a:	2b00      	cmp	r3, #0
 800511c:	d001      	beq.n	8005122 <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 800511e:	2303      	movs	r3, #3
 8005120:	e042      	b.n	80051a8 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8005122:	68bb      	ldr	r3, [r7, #8]
 8005124:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8005126:	693b      	ldr	r3, [r7, #16]
 8005128:	881b      	ldrh	r3, [r3, #0]
 800512a:	461a      	mov	r2, r3
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005134:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	691b      	ldr	r3, [r3, #16]
 800513a:	2b00      	cmp	r3, #0
 800513c:	d103      	bne.n	8005146 <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 800513e:	68bb      	ldr	r3, [r7, #8]
 8005140:	3302      	adds	r3, #2
 8005142:	60bb      	str	r3, [r7, #8]
 8005144:	e017      	b.n	8005176 <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 8005146:	68bb      	ldr	r3, [r7, #8]
 8005148:	3301      	adds	r3, #1
 800514a:	60bb      	str	r3, [r7, #8]
 800514c:	e013      	b.n	8005176 <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800514e:	683b      	ldr	r3, [r7, #0]
 8005150:	9300      	str	r3, [sp, #0]
 8005152:	697b      	ldr	r3, [r7, #20]
 8005154:	2200      	movs	r2, #0
 8005156:	2180      	movs	r1, #128	; 0x80
 8005158:	68f8      	ldr	r0, [r7, #12]
 800515a:	f000 f993 	bl	8005484 <UART_WaitOnFlagUntilTimeout>
 800515e:	4603      	mov	r3, r0
 8005160:	2b00      	cmp	r3, #0
 8005162:	d001      	beq.n	8005168 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8005164:	2303      	movs	r3, #3
 8005166:	e01f      	b.n	80051a8 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8005168:	68bb      	ldr	r3, [r7, #8]
 800516a:	1c5a      	adds	r2, r3, #1
 800516c:	60ba      	str	r2, [r7, #8]
 800516e:	781a      	ldrb	r2, [r3, #0]
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800517a:	b29b      	uxth	r3, r3
 800517c:	2b00      	cmp	r3, #0
 800517e:	d1b7      	bne.n	80050f0 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005180:	683b      	ldr	r3, [r7, #0]
 8005182:	9300      	str	r3, [sp, #0]
 8005184:	697b      	ldr	r3, [r7, #20]
 8005186:	2200      	movs	r2, #0
 8005188:	2140      	movs	r1, #64	; 0x40
 800518a:	68f8      	ldr	r0, [r7, #12]
 800518c:	f000 f97a 	bl	8005484 <UART_WaitOnFlagUntilTimeout>
 8005190:	4603      	mov	r3, r0
 8005192:	2b00      	cmp	r3, #0
 8005194:	d001      	beq.n	800519a <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 8005196:	2303      	movs	r3, #3
 8005198:	e006      	b.n	80051a8 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	2220      	movs	r2, #32
 800519e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 80051a2:	2300      	movs	r3, #0
 80051a4:	e000      	b.n	80051a8 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 80051a6:	2302      	movs	r3, #2
  }
}
 80051a8:	4618      	mov	r0, r3
 80051aa:	3718      	adds	r7, #24
 80051ac:	46bd      	mov	sp, r7
 80051ae:	bd80      	pop	{r7, pc}

080051b0 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80051b0:	b480      	push	{r7}
 80051b2:	b085      	sub	sp, #20
 80051b4:	af00      	add	r7, sp, #0
 80051b6:	60f8      	str	r0, [r7, #12]
 80051b8:	60b9      	str	r1, [r7, #8]
 80051ba:	4613      	mov	r3, r2
 80051bc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80051c4:	b2db      	uxtb	r3, r3
 80051c6:	2b20      	cmp	r3, #32
 80051c8:	d140      	bne.n	800524c <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 80051ca:	68bb      	ldr	r3, [r7, #8]
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d002      	beq.n	80051d6 <HAL_UART_Receive_IT+0x26>
 80051d0:	88fb      	ldrh	r3, [r7, #6]
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d101      	bne.n	80051da <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80051d6:	2301      	movs	r3, #1
 80051d8:	e039      	b.n	800524e <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80051e0:	2b01      	cmp	r3, #1
 80051e2:	d101      	bne.n	80051e8 <HAL_UART_Receive_IT+0x38>
 80051e4:	2302      	movs	r3, #2
 80051e6:	e032      	b.n	800524e <HAL_UART_Receive_IT+0x9e>
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	2201      	movs	r2, #1
 80051ec:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	68ba      	ldr	r2, [r7, #8]
 80051f4:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	88fa      	ldrh	r2, [r7, #6]
 80051fa:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	88fa      	ldrh	r2, [r7, #6]
 8005200:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	2200      	movs	r2, #0
 8005206:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	2222      	movs	r2, #34	; 0x22
 800520c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	2200      	movs	r2, #0
 8005214:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	68da      	ldr	r2, [r3, #12]
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005226:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	695a      	ldr	r2, [r3, #20]
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	f042 0201 	orr.w	r2, r2, #1
 8005236:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	68da      	ldr	r2, [r3, #12]
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	f042 0220 	orr.w	r2, r2, #32
 8005246:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8005248:	2300      	movs	r3, #0
 800524a:	e000      	b.n	800524e <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 800524c:	2302      	movs	r3, #2
  }
}
 800524e:	4618      	mov	r0, r3
 8005250:	3714      	adds	r7, #20
 8005252:	46bd      	mov	sp, r7
 8005254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005258:	4770      	bx	lr
	...

0800525c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800525c:	b580      	push	{r7, lr}
 800525e:	b088      	sub	sp, #32
 8005260:	af00      	add	r7, sp, #0
 8005262:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	68db      	ldr	r3, [r3, #12]
 8005272:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	695b      	ldr	r3, [r3, #20]
 800527a:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 800527c:	2300      	movs	r3, #0
 800527e:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8005280:	2300      	movs	r3, #0
 8005282:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005284:	69fb      	ldr	r3, [r7, #28]
 8005286:	f003 030f 	and.w	r3, r3, #15
 800528a:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 800528c:	693b      	ldr	r3, [r7, #16]
 800528e:	2b00      	cmp	r3, #0
 8005290:	d10d      	bne.n	80052ae <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005292:	69fb      	ldr	r3, [r7, #28]
 8005294:	f003 0320 	and.w	r3, r3, #32
 8005298:	2b00      	cmp	r3, #0
 800529a:	d008      	beq.n	80052ae <HAL_UART_IRQHandler+0x52>
 800529c:	69bb      	ldr	r3, [r7, #24]
 800529e:	f003 0320 	and.w	r3, r3, #32
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d003      	beq.n	80052ae <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80052a6:	6878      	ldr	r0, [r7, #4]
 80052a8:	f000 f9d6 	bl	8005658 <UART_Receive_IT>
      return;
 80052ac:	e0d1      	b.n	8005452 <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80052ae:	693b      	ldr	r3, [r7, #16]
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	f000 80b0 	beq.w	8005416 <HAL_UART_IRQHandler+0x1ba>
 80052b6:	697b      	ldr	r3, [r7, #20]
 80052b8:	f003 0301 	and.w	r3, r3, #1
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d105      	bne.n	80052cc <HAL_UART_IRQHandler+0x70>
 80052c0:	69bb      	ldr	r3, [r7, #24]
 80052c2:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	f000 80a5 	beq.w	8005416 <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80052cc:	69fb      	ldr	r3, [r7, #28]
 80052ce:	f003 0301 	and.w	r3, r3, #1
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d00a      	beq.n	80052ec <HAL_UART_IRQHandler+0x90>
 80052d6:	69bb      	ldr	r3, [r7, #24]
 80052d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d005      	beq.n	80052ec <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80052e4:	f043 0201 	orr.w	r2, r3, #1
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80052ec:	69fb      	ldr	r3, [r7, #28]
 80052ee:	f003 0304 	and.w	r3, r3, #4
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d00a      	beq.n	800530c <HAL_UART_IRQHandler+0xb0>
 80052f6:	697b      	ldr	r3, [r7, #20]
 80052f8:	f003 0301 	and.w	r3, r3, #1
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d005      	beq.n	800530c <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005304:	f043 0202 	orr.w	r2, r3, #2
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800530c:	69fb      	ldr	r3, [r7, #28]
 800530e:	f003 0302 	and.w	r3, r3, #2
 8005312:	2b00      	cmp	r3, #0
 8005314:	d00a      	beq.n	800532c <HAL_UART_IRQHandler+0xd0>
 8005316:	697b      	ldr	r3, [r7, #20]
 8005318:	f003 0301 	and.w	r3, r3, #1
 800531c:	2b00      	cmp	r3, #0
 800531e:	d005      	beq.n	800532c <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005324:	f043 0204 	orr.w	r2, r3, #4
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 800532c:	69fb      	ldr	r3, [r7, #28]
 800532e:	f003 0308 	and.w	r3, r3, #8
 8005332:	2b00      	cmp	r3, #0
 8005334:	d00f      	beq.n	8005356 <HAL_UART_IRQHandler+0xfa>
 8005336:	69bb      	ldr	r3, [r7, #24]
 8005338:	f003 0320 	and.w	r3, r3, #32
 800533c:	2b00      	cmp	r3, #0
 800533e:	d104      	bne.n	800534a <HAL_UART_IRQHandler+0xee>
 8005340:	697b      	ldr	r3, [r7, #20]
 8005342:	f003 0301 	and.w	r3, r3, #1
 8005346:	2b00      	cmp	r3, #0
 8005348:	d005      	beq.n	8005356 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800534e:	f043 0208 	orr.w	r2, r3, #8
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800535a:	2b00      	cmp	r3, #0
 800535c:	d078      	beq.n	8005450 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800535e:	69fb      	ldr	r3, [r7, #28]
 8005360:	f003 0320 	and.w	r3, r3, #32
 8005364:	2b00      	cmp	r3, #0
 8005366:	d007      	beq.n	8005378 <HAL_UART_IRQHandler+0x11c>
 8005368:	69bb      	ldr	r3, [r7, #24]
 800536a:	f003 0320 	and.w	r3, r3, #32
 800536e:	2b00      	cmp	r3, #0
 8005370:	d002      	beq.n	8005378 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 8005372:	6878      	ldr	r0, [r7, #4]
 8005374:	f000 f970 	bl	8005658 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	695b      	ldr	r3, [r3, #20]
 800537e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005382:	2b40      	cmp	r3, #64	; 0x40
 8005384:	bf0c      	ite	eq
 8005386:	2301      	moveq	r3, #1
 8005388:	2300      	movne	r3, #0
 800538a:	b2db      	uxtb	r3, r3
 800538c:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005392:	f003 0308 	and.w	r3, r3, #8
 8005396:	2b00      	cmp	r3, #0
 8005398:	d102      	bne.n	80053a0 <HAL_UART_IRQHandler+0x144>
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	2b00      	cmp	r3, #0
 800539e:	d031      	beq.n	8005404 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80053a0:	6878      	ldr	r0, [r7, #4]
 80053a2:	f000 f8b9 	bl	8005518 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	695b      	ldr	r3, [r3, #20]
 80053ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80053b0:	2b40      	cmp	r3, #64	; 0x40
 80053b2:	d123      	bne.n	80053fc <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	695a      	ldr	r2, [r3, #20]
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80053c2:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d013      	beq.n	80053f4 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053d0:	4a21      	ldr	r2, [pc, #132]	; (8005458 <HAL_UART_IRQHandler+0x1fc>)
 80053d2:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053d8:	4618      	mov	r0, r3
 80053da:	f7fe f87f 	bl	80034dc <HAL_DMA_Abort_IT>
 80053de:	4603      	mov	r3, r0
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d016      	beq.n	8005412 <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053e8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80053ea:	687a      	ldr	r2, [r7, #4]
 80053ec:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80053ee:	4610      	mov	r0, r2
 80053f0:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80053f2:	e00e      	b.n	8005412 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80053f4:	6878      	ldr	r0, [r7, #4]
 80053f6:	f000 f83b 	bl	8005470 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80053fa:	e00a      	b.n	8005412 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80053fc:	6878      	ldr	r0, [r7, #4]
 80053fe:	f000 f837 	bl	8005470 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005402:	e006      	b.n	8005412 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005404:	6878      	ldr	r0, [r7, #4]
 8005406:	f000 f833 	bl	8005470 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	2200      	movs	r2, #0
 800540e:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8005410:	e01e      	b.n	8005450 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005412:	bf00      	nop
    return;
 8005414:	e01c      	b.n	8005450 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005416:	69fb      	ldr	r3, [r7, #28]
 8005418:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800541c:	2b00      	cmp	r3, #0
 800541e:	d008      	beq.n	8005432 <HAL_UART_IRQHandler+0x1d6>
 8005420:	69bb      	ldr	r3, [r7, #24]
 8005422:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005426:	2b00      	cmp	r3, #0
 8005428:	d003      	beq.n	8005432 <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 800542a:	6878      	ldr	r0, [r7, #4]
 800542c:	f000 f8a6 	bl	800557c <UART_Transmit_IT>
    return;
 8005430:	e00f      	b.n	8005452 <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005432:	69fb      	ldr	r3, [r7, #28]
 8005434:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005438:	2b00      	cmp	r3, #0
 800543a:	d00a      	beq.n	8005452 <HAL_UART_IRQHandler+0x1f6>
 800543c:	69bb      	ldr	r3, [r7, #24]
 800543e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005442:	2b00      	cmp	r3, #0
 8005444:	d005      	beq.n	8005452 <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 8005446:	6878      	ldr	r0, [r7, #4]
 8005448:	f000 f8ee 	bl	8005628 <UART_EndTransmit_IT>
    return;
 800544c:	bf00      	nop
 800544e:	e000      	b.n	8005452 <HAL_UART_IRQHandler+0x1f6>
    return;
 8005450:	bf00      	nop
  }
}
 8005452:	3720      	adds	r7, #32
 8005454:	46bd      	mov	sp, r7
 8005456:	bd80      	pop	{r7, pc}
 8005458:	08005555 	.word	0x08005555

0800545c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800545c:	b480      	push	{r7}
 800545e:	b083      	sub	sp, #12
 8005460:	af00      	add	r7, sp, #0
 8005462:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005464:	bf00      	nop
 8005466:	370c      	adds	r7, #12
 8005468:	46bd      	mov	sp, r7
 800546a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800546e:	4770      	bx	lr

08005470 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005470:	b480      	push	{r7}
 8005472:	b083      	sub	sp, #12
 8005474:	af00      	add	r7, sp, #0
 8005476:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005478:	bf00      	nop
 800547a:	370c      	adds	r7, #12
 800547c:	46bd      	mov	sp, r7
 800547e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005482:	4770      	bx	lr

08005484 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8005484:	b580      	push	{r7, lr}
 8005486:	b084      	sub	sp, #16
 8005488:	af00      	add	r7, sp, #0
 800548a:	60f8      	str	r0, [r7, #12]
 800548c:	60b9      	str	r1, [r7, #8]
 800548e:	603b      	str	r3, [r7, #0]
 8005490:	4613      	mov	r3, r2
 8005492:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005494:	e02c      	b.n	80054f0 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005496:	69bb      	ldr	r3, [r7, #24]
 8005498:	f1b3 3fff 	cmp.w	r3, #4294967295
 800549c:	d028      	beq.n	80054f0 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800549e:	69bb      	ldr	r3, [r7, #24]
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d007      	beq.n	80054b4 <UART_WaitOnFlagUntilTimeout+0x30>
 80054a4:	f7fd fcfe 	bl	8002ea4 <HAL_GetTick>
 80054a8:	4602      	mov	r2, r0
 80054aa:	683b      	ldr	r3, [r7, #0]
 80054ac:	1ad3      	subs	r3, r2, r3
 80054ae:	69ba      	ldr	r2, [r7, #24]
 80054b0:	429a      	cmp	r2, r3
 80054b2:	d21d      	bcs.n	80054f0 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	68da      	ldr	r2, [r3, #12]
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80054c2:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	695a      	ldr	r2, [r3, #20]
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	f022 0201 	bic.w	r2, r2, #1
 80054d2:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	2220      	movs	r2, #32
 80054d8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	2220      	movs	r2, #32
 80054e0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	2200      	movs	r2, #0
 80054e8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 80054ec:	2303      	movs	r3, #3
 80054ee:	e00f      	b.n	8005510 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	681a      	ldr	r2, [r3, #0]
 80054f6:	68bb      	ldr	r3, [r7, #8]
 80054f8:	4013      	ands	r3, r2
 80054fa:	68ba      	ldr	r2, [r7, #8]
 80054fc:	429a      	cmp	r2, r3
 80054fe:	bf0c      	ite	eq
 8005500:	2301      	moveq	r3, #1
 8005502:	2300      	movne	r3, #0
 8005504:	b2db      	uxtb	r3, r3
 8005506:	461a      	mov	r2, r3
 8005508:	79fb      	ldrb	r3, [r7, #7]
 800550a:	429a      	cmp	r2, r3
 800550c:	d0c3      	beq.n	8005496 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800550e:	2300      	movs	r3, #0
}
 8005510:	4618      	mov	r0, r3
 8005512:	3710      	adds	r7, #16
 8005514:	46bd      	mov	sp, r7
 8005516:	bd80      	pop	{r7, pc}

08005518 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005518:	b480      	push	{r7}
 800551a:	b083      	sub	sp, #12
 800551c:	af00      	add	r7, sp, #0
 800551e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	68da      	ldr	r2, [r3, #12]
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800552e:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	695a      	ldr	r2, [r3, #20]
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	f022 0201 	bic.w	r2, r2, #1
 800553e:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	2220      	movs	r2, #32
 8005544:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8005548:	bf00      	nop
 800554a:	370c      	adds	r7, #12
 800554c:	46bd      	mov	sp, r7
 800554e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005552:	4770      	bx	lr

08005554 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005554:	b580      	push	{r7, lr}
 8005556:	b084      	sub	sp, #16
 8005558:	af00      	add	r7, sp, #0
 800555a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005560:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	2200      	movs	r2, #0
 8005566:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	2200      	movs	r2, #0
 800556c:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800556e:	68f8      	ldr	r0, [r7, #12]
 8005570:	f7ff ff7e 	bl	8005470 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005574:	bf00      	nop
 8005576:	3710      	adds	r7, #16
 8005578:	46bd      	mov	sp, r7
 800557a:	bd80      	pop	{r7, pc}

0800557c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800557c:	b480      	push	{r7}
 800557e:	b085      	sub	sp, #20
 8005580:	af00      	add	r7, sp, #0
 8005582:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800558a:	b2db      	uxtb	r3, r3
 800558c:	2b21      	cmp	r3, #33	; 0x21
 800558e:	d144      	bne.n	800561a <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	689b      	ldr	r3, [r3, #8]
 8005594:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005598:	d11a      	bne.n	80055d0 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	6a1b      	ldr	r3, [r3, #32]
 800559e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	881b      	ldrh	r3, [r3, #0]
 80055a4:	461a      	mov	r2, r3
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80055ae:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	691b      	ldr	r3, [r3, #16]
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d105      	bne.n	80055c4 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	6a1b      	ldr	r3, [r3, #32]
 80055bc:	1c9a      	adds	r2, r3, #2
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	621a      	str	r2, [r3, #32]
 80055c2:	e00e      	b.n	80055e2 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	6a1b      	ldr	r3, [r3, #32]
 80055c8:	1c5a      	adds	r2, r3, #1
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	621a      	str	r2, [r3, #32]
 80055ce:	e008      	b.n	80055e2 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	6a1b      	ldr	r3, [r3, #32]
 80055d4:	1c59      	adds	r1, r3, #1
 80055d6:	687a      	ldr	r2, [r7, #4]
 80055d8:	6211      	str	r1, [r2, #32]
 80055da:	781a      	ldrb	r2, [r3, #0]
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80055e6:	b29b      	uxth	r3, r3
 80055e8:	3b01      	subs	r3, #1
 80055ea:	b29b      	uxth	r3, r3
 80055ec:	687a      	ldr	r2, [r7, #4]
 80055ee:	4619      	mov	r1, r3
 80055f0:	84d1      	strh	r1, [r2, #38]	; 0x26
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d10f      	bne.n	8005616 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	68da      	ldr	r2, [r3, #12]
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005604:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	68da      	ldr	r2, [r3, #12]
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005614:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005616:	2300      	movs	r3, #0
 8005618:	e000      	b.n	800561c <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800561a:	2302      	movs	r3, #2
  }
}
 800561c:	4618      	mov	r0, r3
 800561e:	3714      	adds	r7, #20
 8005620:	46bd      	mov	sp, r7
 8005622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005626:	4770      	bx	lr

08005628 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005628:	b580      	push	{r7, lr}
 800562a:	b082      	sub	sp, #8
 800562c:	af00      	add	r7, sp, #0
 800562e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	68da      	ldr	r2, [r3, #12]
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800563e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	2220      	movs	r2, #32
 8005644:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005648:	6878      	ldr	r0, [r7, #4]
 800564a:	f7ff ff07 	bl	800545c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800564e:	2300      	movs	r3, #0
}
 8005650:	4618      	mov	r0, r3
 8005652:	3708      	adds	r7, #8
 8005654:	46bd      	mov	sp, r7
 8005656:	bd80      	pop	{r7, pc}

08005658 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005658:	b580      	push	{r7, lr}
 800565a:	b084      	sub	sp, #16
 800565c:	af00      	add	r7, sp, #0
 800565e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8005666:	b2db      	uxtb	r3, r3
 8005668:	2b22      	cmp	r3, #34	; 0x22
 800566a:	d171      	bne.n	8005750 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	689b      	ldr	r3, [r3, #8]
 8005670:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005674:	d123      	bne.n	80056be <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800567a:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	691b      	ldr	r3, [r3, #16]
 8005680:	2b00      	cmp	r3, #0
 8005682:	d10e      	bne.n	80056a2 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	685b      	ldr	r3, [r3, #4]
 800568a:	b29b      	uxth	r3, r3
 800568c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005690:	b29a      	uxth	r2, r3
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800569a:	1c9a      	adds	r2, r3, #2
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	629a      	str	r2, [r3, #40]	; 0x28
 80056a0:	e029      	b.n	80056f6 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	685b      	ldr	r3, [r3, #4]
 80056a8:	b29b      	uxth	r3, r3
 80056aa:	b2db      	uxtb	r3, r3
 80056ac:	b29a      	uxth	r2, r3
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80056b6:	1c5a      	adds	r2, r3, #1
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	629a      	str	r2, [r3, #40]	; 0x28
 80056bc:	e01b      	b.n	80056f6 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	691b      	ldr	r3, [r3, #16]
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d10a      	bne.n	80056dc <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	6858      	ldr	r0, [r3, #4]
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80056d0:	1c59      	adds	r1, r3, #1
 80056d2:	687a      	ldr	r2, [r7, #4]
 80056d4:	6291      	str	r1, [r2, #40]	; 0x28
 80056d6:	b2c2      	uxtb	r2, r0
 80056d8:	701a      	strb	r2, [r3, #0]
 80056da:	e00c      	b.n	80056f6 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	685b      	ldr	r3, [r3, #4]
 80056e2:	b2da      	uxtb	r2, r3
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80056e8:	1c58      	adds	r0, r3, #1
 80056ea:	6879      	ldr	r1, [r7, #4]
 80056ec:	6288      	str	r0, [r1, #40]	; 0x28
 80056ee:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80056f2:	b2d2      	uxtb	r2, r2
 80056f4:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80056fa:	b29b      	uxth	r3, r3
 80056fc:	3b01      	subs	r3, #1
 80056fe:	b29b      	uxth	r3, r3
 8005700:	687a      	ldr	r2, [r7, #4]
 8005702:	4619      	mov	r1, r3
 8005704:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005706:	2b00      	cmp	r3, #0
 8005708:	d120      	bne.n	800574c <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	68da      	ldr	r2, [r3, #12]
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	f022 0220 	bic.w	r2, r2, #32
 8005718:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	68da      	ldr	r2, [r3, #12]
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005728:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	695a      	ldr	r2, [r3, #20]
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	f022 0201 	bic.w	r2, r2, #1
 8005738:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	2220      	movs	r2, #32
 800573e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8005742:	6878      	ldr	r0, [r7, #4]
 8005744:	f7fd f8f2 	bl	800292c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8005748:	2300      	movs	r3, #0
 800574a:	e002      	b.n	8005752 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 800574c:	2300      	movs	r3, #0
 800574e:	e000      	b.n	8005752 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8005750:	2302      	movs	r3, #2
  }
}
 8005752:	4618      	mov	r0, r3
 8005754:	3710      	adds	r7, #16
 8005756:	46bd      	mov	sp, r7
 8005758:	bd80      	pop	{r7, pc}
	...

0800575c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800575c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005760:	b085      	sub	sp, #20
 8005762:	af00      	add	r7, sp, #0
 8005764:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	691b      	ldr	r3, [r3, #16]
 800576c:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	68da      	ldr	r2, [r3, #12]
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	430a      	orrs	r2, r1
 800577a:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	689a      	ldr	r2, [r3, #8]
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	691b      	ldr	r3, [r3, #16]
 8005784:	431a      	orrs	r2, r3
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	695b      	ldr	r3, [r3, #20]
 800578a:	431a      	orrs	r2, r3
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	69db      	ldr	r3, [r3, #28]
 8005790:	4313      	orrs	r3, r2
 8005792:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	68db      	ldr	r3, [r3, #12]
 800579a:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800579e:	f023 030c 	bic.w	r3, r3, #12
 80057a2:	687a      	ldr	r2, [r7, #4]
 80057a4:	6812      	ldr	r2, [r2, #0]
 80057a6:	68f9      	ldr	r1, [r7, #12]
 80057a8:	430b      	orrs	r3, r1
 80057aa:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	695b      	ldr	r3, [r3, #20]
 80057b2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	699a      	ldr	r2, [r3, #24]
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	430a      	orrs	r2, r1
 80057c0:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	69db      	ldr	r3, [r3, #28]
 80057c6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80057ca:	f040 818b 	bne.w	8005ae4 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	4ac1      	ldr	r2, [pc, #772]	; (8005ad8 <UART_SetConfig+0x37c>)
 80057d4:	4293      	cmp	r3, r2
 80057d6:	d005      	beq.n	80057e4 <UART_SetConfig+0x88>
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	4abf      	ldr	r2, [pc, #764]	; (8005adc <UART_SetConfig+0x380>)
 80057de:	4293      	cmp	r3, r2
 80057e0:	f040 80bd 	bne.w	800595e <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80057e4:	f7fe fba0 	bl	8003f28 <HAL_RCC_GetPCLK2Freq>
 80057e8:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80057ea:	68bb      	ldr	r3, [r7, #8]
 80057ec:	461d      	mov	r5, r3
 80057ee:	f04f 0600 	mov.w	r6, #0
 80057f2:	46a8      	mov	r8, r5
 80057f4:	46b1      	mov	r9, r6
 80057f6:	eb18 0308 	adds.w	r3, r8, r8
 80057fa:	eb49 0409 	adc.w	r4, r9, r9
 80057fe:	4698      	mov	r8, r3
 8005800:	46a1      	mov	r9, r4
 8005802:	eb18 0805 	adds.w	r8, r8, r5
 8005806:	eb49 0906 	adc.w	r9, r9, r6
 800580a:	f04f 0100 	mov.w	r1, #0
 800580e:	f04f 0200 	mov.w	r2, #0
 8005812:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8005816:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800581a:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800581e:	4688      	mov	r8, r1
 8005820:	4691      	mov	r9, r2
 8005822:	eb18 0005 	adds.w	r0, r8, r5
 8005826:	eb49 0106 	adc.w	r1, r9, r6
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	685b      	ldr	r3, [r3, #4]
 800582e:	461d      	mov	r5, r3
 8005830:	f04f 0600 	mov.w	r6, #0
 8005834:	196b      	adds	r3, r5, r5
 8005836:	eb46 0406 	adc.w	r4, r6, r6
 800583a:	461a      	mov	r2, r3
 800583c:	4623      	mov	r3, r4
 800583e:	f7fa fd3f 	bl	80002c0 <__aeabi_uldivmod>
 8005842:	4603      	mov	r3, r0
 8005844:	460c      	mov	r4, r1
 8005846:	461a      	mov	r2, r3
 8005848:	4ba5      	ldr	r3, [pc, #660]	; (8005ae0 <UART_SetConfig+0x384>)
 800584a:	fba3 2302 	umull	r2, r3, r3, r2
 800584e:	095b      	lsrs	r3, r3, #5
 8005850:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8005854:	68bb      	ldr	r3, [r7, #8]
 8005856:	461d      	mov	r5, r3
 8005858:	f04f 0600 	mov.w	r6, #0
 800585c:	46a9      	mov	r9, r5
 800585e:	46b2      	mov	sl, r6
 8005860:	eb19 0309 	adds.w	r3, r9, r9
 8005864:	eb4a 040a 	adc.w	r4, sl, sl
 8005868:	4699      	mov	r9, r3
 800586a:	46a2      	mov	sl, r4
 800586c:	eb19 0905 	adds.w	r9, r9, r5
 8005870:	eb4a 0a06 	adc.w	sl, sl, r6
 8005874:	f04f 0100 	mov.w	r1, #0
 8005878:	f04f 0200 	mov.w	r2, #0
 800587c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005880:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005884:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005888:	4689      	mov	r9, r1
 800588a:	4692      	mov	sl, r2
 800588c:	eb19 0005 	adds.w	r0, r9, r5
 8005890:	eb4a 0106 	adc.w	r1, sl, r6
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	685b      	ldr	r3, [r3, #4]
 8005898:	461d      	mov	r5, r3
 800589a:	f04f 0600 	mov.w	r6, #0
 800589e:	196b      	adds	r3, r5, r5
 80058a0:	eb46 0406 	adc.w	r4, r6, r6
 80058a4:	461a      	mov	r2, r3
 80058a6:	4623      	mov	r3, r4
 80058a8:	f7fa fd0a 	bl	80002c0 <__aeabi_uldivmod>
 80058ac:	4603      	mov	r3, r0
 80058ae:	460c      	mov	r4, r1
 80058b0:	461a      	mov	r2, r3
 80058b2:	4b8b      	ldr	r3, [pc, #556]	; (8005ae0 <UART_SetConfig+0x384>)
 80058b4:	fba3 1302 	umull	r1, r3, r3, r2
 80058b8:	095b      	lsrs	r3, r3, #5
 80058ba:	2164      	movs	r1, #100	; 0x64
 80058bc:	fb01 f303 	mul.w	r3, r1, r3
 80058c0:	1ad3      	subs	r3, r2, r3
 80058c2:	00db      	lsls	r3, r3, #3
 80058c4:	3332      	adds	r3, #50	; 0x32
 80058c6:	4a86      	ldr	r2, [pc, #536]	; (8005ae0 <UART_SetConfig+0x384>)
 80058c8:	fba2 2303 	umull	r2, r3, r2, r3
 80058cc:	095b      	lsrs	r3, r3, #5
 80058ce:	005b      	lsls	r3, r3, #1
 80058d0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80058d4:	4498      	add	r8, r3
 80058d6:	68bb      	ldr	r3, [r7, #8]
 80058d8:	461d      	mov	r5, r3
 80058da:	f04f 0600 	mov.w	r6, #0
 80058de:	46a9      	mov	r9, r5
 80058e0:	46b2      	mov	sl, r6
 80058e2:	eb19 0309 	adds.w	r3, r9, r9
 80058e6:	eb4a 040a 	adc.w	r4, sl, sl
 80058ea:	4699      	mov	r9, r3
 80058ec:	46a2      	mov	sl, r4
 80058ee:	eb19 0905 	adds.w	r9, r9, r5
 80058f2:	eb4a 0a06 	adc.w	sl, sl, r6
 80058f6:	f04f 0100 	mov.w	r1, #0
 80058fa:	f04f 0200 	mov.w	r2, #0
 80058fe:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005902:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005906:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800590a:	4689      	mov	r9, r1
 800590c:	4692      	mov	sl, r2
 800590e:	eb19 0005 	adds.w	r0, r9, r5
 8005912:	eb4a 0106 	adc.w	r1, sl, r6
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	685b      	ldr	r3, [r3, #4]
 800591a:	461d      	mov	r5, r3
 800591c:	f04f 0600 	mov.w	r6, #0
 8005920:	196b      	adds	r3, r5, r5
 8005922:	eb46 0406 	adc.w	r4, r6, r6
 8005926:	461a      	mov	r2, r3
 8005928:	4623      	mov	r3, r4
 800592a:	f7fa fcc9 	bl	80002c0 <__aeabi_uldivmod>
 800592e:	4603      	mov	r3, r0
 8005930:	460c      	mov	r4, r1
 8005932:	461a      	mov	r2, r3
 8005934:	4b6a      	ldr	r3, [pc, #424]	; (8005ae0 <UART_SetConfig+0x384>)
 8005936:	fba3 1302 	umull	r1, r3, r3, r2
 800593a:	095b      	lsrs	r3, r3, #5
 800593c:	2164      	movs	r1, #100	; 0x64
 800593e:	fb01 f303 	mul.w	r3, r1, r3
 8005942:	1ad3      	subs	r3, r2, r3
 8005944:	00db      	lsls	r3, r3, #3
 8005946:	3332      	adds	r3, #50	; 0x32
 8005948:	4a65      	ldr	r2, [pc, #404]	; (8005ae0 <UART_SetConfig+0x384>)
 800594a:	fba2 2303 	umull	r2, r3, r2, r3
 800594e:	095b      	lsrs	r3, r3, #5
 8005950:	f003 0207 	and.w	r2, r3, #7
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	4442      	add	r2, r8
 800595a:	609a      	str	r2, [r3, #8]
 800595c:	e26f      	b.n	8005e3e <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800595e:	f7fe facf 	bl	8003f00 <HAL_RCC_GetPCLK1Freq>
 8005962:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005964:	68bb      	ldr	r3, [r7, #8]
 8005966:	461d      	mov	r5, r3
 8005968:	f04f 0600 	mov.w	r6, #0
 800596c:	46a8      	mov	r8, r5
 800596e:	46b1      	mov	r9, r6
 8005970:	eb18 0308 	adds.w	r3, r8, r8
 8005974:	eb49 0409 	adc.w	r4, r9, r9
 8005978:	4698      	mov	r8, r3
 800597a:	46a1      	mov	r9, r4
 800597c:	eb18 0805 	adds.w	r8, r8, r5
 8005980:	eb49 0906 	adc.w	r9, r9, r6
 8005984:	f04f 0100 	mov.w	r1, #0
 8005988:	f04f 0200 	mov.w	r2, #0
 800598c:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8005990:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8005994:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8005998:	4688      	mov	r8, r1
 800599a:	4691      	mov	r9, r2
 800599c:	eb18 0005 	adds.w	r0, r8, r5
 80059a0:	eb49 0106 	adc.w	r1, r9, r6
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	685b      	ldr	r3, [r3, #4]
 80059a8:	461d      	mov	r5, r3
 80059aa:	f04f 0600 	mov.w	r6, #0
 80059ae:	196b      	adds	r3, r5, r5
 80059b0:	eb46 0406 	adc.w	r4, r6, r6
 80059b4:	461a      	mov	r2, r3
 80059b6:	4623      	mov	r3, r4
 80059b8:	f7fa fc82 	bl	80002c0 <__aeabi_uldivmod>
 80059bc:	4603      	mov	r3, r0
 80059be:	460c      	mov	r4, r1
 80059c0:	461a      	mov	r2, r3
 80059c2:	4b47      	ldr	r3, [pc, #284]	; (8005ae0 <UART_SetConfig+0x384>)
 80059c4:	fba3 2302 	umull	r2, r3, r3, r2
 80059c8:	095b      	lsrs	r3, r3, #5
 80059ca:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80059ce:	68bb      	ldr	r3, [r7, #8]
 80059d0:	461d      	mov	r5, r3
 80059d2:	f04f 0600 	mov.w	r6, #0
 80059d6:	46a9      	mov	r9, r5
 80059d8:	46b2      	mov	sl, r6
 80059da:	eb19 0309 	adds.w	r3, r9, r9
 80059de:	eb4a 040a 	adc.w	r4, sl, sl
 80059e2:	4699      	mov	r9, r3
 80059e4:	46a2      	mov	sl, r4
 80059e6:	eb19 0905 	adds.w	r9, r9, r5
 80059ea:	eb4a 0a06 	adc.w	sl, sl, r6
 80059ee:	f04f 0100 	mov.w	r1, #0
 80059f2:	f04f 0200 	mov.w	r2, #0
 80059f6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80059fa:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80059fe:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005a02:	4689      	mov	r9, r1
 8005a04:	4692      	mov	sl, r2
 8005a06:	eb19 0005 	adds.w	r0, r9, r5
 8005a0a:	eb4a 0106 	adc.w	r1, sl, r6
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	685b      	ldr	r3, [r3, #4]
 8005a12:	461d      	mov	r5, r3
 8005a14:	f04f 0600 	mov.w	r6, #0
 8005a18:	196b      	adds	r3, r5, r5
 8005a1a:	eb46 0406 	adc.w	r4, r6, r6
 8005a1e:	461a      	mov	r2, r3
 8005a20:	4623      	mov	r3, r4
 8005a22:	f7fa fc4d 	bl	80002c0 <__aeabi_uldivmod>
 8005a26:	4603      	mov	r3, r0
 8005a28:	460c      	mov	r4, r1
 8005a2a:	461a      	mov	r2, r3
 8005a2c:	4b2c      	ldr	r3, [pc, #176]	; (8005ae0 <UART_SetConfig+0x384>)
 8005a2e:	fba3 1302 	umull	r1, r3, r3, r2
 8005a32:	095b      	lsrs	r3, r3, #5
 8005a34:	2164      	movs	r1, #100	; 0x64
 8005a36:	fb01 f303 	mul.w	r3, r1, r3
 8005a3a:	1ad3      	subs	r3, r2, r3
 8005a3c:	00db      	lsls	r3, r3, #3
 8005a3e:	3332      	adds	r3, #50	; 0x32
 8005a40:	4a27      	ldr	r2, [pc, #156]	; (8005ae0 <UART_SetConfig+0x384>)
 8005a42:	fba2 2303 	umull	r2, r3, r2, r3
 8005a46:	095b      	lsrs	r3, r3, #5
 8005a48:	005b      	lsls	r3, r3, #1
 8005a4a:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005a4e:	4498      	add	r8, r3
 8005a50:	68bb      	ldr	r3, [r7, #8]
 8005a52:	461d      	mov	r5, r3
 8005a54:	f04f 0600 	mov.w	r6, #0
 8005a58:	46a9      	mov	r9, r5
 8005a5a:	46b2      	mov	sl, r6
 8005a5c:	eb19 0309 	adds.w	r3, r9, r9
 8005a60:	eb4a 040a 	adc.w	r4, sl, sl
 8005a64:	4699      	mov	r9, r3
 8005a66:	46a2      	mov	sl, r4
 8005a68:	eb19 0905 	adds.w	r9, r9, r5
 8005a6c:	eb4a 0a06 	adc.w	sl, sl, r6
 8005a70:	f04f 0100 	mov.w	r1, #0
 8005a74:	f04f 0200 	mov.w	r2, #0
 8005a78:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005a7c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005a80:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005a84:	4689      	mov	r9, r1
 8005a86:	4692      	mov	sl, r2
 8005a88:	eb19 0005 	adds.w	r0, r9, r5
 8005a8c:	eb4a 0106 	adc.w	r1, sl, r6
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	685b      	ldr	r3, [r3, #4]
 8005a94:	461d      	mov	r5, r3
 8005a96:	f04f 0600 	mov.w	r6, #0
 8005a9a:	196b      	adds	r3, r5, r5
 8005a9c:	eb46 0406 	adc.w	r4, r6, r6
 8005aa0:	461a      	mov	r2, r3
 8005aa2:	4623      	mov	r3, r4
 8005aa4:	f7fa fc0c 	bl	80002c0 <__aeabi_uldivmod>
 8005aa8:	4603      	mov	r3, r0
 8005aaa:	460c      	mov	r4, r1
 8005aac:	461a      	mov	r2, r3
 8005aae:	4b0c      	ldr	r3, [pc, #48]	; (8005ae0 <UART_SetConfig+0x384>)
 8005ab0:	fba3 1302 	umull	r1, r3, r3, r2
 8005ab4:	095b      	lsrs	r3, r3, #5
 8005ab6:	2164      	movs	r1, #100	; 0x64
 8005ab8:	fb01 f303 	mul.w	r3, r1, r3
 8005abc:	1ad3      	subs	r3, r2, r3
 8005abe:	00db      	lsls	r3, r3, #3
 8005ac0:	3332      	adds	r3, #50	; 0x32
 8005ac2:	4a07      	ldr	r2, [pc, #28]	; (8005ae0 <UART_SetConfig+0x384>)
 8005ac4:	fba2 2303 	umull	r2, r3, r2, r3
 8005ac8:	095b      	lsrs	r3, r3, #5
 8005aca:	f003 0207 	and.w	r2, r3, #7
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	4442      	add	r2, r8
 8005ad4:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8005ad6:	e1b2      	b.n	8005e3e <UART_SetConfig+0x6e2>
 8005ad8:	40011000 	.word	0x40011000
 8005adc:	40011400 	.word	0x40011400
 8005ae0:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	4ad7      	ldr	r2, [pc, #860]	; (8005e48 <UART_SetConfig+0x6ec>)
 8005aea:	4293      	cmp	r3, r2
 8005aec:	d005      	beq.n	8005afa <UART_SetConfig+0x39e>
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	4ad6      	ldr	r2, [pc, #856]	; (8005e4c <UART_SetConfig+0x6f0>)
 8005af4:	4293      	cmp	r3, r2
 8005af6:	f040 80d1 	bne.w	8005c9c <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 8005afa:	f7fe fa15 	bl	8003f28 <HAL_RCC_GetPCLK2Freq>
 8005afe:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005b00:	68bb      	ldr	r3, [r7, #8]
 8005b02:	469a      	mov	sl, r3
 8005b04:	f04f 0b00 	mov.w	fp, #0
 8005b08:	46d0      	mov	r8, sl
 8005b0a:	46d9      	mov	r9, fp
 8005b0c:	eb18 0308 	adds.w	r3, r8, r8
 8005b10:	eb49 0409 	adc.w	r4, r9, r9
 8005b14:	4698      	mov	r8, r3
 8005b16:	46a1      	mov	r9, r4
 8005b18:	eb18 080a 	adds.w	r8, r8, sl
 8005b1c:	eb49 090b 	adc.w	r9, r9, fp
 8005b20:	f04f 0100 	mov.w	r1, #0
 8005b24:	f04f 0200 	mov.w	r2, #0
 8005b28:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8005b2c:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8005b30:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8005b34:	4688      	mov	r8, r1
 8005b36:	4691      	mov	r9, r2
 8005b38:	eb1a 0508 	adds.w	r5, sl, r8
 8005b3c:	eb4b 0609 	adc.w	r6, fp, r9
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	685b      	ldr	r3, [r3, #4]
 8005b44:	4619      	mov	r1, r3
 8005b46:	f04f 0200 	mov.w	r2, #0
 8005b4a:	f04f 0300 	mov.w	r3, #0
 8005b4e:	f04f 0400 	mov.w	r4, #0
 8005b52:	0094      	lsls	r4, r2, #2
 8005b54:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005b58:	008b      	lsls	r3, r1, #2
 8005b5a:	461a      	mov	r2, r3
 8005b5c:	4623      	mov	r3, r4
 8005b5e:	4628      	mov	r0, r5
 8005b60:	4631      	mov	r1, r6
 8005b62:	f7fa fbad 	bl	80002c0 <__aeabi_uldivmod>
 8005b66:	4603      	mov	r3, r0
 8005b68:	460c      	mov	r4, r1
 8005b6a:	461a      	mov	r2, r3
 8005b6c:	4bb8      	ldr	r3, [pc, #736]	; (8005e50 <UART_SetConfig+0x6f4>)
 8005b6e:	fba3 2302 	umull	r2, r3, r3, r2
 8005b72:	095b      	lsrs	r3, r3, #5
 8005b74:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8005b78:	68bb      	ldr	r3, [r7, #8]
 8005b7a:	469b      	mov	fp, r3
 8005b7c:	f04f 0c00 	mov.w	ip, #0
 8005b80:	46d9      	mov	r9, fp
 8005b82:	46e2      	mov	sl, ip
 8005b84:	eb19 0309 	adds.w	r3, r9, r9
 8005b88:	eb4a 040a 	adc.w	r4, sl, sl
 8005b8c:	4699      	mov	r9, r3
 8005b8e:	46a2      	mov	sl, r4
 8005b90:	eb19 090b 	adds.w	r9, r9, fp
 8005b94:	eb4a 0a0c 	adc.w	sl, sl, ip
 8005b98:	f04f 0100 	mov.w	r1, #0
 8005b9c:	f04f 0200 	mov.w	r2, #0
 8005ba0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005ba4:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005ba8:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005bac:	4689      	mov	r9, r1
 8005bae:	4692      	mov	sl, r2
 8005bb0:	eb1b 0509 	adds.w	r5, fp, r9
 8005bb4:	eb4c 060a 	adc.w	r6, ip, sl
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	685b      	ldr	r3, [r3, #4]
 8005bbc:	4619      	mov	r1, r3
 8005bbe:	f04f 0200 	mov.w	r2, #0
 8005bc2:	f04f 0300 	mov.w	r3, #0
 8005bc6:	f04f 0400 	mov.w	r4, #0
 8005bca:	0094      	lsls	r4, r2, #2
 8005bcc:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005bd0:	008b      	lsls	r3, r1, #2
 8005bd2:	461a      	mov	r2, r3
 8005bd4:	4623      	mov	r3, r4
 8005bd6:	4628      	mov	r0, r5
 8005bd8:	4631      	mov	r1, r6
 8005bda:	f7fa fb71 	bl	80002c0 <__aeabi_uldivmod>
 8005bde:	4603      	mov	r3, r0
 8005be0:	460c      	mov	r4, r1
 8005be2:	461a      	mov	r2, r3
 8005be4:	4b9a      	ldr	r3, [pc, #616]	; (8005e50 <UART_SetConfig+0x6f4>)
 8005be6:	fba3 1302 	umull	r1, r3, r3, r2
 8005bea:	095b      	lsrs	r3, r3, #5
 8005bec:	2164      	movs	r1, #100	; 0x64
 8005bee:	fb01 f303 	mul.w	r3, r1, r3
 8005bf2:	1ad3      	subs	r3, r2, r3
 8005bf4:	011b      	lsls	r3, r3, #4
 8005bf6:	3332      	adds	r3, #50	; 0x32
 8005bf8:	4a95      	ldr	r2, [pc, #596]	; (8005e50 <UART_SetConfig+0x6f4>)
 8005bfa:	fba2 2303 	umull	r2, r3, r2, r3
 8005bfe:	095b      	lsrs	r3, r3, #5
 8005c00:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005c04:	4498      	add	r8, r3
 8005c06:	68bb      	ldr	r3, [r7, #8]
 8005c08:	469b      	mov	fp, r3
 8005c0a:	f04f 0c00 	mov.w	ip, #0
 8005c0e:	46d9      	mov	r9, fp
 8005c10:	46e2      	mov	sl, ip
 8005c12:	eb19 0309 	adds.w	r3, r9, r9
 8005c16:	eb4a 040a 	adc.w	r4, sl, sl
 8005c1a:	4699      	mov	r9, r3
 8005c1c:	46a2      	mov	sl, r4
 8005c1e:	eb19 090b 	adds.w	r9, r9, fp
 8005c22:	eb4a 0a0c 	adc.w	sl, sl, ip
 8005c26:	f04f 0100 	mov.w	r1, #0
 8005c2a:	f04f 0200 	mov.w	r2, #0
 8005c2e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005c32:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005c36:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005c3a:	4689      	mov	r9, r1
 8005c3c:	4692      	mov	sl, r2
 8005c3e:	eb1b 0509 	adds.w	r5, fp, r9
 8005c42:	eb4c 060a 	adc.w	r6, ip, sl
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	685b      	ldr	r3, [r3, #4]
 8005c4a:	4619      	mov	r1, r3
 8005c4c:	f04f 0200 	mov.w	r2, #0
 8005c50:	f04f 0300 	mov.w	r3, #0
 8005c54:	f04f 0400 	mov.w	r4, #0
 8005c58:	0094      	lsls	r4, r2, #2
 8005c5a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005c5e:	008b      	lsls	r3, r1, #2
 8005c60:	461a      	mov	r2, r3
 8005c62:	4623      	mov	r3, r4
 8005c64:	4628      	mov	r0, r5
 8005c66:	4631      	mov	r1, r6
 8005c68:	f7fa fb2a 	bl	80002c0 <__aeabi_uldivmod>
 8005c6c:	4603      	mov	r3, r0
 8005c6e:	460c      	mov	r4, r1
 8005c70:	461a      	mov	r2, r3
 8005c72:	4b77      	ldr	r3, [pc, #476]	; (8005e50 <UART_SetConfig+0x6f4>)
 8005c74:	fba3 1302 	umull	r1, r3, r3, r2
 8005c78:	095b      	lsrs	r3, r3, #5
 8005c7a:	2164      	movs	r1, #100	; 0x64
 8005c7c:	fb01 f303 	mul.w	r3, r1, r3
 8005c80:	1ad3      	subs	r3, r2, r3
 8005c82:	011b      	lsls	r3, r3, #4
 8005c84:	3332      	adds	r3, #50	; 0x32
 8005c86:	4a72      	ldr	r2, [pc, #456]	; (8005e50 <UART_SetConfig+0x6f4>)
 8005c88:	fba2 2303 	umull	r2, r3, r2, r3
 8005c8c:	095b      	lsrs	r3, r3, #5
 8005c8e:	f003 020f 	and.w	r2, r3, #15
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	4442      	add	r2, r8
 8005c98:	609a      	str	r2, [r3, #8]
 8005c9a:	e0d0      	b.n	8005e3e <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8005c9c:	f7fe f930 	bl	8003f00 <HAL_RCC_GetPCLK1Freq>
 8005ca0:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005ca2:	68bb      	ldr	r3, [r7, #8]
 8005ca4:	469a      	mov	sl, r3
 8005ca6:	f04f 0b00 	mov.w	fp, #0
 8005caa:	46d0      	mov	r8, sl
 8005cac:	46d9      	mov	r9, fp
 8005cae:	eb18 0308 	adds.w	r3, r8, r8
 8005cb2:	eb49 0409 	adc.w	r4, r9, r9
 8005cb6:	4698      	mov	r8, r3
 8005cb8:	46a1      	mov	r9, r4
 8005cba:	eb18 080a 	adds.w	r8, r8, sl
 8005cbe:	eb49 090b 	adc.w	r9, r9, fp
 8005cc2:	f04f 0100 	mov.w	r1, #0
 8005cc6:	f04f 0200 	mov.w	r2, #0
 8005cca:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8005cce:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8005cd2:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8005cd6:	4688      	mov	r8, r1
 8005cd8:	4691      	mov	r9, r2
 8005cda:	eb1a 0508 	adds.w	r5, sl, r8
 8005cde:	eb4b 0609 	adc.w	r6, fp, r9
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	685b      	ldr	r3, [r3, #4]
 8005ce6:	4619      	mov	r1, r3
 8005ce8:	f04f 0200 	mov.w	r2, #0
 8005cec:	f04f 0300 	mov.w	r3, #0
 8005cf0:	f04f 0400 	mov.w	r4, #0
 8005cf4:	0094      	lsls	r4, r2, #2
 8005cf6:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005cfa:	008b      	lsls	r3, r1, #2
 8005cfc:	461a      	mov	r2, r3
 8005cfe:	4623      	mov	r3, r4
 8005d00:	4628      	mov	r0, r5
 8005d02:	4631      	mov	r1, r6
 8005d04:	f7fa fadc 	bl	80002c0 <__aeabi_uldivmod>
 8005d08:	4603      	mov	r3, r0
 8005d0a:	460c      	mov	r4, r1
 8005d0c:	461a      	mov	r2, r3
 8005d0e:	4b50      	ldr	r3, [pc, #320]	; (8005e50 <UART_SetConfig+0x6f4>)
 8005d10:	fba3 2302 	umull	r2, r3, r3, r2
 8005d14:	095b      	lsrs	r3, r3, #5
 8005d16:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8005d1a:	68bb      	ldr	r3, [r7, #8]
 8005d1c:	469b      	mov	fp, r3
 8005d1e:	f04f 0c00 	mov.w	ip, #0
 8005d22:	46d9      	mov	r9, fp
 8005d24:	46e2      	mov	sl, ip
 8005d26:	eb19 0309 	adds.w	r3, r9, r9
 8005d2a:	eb4a 040a 	adc.w	r4, sl, sl
 8005d2e:	4699      	mov	r9, r3
 8005d30:	46a2      	mov	sl, r4
 8005d32:	eb19 090b 	adds.w	r9, r9, fp
 8005d36:	eb4a 0a0c 	adc.w	sl, sl, ip
 8005d3a:	f04f 0100 	mov.w	r1, #0
 8005d3e:	f04f 0200 	mov.w	r2, #0
 8005d42:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005d46:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005d4a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005d4e:	4689      	mov	r9, r1
 8005d50:	4692      	mov	sl, r2
 8005d52:	eb1b 0509 	adds.w	r5, fp, r9
 8005d56:	eb4c 060a 	adc.w	r6, ip, sl
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	685b      	ldr	r3, [r3, #4]
 8005d5e:	4619      	mov	r1, r3
 8005d60:	f04f 0200 	mov.w	r2, #0
 8005d64:	f04f 0300 	mov.w	r3, #0
 8005d68:	f04f 0400 	mov.w	r4, #0
 8005d6c:	0094      	lsls	r4, r2, #2
 8005d6e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005d72:	008b      	lsls	r3, r1, #2
 8005d74:	461a      	mov	r2, r3
 8005d76:	4623      	mov	r3, r4
 8005d78:	4628      	mov	r0, r5
 8005d7a:	4631      	mov	r1, r6
 8005d7c:	f7fa faa0 	bl	80002c0 <__aeabi_uldivmod>
 8005d80:	4603      	mov	r3, r0
 8005d82:	460c      	mov	r4, r1
 8005d84:	461a      	mov	r2, r3
 8005d86:	4b32      	ldr	r3, [pc, #200]	; (8005e50 <UART_SetConfig+0x6f4>)
 8005d88:	fba3 1302 	umull	r1, r3, r3, r2
 8005d8c:	095b      	lsrs	r3, r3, #5
 8005d8e:	2164      	movs	r1, #100	; 0x64
 8005d90:	fb01 f303 	mul.w	r3, r1, r3
 8005d94:	1ad3      	subs	r3, r2, r3
 8005d96:	011b      	lsls	r3, r3, #4
 8005d98:	3332      	adds	r3, #50	; 0x32
 8005d9a:	4a2d      	ldr	r2, [pc, #180]	; (8005e50 <UART_SetConfig+0x6f4>)
 8005d9c:	fba2 2303 	umull	r2, r3, r2, r3
 8005da0:	095b      	lsrs	r3, r3, #5
 8005da2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005da6:	4498      	add	r8, r3
 8005da8:	68bb      	ldr	r3, [r7, #8]
 8005daa:	469b      	mov	fp, r3
 8005dac:	f04f 0c00 	mov.w	ip, #0
 8005db0:	46d9      	mov	r9, fp
 8005db2:	46e2      	mov	sl, ip
 8005db4:	eb19 0309 	adds.w	r3, r9, r9
 8005db8:	eb4a 040a 	adc.w	r4, sl, sl
 8005dbc:	4699      	mov	r9, r3
 8005dbe:	46a2      	mov	sl, r4
 8005dc0:	eb19 090b 	adds.w	r9, r9, fp
 8005dc4:	eb4a 0a0c 	adc.w	sl, sl, ip
 8005dc8:	f04f 0100 	mov.w	r1, #0
 8005dcc:	f04f 0200 	mov.w	r2, #0
 8005dd0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005dd4:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005dd8:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005ddc:	4689      	mov	r9, r1
 8005dde:	4692      	mov	sl, r2
 8005de0:	eb1b 0509 	adds.w	r5, fp, r9
 8005de4:	eb4c 060a 	adc.w	r6, ip, sl
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	685b      	ldr	r3, [r3, #4]
 8005dec:	4619      	mov	r1, r3
 8005dee:	f04f 0200 	mov.w	r2, #0
 8005df2:	f04f 0300 	mov.w	r3, #0
 8005df6:	f04f 0400 	mov.w	r4, #0
 8005dfa:	0094      	lsls	r4, r2, #2
 8005dfc:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005e00:	008b      	lsls	r3, r1, #2
 8005e02:	461a      	mov	r2, r3
 8005e04:	4623      	mov	r3, r4
 8005e06:	4628      	mov	r0, r5
 8005e08:	4631      	mov	r1, r6
 8005e0a:	f7fa fa59 	bl	80002c0 <__aeabi_uldivmod>
 8005e0e:	4603      	mov	r3, r0
 8005e10:	460c      	mov	r4, r1
 8005e12:	461a      	mov	r2, r3
 8005e14:	4b0e      	ldr	r3, [pc, #56]	; (8005e50 <UART_SetConfig+0x6f4>)
 8005e16:	fba3 1302 	umull	r1, r3, r3, r2
 8005e1a:	095b      	lsrs	r3, r3, #5
 8005e1c:	2164      	movs	r1, #100	; 0x64
 8005e1e:	fb01 f303 	mul.w	r3, r1, r3
 8005e22:	1ad3      	subs	r3, r2, r3
 8005e24:	011b      	lsls	r3, r3, #4
 8005e26:	3332      	adds	r3, #50	; 0x32
 8005e28:	4a09      	ldr	r2, [pc, #36]	; (8005e50 <UART_SetConfig+0x6f4>)
 8005e2a:	fba2 2303 	umull	r2, r3, r2, r3
 8005e2e:	095b      	lsrs	r3, r3, #5
 8005e30:	f003 020f 	and.w	r2, r3, #15
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	4442      	add	r2, r8
 8005e3a:	609a      	str	r2, [r3, #8]
}
 8005e3c:	e7ff      	b.n	8005e3e <UART_SetConfig+0x6e2>
 8005e3e:	bf00      	nop
 8005e40:	3714      	adds	r7, #20
 8005e42:	46bd      	mov	sp, r7
 8005e44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e48:	40011000 	.word	0x40011000
 8005e4c:	40011400 	.word	0x40011400
 8005e50:	51eb851f 	.word	0x51eb851f

08005e54 <__errno>:
 8005e54:	4b01      	ldr	r3, [pc, #4]	; (8005e5c <__errno+0x8>)
 8005e56:	6818      	ldr	r0, [r3, #0]
 8005e58:	4770      	bx	lr
 8005e5a:	bf00      	nop
 8005e5c:	20000020 	.word	0x20000020

08005e60 <__libc_init_array>:
 8005e60:	b570      	push	{r4, r5, r6, lr}
 8005e62:	4e0d      	ldr	r6, [pc, #52]	; (8005e98 <__libc_init_array+0x38>)
 8005e64:	4c0d      	ldr	r4, [pc, #52]	; (8005e9c <__libc_init_array+0x3c>)
 8005e66:	1ba4      	subs	r4, r4, r6
 8005e68:	10a4      	asrs	r4, r4, #2
 8005e6a:	2500      	movs	r5, #0
 8005e6c:	42a5      	cmp	r5, r4
 8005e6e:	d109      	bne.n	8005e84 <__libc_init_array+0x24>
 8005e70:	4e0b      	ldr	r6, [pc, #44]	; (8005ea0 <__libc_init_array+0x40>)
 8005e72:	4c0c      	ldr	r4, [pc, #48]	; (8005ea4 <__libc_init_array+0x44>)
 8005e74:	f000 fc26 	bl	80066c4 <_init>
 8005e78:	1ba4      	subs	r4, r4, r6
 8005e7a:	10a4      	asrs	r4, r4, #2
 8005e7c:	2500      	movs	r5, #0
 8005e7e:	42a5      	cmp	r5, r4
 8005e80:	d105      	bne.n	8005e8e <__libc_init_array+0x2e>
 8005e82:	bd70      	pop	{r4, r5, r6, pc}
 8005e84:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005e88:	4798      	blx	r3
 8005e8a:	3501      	adds	r5, #1
 8005e8c:	e7ee      	b.n	8005e6c <__libc_init_array+0xc>
 8005e8e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005e92:	4798      	blx	r3
 8005e94:	3501      	adds	r5, #1
 8005e96:	e7f2      	b.n	8005e7e <__libc_init_array+0x1e>
 8005e98:	08006dd4 	.word	0x08006dd4
 8005e9c:	08006dd4 	.word	0x08006dd4
 8005ea0:	08006dd4 	.word	0x08006dd4
 8005ea4:	08006dd8 	.word	0x08006dd8

08005ea8 <memcpy>:
 8005ea8:	b510      	push	{r4, lr}
 8005eaa:	1e43      	subs	r3, r0, #1
 8005eac:	440a      	add	r2, r1
 8005eae:	4291      	cmp	r1, r2
 8005eb0:	d100      	bne.n	8005eb4 <memcpy+0xc>
 8005eb2:	bd10      	pop	{r4, pc}
 8005eb4:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005eb8:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005ebc:	e7f7      	b.n	8005eae <memcpy+0x6>

08005ebe <memmove>:
 8005ebe:	4288      	cmp	r0, r1
 8005ec0:	b510      	push	{r4, lr}
 8005ec2:	eb01 0302 	add.w	r3, r1, r2
 8005ec6:	d807      	bhi.n	8005ed8 <memmove+0x1a>
 8005ec8:	1e42      	subs	r2, r0, #1
 8005eca:	4299      	cmp	r1, r3
 8005ecc:	d00a      	beq.n	8005ee4 <memmove+0x26>
 8005ece:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005ed2:	f802 4f01 	strb.w	r4, [r2, #1]!
 8005ed6:	e7f8      	b.n	8005eca <memmove+0xc>
 8005ed8:	4283      	cmp	r3, r0
 8005eda:	d9f5      	bls.n	8005ec8 <memmove+0xa>
 8005edc:	1881      	adds	r1, r0, r2
 8005ede:	1ad2      	subs	r2, r2, r3
 8005ee0:	42d3      	cmn	r3, r2
 8005ee2:	d100      	bne.n	8005ee6 <memmove+0x28>
 8005ee4:	bd10      	pop	{r4, pc}
 8005ee6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005eea:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8005eee:	e7f7      	b.n	8005ee0 <memmove+0x22>

08005ef0 <memset>:
 8005ef0:	4402      	add	r2, r0
 8005ef2:	4603      	mov	r3, r0
 8005ef4:	4293      	cmp	r3, r2
 8005ef6:	d100      	bne.n	8005efa <memset+0xa>
 8005ef8:	4770      	bx	lr
 8005efa:	f803 1b01 	strb.w	r1, [r3], #1
 8005efe:	e7f9      	b.n	8005ef4 <memset+0x4>

08005f00 <siprintf>:
 8005f00:	b40e      	push	{r1, r2, r3}
 8005f02:	b500      	push	{lr}
 8005f04:	b09c      	sub	sp, #112	; 0x70
 8005f06:	ab1d      	add	r3, sp, #116	; 0x74
 8005f08:	9002      	str	r0, [sp, #8]
 8005f0a:	9006      	str	r0, [sp, #24]
 8005f0c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005f10:	4809      	ldr	r0, [pc, #36]	; (8005f38 <siprintf+0x38>)
 8005f12:	9107      	str	r1, [sp, #28]
 8005f14:	9104      	str	r1, [sp, #16]
 8005f16:	4909      	ldr	r1, [pc, #36]	; (8005f3c <siprintf+0x3c>)
 8005f18:	f853 2b04 	ldr.w	r2, [r3], #4
 8005f1c:	9105      	str	r1, [sp, #20]
 8005f1e:	6800      	ldr	r0, [r0, #0]
 8005f20:	9301      	str	r3, [sp, #4]
 8005f22:	a902      	add	r1, sp, #8
 8005f24:	f000 f866 	bl	8005ff4 <_svfiprintf_r>
 8005f28:	9b02      	ldr	r3, [sp, #8]
 8005f2a:	2200      	movs	r2, #0
 8005f2c:	701a      	strb	r2, [r3, #0]
 8005f2e:	b01c      	add	sp, #112	; 0x70
 8005f30:	f85d eb04 	ldr.w	lr, [sp], #4
 8005f34:	b003      	add	sp, #12
 8005f36:	4770      	bx	lr
 8005f38:	20000020 	.word	0x20000020
 8005f3c:	ffff0208 	.word	0xffff0208

08005f40 <__ssputs_r>:
 8005f40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005f44:	688e      	ldr	r6, [r1, #8]
 8005f46:	429e      	cmp	r6, r3
 8005f48:	4682      	mov	sl, r0
 8005f4a:	460c      	mov	r4, r1
 8005f4c:	4690      	mov	r8, r2
 8005f4e:	4699      	mov	r9, r3
 8005f50:	d837      	bhi.n	8005fc2 <__ssputs_r+0x82>
 8005f52:	898a      	ldrh	r2, [r1, #12]
 8005f54:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005f58:	d031      	beq.n	8005fbe <__ssputs_r+0x7e>
 8005f5a:	6825      	ldr	r5, [r4, #0]
 8005f5c:	6909      	ldr	r1, [r1, #16]
 8005f5e:	1a6f      	subs	r7, r5, r1
 8005f60:	6965      	ldr	r5, [r4, #20]
 8005f62:	2302      	movs	r3, #2
 8005f64:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005f68:	fb95 f5f3 	sdiv	r5, r5, r3
 8005f6c:	f109 0301 	add.w	r3, r9, #1
 8005f70:	443b      	add	r3, r7
 8005f72:	429d      	cmp	r5, r3
 8005f74:	bf38      	it	cc
 8005f76:	461d      	movcc	r5, r3
 8005f78:	0553      	lsls	r3, r2, #21
 8005f7a:	d530      	bpl.n	8005fde <__ssputs_r+0x9e>
 8005f7c:	4629      	mov	r1, r5
 8005f7e:	f000 fb07 	bl	8006590 <_malloc_r>
 8005f82:	4606      	mov	r6, r0
 8005f84:	b950      	cbnz	r0, 8005f9c <__ssputs_r+0x5c>
 8005f86:	230c      	movs	r3, #12
 8005f88:	f8ca 3000 	str.w	r3, [sl]
 8005f8c:	89a3      	ldrh	r3, [r4, #12]
 8005f8e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005f92:	81a3      	strh	r3, [r4, #12]
 8005f94:	f04f 30ff 	mov.w	r0, #4294967295
 8005f98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005f9c:	463a      	mov	r2, r7
 8005f9e:	6921      	ldr	r1, [r4, #16]
 8005fa0:	f7ff ff82 	bl	8005ea8 <memcpy>
 8005fa4:	89a3      	ldrh	r3, [r4, #12]
 8005fa6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8005faa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005fae:	81a3      	strh	r3, [r4, #12]
 8005fb0:	6126      	str	r6, [r4, #16]
 8005fb2:	6165      	str	r5, [r4, #20]
 8005fb4:	443e      	add	r6, r7
 8005fb6:	1bed      	subs	r5, r5, r7
 8005fb8:	6026      	str	r6, [r4, #0]
 8005fba:	60a5      	str	r5, [r4, #8]
 8005fbc:	464e      	mov	r6, r9
 8005fbe:	454e      	cmp	r6, r9
 8005fc0:	d900      	bls.n	8005fc4 <__ssputs_r+0x84>
 8005fc2:	464e      	mov	r6, r9
 8005fc4:	4632      	mov	r2, r6
 8005fc6:	4641      	mov	r1, r8
 8005fc8:	6820      	ldr	r0, [r4, #0]
 8005fca:	f7ff ff78 	bl	8005ebe <memmove>
 8005fce:	68a3      	ldr	r3, [r4, #8]
 8005fd0:	1b9b      	subs	r3, r3, r6
 8005fd2:	60a3      	str	r3, [r4, #8]
 8005fd4:	6823      	ldr	r3, [r4, #0]
 8005fd6:	441e      	add	r6, r3
 8005fd8:	6026      	str	r6, [r4, #0]
 8005fda:	2000      	movs	r0, #0
 8005fdc:	e7dc      	b.n	8005f98 <__ssputs_r+0x58>
 8005fde:	462a      	mov	r2, r5
 8005fe0:	f000 fb30 	bl	8006644 <_realloc_r>
 8005fe4:	4606      	mov	r6, r0
 8005fe6:	2800      	cmp	r0, #0
 8005fe8:	d1e2      	bne.n	8005fb0 <__ssputs_r+0x70>
 8005fea:	6921      	ldr	r1, [r4, #16]
 8005fec:	4650      	mov	r0, sl
 8005fee:	f000 fa81 	bl	80064f4 <_free_r>
 8005ff2:	e7c8      	b.n	8005f86 <__ssputs_r+0x46>

08005ff4 <_svfiprintf_r>:
 8005ff4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ff8:	461d      	mov	r5, r3
 8005ffa:	898b      	ldrh	r3, [r1, #12]
 8005ffc:	061f      	lsls	r7, r3, #24
 8005ffe:	b09d      	sub	sp, #116	; 0x74
 8006000:	4680      	mov	r8, r0
 8006002:	460c      	mov	r4, r1
 8006004:	4616      	mov	r6, r2
 8006006:	d50f      	bpl.n	8006028 <_svfiprintf_r+0x34>
 8006008:	690b      	ldr	r3, [r1, #16]
 800600a:	b96b      	cbnz	r3, 8006028 <_svfiprintf_r+0x34>
 800600c:	2140      	movs	r1, #64	; 0x40
 800600e:	f000 fabf 	bl	8006590 <_malloc_r>
 8006012:	6020      	str	r0, [r4, #0]
 8006014:	6120      	str	r0, [r4, #16]
 8006016:	b928      	cbnz	r0, 8006024 <_svfiprintf_r+0x30>
 8006018:	230c      	movs	r3, #12
 800601a:	f8c8 3000 	str.w	r3, [r8]
 800601e:	f04f 30ff 	mov.w	r0, #4294967295
 8006022:	e0c8      	b.n	80061b6 <_svfiprintf_r+0x1c2>
 8006024:	2340      	movs	r3, #64	; 0x40
 8006026:	6163      	str	r3, [r4, #20]
 8006028:	2300      	movs	r3, #0
 800602a:	9309      	str	r3, [sp, #36]	; 0x24
 800602c:	2320      	movs	r3, #32
 800602e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006032:	2330      	movs	r3, #48	; 0x30
 8006034:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006038:	9503      	str	r5, [sp, #12]
 800603a:	f04f 0b01 	mov.w	fp, #1
 800603e:	4637      	mov	r7, r6
 8006040:	463d      	mov	r5, r7
 8006042:	f815 3b01 	ldrb.w	r3, [r5], #1
 8006046:	b10b      	cbz	r3, 800604c <_svfiprintf_r+0x58>
 8006048:	2b25      	cmp	r3, #37	; 0x25
 800604a:	d13e      	bne.n	80060ca <_svfiprintf_r+0xd6>
 800604c:	ebb7 0a06 	subs.w	sl, r7, r6
 8006050:	d00b      	beq.n	800606a <_svfiprintf_r+0x76>
 8006052:	4653      	mov	r3, sl
 8006054:	4632      	mov	r2, r6
 8006056:	4621      	mov	r1, r4
 8006058:	4640      	mov	r0, r8
 800605a:	f7ff ff71 	bl	8005f40 <__ssputs_r>
 800605e:	3001      	adds	r0, #1
 8006060:	f000 80a4 	beq.w	80061ac <_svfiprintf_r+0x1b8>
 8006064:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006066:	4453      	add	r3, sl
 8006068:	9309      	str	r3, [sp, #36]	; 0x24
 800606a:	783b      	ldrb	r3, [r7, #0]
 800606c:	2b00      	cmp	r3, #0
 800606e:	f000 809d 	beq.w	80061ac <_svfiprintf_r+0x1b8>
 8006072:	2300      	movs	r3, #0
 8006074:	f04f 32ff 	mov.w	r2, #4294967295
 8006078:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800607c:	9304      	str	r3, [sp, #16]
 800607e:	9307      	str	r3, [sp, #28]
 8006080:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006084:	931a      	str	r3, [sp, #104]	; 0x68
 8006086:	462f      	mov	r7, r5
 8006088:	2205      	movs	r2, #5
 800608a:	f817 1b01 	ldrb.w	r1, [r7], #1
 800608e:	4850      	ldr	r0, [pc, #320]	; (80061d0 <_svfiprintf_r+0x1dc>)
 8006090:	f7fa f8c6 	bl	8000220 <memchr>
 8006094:	9b04      	ldr	r3, [sp, #16]
 8006096:	b9d0      	cbnz	r0, 80060ce <_svfiprintf_r+0xda>
 8006098:	06d9      	lsls	r1, r3, #27
 800609a:	bf44      	itt	mi
 800609c:	2220      	movmi	r2, #32
 800609e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80060a2:	071a      	lsls	r2, r3, #28
 80060a4:	bf44      	itt	mi
 80060a6:	222b      	movmi	r2, #43	; 0x2b
 80060a8:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80060ac:	782a      	ldrb	r2, [r5, #0]
 80060ae:	2a2a      	cmp	r2, #42	; 0x2a
 80060b0:	d015      	beq.n	80060de <_svfiprintf_r+0xea>
 80060b2:	9a07      	ldr	r2, [sp, #28]
 80060b4:	462f      	mov	r7, r5
 80060b6:	2000      	movs	r0, #0
 80060b8:	250a      	movs	r5, #10
 80060ba:	4639      	mov	r1, r7
 80060bc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80060c0:	3b30      	subs	r3, #48	; 0x30
 80060c2:	2b09      	cmp	r3, #9
 80060c4:	d94d      	bls.n	8006162 <_svfiprintf_r+0x16e>
 80060c6:	b1b8      	cbz	r0, 80060f8 <_svfiprintf_r+0x104>
 80060c8:	e00f      	b.n	80060ea <_svfiprintf_r+0xf6>
 80060ca:	462f      	mov	r7, r5
 80060cc:	e7b8      	b.n	8006040 <_svfiprintf_r+0x4c>
 80060ce:	4a40      	ldr	r2, [pc, #256]	; (80061d0 <_svfiprintf_r+0x1dc>)
 80060d0:	1a80      	subs	r0, r0, r2
 80060d2:	fa0b f000 	lsl.w	r0, fp, r0
 80060d6:	4318      	orrs	r0, r3
 80060d8:	9004      	str	r0, [sp, #16]
 80060da:	463d      	mov	r5, r7
 80060dc:	e7d3      	b.n	8006086 <_svfiprintf_r+0x92>
 80060de:	9a03      	ldr	r2, [sp, #12]
 80060e0:	1d11      	adds	r1, r2, #4
 80060e2:	6812      	ldr	r2, [r2, #0]
 80060e4:	9103      	str	r1, [sp, #12]
 80060e6:	2a00      	cmp	r2, #0
 80060e8:	db01      	blt.n	80060ee <_svfiprintf_r+0xfa>
 80060ea:	9207      	str	r2, [sp, #28]
 80060ec:	e004      	b.n	80060f8 <_svfiprintf_r+0x104>
 80060ee:	4252      	negs	r2, r2
 80060f0:	f043 0302 	orr.w	r3, r3, #2
 80060f4:	9207      	str	r2, [sp, #28]
 80060f6:	9304      	str	r3, [sp, #16]
 80060f8:	783b      	ldrb	r3, [r7, #0]
 80060fa:	2b2e      	cmp	r3, #46	; 0x2e
 80060fc:	d10c      	bne.n	8006118 <_svfiprintf_r+0x124>
 80060fe:	787b      	ldrb	r3, [r7, #1]
 8006100:	2b2a      	cmp	r3, #42	; 0x2a
 8006102:	d133      	bne.n	800616c <_svfiprintf_r+0x178>
 8006104:	9b03      	ldr	r3, [sp, #12]
 8006106:	1d1a      	adds	r2, r3, #4
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	9203      	str	r2, [sp, #12]
 800610c:	2b00      	cmp	r3, #0
 800610e:	bfb8      	it	lt
 8006110:	f04f 33ff 	movlt.w	r3, #4294967295
 8006114:	3702      	adds	r7, #2
 8006116:	9305      	str	r3, [sp, #20]
 8006118:	4d2e      	ldr	r5, [pc, #184]	; (80061d4 <_svfiprintf_r+0x1e0>)
 800611a:	7839      	ldrb	r1, [r7, #0]
 800611c:	2203      	movs	r2, #3
 800611e:	4628      	mov	r0, r5
 8006120:	f7fa f87e 	bl	8000220 <memchr>
 8006124:	b138      	cbz	r0, 8006136 <_svfiprintf_r+0x142>
 8006126:	2340      	movs	r3, #64	; 0x40
 8006128:	1b40      	subs	r0, r0, r5
 800612a:	fa03 f000 	lsl.w	r0, r3, r0
 800612e:	9b04      	ldr	r3, [sp, #16]
 8006130:	4303      	orrs	r3, r0
 8006132:	3701      	adds	r7, #1
 8006134:	9304      	str	r3, [sp, #16]
 8006136:	7839      	ldrb	r1, [r7, #0]
 8006138:	4827      	ldr	r0, [pc, #156]	; (80061d8 <_svfiprintf_r+0x1e4>)
 800613a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800613e:	2206      	movs	r2, #6
 8006140:	1c7e      	adds	r6, r7, #1
 8006142:	f7fa f86d 	bl	8000220 <memchr>
 8006146:	2800      	cmp	r0, #0
 8006148:	d038      	beq.n	80061bc <_svfiprintf_r+0x1c8>
 800614a:	4b24      	ldr	r3, [pc, #144]	; (80061dc <_svfiprintf_r+0x1e8>)
 800614c:	bb13      	cbnz	r3, 8006194 <_svfiprintf_r+0x1a0>
 800614e:	9b03      	ldr	r3, [sp, #12]
 8006150:	3307      	adds	r3, #7
 8006152:	f023 0307 	bic.w	r3, r3, #7
 8006156:	3308      	adds	r3, #8
 8006158:	9303      	str	r3, [sp, #12]
 800615a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800615c:	444b      	add	r3, r9
 800615e:	9309      	str	r3, [sp, #36]	; 0x24
 8006160:	e76d      	b.n	800603e <_svfiprintf_r+0x4a>
 8006162:	fb05 3202 	mla	r2, r5, r2, r3
 8006166:	2001      	movs	r0, #1
 8006168:	460f      	mov	r7, r1
 800616a:	e7a6      	b.n	80060ba <_svfiprintf_r+0xc6>
 800616c:	2300      	movs	r3, #0
 800616e:	3701      	adds	r7, #1
 8006170:	9305      	str	r3, [sp, #20]
 8006172:	4619      	mov	r1, r3
 8006174:	250a      	movs	r5, #10
 8006176:	4638      	mov	r0, r7
 8006178:	f810 2b01 	ldrb.w	r2, [r0], #1
 800617c:	3a30      	subs	r2, #48	; 0x30
 800617e:	2a09      	cmp	r2, #9
 8006180:	d903      	bls.n	800618a <_svfiprintf_r+0x196>
 8006182:	2b00      	cmp	r3, #0
 8006184:	d0c8      	beq.n	8006118 <_svfiprintf_r+0x124>
 8006186:	9105      	str	r1, [sp, #20]
 8006188:	e7c6      	b.n	8006118 <_svfiprintf_r+0x124>
 800618a:	fb05 2101 	mla	r1, r5, r1, r2
 800618e:	2301      	movs	r3, #1
 8006190:	4607      	mov	r7, r0
 8006192:	e7f0      	b.n	8006176 <_svfiprintf_r+0x182>
 8006194:	ab03      	add	r3, sp, #12
 8006196:	9300      	str	r3, [sp, #0]
 8006198:	4622      	mov	r2, r4
 800619a:	4b11      	ldr	r3, [pc, #68]	; (80061e0 <_svfiprintf_r+0x1ec>)
 800619c:	a904      	add	r1, sp, #16
 800619e:	4640      	mov	r0, r8
 80061a0:	f3af 8000 	nop.w
 80061a4:	f1b0 3fff 	cmp.w	r0, #4294967295
 80061a8:	4681      	mov	r9, r0
 80061aa:	d1d6      	bne.n	800615a <_svfiprintf_r+0x166>
 80061ac:	89a3      	ldrh	r3, [r4, #12]
 80061ae:	065b      	lsls	r3, r3, #25
 80061b0:	f53f af35 	bmi.w	800601e <_svfiprintf_r+0x2a>
 80061b4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80061b6:	b01d      	add	sp, #116	; 0x74
 80061b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80061bc:	ab03      	add	r3, sp, #12
 80061be:	9300      	str	r3, [sp, #0]
 80061c0:	4622      	mov	r2, r4
 80061c2:	4b07      	ldr	r3, [pc, #28]	; (80061e0 <_svfiprintf_r+0x1ec>)
 80061c4:	a904      	add	r1, sp, #16
 80061c6:	4640      	mov	r0, r8
 80061c8:	f000 f882 	bl	80062d0 <_printf_i>
 80061cc:	e7ea      	b.n	80061a4 <_svfiprintf_r+0x1b0>
 80061ce:	bf00      	nop
 80061d0:	08006d98 	.word	0x08006d98
 80061d4:	08006d9e 	.word	0x08006d9e
 80061d8:	08006da2 	.word	0x08006da2
 80061dc:	00000000 	.word	0x00000000
 80061e0:	08005f41 	.word	0x08005f41

080061e4 <_printf_common>:
 80061e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80061e8:	4691      	mov	r9, r2
 80061ea:	461f      	mov	r7, r3
 80061ec:	688a      	ldr	r2, [r1, #8]
 80061ee:	690b      	ldr	r3, [r1, #16]
 80061f0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80061f4:	4293      	cmp	r3, r2
 80061f6:	bfb8      	it	lt
 80061f8:	4613      	movlt	r3, r2
 80061fa:	f8c9 3000 	str.w	r3, [r9]
 80061fe:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006202:	4606      	mov	r6, r0
 8006204:	460c      	mov	r4, r1
 8006206:	b112      	cbz	r2, 800620e <_printf_common+0x2a>
 8006208:	3301      	adds	r3, #1
 800620a:	f8c9 3000 	str.w	r3, [r9]
 800620e:	6823      	ldr	r3, [r4, #0]
 8006210:	0699      	lsls	r1, r3, #26
 8006212:	bf42      	ittt	mi
 8006214:	f8d9 3000 	ldrmi.w	r3, [r9]
 8006218:	3302      	addmi	r3, #2
 800621a:	f8c9 3000 	strmi.w	r3, [r9]
 800621e:	6825      	ldr	r5, [r4, #0]
 8006220:	f015 0506 	ands.w	r5, r5, #6
 8006224:	d107      	bne.n	8006236 <_printf_common+0x52>
 8006226:	f104 0a19 	add.w	sl, r4, #25
 800622a:	68e3      	ldr	r3, [r4, #12]
 800622c:	f8d9 2000 	ldr.w	r2, [r9]
 8006230:	1a9b      	subs	r3, r3, r2
 8006232:	42ab      	cmp	r3, r5
 8006234:	dc28      	bgt.n	8006288 <_printf_common+0xa4>
 8006236:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800623a:	6822      	ldr	r2, [r4, #0]
 800623c:	3300      	adds	r3, #0
 800623e:	bf18      	it	ne
 8006240:	2301      	movne	r3, #1
 8006242:	0692      	lsls	r2, r2, #26
 8006244:	d42d      	bmi.n	80062a2 <_printf_common+0xbe>
 8006246:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800624a:	4639      	mov	r1, r7
 800624c:	4630      	mov	r0, r6
 800624e:	47c0      	blx	r8
 8006250:	3001      	adds	r0, #1
 8006252:	d020      	beq.n	8006296 <_printf_common+0xb2>
 8006254:	6823      	ldr	r3, [r4, #0]
 8006256:	68e5      	ldr	r5, [r4, #12]
 8006258:	f8d9 2000 	ldr.w	r2, [r9]
 800625c:	f003 0306 	and.w	r3, r3, #6
 8006260:	2b04      	cmp	r3, #4
 8006262:	bf08      	it	eq
 8006264:	1aad      	subeq	r5, r5, r2
 8006266:	68a3      	ldr	r3, [r4, #8]
 8006268:	6922      	ldr	r2, [r4, #16]
 800626a:	bf0c      	ite	eq
 800626c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006270:	2500      	movne	r5, #0
 8006272:	4293      	cmp	r3, r2
 8006274:	bfc4      	itt	gt
 8006276:	1a9b      	subgt	r3, r3, r2
 8006278:	18ed      	addgt	r5, r5, r3
 800627a:	f04f 0900 	mov.w	r9, #0
 800627e:	341a      	adds	r4, #26
 8006280:	454d      	cmp	r5, r9
 8006282:	d11a      	bne.n	80062ba <_printf_common+0xd6>
 8006284:	2000      	movs	r0, #0
 8006286:	e008      	b.n	800629a <_printf_common+0xb6>
 8006288:	2301      	movs	r3, #1
 800628a:	4652      	mov	r2, sl
 800628c:	4639      	mov	r1, r7
 800628e:	4630      	mov	r0, r6
 8006290:	47c0      	blx	r8
 8006292:	3001      	adds	r0, #1
 8006294:	d103      	bne.n	800629e <_printf_common+0xba>
 8006296:	f04f 30ff 	mov.w	r0, #4294967295
 800629a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800629e:	3501      	adds	r5, #1
 80062a0:	e7c3      	b.n	800622a <_printf_common+0x46>
 80062a2:	18e1      	adds	r1, r4, r3
 80062a4:	1c5a      	adds	r2, r3, #1
 80062a6:	2030      	movs	r0, #48	; 0x30
 80062a8:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80062ac:	4422      	add	r2, r4
 80062ae:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80062b2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80062b6:	3302      	adds	r3, #2
 80062b8:	e7c5      	b.n	8006246 <_printf_common+0x62>
 80062ba:	2301      	movs	r3, #1
 80062bc:	4622      	mov	r2, r4
 80062be:	4639      	mov	r1, r7
 80062c0:	4630      	mov	r0, r6
 80062c2:	47c0      	blx	r8
 80062c4:	3001      	adds	r0, #1
 80062c6:	d0e6      	beq.n	8006296 <_printf_common+0xb2>
 80062c8:	f109 0901 	add.w	r9, r9, #1
 80062cc:	e7d8      	b.n	8006280 <_printf_common+0x9c>
	...

080062d0 <_printf_i>:
 80062d0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80062d4:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80062d8:	460c      	mov	r4, r1
 80062da:	7e09      	ldrb	r1, [r1, #24]
 80062dc:	b085      	sub	sp, #20
 80062de:	296e      	cmp	r1, #110	; 0x6e
 80062e0:	4617      	mov	r7, r2
 80062e2:	4606      	mov	r6, r0
 80062e4:	4698      	mov	r8, r3
 80062e6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80062e8:	f000 80b3 	beq.w	8006452 <_printf_i+0x182>
 80062ec:	d822      	bhi.n	8006334 <_printf_i+0x64>
 80062ee:	2963      	cmp	r1, #99	; 0x63
 80062f0:	d036      	beq.n	8006360 <_printf_i+0x90>
 80062f2:	d80a      	bhi.n	800630a <_printf_i+0x3a>
 80062f4:	2900      	cmp	r1, #0
 80062f6:	f000 80b9 	beq.w	800646c <_printf_i+0x19c>
 80062fa:	2958      	cmp	r1, #88	; 0x58
 80062fc:	f000 8083 	beq.w	8006406 <_printf_i+0x136>
 8006300:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006304:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8006308:	e032      	b.n	8006370 <_printf_i+0xa0>
 800630a:	2964      	cmp	r1, #100	; 0x64
 800630c:	d001      	beq.n	8006312 <_printf_i+0x42>
 800630e:	2969      	cmp	r1, #105	; 0x69
 8006310:	d1f6      	bne.n	8006300 <_printf_i+0x30>
 8006312:	6820      	ldr	r0, [r4, #0]
 8006314:	6813      	ldr	r3, [r2, #0]
 8006316:	0605      	lsls	r5, r0, #24
 8006318:	f103 0104 	add.w	r1, r3, #4
 800631c:	d52a      	bpl.n	8006374 <_printf_i+0xa4>
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	6011      	str	r1, [r2, #0]
 8006322:	2b00      	cmp	r3, #0
 8006324:	da03      	bge.n	800632e <_printf_i+0x5e>
 8006326:	222d      	movs	r2, #45	; 0x2d
 8006328:	425b      	negs	r3, r3
 800632a:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800632e:	486f      	ldr	r0, [pc, #444]	; (80064ec <_printf_i+0x21c>)
 8006330:	220a      	movs	r2, #10
 8006332:	e039      	b.n	80063a8 <_printf_i+0xd8>
 8006334:	2973      	cmp	r1, #115	; 0x73
 8006336:	f000 809d 	beq.w	8006474 <_printf_i+0x1a4>
 800633a:	d808      	bhi.n	800634e <_printf_i+0x7e>
 800633c:	296f      	cmp	r1, #111	; 0x6f
 800633e:	d020      	beq.n	8006382 <_printf_i+0xb2>
 8006340:	2970      	cmp	r1, #112	; 0x70
 8006342:	d1dd      	bne.n	8006300 <_printf_i+0x30>
 8006344:	6823      	ldr	r3, [r4, #0]
 8006346:	f043 0320 	orr.w	r3, r3, #32
 800634a:	6023      	str	r3, [r4, #0]
 800634c:	e003      	b.n	8006356 <_printf_i+0x86>
 800634e:	2975      	cmp	r1, #117	; 0x75
 8006350:	d017      	beq.n	8006382 <_printf_i+0xb2>
 8006352:	2978      	cmp	r1, #120	; 0x78
 8006354:	d1d4      	bne.n	8006300 <_printf_i+0x30>
 8006356:	2378      	movs	r3, #120	; 0x78
 8006358:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800635c:	4864      	ldr	r0, [pc, #400]	; (80064f0 <_printf_i+0x220>)
 800635e:	e055      	b.n	800640c <_printf_i+0x13c>
 8006360:	6813      	ldr	r3, [r2, #0]
 8006362:	1d19      	adds	r1, r3, #4
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	6011      	str	r1, [r2, #0]
 8006368:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800636c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006370:	2301      	movs	r3, #1
 8006372:	e08c      	b.n	800648e <_printf_i+0x1be>
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	6011      	str	r1, [r2, #0]
 8006378:	f010 0f40 	tst.w	r0, #64	; 0x40
 800637c:	bf18      	it	ne
 800637e:	b21b      	sxthne	r3, r3
 8006380:	e7cf      	b.n	8006322 <_printf_i+0x52>
 8006382:	6813      	ldr	r3, [r2, #0]
 8006384:	6825      	ldr	r5, [r4, #0]
 8006386:	1d18      	adds	r0, r3, #4
 8006388:	6010      	str	r0, [r2, #0]
 800638a:	0628      	lsls	r0, r5, #24
 800638c:	d501      	bpl.n	8006392 <_printf_i+0xc2>
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	e002      	b.n	8006398 <_printf_i+0xc8>
 8006392:	0668      	lsls	r0, r5, #25
 8006394:	d5fb      	bpl.n	800638e <_printf_i+0xbe>
 8006396:	881b      	ldrh	r3, [r3, #0]
 8006398:	4854      	ldr	r0, [pc, #336]	; (80064ec <_printf_i+0x21c>)
 800639a:	296f      	cmp	r1, #111	; 0x6f
 800639c:	bf14      	ite	ne
 800639e:	220a      	movne	r2, #10
 80063a0:	2208      	moveq	r2, #8
 80063a2:	2100      	movs	r1, #0
 80063a4:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80063a8:	6865      	ldr	r5, [r4, #4]
 80063aa:	60a5      	str	r5, [r4, #8]
 80063ac:	2d00      	cmp	r5, #0
 80063ae:	f2c0 8095 	blt.w	80064dc <_printf_i+0x20c>
 80063b2:	6821      	ldr	r1, [r4, #0]
 80063b4:	f021 0104 	bic.w	r1, r1, #4
 80063b8:	6021      	str	r1, [r4, #0]
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d13d      	bne.n	800643a <_printf_i+0x16a>
 80063be:	2d00      	cmp	r5, #0
 80063c0:	f040 808e 	bne.w	80064e0 <_printf_i+0x210>
 80063c4:	4665      	mov	r5, ip
 80063c6:	2a08      	cmp	r2, #8
 80063c8:	d10b      	bne.n	80063e2 <_printf_i+0x112>
 80063ca:	6823      	ldr	r3, [r4, #0]
 80063cc:	07db      	lsls	r3, r3, #31
 80063ce:	d508      	bpl.n	80063e2 <_printf_i+0x112>
 80063d0:	6923      	ldr	r3, [r4, #16]
 80063d2:	6862      	ldr	r2, [r4, #4]
 80063d4:	429a      	cmp	r2, r3
 80063d6:	bfde      	ittt	le
 80063d8:	2330      	movle	r3, #48	; 0x30
 80063da:	f805 3c01 	strble.w	r3, [r5, #-1]
 80063de:	f105 35ff 	addle.w	r5, r5, #4294967295
 80063e2:	ebac 0305 	sub.w	r3, ip, r5
 80063e6:	6123      	str	r3, [r4, #16]
 80063e8:	f8cd 8000 	str.w	r8, [sp]
 80063ec:	463b      	mov	r3, r7
 80063ee:	aa03      	add	r2, sp, #12
 80063f0:	4621      	mov	r1, r4
 80063f2:	4630      	mov	r0, r6
 80063f4:	f7ff fef6 	bl	80061e4 <_printf_common>
 80063f8:	3001      	adds	r0, #1
 80063fa:	d14d      	bne.n	8006498 <_printf_i+0x1c8>
 80063fc:	f04f 30ff 	mov.w	r0, #4294967295
 8006400:	b005      	add	sp, #20
 8006402:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006406:	4839      	ldr	r0, [pc, #228]	; (80064ec <_printf_i+0x21c>)
 8006408:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800640c:	6813      	ldr	r3, [r2, #0]
 800640e:	6821      	ldr	r1, [r4, #0]
 8006410:	1d1d      	adds	r5, r3, #4
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	6015      	str	r5, [r2, #0]
 8006416:	060a      	lsls	r2, r1, #24
 8006418:	d50b      	bpl.n	8006432 <_printf_i+0x162>
 800641a:	07ca      	lsls	r2, r1, #31
 800641c:	bf44      	itt	mi
 800641e:	f041 0120 	orrmi.w	r1, r1, #32
 8006422:	6021      	strmi	r1, [r4, #0]
 8006424:	b91b      	cbnz	r3, 800642e <_printf_i+0x15e>
 8006426:	6822      	ldr	r2, [r4, #0]
 8006428:	f022 0220 	bic.w	r2, r2, #32
 800642c:	6022      	str	r2, [r4, #0]
 800642e:	2210      	movs	r2, #16
 8006430:	e7b7      	b.n	80063a2 <_printf_i+0xd2>
 8006432:	064d      	lsls	r5, r1, #25
 8006434:	bf48      	it	mi
 8006436:	b29b      	uxthmi	r3, r3
 8006438:	e7ef      	b.n	800641a <_printf_i+0x14a>
 800643a:	4665      	mov	r5, ip
 800643c:	fbb3 f1f2 	udiv	r1, r3, r2
 8006440:	fb02 3311 	mls	r3, r2, r1, r3
 8006444:	5cc3      	ldrb	r3, [r0, r3]
 8006446:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800644a:	460b      	mov	r3, r1
 800644c:	2900      	cmp	r1, #0
 800644e:	d1f5      	bne.n	800643c <_printf_i+0x16c>
 8006450:	e7b9      	b.n	80063c6 <_printf_i+0xf6>
 8006452:	6813      	ldr	r3, [r2, #0]
 8006454:	6825      	ldr	r5, [r4, #0]
 8006456:	6961      	ldr	r1, [r4, #20]
 8006458:	1d18      	adds	r0, r3, #4
 800645a:	6010      	str	r0, [r2, #0]
 800645c:	0628      	lsls	r0, r5, #24
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	d501      	bpl.n	8006466 <_printf_i+0x196>
 8006462:	6019      	str	r1, [r3, #0]
 8006464:	e002      	b.n	800646c <_printf_i+0x19c>
 8006466:	066a      	lsls	r2, r5, #25
 8006468:	d5fb      	bpl.n	8006462 <_printf_i+0x192>
 800646a:	8019      	strh	r1, [r3, #0]
 800646c:	2300      	movs	r3, #0
 800646e:	6123      	str	r3, [r4, #16]
 8006470:	4665      	mov	r5, ip
 8006472:	e7b9      	b.n	80063e8 <_printf_i+0x118>
 8006474:	6813      	ldr	r3, [r2, #0]
 8006476:	1d19      	adds	r1, r3, #4
 8006478:	6011      	str	r1, [r2, #0]
 800647a:	681d      	ldr	r5, [r3, #0]
 800647c:	6862      	ldr	r2, [r4, #4]
 800647e:	2100      	movs	r1, #0
 8006480:	4628      	mov	r0, r5
 8006482:	f7f9 fecd 	bl	8000220 <memchr>
 8006486:	b108      	cbz	r0, 800648c <_printf_i+0x1bc>
 8006488:	1b40      	subs	r0, r0, r5
 800648a:	6060      	str	r0, [r4, #4]
 800648c:	6863      	ldr	r3, [r4, #4]
 800648e:	6123      	str	r3, [r4, #16]
 8006490:	2300      	movs	r3, #0
 8006492:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006496:	e7a7      	b.n	80063e8 <_printf_i+0x118>
 8006498:	6923      	ldr	r3, [r4, #16]
 800649a:	462a      	mov	r2, r5
 800649c:	4639      	mov	r1, r7
 800649e:	4630      	mov	r0, r6
 80064a0:	47c0      	blx	r8
 80064a2:	3001      	adds	r0, #1
 80064a4:	d0aa      	beq.n	80063fc <_printf_i+0x12c>
 80064a6:	6823      	ldr	r3, [r4, #0]
 80064a8:	079b      	lsls	r3, r3, #30
 80064aa:	d413      	bmi.n	80064d4 <_printf_i+0x204>
 80064ac:	68e0      	ldr	r0, [r4, #12]
 80064ae:	9b03      	ldr	r3, [sp, #12]
 80064b0:	4298      	cmp	r0, r3
 80064b2:	bfb8      	it	lt
 80064b4:	4618      	movlt	r0, r3
 80064b6:	e7a3      	b.n	8006400 <_printf_i+0x130>
 80064b8:	2301      	movs	r3, #1
 80064ba:	464a      	mov	r2, r9
 80064bc:	4639      	mov	r1, r7
 80064be:	4630      	mov	r0, r6
 80064c0:	47c0      	blx	r8
 80064c2:	3001      	adds	r0, #1
 80064c4:	d09a      	beq.n	80063fc <_printf_i+0x12c>
 80064c6:	3501      	adds	r5, #1
 80064c8:	68e3      	ldr	r3, [r4, #12]
 80064ca:	9a03      	ldr	r2, [sp, #12]
 80064cc:	1a9b      	subs	r3, r3, r2
 80064ce:	42ab      	cmp	r3, r5
 80064d0:	dcf2      	bgt.n	80064b8 <_printf_i+0x1e8>
 80064d2:	e7eb      	b.n	80064ac <_printf_i+0x1dc>
 80064d4:	2500      	movs	r5, #0
 80064d6:	f104 0919 	add.w	r9, r4, #25
 80064da:	e7f5      	b.n	80064c8 <_printf_i+0x1f8>
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d1ac      	bne.n	800643a <_printf_i+0x16a>
 80064e0:	7803      	ldrb	r3, [r0, #0]
 80064e2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80064e6:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80064ea:	e76c      	b.n	80063c6 <_printf_i+0xf6>
 80064ec:	08006da9 	.word	0x08006da9
 80064f0:	08006dba 	.word	0x08006dba

080064f4 <_free_r>:
 80064f4:	b538      	push	{r3, r4, r5, lr}
 80064f6:	4605      	mov	r5, r0
 80064f8:	2900      	cmp	r1, #0
 80064fa:	d045      	beq.n	8006588 <_free_r+0x94>
 80064fc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006500:	1f0c      	subs	r4, r1, #4
 8006502:	2b00      	cmp	r3, #0
 8006504:	bfb8      	it	lt
 8006506:	18e4      	addlt	r4, r4, r3
 8006508:	f000 f8d2 	bl	80066b0 <__malloc_lock>
 800650c:	4a1f      	ldr	r2, [pc, #124]	; (800658c <_free_r+0x98>)
 800650e:	6813      	ldr	r3, [r2, #0]
 8006510:	4610      	mov	r0, r2
 8006512:	b933      	cbnz	r3, 8006522 <_free_r+0x2e>
 8006514:	6063      	str	r3, [r4, #4]
 8006516:	6014      	str	r4, [r2, #0]
 8006518:	4628      	mov	r0, r5
 800651a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800651e:	f000 b8c8 	b.w	80066b2 <__malloc_unlock>
 8006522:	42a3      	cmp	r3, r4
 8006524:	d90c      	bls.n	8006540 <_free_r+0x4c>
 8006526:	6821      	ldr	r1, [r4, #0]
 8006528:	1862      	adds	r2, r4, r1
 800652a:	4293      	cmp	r3, r2
 800652c:	bf04      	itt	eq
 800652e:	681a      	ldreq	r2, [r3, #0]
 8006530:	685b      	ldreq	r3, [r3, #4]
 8006532:	6063      	str	r3, [r4, #4]
 8006534:	bf04      	itt	eq
 8006536:	1852      	addeq	r2, r2, r1
 8006538:	6022      	streq	r2, [r4, #0]
 800653a:	6004      	str	r4, [r0, #0]
 800653c:	e7ec      	b.n	8006518 <_free_r+0x24>
 800653e:	4613      	mov	r3, r2
 8006540:	685a      	ldr	r2, [r3, #4]
 8006542:	b10a      	cbz	r2, 8006548 <_free_r+0x54>
 8006544:	42a2      	cmp	r2, r4
 8006546:	d9fa      	bls.n	800653e <_free_r+0x4a>
 8006548:	6819      	ldr	r1, [r3, #0]
 800654a:	1858      	adds	r0, r3, r1
 800654c:	42a0      	cmp	r0, r4
 800654e:	d10b      	bne.n	8006568 <_free_r+0x74>
 8006550:	6820      	ldr	r0, [r4, #0]
 8006552:	4401      	add	r1, r0
 8006554:	1858      	adds	r0, r3, r1
 8006556:	4282      	cmp	r2, r0
 8006558:	6019      	str	r1, [r3, #0]
 800655a:	d1dd      	bne.n	8006518 <_free_r+0x24>
 800655c:	6810      	ldr	r0, [r2, #0]
 800655e:	6852      	ldr	r2, [r2, #4]
 8006560:	605a      	str	r2, [r3, #4]
 8006562:	4401      	add	r1, r0
 8006564:	6019      	str	r1, [r3, #0]
 8006566:	e7d7      	b.n	8006518 <_free_r+0x24>
 8006568:	d902      	bls.n	8006570 <_free_r+0x7c>
 800656a:	230c      	movs	r3, #12
 800656c:	602b      	str	r3, [r5, #0]
 800656e:	e7d3      	b.n	8006518 <_free_r+0x24>
 8006570:	6820      	ldr	r0, [r4, #0]
 8006572:	1821      	adds	r1, r4, r0
 8006574:	428a      	cmp	r2, r1
 8006576:	bf04      	itt	eq
 8006578:	6811      	ldreq	r1, [r2, #0]
 800657a:	6852      	ldreq	r2, [r2, #4]
 800657c:	6062      	str	r2, [r4, #4]
 800657e:	bf04      	itt	eq
 8006580:	1809      	addeq	r1, r1, r0
 8006582:	6021      	streq	r1, [r4, #0]
 8006584:	605c      	str	r4, [r3, #4]
 8006586:	e7c7      	b.n	8006518 <_free_r+0x24>
 8006588:	bd38      	pop	{r3, r4, r5, pc}
 800658a:	bf00      	nop
 800658c:	200000cc 	.word	0x200000cc

08006590 <_malloc_r>:
 8006590:	b570      	push	{r4, r5, r6, lr}
 8006592:	1ccd      	adds	r5, r1, #3
 8006594:	f025 0503 	bic.w	r5, r5, #3
 8006598:	3508      	adds	r5, #8
 800659a:	2d0c      	cmp	r5, #12
 800659c:	bf38      	it	cc
 800659e:	250c      	movcc	r5, #12
 80065a0:	2d00      	cmp	r5, #0
 80065a2:	4606      	mov	r6, r0
 80065a4:	db01      	blt.n	80065aa <_malloc_r+0x1a>
 80065a6:	42a9      	cmp	r1, r5
 80065a8:	d903      	bls.n	80065b2 <_malloc_r+0x22>
 80065aa:	230c      	movs	r3, #12
 80065ac:	6033      	str	r3, [r6, #0]
 80065ae:	2000      	movs	r0, #0
 80065b0:	bd70      	pop	{r4, r5, r6, pc}
 80065b2:	f000 f87d 	bl	80066b0 <__malloc_lock>
 80065b6:	4a21      	ldr	r2, [pc, #132]	; (800663c <_malloc_r+0xac>)
 80065b8:	6814      	ldr	r4, [r2, #0]
 80065ba:	4621      	mov	r1, r4
 80065bc:	b991      	cbnz	r1, 80065e4 <_malloc_r+0x54>
 80065be:	4c20      	ldr	r4, [pc, #128]	; (8006640 <_malloc_r+0xb0>)
 80065c0:	6823      	ldr	r3, [r4, #0]
 80065c2:	b91b      	cbnz	r3, 80065cc <_malloc_r+0x3c>
 80065c4:	4630      	mov	r0, r6
 80065c6:	f000 f863 	bl	8006690 <_sbrk_r>
 80065ca:	6020      	str	r0, [r4, #0]
 80065cc:	4629      	mov	r1, r5
 80065ce:	4630      	mov	r0, r6
 80065d0:	f000 f85e 	bl	8006690 <_sbrk_r>
 80065d4:	1c43      	adds	r3, r0, #1
 80065d6:	d124      	bne.n	8006622 <_malloc_r+0x92>
 80065d8:	230c      	movs	r3, #12
 80065da:	6033      	str	r3, [r6, #0]
 80065dc:	4630      	mov	r0, r6
 80065de:	f000 f868 	bl	80066b2 <__malloc_unlock>
 80065e2:	e7e4      	b.n	80065ae <_malloc_r+0x1e>
 80065e4:	680b      	ldr	r3, [r1, #0]
 80065e6:	1b5b      	subs	r3, r3, r5
 80065e8:	d418      	bmi.n	800661c <_malloc_r+0x8c>
 80065ea:	2b0b      	cmp	r3, #11
 80065ec:	d90f      	bls.n	800660e <_malloc_r+0x7e>
 80065ee:	600b      	str	r3, [r1, #0]
 80065f0:	50cd      	str	r5, [r1, r3]
 80065f2:	18cc      	adds	r4, r1, r3
 80065f4:	4630      	mov	r0, r6
 80065f6:	f000 f85c 	bl	80066b2 <__malloc_unlock>
 80065fa:	f104 000b 	add.w	r0, r4, #11
 80065fe:	1d23      	adds	r3, r4, #4
 8006600:	f020 0007 	bic.w	r0, r0, #7
 8006604:	1ac3      	subs	r3, r0, r3
 8006606:	d0d3      	beq.n	80065b0 <_malloc_r+0x20>
 8006608:	425a      	negs	r2, r3
 800660a:	50e2      	str	r2, [r4, r3]
 800660c:	e7d0      	b.n	80065b0 <_malloc_r+0x20>
 800660e:	428c      	cmp	r4, r1
 8006610:	684b      	ldr	r3, [r1, #4]
 8006612:	bf16      	itet	ne
 8006614:	6063      	strne	r3, [r4, #4]
 8006616:	6013      	streq	r3, [r2, #0]
 8006618:	460c      	movne	r4, r1
 800661a:	e7eb      	b.n	80065f4 <_malloc_r+0x64>
 800661c:	460c      	mov	r4, r1
 800661e:	6849      	ldr	r1, [r1, #4]
 8006620:	e7cc      	b.n	80065bc <_malloc_r+0x2c>
 8006622:	1cc4      	adds	r4, r0, #3
 8006624:	f024 0403 	bic.w	r4, r4, #3
 8006628:	42a0      	cmp	r0, r4
 800662a:	d005      	beq.n	8006638 <_malloc_r+0xa8>
 800662c:	1a21      	subs	r1, r4, r0
 800662e:	4630      	mov	r0, r6
 8006630:	f000 f82e 	bl	8006690 <_sbrk_r>
 8006634:	3001      	adds	r0, #1
 8006636:	d0cf      	beq.n	80065d8 <_malloc_r+0x48>
 8006638:	6025      	str	r5, [r4, #0]
 800663a:	e7db      	b.n	80065f4 <_malloc_r+0x64>
 800663c:	200000cc 	.word	0x200000cc
 8006640:	200000d0 	.word	0x200000d0

08006644 <_realloc_r>:
 8006644:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006646:	4607      	mov	r7, r0
 8006648:	4614      	mov	r4, r2
 800664a:	460e      	mov	r6, r1
 800664c:	b921      	cbnz	r1, 8006658 <_realloc_r+0x14>
 800664e:	4611      	mov	r1, r2
 8006650:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8006654:	f7ff bf9c 	b.w	8006590 <_malloc_r>
 8006658:	b922      	cbnz	r2, 8006664 <_realloc_r+0x20>
 800665a:	f7ff ff4b 	bl	80064f4 <_free_r>
 800665e:	4625      	mov	r5, r4
 8006660:	4628      	mov	r0, r5
 8006662:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006664:	f000 f826 	bl	80066b4 <_malloc_usable_size_r>
 8006668:	42a0      	cmp	r0, r4
 800666a:	d20f      	bcs.n	800668c <_realloc_r+0x48>
 800666c:	4621      	mov	r1, r4
 800666e:	4638      	mov	r0, r7
 8006670:	f7ff ff8e 	bl	8006590 <_malloc_r>
 8006674:	4605      	mov	r5, r0
 8006676:	2800      	cmp	r0, #0
 8006678:	d0f2      	beq.n	8006660 <_realloc_r+0x1c>
 800667a:	4631      	mov	r1, r6
 800667c:	4622      	mov	r2, r4
 800667e:	f7ff fc13 	bl	8005ea8 <memcpy>
 8006682:	4631      	mov	r1, r6
 8006684:	4638      	mov	r0, r7
 8006686:	f7ff ff35 	bl	80064f4 <_free_r>
 800668a:	e7e9      	b.n	8006660 <_realloc_r+0x1c>
 800668c:	4635      	mov	r5, r6
 800668e:	e7e7      	b.n	8006660 <_realloc_r+0x1c>

08006690 <_sbrk_r>:
 8006690:	b538      	push	{r3, r4, r5, lr}
 8006692:	4c06      	ldr	r4, [pc, #24]	; (80066ac <_sbrk_r+0x1c>)
 8006694:	2300      	movs	r3, #0
 8006696:	4605      	mov	r5, r0
 8006698:	4608      	mov	r0, r1
 800669a:	6023      	str	r3, [r4, #0]
 800669c:	f7fc fb26 	bl	8002cec <_sbrk>
 80066a0:	1c43      	adds	r3, r0, #1
 80066a2:	d102      	bne.n	80066aa <_sbrk_r+0x1a>
 80066a4:	6823      	ldr	r3, [r4, #0]
 80066a6:	b103      	cbz	r3, 80066aa <_sbrk_r+0x1a>
 80066a8:	602b      	str	r3, [r5, #0]
 80066aa:	bd38      	pop	{r3, r4, r5, pc}
 80066ac:	20002e18 	.word	0x20002e18

080066b0 <__malloc_lock>:
 80066b0:	4770      	bx	lr

080066b2 <__malloc_unlock>:
 80066b2:	4770      	bx	lr

080066b4 <_malloc_usable_size_r>:
 80066b4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80066b8:	1f18      	subs	r0, r3, #4
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	bfbc      	itt	lt
 80066be:	580b      	ldrlt	r3, [r1, r0]
 80066c0:	18c0      	addlt	r0, r0, r3
 80066c2:	4770      	bx	lr

080066c4 <_init>:
 80066c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80066c6:	bf00      	nop
 80066c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80066ca:	bc08      	pop	{r3}
 80066cc:	469e      	mov	lr, r3
 80066ce:	4770      	bx	lr

080066d0 <_fini>:
 80066d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80066d2:	bf00      	nop
 80066d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80066d6:	bc08      	pop	{r3}
 80066d8:	469e      	mov	lr, r3
 80066da:	4770      	bx	lr
