#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Aug 31 10:36:02 2022
# Process ID: 5072
# Current directory: H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4508 H:\ZYNQ\lly_study_work\DDR3_1bit\DDR3_bit\DDR3_bit.xpr
# Log file: H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/vivado.log
# Journal file: H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit\vivado.jou
#-----------------------------------------------------------
start_gui
open_project H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/ZYNQ/lly_study_work/DDR3_1bit/ip_repo/myip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'H:/Xilinx2019.1/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 876.574 ; gain = 274.457
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
report_ip_status -name ip_status 
upgrade_ip [get_ips]
WARNING: [Coretcl 2-1042] No IP was identified for upgrade.
set_property IS_MANAGED 0 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci]
ERROR: [filemgmt 56-10] Setting is_managed is not permitted for the source file 'H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci' because its parent is managed.  Unmanage the parent source file first.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
set_property IS_MANAGED 0 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci]
ERROR: [filemgmt 56-10] Setting is_managed is not permitted for the source file 'H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci' because its parent is managed.  Unmanage the parent source file first.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
set_property IS_MANAGED 0 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci]
ERROR: [filemgmt 56-10] Setting is_managed is not permitted for the source file 'H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci' because its parent is managed.  Unmanage the parent source file first.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
set_property IS_MANAGED 0 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci]
ERROR: [filemgmt 56-10] Setting is_managed is not permitted for the source file 'H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci' because its parent is managed.  Unmanage the parent source file first.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
set_property IS_MANAGED 0 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci]
ERROR: [filemgmt 56-10] Setting is_managed is not permitted for the source file 'H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci' because its parent is managed.  Unmanage the parent source file first.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
set_property IS_MANAGED 0 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci]
ERROR: [filemgmt 56-10] Setting is_managed is not permitted for the source file 'H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci' because its parent is managed.  Unmanage the parent source file first.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
set_property IS_MANAGED 0 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci]
ERROR: [filemgmt 56-10] Setting is_managed is not permitted for the source file 'H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci' because its parent is managed.  Unmanage the parent source file first.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
set_property IS_MANAGED 0 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci]
ERROR: [filemgmt 56-10] Setting is_managed is not permitted for the source file 'H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci' because its parent is managed.  Unmanage the parent source file first.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
set_property IS_MANAGED 0 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci]
ERROR: [filemgmt 56-10] Setting is_managed is not permitted for the source file 'H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci' because its parent is managed.  Unmanage the parent source file first.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
set_property IS_MANAGED 0 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci]
ERROR: [filemgmt 56-10] Setting is_managed is not permitted for the source file 'H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci' because its parent is managed.  Unmanage the parent source file first.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
set_property IS_MANAGED 0 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci]
ERROR: [filemgmt 56-10] Setting is_managed is not permitted for the source file 'H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci' because its parent is managed.  Unmanage the parent source file first.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
set_property IS_MANAGED 0 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci]
ERROR: [filemgmt 56-10] Setting is_managed is not permitted for the source file 'H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci' because its parent is managed.  Unmanage the parent source file first.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
set_property IS_MANAGED 0 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci]
ERROR: [filemgmt 56-10] Setting is_managed is not permitted for the source file 'H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci' because its parent is managed.  Unmanage the parent source file first.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
set_property IS_GLOBAL_INCLUDE 1 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci]
CRITICAL WARNING: [filemgmt 20-1702] Unable to set property on the file: H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci
File is managed as part of sub-design (IP, Block Design, DSP Design, etc.) file: H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ZYNQ.bd
set_property IS_GLOBAL_INCLUDE 1 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci]
CRITICAL WARNING: [filemgmt 20-1702] Unable to set property on the file: H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci
File is managed as part of sub-design (IP, Block Design, DSP Design, etc.) file: H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ZYNQ.bd
set_property IS_GLOBAL_INCLUDE 1 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci]
CRITICAL WARNING: [filemgmt 20-1702] Unable to set property on the file: H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci
File is managed as part of sub-design (IP, Block Design, DSP Design, etc.) file: H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ZYNQ.bd
set_property IS_MANAGED 0 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci]
ERROR: [filemgmt 56-10] Setting is_managed is not permitted for the source file 'H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci' because its parent is managed.  Unmanage the parent source file first.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
set_property IS_MANAGED 0 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci]
ERROR: [filemgmt 56-10] Setting is_managed is not permitted for the source file 'H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci' because its parent is managed.  Unmanage the parent source file first.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
set_property IS_GLOBAL_INCLUDE 1 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci]
CRITICAL WARNING: [filemgmt 20-1702] Unable to set property on the file: H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci
File is managed as part of sub-design (IP, Block Design, DSP Design, etc.) file: H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ZYNQ.bd
set_property IS_GLOBAL_INCLUDE 1 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci]
CRITICAL WARNING: [filemgmt 20-1702] Unable to set property on the file: H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci
File is managed as part of sub-design (IP, Block Design, DSP Design, etc.) file: H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ZYNQ.bd
set_property IS_GLOBAL_INCLUDE 1 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci]
CRITICAL WARNING: [filemgmt 20-1702] Unable to set property on the file: H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci
File is managed as part of sub-design (IP, Block Design, DSP Design, etc.) file: H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ZYNQ.bd
set_property IS_GLOBAL_INCLUDE 1 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci]
CRITICAL WARNING: [filemgmt 20-1702] Unable to set property on the file: H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci
File is managed as part of sub-design (IP, Block Design, DSP Design, etc.) file: H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ZYNQ.bd
set_property IS_MANAGED 0 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci]
ERROR: [filemgmt 56-10] Setting is_managed is not permitted for the source file 'H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci' because its parent is managed.  Unmanage the parent source file first.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
set_property IS_MANAGED 0 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci]
ERROR: [filemgmt 56-10] Setting is_managed is not permitted for the source file 'H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci' because its parent is managed.  Unmanage the parent source file first.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
set_property IS_MANAGED 0 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci]
ERROR: [filemgmt 56-10] Setting is_managed is not permitted for the source file 'H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci' because its parent is managed.  Unmanage the parent source file first.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
set_property IS_MANAGED 0 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci]
ERROR: [filemgmt 56-10] Setting is_managed is not permitted for the source file 'H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci' because its parent is managed.  Unmanage the parent source file first.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
set_property IS_MANAGED 0 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci]
ERROR: [filemgmt 56-10] Setting is_managed is not permitted for the source file 'H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci' because its parent is managed.  Unmanage the parent source file first.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
set_property IS_MANAGED 0 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci]
ERROR: [filemgmt 56-10] Setting is_managed is not permitted for the source file 'H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci' because its parent is managed.  Unmanage the parent source file first.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
set_property IS_MANAGED 0 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci]
ERROR: [filemgmt 56-10] Setting is_managed is not permitted for the source file 'H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci' because its parent is managed.  Unmanage the parent source file first.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
set_property IS_MANAGED 0 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci]
ERROR: [filemgmt 56-10] Setting is_managed is not permitted for the source file 'H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci' because its parent is managed.  Unmanage the parent source file first.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
set_property IS_MANAGED 0 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci]
ERROR: [filemgmt 56-10] Setting is_managed is not permitted for the source file 'H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci' because its parent is managed.  Unmanage the parent source file first.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
set_property IS_MANAGED 0 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci]
ERROR: [filemgmt 56-10] Setting is_managed is not permitted for the source file 'H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci' because its parent is managed.  Unmanage the parent source file first.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
set_property IS_MANAGED 0 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci]
ERROR: [filemgmt 56-10] Setting is_managed is not permitted for the source file 'H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci' because its parent is managed.  Unmanage the parent source file first.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
set_property IS_MANAGED 0 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci]
ERROR: [filemgmt 56-10] Setting is_managed is not permitted for the source file 'H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci' because its parent is managed.  Unmanage the parent source file first.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
set_property IS_MANAGED 0 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci]
ERROR: [filemgmt 56-10] Setting is_managed is not permitted for the source file 'H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci' because its parent is managed.  Unmanage the parent source file first.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
set_property IS_MANAGED 0 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci]
ERROR: [filemgmt 56-10] Setting is_managed is not permitted for the source file 'H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci' because its parent is managed.  Unmanage the parent source file first.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
set_property IS_GLOBAL_INCLUDE 1 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci]
CRITICAL WARNING: [filemgmt 20-1702] Unable to set property on the file: H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci
File is managed as part of sub-design (IP, Block Design, DSP Design, etc.) file: H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ZYNQ.bd
set_property IS_MANAGED 0 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci]
ERROR: [filemgmt 56-10] Setting is_managed is not permitted for the source file 'H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci' because its parent is managed.  Unmanage the parent source file first.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
set_property IS_MANAGED 0 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci]
ERROR: [filemgmt 56-10] Setting is_managed is not permitted for the source file 'H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci' because its parent is managed.  Unmanage the parent source file first.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
set_property IS_MANAGED 0 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci]
ERROR: [filemgmt 56-10] Setting is_managed is not permitted for the source file 'H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci' because its parent is managed.  Unmanage the parent source file first.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
set_property IS_MANAGED 0 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci]
ERROR: [filemgmt 56-10] Setting is_managed is not permitted for the source file 'H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci' because its parent is managed.  Unmanage the parent source file first.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
INFO: [Vivado 12-5777] IP Instance 'ZYNQ_system_ila_0_0' cannot be used in a module reference: The 'xilinx.com:ip:system_ila:1.1' core does not support module reference.
set_property IS_MANAGED 0 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_system_ila_0_0/ZYNQ_system_ila_0_0.xci]
ERROR: [filemgmt 56-10] Setting is_managed is not permitted for the source file 'H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_system_ila_0_0/ZYNQ_system_ila_0_0.xci' because its parent is managed.  Unmanage the parent source file first.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
INFO: [Vivado 12-5777] IP Instance 'ZYNQ_processing_system7_0_0' cannot be used in a module reference: Processor IP cores are not supported for module references.

set_property IS_MANAGED 0 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_processing_system7_0_0/ZYNQ_processing_system7_0_0.xci]
ERROR: [filemgmt 56-10] Setting is_managed is not permitted for the source file 'H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_processing_system7_0_0/ZYNQ_processing_system7_0_0.xci' because its parent is managed.  Unmanage the parent source file first.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
set_property IS_MANAGED 0 [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci]
ERROR: [filemgmt 56-10] Setting is_managed is not permitted for the source file 'H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_myip_0_0/ZYNQ_myip_0_0.xci' because its parent is managed.  Unmanage the parent source file first.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
open_bd_design {H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ZYNQ.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:user:myip:1.0 - myip_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- xilinx.com:ip:system_ila:1.1 - system_ila_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Successfully read diagram <ZYNQ> from BD file <H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ZYNQ.bd>
open_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 972.004 ; gain = 7.766
create_peripheral xilinx.com user myip2 1.0 -dir H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/../ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:myip2:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:myip2:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:myip2:1.0]
set_property  ip_repo_paths  {H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/../ip_repo/myip2_1.0 H:/ZYNQ/lly_study_work/DDR3_1bit/ip_repo/myip_1.0} [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/ZYNQ/lly_study_work/DDR3_1bit/ip_repo/myip2_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/ZYNQ/lly_study_work/DDR3_1bit/ip_repo/myip_1.0'.
ipx::edit_ip_in_project -upgrade true -name edit_myip2_v1_0 -directory H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/../ip_repo h:/ZYNQ/lly_study_work/DDR3_1bit/ip_repo/myip2_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'H:/Xilinx2019.1/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/ZYNQ/lly_study_work/DDR3_1bit/ip_repo/myip2_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/ZYNQ/lly_study_work/DDR3_1bit/ip_repo/myip_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [h:/ZYNQ/lly_study_work/DDR3_1bit/ip_repo/myip2_1.0/hdl/myip2_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [h:/ZYNQ/lly_study_work/DDR3_1bit/ip_repo/myip2_1.0/hdl/myip2_v1_0.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1240.266 ; gain = 182.621
ERROR: [BD 5-104] A block design must be open to run this command. Please create/open a block design.
ERROR: [Common 17-39] 'get_bd_intf_ports' failed due to earlier errors.
ERROR: [Ip 78-125] Tcl Error in evaluating proc can_apply_rule : ERROR: [Common 17-39] 'get_bd_intf_ports' failed due to earlier errors.

update_compile_order -fileset sources_1
close_project
open_bd_design {H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ZYNQ.bd}
open_bd_design {H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ZYNQ.bd}
open_bd_design {H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ZYNQ.bd}
open_bd_design {H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ZYNQ.bd}
open_bd_design {H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ZYNQ.bd}
open_bd_design {H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ZYNQ.bd}
open_bd_design {H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ZYNQ.bd}
open_bd_design {H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ZYNQ.bd}
delete_ip_run [get_files -of_objects [get_fileset sources_1] H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ZYNQ.bd]
set_property synth_checkpoint_mode Singular [get_files  H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ZYNQ.bd]
generate_target all [get_files  H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ZYNQ.bd]
INFO: [BD 41-1662] The design 'ZYNQ.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ui/bd_bdecc542.ui> 
VHDL Output written to : H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/synth/ZYNQ.v
VHDL Output written to : H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/sim/ZYNQ.v
VHDL Output written to : H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/hdl/ZYNQ_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_0 .
Exporting to file h:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_axi_smc_0/bd_0/hw_handoff/ZYNQ_axi_smc_0.hwh
Generated Block Design Tcl file h:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_axi_smc_0/bd_0/hw_handoff/ZYNQ_axi_smc_0_bd.tcl
Generated Hardware Definition File h:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_axi_smc_0/bd_0/synth/ZYNQ_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
Exporting to file h:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_system_ila_0_0/bd_0/hw_handoff/ZYNQ_system_ila_0_0.hwh
Generated Block Design Tcl file h:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_system_ila_0_0/bd_0/hw_handoff/ZYNQ_system_ila_0_0_bd.tcl
Generated Hardware Definition File h:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_system_ila_0_0/bd_0/synth/ZYNQ_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
Exporting to file H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/hw_handoff/ZYNQ.hwh
Generated Block Design Tcl file H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/hw_handoff/ZYNQ_bd.tcl
Generated Hardware Definition File H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/synth/ZYNQ.hwdef
generate_target: Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 1408.109 ; gain = 166.047
export_ip_user_files -of_objects [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ZYNQ.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ZYNQ.bd]
launch_runs -jobs 4 ZYNQ_synth_1
[Wed Aug 31 11:58:30 2022] Launched ZYNQ_synth_1...
Run output will be captured here: H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.runs/ZYNQ_synth_1/runme.log
export_simulation -of_objects [get_files H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.srcs/sources_1/bd/ZYNQ/ZYNQ.bd] -directory H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.ip_user_files/sim_scripts -ip_user_files_dir H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.ip_user_files -ipstatic_source_dir H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.ip_user_files/ipstatic -lib_map_path [list {modelsim=H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.cache/compile_simlib/modelsim} {questa=H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.cache/compile_simlib/questa} {riviera=H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.cache/compile_simlib/riviera} {activehdl=H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run ZYNQ_synth_1
file mkdir H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.sdk
write_hwdef -force  -file H:/ZYNQ/lly_study_work/DDR3_1bit/DDR3_bit/DDR3_bit.sdk/ZYNQ_wrapper.hdf
ERROR: [Vivado 12-4452] The hardware handoff file (.sysdef) does not exist. It may not have been generated due to: 
 1. A bitstream might not have been generated. Generate Bitstream and export again, or do not request a bitstream to be included in export.
 2. There are no block design hardware handoff files. Check the vivado log messages for more details. 
ERROR: [Vivado 12-4452] The hardware handoff file (.sysdef) does not exist. It may not have been generated due to: 
 1. A bitstream might not have been generated. Generate Bitstream and export again, or do not request a bitstream to be included in export.
 2. There are no block design hardware handoff files. Check the vivado log messages for more details. 
exit
INFO: [Common 17-206] Exiting Vivado at Wed Aug 31 12:06:05 2022...
