// Seed: 1987741870
module module_0 (
    input wor id_0,
    output tri id_1,
    output tri1 id_2,
    input supply1 id_3,
    output supply0 id_4,
    output supply1 id_5,
    output wand id_6,
    input supply1 id_7,
    input tri id_8,
    output wand id_9,
    output supply1 id_10,
    input wand id_11,
    input wire id_12,
    input wand id_13
);
  assign id_9 = 1;
endmodule
module module_1 (
    output tri1 id_0,
    input supply1 id_1,
    output tri1 id_2,
    input uwire id_3,
    input supply1 id_4,
    input tri1 id_5,
    output tri1 id_6
);
  tri id_8 = id_3 <= id_4;
  module_0(
      id_1, id_0, id_6, id_1, id_6, id_6, id_6, id_5, id_3, id_0, id_0, id_5, id_5, id_3
  );
endmodule
