# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab5.srcs/sources_1/imports/SAP/l4_next_state_logic.vhd" \
"../../../../lab5.srcs/sources_1/imports/SAP/l4_output_logic.vhd" \
"../../../../lab5.srcs/sim_1/imports/SAP/l4_automat_test.vhd" \

# Do not sort compile order
nosort
