#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x104c75d70 .scope module, "control_tb" "control_tb" 2 3;
 .timescale -9 -12;
v0x9e0c34280_0 .net "ALUOp", 3 0, v0x104c7b8c0_0;  1 drivers
v0x9e0c34320_0 .net "ALUSrc", 0 0, v0x104c7bc70_0;  1 drivers
v0x9e0c343c0_0 .net "Branch", 0 0, v0x104c7bd10_0;  1 drivers
v0x9e0c34460_0 .net "BranchCond", 1 0, v0x104c7bdb0_0;  1 drivers
v0x9e0c34500_0 .net "Call", 0 0, v0x104c7be50_0;  1 drivers
v0x9e0c345a0_0 .net "Halt", 0 0, v0x104c7bef0_0;  1 drivers
v0x9e0c34640_0 .net "Jump", 0 0, v0x104c7bf90_0;  1 drivers
v0x9e0c346e0_0 .net "MemToReg", 0 0, v0x104c7c030_0;  1 drivers
v0x9e0c34780_0 .net "MemWrite", 0 0, v0x104c7c0d0_0;  1 drivers
v0x9e0c34820_0 .net "NZP_we", 0 0, v0x104c7c170_0;  1 drivers
v0x9e0c348c0_0 .net "RegWrite", 0 0, v0x104c7c210_0;  1 drivers
v0x9e0c34960_0 .net "Ret", 0 0, v0x9e0c34000_0;  1 drivers
v0x9e0c34a00_0 .net "WBSelect", 1 0, v0x9e0c340a0_0;  1 drivers
v0x9e0c34aa0_0 .var "instr", 15 0;
S_0x104c75ef0 .scope task, "show" "show" 2 28, 2 28 0, S_0x104c75d70;
 .timescale -9 -12;
TD_control_tb.show ;
    %vpi_call 2 30 "$display", "INSTR = %h", v0x9e0c34aa0_0 {0 0 0};
    %vpi_call 2 31 "$display", "RegWrite=%b ALUSrc=%b MemWrite=%b MemToReg=%b WBSelect=%b", v0x9e0c348c0_0, v0x9e0c34320_0, v0x9e0c34780_0, v0x9e0c346e0_0, v0x9e0c34a00_0 {0 0 0};
    %vpi_call 2 33 "$display", "NZP_we=%b Branch=%b BranchCond=%b Jump=%b Call=%b Ret=%b Halt=%b", v0x9e0c34820_0, v0x9e0c343c0_0, v0x9e0c34460_0, v0x9e0c34640_0, v0x9e0c34500_0, v0x9e0c34960_0, v0x9e0c345a0_0 {0 0 0};
    %vpi_call 2 35 "$display", "ALUOp=%b\012", v0x9e0c34280_0 {0 0 0};
    %end;
S_0x104c70890 .scope module, "uut" "control_unit" 2 11, 3 3 0, S_0x104c75d70;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "instr";
    .port_info 1 /OUTPUT 1 "RegWrite";
    .port_info 2 /OUTPUT 1 "ALUSrc";
    .port_info 3 /OUTPUT 1 "MemWrite";
    .port_info 4 /OUTPUT 1 "MemToReg";
    .port_info 5 /OUTPUT 2 "WBSelect";
    .port_info 6 /OUTPUT 1 "NZP_we";
    .port_info 7 /OUTPUT 1 "Branch";
    .port_info 8 /OUTPUT 2 "BranchCond";
    .port_info 9 /OUTPUT 1 "Jump";
    .port_info 10 /OUTPUT 1 "Call";
    .port_info 11 /OUTPUT 1 "Ret";
    .port_info 12 /OUTPUT 1 "Halt";
    .port_info 13 /OUTPUT 4 "ALUOp";
v0x104c7b8c0_0 .var "ALUOp", 3 0;
v0x104c7bc70_0 .var "ALUSrc", 0 0;
v0x104c7bd10_0 .var "Branch", 0 0;
v0x104c7bdb0_0 .var "BranchCond", 1 0;
v0x104c7be50_0 .var "Call", 0 0;
v0x104c7bef0_0 .var "Halt", 0 0;
v0x104c7bf90_0 .var "Jump", 0 0;
v0x104c7c030_0 .var "MemToReg", 0 0;
v0x104c7c0d0_0 .var "MemWrite", 0 0;
v0x104c7c170_0 .var "NZP_we", 0 0;
v0x104c7c210_0 .var "RegWrite", 0 0;
v0x9e0c34000_0 .var "Ret", 0 0;
v0x9e0c340a0_0 .var "WBSelect", 1 0;
v0x9e0c34140_0 .net "instr", 15 0, v0x9e0c34aa0_0;  1 drivers
v0x9e0c341e0_0 .net "opcode", 3 0, L_0x9e0c34b40;  1 drivers
E_0x9e106c480 .event anyedge, v0x9e0c341e0_0;
L_0x9e0c34b40 .part v0x9e0c34aa0_0, 12, 4;
    .scope S_0x104c70890;
T_1 ;
    %wait E_0x9e106c480;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x104c7c210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x104c7bc70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x104c7c0d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x104c7c030_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x9e0c340a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x104c7c170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x104c7bd10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x104c7bdb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x104c7bf90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x104c7be50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9e0c34000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x104c7bef0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x104c7b8c0_0, 0, 4;
    %load/vec4 v0x9e0c341e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %jmp T_1.16;
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x104c7c210_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x104c7b8c0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x104c7c170_0, 0, 1;
    %jmp T_1.16;
T_1.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x104c7c210_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x104c7b8c0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x104c7c170_0, 0, 1;
    %jmp T_1.16;
T_1.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x104c7c210_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x104c7b8c0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x104c7c170_0, 0, 1;
    %jmp T_1.16;
T_1.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x104c7c210_0, 0, 1;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x104c7b8c0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x104c7c170_0, 0, 1;
    %jmp T_1.16;
T_1.4 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x104c7b8c0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x104c7c170_0, 0, 1;
    %jmp T_1.16;
T_1.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x104c7c210_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x104c7bc70_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x104c7b8c0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x104c7c170_0, 0, 1;
    %jmp T_1.16;
T_1.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x104c7c210_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x104c7bc70_0, 0, 1;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x104c7b8c0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x104c7c170_0, 0, 1;
    %jmp T_1.16;
T_1.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x104c7c210_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x9e0c340a0_0, 0, 2;
    %jmp T_1.16;
T_1.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x104c7c210_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x104c7bc70_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x104c7b8c0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x104c7c030_0, 0, 1;
    %jmp T_1.16;
T_1.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x104c7c0d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x104c7bc70_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x104c7b8c0_0, 0, 4;
    %jmp T_1.16;
T_1.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x104c7bd10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x104c7bdb0_0, 0, 2;
    %jmp T_1.16;
T_1.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x104c7bd10_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x104c7bdb0_0, 0, 2;
    %jmp T_1.16;
T_1.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x104c7bf90_0, 0, 1;
    %jmp T_1.16;
T_1.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x104c7be50_0, 0, 1;
    %jmp T_1.16;
T_1.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x9e0c34000_0, 0, 1;
    %jmp T_1.16;
T_1.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x104c7bef0_0, 0, 1;
    %jmp T_1.16;
T_1.16 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x104c75d70;
T_2 ;
    %vpi_call 2 40 "$dumpfile", "sim/control_test.vcd" {0 0 0};
    %vpi_call 2 41 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x104c75d70 {0 0 0};
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x9e0c34aa0_0, 0, 16;
    %delay 1000, 0;
    %fork TD_control_tb.show, S_0x104c75ef0;
    %join;
    %pushi/vec4 4096, 0, 16;
    %store/vec4 v0x9e0c34aa0_0, 0, 16;
    %delay 1000, 0;
    %fork TD_control_tb.show, S_0x104c75ef0;
    %join;
    %pushi/vec4 8192, 0, 16;
    %store/vec4 v0x9e0c34aa0_0, 0, 16;
    %delay 1000, 0;
    %fork TD_control_tb.show, S_0x104c75ef0;
    %join;
    %pushi/vec4 12288, 0, 16;
    %store/vec4 v0x9e0c34aa0_0, 0, 16;
    %delay 1000, 0;
    %fork TD_control_tb.show, S_0x104c75ef0;
    %join;
    %pushi/vec4 16384, 0, 16;
    %store/vec4 v0x9e0c34aa0_0, 0, 16;
    %delay 1000, 0;
    %fork TD_control_tb.show, S_0x104c75ef0;
    %join;
    %pushi/vec4 20480, 0, 16;
    %store/vec4 v0x9e0c34aa0_0, 0, 16;
    %delay 1000, 0;
    %fork TD_control_tb.show, S_0x104c75ef0;
    %join;
    %pushi/vec4 24576, 0, 16;
    %store/vec4 v0x9e0c34aa0_0, 0, 16;
    %delay 1000, 0;
    %fork TD_control_tb.show, S_0x104c75ef0;
    %join;
    %pushi/vec4 28672, 0, 16;
    %store/vec4 v0x9e0c34aa0_0, 0, 16;
    %delay 1000, 0;
    %fork TD_control_tb.show, S_0x104c75ef0;
    %join;
    %pushi/vec4 32768, 0, 16;
    %store/vec4 v0x9e0c34aa0_0, 0, 16;
    %delay 1000, 0;
    %fork TD_control_tb.show, S_0x104c75ef0;
    %join;
    %pushi/vec4 36864, 0, 16;
    %store/vec4 v0x9e0c34aa0_0, 0, 16;
    %delay 1000, 0;
    %fork TD_control_tb.show, S_0x104c75ef0;
    %join;
    %pushi/vec4 40960, 0, 16;
    %store/vec4 v0x9e0c34aa0_0, 0, 16;
    %delay 1000, 0;
    %fork TD_control_tb.show, S_0x104c75ef0;
    %join;
    %pushi/vec4 45056, 0, 16;
    %store/vec4 v0x9e0c34aa0_0, 0, 16;
    %delay 1000, 0;
    %fork TD_control_tb.show, S_0x104c75ef0;
    %join;
    %pushi/vec4 49152, 0, 16;
    %store/vec4 v0x9e0c34aa0_0, 0, 16;
    %delay 1000, 0;
    %fork TD_control_tb.show, S_0x104c75ef0;
    %join;
    %pushi/vec4 53248, 0, 16;
    %store/vec4 v0x9e0c34aa0_0, 0, 16;
    %delay 1000, 0;
    %fork TD_control_tb.show, S_0x104c75ef0;
    %join;
    %pushi/vec4 57344, 0, 16;
    %store/vec4 v0x9e0c34aa0_0, 0, 16;
    %delay 1000, 0;
    %fork TD_control_tb.show, S_0x104c75ef0;
    %join;
    %pushi/vec4 61440, 0, 16;
    %store/vec4 v0x9e0c34aa0_0, 0, 16;
    %delay 1000, 0;
    %fork TD_control_tb.show, S_0x104c75ef0;
    %join;
    %vpi_call 2 79 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench/control_tb.v";
    "src/control_unit.v";
