.TH "e1000_resume_workarounds_pchlan" 9 "e1000_resume_workarounds_pchlan" "May 2021" "Kernel Hacker's Manual" LINUX
.SH NAME
e1000_resume_workarounds_pchlan \- workarounds needed during Sx->S0
.SH SYNOPSIS
.B "void" e1000_resume_workarounds_pchlan
.BI "(struct e1000_hw *hw "  ");"
.SH ARGUMENTS
.IP "hw" 12
pointer to the HW structure

During Sx to S0 transitions on non-managed devices or managed devices
on which PHY resets are not blocked, if the PHY registers cannot be
accessed properly by the s/w toggle the LANPHYPC value to power cycle
the PHY.
On i217, setup Intel Rapid Start Technology.
