

================================================================
== Vivado HLS Report for 'conv_2d_cl_array_array_ap_fixed_1u_config20_s'
================================================================
* Date:           Sat Apr  2 23:58:28 2022

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.429 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+------+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max   |  min |  max  |   Type  |
    +---------+---------+-----------+----------+------+-------+---------+
    |     4624|    95948| 23.120 us | 0.480 ms |  4624|  95948|   none  |
    +---------+---------+-----------+----------+------+-------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------+------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                                                |                                                |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                            Instance                            |                     Module                     |   min   |   max   |    min   |    max   | min | max |   Type   |
        +----------------------------------------------------------------+------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |call_ret_shift_line_buffer_array_ap_fixed_8u_config20_s_fu_364  |shift_line_buffer_array_ap_fixed_8u_config20_s  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        +----------------------------------------------------------------+------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |     4623|    95947|  4 ~ 83  |          -|          -|  1156|    no    |
        | + ReuseLoop                      |       78|       78|         8|          1|          1|    72|    yes   |
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    437|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      2|    1240|   1106|    -|
|Memory           |        1|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|    227|    -|
|Register         |        0|      -|    3179|     32|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        1|      2|    4419|   1802|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |   ~0  |       4|      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------+------------------------------------------------+---------+-------+------+-----+-----+
    |                            Instance                            |                     Module                     | BRAM_18K| DSP48E|  FF  | LUT | URAM|
    +----------------------------------------------------------------+------------------------------------------------+---------+-------+------+-----+-----+
    |myproject_axi_mul_32s_17s_48_5_1_U598                           |myproject_axi_mul_32s_17s_48_5_1                |        0|      2|   215|    1|    0|
    |myproject_axi_mux_727_32_1_1_U597                               |myproject_axi_mux_727_32_1_1                    |        0|      0|     0|  337|    0|
    |call_ret_shift_line_buffer_array_ap_fixed_8u_config20_s_fu_364  |shift_line_buffer_array_ap_fixed_8u_config20_s  |        0|      0|  1025|  768|    0|
    +----------------------------------------------------------------+------------------------------------------------+---------+-------+------+-----+-----+
    |Total                                                           |                                                |        0|      2|  1240| 1106|    0|
    +----------------------------------------------------------------+------------------------------------------------+---------+-------+------+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +---------+-----------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory |                        Module                       | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+-----------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |w20_V_U  |conv_2d_cl_array_array_ap_fixed_1u_config20_s_w20_V  |        1|  0|   0|    0|    72|   17|     1|         1224|
    +---------+-----------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total    |                                                     |        1|  0|   0|    0|    72|   17|     1|         1224|
    +---------+-----------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |acc_0_V_fu_1817_p2        |     +    |      0|  0|  39|          32|          32|
    |add_ln301_fu_1867_p2      |     +    |      0|  0|  39|          32|           1|
    |add_ln303_fu_1878_p2      |     +    |      0|  0|  39|          32|           1|
    |add_ln306_fu_1827_p2      |     +    |      0|  0|  39|          32|           1|
    |add_ln308_fu_1838_p2      |     +    |      0|  0|  39|          32|           1|
    |add_ln78_fu_1526_p2       |     +    |      0|  0|  13|          11|           1|
    |in_index_fu_1537_p2       |     +    |      0|  0|  15|           7|           1|
    |and_ln272_3_fu_1514_p2    |    and   |      0|  0|   2|           1|           1|
    |and_ln272_4_fu_1520_p2    |    and   |      0|  0|   2|           1|           1|
    |and_ln272_fu_1508_p2      |    and   |      0|  0|   2|           1|           1|
    |ap_block_state12          |    and   |      0|  0|   2|           1|           1|
    |ap_condition_292          |    and   |      0|  0|   2|           1|           1|
    |ap_condition_301          |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op24  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln272_16_fu_1482_p2  |   icmp   |      0|  0|  18|          31|           1|
    |icmp_ln272_17_fu_1502_p2  |   icmp   |      0|  0|  18|          31|           1|
    |icmp_ln272_4_fu_1462_p2   |   icmp   |      0|  0|  18|          32|           2|
    |icmp_ln272_fu_1452_p2     |   icmp   |      0|  0|  18|          32|           2|
    |icmp_ln293_fu_1822_p2     |   icmp   |      0|  0|  18|          32|           6|
    |icmp_ln297_fu_1862_p2     |   icmp   |      0|  0|  18|          32|           6|
    |icmp_ln64_fu_1543_p2      |   icmp   |      0|  0|  11|           7|           7|
    |icmp_ln78_fu_1907_p2      |   icmp   |      0|  0|  13|          11|          11|
    |ap_block_state1           |    or    |      0|  0|   2|           1|           1|
    |select_ln303_fu_1883_p3   |  select  |      0|  0|  32|           1|           2|
    |select_ln308_fu_1843_p3   |  select  |      0|  0|  32|           1|           2|
    |ap_enable_pp0             |    xor   |      0|  0|   2|           1|           2|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 437|         397|          88|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  38|          7|    1|          7|
    |ap_done                                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter7                  |   9|          2|    1|          2|
    |ap_phi_mux_in_index8_phi_fu_334_p4       |   9|          2|    7|         14|
    |ap_phi_mux_storemerge_i_i_phi_fu_357_p4  |   9|          2|   32|         64|
    |data_V_data_0_V_blk_n                    |   9|          2|    1|          2|
    |data_V_data_1_V_blk_n                    |   9|          2|    1|          2|
    |data_V_data_2_V_blk_n                    |   9|          2|    1|          2|
    |data_V_data_3_V_blk_n                    |   9|          2|    1|          2|
    |data_V_data_4_V_blk_n                    |   9|          2|    1|          2|
    |data_V_data_5_V_blk_n                    |   9|          2|    1|          2|
    |data_V_data_6_V_blk_n                    |   9|          2|    1|          2|
    |data_V_data_7_V_blk_n                    |   9|          2|    1|          2|
    |in_index8_reg_330                        |   9|          2|    7|         14|
    |indvar_flatten9_reg_318                  |   9|          2|   11|         22|
    |pX_7                                     |   9|          2|   32|         64|
    |pY_7                                     |   9|          2|   32|         64|
    |real_start                               |   9|          2|    1|          2|
    |res_V_data_V_blk_n                       |   9|          2|    1|          2|
    |res_pack_data_V6_reg_342                 |   9|          2|   32|         64|
    |sX_7                                     |   9|          2|   32|         64|
    |storemerge_i_i_reg_353                   |   9|          2|   32|         64|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 227|         49|  230|        465|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |acc_0_V_reg_2033          |  32|   0|   32|          0|
    |add_ln78_reg_1989         |  11|   0|   11|          0|
    |and_ln272_4_reg_1985      |   1|   0|    1|          0|
    |ap_CS_fsm                 |   6|   0|    6|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7   |   1|   0|    1|          0|
    |icmp_ln272_4_reg_1968     |   1|   0|    1|          0|
    |icmp_ln272_reg_1958       |   1|   0|    1|          0|
    |icmp_ln293_reg_2039       |   1|   0|    1|          0|
    |icmp_ln297_reg_2048       |   1|   0|    1|          0|
    |icmp_ln64_reg_2004        |   1|   0|    1|          0|
    |in_index8_reg_330         |   7|   0|    7|          0|
    |in_index_reg_1999         |   7|   0|    7|          0|
    |indvar_flatten9_reg_318   |  11|   0|   11|          0|
    |kernel_data_V_5_0         |  32|   0|   32|          0|
    |kernel_data_V_5_1         |  32|   0|   32|          0|
    |kernel_data_V_5_10        |  32|   0|   32|          0|
    |kernel_data_V_5_11        |  32|   0|   32|          0|
    |kernel_data_V_5_12        |  32|   0|   32|          0|
    |kernel_data_V_5_13        |  32|   0|   32|          0|
    |kernel_data_V_5_14        |  32|   0|   32|          0|
    |kernel_data_V_5_15        |  32|   0|   32|          0|
    |kernel_data_V_5_16        |  32|   0|   32|          0|
    |kernel_data_V_5_17        |  32|   0|   32|          0|
    |kernel_data_V_5_18        |  32|   0|   32|          0|
    |kernel_data_V_5_19        |  32|   0|   32|          0|
    |kernel_data_V_5_2         |  32|   0|   32|          0|
    |kernel_data_V_5_20        |  32|   0|   32|          0|
    |kernel_data_V_5_21        |  32|   0|   32|          0|
    |kernel_data_V_5_22        |  32|   0|   32|          0|
    |kernel_data_V_5_23        |  32|   0|   32|          0|
    |kernel_data_V_5_24        |  32|   0|   32|          0|
    |kernel_data_V_5_25        |  32|   0|   32|          0|
    |kernel_data_V_5_26        |  32|   0|   32|          0|
    |kernel_data_V_5_27        |  32|   0|   32|          0|
    |kernel_data_V_5_28        |  32|   0|   32|          0|
    |kernel_data_V_5_29        |  32|   0|   32|          0|
    |kernel_data_V_5_3         |  32|   0|   32|          0|
    |kernel_data_V_5_30        |  32|   0|   32|          0|
    |kernel_data_V_5_31        |  32|   0|   32|          0|
    |kernel_data_V_5_32        |  32|   0|   32|          0|
    |kernel_data_V_5_33        |  32|   0|   32|          0|
    |kernel_data_V_5_34        |  32|   0|   32|          0|
    |kernel_data_V_5_35        |  32|   0|   32|          0|
    |kernel_data_V_5_36        |  32|   0|   32|          0|
    |kernel_data_V_5_37        |  32|   0|   32|          0|
    |kernel_data_V_5_38        |  32|   0|   32|          0|
    |kernel_data_V_5_39        |  32|   0|   32|          0|
    |kernel_data_V_5_4         |  32|   0|   32|          0|
    |kernel_data_V_5_40        |  32|   0|   32|          0|
    |kernel_data_V_5_41        |  32|   0|   32|          0|
    |kernel_data_V_5_42        |  32|   0|   32|          0|
    |kernel_data_V_5_43        |  32|   0|   32|          0|
    |kernel_data_V_5_44        |  32|   0|   32|          0|
    |kernel_data_V_5_45        |  32|   0|   32|          0|
    |kernel_data_V_5_46        |  32|   0|   32|          0|
    |kernel_data_V_5_47        |  32|   0|   32|          0|
    |kernel_data_V_5_48        |  32|   0|   32|          0|
    |kernel_data_V_5_49        |  32|   0|   32|          0|
    |kernel_data_V_5_5         |  32|   0|   32|          0|
    |kernel_data_V_5_50        |  32|   0|   32|          0|
    |kernel_data_V_5_51        |  32|   0|   32|          0|
    |kernel_data_V_5_52        |  32|   0|   32|          0|
    |kernel_data_V_5_53        |  32|   0|   32|          0|
    |kernel_data_V_5_54        |  32|   0|   32|          0|
    |kernel_data_V_5_55        |  32|   0|   32|          0|
    |kernel_data_V_5_56        |  32|   0|   32|          0|
    |kernel_data_V_5_57        |  32|   0|   32|          0|
    |kernel_data_V_5_58        |  32|   0|   32|          0|
    |kernel_data_V_5_59        |  32|   0|   32|          0|
    |kernel_data_V_5_6         |  32|   0|   32|          0|
    |kernel_data_V_5_60        |  32|   0|   32|          0|
    |kernel_data_V_5_61        |  32|   0|   32|          0|
    |kernel_data_V_5_62        |  32|   0|   32|          0|
    |kernel_data_V_5_63        |  32|   0|   32|          0|
    |kernel_data_V_5_64        |  32|   0|   32|          0|
    |kernel_data_V_5_65        |  32|   0|   32|          0|
    |kernel_data_V_5_66        |  32|   0|   32|          0|
    |kernel_data_V_5_67        |  32|   0|   32|          0|
    |kernel_data_V_5_68        |  32|   0|   32|          0|
    |kernel_data_V_5_69        |  32|   0|   32|          0|
    |kernel_data_V_5_7         |  32|   0|   32|          0|
    |kernel_data_V_5_70        |  32|   0|   32|          0|
    |kernel_data_V_5_71        |  32|   0|   32|          0|
    |kernel_data_V_5_8         |  32|   0|   32|          0|
    |kernel_data_V_5_9         |  32|   0|   32|          0|
    |pX_7                      |  32|   0|   32|          0|
    |pX_7_load_reg_1979        |  32|   0|   32|          0|
    |pY_7                      |  32|   0|   32|          0|
    |pY_7_load_reg_1973        |  32|   0|   32|          0|
    |res_pack_data_V6_reg_342  |  32|   0|   32|          0|
    |sX_7                      |  32|   0|   32|          0|
    |sX_7_load_reg_1953        |  32|   0|   32|          0|
    |sY_7                      |  32|   0|   32|          0|
    |sY_7_load_reg_1963        |  32|   0|   32|          0|
    |select_ln303_reg_2052     |  32|   0|   32|          0|
    |select_ln308_reg_2043     |  32|   0|   32|          0|
    |start_once_reg            |   1|   0|    1|          0|
    |storemerge_i_i_reg_353    |  32|   0|   32|          0|
    |tmp_6_reg_2008            |  32|   0|   32|          0|
    |tmp_data_0_V_reg_1913     |  32|   0|   32|          0|
    |tmp_data_1_V_reg_1918     |  32|   0|   32|          0|
    |tmp_data_2_V_reg_1923     |  32|   0|   32|          0|
    |tmp_data_3_V_reg_1928     |  32|   0|   32|          0|
    |tmp_data_4_V_reg_1933     |  32|   0|   32|          0|
    |tmp_data_5_V_reg_1938     |  32|   0|   32|          0|
    |tmp_data_6_V_reg_1943     |  32|   0|   32|          0|
    |tmp_data_7_V_reg_1948     |  32|   0|   32|          0|
    |trunc_ln_reg_2028         |  32|   0|   32|          0|
    |w20_V_load_reg_2013       |  17|   0|   17|          0|
    |icmp_ln64_reg_2004        |  64|  32|    1|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     |3179|  32| 3116|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+-------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,1u>,config20> | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,1u>,config20> | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,1u>,config20> | return value |
|start_full_n             |  in |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,1u>,config20> | return value |
|ap_done                  | out |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,1u>,config20> | return value |
|ap_continue              |  in |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,1u>,config20> | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,1u>,config20> | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,1u>,config20> | return value |
|start_out                | out |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,1u>,config20> | return value |
|start_write              | out |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,1u>,config20> | return value |
|data_V_data_0_V_dout     |  in |   32|   ap_fifo  |                data_V_data_0_V                |    pointer   |
|data_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |                data_V_data_0_V                |    pointer   |
|data_V_data_0_V_read     | out |    1|   ap_fifo  |                data_V_data_0_V                |    pointer   |
|data_V_data_1_V_dout     |  in |   32|   ap_fifo  |                data_V_data_1_V                |    pointer   |
|data_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |                data_V_data_1_V                |    pointer   |
|data_V_data_1_V_read     | out |    1|   ap_fifo  |                data_V_data_1_V                |    pointer   |
|data_V_data_2_V_dout     |  in |   32|   ap_fifo  |                data_V_data_2_V                |    pointer   |
|data_V_data_2_V_empty_n  |  in |    1|   ap_fifo  |                data_V_data_2_V                |    pointer   |
|data_V_data_2_V_read     | out |    1|   ap_fifo  |                data_V_data_2_V                |    pointer   |
|data_V_data_3_V_dout     |  in |   32|   ap_fifo  |                data_V_data_3_V                |    pointer   |
|data_V_data_3_V_empty_n  |  in |    1|   ap_fifo  |                data_V_data_3_V                |    pointer   |
|data_V_data_3_V_read     | out |    1|   ap_fifo  |                data_V_data_3_V                |    pointer   |
|data_V_data_4_V_dout     |  in |   32|   ap_fifo  |                data_V_data_4_V                |    pointer   |
|data_V_data_4_V_empty_n  |  in |    1|   ap_fifo  |                data_V_data_4_V                |    pointer   |
|data_V_data_4_V_read     | out |    1|   ap_fifo  |                data_V_data_4_V                |    pointer   |
|data_V_data_5_V_dout     |  in |   32|   ap_fifo  |                data_V_data_5_V                |    pointer   |
|data_V_data_5_V_empty_n  |  in |    1|   ap_fifo  |                data_V_data_5_V                |    pointer   |
|data_V_data_5_V_read     | out |    1|   ap_fifo  |                data_V_data_5_V                |    pointer   |
|data_V_data_6_V_dout     |  in |   32|   ap_fifo  |                data_V_data_6_V                |    pointer   |
|data_V_data_6_V_empty_n  |  in |    1|   ap_fifo  |                data_V_data_6_V                |    pointer   |
|data_V_data_6_V_read     | out |    1|   ap_fifo  |                data_V_data_6_V                |    pointer   |
|data_V_data_7_V_dout     |  in |   32|   ap_fifo  |                data_V_data_7_V                |    pointer   |
|data_V_data_7_V_empty_n  |  in |    1|   ap_fifo  |                data_V_data_7_V                |    pointer   |
|data_V_data_7_V_read     | out |    1|   ap_fifo  |                data_V_data_7_V                |    pointer   |
|res_V_data_V_din         | out |   32|   ap_fifo  |                  res_V_data_V                 |    pointer   |
|res_V_data_V_full_n      |  in |    1|   ap_fifo  |                  res_V_data_V                 |    pointer   |
|res_V_data_V_write       | out |    1|   ap_fifo  |                  res_V_data_V                 |    pointer   |
+-------------------------+-----+-----+------------+-----------------------------------------------+--------------+

