# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1190 3.2e-05 512 0.064 650 614400 44.3052 16.6468 269.466 527.071 857.745 857.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1190 3.2e-05 512 0.064 650 608256 44.4349 16.6546 311.934 519.749 893.026 893.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1190 3.2e-05 512 0.064 650 614400 44.2759 16.6684 328.007 522.724 911.932 912.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1190 3.2e-05 512 0.064 650 614400 43.7505 16.615 305.707 519.822 886.145 886.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1190 3.2e-05 512 0.064 650 614400 44.6141 16.7281 309.151 523.874 894.617 894.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1190 3.2e-05 512 0.064 650 602112 44.8736 16.6359 312.791 519.329 893.874 894.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1190 3.2e-05 512 0.064 650 599040 44.6344 16.5828 311.988 515.659 889.113 889.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1190 3.2e-05 512 0.064 650 606208 44.0828 16.6154 305.39 517.04 883.377 883.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1190 3.2e-05 512 0.064 650 589824 44.5081 16.6953 299.163 511.638 872.256 872.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1190 3.2e-05 512 0.064 650 588800 45.4319 16.5896 323.239 515.213 900.718 900.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1190 3.2e-05 512 0.064 650 589824 43.5163 16.2354 377.584 506.19 943.772 943.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1190 3.2e-05 512 0.064 660 614400 44.2929 16.64 270.783 522.034 854 854.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1190 3.2e-05 512 0.064 660 614400 44.4126 16.6937 275.495 527.047 863.907 864.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1190 3.2e-05 512 0.064 660 614400 44.632 16.6968 273.198 528.453 863.226 863.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1190 3.2e-05 512 0.064 660 609280 44.3333 16.6548 278.14 519.688 859.066 859.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1190 3.2e-05 512 0.064 660 614400 44.263 16.6461 281.263 522.532 864.955 865.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1190 3.2e-05 512 0.064 660 608256 44.3938 16.6525 322.613 519.807 903.711 903.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1190 3.2e-05 512 0.064 660 614400 44.2408 16.6624 317.904 522.15 901.213 901.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1190 3.2e-05 512 0.064 660 602112 44.7878 16.6195 333.81 519.772 915.239 915.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1190 3.2e-05 512 0.064 660 614400 44.5771 16.726 337.996 523.795 923.346 923.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1190 3.2e-05 512 0.064 660 602112 44.873 16.6342 332.864 519.72 914.348 914.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1190 3.2e-05 512 0.064 660 599040 44.6015 16.5765 324.634 515.16 901.222 901.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1190 3.2e-05 512 0.064 660 606208 44.0448 16.6137 314.413 516.983 892.31 892.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1190 3.2e-05 512 0.064 660 589824 44.4762 16.7741 359.543 511.648 932.682 932.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1190 3.2e-05 512 0.064 660 588800 45.4644 16.5906 363.404 515.714 941.416 941.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1190 3.2e-05 512 0.064 660 589824 43.5149 16.2324 326.723 506.19 892.91 893.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1190 3.2e-05 512 0.064 660 614400 44.3082 16.6441 257.598 522.032 840.833 841.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1190 3.2e-05 512 0.064 660 614400 44.3423 16.6956 290.574 522.713 874.578 874.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1190 3.2e-05 512 0.064 660 614400 44.5858 16.6919 270.313 523.79 855.63 855.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1190 3.2e-05 512 0.064 660 609280 44.3345 16.9535 273.92 519.792 855.251 855.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1190 3.2e-05 512 0.064 660 614400 44.2672 16.642 272.021 521.91 855.091 855.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1190 3.2e-05 512 0.064 660 608256 44.4049 16.6527 341.427 519.324 922.064 922.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1190 3.2e-05 512 0.064 660 608256 44.3559 16.6438 238.972 519.845 820.07 820.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1190 3.2e-05 512 0.064 660 614400 44.2348 16.6667 330.759 522.561 914.466 914.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1190 3.2e-05 512 0.064 660 614400 44.2087 16.6503 233.469 522.193 816.769 816.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1190 3.2e-05 512 0.064 660 602112 44.8086 16.6134 303.381 519.709 884.76 884.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1190 3.2e-05 512 0.064 660 589824 44.5052 16.4765 214.744 511.238 787.217 787.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1190 3.2e-05 512 0.064 660 614400 44.6026 16.7277 323.716 523.804 909.097 909.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1190 3.2e-05 512 0.064 660 588800 45.452 17.1438 220.308 515.772 798.921 799.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1190 3.2e-05 512 0.064 660 602112 44.8788 16.6309 406.542 519.342 987.644 987.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1190 3.2e-05 512 0.064 660 602112 44.8283 16.6134 268.329 519.845 849.863 850.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1190 3.2e-05 512 0.064 660 599040 44.6023 16.5791 389.028 515.223 965.68 965.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1190 3.2e-05 512 0.064 660 583680 45.9404 16.5728 256.112 515.732 834.609 834.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1190 3.2e-05 512 0.064 660 606208 44.0626 16.6165 381.754 517.044 959.725 959.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1190 3.2e-05 512 0.064 660 589824 43.5447 16.2301 249.206 506.133 815.359 815.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1190 3.2e-05 512 0.064 660 589824 44.4784 18.2129 321.328 511.15 895.419 895.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1190 3.2e-05 512 0.064 660 540672 45.7474 16.0556 208.558 495.219 765.821 766.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1190 3.2e-05 512 0.064 660 588800 45.465 22.5812 336.935 515.275 920.501 920.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1190 3.2e-05 512 0.064 660 563200 47.8628 19.71 232.792 515.407 816.016 816.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1190 3.2e-05 512 0.064 648 610304 44.5922 16.6387 248.931 521.911 832.321 832.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1190 3.2e-05 512 0.064 648 609280 44.8126 16.6839 263.276 522.525 847.543 847.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1190 3.2e-05 512 0.064 648 614400 44.5827 16.8995 264.224 523.409 849.369 849.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1190 3.2e-05 512 0.064 648 602112 44.8384 16.6162 168.107 519.827 749.633 749.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1190 3.2e-05 512 0.064 648 609280 44.2793 16.6518 303.649 519.29 884.124 884.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1190 3.2e-05 512 0.064 648 602112 44.8854 16.6394 190.459 519.312 771.547 771.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1190 3.2e-05 512 0.064 648 606208 44.9039 16.6482 284.136 522.126 868.056 868.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1190 3.2e-05 512 0.064 648 589824 45.506 16.6154 183.6 516.683 762.649 762.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1190 3.2e-05 512 0.064 648 608256 44.3894 16.6523 321.229 519.75 902.267 902.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1190 3.2e-05 512 0.064 648 608256 44.3511 16.6388 226.298 519.365 806.9 807.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1190 3.2e-05 512 0.064 648 604160 45.1545 16.6662 302.322 522.557 886.947 887.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1190 3.2e-05 512 0.064 648 593920 46.0135 16.6469 214.602 522.525 800.033 800.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1190 3.2e-05 512 0.064 648 602112 44.7798 16.6154 388.158 519.409 969.216 969.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1190 3.2e-05 512 0.064 648 589824 44.5113 16.4354 247.721 511.905 820.816 821.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1190 3.2e-05 512 0.064 648 614400 44.5631 16.7199 391.71 523.673 976.924 977.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1190 3.2e-05 512 0.064 648 588800 45.4808 16.5863 253.504 515.275 831.093 831.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1190 3.2e-05 512 0.064 648 602112 44.8774 16.6316 374.284 519.831 955.873 956.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1190 3.2e-05 512 0.064 648 602112 44.8397 16.6269 248.331 519.857 829.901 830.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1190 3.2e-05 512 0.064 648 599040 44.5987 16.5873 360.479 515.661 937.578 937.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1190 3.2e-05 512 0.064 648 583680 45.9403 16.9116 230.19 515.786 809.074 809.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1190 3.2e-05 512 0.064 648 589824 45.4766 16.6203 342.626 516.48 921.452 921.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1190 3.2e-05 512 0.064 648 557056 46.4408 21.166 218.269 505.609 791.737 791.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1190 3.2e-05 512 0.064 650 614400 44.2178 16.64 287.407 522.517 871.038 871.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1190 3.2e-05 512 0.064 650 614400 44.3724 16.6901 257.98 522.47 841.764 841.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1190 3.2e-05 512 0.064 650 614400 44.2976 16.6709 168.494 522.421 752.139 752.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1190 3.2e-05 512 0.064 650 614400 44.5817 16.6996 276.327 523.416 861.279 861.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1190 3.2e-05 512 0.064 650 602112 44.8515 16.6228 175.34 519.408 756.475 756.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1190 3.2e-05 512 0.064 650 609280 44.2797 16.6441 293.948 519.379 874.491 874.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1190 3.2e-05 512 0.064 650 602112 44.8562 16.642 184.995 519.771 766.523 766.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1190 3.2e-05 512 0.064 650 614400 44.21 16.6556 304.792 522.542 888.447 888.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1190 3.2e-05 512 0.064 650 606208 44.0604 16.6053 197.522 516.605 775.048 775.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1190 3.2e-05 512 0.064 650 608256 44.3805 16.6534 324.405 519.316 905.005 905.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1190 3.2e-05 512 0.064 650 608256 44.363 16.6359 234.533 519.848 815.622 815.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1190 3.2e-05 512 0.064 650 614400 44.2326 16.6687 317.803 521.994 900.951 901.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1190 3.2e-05 512 0.064 650 614400 44.205 16.856 225.166 522.464 808.963 809.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1190 3.2e-05 512 0.064 650 602112 44.7994 16.6193 383.203 519.752 964.621 964.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1190 3.2e-05 512 0.064 650 589824 44.5073 16.4341 251.711 511.531 824.437 824.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1190 3.2e-05 512 0.064 650 614400 44.5873 16.7322 391.028 524.236 976.826 977.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1190 3.2e-05 512 0.064 650 588800 45.4606 16.5929 250.987 515.35 828.643 828.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1190 3.2e-05 512 0.064 650 602112 44.8633 16.6297 368.7 519.72 950.156 950.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1190 3.2e-05 512 0.064 650 602112 44.8522 16.6175 244.536 519.417 825.67 825.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1190 3.2e-05 512 0.064 650 599040 44.6042 16.5859 359.514 515.713 936.663 936.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1190 3.2e-05 512 0.064 650 583680 45.9427 16.5754 232.771 515.303 810.839 811.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1190 3.2e-05 512 0.064 650 606208 44.0684 16.6138 347.088 517.05 925.066 925.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1190 3.2e-05 512 0.064 650 589824 43.5263 16.2284 238.09 506.189 804.285 804.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1190 3.2e-05 512 0.064 672 610304 44.5849 18.6154 254.429 522.459 840.334 840.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1190 3.2e-05 512 0.064 672 606208 44.9491 16.6472 163.491 522.136 747.485 747.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1190 3.2e-05 512 0.064 672 609280 44.8004 18.5884 261.197 522.123 846.964 847.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1190 3.2e-05 512 0.064 672 604160 45.1945 16.6685 167.003 522.506 751.623 751.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1190 3.2e-05 512 0.064 672 614400 44.5273 16.6966 284.521 523.521 869.507 869.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1190 3.2e-05 512 0.064 672 602112 44.8141 16.6195 181.611 519.325 762.62 762.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1190 3.2e-05 512 0.064 672 609280 44.2953 16.6564 275.575 519.785 856.559 856.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1190 3.2e-05 512 0.064 672 602112 44.8792 16.6392 176.691 519.707 758.167 758.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1190 3.2e-05 512 0.064 672 602112 44.9255 16.6469 146.206 519.802 727.828 728.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1190 3.2e-05 512 0.064 672 606208 44.9161 16.6516 276.937 522.058 860.813 861.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1190 3.2e-05 512 0.064 672 589824 45.4955 16.6165 179.372 516.96 758.689 758.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1190 3.2e-05 512 0.064 672 589824 44.8513 20.6336 149.568 511.516 726.817 727.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1190 3.2e-05 512 0.064 672 608256 44.4089 16.6609 402.418 519.739 983.479 983.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1190 3.2e-05 512 0.064 672 608256 44.3307 16.631 261.435 519.371 842.017 842.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1190 3.2e-05 512 0.064 672 608256 44.4172 16.6633 216.129 519.904 797.365 797.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1190 3.2e-05 512 0.064 672 604160 45.146 16.6748 376.387 522.146 960.596 960.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1190 3.2e-05 512 0.064 672 593920 46.0075 16.6449 247.335 522.085 832.331 832.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1190 3.2e-05 512 0.064 672 583680 45.9321 16.5725 205.299 515.733 783.786 783.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1190 3.2e-05 512 0.064 672 602112 44.8019 16.6195 353.431 519.813 934.914 935.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1190 3.2e-05 512 0.064 672 589824 44.4892 16.4383 228.054 511.233 800.461 800.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1190 3.2e-05 512 0.064 672 589824 45.9246 16.6158 197.122 519.51 779.421 779.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1190 3.2e-05 512 0.064 672 614400 44.5732 16.7301 357.856 523.871 943.276 943.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1190 3.2e-05 512 0.064 672 588800 45.4689 16.5809 238.666 515.713 816.678 816.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1190 3.2e-05 512 0.064 672 576000 46.7146 20.1998 194.588 515.726 777.485 777.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1190 3.2e-05 512 0.064 672 602112 44.8895 16.6378 339.454 519.728 920.96 921.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1190 3.2e-05 512 0.064 672 602112 44.8375 16.6195 237.14 519.843 818.692 818.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1190 3.2e-05 512 0.064 672 602112 44.9547 16.6273 196.717 519.919 778.462 778.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1190 3.2e-05 512 0.064 672 599040 44.6169 16.5772 327.562 515.604 904.61 904.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1190 3.2e-05 512 0.064 672 583680 46.4628 16.574 230.88 515.858 810.114 810.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1190 3.2e-05 512 0.064 672 552960 44.8333 16.0788 181.41 495.264 737.835 738.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1190 3.2e-05 512 0.064 672 589824 45.4967 16.6141 328.325 516.984 907.673 907.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1190 3.2e-05 512 0.064 672 557056 46.4354 16.2202 210.891 506.194 779.99 780.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1190 3.2e-05 512 0.064 672 540672 45.7511 16.0602 183.113 494.78 739.954 740.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1190 3.2e-05 512 0.064 680 610304 44.5611 16.6461 261.898 522.039 845.392 845.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1190 3.2e-05 512 0.064 680 606208 44.958 16.6443 167.597 522.553 752.009 752.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1190 3.2e-05 512 0.064 680 609280 44.7191 16.6887 294.439 522.121 878.224 878.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1190 3.2e-05 512 0.064 680 604160 45.1512 16.6692 189.937 522.064 774.069 774.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1190 3.2e-05 512 0.064 680 599040 44.6061 16.5827 155.373 515.301 732.116 732.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1190 3.2e-05 512 0.064 680 608256 45.107 16.6961 273.323 523.912 859.294 859.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1190 3.2e-05 512 0.064 680 602112 44.8289 16.6165 177.845 519.406 758.937 759.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1190 3.2e-05 512 0.064 680 589824 45.971 16.6344 145.104 519.212 727.17 727.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1190 3.2e-05 512 0.064 680 602112 44.9376 16.6524 385.674 519.383 966.901 967.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1190 3.2e-05 512 0.064 680 602112 44.8813 16.6337 248.684 519.274 829.715 829.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1190 3.2e-05 512 0.064 680 602112 44.9412 16.6412 203.066 519.875 784.768 784.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1190 3.2e-05 512 0.064 680 606208 44.9204 16.6445 361.836 522.548 946.201 946.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1190 3.2e-05 512 0.064 680 589824 45.4878 19.3802 228.283 517.065 810.464 810.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1190 3.2e-05 512 0.064 680 589824 44.4699 16.4475 183.329 511.229 755.72 755.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1190 3.2e-05 512 0.064 680 599040 45.2234 16.6455 369.696 519.27 951.081 951.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1190 3.2e-05 512 0.064 680 589824 45.9675 16.6377 239.266 519.846 821.965 822.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1190 3.2e-05 512 0.064 680 580608 46.9169 16.6408 206.067 519.415 789.292 789.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1190 3.2e-05 512 0.064 680 589824 45.9202 16.6083 188.283 519.953 771.02 771.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1190 3.2e-05 512 0.064 680 604160 45.1416 18.874 352.304 522.453 939.025 939.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1190 3.2e-05 512 0.064 680 593920 46.0076 16.6584 237.345 522.13 822.399 822.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1190 3.2e-05 512 0.064 680 583680 45.9305 16.5806 195.916 515.785 774.464 774.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1190 3.2e-05 512 0.064 680 573440 47.9722 16.6544 184.491 522.659 772.023 772.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1190 3.2e-05 512 0.064 680 602112 44.8153 16.6219 327.979 519.764 909.439 909.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1190 3.2e-05 512 0.064 680 589824 44.4768 16.438 229.714 511.538 802.423 802.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1190 3.2e-05 512 0.064 680 589824 45.915 16.6116 191.521 519.941 774.244 774.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1190 3.2e-05 512 0.064 680 540672 45.728 16.0492 164.706 494.742 721.473 721.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1190 3.2e-05 512 0.064 680 614400 44.5732 16.7252 348.43 523.796 933.769 933.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1190 3.2e-05 512 0.064 680 588800 45.4654 16.5856 229.348 515.161 806.808 807.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1190 3.2e-05 512 0.064 680 576000 46.699 16.5967 194.007 515.344 772.898 773.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1190 3.2e-05 512 0.064 680 563200 47.8794 16.5871 174.457 515.409 754.585 754.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1190 3.2e-05 512 0.064 672 606208 44.8664 16.6483 286.319 521.996 870.08 870.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1190 3.2e-05 512 0.064 672 606208 44.9368 16.6553 184.358 522.048 768.241 768.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1190 3.2e-05 512 0.064 672 602112 44.8164 19.9433 151.316 519.297 735.62 735.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1190 3.2e-05 512 0.064 672 604160 45.2243 16.6864 274.237 522.032 858.432 858.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1190 3.2e-05 512 0.064 672 604160 45.1651 16.6626 180.151 522.066 764.302 764.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1190 3.2e-05 512 0.064 672 583680 46.0183 16.6908 144.863 515.711 723.525 723.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1190 3.2e-05 512 0.064 672 608256 45.0873 16.707 381.781 523.784 967.611 967.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1190 3.2e-05 512 0.064 672 602112 44.8098 16.6214 244.847 519.866 826.383 826.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1190 3.2e-05 512 0.064 672 589824 45.9363 16.6376 194.743 519.374 776.947 777.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1190 3.2e-05 512 0.064 672 589824 44.518 16.554 165.053 511.524 737.904 738.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1190 3.2e-05 512 0.064 672 602112 44.9475 16.6541 352.682 519.302 933.842 934.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1190 3.2e-05 512 0.064 672 602112 44.8651 16.6303 231.265 519.797 812.804 812.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1190 3.2e-05 512 0.064 672 602112 44.923 16.6491 188.133 519.445 769.407 769.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1190 3.2e-05 512 0.064 672 602112 44.8374 16.6128 169.921 519.845 751.469 751.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1190 3.2e-05 512 0.064 672 606208 44.917 16.6453 348.236 522.135 932.185 932.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1190 3.2e-05 512 0.064 672 589824 45.4873 16.6213 218.752 516.485 797.591 797.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1190 3.2e-05 512 0.064 672 589824 44.5152 16.4346 180.979 511.531 753.713 753.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1190 3.2e-05 512 0.064 672 557056 46.4647 16.2345 149.398 506.184 718.528 718.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1190 3.2e-05 512 0.064 672 599040 45.2206 16.6666 337.005 519.7 918.84 919.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1190 3.2e-05 512 0.064 672 589824 45.9644 16.634 231.691 519.843 814.379 814.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1190 3.2e-05 512 0.064 672 580608 46.9426 20.4227 193.525 519.842 780.977 781.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1190 3.2e-05 512 0.064 672 589824 45.9005 16.6072 194.417 519.842 777.011 777.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1190 3.2e-05 512 0.064 672 604160 45.1392 16.6669 333.76 522.069 917.886 918.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1190 3.2e-05 512 0.064 672 593920 45.9932 16.6543 235.221 522.098 820.218 820.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1190 3.2e-05 512 0.064 672 583680 45.9367 16.574 193.456 515.321 771.535 771.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1190 3.2e-05 512 0.064 672 573440 48.0012 16.6472 177.016 522.134 764.05 764.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1190 3.2e-05 512 0.064 650 610304 44.5182 16.6442 291.385 522.525 875.319 875.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1190 3.2e-05 512 0.064 650 606208 44.9311 16.651 188.191 521.93 771.954 772.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1190 3.2e-05 512 0.064 650 602112 57.7292 16.6175 154.31 519.716 748.624 748.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1190 3.2e-05 512 0.064 650 609280 44.7217 16.6945 273.845 522.047 857.556 857.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1190 3.2e-05 512 0.064 650 604160 45.1608 16.6748 175.415 522.065 759.565 759.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1190 3.2e-05 512 0.064 650 599040 44.6413 16.5919 146.254 515.665 723.41 723.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1190 3.2e-05 512 0.064 650 593920 46.0191 16.6489 124.733 522.125 709.796 710.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1190 3.2e-05 512 0.064 650 614400 44.527 16.6932 372.178 523.493 957.147 957.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1190 3.2e-05 512 0.064 650 602112 44.7946 17.4791 233.629 519.414 815.57 815.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1190 3.2e-05 512 0.064 650 608256 44.3479 16.6378 193.17 519.352 773.766 773.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1190 3.2e-05 512 0.064 650 589824 44.504 16.5019 160.158 516.162 737.577 737.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1190 3.2e-05 512 0.064 650 609280 44.2876 16.6502 340.115 519.294 920.591 920.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1190 3.2e-05 512 0.064 650 602112 44.8826 16.644 223.369 519.349 804.495 804.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1190 3.2e-05 512 0.064 650 602112 44.9545 16.6486 180.881 519.815 762.552 762.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1190 3.2e-05 512 0.064 650 602112 44.8296 16.6144 162.777 519.339 743.817 744.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1190 3.2e-05 512 0.064 650 606208 44.9053 16.6554 340.379 522.549 924.74 924.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1190 3.2e-05 512 0.064 650 589824 45.492 16.5993 214.759 516.68 793.778 793.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1190 3.2e-05 512 0.064 650 589824 44.4907 16.433 181.662 511.52 754.358 754.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1190 3.2e-05 512 0.064 650 557056 46.4442 16.2304 149.333 506.122 718.381 718.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1190 3.2e-05 512 0.064 650 608256 44.411 16.6476 349.963 519.744 931.019 931.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1190 3.2e-05 512 0.064 650 608256 44.3676 16.6339 249.313 519.687 830.257 830.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1190 3.2e-05 512 0.064 650 608256 44.4055 16.652 206.926 519.27 787.512 787.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1190 3.2e-05 512 0.064 650 589824 45.8923 16.6113 190.094 519.829 772.67 772.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1190 3.2e-05 512 0.064 650 552960 44.8625 16.0785 163.848 495.159 720.205 720.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1190 3.2e-05 512 0.064 650 604160 45.1514 16.6684 335.67 522.033 919.771 919.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1190 3.2e-05 512 0.064 650 593920 46.0104 16.6507 229.098 522.507 814.511 814.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1190 3.2e-05 512 0.064 650 583680 45.9289 16.5708 191.469 515.675 769.899 770.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1190 3.2e-05 512 0.064 650 573440 48.0087 16.65 173.858 522.672 761.435 761.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1190 3.2e-05 512 0.064 650 563200 47.871 16.5879 163.562 515.377 743.685 743.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1190 3.2e-05 512 0.064 660 602112 45.2462 16.6501 269.499 521.922 853.566 853.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1190 3.2e-05 512 0.064 660 598016 45.6532 16.6505 176.605 522.053 761.208 761.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1190 3.2e-05 512 0.064 660 589824 45.9201 16.6248 144.04 519.341 726.178 726.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1190 3.2e-05 512 0.064 660 589824 45.4776 16.6117 124.051 517.031 703.417 703.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1190 3.2e-05 512 0.064 660 599040 45.6181 16.6826 365.208 522.473 950.24 950.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1190 3.2e-05 512 0.064 660 593920 46.051 16.6687 233.174 522.556 818.692 818.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1190 3.2e-05 512 0.064 660 583680 46.0136 16.5943 188.013 515.612 766.487 766.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1190 3.2e-05 512 0.064 660 593920 46.0221 16.6564 162.664 522.04 747.628 747.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1190 3.2e-05 512 0.064 660 602112 45.551 16.6952 336.296 528.437 927.229 927.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1190 3.2e-05 512 0.064 660 589824 45.9029 16.6154 219.688 519.719 802.181 802.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1190 3.2e-05 512 0.064 660 589824 45.9418 16.6354 177.343 519.423 759.604 759.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1190 3.2e-05 512 0.064 660 565248 46.7195 16.4351 152.204 511.124 726.735 726.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1190 3.2e-05 512 0.064 660 583680 45.9196 18.3826 137.352 515.302 717.203 717.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1190 3.2e-05 512 0.064 660 594944 45.5408 16.662 328.423 519.288 910.175 910.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1190 3.2e-05 512 0.064 660 587776 46.145 16.6303 207.494 519.726 790.24 790.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1190 3.2e-05 512 0.064 660 580608 46.9226 16.6467 172.905 519.817 756.54 756.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1190 3.2e-05 512 0.064 660 573440 47.479 16.6138 149.058 519.356 732.757 732.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1190 3.2e-05 512 0.064 660 573440 44.8788 16.2354 132.51 504.948 698.822 699.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1190 3.2e-05 512 0.064 660 598016 45.6432 16.6543 312.633 522.542 897.727 897.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1190 3.2e-05 512 0.064 660 589824 45.4649 19.6977 207.042 516.677 789.127 789.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1190 3.2e-05 512 0.064 660 565248 46.7421 16.4413 164.167 511.523 739.132 739.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1190 3.2e-05 512 0.064 660 557056 46.4397 16.2284 147.436 505.685 716.051 716.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1190 3.2e-05 512 0.064 660 573440 47.9908 16.6575 139.958 522.231 727.09 727.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1190 3.2e-05 512 0.064 704 610304 44.4992 16.6492 279.073 522.036 862.506 862.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1190 3.2e-05 512 0.064 704 606208 44.9047 16.642 179.002 522.548 763.346 763.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1190 3.2e-05 512 0.064 704 602112 44.7914 16.6212 148.613 519.717 729.988 730.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1190 3.2e-05 512 0.064 704 589824 45.4873 16.6268 125.036 516.688 704.092 704.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1190 3.2e-05 512 0.064 704 609280 44.7246 16.6835 368.583 522.524 952.763 952.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1190 3.2e-05 512 0.064 704 604160 45.1429 16.6707 234.465 522.136 818.663 818.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1190 3.2e-05 512 0.064 704 599040 44.6182 16.5875 189.874 515.713 767.042 767.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1190 3.2e-05 512 0.064 704 593920 46.0099 16.6485 162.855 522.548 748.305 748.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1190 3.2e-05 512 0.064 704 588800 45.4745 16.5888 146.832 515.702 724.846 725.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1190 3.2e-05 512 0.064 704 608256 45.1161 16.6973 338.634 523.426 924.136 924.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1190 3.2e-05 512 0.064 704 602112 44.8288 16.6099 223.921 519.423 805.027 805.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1190 3.2e-05 512 0.064 704 589824 45.9638 16.6359 176.105 519.436 758.388 758.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1190 3.2e-05 512 0.064 704 589824 44.4796 16.4289 155.411 511.582 728.154 728.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1190 3.2e-05 512 0.064 704 583680 45.925 16.5678 136.301 515.38 714.419 714.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1190 3.2e-05 512 0.064 704 602112 44.9232 16.6523 325.836 524.387 912.047 912.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1190 3.2e-05 512 0.064 704 602112 44.8597 16.6356 209.419 519.216 790.384 790.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1190 3.2e-05 512 0.064 704 602112 44.9284 16.6481 177.052 519.45 758.331 758.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1190 3.2e-05 512 0.064 704 602112 44.8503 20.1743 155.092 519.433 739.798 739.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1190 3.2e-05 512 0.064 704 573440 44.8467 16.2482 131.145 505.053 697.54 697.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1190 3.2e-05 512 0.064 704 606208 44.9096 16.6523 324.205 522.443 908.462 908.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1190 3.2e-05 512 0.064 704 589824 45.5019 16.6216 209.289 516.985 788.649 788.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1190 3.2e-05 512 0.064 704 589824 44.5364 16.4902 171.891 511.522 744.701 744.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1190 3.2e-05 512 0.064 704 557056 46.428 16.2341 147.335 505.596 715.843 716.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1190 3.2e-05 512 0.064 704 573440 48.001 16.6575 140.88 522.731 728.518 728.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1190 3.2e-05 512 0.064 704 540672 45.7198 16.0563 124.372 494.802 681.2 681.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1190 3.2e-05 512 0.064 768 610304 44.8438 16.691 306.032 523.778 891.595 891.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1190 3.2e-05 512 0.064 768 606208 44.8696 16.6442 329.936 522.05 913.751 913.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1190 3.2e-05 512 0.064 768 606208 44.93 16.6502 225.26 522.033 809.127 809.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1190 3.2e-05 512 0.064 768 602112 44.8265 21.3299 182.56 519.206 768.18 768.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1190 3.2e-05 512 0.064 768 589824 45.5033 16.6175 159.165 516.927 738.458 738.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1190 3.2e-05 512 0.064 768 593920 46.0246 16.6562 147.687 522.549 733.176 733.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1190 3.2e-05 512 0.064 768 589824 44.5004 16.4332 134.555 511.585 707.317 707.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1190 3.2e-05 512 0.064 768 602112 44.8455 16.6138 129.832 519.838 711.373 711.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1190 3.2e-05 512 0.064 768 557056 46.458 16.2278 113.372 506.135 682.435 682.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1190 3.2e-05 512 0.064 660 573440 47.4737 16.6134 99.9789 519.895 684.21 684.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1190 3.2e-05 512 0.064 704 602112 44.8134 16.6154 106.149 519.911 687.736 687.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1190 3.2e-05 512 0.064 650 573440 44.874 16.5212 100.048 504.998 666.691 666.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1190 3.2e-05 512 0.064 672 573440 44.8433 16.2455 100.791 505.022 667.149 667.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1190 3.2e-05 512 0.064 672 589824 45.502 16.6117 115.049 516.599 694.004 694.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1190 3.2e-05 512 0.064 672 552960 44.734 16.0518 165.589 494.865 721.482 721.666
