A powerful fault modeling capability has recently been added to an established hierarchical logic analysis simulation and verification program. Both the simulator and modeling are described in detail.