

================================================================
== Vitis HLS Report for 'calculate_pseudoimage'
================================================================
* Date:           Fri Dec 19 19:20:35 2025

* Version:        2025.2 (Build 6295257 on Nov 14 2025)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: kintexu
* Target device:  xcku025-ffva1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.140 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     2002|     2002|  20.020 us|  20.020 us|  2002|  2002|  loop auto-rewind stp (delay=2 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_19_1  |     2000|     2000|         3|          2|          1|  1000|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.39>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [PFN.cpp:19]   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%spectopmodule_ln18 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [PFN.cpp:18]   --->   Operation 7 'spectopmodule' 'spectopmodule_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %pointcloud, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %pointcloud"   --->   Operation 9 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2056 %pseudoimage, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2056 %pseudoimage"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.53ns)   --->   "%store_ln19 = store i10 0, i10 %i" [PFN.cpp:19]   --->   Operation 12 'store' 'store_ln19' <Predicate = true> <Delay = 0.53>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln19 = br void %for.body.split" [PFN.cpp:19]   --->   Operation 13 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_1 = load i10 %i" [PFN.cpp:19]   --->   Operation 14 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i10 %i_1" [PFN.cpp:19]   --->   Operation 15 'zext' 'zext_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%pointcloud_addr = getelementptr i32 %pointcloud, i64 0, i64 %zext_ln19" [PFN.cpp:20]   --->   Operation 16 'getelementptr' 'pointcloud_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (0.00ns)   --->   "%pointcloud_load = load i10 %pointcloud_addr" [PFN.cpp:20]   --->   Operation 17 'load' 'pointcloud_load' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_1 : Operation 18 [1/1] (1.31ns)   --->   "%i_3 = add i10 %i_1, i10 1" [PFN.cpp:19]   --->   Operation 18 'add' 'i_3' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.31ns)   --->   "%icmp_ln19 = icmp_eq  i10 %i_1, i10 999" [PFN.cpp:19]   --->   Operation 19 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.53ns)   --->   "%store_ln19 = store i10 %i_3, i10 %i" [PFN.cpp:19]   --->   Operation 20 'store' 'store_ln19' <Predicate = true> <Delay = 0.53>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln19 = br i1 %icmp_ln19, void %for.body.split, void %for.end" [PFN.cpp:19]   --->   Operation 21 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.38>
ST_2 : Operation 22 [1/2] ( I:0.00ns O:0.00ns )   --->   "%pointcloud_load = load i10 %pointcloud_addr" [PFN.cpp:20]   --->   Operation 22 'load' 'pointcloud_load' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%x = trunc i32 %pointcloud_load" [PFN.cpp:20]   --->   Operation 23 'trunc' 'x' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln20_1 = trunc i32 %pointcloud_load" [PFN.cpp:20]   --->   Operation 24 'trunc' 'trunc_ln20_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%y = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %pointcloud_load, i32 8, i32 15" [PFN.cpp:21]   --->   Operation 25 'partselect' 'y' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %trunc_ln20_1, i7 0" [PFN.cpp:23]   --->   Operation 26 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i8 %y" [PFN.cpp:23]   --->   Operation 27 'zext' 'zext_ln23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.38ns)   --->   "%add_ln23 = add i14 %tmp_8, i14 %zext_ln23" [PFN.cpp:23]   --->   Operation 28 'add' 'add_ln23' <Predicate = true> <Delay = 1.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln23_1 = zext i14 %add_ln23" [PFN.cpp:23]   --->   Operation 29 'zext' 'zext_ln23_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%pseudoimage_addr = getelementptr i2056 %pseudoimage, i64 0, i64 %zext_ln23_1" [PFN.cpp:23]   --->   Operation 30 'getelementptr' 'pseudoimage_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [2/2] (0.00ns)   --->   "%pseudoimage_load = load i14 %pseudoimage_addr" [PFN.cpp:23]   --->   Operation 31 'load' 'pseudoimage_load' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2056> <Depth = 16384> <RAM>

State 3 <SV = 2> <Delay = 3.13>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%specpipeline_ln19 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, i32 4294967295, void @empty_0" [PFN.cpp:19]   --->   Operation 32 'specpipeline' 'specpipeline_ln19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%speclooptripcount_ln19 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1000, i64 1000, i64 1000" [PFN.cpp:19]   --->   Operation 33 'speclooptripcount' 'speclooptripcount_ln19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [PFN.cpp:19]   --->   Operation 34 'specloopname' 'specloopname_ln19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/2] ( I:0.00ns O:0.00ns )   --->   "%pseudoimage_load = load i14 %pseudoimage_addr" [PFN.cpp:23]   --->   Operation 35 'load' 'pseudoimage_load' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2056> <Depth = 16384> <RAM>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%c = trunc i2056 %pseudoimage_load" [PFN.cpp:23]   --->   Operation 36 'trunc' 'c' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%tmp = partselect i2 @_ssdm_op_PartSelect.i2.i2056.i32.i32, i2056 %pseudoimage_load, i32 6, i32 7" [PFN.cpp:24]   --->   Operation 37 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.72ns)   --->   "%icmp_ln24 = icmp_eq  i2 %tmp, i2 0" [PFN.cpp:24]   --->   Operation 38 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %icmp_ln24, void %for.inc, void %if.then" [PFN.cpp:24]   --->   Operation 39 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %pointcloud_load, i32 16, i32 23" [PFN.cpp:25]   --->   Operation 40 'partselect' 'lshr_ln' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%lshr_ln25_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %pointcloud_load, i32 24, i32 31" [PFN.cpp:25]   --->   Operation 41 'partselect' 'lshr_ln25_1' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln25 = trunc i2056 %pseudoimage_load" [PFN.cpp:25]   --->   Operation 42 'trunc' 'trunc_ln25' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln25, i5 0" [PFN.cpp:25]   --->   Operation 43 'bitconcatenate' 'shl_ln' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i11 %shl_ln" [PFN.cpp:25]   --->   Operation 44 'zext' 'zext_ln25' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%or_ln1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln25, i5 8" [PFN.cpp:25]   --->   Operation 45 'bitconcatenate' 'or_ln1' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln25_1 = zext i11 %or_ln1" [PFN.cpp:25]   --->   Operation 46 'zext' 'zext_ln25_1' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (1.17ns)   --->   "%shl_ln25 = shl i2032 255, i2032 %zext_ln25_1" [PFN.cpp:25]   --->   Operation 47 'shl' 'shl_ln25' <Predicate = (icmp_ln24)> <Delay = 1.17> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln25_2 = zext i2032 %shl_ln25" [PFN.cpp:25]   --->   Operation 48 'zext' 'zext_ln25_2' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln25_3 = zext i8 %x" [PFN.cpp:25]   --->   Operation 49 'zext' 'zext_ln25_3' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (1.17ns)   --->   "%shl_ln25_1 = shl i2032 %zext_ln25_3, i2032 %zext_ln25_1" [PFN.cpp:25]   --->   Operation 50 'shl' 'shl_ln25_1' <Predicate = (icmp_ln24)> <Delay = 1.17> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%or_ln25_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln25, i5 16" [PFN.cpp:25]   --->   Operation 51 'bitconcatenate' 'or_ln25_1' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln25_4 = zext i11 %or_ln25_1" [PFN.cpp:25]   --->   Operation 52 'zext' 'zext_ln25_4' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (1.17ns)   --->   "%shl_ln25_2 = shl i2040 255, i2040 %zext_ln25_4" [PFN.cpp:25]   --->   Operation 53 'shl' 'shl_ln25_2' <Predicate = (icmp_ln24)> <Delay = 1.17> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln25_5 = zext i2040 %shl_ln25_2" [PFN.cpp:25]   --->   Operation 54 'zext' 'zext_ln25_5' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln25_6 = zext i8 %y" [PFN.cpp:25]   --->   Operation 55 'zext' 'zext_ln25_6' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (1.17ns)   --->   "%shl_ln25_3 = shl i2040 %zext_ln25_6, i2040 %zext_ln25_4" [PFN.cpp:25]   --->   Operation 56 'shl' 'shl_ln25_3' <Predicate = (icmp_ln24)> <Delay = 1.17> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%or_ln25_2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln25, i5 24" [PFN.cpp:25]   --->   Operation 57 'bitconcatenate' 'or_ln25_2' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln25_9 = zext i11 %or_ln25_2" [PFN.cpp:25]   --->   Operation 58 'zext' 'zext_ln25_9' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (1.17ns)   --->   "%shl_ln25_4 = shl i2048 255, i2048 %zext_ln25_9" [PFN.cpp:25]   --->   Operation 59 'shl' 'shl_ln25_4' <Predicate = (icmp_ln24)> <Delay = 1.17> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln25_10 = zext i2048 %shl_ln25_4" [PFN.cpp:25]   --->   Operation 60 'zext' 'zext_ln25_10' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln25_11 = zext i8 %lshr_ln" [PFN.cpp:25]   --->   Operation 61 'zext' 'zext_ln25_11' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (1.17ns)   --->   "%shl_ln25_5 = shl i2048 %zext_ln25_11, i2048 %zext_ln25_9" [PFN.cpp:25]   --->   Operation 62 'shl' 'shl_ln25_5' <Predicate = (icmp_ln24)> <Delay = 1.17> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (1.33ns)   --->   "%add_ln25 = add i12 %zext_ln25, i12 32" [PFN.cpp:25]   --->   Operation 63 'add' 'add_ln25' <Predicate = (icmp_ln24)> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln25_7 = zext i12 %add_ln25" [PFN.cpp:25]   --->   Operation 64 'zext' 'zext_ln25_7' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (1.19ns)   --->   "%shl_ln25_6 = shl i2056 255, i2056 %zext_ln25_7" [PFN.cpp:25]   --->   Operation 65 'shl' 'shl_ln25_6' <Predicate = (icmp_ln24)> <Delay = 1.19> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln25_8 = zext i8 %lshr_ln25_1" [PFN.cpp:25]   --->   Operation 66 'zext' 'zext_ln25_8' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (1.19ns)   --->   "%shl_ln25_7 = shl i2056 %zext_ln25_8, i2056 %zext_ln25_7" [PFN.cpp:25]   --->   Operation 67 'shl' 'shl_ln25_7' <Predicate = (icmp_ln24)> <Delay = 1.19> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (1.28ns)   --->   "%add_ln26 = add i8 %c, i8 1" [PFN.cpp:26]   --->   Operation 68 'add' 'add_ln26' <Predicate = (icmp_ln24)> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.48ns)   --->   "%xor_ln26 = xor i2033 %zext_ln25_2, i2033 986236757547332986472011617696226561292849812918563355472727826767720188564083584387121625107510786855734801053524719833194566624465665316622563244215340671405971599343902468620306327831715457360719532421388780770165778156818229863337344187575566725786793391480600129482653072861971002459947277805295727097226389568776499707662505334062639449916265137796823793276300221537201727072401742985542559596685092673521228140822200236743113743661549252453726123450722876929538747702356573783116366629850199080495560991841329893037292397105499226019760899853193278062243717512000415180826369586332768194383418384126574591" [PFN.cpp:26]   --->   Operation 69 'xor' 'xor_ln26' <Predicate = (icmp_ln24)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i2033 %xor_ln26" [PFN.cpp:26]   --->   Operation 70 'sext' 'sext_ln26' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node or_ln26_5)   --->   "%trunc_ln26 = trunc i2033 %xor_ln26" [PFN.cpp:26]   --->   Operation 71 'trunc' 'trunc_ln26' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node or_ln26_5)   --->   "%trunc_ln26_1 = trunc i2056 %pseudoimage_load" [PFN.cpp:26]   --->   Operation 72 'trunc' 'trunc_ln26_1' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.49ns)   --->   "%and_ln26 = and i2056 %pseudoimage_load, i2056 %sext_ln26" [PFN.cpp:26]   --->   Operation 73 'and' 'and_ln26' <Predicate = (icmp_ln24)> <Delay = 0.49> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node or_ln26_5)   --->   "%and_ln26_4 = and i2032 %trunc_ln26_1, i2032 %trunc_ln26" [PFN.cpp:26]   --->   Operation 74 'and' 'and_ln26_4' <Predicate = (icmp_ln24)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.48ns) (out node of the LUT)   --->   "%or_ln26_5 = or i2032 %and_ln26_4, i2032 %shl_ln25_1" [PFN.cpp:26]   --->   Operation 75 'or' 'or_ln26_5' <Predicate = (icmp_ln24)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i24 @_ssdm_op_PartSelect.i24.i2056.i32.i32, i2056 %and_ln26, i32 2032, i32 2055" [PFN.cpp:26]   --->   Operation 76 'partselect' 'tmp_1' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node or_ln26)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i2056.i32.i32, i2056 %and_ln26, i32 2032, i32 2039" [PFN.cpp:26]   --->   Operation 77 'partselect' 'tmp_2' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i2056 @_ssdm_op_BitConcatenate.i2056.i24.i2032, i24 %tmp_1, i2032 %or_ln26_5" [PFN.cpp:26]   --->   Operation 78 'bitconcatenate' 'or_ln' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.48ns)   --->   "%xor_ln26_1 = xor i2041 %zext_ln25_5, i2041 252476609932117244536834974130233999690969552107152219001018323652536368272405397603103136027522761435068109069702328277297809055863210321055376190519127211879928729432039031966798419924919157084344200299875527877162439208145466845014360112019345081801419108219033633147559186652664576629746503118155706136889955729606783925161601365520035699178563875275986891078732856713523642130534846204298895256751383724421434404050483260606237118377356608628153887603385056493961919411803282888477789857241650964606863613911380452617546853659007801861058790362417479183934391683072106286291550614101188657762155106336403095551" [PFN.cpp:26]   --->   Operation 79 'xor' 'xor_ln26_1' <Predicate = (icmp_ln24)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln26_1 = sext i2041 %xor_ln26_1" [PFN.cpp:26]   --->   Operation 80 'sext' 'sext_ln26_1' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node or_ln26)   --->   "%trunc_ln26_2 = trunc i2041 %xor_ln26_1" [PFN.cpp:26]   --->   Operation 81 'trunc' 'trunc_ln26_2' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node or_ln26)   --->   "%tmp_3 = bitconcatenate i2040 @_ssdm_op_BitConcatenate.i2040.i8.i2032, i8 %tmp_2, i2032 %or_ln26_5" [PFN.cpp:26]   --->   Operation 82 'bitconcatenate' 'tmp_3' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.49ns)   --->   "%and_ln26_1 = and i2056 %or_ln, i2056 %sext_ln26_1" [PFN.cpp:26]   --->   Operation 83 'and' 'and_ln26_1' <Predicate = (icmp_ln24)> <Delay = 0.49> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node or_ln26)   --->   "%and_ln26_5 = and i2040 %tmp_3, i2040 %trunc_ln26_2" [PFN.cpp:26]   --->   Operation 84 'and' 'and_ln26_5' <Predicate = (icmp_ln24)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.48ns) (out node of the LUT)   --->   "%or_ln26 = or i2040 %and_ln26_5, i2040 %shl_ln25_3" [PFN.cpp:26]   --->   Operation 85 'or' 'or_ln26' <Predicate = (icmp_ln24)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node or_ln26_3)   --->   "%tmp_4 = partselect i16 @_ssdm_op_PartSelect.i16.i2056.i32.i32, i2056 %and_ln26_1, i32 2040, i32 2055" [PFN.cpp:26]   --->   Operation 86 'partselect' 'tmp_4' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node or_ln26_3)   --->   "%tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i2056.i32.i32, i2056 %and_ln26_1, i32 2040, i32 2047" [PFN.cpp:26]   --->   Operation 87 'partselect' 'tmp_5' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node or_ln26_3)   --->   "%or_ln26_1 = bitconcatenate i2056 @_ssdm_op_BitConcatenate.i2056.i16.i2040, i16 %tmp_4, i2040 %or_ln26" [PFN.cpp:26]   --->   Operation 88 'bitconcatenate' 'or_ln26_1' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.48ns)   --->   "%xor_ln26_2 = xor i2049 %zext_ln25_10, i2049 64634012142622014601429753377339903920888205339430968064260690855049310277735781786394402823045826927377435921843796038988239118300981842190176304772896566241261754734601992183500395500779304213592115276768135136553584437285239512323676188676952340941163291704072610085775151783082131617215104798247860771043828666779336684841369949573129138989712352070652644116155611318662052385416920628300517185728354233451887207436923714715196702304603291808807395226466574462454251369421640419450314203453862646939357085161313395870091994536705997276431050332778874671087204270866459209290636957209904296387111707222119192461056" [PFN.cpp:26]   --->   Operation 89 'xor' 'xor_ln26_2' <Predicate = (icmp_ln24)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node or_ln26_3)   --->   "%sext_ln26_2 = sext i2049 %xor_ln26_2" [PFN.cpp:26]   --->   Operation 90 'sext' 'sext_ln26_2' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node or_ln26_3)   --->   "%trunc_ln26_3 = trunc i2049 %xor_ln26_2" [PFN.cpp:26]   --->   Operation 91 'trunc' 'trunc_ln26_3' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node or_ln26_3)   --->   "%tmp_6 = bitconcatenate i2048 @_ssdm_op_BitConcatenate.i2048.i8.i2040, i8 %tmp_5, i2040 %or_ln26" [PFN.cpp:26]   --->   Operation 92 'bitconcatenate' 'tmp_6' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node or_ln26_3)   --->   "%and_ln26_2 = and i2056 %or_ln26_1, i2056 %sext_ln26_2" [PFN.cpp:26]   --->   Operation 93 'and' 'and_ln26_2' <Predicate = (icmp_ln24)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node or_ln26_3)   --->   "%and_ln26_6 = and i2048 %tmp_6, i2048 %trunc_ln26_3" [PFN.cpp:26]   --->   Operation 94 'and' 'and_ln26_6' <Predicate = (icmp_ln24)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node or_ln26_3)   --->   "%or_ln26_6 = or i2048 %and_ln26_6, i2048 %shl_ln25_5" [PFN.cpp:26]   --->   Operation 95 'or' 'or_ln26_6' <Predicate = (icmp_ln24)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node or_ln26_3)   --->   "%tmp_7 = partselect i8 @_ssdm_op_PartSelect.i8.i2056.i32.i32, i2056 %and_ln26_2, i32 2048, i32 2055" [PFN.cpp:26]   --->   Operation 96 'partselect' 'tmp_7' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node or_ln26_3)   --->   "%or_ln26_2 = bitconcatenate i2056 @_ssdm_op_BitConcatenate.i2056.i8.i2048, i8 %tmp_7, i2048 %or_ln26_6" [PFN.cpp:26]   --->   Operation 97 'bitconcatenate' 'or_ln26_2' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node or_ln26_3)   --->   "%xor_ln26_3 = xor i2056 %shl_ln25_6, i2056 8273153554255617868983008432299507701873690283447163912225368429446311715550180068658483561349865846704311797996005892990494607142525675800342567010930760478881504606029054999488050624099750939339790755426321297478858807972510657577430552150649899640468901338121294090979219428234512847003533414175726178693610069347755095659695353545360529790683181065043538446867918248788742705333365840422466199773229341881841562551926235483545177894989221351527346588987721531194144175285969973689640218042094418808237706900648114671371775300698367651383174442595695957899162146670906778789201530522867749937550298524431256635047680" [PFN.cpp:26]   --->   Operation 98 'xor' 'xor_ln26_3' <Predicate = (icmp_ln24)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node or_ln26_3)   --->   "%and_ln26_3 = and i2056 %or_ln26_2, i2056 %xor_ln26_3" [PFN.cpp:26]   --->   Operation 99 'and' 'and_ln26_3' <Predicate = (icmp_ln24)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.49ns) (out node of the LUT)   --->   "%or_ln26_3 = or i2056 %and_ln26_3, i2056 %shl_ln25_7" [PFN.cpp:26]   --->   Operation 100 'or' 'or_ln26_3' <Predicate = (icmp_ln24)> <Delay = 0.49> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_s = partselect i2048 @_ssdm_op_PartSelect.i2048.i2056.i32.i32, i2056 %or_ln26_3, i32 8, i32 2055" [PFN.cpp:26]   --->   Operation 101 'partselect' 'tmp_s' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%or_ln26_4 = bitconcatenate i2056 @_ssdm_op_BitConcatenate.i2056.i2048.i8, i2048 %tmp_s, i8 %add_ln26" [PFN.cpp:26]   --->   Operation 102 'bitconcatenate' 'or_ln26_4' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] ( I:0.00ns O:0.00ns )   --->   "%store_ln26 = store i2056 %or_ln26_4, i14 %pseudoimage_addr" [PFN.cpp:26]   --->   Operation 103 'store' 'store_ln26' <Predicate = (icmp_ln24)> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2056> <Depth = 16384> <RAM>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln27 = br void %for.inc" [PFN.cpp:27]   --->   Operation 104 'br' 'br_ln27' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.53ns)   --->   "%ret_ln29 = ret" [PFN.cpp:29]   --->   Operation 105 'ret' 'ret_ln29' <Predicate = (icmp_ln19)> <Delay = 0.53>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.394ns
The critical path consists of the following:
	'store' operation ('store_ln19', PFN.cpp:19) of constant 0 10 bit on local variable 'i', PFN.cpp:19 [9]  (0.538 ns)
	'load' operation 10 bit ('i', PFN.cpp:19) on local variable 'i', PFN.cpp:19 [12]  (0.000 ns)
	'add' operation 10 bit ('i_3', PFN.cpp:19) [31]  (1.319 ns)
	'store' operation ('store_ln19', PFN.cpp:19) of variable 'i_3', PFN.cpp:19 10 bit on local variable 'i', PFN.cpp:19 [101]  (0.538 ns)

 <State 2>: 1.385ns
The critical path consists of the following:
	'load' operation 32 bit ('pointcloud_load', PFN.cpp:20) on array 'pointcloud' [18]  (0.000 ns)
	'add' operation 14 bit ('add_ln23', PFN.cpp:23) [24]  (1.385 ns)

 <State 3>: 3.140ns
The critical path consists of the following:
	'load' operation 2056 bit ('pseudoimage_load', PFN.cpp:23) on array 'pseudoimage' [27]  (0.000 ns)
	'shl' operation 2032 bit ('shl_ln25', PFN.cpp:25) [41]  (1.173 ns)
	'xor' operation 2033 bit ('xor_ln26', PFN.cpp:26) [63]  (0.489 ns)
	'and' operation 2056 bit ('and_ln26', PFN.cpp:26) [67]  (0.492 ns)
	'and' operation 2056 bit ('and_ln26_1', PFN.cpp:26) [77]  (0.492 ns)
	'and' operation 2056 bit ('and_ln26_2', PFN.cpp:26) [87]  (0.000 ns)
	'and' operation 2056 bit ('and_ln26_3', PFN.cpp:26) [93]  (0.000 ns)
	'or' operation 2056 bit ('or_ln26_3', PFN.cpp:26) [94]  (0.492 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
