

================================================================
== Vitis HLS Report for 'aggr_min_Pipeline_VITIS_LOOP_227_1_VITIS_LOOP_230_2'
================================================================
* Date:           Mon Jan 17 10:40:02 2022

* Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:09:46 MDT 2021)
* Project:        PNA_HLS_proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.005 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     2082|     2082|  6.939 us|  6.939 us|  2082|  2082|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_227_1_VITIS_LOOP_230_2  |     2080|     2080|         2|          1|          1|  2080|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     115|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      72|    -|
|Register             |        -|     -|       39|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|       39|     187|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln227_1_fu_112_p2     |         +|   0|  0|  19|          12|           1|
    |add_ln227_fu_124_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln230_fu_152_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln231_1_fu_204_p2     |         +|   0|  0|  17|          12|          12|
    |add_ln231_fu_195_p2       |         +|   0|  0|  17|          12|          12|
    |icmp_ln227_fu_106_p2      |      icmp|   0|  0|  12|          12|          12|
    |icmp_ln230_fu_130_p2      |      icmp|   0|  0|  10|           7|           7|
    |select_ln227_1_fu_144_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln227_fu_136_p3    |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 115|          70|          54|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load               |   9|          2|    5|         10|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   12|         24|
    |ap_sig_allocacmp_j_load               |   9|          2|    7|         14|
    |i_fu_62                               |   9|          2|    5|         10|
    |indvar_flatten_fu_66                  |   9|          2|   12|         24|
    |j_fu_58                               |   9|          2|    7|         14|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  72|         16|   50|        100|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_fu_62                  |   5|   0|    5|          0|
    |indvar_flatten_fu_66     |  12|   0|   12|          0|
    |j_fu_58                  |   7|   0|    7|          0|
    |select_ln227_1_reg_244   |   5|   0|    5|          0|
    |select_ln227_reg_239     |   7|   0|    7|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  39|   0|   39|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |                    Source Object                    |    C Type    |
+------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  aggr_min_Pipeline_VITIS_LOOP_227_1_VITIS_LOOP_230_2|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  aggr_min_Pipeline_VITIS_LOOP_227_1_VITIS_LOOP_230_2|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  aggr_min_Pipeline_VITIS_LOOP_227_1_VITIS_LOOP_230_2|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  aggr_min_Pipeline_VITIS_LOOP_227_1_VITIS_LOOP_230_2|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  aggr_min_Pipeline_VITIS_LOOP_227_1_VITIS_LOOP_230_2|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  aggr_min_Pipeline_VITIS_LOOP_227_1_VITIS_LOOP_230_2|  return value|
|out_1_V_address1  |  out|   16|   ap_memory|                                              out_1_V|         array|
|out_1_V_ce1       |  out|    1|   ap_memory|                                              out_1_V|         array|
|out_1_V_we1       |  out|    1|   ap_memory|                                              out_1_V|         array|
|out_1_V_d1        |  out|   32|   ap_memory|                                              out_1_V|         array|
+------------------+-----+-----+------------+-----------------------------------------------------+--------------+

