#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000248503ba3c0 .scope module, "FA_HA_tb" "FA_HA_tb" 2 3;
 .timescale -9 -12;
v0000024850404f90_0 .var "a", 0 0;
v00000248504044f0_0 .var "b", 0 0;
v0000024850404310_0 .var "ci", 0 0;
v0000024850404450_0 .net "co", 0 0, L_00000248503a7260;  1 drivers
v0000024850404590_0 .net "s", 0 0, L_00000248503a7110;  1 drivers
S_00000248503ba550 .scope module, "uut" "FA_HA" 2 7, 3 1 0, S_00000248503ba3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "co";
L_00000248503a7260 .functor OR 1, L_00000248503a7030, L_00000248503a71f0, C4<0>, C4<0>;
v00000248503b40f0_0 .net "a", 0 0, v0000024850404f90_0;  1 drivers
v00000248503b4190_0 .net "b", 0 0, v00000248504044f0_0;  1 drivers
v00000248503b4230_0 .net "c1", 0 0, L_00000248503a7030;  1 drivers
v0000024850404b30_0 .net "c2", 0 0, L_00000248503a71f0;  1 drivers
v0000024850404bd0_0 .net "ci", 0 0, v0000024850404310_0;  1 drivers
v0000024850404950_0 .net "co", 0 0, L_00000248503a7260;  alias, 1 drivers
v0000024850404c70_0 .net "s", 0 0, L_00000248503a7110;  alias, 1 drivers
v0000024850404ef0_0 .net "s1", 0 0, L_00000248503a70a0;  1 drivers
S_00000248503ba6e0 .scope module, "ha1" "HA" 3 10, 4 1 0, S_00000248503ba550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_00000248503a70a0 .functor XOR 1, v0000024850404f90_0, v00000248504044f0_0, C4<0>, C4<0>;
L_00000248503a7030 .functor AND 1, v0000024850404f90_0, v00000248504044f0_0, C4<1>, C4<1>;
v00000248503a6400_0 .net "a", 0 0, v0000024850404f90_0;  alias, 1 drivers
v00000248503b64f0_0 .net "b", 0 0, v00000248504044f0_0;  alias, 1 drivers
v0000024850382770_0 .net "c", 0 0, L_00000248503a7030;  alias, 1 drivers
v0000024850382810_0 .net "s", 0 0, L_00000248503a70a0;  alias, 1 drivers
S_00000248503828b0 .scope module, "ha2" "HA" 3 17, 4 1 0, S_00000248503ba550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_00000248503a7110 .functor XOR 1, L_00000248503a70a0, v0000024850404310_0, C4<0>, C4<0>;
L_00000248503a71f0 .functor AND 1, L_00000248503a70a0, v0000024850404310_0, C4<1>, C4<1>;
v0000024850382a40_0 .net "a", 0 0, L_00000248503a70a0;  alias, 1 drivers
v0000024850382ae0_0 .net "b", 0 0, v0000024850404310_0;  alias, 1 drivers
v0000024850382b80_0 .net "c", 0 0, L_00000248503a71f0;  alias, 1 drivers
v00000248503b4050_0 .net "s", 0 0, L_00000248503a7110;  alias, 1 drivers
    .scope S_00000248503ba3c0;
T_0 ;
    %vpi_call 2 16 "$dumpfile", "fa_ha_wave.vcd" {0 0 0};
    %vpi_call 2 17 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000248503ba3c0 {0 0 0};
    %vpi_call 2 19 "$monitor", "t=%0t a=%b b=%b ci=%b -> s=%b co=%b", $time, v0000024850404f90_0, v00000248504044f0_0, v0000024850404310_0, v0000024850404590_0, v0000024850404450_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024850404f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000248504044f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024850404310_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024850404f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000248504044f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024850404310_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024850404f90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000248504044f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024850404310_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024850404f90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000248504044f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024850404310_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024850404f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000248504044f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024850404310_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024850404f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000248504044f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024850404310_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024850404f90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000248504044f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024850404310_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024850404f90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000248504044f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024850404310_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 31 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "FA_HA_tb.v";
    "FA_HA.v";
    "HA.v";
