m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/gerard/Desktop/clase/TFG/proyecto/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys/testbench/mentor
valtera_avalon_packets_to_master
Z0 !s110 1591017512
!i10b 1
!s100 lb8?6UKeHL0fO:A`Bb0Il1
IJlW`kE4MNM>GZV`GL8A0G0
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 d/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys/testbench/mentor
Z3 w1591017494
Z4 8./../disenyo_qsys_tb/simulation/submodules/altera_avalon_packets_to_master.v
Z5 F./../disenyo_qsys_tb/simulation/submodules/altera_avalon_packets_to_master.v
L0 22
Z6 OV;L;10.5b;63
r1
!s85 0
31
Z7 !s108 1591017512.000000
Z8 !s107 ./../disenyo_qsys_tb/simulation/submodules/altera_avalon_packets_to_master.v|
Z9 !s90 -reportprogress|300|./../disenyo_qsys_tb/simulation/submodules/altera_avalon_packets_to_master.v|-work|transacto|
!i113 1
Z10 o-work transacto
Z11 tCvgOpt 0
vfifo_buffer
R0
!i10b 1
!s100 DMV9zRnPjWDbzTRVo^2TT0
I[NMUfC9PR=f^_<:b7ZF`23
R1
R2
R3
R4
R5
L0 627
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
vfifo_buffer_scfifo_with_controls
R0
!i10b 1
!s100 zmOh<:bil5=WKFX;=j_Af2
IPEkgfF]F3;dZcPdL6DkcK1
R1
R2
R3
R4
R5
L0 573
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
vfifo_buffer_single_clock_fifo
R0
!i10b 1
!s100 l?APnUI8_=1IUOC<`QGGJ3
I:ZF;2]DK2Xe60fAc[>loo1
R1
R2
R3
R4
R5
L0 512
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
vfifo_to_packet
R0
!i10b 1
!s100 TbDMFiLf3D=`0Ekh08_[C1
Iai1EO^@:5:3aV_dzDFlYE2
R1
R2
R3
R4
R5
L0 697
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
vpackets_to_fifo
R0
!i10b 1
!s100 ]MF>U8bo@HjJhzaW6aNB[2
IU6R[iIjle<RH[5>nT3TOf2
R1
R2
R3
R4
R5
L0 142
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
vpackets_to_master
R0
!i10b 1
!s100 m[YiF06PnnS]oE=1iCkXI1
ILoVYTCNE=G@dNc=gje]jD2
R1
R2
R3
R4
R5
L0 851
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
