

================================================================
== Vivado HLS Report for 'write_stream_512_512_s'
================================================================
* Date:           Sun Dec  5 19:08:57 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        prj
* Solution:       sol
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns |   0 ns   |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        -|        -|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|        9|    -|
|Register             |        -|      -|        1|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|        1|        9|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1344|   3008|   869120|   434560|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4032|   9024|  2607360|  1303680|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |axis00_TDATA_blk_n  |   9|          2|    1|          2|
    +--------------------+----+-----------+-----+-----------+
    |Total               |   9|          2|    1|          2|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------+---+----+-----+-----------+
    |    Name   | FF| LUT| Bits| Const Bits|
    +-----------+---+----+-----+-----------+
    |ap_CS_fsm  |  1|   0|    1|          0|
    +-----------+---+----+-----+-----------+
    |Total      |  1|   0|    1|          0|
    +-----------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+--------------------+-----+-----+------------+------------------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | write_stream<512, 512> | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | write_stream<512, 512> | return value |
|ap_start            |  in |    1| ap_ctrl_hs | write_stream<512, 512> | return value |
|ap_done             | out |    1| ap_ctrl_hs | write_stream<512, 512> | return value |
|ap_idle             | out |    1| ap_ctrl_hs | write_stream<512, 512> | return value |
|ap_ready            | out |    1| ap_ctrl_hs | write_stream<512, 512> | return value |
|axis00_TDATA_blk_n  | out |    1| ap_ctrl_hs | write_stream<512, 512> | return value |
|ap_ce               |  in |    1| ap_ctrl_hs | write_stream<512, 512> | return value |
|acc_data_V_read     |  in |  512|   ap_none  |     acc_data_V_read    |    scalar    |
|acc_keep_V_read     |  in |   64|   ap_none  |     acc_keep_V_read    |    scalar    |
|acc_last_V_read     |  in |    1|   ap_none  |     acc_last_V_read    |    scalar    |
|axis00_TDATA        | out |  512|    axis    |     m_axis_V_data_V    |    pointer   |
|axis00_TREADY       |  in |    1|    axis    |     m_axis_V_data_V    |    pointer   |
|axis00_TVALID       | out |    1|    axis    |     m_axis_V_last_V    |    pointer   |
|axis00_TLAST        | out |    1|    axis    |     m_axis_V_last_V    |    pointer   |
|axis00_TKEEP        | out |   64|    axis    |     m_axis_V_keep_V    |    pointer   |
+--------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %m_axis_V_data_V, i64* %m_axis_V_keep_V, i1* %m_axis_V_last_V, [5 x i8]* @p_str4, i32 0, i32 0, [5 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 2 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%tmp_last_V = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %acc_last_V_read)"   --->   Operation 3 'read' 'tmp_last_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%tmp_keep_V = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %acc_keep_V_read)"   --->   Operation 4 'read' 'tmp_keep_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%tmp_data_V = call i512 @_ssdm_op_Read.ap_auto.i512(i512 %acc_data_V_read)"   --->   Operation 5 'read' 'tmp_data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i512P.i64P.i1P(i512* %m_axis_V_data_V, i64* %m_axis_V_keep_V, i1* %m_axis_V_last_V, i512 %tmp_data_V, i64 %tmp_keep_V, i1 %tmp_last_V)" [../finn_rtl_krnl_cmodel.cpp:70]   --->   Operation 6 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "ret void" [../finn_rtl_krnl_cmodel.cpp:75]   --->   Operation 7 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ acc_data_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ acc_keep_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ acc_last_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m_axis_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface) [ 00]
tmp_last_V        (read         ) [ 00]
tmp_keep_V        (read         ) [ 00]
tmp_data_V        (read         ) [ 00]
write_ln70        (write        ) [ 00]
ret_ln75          (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="acc_data_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_data_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="acc_keep_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_keep_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="acc_last_V_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_last_V_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="m_axis_V_data_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="m_axis_V_keep_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="m_axis_V_last_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i512"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i512P.i64P.i1P"/></StgValue>
</bind>
</comp>

<comp id="30" class="1004" name="tmp_last_V_read_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="1" slack="0"/>
<pin id="32" dir="0" index="1" bw="1" slack="0"/>
<pin id="33" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_last_V/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="tmp_keep_V_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="64" slack="0"/>
<pin id="38" dir="0" index="1" bw="64" slack="0"/>
<pin id="39" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_keep_V/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="tmp_data_V_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="512" slack="0"/>
<pin id="44" dir="0" index="1" bw="512" slack="0"/>
<pin id="45" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_data_V/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="write_ln70_write_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="0" slack="0"/>
<pin id="50" dir="0" index="1" bw="512" slack="0"/>
<pin id="51" dir="0" index="2" bw="64" slack="0"/>
<pin id="52" dir="0" index="3" bw="1" slack="0"/>
<pin id="53" dir="0" index="4" bw="512" slack="0"/>
<pin id="54" dir="0" index="5" bw="64" slack="0"/>
<pin id="55" dir="0" index="6" bw="1" slack="0"/>
<pin id="56" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln70/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="34"><net_src comp="22" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="35"><net_src comp="4" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="40"><net_src comp="24" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="2" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="46"><net_src comp="26" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="0" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="57"><net_src comp="28" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="58"><net_src comp="6" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="59"><net_src comp="8" pin="0"/><net_sink comp="48" pin=2"/></net>

<net id="60"><net_src comp="10" pin="0"/><net_sink comp="48" pin=3"/></net>

<net id="61"><net_src comp="42" pin="2"/><net_sink comp="48" pin=4"/></net>

<net id="62"><net_src comp="36" pin="2"/><net_sink comp="48" pin=5"/></net>

<net id="63"><net_src comp="30" pin="2"/><net_sink comp="48" pin=6"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: m_axis_V_data_V | {1 }
	Port: m_axis_V_keep_V | {1 }
	Port: m_axis_V_last_V | {1 }
 - Input state : 
	Port: write_stream<512, 512> : acc_data_V_read | {1 }
	Port: write_stream<512, 512> : acc_keep_V_read | {1 }
	Port: write_stream<512, 512> : acc_last_V_read | {1 }
	Port: write_stream<512, 512> : m_axis_V_data_V | {}
	Port: write_stream<512, 512> : m_axis_V_keep_V | {}
	Port: write_stream<512, 512> : m_axis_V_last_V | {}
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|
| Operation|     Functional Unit    |
|----------|------------------------|
|          |  tmp_last_V_read_fu_30 |
|   read   |  tmp_keep_V_read_fu_36 |
|          |  tmp_data_V_read_fu_42 |
|----------|------------------------|
|   write  | write_ln70_write_fu_48 |
|----------|------------------------|
|   Total  |                        |
|----------|------------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
