===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 33.1793 seconds

  ----User Time----  ----Wall Time----  ----Name----
   12.5911 ( 28.8%)   12.5911 ( 37.9%)  FIR Parser
   17.6288 ( 40.3%)   10.2837 ( 31.0%)  'firrtl.circuit' Pipeline
    2.4919 (  5.7%)    1.3999 (  4.2%)    'firrtl.module' Pipeline
    2.4919 (  5.7%)    1.3999 (  4.2%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.2487 (  0.6%)    0.2487 (  0.7%)    InferWidths
    1.5381 (  3.5%)    1.5381 (  4.6%)    LowerFIRRTLTypes
   10.6508 ( 24.3%)    5.9068 ( 17.8%)    'firrtl.module' Pipeline
    3.3919 (  7.8%)    1.8633 (  5.6%)      ExpandWhens
    7.2588 ( 16.6%)    4.0435 ( 12.2%)      SimpleCanonicalizer
    1.1479 (  2.6%)    1.1479 (  3.5%)    IMConstProp
    0.0518 (  0.1%)    0.0518 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.0701 (  0.2%)    0.0383 (  0.1%)    'firrtl.module' Pipeline
    0.0701 (  0.2%)    0.0383 (  0.1%)      CheckWidths
    2.0710 (  4.7%)    2.0710 (  6.2%)  LowerFIRRTLToHW
    1.1703 (  2.7%)    1.1703 (  3.5%)  HWMemSimImpl
    4.5671 ( 10.4%)    2.4133 (  7.3%)  'hw.module' Pipeline
    0.1488 (  0.3%)    0.0817 (  0.2%)    HWCleanup
    2.2098 (  5.1%)    1.1726 (  3.5%)    CSE
    0.0069 (  0.0%)    0.0035 (  0.0%)      (A) DominanceInfo
    2.1568 (  4.9%)    1.1328 (  3.4%)    SimpleCanonicalizer
    1.1750 (  2.7%)    1.1750 (  3.5%)  HWLegalizeNames
    1.7221 (  3.9%)    0.9064 (  2.7%)  'hw.module' Pipeline
    1.6992 (  3.9%)    0.8947 (  2.7%)    PrettifyVerilog
    2.5376 (  5.8%)    2.5376 (  7.6%)  Output
    0.0027 (  0.0%)    0.0027 (  0.0%)  Rest
   43.7533 (100.0%)   33.1793 (100.0%)  Total

{
  totalTime: 33.228,
  maxMemory: 1090711552
}
