Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1.1 (win64) Build 2960000 Wed Aug  5 22:57:20 MDT 2020
| Date         : Tue Nov  5 15:21:52 2024
| Host         : HWLAB15 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file RISC_timing_summary_routed.rpt -pb RISC_timing_summary_routed.pb -rpx RISC_timing_summary_routed.rpx -warn_on_violation
| Design       : RISC
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (96)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (2)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (96)
-------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: instr_mem/instr_mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[10] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instr_mem/instr_mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[11] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instr_mem/instr_mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[12] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instr_mem/instr_mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[13] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instr_mem/instr_mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[14] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instr_mem/instr_mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[9] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.259     -429.256                    385                 1879        0.077        0.000                      0                 1879        4.500        0.000                       0                   687  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -6.259     -429.256                    385                 1879        0.077        0.000                      0                 1879        4.500        0.000                       0                   687  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          385  Failing Endpoints,  Worst Slack       -6.259ns,  Total Violation     -429.256ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.259ns  (required time - arrival time)
  Source:                 instr_mem/instr_mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu0/ALU_OUT_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.247ns  (logic 5.261ns (32.380%)  route 10.986ns (67.620%))
  Logic Levels:           20  (LUT2=2 LUT3=1 LUT6=15 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.275ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=686, routed)         1.672     5.275    instr_mem/instr_mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  instr_mem/instr_mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      2.454     7.729 f  instr_mem/instr_mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[12]
                         net (fo=29, routed)          1.086     8.815    instr_mem/douta[9]
    SLICE_X9Y104         LUT6 (Prop_lut6_I0_O)        0.124     8.939 r  instr_mem/data_mem_inst_i_33/O
                         net (fo=94, routed)          0.508     9.446    instr_mem/data_mem_inst_i_33_n_0
    SLICE_X8Y102         LUT2 (Prop_lut2_I0_O)        0.124     9.570 r  instr_mem/data_mem_inst_i_98/O
                         net (fo=64, routed)          1.338    10.909    regbank/rt[2]
    SLICE_X8Y101         MUXF7 (Prop_muxf7_S_O)       0.292    11.201 f  regbank/data_mem_inst_i_86/O
                         net (fo=2, routed)           0.000    11.201    regbank/REG_FILE_reg[11][5]_1
    SLICE_X8Y101         MUXF8 (Prop_muxf8_I1_O)      0.088    11.289 f  regbank/ALU_OUT_reg[5]_i_15/O
                         net (fo=1, routed)           0.640    11.929    instr_mem/ALU_OUT[5]_i_8_0
    SLICE_X9Y98          LUT6 (Prop_lut6_I4_O)        0.319    12.248 f  instr_mem/ALU_OUT[5]_i_6/O
                         net (fo=12, routed)          0.483    12.731    instr_mem/aluin2[5]
    SLICE_X8Y99          LUT2 (Prop_lut2_I0_O)        0.124    12.855 r  instr_mem/ALU_OUT[7]_i_16_comp/O
                         net (fo=1, routed)           0.786    13.641    instr_mem/REG_FILE_reg[16][4]_repN
    SLICE_X9Y96          LUT6 (Prop_lut6_I5_O)        0.124    13.765 r  instr_mem/ALU_OUT[6]_i_18_comp/O
                         net (fo=2, routed)           0.696    14.462    instr_mem/ALU_OUT[6]_i_18_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I2_O)        0.124    14.586 r  instr_mem/ALU_OUT[14]_i_21/O
                         net (fo=1, routed)           0.403    14.989    instr_dec/T2__5
    SLICE_X9Y97          LUT6 (Prop_lut6_I0_O)        0.124    15.113 r  instr_dec/ALU_OUT[14]_i_17/O
                         net (fo=2, routed)           0.450    15.563    instr_dec/alu0/G1/G2/C_10
    SLICE_X9Y100         LUT6 (Prop_lut6_I5_O)        0.124    15.687 r  instr_dec/ALU_OUT[19]_i_23/O
                         net (fo=1, routed)           0.525    16.212    instr_dec/alu0/T2__10
    SLICE_X6Y100         LUT6 (Prop_lut6_I0_O)        0.124    16.336 r  instr_dec/ALU_OUT[19]_i_19/O
                         net (fo=2, routed)           0.303    16.639    instr_dec/alu0/G1/G2/C_15
    SLICE_X4Y100         LUT6 (Prop_lut6_I5_O)        0.124    16.763 r  instr_dec/ALU_OUT[24]_i_23/O
                         net (fo=1, routed)           0.575    17.338    instr_dec/alu0/T2__15
    SLICE_X5Y102         LUT6 (Prop_lut6_I0_O)        0.124    17.462 r  instr_dec/ALU_OUT[24]_i_19/O
                         net (fo=2, routed)           0.379    17.841    instr_dec/alu0/G16/G/G/G2/C_20
    SLICE_X5Y102         LUT6 (Prop_lut6_I5_O)        0.124    17.965 r  instr_dec/ALU_OUT[30]_i_23/O
                         net (fo=1, routed)           0.290    18.255    instr_dec/alu0/T2__20
    SLICE_X5Y101         LUT6 (Prop_lut6_I0_O)        0.124    18.379 r  instr_dec/ALU_OUT[30]_i_20/O
                         net (fo=2, routed)           0.306    18.686    instr_dec/alu0/G16/G/G/G2/C_25
    SLICE_X5Y99          LUT6 (Prop_lut6_I0_O)        0.124    18.810 r  instr_dec/ALU_OUT[31]_i_41/O
                         net (fo=1, routed)           0.313    19.123    instr_dec/alu0/G16/G/G/G2/C_27
    SLICE_X2Y99          LUT6 (Prop_lut6_I0_O)        0.124    19.247 r  instr_dec/ALU_OUT[31]_i_31/O
                         net (fo=3, routed)           0.451    19.698    instr_dec/C_29_2
    SLICE_X5Y98          LUT6 (Prop_lut6_I4_O)        0.124    19.822 r  instr_dec/ALU_OUT[31]_i_19/O
                         net (fo=33, routed)          0.906    20.728    cu/sel
    SLICE_X6Y100         LUT3 (Prop_lut3_I2_O)        0.124    20.852 r  cu/ALU_OUT[4]_i_2/O
                         net (fo=1, routed)           0.546    21.398    cu/alu0/CMOV_OUT[4]
    SLICE_X7Y100         LUT6 (Prop_lut6_I0_O)        0.124    21.522 r  cu/ALU_OUT[4]_i_1/O
                         net (fo=1, routed)           0.000    21.522    alu0/ALU_OUT_reg[31]_4[4]
    SLICE_X7Y100         FDRE                                         r  alu0/ALU_OUT_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=686, routed)         1.588    15.010    alu0/clk_IBUF_BUFG
    SLICE_X7Y100         FDRE                                         r  alu0/ALU_OUT_reg[4]/C
                         clock pessimism              0.259    15.269    
                         clock uncertainty           -0.035    15.234    
    SLICE_X7Y100         FDRE (Setup_fdre_C_D)        0.029    15.263    alu0/ALU_OUT_reg[4]
  -------------------------------------------------------------------
                         required time                         15.263    
                         arrival time                         -21.522    
  -------------------------------------------------------------------
                         slack                                 -6.259    

Slack (VIOLATED) :        -6.073ns  (required time - arrival time)
  Source:                 instr_mem/instr_mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu0/ALU_OUT_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.064ns  (logic 5.261ns (32.751%)  route 10.803ns (67.249%))
  Logic Levels:           20  (LUT2=2 LUT3=1 LUT6=15 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.275ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=686, routed)         1.672     5.275    instr_mem/instr_mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  instr_mem/instr_mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      2.454     7.729 f  instr_mem/instr_mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[12]
                         net (fo=29, routed)          1.086     8.815    instr_mem/douta[9]
    SLICE_X9Y104         LUT6 (Prop_lut6_I0_O)        0.124     8.939 r  instr_mem/data_mem_inst_i_33/O
                         net (fo=94, routed)          0.508     9.446    instr_mem/data_mem_inst_i_33_n_0
    SLICE_X8Y102         LUT2 (Prop_lut2_I0_O)        0.124     9.570 r  instr_mem/data_mem_inst_i_98/O
                         net (fo=64, routed)          1.338    10.909    regbank/rt[2]
    SLICE_X8Y101         MUXF7 (Prop_muxf7_S_O)       0.292    11.201 f  regbank/data_mem_inst_i_86/O
                         net (fo=2, routed)           0.000    11.201    regbank/REG_FILE_reg[11][5]_1
    SLICE_X8Y101         MUXF8 (Prop_muxf8_I1_O)      0.088    11.289 f  regbank/ALU_OUT_reg[5]_i_15/O
                         net (fo=1, routed)           0.640    11.929    instr_mem/ALU_OUT[5]_i_8_0
    SLICE_X9Y98          LUT6 (Prop_lut6_I4_O)        0.319    12.248 f  instr_mem/ALU_OUT[5]_i_6/O
                         net (fo=12, routed)          0.483    12.731    instr_mem/aluin2[5]
    SLICE_X8Y99          LUT2 (Prop_lut2_I0_O)        0.124    12.855 r  instr_mem/ALU_OUT[7]_i_16_comp/O
                         net (fo=1, routed)           0.786    13.641    instr_mem/REG_FILE_reg[16][4]_repN
    SLICE_X9Y96          LUT6 (Prop_lut6_I5_O)        0.124    13.765 r  instr_mem/ALU_OUT[6]_i_18_comp/O
                         net (fo=2, routed)           0.696    14.462    instr_mem/ALU_OUT[6]_i_18_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I2_O)        0.124    14.586 r  instr_mem/ALU_OUT[14]_i_21/O
                         net (fo=1, routed)           0.403    14.989    instr_dec/T2__5
    SLICE_X9Y97          LUT6 (Prop_lut6_I0_O)        0.124    15.113 r  instr_dec/ALU_OUT[14]_i_17/O
                         net (fo=2, routed)           0.450    15.563    instr_dec/alu0/G1/G2/C_10
    SLICE_X9Y100         LUT6 (Prop_lut6_I5_O)        0.124    15.687 r  instr_dec/ALU_OUT[19]_i_23/O
                         net (fo=1, routed)           0.525    16.212    instr_dec/alu0/T2__10
    SLICE_X6Y100         LUT6 (Prop_lut6_I0_O)        0.124    16.336 r  instr_dec/ALU_OUT[19]_i_19/O
                         net (fo=2, routed)           0.303    16.639    instr_dec/alu0/G1/G2/C_15
    SLICE_X4Y100         LUT6 (Prop_lut6_I5_O)        0.124    16.763 r  instr_dec/ALU_OUT[24]_i_23/O
                         net (fo=1, routed)           0.575    17.338    instr_dec/alu0/T2__15
    SLICE_X5Y102         LUT6 (Prop_lut6_I0_O)        0.124    17.462 r  instr_dec/ALU_OUT[24]_i_19/O
                         net (fo=2, routed)           0.379    17.841    instr_dec/alu0/G16/G/G/G2/C_20
    SLICE_X5Y102         LUT6 (Prop_lut6_I5_O)        0.124    17.965 r  instr_dec/ALU_OUT[30]_i_23/O
                         net (fo=1, routed)           0.290    18.255    instr_dec/alu0/T2__20
    SLICE_X5Y101         LUT6 (Prop_lut6_I0_O)        0.124    18.379 r  instr_dec/ALU_OUT[30]_i_20/O
                         net (fo=2, routed)           0.306    18.686    instr_dec/alu0/G16/G/G/G2/C_25
    SLICE_X5Y99          LUT6 (Prop_lut6_I0_O)        0.124    18.810 r  instr_dec/ALU_OUT[31]_i_41/O
                         net (fo=1, routed)           0.313    19.123    instr_dec/alu0/G16/G/G/G2/C_27
    SLICE_X2Y99          LUT6 (Prop_lut6_I0_O)        0.124    19.247 r  instr_dec/ALU_OUT[31]_i_31/O
                         net (fo=3, routed)           0.451    19.698    instr_dec/C_29_2
    SLICE_X5Y98          LUT6 (Prop_lut6_I4_O)        0.124    19.822 r  instr_dec/ALU_OUT[31]_i_19/O
                         net (fo=33, routed)          0.638    20.460    instr_dec/sel
    SLICE_X1Y104         LUT3 (Prop_lut3_I2_O)        0.124    20.584 r  instr_dec/ALU_OUT[23]_i_2/O
                         net (fo=1, routed)           0.630    21.214    cu/ALU_OUT_reg[31][17]
    SLICE_X3Y105         LUT6 (Prop_lut6_I0_O)        0.124    21.338 r  cu/ALU_OUT[23]_i_1/O
                         net (fo=1, routed)           0.000    21.338    alu0/ALU_OUT_reg[31]_4[23]
    SLICE_X3Y105         FDRE                                         r  alu0/ALU_OUT_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=686, routed)         1.589    15.011    alu0/clk_IBUF_BUFG
    SLICE_X3Y105         FDRE                                         r  alu0/ALU_OUT_reg[23]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.235    
    SLICE_X3Y105         FDRE (Setup_fdre_C_D)        0.031    15.266    alu0/ALU_OUT_reg[23]
  -------------------------------------------------------------------
                         required time                         15.266    
                         arrival time                         -21.338    
  -------------------------------------------------------------------
                         slack                                 -6.073    

Slack (VIOLATED) :        -6.042ns  (required time - arrival time)
  Source:                 instr_mem/instr_mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu0/ALU_OUT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.022ns  (logic 5.261ns (32.837%)  route 10.761ns (67.163%))
  Logic Levels:           20  (LUT2=2 LUT6=16 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.275ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=686, routed)         1.672     5.275    instr_mem/instr_mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  instr_mem/instr_mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      2.454     7.729 f  instr_mem/instr_mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[12]
                         net (fo=29, routed)          1.086     8.815    instr_mem/douta[9]
    SLICE_X9Y104         LUT6 (Prop_lut6_I0_O)        0.124     8.939 r  instr_mem/data_mem_inst_i_33/O
                         net (fo=94, routed)          0.508     9.446    instr_mem/data_mem_inst_i_33_n_0
    SLICE_X8Y102         LUT2 (Prop_lut2_I0_O)        0.124     9.570 r  instr_mem/data_mem_inst_i_98/O
                         net (fo=64, routed)          1.338    10.909    regbank/rt[2]
    SLICE_X8Y101         MUXF7 (Prop_muxf7_S_O)       0.292    11.201 f  regbank/data_mem_inst_i_86/O
                         net (fo=2, routed)           0.000    11.201    regbank/REG_FILE_reg[11][5]_1
    SLICE_X8Y101         MUXF8 (Prop_muxf8_I1_O)      0.088    11.289 f  regbank/ALU_OUT_reg[5]_i_15/O
                         net (fo=1, routed)           0.640    11.929    instr_mem/ALU_OUT[5]_i_8_0
    SLICE_X9Y98          LUT6 (Prop_lut6_I4_O)        0.319    12.248 f  instr_mem/ALU_OUT[5]_i_6/O
                         net (fo=12, routed)          0.483    12.731    instr_mem/aluin2[5]
    SLICE_X8Y99          LUT2 (Prop_lut2_I0_O)        0.124    12.855 r  instr_mem/ALU_OUT[7]_i_16_comp/O
                         net (fo=1, routed)           0.786    13.641    instr_mem/REG_FILE_reg[16][4]_repN
    SLICE_X9Y96          LUT6 (Prop_lut6_I5_O)        0.124    13.765 r  instr_mem/ALU_OUT[6]_i_18_comp/O
                         net (fo=2, routed)           0.696    14.462    instr_mem/ALU_OUT[6]_i_18_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I2_O)        0.124    14.586 r  instr_mem/ALU_OUT[14]_i_21/O
                         net (fo=1, routed)           0.403    14.989    instr_dec/T2__5
    SLICE_X9Y97          LUT6 (Prop_lut6_I0_O)        0.124    15.113 r  instr_dec/ALU_OUT[14]_i_17/O
                         net (fo=2, routed)           0.450    15.563    instr_dec/alu0/G1/G2/C_10
    SLICE_X9Y100         LUT6 (Prop_lut6_I5_O)        0.124    15.687 r  instr_dec/ALU_OUT[19]_i_23/O
                         net (fo=1, routed)           0.525    16.212    instr_dec/alu0/T2__10
    SLICE_X6Y100         LUT6 (Prop_lut6_I0_O)        0.124    16.336 r  instr_dec/ALU_OUT[19]_i_19/O
                         net (fo=2, routed)           0.303    16.639    instr_dec/alu0/G1/G2/C_15
    SLICE_X4Y100         LUT6 (Prop_lut6_I5_O)        0.124    16.763 r  instr_dec/ALU_OUT[24]_i_23/O
                         net (fo=1, routed)           0.575    17.338    instr_dec/alu0/T2__15
    SLICE_X5Y102         LUT6 (Prop_lut6_I0_O)        0.124    17.462 r  instr_dec/ALU_OUT[24]_i_19/O
                         net (fo=2, routed)           0.379    17.841    instr_dec/alu0/G16/G/G/G2/C_20
    SLICE_X5Y102         LUT6 (Prop_lut6_I5_O)        0.124    17.965 r  instr_dec/ALU_OUT[30]_i_23/O
                         net (fo=1, routed)           0.290    18.255    instr_dec/alu0/T2__20
    SLICE_X5Y101         LUT6 (Prop_lut6_I0_O)        0.124    18.379 r  instr_dec/ALU_OUT[30]_i_20/O
                         net (fo=2, routed)           0.306    18.686    instr_dec/alu0/G16/G/G/G2/C_25
    SLICE_X5Y99          LUT6 (Prop_lut6_I0_O)        0.124    18.810 r  instr_dec/ALU_OUT[31]_i_41/O
                         net (fo=1, routed)           0.313    19.123    instr_dec/alu0/G16/G/G/G2/C_27
    SLICE_X2Y99          LUT6 (Prop_lut6_I0_O)        0.124    19.247 r  instr_dec/ALU_OUT[31]_i_31/O
                         net (fo=3, routed)           0.451    19.698    instr_dec/C_29_2
    SLICE_X5Y98          LUT6 (Prop_lut6_I4_O)        0.124    19.822 r  instr_dec/ALU_OUT[31]_i_19/O
                         net (fo=33, routed)          0.751    20.573    instr_mem/sel
    SLICE_X3Y99          LUT6 (Prop_lut6_I0_O)        0.124    20.697 r  instr_mem/ALU_OUT[0]_i_5/O
                         net (fo=1, routed)           0.475    21.172    instr_mem/ALU_OUT[0]_i_5_n_0
    SLICE_X2Y99          LUT6 (Prop_lut6_I5_O)        0.124    21.296 r  instr_mem/ALU_OUT[0]_i_1/O
                         net (fo=1, routed)           0.000    21.296    alu0/ALU_OUT_reg[31]_4[0]
    SLICE_X2Y99          FDRE                                         r  alu0/ALU_OUT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=686, routed)         1.606    15.029    alu0/clk_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  alu0/ALU_OUT_reg[0]/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X2Y99          FDRE (Setup_fdre_C_D)        0.081    15.254    alu0/ALU_OUT_reg[0]
  -------------------------------------------------------------------
                         required time                         15.254    
                         arrival time                         -21.296    
  -------------------------------------------------------------------
                         slack                                 -6.042    

Slack (VIOLATED) :        -5.982ns  (required time - arrival time)
  Source:                 instr_mem/instr_mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu0/ALU_OUT_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.974ns  (logic 5.261ns (32.935%)  route 10.713ns (67.065%))
  Logic Levels:           20  (LUT2=2 LUT3=1 LUT6=15 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.275ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=686, routed)         1.672     5.275    instr_mem/instr_mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  instr_mem/instr_mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      2.454     7.729 f  instr_mem/instr_mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[12]
                         net (fo=29, routed)          1.086     8.815    instr_mem/douta[9]
    SLICE_X9Y104         LUT6 (Prop_lut6_I0_O)        0.124     8.939 r  instr_mem/data_mem_inst_i_33/O
                         net (fo=94, routed)          0.508     9.446    instr_mem/data_mem_inst_i_33_n_0
    SLICE_X8Y102         LUT2 (Prop_lut2_I0_O)        0.124     9.570 r  instr_mem/data_mem_inst_i_98/O
                         net (fo=64, routed)          1.338    10.909    regbank/rt[2]
    SLICE_X8Y101         MUXF7 (Prop_muxf7_S_O)       0.292    11.201 f  regbank/data_mem_inst_i_86/O
                         net (fo=2, routed)           0.000    11.201    regbank/REG_FILE_reg[11][5]_1
    SLICE_X8Y101         MUXF8 (Prop_muxf8_I1_O)      0.088    11.289 f  regbank/ALU_OUT_reg[5]_i_15/O
                         net (fo=1, routed)           0.640    11.929    instr_mem/ALU_OUT[5]_i_8_0
    SLICE_X9Y98          LUT6 (Prop_lut6_I4_O)        0.319    12.248 f  instr_mem/ALU_OUT[5]_i_6/O
                         net (fo=12, routed)          0.483    12.731    instr_mem/aluin2[5]
    SLICE_X8Y99          LUT2 (Prop_lut2_I0_O)        0.124    12.855 r  instr_mem/ALU_OUT[7]_i_16_comp/O
                         net (fo=1, routed)           0.786    13.641    instr_mem/REG_FILE_reg[16][4]_repN
    SLICE_X9Y96          LUT6 (Prop_lut6_I5_O)        0.124    13.765 r  instr_mem/ALU_OUT[6]_i_18_comp/O
                         net (fo=2, routed)           0.696    14.462    instr_mem/ALU_OUT[6]_i_18_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I2_O)        0.124    14.586 r  instr_mem/ALU_OUT[14]_i_21/O
                         net (fo=1, routed)           0.403    14.989    instr_dec/T2__5
    SLICE_X9Y97          LUT6 (Prop_lut6_I0_O)        0.124    15.113 r  instr_dec/ALU_OUT[14]_i_17/O
                         net (fo=2, routed)           0.450    15.563    instr_dec/alu0/G1/G2/C_10
    SLICE_X9Y100         LUT6 (Prop_lut6_I5_O)        0.124    15.687 r  instr_dec/ALU_OUT[19]_i_23/O
                         net (fo=1, routed)           0.525    16.212    instr_dec/alu0/T2__10
    SLICE_X6Y100         LUT6 (Prop_lut6_I0_O)        0.124    16.336 r  instr_dec/ALU_OUT[19]_i_19/O
                         net (fo=2, routed)           0.303    16.639    instr_dec/alu0/G1/G2/C_15
    SLICE_X4Y100         LUT6 (Prop_lut6_I5_O)        0.124    16.763 r  instr_dec/ALU_OUT[24]_i_23/O
                         net (fo=1, routed)           0.575    17.338    instr_dec/alu0/T2__15
    SLICE_X5Y102         LUT6 (Prop_lut6_I0_O)        0.124    17.462 r  instr_dec/ALU_OUT[24]_i_19/O
                         net (fo=2, routed)           0.379    17.841    instr_dec/alu0/G16/G/G/G2/C_20
    SLICE_X5Y102         LUT6 (Prop_lut6_I5_O)        0.124    17.965 r  instr_dec/ALU_OUT[30]_i_23/O
                         net (fo=1, routed)           0.290    18.255    instr_dec/alu0/T2__20
    SLICE_X5Y101         LUT6 (Prop_lut6_I0_O)        0.124    18.379 r  instr_dec/ALU_OUT[30]_i_20/O
                         net (fo=2, routed)           0.306    18.686    instr_dec/alu0/G16/G/G/G2/C_25
    SLICE_X5Y99          LUT6 (Prop_lut6_I0_O)        0.124    18.810 r  instr_dec/ALU_OUT[31]_i_41/O
                         net (fo=1, routed)           0.313    19.123    instr_dec/alu0/G16/G/G/G2/C_27
    SLICE_X2Y99          LUT6 (Prop_lut6_I0_O)        0.124    19.247 r  instr_dec/ALU_OUT[31]_i_31/O
                         net (fo=3, routed)           0.451    19.698    instr_dec/C_29_2
    SLICE_X5Y98          LUT6 (Prop_lut6_I4_O)        0.124    19.822 r  instr_dec/ALU_OUT[31]_i_19/O
                         net (fo=33, routed)          0.914    20.736    instr_dec/sel
    SLICE_X3Y102         LUT3 (Prop_lut3_I2_O)        0.124    20.860 r  instr_dec/ALU_OUT[28]_i_2/O
                         net (fo=1, routed)           0.264    21.125    cu/ALU_OUT_reg[31][22]
    SLICE_X3Y102         LUT6 (Prop_lut6_I0_O)        0.124    21.249 r  cu/ALU_OUT[28]_i_1/O
                         net (fo=1, routed)           0.000    21.249    alu0/ALU_OUT_reg[31]_4[28]
    SLICE_X3Y102         FDRE                                         r  alu0/ALU_OUT_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=686, routed)         1.590    15.012    alu0/clk_IBUF_BUFG
    SLICE_X3Y102         FDRE                                         r  alu0/ALU_OUT_reg[28]/C
                         clock pessimism              0.259    15.271    
                         clock uncertainty           -0.035    15.236    
    SLICE_X3Y102         FDRE (Setup_fdre_C_D)        0.031    15.267    alu0/ALU_OUT_reg[28]
  -------------------------------------------------------------------
                         required time                         15.267    
                         arrival time                         -21.249    
  -------------------------------------------------------------------
                         slack                                 -5.982    

Slack (VIOLATED) :        -5.947ns  (required time - arrival time)
  Source:                 instr_mem/instr_mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu0/ALU_OUT_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.871ns  (logic 5.261ns (33.148%)  route 10.610ns (66.852%))
  Logic Levels:           20  (LUT2=2 LUT3=1 LUT6=15 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.275ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=686, routed)         1.672     5.275    instr_mem/instr_mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  instr_mem/instr_mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      2.454     7.729 f  instr_mem/instr_mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[12]
                         net (fo=29, routed)          1.086     8.815    instr_mem/douta[9]
    SLICE_X9Y104         LUT6 (Prop_lut6_I0_O)        0.124     8.939 r  instr_mem/data_mem_inst_i_33/O
                         net (fo=94, routed)          0.508     9.446    instr_mem/data_mem_inst_i_33_n_0
    SLICE_X8Y102         LUT2 (Prop_lut2_I0_O)        0.124     9.570 r  instr_mem/data_mem_inst_i_98/O
                         net (fo=64, routed)          1.338    10.909    regbank/rt[2]
    SLICE_X8Y101         MUXF7 (Prop_muxf7_S_O)       0.292    11.201 f  regbank/data_mem_inst_i_86/O
                         net (fo=2, routed)           0.000    11.201    regbank/REG_FILE_reg[11][5]_1
    SLICE_X8Y101         MUXF8 (Prop_muxf8_I1_O)      0.088    11.289 f  regbank/ALU_OUT_reg[5]_i_15/O
                         net (fo=1, routed)           0.640    11.929    instr_mem/ALU_OUT[5]_i_8_0
    SLICE_X9Y98          LUT6 (Prop_lut6_I4_O)        0.319    12.248 f  instr_mem/ALU_OUT[5]_i_6/O
                         net (fo=12, routed)          0.483    12.731    instr_mem/aluin2[5]
    SLICE_X8Y99          LUT2 (Prop_lut2_I0_O)        0.124    12.855 r  instr_mem/ALU_OUT[7]_i_16_comp/O
                         net (fo=1, routed)           0.786    13.641    instr_mem/REG_FILE_reg[16][4]_repN
    SLICE_X9Y96          LUT6 (Prop_lut6_I5_O)        0.124    13.765 r  instr_mem/ALU_OUT[6]_i_18_comp/O
                         net (fo=2, routed)           0.696    14.462    instr_mem/ALU_OUT[6]_i_18_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I2_O)        0.124    14.586 r  instr_mem/ALU_OUT[14]_i_21/O
                         net (fo=1, routed)           0.403    14.989    instr_dec/T2__5
    SLICE_X9Y97          LUT6 (Prop_lut6_I0_O)        0.124    15.113 r  instr_dec/ALU_OUT[14]_i_17/O
                         net (fo=2, routed)           0.450    15.563    instr_dec/alu0/G1/G2/C_10
    SLICE_X9Y100         LUT6 (Prop_lut6_I5_O)        0.124    15.687 r  instr_dec/ALU_OUT[19]_i_23/O
                         net (fo=1, routed)           0.525    16.212    instr_dec/alu0/T2__10
    SLICE_X6Y100         LUT6 (Prop_lut6_I0_O)        0.124    16.336 r  instr_dec/ALU_OUT[19]_i_19/O
                         net (fo=2, routed)           0.303    16.639    instr_dec/alu0/G1/G2/C_15
    SLICE_X4Y100         LUT6 (Prop_lut6_I5_O)        0.124    16.763 r  instr_dec/ALU_OUT[24]_i_23/O
                         net (fo=1, routed)           0.575    17.338    instr_dec/alu0/T2__15
    SLICE_X5Y102         LUT6 (Prop_lut6_I0_O)        0.124    17.462 r  instr_dec/ALU_OUT[24]_i_19/O
                         net (fo=2, routed)           0.379    17.841    instr_dec/alu0/G16/G/G/G2/C_20
    SLICE_X5Y102         LUT6 (Prop_lut6_I5_O)        0.124    17.965 r  instr_dec/ALU_OUT[30]_i_23/O
                         net (fo=1, routed)           0.290    18.255    instr_dec/alu0/T2__20
    SLICE_X5Y101         LUT6 (Prop_lut6_I0_O)        0.124    18.379 r  instr_dec/ALU_OUT[30]_i_20/O
                         net (fo=2, routed)           0.306    18.686    instr_dec/alu0/G16/G/G/G2/C_25
    SLICE_X5Y99          LUT6 (Prop_lut6_I0_O)        0.124    18.810 r  instr_dec/ALU_OUT[31]_i_41/O
                         net (fo=1, routed)           0.313    19.123    instr_dec/alu0/G16/G/G/G2/C_27
    SLICE_X2Y99          LUT6 (Prop_lut6_I0_O)        0.124    19.247 r  instr_dec/ALU_OUT[31]_i_31/O
                         net (fo=3, routed)           0.451    19.698    instr_dec/C_29_2
    SLICE_X5Y98          LUT6 (Prop_lut6_I4_O)        0.124    19.822 r  instr_dec/ALU_OUT[31]_i_19/O
                         net (fo=33, routed)          0.789    20.611    instr_dec/sel
    SLICE_X4Y94          LUT3 (Prop_lut3_I2_O)        0.124    20.735 r  instr_dec/ALU_OUT[10]_i_2/O
                         net (fo=1, routed)           0.287    21.022    cu/ALU_OUT_reg[31][4]
    SLICE_X7Y94          LUT6 (Prop_lut6_I0_O)        0.124    21.146 r  cu/ALU_OUT[10]_i_1/O
                         net (fo=1, routed)           0.000    21.146    alu0/ALU_OUT_reg[31]_4[10]
    SLICE_X7Y94          FDRE                                         r  alu0/ALU_OUT_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=686, routed)         1.603    15.026    alu0/clk_IBUF_BUFG
    SLICE_X7Y94          FDRE                                         r  alu0/ALU_OUT_reg[10]/C
                         clock pessimism              0.180    15.206    
                         clock uncertainty           -0.035    15.170    
    SLICE_X7Y94          FDRE (Setup_fdre_C_D)        0.029    15.199    alu0/ALU_OUT_reg[10]
  -------------------------------------------------------------------
                         required time                         15.199    
                         arrival time                         -21.146    
  -------------------------------------------------------------------
                         slack                                 -5.947    

Slack (VIOLATED) :        -5.924ns  (required time - arrival time)
  Source:                 instr_mem/instr_mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu0/ALU_OUT_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.898ns  (logic 5.261ns (33.093%)  route 10.637ns (66.907%))
  Logic Levels:           20  (LUT2=2 LUT3=1 LUT6=15 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.275ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=686, routed)         1.672     5.275    instr_mem/instr_mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  instr_mem/instr_mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      2.454     7.729 f  instr_mem/instr_mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[12]
                         net (fo=29, routed)          1.086     8.815    instr_mem/douta[9]
    SLICE_X9Y104         LUT6 (Prop_lut6_I0_O)        0.124     8.939 r  instr_mem/data_mem_inst_i_33/O
                         net (fo=94, routed)          0.508     9.446    instr_mem/data_mem_inst_i_33_n_0
    SLICE_X8Y102         LUT2 (Prop_lut2_I0_O)        0.124     9.570 r  instr_mem/data_mem_inst_i_98/O
                         net (fo=64, routed)          1.338    10.909    regbank/rt[2]
    SLICE_X8Y101         MUXF7 (Prop_muxf7_S_O)       0.292    11.201 f  regbank/data_mem_inst_i_86/O
                         net (fo=2, routed)           0.000    11.201    regbank/REG_FILE_reg[11][5]_1
    SLICE_X8Y101         MUXF8 (Prop_muxf8_I1_O)      0.088    11.289 f  regbank/ALU_OUT_reg[5]_i_15/O
                         net (fo=1, routed)           0.640    11.929    instr_mem/ALU_OUT[5]_i_8_0
    SLICE_X9Y98          LUT6 (Prop_lut6_I4_O)        0.319    12.248 f  instr_mem/ALU_OUT[5]_i_6/O
                         net (fo=12, routed)          0.483    12.731    instr_mem/aluin2[5]
    SLICE_X8Y99          LUT2 (Prop_lut2_I0_O)        0.124    12.855 r  instr_mem/ALU_OUT[7]_i_16_comp/O
                         net (fo=1, routed)           0.786    13.641    instr_mem/REG_FILE_reg[16][4]_repN
    SLICE_X9Y96          LUT6 (Prop_lut6_I5_O)        0.124    13.765 r  instr_mem/ALU_OUT[6]_i_18_comp/O
                         net (fo=2, routed)           0.696    14.462    instr_mem/ALU_OUT[6]_i_18_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I2_O)        0.124    14.586 r  instr_mem/ALU_OUT[14]_i_21/O
                         net (fo=1, routed)           0.403    14.989    instr_dec/T2__5
    SLICE_X9Y97          LUT6 (Prop_lut6_I0_O)        0.124    15.113 r  instr_dec/ALU_OUT[14]_i_17/O
                         net (fo=2, routed)           0.450    15.563    instr_dec/alu0/G1/G2/C_10
    SLICE_X9Y100         LUT6 (Prop_lut6_I5_O)        0.124    15.687 r  instr_dec/ALU_OUT[19]_i_23/O
                         net (fo=1, routed)           0.525    16.212    instr_dec/alu0/T2__10
    SLICE_X6Y100         LUT6 (Prop_lut6_I0_O)        0.124    16.336 r  instr_dec/ALU_OUT[19]_i_19/O
                         net (fo=2, routed)           0.303    16.639    instr_dec/alu0/G1/G2/C_15
    SLICE_X4Y100         LUT6 (Prop_lut6_I5_O)        0.124    16.763 r  instr_dec/ALU_OUT[24]_i_23/O
                         net (fo=1, routed)           0.575    17.338    instr_dec/alu0/T2__15
    SLICE_X5Y102         LUT6 (Prop_lut6_I0_O)        0.124    17.462 r  instr_dec/ALU_OUT[24]_i_19/O
                         net (fo=2, routed)           0.379    17.841    instr_dec/alu0/G16/G/G/G2/C_20
    SLICE_X5Y102         LUT6 (Prop_lut6_I5_O)        0.124    17.965 r  instr_dec/ALU_OUT[30]_i_23/O
                         net (fo=1, routed)           0.290    18.255    instr_dec/alu0/T2__20
    SLICE_X5Y101         LUT6 (Prop_lut6_I0_O)        0.124    18.379 r  instr_dec/ALU_OUT[30]_i_20/O
                         net (fo=2, routed)           0.306    18.686    instr_dec/alu0/G16/G/G/G2/C_25
    SLICE_X5Y99          LUT6 (Prop_lut6_I0_O)        0.124    18.810 r  instr_dec/ALU_OUT[31]_i_41/O
                         net (fo=1, routed)           0.313    19.123    instr_dec/alu0/G16/G/G/G2/C_27
    SLICE_X2Y99          LUT6 (Prop_lut6_I0_O)        0.124    19.247 r  instr_dec/ALU_OUT[31]_i_31/O
                         net (fo=3, routed)           0.451    19.698    instr_dec/C_29_2
    SLICE_X5Y98          LUT6 (Prop_lut6_I4_O)        0.124    19.822 r  instr_dec/ALU_OUT[31]_i_19/O
                         net (fo=33, routed)          0.497    20.319    instr_dec/sel
    SLICE_X6Y97          LUT3 (Prop_lut3_I2_O)        0.124    20.443 r  instr_dec/ALU_OUT[18]_i_2/O
                         net (fo=1, routed)           0.605    21.048    cu/ALU_OUT_reg[31][12]
    SLICE_X6Y97          LUT6 (Prop_lut6_I0_O)        0.124    21.172 r  cu/ALU_OUT[18]_i_1/O
                         net (fo=1, routed)           0.000    21.172    alu0/ALU_OUT_reg[31]_4[18]
    SLICE_X6Y97          FDRE                                         r  alu0/ALU_OUT_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=686, routed)         1.604    15.027    alu0/clk_IBUF_BUFG
    SLICE_X6Y97          FDRE                                         r  alu0/ALU_OUT_reg[18]/C
                         clock pessimism              0.180    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X6Y97          FDRE (Setup_fdre_C_D)        0.077    15.248    alu0/ALU_OUT_reg[18]
  -------------------------------------------------------------------
                         required time                         15.248    
                         arrival time                         -21.172    
  -------------------------------------------------------------------
                         slack                                 -5.924    

Slack (VIOLATED) :        -5.915ns  (required time - arrival time)
  Source:                 instr_mem/instr_mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu0/ALU_OUT_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.892ns  (logic 5.261ns (33.105%)  route 10.631ns (66.895%))
  Logic Levels:           20  (LUT2=2 LUT3=1 LUT6=15 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.275ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=686, routed)         1.672     5.275    instr_mem/instr_mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  instr_mem/instr_mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      2.454     7.729 f  instr_mem/instr_mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[12]
                         net (fo=29, routed)          1.086     8.815    instr_mem/douta[9]
    SLICE_X9Y104         LUT6 (Prop_lut6_I0_O)        0.124     8.939 r  instr_mem/data_mem_inst_i_33/O
                         net (fo=94, routed)          0.508     9.446    instr_mem/data_mem_inst_i_33_n_0
    SLICE_X8Y102         LUT2 (Prop_lut2_I0_O)        0.124     9.570 r  instr_mem/data_mem_inst_i_98/O
                         net (fo=64, routed)          1.338    10.909    regbank/rt[2]
    SLICE_X8Y101         MUXF7 (Prop_muxf7_S_O)       0.292    11.201 f  regbank/data_mem_inst_i_86/O
                         net (fo=2, routed)           0.000    11.201    regbank/REG_FILE_reg[11][5]_1
    SLICE_X8Y101         MUXF8 (Prop_muxf8_I1_O)      0.088    11.289 f  regbank/ALU_OUT_reg[5]_i_15/O
                         net (fo=1, routed)           0.640    11.929    instr_mem/ALU_OUT[5]_i_8_0
    SLICE_X9Y98          LUT6 (Prop_lut6_I4_O)        0.319    12.248 f  instr_mem/ALU_OUT[5]_i_6/O
                         net (fo=12, routed)          0.483    12.731    instr_mem/aluin2[5]
    SLICE_X8Y99          LUT2 (Prop_lut2_I0_O)        0.124    12.855 r  instr_mem/ALU_OUT[7]_i_16_comp/O
                         net (fo=1, routed)           0.786    13.641    instr_mem/REG_FILE_reg[16][4]_repN
    SLICE_X9Y96          LUT6 (Prop_lut6_I5_O)        0.124    13.765 r  instr_mem/ALU_OUT[6]_i_18_comp/O
                         net (fo=2, routed)           0.696    14.462    instr_mem/ALU_OUT[6]_i_18_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I2_O)        0.124    14.586 r  instr_mem/ALU_OUT[14]_i_21/O
                         net (fo=1, routed)           0.403    14.989    instr_dec/T2__5
    SLICE_X9Y97          LUT6 (Prop_lut6_I0_O)        0.124    15.113 r  instr_dec/ALU_OUT[14]_i_17/O
                         net (fo=2, routed)           0.450    15.563    instr_dec/alu0/G1/G2/C_10
    SLICE_X9Y100         LUT6 (Prop_lut6_I5_O)        0.124    15.687 r  instr_dec/ALU_OUT[19]_i_23/O
                         net (fo=1, routed)           0.525    16.212    instr_dec/alu0/T2__10
    SLICE_X6Y100         LUT6 (Prop_lut6_I0_O)        0.124    16.336 r  instr_dec/ALU_OUT[19]_i_19/O
                         net (fo=2, routed)           0.303    16.639    instr_dec/alu0/G1/G2/C_15
    SLICE_X4Y100         LUT6 (Prop_lut6_I5_O)        0.124    16.763 r  instr_dec/ALU_OUT[24]_i_23/O
                         net (fo=1, routed)           0.575    17.338    instr_dec/alu0/T2__15
    SLICE_X5Y102         LUT6 (Prop_lut6_I0_O)        0.124    17.462 r  instr_dec/ALU_OUT[24]_i_19/O
                         net (fo=2, routed)           0.379    17.841    instr_dec/alu0/G16/G/G/G2/C_20
    SLICE_X5Y102         LUT6 (Prop_lut6_I5_O)        0.124    17.965 r  instr_dec/ALU_OUT[30]_i_23/O
                         net (fo=1, routed)           0.290    18.255    instr_dec/alu0/T2__20
    SLICE_X5Y101         LUT6 (Prop_lut6_I0_O)        0.124    18.379 r  instr_dec/ALU_OUT[30]_i_20/O
                         net (fo=2, routed)           0.306    18.686    instr_dec/alu0/G16/G/G/G2/C_25
    SLICE_X5Y99          LUT6 (Prop_lut6_I0_O)        0.124    18.810 r  instr_dec/ALU_OUT[31]_i_41/O
                         net (fo=1, routed)           0.313    19.123    instr_dec/alu0/G16/G/G/G2/C_27
    SLICE_X2Y99          LUT6 (Prop_lut6_I0_O)        0.124    19.247 r  instr_dec/ALU_OUT[31]_i_31/O
                         net (fo=3, routed)           0.451    19.698    instr_dec/C_29_2
    SLICE_X5Y98          LUT6 (Prop_lut6_I4_O)        0.124    19.822 r  instr_dec/ALU_OUT[31]_i_19/O
                         net (fo=33, routed)          0.777    20.599    cu/sel
    SLICE_X5Y94          LUT3 (Prop_lut3_I2_O)        0.124    20.723 r  cu/ALU_OUT[5]_i_2/O
                         net (fo=1, routed)           0.320    21.043    cu/alu0/CMOV_OUT[5]
    SLICE_X2Y94          LUT6 (Prop_lut6_I0_O)        0.124    21.167 r  cu/ALU_OUT[5]_i_1/O
                         net (fo=1, routed)           0.000    21.167    alu0/ALU_OUT_reg[31]_4[5]
    SLICE_X2Y94          FDRE                                         r  alu0/ALU_OUT_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=686, routed)         1.605    15.028    alu0/clk_IBUF_BUFG
    SLICE_X2Y94          FDRE                                         r  alu0/ALU_OUT_reg[5]/C
                         clock pessimism              0.180    15.208    
                         clock uncertainty           -0.035    15.172    
    SLICE_X2Y94          FDRE (Setup_fdre_C_D)        0.079    15.251    alu0/ALU_OUT_reg[5]
  -------------------------------------------------------------------
                         required time                         15.251    
                         arrival time                         -21.167    
  -------------------------------------------------------------------
                         slack                                 -5.915    

Slack (VIOLATED) :        -5.892ns  (required time - arrival time)
  Source:                 instr_mem/instr_mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu0/ALU_OUT_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.818ns  (logic 5.261ns (33.261%)  route 10.557ns (66.739%))
  Logic Levels:           20  (LUT2=2 LUT3=1 LUT6=15 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.275ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=686, routed)         1.672     5.275    instr_mem/instr_mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  instr_mem/instr_mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      2.454     7.729 f  instr_mem/instr_mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[12]
                         net (fo=29, routed)          1.086     8.815    instr_mem/douta[9]
    SLICE_X9Y104         LUT6 (Prop_lut6_I0_O)        0.124     8.939 r  instr_mem/data_mem_inst_i_33/O
                         net (fo=94, routed)          0.508     9.446    instr_mem/data_mem_inst_i_33_n_0
    SLICE_X8Y102         LUT2 (Prop_lut2_I0_O)        0.124     9.570 r  instr_mem/data_mem_inst_i_98/O
                         net (fo=64, routed)          1.338    10.909    regbank/rt[2]
    SLICE_X8Y101         MUXF7 (Prop_muxf7_S_O)       0.292    11.201 f  regbank/data_mem_inst_i_86/O
                         net (fo=2, routed)           0.000    11.201    regbank/REG_FILE_reg[11][5]_1
    SLICE_X8Y101         MUXF8 (Prop_muxf8_I1_O)      0.088    11.289 f  regbank/ALU_OUT_reg[5]_i_15/O
                         net (fo=1, routed)           0.640    11.929    instr_mem/ALU_OUT[5]_i_8_0
    SLICE_X9Y98          LUT6 (Prop_lut6_I4_O)        0.319    12.248 f  instr_mem/ALU_OUT[5]_i_6/O
                         net (fo=12, routed)          0.483    12.731    instr_mem/aluin2[5]
    SLICE_X8Y99          LUT2 (Prop_lut2_I0_O)        0.124    12.855 r  instr_mem/ALU_OUT[7]_i_16_comp/O
                         net (fo=1, routed)           0.786    13.641    instr_mem/REG_FILE_reg[16][4]_repN
    SLICE_X9Y96          LUT6 (Prop_lut6_I5_O)        0.124    13.765 r  instr_mem/ALU_OUT[6]_i_18_comp/O
                         net (fo=2, routed)           0.696    14.462    instr_mem/ALU_OUT[6]_i_18_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I2_O)        0.124    14.586 r  instr_mem/ALU_OUT[14]_i_21/O
                         net (fo=1, routed)           0.403    14.989    instr_dec/T2__5
    SLICE_X9Y97          LUT6 (Prop_lut6_I0_O)        0.124    15.113 r  instr_dec/ALU_OUT[14]_i_17/O
                         net (fo=2, routed)           0.450    15.563    instr_dec/alu0/G1/G2/C_10
    SLICE_X9Y100         LUT6 (Prop_lut6_I5_O)        0.124    15.687 r  instr_dec/ALU_OUT[19]_i_23/O
                         net (fo=1, routed)           0.525    16.212    instr_dec/alu0/T2__10
    SLICE_X6Y100         LUT6 (Prop_lut6_I0_O)        0.124    16.336 r  instr_dec/ALU_OUT[19]_i_19/O
                         net (fo=2, routed)           0.303    16.639    instr_dec/alu0/G1/G2/C_15
    SLICE_X4Y100         LUT6 (Prop_lut6_I5_O)        0.124    16.763 r  instr_dec/ALU_OUT[24]_i_23/O
                         net (fo=1, routed)           0.575    17.338    instr_dec/alu0/T2__15
    SLICE_X5Y102         LUT6 (Prop_lut6_I0_O)        0.124    17.462 r  instr_dec/ALU_OUT[24]_i_19/O
                         net (fo=2, routed)           0.379    17.841    instr_dec/alu0/G16/G/G/G2/C_20
    SLICE_X5Y102         LUT6 (Prop_lut6_I5_O)        0.124    17.965 r  instr_dec/ALU_OUT[30]_i_23/O
                         net (fo=1, routed)           0.290    18.255    instr_dec/alu0/T2__20
    SLICE_X5Y101         LUT6 (Prop_lut6_I0_O)        0.124    18.379 r  instr_dec/ALU_OUT[30]_i_20/O
                         net (fo=2, routed)           0.306    18.686    instr_dec/alu0/G16/G/G/G2/C_25
    SLICE_X5Y99          LUT6 (Prop_lut6_I0_O)        0.124    18.810 r  instr_dec/ALU_OUT[31]_i_41/O
                         net (fo=1, routed)           0.313    19.123    instr_dec/alu0/G16/G/G/G2/C_27
    SLICE_X2Y99          LUT6 (Prop_lut6_I0_O)        0.124    19.247 r  instr_dec/ALU_OUT[31]_i_31/O
                         net (fo=3, routed)           0.451    19.698    instr_dec/C_29_2
    SLICE_X5Y98          LUT6 (Prop_lut6_I4_O)        0.124    19.822 r  instr_dec/ALU_OUT[31]_i_19/O
                         net (fo=33, routed)          0.868    20.690    instr_dec/sel
    SLICE_X7Y99          LUT3 (Prop_lut3_I2_O)        0.124    20.814 r  instr_dec/ALU_OUT[20]_i_2/O
                         net (fo=1, routed)           0.154    20.968    cu/ALU_OUT_reg[31][14]
    SLICE_X7Y99          LUT6 (Prop_lut6_I0_O)        0.124    21.092 r  cu/ALU_OUT[20]_i_1/O
                         net (fo=1, routed)           0.000    21.092    alu0/ALU_OUT_reg[31]_4[20]
    SLICE_X7Y99          FDRE                                         r  alu0/ALU_OUT_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=686, routed)         1.604    15.027    alu0/clk_IBUF_BUFG
    SLICE_X7Y99          FDRE                                         r  alu0/ALU_OUT_reg[20]/C
                         clock pessimism              0.180    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X7Y99          FDRE (Setup_fdre_C_D)        0.029    15.200    alu0/ALU_OUT_reg[20]
  -------------------------------------------------------------------
                         required time                         15.200    
                         arrival time                         -21.092    
  -------------------------------------------------------------------
                         slack                                 -5.892    

Slack (VIOLATED) :        -5.866ns  (required time - arrival time)
  Source:                 instr_mem/instr_mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu0/ALU_OUT_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.843ns  (logic 5.261ns (33.207%)  route 10.582ns (66.793%))
  Logic Levels:           20  (LUT2=2 LUT3=1 LUT6=15 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.275ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=686, routed)         1.672     5.275    instr_mem/instr_mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  instr_mem/instr_mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      2.454     7.729 f  instr_mem/instr_mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[12]
                         net (fo=29, routed)          1.086     8.815    instr_mem/douta[9]
    SLICE_X9Y104         LUT6 (Prop_lut6_I0_O)        0.124     8.939 r  instr_mem/data_mem_inst_i_33/O
                         net (fo=94, routed)          0.508     9.446    instr_mem/data_mem_inst_i_33_n_0
    SLICE_X8Y102         LUT2 (Prop_lut2_I0_O)        0.124     9.570 r  instr_mem/data_mem_inst_i_98/O
                         net (fo=64, routed)          1.338    10.909    regbank/rt[2]
    SLICE_X8Y101         MUXF7 (Prop_muxf7_S_O)       0.292    11.201 f  regbank/data_mem_inst_i_86/O
                         net (fo=2, routed)           0.000    11.201    regbank/REG_FILE_reg[11][5]_1
    SLICE_X8Y101         MUXF8 (Prop_muxf8_I1_O)      0.088    11.289 f  regbank/ALU_OUT_reg[5]_i_15/O
                         net (fo=1, routed)           0.640    11.929    instr_mem/ALU_OUT[5]_i_8_0
    SLICE_X9Y98          LUT6 (Prop_lut6_I4_O)        0.319    12.248 f  instr_mem/ALU_OUT[5]_i_6/O
                         net (fo=12, routed)          0.483    12.731    instr_mem/aluin2[5]
    SLICE_X8Y99          LUT2 (Prop_lut2_I0_O)        0.124    12.855 r  instr_mem/ALU_OUT[7]_i_16_comp/O
                         net (fo=1, routed)           0.786    13.641    instr_mem/REG_FILE_reg[16][4]_repN
    SLICE_X9Y96          LUT6 (Prop_lut6_I5_O)        0.124    13.765 r  instr_mem/ALU_OUT[6]_i_18_comp/O
                         net (fo=2, routed)           0.696    14.462    instr_mem/ALU_OUT[6]_i_18_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I2_O)        0.124    14.586 r  instr_mem/ALU_OUT[14]_i_21/O
                         net (fo=1, routed)           0.403    14.989    instr_dec/T2__5
    SLICE_X9Y97          LUT6 (Prop_lut6_I0_O)        0.124    15.113 r  instr_dec/ALU_OUT[14]_i_17/O
                         net (fo=2, routed)           0.450    15.563    instr_dec/alu0/G1/G2/C_10
    SLICE_X9Y100         LUT6 (Prop_lut6_I5_O)        0.124    15.687 r  instr_dec/ALU_OUT[19]_i_23/O
                         net (fo=1, routed)           0.525    16.212    instr_dec/alu0/T2__10
    SLICE_X6Y100         LUT6 (Prop_lut6_I0_O)        0.124    16.336 r  instr_dec/ALU_OUT[19]_i_19/O
                         net (fo=2, routed)           0.303    16.639    instr_dec/alu0/G1/G2/C_15
    SLICE_X4Y100         LUT6 (Prop_lut6_I5_O)        0.124    16.763 r  instr_dec/ALU_OUT[24]_i_23/O
                         net (fo=1, routed)           0.575    17.338    instr_dec/alu0/T2__15
    SLICE_X5Y102         LUT6 (Prop_lut6_I0_O)        0.124    17.462 r  instr_dec/ALU_OUT[24]_i_19/O
                         net (fo=2, routed)           0.379    17.841    instr_dec/alu0/G16/G/G/G2/C_20
    SLICE_X5Y102         LUT6 (Prop_lut6_I5_O)        0.124    17.965 r  instr_dec/ALU_OUT[30]_i_23/O
                         net (fo=1, routed)           0.290    18.255    instr_dec/alu0/T2__20
    SLICE_X5Y101         LUT6 (Prop_lut6_I0_O)        0.124    18.379 r  instr_dec/ALU_OUT[30]_i_20/O
                         net (fo=2, routed)           0.306    18.686    instr_dec/alu0/G16/G/G/G2/C_25
    SLICE_X5Y99          LUT6 (Prop_lut6_I0_O)        0.124    18.810 r  instr_dec/ALU_OUT[31]_i_41/O
                         net (fo=1, routed)           0.313    19.123    instr_dec/alu0/G16/G/G/G2/C_27
    SLICE_X2Y99          LUT6 (Prop_lut6_I0_O)        0.124    19.247 r  instr_dec/ALU_OUT[31]_i_31/O
                         net (fo=3, routed)           0.451    19.698    instr_dec/C_29_2
    SLICE_X5Y98          LUT6 (Prop_lut6_I4_O)        0.124    19.822 r  instr_dec/ALU_OUT[31]_i_19/O
                         net (fo=33, routed)          0.727    20.550    instr_dec/sel
    SLICE_X1Y100         LUT3 (Prop_lut3_I2_O)        0.124    20.674 r  instr_dec/ALU_OUT[31]_i_9/O
                         net (fo=1, routed)           0.320    20.994    cu/ALU_OUT_reg[31][25]
    SLICE_X2Y99          LUT6 (Prop_lut6_I0_O)        0.124    21.118 r  cu/ALU_OUT[31]_i_2/O
                         net (fo=1, routed)           0.000    21.118    alu0/ALU_OUT_reg[31]_4[31]
    SLICE_X2Y99          FDRE                                         r  alu0/ALU_OUT_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=686, routed)         1.606    15.029    alu0/clk_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  alu0/ALU_OUT_reg[31]/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X2Y99          FDRE (Setup_fdre_C_D)        0.079    15.252    alu0/ALU_OUT_reg[31]
  -------------------------------------------------------------------
                         required time                         15.252    
                         arrival time                         -21.118    
  -------------------------------------------------------------------
                         slack                                 -5.866    

Slack (VIOLATED) :        -5.836ns  (required time - arrival time)
  Source:                 instr_mem/instr_mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu0/ALU_OUT_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.811ns  (logic 5.261ns (33.273%)  route 10.550ns (66.727%))
  Logic Levels:           20  (LUT2=2 LUT5=1 LUT6=15 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.275ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=686, routed)         1.672     5.275    instr_mem/instr_mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  instr_mem/instr_mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      2.454     7.729 f  instr_mem/instr_mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[12]
                         net (fo=29, routed)          1.086     8.815    instr_mem/douta[9]
    SLICE_X9Y104         LUT6 (Prop_lut6_I0_O)        0.124     8.939 r  instr_mem/data_mem_inst_i_33/O
                         net (fo=94, routed)          0.508     9.446    instr_mem/data_mem_inst_i_33_n_0
    SLICE_X8Y102         LUT2 (Prop_lut2_I0_O)        0.124     9.570 r  instr_mem/data_mem_inst_i_98/O
                         net (fo=64, routed)          1.338    10.909    regbank/rt[2]
    SLICE_X8Y101         MUXF7 (Prop_muxf7_S_O)       0.292    11.201 f  regbank/data_mem_inst_i_86/O
                         net (fo=2, routed)           0.000    11.201    regbank/REG_FILE_reg[11][5]_1
    SLICE_X8Y101         MUXF8 (Prop_muxf8_I1_O)      0.088    11.289 f  regbank/ALU_OUT_reg[5]_i_15/O
                         net (fo=1, routed)           0.640    11.929    instr_mem/ALU_OUT[5]_i_8_0
    SLICE_X9Y98          LUT6 (Prop_lut6_I4_O)        0.319    12.248 f  instr_mem/ALU_OUT[5]_i_6/O
                         net (fo=12, routed)          0.483    12.731    instr_mem/aluin2[5]
    SLICE_X8Y99          LUT2 (Prop_lut2_I0_O)        0.124    12.855 r  instr_mem/ALU_OUT[7]_i_16_comp/O
                         net (fo=1, routed)           0.786    13.641    instr_mem/REG_FILE_reg[16][4]_repN
    SLICE_X9Y96          LUT6 (Prop_lut6_I5_O)        0.124    13.765 r  instr_mem/ALU_OUT[6]_i_18_comp/O
                         net (fo=2, routed)           0.696    14.462    instr_mem/ALU_OUT[6]_i_18_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I2_O)        0.124    14.586 r  instr_mem/ALU_OUT[14]_i_21/O
                         net (fo=1, routed)           0.403    14.989    instr_dec/T2__5
    SLICE_X9Y97          LUT6 (Prop_lut6_I0_O)        0.124    15.113 r  instr_dec/ALU_OUT[14]_i_17/O
                         net (fo=2, routed)           0.450    15.563    instr_dec/alu0/G1/G2/C_10
    SLICE_X9Y100         LUT6 (Prop_lut6_I5_O)        0.124    15.687 r  instr_dec/ALU_OUT[19]_i_23/O
                         net (fo=1, routed)           0.525    16.212    instr_dec/alu0/T2__10
    SLICE_X6Y100         LUT6 (Prop_lut6_I0_O)        0.124    16.336 r  instr_dec/ALU_OUT[19]_i_19/O
                         net (fo=2, routed)           0.303    16.639    instr_dec/alu0/G1/G2/C_15
    SLICE_X4Y100         LUT6 (Prop_lut6_I5_O)        0.124    16.763 r  instr_dec/ALU_OUT[24]_i_23/O
                         net (fo=1, routed)           0.575    17.338    instr_dec/alu0/T2__15
    SLICE_X5Y102         LUT6 (Prop_lut6_I0_O)        0.124    17.462 r  instr_dec/ALU_OUT[24]_i_19/O
                         net (fo=2, routed)           0.379    17.841    instr_dec/alu0/G16/G/G/G2/C_20
    SLICE_X5Y102         LUT6 (Prop_lut6_I5_O)        0.124    17.965 r  instr_dec/ALU_OUT[30]_i_23/O
                         net (fo=1, routed)           0.290    18.255    instr_dec/alu0/T2__20
    SLICE_X5Y101         LUT6 (Prop_lut6_I0_O)        0.124    18.379 r  instr_dec/ALU_OUT[30]_i_20/O
                         net (fo=2, routed)           0.306    18.686    instr_dec/alu0/G16/G/G/G2/C_25
    SLICE_X5Y99          LUT6 (Prop_lut6_I0_O)        0.124    18.810 r  instr_dec/ALU_OUT[31]_i_41/O
                         net (fo=1, routed)           0.313    19.123    instr_dec/alu0/G16/G/G/G2/C_27
    SLICE_X2Y99          LUT6 (Prop_lut6_I0_O)        0.124    19.247 r  instr_dec/ALU_OUT[31]_i_31/O
                         net (fo=3, routed)           0.451    19.698    instr_dec/C_29_2
    SLICE_X5Y98          LUT6 (Prop_lut6_I4_O)        0.124    19.822 r  instr_dec/ALU_OUT[31]_i_19/O
                         net (fo=33, routed)          0.591    20.413    cu/sel
    SLICE_X5Y98          LUT5 (Prop_lut5_I2_O)        0.124    20.537 r  cu/ALU_OUT[6]_i_2/O
                         net (fo=1, routed)           0.426    20.962    cu/ALU_OUT[6]_i_2_n_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I0_O)        0.124    21.086 r  cu/ALU_OUT[6]_i_1/O
                         net (fo=1, routed)           0.000    21.086    alu0/ALU_OUT_reg[31]_4[6]
    SLICE_X6Y98          FDRE                                         r  alu0/ALU_OUT_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=686, routed)         1.604    15.027    alu0/clk_IBUF_BUFG
    SLICE_X6Y98          FDRE                                         r  alu0/ALU_OUT_reg[6]/C
                         clock pessimism              0.180    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X6Y98          FDRE (Setup_fdre_C_D)        0.079    15.250    alu0/ALU_OUT_reg[6]
  -------------------------------------------------------------------
                         required time                         15.250    
                         arrival time                         -21.086    
  -------------------------------------------------------------------
                         slack                                 -5.836    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 pc1/PCout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instr_mem/instr_mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.141ns (24.268%)  route 0.440ns (75.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=686, routed)         0.568     1.487    pc1/clk_IBUF_BUFG
    SLICE_X11Y108        FDRE                                         r  pc1/PCout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y108        FDRE (Prop_fdre_C_Q)         0.141     1.628 r  pc1/PCout_reg[1]/Q
                         net (fo=4, routed)           0.440     2.068    instr_mem/instr_mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y19         RAMB36E1                                     r  instr_mem/instr_mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=686, routed)         0.889     2.054    instr_mem/instr_mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  instr_mem/instr_mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.245     1.809    
    RAMB36_X0Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.992    instr_mem/instr_mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 pc1/PCout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instr_mem/instr_mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.141ns (23.777%)  route 0.452ns (76.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=686, routed)         0.576     1.495    pc1/clk_IBUF_BUFG
    SLICE_X13Y99         FDRE                                         r  pc1/PCout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y99         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  pc1/PCout_reg[5]/Q
                         net (fo=5, routed)           0.452     2.088    instr_mem/instr_mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y20         RAMB36E1                                     r  instr_mem/instr_mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=686, routed)         0.882     2.047    instr_mem/instr_mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  instr_mem/instr_mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.245     1.802    
    RAMB36_X0Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.985    instr_mem/instr_mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.985    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 pc1/PCout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instr_mem/instr_mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.173%)  route 0.272ns (65.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=686, routed)         0.569     1.488    pc1/clk_IBUF_BUFG
    SLICE_X13Y105        FDRE                                         r  pc1/PCout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y105        FDRE (Prop_fdre_C_Q)         0.141     1.629 r  pc1/PCout_reg[2]/Q
                         net (fo=4, routed)           0.272     1.901    instr_mem/instr_mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[2]
    RAMB36_X0Y20         RAMB36E1                                     r  instr_mem/instr_mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=686, routed)         0.882     2.047    instr_mem/instr_mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  instr_mem/instr_mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.479     1.568    
    RAMB36_X0Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.751    instr_mem/instr_mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 pc1/PCout_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instr_mem/instr_mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.164ns (25.030%)  route 0.491ns (74.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=686, routed)         0.569     1.488    pc1/clk_IBUF_BUFG
    SLICE_X12Y105        FDRE                                         r  pc1/PCout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y105        FDRE (Prop_fdre_C_Q)         0.164     1.652 r  pc1/PCout_reg[10]/Q
                         net (fo=4, routed)           0.491     2.144    instr_mem/instr_mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB36_X0Y19         RAMB36E1                                     r  instr_mem/instr_mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=686, routed)         0.889     2.054    instr_mem/instr_mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  instr_mem/instr_mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.245     1.809    
    RAMB36_X0Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     1.992    instr_mem/instr_mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 pcc/PCout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pc1/PCout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.141ns (28.015%)  route 0.362ns (71.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=686, routed)         0.567     1.486    pcc/clk_IBUF_BUFG
    SLICE_X13Y111        FDRE                                         r  pcc/PCout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y111        FDRE (Prop_fdre_C_Q)         0.141     1.627 r  pcc/PCout_reg[5]/Q
                         net (fo=1, routed)           0.362     1.990    pc1/PCout_reg[31]_0[5]
    SLICE_X13Y99         FDRE                                         r  pc1/PCout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=686, routed)         0.847     2.012    pc1/clk_IBUF_BUFG
    SLICE_X13Y99         FDRE                                         r  pc1/PCout_reg[5]/C
                         clock pessimism             -0.245     1.766    
    SLICE_X13Y99         FDRE (Hold_fdre_C_D)         0.070     1.836    pc1/PCout_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 pcc/PCout_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pc1/PCout_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.026%)  route 0.115ns (44.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=686, routed)         0.568     1.487    pcc/clk_IBUF_BUFG
    SLICE_X13Y107        FDRE                                         r  pcc/PCout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y107        FDRE (Prop_fdre_C_Q)         0.141     1.628 r  pcc/PCout_reg[9]/Q
                         net (fo=1, routed)           0.115     1.744    pc1/PCout_reg[31]_0[9]
    SLICE_X13Y105        FDRE                                         r  pc1/PCout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=686, routed)         0.840     2.005    pc1/clk_IBUF_BUFG
    SLICE_X13Y105        FDRE                                         r  pc1/PCout_reg[9]/C
                         clock pessimism             -0.500     1.504    
    SLICE_X13Y105        FDRE (Hold_fdre_C_D)         0.072     1.576    pc1/PCout_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 pcc/PCout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pc1/PCout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.026%)  route 0.115ns (44.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=686, routed)         0.568     1.487    pcc/clk_IBUF_BUFG
    SLICE_X13Y107        FDRE                                         r  pcc/PCout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y107        FDRE (Prop_fdre_C_Q)         0.141     1.628 r  pcc/PCout_reg[7]/Q
                         net (fo=1, routed)           0.115     1.744    pc1/PCout_reg[31]_0[7]
    SLICE_X13Y105        FDRE                                         r  pc1/PCout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=686, routed)         0.840     2.005    pc1/clk_IBUF_BUFG
    SLICE_X13Y105        FDRE                                         r  pc1/PCout_reg[7]/C
                         clock pessimism             -0.500     1.504    
    SLICE_X13Y105        FDRE (Hold_fdre_C_D)         0.070     1.574    pc1/PCout_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 pc1/PCout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instr_mem/instr_mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.141ns (20.809%)  route 0.537ns (79.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=686, routed)         0.569     1.488    pc1/clk_IBUF_BUFG
    SLICE_X13Y105        FDRE                                         r  pc1/PCout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y105        FDRE (Prop_fdre_C_Q)         0.141     1.629 r  pc1/PCout_reg[6]/Q
                         net (fo=4, routed)           0.537     2.166    instr_mem/instr_mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB36_X0Y19         RAMB36E1                                     r  instr_mem/instr_mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=686, routed)         0.889     2.054    instr_mem/instr_mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  instr_mem/instr_mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.245     1.809    
    RAMB36_X0Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.992    instr_mem/instr_mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.166    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 pcc/PCout_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pc1/PCout_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.511%)  route 0.104ns (42.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=686, routed)         0.565     1.484    pcc/clk_IBUF_BUFG
    SLICE_X11Y113        FDRE                                         r  pcc/PCout_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y113        FDRE (Prop_fdre_C_Q)         0.141     1.625 r  pcc/PCout_reg[20]/Q
                         net (fo=1, routed)           0.104     1.730    pc1/PCout_reg[31]_0[20]
    SLICE_X11Y112        FDRE                                         r  pc1/PCout_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=686, routed)         0.836     2.001    pc1/clk_IBUF_BUFG
    SLICE_X11Y112        FDRE                                         r  pc1/PCout_reg[20]/C
                         clock pessimism             -0.500     1.500    
    SLICE_X11Y112        FDRE (Hold_fdre_C_D)         0.047     1.547    pc1/PCout_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 pc1/PCout_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instr_mem/instr_mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.141ns (31.598%)  route 0.305ns (68.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=686, routed)         0.569     1.488    pc1/clk_IBUF_BUFG
    SLICE_X13Y105        FDRE                                         r  pc1/PCout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y105        FDRE (Prop_fdre_C_Q)         0.141     1.629 r  pc1/PCout_reg[9]/Q
                         net (fo=4, routed)           0.305     1.935    instr_mem/instr_mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[9]
    RAMB36_X0Y20         RAMB36E1                                     r  instr_mem/instr_mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=686, routed)         0.882     2.047    instr_mem/instr_mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  instr_mem/instr_mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.479     1.568    
    RAMB36_X0Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.751    instr_mem/instr_mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.184    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y22    data_mem/data_mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y22    data_mem/data_mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y20    instr_mem/instr_mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y20    instr_mem/instr_mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y19    instr_mem/instr_mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y19    instr_mem/instr_mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y21    data_mem/data_mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y21    data_mem/data_mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y99     alu0/ALU_OUT_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y114    regbank/REG_FILE_reg[13][29]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y95    regbank/REG_FILE_reg[9][4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y95    regbank/REG_FILE_reg[9][6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y113    regbank/REG_FILE_reg[14][20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y113    regbank/REG_FILE_reg[14][27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y113    regbank/REG_FILE_reg[14][29]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y113    regbank/REG_FILE_reg[4][26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y113    regbank/REG_FILE_reg[4][27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y114    regbank/REG_FILE_reg[4][29]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y115   regbank/REG_FILE_reg[15][18]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X13Y98    instr_mem/instr_mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/instr_mem/instr_mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_1_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X13Y98    instr_mem/instr_mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/instr_mem/instr_mem_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_2_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y98    regbank/REG_FILE_reg[3][6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y98     regbank/REG_FILE_reg[3][8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y97     regbank/REG_FILE_reg[4][11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y97     regbank/REG_FILE_reg[4][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y97    regbank/REG_FILE_reg[9][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y97     regbank/REG_FILE_reg[4][6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y99    pc1/PCout_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y99    regbank/REG_FILE_reg[14][6]/C



