Flow report for getting-started
Sun May 12 18:37:24 2024
Quartus Prime Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Flow Summary                                                                        ;
+------------------------------------+------------------------------------------------+
; Flow Status                        ; Successful - Sun May 12 18:37:24 2024          ;
; Quartus Prime Version              ; 22.1std.2 Build 922 07/20/2023 SC Lite Edition ;
; Revision Name                      ; getting-started                                ;
; Top-level Entity Name              ; getting-started                                ;
; Family                             ; Cyclone IV GX                                  ;
; Device                             ; EP4CGX150DF31I7                                ;
; Timing Models                      ; Final                                          ;
; Total logic elements               ; 2,626 / 149,760 ( 2 % )                        ;
;     Total combinational functions  ; 2,047 / 149,760 ( 1 % )                        ;
;     Dedicated logic registers      ; 1,130 / 149,760 ( < 1 % )                      ;
; Total registers                    ; 1130                                           ;
; Total pins                         ; 28 / 508 ( 6 % )                               ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 5,767,168 / 6,635,520 ( 87 % )                 ;
; Embedded Multiplier 9-bit elements ; 0 / 720 ( 0 % )                                ;
; Total GXB Receiver Channel PCS     ; 0 / 8 ( 0 % )                                  ;
; Total GXB Receiver Channel PMA     ; 0 / 8 ( 0 % )                                  ;
; Total GXB Transmitter Channel PCS  ; 0 / 8 ( 0 % )                                  ;
; Total GXB Transmitter Channel PMA  ; 0 / 8 ( 0 % )                                  ;
; Total PLLs                         ; 1 / 8 ( 13 % )                                 ;
+------------------------------------+------------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 05/12/2024 18:32:48 ;
; Main task         ; Compilation         ;
; Revision Name     ; getting-started     ;
+-------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                                                                                                                                                               ;
+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-------------+-----------------------------------+
; Assignment Name                     ; Value                                                                                                                                                                                  ; Default Value ; Entity Name ; Section Id                        ;
+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-------------+-----------------------------------+
; COMPILER_SIGNATURE_ID               ; 10995770589206.171556396808184                                                                                                                                                         ; --            ; --          ; --                                ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                                                                                                                                                                    ; --            ; --          ; eda_board_design_timing           ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                                                                                                                                                                    ; --            ; --          ; eda_board_design_boundary_scan    ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                                                                                                                                                                    ; --            ; --          ; eda_board_design_signal_integrity ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                                                                                                                                                                    ; --            ; --          ; eda_board_design_symbol           ;
; EDA_OUTPUT_DATA_FORMAT              ; Verilog Hdl                                                                                                                                                                            ; --            ; --          ; eda_simulation                    ;
; EDA_SIMULATION_TOOL                 ; Questa Intel FPGA (Verilog)                                                                                                                                                            ; <None>        ; --          ; --                                ;
; EDA_TIME_SCALE                      ; 1 ps                                                                                                                                                                                   ; --            ; --          ; eda_simulation                    ;
; ENABLE_SIGNALTAP                    ; On                                                                                                                                                                                     ; --            ; --          ; --                                ;
; MAX_CORE_JUNCTION_TEMP              ; 100                                                                                                                                                                                    ; --            ; --          ; --                                ;
; MIN_CORE_JUNCTION_TEMP              ; -40                                                                                                                                                                                    ; --            ; --          ; --                                ;
; MISC_FILE                           ; pll.bsf                                                                                                                                                                                ; --            ; --          ; --                                ;
; MISC_FILE                           ; pll_bb.v                                                                                                                                                                               ; --            ; --          ; --                                ;
; MISC_FILE                           ; pll.ppf                                                                                                                                                                                ; --            ; --          ; --                                ;
; NOMINAL_CORE_SUPPLY_VOLTAGE         ; 1.2V                                                                                                                                                                                   ; --            ; --          ; --                                ;
; NUM_PARALLEL_PROCESSORS             ; 16                                                                                                                                                                                     ; --            ; --          ; --                                ;
; PARTITION_COLOR                     ; -- (Not supported for targeted family)                                                                                                                                                 ; --            ; --          ; Top                               ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; -- (Not supported for targeted family)                                                                                                                                                 ; --            ; --          ; Top                               ;
; PARTITION_NETLIST_TYPE              ; -- (Not supported for targeted family)                                                                                                                                                 ; --            ; --          ; Top                               ;
; POWER_BOARD_THERMAL_MODEL           ; None (CONSERVATIVE)                                                                                                                                                                    ; --            ; --          ; --                                ;
; POWER_PRESET_COOLING_SOLUTION       ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW                                                                                                                                                  ; --            ; --          ; --                                ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files                                                                                                                                                                           ; --            ; --          ; --                                ;
; SLD_FILE                            ; db/stp2_auto_stripped.stp                                                                                                                                                              ; --            ; --          ; --                                ;
; SLD_NODE_CREATOR_ID                 ; 110                                                                                                                                                                                    ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_ENTITY_NAME                ; sld_signaltap                                                                                                                                                                          ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_RAM_BLOCK_TYPE=AUTO                                                                                                                                                                ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_NODE_INFO=805334528                                                                                                                                                                ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_POWER_UP_TRIGGER=0                                                                                                                                                                 ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_STORAGE_QUALIFIER_INVERSION_MASK_LENGTH=0                                                                                                                                          ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_ATTRIBUTE_MEM_MODE=OFF                                                                                                                                                             ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_STATE_FLOW_USE_GENERATED=0                                                                                                                                                         ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_STATE_BITS=11                                                                                                                                                                      ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_BUFFER_FULL_STOP=1                                                                                                                                                                 ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_CURRENT_RESOURCE_WIDTH=1                                                                                                                                                           ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_INCREMENTAL_ROUTING=1                                                                                                                                                              ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_TRIGGER_LEVEL=1                                                                                                                                                                    ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_TRIGGER_IN_ENABLED=0                                                                                                                                                               ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_TRIGGER_PIPELINE=0                                                                                                                                                                 ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_RAM_PIPELINE=0                                                                                                                                                                     ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_COUNTER_PIPELINE=0                                                                                                                                                                 ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_ADVANCED_TRIGGER_ENTITY=basic,1,                                                                                                                                                   ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_TRIGGER_LEVEL_PIPELINE=1                                                                                                                                                           ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_ENABLE_ADVANCED_TRIGGER=0                                                                                                                                                          ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_SEGMENT_SIZE=131072                                                                                                                                                                ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_SAMPLE_DEPTH=131072                                                                                                                                                                ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_DATA_BITS=44                                                                                                                                                                       ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_TRIGGER_BITS=44                                                                                                                                                                    ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_STORAGE_QUALIFIER_BITS=44                                                                                                                                                          ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_INVERSION_MASK=0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_INVERSION_MASK_LENGTH=163                                                                                                                                                          ; --            ; --          ; auto_signaltap_0                  ;
; SMART_RECOMPILE                     ; On                                                                                                                                                                                     ; Off           ; --          ; --                                ;
; USE_SIGNALTAP_FILE                  ; stp2.stp                                                                                                                                                                               ; --            ; --          ; --                                ;
+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                        ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis ; 00:03:57     ; 1.0                     ; 7145 MB             ; 00:04:01                           ;
; Fitter               ; 00:00:24     ; 1.3                     ; 6962 MB             ; 00:00:30                           ;
; Assembler            ; 00:00:04     ; 1.0                     ; 4821 MB             ; 00:00:04                           ;
; Timing Analyzer      ; 00:00:03     ; 2.3                     ; 5176 MB             ; 00:00:04                           ;
; EDA Netlist Writer   ; 00:00:02     ; 1.0                     ; 4783 MB             ; 00:00:02                           ;
; Total                ; 00:04:30     ; --                      ; --                  ; 00:04:41                           ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


+------------------------------------------------------------------------------------+
; Flow OS Summary                                                                    ;
+----------------------+------------------+------------+------------+----------------+
; Module Name          ; Machine Hostname ; OS Name    ; OS Version ; Processor type ;
+----------------------+------------------+------------+------------+----------------+
; Analysis & Synthesis ; birdpump-pc      ; Windows 10 ; 10.0       ; x86_64         ;
; Fitter               ; birdpump-pc      ; Windows 10 ; 10.0       ; x86_64         ;
; Assembler            ; birdpump-pc      ; Windows 10 ; 10.0       ; x86_64         ;
; Timing Analyzer      ; birdpump-pc      ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; birdpump-pc      ; Windows 10 ; 10.0       ; x86_64         ;
+----------------------+------------------+------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off getting-started -c getting-started
quartus_fit --read_settings_files=off --write_settings_files=off getting-started -c getting-started
quartus_asm --read_settings_files=off --write_settings_files=off getting-started -c getting-started
quartus_sta getting-started -c getting-started
quartus_eda --read_settings_files=off --write_settings_files=off getting-started -c getting-started



