Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 954cc1a6a64f4795962528d3e34c615d --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_awg_behav xil_defaultlib.tb_awg -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1307] readline called past the end of file mif_file [V:/EECS 700-FPGA/prj1/project_2/project_2.srcs/sources_1/new/addrcounter.vhd:25]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package std.textio
Compiling architecture behavioral of entity xil_defaultlib.runmodule [runmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.ratecounter_source [ratecounter_source_default]
Compiling architecture behavioral of entity xil_defaultlib.addrcounter_source [addrcounter_source_default]
Compiling architecture syn of entity xil_defaultlib.memory_01 [memory_01_default]
Compiling architecture behavioral of entity xil_defaultlib.volume [volume_default]
Compiling architecture behavioral of entity xil_defaultlib.awg [awg_default]
Compiling architecture tb of entity xil_defaultlib.tb_awg
Waiting for 1 sub-compilation(s) to finish...
Built simulation snapshot tb_awg_behav
