Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Mon Sep 30 01:16:32 2019
| Host         : flamingo running 64-bit CentOS release 6.10 (Final)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 64 register/latch pins with no clock driven by root clock pin: design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 64 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.219      -21.430                      8                 1459        0.065        0.000                      0                 1459        2.000        0.000                       0                   749  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                       ------------         ----------      --------------
clk_fpga_0                  {0.000 5.000}        10.000          100.000         
clk_wiz_inst0/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0        {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0        {0.000 20.000}       40.000          25.000          
sys_clk_pin                 {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                        3.067        0.000                      0                 1391        0.065        0.000                      0                 1391        4.020        0.000                       0                   649  
clk_wiz_inst0/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0            196.202        0.000                      0                   21        0.249        0.000                      0                   21       13.360        0.000                       0                    23  
  clkfbout_clk_wiz_0                                                                                                                                                         37.845        0.000                       0                     3  
sys_clk_pin                       4.233        0.000                      0                   47        0.179        0.000                      0                   47        3.500        0.000                       0                    73  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin   clk_fpga_0         -3.219      -21.430                      8                    8        0.609        0.000                      0                    8  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.067ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.067ns  (required time - arrival time)
  Source:                 design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.455ns  (logic 1.021ns (15.817%)  route 5.434ns (84.183%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=649, routed)         1.700     2.994    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/aclk
    SLICE_X30Y98         FDRE                                         r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y98         FDRE (Prop_fdre_C_Q)         0.478     3.472 f  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/Q
                         net (fo=1, routed)           0.767     4.239    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/s_axburst_eq1
    SLICE_X26Y100        LUT3 (Prop_lut3_I0_O)        0.295     4.534 f  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=5, routed)           0.856     5.390    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]
    SLICE_X29Y100        LUT5 (Prop_lut5_I1_O)        0.124     5.514 r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1__0/O
                         net (fo=21, routed)          0.527     6.041    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push
    SLICE_X28Y98         LUT2 (Prop_lut2_I0_O)        0.124     6.165 r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[31]_i_1/O
                         net (fo=27, routed)          3.284     9.449    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/E[0]
    SLICE_X17Y49         FDRE                                         r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=649, routed)         1.581    12.760    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X17Y49         FDRE                                         r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]/C
                         clock pessimism              0.115    12.875    
                         clock uncertainty           -0.154    12.721    
    SLICE_X17Y49         FDRE (Setup_fdre_C_CE)      -0.205    12.516    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]
  -------------------------------------------------------------------
                         required time                         12.516    
                         arrival time                          -9.449    
  -------------------------------------------------------------------
                         slack                                  3.067    

Slack (MET) :             3.067ns  (required time - arrival time)
  Source:                 design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.455ns  (logic 1.021ns (15.817%)  route 5.434ns (84.183%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=649, routed)         1.700     2.994    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/aclk
    SLICE_X30Y98         FDRE                                         r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y98         FDRE (Prop_fdre_C_Q)         0.478     3.472 f  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/Q
                         net (fo=1, routed)           0.767     4.239    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/s_axburst_eq1
    SLICE_X26Y100        LUT3 (Prop_lut3_I0_O)        0.295     4.534 f  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=5, routed)           0.856     5.390    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]
    SLICE_X29Y100        LUT5 (Prop_lut5_I1_O)        0.124     5.514 r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1__0/O
                         net (fo=21, routed)          0.527     6.041    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push
    SLICE_X28Y98         LUT2 (Prop_lut2_I0_O)        0.124     6.165 r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[31]_i_1/O
                         net (fo=27, routed)          3.284     9.449    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/E[0]
    SLICE_X17Y49         FDRE                                         r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=649, routed)         1.581    12.760    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X17Y49         FDRE                                         r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]/C
                         clock pessimism              0.115    12.875    
                         clock uncertainty           -0.154    12.721    
    SLICE_X17Y49         FDRE (Setup_fdre_C_CE)      -0.205    12.516    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]
  -------------------------------------------------------------------
                         required time                         12.516    
                         arrival time                          -9.449    
  -------------------------------------------------------------------
                         slack                                  3.067    

Slack (MET) :             3.067ns  (required time - arrival time)
  Source:                 design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[54]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.455ns  (logic 1.021ns (15.817%)  route 5.434ns (84.183%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=649, routed)         1.700     2.994    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/aclk
    SLICE_X30Y98         FDRE                                         r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y98         FDRE (Prop_fdre_C_Q)         0.478     3.472 f  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/Q
                         net (fo=1, routed)           0.767     4.239    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/s_axburst_eq1
    SLICE_X26Y100        LUT3 (Prop_lut3_I0_O)        0.295     4.534 f  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=5, routed)           0.856     5.390    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]
    SLICE_X29Y100        LUT5 (Prop_lut5_I1_O)        0.124     5.514 r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1__0/O
                         net (fo=21, routed)          0.527     6.041    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push
    SLICE_X28Y98         LUT2 (Prop_lut2_I0_O)        0.124     6.165 r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[31]_i_1/O
                         net (fo=27, routed)          3.284     9.449    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/E[0]
    SLICE_X17Y49         FDRE                                         r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[54]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=649, routed)         1.581    12.760    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X17Y49         FDRE                                         r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[54]/C
                         clock pessimism              0.115    12.875    
                         clock uncertainty           -0.154    12.721    
    SLICE_X17Y49         FDRE (Setup_fdre_C_CE)      -0.205    12.516    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[54]
  -------------------------------------------------------------------
                         required time                         12.516    
                         arrival time                          -9.449    
  -------------------------------------------------------------------
                         slack                                  3.067    

Slack (MET) :             3.067ns  (required time - arrival time)
  Source:                 design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.455ns  (logic 1.021ns (15.817%)  route 5.434ns (84.183%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=649, routed)         1.700     2.994    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/aclk
    SLICE_X30Y98         FDRE                                         r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y98         FDRE (Prop_fdre_C_Q)         0.478     3.472 f  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/Q
                         net (fo=1, routed)           0.767     4.239    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/s_axburst_eq1
    SLICE_X26Y100        LUT3 (Prop_lut3_I0_O)        0.295     4.534 f  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=5, routed)           0.856     5.390    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]
    SLICE_X29Y100        LUT5 (Prop_lut5_I1_O)        0.124     5.514 r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1__0/O
                         net (fo=21, routed)          0.527     6.041    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push
    SLICE_X28Y98         LUT2 (Prop_lut2_I0_O)        0.124     6.165 r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[31]_i_1/O
                         net (fo=27, routed)          3.284     9.449    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/E[0]
    SLICE_X17Y49         FDRE                                         r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=649, routed)         1.581    12.760    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X17Y49         FDRE                                         r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]/C
                         clock pessimism              0.115    12.875    
                         clock uncertainty           -0.154    12.721    
    SLICE_X17Y49         FDRE (Setup_fdre_C_CE)      -0.205    12.516    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]
  -------------------------------------------------------------------
                         required time                         12.516    
                         arrival time                          -9.449    
  -------------------------------------------------------------------
                         slack                                  3.067    

Slack (MET) :             3.490ns  (required time - arrival time)
  Source:                 design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[52]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.031ns  (logic 1.021ns (16.930%)  route 5.010ns (83.070%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=649, routed)         1.700     2.994    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/aclk
    SLICE_X30Y98         FDRE                                         r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y98         FDRE (Prop_fdre_C_Q)         0.478     3.472 f  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/Q
                         net (fo=1, routed)           0.767     4.239    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/s_axburst_eq1
    SLICE_X26Y100        LUT3 (Prop_lut3_I0_O)        0.295     4.534 f  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=5, routed)           0.856     5.390    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]
    SLICE_X29Y100        LUT5 (Prop_lut5_I1_O)        0.124     5.514 r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1__0/O
                         net (fo=21, routed)          0.527     6.041    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push
    SLICE_X28Y98         LUT2 (Prop_lut2_I0_O)        0.124     6.165 r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[31]_i_1/O
                         net (fo=27, routed)          2.859     9.025    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/E[0]
    SLICE_X21Y49         FDRE                                         r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[52]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=649, routed)         1.580    12.760    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X21Y49         FDRE                                         r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[52]/C
                         clock pessimism              0.115    12.874    
                         clock uncertainty           -0.154    12.720    
    SLICE_X21Y49         FDRE (Setup_fdre_C_CE)      -0.205    12.515    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[52]
  -------------------------------------------------------------------
                         required time                         12.515    
                         arrival time                          -9.025    
  -------------------------------------------------------------------
                         slack                                  3.490    

Slack (MET) :             3.490ns  (required time - arrival time)
  Source:                 design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[53]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.031ns  (logic 1.021ns (16.930%)  route 5.010ns (83.070%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=649, routed)         1.700     2.994    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/aclk
    SLICE_X30Y98         FDRE                                         r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y98         FDRE (Prop_fdre_C_Q)         0.478     3.472 f  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/Q
                         net (fo=1, routed)           0.767     4.239    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/s_axburst_eq1
    SLICE_X26Y100        LUT3 (Prop_lut3_I0_O)        0.295     4.534 f  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=5, routed)           0.856     5.390    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]
    SLICE_X29Y100        LUT5 (Prop_lut5_I1_O)        0.124     5.514 r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1__0/O
                         net (fo=21, routed)          0.527     6.041    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push
    SLICE_X28Y98         LUT2 (Prop_lut2_I0_O)        0.124     6.165 r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[31]_i_1/O
                         net (fo=27, routed)          2.859     9.025    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/E[0]
    SLICE_X21Y49         FDRE                                         r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[53]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=649, routed)         1.580    12.760    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X21Y49         FDRE                                         r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[53]/C
                         clock pessimism              0.115    12.874    
                         clock uncertainty           -0.154    12.720    
    SLICE_X21Y49         FDRE (Setup_fdre_C_CE)      -0.205    12.515    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[53]
  -------------------------------------------------------------------
                         required time                         12.515    
                         arrival time                          -9.025    
  -------------------------------------------------------------------
                         slack                                  3.490    

Slack (MET) :             3.490ns  (required time - arrival time)
  Source:                 design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.031ns  (logic 1.021ns (16.930%)  route 5.010ns (83.070%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=649, routed)         1.700     2.994    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/aclk
    SLICE_X30Y98         FDRE                                         r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y98         FDRE (Prop_fdre_C_Q)         0.478     3.472 f  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/Q
                         net (fo=1, routed)           0.767     4.239    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/s_axburst_eq1
    SLICE_X26Y100        LUT3 (Prop_lut3_I0_O)        0.295     4.534 f  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=5, routed)           0.856     5.390    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]
    SLICE_X29Y100        LUT5 (Prop_lut5_I1_O)        0.124     5.514 r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1__0/O
                         net (fo=21, routed)          0.527     6.041    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push
    SLICE_X28Y98         LUT2 (Prop_lut2_I0_O)        0.124     6.165 r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[31]_i_1/O
                         net (fo=27, routed)          2.859     9.025    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/E[0]
    SLICE_X21Y49         FDRE                                         r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=649, routed)         1.580    12.760    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X21Y49         FDRE                                         r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/C
                         clock pessimism              0.115    12.874    
                         clock uncertainty           -0.154    12.720    
    SLICE_X21Y49         FDRE (Setup_fdre_C_CE)      -0.205    12.515    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]
  -------------------------------------------------------------------
                         required time                         12.515    
                         arrival time                          -9.025    
  -------------------------------------------------------------------
                         slack                                  3.490    

Slack (MET) :             3.490ns  (required time - arrival time)
  Source:                 design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[57]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.031ns  (logic 1.021ns (16.930%)  route 5.010ns (83.070%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=649, routed)         1.700     2.994    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/aclk
    SLICE_X30Y98         FDRE                                         r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y98         FDRE (Prop_fdre_C_Q)         0.478     3.472 f  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/Q
                         net (fo=1, routed)           0.767     4.239    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/s_axburst_eq1
    SLICE_X26Y100        LUT3 (Prop_lut3_I0_O)        0.295     4.534 f  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=5, routed)           0.856     5.390    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]
    SLICE_X29Y100        LUT5 (Prop_lut5_I1_O)        0.124     5.514 r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1__0/O
                         net (fo=21, routed)          0.527     6.041    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push
    SLICE_X28Y98         LUT2 (Prop_lut2_I0_O)        0.124     6.165 r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[31]_i_1/O
                         net (fo=27, routed)          2.859     9.025    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/E[0]
    SLICE_X21Y49         FDRE                                         r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[57]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=649, routed)         1.580    12.760    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X21Y49         FDRE                                         r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[57]/C
                         clock pessimism              0.115    12.874    
                         clock uncertainty           -0.154    12.720    
    SLICE_X21Y49         FDRE (Setup_fdre_C_CE)      -0.205    12.515    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[57]
  -------------------------------------------------------------------
                         required time                         12.515    
                         arrival time                          -9.025    
  -------------------------------------------------------------------
                         slack                                  3.490    

Slack (MET) :             3.490ns  (required time - arrival time)
  Source:                 design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.031ns  (logic 1.021ns (16.930%)  route 5.010ns (83.070%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=649, routed)         1.700     2.994    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/aclk
    SLICE_X30Y98         FDRE                                         r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y98         FDRE (Prop_fdre_C_Q)         0.478     3.472 f  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/Q
                         net (fo=1, routed)           0.767     4.239    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/s_axburst_eq1
    SLICE_X26Y100        LUT3 (Prop_lut3_I0_O)        0.295     4.534 f  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=5, routed)           0.856     5.390    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]
    SLICE_X29Y100        LUT5 (Prop_lut5_I1_O)        0.124     5.514 r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1__0/O
                         net (fo=21, routed)          0.527     6.041    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push
    SLICE_X28Y98         LUT2 (Prop_lut2_I0_O)        0.124     6.165 r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[31]_i_1/O
                         net (fo=27, routed)          2.859     9.025    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/E[0]
    SLICE_X21Y49         FDRE                                         r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=649, routed)         1.580    12.760    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X21Y49         FDRE                                         r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]/C
                         clock pessimism              0.115    12.874    
                         clock uncertainty           -0.154    12.720    
    SLICE_X21Y49         FDRE (Setup_fdre_C_CE)      -0.205    12.515    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]
  -------------------------------------------------------------------
                         required time                         12.515    
                         arrival time                          -9.025    
  -------------------------------------------------------------------
                         slack                                  3.490    

Slack (MET) :             3.490ns  (required time - arrival time)
  Source:                 design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[59]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.031ns  (logic 1.021ns (16.930%)  route 5.010ns (83.070%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=649, routed)         1.700     2.994    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/aclk
    SLICE_X30Y98         FDRE                                         r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y98         FDRE (Prop_fdre_C_Q)         0.478     3.472 f  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/Q
                         net (fo=1, routed)           0.767     4.239    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/s_axburst_eq1
    SLICE_X26Y100        LUT3 (Prop_lut3_I0_O)        0.295     4.534 f  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=5, routed)           0.856     5.390    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]
    SLICE_X29Y100        LUT5 (Prop_lut5_I1_O)        0.124     5.514 r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1__0/O
                         net (fo=21, routed)          0.527     6.041    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push
    SLICE_X28Y98         LUT2 (Prop_lut2_I0_O)        0.124     6.165 r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[31]_i_1/O
                         net (fo=27, routed)          2.859     9.025    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/E[0]
    SLICE_X21Y49         FDRE                                         r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[59]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=649, routed)         1.580    12.760    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X21Y49         FDRE                                         r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[59]/C
                         clock pessimism              0.115    12.874    
                         clock uncertainty           -0.154    12.720    
    SLICE_X21Y49         FDRE (Setup_fdre_C_CE)      -0.205    12.515    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[59]
  -------------------------------------------------------------------
                         required time                         12.515    
                         arrival time                          -9.025    
  -------------------------------------------------------------------
                         slack                                  3.490    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.397%)  route 0.117ns (41.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=649, routed)         0.556     0.892    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y89         FDRE                                         r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[6]/Q
                         net (fo=1, routed)           0.117     1.172    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[6]
    SLICE_X34Y89         SRLC32E                                      r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=649, routed)         0.823     1.189    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y89         SRLC32E                                      r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.264     0.925    
    SLICE_X34Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.108    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.359%)  route 0.177ns (55.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=649, routed)         0.574     0.910    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y89         FDRE                                         r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.177     1.227    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X26Y89         SRLC32E                                      r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=649, routed)         0.841     1.207    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y89         SRLC32E                                      r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.264     0.943    
    SLICE_X26Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.126    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.236%)  route 0.164ns (53.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=649, routed)         0.574     0.910    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y89         FDRE                                         r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/Q
                         net (fo=1, routed)           0.164     1.215    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[2]
    SLICE_X30Y87         SRLC32E                                      r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=649, routed)         0.840     1.206    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y87         SRLC32E                                      r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
                         clock pessimism             -0.282     0.924    
    SLICE_X30Y87         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.107    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           1.215    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=649, routed)         0.558     0.894    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y95         FDRE                                         r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg1_reg[26]/Q
                         net (fo=2, routed)           0.066     1.101    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg1[26]
    SLICE_X34Y95         LUT5 (Prop_lut5_I0_O)        0.045     1.146 r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata[26]_i_1/O
                         net (fo=1, routed)           0.000     1.146    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/reg_data_out[26]
    SLICE_X34Y95         FDRE                                         r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=649, routed)         0.825     1.191    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y95         FDRE                                         r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
                         clock pessimism             -0.284     0.907    
    SLICE_X34Y95         FDRE (Hold_fdre_C_D)         0.121     1.028    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.028    
                         arrival time                           1.146    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=649, routed)         0.571     0.907    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y89         FDRE                                         r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y89         FDRE (Prop_fdre_C_Q)         0.128     1.035 r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.059     1.094    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[7]
    SLICE_X26Y89         SRLC32E                                      r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=649, routed)         0.841     1.207    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y89         SRLC32E                                      r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.287     0.920    
    SLICE_X26Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.055     0.975    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -0.975    
                         arrival time                           1.094    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_inst/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_inst/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=649, routed)         0.658     0.994    design_1_inst/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X31Y103        FDRE                                         r  design_1_inst/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y103        FDRE (Prop_fdre_C_Q)         0.141     1.135 r  design_1_inst/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.191    design_1_inst/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X31Y103        FDRE                                         r  design_1_inst/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=649, routed)         0.930     1.296    design_1_inst/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X31Y103        FDRE                                         r  design_1_inst/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.302     0.994    
    SLICE_X31Y103        FDRE (Hold_fdre_C_D)         0.075     1.069    design_1_inst/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.191    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=649, routed)         0.571     0.907    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y89         FDRE                                         r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y89         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/Q
                         net (fo=1, routed)           0.112     1.160    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[6]
    SLICE_X26Y89         SRLC32E                                      r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=649, routed)         0.841     1.207    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y89         SRLC32E                                      r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.287     0.920    
    SLICE_X26Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.035    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.458%)  route 0.183ns (56.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=649, routed)         0.569     0.905    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y86         FDRE                                         r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y86         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/Q
                         net (fo=1, routed)           0.183     1.229    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[5]
    SLICE_X26Y87         SRLC32E                                      r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=649, routed)         0.839     1.205    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y87         SRLC32E                                      r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.284     0.921    
    SLICE_X26Y87         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.104    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=649, routed)         0.659     0.995    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y100        FDRE                                         r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/Q
                         net (fo=1, routed)           0.112     1.248    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[1]
    SLICE_X30Y101        SRL16E                                       r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=649, routed)         0.931     1.297    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y101        SRL16E                                       r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
                         clock pessimism             -0.286     1.011    
    SLICE_X30Y101        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.120    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4
  -------------------------------------------------------------------
                         required time                         -1.120    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=649, routed)         0.572     0.908    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X31Y86         FDRE                                         r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y86         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/Q
                         net (fo=1, routed)           0.112     1.161    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[1]
    SLICE_X30Y87         SRLC32E                                      r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=649, routed)         0.840     1.206    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y87         SRLC32E                                      r  design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
                         clock pessimism             -0.282     0.924    
    SLICE_X30Y87         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.033    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32
  -------------------------------------------------------------------
                         required time                         -1.033    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  0.128    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X28Y98    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y88    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y88    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y88    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y97    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y97    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X35Y95    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg1_reg[24]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X35Y95    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg1_reg[25]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X35Y95    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/slv_reg1_reg[26]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y103   design_1_inst/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y89    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y94    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y94    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y94    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y94    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y94    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y94    design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y101   design_1_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_wiz_inst0/inst/clk_in1
  To Clock:  clk_wiz_inst0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wiz_inst0/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_wiz_inst0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y0  clk_wiz_inst0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y0  clk_wiz_inst0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y0  clk_wiz_inst0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y0  clk_wiz_inst0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y0  clk_wiz_inst0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y0  clk_wiz_inst0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      196.202ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             196.202ns  (required time - arrival time)
  Source:                 pw_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CAM_PWUP_reg_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.306ns  (logic 0.766ns (23.170%)  route 2.540ns (76.830%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 201.477 - 200.000 ) 
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.530ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.806     1.806    clk_wiz_inst0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  clk_wiz_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    clk_wiz_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  clk_wiz_inst0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.644     1.647    ila_clk
    SLICE_X34Y81         FDRE                                         r  pw_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y81         FDRE (Prop_fdre_C_Q)         0.518     2.165 f  pw_cnt_reg[7]/Q
                         net (fo=2, routed)           1.038     3.203    pw_cnt_reg_n_0_[7]
    SLICE_X32Y81         LUT4 (Prop_lut4_I2_O)        0.124     3.327 f  pw_cnt[19]_i_6/O
                         net (fo=20, routed)          1.020     4.347    pw_cnt[19]_i_6_n_0
    SLICE_X34Y82         LUT5 (Prop_lut5_I4_O)        0.124     4.471 r  CAM_PWUP_reg_i_1/O
                         net (fo=1, routed)           0.482     4.953    CAM_PWUP_reg
    SLICE_X36Y82         FDRE                                         r  CAM_PWUP_reg_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   200.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.612   201.612    clk_wiz_inst0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425   198.187 r  clk_wiz_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   199.912    clk_wiz_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz_inst0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.474   201.477    ila_clk
    SLICE_X36Y82         FDRE                                         r  CAM_PWUP_reg_reg/C
                         clock pessimism              0.114   201.591    
                         clock uncertainty           -0.267   201.324    
    SLICE_X36Y82         FDRE (Setup_fdre_C_CE)      -0.169   201.155    CAM_PWUP_reg_reg
  -------------------------------------------------------------------
                         required time                        201.155    
                         arrival time                          -4.953    
  -------------------------------------------------------------------
                         slack                                196.202    

Slack (MET) :             196.312ns  (required time - arrival time)
  Source:                 pw_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pw_cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.480ns  (logic 2.039ns (58.596%)  route 1.441ns (41.404%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns = ( 201.478 - 200.000 ) 
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.530ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.806     1.806    clk_wiz_inst0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  clk_wiz_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    clk_wiz_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  clk_wiz_inst0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.643     1.646    ila_clk
    SLICE_X32Y80         FDRE                                         r  pw_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y80         FDRE (Prop_fdre_C_Q)         0.518     2.164 r  pw_cnt_reg[2]/Q
                         net (fo=2, routed)           0.578     2.742    pw_cnt_reg_n_0_[2]
    SLICE_X33Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     3.416 r  pw_cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.416    pw_cnt_reg[4]_i_2_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.530 r  pw_cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.530    pw_cnt_reg[8]_i_2_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.644 r  pw_cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.644    pw_cnt_reg[12]_i_2_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.957 r  pw_cnt_reg[16]_i_2/O[3]
                         net (fo=1, routed)           0.862     4.820    pw_cnt_reg[16]_i_2_n_4
    SLICE_X32Y83         LUT6 (Prop_lut6_I5_O)        0.306     5.126 r  pw_cnt[16]_i_1/O
                         net (fo=1, routed)           0.000     5.126    pw_cnt[16]
    SLICE_X32Y83         FDRE                                         r  pw_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   200.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.612   201.612    clk_wiz_inst0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425   198.187 r  clk_wiz_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   199.912    clk_wiz_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz_inst0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.475   201.478    ila_clk
    SLICE_X32Y83         FDRE                                         r  pw_cnt_reg[16]/C
                         clock pessimism              0.148   201.626    
                         clock uncertainty           -0.267   201.359    
    SLICE_X32Y83         FDRE (Setup_fdre_C_D)        0.079   201.438    pw_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                        201.438    
                         arrival time                          -5.126    
  -------------------------------------------------------------------
                         slack                                196.312    

Slack (MET) :             196.348ns  (required time - arrival time)
  Source:                 pw_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pw_cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.442ns  (logic 2.057ns (59.758%)  route 1.385ns (40.242%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns = ( 201.478 - 200.000 ) 
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.530ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.806     1.806    clk_wiz_inst0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  clk_wiz_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    clk_wiz_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  clk_wiz_inst0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.643     1.646    ila_clk
    SLICE_X32Y80         FDRE                                         r  pw_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y80         FDRE (Prop_fdre_C_Q)         0.518     2.164 r  pw_cnt_reg[2]/Q
                         net (fo=2, routed)           0.578     2.742    pw_cnt_reg_n_0_[2]
    SLICE_X33Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     3.416 r  pw_cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.416    pw_cnt_reg[4]_i_2_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.530 r  pw_cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.530    pw_cnt_reg[8]_i_2_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.644 r  pw_cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.644    pw_cnt_reg[12]_i_2_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.978 r  pw_cnt_reg[16]_i_2/O[1]
                         net (fo=1, routed)           0.807     4.785    pw_cnt_reg[16]_i_2_n_6
    SLICE_X32Y83         LUT6 (Prop_lut6_I5_O)        0.303     5.088 r  pw_cnt[14]_i_1/O
                         net (fo=1, routed)           0.000     5.088    pw_cnt[14]
    SLICE_X32Y83         FDRE                                         r  pw_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   200.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.612   201.612    clk_wiz_inst0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425   198.187 r  clk_wiz_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   199.912    clk_wiz_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz_inst0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.475   201.478    ila_clk
    SLICE_X32Y83         FDRE                                         r  pw_cnt_reg[14]/C
                         clock pessimism              0.148   201.626    
                         clock uncertainty           -0.267   201.359    
    SLICE_X32Y83         FDRE (Setup_fdre_C_D)        0.077   201.436    pw_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                        201.436    
                         arrival time                          -5.088    
  -------------------------------------------------------------------
                         slack                                196.348    

Slack (MET) :             196.381ns  (required time - arrival time)
  Source:                 pw_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pw_cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.414ns  (logic 2.171ns (63.587%)  route 1.243ns (36.413%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 201.479 - 200.000 ) 
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.530ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.806     1.806    clk_wiz_inst0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  clk_wiz_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    clk_wiz_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  clk_wiz_inst0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.643     1.646    ila_clk
    SLICE_X32Y80         FDRE                                         r  pw_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y80         FDRE (Prop_fdre_C_Q)         0.518     2.164 r  pw_cnt_reg[2]/Q
                         net (fo=2, routed)           0.578     2.742    pw_cnt_reg_n_0_[2]
    SLICE_X33Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     3.416 r  pw_cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.416    pw_cnt_reg[4]_i_2_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.530 r  pw_cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.530    pw_cnt_reg[8]_i_2_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.644 r  pw_cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.644    pw_cnt_reg[12]_i_2_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.758 r  pw_cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.758    pw_cnt_reg[16]_i_2_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.092 r  pw_cnt_reg[19]_i_7/O[1]
                         net (fo=1, routed)           0.665     4.757    pw_cnt_reg[19]_i_7_n_6
    SLICE_X32Y84         LUT6 (Prop_lut6_I5_O)        0.303     5.060 r  pw_cnt[18]_i_1/O
                         net (fo=1, routed)           0.000     5.060    pw_cnt[18]
    SLICE_X32Y84         FDRE                                         r  pw_cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   200.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.612   201.612    clk_wiz_inst0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425   198.187 r  clk_wiz_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   199.912    clk_wiz_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz_inst0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.476   201.479    ila_clk
    SLICE_X32Y84         FDRE                                         r  pw_cnt_reg[18]/C
                         clock pessimism              0.148   201.627    
                         clock uncertainty           -0.267   201.360    
    SLICE_X32Y84         FDRE (Setup_fdre_C_D)        0.081   201.441    pw_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                        201.441    
                         arrival time                          -5.060    
  -------------------------------------------------------------------
                         slack                                196.381    

Slack (MET) :             196.407ns  (required time - arrival time)
  Source:                 pw_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pw_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.350ns  (logic 1.941ns (57.941%)  route 1.409ns (42.059%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 201.479 - 200.000 ) 
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.530ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.806     1.806    clk_wiz_inst0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  clk_wiz_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    clk_wiz_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  clk_wiz_inst0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.643     1.646    ila_clk
    SLICE_X32Y80         FDRE                                         r  pw_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y80         FDRE (Prop_fdre_C_Q)         0.518     2.164 r  pw_cnt_reg[2]/Q
                         net (fo=2, routed)           0.578     2.742    pw_cnt_reg_n_0_[2]
    SLICE_X33Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     3.416 r  pw_cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.416    pw_cnt_reg[4]_i_2_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.530 r  pw_cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.530    pw_cnt_reg[8]_i_2_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.644 r  pw_cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.644    pw_cnt_reg[12]_i_2_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.866 r  pw_cnt_reg[16]_i_2/O[0]
                         net (fo=1, routed)           0.831     4.697    pw_cnt_reg[16]_i_2_n_7
    SLICE_X34Y83         LUT6 (Prop_lut6_I5_O)        0.299     4.996 r  pw_cnt[13]_i_1/O
                         net (fo=1, routed)           0.000     4.996    pw_cnt[13]
    SLICE_X34Y83         FDRE                                         r  pw_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   200.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.612   201.612    clk_wiz_inst0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425   198.187 r  clk_wiz_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   199.912    clk_wiz_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz_inst0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.476   201.479    ila_clk
    SLICE_X34Y83         FDRE                                         r  pw_cnt_reg[13]/C
                         clock pessimism              0.114   201.593    
                         clock uncertainty           -0.267   201.326    
    SLICE_X34Y83         FDRE (Setup_fdre_C_D)        0.077   201.403    pw_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                        201.403    
                         arrival time                          -4.996    
  -------------------------------------------------------------------
                         slack                                196.407    

Slack (MET) :             196.444ns  (required time - arrival time)
  Source:                 pw_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pw_cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.347ns  (logic 2.055ns (61.399%)  route 1.292ns (38.601%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 201.479 - 200.000 ) 
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.530ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.806     1.806    clk_wiz_inst0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  clk_wiz_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    clk_wiz_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  clk_wiz_inst0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.643     1.646    ila_clk
    SLICE_X32Y80         FDRE                                         r  pw_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y80         FDRE (Prop_fdre_C_Q)         0.518     2.164 r  pw_cnt_reg[2]/Q
                         net (fo=2, routed)           0.578     2.742    pw_cnt_reg_n_0_[2]
    SLICE_X33Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     3.416 r  pw_cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.416    pw_cnt_reg[4]_i_2_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.530 r  pw_cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.530    pw_cnt_reg[8]_i_2_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.644 r  pw_cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.644    pw_cnt_reg[12]_i_2_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.758 r  pw_cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.758    pw_cnt_reg[16]_i_2_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.980 r  pw_cnt_reg[19]_i_7/O[0]
                         net (fo=1, routed)           0.714     4.694    pw_cnt_reg[19]_i_7_n_7
    SLICE_X32Y84         LUT6 (Prop_lut6_I5_O)        0.299     4.993 r  pw_cnt[17]_i_1/O
                         net (fo=1, routed)           0.000     4.993    pw_cnt[17]
    SLICE_X32Y84         FDRE                                         r  pw_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   200.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.612   201.612    clk_wiz_inst0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425   198.187 r  clk_wiz_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   199.912    clk_wiz_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz_inst0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.476   201.479    ila_clk
    SLICE_X32Y84         FDRE                                         r  pw_cnt_reg[17]/C
                         clock pessimism              0.148   201.627    
                         clock uncertainty           -0.267   201.360    
    SLICE_X32Y84         FDRE (Setup_fdre_C_D)        0.077   201.437    pw_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                        201.437    
                         arrival time                          -4.993    
  -------------------------------------------------------------------
                         slack                                196.444    

Slack (MET) :             196.450ns  (required time - arrival time)
  Source:                 pw_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pw_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.298ns  (logic 0.766ns (23.224%)  route 2.532ns (76.776%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 201.474 - 200.000 ) 
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.530ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.806     1.806    clk_wiz_inst0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  clk_wiz_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    clk_wiz_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  clk_wiz_inst0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.646     1.649    ila_clk
    SLICE_X34Y82         FDRE                                         r  pw_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDRE (Prop_fdre_C_Q)         0.518     2.167 r  pw_cnt_reg[12]/Q
                         net (fo=2, routed)           0.989     3.156    pw_cnt_reg_n_0_[12]
    SLICE_X32Y83         LUT4 (Prop_lut4_I1_O)        0.124     3.280 r  pw_cnt[19]_i_3/O
                         net (fo=20, routed)          1.544     4.823    pw_cnt[19]_i_3_n_0
    SLICE_X32Y80         LUT6 (Prop_lut6_I1_O)        0.124     4.947 r  pw_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     4.947    pw_cnt[1]
    SLICE_X32Y80         FDRE                                         r  pw_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   200.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.612   201.612    clk_wiz_inst0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425   198.187 r  clk_wiz_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   199.912    clk_wiz_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz_inst0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.471   201.474    ila_clk
    SLICE_X32Y80         FDRE                                         r  pw_cnt_reg[1]/C
                         clock pessimism              0.114   201.588    
                         clock uncertainty           -0.267   201.321    
    SLICE_X32Y80         FDRE (Setup_fdre_C_D)        0.077   201.398    pw_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                        201.398    
                         arrival time                          -4.947    
  -------------------------------------------------------------------
                         slack                                196.450    

Slack (MET) :             196.464ns  (required time - arrival time)
  Source:                 pw_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pw_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.288ns  (logic 0.766ns (23.294%)  route 2.522ns (76.706%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 201.474 - 200.000 ) 
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.530ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.806     1.806    clk_wiz_inst0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  clk_wiz_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    clk_wiz_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  clk_wiz_inst0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.646     1.649    ila_clk
    SLICE_X34Y82         FDRE                                         r  pw_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDRE (Prop_fdre_C_Q)         0.518     2.167 r  pw_cnt_reg[12]/Q
                         net (fo=2, routed)           0.989     3.156    pw_cnt_reg_n_0_[12]
    SLICE_X32Y83         LUT4 (Prop_lut4_I1_O)        0.124     3.280 r  pw_cnt[19]_i_3/O
                         net (fo=20, routed)          1.534     4.813    pw_cnt[19]_i_3_n_0
    SLICE_X32Y80         LUT6 (Prop_lut6_I1_O)        0.124     4.937 r  pw_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     4.937    pw_cnt[2]
    SLICE_X32Y80         FDRE                                         r  pw_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   200.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.612   201.612    clk_wiz_inst0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425   198.187 r  clk_wiz_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   199.912    clk_wiz_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz_inst0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.471   201.474    ila_clk
    SLICE_X32Y80         FDRE                                         r  pw_cnt_reg[2]/C
                         clock pessimism              0.114   201.588    
                         clock uncertainty           -0.267   201.321    
    SLICE_X32Y80         FDRE (Setup_fdre_C_D)        0.081   201.402    pw_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                        201.402    
                         arrival time                          -4.937    
  -------------------------------------------------------------------
                         slack                                196.464    

Slack (MET) :             196.478ns  (required time - arrival time)
  Source:                 pw_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pw_cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.315ns  (logic 2.075ns (62.597%)  route 1.240ns (37.403%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 201.479 - 200.000 ) 
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.530ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.806     1.806    clk_wiz_inst0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  clk_wiz_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    clk_wiz_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  clk_wiz_inst0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.643     1.646    ila_clk
    SLICE_X32Y80         FDRE                                         r  pw_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y80         FDRE (Prop_fdre_C_Q)         0.518     2.164 r  pw_cnt_reg[2]/Q
                         net (fo=2, routed)           0.578     2.742    pw_cnt_reg_n_0_[2]
    SLICE_X33Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     3.416 r  pw_cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.416    pw_cnt_reg[4]_i_2_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.530 r  pw_cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.530    pw_cnt_reg[8]_i_2_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.644 r  pw_cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.644    pw_cnt_reg[12]_i_2_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.758 r  pw_cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.758    pw_cnt_reg[16]_i_2_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.997 r  pw_cnt_reg[19]_i_7/O[2]
                         net (fo=1, routed)           0.662     4.659    pw_cnt_reg[19]_i_7_n_5
    SLICE_X32Y84         LUT6 (Prop_lut6_I5_O)        0.302     4.961 r  pw_cnt[19]_i_1/O
                         net (fo=1, routed)           0.000     4.961    pw_cnt[19]
    SLICE_X32Y84         FDRE                                         r  pw_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   200.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.612   201.612    clk_wiz_inst0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425   198.187 r  clk_wiz_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   199.912    clk_wiz_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz_inst0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.476   201.479    ila_clk
    SLICE_X32Y84         FDRE                                         r  pw_cnt_reg[19]/C
                         clock pessimism              0.148   201.627    
                         clock uncertainty           -0.267   201.360    
    SLICE_X32Y84         FDRE (Setup_fdre_C_D)        0.079   201.439    pw_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                        201.439    
                         arrival time                          -4.961    
  -------------------------------------------------------------------
                         slack                                196.478    

Slack (MET) :             196.539ns  (required time - arrival time)
  Source:                 pw_cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pw_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.244ns  (logic 0.766ns (23.612%)  route 2.478ns (76.388%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 201.474 - 200.000 ) 
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.530ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.806     1.806    clk_wiz_inst0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  clk_wiz_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    clk_wiz_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  clk_wiz_inst0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.648     1.651    ila_clk
    SLICE_X32Y84         FDRE                                         r  pw_cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y84         FDRE (Prop_fdre_C_Q)         0.518     2.169 f  pw_cnt_reg[18]/Q
                         net (fo=2, routed)           0.891     3.060    pw_cnt_reg_n_0_[18]
    SLICE_X32Y84         LUT4 (Prop_lut4_I2_O)        0.124     3.184 r  pw_cnt[19]_i_4/O
                         net (fo=20, routed)          1.588     4.771    pw_cnt[19]_i_4_n_0
    SLICE_X32Y80         LUT6 (Prop_lut6_I2_O)        0.124     4.895 r  pw_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     4.895    pw_cnt[4]
    SLICE_X32Y80         FDRE                                         r  pw_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   200.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.612   201.612    clk_wiz_inst0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425   198.187 r  clk_wiz_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   199.912    clk_wiz_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz_inst0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.471   201.474    ila_clk
    SLICE_X32Y80         FDRE                                         r  pw_cnt_reg[4]/C
                         clock pessimism              0.148   201.622    
                         clock uncertainty           -0.267   201.355    
    SLICE_X32Y80         FDRE (Setup_fdre_C_D)        0.079   201.434    pw_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                        201.434    
                         arrival time                          -4.895    
  -------------------------------------------------------------------
                         slack                                196.539    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 pw_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pw_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.146%)  route 0.175ns (45.854%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.597     0.597    clk_wiz_inst0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  clk_wiz_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    clk_wiz_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_inst0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.552     0.554    ila_clk
    SLICE_X34Y80         FDRE                                         r  pw_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y80         FDRE (Prop_fdre_C_Q)         0.164     0.718 f  pw_cnt_reg[0]/Q
                         net (fo=3, routed)           0.175     0.893    pw_cnt_reg_n_0_[0]
    SLICE_X34Y80         LUT1 (Prop_lut1_I0_O)        0.043     0.936 r  pw_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.936    pw_cnt[0]
    SLICE_X34Y80         FDRE                                         r  pw_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.864     0.864    clk_wiz_inst0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  clk_wiz_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    clk_wiz_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz_inst0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.817     0.819    ila_clk
    SLICE_X34Y80         FDRE                                         r  pw_cnt_reg[0]/C
                         clock pessimism             -0.265     0.554    
    SLICE_X34Y80         FDRE (Hold_fdre_C_D)         0.133     0.687    pw_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           0.936    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 pw_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pw_cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.254ns (50.488%)  route 0.249ns (49.512%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.597     0.597    clk_wiz_inst0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  clk_wiz_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    clk_wiz_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_inst0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.555     0.557    ila_clk
    SLICE_X32Y83         FDRE                                         r  pw_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDRE (Prop_fdre_C_Q)         0.164     0.721 r  pw_cnt_reg[14]/Q
                         net (fo=2, routed)           0.124     0.845    pw_cnt_reg_n_0_[14]
    SLICE_X32Y83         LUT4 (Prop_lut4_I3_O)        0.045     0.890 r  pw_cnt[19]_i_3/O
                         net (fo=20, routed)          0.125     1.015    pw_cnt[19]_i_3_n_0
    SLICE_X32Y83         LUT6 (Prop_lut6_I1_O)        0.045     1.060 r  pw_cnt[16]_i_1/O
                         net (fo=1, routed)           0.000     1.060    pw_cnt[16]
    SLICE_X32Y83         FDRE                                         r  pw_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.864     0.864    clk_wiz_inst0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  clk_wiz_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    clk_wiz_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz_inst0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.820     0.822    ila_clk
    SLICE_X32Y83         FDRE                                         r  pw_cnt_reg[16]/C
                         clock pessimism             -0.265     0.557    
    SLICE_X32Y83         FDRE (Hold_fdre_C_D)         0.121     0.678    pw_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.678    
                         arrival time                           1.060    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 pw_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pw_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.254ns (47.338%)  route 0.283ns (52.662%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.597     0.597    clk_wiz_inst0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  clk_wiz_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    clk_wiz_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_inst0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.555     0.557    ila_clk
    SLICE_X32Y83         FDRE                                         r  pw_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDRE (Prop_fdre_C_Q)         0.164     0.721 r  pw_cnt_reg[14]/Q
                         net (fo=2, routed)           0.124     0.845    pw_cnt_reg_n_0_[14]
    SLICE_X32Y83         LUT4 (Prop_lut4_I3_O)        0.045     0.890 r  pw_cnt[19]_i_3/O
                         net (fo=20, routed)          0.159     1.048    pw_cnt[19]_i_3_n_0
    SLICE_X34Y83         LUT6 (Prop_lut6_I1_O)        0.045     1.093 r  pw_cnt[13]_i_1/O
                         net (fo=1, routed)           0.000     1.093    pw_cnt[13]
    SLICE_X34Y83         FDRE                                         r  pw_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.864     0.864    clk_wiz_inst0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  clk_wiz_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    clk_wiz_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz_inst0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.820     0.822    ila_clk
    SLICE_X34Y83         FDRE                                         r  pw_cnt_reg[13]/C
                         clock pessimism             -0.234     0.588    
    SLICE_X34Y83         FDRE (Hold_fdre_C_D)         0.120     0.708    pw_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.708    
                         arrival time                           1.093    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 pw_cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pw_cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.254ns (49.504%)  route 0.259ns (50.496%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.597     0.597    clk_wiz_inst0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  clk_wiz_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    clk_wiz_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_inst0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.556     0.558    ila_clk
    SLICE_X32Y84         FDRE                                         r  pw_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y84         FDRE (Prop_fdre_C_Q)         0.164     0.722 f  pw_cnt_reg[17]/Q
                         net (fo=2, routed)           0.124     0.846    pw_cnt_reg_n_0_[17]
    SLICE_X32Y84         LUT4 (Prop_lut4_I0_O)        0.045     0.891 r  pw_cnt[19]_i_4/O
                         net (fo=20, routed)          0.135     1.026    pw_cnt[19]_i_4_n_0
    SLICE_X32Y84         LUT6 (Prop_lut6_I2_O)        0.045     1.071 r  pw_cnt[19]_i_1/O
                         net (fo=1, routed)           0.000     1.071    pw_cnt[19]
    SLICE_X32Y84         FDRE                                         r  pw_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.864     0.864    clk_wiz_inst0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  clk_wiz_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    clk_wiz_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz_inst0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.821     0.823    ila_clk
    SLICE_X32Y84         FDRE                                         r  pw_cnt_reg[19]/C
                         clock pessimism             -0.265     0.558    
    SLICE_X32Y84         FDRE (Hold_fdre_C_D)         0.121     0.679    pw_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.679    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 pw_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pw_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.254ns (43.901%)  route 0.325ns (56.099%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.597     0.597    clk_wiz_inst0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  clk_wiz_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    clk_wiz_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_inst0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.553     0.555    ila_clk
    SLICE_X32Y81         FDRE                                         r  pw_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81         FDRE (Prop_fdre_C_Q)         0.164     0.719 r  pw_cnt_reg[6]/Q
                         net (fo=2, routed)           0.178     0.897    pw_cnt_reg_n_0_[6]
    SLICE_X32Y81         LUT4 (Prop_lut4_I3_O)        0.045     0.942 r  pw_cnt[19]_i_6/O
                         net (fo=20, routed)          0.147     1.088    pw_cnt[19]_i_6_n_0
    SLICE_X34Y81         LUT6 (Prop_lut6_I4_O)        0.045     1.133 r  pw_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     1.133    pw_cnt[7]
    SLICE_X34Y81         FDRE                                         r  pw_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.864     0.864    clk_wiz_inst0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  clk_wiz_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    clk_wiz_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz_inst0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.818     0.820    ila_clk
    SLICE_X34Y81         FDRE                                         r  pw_cnt_reg[7]/C
                         clock pessimism             -0.234     0.586    
    SLICE_X34Y81         FDRE (Hold_fdre_C_D)         0.120     0.706    pw_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.706    
                         arrival time                           1.133    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 pw_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pw_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.254ns (42.927%)  route 0.338ns (57.073%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.597     0.597    clk_wiz_inst0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  clk_wiz_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    clk_wiz_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_inst0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.553     0.555    ila_clk
    SLICE_X32Y81         FDRE                                         r  pw_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81         FDRE (Prop_fdre_C_Q)         0.164     0.719 f  pw_cnt_reg[8]/Q
                         net (fo=2, routed)           0.190     0.909    pw_cnt_reg_n_0_[8]
    SLICE_X32Y82         LUT4 (Prop_lut4_I0_O)        0.045     0.954 r  pw_cnt[19]_i_5/O
                         net (fo=20, routed)          0.147     1.101    pw_cnt[19]_i_5_n_0
    SLICE_X32Y82         LUT6 (Prop_lut6_I3_O)        0.045     1.146 r  pw_cnt[10]_i_1/O
                         net (fo=1, routed)           0.000     1.146    pw_cnt[10]
    SLICE_X32Y82         FDRE                                         r  pw_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.864     0.864    clk_wiz_inst0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  clk_wiz_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    clk_wiz_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz_inst0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.819     0.821    ila_clk
    SLICE_X32Y82         FDRE                                         r  pw_cnt_reg[10]/C
                         clock pessimism             -0.251     0.570    
    SLICE_X32Y82         FDRE (Hold_fdre_C_D)         0.121     0.691    pw_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           1.146    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 pw_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pw_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.254ns (42.263%)  route 0.347ns (57.737%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.597     0.597    clk_wiz_inst0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  clk_wiz_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    clk_wiz_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_inst0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.553     0.555    ila_clk
    SLICE_X32Y81         FDRE                                         r  pw_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81         FDRE (Prop_fdre_C_Q)         0.164     0.719 r  pw_cnt_reg[6]/Q
                         net (fo=2, routed)           0.178     0.897    pw_cnt_reg_n_0_[6]
    SLICE_X32Y81         LUT4 (Prop_lut4_I3_O)        0.045     0.942 r  pw_cnt[19]_i_6/O
                         net (fo=20, routed)          0.169     1.111    pw_cnt[19]_i_6_n_0
    SLICE_X32Y82         LUT6 (Prop_lut6_I4_O)        0.045     1.156 r  pw_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     1.156    pw_cnt[9]
    SLICE_X32Y82         FDRE                                         r  pw_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.864     0.864    clk_wiz_inst0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  clk_wiz_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    clk_wiz_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz_inst0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.819     0.821    ila_clk
    SLICE_X32Y82         FDRE                                         r  pw_cnt_reg[9]/C
                         clock pessimism             -0.251     0.570    
    SLICE_X32Y82         FDRE (Hold_fdre_C_D)         0.121     0.691    pw_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           1.156    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 pw_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pw_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.254ns (41.074%)  route 0.364ns (58.926%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.597     0.597    clk_wiz_inst0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  clk_wiz_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    clk_wiz_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_inst0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.555     0.557    ila_clk
    SLICE_X32Y83         FDRE                                         r  pw_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDRE (Prop_fdre_C_Q)         0.164     0.721 r  pw_cnt_reg[14]/Q
                         net (fo=2, routed)           0.124     0.845    pw_cnt_reg_n_0_[14]
    SLICE_X32Y83         LUT4 (Prop_lut4_I3_O)        0.045     0.890 r  pw_cnt[19]_i_3/O
                         net (fo=20, routed)          0.241     1.130    pw_cnt[19]_i_3_n_0
    SLICE_X34Y82         LUT6 (Prop_lut6_I1_O)        0.045     1.175 r  pw_cnt[12]_i_1/O
                         net (fo=1, routed)           0.000     1.175    pw_cnt[12]
    SLICE_X34Y82         FDRE                                         r  pw_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.864     0.864    clk_wiz_inst0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  clk_wiz_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    clk_wiz_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz_inst0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.819     0.821    ila_clk
    SLICE_X34Y82         FDRE                                         r  pw_cnt_reg[12]/C
                         clock pessimism             -0.234     0.587    
    SLICE_X34Y82         FDRE (Hold_fdre_C_D)         0.120     0.707    pw_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.707    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 pw_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pw_cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.254ns (40.692%)  route 0.370ns (59.308%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.597     0.597    clk_wiz_inst0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  clk_wiz_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    clk_wiz_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_inst0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.555     0.557    ila_clk
    SLICE_X32Y83         FDRE                                         r  pw_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDRE (Prop_fdre_C_Q)         0.164     0.721 r  pw_cnt_reg[14]/Q
                         net (fo=2, routed)           0.124     0.845    pw_cnt_reg_n_0_[14]
    SLICE_X32Y83         LUT4 (Prop_lut4_I3_O)        0.045     0.890 r  pw_cnt[19]_i_3/O
                         net (fo=20, routed)          0.246     1.136    pw_cnt[19]_i_3_n_0
    SLICE_X32Y84         LUT6 (Prop_lut6_I1_O)        0.045     1.181 r  pw_cnt[18]_i_1/O
                         net (fo=1, routed)           0.000     1.181    pw_cnt[18]
    SLICE_X32Y84         FDRE                                         r  pw_cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.864     0.864    clk_wiz_inst0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  clk_wiz_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    clk_wiz_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz_inst0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.821     0.823    ila_clk
    SLICE_X32Y84         FDRE                                         r  pw_cnt_reg[18]/C
                         clock pessimism             -0.251     0.572    
    SLICE_X32Y84         FDRE (Hold_fdre_C_D)         0.121     0.693    pw_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           1.181    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 pw_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            pw_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.383ns (62.869%)  route 0.226ns (37.131%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.597     0.597    clk_wiz_inst0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  clk_wiz_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    clk_wiz_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz_inst0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.555     0.557    ila_clk
    SLICE_X32Y83         FDRE                                         r  pw_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDRE (Prop_fdre_C_Q)         0.164     0.721 r  pw_cnt_reg[15]/Q
                         net (fo=2, routed)           0.060     0.781    pw_cnt_reg_n_0_[15]
    SLICE_X33Y83         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.892 r  pw_cnt_reg[16]_i_2/O[2]
                         net (fo=1, routed)           0.166     1.058    pw_cnt_reg[16]_i_2_n_5
    SLICE_X32Y83         LUT6 (Prop_lut6_I5_O)        0.108     1.166 r  pw_cnt[15]_i_1/O
                         net (fo=1, routed)           0.000     1.166    pw_cnt[15]
    SLICE_X32Y83         FDRE                                         r  pw_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.864     0.864    clk_wiz_inst0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  clk_wiz_inst0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    clk_wiz_inst0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz_inst0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.820     0.822    ila_clk
    SLICE_X32Y83         FDRE                                         r  pw_cnt_reg[15]/C
                         clock pessimism             -0.265     0.557    
    SLICE_X32Y83         FDRE (Hold_fdre_C_D)         0.121     0.678    pw_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.678    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.488    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { clk_wiz_inst0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y0    clk_wiz_inst0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y0  clk_wiz_inst0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X36Y82     CAM_PWUP_reg_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X34Y80     pw_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X32Y82     pw_cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X32Y82     pw_cnt_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X34Y82     pw_cnt_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X34Y83     pw_cnt_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X32Y83     pw_cnt_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X32Y83     pw_cnt_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y0  clk_wiz_inst0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y83     pw_cnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X32Y80     pw_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X32Y80     pw_cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X32Y80     pw_cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X32Y80     pw_cnt_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X36Y82     CAM_PWUP_reg_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y80     pw_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y80     pw_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y82     pw_cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y83     pw_cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X36Y82     CAM_PWUP_reg_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X32Y84     pw_cnt_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X32Y84     pw_cnt_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X32Y84     pw_cnt_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X32Y84     pw_cnt_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X32Y84     pw_cnt_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X32Y84     pw_cnt_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X32Y81     pw_cnt_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X32Y81     pw_cnt_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X32Y81     pw_cnt_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz_inst0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    clk_wiz_inst0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  clk_wiz_inst0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  clk_wiz_inst0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y0  clk_wiz_inst0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  clk_wiz_inst0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.233ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.233ns  (required time - arrival time)
  Source:                 sccb_if_inst/clk_div_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sccb_if_inst/scl_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.470ns  (logic 0.890ns (25.649%)  route 2.580ns (74.351%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.240ns = ( 13.240 - 8.000 ) 
    Source Clock Delay      (SCD):    5.721ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.647     5.721    sccb_if_inst/clk
    SLICE_X34Y85         FDRE                                         r  sccb_if_inst/clk_div_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y85         FDRE (Prop_fdre_C_Q)         0.518     6.239 f  sccb_if_inst/clk_div_cnt_reg[2]/Q
                         net (fo=6, routed)           0.831     7.069    sccb_if_inst/clk_div_cnt[2]
    SLICE_X34Y85         LUT5 (Prop_lut5_I3_O)        0.124     7.193 r  sccb_if_inst/clk_div_cnt[0]_i_2/O
                         net (fo=2, routed)           0.305     7.499    sccb_if_inst/clk_div_cnt[0]_i_2_n_0
    SLICE_X35Y85         LUT6 (Prop_lut6_I0_O)        0.124     7.623 r  sccb_if_inst/req_reg[1]_i_2/O
                         net (fo=5, routed)           0.794     8.416    sccb_if_inst/req_reg[1]_i_2_n_0
    SLICE_X35Y88         LUT5 (Prop_lut5_I0_O)        0.124     8.540 r  sccb_if_inst/scl_cnt[5]_i_1/O
                         net (fo=4, routed)           0.650     9.191    sccb_if_inst/scl_cnt[5]_i_1_n_0
    SLICE_X39Y88         FDRE                                         r  sccb_if_inst/scl_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.476    13.240    sccb_if_inst/clk
    SLICE_X39Y88         FDRE                                         r  sccb_if_inst/scl_cnt_reg[0]/C
                         clock pessimism              0.423    13.664    
                         clock uncertainty           -0.035    13.628    
    SLICE_X39Y88         FDRE (Setup_fdre_C_CE)      -0.205    13.423    sccb_if_inst/scl_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         13.423    
                         arrival time                          -9.191    
  -------------------------------------------------------------------
                         slack                                  4.233    

Slack (MET) :             4.314ns  (required time - arrival time)
  Source:                 sccb_if_inst/clk_div_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sccb_if_inst/scl_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.422ns  (logic 0.890ns (26.006%)  route 2.532ns (73.994%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.241ns = ( 13.241 - 8.000 ) 
    Source Clock Delay      (SCD):    5.721ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.647     5.721    sccb_if_inst/clk
    SLICE_X34Y85         FDRE                                         r  sccb_if_inst/clk_div_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y85         FDRE (Prop_fdre_C_Q)         0.518     6.239 f  sccb_if_inst/clk_div_cnt_reg[2]/Q
                         net (fo=6, routed)           0.831     7.069    sccb_if_inst/clk_div_cnt[2]
    SLICE_X34Y85         LUT5 (Prop_lut5_I3_O)        0.124     7.193 r  sccb_if_inst/clk_div_cnt[0]_i_2/O
                         net (fo=2, routed)           0.305     7.499    sccb_if_inst/clk_div_cnt[0]_i_2_n_0
    SLICE_X35Y85         LUT6 (Prop_lut6_I0_O)        0.124     7.623 r  sccb_if_inst/req_reg[1]_i_2/O
                         net (fo=5, routed)           0.794     8.416    sccb_if_inst/req_reg[1]_i_2_n_0
    SLICE_X35Y88         LUT5 (Prop_lut5_I0_O)        0.124     8.540 r  sccb_if_inst/scl_cnt[5]_i_1/O
                         net (fo=4, routed)           0.603     9.143    sccb_if_inst/scl_cnt[5]_i_1_n_0
    SLICE_X35Y88         FDRE                                         r  sccb_if_inst/scl_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.477    13.241    sccb_if_inst/clk
    SLICE_X35Y88         FDRE                                         r  sccb_if_inst/scl_cnt_reg[4]/C
                         clock pessimism              0.456    13.698    
                         clock uncertainty           -0.035    13.662    
    SLICE_X35Y88         FDRE (Setup_fdre_C_CE)      -0.205    13.457    sccb_if_inst/scl_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         13.457    
                         arrival time                          -9.143    
  -------------------------------------------------------------------
                         slack                                  4.314    

Slack (MET) :             4.314ns  (required time - arrival time)
  Source:                 sccb_if_inst/clk_div_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sccb_if_inst/scl_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.422ns  (logic 0.890ns (26.006%)  route 2.532ns (73.994%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.241ns = ( 13.241 - 8.000 ) 
    Source Clock Delay      (SCD):    5.721ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.647     5.721    sccb_if_inst/clk
    SLICE_X34Y85         FDRE                                         r  sccb_if_inst/clk_div_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y85         FDRE (Prop_fdre_C_Q)         0.518     6.239 f  sccb_if_inst/clk_div_cnt_reg[2]/Q
                         net (fo=6, routed)           0.831     7.069    sccb_if_inst/clk_div_cnt[2]
    SLICE_X34Y85         LUT5 (Prop_lut5_I3_O)        0.124     7.193 r  sccb_if_inst/clk_div_cnt[0]_i_2/O
                         net (fo=2, routed)           0.305     7.499    sccb_if_inst/clk_div_cnt[0]_i_2_n_0
    SLICE_X35Y85         LUT6 (Prop_lut6_I0_O)        0.124     7.623 r  sccb_if_inst/req_reg[1]_i_2/O
                         net (fo=5, routed)           0.794     8.416    sccb_if_inst/req_reg[1]_i_2_n_0
    SLICE_X35Y88         LUT5 (Prop_lut5_I0_O)        0.124     8.540 r  sccb_if_inst/scl_cnt[5]_i_1/O
                         net (fo=4, routed)           0.603     9.143    sccb_if_inst/scl_cnt[5]_i_1_n_0
    SLICE_X35Y88         FDRE                                         r  sccb_if_inst/scl_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.477    13.241    sccb_if_inst/clk
    SLICE_X35Y88         FDRE                                         r  sccb_if_inst/scl_cnt_reg[5]/C
                         clock pessimism              0.456    13.698    
                         clock uncertainty           -0.035    13.662    
    SLICE_X35Y88         FDRE (Setup_fdre_C_CE)      -0.205    13.457    sccb_if_inst/scl_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         13.457    
                         arrival time                          -9.143    
  -------------------------------------------------------------------
                         slack                                  4.314    

Slack (MET) :             4.376ns  (required time - arrival time)
  Source:                 sccb_if_inst/clk_div_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sccb_if_inst/rdata_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.327ns  (logic 1.118ns (33.605%)  route 2.209ns (66.395%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.240ns = ( 13.240 - 8.000 ) 
    Source Clock Delay      (SCD):    5.721ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.647     5.721    sccb_if_inst/clk
    SLICE_X34Y86         FDRE                                         r  sccb_if_inst/clk_div_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y86         FDRE (Prop_fdre_C_Q)         0.518     6.239 r  sccb_if_inst/clk_div_cnt_reg[4]/Q
                         net (fo=9, routed)           0.757     6.995    sccb_if_inst/clk_div_cnt[4]
    SLICE_X34Y87         LUT3 (Prop_lut3_I1_O)        0.148     7.143 f  sccb_if_inst/sda_cnt[5]_i_3/O
                         net (fo=1, routed)           0.469     7.612    sccb_if_inst/sda_cnt[5]_i_3_n_0
    SLICE_X34Y87         LUT6 (Prop_lut6_I4_O)        0.328     7.940 r  sccb_if_inst/sda_cnt[5]_i_1/O
                         net (fo=7, routed)           0.329     8.270    sccb_if_inst/sda_cnt[5]_i_1_n_0
    SLICE_X33Y88         LUT6 (Prop_lut6_I0_O)        0.124     8.394 r  sccb_if_inst/rdata_reg[7]_i_1/O
                         net (fo=8, routed)           0.654     9.047    sccb_if_inst/rdata_reg[7]_i_1_n_0
    SLICE_X33Y88         FDRE                                         r  sccb_if_inst/rdata_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.476    13.240    sccb_if_inst/clk
    SLICE_X33Y88         FDRE                                         r  sccb_if_inst/rdata_reg_reg[2]/C
                         clock pessimism              0.423    13.664    
                         clock uncertainty           -0.035    13.628    
    SLICE_X33Y88         FDRE (Setup_fdre_C_CE)      -0.205    13.423    sccb_if_inst/rdata_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         13.423    
                         arrival time                          -9.047    
  -------------------------------------------------------------------
                         slack                                  4.376    

Slack (MET) :             4.376ns  (required time - arrival time)
  Source:                 sccb_if_inst/clk_div_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sccb_if_inst/rdata_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.327ns  (logic 1.118ns (33.605%)  route 2.209ns (66.395%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.240ns = ( 13.240 - 8.000 ) 
    Source Clock Delay      (SCD):    5.721ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.647     5.721    sccb_if_inst/clk
    SLICE_X34Y86         FDRE                                         r  sccb_if_inst/clk_div_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y86         FDRE (Prop_fdre_C_Q)         0.518     6.239 r  sccb_if_inst/clk_div_cnt_reg[4]/Q
                         net (fo=9, routed)           0.757     6.995    sccb_if_inst/clk_div_cnt[4]
    SLICE_X34Y87         LUT3 (Prop_lut3_I1_O)        0.148     7.143 f  sccb_if_inst/sda_cnt[5]_i_3/O
                         net (fo=1, routed)           0.469     7.612    sccb_if_inst/sda_cnt[5]_i_3_n_0
    SLICE_X34Y87         LUT6 (Prop_lut6_I4_O)        0.328     7.940 r  sccb_if_inst/sda_cnt[5]_i_1/O
                         net (fo=7, routed)           0.329     8.270    sccb_if_inst/sda_cnt[5]_i_1_n_0
    SLICE_X33Y88         LUT6 (Prop_lut6_I0_O)        0.124     8.394 r  sccb_if_inst/rdata_reg[7]_i_1/O
                         net (fo=8, routed)           0.654     9.047    sccb_if_inst/rdata_reg[7]_i_1_n_0
    SLICE_X33Y88         FDRE                                         r  sccb_if_inst/rdata_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.476    13.240    sccb_if_inst/clk
    SLICE_X33Y88         FDRE                                         r  sccb_if_inst/rdata_reg_reg[4]/C
                         clock pessimism              0.423    13.664    
                         clock uncertainty           -0.035    13.628    
    SLICE_X33Y88         FDRE (Setup_fdre_C_CE)      -0.205    13.423    sccb_if_inst/rdata_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         13.423    
                         arrival time                          -9.047    
  -------------------------------------------------------------------
                         slack                                  4.376    

Slack (MET) :             4.376ns  (required time - arrival time)
  Source:                 sccb_if_inst/clk_div_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sccb_if_inst/rdata_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.327ns  (logic 1.118ns (33.605%)  route 2.209ns (66.395%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.240ns = ( 13.240 - 8.000 ) 
    Source Clock Delay      (SCD):    5.721ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.647     5.721    sccb_if_inst/clk
    SLICE_X34Y86         FDRE                                         r  sccb_if_inst/clk_div_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y86         FDRE (Prop_fdre_C_Q)         0.518     6.239 r  sccb_if_inst/clk_div_cnt_reg[4]/Q
                         net (fo=9, routed)           0.757     6.995    sccb_if_inst/clk_div_cnt[4]
    SLICE_X34Y87         LUT3 (Prop_lut3_I1_O)        0.148     7.143 f  sccb_if_inst/sda_cnt[5]_i_3/O
                         net (fo=1, routed)           0.469     7.612    sccb_if_inst/sda_cnt[5]_i_3_n_0
    SLICE_X34Y87         LUT6 (Prop_lut6_I4_O)        0.328     7.940 r  sccb_if_inst/sda_cnt[5]_i_1/O
                         net (fo=7, routed)           0.329     8.270    sccb_if_inst/sda_cnt[5]_i_1_n_0
    SLICE_X33Y88         LUT6 (Prop_lut6_I0_O)        0.124     8.394 r  sccb_if_inst/rdata_reg[7]_i_1/O
                         net (fo=8, routed)           0.654     9.047    sccb_if_inst/rdata_reg[7]_i_1_n_0
    SLICE_X33Y88         FDRE                                         r  sccb_if_inst/rdata_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.476    13.240    sccb_if_inst/clk
    SLICE_X33Y88         FDRE                                         r  sccb_if_inst/rdata_reg_reg[5]/C
                         clock pessimism              0.423    13.664    
                         clock uncertainty           -0.035    13.628    
    SLICE_X33Y88         FDRE (Setup_fdre_C_CE)      -0.205    13.423    sccb_if_inst/rdata_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         13.423    
                         arrival time                          -9.047    
  -------------------------------------------------------------------
                         slack                                  4.376    

Slack (MET) :             4.376ns  (required time - arrival time)
  Source:                 sccb_if_inst/clk_div_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sccb_if_inst/rdata_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.327ns  (logic 1.118ns (33.605%)  route 2.209ns (66.395%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.240ns = ( 13.240 - 8.000 ) 
    Source Clock Delay      (SCD):    5.721ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.647     5.721    sccb_if_inst/clk
    SLICE_X34Y86         FDRE                                         r  sccb_if_inst/clk_div_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y86         FDRE (Prop_fdre_C_Q)         0.518     6.239 r  sccb_if_inst/clk_div_cnt_reg[4]/Q
                         net (fo=9, routed)           0.757     6.995    sccb_if_inst/clk_div_cnt[4]
    SLICE_X34Y87         LUT3 (Prop_lut3_I1_O)        0.148     7.143 f  sccb_if_inst/sda_cnt[5]_i_3/O
                         net (fo=1, routed)           0.469     7.612    sccb_if_inst/sda_cnt[5]_i_3_n_0
    SLICE_X34Y87         LUT6 (Prop_lut6_I4_O)        0.328     7.940 r  sccb_if_inst/sda_cnt[5]_i_1/O
                         net (fo=7, routed)           0.329     8.270    sccb_if_inst/sda_cnt[5]_i_1_n_0
    SLICE_X33Y88         LUT6 (Prop_lut6_I0_O)        0.124     8.394 r  sccb_if_inst/rdata_reg[7]_i_1/O
                         net (fo=8, routed)           0.654     9.047    sccb_if_inst/rdata_reg[7]_i_1_n_0
    SLICE_X33Y88         FDRE                                         r  sccb_if_inst/rdata_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.476    13.240    sccb_if_inst/clk
    SLICE_X33Y88         FDRE                                         r  sccb_if_inst/rdata_reg_reg[7]/C
                         clock pessimism              0.423    13.664    
                         clock uncertainty           -0.035    13.628    
    SLICE_X33Y88         FDRE (Setup_fdre_C_CE)      -0.205    13.423    sccb_if_inst/rdata_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         13.423    
                         arrival time                          -9.047    
  -------------------------------------------------------------------
                         slack                                  4.376    

Slack (MET) :             4.377ns  (required time - arrival time)
  Source:                 sccb_if_inst/clk_div_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sccb_if_inst/scl_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.327ns  (logic 0.890ns (26.752%)  route 2.437ns (73.248%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.241ns = ( 13.241 - 8.000 ) 
    Source Clock Delay      (SCD):    5.721ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.647     5.721    sccb_if_inst/clk
    SLICE_X34Y85         FDRE                                         r  sccb_if_inst/clk_div_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y85         FDRE (Prop_fdre_C_Q)         0.518     6.239 f  sccb_if_inst/clk_div_cnt_reg[2]/Q
                         net (fo=6, routed)           0.831     7.069    sccb_if_inst/clk_div_cnt[2]
    SLICE_X34Y85         LUT5 (Prop_lut5_I3_O)        0.124     7.193 r  sccb_if_inst/clk_div_cnt[0]_i_2/O
                         net (fo=2, routed)           0.305     7.499    sccb_if_inst/clk_div_cnt[0]_i_2_n_0
    SLICE_X35Y85         LUT6 (Prop_lut6_I0_O)        0.124     7.623 r  sccb_if_inst/req_reg[1]_i_2/O
                         net (fo=5, routed)           0.794     8.416    sccb_if_inst/req_reg[1]_i_2_n_0
    SLICE_X35Y88         LUT5 (Prop_lut5_I0_O)        0.124     8.540 r  sccb_if_inst/scl_cnt[5]_i_1/O
                         net (fo=4, routed)           0.507     9.048    sccb_if_inst/scl_cnt[5]_i_1_n_0
    SLICE_X37Y89         FDRE                                         r  sccb_if_inst/scl_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.477    13.241    sccb_if_inst/clk
    SLICE_X37Y89         FDRE                                         r  sccb_if_inst/scl_cnt_reg[3]/C
                         clock pessimism              0.423    13.665    
                         clock uncertainty           -0.035    13.629    
    SLICE_X37Y89         FDRE (Setup_fdre_C_CE)      -0.205    13.424    sccb_if_inst/scl_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         13.424    
                         arrival time                          -9.048    
  -------------------------------------------------------------------
                         slack                                  4.377    

Slack (MET) :             4.419ns  (required time - arrival time)
  Source:                 sccb_if_inst/clk_div_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sccb_if_inst/rdata_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.321ns  (logic 1.118ns (33.668%)  route 2.203ns (66.332%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.241ns = ( 13.241 - 8.000 ) 
    Source Clock Delay      (SCD):    5.721ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.647     5.721    sccb_if_inst/clk
    SLICE_X34Y86         FDRE                                         r  sccb_if_inst/clk_div_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y86         FDRE (Prop_fdre_C_Q)         0.518     6.239 r  sccb_if_inst/clk_div_cnt_reg[4]/Q
                         net (fo=9, routed)           0.757     6.995    sccb_if_inst/clk_div_cnt[4]
    SLICE_X34Y87         LUT3 (Prop_lut3_I1_O)        0.148     7.143 f  sccb_if_inst/sda_cnt[5]_i_3/O
                         net (fo=1, routed)           0.469     7.612    sccb_if_inst/sda_cnt[5]_i_3_n_0
    SLICE_X34Y87         LUT6 (Prop_lut6_I4_O)        0.328     7.940 r  sccb_if_inst/sda_cnt[5]_i_1/O
                         net (fo=7, routed)           0.329     8.270    sccb_if_inst/sda_cnt[5]_i_1_n_0
    SLICE_X33Y88         LUT6 (Prop_lut6_I0_O)        0.124     8.394 r  sccb_if_inst/rdata_reg[7]_i_1/O
                         net (fo=8, routed)           0.647     9.041    sccb_if_inst/rdata_reg[7]_i_1_n_0
    SLICE_X32Y90         FDRE                                         r  sccb_if_inst/rdata_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.477    13.241    sccb_if_inst/clk
    SLICE_X32Y90         FDRE                                         r  sccb_if_inst/rdata_reg_reg[6]/C
                         clock pessimism              0.423    13.665    
                         clock uncertainty           -0.035    13.629    
    SLICE_X32Y90         FDRE (Setup_fdre_C_CE)      -0.169    13.460    sccb_if_inst/rdata_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         13.460    
                         arrival time                          -9.041    
  -------------------------------------------------------------------
                         slack                                  4.419    

Slack (MET) :             4.508ns  (required time - arrival time)
  Source:                 sccb_if_inst/clk_div_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sccb_if_inst/rdata_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.229ns  (logic 1.118ns (34.622%)  route 2.111ns (65.378%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.239ns = ( 13.239 - 8.000 ) 
    Source Clock Delay      (SCD):    5.721ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.647     5.721    sccb_if_inst/clk
    SLICE_X34Y86         FDRE                                         r  sccb_if_inst/clk_div_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y86         FDRE (Prop_fdre_C_Q)         0.518     6.239 r  sccb_if_inst/clk_div_cnt_reg[4]/Q
                         net (fo=9, routed)           0.757     6.995    sccb_if_inst/clk_div_cnt[4]
    SLICE_X34Y87         LUT3 (Prop_lut3_I1_O)        0.148     7.143 f  sccb_if_inst/sda_cnt[5]_i_3/O
                         net (fo=1, routed)           0.469     7.612    sccb_if_inst/sda_cnt[5]_i_3_n_0
    SLICE_X34Y87         LUT6 (Prop_lut6_I4_O)        0.328     7.940 r  sccb_if_inst/sda_cnt[5]_i_1/O
                         net (fo=7, routed)           0.329     8.270    sccb_if_inst/sda_cnt[5]_i_1_n_0
    SLICE_X33Y88         LUT6 (Prop_lut6_I0_O)        0.124     8.394 r  sccb_if_inst/rdata_reg[7]_i_1/O
                         net (fo=8, routed)           0.556     8.950    sccb_if_inst/rdata_reg[7]_i_1_n_0
    SLICE_X32Y87         FDRE                                         r  sccb_if_inst/rdata_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.475    13.239    sccb_if_inst/clk
    SLICE_X32Y87         FDRE                                         r  sccb_if_inst/rdata_reg_reg[1]/C
                         clock pessimism              0.423    13.663    
                         clock uncertainty           -0.035    13.627    
    SLICE_X32Y87         FDRE (Setup_fdre_C_CE)      -0.169    13.458    sccb_if_inst/rdata_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         13.458    
                         arrival time                          -8.950    
  -------------------------------------------------------------------
                         slack                                  4.508    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 sccb_if_inst/rdata_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sccb_if_inst/rdata_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.279%)  route 0.129ns (47.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.163ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.555     1.641    sccb_if_inst/clk
    SLICE_X35Y87         FDRE                                         r  sccb_if_inst/rdata_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y87         FDRE (Prop_fdre_C_Q)         0.141     1.782 r  sccb_if_inst/rdata_reg_reg[0]/Q
                         net (fo=2, routed)           0.129     1.911    sccb_if_inst/Q[0]
    SLICE_X32Y87         FDRE                                         r  sccb_if_inst/rdata_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.821     2.163    sccb_if_inst/clk
    SLICE_X32Y87         FDRE                                         r  sccb_if_inst/rdata_reg_reg[1]/C
                         clock pessimism             -0.490     1.673    
    SLICE_X32Y87         FDRE (Hold_fdre_C_D)         0.059     1.732    sccb_if_inst/rdata_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.732    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 sccb_if_inst/clk_div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sccb_if_inst/clk_div_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.389%)  route 0.133ns (41.611%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.554     1.640    sccb_if_inst/clk
    SLICE_X35Y85         FDRE                                         r  sccb_if_inst/clk_div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y85         FDRE (Prop_fdre_C_Q)         0.141     1.781 r  sccb_if_inst/clk_div_cnt_reg[0]/Q
                         net (fo=8, routed)           0.133     1.914    sccb_if_inst/clk_div_cnt[0]
    SLICE_X34Y85         LUT3 (Prop_lut3_I2_O)        0.045     1.959 r  sccb_if_inst/clk_div_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.959    sccb_if_inst/clk_div_cnt_0[2]
    SLICE_X34Y85         FDRE                                         r  sccb_if_inst/clk_div_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.820     2.162    sccb_if_inst/clk
    SLICE_X34Y85         FDRE                                         r  sccb_if_inst/clk_div_cnt_reg[2]/C
                         clock pessimism             -0.509     1.653    
    SLICE_X34Y85         FDRE (Hold_fdre_C_D)         0.120     1.773    sccb_if_inst/clk_div_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 sccb_if_inst/clk_div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sccb_if_inst/clk_div_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.665%)  route 0.137ns (42.335%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.554     1.640    sccb_if_inst/clk
    SLICE_X35Y85         FDRE                                         r  sccb_if_inst/clk_div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y85         FDRE (Prop_fdre_C_Q)         0.141     1.781 r  sccb_if_inst/clk_div_cnt_reg[0]/Q
                         net (fo=8, routed)           0.137     1.918    sccb_if_inst/clk_div_cnt[0]
    SLICE_X34Y85         LUT4 (Prop_lut4_I3_O)        0.045     1.963 r  sccb_if_inst/clk_div_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.963    sccb_if_inst/clk_div_cnt[3]_i_1_n_0
    SLICE_X34Y85         FDRE                                         r  sccb_if_inst/clk_div_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.820     2.162    sccb_if_inst/clk
    SLICE_X34Y85         FDRE                                         r  sccb_if_inst/clk_div_cnt_reg[3]/C
                         clock pessimism             -0.509     1.653    
    SLICE_X34Y85         FDRE (Hold_fdre_C_D)         0.121     1.774    sccb_if_inst/clk_div_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 sccb_if_inst/rdata_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sccb_if_inst/rdata_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.904%)  route 0.124ns (43.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.165ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.555     1.641    sccb_if_inst/clk
    SLICE_X32Y87         FDRE                                         r  sccb_if_inst/rdata_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y87         FDRE (Prop_fdre_C_Q)         0.164     1.805 r  sccb_if_inst/rdata_reg_reg[1]/Q
                         net (fo=2, routed)           0.124     1.929    sccb_if_inst/Q[1]
    SLICE_X33Y88         FDRE                                         r  sccb_if_inst/rdata_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.823     2.165    sccb_if_inst/clk
    SLICE_X33Y88         FDRE                                         r  sccb_if_inst/rdata_reg_reg[2]/C
                         clock pessimism             -0.507     1.658    
    SLICE_X33Y88         FDRE (Hold_fdre_C_D)         0.070     1.728    sccb_if_inst/rdata_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 sccb_if_inst/rdata_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sccb_if_inst/rdata_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.168%)  route 0.186ns (56.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.165ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.555     1.641    sccb_if_inst/clk
    SLICE_X35Y87         FDRE                                         r  sccb_if_inst/rdata_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y87         FDRE (Prop_fdre_C_Q)         0.141     1.782 r  sccb_if_inst/rdata_reg_reg[3]/Q
                         net (fo=2, routed)           0.186     1.968    sccb_if_inst/Q[3]
    SLICE_X33Y88         FDRE                                         r  sccb_if_inst/rdata_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.823     2.165    sccb_if_inst/clk
    SLICE_X33Y88         FDRE                                         r  sccb_if_inst/rdata_reg_reg[4]/C
                         clock pessimism             -0.490     1.675    
    SLICE_X33Y88         FDRE (Hold_fdre_C_D)         0.066     1.741    sccb_if_inst/rdata_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 sccb_if_inst/clk_div_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sccb_if_inst/clk_div_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.209ns (56.089%)  route 0.164ns (43.911%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.554     1.640    sccb_if_inst/clk
    SLICE_X34Y86         FDRE                                         r  sccb_if_inst/clk_div_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y86         FDRE (Prop_fdre_C_Q)         0.164     1.804 r  sccb_if_inst/clk_div_cnt_reg[5]/Q
                         net (fo=8, routed)           0.164     1.968    sccb_if_inst/clk_div_cnt[5]
    SLICE_X34Y85         LUT6 (Prop_lut6_I3_O)        0.045     2.013 r  sccb_if_inst/clk_div_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     2.013    sccb_if_inst/clk_div_cnt_0[7]
    SLICE_X34Y85         FDRE                                         r  sccb_if_inst/clk_div_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.820     2.162    sccb_if_inst/clk
    SLICE_X34Y85         FDRE                                         r  sccb_if_inst/clk_div_cnt_reg[7]/C
                         clock pessimism             -0.507     1.655    
    SLICE_X34Y85         FDRE (Hold_fdre_C_D)         0.121     1.776    sccb_if_inst/clk_div_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 sccb_if_inst/sda_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sccb_if_inst/sda_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.933%)  route 0.187ns (50.067%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.164ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.554     1.640    sccb_if_inst/clk
    SLICE_X37Y88         FDRE                                         r  sccb_if_inst/sda_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDRE (Prop_fdre_C_Q)         0.141     1.781 r  sccb_if_inst/sda_cnt_reg[5]/Q
                         net (fo=5, routed)           0.187     1.968    sccb_if_inst/sda_cnt[5]
    SLICE_X36Y88         LUT5 (Prop_lut5_I2_O)        0.045     2.013 r  sccb_if_inst/sda_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     2.013    sccb_if_inst/sda_cnt[4]_i_1_n_0
    SLICE_X36Y88         FDRE                                         r  sccb_if_inst/sda_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.822     2.164    sccb_if_inst/clk
    SLICE_X36Y88         FDRE                                         r  sccb_if_inst/sda_cnt_reg[4]/C
                         clock pessimism             -0.511     1.653    
    SLICE_X36Y88         FDRE (Hold_fdre_C_D)         0.120     1.773    sccb_if_inst/sda_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 sccb_if_inst/rdata_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sccb_if_inst/rdata_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.632%)  route 0.175ns (55.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.556     1.642    sccb_if_inst/clk
    SLICE_X33Y88         FDRE                                         r  sccb_if_inst/rdata_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88         FDRE (Prop_fdre_C_Q)         0.141     1.783 r  sccb_if_inst/rdata_reg_reg[5]/Q
                         net (fo=2, routed)           0.175     1.958    sccb_if_inst/Q[5]
    SLICE_X32Y90         FDRE                                         r  sccb_if_inst/rdata_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.824     2.166    sccb_if_inst/clk
    SLICE_X32Y90         FDRE                                         r  sccb_if_inst/rdata_reg_reg[6]/C
                         clock pessimism             -0.507     1.659    
    SLICE_X32Y90         FDRE (Hold_fdre_C_D)         0.052     1.711    sccb_if_inst/rdata_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 sccb_if_inst/clk_div_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sccb_if_inst/clk_div_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.209ns (57.530%)  route 0.154ns (42.470%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.554     1.640    sccb_if_inst/clk
    SLICE_X34Y86         FDRE                                         r  sccb_if_inst/clk_div_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y86         FDRE (Prop_fdre_C_Q)         0.164     1.804 f  sccb_if_inst/clk_div_cnt_reg[4]/Q
                         net (fo=9, routed)           0.154     1.958    sccb_if_inst/clk_div_cnt[4]
    SLICE_X35Y85         LUT6 (Prop_lut6_I1_O)        0.045     2.003 r  sccb_if_inst/clk_div_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     2.003    sccb_if_inst/clk_div_cnt_0[0]
    SLICE_X35Y85         FDRE                                         r  sccb_if_inst/clk_div_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.820     2.162    sccb_if_inst/clk
    SLICE_X35Y85         FDRE                                         r  sccb_if_inst/clk_div_cnt_reg[0]/C
                         clock pessimism             -0.507     1.655    
    SLICE_X35Y85         FDRE (Hold_fdre_C_D)         0.091     1.746    sccb_if_inst/clk_div_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.746    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 sccb_if_inst/clk_div_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sccb_if_inst/clk_div_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.639%)  route 0.174ns (45.361%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.554     1.640    sccb_if_inst/clk
    SLICE_X34Y86         FDRE                                         r  sccb_if_inst/clk_div_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y86         FDRE (Prop_fdre_C_Q)         0.164     1.804 r  sccb_if_inst/clk_div_cnt_reg[6]/Q
                         net (fo=9, routed)           0.174     1.978    sccb_if_inst/clk_div_cnt[6]
    SLICE_X34Y86         LUT4 (Prop_lut4_I3_O)        0.045     2.023 r  sccb_if_inst/clk_div_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     2.023    sccb_if_inst/clk_div_cnt_0[6]
    SLICE_X34Y86         FDRE                                         r  sccb_if_inst/clk_div_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.820     2.162    sccb_if_inst/clk
    SLICE_X34Y86         FDRE                                         r  sccb_if_inst/clk_div_cnt_reg[6]/C
                         clock pessimism             -0.522     1.640    
    SLICE_X34Y86         FDRE (Hold_fdre_C_D)         0.121     1.761    sccb_if_inst/clk_div_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X35Y85    sccb_if_inst/clk_div_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X35Y85    sccb_if_inst/clk_div_cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X34Y85    sccb_if_inst/clk_div_cnt_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X34Y85    sccb_if_inst/clk_div_cnt_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X34Y86    sccb_if_inst/clk_div_cnt_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X34Y86    sccb_if_inst/clk_div_cnt_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X34Y86    sccb_if_inst/clk_div_cnt_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X34Y85    sccb_if_inst/clk_div_cnt_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X34Y84    sccb_if_inst/clk_div_cnt_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X33Y88    sccb_if_inst/rdata_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X33Y88    sccb_if_inst/rdata_reg_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X33Y88    sccb_if_inst/rdata_reg_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X32Y90    sccb_if_inst/rdata_reg_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X33Y88    sccb_if_inst/rdata_reg_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X34Y88    sccb_if_inst/req_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X34Y88    sccb_if_inst/req_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y88    sccb_if_inst/scl_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y88    sccb_if_inst/scl_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y89    sccb_if_inst/scl_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X35Y85    sccb_if_inst/clk_div_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X35Y85    sccb_if_inst/clk_div_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X34Y85    sccb_if_inst/clk_div_cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X34Y85    sccb_if_inst/clk_div_cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X34Y86    sccb_if_inst/clk_div_cnt_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X34Y86    sccb_if_inst/clk_div_cnt_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X34Y86    sccb_if_inst/clk_div_cnt_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X34Y85    sccb_if_inst/clk_div_cnt_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X34Y84    sccb_if_inst/clk_div_cnt_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X34Y84    sccb_if_inst/clk_div_cnt_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_fpga_0

Setup :            8  Failing Endpoints,  Worst Slack       -3.219ns,  Total Violation      -21.430ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.609ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.219ns  (required time - arrival time)
  Source:                 sccb_if_inst/scl_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@10.000ns - sys_clk_pin rise@8.000ns)
  Data Path Delay:        2.031ns  (logic 0.952ns (46.862%)  route 1.079ns (53.138%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -3.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    5.723ns = ( 13.723 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     9.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522    11.973    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    12.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.649    13.723    sccb_if_inst/clk
    SLICE_X39Y88         FDRE                                         r  sccb_if_inst/scl_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDRE (Prop_fdre_C_Q)         0.456    14.179 r  sccb_if_inst/scl_cnt_reg[0]/Q
                         net (fo=8, routed)           0.434    14.613    sccb_if_inst/scl_cnt[0]
    SLICE_X37Y89         LUT2 (Prop_lut2_I0_O)        0.124    14.737 f  sccb_if_inst/design_1_inst_i_2/O
                         net (fo=2, routed)           0.328    15.065    sccb_if_inst/design_1_inst_i_2_n_0
    SLICE_X35Y89         LUT6 (Prop_lut6_I3_O)        0.124    15.189 r  sccb_if_inst/design_1_inst_i_1/O
                         net (fo=3, routed)           0.164    15.352    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/sccb_busy
    SLICE_X35Y89         LUT6 (Prop_lut6_I3_O)        0.124    15.476 f  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata[0]_i_3/O
                         net (fo=1, routed)           0.154    15.630    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata[0]_i_3_n_0
    SLICE_X35Y89         LUT6 (Prop_lut6_I1_O)        0.124    15.754 r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000    15.754    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X35Y89         FDRE                                         r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=649, routed)         1.478    12.657    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y89         FDRE                                         r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.000    12.657    
                         clock uncertainty           -0.154    12.503    
    SLICE_X35Y89         FDRE (Setup_fdre_C_D)        0.032    12.535    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         12.535    
                         arrival time                         -15.754    
  -------------------------------------------------------------------
                         slack                                 -3.219    

Slack (VIOLATED) :        -2.801ns  (required time - arrival time)
  Source:                 sccb_if_inst/rdata_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@10.000ns - sys_clk_pin rise@8.000ns)
  Data Path Delay:        1.658ns  (logic 0.766ns (46.186%)  route 0.892ns (53.814%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -3.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    5.722ns = ( 13.722 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     9.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522    11.973    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    12.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.648    13.722    sccb_if_inst/clk
    SLICE_X32Y87         FDRE                                         r  sccb_if_inst/rdata_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y87         FDRE (Prop_fdre_C_Q)         0.518    14.240 r  sccb_if_inst/rdata_reg_reg[1]/Q
                         net (fo=2, routed)           0.441    14.680    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/sccb_rdata[1]
    SLICE_X32Y89         LUT5 (Prop_lut5_I4_O)        0.124    14.804 f  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata[1]_i_3/O
                         net (fo=1, routed)           0.452    15.256    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata[1]_i_3_n_0
    SLICE_X32Y89         LUT6 (Prop_lut6_I1_O)        0.124    15.380 r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000    15.380    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/reg_data_out[1]
    SLICE_X32Y89         FDRE                                         r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=649, routed)         1.477    12.656    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y89         FDRE                                         r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
                         clock pessimism              0.000    12.656    
                         clock uncertainty           -0.154    12.502    
    SLICE_X32Y89         FDRE (Setup_fdre_C_D)        0.077    12.579    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         12.579    
                         arrival time                         -15.380    
  -------------------------------------------------------------------
                         slack                                 -2.801    

Slack (VIOLATED) :        -2.731ns  (required time - arrival time)
  Source:                 sccb_if_inst/rdata_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@10.000ns - sys_clk_pin rise@8.000ns)
  Data Path Delay:        1.588ns  (logic 0.766ns (48.237%)  route 0.822ns (51.763%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -3.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    5.724ns = ( 13.724 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     9.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522    11.973    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    12.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.650    13.724    sccb_if_inst/clk
    SLICE_X32Y90         FDRE                                         r  sccb_if_inst/rdata_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y90         FDRE (Prop_fdre_C_Q)         0.518    14.242 r  sccb_if_inst/rdata_reg_reg[6]/Q
                         net (fo=2, routed)           0.305    14.547    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/sccb_rdata[6]
    SLICE_X33Y89         LUT5 (Prop_lut5_I4_O)        0.124    14.671 f  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata[6]_i_3/O
                         net (fo=1, routed)           0.517    15.188    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata[6]_i_3_n_0
    SLICE_X32Y89         LUT6 (Prop_lut6_I1_O)        0.124    15.312 r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000    15.312    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/reg_data_out[6]
    SLICE_X32Y89         FDRE                                         r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=649, routed)         1.477    12.656    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y89         FDRE                                         r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                         clock pessimism              0.000    12.656    
                         clock uncertainty           -0.154    12.502    
    SLICE_X32Y89         FDRE (Setup_fdre_C_D)        0.079    12.581    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         12.581    
                         arrival time                         -15.312    
  -------------------------------------------------------------------
                         slack                                 -2.731    

Slack (VIOLATED) :        -2.690ns  (required time - arrival time)
  Source:                 sccb_if_inst/rdata_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@10.000ns - sys_clk_pin rise@8.000ns)
  Data Path Delay:        1.548ns  (logic 0.704ns (45.469%)  route 0.844ns (54.531%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -3.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    5.722ns = ( 13.722 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     9.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522    11.973    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    12.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.648    13.722    sccb_if_inst/clk
    SLICE_X35Y87         FDRE                                         r  sccb_if_inst/rdata_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y87         FDRE (Prop_fdre_C_Q)         0.456    14.178 r  sccb_if_inst/rdata_reg_reg[3]/Q
                         net (fo=2, routed)           0.327    14.505    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/sccb_rdata[3]
    SLICE_X33Y88         LUT5 (Prop_lut5_I4_O)        0.124    14.629 f  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata[3]_i_3/O
                         net (fo=1, routed)           0.517    15.146    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata[3]_i_3_n_0
    SLICE_X32Y88         LUT6 (Prop_lut6_I1_O)        0.124    15.270 r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000    15.270    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/reg_data_out[3]
    SLICE_X32Y88         FDRE                                         r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=649, routed)         1.476    12.655    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y88         FDRE                                         r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism              0.000    12.655    
                         clock uncertainty           -0.154    12.501    
    SLICE_X32Y88         FDRE (Setup_fdre_C_D)        0.079    12.580    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         12.580    
                         arrival time                         -15.270    
  -------------------------------------------------------------------
                         slack                                 -2.690    

Slack (VIOLATED) :        -2.628ns  (required time - arrival time)
  Source:                 sccb_if_inst/rdata_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@10.000ns - sys_clk_pin rise@8.000ns)
  Data Path Delay:        1.438ns  (logic 0.704ns (48.960%)  route 0.734ns (51.040%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -3.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    5.723ns = ( 13.723 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     9.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522    11.973    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    12.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.649    13.723    sccb_if_inst/clk
    SLICE_X33Y88         FDRE                                         r  sccb_if_inst/rdata_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88         FDRE (Prop_fdre_C_Q)         0.456    14.179 r  sccb_if_inst/rdata_reg_reg[5]/Q
                         net (fo=2, routed)           0.302    14.481    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/sccb_rdata[5]
    SLICE_X33Y89         LUT5 (Prop_lut5_I4_O)        0.124    14.605 f  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata[5]_i_3/O
                         net (fo=1, routed)           0.432    15.037    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata[5]_i_3_n_0
    SLICE_X33Y90         LUT6 (Prop_lut6_I1_O)        0.124    15.161 r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000    15.161    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/reg_data_out[5]
    SLICE_X33Y90         FDRE                                         r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=649, routed)         1.477    12.656    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y90         FDRE                                         r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism              0.000    12.656    
                         clock uncertainty           -0.154    12.502    
    SLICE_X33Y90         FDRE (Setup_fdre_C_D)        0.031    12.533    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         12.533    
                         arrival time                         -15.161    
  -------------------------------------------------------------------
                         slack                                 -2.628    

Slack (VIOLATED) :        -2.511ns  (required time - arrival time)
  Source:                 sccb_if_inst/rdata_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@10.000ns - sys_clk_pin rise@8.000ns)
  Data Path Delay:        1.317ns  (logic 0.704ns (53.472%)  route 0.613ns (46.528%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -3.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    5.723ns = ( 13.723 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     9.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522    11.973    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    12.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.649    13.723    sccb_if_inst/clk
    SLICE_X33Y88         FDRE                                         r  sccb_if_inst/rdata_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88         FDRE (Prop_fdre_C_Q)         0.456    14.179 r  sccb_if_inst/rdata_reg_reg[2]/Q
                         net (fo=2, routed)           0.317    14.496    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/sccb_rdata[2]
    SLICE_X32Y87         LUT5 (Prop_lut5_I4_O)        0.124    14.620 f  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata[2]_i_3/O
                         net (fo=1, routed)           0.295    14.915    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata[2]_i_3_n_0
    SLICE_X33Y87         LUT6 (Prop_lut6_I1_O)        0.124    15.039 r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000    15.039    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/reg_data_out[2]
    SLICE_X33Y87         FDRE                                         r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=649, routed)         1.475    12.654    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y87         FDRE                                         r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism              0.000    12.654    
                         clock uncertainty           -0.154    12.500    
    SLICE_X33Y87         FDRE (Setup_fdre_C_D)        0.029    12.529    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         12.529    
                         arrival time                         -15.039    
  -------------------------------------------------------------------
                         slack                                 -2.511    

Slack (VIOLATED) :        -2.497ns  (required time - arrival time)
  Source:                 sccb_if_inst/rdata_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@10.000ns - sys_clk_pin rise@8.000ns)
  Data Path Delay:        1.307ns  (logic 0.704ns (53.853%)  route 0.603ns (46.147%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -3.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    5.723ns = ( 13.723 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     9.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522    11.973    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    12.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.649    13.723    sccb_if_inst/clk
    SLICE_X33Y88         FDRE                                         r  sccb_if_inst/rdata_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88         FDRE (Prop_fdre_C_Q)         0.456    14.179 r  sccb_if_inst/rdata_reg_reg[7]/Q
                         net (fo=1, routed)           0.312    14.491    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/sccb_rdata[7]
    SLICE_X32Y89         LUT5 (Prop_lut5_I2_O)        0.124    14.615 f  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata[7]_i_3/O
                         net (fo=1, routed)           0.291    14.906    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata[7]_i_3_n_0
    SLICE_X33Y89         LUT6 (Prop_lut6_I1_O)        0.124    15.030 r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.000    15.030    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/reg_data_out[7]
    SLICE_X33Y89         FDRE                                         r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=649, routed)         1.477    12.656    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y89         FDRE                                         r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                         clock pessimism              0.000    12.656    
                         clock uncertainty           -0.154    12.502    
    SLICE_X33Y89         FDRE (Setup_fdre_C_D)        0.031    12.533    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         12.533    
                         arrival time                         -15.030    
  -------------------------------------------------------------------
                         slack                                 -2.497    

Slack (VIOLATED) :        -2.352ns  (required time - arrival time)
  Source:                 sccb_if_inst/rdata_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@10.000ns - sys_clk_pin rise@8.000ns)
  Data Path Delay:        1.160ns  (logic 0.704ns (60.698%)  route 0.456ns (39.302%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -3.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    5.723ns = ( 13.723 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     9.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522    11.973    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    12.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.649    13.723    sccb_if_inst/clk
    SLICE_X33Y88         FDRE                                         r  sccb_if_inst/rdata_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88         FDRE (Prop_fdre_C_Q)         0.456    14.179 r  sccb_if_inst/rdata_reg_reg[4]/Q
                         net (fo=2, routed)           0.302    14.480    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/sccb_rdata[4]
    SLICE_X33Y90         LUT5 (Prop_lut5_I4_O)        0.124    14.604 f  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata[4]_i_3/O
                         net (fo=1, routed)           0.154    14.758    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata[4]_i_3_n_0
    SLICE_X33Y90         LUT6 (Prop_lut6_I1_O)        0.124    14.882 r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000    14.882    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/reg_data_out[4]
    SLICE_X33Y90         FDRE                                         r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=649, routed)         1.477    12.656    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y90         FDRE                                         r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C
                         clock pessimism              0.000    12.656    
                         clock uncertainty           -0.154    12.502    
    SLICE_X33Y90         FDRE (Setup_fdre_C_D)        0.029    12.531    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         12.531    
                         arrival time                         -14.882    
  -------------------------------------------------------------------
                         slack                                 -2.352    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 sccb_if_inst/rdata_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.231ns (57.486%)  route 0.171ns (42.514%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.452ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.556     1.642    sccb_if_inst/clk
    SLICE_X33Y88         FDRE                                         r  sccb_if_inst/rdata_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88         FDRE (Prop_fdre_C_Q)         0.141     1.783 r  sccb_if_inst/rdata_reg_reg[4]/Q
                         net (fo=2, routed)           0.120     1.903    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/sccb_rdata[4]
    SLICE_X33Y90         LUT5 (Prop_lut5_I4_O)        0.045     1.948 f  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata[4]_i_3/O
                         net (fo=1, routed)           0.051     1.999    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata[4]_i_3_n_0
    SLICE_X33Y90         LUT6 (Prop_lut6_I1_O)        0.045     2.044 r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000     2.044    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/reg_data_out[4]
    SLICE_X33Y90         FDRE                                         r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=649, routed)         0.824     1.190    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y90         FDRE                                         r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C
                         clock pessimism              0.000     1.190    
                         clock uncertainty            0.154     1.344    
    SLICE_X33Y90         FDRE (Hold_fdre_C_D)         0.091     1.435    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.649ns  (arrival time - required time)
  Source:                 sccb_if_inst/rdata_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.231ns (52.232%)  route 0.211ns (47.768%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.453ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.556     1.642    sccb_if_inst/clk
    SLICE_X33Y88         FDRE                                         r  sccb_if_inst/rdata_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88         FDRE (Prop_fdre_C_Q)         0.141     1.783 r  sccb_if_inst/rdata_reg_reg[7]/Q
                         net (fo=1, routed)           0.106     1.889    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/sccb_rdata[7]
    SLICE_X32Y89         LUT5 (Prop_lut5_I2_O)        0.045     1.934 f  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata[7]_i_3/O
                         net (fo=1, routed)           0.105     2.039    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata[7]_i_3_n_0
    SLICE_X33Y89         LUT6 (Prop_lut6_I1_O)        0.045     2.084 r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.000     2.084    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/reg_data_out[7]
    SLICE_X33Y89         FDRE                                         r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=649, routed)         0.823     1.189    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y89         FDRE                                         r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                         clock pessimism              0.000     1.189    
                         clock uncertainty            0.154     1.343    
    SLICE_X33Y89         FDRE (Hold_fdre_C_D)         0.092     1.435    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.669ns  (arrival time - required time)
  Source:                 sccb_if_inst/rdata_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.231ns (50.373%)  route 0.228ns (49.627%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.455ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.556     1.642    sccb_if_inst/clk
    SLICE_X33Y88         FDRE                                         r  sccb_if_inst/rdata_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88         FDRE (Prop_fdre_C_Q)         0.141     1.783 r  sccb_if_inst/rdata_reg_reg[2]/Q
                         net (fo=2, routed)           0.122     1.905    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/sccb_rdata[2]
    SLICE_X32Y87         LUT5 (Prop_lut5_I4_O)        0.045     1.950 f  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata[2]_i_3/O
                         net (fo=1, routed)           0.105     2.056    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata[2]_i_3_n_0
    SLICE_X33Y87         LUT6 (Prop_lut6_I1_O)        0.045     2.101 r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000     2.101    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/reg_data_out[2]
    SLICE_X33Y87         FDRE                                         r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=649, routed)         0.821     1.187    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y87         FDRE                                         r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism              0.000     1.187    
                         clock uncertainty            0.154     1.341    
    SLICE_X33Y87         FDRE (Hold_fdre_C_D)         0.091     1.432    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.432    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 sccb_if_inst/rdata_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.231ns (44.915%)  route 0.283ns (55.085%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.452ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.555     1.641    sccb_if_inst/clk
    SLICE_X35Y87         FDRE                                         r  sccb_if_inst/rdata_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y87         FDRE (Prop_fdre_C_Q)         0.141     1.782 r  sccb_if_inst/rdata_reg_reg[3]/Q
                         net (fo=2, routed)           0.121     1.904    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/sccb_rdata[3]
    SLICE_X33Y88         LUT5 (Prop_lut5_I4_O)        0.045     1.949 f  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata[3]_i_3/O
                         net (fo=1, routed)           0.162     2.110    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata[3]_i_3_n_0
    SLICE_X32Y88         LUT6 (Prop_lut6_I1_O)        0.045     2.155 r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     2.155    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/reg_data_out[3]
    SLICE_X32Y88         FDRE                                         r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=649, routed)         0.823     1.189    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y88         FDRE                                         r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism              0.000     1.189    
                         clock uncertainty            0.154     1.343    
    SLICE_X32Y88         FDRE (Hold_fdre_C_D)         0.121     1.464    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.711ns  (arrival time - required time)
  Source:                 sccb_if_inst/rdata_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.231ns (45.752%)  route 0.274ns (54.248%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.452ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.556     1.642    sccb_if_inst/clk
    SLICE_X33Y88         FDRE                                         r  sccb_if_inst/rdata_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88         FDRE (Prop_fdre_C_Q)         0.141     1.783 r  sccb_if_inst/rdata_reg_reg[5]/Q
                         net (fo=2, routed)           0.116     1.899    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/sccb_rdata[5]
    SLICE_X33Y89         LUT5 (Prop_lut5_I4_O)        0.045     1.944 f  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata[5]_i_3/O
                         net (fo=1, routed)           0.158     2.102    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata[5]_i_3_n_0
    SLICE_X33Y90         LUT6 (Prop_lut6_I1_O)        0.045     2.147 r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000     2.147    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/reg_data_out[5]
    SLICE_X33Y90         FDRE                                         r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=649, routed)         0.824     1.190    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y90         FDRE                                         r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism              0.000     1.190    
                         clock uncertainty            0.154     1.344    
    SLICE_X33Y90         FDRE (Hold_fdre_C_D)         0.092     1.436    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           2.147    
  -------------------------------------------------------------------
                         slack                                  0.711    

Slack (MET) :             0.711ns  (arrival time - required time)
  Source:                 sccb_if_inst/rdata_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.254ns (47.745%)  route 0.278ns (52.255%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.557     1.643    sccb_if_inst/clk
    SLICE_X32Y90         FDRE                                         r  sccb_if_inst/rdata_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y90         FDRE (Prop_fdre_C_Q)         0.164     1.807 r  sccb_if_inst/rdata_reg_reg[6]/Q
                         net (fo=2, routed)           0.116     1.923    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/sccb_rdata[6]
    SLICE_X33Y89         LUT5 (Prop_lut5_I4_O)        0.045     1.968 f  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata[6]_i_3/O
                         net (fo=1, routed)           0.162     2.130    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata[6]_i_3_n_0
    SLICE_X32Y89         LUT6 (Prop_lut6_I1_O)        0.045     2.175 r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000     2.175    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/reg_data_out[6]
    SLICE_X32Y89         FDRE                                         r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=649, routed)         0.823     1.189    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y89         FDRE                                         r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                         clock pessimism              0.000     1.189    
                         clock uncertainty            0.154     1.343    
    SLICE_X32Y89         FDRE (Hold_fdre_C_D)         0.121     1.464    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                  0.711    

Slack (MET) :             0.736ns  (arrival time - required time)
  Source:                 sccb_if_inst/rdata_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.254ns (45.561%)  route 0.303ns (54.439%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.452ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.555     1.641    sccb_if_inst/clk
    SLICE_X32Y87         FDRE                                         r  sccb_if_inst/rdata_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y87         FDRE (Prop_fdre_C_Q)         0.164     1.805 r  sccb_if_inst/rdata_reg_reg[1]/Q
                         net (fo=2, routed)           0.164     1.969    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/sccb_rdata[1]
    SLICE_X32Y89         LUT5 (Prop_lut5_I4_O)        0.045     2.014 f  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata[1]_i_3/O
                         net (fo=1, routed)           0.140     2.154    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata[1]_i_3_n_0
    SLICE_X32Y89         LUT6 (Prop_lut6_I1_O)        0.045     2.199 r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000     2.199    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/reg_data_out[1]
    SLICE_X32Y89         FDRE                                         r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=649, routed)         0.823     1.189    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y89         FDRE                                         r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
                         clock pessimism              0.000     1.189    
                         clock uncertainty            0.154     1.343    
    SLICE_X32Y89         FDRE (Hold_fdre_C_D)         0.120     1.463    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.736    

Slack (MET) :             0.756ns  (arrival time - required time)
  Source:                 sccb_if_inst/scl_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.276ns (50.390%)  route 0.272ns (49.610%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.557     1.643    sccb_if_inst/clk
    SLICE_X35Y90         FDRE                                         r  sccb_if_inst/scl_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90         FDRE (Prop_fdre_C_Q)         0.141     1.784 r  sccb_if_inst/scl_cnt_reg[2]/Q
                         net (fo=8, routed)           0.157     1.941    sccb_if_inst/scl_cnt[2]
    SLICE_X35Y89         LUT6 (Prop_lut6_I5_O)        0.045     1.986 r  sccb_if_inst/design_1_inst_i_1/O
                         net (fo=3, routed)           0.063     2.049    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/sccb_busy
    SLICE_X35Y89         LUT6 (Prop_lut6_I3_O)        0.045     2.094 f  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata[0]_i_3/O
                         net (fo=1, routed)           0.052     2.146    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata[0]_i_3_n_0
    SLICE_X35Y89         LUT6 (Prop_lut6_I1_O)        0.045     2.191 r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     2.191    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X35Y89         FDRE                                         r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=649, routed)         0.823     1.189    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y89         FDRE                                         r  design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.000     1.189    
                         clock uncertainty            0.154     1.343    
    SLICE_X35Y89         FDRE (Hold_fdre_C_D)         0.092     1.435    design_1_inst/myip_0/inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           2.191    
  -------------------------------------------------------------------
                         slack                                  0.756    





