verilog xil_defaultlib  \
"../../../bd/P_COUNTER/ip/P_COUNTER_util_vector_logic_0_0/sim/P_COUNTER_util_vector_logic_0_0.v" \
"../../../bd/P_COUNTER/ip/P_COUNTER_util_vector_logic_1_0/sim/P_COUNTER_util_vector_logic_1_0.v" \
"../../../bd/P_COUNTER/ip/P_COUNTER_util_vector_logic_2_0/sim/P_COUNTER_util_vector_logic_2_0.v" \
"../../../bd/P_COUNTER/ip/P_COUNTER_util_vector_logic_3_0/sim/P_COUNTER_util_vector_logic_3_0.v" \
"../../../bd/P_COUNTER/ip/P_COUNTER_util_vector_logic_4_0/sim/P_COUNTER_util_vector_logic_4_0.v" \
"../../../bd/P_COUNTER/ip/P_COUNTER_util_vector_logic_4_1/sim/P_COUNTER_util_vector_logic_4_1.v" \
"../../../bd/P_COUNTER/ip/P_COUNTER_ex_trig_or_1_0/sim/P_COUNTER_ex_trig_or_1_0.v" \
"../../../bd/P_COUNTER/ip/P_COUNTER_ex_trig_or_2_0/sim/P_COUNTER_ex_trig_or_2_0.v" \
"../../../bd/P_COUNTER/ip/P_COUNTER_util_vector_logic_4_2/sim/P_COUNTER_util_vector_logic_4_2.v" \
"../../../bd/P_COUNTER/ip/P_COUNTER_ex_stop_or_0_0/sim/P_COUNTER_ex_stop_or_0_0.v" \
"../../../bd/P_COUNTER/ip/P_COUNTER_ex_stop_or_1_0/sim/P_COUNTER_ex_stop_or_1_0.v" \
"../../../bd/P_COUNTER/ip/P_COUNTER_ex_stop_or_2_0/sim/P_COUNTER_ex_stop_or_2_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
