|sistem
clock => clock~0.IN11
reset => reset~0.IN1
start => start~0.IN1
data1[0] => data1[0]~31.IN2
data1[1] => data1[1]~30.IN2
data1[2] => data1[2]~29.IN2
data1[3] => data1[3]~28.IN2
data1[4] => data1[4]~27.IN2
data1[5] => data1[5]~26.IN2
data1[6] => data1[6]~25.IN2
data1[7] => data1[7]~24.IN2
data1[8] => data1[8]~23.IN2
data1[9] => data1[9]~22.IN2
data1[10] => data1[10]~21.IN2
data1[11] => data1[11]~20.IN2
data1[12] => data1[12]~19.IN2
data1[13] => data1[13]~18.IN2
data1[14] => data1[14]~17.IN2
data1[15] => data1[15]~16.IN2
data1[16] => data1[16]~15.IN2
data1[17] => data1[17]~14.IN2
data1[18] => data1[18]~13.IN2
data1[19] => data1[19]~12.IN2
data1[20] => data1[20]~11.IN2
data1[21] => data1[21]~10.IN2
data1[22] => data1[22]~9.IN2
data1[23] => data1[23]~8.IN2
data1[24] => data1[24]~7.IN2
data1[25] => data1[25]~6.IN2
data1[26] => data1[26]~5.IN2
data1[27] => data1[27]~4.IN2
data1[28] => data1[28]~3.IN2
data1[29] => data1[29]~2.IN2
data1[30] => data1[30]~1.IN2
data1[31] => data1[31]~0.IN2
usedw1a[0] <= usedw1a[0]~6.DB_MAX_OUTPUT_PORT_TYPE
usedw1a[1] <= usedw1a[1]~5.DB_MAX_OUTPUT_PORT_TYPE
usedw1a[2] <= usedw1a[2]~4.DB_MAX_OUTPUT_PORT_TYPE
usedw1a[3] <= usedw1a[3]~3.DB_MAX_OUTPUT_PORT_TYPE
usedw1a[4] <= usedw1a[4]~2.DB_MAX_OUTPUT_PORT_TYPE
usedw1a[5] <= usedw1a[5]~1.DB_MAX_OUTPUT_PORT_TYPE
usedw1a[6] <= usedw1a[6]~0.DB_MAX_OUTPUT_PORT_TYPE
usedw1b[0] <= usedw1b[0]~6.DB_MAX_OUTPUT_PORT_TYPE
usedw1b[1] <= usedw1b[1]~5.DB_MAX_OUTPUT_PORT_TYPE
usedw1b[2] <= usedw1b[2]~4.DB_MAX_OUTPUT_PORT_TYPE
usedw1b[3] <= usedw1b[3]~3.DB_MAX_OUTPUT_PORT_TYPE
usedw1b[4] <= usedw1b[4]~2.DB_MAX_OUTPUT_PORT_TYPE
usedw1b[5] <= usedw1b[5]~1.DB_MAX_OUTPUT_PORT_TYPE
usedw1b[6] <= usedw1b[6]~0.DB_MAX_OUTPUT_PORT_TYPE
usedw3Re[0] <= usedw3Re[0]~6.DB_MAX_OUTPUT_PORT_TYPE
usedw3Re[1] <= usedw3Re[1]~5.DB_MAX_OUTPUT_PORT_TYPE
usedw3Re[2] <= usedw3Re[2]~4.DB_MAX_OUTPUT_PORT_TYPE
usedw3Re[3] <= usedw3Re[3]~3.DB_MAX_OUTPUT_PORT_TYPE
usedw3Re[4] <= usedw3Re[4]~2.DB_MAX_OUTPUT_PORT_TYPE
usedw3Re[5] <= usedw3Re[5]~1.DB_MAX_OUTPUT_PORT_TYPE
usedw3Re[6] <= usedw3Re[6]~0.DB_MAX_OUTPUT_PORT_TYPE
rdreq1a <= rdreq1a~0.DB_MAX_OUTPUT_PORT_TYPE
rdreq1b <= rdreq1b~0.DB_MAX_OUTPUT_PORT_TYPE
wrreq1b <= wrreq1b~0.DB_MAX_OUTPUT_PORT_TYPE
selmuxFIFO <= selmuxFIFO~0.DB_MAX_OUTPUT_PORT_TYPE
selmuxFFT <= selmuxFFT~0.DB_MAX_OUTPUT_PORT_TYPE
usedw2Re[0] <= usedw2Re[0]~6.DB_MAX_OUTPUT_PORT_TYPE
usedw2Re[1] <= usedw2Re[1]~5.DB_MAX_OUTPUT_PORT_TYPE
usedw2Re[2] <= usedw2Re[2]~4.DB_MAX_OUTPUT_PORT_TYPE
usedw2Re[3] <= usedw2Re[3]~3.DB_MAX_OUTPUT_PORT_TYPE
usedw2Re[4] <= usedw2Re[4]~2.DB_MAX_OUTPUT_PORT_TYPE
usedw2Re[5] <= usedw2Re[5]~1.DB_MAX_OUTPUT_PORT_TYPE
usedw2Re[6] <= usedw2Re[6]~0.DB_MAX_OUTPUT_PORT_TYPE
usedw4a[0] <= fifo4a:ff4a.usedw
usedw4a[1] <= fifo4a:ff4a.usedw
usedw4a[2] <= fifo4a:ff4a.usedw
usedw4a[3] <= fifo4a:ff4a.usedw
usedw4a[4] <= fifo4a:ff4a.usedw
usedw4a[5] <= fifo4a:ff4a.usedw
usedw4b[0] <= fifo4b:ff4b.usedw
usedw4b[1] <= fifo4b:ff4b.usedw
usedw4b[2] <= fifo4b:ff4b.usedw
usedw4b[3] <= fifo4b:ff4b.usedw
usedw4b[4] <= fifo4b:ff4b.usedw
usedw4b[5] <= fifo4b:ff4b.usedw
wrreq2 <= wrreq2~0.DB_MAX_OUTPUT_PORT_TYPE
fft_enable <= cunit:cu.fft_enable
niosread2 <= niosread2~0.DB_MAX_OUTPUT_PORT_TYPE
niosread5 <= niosread5~0.DB_MAX_OUTPUT_PORT_TYPE
nioswrite => nioswrite~0.IN3
usedw5[0] <= fifo5:ff5.usedw
usedw5[1] <= fifo5:ff5.usedw
usedw5[2] <= fifo5:ff5.usedw
usedw5[3] <= fifo5:ff5.usedw
usedw5[4] <= fifo5:ff5.usedw
usedw5[5] <= fifo5:ff5.usedw
rdreq4 <= rdreq4~0.DB_MAX_OUTPUT_PORT_TYPE
wrreq4b <= wrreq4b~0.DB_MAX_OUTPUT_PORT_TYPE
empty1a <= empty1a~0.DB_MAX_OUTPUT_PORT_TYPE
empty1b <= empty1b~0.DB_MAX_OUTPUT_PORT_TYPE
empty3Re <= empty3Re~0.DB_MAX_OUTPUT_PORT_TYPE
rdreq3 <= rdreq3~0.DB_MAX_OUTPUT_PORT_TYPE
wrreq4a <= wrreq4a~0.DB_MAX_OUTPUT_PORT_TYPE
empty2Re <= empty2Re~0.DB_MAX_OUTPUT_PORT_TYPE
empty5 <= empty5~0.DB_MAX_OUTPUT_PORT_TYPE
wrreq5 <= wrreq5~0.DB_MAX_OUTPUT_PORT_TYPE
full1a <= full1a~0.DB_MAX_OUTPUT_PORT_TYPE
full4a <= full4a~0.DB_MAX_OUTPUT_PORT_TYPE
full4b <= full4b~0.DB_MAX_OUTPUT_PORT_TYPE
full5 <= full5~0.DB_MAX_OUTPUT_PORT_TYPE
full3Re <= full3Re~0.DB_MAX_OUTPUT_PORT_TYPE
empty4a <= empty4a~0.DB_MAX_OUTPUT_PORT_TYPE
outFIFO2Im[0] <= fifo2Im:f2i.q
outFIFO2Im[1] <= fifo2Im:f2i.q
outFIFO2Im[2] <= fifo2Im:f2i.q
outFIFO2Im[3] <= fifo2Im:f2i.q
outFIFO2Im[4] <= fifo2Im:f2i.q
outFIFO2Im[5] <= fifo2Im:f2i.q
outFIFO2Im[6] <= fifo2Im:f2i.q
outFIFO2Im[7] <= fifo2Im:f2i.q
outFIFO2Im[8] <= fifo2Im:f2i.q
outFIFO2Im[9] <= fifo2Im:f2i.q
outFIFO2Im[10] <= fifo2Im:f2i.q
outFIFO2Im[11] <= fifo2Im:f2i.q
outFIFO2Im[12] <= fifo2Im:f2i.q
outFIFO2Im[13] <= fifo2Im:f2i.q
outFIFO2Im[14] <= fifo2Im:f2i.q
outFIFO2Im[15] <= fifo2Im:f2i.q
outFIFO2Re[0] <= fifo2Re:f2r.q
outFIFO2Re[1] <= fifo2Re:f2r.q
outFIFO2Re[2] <= fifo2Re:f2r.q
outFIFO2Re[3] <= fifo2Re:f2r.q
outFIFO2Re[4] <= fifo2Re:f2r.q
outFIFO2Re[5] <= fifo2Re:f2r.q
outFIFO2Re[6] <= fifo2Re:f2r.q
outFIFO2Re[7] <= fifo2Re:f2r.q
outFIFO2Re[8] <= fifo2Re:f2r.q
outFIFO2Re[9] <= fifo2Re:f2r.q
outFIFO2Re[10] <= fifo2Re:f2r.q
outFIFO2Re[11] <= fifo2Re:f2r.q
outFIFO2Re[12] <= fifo2Re:f2r.q
outFIFO2Re[13] <= fifo2Re:f2r.q
outFIFO2Re[14] <= fifo2Re:f2r.q
outFIFO2Re[15] <= fifo2Re:f2r.q
inFIFO3Re[0] => inFIFO3Re[0]~15.IN1
inFIFO3Re[1] => inFIFO3Re[1]~14.IN1
inFIFO3Re[2] => inFIFO3Re[2]~13.IN1
inFIFO3Re[3] => inFIFO3Re[3]~12.IN1
inFIFO3Re[4] => inFIFO3Re[4]~11.IN1
inFIFO3Re[5] => inFIFO3Re[5]~10.IN1
inFIFO3Re[6] => inFIFO3Re[6]~9.IN1
inFIFO3Re[7] => inFIFO3Re[7]~8.IN1
inFIFO3Re[8] => inFIFO3Re[8]~7.IN1
inFIFO3Re[9] => inFIFO3Re[9]~6.IN1
inFIFO3Re[10] => inFIFO3Re[10]~5.IN1
inFIFO3Re[11] => inFIFO3Re[11]~4.IN1
inFIFO3Re[12] => inFIFO3Re[12]~3.IN1
inFIFO3Re[13] => inFIFO3Re[13]~2.IN1
inFIFO3Re[14] => inFIFO3Re[14]~1.IN1
inFIFO3Re[15] => inFIFO3Re[15]~0.IN1
inFIFO3Im[0] => inFIFO3Im[0]~15.IN1
inFIFO3Im[1] => inFIFO3Im[1]~14.IN1
inFIFO3Im[2] => inFIFO3Im[2]~13.IN1
inFIFO3Im[3] => inFIFO3Im[3]~12.IN1
inFIFO3Im[4] => inFIFO3Im[4]~11.IN1
inFIFO3Im[5] => inFIFO3Im[5]~10.IN1
inFIFO3Im[6] => inFIFO3Im[6]~9.IN1
inFIFO3Im[7] => inFIFO3Im[7]~8.IN1
inFIFO3Im[8] => inFIFO3Im[8]~7.IN1
inFIFO3Im[9] => inFIFO3Im[9]~6.IN1
inFIFO3Im[10] => inFIFO3Im[10]~5.IN1
inFIFO3Im[11] => inFIFO3Im[11]~4.IN1
inFIFO3Im[12] => inFIFO3Im[12]~3.IN1
inFIFO3Im[13] => inFIFO3Im[13]~2.IN1
inFIFO3Im[14] => inFIFO3Im[14]~1.IN1
inFIFO3Im[15] => inFIFO3Im[15]~0.IN1
outFIFO5[0] <= fifo5:ff5.q
outFIFO5[1] <= fifo5:ff5.q
outFIFO5[2] <= fifo5:ff5.q
outFIFO5[3] <= fifo5:ff5.q
outFIFO5[4] <= fifo5:ff5.q
outFIFO5[5] <= fifo5:ff5.q
outFIFO5[6] <= fifo5:ff5.q
outFIFO5[7] <= fifo5:ff5.q
outFIFO5[8] <= fifo5:ff5.q
outFIFO5[9] <= fifo5:ff5.q
outFIFO5[10] <= fifo5:ff5.q
outFIFO5[11] <= fifo5:ff5.q
outFIFO5[12] <= fifo5:ff5.q
outFIFO5[13] <= fifo5:ff5.q
outFIFO5[14] <= fifo5:ff5.q
outFIFO5[15] <= fifo5:ff5.q
outFIFO5[16] <= fifo5:ff5.q
outFIFO5[17] <= fifo5:ff5.q
outFIFO5[18] <= fifo5:ff5.q
outFIFO5[19] <= fifo5:ff5.q
outFIFO5[20] <= fifo5:ff5.q
outFIFO5[21] <= fifo5:ff5.q
outFIFO5[22] <= fifo5:ff5.q
outFIFO5[23] <= fifo5:ff5.q
outFIFO5[24] <= fifo5:ff5.q
outFIFO5[25] <= fifo5:ff5.q
outFIFO5[26] <= fifo5:ff5.q
outFIFO5[27] <= fifo5:ff5.q
outFIFO5[28] <= fifo5:ff5.q
outFIFO5[29] <= fifo5:ff5.q
outFIFO5[30] <= fifo5:ff5.q
outFIFO5[31] <= fifo5:ff5.q
outFFT[0] <= outFFT[0]~31.DB_MAX_OUTPUT_PORT_TYPE
outFFT[1] <= outFFT[1]~30.DB_MAX_OUTPUT_PORT_TYPE
outFFT[2] <= outFFT[2]~29.DB_MAX_OUTPUT_PORT_TYPE
outFFT[3] <= outFFT[3]~28.DB_MAX_OUTPUT_PORT_TYPE
outFFT[4] <= outFFT[4]~27.DB_MAX_OUTPUT_PORT_TYPE
outFFT[5] <= outFFT[5]~26.DB_MAX_OUTPUT_PORT_TYPE
outFFT[6] <= outFFT[6]~25.DB_MAX_OUTPUT_PORT_TYPE
outFFT[7] <= outFFT[7]~24.DB_MAX_OUTPUT_PORT_TYPE
outFFT[8] <= outFFT[8]~23.DB_MAX_OUTPUT_PORT_TYPE
outFFT[9] <= outFFT[9]~22.DB_MAX_OUTPUT_PORT_TYPE
outFFT[10] <= outFFT[10]~21.DB_MAX_OUTPUT_PORT_TYPE
outFFT[11] <= outFFT[11]~20.DB_MAX_OUTPUT_PORT_TYPE
outFFT[12] <= outFFT[12]~19.DB_MAX_OUTPUT_PORT_TYPE
outFFT[13] <= outFFT[13]~18.DB_MAX_OUTPUT_PORT_TYPE
outFFT[14] <= outFFT[14]~17.DB_MAX_OUTPUT_PORT_TYPE
outFFT[15] <= outFFT[15]~16.DB_MAX_OUTPUT_PORT_TYPE
outFFT[16] <= outFFT[16]~15.DB_MAX_OUTPUT_PORT_TYPE
outFFT[17] <= outFFT[17]~14.DB_MAX_OUTPUT_PORT_TYPE
outFFT[18] <= outFFT[18]~13.DB_MAX_OUTPUT_PORT_TYPE
outFFT[19] <= outFFT[19]~12.DB_MAX_OUTPUT_PORT_TYPE
outFFT[20] <= outFFT[20]~11.DB_MAX_OUTPUT_PORT_TYPE
outFFT[21] <= outFFT[21]~10.DB_MAX_OUTPUT_PORT_TYPE
outFFT[22] <= outFFT[22]~9.DB_MAX_OUTPUT_PORT_TYPE
outFFT[23] <= outFFT[23]~8.DB_MAX_OUTPUT_PORT_TYPE
outFFT[24] <= outFFT[24]~7.DB_MAX_OUTPUT_PORT_TYPE
outFFT[25] <= outFFT[25]~6.DB_MAX_OUTPUT_PORT_TYPE
outFFT[26] <= outFFT[26]~5.DB_MAX_OUTPUT_PORT_TYPE
outFFT[27] <= outFFT[27]~4.DB_MAX_OUTPUT_PORT_TYPE
outFFT[28] <= outFFT[28]~3.DB_MAX_OUTPUT_PORT_TYPE
outFFT[29] <= outFFT[29]~2.DB_MAX_OUTPUT_PORT_TYPE
outFFT[30] <= outFFT[30]~1.DB_MAX_OUTPUT_PORT_TYPE
outFFT[31] <= outFFT[31]~0.DB_MAX_OUTPUT_PORT_TYPE
outmuxFIFO[0] <= outmuxFIFO[0]~31.DB_MAX_OUTPUT_PORT_TYPE
outmuxFIFO[1] <= outmuxFIFO[1]~30.DB_MAX_OUTPUT_PORT_TYPE
outmuxFIFO[2] <= outmuxFIFO[2]~29.DB_MAX_OUTPUT_PORT_TYPE
outmuxFIFO[3] <= outmuxFIFO[3]~28.DB_MAX_OUTPUT_PORT_TYPE
outmuxFIFO[4] <= outmuxFIFO[4]~27.DB_MAX_OUTPUT_PORT_TYPE
outmuxFIFO[5] <= outmuxFIFO[5]~26.DB_MAX_OUTPUT_PORT_TYPE
outmuxFIFO[6] <= outmuxFIFO[6]~25.DB_MAX_OUTPUT_PORT_TYPE
outmuxFIFO[7] <= outmuxFIFO[7]~24.DB_MAX_OUTPUT_PORT_TYPE
outmuxFIFO[8] <= outmuxFIFO[8]~23.DB_MAX_OUTPUT_PORT_TYPE
outmuxFIFO[9] <= outmuxFIFO[9]~22.DB_MAX_OUTPUT_PORT_TYPE
outmuxFIFO[10] <= outmuxFIFO[10]~21.DB_MAX_OUTPUT_PORT_TYPE
outmuxFIFO[11] <= outmuxFIFO[11]~20.DB_MAX_OUTPUT_PORT_TYPE
outmuxFIFO[12] <= outmuxFIFO[12]~19.DB_MAX_OUTPUT_PORT_TYPE
outmuxFIFO[13] <= outmuxFIFO[13]~18.DB_MAX_OUTPUT_PORT_TYPE
outmuxFIFO[14] <= outmuxFIFO[14]~17.DB_MAX_OUTPUT_PORT_TYPE
outmuxFIFO[15] <= outmuxFIFO[15]~16.DB_MAX_OUTPUT_PORT_TYPE
outmuxFIFO[16] <= outmuxFIFO[16]~15.DB_MAX_OUTPUT_PORT_TYPE
outmuxFIFO[17] <= outmuxFIFO[17]~14.DB_MAX_OUTPUT_PORT_TYPE
outmuxFIFO[18] <= outmuxFIFO[18]~13.DB_MAX_OUTPUT_PORT_TYPE
outmuxFIFO[19] <= outmuxFIFO[19]~12.DB_MAX_OUTPUT_PORT_TYPE
outmuxFIFO[20] <= outmuxFIFO[20]~11.DB_MAX_OUTPUT_PORT_TYPE
outmuxFIFO[21] <= outmuxFIFO[21]~10.DB_MAX_OUTPUT_PORT_TYPE
outmuxFIFO[22] <= outmuxFIFO[22]~9.DB_MAX_OUTPUT_PORT_TYPE
outmuxFIFO[23] <= outmuxFIFO[23]~8.DB_MAX_OUTPUT_PORT_TYPE
outmuxFIFO[24] <= outmuxFIFO[24]~7.DB_MAX_OUTPUT_PORT_TYPE
outmuxFIFO[25] <= outmuxFIFO[25]~6.DB_MAX_OUTPUT_PORT_TYPE
outmuxFIFO[26] <= outmuxFIFO[26]~5.DB_MAX_OUTPUT_PORT_TYPE
outmuxFIFO[27] <= outmuxFIFO[27]~4.DB_MAX_OUTPUT_PORT_TYPE
outmuxFIFO[28] <= outmuxFIFO[28]~3.DB_MAX_OUTPUT_PORT_TYPE
outmuxFIFO[29] <= outmuxFIFO[29]~2.DB_MAX_OUTPUT_PORT_TYPE
outmuxFIFO[30] <= outmuxFIFO[30]~1.DB_MAX_OUTPUT_PORT_TYPE
outmuxFIFO[31] <= outmuxFIFO[31]~0.DB_MAX_OUTPUT_PORT_TYPE
outmuxpreFFT[0] <= outFFT[0]~31.DB_MAX_OUTPUT_PORT_TYPE
outmuxpreFFT[1] <= outFFT[1]~30.DB_MAX_OUTPUT_PORT_TYPE
outmuxpreFFT[2] <= outFFT[2]~29.DB_MAX_OUTPUT_PORT_TYPE
outmuxpreFFT[3] <= outFFT[3]~28.DB_MAX_OUTPUT_PORT_TYPE
outmuxpreFFT[4] <= outFFT[4]~27.DB_MAX_OUTPUT_PORT_TYPE
outmuxpreFFT[5] <= outFFT[5]~26.DB_MAX_OUTPUT_PORT_TYPE
outmuxpreFFT[6] <= outFFT[6]~25.DB_MAX_OUTPUT_PORT_TYPE
outmuxpreFFT[7] <= outFFT[7]~24.DB_MAX_OUTPUT_PORT_TYPE
outmuxpreFFT[8] <= outFFT[8]~23.DB_MAX_OUTPUT_PORT_TYPE
outmuxpreFFT[9] <= outFFT[9]~22.DB_MAX_OUTPUT_PORT_TYPE
outmuxpreFFT[10] <= outFFT[10]~21.DB_MAX_OUTPUT_PORT_TYPE
outmuxpreFFT[11] <= outFFT[11]~20.DB_MAX_OUTPUT_PORT_TYPE
outmuxpreFFT[12] <= outFFT[12]~19.DB_MAX_OUTPUT_PORT_TYPE
outmuxpreFFT[13] <= outFFT[13]~18.DB_MAX_OUTPUT_PORT_TYPE
outmuxpreFFT[14] <= outFFT[14]~17.DB_MAX_OUTPUT_PORT_TYPE
outmuxpreFFT[15] <= outFFT[15]~16.DB_MAX_OUTPUT_PORT_TYPE
outmuxpreFFT[16] <= outFFT[16]~15.DB_MAX_OUTPUT_PORT_TYPE
outmuxpreFFT[17] <= outFFT[17]~14.DB_MAX_OUTPUT_PORT_TYPE
outmuxpreFFT[18] <= outFFT[18]~13.DB_MAX_OUTPUT_PORT_TYPE
outmuxpreFFT[19] <= outFFT[19]~12.DB_MAX_OUTPUT_PORT_TYPE
outmuxpreFFT[20] <= outFFT[20]~11.DB_MAX_OUTPUT_PORT_TYPE
outmuxpreFFT[21] <= outFFT[21]~10.DB_MAX_OUTPUT_PORT_TYPE
outmuxpreFFT[22] <= outFFT[22]~9.DB_MAX_OUTPUT_PORT_TYPE
outmuxpreFFT[23] <= outFFT[23]~8.DB_MAX_OUTPUT_PORT_TYPE
outmuxpreFFT[24] <= outFFT[24]~7.DB_MAX_OUTPUT_PORT_TYPE
outmuxpreFFT[25] <= outFFT[25]~6.DB_MAX_OUTPUT_PORT_TYPE
outmuxpreFFT[26] <= outFFT[26]~5.DB_MAX_OUTPUT_PORT_TYPE
outmuxpreFFT[27] <= outFFT[27]~4.DB_MAX_OUTPUT_PORT_TYPE
outmuxpreFFT[28] <= outFFT[28]~3.DB_MAX_OUTPUT_PORT_TYPE
outmuxpreFFT[29] <= outFFT[29]~2.DB_MAX_OUTPUT_PORT_TYPE
outmuxpreFFT[30] <= outFFT[30]~1.DB_MAX_OUTPUT_PORT_TYPE
outmuxpreFFT[31] <= outFFT[31]~0.DB_MAX_OUTPUT_PORT_TYPE
wrreq1a <= wrreq1a~0.DB_MAX_OUTPUT_PORT_TYPE
outFIFO1a[0] <= outFIFO1a[0]~31.DB_MAX_OUTPUT_PORT_TYPE
outFIFO1a[1] <= outFIFO1a[1]~30.DB_MAX_OUTPUT_PORT_TYPE
outFIFO1a[2] <= outFIFO1a[2]~29.DB_MAX_OUTPUT_PORT_TYPE
outFIFO1a[3] <= outFIFO1a[3]~28.DB_MAX_OUTPUT_PORT_TYPE
outFIFO1a[4] <= outFIFO1a[4]~27.DB_MAX_OUTPUT_PORT_TYPE
outFIFO1a[5] <= outFIFO1a[5]~26.DB_MAX_OUTPUT_PORT_TYPE
outFIFO1a[6] <= outFIFO1a[6]~25.DB_MAX_OUTPUT_PORT_TYPE
outFIFO1a[7] <= outFIFO1a[7]~24.DB_MAX_OUTPUT_PORT_TYPE
outFIFO1a[8] <= outFIFO1a[8]~23.DB_MAX_OUTPUT_PORT_TYPE
outFIFO1a[9] <= outFIFO1a[9]~22.DB_MAX_OUTPUT_PORT_TYPE
outFIFO1a[10] <= outFIFO1a[10]~21.DB_MAX_OUTPUT_PORT_TYPE
outFIFO1a[11] <= outFIFO1a[11]~20.DB_MAX_OUTPUT_PORT_TYPE
outFIFO1a[12] <= outFIFO1a[12]~19.DB_MAX_OUTPUT_PORT_TYPE
outFIFO1a[13] <= outFIFO1a[13]~18.DB_MAX_OUTPUT_PORT_TYPE
outFIFO1a[14] <= outFIFO1a[14]~17.DB_MAX_OUTPUT_PORT_TYPE
outFIFO1a[15] <= outFIFO1a[15]~16.DB_MAX_OUTPUT_PORT_TYPE
outFIFO1a[16] <= outFIFO1a[16]~15.DB_MAX_OUTPUT_PORT_TYPE
outFIFO1a[17] <= outFIFO1a[17]~14.DB_MAX_OUTPUT_PORT_TYPE
outFIFO1a[18] <= outFIFO1a[18]~13.DB_MAX_OUTPUT_PORT_TYPE
outFIFO1a[19] <= outFIFO1a[19]~12.DB_MAX_OUTPUT_PORT_TYPE
outFIFO1a[20] <= outFIFO1a[20]~11.DB_MAX_OUTPUT_PORT_TYPE
outFIFO1a[21] <= outFIFO1a[21]~10.DB_MAX_OUTPUT_PORT_TYPE
outFIFO1a[22] <= outFIFO1a[22]~9.DB_MAX_OUTPUT_PORT_TYPE
outFIFO1a[23] <= outFIFO1a[23]~8.DB_MAX_OUTPUT_PORT_TYPE
outFIFO1a[24] <= outFIFO1a[24]~7.DB_MAX_OUTPUT_PORT_TYPE
outFIFO1a[25] <= outFIFO1a[25]~6.DB_MAX_OUTPUT_PORT_TYPE
outFIFO1a[26] <= outFIFO1a[26]~5.DB_MAX_OUTPUT_PORT_TYPE
outFIFO1a[27] <= outFIFO1a[27]~4.DB_MAX_OUTPUT_PORT_TYPE
outFIFO1a[28] <= outFIFO1a[28]~3.DB_MAX_OUTPUT_PORT_TYPE
outFIFO1a[29] <= outFIFO1a[29]~2.DB_MAX_OUTPUT_PORT_TYPE
outFIFO1a[30] <= outFIFO1a[30]~1.DB_MAX_OUTPUT_PORT_TYPE
outFIFO1a[31] <= outFIFO1a[31]~0.DB_MAX_OUTPUT_PORT_TYPE
outFIFO1b[0] <= outFIFO1b[0]~31.DB_MAX_OUTPUT_PORT_TYPE
outFIFO1b[1] <= outFIFO1b[1]~30.DB_MAX_OUTPUT_PORT_TYPE
outFIFO1b[2] <= outFIFO1b[2]~29.DB_MAX_OUTPUT_PORT_TYPE
outFIFO1b[3] <= outFIFO1b[3]~28.DB_MAX_OUTPUT_PORT_TYPE
outFIFO1b[4] <= outFIFO1b[4]~27.DB_MAX_OUTPUT_PORT_TYPE
outFIFO1b[5] <= outFIFO1b[5]~26.DB_MAX_OUTPUT_PORT_TYPE
outFIFO1b[6] <= outFIFO1b[6]~25.DB_MAX_OUTPUT_PORT_TYPE
outFIFO1b[7] <= outFIFO1b[7]~24.DB_MAX_OUTPUT_PORT_TYPE
outFIFO1b[8] <= outFIFO1b[8]~23.DB_MAX_OUTPUT_PORT_TYPE
outFIFO1b[9] <= outFIFO1b[9]~22.DB_MAX_OUTPUT_PORT_TYPE
outFIFO1b[10] <= outFIFO1b[10]~21.DB_MAX_OUTPUT_PORT_TYPE
outFIFO1b[11] <= outFIFO1b[11]~20.DB_MAX_OUTPUT_PORT_TYPE
outFIFO1b[12] <= outFIFO1b[12]~19.DB_MAX_OUTPUT_PORT_TYPE
outFIFO1b[13] <= outFIFO1b[13]~18.DB_MAX_OUTPUT_PORT_TYPE
outFIFO1b[14] <= outFIFO1b[14]~17.DB_MAX_OUTPUT_PORT_TYPE
outFIFO1b[15] <= outFIFO1b[15]~16.DB_MAX_OUTPUT_PORT_TYPE
outFIFO1b[16] <= outFIFO1b[16]~15.DB_MAX_OUTPUT_PORT_TYPE
outFIFO1b[17] <= outFIFO1b[17]~14.DB_MAX_OUTPUT_PORT_TYPE
outFIFO1b[18] <= outFIFO1b[18]~13.DB_MAX_OUTPUT_PORT_TYPE
outFIFO1b[19] <= outFIFO1b[19]~12.DB_MAX_OUTPUT_PORT_TYPE
outFIFO1b[20] <= outFIFO1b[20]~11.DB_MAX_OUTPUT_PORT_TYPE
outFIFO1b[21] <= outFIFO1b[21]~10.DB_MAX_OUTPUT_PORT_TYPE
outFIFO1b[22] <= outFIFO1b[22]~9.DB_MAX_OUTPUT_PORT_TYPE
outFIFO1b[23] <= outFIFO1b[23]~8.DB_MAX_OUTPUT_PORT_TYPE
outFIFO1b[24] <= outFIFO1b[24]~7.DB_MAX_OUTPUT_PORT_TYPE
outFIFO1b[25] <= outFIFO1b[25]~6.DB_MAX_OUTPUT_PORT_TYPE
outFIFO1b[26] <= outFIFO1b[26]~5.DB_MAX_OUTPUT_PORT_TYPE
outFIFO1b[27] <= outFIFO1b[27]~4.DB_MAX_OUTPUT_PORT_TYPE
outFIFO1b[28] <= outFIFO1b[28]~3.DB_MAX_OUTPUT_PORT_TYPE
outFIFO1b[29] <= outFIFO1b[29]~2.DB_MAX_OUTPUT_PORT_TYPE
outFIFO1b[30] <= outFIFO1b[30]~1.DB_MAX_OUTPUT_PORT_TYPE
outFIFO1b[31] <= outFIFO1b[31]~0.DB_MAX_OUTPUT_PORT_TYPE
outFIFO4a[0] <= outFIFO4a[0]~31.DB_MAX_OUTPUT_PORT_TYPE
outFIFO4a[1] <= outFIFO4a[1]~30.DB_MAX_OUTPUT_PORT_TYPE
outFIFO4a[2] <= outFIFO4a[2]~29.DB_MAX_OUTPUT_PORT_TYPE
outFIFO4a[3] <= outFIFO4a[3]~28.DB_MAX_OUTPUT_PORT_TYPE
outFIFO4a[4] <= outFIFO4a[4]~27.DB_MAX_OUTPUT_PORT_TYPE
outFIFO4a[5] <= outFIFO4a[5]~26.DB_MAX_OUTPUT_PORT_TYPE
outFIFO4a[6] <= outFIFO4a[6]~25.DB_MAX_OUTPUT_PORT_TYPE
outFIFO4a[7] <= outFIFO4a[7]~24.DB_MAX_OUTPUT_PORT_TYPE
outFIFO4a[8] <= outFIFO4a[8]~23.DB_MAX_OUTPUT_PORT_TYPE
outFIFO4a[9] <= outFIFO4a[9]~22.DB_MAX_OUTPUT_PORT_TYPE
outFIFO4a[10] <= outFIFO4a[10]~21.DB_MAX_OUTPUT_PORT_TYPE
outFIFO4a[11] <= outFIFO4a[11]~20.DB_MAX_OUTPUT_PORT_TYPE
outFIFO4a[12] <= outFIFO4a[12]~19.DB_MAX_OUTPUT_PORT_TYPE
outFIFO4a[13] <= outFIFO4a[13]~18.DB_MAX_OUTPUT_PORT_TYPE
outFIFO4a[14] <= outFIFO4a[14]~17.DB_MAX_OUTPUT_PORT_TYPE
outFIFO4a[15] <= outFIFO4a[15]~16.DB_MAX_OUTPUT_PORT_TYPE
outFIFO4a[16] <= outFIFO4a[16]~15.DB_MAX_OUTPUT_PORT_TYPE
outFIFO4a[17] <= outFIFO4a[17]~14.DB_MAX_OUTPUT_PORT_TYPE
outFIFO4a[18] <= outFIFO4a[18]~13.DB_MAX_OUTPUT_PORT_TYPE
outFIFO4a[19] <= outFIFO4a[19]~12.DB_MAX_OUTPUT_PORT_TYPE
outFIFO4a[20] <= outFIFO4a[20]~11.DB_MAX_OUTPUT_PORT_TYPE
outFIFO4a[21] <= outFIFO4a[21]~10.DB_MAX_OUTPUT_PORT_TYPE
outFIFO4a[22] <= outFIFO4a[22]~9.DB_MAX_OUTPUT_PORT_TYPE
outFIFO4a[23] <= outFIFO4a[23]~8.DB_MAX_OUTPUT_PORT_TYPE
outFIFO4a[24] <= outFIFO4a[24]~7.DB_MAX_OUTPUT_PORT_TYPE
outFIFO4a[25] <= outFIFO4a[25]~6.DB_MAX_OUTPUT_PORT_TYPE
outFIFO4a[26] <= outFIFO4a[26]~5.DB_MAX_OUTPUT_PORT_TYPE
outFIFO4a[27] <= outFIFO4a[27]~4.DB_MAX_OUTPUT_PORT_TYPE
outFIFO4a[28] <= outFIFO4a[28]~3.DB_MAX_OUTPUT_PORT_TYPE
outFIFO4a[29] <= outFIFO4a[29]~2.DB_MAX_OUTPUT_PORT_TYPE
outFIFO4a[30] <= outFIFO4a[30]~1.DB_MAX_OUTPUT_PORT_TYPE
outFIFO4a[31] <= outFIFO4a[31]~0.DB_MAX_OUTPUT_PORT_TYPE
outFIFO4b[0] <= outFIFO4b[0]~31.DB_MAX_OUTPUT_PORT_TYPE
outFIFO4b[1] <= outFIFO4b[1]~30.DB_MAX_OUTPUT_PORT_TYPE
outFIFO4b[2] <= outFIFO4b[2]~29.DB_MAX_OUTPUT_PORT_TYPE
outFIFO4b[3] <= outFIFO4b[3]~28.DB_MAX_OUTPUT_PORT_TYPE
outFIFO4b[4] <= outFIFO4b[4]~27.DB_MAX_OUTPUT_PORT_TYPE
outFIFO4b[5] <= outFIFO4b[5]~26.DB_MAX_OUTPUT_PORT_TYPE
outFIFO4b[6] <= outFIFO4b[6]~25.DB_MAX_OUTPUT_PORT_TYPE
outFIFO4b[7] <= outFIFO4b[7]~24.DB_MAX_OUTPUT_PORT_TYPE
outFIFO4b[8] <= outFIFO4b[8]~23.DB_MAX_OUTPUT_PORT_TYPE
outFIFO4b[9] <= outFIFO4b[9]~22.DB_MAX_OUTPUT_PORT_TYPE
outFIFO4b[10] <= outFIFO4b[10]~21.DB_MAX_OUTPUT_PORT_TYPE
outFIFO4b[11] <= outFIFO4b[11]~20.DB_MAX_OUTPUT_PORT_TYPE
outFIFO4b[12] <= outFIFO4b[12]~19.DB_MAX_OUTPUT_PORT_TYPE
outFIFO4b[13] <= outFIFO4b[13]~18.DB_MAX_OUTPUT_PORT_TYPE
outFIFO4b[14] <= outFIFO4b[14]~17.DB_MAX_OUTPUT_PORT_TYPE
outFIFO4b[15] <= outFIFO4b[15]~16.DB_MAX_OUTPUT_PORT_TYPE
outFIFO4b[16] <= outFIFO4b[16]~15.DB_MAX_OUTPUT_PORT_TYPE
outFIFO4b[17] <= outFIFO4b[17]~14.DB_MAX_OUTPUT_PORT_TYPE
outFIFO4b[18] <= outFIFO4b[18]~13.DB_MAX_OUTPUT_PORT_TYPE
outFIFO4b[19] <= outFIFO4b[19]~12.DB_MAX_OUTPUT_PORT_TYPE
outFIFO4b[20] <= outFIFO4b[20]~11.DB_MAX_OUTPUT_PORT_TYPE
outFIFO4b[21] <= outFIFO4b[21]~10.DB_MAX_OUTPUT_PORT_TYPE
outFIFO4b[22] <= outFIFO4b[22]~9.DB_MAX_OUTPUT_PORT_TYPE
outFIFO4b[23] <= outFIFO4b[23]~8.DB_MAX_OUTPUT_PORT_TYPE
outFIFO4b[24] <= outFIFO4b[24]~7.DB_MAX_OUTPUT_PORT_TYPE
outFIFO4b[25] <= outFIFO4b[25]~6.DB_MAX_OUTPUT_PORT_TYPE
outFIFO4b[26] <= outFIFO4b[26]~5.DB_MAX_OUTPUT_PORT_TYPE
outFIFO4b[27] <= outFIFO4b[27]~4.DB_MAX_OUTPUT_PORT_TYPE
outFIFO4b[28] <= outFIFO4b[28]~3.DB_MAX_OUTPUT_PORT_TYPE
outFIFO4b[29] <= outFIFO4b[29]~2.DB_MAX_OUTPUT_PORT_TYPE
outFIFO4b[30] <= outFIFO4b[30]~1.DB_MAX_OUTPUT_PORT_TYPE
outFIFO4b[31] <= outFIFO4b[31]~0.DB_MAX_OUTPUT_PORT_TYPE


|sistem|fifo1a:f1a
aclr => aclr~0.IN1
clock => clock~0.IN1
data[0] => data[0]~31.IN1
data[1] => data[1]~30.IN1
data[2] => data[2]~29.IN1
data[3] => data[3]~28.IN1
data[4] => data[4]~27.IN1
data[5] => data[5]~26.IN1
data[6] => data[6]~25.IN1
data[7] => data[7]~24.IN1
data[8] => data[8]~23.IN1
data[9] => data[9]~22.IN1
data[10] => data[10]~21.IN1
data[11] => data[11]~20.IN1
data[12] => data[12]~19.IN1
data[13] => data[13]~18.IN1
data[14] => data[14]~17.IN1
data[15] => data[15]~16.IN1
data[16] => data[16]~15.IN1
data[17] => data[17]~14.IN1
data[18] => data[18]~13.IN1
data[19] => data[19]~12.IN1
data[20] => data[20]~11.IN1
data[21] => data[21]~10.IN1
data[22] => data[22]~9.IN1
data[23] => data[23]~8.IN1
data[24] => data[24]~7.IN1
data[25] => data[25]~6.IN1
data[26] => data[26]~5.IN1
data[27] => data[27]~4.IN1
data[28] => data[28]~3.IN1
data[29] => data[29]~2.IN1
data[30] => data[30]~1.IN1
data[31] => data[31]~0.IN1
rdreq => rdreq~0.IN1
wrreq => wrreq~0.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
q[8] <= scfifo:scfifo_component.q
q[9] <= scfifo:scfifo_component.q
q[10] <= scfifo:scfifo_component.q
q[11] <= scfifo:scfifo_component.q
q[12] <= scfifo:scfifo_component.q
q[13] <= scfifo:scfifo_component.q
q[14] <= scfifo:scfifo_component.q
q[15] <= scfifo:scfifo_component.q
q[16] <= scfifo:scfifo_component.q
q[17] <= scfifo:scfifo_component.q
q[18] <= scfifo:scfifo_component.q
q[19] <= scfifo:scfifo_component.q
q[20] <= scfifo:scfifo_component.q
q[21] <= scfifo:scfifo_component.q
q[22] <= scfifo:scfifo_component.q
q[23] <= scfifo:scfifo_component.q
q[24] <= scfifo:scfifo_component.q
q[25] <= scfifo:scfifo_component.q
q[26] <= scfifo:scfifo_component.q
q[27] <= scfifo:scfifo_component.q
q[28] <= scfifo:scfifo_component.q
q[29] <= scfifo:scfifo_component.q
q[30] <= scfifo:scfifo_component.q
q[31] <= scfifo:scfifo_component.q
usedw[0] <= scfifo:scfifo_component.usedw
usedw[1] <= scfifo:scfifo_component.usedw
usedw[2] <= scfifo:scfifo_component.usedw
usedw[3] <= scfifo:scfifo_component.usedw
usedw[4] <= scfifo:scfifo_component.usedw
usedw[5] <= scfifo:scfifo_component.usedw
usedw[6] <= scfifo:scfifo_component.usedw


|sistem|fifo1a:f1a|scfifo:scfifo_component
data[0] => scfifo_ls31:auto_generated.data[0]
data[1] => scfifo_ls31:auto_generated.data[1]
data[2] => scfifo_ls31:auto_generated.data[2]
data[3] => scfifo_ls31:auto_generated.data[3]
data[4] => scfifo_ls31:auto_generated.data[4]
data[5] => scfifo_ls31:auto_generated.data[5]
data[6] => scfifo_ls31:auto_generated.data[6]
data[7] => scfifo_ls31:auto_generated.data[7]
data[8] => scfifo_ls31:auto_generated.data[8]
data[9] => scfifo_ls31:auto_generated.data[9]
data[10] => scfifo_ls31:auto_generated.data[10]
data[11] => scfifo_ls31:auto_generated.data[11]
data[12] => scfifo_ls31:auto_generated.data[12]
data[13] => scfifo_ls31:auto_generated.data[13]
data[14] => scfifo_ls31:auto_generated.data[14]
data[15] => scfifo_ls31:auto_generated.data[15]
data[16] => scfifo_ls31:auto_generated.data[16]
data[17] => scfifo_ls31:auto_generated.data[17]
data[18] => scfifo_ls31:auto_generated.data[18]
data[19] => scfifo_ls31:auto_generated.data[19]
data[20] => scfifo_ls31:auto_generated.data[20]
data[21] => scfifo_ls31:auto_generated.data[21]
data[22] => scfifo_ls31:auto_generated.data[22]
data[23] => scfifo_ls31:auto_generated.data[23]
data[24] => scfifo_ls31:auto_generated.data[24]
data[25] => scfifo_ls31:auto_generated.data[25]
data[26] => scfifo_ls31:auto_generated.data[26]
data[27] => scfifo_ls31:auto_generated.data[27]
data[28] => scfifo_ls31:auto_generated.data[28]
data[29] => scfifo_ls31:auto_generated.data[29]
data[30] => scfifo_ls31:auto_generated.data[30]
data[31] => scfifo_ls31:auto_generated.data[31]
q[0] <= scfifo_ls31:auto_generated.q[0]
q[1] <= scfifo_ls31:auto_generated.q[1]
q[2] <= scfifo_ls31:auto_generated.q[2]
q[3] <= scfifo_ls31:auto_generated.q[3]
q[4] <= scfifo_ls31:auto_generated.q[4]
q[5] <= scfifo_ls31:auto_generated.q[5]
q[6] <= scfifo_ls31:auto_generated.q[6]
q[7] <= scfifo_ls31:auto_generated.q[7]
q[8] <= scfifo_ls31:auto_generated.q[8]
q[9] <= scfifo_ls31:auto_generated.q[9]
q[10] <= scfifo_ls31:auto_generated.q[10]
q[11] <= scfifo_ls31:auto_generated.q[11]
q[12] <= scfifo_ls31:auto_generated.q[12]
q[13] <= scfifo_ls31:auto_generated.q[13]
q[14] <= scfifo_ls31:auto_generated.q[14]
q[15] <= scfifo_ls31:auto_generated.q[15]
q[16] <= scfifo_ls31:auto_generated.q[16]
q[17] <= scfifo_ls31:auto_generated.q[17]
q[18] <= scfifo_ls31:auto_generated.q[18]
q[19] <= scfifo_ls31:auto_generated.q[19]
q[20] <= scfifo_ls31:auto_generated.q[20]
q[21] <= scfifo_ls31:auto_generated.q[21]
q[22] <= scfifo_ls31:auto_generated.q[22]
q[23] <= scfifo_ls31:auto_generated.q[23]
q[24] <= scfifo_ls31:auto_generated.q[24]
q[25] <= scfifo_ls31:auto_generated.q[25]
q[26] <= scfifo_ls31:auto_generated.q[26]
q[27] <= scfifo_ls31:auto_generated.q[27]
q[28] <= scfifo_ls31:auto_generated.q[28]
q[29] <= scfifo_ls31:auto_generated.q[29]
q[30] <= scfifo_ls31:auto_generated.q[30]
q[31] <= scfifo_ls31:auto_generated.q[31]
wrreq => scfifo_ls31:auto_generated.wrreq
rdreq => scfifo_ls31:auto_generated.rdreq
clock => scfifo_ls31:auto_generated.clock
aclr => scfifo_ls31:auto_generated.aclr
sclr => ~NO_FANOUT~
empty <= scfifo_ls31:auto_generated.empty
full <= scfifo_ls31:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_ls31:auto_generated.usedw[0]
usedw[1] <= scfifo_ls31:auto_generated.usedw[1]
usedw[2] <= scfifo_ls31:auto_generated.usedw[2]
usedw[3] <= scfifo_ls31:auto_generated.usedw[3]
usedw[4] <= scfifo_ls31:auto_generated.usedw[4]
usedw[5] <= scfifo_ls31:auto_generated.usedw[5]
usedw[6] <= scfifo_ls31:auto_generated.usedw[6]


|sistem|fifo1a:f1a|scfifo:scfifo_component|scfifo_ls31:auto_generated
aclr => a_dpfifo_s241:dpfifo.aclr
clock => a_dpfifo_s241:dpfifo.clock
data[0] => a_dpfifo_s241:dpfifo.data[0]
data[1] => a_dpfifo_s241:dpfifo.data[1]
data[2] => a_dpfifo_s241:dpfifo.data[2]
data[3] => a_dpfifo_s241:dpfifo.data[3]
data[4] => a_dpfifo_s241:dpfifo.data[4]
data[5] => a_dpfifo_s241:dpfifo.data[5]
data[6] => a_dpfifo_s241:dpfifo.data[6]
data[7] => a_dpfifo_s241:dpfifo.data[7]
data[8] => a_dpfifo_s241:dpfifo.data[8]
data[9] => a_dpfifo_s241:dpfifo.data[9]
data[10] => a_dpfifo_s241:dpfifo.data[10]
data[11] => a_dpfifo_s241:dpfifo.data[11]
data[12] => a_dpfifo_s241:dpfifo.data[12]
data[13] => a_dpfifo_s241:dpfifo.data[13]
data[14] => a_dpfifo_s241:dpfifo.data[14]
data[15] => a_dpfifo_s241:dpfifo.data[15]
data[16] => a_dpfifo_s241:dpfifo.data[16]
data[17] => a_dpfifo_s241:dpfifo.data[17]
data[18] => a_dpfifo_s241:dpfifo.data[18]
data[19] => a_dpfifo_s241:dpfifo.data[19]
data[20] => a_dpfifo_s241:dpfifo.data[20]
data[21] => a_dpfifo_s241:dpfifo.data[21]
data[22] => a_dpfifo_s241:dpfifo.data[22]
data[23] => a_dpfifo_s241:dpfifo.data[23]
data[24] => a_dpfifo_s241:dpfifo.data[24]
data[25] => a_dpfifo_s241:dpfifo.data[25]
data[26] => a_dpfifo_s241:dpfifo.data[26]
data[27] => a_dpfifo_s241:dpfifo.data[27]
data[28] => a_dpfifo_s241:dpfifo.data[28]
data[29] => a_dpfifo_s241:dpfifo.data[29]
data[30] => a_dpfifo_s241:dpfifo.data[30]
data[31] => a_dpfifo_s241:dpfifo.data[31]
empty <= a_dpfifo_s241:dpfifo.empty
full <= a_dpfifo_s241:dpfifo.full
q[0] <= a_dpfifo_s241:dpfifo.q[0]
q[1] <= a_dpfifo_s241:dpfifo.q[1]
q[2] <= a_dpfifo_s241:dpfifo.q[2]
q[3] <= a_dpfifo_s241:dpfifo.q[3]
q[4] <= a_dpfifo_s241:dpfifo.q[4]
q[5] <= a_dpfifo_s241:dpfifo.q[5]
q[6] <= a_dpfifo_s241:dpfifo.q[6]
q[7] <= a_dpfifo_s241:dpfifo.q[7]
q[8] <= a_dpfifo_s241:dpfifo.q[8]
q[9] <= a_dpfifo_s241:dpfifo.q[9]
q[10] <= a_dpfifo_s241:dpfifo.q[10]
q[11] <= a_dpfifo_s241:dpfifo.q[11]
q[12] <= a_dpfifo_s241:dpfifo.q[12]
q[13] <= a_dpfifo_s241:dpfifo.q[13]
q[14] <= a_dpfifo_s241:dpfifo.q[14]
q[15] <= a_dpfifo_s241:dpfifo.q[15]
q[16] <= a_dpfifo_s241:dpfifo.q[16]
q[17] <= a_dpfifo_s241:dpfifo.q[17]
q[18] <= a_dpfifo_s241:dpfifo.q[18]
q[19] <= a_dpfifo_s241:dpfifo.q[19]
q[20] <= a_dpfifo_s241:dpfifo.q[20]
q[21] <= a_dpfifo_s241:dpfifo.q[21]
q[22] <= a_dpfifo_s241:dpfifo.q[22]
q[23] <= a_dpfifo_s241:dpfifo.q[23]
q[24] <= a_dpfifo_s241:dpfifo.q[24]
q[25] <= a_dpfifo_s241:dpfifo.q[25]
q[26] <= a_dpfifo_s241:dpfifo.q[26]
q[27] <= a_dpfifo_s241:dpfifo.q[27]
q[28] <= a_dpfifo_s241:dpfifo.q[28]
q[29] <= a_dpfifo_s241:dpfifo.q[29]
q[30] <= a_dpfifo_s241:dpfifo.q[30]
q[31] <= a_dpfifo_s241:dpfifo.q[31]
rdreq => a_dpfifo_s241:dpfifo.rreq
usedw[0] <= a_dpfifo_s241:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_s241:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_s241:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_s241:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_s241:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_s241:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_s241:dpfifo.usedw[6]
wrreq => a_dpfifo_s241:dpfifo.wreq


|sistem|fifo1a:f1a|scfifo:scfifo_component|scfifo_ls31:auto_generated|a_dpfifo_s241:dpfifo
aclr => a_fefifo_t7f:fifo_state.aclr
aclr => cntr_gjb:rd_ptr_count.aclr
aclr => cntr_gjb:wr_ptr.aclr
clock => a_fefifo_t7f:fifo_state.clock
clock => dpram_cv01:FIFOram.inclock
clock => dpram_cv01:FIFOram.outclock
clock => cntr_gjb:rd_ptr_count.clock
clock => cntr_gjb:wr_ptr.clock
data[0] => dpram_cv01:FIFOram.data[0]
data[1] => dpram_cv01:FIFOram.data[1]
data[2] => dpram_cv01:FIFOram.data[2]
data[3] => dpram_cv01:FIFOram.data[3]
data[4] => dpram_cv01:FIFOram.data[4]
data[5] => dpram_cv01:FIFOram.data[5]
data[6] => dpram_cv01:FIFOram.data[6]
data[7] => dpram_cv01:FIFOram.data[7]
data[8] => dpram_cv01:FIFOram.data[8]
data[9] => dpram_cv01:FIFOram.data[9]
data[10] => dpram_cv01:FIFOram.data[10]
data[11] => dpram_cv01:FIFOram.data[11]
data[12] => dpram_cv01:FIFOram.data[12]
data[13] => dpram_cv01:FIFOram.data[13]
data[14] => dpram_cv01:FIFOram.data[14]
data[15] => dpram_cv01:FIFOram.data[15]
data[16] => dpram_cv01:FIFOram.data[16]
data[17] => dpram_cv01:FIFOram.data[17]
data[18] => dpram_cv01:FIFOram.data[18]
data[19] => dpram_cv01:FIFOram.data[19]
data[20] => dpram_cv01:FIFOram.data[20]
data[21] => dpram_cv01:FIFOram.data[21]
data[22] => dpram_cv01:FIFOram.data[22]
data[23] => dpram_cv01:FIFOram.data[23]
data[24] => dpram_cv01:FIFOram.data[24]
data[25] => dpram_cv01:FIFOram.data[25]
data[26] => dpram_cv01:FIFOram.data[26]
data[27] => dpram_cv01:FIFOram.data[27]
data[28] => dpram_cv01:FIFOram.data[28]
data[29] => dpram_cv01:FIFOram.data[29]
data[30] => dpram_cv01:FIFOram.data[30]
data[31] => dpram_cv01:FIFOram.data[31]
empty <= a_fefifo_t7f:fifo_state.empty
full <= a_fefifo_t7f:fifo_state.full
q[0] <= dpram_cv01:FIFOram.q[0]
q[1] <= dpram_cv01:FIFOram.q[1]
q[2] <= dpram_cv01:FIFOram.q[2]
q[3] <= dpram_cv01:FIFOram.q[3]
q[4] <= dpram_cv01:FIFOram.q[4]
q[5] <= dpram_cv01:FIFOram.q[5]
q[6] <= dpram_cv01:FIFOram.q[6]
q[7] <= dpram_cv01:FIFOram.q[7]
q[8] <= dpram_cv01:FIFOram.q[8]
q[9] <= dpram_cv01:FIFOram.q[9]
q[10] <= dpram_cv01:FIFOram.q[10]
q[11] <= dpram_cv01:FIFOram.q[11]
q[12] <= dpram_cv01:FIFOram.q[12]
q[13] <= dpram_cv01:FIFOram.q[13]
q[14] <= dpram_cv01:FIFOram.q[14]
q[15] <= dpram_cv01:FIFOram.q[15]
q[16] <= dpram_cv01:FIFOram.q[16]
q[17] <= dpram_cv01:FIFOram.q[17]
q[18] <= dpram_cv01:FIFOram.q[18]
q[19] <= dpram_cv01:FIFOram.q[19]
q[20] <= dpram_cv01:FIFOram.q[20]
q[21] <= dpram_cv01:FIFOram.q[21]
q[22] <= dpram_cv01:FIFOram.q[22]
q[23] <= dpram_cv01:FIFOram.q[23]
q[24] <= dpram_cv01:FIFOram.q[24]
q[25] <= dpram_cv01:FIFOram.q[25]
q[26] <= dpram_cv01:FIFOram.q[26]
q[27] <= dpram_cv01:FIFOram.q[27]
q[28] <= dpram_cv01:FIFOram.q[28]
q[29] <= dpram_cv01:FIFOram.q[29]
q[30] <= dpram_cv01:FIFOram.q[30]
q[31] <= dpram_cv01:FIFOram.q[31]
rreq => a_fefifo_t7f:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_t7f:fifo_state.sclr
sclr => cntr_gjb:rd_ptr_count.sclr
sclr => cntr_gjb:wr_ptr.sclr
usedw[0] <= a_fefifo_t7f:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_t7f:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_t7f:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_t7f:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_t7f:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_t7f:fifo_state.usedw_out[5]
usedw[6] <= a_fefifo_t7f:fifo_state.usedw_out[6]
wreq => a_fefifo_t7f:fifo_state.wreq
wreq => valid_wreq.IN0


|sistem|fifo1a:f1a|scfifo:scfifo_component|scfifo_ls31:auto_generated|a_dpfifo_s241:dpfifo|a_fefifo_t7f:fifo_state
aclr => cntr_sj7:count_usedw.aclr
clock => cntr_sj7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => valid_rreq.IN0
sclr => cntr_sj7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[6] <= usedw[6].DB_MAX_OUTPUT_PORT_TYPE
wreq => valid_wreq.IN0


|sistem|fifo1a:f1a|scfifo:scfifo_component|scfifo_ls31:auto_generated|a_dpfifo_s241:dpfifo|a_fefifo_t7f:fifo_state|cntr_sj7:count_usedw
aclr => counter_reg_bit1a[6].ACLR
aclr => counter_reg_bit1a[5].ACLR
aclr => counter_reg_bit1a[4].ACLR
aclr => counter_reg_bit1a[3].ACLR
aclr => counter_reg_bit1a[2].ACLR
aclr => counter_reg_bit1a[1].ACLR
aclr => counter_reg_bit1a[0].ACLR
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB


|sistem|fifo1a:f1a|scfifo:scfifo_component|scfifo_ls31:auto_generated|a_dpfifo_s241:dpfifo|dpram_cv01:FIFOram
data[0] => altsyncram_6vj1:altsyncram2.data_a[0]
data[1] => altsyncram_6vj1:altsyncram2.data_a[1]
data[2] => altsyncram_6vj1:altsyncram2.data_a[2]
data[3] => altsyncram_6vj1:altsyncram2.data_a[3]
data[4] => altsyncram_6vj1:altsyncram2.data_a[4]
data[5] => altsyncram_6vj1:altsyncram2.data_a[5]
data[6] => altsyncram_6vj1:altsyncram2.data_a[6]
data[7] => altsyncram_6vj1:altsyncram2.data_a[7]
data[8] => altsyncram_6vj1:altsyncram2.data_a[8]
data[9] => altsyncram_6vj1:altsyncram2.data_a[9]
data[10] => altsyncram_6vj1:altsyncram2.data_a[10]
data[11] => altsyncram_6vj1:altsyncram2.data_a[11]
data[12] => altsyncram_6vj1:altsyncram2.data_a[12]
data[13] => altsyncram_6vj1:altsyncram2.data_a[13]
data[14] => altsyncram_6vj1:altsyncram2.data_a[14]
data[15] => altsyncram_6vj1:altsyncram2.data_a[15]
data[16] => altsyncram_6vj1:altsyncram2.data_a[16]
data[17] => altsyncram_6vj1:altsyncram2.data_a[17]
data[18] => altsyncram_6vj1:altsyncram2.data_a[18]
data[19] => altsyncram_6vj1:altsyncram2.data_a[19]
data[20] => altsyncram_6vj1:altsyncram2.data_a[20]
data[21] => altsyncram_6vj1:altsyncram2.data_a[21]
data[22] => altsyncram_6vj1:altsyncram2.data_a[22]
data[23] => altsyncram_6vj1:altsyncram2.data_a[23]
data[24] => altsyncram_6vj1:altsyncram2.data_a[24]
data[25] => altsyncram_6vj1:altsyncram2.data_a[25]
data[26] => altsyncram_6vj1:altsyncram2.data_a[26]
data[27] => altsyncram_6vj1:altsyncram2.data_a[27]
data[28] => altsyncram_6vj1:altsyncram2.data_a[28]
data[29] => altsyncram_6vj1:altsyncram2.data_a[29]
data[30] => altsyncram_6vj1:altsyncram2.data_a[30]
data[31] => altsyncram_6vj1:altsyncram2.data_a[31]
inclock => altsyncram_6vj1:altsyncram2.clock0
outclock => altsyncram_6vj1:altsyncram2.clock1
outclocken => altsyncram_6vj1:altsyncram2.clocken1
q[0] <= altsyncram_6vj1:altsyncram2.q_b[0]
q[1] <= altsyncram_6vj1:altsyncram2.q_b[1]
q[2] <= altsyncram_6vj1:altsyncram2.q_b[2]
q[3] <= altsyncram_6vj1:altsyncram2.q_b[3]
q[4] <= altsyncram_6vj1:altsyncram2.q_b[4]
q[5] <= altsyncram_6vj1:altsyncram2.q_b[5]
q[6] <= altsyncram_6vj1:altsyncram2.q_b[6]
q[7] <= altsyncram_6vj1:altsyncram2.q_b[7]
q[8] <= altsyncram_6vj1:altsyncram2.q_b[8]
q[9] <= altsyncram_6vj1:altsyncram2.q_b[9]
q[10] <= altsyncram_6vj1:altsyncram2.q_b[10]
q[11] <= altsyncram_6vj1:altsyncram2.q_b[11]
q[12] <= altsyncram_6vj1:altsyncram2.q_b[12]
q[13] <= altsyncram_6vj1:altsyncram2.q_b[13]
q[14] <= altsyncram_6vj1:altsyncram2.q_b[14]
q[15] <= altsyncram_6vj1:altsyncram2.q_b[15]
q[16] <= altsyncram_6vj1:altsyncram2.q_b[16]
q[17] <= altsyncram_6vj1:altsyncram2.q_b[17]
q[18] <= altsyncram_6vj1:altsyncram2.q_b[18]
q[19] <= altsyncram_6vj1:altsyncram2.q_b[19]
q[20] <= altsyncram_6vj1:altsyncram2.q_b[20]
q[21] <= altsyncram_6vj1:altsyncram2.q_b[21]
q[22] <= altsyncram_6vj1:altsyncram2.q_b[22]
q[23] <= altsyncram_6vj1:altsyncram2.q_b[23]
q[24] <= altsyncram_6vj1:altsyncram2.q_b[24]
q[25] <= altsyncram_6vj1:altsyncram2.q_b[25]
q[26] <= altsyncram_6vj1:altsyncram2.q_b[26]
q[27] <= altsyncram_6vj1:altsyncram2.q_b[27]
q[28] <= altsyncram_6vj1:altsyncram2.q_b[28]
q[29] <= altsyncram_6vj1:altsyncram2.q_b[29]
q[30] <= altsyncram_6vj1:altsyncram2.q_b[30]
q[31] <= altsyncram_6vj1:altsyncram2.q_b[31]
rdaddress[0] => altsyncram_6vj1:altsyncram2.address_b[0]
rdaddress[1] => altsyncram_6vj1:altsyncram2.address_b[1]
rdaddress[2] => altsyncram_6vj1:altsyncram2.address_b[2]
rdaddress[3] => altsyncram_6vj1:altsyncram2.address_b[3]
rdaddress[4] => altsyncram_6vj1:altsyncram2.address_b[4]
rdaddress[5] => altsyncram_6vj1:altsyncram2.address_b[5]
rdaddress[6] => altsyncram_6vj1:altsyncram2.address_b[6]
wraddress[0] => altsyncram_6vj1:altsyncram2.address_a[0]
wraddress[1] => altsyncram_6vj1:altsyncram2.address_a[1]
wraddress[2] => altsyncram_6vj1:altsyncram2.address_a[2]
wraddress[3] => altsyncram_6vj1:altsyncram2.address_a[3]
wraddress[4] => altsyncram_6vj1:altsyncram2.address_a[4]
wraddress[5] => altsyncram_6vj1:altsyncram2.address_a[5]
wraddress[6] => altsyncram_6vj1:altsyncram2.address_a[6]
wren => altsyncram_6vj1:altsyncram2.wren_a


|sistem|fifo1a:f1a|scfifo:scfifo_component|scfifo_ls31:auto_generated|a_dpfifo_s241:dpfifo|dpram_cv01:FIFOram|altsyncram_6vj1:altsyncram2
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[0] => ram_block3a16.PORTAADDR
address_a[0] => ram_block3a17.PORTAADDR
address_a[0] => ram_block3a18.PORTAADDR
address_a[0] => ram_block3a19.PORTAADDR
address_a[0] => ram_block3a20.PORTAADDR
address_a[0] => ram_block3a21.PORTAADDR
address_a[0] => ram_block3a22.PORTAADDR
address_a[0] => ram_block3a23.PORTAADDR
address_a[0] => ram_block3a24.PORTAADDR
address_a[0] => ram_block3a25.PORTAADDR
address_a[0] => ram_block3a26.PORTAADDR
address_a[0] => ram_block3a27.PORTAADDR
address_a[0] => ram_block3a28.PORTAADDR
address_a[0] => ram_block3a29.PORTAADDR
address_a[0] => ram_block3a30.PORTAADDR
address_a[0] => ram_block3a31.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[1] => ram_block3a16.PORTAADDR1
address_a[1] => ram_block3a17.PORTAADDR1
address_a[1] => ram_block3a18.PORTAADDR1
address_a[1] => ram_block3a19.PORTAADDR1
address_a[1] => ram_block3a20.PORTAADDR1
address_a[1] => ram_block3a21.PORTAADDR1
address_a[1] => ram_block3a22.PORTAADDR1
address_a[1] => ram_block3a23.PORTAADDR1
address_a[1] => ram_block3a24.PORTAADDR1
address_a[1] => ram_block3a25.PORTAADDR1
address_a[1] => ram_block3a26.PORTAADDR1
address_a[1] => ram_block3a27.PORTAADDR1
address_a[1] => ram_block3a28.PORTAADDR1
address_a[1] => ram_block3a29.PORTAADDR1
address_a[1] => ram_block3a30.PORTAADDR1
address_a[1] => ram_block3a31.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[2] => ram_block3a16.PORTAADDR2
address_a[2] => ram_block3a17.PORTAADDR2
address_a[2] => ram_block3a18.PORTAADDR2
address_a[2] => ram_block3a19.PORTAADDR2
address_a[2] => ram_block3a20.PORTAADDR2
address_a[2] => ram_block3a21.PORTAADDR2
address_a[2] => ram_block3a22.PORTAADDR2
address_a[2] => ram_block3a23.PORTAADDR2
address_a[2] => ram_block3a24.PORTAADDR2
address_a[2] => ram_block3a25.PORTAADDR2
address_a[2] => ram_block3a26.PORTAADDR2
address_a[2] => ram_block3a27.PORTAADDR2
address_a[2] => ram_block3a28.PORTAADDR2
address_a[2] => ram_block3a29.PORTAADDR2
address_a[2] => ram_block3a30.PORTAADDR2
address_a[2] => ram_block3a31.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[3] => ram_block3a16.PORTAADDR3
address_a[3] => ram_block3a17.PORTAADDR3
address_a[3] => ram_block3a18.PORTAADDR3
address_a[3] => ram_block3a19.PORTAADDR3
address_a[3] => ram_block3a20.PORTAADDR3
address_a[3] => ram_block3a21.PORTAADDR3
address_a[3] => ram_block3a22.PORTAADDR3
address_a[3] => ram_block3a23.PORTAADDR3
address_a[3] => ram_block3a24.PORTAADDR3
address_a[3] => ram_block3a25.PORTAADDR3
address_a[3] => ram_block3a26.PORTAADDR3
address_a[3] => ram_block3a27.PORTAADDR3
address_a[3] => ram_block3a28.PORTAADDR3
address_a[3] => ram_block3a29.PORTAADDR3
address_a[3] => ram_block3a30.PORTAADDR3
address_a[3] => ram_block3a31.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[4] => ram_block3a16.PORTAADDR4
address_a[4] => ram_block3a17.PORTAADDR4
address_a[4] => ram_block3a18.PORTAADDR4
address_a[4] => ram_block3a19.PORTAADDR4
address_a[4] => ram_block3a20.PORTAADDR4
address_a[4] => ram_block3a21.PORTAADDR4
address_a[4] => ram_block3a22.PORTAADDR4
address_a[4] => ram_block3a23.PORTAADDR4
address_a[4] => ram_block3a24.PORTAADDR4
address_a[4] => ram_block3a25.PORTAADDR4
address_a[4] => ram_block3a26.PORTAADDR4
address_a[4] => ram_block3a27.PORTAADDR4
address_a[4] => ram_block3a28.PORTAADDR4
address_a[4] => ram_block3a29.PORTAADDR4
address_a[4] => ram_block3a30.PORTAADDR4
address_a[4] => ram_block3a31.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[5] => ram_block3a16.PORTAADDR5
address_a[5] => ram_block3a17.PORTAADDR5
address_a[5] => ram_block3a18.PORTAADDR5
address_a[5] => ram_block3a19.PORTAADDR5
address_a[5] => ram_block3a20.PORTAADDR5
address_a[5] => ram_block3a21.PORTAADDR5
address_a[5] => ram_block3a22.PORTAADDR5
address_a[5] => ram_block3a23.PORTAADDR5
address_a[5] => ram_block3a24.PORTAADDR5
address_a[5] => ram_block3a25.PORTAADDR5
address_a[5] => ram_block3a26.PORTAADDR5
address_a[5] => ram_block3a27.PORTAADDR5
address_a[5] => ram_block3a28.PORTAADDR5
address_a[5] => ram_block3a29.PORTAADDR5
address_a[5] => ram_block3a30.PORTAADDR5
address_a[5] => ram_block3a31.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[6] => ram_block3a16.PORTAADDR6
address_a[6] => ram_block3a17.PORTAADDR6
address_a[6] => ram_block3a18.PORTAADDR6
address_a[6] => ram_block3a19.PORTAADDR6
address_a[6] => ram_block3a20.PORTAADDR6
address_a[6] => ram_block3a21.PORTAADDR6
address_a[6] => ram_block3a22.PORTAADDR6
address_a[6] => ram_block3a23.PORTAADDR6
address_a[6] => ram_block3a24.PORTAADDR6
address_a[6] => ram_block3a25.PORTAADDR6
address_a[6] => ram_block3a26.PORTAADDR6
address_a[6] => ram_block3a27.PORTAADDR6
address_a[6] => ram_block3a28.PORTAADDR6
address_a[6] => ram_block3a29.PORTAADDR6
address_a[6] => ram_block3a30.PORTAADDR6
address_a[6] => ram_block3a31.PORTAADDR6
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[0] => ram_block3a16.PORTBADDR
address_b[0] => ram_block3a17.PORTBADDR
address_b[0] => ram_block3a18.PORTBADDR
address_b[0] => ram_block3a19.PORTBADDR
address_b[0] => ram_block3a20.PORTBADDR
address_b[0] => ram_block3a21.PORTBADDR
address_b[0] => ram_block3a22.PORTBADDR
address_b[0] => ram_block3a23.PORTBADDR
address_b[0] => ram_block3a24.PORTBADDR
address_b[0] => ram_block3a25.PORTBADDR
address_b[0] => ram_block3a26.PORTBADDR
address_b[0] => ram_block3a27.PORTBADDR
address_b[0] => ram_block3a28.PORTBADDR
address_b[0] => ram_block3a29.PORTBADDR
address_b[0] => ram_block3a30.PORTBADDR
address_b[0] => ram_block3a31.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[1] => ram_block3a16.PORTBADDR1
address_b[1] => ram_block3a17.PORTBADDR1
address_b[1] => ram_block3a18.PORTBADDR1
address_b[1] => ram_block3a19.PORTBADDR1
address_b[1] => ram_block3a20.PORTBADDR1
address_b[1] => ram_block3a21.PORTBADDR1
address_b[1] => ram_block3a22.PORTBADDR1
address_b[1] => ram_block3a23.PORTBADDR1
address_b[1] => ram_block3a24.PORTBADDR1
address_b[1] => ram_block3a25.PORTBADDR1
address_b[1] => ram_block3a26.PORTBADDR1
address_b[1] => ram_block3a27.PORTBADDR1
address_b[1] => ram_block3a28.PORTBADDR1
address_b[1] => ram_block3a29.PORTBADDR1
address_b[1] => ram_block3a30.PORTBADDR1
address_b[1] => ram_block3a31.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[2] => ram_block3a16.PORTBADDR2
address_b[2] => ram_block3a17.PORTBADDR2
address_b[2] => ram_block3a18.PORTBADDR2
address_b[2] => ram_block3a19.PORTBADDR2
address_b[2] => ram_block3a20.PORTBADDR2
address_b[2] => ram_block3a21.PORTBADDR2
address_b[2] => ram_block3a22.PORTBADDR2
address_b[2] => ram_block3a23.PORTBADDR2
address_b[2] => ram_block3a24.PORTBADDR2
address_b[2] => ram_block3a25.PORTBADDR2
address_b[2] => ram_block3a26.PORTBADDR2
address_b[2] => ram_block3a27.PORTBADDR2
address_b[2] => ram_block3a28.PORTBADDR2
address_b[2] => ram_block3a29.PORTBADDR2
address_b[2] => ram_block3a30.PORTBADDR2
address_b[2] => ram_block3a31.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[3] => ram_block3a16.PORTBADDR3
address_b[3] => ram_block3a17.PORTBADDR3
address_b[3] => ram_block3a18.PORTBADDR3
address_b[3] => ram_block3a19.PORTBADDR3
address_b[3] => ram_block3a20.PORTBADDR3
address_b[3] => ram_block3a21.PORTBADDR3
address_b[3] => ram_block3a22.PORTBADDR3
address_b[3] => ram_block3a23.PORTBADDR3
address_b[3] => ram_block3a24.PORTBADDR3
address_b[3] => ram_block3a25.PORTBADDR3
address_b[3] => ram_block3a26.PORTBADDR3
address_b[3] => ram_block3a27.PORTBADDR3
address_b[3] => ram_block3a28.PORTBADDR3
address_b[3] => ram_block3a29.PORTBADDR3
address_b[3] => ram_block3a30.PORTBADDR3
address_b[3] => ram_block3a31.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[4] => ram_block3a16.PORTBADDR4
address_b[4] => ram_block3a17.PORTBADDR4
address_b[4] => ram_block3a18.PORTBADDR4
address_b[4] => ram_block3a19.PORTBADDR4
address_b[4] => ram_block3a20.PORTBADDR4
address_b[4] => ram_block3a21.PORTBADDR4
address_b[4] => ram_block3a22.PORTBADDR4
address_b[4] => ram_block3a23.PORTBADDR4
address_b[4] => ram_block3a24.PORTBADDR4
address_b[4] => ram_block3a25.PORTBADDR4
address_b[4] => ram_block3a26.PORTBADDR4
address_b[4] => ram_block3a27.PORTBADDR4
address_b[4] => ram_block3a28.PORTBADDR4
address_b[4] => ram_block3a29.PORTBADDR4
address_b[4] => ram_block3a30.PORTBADDR4
address_b[4] => ram_block3a31.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[5] => ram_block3a16.PORTBADDR5
address_b[5] => ram_block3a17.PORTBADDR5
address_b[5] => ram_block3a18.PORTBADDR5
address_b[5] => ram_block3a19.PORTBADDR5
address_b[5] => ram_block3a20.PORTBADDR5
address_b[5] => ram_block3a21.PORTBADDR5
address_b[5] => ram_block3a22.PORTBADDR5
address_b[5] => ram_block3a23.PORTBADDR5
address_b[5] => ram_block3a24.PORTBADDR5
address_b[5] => ram_block3a25.PORTBADDR5
address_b[5] => ram_block3a26.PORTBADDR5
address_b[5] => ram_block3a27.PORTBADDR5
address_b[5] => ram_block3a28.PORTBADDR5
address_b[5] => ram_block3a29.PORTBADDR5
address_b[5] => ram_block3a30.PORTBADDR5
address_b[5] => ram_block3a31.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[6] => ram_block3a16.PORTBADDR6
address_b[6] => ram_block3a17.PORTBADDR6
address_b[6] => ram_block3a18.PORTBADDR6
address_b[6] => ram_block3a19.PORTBADDR6
address_b[6] => ram_block3a20.PORTBADDR6
address_b[6] => ram_block3a21.PORTBADDR6
address_b[6] => ram_block3a22.PORTBADDR6
address_b[6] => ram_block3a23.PORTBADDR6
address_b[6] => ram_block3a24.PORTBADDR6
address_b[6] => ram_block3a25.PORTBADDR6
address_b[6] => ram_block3a26.PORTBADDR6
address_b[6] => ram_block3a27.PORTBADDR6
address_b[6] => ram_block3a28.PORTBADDR6
address_b[6] => ram_block3a29.PORTBADDR6
address_b[6] => ram_block3a30.PORTBADDR6
address_b[6] => ram_block3a31.PORTBADDR6
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clock0 => ram_block3a20.CLK0
clock0 => ram_block3a21.CLK0
clock0 => ram_block3a22.CLK0
clock0 => ram_block3a23.CLK0
clock0 => ram_block3a24.CLK0
clock0 => ram_block3a25.CLK0
clock0 => ram_block3a26.CLK0
clock0 => ram_block3a27.CLK0
clock0 => ram_block3a28.CLK0
clock0 => ram_block3a29.CLK0
clock0 => ram_block3a30.CLK0
clock0 => ram_block3a31.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
clock1 => ram_block3a16.CLK1
clock1 => ram_block3a17.CLK1
clock1 => ram_block3a18.CLK1
clock1 => ram_block3a19.CLK1
clock1 => ram_block3a20.CLK1
clock1 => ram_block3a21.CLK1
clock1 => ram_block3a22.CLK1
clock1 => ram_block3a23.CLK1
clock1 => ram_block3a24.CLK1
clock1 => ram_block3a25.CLK1
clock1 => ram_block3a26.CLK1
clock1 => ram_block3a27.CLK1
clock1 => ram_block3a28.CLK1
clock1 => ram_block3a29.CLK1
clock1 => ram_block3a30.CLK1
clock1 => ram_block3a31.CLK1
clocken1 => ram_block3a0.ENA1
clocken1 => ram_block3a1.ENA1
clocken1 => ram_block3a2.ENA1
clocken1 => ram_block3a3.ENA1
clocken1 => ram_block3a4.ENA1
clocken1 => ram_block3a5.ENA1
clocken1 => ram_block3a6.ENA1
clocken1 => ram_block3a7.ENA1
clocken1 => ram_block3a8.ENA1
clocken1 => ram_block3a9.ENA1
clocken1 => ram_block3a10.ENA1
clocken1 => ram_block3a11.ENA1
clocken1 => ram_block3a12.ENA1
clocken1 => ram_block3a13.ENA1
clocken1 => ram_block3a14.ENA1
clocken1 => ram_block3a15.ENA1
clocken1 => ram_block3a16.ENA1
clocken1 => ram_block3a17.ENA1
clocken1 => ram_block3a18.ENA1
clocken1 => ram_block3a19.ENA1
clocken1 => ram_block3a20.ENA1
clocken1 => ram_block3a21.ENA1
clocken1 => ram_block3a22.ENA1
clocken1 => ram_block3a23.ENA1
clocken1 => ram_block3a24.ENA1
clocken1 => ram_block3a25.ENA1
clocken1 => ram_block3a26.ENA1
clocken1 => ram_block3a27.ENA1
clocken1 => ram_block3a28.ENA1
clocken1 => ram_block3a29.ENA1
clocken1 => ram_block3a30.ENA1
clocken1 => ram_block3a31.ENA1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
data_a[16] => ram_block3a16.PORTADATAIN
data_a[17] => ram_block3a17.PORTADATAIN
data_a[18] => ram_block3a18.PORTADATAIN
data_a[19] => ram_block3a19.PORTADATAIN
data_a[20] => ram_block3a20.PORTADATAIN
data_a[21] => ram_block3a21.PORTADATAIN
data_a[22] => ram_block3a22.PORTADATAIN
data_a[23] => ram_block3a23.PORTADATAIN
data_a[24] => ram_block3a24.PORTADATAIN
data_a[25] => ram_block3a25.PORTADATAIN
data_a[26] => ram_block3a26.PORTADATAIN
data_a[27] => ram_block3a27.PORTADATAIN
data_a[28] => ram_block3a28.PORTADATAIN
data_a[29] => ram_block3a29.PORTADATAIN
data_a[30] => ram_block3a30.PORTADATAIN
data_a[31] => ram_block3a31.PORTADATAIN
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
q_b[16] <= ram_block3a16.PORTBDATAOUT
q_b[17] <= ram_block3a17.PORTBDATAOUT
q_b[18] <= ram_block3a18.PORTBDATAOUT
q_b[19] <= ram_block3a19.PORTBDATAOUT
q_b[20] <= ram_block3a20.PORTBDATAOUT
q_b[21] <= ram_block3a21.PORTBDATAOUT
q_b[22] <= ram_block3a22.PORTBDATAOUT
q_b[23] <= ram_block3a23.PORTBDATAOUT
q_b[24] <= ram_block3a24.PORTBDATAOUT
q_b[25] <= ram_block3a25.PORTBDATAOUT
q_b[26] <= ram_block3a26.PORTBDATAOUT
q_b[27] <= ram_block3a27.PORTBDATAOUT
q_b[28] <= ram_block3a28.PORTBDATAOUT
q_b[29] <= ram_block3a29.PORTBDATAOUT
q_b[30] <= ram_block3a30.PORTBDATAOUT
q_b[31] <= ram_block3a31.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a0.ENA0
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a1.ENA0
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a2.ENA0
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a3.ENA0
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a4.ENA0
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a5.ENA0
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a6.ENA0
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a7.ENA0
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a8.ENA0
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a9.ENA0
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a10.ENA0
wren_a => ram_block3a11.PORTAWE
wren_a => ram_block3a11.ENA0
wren_a => ram_block3a12.PORTAWE
wren_a => ram_block3a12.ENA0
wren_a => ram_block3a13.PORTAWE
wren_a => ram_block3a13.ENA0
wren_a => ram_block3a14.PORTAWE
wren_a => ram_block3a14.ENA0
wren_a => ram_block3a15.PORTAWE
wren_a => ram_block3a15.ENA0
wren_a => ram_block3a16.PORTAWE
wren_a => ram_block3a16.ENA0
wren_a => ram_block3a17.PORTAWE
wren_a => ram_block3a17.ENA0
wren_a => ram_block3a18.PORTAWE
wren_a => ram_block3a18.ENA0
wren_a => ram_block3a19.PORTAWE
wren_a => ram_block3a19.ENA0
wren_a => ram_block3a20.PORTAWE
wren_a => ram_block3a20.ENA0
wren_a => ram_block3a21.PORTAWE
wren_a => ram_block3a21.ENA0
wren_a => ram_block3a22.PORTAWE
wren_a => ram_block3a22.ENA0
wren_a => ram_block3a23.PORTAWE
wren_a => ram_block3a23.ENA0
wren_a => ram_block3a24.PORTAWE
wren_a => ram_block3a24.ENA0
wren_a => ram_block3a25.PORTAWE
wren_a => ram_block3a25.ENA0
wren_a => ram_block3a26.PORTAWE
wren_a => ram_block3a26.ENA0
wren_a => ram_block3a27.PORTAWE
wren_a => ram_block3a27.ENA0
wren_a => ram_block3a28.PORTAWE
wren_a => ram_block3a28.ENA0
wren_a => ram_block3a29.PORTAWE
wren_a => ram_block3a29.ENA0
wren_a => ram_block3a30.PORTAWE
wren_a => ram_block3a30.ENA0
wren_a => ram_block3a31.PORTAWE
wren_a => ram_block3a31.ENA0


|sistem|fifo1a:f1a|scfifo:scfifo_component|scfifo_ls31:auto_generated|a_dpfifo_s241:dpfifo|cntr_gjb:rd_ptr_count
aclr => counter_reg_bit4a[6].ACLR
aclr => counter_reg_bit4a[5].ACLR
aclr => counter_reg_bit4a[4].ACLR
aclr => counter_reg_bit4a[3].ACLR
aclr => counter_reg_bit4a[2].ACLR
aclr => counter_reg_bit4a[1].ACLR
aclr => counter_reg_bit4a[0].ACLR
clock => counter_reg_bit4a[6].CLK
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT
q[6] <= counter_reg_bit4a[6].REGOUT


|sistem|fifo1a:f1a|scfifo:scfifo_component|scfifo_ls31:auto_generated|a_dpfifo_s241:dpfifo|cntr_gjb:wr_ptr
aclr => counter_reg_bit4a[6].ACLR
aclr => counter_reg_bit4a[5].ACLR
aclr => counter_reg_bit4a[4].ACLR
aclr => counter_reg_bit4a[3].ACLR
aclr => counter_reg_bit4a[2].ACLR
aclr => counter_reg_bit4a[1].ACLR
aclr => counter_reg_bit4a[0].ACLR
clock => counter_reg_bit4a[6].CLK
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT
q[6] <= counter_reg_bit4a[6].REGOUT


|sistem|fifo1b:f1b
aclr => aclr~0.IN1
clock => clock~0.IN1
data[0] => data[0]~31.IN1
data[1] => data[1]~30.IN1
data[2] => data[2]~29.IN1
data[3] => data[3]~28.IN1
data[4] => data[4]~27.IN1
data[5] => data[5]~26.IN1
data[6] => data[6]~25.IN1
data[7] => data[7]~24.IN1
data[8] => data[8]~23.IN1
data[9] => data[9]~22.IN1
data[10] => data[10]~21.IN1
data[11] => data[11]~20.IN1
data[12] => data[12]~19.IN1
data[13] => data[13]~18.IN1
data[14] => data[14]~17.IN1
data[15] => data[15]~16.IN1
data[16] => data[16]~15.IN1
data[17] => data[17]~14.IN1
data[18] => data[18]~13.IN1
data[19] => data[19]~12.IN1
data[20] => data[20]~11.IN1
data[21] => data[21]~10.IN1
data[22] => data[22]~9.IN1
data[23] => data[23]~8.IN1
data[24] => data[24]~7.IN1
data[25] => data[25]~6.IN1
data[26] => data[26]~5.IN1
data[27] => data[27]~4.IN1
data[28] => data[28]~3.IN1
data[29] => data[29]~2.IN1
data[30] => data[30]~1.IN1
data[31] => data[31]~0.IN1
rdreq => rdreq~0.IN1
wrreq => wrreq~0.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
q[8] <= scfifo:scfifo_component.q
q[9] <= scfifo:scfifo_component.q
q[10] <= scfifo:scfifo_component.q
q[11] <= scfifo:scfifo_component.q
q[12] <= scfifo:scfifo_component.q
q[13] <= scfifo:scfifo_component.q
q[14] <= scfifo:scfifo_component.q
q[15] <= scfifo:scfifo_component.q
q[16] <= scfifo:scfifo_component.q
q[17] <= scfifo:scfifo_component.q
q[18] <= scfifo:scfifo_component.q
q[19] <= scfifo:scfifo_component.q
q[20] <= scfifo:scfifo_component.q
q[21] <= scfifo:scfifo_component.q
q[22] <= scfifo:scfifo_component.q
q[23] <= scfifo:scfifo_component.q
q[24] <= scfifo:scfifo_component.q
q[25] <= scfifo:scfifo_component.q
q[26] <= scfifo:scfifo_component.q
q[27] <= scfifo:scfifo_component.q
q[28] <= scfifo:scfifo_component.q
q[29] <= scfifo:scfifo_component.q
q[30] <= scfifo:scfifo_component.q
q[31] <= scfifo:scfifo_component.q
usedw[0] <= scfifo:scfifo_component.usedw
usedw[1] <= scfifo:scfifo_component.usedw
usedw[2] <= scfifo:scfifo_component.usedw
usedw[3] <= scfifo:scfifo_component.usedw
usedw[4] <= scfifo:scfifo_component.usedw
usedw[5] <= scfifo:scfifo_component.usedw
usedw[6] <= scfifo:scfifo_component.usedw


|sistem|fifo1b:f1b|scfifo:scfifo_component
data[0] => scfifo_ls31:auto_generated.data[0]
data[1] => scfifo_ls31:auto_generated.data[1]
data[2] => scfifo_ls31:auto_generated.data[2]
data[3] => scfifo_ls31:auto_generated.data[3]
data[4] => scfifo_ls31:auto_generated.data[4]
data[5] => scfifo_ls31:auto_generated.data[5]
data[6] => scfifo_ls31:auto_generated.data[6]
data[7] => scfifo_ls31:auto_generated.data[7]
data[8] => scfifo_ls31:auto_generated.data[8]
data[9] => scfifo_ls31:auto_generated.data[9]
data[10] => scfifo_ls31:auto_generated.data[10]
data[11] => scfifo_ls31:auto_generated.data[11]
data[12] => scfifo_ls31:auto_generated.data[12]
data[13] => scfifo_ls31:auto_generated.data[13]
data[14] => scfifo_ls31:auto_generated.data[14]
data[15] => scfifo_ls31:auto_generated.data[15]
data[16] => scfifo_ls31:auto_generated.data[16]
data[17] => scfifo_ls31:auto_generated.data[17]
data[18] => scfifo_ls31:auto_generated.data[18]
data[19] => scfifo_ls31:auto_generated.data[19]
data[20] => scfifo_ls31:auto_generated.data[20]
data[21] => scfifo_ls31:auto_generated.data[21]
data[22] => scfifo_ls31:auto_generated.data[22]
data[23] => scfifo_ls31:auto_generated.data[23]
data[24] => scfifo_ls31:auto_generated.data[24]
data[25] => scfifo_ls31:auto_generated.data[25]
data[26] => scfifo_ls31:auto_generated.data[26]
data[27] => scfifo_ls31:auto_generated.data[27]
data[28] => scfifo_ls31:auto_generated.data[28]
data[29] => scfifo_ls31:auto_generated.data[29]
data[30] => scfifo_ls31:auto_generated.data[30]
data[31] => scfifo_ls31:auto_generated.data[31]
q[0] <= scfifo_ls31:auto_generated.q[0]
q[1] <= scfifo_ls31:auto_generated.q[1]
q[2] <= scfifo_ls31:auto_generated.q[2]
q[3] <= scfifo_ls31:auto_generated.q[3]
q[4] <= scfifo_ls31:auto_generated.q[4]
q[5] <= scfifo_ls31:auto_generated.q[5]
q[6] <= scfifo_ls31:auto_generated.q[6]
q[7] <= scfifo_ls31:auto_generated.q[7]
q[8] <= scfifo_ls31:auto_generated.q[8]
q[9] <= scfifo_ls31:auto_generated.q[9]
q[10] <= scfifo_ls31:auto_generated.q[10]
q[11] <= scfifo_ls31:auto_generated.q[11]
q[12] <= scfifo_ls31:auto_generated.q[12]
q[13] <= scfifo_ls31:auto_generated.q[13]
q[14] <= scfifo_ls31:auto_generated.q[14]
q[15] <= scfifo_ls31:auto_generated.q[15]
q[16] <= scfifo_ls31:auto_generated.q[16]
q[17] <= scfifo_ls31:auto_generated.q[17]
q[18] <= scfifo_ls31:auto_generated.q[18]
q[19] <= scfifo_ls31:auto_generated.q[19]
q[20] <= scfifo_ls31:auto_generated.q[20]
q[21] <= scfifo_ls31:auto_generated.q[21]
q[22] <= scfifo_ls31:auto_generated.q[22]
q[23] <= scfifo_ls31:auto_generated.q[23]
q[24] <= scfifo_ls31:auto_generated.q[24]
q[25] <= scfifo_ls31:auto_generated.q[25]
q[26] <= scfifo_ls31:auto_generated.q[26]
q[27] <= scfifo_ls31:auto_generated.q[27]
q[28] <= scfifo_ls31:auto_generated.q[28]
q[29] <= scfifo_ls31:auto_generated.q[29]
q[30] <= scfifo_ls31:auto_generated.q[30]
q[31] <= scfifo_ls31:auto_generated.q[31]
wrreq => scfifo_ls31:auto_generated.wrreq
rdreq => scfifo_ls31:auto_generated.rdreq
clock => scfifo_ls31:auto_generated.clock
aclr => scfifo_ls31:auto_generated.aclr
sclr => ~NO_FANOUT~
empty <= scfifo_ls31:auto_generated.empty
full <= scfifo_ls31:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_ls31:auto_generated.usedw[0]
usedw[1] <= scfifo_ls31:auto_generated.usedw[1]
usedw[2] <= scfifo_ls31:auto_generated.usedw[2]
usedw[3] <= scfifo_ls31:auto_generated.usedw[3]
usedw[4] <= scfifo_ls31:auto_generated.usedw[4]
usedw[5] <= scfifo_ls31:auto_generated.usedw[5]
usedw[6] <= scfifo_ls31:auto_generated.usedw[6]


|sistem|fifo1b:f1b|scfifo:scfifo_component|scfifo_ls31:auto_generated
aclr => a_dpfifo_s241:dpfifo.aclr
clock => a_dpfifo_s241:dpfifo.clock
data[0] => a_dpfifo_s241:dpfifo.data[0]
data[1] => a_dpfifo_s241:dpfifo.data[1]
data[2] => a_dpfifo_s241:dpfifo.data[2]
data[3] => a_dpfifo_s241:dpfifo.data[3]
data[4] => a_dpfifo_s241:dpfifo.data[4]
data[5] => a_dpfifo_s241:dpfifo.data[5]
data[6] => a_dpfifo_s241:dpfifo.data[6]
data[7] => a_dpfifo_s241:dpfifo.data[7]
data[8] => a_dpfifo_s241:dpfifo.data[8]
data[9] => a_dpfifo_s241:dpfifo.data[9]
data[10] => a_dpfifo_s241:dpfifo.data[10]
data[11] => a_dpfifo_s241:dpfifo.data[11]
data[12] => a_dpfifo_s241:dpfifo.data[12]
data[13] => a_dpfifo_s241:dpfifo.data[13]
data[14] => a_dpfifo_s241:dpfifo.data[14]
data[15] => a_dpfifo_s241:dpfifo.data[15]
data[16] => a_dpfifo_s241:dpfifo.data[16]
data[17] => a_dpfifo_s241:dpfifo.data[17]
data[18] => a_dpfifo_s241:dpfifo.data[18]
data[19] => a_dpfifo_s241:dpfifo.data[19]
data[20] => a_dpfifo_s241:dpfifo.data[20]
data[21] => a_dpfifo_s241:dpfifo.data[21]
data[22] => a_dpfifo_s241:dpfifo.data[22]
data[23] => a_dpfifo_s241:dpfifo.data[23]
data[24] => a_dpfifo_s241:dpfifo.data[24]
data[25] => a_dpfifo_s241:dpfifo.data[25]
data[26] => a_dpfifo_s241:dpfifo.data[26]
data[27] => a_dpfifo_s241:dpfifo.data[27]
data[28] => a_dpfifo_s241:dpfifo.data[28]
data[29] => a_dpfifo_s241:dpfifo.data[29]
data[30] => a_dpfifo_s241:dpfifo.data[30]
data[31] => a_dpfifo_s241:dpfifo.data[31]
empty <= a_dpfifo_s241:dpfifo.empty
full <= a_dpfifo_s241:dpfifo.full
q[0] <= a_dpfifo_s241:dpfifo.q[0]
q[1] <= a_dpfifo_s241:dpfifo.q[1]
q[2] <= a_dpfifo_s241:dpfifo.q[2]
q[3] <= a_dpfifo_s241:dpfifo.q[3]
q[4] <= a_dpfifo_s241:dpfifo.q[4]
q[5] <= a_dpfifo_s241:dpfifo.q[5]
q[6] <= a_dpfifo_s241:dpfifo.q[6]
q[7] <= a_dpfifo_s241:dpfifo.q[7]
q[8] <= a_dpfifo_s241:dpfifo.q[8]
q[9] <= a_dpfifo_s241:dpfifo.q[9]
q[10] <= a_dpfifo_s241:dpfifo.q[10]
q[11] <= a_dpfifo_s241:dpfifo.q[11]
q[12] <= a_dpfifo_s241:dpfifo.q[12]
q[13] <= a_dpfifo_s241:dpfifo.q[13]
q[14] <= a_dpfifo_s241:dpfifo.q[14]
q[15] <= a_dpfifo_s241:dpfifo.q[15]
q[16] <= a_dpfifo_s241:dpfifo.q[16]
q[17] <= a_dpfifo_s241:dpfifo.q[17]
q[18] <= a_dpfifo_s241:dpfifo.q[18]
q[19] <= a_dpfifo_s241:dpfifo.q[19]
q[20] <= a_dpfifo_s241:dpfifo.q[20]
q[21] <= a_dpfifo_s241:dpfifo.q[21]
q[22] <= a_dpfifo_s241:dpfifo.q[22]
q[23] <= a_dpfifo_s241:dpfifo.q[23]
q[24] <= a_dpfifo_s241:dpfifo.q[24]
q[25] <= a_dpfifo_s241:dpfifo.q[25]
q[26] <= a_dpfifo_s241:dpfifo.q[26]
q[27] <= a_dpfifo_s241:dpfifo.q[27]
q[28] <= a_dpfifo_s241:dpfifo.q[28]
q[29] <= a_dpfifo_s241:dpfifo.q[29]
q[30] <= a_dpfifo_s241:dpfifo.q[30]
q[31] <= a_dpfifo_s241:dpfifo.q[31]
rdreq => a_dpfifo_s241:dpfifo.rreq
usedw[0] <= a_dpfifo_s241:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_s241:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_s241:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_s241:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_s241:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_s241:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_s241:dpfifo.usedw[6]
wrreq => a_dpfifo_s241:dpfifo.wreq


|sistem|fifo1b:f1b|scfifo:scfifo_component|scfifo_ls31:auto_generated|a_dpfifo_s241:dpfifo
aclr => a_fefifo_t7f:fifo_state.aclr
aclr => cntr_gjb:rd_ptr_count.aclr
aclr => cntr_gjb:wr_ptr.aclr
clock => a_fefifo_t7f:fifo_state.clock
clock => dpram_cv01:FIFOram.inclock
clock => dpram_cv01:FIFOram.outclock
clock => cntr_gjb:rd_ptr_count.clock
clock => cntr_gjb:wr_ptr.clock
data[0] => dpram_cv01:FIFOram.data[0]
data[1] => dpram_cv01:FIFOram.data[1]
data[2] => dpram_cv01:FIFOram.data[2]
data[3] => dpram_cv01:FIFOram.data[3]
data[4] => dpram_cv01:FIFOram.data[4]
data[5] => dpram_cv01:FIFOram.data[5]
data[6] => dpram_cv01:FIFOram.data[6]
data[7] => dpram_cv01:FIFOram.data[7]
data[8] => dpram_cv01:FIFOram.data[8]
data[9] => dpram_cv01:FIFOram.data[9]
data[10] => dpram_cv01:FIFOram.data[10]
data[11] => dpram_cv01:FIFOram.data[11]
data[12] => dpram_cv01:FIFOram.data[12]
data[13] => dpram_cv01:FIFOram.data[13]
data[14] => dpram_cv01:FIFOram.data[14]
data[15] => dpram_cv01:FIFOram.data[15]
data[16] => dpram_cv01:FIFOram.data[16]
data[17] => dpram_cv01:FIFOram.data[17]
data[18] => dpram_cv01:FIFOram.data[18]
data[19] => dpram_cv01:FIFOram.data[19]
data[20] => dpram_cv01:FIFOram.data[20]
data[21] => dpram_cv01:FIFOram.data[21]
data[22] => dpram_cv01:FIFOram.data[22]
data[23] => dpram_cv01:FIFOram.data[23]
data[24] => dpram_cv01:FIFOram.data[24]
data[25] => dpram_cv01:FIFOram.data[25]
data[26] => dpram_cv01:FIFOram.data[26]
data[27] => dpram_cv01:FIFOram.data[27]
data[28] => dpram_cv01:FIFOram.data[28]
data[29] => dpram_cv01:FIFOram.data[29]
data[30] => dpram_cv01:FIFOram.data[30]
data[31] => dpram_cv01:FIFOram.data[31]
empty <= a_fefifo_t7f:fifo_state.empty
full <= a_fefifo_t7f:fifo_state.full
q[0] <= dpram_cv01:FIFOram.q[0]
q[1] <= dpram_cv01:FIFOram.q[1]
q[2] <= dpram_cv01:FIFOram.q[2]
q[3] <= dpram_cv01:FIFOram.q[3]
q[4] <= dpram_cv01:FIFOram.q[4]
q[5] <= dpram_cv01:FIFOram.q[5]
q[6] <= dpram_cv01:FIFOram.q[6]
q[7] <= dpram_cv01:FIFOram.q[7]
q[8] <= dpram_cv01:FIFOram.q[8]
q[9] <= dpram_cv01:FIFOram.q[9]
q[10] <= dpram_cv01:FIFOram.q[10]
q[11] <= dpram_cv01:FIFOram.q[11]
q[12] <= dpram_cv01:FIFOram.q[12]
q[13] <= dpram_cv01:FIFOram.q[13]
q[14] <= dpram_cv01:FIFOram.q[14]
q[15] <= dpram_cv01:FIFOram.q[15]
q[16] <= dpram_cv01:FIFOram.q[16]
q[17] <= dpram_cv01:FIFOram.q[17]
q[18] <= dpram_cv01:FIFOram.q[18]
q[19] <= dpram_cv01:FIFOram.q[19]
q[20] <= dpram_cv01:FIFOram.q[20]
q[21] <= dpram_cv01:FIFOram.q[21]
q[22] <= dpram_cv01:FIFOram.q[22]
q[23] <= dpram_cv01:FIFOram.q[23]
q[24] <= dpram_cv01:FIFOram.q[24]
q[25] <= dpram_cv01:FIFOram.q[25]
q[26] <= dpram_cv01:FIFOram.q[26]
q[27] <= dpram_cv01:FIFOram.q[27]
q[28] <= dpram_cv01:FIFOram.q[28]
q[29] <= dpram_cv01:FIFOram.q[29]
q[30] <= dpram_cv01:FIFOram.q[30]
q[31] <= dpram_cv01:FIFOram.q[31]
rreq => a_fefifo_t7f:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_t7f:fifo_state.sclr
sclr => cntr_gjb:rd_ptr_count.sclr
sclr => cntr_gjb:wr_ptr.sclr
usedw[0] <= a_fefifo_t7f:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_t7f:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_t7f:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_t7f:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_t7f:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_t7f:fifo_state.usedw_out[5]
usedw[6] <= a_fefifo_t7f:fifo_state.usedw_out[6]
wreq => a_fefifo_t7f:fifo_state.wreq
wreq => valid_wreq.IN0


|sistem|fifo1b:f1b|scfifo:scfifo_component|scfifo_ls31:auto_generated|a_dpfifo_s241:dpfifo|a_fefifo_t7f:fifo_state
aclr => cntr_sj7:count_usedw.aclr
clock => cntr_sj7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => valid_rreq.IN0
sclr => cntr_sj7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[6] <= usedw[6].DB_MAX_OUTPUT_PORT_TYPE
wreq => valid_wreq.IN0


|sistem|fifo1b:f1b|scfifo:scfifo_component|scfifo_ls31:auto_generated|a_dpfifo_s241:dpfifo|a_fefifo_t7f:fifo_state|cntr_sj7:count_usedw
aclr => counter_reg_bit1a[6].ACLR
aclr => counter_reg_bit1a[5].ACLR
aclr => counter_reg_bit1a[4].ACLR
aclr => counter_reg_bit1a[3].ACLR
aclr => counter_reg_bit1a[2].ACLR
aclr => counter_reg_bit1a[1].ACLR
aclr => counter_reg_bit1a[0].ACLR
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB


|sistem|fifo1b:f1b|scfifo:scfifo_component|scfifo_ls31:auto_generated|a_dpfifo_s241:dpfifo|dpram_cv01:FIFOram
data[0] => altsyncram_6vj1:altsyncram2.data_a[0]
data[1] => altsyncram_6vj1:altsyncram2.data_a[1]
data[2] => altsyncram_6vj1:altsyncram2.data_a[2]
data[3] => altsyncram_6vj1:altsyncram2.data_a[3]
data[4] => altsyncram_6vj1:altsyncram2.data_a[4]
data[5] => altsyncram_6vj1:altsyncram2.data_a[5]
data[6] => altsyncram_6vj1:altsyncram2.data_a[6]
data[7] => altsyncram_6vj1:altsyncram2.data_a[7]
data[8] => altsyncram_6vj1:altsyncram2.data_a[8]
data[9] => altsyncram_6vj1:altsyncram2.data_a[9]
data[10] => altsyncram_6vj1:altsyncram2.data_a[10]
data[11] => altsyncram_6vj1:altsyncram2.data_a[11]
data[12] => altsyncram_6vj1:altsyncram2.data_a[12]
data[13] => altsyncram_6vj1:altsyncram2.data_a[13]
data[14] => altsyncram_6vj1:altsyncram2.data_a[14]
data[15] => altsyncram_6vj1:altsyncram2.data_a[15]
data[16] => altsyncram_6vj1:altsyncram2.data_a[16]
data[17] => altsyncram_6vj1:altsyncram2.data_a[17]
data[18] => altsyncram_6vj1:altsyncram2.data_a[18]
data[19] => altsyncram_6vj1:altsyncram2.data_a[19]
data[20] => altsyncram_6vj1:altsyncram2.data_a[20]
data[21] => altsyncram_6vj1:altsyncram2.data_a[21]
data[22] => altsyncram_6vj1:altsyncram2.data_a[22]
data[23] => altsyncram_6vj1:altsyncram2.data_a[23]
data[24] => altsyncram_6vj1:altsyncram2.data_a[24]
data[25] => altsyncram_6vj1:altsyncram2.data_a[25]
data[26] => altsyncram_6vj1:altsyncram2.data_a[26]
data[27] => altsyncram_6vj1:altsyncram2.data_a[27]
data[28] => altsyncram_6vj1:altsyncram2.data_a[28]
data[29] => altsyncram_6vj1:altsyncram2.data_a[29]
data[30] => altsyncram_6vj1:altsyncram2.data_a[30]
data[31] => altsyncram_6vj1:altsyncram2.data_a[31]
inclock => altsyncram_6vj1:altsyncram2.clock0
outclock => altsyncram_6vj1:altsyncram2.clock1
outclocken => altsyncram_6vj1:altsyncram2.clocken1
q[0] <= altsyncram_6vj1:altsyncram2.q_b[0]
q[1] <= altsyncram_6vj1:altsyncram2.q_b[1]
q[2] <= altsyncram_6vj1:altsyncram2.q_b[2]
q[3] <= altsyncram_6vj1:altsyncram2.q_b[3]
q[4] <= altsyncram_6vj1:altsyncram2.q_b[4]
q[5] <= altsyncram_6vj1:altsyncram2.q_b[5]
q[6] <= altsyncram_6vj1:altsyncram2.q_b[6]
q[7] <= altsyncram_6vj1:altsyncram2.q_b[7]
q[8] <= altsyncram_6vj1:altsyncram2.q_b[8]
q[9] <= altsyncram_6vj1:altsyncram2.q_b[9]
q[10] <= altsyncram_6vj1:altsyncram2.q_b[10]
q[11] <= altsyncram_6vj1:altsyncram2.q_b[11]
q[12] <= altsyncram_6vj1:altsyncram2.q_b[12]
q[13] <= altsyncram_6vj1:altsyncram2.q_b[13]
q[14] <= altsyncram_6vj1:altsyncram2.q_b[14]
q[15] <= altsyncram_6vj1:altsyncram2.q_b[15]
q[16] <= altsyncram_6vj1:altsyncram2.q_b[16]
q[17] <= altsyncram_6vj1:altsyncram2.q_b[17]
q[18] <= altsyncram_6vj1:altsyncram2.q_b[18]
q[19] <= altsyncram_6vj1:altsyncram2.q_b[19]
q[20] <= altsyncram_6vj1:altsyncram2.q_b[20]
q[21] <= altsyncram_6vj1:altsyncram2.q_b[21]
q[22] <= altsyncram_6vj1:altsyncram2.q_b[22]
q[23] <= altsyncram_6vj1:altsyncram2.q_b[23]
q[24] <= altsyncram_6vj1:altsyncram2.q_b[24]
q[25] <= altsyncram_6vj1:altsyncram2.q_b[25]
q[26] <= altsyncram_6vj1:altsyncram2.q_b[26]
q[27] <= altsyncram_6vj1:altsyncram2.q_b[27]
q[28] <= altsyncram_6vj1:altsyncram2.q_b[28]
q[29] <= altsyncram_6vj1:altsyncram2.q_b[29]
q[30] <= altsyncram_6vj1:altsyncram2.q_b[30]
q[31] <= altsyncram_6vj1:altsyncram2.q_b[31]
rdaddress[0] => altsyncram_6vj1:altsyncram2.address_b[0]
rdaddress[1] => altsyncram_6vj1:altsyncram2.address_b[1]
rdaddress[2] => altsyncram_6vj1:altsyncram2.address_b[2]
rdaddress[3] => altsyncram_6vj1:altsyncram2.address_b[3]
rdaddress[4] => altsyncram_6vj1:altsyncram2.address_b[4]
rdaddress[5] => altsyncram_6vj1:altsyncram2.address_b[5]
rdaddress[6] => altsyncram_6vj1:altsyncram2.address_b[6]
wraddress[0] => altsyncram_6vj1:altsyncram2.address_a[0]
wraddress[1] => altsyncram_6vj1:altsyncram2.address_a[1]
wraddress[2] => altsyncram_6vj1:altsyncram2.address_a[2]
wraddress[3] => altsyncram_6vj1:altsyncram2.address_a[3]
wraddress[4] => altsyncram_6vj1:altsyncram2.address_a[4]
wraddress[5] => altsyncram_6vj1:altsyncram2.address_a[5]
wraddress[6] => altsyncram_6vj1:altsyncram2.address_a[6]
wren => altsyncram_6vj1:altsyncram2.wren_a


|sistem|fifo1b:f1b|scfifo:scfifo_component|scfifo_ls31:auto_generated|a_dpfifo_s241:dpfifo|dpram_cv01:FIFOram|altsyncram_6vj1:altsyncram2
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[0] => ram_block3a16.PORTAADDR
address_a[0] => ram_block3a17.PORTAADDR
address_a[0] => ram_block3a18.PORTAADDR
address_a[0] => ram_block3a19.PORTAADDR
address_a[0] => ram_block3a20.PORTAADDR
address_a[0] => ram_block3a21.PORTAADDR
address_a[0] => ram_block3a22.PORTAADDR
address_a[0] => ram_block3a23.PORTAADDR
address_a[0] => ram_block3a24.PORTAADDR
address_a[0] => ram_block3a25.PORTAADDR
address_a[0] => ram_block3a26.PORTAADDR
address_a[0] => ram_block3a27.PORTAADDR
address_a[0] => ram_block3a28.PORTAADDR
address_a[0] => ram_block3a29.PORTAADDR
address_a[0] => ram_block3a30.PORTAADDR
address_a[0] => ram_block3a31.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[1] => ram_block3a16.PORTAADDR1
address_a[1] => ram_block3a17.PORTAADDR1
address_a[1] => ram_block3a18.PORTAADDR1
address_a[1] => ram_block3a19.PORTAADDR1
address_a[1] => ram_block3a20.PORTAADDR1
address_a[1] => ram_block3a21.PORTAADDR1
address_a[1] => ram_block3a22.PORTAADDR1
address_a[1] => ram_block3a23.PORTAADDR1
address_a[1] => ram_block3a24.PORTAADDR1
address_a[1] => ram_block3a25.PORTAADDR1
address_a[1] => ram_block3a26.PORTAADDR1
address_a[1] => ram_block3a27.PORTAADDR1
address_a[1] => ram_block3a28.PORTAADDR1
address_a[1] => ram_block3a29.PORTAADDR1
address_a[1] => ram_block3a30.PORTAADDR1
address_a[1] => ram_block3a31.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[2] => ram_block3a16.PORTAADDR2
address_a[2] => ram_block3a17.PORTAADDR2
address_a[2] => ram_block3a18.PORTAADDR2
address_a[2] => ram_block3a19.PORTAADDR2
address_a[2] => ram_block3a20.PORTAADDR2
address_a[2] => ram_block3a21.PORTAADDR2
address_a[2] => ram_block3a22.PORTAADDR2
address_a[2] => ram_block3a23.PORTAADDR2
address_a[2] => ram_block3a24.PORTAADDR2
address_a[2] => ram_block3a25.PORTAADDR2
address_a[2] => ram_block3a26.PORTAADDR2
address_a[2] => ram_block3a27.PORTAADDR2
address_a[2] => ram_block3a28.PORTAADDR2
address_a[2] => ram_block3a29.PORTAADDR2
address_a[2] => ram_block3a30.PORTAADDR2
address_a[2] => ram_block3a31.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[3] => ram_block3a16.PORTAADDR3
address_a[3] => ram_block3a17.PORTAADDR3
address_a[3] => ram_block3a18.PORTAADDR3
address_a[3] => ram_block3a19.PORTAADDR3
address_a[3] => ram_block3a20.PORTAADDR3
address_a[3] => ram_block3a21.PORTAADDR3
address_a[3] => ram_block3a22.PORTAADDR3
address_a[3] => ram_block3a23.PORTAADDR3
address_a[3] => ram_block3a24.PORTAADDR3
address_a[3] => ram_block3a25.PORTAADDR3
address_a[3] => ram_block3a26.PORTAADDR3
address_a[3] => ram_block3a27.PORTAADDR3
address_a[3] => ram_block3a28.PORTAADDR3
address_a[3] => ram_block3a29.PORTAADDR3
address_a[3] => ram_block3a30.PORTAADDR3
address_a[3] => ram_block3a31.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[4] => ram_block3a16.PORTAADDR4
address_a[4] => ram_block3a17.PORTAADDR4
address_a[4] => ram_block3a18.PORTAADDR4
address_a[4] => ram_block3a19.PORTAADDR4
address_a[4] => ram_block3a20.PORTAADDR4
address_a[4] => ram_block3a21.PORTAADDR4
address_a[4] => ram_block3a22.PORTAADDR4
address_a[4] => ram_block3a23.PORTAADDR4
address_a[4] => ram_block3a24.PORTAADDR4
address_a[4] => ram_block3a25.PORTAADDR4
address_a[4] => ram_block3a26.PORTAADDR4
address_a[4] => ram_block3a27.PORTAADDR4
address_a[4] => ram_block3a28.PORTAADDR4
address_a[4] => ram_block3a29.PORTAADDR4
address_a[4] => ram_block3a30.PORTAADDR4
address_a[4] => ram_block3a31.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[5] => ram_block3a16.PORTAADDR5
address_a[5] => ram_block3a17.PORTAADDR5
address_a[5] => ram_block3a18.PORTAADDR5
address_a[5] => ram_block3a19.PORTAADDR5
address_a[5] => ram_block3a20.PORTAADDR5
address_a[5] => ram_block3a21.PORTAADDR5
address_a[5] => ram_block3a22.PORTAADDR5
address_a[5] => ram_block3a23.PORTAADDR5
address_a[5] => ram_block3a24.PORTAADDR5
address_a[5] => ram_block3a25.PORTAADDR5
address_a[5] => ram_block3a26.PORTAADDR5
address_a[5] => ram_block3a27.PORTAADDR5
address_a[5] => ram_block3a28.PORTAADDR5
address_a[5] => ram_block3a29.PORTAADDR5
address_a[5] => ram_block3a30.PORTAADDR5
address_a[5] => ram_block3a31.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[6] => ram_block3a16.PORTAADDR6
address_a[6] => ram_block3a17.PORTAADDR6
address_a[6] => ram_block3a18.PORTAADDR6
address_a[6] => ram_block3a19.PORTAADDR6
address_a[6] => ram_block3a20.PORTAADDR6
address_a[6] => ram_block3a21.PORTAADDR6
address_a[6] => ram_block3a22.PORTAADDR6
address_a[6] => ram_block3a23.PORTAADDR6
address_a[6] => ram_block3a24.PORTAADDR6
address_a[6] => ram_block3a25.PORTAADDR6
address_a[6] => ram_block3a26.PORTAADDR6
address_a[6] => ram_block3a27.PORTAADDR6
address_a[6] => ram_block3a28.PORTAADDR6
address_a[6] => ram_block3a29.PORTAADDR6
address_a[6] => ram_block3a30.PORTAADDR6
address_a[6] => ram_block3a31.PORTAADDR6
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[0] => ram_block3a16.PORTBADDR
address_b[0] => ram_block3a17.PORTBADDR
address_b[0] => ram_block3a18.PORTBADDR
address_b[0] => ram_block3a19.PORTBADDR
address_b[0] => ram_block3a20.PORTBADDR
address_b[0] => ram_block3a21.PORTBADDR
address_b[0] => ram_block3a22.PORTBADDR
address_b[0] => ram_block3a23.PORTBADDR
address_b[0] => ram_block3a24.PORTBADDR
address_b[0] => ram_block3a25.PORTBADDR
address_b[0] => ram_block3a26.PORTBADDR
address_b[0] => ram_block3a27.PORTBADDR
address_b[0] => ram_block3a28.PORTBADDR
address_b[0] => ram_block3a29.PORTBADDR
address_b[0] => ram_block3a30.PORTBADDR
address_b[0] => ram_block3a31.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[1] => ram_block3a16.PORTBADDR1
address_b[1] => ram_block3a17.PORTBADDR1
address_b[1] => ram_block3a18.PORTBADDR1
address_b[1] => ram_block3a19.PORTBADDR1
address_b[1] => ram_block3a20.PORTBADDR1
address_b[1] => ram_block3a21.PORTBADDR1
address_b[1] => ram_block3a22.PORTBADDR1
address_b[1] => ram_block3a23.PORTBADDR1
address_b[1] => ram_block3a24.PORTBADDR1
address_b[1] => ram_block3a25.PORTBADDR1
address_b[1] => ram_block3a26.PORTBADDR1
address_b[1] => ram_block3a27.PORTBADDR1
address_b[1] => ram_block3a28.PORTBADDR1
address_b[1] => ram_block3a29.PORTBADDR1
address_b[1] => ram_block3a30.PORTBADDR1
address_b[1] => ram_block3a31.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[2] => ram_block3a16.PORTBADDR2
address_b[2] => ram_block3a17.PORTBADDR2
address_b[2] => ram_block3a18.PORTBADDR2
address_b[2] => ram_block3a19.PORTBADDR2
address_b[2] => ram_block3a20.PORTBADDR2
address_b[2] => ram_block3a21.PORTBADDR2
address_b[2] => ram_block3a22.PORTBADDR2
address_b[2] => ram_block3a23.PORTBADDR2
address_b[2] => ram_block3a24.PORTBADDR2
address_b[2] => ram_block3a25.PORTBADDR2
address_b[2] => ram_block3a26.PORTBADDR2
address_b[2] => ram_block3a27.PORTBADDR2
address_b[2] => ram_block3a28.PORTBADDR2
address_b[2] => ram_block3a29.PORTBADDR2
address_b[2] => ram_block3a30.PORTBADDR2
address_b[2] => ram_block3a31.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[3] => ram_block3a16.PORTBADDR3
address_b[3] => ram_block3a17.PORTBADDR3
address_b[3] => ram_block3a18.PORTBADDR3
address_b[3] => ram_block3a19.PORTBADDR3
address_b[3] => ram_block3a20.PORTBADDR3
address_b[3] => ram_block3a21.PORTBADDR3
address_b[3] => ram_block3a22.PORTBADDR3
address_b[3] => ram_block3a23.PORTBADDR3
address_b[3] => ram_block3a24.PORTBADDR3
address_b[3] => ram_block3a25.PORTBADDR3
address_b[3] => ram_block3a26.PORTBADDR3
address_b[3] => ram_block3a27.PORTBADDR3
address_b[3] => ram_block3a28.PORTBADDR3
address_b[3] => ram_block3a29.PORTBADDR3
address_b[3] => ram_block3a30.PORTBADDR3
address_b[3] => ram_block3a31.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[4] => ram_block3a16.PORTBADDR4
address_b[4] => ram_block3a17.PORTBADDR4
address_b[4] => ram_block3a18.PORTBADDR4
address_b[4] => ram_block3a19.PORTBADDR4
address_b[4] => ram_block3a20.PORTBADDR4
address_b[4] => ram_block3a21.PORTBADDR4
address_b[4] => ram_block3a22.PORTBADDR4
address_b[4] => ram_block3a23.PORTBADDR4
address_b[4] => ram_block3a24.PORTBADDR4
address_b[4] => ram_block3a25.PORTBADDR4
address_b[4] => ram_block3a26.PORTBADDR4
address_b[4] => ram_block3a27.PORTBADDR4
address_b[4] => ram_block3a28.PORTBADDR4
address_b[4] => ram_block3a29.PORTBADDR4
address_b[4] => ram_block3a30.PORTBADDR4
address_b[4] => ram_block3a31.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[5] => ram_block3a16.PORTBADDR5
address_b[5] => ram_block3a17.PORTBADDR5
address_b[5] => ram_block3a18.PORTBADDR5
address_b[5] => ram_block3a19.PORTBADDR5
address_b[5] => ram_block3a20.PORTBADDR5
address_b[5] => ram_block3a21.PORTBADDR5
address_b[5] => ram_block3a22.PORTBADDR5
address_b[5] => ram_block3a23.PORTBADDR5
address_b[5] => ram_block3a24.PORTBADDR5
address_b[5] => ram_block3a25.PORTBADDR5
address_b[5] => ram_block3a26.PORTBADDR5
address_b[5] => ram_block3a27.PORTBADDR5
address_b[5] => ram_block3a28.PORTBADDR5
address_b[5] => ram_block3a29.PORTBADDR5
address_b[5] => ram_block3a30.PORTBADDR5
address_b[5] => ram_block3a31.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[6] => ram_block3a16.PORTBADDR6
address_b[6] => ram_block3a17.PORTBADDR6
address_b[6] => ram_block3a18.PORTBADDR6
address_b[6] => ram_block3a19.PORTBADDR6
address_b[6] => ram_block3a20.PORTBADDR6
address_b[6] => ram_block3a21.PORTBADDR6
address_b[6] => ram_block3a22.PORTBADDR6
address_b[6] => ram_block3a23.PORTBADDR6
address_b[6] => ram_block3a24.PORTBADDR6
address_b[6] => ram_block3a25.PORTBADDR6
address_b[6] => ram_block3a26.PORTBADDR6
address_b[6] => ram_block3a27.PORTBADDR6
address_b[6] => ram_block3a28.PORTBADDR6
address_b[6] => ram_block3a29.PORTBADDR6
address_b[6] => ram_block3a30.PORTBADDR6
address_b[6] => ram_block3a31.PORTBADDR6
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clock0 => ram_block3a20.CLK0
clock0 => ram_block3a21.CLK0
clock0 => ram_block3a22.CLK0
clock0 => ram_block3a23.CLK0
clock0 => ram_block3a24.CLK0
clock0 => ram_block3a25.CLK0
clock0 => ram_block3a26.CLK0
clock0 => ram_block3a27.CLK0
clock0 => ram_block3a28.CLK0
clock0 => ram_block3a29.CLK0
clock0 => ram_block3a30.CLK0
clock0 => ram_block3a31.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
clock1 => ram_block3a16.CLK1
clock1 => ram_block3a17.CLK1
clock1 => ram_block3a18.CLK1
clock1 => ram_block3a19.CLK1
clock1 => ram_block3a20.CLK1
clock1 => ram_block3a21.CLK1
clock1 => ram_block3a22.CLK1
clock1 => ram_block3a23.CLK1
clock1 => ram_block3a24.CLK1
clock1 => ram_block3a25.CLK1
clock1 => ram_block3a26.CLK1
clock1 => ram_block3a27.CLK1
clock1 => ram_block3a28.CLK1
clock1 => ram_block3a29.CLK1
clock1 => ram_block3a30.CLK1
clock1 => ram_block3a31.CLK1
clocken1 => ram_block3a0.ENA1
clocken1 => ram_block3a1.ENA1
clocken1 => ram_block3a2.ENA1
clocken1 => ram_block3a3.ENA1
clocken1 => ram_block3a4.ENA1
clocken1 => ram_block3a5.ENA1
clocken1 => ram_block3a6.ENA1
clocken1 => ram_block3a7.ENA1
clocken1 => ram_block3a8.ENA1
clocken1 => ram_block3a9.ENA1
clocken1 => ram_block3a10.ENA1
clocken1 => ram_block3a11.ENA1
clocken1 => ram_block3a12.ENA1
clocken1 => ram_block3a13.ENA1
clocken1 => ram_block3a14.ENA1
clocken1 => ram_block3a15.ENA1
clocken1 => ram_block3a16.ENA1
clocken1 => ram_block3a17.ENA1
clocken1 => ram_block3a18.ENA1
clocken1 => ram_block3a19.ENA1
clocken1 => ram_block3a20.ENA1
clocken1 => ram_block3a21.ENA1
clocken1 => ram_block3a22.ENA1
clocken1 => ram_block3a23.ENA1
clocken1 => ram_block3a24.ENA1
clocken1 => ram_block3a25.ENA1
clocken1 => ram_block3a26.ENA1
clocken1 => ram_block3a27.ENA1
clocken1 => ram_block3a28.ENA1
clocken1 => ram_block3a29.ENA1
clocken1 => ram_block3a30.ENA1
clocken1 => ram_block3a31.ENA1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
data_a[16] => ram_block3a16.PORTADATAIN
data_a[17] => ram_block3a17.PORTADATAIN
data_a[18] => ram_block3a18.PORTADATAIN
data_a[19] => ram_block3a19.PORTADATAIN
data_a[20] => ram_block3a20.PORTADATAIN
data_a[21] => ram_block3a21.PORTADATAIN
data_a[22] => ram_block3a22.PORTADATAIN
data_a[23] => ram_block3a23.PORTADATAIN
data_a[24] => ram_block3a24.PORTADATAIN
data_a[25] => ram_block3a25.PORTADATAIN
data_a[26] => ram_block3a26.PORTADATAIN
data_a[27] => ram_block3a27.PORTADATAIN
data_a[28] => ram_block3a28.PORTADATAIN
data_a[29] => ram_block3a29.PORTADATAIN
data_a[30] => ram_block3a30.PORTADATAIN
data_a[31] => ram_block3a31.PORTADATAIN
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
q_b[16] <= ram_block3a16.PORTBDATAOUT
q_b[17] <= ram_block3a17.PORTBDATAOUT
q_b[18] <= ram_block3a18.PORTBDATAOUT
q_b[19] <= ram_block3a19.PORTBDATAOUT
q_b[20] <= ram_block3a20.PORTBDATAOUT
q_b[21] <= ram_block3a21.PORTBDATAOUT
q_b[22] <= ram_block3a22.PORTBDATAOUT
q_b[23] <= ram_block3a23.PORTBDATAOUT
q_b[24] <= ram_block3a24.PORTBDATAOUT
q_b[25] <= ram_block3a25.PORTBDATAOUT
q_b[26] <= ram_block3a26.PORTBDATAOUT
q_b[27] <= ram_block3a27.PORTBDATAOUT
q_b[28] <= ram_block3a28.PORTBDATAOUT
q_b[29] <= ram_block3a29.PORTBDATAOUT
q_b[30] <= ram_block3a30.PORTBDATAOUT
q_b[31] <= ram_block3a31.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a0.ENA0
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a1.ENA0
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a2.ENA0
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a3.ENA0
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a4.ENA0
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a5.ENA0
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a6.ENA0
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a7.ENA0
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a8.ENA0
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a9.ENA0
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a10.ENA0
wren_a => ram_block3a11.PORTAWE
wren_a => ram_block3a11.ENA0
wren_a => ram_block3a12.PORTAWE
wren_a => ram_block3a12.ENA0
wren_a => ram_block3a13.PORTAWE
wren_a => ram_block3a13.ENA0
wren_a => ram_block3a14.PORTAWE
wren_a => ram_block3a14.ENA0
wren_a => ram_block3a15.PORTAWE
wren_a => ram_block3a15.ENA0
wren_a => ram_block3a16.PORTAWE
wren_a => ram_block3a16.ENA0
wren_a => ram_block3a17.PORTAWE
wren_a => ram_block3a17.ENA0
wren_a => ram_block3a18.PORTAWE
wren_a => ram_block3a18.ENA0
wren_a => ram_block3a19.PORTAWE
wren_a => ram_block3a19.ENA0
wren_a => ram_block3a20.PORTAWE
wren_a => ram_block3a20.ENA0
wren_a => ram_block3a21.PORTAWE
wren_a => ram_block3a21.ENA0
wren_a => ram_block3a22.PORTAWE
wren_a => ram_block3a22.ENA0
wren_a => ram_block3a23.PORTAWE
wren_a => ram_block3a23.ENA0
wren_a => ram_block3a24.PORTAWE
wren_a => ram_block3a24.ENA0
wren_a => ram_block3a25.PORTAWE
wren_a => ram_block3a25.ENA0
wren_a => ram_block3a26.PORTAWE
wren_a => ram_block3a26.ENA0
wren_a => ram_block3a27.PORTAWE
wren_a => ram_block3a27.ENA0
wren_a => ram_block3a28.PORTAWE
wren_a => ram_block3a28.ENA0
wren_a => ram_block3a29.PORTAWE
wren_a => ram_block3a29.ENA0
wren_a => ram_block3a30.PORTAWE
wren_a => ram_block3a30.ENA0
wren_a => ram_block3a31.PORTAWE
wren_a => ram_block3a31.ENA0


|sistem|fifo1b:f1b|scfifo:scfifo_component|scfifo_ls31:auto_generated|a_dpfifo_s241:dpfifo|cntr_gjb:rd_ptr_count
aclr => counter_reg_bit4a[6].ACLR
aclr => counter_reg_bit4a[5].ACLR
aclr => counter_reg_bit4a[4].ACLR
aclr => counter_reg_bit4a[3].ACLR
aclr => counter_reg_bit4a[2].ACLR
aclr => counter_reg_bit4a[1].ACLR
aclr => counter_reg_bit4a[0].ACLR
clock => counter_reg_bit4a[6].CLK
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT
q[6] <= counter_reg_bit4a[6].REGOUT


|sistem|fifo1b:f1b|scfifo:scfifo_component|scfifo_ls31:auto_generated|a_dpfifo_s241:dpfifo|cntr_gjb:wr_ptr
aclr => counter_reg_bit4a[6].ACLR
aclr => counter_reg_bit4a[5].ACLR
aclr => counter_reg_bit4a[4].ACLR
aclr => counter_reg_bit4a[3].ACLR
aclr => counter_reg_bit4a[2].ACLR
aclr => counter_reg_bit4a[1].ACLR
aclr => counter_reg_bit4a[0].ACLR
clock => counter_reg_bit4a[6].CLK
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT
q[6] <= counter_reg_bit4a[6].REGOUT


|sistem|muxFIFO:mf
sel => outmuxFIFO~31.OUTPUTSELECT
sel => outmuxFIFO~30.OUTPUTSELECT
sel => outmuxFIFO~29.OUTPUTSELECT
sel => outmuxFIFO~28.OUTPUTSELECT
sel => outmuxFIFO~27.OUTPUTSELECT
sel => outmuxFIFO~26.OUTPUTSELECT
sel => outmuxFIFO~25.OUTPUTSELECT
sel => outmuxFIFO~24.OUTPUTSELECT
sel => outmuxFIFO~23.OUTPUTSELECT
sel => outmuxFIFO~22.OUTPUTSELECT
sel => outmuxFIFO~21.OUTPUTSELECT
sel => outmuxFIFO~20.OUTPUTSELECT
sel => outmuxFIFO~19.OUTPUTSELECT
sel => outmuxFIFO~18.OUTPUTSELECT
sel => outmuxFIFO~17.OUTPUTSELECT
sel => outmuxFIFO~16.OUTPUTSELECT
sel => outmuxFIFO~15.OUTPUTSELECT
sel => outmuxFIFO~14.OUTPUTSELECT
sel => outmuxFIFO~13.OUTPUTSELECT
sel => outmuxFIFO~12.OUTPUTSELECT
sel => outmuxFIFO~11.OUTPUTSELECT
sel => outmuxFIFO~10.OUTPUTSELECT
sel => outmuxFIFO~9.OUTPUTSELECT
sel => outmuxFIFO~8.OUTPUTSELECT
sel => outmuxFIFO~7.OUTPUTSELECT
sel => outmuxFIFO~6.OUTPUTSELECT
sel => outmuxFIFO~5.OUTPUTSELECT
sel => outmuxFIFO~4.OUTPUTSELECT
sel => outmuxFIFO~3.OUTPUTSELECT
sel => outmuxFIFO~2.OUTPUTSELECT
sel => outmuxFIFO~1.OUTPUTSELECT
sel => outmuxFIFO~0.OUTPUTSELECT
in1A[0] => outmuxFIFO~31.DATAA
in1A[1] => outmuxFIFO~30.DATAA
in1A[2] => outmuxFIFO~29.DATAA
in1A[3] => outmuxFIFO~28.DATAA
in1A[4] => outmuxFIFO~27.DATAA
in1A[5] => outmuxFIFO~26.DATAA
in1A[6] => outmuxFIFO~25.DATAA
in1A[7] => outmuxFIFO~24.DATAA
in1A[8] => outmuxFIFO~23.DATAA
in1A[9] => outmuxFIFO~22.DATAA
in1A[10] => outmuxFIFO~21.DATAA
in1A[11] => outmuxFIFO~20.DATAA
in1A[12] => outmuxFIFO~19.DATAA
in1A[13] => outmuxFIFO~18.DATAA
in1A[14] => outmuxFIFO~17.DATAA
in1A[15] => outmuxFIFO~16.DATAA
in1A[16] => outmuxFIFO~15.DATAA
in1A[17] => outmuxFIFO~14.DATAA
in1A[18] => outmuxFIFO~13.DATAA
in1A[19] => outmuxFIFO~12.DATAA
in1A[20] => outmuxFIFO~11.DATAA
in1A[21] => outmuxFIFO~10.DATAA
in1A[22] => outmuxFIFO~9.DATAA
in1A[23] => outmuxFIFO~8.DATAA
in1A[24] => outmuxFIFO~7.DATAA
in1A[25] => outmuxFIFO~6.DATAA
in1A[26] => outmuxFIFO~5.DATAA
in1A[27] => outmuxFIFO~4.DATAA
in1A[28] => outmuxFIFO~3.DATAA
in1A[29] => outmuxFIFO~2.DATAA
in1A[30] => outmuxFIFO~1.DATAA
in1A[31] => outmuxFIFO~0.DATAA
in1B[0] => outmuxFIFO~31.DATAB
in1B[1] => outmuxFIFO~30.DATAB
in1B[2] => outmuxFIFO~29.DATAB
in1B[3] => outmuxFIFO~28.DATAB
in1B[4] => outmuxFIFO~27.DATAB
in1B[5] => outmuxFIFO~26.DATAB
in1B[6] => outmuxFIFO~25.DATAB
in1B[7] => outmuxFIFO~24.DATAB
in1B[8] => outmuxFIFO~23.DATAB
in1B[9] => outmuxFIFO~22.DATAB
in1B[10] => outmuxFIFO~21.DATAB
in1B[11] => outmuxFIFO~20.DATAB
in1B[12] => outmuxFIFO~19.DATAB
in1B[13] => outmuxFIFO~18.DATAB
in1B[14] => outmuxFIFO~17.DATAB
in1B[15] => outmuxFIFO~16.DATAB
in1B[16] => outmuxFIFO~15.DATAB
in1B[17] => outmuxFIFO~14.DATAB
in1B[18] => outmuxFIFO~13.DATAB
in1B[19] => outmuxFIFO~12.DATAB
in1B[20] => outmuxFIFO~11.DATAB
in1B[21] => outmuxFIFO~10.DATAB
in1B[22] => outmuxFIFO~9.DATAB
in1B[23] => outmuxFIFO~8.DATAB
in1B[24] => outmuxFIFO~7.DATAB
in1B[25] => outmuxFIFO~6.DATAB
in1B[26] => outmuxFIFO~5.DATAB
in1B[27] => outmuxFIFO~4.DATAB
in1B[28] => outmuxFIFO~3.DATAB
in1B[29] => outmuxFIFO~2.DATAB
in1B[30] => outmuxFIFO~1.DATAB
in1B[31] => outmuxFIFO~0.DATAB
outmuxFIFO[0] <= outmuxFIFO~31.DB_MAX_OUTPUT_PORT_TYPE
outmuxFIFO[1] <= outmuxFIFO~30.DB_MAX_OUTPUT_PORT_TYPE
outmuxFIFO[2] <= outmuxFIFO~29.DB_MAX_OUTPUT_PORT_TYPE
outmuxFIFO[3] <= outmuxFIFO~28.DB_MAX_OUTPUT_PORT_TYPE
outmuxFIFO[4] <= outmuxFIFO~27.DB_MAX_OUTPUT_PORT_TYPE
outmuxFIFO[5] <= outmuxFIFO~26.DB_MAX_OUTPUT_PORT_TYPE
outmuxFIFO[6] <= outmuxFIFO~25.DB_MAX_OUTPUT_PORT_TYPE
outmuxFIFO[7] <= outmuxFIFO~24.DB_MAX_OUTPUT_PORT_TYPE
outmuxFIFO[8] <= outmuxFIFO~23.DB_MAX_OUTPUT_PORT_TYPE
outmuxFIFO[9] <= outmuxFIFO~22.DB_MAX_OUTPUT_PORT_TYPE
outmuxFIFO[10] <= outmuxFIFO~21.DB_MAX_OUTPUT_PORT_TYPE
outmuxFIFO[11] <= outmuxFIFO~20.DB_MAX_OUTPUT_PORT_TYPE
outmuxFIFO[12] <= outmuxFIFO~19.DB_MAX_OUTPUT_PORT_TYPE
outmuxFIFO[13] <= outmuxFIFO~18.DB_MAX_OUTPUT_PORT_TYPE
outmuxFIFO[14] <= outmuxFIFO~17.DB_MAX_OUTPUT_PORT_TYPE
outmuxFIFO[15] <= outmuxFIFO~16.DB_MAX_OUTPUT_PORT_TYPE
outmuxFIFO[16] <= outmuxFIFO~15.DB_MAX_OUTPUT_PORT_TYPE
outmuxFIFO[17] <= outmuxFIFO~14.DB_MAX_OUTPUT_PORT_TYPE
outmuxFIFO[18] <= outmuxFIFO~13.DB_MAX_OUTPUT_PORT_TYPE
outmuxFIFO[19] <= outmuxFIFO~12.DB_MAX_OUTPUT_PORT_TYPE
outmuxFIFO[20] <= outmuxFIFO~11.DB_MAX_OUTPUT_PORT_TYPE
outmuxFIFO[21] <= outmuxFIFO~10.DB_MAX_OUTPUT_PORT_TYPE
outmuxFIFO[22] <= outmuxFIFO~9.DB_MAX_OUTPUT_PORT_TYPE
outmuxFIFO[23] <= outmuxFIFO~8.DB_MAX_OUTPUT_PORT_TYPE
outmuxFIFO[24] <= outmuxFIFO~7.DB_MAX_OUTPUT_PORT_TYPE
outmuxFIFO[25] <= outmuxFIFO~6.DB_MAX_OUTPUT_PORT_TYPE
outmuxFIFO[26] <= outmuxFIFO~5.DB_MAX_OUTPUT_PORT_TYPE
outmuxFIFO[27] <= outmuxFIFO~4.DB_MAX_OUTPUT_PORT_TYPE
outmuxFIFO[28] <= outmuxFIFO~3.DB_MAX_OUTPUT_PORT_TYPE
outmuxFIFO[29] <= outmuxFIFO~2.DB_MAX_OUTPUT_PORT_TYPE
outmuxFIFO[30] <= outmuxFIFO~1.DB_MAX_OUTPUT_PORT_TYPE
outmuxFIFO[31] <= outmuxFIFO~0.DB_MAX_OUTPUT_PORT_TYPE


|sistem|fifo3Re:f3re
aclr => aclr~0.IN1
clock => clock~0.IN1
data[0] => data[0]~15.IN1
data[1] => data[1]~14.IN1
data[2] => data[2]~13.IN1
data[3] => data[3]~12.IN1
data[4] => data[4]~11.IN1
data[5] => data[5]~10.IN1
data[6] => data[6]~9.IN1
data[7] => data[7]~8.IN1
data[8] => data[8]~7.IN1
data[9] => data[9]~6.IN1
data[10] => data[10]~5.IN1
data[11] => data[11]~4.IN1
data[12] => data[12]~3.IN1
data[13] => data[13]~2.IN1
data[14] => data[14]~1.IN1
data[15] => data[15]~0.IN1
rdreq => rdreq~0.IN1
wrreq => wrreq~0.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
q[8] <= scfifo:scfifo_component.q
q[9] <= scfifo:scfifo_component.q
q[10] <= scfifo:scfifo_component.q
q[11] <= scfifo:scfifo_component.q
q[12] <= scfifo:scfifo_component.q
q[13] <= scfifo:scfifo_component.q
q[14] <= scfifo:scfifo_component.q
q[15] <= scfifo:scfifo_component.q
usedw[0] <= scfifo:scfifo_component.usedw
usedw[1] <= scfifo:scfifo_component.usedw
usedw[2] <= scfifo:scfifo_component.usedw
usedw[3] <= scfifo:scfifo_component.usedw
usedw[4] <= scfifo:scfifo_component.usedw
usedw[5] <= scfifo:scfifo_component.usedw
usedw[6] <= scfifo:scfifo_component.usedw


|sistem|fifo3Re:f3re|scfifo:scfifo_component
data[0] => scfifo_ns31:auto_generated.data[0]
data[1] => scfifo_ns31:auto_generated.data[1]
data[2] => scfifo_ns31:auto_generated.data[2]
data[3] => scfifo_ns31:auto_generated.data[3]
data[4] => scfifo_ns31:auto_generated.data[4]
data[5] => scfifo_ns31:auto_generated.data[5]
data[6] => scfifo_ns31:auto_generated.data[6]
data[7] => scfifo_ns31:auto_generated.data[7]
data[8] => scfifo_ns31:auto_generated.data[8]
data[9] => scfifo_ns31:auto_generated.data[9]
data[10] => scfifo_ns31:auto_generated.data[10]
data[11] => scfifo_ns31:auto_generated.data[11]
data[12] => scfifo_ns31:auto_generated.data[12]
data[13] => scfifo_ns31:auto_generated.data[13]
data[14] => scfifo_ns31:auto_generated.data[14]
data[15] => scfifo_ns31:auto_generated.data[15]
q[0] <= scfifo_ns31:auto_generated.q[0]
q[1] <= scfifo_ns31:auto_generated.q[1]
q[2] <= scfifo_ns31:auto_generated.q[2]
q[3] <= scfifo_ns31:auto_generated.q[3]
q[4] <= scfifo_ns31:auto_generated.q[4]
q[5] <= scfifo_ns31:auto_generated.q[5]
q[6] <= scfifo_ns31:auto_generated.q[6]
q[7] <= scfifo_ns31:auto_generated.q[7]
q[8] <= scfifo_ns31:auto_generated.q[8]
q[9] <= scfifo_ns31:auto_generated.q[9]
q[10] <= scfifo_ns31:auto_generated.q[10]
q[11] <= scfifo_ns31:auto_generated.q[11]
q[12] <= scfifo_ns31:auto_generated.q[12]
q[13] <= scfifo_ns31:auto_generated.q[13]
q[14] <= scfifo_ns31:auto_generated.q[14]
q[15] <= scfifo_ns31:auto_generated.q[15]
wrreq => scfifo_ns31:auto_generated.wrreq
rdreq => scfifo_ns31:auto_generated.rdreq
clock => scfifo_ns31:auto_generated.clock
aclr => scfifo_ns31:auto_generated.aclr
sclr => ~NO_FANOUT~
empty <= scfifo_ns31:auto_generated.empty
full <= scfifo_ns31:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_ns31:auto_generated.usedw[0]
usedw[1] <= scfifo_ns31:auto_generated.usedw[1]
usedw[2] <= scfifo_ns31:auto_generated.usedw[2]
usedw[3] <= scfifo_ns31:auto_generated.usedw[3]
usedw[4] <= scfifo_ns31:auto_generated.usedw[4]
usedw[5] <= scfifo_ns31:auto_generated.usedw[5]
usedw[6] <= scfifo_ns31:auto_generated.usedw[6]


|sistem|fifo3Re:f3re|scfifo:scfifo_component|scfifo_ns31:auto_generated
aclr => a_dpfifo_u241:dpfifo.aclr
clock => a_dpfifo_u241:dpfifo.clock
data[0] => a_dpfifo_u241:dpfifo.data[0]
data[1] => a_dpfifo_u241:dpfifo.data[1]
data[2] => a_dpfifo_u241:dpfifo.data[2]
data[3] => a_dpfifo_u241:dpfifo.data[3]
data[4] => a_dpfifo_u241:dpfifo.data[4]
data[5] => a_dpfifo_u241:dpfifo.data[5]
data[6] => a_dpfifo_u241:dpfifo.data[6]
data[7] => a_dpfifo_u241:dpfifo.data[7]
data[8] => a_dpfifo_u241:dpfifo.data[8]
data[9] => a_dpfifo_u241:dpfifo.data[9]
data[10] => a_dpfifo_u241:dpfifo.data[10]
data[11] => a_dpfifo_u241:dpfifo.data[11]
data[12] => a_dpfifo_u241:dpfifo.data[12]
data[13] => a_dpfifo_u241:dpfifo.data[13]
data[14] => a_dpfifo_u241:dpfifo.data[14]
data[15] => a_dpfifo_u241:dpfifo.data[15]
empty <= a_dpfifo_u241:dpfifo.empty
full <= a_dpfifo_u241:dpfifo.full
q[0] <= a_dpfifo_u241:dpfifo.q[0]
q[1] <= a_dpfifo_u241:dpfifo.q[1]
q[2] <= a_dpfifo_u241:dpfifo.q[2]
q[3] <= a_dpfifo_u241:dpfifo.q[3]
q[4] <= a_dpfifo_u241:dpfifo.q[4]
q[5] <= a_dpfifo_u241:dpfifo.q[5]
q[6] <= a_dpfifo_u241:dpfifo.q[6]
q[7] <= a_dpfifo_u241:dpfifo.q[7]
q[8] <= a_dpfifo_u241:dpfifo.q[8]
q[9] <= a_dpfifo_u241:dpfifo.q[9]
q[10] <= a_dpfifo_u241:dpfifo.q[10]
q[11] <= a_dpfifo_u241:dpfifo.q[11]
q[12] <= a_dpfifo_u241:dpfifo.q[12]
q[13] <= a_dpfifo_u241:dpfifo.q[13]
q[14] <= a_dpfifo_u241:dpfifo.q[14]
q[15] <= a_dpfifo_u241:dpfifo.q[15]
rdreq => a_dpfifo_u241:dpfifo.rreq
usedw[0] <= a_dpfifo_u241:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_u241:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_u241:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_u241:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_u241:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_u241:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_u241:dpfifo.usedw[6]
wrreq => a_dpfifo_u241:dpfifo.wreq


|sistem|fifo3Re:f3re|scfifo:scfifo_component|scfifo_ns31:auto_generated|a_dpfifo_u241:dpfifo
aclr => a_fefifo_t7f:fifo_state.aclr
aclr => cntr_gjb:rd_ptr_count.aclr
aclr => cntr_gjb:wr_ptr.aclr
clock => a_fefifo_t7f:fifo_state.clock
clock => dpram_ev01:FIFOram.inclock
clock => dpram_ev01:FIFOram.outclock
clock => cntr_gjb:rd_ptr_count.clock
clock => cntr_gjb:wr_ptr.clock
data[0] => dpram_ev01:FIFOram.data[0]
data[1] => dpram_ev01:FIFOram.data[1]
data[2] => dpram_ev01:FIFOram.data[2]
data[3] => dpram_ev01:FIFOram.data[3]
data[4] => dpram_ev01:FIFOram.data[4]
data[5] => dpram_ev01:FIFOram.data[5]
data[6] => dpram_ev01:FIFOram.data[6]
data[7] => dpram_ev01:FIFOram.data[7]
data[8] => dpram_ev01:FIFOram.data[8]
data[9] => dpram_ev01:FIFOram.data[9]
data[10] => dpram_ev01:FIFOram.data[10]
data[11] => dpram_ev01:FIFOram.data[11]
data[12] => dpram_ev01:FIFOram.data[12]
data[13] => dpram_ev01:FIFOram.data[13]
data[14] => dpram_ev01:FIFOram.data[14]
data[15] => dpram_ev01:FIFOram.data[15]
empty <= a_fefifo_t7f:fifo_state.empty
full <= a_fefifo_t7f:fifo_state.full
q[0] <= dpram_ev01:FIFOram.q[0]
q[1] <= dpram_ev01:FIFOram.q[1]
q[2] <= dpram_ev01:FIFOram.q[2]
q[3] <= dpram_ev01:FIFOram.q[3]
q[4] <= dpram_ev01:FIFOram.q[4]
q[5] <= dpram_ev01:FIFOram.q[5]
q[6] <= dpram_ev01:FIFOram.q[6]
q[7] <= dpram_ev01:FIFOram.q[7]
q[8] <= dpram_ev01:FIFOram.q[8]
q[9] <= dpram_ev01:FIFOram.q[9]
q[10] <= dpram_ev01:FIFOram.q[10]
q[11] <= dpram_ev01:FIFOram.q[11]
q[12] <= dpram_ev01:FIFOram.q[12]
q[13] <= dpram_ev01:FIFOram.q[13]
q[14] <= dpram_ev01:FIFOram.q[14]
q[15] <= dpram_ev01:FIFOram.q[15]
rreq => a_fefifo_t7f:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_t7f:fifo_state.sclr
sclr => cntr_gjb:rd_ptr_count.sclr
sclr => cntr_gjb:wr_ptr.sclr
usedw[0] <= a_fefifo_t7f:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_t7f:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_t7f:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_t7f:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_t7f:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_t7f:fifo_state.usedw_out[5]
usedw[6] <= a_fefifo_t7f:fifo_state.usedw_out[6]
wreq => a_fefifo_t7f:fifo_state.wreq
wreq => valid_wreq.IN0


|sistem|fifo3Re:f3re|scfifo:scfifo_component|scfifo_ns31:auto_generated|a_dpfifo_u241:dpfifo|a_fefifo_t7f:fifo_state
aclr => cntr_sj7:count_usedw.aclr
clock => cntr_sj7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => valid_rreq.IN0
sclr => cntr_sj7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[6] <= usedw[6].DB_MAX_OUTPUT_PORT_TYPE
wreq => valid_wreq.IN0


|sistem|fifo3Re:f3re|scfifo:scfifo_component|scfifo_ns31:auto_generated|a_dpfifo_u241:dpfifo|a_fefifo_t7f:fifo_state|cntr_sj7:count_usedw
aclr => counter_reg_bit1a[6].ACLR
aclr => counter_reg_bit1a[5].ACLR
aclr => counter_reg_bit1a[4].ACLR
aclr => counter_reg_bit1a[3].ACLR
aclr => counter_reg_bit1a[2].ACLR
aclr => counter_reg_bit1a[1].ACLR
aclr => counter_reg_bit1a[0].ACLR
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB


|sistem|fifo3Re:f3re|scfifo:scfifo_component|scfifo_ns31:auto_generated|a_dpfifo_u241:dpfifo|dpram_ev01:FIFOram
data[0] => altsyncram_7vj1:altsyncram1.data_a[0]
data[1] => altsyncram_7vj1:altsyncram1.data_a[1]
data[2] => altsyncram_7vj1:altsyncram1.data_a[2]
data[3] => altsyncram_7vj1:altsyncram1.data_a[3]
data[4] => altsyncram_7vj1:altsyncram1.data_a[4]
data[5] => altsyncram_7vj1:altsyncram1.data_a[5]
data[6] => altsyncram_7vj1:altsyncram1.data_a[6]
data[7] => altsyncram_7vj1:altsyncram1.data_a[7]
data[8] => altsyncram_7vj1:altsyncram1.data_a[8]
data[9] => altsyncram_7vj1:altsyncram1.data_a[9]
data[10] => altsyncram_7vj1:altsyncram1.data_a[10]
data[11] => altsyncram_7vj1:altsyncram1.data_a[11]
data[12] => altsyncram_7vj1:altsyncram1.data_a[12]
data[13] => altsyncram_7vj1:altsyncram1.data_a[13]
data[14] => altsyncram_7vj1:altsyncram1.data_a[14]
data[15] => altsyncram_7vj1:altsyncram1.data_a[15]
inclock => altsyncram_7vj1:altsyncram1.clock0
outclock => altsyncram_7vj1:altsyncram1.clock1
outclocken => altsyncram_7vj1:altsyncram1.clocken1
q[0] <= altsyncram_7vj1:altsyncram1.q_b[0]
q[1] <= altsyncram_7vj1:altsyncram1.q_b[1]
q[2] <= altsyncram_7vj1:altsyncram1.q_b[2]
q[3] <= altsyncram_7vj1:altsyncram1.q_b[3]
q[4] <= altsyncram_7vj1:altsyncram1.q_b[4]
q[5] <= altsyncram_7vj1:altsyncram1.q_b[5]
q[6] <= altsyncram_7vj1:altsyncram1.q_b[6]
q[7] <= altsyncram_7vj1:altsyncram1.q_b[7]
q[8] <= altsyncram_7vj1:altsyncram1.q_b[8]
q[9] <= altsyncram_7vj1:altsyncram1.q_b[9]
q[10] <= altsyncram_7vj1:altsyncram1.q_b[10]
q[11] <= altsyncram_7vj1:altsyncram1.q_b[11]
q[12] <= altsyncram_7vj1:altsyncram1.q_b[12]
q[13] <= altsyncram_7vj1:altsyncram1.q_b[13]
q[14] <= altsyncram_7vj1:altsyncram1.q_b[14]
q[15] <= altsyncram_7vj1:altsyncram1.q_b[15]
rdaddress[0] => altsyncram_7vj1:altsyncram1.address_b[0]
rdaddress[1] => altsyncram_7vj1:altsyncram1.address_b[1]
rdaddress[2] => altsyncram_7vj1:altsyncram1.address_b[2]
rdaddress[3] => altsyncram_7vj1:altsyncram1.address_b[3]
rdaddress[4] => altsyncram_7vj1:altsyncram1.address_b[4]
rdaddress[5] => altsyncram_7vj1:altsyncram1.address_b[5]
rdaddress[6] => altsyncram_7vj1:altsyncram1.address_b[6]
wraddress[0] => altsyncram_7vj1:altsyncram1.address_a[0]
wraddress[1] => altsyncram_7vj1:altsyncram1.address_a[1]
wraddress[2] => altsyncram_7vj1:altsyncram1.address_a[2]
wraddress[3] => altsyncram_7vj1:altsyncram1.address_a[3]
wraddress[4] => altsyncram_7vj1:altsyncram1.address_a[4]
wraddress[5] => altsyncram_7vj1:altsyncram1.address_a[5]
wraddress[6] => altsyncram_7vj1:altsyncram1.address_a[6]
wren => altsyncram_7vj1:altsyncram1.wren_a


|sistem|fifo3Re:f3re|scfifo:scfifo_component|scfifo_ns31:auto_generated|a_dpfifo_u241:dpfifo|dpram_ev01:FIFOram|altsyncram_7vj1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[0] => ram_block2a8.PORTAADDR
address_a[0] => ram_block2a9.PORTAADDR
address_a[0] => ram_block2a10.PORTAADDR
address_a[0] => ram_block2a11.PORTAADDR
address_a[0] => ram_block2a12.PORTAADDR
address_a[0] => ram_block2a13.PORTAADDR
address_a[0] => ram_block2a14.PORTAADDR
address_a[0] => ram_block2a15.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[1] => ram_block2a8.PORTAADDR1
address_a[1] => ram_block2a9.PORTAADDR1
address_a[1] => ram_block2a10.PORTAADDR1
address_a[1] => ram_block2a11.PORTAADDR1
address_a[1] => ram_block2a12.PORTAADDR1
address_a[1] => ram_block2a13.PORTAADDR1
address_a[1] => ram_block2a14.PORTAADDR1
address_a[1] => ram_block2a15.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[2] => ram_block2a8.PORTAADDR2
address_a[2] => ram_block2a9.PORTAADDR2
address_a[2] => ram_block2a10.PORTAADDR2
address_a[2] => ram_block2a11.PORTAADDR2
address_a[2] => ram_block2a12.PORTAADDR2
address_a[2] => ram_block2a13.PORTAADDR2
address_a[2] => ram_block2a14.PORTAADDR2
address_a[2] => ram_block2a15.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[3] => ram_block2a8.PORTAADDR3
address_a[3] => ram_block2a9.PORTAADDR3
address_a[3] => ram_block2a10.PORTAADDR3
address_a[3] => ram_block2a11.PORTAADDR3
address_a[3] => ram_block2a12.PORTAADDR3
address_a[3] => ram_block2a13.PORTAADDR3
address_a[3] => ram_block2a14.PORTAADDR3
address_a[3] => ram_block2a15.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[4] => ram_block2a8.PORTAADDR4
address_a[4] => ram_block2a9.PORTAADDR4
address_a[4] => ram_block2a10.PORTAADDR4
address_a[4] => ram_block2a11.PORTAADDR4
address_a[4] => ram_block2a12.PORTAADDR4
address_a[4] => ram_block2a13.PORTAADDR4
address_a[4] => ram_block2a14.PORTAADDR4
address_a[4] => ram_block2a15.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[5] => ram_block2a8.PORTAADDR5
address_a[5] => ram_block2a9.PORTAADDR5
address_a[5] => ram_block2a10.PORTAADDR5
address_a[5] => ram_block2a11.PORTAADDR5
address_a[5] => ram_block2a12.PORTAADDR5
address_a[5] => ram_block2a13.PORTAADDR5
address_a[5] => ram_block2a14.PORTAADDR5
address_a[5] => ram_block2a15.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[6] => ram_block2a1.PORTAADDR6
address_a[6] => ram_block2a2.PORTAADDR6
address_a[6] => ram_block2a3.PORTAADDR6
address_a[6] => ram_block2a4.PORTAADDR6
address_a[6] => ram_block2a5.PORTAADDR6
address_a[6] => ram_block2a6.PORTAADDR6
address_a[6] => ram_block2a7.PORTAADDR6
address_a[6] => ram_block2a8.PORTAADDR6
address_a[6] => ram_block2a9.PORTAADDR6
address_a[6] => ram_block2a10.PORTAADDR6
address_a[6] => ram_block2a11.PORTAADDR6
address_a[6] => ram_block2a12.PORTAADDR6
address_a[6] => ram_block2a13.PORTAADDR6
address_a[6] => ram_block2a14.PORTAADDR6
address_a[6] => ram_block2a15.PORTAADDR6
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[0] => ram_block2a8.PORTBADDR
address_b[0] => ram_block2a9.PORTBADDR
address_b[0] => ram_block2a10.PORTBADDR
address_b[0] => ram_block2a11.PORTBADDR
address_b[0] => ram_block2a12.PORTBADDR
address_b[0] => ram_block2a13.PORTBADDR
address_b[0] => ram_block2a14.PORTBADDR
address_b[0] => ram_block2a15.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[1] => ram_block2a8.PORTBADDR1
address_b[1] => ram_block2a9.PORTBADDR1
address_b[1] => ram_block2a10.PORTBADDR1
address_b[1] => ram_block2a11.PORTBADDR1
address_b[1] => ram_block2a12.PORTBADDR1
address_b[1] => ram_block2a13.PORTBADDR1
address_b[1] => ram_block2a14.PORTBADDR1
address_b[1] => ram_block2a15.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[2] => ram_block2a8.PORTBADDR2
address_b[2] => ram_block2a9.PORTBADDR2
address_b[2] => ram_block2a10.PORTBADDR2
address_b[2] => ram_block2a11.PORTBADDR2
address_b[2] => ram_block2a12.PORTBADDR2
address_b[2] => ram_block2a13.PORTBADDR2
address_b[2] => ram_block2a14.PORTBADDR2
address_b[2] => ram_block2a15.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[3] => ram_block2a8.PORTBADDR3
address_b[3] => ram_block2a9.PORTBADDR3
address_b[3] => ram_block2a10.PORTBADDR3
address_b[3] => ram_block2a11.PORTBADDR3
address_b[3] => ram_block2a12.PORTBADDR3
address_b[3] => ram_block2a13.PORTBADDR3
address_b[3] => ram_block2a14.PORTBADDR3
address_b[3] => ram_block2a15.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[4] => ram_block2a8.PORTBADDR4
address_b[4] => ram_block2a9.PORTBADDR4
address_b[4] => ram_block2a10.PORTBADDR4
address_b[4] => ram_block2a11.PORTBADDR4
address_b[4] => ram_block2a12.PORTBADDR4
address_b[4] => ram_block2a13.PORTBADDR4
address_b[4] => ram_block2a14.PORTBADDR4
address_b[4] => ram_block2a15.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
address_b[5] => ram_block2a8.PORTBADDR5
address_b[5] => ram_block2a9.PORTBADDR5
address_b[5] => ram_block2a10.PORTBADDR5
address_b[5] => ram_block2a11.PORTBADDR5
address_b[5] => ram_block2a12.PORTBADDR5
address_b[5] => ram_block2a13.PORTBADDR5
address_b[5] => ram_block2a14.PORTBADDR5
address_b[5] => ram_block2a15.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[6] => ram_block2a1.PORTBADDR6
address_b[6] => ram_block2a2.PORTBADDR6
address_b[6] => ram_block2a3.PORTBADDR6
address_b[6] => ram_block2a4.PORTBADDR6
address_b[6] => ram_block2a5.PORTBADDR6
address_b[6] => ram_block2a6.PORTBADDR6
address_b[6] => ram_block2a7.PORTBADDR6
address_b[6] => ram_block2a8.PORTBADDR6
address_b[6] => ram_block2a9.PORTBADDR6
address_b[6] => ram_block2a10.PORTBADDR6
address_b[6] => ram_block2a11.PORTBADDR6
address_b[6] => ram_block2a12.PORTBADDR6
address_b[6] => ram_block2a13.PORTBADDR6
address_b[6] => ram_block2a14.PORTBADDR6
address_b[6] => ram_block2a15.PORTBADDR6
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock0 => ram_block2a8.CLK0
clock0 => ram_block2a9.CLK0
clock0 => ram_block2a10.CLK0
clock0 => ram_block2a11.CLK0
clock0 => ram_block2a12.CLK0
clock0 => ram_block2a13.CLK0
clock0 => ram_block2a14.CLK0
clock0 => ram_block2a15.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clock1 => ram_block2a8.CLK1
clock1 => ram_block2a9.CLK1
clock1 => ram_block2a10.CLK1
clock1 => ram_block2a11.CLK1
clock1 => ram_block2a12.CLK1
clock1 => ram_block2a13.CLK1
clock1 => ram_block2a14.CLK1
clock1 => ram_block2a15.CLK1
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
clocken1 => ram_block2a8.ENA1
clocken1 => ram_block2a9.ENA1
clocken1 => ram_block2a10.ENA1
clocken1 => ram_block2a11.ENA1
clocken1 => ram_block2a12.ENA1
clocken1 => ram_block2a13.ENA1
clocken1 => ram_block2a14.ENA1
clocken1 => ram_block2a15.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
data_a[8] => ram_block2a8.PORTADATAIN
data_a[9] => ram_block2a9.PORTADATAIN
data_a[10] => ram_block2a10.PORTADATAIN
data_a[11] => ram_block2a11.PORTADATAIN
data_a[12] => ram_block2a12.PORTADATAIN
data_a[13] => ram_block2a13.PORTADATAIN
data_a[14] => ram_block2a14.PORTADATAIN
data_a[15] => ram_block2a15.PORTADATAIN
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
q_b[2] <= ram_block2a2.PORTBDATAOUT
q_b[3] <= ram_block2a3.PORTBDATAOUT
q_b[4] <= ram_block2a4.PORTBDATAOUT
q_b[5] <= ram_block2a5.PORTBDATAOUT
q_b[6] <= ram_block2a6.PORTBDATAOUT
q_b[7] <= ram_block2a7.PORTBDATAOUT
q_b[8] <= ram_block2a8.PORTBDATAOUT
q_b[9] <= ram_block2a9.PORTBDATAOUT
q_b[10] <= ram_block2a10.PORTBDATAOUT
q_b[11] <= ram_block2a11.PORTBDATAOUT
q_b[12] <= ram_block2a12.PORTBDATAOUT
q_b[13] <= ram_block2a13.PORTBDATAOUT
q_b[14] <= ram_block2a14.PORTBDATAOUT
q_b[15] <= ram_block2a15.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a0.ENA0
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a1.ENA0
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a2.ENA0
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a3.ENA0
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a4.ENA0
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a5.ENA0
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a6.ENA0
wren_a => ram_block2a7.PORTAWE
wren_a => ram_block2a7.ENA0
wren_a => ram_block2a8.PORTAWE
wren_a => ram_block2a8.ENA0
wren_a => ram_block2a9.PORTAWE
wren_a => ram_block2a9.ENA0
wren_a => ram_block2a10.PORTAWE
wren_a => ram_block2a10.ENA0
wren_a => ram_block2a11.PORTAWE
wren_a => ram_block2a11.ENA0
wren_a => ram_block2a12.PORTAWE
wren_a => ram_block2a12.ENA0
wren_a => ram_block2a13.PORTAWE
wren_a => ram_block2a13.ENA0
wren_a => ram_block2a14.PORTAWE
wren_a => ram_block2a14.ENA0
wren_a => ram_block2a15.PORTAWE
wren_a => ram_block2a15.ENA0


|sistem|fifo3Re:f3re|scfifo:scfifo_component|scfifo_ns31:auto_generated|a_dpfifo_u241:dpfifo|cntr_gjb:rd_ptr_count
aclr => counter_reg_bit4a[6].ACLR
aclr => counter_reg_bit4a[5].ACLR
aclr => counter_reg_bit4a[4].ACLR
aclr => counter_reg_bit4a[3].ACLR
aclr => counter_reg_bit4a[2].ACLR
aclr => counter_reg_bit4a[1].ACLR
aclr => counter_reg_bit4a[0].ACLR
clock => counter_reg_bit4a[6].CLK
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT
q[6] <= counter_reg_bit4a[6].REGOUT


|sistem|fifo3Re:f3re|scfifo:scfifo_component|scfifo_ns31:auto_generated|a_dpfifo_u241:dpfifo|cntr_gjb:wr_ptr
aclr => counter_reg_bit4a[6].ACLR
aclr => counter_reg_bit4a[5].ACLR
aclr => counter_reg_bit4a[4].ACLR
aclr => counter_reg_bit4a[3].ACLR
aclr => counter_reg_bit4a[2].ACLR
aclr => counter_reg_bit4a[1].ACLR
aclr => counter_reg_bit4a[0].ACLR
clock => counter_reg_bit4a[6].CLK
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT
q[6] <= counter_reg_bit4a[6].REGOUT


|sistem|fifo3Im:f3im
aclr => aclr~0.IN1
clock => clock~0.IN1
data[0] => data[0]~31.IN1
data[1] => data[1]~30.IN1
data[2] => data[2]~29.IN1
data[3] => data[3]~28.IN1
data[4] => data[4]~27.IN1
data[5] => data[5]~26.IN1
data[6] => data[6]~25.IN1
data[7] => data[7]~24.IN1
data[8] => data[8]~23.IN1
data[9] => data[9]~22.IN1
data[10] => data[10]~21.IN1
data[11] => data[11]~20.IN1
data[12] => data[12]~19.IN1
data[13] => data[13]~18.IN1
data[14] => data[14]~17.IN1
data[15] => data[15]~16.IN1
data[16] => data[16]~15.IN1
data[17] => data[17]~14.IN1
data[18] => data[18]~13.IN1
data[19] => data[19]~12.IN1
data[20] => data[20]~11.IN1
data[21] => data[21]~10.IN1
data[22] => data[22]~9.IN1
data[23] => data[23]~8.IN1
data[24] => data[24]~7.IN1
data[25] => data[25]~6.IN1
data[26] => data[26]~5.IN1
data[27] => data[27]~4.IN1
data[28] => data[28]~3.IN1
data[29] => data[29]~2.IN1
data[30] => data[30]~1.IN1
data[31] => data[31]~0.IN1
rdreq => rdreq~0.IN1
wrreq => wrreq~0.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
q[8] <= scfifo:scfifo_component.q
q[9] <= scfifo:scfifo_component.q
q[10] <= scfifo:scfifo_component.q
q[11] <= scfifo:scfifo_component.q
q[12] <= scfifo:scfifo_component.q
q[13] <= scfifo:scfifo_component.q
q[14] <= scfifo:scfifo_component.q
q[15] <= scfifo:scfifo_component.q
q[16] <= scfifo:scfifo_component.q
q[17] <= scfifo:scfifo_component.q
q[18] <= scfifo:scfifo_component.q
q[19] <= scfifo:scfifo_component.q
q[20] <= scfifo:scfifo_component.q
q[21] <= scfifo:scfifo_component.q
q[22] <= scfifo:scfifo_component.q
q[23] <= scfifo:scfifo_component.q
q[24] <= scfifo:scfifo_component.q
q[25] <= scfifo:scfifo_component.q
q[26] <= scfifo:scfifo_component.q
q[27] <= scfifo:scfifo_component.q
q[28] <= scfifo:scfifo_component.q
q[29] <= scfifo:scfifo_component.q
q[30] <= scfifo:scfifo_component.q
q[31] <= scfifo:scfifo_component.q
usedw[0] <= scfifo:scfifo_component.usedw
usedw[1] <= scfifo:scfifo_component.usedw
usedw[2] <= scfifo:scfifo_component.usedw
usedw[3] <= scfifo:scfifo_component.usedw
usedw[4] <= scfifo:scfifo_component.usedw
usedw[5] <= scfifo:scfifo_component.usedw
usedw[6] <= scfifo:scfifo_component.usedw


|sistem|fifo3Im:f3im|scfifo:scfifo_component
data[0] => scfifo_ls31:auto_generated.data[0]
data[1] => scfifo_ls31:auto_generated.data[1]
data[2] => scfifo_ls31:auto_generated.data[2]
data[3] => scfifo_ls31:auto_generated.data[3]
data[4] => scfifo_ls31:auto_generated.data[4]
data[5] => scfifo_ls31:auto_generated.data[5]
data[6] => scfifo_ls31:auto_generated.data[6]
data[7] => scfifo_ls31:auto_generated.data[7]
data[8] => scfifo_ls31:auto_generated.data[8]
data[9] => scfifo_ls31:auto_generated.data[9]
data[10] => scfifo_ls31:auto_generated.data[10]
data[11] => scfifo_ls31:auto_generated.data[11]
data[12] => scfifo_ls31:auto_generated.data[12]
data[13] => scfifo_ls31:auto_generated.data[13]
data[14] => scfifo_ls31:auto_generated.data[14]
data[15] => scfifo_ls31:auto_generated.data[15]
data[16] => scfifo_ls31:auto_generated.data[16]
data[17] => scfifo_ls31:auto_generated.data[17]
data[18] => scfifo_ls31:auto_generated.data[18]
data[19] => scfifo_ls31:auto_generated.data[19]
data[20] => scfifo_ls31:auto_generated.data[20]
data[21] => scfifo_ls31:auto_generated.data[21]
data[22] => scfifo_ls31:auto_generated.data[22]
data[23] => scfifo_ls31:auto_generated.data[23]
data[24] => scfifo_ls31:auto_generated.data[24]
data[25] => scfifo_ls31:auto_generated.data[25]
data[26] => scfifo_ls31:auto_generated.data[26]
data[27] => scfifo_ls31:auto_generated.data[27]
data[28] => scfifo_ls31:auto_generated.data[28]
data[29] => scfifo_ls31:auto_generated.data[29]
data[30] => scfifo_ls31:auto_generated.data[30]
data[31] => scfifo_ls31:auto_generated.data[31]
q[0] <= scfifo_ls31:auto_generated.q[0]
q[1] <= scfifo_ls31:auto_generated.q[1]
q[2] <= scfifo_ls31:auto_generated.q[2]
q[3] <= scfifo_ls31:auto_generated.q[3]
q[4] <= scfifo_ls31:auto_generated.q[4]
q[5] <= scfifo_ls31:auto_generated.q[5]
q[6] <= scfifo_ls31:auto_generated.q[6]
q[7] <= scfifo_ls31:auto_generated.q[7]
q[8] <= scfifo_ls31:auto_generated.q[8]
q[9] <= scfifo_ls31:auto_generated.q[9]
q[10] <= scfifo_ls31:auto_generated.q[10]
q[11] <= scfifo_ls31:auto_generated.q[11]
q[12] <= scfifo_ls31:auto_generated.q[12]
q[13] <= scfifo_ls31:auto_generated.q[13]
q[14] <= scfifo_ls31:auto_generated.q[14]
q[15] <= scfifo_ls31:auto_generated.q[15]
q[16] <= scfifo_ls31:auto_generated.q[16]
q[17] <= scfifo_ls31:auto_generated.q[17]
q[18] <= scfifo_ls31:auto_generated.q[18]
q[19] <= scfifo_ls31:auto_generated.q[19]
q[20] <= scfifo_ls31:auto_generated.q[20]
q[21] <= scfifo_ls31:auto_generated.q[21]
q[22] <= scfifo_ls31:auto_generated.q[22]
q[23] <= scfifo_ls31:auto_generated.q[23]
q[24] <= scfifo_ls31:auto_generated.q[24]
q[25] <= scfifo_ls31:auto_generated.q[25]
q[26] <= scfifo_ls31:auto_generated.q[26]
q[27] <= scfifo_ls31:auto_generated.q[27]
q[28] <= scfifo_ls31:auto_generated.q[28]
q[29] <= scfifo_ls31:auto_generated.q[29]
q[30] <= scfifo_ls31:auto_generated.q[30]
q[31] <= scfifo_ls31:auto_generated.q[31]
wrreq => scfifo_ls31:auto_generated.wrreq
rdreq => scfifo_ls31:auto_generated.rdreq
clock => scfifo_ls31:auto_generated.clock
aclr => scfifo_ls31:auto_generated.aclr
sclr => ~NO_FANOUT~
empty <= scfifo_ls31:auto_generated.empty
full <= scfifo_ls31:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_ls31:auto_generated.usedw[0]
usedw[1] <= scfifo_ls31:auto_generated.usedw[1]
usedw[2] <= scfifo_ls31:auto_generated.usedw[2]
usedw[3] <= scfifo_ls31:auto_generated.usedw[3]
usedw[4] <= scfifo_ls31:auto_generated.usedw[4]
usedw[5] <= scfifo_ls31:auto_generated.usedw[5]
usedw[6] <= scfifo_ls31:auto_generated.usedw[6]


|sistem|fifo3Im:f3im|scfifo:scfifo_component|scfifo_ls31:auto_generated
aclr => a_dpfifo_s241:dpfifo.aclr
clock => a_dpfifo_s241:dpfifo.clock
data[0] => a_dpfifo_s241:dpfifo.data[0]
data[1] => a_dpfifo_s241:dpfifo.data[1]
data[2] => a_dpfifo_s241:dpfifo.data[2]
data[3] => a_dpfifo_s241:dpfifo.data[3]
data[4] => a_dpfifo_s241:dpfifo.data[4]
data[5] => a_dpfifo_s241:dpfifo.data[5]
data[6] => a_dpfifo_s241:dpfifo.data[6]
data[7] => a_dpfifo_s241:dpfifo.data[7]
data[8] => a_dpfifo_s241:dpfifo.data[8]
data[9] => a_dpfifo_s241:dpfifo.data[9]
data[10] => a_dpfifo_s241:dpfifo.data[10]
data[11] => a_dpfifo_s241:dpfifo.data[11]
data[12] => a_dpfifo_s241:dpfifo.data[12]
data[13] => a_dpfifo_s241:dpfifo.data[13]
data[14] => a_dpfifo_s241:dpfifo.data[14]
data[15] => a_dpfifo_s241:dpfifo.data[15]
data[16] => a_dpfifo_s241:dpfifo.data[16]
data[17] => a_dpfifo_s241:dpfifo.data[17]
data[18] => a_dpfifo_s241:dpfifo.data[18]
data[19] => a_dpfifo_s241:dpfifo.data[19]
data[20] => a_dpfifo_s241:dpfifo.data[20]
data[21] => a_dpfifo_s241:dpfifo.data[21]
data[22] => a_dpfifo_s241:dpfifo.data[22]
data[23] => a_dpfifo_s241:dpfifo.data[23]
data[24] => a_dpfifo_s241:dpfifo.data[24]
data[25] => a_dpfifo_s241:dpfifo.data[25]
data[26] => a_dpfifo_s241:dpfifo.data[26]
data[27] => a_dpfifo_s241:dpfifo.data[27]
data[28] => a_dpfifo_s241:dpfifo.data[28]
data[29] => a_dpfifo_s241:dpfifo.data[29]
data[30] => a_dpfifo_s241:dpfifo.data[30]
data[31] => a_dpfifo_s241:dpfifo.data[31]
empty <= a_dpfifo_s241:dpfifo.empty
full <= a_dpfifo_s241:dpfifo.full
q[0] <= a_dpfifo_s241:dpfifo.q[0]
q[1] <= a_dpfifo_s241:dpfifo.q[1]
q[2] <= a_dpfifo_s241:dpfifo.q[2]
q[3] <= a_dpfifo_s241:dpfifo.q[3]
q[4] <= a_dpfifo_s241:dpfifo.q[4]
q[5] <= a_dpfifo_s241:dpfifo.q[5]
q[6] <= a_dpfifo_s241:dpfifo.q[6]
q[7] <= a_dpfifo_s241:dpfifo.q[7]
q[8] <= a_dpfifo_s241:dpfifo.q[8]
q[9] <= a_dpfifo_s241:dpfifo.q[9]
q[10] <= a_dpfifo_s241:dpfifo.q[10]
q[11] <= a_dpfifo_s241:dpfifo.q[11]
q[12] <= a_dpfifo_s241:dpfifo.q[12]
q[13] <= a_dpfifo_s241:dpfifo.q[13]
q[14] <= a_dpfifo_s241:dpfifo.q[14]
q[15] <= a_dpfifo_s241:dpfifo.q[15]
q[16] <= a_dpfifo_s241:dpfifo.q[16]
q[17] <= a_dpfifo_s241:dpfifo.q[17]
q[18] <= a_dpfifo_s241:dpfifo.q[18]
q[19] <= a_dpfifo_s241:dpfifo.q[19]
q[20] <= a_dpfifo_s241:dpfifo.q[20]
q[21] <= a_dpfifo_s241:dpfifo.q[21]
q[22] <= a_dpfifo_s241:dpfifo.q[22]
q[23] <= a_dpfifo_s241:dpfifo.q[23]
q[24] <= a_dpfifo_s241:dpfifo.q[24]
q[25] <= a_dpfifo_s241:dpfifo.q[25]
q[26] <= a_dpfifo_s241:dpfifo.q[26]
q[27] <= a_dpfifo_s241:dpfifo.q[27]
q[28] <= a_dpfifo_s241:dpfifo.q[28]
q[29] <= a_dpfifo_s241:dpfifo.q[29]
q[30] <= a_dpfifo_s241:dpfifo.q[30]
q[31] <= a_dpfifo_s241:dpfifo.q[31]
rdreq => a_dpfifo_s241:dpfifo.rreq
usedw[0] <= a_dpfifo_s241:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_s241:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_s241:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_s241:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_s241:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_s241:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_s241:dpfifo.usedw[6]
wrreq => a_dpfifo_s241:dpfifo.wreq


|sistem|fifo3Im:f3im|scfifo:scfifo_component|scfifo_ls31:auto_generated|a_dpfifo_s241:dpfifo
aclr => a_fefifo_t7f:fifo_state.aclr
aclr => cntr_gjb:rd_ptr_count.aclr
aclr => cntr_gjb:wr_ptr.aclr
clock => a_fefifo_t7f:fifo_state.clock
clock => dpram_cv01:FIFOram.inclock
clock => dpram_cv01:FIFOram.outclock
clock => cntr_gjb:rd_ptr_count.clock
clock => cntr_gjb:wr_ptr.clock
data[0] => dpram_cv01:FIFOram.data[0]
data[1] => dpram_cv01:FIFOram.data[1]
data[2] => dpram_cv01:FIFOram.data[2]
data[3] => dpram_cv01:FIFOram.data[3]
data[4] => dpram_cv01:FIFOram.data[4]
data[5] => dpram_cv01:FIFOram.data[5]
data[6] => dpram_cv01:FIFOram.data[6]
data[7] => dpram_cv01:FIFOram.data[7]
data[8] => dpram_cv01:FIFOram.data[8]
data[9] => dpram_cv01:FIFOram.data[9]
data[10] => dpram_cv01:FIFOram.data[10]
data[11] => dpram_cv01:FIFOram.data[11]
data[12] => dpram_cv01:FIFOram.data[12]
data[13] => dpram_cv01:FIFOram.data[13]
data[14] => dpram_cv01:FIFOram.data[14]
data[15] => dpram_cv01:FIFOram.data[15]
data[16] => dpram_cv01:FIFOram.data[16]
data[17] => dpram_cv01:FIFOram.data[17]
data[18] => dpram_cv01:FIFOram.data[18]
data[19] => dpram_cv01:FIFOram.data[19]
data[20] => dpram_cv01:FIFOram.data[20]
data[21] => dpram_cv01:FIFOram.data[21]
data[22] => dpram_cv01:FIFOram.data[22]
data[23] => dpram_cv01:FIFOram.data[23]
data[24] => dpram_cv01:FIFOram.data[24]
data[25] => dpram_cv01:FIFOram.data[25]
data[26] => dpram_cv01:FIFOram.data[26]
data[27] => dpram_cv01:FIFOram.data[27]
data[28] => dpram_cv01:FIFOram.data[28]
data[29] => dpram_cv01:FIFOram.data[29]
data[30] => dpram_cv01:FIFOram.data[30]
data[31] => dpram_cv01:FIFOram.data[31]
empty <= a_fefifo_t7f:fifo_state.empty
full <= a_fefifo_t7f:fifo_state.full
q[0] <= dpram_cv01:FIFOram.q[0]
q[1] <= dpram_cv01:FIFOram.q[1]
q[2] <= dpram_cv01:FIFOram.q[2]
q[3] <= dpram_cv01:FIFOram.q[3]
q[4] <= dpram_cv01:FIFOram.q[4]
q[5] <= dpram_cv01:FIFOram.q[5]
q[6] <= dpram_cv01:FIFOram.q[6]
q[7] <= dpram_cv01:FIFOram.q[7]
q[8] <= dpram_cv01:FIFOram.q[8]
q[9] <= dpram_cv01:FIFOram.q[9]
q[10] <= dpram_cv01:FIFOram.q[10]
q[11] <= dpram_cv01:FIFOram.q[11]
q[12] <= dpram_cv01:FIFOram.q[12]
q[13] <= dpram_cv01:FIFOram.q[13]
q[14] <= dpram_cv01:FIFOram.q[14]
q[15] <= dpram_cv01:FIFOram.q[15]
q[16] <= dpram_cv01:FIFOram.q[16]
q[17] <= dpram_cv01:FIFOram.q[17]
q[18] <= dpram_cv01:FIFOram.q[18]
q[19] <= dpram_cv01:FIFOram.q[19]
q[20] <= dpram_cv01:FIFOram.q[20]
q[21] <= dpram_cv01:FIFOram.q[21]
q[22] <= dpram_cv01:FIFOram.q[22]
q[23] <= dpram_cv01:FIFOram.q[23]
q[24] <= dpram_cv01:FIFOram.q[24]
q[25] <= dpram_cv01:FIFOram.q[25]
q[26] <= dpram_cv01:FIFOram.q[26]
q[27] <= dpram_cv01:FIFOram.q[27]
q[28] <= dpram_cv01:FIFOram.q[28]
q[29] <= dpram_cv01:FIFOram.q[29]
q[30] <= dpram_cv01:FIFOram.q[30]
q[31] <= dpram_cv01:FIFOram.q[31]
rreq => a_fefifo_t7f:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_t7f:fifo_state.sclr
sclr => cntr_gjb:rd_ptr_count.sclr
sclr => cntr_gjb:wr_ptr.sclr
usedw[0] <= a_fefifo_t7f:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_t7f:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_t7f:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_t7f:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_t7f:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_t7f:fifo_state.usedw_out[5]
usedw[6] <= a_fefifo_t7f:fifo_state.usedw_out[6]
wreq => a_fefifo_t7f:fifo_state.wreq
wreq => valid_wreq.IN0


|sistem|fifo3Im:f3im|scfifo:scfifo_component|scfifo_ls31:auto_generated|a_dpfifo_s241:dpfifo|a_fefifo_t7f:fifo_state
aclr => cntr_sj7:count_usedw.aclr
clock => cntr_sj7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => valid_rreq.IN0
sclr => cntr_sj7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[6] <= usedw[6].DB_MAX_OUTPUT_PORT_TYPE
wreq => valid_wreq.IN0


|sistem|fifo3Im:f3im|scfifo:scfifo_component|scfifo_ls31:auto_generated|a_dpfifo_s241:dpfifo|a_fefifo_t7f:fifo_state|cntr_sj7:count_usedw
aclr => counter_reg_bit1a[6].ACLR
aclr => counter_reg_bit1a[5].ACLR
aclr => counter_reg_bit1a[4].ACLR
aclr => counter_reg_bit1a[3].ACLR
aclr => counter_reg_bit1a[2].ACLR
aclr => counter_reg_bit1a[1].ACLR
aclr => counter_reg_bit1a[0].ACLR
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB


|sistem|fifo3Im:f3im|scfifo:scfifo_component|scfifo_ls31:auto_generated|a_dpfifo_s241:dpfifo|dpram_cv01:FIFOram
data[0] => altsyncram_6vj1:altsyncram2.data_a[0]
data[1] => altsyncram_6vj1:altsyncram2.data_a[1]
data[2] => altsyncram_6vj1:altsyncram2.data_a[2]
data[3] => altsyncram_6vj1:altsyncram2.data_a[3]
data[4] => altsyncram_6vj1:altsyncram2.data_a[4]
data[5] => altsyncram_6vj1:altsyncram2.data_a[5]
data[6] => altsyncram_6vj1:altsyncram2.data_a[6]
data[7] => altsyncram_6vj1:altsyncram2.data_a[7]
data[8] => altsyncram_6vj1:altsyncram2.data_a[8]
data[9] => altsyncram_6vj1:altsyncram2.data_a[9]
data[10] => altsyncram_6vj1:altsyncram2.data_a[10]
data[11] => altsyncram_6vj1:altsyncram2.data_a[11]
data[12] => altsyncram_6vj1:altsyncram2.data_a[12]
data[13] => altsyncram_6vj1:altsyncram2.data_a[13]
data[14] => altsyncram_6vj1:altsyncram2.data_a[14]
data[15] => altsyncram_6vj1:altsyncram2.data_a[15]
data[16] => altsyncram_6vj1:altsyncram2.data_a[16]
data[17] => altsyncram_6vj1:altsyncram2.data_a[17]
data[18] => altsyncram_6vj1:altsyncram2.data_a[18]
data[19] => altsyncram_6vj1:altsyncram2.data_a[19]
data[20] => altsyncram_6vj1:altsyncram2.data_a[20]
data[21] => altsyncram_6vj1:altsyncram2.data_a[21]
data[22] => altsyncram_6vj1:altsyncram2.data_a[22]
data[23] => altsyncram_6vj1:altsyncram2.data_a[23]
data[24] => altsyncram_6vj1:altsyncram2.data_a[24]
data[25] => altsyncram_6vj1:altsyncram2.data_a[25]
data[26] => altsyncram_6vj1:altsyncram2.data_a[26]
data[27] => altsyncram_6vj1:altsyncram2.data_a[27]
data[28] => altsyncram_6vj1:altsyncram2.data_a[28]
data[29] => altsyncram_6vj1:altsyncram2.data_a[29]
data[30] => altsyncram_6vj1:altsyncram2.data_a[30]
data[31] => altsyncram_6vj1:altsyncram2.data_a[31]
inclock => altsyncram_6vj1:altsyncram2.clock0
outclock => altsyncram_6vj1:altsyncram2.clock1
outclocken => altsyncram_6vj1:altsyncram2.clocken1
q[0] <= altsyncram_6vj1:altsyncram2.q_b[0]
q[1] <= altsyncram_6vj1:altsyncram2.q_b[1]
q[2] <= altsyncram_6vj1:altsyncram2.q_b[2]
q[3] <= altsyncram_6vj1:altsyncram2.q_b[3]
q[4] <= altsyncram_6vj1:altsyncram2.q_b[4]
q[5] <= altsyncram_6vj1:altsyncram2.q_b[5]
q[6] <= altsyncram_6vj1:altsyncram2.q_b[6]
q[7] <= altsyncram_6vj1:altsyncram2.q_b[7]
q[8] <= altsyncram_6vj1:altsyncram2.q_b[8]
q[9] <= altsyncram_6vj1:altsyncram2.q_b[9]
q[10] <= altsyncram_6vj1:altsyncram2.q_b[10]
q[11] <= altsyncram_6vj1:altsyncram2.q_b[11]
q[12] <= altsyncram_6vj1:altsyncram2.q_b[12]
q[13] <= altsyncram_6vj1:altsyncram2.q_b[13]
q[14] <= altsyncram_6vj1:altsyncram2.q_b[14]
q[15] <= altsyncram_6vj1:altsyncram2.q_b[15]
q[16] <= altsyncram_6vj1:altsyncram2.q_b[16]
q[17] <= altsyncram_6vj1:altsyncram2.q_b[17]
q[18] <= altsyncram_6vj1:altsyncram2.q_b[18]
q[19] <= altsyncram_6vj1:altsyncram2.q_b[19]
q[20] <= altsyncram_6vj1:altsyncram2.q_b[20]
q[21] <= altsyncram_6vj1:altsyncram2.q_b[21]
q[22] <= altsyncram_6vj1:altsyncram2.q_b[22]
q[23] <= altsyncram_6vj1:altsyncram2.q_b[23]
q[24] <= altsyncram_6vj1:altsyncram2.q_b[24]
q[25] <= altsyncram_6vj1:altsyncram2.q_b[25]
q[26] <= altsyncram_6vj1:altsyncram2.q_b[26]
q[27] <= altsyncram_6vj1:altsyncram2.q_b[27]
q[28] <= altsyncram_6vj1:altsyncram2.q_b[28]
q[29] <= altsyncram_6vj1:altsyncram2.q_b[29]
q[30] <= altsyncram_6vj1:altsyncram2.q_b[30]
q[31] <= altsyncram_6vj1:altsyncram2.q_b[31]
rdaddress[0] => altsyncram_6vj1:altsyncram2.address_b[0]
rdaddress[1] => altsyncram_6vj1:altsyncram2.address_b[1]
rdaddress[2] => altsyncram_6vj1:altsyncram2.address_b[2]
rdaddress[3] => altsyncram_6vj1:altsyncram2.address_b[3]
rdaddress[4] => altsyncram_6vj1:altsyncram2.address_b[4]
rdaddress[5] => altsyncram_6vj1:altsyncram2.address_b[5]
rdaddress[6] => altsyncram_6vj1:altsyncram2.address_b[6]
wraddress[0] => altsyncram_6vj1:altsyncram2.address_a[0]
wraddress[1] => altsyncram_6vj1:altsyncram2.address_a[1]
wraddress[2] => altsyncram_6vj1:altsyncram2.address_a[2]
wraddress[3] => altsyncram_6vj1:altsyncram2.address_a[3]
wraddress[4] => altsyncram_6vj1:altsyncram2.address_a[4]
wraddress[5] => altsyncram_6vj1:altsyncram2.address_a[5]
wraddress[6] => altsyncram_6vj1:altsyncram2.address_a[6]
wren => altsyncram_6vj1:altsyncram2.wren_a


|sistem|fifo3Im:f3im|scfifo:scfifo_component|scfifo_ls31:auto_generated|a_dpfifo_s241:dpfifo|dpram_cv01:FIFOram|altsyncram_6vj1:altsyncram2
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[0] => ram_block3a16.PORTAADDR
address_a[0] => ram_block3a17.PORTAADDR
address_a[0] => ram_block3a18.PORTAADDR
address_a[0] => ram_block3a19.PORTAADDR
address_a[0] => ram_block3a20.PORTAADDR
address_a[0] => ram_block3a21.PORTAADDR
address_a[0] => ram_block3a22.PORTAADDR
address_a[0] => ram_block3a23.PORTAADDR
address_a[0] => ram_block3a24.PORTAADDR
address_a[0] => ram_block3a25.PORTAADDR
address_a[0] => ram_block3a26.PORTAADDR
address_a[0] => ram_block3a27.PORTAADDR
address_a[0] => ram_block3a28.PORTAADDR
address_a[0] => ram_block3a29.PORTAADDR
address_a[0] => ram_block3a30.PORTAADDR
address_a[0] => ram_block3a31.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[1] => ram_block3a16.PORTAADDR1
address_a[1] => ram_block3a17.PORTAADDR1
address_a[1] => ram_block3a18.PORTAADDR1
address_a[1] => ram_block3a19.PORTAADDR1
address_a[1] => ram_block3a20.PORTAADDR1
address_a[1] => ram_block3a21.PORTAADDR1
address_a[1] => ram_block3a22.PORTAADDR1
address_a[1] => ram_block3a23.PORTAADDR1
address_a[1] => ram_block3a24.PORTAADDR1
address_a[1] => ram_block3a25.PORTAADDR1
address_a[1] => ram_block3a26.PORTAADDR1
address_a[1] => ram_block3a27.PORTAADDR1
address_a[1] => ram_block3a28.PORTAADDR1
address_a[1] => ram_block3a29.PORTAADDR1
address_a[1] => ram_block3a30.PORTAADDR1
address_a[1] => ram_block3a31.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[2] => ram_block3a16.PORTAADDR2
address_a[2] => ram_block3a17.PORTAADDR2
address_a[2] => ram_block3a18.PORTAADDR2
address_a[2] => ram_block3a19.PORTAADDR2
address_a[2] => ram_block3a20.PORTAADDR2
address_a[2] => ram_block3a21.PORTAADDR2
address_a[2] => ram_block3a22.PORTAADDR2
address_a[2] => ram_block3a23.PORTAADDR2
address_a[2] => ram_block3a24.PORTAADDR2
address_a[2] => ram_block3a25.PORTAADDR2
address_a[2] => ram_block3a26.PORTAADDR2
address_a[2] => ram_block3a27.PORTAADDR2
address_a[2] => ram_block3a28.PORTAADDR2
address_a[2] => ram_block3a29.PORTAADDR2
address_a[2] => ram_block3a30.PORTAADDR2
address_a[2] => ram_block3a31.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[3] => ram_block3a16.PORTAADDR3
address_a[3] => ram_block3a17.PORTAADDR3
address_a[3] => ram_block3a18.PORTAADDR3
address_a[3] => ram_block3a19.PORTAADDR3
address_a[3] => ram_block3a20.PORTAADDR3
address_a[3] => ram_block3a21.PORTAADDR3
address_a[3] => ram_block3a22.PORTAADDR3
address_a[3] => ram_block3a23.PORTAADDR3
address_a[3] => ram_block3a24.PORTAADDR3
address_a[3] => ram_block3a25.PORTAADDR3
address_a[3] => ram_block3a26.PORTAADDR3
address_a[3] => ram_block3a27.PORTAADDR3
address_a[3] => ram_block3a28.PORTAADDR3
address_a[3] => ram_block3a29.PORTAADDR3
address_a[3] => ram_block3a30.PORTAADDR3
address_a[3] => ram_block3a31.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[4] => ram_block3a16.PORTAADDR4
address_a[4] => ram_block3a17.PORTAADDR4
address_a[4] => ram_block3a18.PORTAADDR4
address_a[4] => ram_block3a19.PORTAADDR4
address_a[4] => ram_block3a20.PORTAADDR4
address_a[4] => ram_block3a21.PORTAADDR4
address_a[4] => ram_block3a22.PORTAADDR4
address_a[4] => ram_block3a23.PORTAADDR4
address_a[4] => ram_block3a24.PORTAADDR4
address_a[4] => ram_block3a25.PORTAADDR4
address_a[4] => ram_block3a26.PORTAADDR4
address_a[4] => ram_block3a27.PORTAADDR4
address_a[4] => ram_block3a28.PORTAADDR4
address_a[4] => ram_block3a29.PORTAADDR4
address_a[4] => ram_block3a30.PORTAADDR4
address_a[4] => ram_block3a31.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[5] => ram_block3a16.PORTAADDR5
address_a[5] => ram_block3a17.PORTAADDR5
address_a[5] => ram_block3a18.PORTAADDR5
address_a[5] => ram_block3a19.PORTAADDR5
address_a[5] => ram_block3a20.PORTAADDR5
address_a[5] => ram_block3a21.PORTAADDR5
address_a[5] => ram_block3a22.PORTAADDR5
address_a[5] => ram_block3a23.PORTAADDR5
address_a[5] => ram_block3a24.PORTAADDR5
address_a[5] => ram_block3a25.PORTAADDR5
address_a[5] => ram_block3a26.PORTAADDR5
address_a[5] => ram_block3a27.PORTAADDR5
address_a[5] => ram_block3a28.PORTAADDR5
address_a[5] => ram_block3a29.PORTAADDR5
address_a[5] => ram_block3a30.PORTAADDR5
address_a[5] => ram_block3a31.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[6] => ram_block3a16.PORTAADDR6
address_a[6] => ram_block3a17.PORTAADDR6
address_a[6] => ram_block3a18.PORTAADDR6
address_a[6] => ram_block3a19.PORTAADDR6
address_a[6] => ram_block3a20.PORTAADDR6
address_a[6] => ram_block3a21.PORTAADDR6
address_a[6] => ram_block3a22.PORTAADDR6
address_a[6] => ram_block3a23.PORTAADDR6
address_a[6] => ram_block3a24.PORTAADDR6
address_a[6] => ram_block3a25.PORTAADDR6
address_a[6] => ram_block3a26.PORTAADDR6
address_a[6] => ram_block3a27.PORTAADDR6
address_a[6] => ram_block3a28.PORTAADDR6
address_a[6] => ram_block3a29.PORTAADDR6
address_a[6] => ram_block3a30.PORTAADDR6
address_a[6] => ram_block3a31.PORTAADDR6
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[0] => ram_block3a16.PORTBADDR
address_b[0] => ram_block3a17.PORTBADDR
address_b[0] => ram_block3a18.PORTBADDR
address_b[0] => ram_block3a19.PORTBADDR
address_b[0] => ram_block3a20.PORTBADDR
address_b[0] => ram_block3a21.PORTBADDR
address_b[0] => ram_block3a22.PORTBADDR
address_b[0] => ram_block3a23.PORTBADDR
address_b[0] => ram_block3a24.PORTBADDR
address_b[0] => ram_block3a25.PORTBADDR
address_b[0] => ram_block3a26.PORTBADDR
address_b[0] => ram_block3a27.PORTBADDR
address_b[0] => ram_block3a28.PORTBADDR
address_b[0] => ram_block3a29.PORTBADDR
address_b[0] => ram_block3a30.PORTBADDR
address_b[0] => ram_block3a31.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[1] => ram_block3a16.PORTBADDR1
address_b[1] => ram_block3a17.PORTBADDR1
address_b[1] => ram_block3a18.PORTBADDR1
address_b[1] => ram_block3a19.PORTBADDR1
address_b[1] => ram_block3a20.PORTBADDR1
address_b[1] => ram_block3a21.PORTBADDR1
address_b[1] => ram_block3a22.PORTBADDR1
address_b[1] => ram_block3a23.PORTBADDR1
address_b[1] => ram_block3a24.PORTBADDR1
address_b[1] => ram_block3a25.PORTBADDR1
address_b[1] => ram_block3a26.PORTBADDR1
address_b[1] => ram_block3a27.PORTBADDR1
address_b[1] => ram_block3a28.PORTBADDR1
address_b[1] => ram_block3a29.PORTBADDR1
address_b[1] => ram_block3a30.PORTBADDR1
address_b[1] => ram_block3a31.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[2] => ram_block3a16.PORTBADDR2
address_b[2] => ram_block3a17.PORTBADDR2
address_b[2] => ram_block3a18.PORTBADDR2
address_b[2] => ram_block3a19.PORTBADDR2
address_b[2] => ram_block3a20.PORTBADDR2
address_b[2] => ram_block3a21.PORTBADDR2
address_b[2] => ram_block3a22.PORTBADDR2
address_b[2] => ram_block3a23.PORTBADDR2
address_b[2] => ram_block3a24.PORTBADDR2
address_b[2] => ram_block3a25.PORTBADDR2
address_b[2] => ram_block3a26.PORTBADDR2
address_b[2] => ram_block3a27.PORTBADDR2
address_b[2] => ram_block3a28.PORTBADDR2
address_b[2] => ram_block3a29.PORTBADDR2
address_b[2] => ram_block3a30.PORTBADDR2
address_b[2] => ram_block3a31.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[3] => ram_block3a16.PORTBADDR3
address_b[3] => ram_block3a17.PORTBADDR3
address_b[3] => ram_block3a18.PORTBADDR3
address_b[3] => ram_block3a19.PORTBADDR3
address_b[3] => ram_block3a20.PORTBADDR3
address_b[3] => ram_block3a21.PORTBADDR3
address_b[3] => ram_block3a22.PORTBADDR3
address_b[3] => ram_block3a23.PORTBADDR3
address_b[3] => ram_block3a24.PORTBADDR3
address_b[3] => ram_block3a25.PORTBADDR3
address_b[3] => ram_block3a26.PORTBADDR3
address_b[3] => ram_block3a27.PORTBADDR3
address_b[3] => ram_block3a28.PORTBADDR3
address_b[3] => ram_block3a29.PORTBADDR3
address_b[3] => ram_block3a30.PORTBADDR3
address_b[3] => ram_block3a31.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[4] => ram_block3a16.PORTBADDR4
address_b[4] => ram_block3a17.PORTBADDR4
address_b[4] => ram_block3a18.PORTBADDR4
address_b[4] => ram_block3a19.PORTBADDR4
address_b[4] => ram_block3a20.PORTBADDR4
address_b[4] => ram_block3a21.PORTBADDR4
address_b[4] => ram_block3a22.PORTBADDR4
address_b[4] => ram_block3a23.PORTBADDR4
address_b[4] => ram_block3a24.PORTBADDR4
address_b[4] => ram_block3a25.PORTBADDR4
address_b[4] => ram_block3a26.PORTBADDR4
address_b[4] => ram_block3a27.PORTBADDR4
address_b[4] => ram_block3a28.PORTBADDR4
address_b[4] => ram_block3a29.PORTBADDR4
address_b[4] => ram_block3a30.PORTBADDR4
address_b[4] => ram_block3a31.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[5] => ram_block3a16.PORTBADDR5
address_b[5] => ram_block3a17.PORTBADDR5
address_b[5] => ram_block3a18.PORTBADDR5
address_b[5] => ram_block3a19.PORTBADDR5
address_b[5] => ram_block3a20.PORTBADDR5
address_b[5] => ram_block3a21.PORTBADDR5
address_b[5] => ram_block3a22.PORTBADDR5
address_b[5] => ram_block3a23.PORTBADDR5
address_b[5] => ram_block3a24.PORTBADDR5
address_b[5] => ram_block3a25.PORTBADDR5
address_b[5] => ram_block3a26.PORTBADDR5
address_b[5] => ram_block3a27.PORTBADDR5
address_b[5] => ram_block3a28.PORTBADDR5
address_b[5] => ram_block3a29.PORTBADDR5
address_b[5] => ram_block3a30.PORTBADDR5
address_b[5] => ram_block3a31.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[6] => ram_block3a16.PORTBADDR6
address_b[6] => ram_block3a17.PORTBADDR6
address_b[6] => ram_block3a18.PORTBADDR6
address_b[6] => ram_block3a19.PORTBADDR6
address_b[6] => ram_block3a20.PORTBADDR6
address_b[6] => ram_block3a21.PORTBADDR6
address_b[6] => ram_block3a22.PORTBADDR6
address_b[6] => ram_block3a23.PORTBADDR6
address_b[6] => ram_block3a24.PORTBADDR6
address_b[6] => ram_block3a25.PORTBADDR6
address_b[6] => ram_block3a26.PORTBADDR6
address_b[6] => ram_block3a27.PORTBADDR6
address_b[6] => ram_block3a28.PORTBADDR6
address_b[6] => ram_block3a29.PORTBADDR6
address_b[6] => ram_block3a30.PORTBADDR6
address_b[6] => ram_block3a31.PORTBADDR6
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clock0 => ram_block3a20.CLK0
clock0 => ram_block3a21.CLK0
clock0 => ram_block3a22.CLK0
clock0 => ram_block3a23.CLK0
clock0 => ram_block3a24.CLK0
clock0 => ram_block3a25.CLK0
clock0 => ram_block3a26.CLK0
clock0 => ram_block3a27.CLK0
clock0 => ram_block3a28.CLK0
clock0 => ram_block3a29.CLK0
clock0 => ram_block3a30.CLK0
clock0 => ram_block3a31.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
clock1 => ram_block3a16.CLK1
clock1 => ram_block3a17.CLK1
clock1 => ram_block3a18.CLK1
clock1 => ram_block3a19.CLK1
clock1 => ram_block3a20.CLK1
clock1 => ram_block3a21.CLK1
clock1 => ram_block3a22.CLK1
clock1 => ram_block3a23.CLK1
clock1 => ram_block3a24.CLK1
clock1 => ram_block3a25.CLK1
clock1 => ram_block3a26.CLK1
clock1 => ram_block3a27.CLK1
clock1 => ram_block3a28.CLK1
clock1 => ram_block3a29.CLK1
clock1 => ram_block3a30.CLK1
clock1 => ram_block3a31.CLK1
clocken1 => ram_block3a0.ENA1
clocken1 => ram_block3a1.ENA1
clocken1 => ram_block3a2.ENA1
clocken1 => ram_block3a3.ENA1
clocken1 => ram_block3a4.ENA1
clocken1 => ram_block3a5.ENA1
clocken1 => ram_block3a6.ENA1
clocken1 => ram_block3a7.ENA1
clocken1 => ram_block3a8.ENA1
clocken1 => ram_block3a9.ENA1
clocken1 => ram_block3a10.ENA1
clocken1 => ram_block3a11.ENA1
clocken1 => ram_block3a12.ENA1
clocken1 => ram_block3a13.ENA1
clocken1 => ram_block3a14.ENA1
clocken1 => ram_block3a15.ENA1
clocken1 => ram_block3a16.ENA1
clocken1 => ram_block3a17.ENA1
clocken1 => ram_block3a18.ENA1
clocken1 => ram_block3a19.ENA1
clocken1 => ram_block3a20.ENA1
clocken1 => ram_block3a21.ENA1
clocken1 => ram_block3a22.ENA1
clocken1 => ram_block3a23.ENA1
clocken1 => ram_block3a24.ENA1
clocken1 => ram_block3a25.ENA1
clocken1 => ram_block3a26.ENA1
clocken1 => ram_block3a27.ENA1
clocken1 => ram_block3a28.ENA1
clocken1 => ram_block3a29.ENA1
clocken1 => ram_block3a30.ENA1
clocken1 => ram_block3a31.ENA1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
data_a[16] => ram_block3a16.PORTADATAIN
data_a[17] => ram_block3a17.PORTADATAIN
data_a[18] => ram_block3a18.PORTADATAIN
data_a[19] => ram_block3a19.PORTADATAIN
data_a[20] => ram_block3a20.PORTADATAIN
data_a[21] => ram_block3a21.PORTADATAIN
data_a[22] => ram_block3a22.PORTADATAIN
data_a[23] => ram_block3a23.PORTADATAIN
data_a[24] => ram_block3a24.PORTADATAIN
data_a[25] => ram_block3a25.PORTADATAIN
data_a[26] => ram_block3a26.PORTADATAIN
data_a[27] => ram_block3a27.PORTADATAIN
data_a[28] => ram_block3a28.PORTADATAIN
data_a[29] => ram_block3a29.PORTADATAIN
data_a[30] => ram_block3a30.PORTADATAIN
data_a[31] => ram_block3a31.PORTADATAIN
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
q_b[16] <= ram_block3a16.PORTBDATAOUT
q_b[17] <= ram_block3a17.PORTBDATAOUT
q_b[18] <= ram_block3a18.PORTBDATAOUT
q_b[19] <= ram_block3a19.PORTBDATAOUT
q_b[20] <= ram_block3a20.PORTBDATAOUT
q_b[21] <= ram_block3a21.PORTBDATAOUT
q_b[22] <= ram_block3a22.PORTBDATAOUT
q_b[23] <= ram_block3a23.PORTBDATAOUT
q_b[24] <= ram_block3a24.PORTBDATAOUT
q_b[25] <= ram_block3a25.PORTBDATAOUT
q_b[26] <= ram_block3a26.PORTBDATAOUT
q_b[27] <= ram_block3a27.PORTBDATAOUT
q_b[28] <= ram_block3a28.PORTBDATAOUT
q_b[29] <= ram_block3a29.PORTBDATAOUT
q_b[30] <= ram_block3a30.PORTBDATAOUT
q_b[31] <= ram_block3a31.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a0.ENA0
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a1.ENA0
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a2.ENA0
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a3.ENA0
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a4.ENA0
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a5.ENA0
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a6.ENA0
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a7.ENA0
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a8.ENA0
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a9.ENA0
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a10.ENA0
wren_a => ram_block3a11.PORTAWE
wren_a => ram_block3a11.ENA0
wren_a => ram_block3a12.PORTAWE
wren_a => ram_block3a12.ENA0
wren_a => ram_block3a13.PORTAWE
wren_a => ram_block3a13.ENA0
wren_a => ram_block3a14.PORTAWE
wren_a => ram_block3a14.ENA0
wren_a => ram_block3a15.PORTAWE
wren_a => ram_block3a15.ENA0
wren_a => ram_block3a16.PORTAWE
wren_a => ram_block3a16.ENA0
wren_a => ram_block3a17.PORTAWE
wren_a => ram_block3a17.ENA0
wren_a => ram_block3a18.PORTAWE
wren_a => ram_block3a18.ENA0
wren_a => ram_block3a19.PORTAWE
wren_a => ram_block3a19.ENA0
wren_a => ram_block3a20.PORTAWE
wren_a => ram_block3a20.ENA0
wren_a => ram_block3a21.PORTAWE
wren_a => ram_block3a21.ENA0
wren_a => ram_block3a22.PORTAWE
wren_a => ram_block3a22.ENA0
wren_a => ram_block3a23.PORTAWE
wren_a => ram_block3a23.ENA0
wren_a => ram_block3a24.PORTAWE
wren_a => ram_block3a24.ENA0
wren_a => ram_block3a25.PORTAWE
wren_a => ram_block3a25.ENA0
wren_a => ram_block3a26.PORTAWE
wren_a => ram_block3a26.ENA0
wren_a => ram_block3a27.PORTAWE
wren_a => ram_block3a27.ENA0
wren_a => ram_block3a28.PORTAWE
wren_a => ram_block3a28.ENA0
wren_a => ram_block3a29.PORTAWE
wren_a => ram_block3a29.ENA0
wren_a => ram_block3a30.PORTAWE
wren_a => ram_block3a30.ENA0
wren_a => ram_block3a31.PORTAWE
wren_a => ram_block3a31.ENA0


|sistem|fifo3Im:f3im|scfifo:scfifo_component|scfifo_ls31:auto_generated|a_dpfifo_s241:dpfifo|cntr_gjb:rd_ptr_count
aclr => counter_reg_bit4a[6].ACLR
aclr => counter_reg_bit4a[5].ACLR
aclr => counter_reg_bit4a[4].ACLR
aclr => counter_reg_bit4a[3].ACLR
aclr => counter_reg_bit4a[2].ACLR
aclr => counter_reg_bit4a[1].ACLR
aclr => counter_reg_bit4a[0].ACLR
clock => counter_reg_bit4a[6].CLK
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT
q[6] <= counter_reg_bit4a[6].REGOUT


|sistem|fifo3Im:f3im|scfifo:scfifo_component|scfifo_ls31:auto_generated|a_dpfifo_s241:dpfifo|cntr_gjb:wr_ptr
aclr => counter_reg_bit4a[6].ACLR
aclr => counter_reg_bit4a[5].ACLR
aclr => counter_reg_bit4a[4].ACLR
aclr => counter_reg_bit4a[3].ACLR
aclr => counter_reg_bit4a[2].ACLR
aclr => counter_reg_bit4a[1].ACLR
aclr => counter_reg_bit4a[0].ACLR
clock => counter_reg_bit4a[6].CLK
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT
q[6] <= counter_reg_bit4a[6].REGOUT


|sistem|muxpreFFT:mpFFT
selmuxpreFFT => outmuxpreFFT~31.OUTPUTSELECT
selmuxpreFFT => outmuxpreFFT~30.OUTPUTSELECT
selmuxpreFFT => outmuxpreFFT~29.OUTPUTSELECT
selmuxpreFFT => outmuxpreFFT~28.OUTPUTSELECT
selmuxpreFFT => outmuxpreFFT~27.OUTPUTSELECT
selmuxpreFFT => outmuxpreFFT~26.OUTPUTSELECT
selmuxpreFFT => outmuxpreFFT~25.OUTPUTSELECT
selmuxpreFFT => outmuxpreFFT~24.OUTPUTSELECT
selmuxpreFFT => outmuxpreFFT~23.OUTPUTSELECT
selmuxpreFFT => outmuxpreFFT~22.OUTPUTSELECT
selmuxpreFFT => outmuxpreFFT~21.OUTPUTSELECT
selmuxpreFFT => outmuxpreFFT~20.OUTPUTSELECT
selmuxpreFFT => outmuxpreFFT~19.OUTPUTSELECT
selmuxpreFFT => outmuxpreFFT~18.OUTPUTSELECT
selmuxpreFFT => outmuxpreFFT~17.OUTPUTSELECT
selmuxpreFFT => outmuxpreFFT~16.OUTPUTSELECT
selmuxpreFFT => outmuxpreFFT~15.OUTPUTSELECT
selmuxpreFFT => outmuxpreFFT~14.OUTPUTSELECT
selmuxpreFFT => outmuxpreFFT~13.OUTPUTSELECT
selmuxpreFFT => outmuxpreFFT~12.OUTPUTSELECT
selmuxpreFFT => outmuxpreFFT~11.OUTPUTSELECT
selmuxpreFFT => outmuxpreFFT~10.OUTPUTSELECT
selmuxpreFFT => outmuxpreFFT~9.OUTPUTSELECT
selmuxpreFFT => outmuxpreFFT~8.OUTPUTSELECT
selmuxpreFFT => outmuxpreFFT~7.OUTPUTSELECT
selmuxpreFFT => outmuxpreFFT~6.OUTPUTSELECT
selmuxpreFFT => outmuxpreFFT~5.OUTPUTSELECT
selmuxpreFFT => outmuxpreFFT~4.OUTPUTSELECT
selmuxpreFFT => outmuxpreFFT~3.OUTPUTSELECT
selmuxpreFFT => outmuxpreFFT~2.OUTPUTSELECT
selmuxpreFFT => outmuxpreFFT~1.OUTPUTSELECT
selmuxpreFFT => outmuxpreFFT~0.OUTPUTSELECT
outmuxFIFO[0] => outmuxpreFFT~31.DATAA
outmuxFIFO[1] => outmuxpreFFT~30.DATAA
outmuxFIFO[2] => outmuxpreFFT~29.DATAA
outmuxFIFO[3] => outmuxpreFFT~28.DATAA
outmuxFIFO[4] => outmuxpreFFT~27.DATAA
outmuxFIFO[5] => outmuxpreFFT~26.DATAA
outmuxFIFO[6] => outmuxpreFFT~25.DATAA
outmuxFIFO[7] => outmuxpreFFT~24.DATAA
outmuxFIFO[8] => outmuxpreFFT~23.DATAA
outmuxFIFO[9] => outmuxpreFFT~22.DATAA
outmuxFIFO[10] => outmuxpreFFT~21.DATAA
outmuxFIFO[11] => outmuxpreFFT~20.DATAA
outmuxFIFO[12] => outmuxpreFFT~19.DATAA
outmuxFIFO[13] => outmuxpreFFT~18.DATAA
outmuxFIFO[14] => outmuxpreFFT~17.DATAA
outmuxFIFO[15] => outmuxpreFFT~16.DATAA
outmuxFIFO[16] => outmuxpreFFT~15.DATAA
outmuxFIFO[17] => outmuxpreFFT~14.DATAA
outmuxFIFO[18] => outmuxpreFFT~13.DATAA
outmuxFIFO[19] => outmuxpreFFT~12.DATAA
outmuxFIFO[20] => outmuxpreFFT~11.DATAA
outmuxFIFO[21] => outmuxpreFFT~10.DATAA
outmuxFIFO[22] => outmuxpreFFT~9.DATAA
outmuxFIFO[23] => outmuxpreFFT~8.DATAA
outmuxFIFO[24] => outmuxpreFFT~7.DATAA
outmuxFIFO[25] => outmuxpreFFT~6.DATAA
outmuxFIFO[26] => outmuxpreFFT~5.DATAA
outmuxFIFO[27] => outmuxpreFFT~4.DATAA
outmuxFIFO[28] => outmuxpreFFT~3.DATAA
outmuxFIFO[29] => outmuxpreFFT~2.DATAA
outmuxFIFO[30] => outmuxpreFFT~1.DATAA
outmuxFIFO[31] => outmuxpreFFT~0.DATAA
outFIFO3Re[0] => outmuxpreFFT~31.DATAB
outFIFO3Re[1] => outmuxpreFFT~30.DATAB
outFIFO3Re[2] => outmuxpreFFT~29.DATAB
outFIFO3Re[3] => outmuxpreFFT~28.DATAB
outFIFO3Re[4] => outmuxpreFFT~27.DATAB
outFIFO3Re[5] => outmuxpreFFT~26.DATAB
outFIFO3Re[6] => outmuxpreFFT~25.DATAB
outFIFO3Re[7] => outmuxpreFFT~24.DATAB
outFIFO3Re[8] => outmuxpreFFT~23.DATAB
outFIFO3Re[9] => outmuxpreFFT~22.DATAB
outFIFO3Re[10] => outmuxpreFFT~21.DATAB
outFIFO3Re[11] => outmuxpreFFT~20.DATAB
outFIFO3Re[12] => outmuxpreFFT~19.DATAB
outFIFO3Re[13] => outmuxpreFFT~18.DATAB
outFIFO3Re[14] => outmuxpreFFT~17.DATAB
outFIFO3Re[15] => outmuxpreFFT~16.DATAB
outFIFO3Re[16] => outmuxpreFFT~15.DATAB
outFIFO3Re[17] => outmuxpreFFT~14.DATAB
outFIFO3Re[18] => outmuxpreFFT~13.DATAB
outFIFO3Re[19] => outmuxpreFFT~12.DATAB
outFIFO3Re[20] => outmuxpreFFT~11.DATAB
outFIFO3Re[21] => outmuxpreFFT~10.DATAB
outFIFO3Re[22] => outmuxpreFFT~9.DATAB
outFIFO3Re[23] => outmuxpreFFT~8.DATAB
outFIFO3Re[24] => outmuxpreFFT~7.DATAB
outFIFO3Re[25] => outmuxpreFFT~6.DATAB
outFIFO3Re[26] => outmuxpreFFT~5.DATAB
outFIFO3Re[27] => outmuxpreFFT~4.DATAB
outFIFO3Re[28] => outmuxpreFFT~3.DATAB
outFIFO3Re[29] => outmuxpreFFT~2.DATAB
outFIFO3Re[30] => outmuxpreFFT~1.DATAB
outFIFO3Re[31] => outmuxpreFFT~0.DATAB
outmuxpreFFT[0] <= outmuxpreFFT~31.DB_MAX_OUTPUT_PORT_TYPE
outmuxpreFFT[1] <= outmuxpreFFT~30.DB_MAX_OUTPUT_PORT_TYPE
outmuxpreFFT[2] <= outmuxpreFFT~29.DB_MAX_OUTPUT_PORT_TYPE
outmuxpreFFT[3] <= outmuxpreFFT~28.DB_MAX_OUTPUT_PORT_TYPE
outmuxpreFFT[4] <= outmuxpreFFT~27.DB_MAX_OUTPUT_PORT_TYPE
outmuxpreFFT[5] <= outmuxpreFFT~26.DB_MAX_OUTPUT_PORT_TYPE
outmuxpreFFT[6] <= outmuxpreFFT~25.DB_MAX_OUTPUT_PORT_TYPE
outmuxpreFFT[7] <= outmuxpreFFT~24.DB_MAX_OUTPUT_PORT_TYPE
outmuxpreFFT[8] <= outmuxpreFFT~23.DB_MAX_OUTPUT_PORT_TYPE
outmuxpreFFT[9] <= outmuxpreFFT~22.DB_MAX_OUTPUT_PORT_TYPE
outmuxpreFFT[10] <= outmuxpreFFT~21.DB_MAX_OUTPUT_PORT_TYPE
outmuxpreFFT[11] <= outmuxpreFFT~20.DB_MAX_OUTPUT_PORT_TYPE
outmuxpreFFT[12] <= outmuxpreFFT~19.DB_MAX_OUTPUT_PORT_TYPE
outmuxpreFFT[13] <= outmuxpreFFT~18.DB_MAX_OUTPUT_PORT_TYPE
outmuxpreFFT[14] <= outmuxpreFFT~17.DB_MAX_OUTPUT_PORT_TYPE
outmuxpreFFT[15] <= outmuxpreFFT~16.DB_MAX_OUTPUT_PORT_TYPE
outmuxpreFFT[16] <= outmuxpreFFT~15.DB_MAX_OUTPUT_PORT_TYPE
outmuxpreFFT[17] <= outmuxpreFFT~14.DB_MAX_OUTPUT_PORT_TYPE
outmuxpreFFT[18] <= outmuxpreFFT~13.DB_MAX_OUTPUT_PORT_TYPE
outmuxpreFFT[19] <= outmuxpreFFT~12.DB_MAX_OUTPUT_PORT_TYPE
outmuxpreFFT[20] <= outmuxpreFFT~11.DB_MAX_OUTPUT_PORT_TYPE
outmuxpreFFT[21] <= outmuxpreFFT~10.DB_MAX_OUTPUT_PORT_TYPE
outmuxpreFFT[22] <= outmuxpreFFT~9.DB_MAX_OUTPUT_PORT_TYPE
outmuxpreFFT[23] <= outmuxpreFFT~8.DB_MAX_OUTPUT_PORT_TYPE
outmuxpreFFT[24] <= outmuxpreFFT~7.DB_MAX_OUTPUT_PORT_TYPE
outmuxpreFFT[25] <= outmuxpreFFT~6.DB_MAX_OUTPUT_PORT_TYPE
outmuxpreFFT[26] <= outmuxpreFFT~5.DB_MAX_OUTPUT_PORT_TYPE
outmuxpreFFT[27] <= outmuxpreFFT~4.DB_MAX_OUTPUT_PORT_TYPE
outmuxpreFFT[28] <= outmuxpreFFT~3.DB_MAX_OUTPUT_PORT_TYPE
outmuxpreFFT[29] <= outmuxpreFFT~2.DB_MAX_OUTPUT_PORT_TYPE
outmuxpreFFT[30] <= outmuxpreFFT~1.DB_MAX_OUTPUT_PORT_TYPE
outmuxpreFFT[31] <= outmuxpreFFT~0.DB_MAX_OUTPUT_PORT_TYPE


|sistem|counter2Re:c2Re
reset => q_dat~23.OUTPUTSELECT
reset => q_dat~22.OUTPUTSELECT
reset => q_dat~21.OUTPUTSELECT
reset => q_dat~20.OUTPUTSELECT
reset => q_dat~19.OUTPUTSELECT
reset => q_dat~18.OUTPUTSELECT
clock => q_dat[5].CLK
clock => q_dat[4].CLK
clock => q_dat[3].CLK
clock => q_dat[2].CLK
clock => q_dat[1].CLK
clock => q_dat[0].CLK
en => q_dat~5.OUTPUTSELECT
en => q_dat~4.OUTPUTSELECT
en => q_dat~3.OUTPUTSELECT
en => q_dat~2.OUTPUTSELECT
en => q_dat~1.OUTPUTSELECT
en => q_dat~0.OUTPUTSELECT
q <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
clear => q_dat~17.OUTPUTSELECT
clear => q_dat~16.OUTPUTSELECT
clear => q_dat~15.OUTPUTSELECT
clear => q_dat~14.OUTPUTSELECT
clear => q_dat~13.OUTPUTSELECT
clear => q_dat~12.OUTPUTSELECT


|sistem|fifo2Re:f2r
aclr => aclr~0.IN1
clock => clock~0.IN1
data[0] => data[0]~15.IN1
data[1] => data[1]~14.IN1
data[2] => data[2]~13.IN1
data[3] => data[3]~12.IN1
data[4] => data[4]~11.IN1
data[5] => data[5]~10.IN1
data[6] => data[6]~9.IN1
data[7] => data[7]~8.IN1
data[8] => data[8]~7.IN1
data[9] => data[9]~6.IN1
data[10] => data[10]~5.IN1
data[11] => data[11]~4.IN1
data[12] => data[12]~3.IN1
data[13] => data[13]~2.IN1
data[14] => data[14]~1.IN1
data[15] => data[15]~0.IN1
rdreq => rdreq~0.IN1
wrreq => wrreq~0.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
q[8] <= scfifo:scfifo_component.q
q[9] <= scfifo:scfifo_component.q
q[10] <= scfifo:scfifo_component.q
q[11] <= scfifo:scfifo_component.q
q[12] <= scfifo:scfifo_component.q
q[13] <= scfifo:scfifo_component.q
q[14] <= scfifo:scfifo_component.q
q[15] <= scfifo:scfifo_component.q
usedw[0] <= scfifo:scfifo_component.usedw
usedw[1] <= scfifo:scfifo_component.usedw
usedw[2] <= scfifo:scfifo_component.usedw
usedw[3] <= scfifo:scfifo_component.usedw
usedw[4] <= scfifo:scfifo_component.usedw
usedw[5] <= scfifo:scfifo_component.usedw
usedw[6] <= scfifo:scfifo_component.usedw


|sistem|fifo2Re:f2r|scfifo:scfifo_component
data[0] => scfifo_ns31:auto_generated.data[0]
data[1] => scfifo_ns31:auto_generated.data[1]
data[2] => scfifo_ns31:auto_generated.data[2]
data[3] => scfifo_ns31:auto_generated.data[3]
data[4] => scfifo_ns31:auto_generated.data[4]
data[5] => scfifo_ns31:auto_generated.data[5]
data[6] => scfifo_ns31:auto_generated.data[6]
data[7] => scfifo_ns31:auto_generated.data[7]
data[8] => scfifo_ns31:auto_generated.data[8]
data[9] => scfifo_ns31:auto_generated.data[9]
data[10] => scfifo_ns31:auto_generated.data[10]
data[11] => scfifo_ns31:auto_generated.data[11]
data[12] => scfifo_ns31:auto_generated.data[12]
data[13] => scfifo_ns31:auto_generated.data[13]
data[14] => scfifo_ns31:auto_generated.data[14]
data[15] => scfifo_ns31:auto_generated.data[15]
q[0] <= scfifo_ns31:auto_generated.q[0]
q[1] <= scfifo_ns31:auto_generated.q[1]
q[2] <= scfifo_ns31:auto_generated.q[2]
q[3] <= scfifo_ns31:auto_generated.q[3]
q[4] <= scfifo_ns31:auto_generated.q[4]
q[5] <= scfifo_ns31:auto_generated.q[5]
q[6] <= scfifo_ns31:auto_generated.q[6]
q[7] <= scfifo_ns31:auto_generated.q[7]
q[8] <= scfifo_ns31:auto_generated.q[8]
q[9] <= scfifo_ns31:auto_generated.q[9]
q[10] <= scfifo_ns31:auto_generated.q[10]
q[11] <= scfifo_ns31:auto_generated.q[11]
q[12] <= scfifo_ns31:auto_generated.q[12]
q[13] <= scfifo_ns31:auto_generated.q[13]
q[14] <= scfifo_ns31:auto_generated.q[14]
q[15] <= scfifo_ns31:auto_generated.q[15]
wrreq => scfifo_ns31:auto_generated.wrreq
rdreq => scfifo_ns31:auto_generated.rdreq
clock => scfifo_ns31:auto_generated.clock
aclr => scfifo_ns31:auto_generated.aclr
sclr => ~NO_FANOUT~
empty <= scfifo_ns31:auto_generated.empty
full <= scfifo_ns31:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_ns31:auto_generated.usedw[0]
usedw[1] <= scfifo_ns31:auto_generated.usedw[1]
usedw[2] <= scfifo_ns31:auto_generated.usedw[2]
usedw[3] <= scfifo_ns31:auto_generated.usedw[3]
usedw[4] <= scfifo_ns31:auto_generated.usedw[4]
usedw[5] <= scfifo_ns31:auto_generated.usedw[5]
usedw[6] <= scfifo_ns31:auto_generated.usedw[6]


|sistem|fifo2Re:f2r|scfifo:scfifo_component|scfifo_ns31:auto_generated
aclr => a_dpfifo_u241:dpfifo.aclr
clock => a_dpfifo_u241:dpfifo.clock
data[0] => a_dpfifo_u241:dpfifo.data[0]
data[1] => a_dpfifo_u241:dpfifo.data[1]
data[2] => a_dpfifo_u241:dpfifo.data[2]
data[3] => a_dpfifo_u241:dpfifo.data[3]
data[4] => a_dpfifo_u241:dpfifo.data[4]
data[5] => a_dpfifo_u241:dpfifo.data[5]
data[6] => a_dpfifo_u241:dpfifo.data[6]
data[7] => a_dpfifo_u241:dpfifo.data[7]
data[8] => a_dpfifo_u241:dpfifo.data[8]
data[9] => a_dpfifo_u241:dpfifo.data[9]
data[10] => a_dpfifo_u241:dpfifo.data[10]
data[11] => a_dpfifo_u241:dpfifo.data[11]
data[12] => a_dpfifo_u241:dpfifo.data[12]
data[13] => a_dpfifo_u241:dpfifo.data[13]
data[14] => a_dpfifo_u241:dpfifo.data[14]
data[15] => a_dpfifo_u241:dpfifo.data[15]
empty <= a_dpfifo_u241:dpfifo.empty
full <= a_dpfifo_u241:dpfifo.full
q[0] <= a_dpfifo_u241:dpfifo.q[0]
q[1] <= a_dpfifo_u241:dpfifo.q[1]
q[2] <= a_dpfifo_u241:dpfifo.q[2]
q[3] <= a_dpfifo_u241:dpfifo.q[3]
q[4] <= a_dpfifo_u241:dpfifo.q[4]
q[5] <= a_dpfifo_u241:dpfifo.q[5]
q[6] <= a_dpfifo_u241:dpfifo.q[6]
q[7] <= a_dpfifo_u241:dpfifo.q[7]
q[8] <= a_dpfifo_u241:dpfifo.q[8]
q[9] <= a_dpfifo_u241:dpfifo.q[9]
q[10] <= a_dpfifo_u241:dpfifo.q[10]
q[11] <= a_dpfifo_u241:dpfifo.q[11]
q[12] <= a_dpfifo_u241:dpfifo.q[12]
q[13] <= a_dpfifo_u241:dpfifo.q[13]
q[14] <= a_dpfifo_u241:dpfifo.q[14]
q[15] <= a_dpfifo_u241:dpfifo.q[15]
rdreq => a_dpfifo_u241:dpfifo.rreq
usedw[0] <= a_dpfifo_u241:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_u241:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_u241:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_u241:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_u241:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_u241:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_u241:dpfifo.usedw[6]
wrreq => a_dpfifo_u241:dpfifo.wreq


|sistem|fifo2Re:f2r|scfifo:scfifo_component|scfifo_ns31:auto_generated|a_dpfifo_u241:dpfifo
aclr => a_fefifo_t7f:fifo_state.aclr
aclr => cntr_gjb:rd_ptr_count.aclr
aclr => cntr_gjb:wr_ptr.aclr
clock => a_fefifo_t7f:fifo_state.clock
clock => dpram_ev01:FIFOram.inclock
clock => dpram_ev01:FIFOram.outclock
clock => cntr_gjb:rd_ptr_count.clock
clock => cntr_gjb:wr_ptr.clock
data[0] => dpram_ev01:FIFOram.data[0]
data[1] => dpram_ev01:FIFOram.data[1]
data[2] => dpram_ev01:FIFOram.data[2]
data[3] => dpram_ev01:FIFOram.data[3]
data[4] => dpram_ev01:FIFOram.data[4]
data[5] => dpram_ev01:FIFOram.data[5]
data[6] => dpram_ev01:FIFOram.data[6]
data[7] => dpram_ev01:FIFOram.data[7]
data[8] => dpram_ev01:FIFOram.data[8]
data[9] => dpram_ev01:FIFOram.data[9]
data[10] => dpram_ev01:FIFOram.data[10]
data[11] => dpram_ev01:FIFOram.data[11]
data[12] => dpram_ev01:FIFOram.data[12]
data[13] => dpram_ev01:FIFOram.data[13]
data[14] => dpram_ev01:FIFOram.data[14]
data[15] => dpram_ev01:FIFOram.data[15]
empty <= a_fefifo_t7f:fifo_state.empty
full <= a_fefifo_t7f:fifo_state.full
q[0] <= dpram_ev01:FIFOram.q[0]
q[1] <= dpram_ev01:FIFOram.q[1]
q[2] <= dpram_ev01:FIFOram.q[2]
q[3] <= dpram_ev01:FIFOram.q[3]
q[4] <= dpram_ev01:FIFOram.q[4]
q[5] <= dpram_ev01:FIFOram.q[5]
q[6] <= dpram_ev01:FIFOram.q[6]
q[7] <= dpram_ev01:FIFOram.q[7]
q[8] <= dpram_ev01:FIFOram.q[8]
q[9] <= dpram_ev01:FIFOram.q[9]
q[10] <= dpram_ev01:FIFOram.q[10]
q[11] <= dpram_ev01:FIFOram.q[11]
q[12] <= dpram_ev01:FIFOram.q[12]
q[13] <= dpram_ev01:FIFOram.q[13]
q[14] <= dpram_ev01:FIFOram.q[14]
q[15] <= dpram_ev01:FIFOram.q[15]
rreq => a_fefifo_t7f:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_t7f:fifo_state.sclr
sclr => cntr_gjb:rd_ptr_count.sclr
sclr => cntr_gjb:wr_ptr.sclr
usedw[0] <= a_fefifo_t7f:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_t7f:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_t7f:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_t7f:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_t7f:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_t7f:fifo_state.usedw_out[5]
usedw[6] <= a_fefifo_t7f:fifo_state.usedw_out[6]
wreq => a_fefifo_t7f:fifo_state.wreq
wreq => valid_wreq.IN0


|sistem|fifo2Re:f2r|scfifo:scfifo_component|scfifo_ns31:auto_generated|a_dpfifo_u241:dpfifo|a_fefifo_t7f:fifo_state
aclr => cntr_sj7:count_usedw.aclr
clock => cntr_sj7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => valid_rreq.IN0
sclr => cntr_sj7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[6] <= usedw[6].DB_MAX_OUTPUT_PORT_TYPE
wreq => valid_wreq.IN0


|sistem|fifo2Re:f2r|scfifo:scfifo_component|scfifo_ns31:auto_generated|a_dpfifo_u241:dpfifo|a_fefifo_t7f:fifo_state|cntr_sj7:count_usedw
aclr => counter_reg_bit1a[6].ACLR
aclr => counter_reg_bit1a[5].ACLR
aclr => counter_reg_bit1a[4].ACLR
aclr => counter_reg_bit1a[3].ACLR
aclr => counter_reg_bit1a[2].ACLR
aclr => counter_reg_bit1a[1].ACLR
aclr => counter_reg_bit1a[0].ACLR
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB


|sistem|fifo2Re:f2r|scfifo:scfifo_component|scfifo_ns31:auto_generated|a_dpfifo_u241:dpfifo|dpram_ev01:FIFOram
data[0] => altsyncram_7vj1:altsyncram1.data_a[0]
data[1] => altsyncram_7vj1:altsyncram1.data_a[1]
data[2] => altsyncram_7vj1:altsyncram1.data_a[2]
data[3] => altsyncram_7vj1:altsyncram1.data_a[3]
data[4] => altsyncram_7vj1:altsyncram1.data_a[4]
data[5] => altsyncram_7vj1:altsyncram1.data_a[5]
data[6] => altsyncram_7vj1:altsyncram1.data_a[6]
data[7] => altsyncram_7vj1:altsyncram1.data_a[7]
data[8] => altsyncram_7vj1:altsyncram1.data_a[8]
data[9] => altsyncram_7vj1:altsyncram1.data_a[9]
data[10] => altsyncram_7vj1:altsyncram1.data_a[10]
data[11] => altsyncram_7vj1:altsyncram1.data_a[11]
data[12] => altsyncram_7vj1:altsyncram1.data_a[12]
data[13] => altsyncram_7vj1:altsyncram1.data_a[13]
data[14] => altsyncram_7vj1:altsyncram1.data_a[14]
data[15] => altsyncram_7vj1:altsyncram1.data_a[15]
inclock => altsyncram_7vj1:altsyncram1.clock0
outclock => altsyncram_7vj1:altsyncram1.clock1
outclocken => altsyncram_7vj1:altsyncram1.clocken1
q[0] <= altsyncram_7vj1:altsyncram1.q_b[0]
q[1] <= altsyncram_7vj1:altsyncram1.q_b[1]
q[2] <= altsyncram_7vj1:altsyncram1.q_b[2]
q[3] <= altsyncram_7vj1:altsyncram1.q_b[3]
q[4] <= altsyncram_7vj1:altsyncram1.q_b[4]
q[5] <= altsyncram_7vj1:altsyncram1.q_b[5]
q[6] <= altsyncram_7vj1:altsyncram1.q_b[6]
q[7] <= altsyncram_7vj1:altsyncram1.q_b[7]
q[8] <= altsyncram_7vj1:altsyncram1.q_b[8]
q[9] <= altsyncram_7vj1:altsyncram1.q_b[9]
q[10] <= altsyncram_7vj1:altsyncram1.q_b[10]
q[11] <= altsyncram_7vj1:altsyncram1.q_b[11]
q[12] <= altsyncram_7vj1:altsyncram1.q_b[12]
q[13] <= altsyncram_7vj1:altsyncram1.q_b[13]
q[14] <= altsyncram_7vj1:altsyncram1.q_b[14]
q[15] <= altsyncram_7vj1:altsyncram1.q_b[15]
rdaddress[0] => altsyncram_7vj1:altsyncram1.address_b[0]
rdaddress[1] => altsyncram_7vj1:altsyncram1.address_b[1]
rdaddress[2] => altsyncram_7vj1:altsyncram1.address_b[2]
rdaddress[3] => altsyncram_7vj1:altsyncram1.address_b[3]
rdaddress[4] => altsyncram_7vj1:altsyncram1.address_b[4]
rdaddress[5] => altsyncram_7vj1:altsyncram1.address_b[5]
rdaddress[6] => altsyncram_7vj1:altsyncram1.address_b[6]
wraddress[0] => altsyncram_7vj1:altsyncram1.address_a[0]
wraddress[1] => altsyncram_7vj1:altsyncram1.address_a[1]
wraddress[2] => altsyncram_7vj1:altsyncram1.address_a[2]
wraddress[3] => altsyncram_7vj1:altsyncram1.address_a[3]
wraddress[4] => altsyncram_7vj1:altsyncram1.address_a[4]
wraddress[5] => altsyncram_7vj1:altsyncram1.address_a[5]
wraddress[6] => altsyncram_7vj1:altsyncram1.address_a[6]
wren => altsyncram_7vj1:altsyncram1.wren_a


|sistem|fifo2Re:f2r|scfifo:scfifo_component|scfifo_ns31:auto_generated|a_dpfifo_u241:dpfifo|dpram_ev01:FIFOram|altsyncram_7vj1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[0] => ram_block2a8.PORTAADDR
address_a[0] => ram_block2a9.PORTAADDR
address_a[0] => ram_block2a10.PORTAADDR
address_a[0] => ram_block2a11.PORTAADDR
address_a[0] => ram_block2a12.PORTAADDR
address_a[0] => ram_block2a13.PORTAADDR
address_a[0] => ram_block2a14.PORTAADDR
address_a[0] => ram_block2a15.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[1] => ram_block2a8.PORTAADDR1
address_a[1] => ram_block2a9.PORTAADDR1
address_a[1] => ram_block2a10.PORTAADDR1
address_a[1] => ram_block2a11.PORTAADDR1
address_a[1] => ram_block2a12.PORTAADDR1
address_a[1] => ram_block2a13.PORTAADDR1
address_a[1] => ram_block2a14.PORTAADDR1
address_a[1] => ram_block2a15.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[2] => ram_block2a8.PORTAADDR2
address_a[2] => ram_block2a9.PORTAADDR2
address_a[2] => ram_block2a10.PORTAADDR2
address_a[2] => ram_block2a11.PORTAADDR2
address_a[2] => ram_block2a12.PORTAADDR2
address_a[2] => ram_block2a13.PORTAADDR2
address_a[2] => ram_block2a14.PORTAADDR2
address_a[2] => ram_block2a15.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[3] => ram_block2a8.PORTAADDR3
address_a[3] => ram_block2a9.PORTAADDR3
address_a[3] => ram_block2a10.PORTAADDR3
address_a[3] => ram_block2a11.PORTAADDR3
address_a[3] => ram_block2a12.PORTAADDR3
address_a[3] => ram_block2a13.PORTAADDR3
address_a[3] => ram_block2a14.PORTAADDR3
address_a[3] => ram_block2a15.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[4] => ram_block2a8.PORTAADDR4
address_a[4] => ram_block2a9.PORTAADDR4
address_a[4] => ram_block2a10.PORTAADDR4
address_a[4] => ram_block2a11.PORTAADDR4
address_a[4] => ram_block2a12.PORTAADDR4
address_a[4] => ram_block2a13.PORTAADDR4
address_a[4] => ram_block2a14.PORTAADDR4
address_a[4] => ram_block2a15.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[5] => ram_block2a8.PORTAADDR5
address_a[5] => ram_block2a9.PORTAADDR5
address_a[5] => ram_block2a10.PORTAADDR5
address_a[5] => ram_block2a11.PORTAADDR5
address_a[5] => ram_block2a12.PORTAADDR5
address_a[5] => ram_block2a13.PORTAADDR5
address_a[5] => ram_block2a14.PORTAADDR5
address_a[5] => ram_block2a15.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[6] => ram_block2a1.PORTAADDR6
address_a[6] => ram_block2a2.PORTAADDR6
address_a[6] => ram_block2a3.PORTAADDR6
address_a[6] => ram_block2a4.PORTAADDR6
address_a[6] => ram_block2a5.PORTAADDR6
address_a[6] => ram_block2a6.PORTAADDR6
address_a[6] => ram_block2a7.PORTAADDR6
address_a[6] => ram_block2a8.PORTAADDR6
address_a[6] => ram_block2a9.PORTAADDR6
address_a[6] => ram_block2a10.PORTAADDR6
address_a[6] => ram_block2a11.PORTAADDR6
address_a[6] => ram_block2a12.PORTAADDR6
address_a[6] => ram_block2a13.PORTAADDR6
address_a[6] => ram_block2a14.PORTAADDR6
address_a[6] => ram_block2a15.PORTAADDR6
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[0] => ram_block2a8.PORTBADDR
address_b[0] => ram_block2a9.PORTBADDR
address_b[0] => ram_block2a10.PORTBADDR
address_b[0] => ram_block2a11.PORTBADDR
address_b[0] => ram_block2a12.PORTBADDR
address_b[0] => ram_block2a13.PORTBADDR
address_b[0] => ram_block2a14.PORTBADDR
address_b[0] => ram_block2a15.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[1] => ram_block2a8.PORTBADDR1
address_b[1] => ram_block2a9.PORTBADDR1
address_b[1] => ram_block2a10.PORTBADDR1
address_b[1] => ram_block2a11.PORTBADDR1
address_b[1] => ram_block2a12.PORTBADDR1
address_b[1] => ram_block2a13.PORTBADDR1
address_b[1] => ram_block2a14.PORTBADDR1
address_b[1] => ram_block2a15.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[2] => ram_block2a8.PORTBADDR2
address_b[2] => ram_block2a9.PORTBADDR2
address_b[2] => ram_block2a10.PORTBADDR2
address_b[2] => ram_block2a11.PORTBADDR2
address_b[2] => ram_block2a12.PORTBADDR2
address_b[2] => ram_block2a13.PORTBADDR2
address_b[2] => ram_block2a14.PORTBADDR2
address_b[2] => ram_block2a15.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[3] => ram_block2a8.PORTBADDR3
address_b[3] => ram_block2a9.PORTBADDR3
address_b[3] => ram_block2a10.PORTBADDR3
address_b[3] => ram_block2a11.PORTBADDR3
address_b[3] => ram_block2a12.PORTBADDR3
address_b[3] => ram_block2a13.PORTBADDR3
address_b[3] => ram_block2a14.PORTBADDR3
address_b[3] => ram_block2a15.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[4] => ram_block2a8.PORTBADDR4
address_b[4] => ram_block2a9.PORTBADDR4
address_b[4] => ram_block2a10.PORTBADDR4
address_b[4] => ram_block2a11.PORTBADDR4
address_b[4] => ram_block2a12.PORTBADDR4
address_b[4] => ram_block2a13.PORTBADDR4
address_b[4] => ram_block2a14.PORTBADDR4
address_b[4] => ram_block2a15.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
address_b[5] => ram_block2a8.PORTBADDR5
address_b[5] => ram_block2a9.PORTBADDR5
address_b[5] => ram_block2a10.PORTBADDR5
address_b[5] => ram_block2a11.PORTBADDR5
address_b[5] => ram_block2a12.PORTBADDR5
address_b[5] => ram_block2a13.PORTBADDR5
address_b[5] => ram_block2a14.PORTBADDR5
address_b[5] => ram_block2a15.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[6] => ram_block2a1.PORTBADDR6
address_b[6] => ram_block2a2.PORTBADDR6
address_b[6] => ram_block2a3.PORTBADDR6
address_b[6] => ram_block2a4.PORTBADDR6
address_b[6] => ram_block2a5.PORTBADDR6
address_b[6] => ram_block2a6.PORTBADDR6
address_b[6] => ram_block2a7.PORTBADDR6
address_b[6] => ram_block2a8.PORTBADDR6
address_b[6] => ram_block2a9.PORTBADDR6
address_b[6] => ram_block2a10.PORTBADDR6
address_b[6] => ram_block2a11.PORTBADDR6
address_b[6] => ram_block2a12.PORTBADDR6
address_b[6] => ram_block2a13.PORTBADDR6
address_b[6] => ram_block2a14.PORTBADDR6
address_b[6] => ram_block2a15.PORTBADDR6
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock0 => ram_block2a8.CLK0
clock0 => ram_block2a9.CLK0
clock0 => ram_block2a10.CLK0
clock0 => ram_block2a11.CLK0
clock0 => ram_block2a12.CLK0
clock0 => ram_block2a13.CLK0
clock0 => ram_block2a14.CLK0
clock0 => ram_block2a15.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clock1 => ram_block2a8.CLK1
clock1 => ram_block2a9.CLK1
clock1 => ram_block2a10.CLK1
clock1 => ram_block2a11.CLK1
clock1 => ram_block2a12.CLK1
clock1 => ram_block2a13.CLK1
clock1 => ram_block2a14.CLK1
clock1 => ram_block2a15.CLK1
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
clocken1 => ram_block2a8.ENA1
clocken1 => ram_block2a9.ENA1
clocken1 => ram_block2a10.ENA1
clocken1 => ram_block2a11.ENA1
clocken1 => ram_block2a12.ENA1
clocken1 => ram_block2a13.ENA1
clocken1 => ram_block2a14.ENA1
clocken1 => ram_block2a15.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
data_a[8] => ram_block2a8.PORTADATAIN
data_a[9] => ram_block2a9.PORTADATAIN
data_a[10] => ram_block2a10.PORTADATAIN
data_a[11] => ram_block2a11.PORTADATAIN
data_a[12] => ram_block2a12.PORTADATAIN
data_a[13] => ram_block2a13.PORTADATAIN
data_a[14] => ram_block2a14.PORTADATAIN
data_a[15] => ram_block2a15.PORTADATAIN
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
q_b[2] <= ram_block2a2.PORTBDATAOUT
q_b[3] <= ram_block2a3.PORTBDATAOUT
q_b[4] <= ram_block2a4.PORTBDATAOUT
q_b[5] <= ram_block2a5.PORTBDATAOUT
q_b[6] <= ram_block2a6.PORTBDATAOUT
q_b[7] <= ram_block2a7.PORTBDATAOUT
q_b[8] <= ram_block2a8.PORTBDATAOUT
q_b[9] <= ram_block2a9.PORTBDATAOUT
q_b[10] <= ram_block2a10.PORTBDATAOUT
q_b[11] <= ram_block2a11.PORTBDATAOUT
q_b[12] <= ram_block2a12.PORTBDATAOUT
q_b[13] <= ram_block2a13.PORTBDATAOUT
q_b[14] <= ram_block2a14.PORTBDATAOUT
q_b[15] <= ram_block2a15.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a0.ENA0
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a1.ENA0
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a2.ENA0
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a3.ENA0
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a4.ENA0
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a5.ENA0
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a6.ENA0
wren_a => ram_block2a7.PORTAWE
wren_a => ram_block2a7.ENA0
wren_a => ram_block2a8.PORTAWE
wren_a => ram_block2a8.ENA0
wren_a => ram_block2a9.PORTAWE
wren_a => ram_block2a9.ENA0
wren_a => ram_block2a10.PORTAWE
wren_a => ram_block2a10.ENA0
wren_a => ram_block2a11.PORTAWE
wren_a => ram_block2a11.ENA0
wren_a => ram_block2a12.PORTAWE
wren_a => ram_block2a12.ENA0
wren_a => ram_block2a13.PORTAWE
wren_a => ram_block2a13.ENA0
wren_a => ram_block2a14.PORTAWE
wren_a => ram_block2a14.ENA0
wren_a => ram_block2a15.PORTAWE
wren_a => ram_block2a15.ENA0


|sistem|fifo2Re:f2r|scfifo:scfifo_component|scfifo_ns31:auto_generated|a_dpfifo_u241:dpfifo|cntr_gjb:rd_ptr_count
aclr => counter_reg_bit4a[6].ACLR
aclr => counter_reg_bit4a[5].ACLR
aclr => counter_reg_bit4a[4].ACLR
aclr => counter_reg_bit4a[3].ACLR
aclr => counter_reg_bit4a[2].ACLR
aclr => counter_reg_bit4a[1].ACLR
aclr => counter_reg_bit4a[0].ACLR
clock => counter_reg_bit4a[6].CLK
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT
q[6] <= counter_reg_bit4a[6].REGOUT


|sistem|fifo2Re:f2r|scfifo:scfifo_component|scfifo_ns31:auto_generated|a_dpfifo_u241:dpfifo|cntr_gjb:wr_ptr
aclr => counter_reg_bit4a[6].ACLR
aclr => counter_reg_bit4a[5].ACLR
aclr => counter_reg_bit4a[4].ACLR
aclr => counter_reg_bit4a[3].ACLR
aclr => counter_reg_bit4a[2].ACLR
aclr => counter_reg_bit4a[1].ACLR
aclr => counter_reg_bit4a[0].ACLR
clock => counter_reg_bit4a[6].CLK
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT
q[6] <= counter_reg_bit4a[6].REGOUT


|sistem|fifo2Im:f2i
aclr => aclr~0.IN1
clock => clock~0.IN1
data[0] => data[0]~15.IN1
data[1] => data[1]~14.IN1
data[2] => data[2]~13.IN1
data[3] => data[3]~12.IN1
data[4] => data[4]~11.IN1
data[5] => data[5]~10.IN1
data[6] => data[6]~9.IN1
data[7] => data[7]~8.IN1
data[8] => data[8]~7.IN1
data[9] => data[9]~6.IN1
data[10] => data[10]~5.IN1
data[11] => data[11]~4.IN1
data[12] => data[12]~3.IN1
data[13] => data[13]~2.IN1
data[14] => data[14]~1.IN1
data[15] => data[15]~0.IN1
rdreq => rdreq~0.IN1
wrreq => wrreq~0.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
q[8] <= scfifo:scfifo_component.q
q[9] <= scfifo:scfifo_component.q
q[10] <= scfifo:scfifo_component.q
q[11] <= scfifo:scfifo_component.q
q[12] <= scfifo:scfifo_component.q
q[13] <= scfifo:scfifo_component.q
q[14] <= scfifo:scfifo_component.q
q[15] <= scfifo:scfifo_component.q
usedw[0] <= scfifo:scfifo_component.usedw
usedw[1] <= scfifo:scfifo_component.usedw
usedw[2] <= scfifo:scfifo_component.usedw
usedw[3] <= scfifo:scfifo_component.usedw
usedw[4] <= scfifo:scfifo_component.usedw
usedw[5] <= scfifo:scfifo_component.usedw
usedw[6] <= scfifo:scfifo_component.usedw


|sistem|fifo2Im:f2i|scfifo:scfifo_component
data[0] => scfifo_ns31:auto_generated.data[0]
data[1] => scfifo_ns31:auto_generated.data[1]
data[2] => scfifo_ns31:auto_generated.data[2]
data[3] => scfifo_ns31:auto_generated.data[3]
data[4] => scfifo_ns31:auto_generated.data[4]
data[5] => scfifo_ns31:auto_generated.data[5]
data[6] => scfifo_ns31:auto_generated.data[6]
data[7] => scfifo_ns31:auto_generated.data[7]
data[8] => scfifo_ns31:auto_generated.data[8]
data[9] => scfifo_ns31:auto_generated.data[9]
data[10] => scfifo_ns31:auto_generated.data[10]
data[11] => scfifo_ns31:auto_generated.data[11]
data[12] => scfifo_ns31:auto_generated.data[12]
data[13] => scfifo_ns31:auto_generated.data[13]
data[14] => scfifo_ns31:auto_generated.data[14]
data[15] => scfifo_ns31:auto_generated.data[15]
q[0] <= scfifo_ns31:auto_generated.q[0]
q[1] <= scfifo_ns31:auto_generated.q[1]
q[2] <= scfifo_ns31:auto_generated.q[2]
q[3] <= scfifo_ns31:auto_generated.q[3]
q[4] <= scfifo_ns31:auto_generated.q[4]
q[5] <= scfifo_ns31:auto_generated.q[5]
q[6] <= scfifo_ns31:auto_generated.q[6]
q[7] <= scfifo_ns31:auto_generated.q[7]
q[8] <= scfifo_ns31:auto_generated.q[8]
q[9] <= scfifo_ns31:auto_generated.q[9]
q[10] <= scfifo_ns31:auto_generated.q[10]
q[11] <= scfifo_ns31:auto_generated.q[11]
q[12] <= scfifo_ns31:auto_generated.q[12]
q[13] <= scfifo_ns31:auto_generated.q[13]
q[14] <= scfifo_ns31:auto_generated.q[14]
q[15] <= scfifo_ns31:auto_generated.q[15]
wrreq => scfifo_ns31:auto_generated.wrreq
rdreq => scfifo_ns31:auto_generated.rdreq
clock => scfifo_ns31:auto_generated.clock
aclr => scfifo_ns31:auto_generated.aclr
sclr => ~NO_FANOUT~
empty <= scfifo_ns31:auto_generated.empty
full <= scfifo_ns31:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_ns31:auto_generated.usedw[0]
usedw[1] <= scfifo_ns31:auto_generated.usedw[1]
usedw[2] <= scfifo_ns31:auto_generated.usedw[2]
usedw[3] <= scfifo_ns31:auto_generated.usedw[3]
usedw[4] <= scfifo_ns31:auto_generated.usedw[4]
usedw[5] <= scfifo_ns31:auto_generated.usedw[5]
usedw[6] <= scfifo_ns31:auto_generated.usedw[6]


|sistem|fifo2Im:f2i|scfifo:scfifo_component|scfifo_ns31:auto_generated
aclr => a_dpfifo_u241:dpfifo.aclr
clock => a_dpfifo_u241:dpfifo.clock
data[0] => a_dpfifo_u241:dpfifo.data[0]
data[1] => a_dpfifo_u241:dpfifo.data[1]
data[2] => a_dpfifo_u241:dpfifo.data[2]
data[3] => a_dpfifo_u241:dpfifo.data[3]
data[4] => a_dpfifo_u241:dpfifo.data[4]
data[5] => a_dpfifo_u241:dpfifo.data[5]
data[6] => a_dpfifo_u241:dpfifo.data[6]
data[7] => a_dpfifo_u241:dpfifo.data[7]
data[8] => a_dpfifo_u241:dpfifo.data[8]
data[9] => a_dpfifo_u241:dpfifo.data[9]
data[10] => a_dpfifo_u241:dpfifo.data[10]
data[11] => a_dpfifo_u241:dpfifo.data[11]
data[12] => a_dpfifo_u241:dpfifo.data[12]
data[13] => a_dpfifo_u241:dpfifo.data[13]
data[14] => a_dpfifo_u241:dpfifo.data[14]
data[15] => a_dpfifo_u241:dpfifo.data[15]
empty <= a_dpfifo_u241:dpfifo.empty
full <= a_dpfifo_u241:dpfifo.full
q[0] <= a_dpfifo_u241:dpfifo.q[0]
q[1] <= a_dpfifo_u241:dpfifo.q[1]
q[2] <= a_dpfifo_u241:dpfifo.q[2]
q[3] <= a_dpfifo_u241:dpfifo.q[3]
q[4] <= a_dpfifo_u241:dpfifo.q[4]
q[5] <= a_dpfifo_u241:dpfifo.q[5]
q[6] <= a_dpfifo_u241:dpfifo.q[6]
q[7] <= a_dpfifo_u241:dpfifo.q[7]
q[8] <= a_dpfifo_u241:dpfifo.q[8]
q[9] <= a_dpfifo_u241:dpfifo.q[9]
q[10] <= a_dpfifo_u241:dpfifo.q[10]
q[11] <= a_dpfifo_u241:dpfifo.q[11]
q[12] <= a_dpfifo_u241:dpfifo.q[12]
q[13] <= a_dpfifo_u241:dpfifo.q[13]
q[14] <= a_dpfifo_u241:dpfifo.q[14]
q[15] <= a_dpfifo_u241:dpfifo.q[15]
rdreq => a_dpfifo_u241:dpfifo.rreq
usedw[0] <= a_dpfifo_u241:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_u241:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_u241:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_u241:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_u241:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_u241:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_u241:dpfifo.usedw[6]
wrreq => a_dpfifo_u241:dpfifo.wreq


|sistem|fifo2Im:f2i|scfifo:scfifo_component|scfifo_ns31:auto_generated|a_dpfifo_u241:dpfifo
aclr => a_fefifo_t7f:fifo_state.aclr
aclr => cntr_gjb:rd_ptr_count.aclr
aclr => cntr_gjb:wr_ptr.aclr
clock => a_fefifo_t7f:fifo_state.clock
clock => dpram_ev01:FIFOram.inclock
clock => dpram_ev01:FIFOram.outclock
clock => cntr_gjb:rd_ptr_count.clock
clock => cntr_gjb:wr_ptr.clock
data[0] => dpram_ev01:FIFOram.data[0]
data[1] => dpram_ev01:FIFOram.data[1]
data[2] => dpram_ev01:FIFOram.data[2]
data[3] => dpram_ev01:FIFOram.data[3]
data[4] => dpram_ev01:FIFOram.data[4]
data[5] => dpram_ev01:FIFOram.data[5]
data[6] => dpram_ev01:FIFOram.data[6]
data[7] => dpram_ev01:FIFOram.data[7]
data[8] => dpram_ev01:FIFOram.data[8]
data[9] => dpram_ev01:FIFOram.data[9]
data[10] => dpram_ev01:FIFOram.data[10]
data[11] => dpram_ev01:FIFOram.data[11]
data[12] => dpram_ev01:FIFOram.data[12]
data[13] => dpram_ev01:FIFOram.data[13]
data[14] => dpram_ev01:FIFOram.data[14]
data[15] => dpram_ev01:FIFOram.data[15]
empty <= a_fefifo_t7f:fifo_state.empty
full <= a_fefifo_t7f:fifo_state.full
q[0] <= dpram_ev01:FIFOram.q[0]
q[1] <= dpram_ev01:FIFOram.q[1]
q[2] <= dpram_ev01:FIFOram.q[2]
q[3] <= dpram_ev01:FIFOram.q[3]
q[4] <= dpram_ev01:FIFOram.q[4]
q[5] <= dpram_ev01:FIFOram.q[5]
q[6] <= dpram_ev01:FIFOram.q[6]
q[7] <= dpram_ev01:FIFOram.q[7]
q[8] <= dpram_ev01:FIFOram.q[8]
q[9] <= dpram_ev01:FIFOram.q[9]
q[10] <= dpram_ev01:FIFOram.q[10]
q[11] <= dpram_ev01:FIFOram.q[11]
q[12] <= dpram_ev01:FIFOram.q[12]
q[13] <= dpram_ev01:FIFOram.q[13]
q[14] <= dpram_ev01:FIFOram.q[14]
q[15] <= dpram_ev01:FIFOram.q[15]
rreq => a_fefifo_t7f:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_t7f:fifo_state.sclr
sclr => cntr_gjb:rd_ptr_count.sclr
sclr => cntr_gjb:wr_ptr.sclr
usedw[0] <= a_fefifo_t7f:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_t7f:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_t7f:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_t7f:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_t7f:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_t7f:fifo_state.usedw_out[5]
usedw[6] <= a_fefifo_t7f:fifo_state.usedw_out[6]
wreq => a_fefifo_t7f:fifo_state.wreq
wreq => valid_wreq.IN0


|sistem|fifo2Im:f2i|scfifo:scfifo_component|scfifo_ns31:auto_generated|a_dpfifo_u241:dpfifo|a_fefifo_t7f:fifo_state
aclr => cntr_sj7:count_usedw.aclr
clock => cntr_sj7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => valid_rreq.IN0
sclr => cntr_sj7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[6] <= usedw[6].DB_MAX_OUTPUT_PORT_TYPE
wreq => valid_wreq.IN0


|sistem|fifo2Im:f2i|scfifo:scfifo_component|scfifo_ns31:auto_generated|a_dpfifo_u241:dpfifo|a_fefifo_t7f:fifo_state|cntr_sj7:count_usedw
aclr => counter_reg_bit1a[6].ACLR
aclr => counter_reg_bit1a[5].ACLR
aclr => counter_reg_bit1a[4].ACLR
aclr => counter_reg_bit1a[3].ACLR
aclr => counter_reg_bit1a[2].ACLR
aclr => counter_reg_bit1a[1].ACLR
aclr => counter_reg_bit1a[0].ACLR
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB


|sistem|fifo2Im:f2i|scfifo:scfifo_component|scfifo_ns31:auto_generated|a_dpfifo_u241:dpfifo|dpram_ev01:FIFOram
data[0] => altsyncram_7vj1:altsyncram1.data_a[0]
data[1] => altsyncram_7vj1:altsyncram1.data_a[1]
data[2] => altsyncram_7vj1:altsyncram1.data_a[2]
data[3] => altsyncram_7vj1:altsyncram1.data_a[3]
data[4] => altsyncram_7vj1:altsyncram1.data_a[4]
data[5] => altsyncram_7vj1:altsyncram1.data_a[5]
data[6] => altsyncram_7vj1:altsyncram1.data_a[6]
data[7] => altsyncram_7vj1:altsyncram1.data_a[7]
data[8] => altsyncram_7vj1:altsyncram1.data_a[8]
data[9] => altsyncram_7vj1:altsyncram1.data_a[9]
data[10] => altsyncram_7vj1:altsyncram1.data_a[10]
data[11] => altsyncram_7vj1:altsyncram1.data_a[11]
data[12] => altsyncram_7vj1:altsyncram1.data_a[12]
data[13] => altsyncram_7vj1:altsyncram1.data_a[13]
data[14] => altsyncram_7vj1:altsyncram1.data_a[14]
data[15] => altsyncram_7vj1:altsyncram1.data_a[15]
inclock => altsyncram_7vj1:altsyncram1.clock0
outclock => altsyncram_7vj1:altsyncram1.clock1
outclocken => altsyncram_7vj1:altsyncram1.clocken1
q[0] <= altsyncram_7vj1:altsyncram1.q_b[0]
q[1] <= altsyncram_7vj1:altsyncram1.q_b[1]
q[2] <= altsyncram_7vj1:altsyncram1.q_b[2]
q[3] <= altsyncram_7vj1:altsyncram1.q_b[3]
q[4] <= altsyncram_7vj1:altsyncram1.q_b[4]
q[5] <= altsyncram_7vj1:altsyncram1.q_b[5]
q[6] <= altsyncram_7vj1:altsyncram1.q_b[6]
q[7] <= altsyncram_7vj1:altsyncram1.q_b[7]
q[8] <= altsyncram_7vj1:altsyncram1.q_b[8]
q[9] <= altsyncram_7vj1:altsyncram1.q_b[9]
q[10] <= altsyncram_7vj1:altsyncram1.q_b[10]
q[11] <= altsyncram_7vj1:altsyncram1.q_b[11]
q[12] <= altsyncram_7vj1:altsyncram1.q_b[12]
q[13] <= altsyncram_7vj1:altsyncram1.q_b[13]
q[14] <= altsyncram_7vj1:altsyncram1.q_b[14]
q[15] <= altsyncram_7vj1:altsyncram1.q_b[15]
rdaddress[0] => altsyncram_7vj1:altsyncram1.address_b[0]
rdaddress[1] => altsyncram_7vj1:altsyncram1.address_b[1]
rdaddress[2] => altsyncram_7vj1:altsyncram1.address_b[2]
rdaddress[3] => altsyncram_7vj1:altsyncram1.address_b[3]
rdaddress[4] => altsyncram_7vj1:altsyncram1.address_b[4]
rdaddress[5] => altsyncram_7vj1:altsyncram1.address_b[5]
rdaddress[6] => altsyncram_7vj1:altsyncram1.address_b[6]
wraddress[0] => altsyncram_7vj1:altsyncram1.address_a[0]
wraddress[1] => altsyncram_7vj1:altsyncram1.address_a[1]
wraddress[2] => altsyncram_7vj1:altsyncram1.address_a[2]
wraddress[3] => altsyncram_7vj1:altsyncram1.address_a[3]
wraddress[4] => altsyncram_7vj1:altsyncram1.address_a[4]
wraddress[5] => altsyncram_7vj1:altsyncram1.address_a[5]
wraddress[6] => altsyncram_7vj1:altsyncram1.address_a[6]
wren => altsyncram_7vj1:altsyncram1.wren_a


|sistem|fifo2Im:f2i|scfifo:scfifo_component|scfifo_ns31:auto_generated|a_dpfifo_u241:dpfifo|dpram_ev01:FIFOram|altsyncram_7vj1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[0] => ram_block2a8.PORTAADDR
address_a[0] => ram_block2a9.PORTAADDR
address_a[0] => ram_block2a10.PORTAADDR
address_a[0] => ram_block2a11.PORTAADDR
address_a[0] => ram_block2a12.PORTAADDR
address_a[0] => ram_block2a13.PORTAADDR
address_a[0] => ram_block2a14.PORTAADDR
address_a[0] => ram_block2a15.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[1] => ram_block2a8.PORTAADDR1
address_a[1] => ram_block2a9.PORTAADDR1
address_a[1] => ram_block2a10.PORTAADDR1
address_a[1] => ram_block2a11.PORTAADDR1
address_a[1] => ram_block2a12.PORTAADDR1
address_a[1] => ram_block2a13.PORTAADDR1
address_a[1] => ram_block2a14.PORTAADDR1
address_a[1] => ram_block2a15.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[2] => ram_block2a8.PORTAADDR2
address_a[2] => ram_block2a9.PORTAADDR2
address_a[2] => ram_block2a10.PORTAADDR2
address_a[2] => ram_block2a11.PORTAADDR2
address_a[2] => ram_block2a12.PORTAADDR2
address_a[2] => ram_block2a13.PORTAADDR2
address_a[2] => ram_block2a14.PORTAADDR2
address_a[2] => ram_block2a15.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[3] => ram_block2a8.PORTAADDR3
address_a[3] => ram_block2a9.PORTAADDR3
address_a[3] => ram_block2a10.PORTAADDR3
address_a[3] => ram_block2a11.PORTAADDR3
address_a[3] => ram_block2a12.PORTAADDR3
address_a[3] => ram_block2a13.PORTAADDR3
address_a[3] => ram_block2a14.PORTAADDR3
address_a[3] => ram_block2a15.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[4] => ram_block2a8.PORTAADDR4
address_a[4] => ram_block2a9.PORTAADDR4
address_a[4] => ram_block2a10.PORTAADDR4
address_a[4] => ram_block2a11.PORTAADDR4
address_a[4] => ram_block2a12.PORTAADDR4
address_a[4] => ram_block2a13.PORTAADDR4
address_a[4] => ram_block2a14.PORTAADDR4
address_a[4] => ram_block2a15.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[5] => ram_block2a8.PORTAADDR5
address_a[5] => ram_block2a9.PORTAADDR5
address_a[5] => ram_block2a10.PORTAADDR5
address_a[5] => ram_block2a11.PORTAADDR5
address_a[5] => ram_block2a12.PORTAADDR5
address_a[5] => ram_block2a13.PORTAADDR5
address_a[5] => ram_block2a14.PORTAADDR5
address_a[5] => ram_block2a15.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[6] => ram_block2a1.PORTAADDR6
address_a[6] => ram_block2a2.PORTAADDR6
address_a[6] => ram_block2a3.PORTAADDR6
address_a[6] => ram_block2a4.PORTAADDR6
address_a[6] => ram_block2a5.PORTAADDR6
address_a[6] => ram_block2a6.PORTAADDR6
address_a[6] => ram_block2a7.PORTAADDR6
address_a[6] => ram_block2a8.PORTAADDR6
address_a[6] => ram_block2a9.PORTAADDR6
address_a[6] => ram_block2a10.PORTAADDR6
address_a[6] => ram_block2a11.PORTAADDR6
address_a[6] => ram_block2a12.PORTAADDR6
address_a[6] => ram_block2a13.PORTAADDR6
address_a[6] => ram_block2a14.PORTAADDR6
address_a[6] => ram_block2a15.PORTAADDR6
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[0] => ram_block2a8.PORTBADDR
address_b[0] => ram_block2a9.PORTBADDR
address_b[0] => ram_block2a10.PORTBADDR
address_b[0] => ram_block2a11.PORTBADDR
address_b[0] => ram_block2a12.PORTBADDR
address_b[0] => ram_block2a13.PORTBADDR
address_b[0] => ram_block2a14.PORTBADDR
address_b[0] => ram_block2a15.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[1] => ram_block2a8.PORTBADDR1
address_b[1] => ram_block2a9.PORTBADDR1
address_b[1] => ram_block2a10.PORTBADDR1
address_b[1] => ram_block2a11.PORTBADDR1
address_b[1] => ram_block2a12.PORTBADDR1
address_b[1] => ram_block2a13.PORTBADDR1
address_b[1] => ram_block2a14.PORTBADDR1
address_b[1] => ram_block2a15.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[2] => ram_block2a8.PORTBADDR2
address_b[2] => ram_block2a9.PORTBADDR2
address_b[2] => ram_block2a10.PORTBADDR2
address_b[2] => ram_block2a11.PORTBADDR2
address_b[2] => ram_block2a12.PORTBADDR2
address_b[2] => ram_block2a13.PORTBADDR2
address_b[2] => ram_block2a14.PORTBADDR2
address_b[2] => ram_block2a15.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[3] => ram_block2a8.PORTBADDR3
address_b[3] => ram_block2a9.PORTBADDR3
address_b[3] => ram_block2a10.PORTBADDR3
address_b[3] => ram_block2a11.PORTBADDR3
address_b[3] => ram_block2a12.PORTBADDR3
address_b[3] => ram_block2a13.PORTBADDR3
address_b[3] => ram_block2a14.PORTBADDR3
address_b[3] => ram_block2a15.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[4] => ram_block2a8.PORTBADDR4
address_b[4] => ram_block2a9.PORTBADDR4
address_b[4] => ram_block2a10.PORTBADDR4
address_b[4] => ram_block2a11.PORTBADDR4
address_b[4] => ram_block2a12.PORTBADDR4
address_b[4] => ram_block2a13.PORTBADDR4
address_b[4] => ram_block2a14.PORTBADDR4
address_b[4] => ram_block2a15.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
address_b[5] => ram_block2a8.PORTBADDR5
address_b[5] => ram_block2a9.PORTBADDR5
address_b[5] => ram_block2a10.PORTBADDR5
address_b[5] => ram_block2a11.PORTBADDR5
address_b[5] => ram_block2a12.PORTBADDR5
address_b[5] => ram_block2a13.PORTBADDR5
address_b[5] => ram_block2a14.PORTBADDR5
address_b[5] => ram_block2a15.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[6] => ram_block2a1.PORTBADDR6
address_b[6] => ram_block2a2.PORTBADDR6
address_b[6] => ram_block2a3.PORTBADDR6
address_b[6] => ram_block2a4.PORTBADDR6
address_b[6] => ram_block2a5.PORTBADDR6
address_b[6] => ram_block2a6.PORTBADDR6
address_b[6] => ram_block2a7.PORTBADDR6
address_b[6] => ram_block2a8.PORTBADDR6
address_b[6] => ram_block2a9.PORTBADDR6
address_b[6] => ram_block2a10.PORTBADDR6
address_b[6] => ram_block2a11.PORTBADDR6
address_b[6] => ram_block2a12.PORTBADDR6
address_b[6] => ram_block2a13.PORTBADDR6
address_b[6] => ram_block2a14.PORTBADDR6
address_b[6] => ram_block2a15.PORTBADDR6
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock0 => ram_block2a8.CLK0
clock0 => ram_block2a9.CLK0
clock0 => ram_block2a10.CLK0
clock0 => ram_block2a11.CLK0
clock0 => ram_block2a12.CLK0
clock0 => ram_block2a13.CLK0
clock0 => ram_block2a14.CLK0
clock0 => ram_block2a15.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clock1 => ram_block2a8.CLK1
clock1 => ram_block2a9.CLK1
clock1 => ram_block2a10.CLK1
clock1 => ram_block2a11.CLK1
clock1 => ram_block2a12.CLK1
clock1 => ram_block2a13.CLK1
clock1 => ram_block2a14.CLK1
clock1 => ram_block2a15.CLK1
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
clocken1 => ram_block2a8.ENA1
clocken1 => ram_block2a9.ENA1
clocken1 => ram_block2a10.ENA1
clocken1 => ram_block2a11.ENA1
clocken1 => ram_block2a12.ENA1
clocken1 => ram_block2a13.ENA1
clocken1 => ram_block2a14.ENA1
clocken1 => ram_block2a15.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
data_a[8] => ram_block2a8.PORTADATAIN
data_a[9] => ram_block2a9.PORTADATAIN
data_a[10] => ram_block2a10.PORTADATAIN
data_a[11] => ram_block2a11.PORTADATAIN
data_a[12] => ram_block2a12.PORTADATAIN
data_a[13] => ram_block2a13.PORTADATAIN
data_a[14] => ram_block2a14.PORTADATAIN
data_a[15] => ram_block2a15.PORTADATAIN
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
q_b[2] <= ram_block2a2.PORTBDATAOUT
q_b[3] <= ram_block2a3.PORTBDATAOUT
q_b[4] <= ram_block2a4.PORTBDATAOUT
q_b[5] <= ram_block2a5.PORTBDATAOUT
q_b[6] <= ram_block2a6.PORTBDATAOUT
q_b[7] <= ram_block2a7.PORTBDATAOUT
q_b[8] <= ram_block2a8.PORTBDATAOUT
q_b[9] <= ram_block2a9.PORTBDATAOUT
q_b[10] <= ram_block2a10.PORTBDATAOUT
q_b[11] <= ram_block2a11.PORTBDATAOUT
q_b[12] <= ram_block2a12.PORTBDATAOUT
q_b[13] <= ram_block2a13.PORTBDATAOUT
q_b[14] <= ram_block2a14.PORTBDATAOUT
q_b[15] <= ram_block2a15.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a0.ENA0
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a1.ENA0
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a2.ENA0
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a3.ENA0
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a4.ENA0
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a5.ENA0
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a6.ENA0
wren_a => ram_block2a7.PORTAWE
wren_a => ram_block2a7.ENA0
wren_a => ram_block2a8.PORTAWE
wren_a => ram_block2a8.ENA0
wren_a => ram_block2a9.PORTAWE
wren_a => ram_block2a9.ENA0
wren_a => ram_block2a10.PORTAWE
wren_a => ram_block2a10.ENA0
wren_a => ram_block2a11.PORTAWE
wren_a => ram_block2a11.ENA0
wren_a => ram_block2a12.PORTAWE
wren_a => ram_block2a12.ENA0
wren_a => ram_block2a13.PORTAWE
wren_a => ram_block2a13.ENA0
wren_a => ram_block2a14.PORTAWE
wren_a => ram_block2a14.ENA0
wren_a => ram_block2a15.PORTAWE
wren_a => ram_block2a15.ENA0


|sistem|fifo2Im:f2i|scfifo:scfifo_component|scfifo_ns31:auto_generated|a_dpfifo_u241:dpfifo|cntr_gjb:rd_ptr_count
aclr => counter_reg_bit4a[6].ACLR
aclr => counter_reg_bit4a[5].ACLR
aclr => counter_reg_bit4a[4].ACLR
aclr => counter_reg_bit4a[3].ACLR
aclr => counter_reg_bit4a[2].ACLR
aclr => counter_reg_bit4a[1].ACLR
aclr => counter_reg_bit4a[0].ACLR
clock => counter_reg_bit4a[6].CLK
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT
q[6] <= counter_reg_bit4a[6].REGOUT


|sistem|fifo2Im:f2i|scfifo:scfifo_component|scfifo_ns31:auto_generated|a_dpfifo_u241:dpfifo|cntr_gjb:wr_ptr
aclr => counter_reg_bit4a[6].ACLR
aclr => counter_reg_bit4a[5].ACLR
aclr => counter_reg_bit4a[4].ACLR
aclr => counter_reg_bit4a[3].ACLR
aclr => counter_reg_bit4a[2].ACLR
aclr => counter_reg_bit4a[1].ACLR
aclr => counter_reg_bit4a[0].ACLR
clock => counter_reg_bit4a[6].CLK
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT
q[6] <= counter_reg_bit4a[6].REGOUT


|sistem|demuxFFT:dmfft
outFFT[0] => inFIFO2Re[0]~0.DATAIN
outFFT[0] => outdemuxFFT[0]~0.DATAIN
outFFT[1] => inFIFO2Re[1]~1.DATAIN
outFFT[1] => outdemuxFFT[1]~1.DATAIN
outFFT[2] => inFIFO2Re[2]~2.DATAIN
outFFT[2] => outdemuxFFT[2]~2.DATAIN
outFFT[3] => inFIFO2Re[3]~3.DATAIN
outFFT[3] => outdemuxFFT[3]~3.DATAIN
outFFT[4] => inFIFO2Re[4]~4.DATAIN
outFFT[4] => outdemuxFFT[4]~4.DATAIN
outFFT[5] => inFIFO2Re[5]~5.DATAIN
outFFT[5] => outdemuxFFT[5]~5.DATAIN
outFFT[6] => inFIFO2Re[6]~6.DATAIN
outFFT[6] => outdemuxFFT[6]~6.DATAIN
outFFT[7] => inFIFO2Re[7]~7.DATAIN
outFFT[7] => outdemuxFFT[7]~7.DATAIN
outFFT[8] => inFIFO2Re[8]~8.DATAIN
outFFT[8] => outdemuxFFT[8]~8.DATAIN
outFFT[9] => inFIFO2Re[9]~9.DATAIN
outFFT[9] => outdemuxFFT[9]~9.DATAIN
outFFT[10] => inFIFO2Re[10]~10.DATAIN
outFFT[10] => outdemuxFFT[10]~10.DATAIN
outFFT[11] => inFIFO2Re[11]~11.DATAIN
outFFT[11] => outdemuxFFT[11]~11.DATAIN
outFFT[12] => inFIFO2Re[12]~12.DATAIN
outFFT[12] => outdemuxFFT[12]~12.DATAIN
outFFT[13] => inFIFO2Re[13]~13.DATAIN
outFFT[13] => outdemuxFFT[13]~13.DATAIN
outFFT[14] => inFIFO2Re[14]~14.DATAIN
outFFT[14] => outdemuxFFT[14]~14.DATAIN
outFFT[15] => inFIFO2Re[15]~15.DATAIN
outFFT[15] => outdemuxFFT[15]~15.DATAIN
outFFT[16] => inFIFO2Re[16]~16.DATAIN
outFFT[16] => outdemuxFFT[16]~16.DATAIN
outFFT[17] => inFIFO2Re[17]~17.DATAIN
outFFT[17] => outdemuxFFT[17]~17.DATAIN
outFFT[18] => inFIFO2Re[18]~18.DATAIN
outFFT[18] => outdemuxFFT[18]~18.DATAIN
outFFT[19] => inFIFO2Re[19]~19.DATAIN
outFFT[19] => outdemuxFFT[19]~19.DATAIN
outFFT[20] => inFIFO2Re[20]~20.DATAIN
outFFT[20] => outdemuxFFT[20]~20.DATAIN
outFFT[21] => inFIFO2Re[21]~21.DATAIN
outFFT[21] => outdemuxFFT[21]~21.DATAIN
outFFT[22] => inFIFO2Re[22]~22.DATAIN
outFFT[22] => outdemuxFFT[22]~22.DATAIN
outFFT[23] => inFIFO2Re[23]~23.DATAIN
outFFT[23] => outdemuxFFT[23]~23.DATAIN
outFFT[24] => inFIFO2Re[24]~24.DATAIN
outFFT[24] => outdemuxFFT[24]~24.DATAIN
outFFT[25] => inFIFO2Re[25]~25.DATAIN
outFFT[25] => outdemuxFFT[25]~25.DATAIN
outFFT[26] => inFIFO2Re[26]~26.DATAIN
outFFT[26] => outdemuxFFT[26]~26.DATAIN
outFFT[27] => inFIFO2Re[27]~27.DATAIN
outFFT[27] => outdemuxFFT[27]~27.DATAIN
outFFT[28] => inFIFO2Re[28]~28.DATAIN
outFFT[28] => outdemuxFFT[28]~28.DATAIN
outFFT[29] => inFIFO2Re[29]~29.DATAIN
outFFT[29] => outdemuxFFT[29]~29.DATAIN
outFFT[30] => inFIFO2Re[30]~30.DATAIN
outFFT[30] => outdemuxFFT[30]~30.DATAIN
outFFT[31] => inFIFO2Re[31]~31.DATAIN
outFFT[31] => outdemuxFFT[31]~31.DATAIN
seldemuxFFT => outdemuxFFT[31]~31.OE
seldemuxFFT => outdemuxFFT[30]~30.OE
seldemuxFFT => outdemuxFFT[29]~29.OE
seldemuxFFT => outdemuxFFT[28]~28.OE
seldemuxFFT => outdemuxFFT[27]~27.OE
seldemuxFFT => outdemuxFFT[26]~26.OE
seldemuxFFT => outdemuxFFT[25]~25.OE
seldemuxFFT => outdemuxFFT[24]~24.OE
seldemuxFFT => outdemuxFFT[23]~23.OE
seldemuxFFT => outdemuxFFT[22]~22.OE
seldemuxFFT => outdemuxFFT[21]~21.OE
seldemuxFFT => outdemuxFFT[20]~20.OE
seldemuxFFT => outdemuxFFT[19]~19.OE
seldemuxFFT => outdemuxFFT[18]~18.OE
seldemuxFFT => outdemuxFFT[17]~17.OE
seldemuxFFT => outdemuxFFT[16]~16.OE
seldemuxFFT => outdemuxFFT[15]~15.OE
seldemuxFFT => outdemuxFFT[14]~14.OE
seldemuxFFT => outdemuxFFT[13]~13.OE
seldemuxFFT => outdemuxFFT[12]~12.OE
seldemuxFFT => outdemuxFFT[11]~11.OE
seldemuxFFT => outdemuxFFT[10]~10.OE
seldemuxFFT => outdemuxFFT[9]~9.OE
seldemuxFFT => outdemuxFFT[8]~8.OE
seldemuxFFT => outdemuxFFT[7]~7.OE
seldemuxFFT => outdemuxFFT[6]~6.OE
seldemuxFFT => outdemuxFFT[5]~5.OE
seldemuxFFT => outdemuxFFT[4]~4.OE
seldemuxFFT => outdemuxFFT[3]~3.OE
seldemuxFFT => outdemuxFFT[2]~2.OE
seldemuxFFT => outdemuxFFT[1]~1.OE
seldemuxFFT => outdemuxFFT[0]~0.OE
seldemuxFFT => inFIFO2Re[0]~0.OE
seldemuxFFT => inFIFO2Re[1]~1.OE
seldemuxFFT => inFIFO2Re[2]~2.OE
seldemuxFFT => inFIFO2Re[3]~3.OE
seldemuxFFT => inFIFO2Re[4]~4.OE
seldemuxFFT => inFIFO2Re[5]~5.OE
seldemuxFFT => inFIFO2Re[6]~6.OE
seldemuxFFT => inFIFO2Re[7]~7.OE
seldemuxFFT => inFIFO2Re[8]~8.OE
seldemuxFFT => inFIFO2Re[9]~9.OE
seldemuxFFT => inFIFO2Re[10]~10.OE
seldemuxFFT => inFIFO2Re[11]~11.OE
seldemuxFFT => inFIFO2Re[12]~12.OE
seldemuxFFT => inFIFO2Re[13]~13.OE
seldemuxFFT => inFIFO2Re[14]~14.OE
seldemuxFFT => inFIFO2Re[15]~15.OE
seldemuxFFT => inFIFO2Re[16]~16.OE
seldemuxFFT => inFIFO2Re[17]~17.OE
seldemuxFFT => inFIFO2Re[18]~18.OE
seldemuxFFT => inFIFO2Re[19]~19.OE
seldemuxFFT => inFIFO2Re[20]~20.OE
seldemuxFFT => inFIFO2Re[21]~21.OE
seldemuxFFT => inFIFO2Re[22]~22.OE
seldemuxFFT => inFIFO2Re[23]~23.OE
seldemuxFFT => inFIFO2Re[24]~24.OE
seldemuxFFT => inFIFO2Re[25]~25.OE
seldemuxFFT => inFIFO2Re[26]~26.OE
seldemuxFFT => inFIFO2Re[27]~27.OE
seldemuxFFT => inFIFO2Re[28]~28.OE
seldemuxFFT => inFIFO2Re[29]~29.OE
seldemuxFFT => inFIFO2Re[30]~30.OE
seldemuxFFT => inFIFO2Re[31]~31.OE
inFIFO2Re[0] <= inFIFO2Re[0]~0.DB_MAX_OUTPUT_PORT_TYPE
inFIFO2Re[1] <= inFIFO2Re[1]~1.DB_MAX_OUTPUT_PORT_TYPE
inFIFO2Re[2] <= inFIFO2Re[2]~2.DB_MAX_OUTPUT_PORT_TYPE
inFIFO2Re[3] <= inFIFO2Re[3]~3.DB_MAX_OUTPUT_PORT_TYPE
inFIFO2Re[4] <= inFIFO2Re[4]~4.DB_MAX_OUTPUT_PORT_TYPE
inFIFO2Re[5] <= inFIFO2Re[5]~5.DB_MAX_OUTPUT_PORT_TYPE
inFIFO2Re[6] <= inFIFO2Re[6]~6.DB_MAX_OUTPUT_PORT_TYPE
inFIFO2Re[7] <= inFIFO2Re[7]~7.DB_MAX_OUTPUT_PORT_TYPE
inFIFO2Re[8] <= inFIFO2Re[8]~8.DB_MAX_OUTPUT_PORT_TYPE
inFIFO2Re[9] <= inFIFO2Re[9]~9.DB_MAX_OUTPUT_PORT_TYPE
inFIFO2Re[10] <= inFIFO2Re[10]~10.DB_MAX_OUTPUT_PORT_TYPE
inFIFO2Re[11] <= inFIFO2Re[11]~11.DB_MAX_OUTPUT_PORT_TYPE
inFIFO2Re[12] <= inFIFO2Re[12]~12.DB_MAX_OUTPUT_PORT_TYPE
inFIFO2Re[13] <= inFIFO2Re[13]~13.DB_MAX_OUTPUT_PORT_TYPE
inFIFO2Re[14] <= inFIFO2Re[14]~14.DB_MAX_OUTPUT_PORT_TYPE
inFIFO2Re[15] <= inFIFO2Re[15]~15.DB_MAX_OUTPUT_PORT_TYPE
inFIFO2Re[16] <= inFIFO2Re[16]~16.DB_MAX_OUTPUT_PORT_TYPE
inFIFO2Re[17] <= inFIFO2Re[17]~17.DB_MAX_OUTPUT_PORT_TYPE
inFIFO2Re[18] <= inFIFO2Re[18]~18.DB_MAX_OUTPUT_PORT_TYPE
inFIFO2Re[19] <= inFIFO2Re[19]~19.DB_MAX_OUTPUT_PORT_TYPE
inFIFO2Re[20] <= inFIFO2Re[20]~20.DB_MAX_OUTPUT_PORT_TYPE
inFIFO2Re[21] <= inFIFO2Re[21]~21.DB_MAX_OUTPUT_PORT_TYPE
inFIFO2Re[22] <= inFIFO2Re[22]~22.DB_MAX_OUTPUT_PORT_TYPE
inFIFO2Re[23] <= inFIFO2Re[23]~23.DB_MAX_OUTPUT_PORT_TYPE
inFIFO2Re[24] <= inFIFO2Re[24]~24.DB_MAX_OUTPUT_PORT_TYPE
inFIFO2Re[25] <= inFIFO2Re[25]~25.DB_MAX_OUTPUT_PORT_TYPE
inFIFO2Re[26] <= inFIFO2Re[26]~26.DB_MAX_OUTPUT_PORT_TYPE
inFIFO2Re[27] <= inFIFO2Re[27]~27.DB_MAX_OUTPUT_PORT_TYPE
inFIFO2Re[28] <= inFIFO2Re[28]~28.DB_MAX_OUTPUT_PORT_TYPE
inFIFO2Re[29] <= inFIFO2Re[29]~29.DB_MAX_OUTPUT_PORT_TYPE
inFIFO2Re[30] <= inFIFO2Re[30]~30.DB_MAX_OUTPUT_PORT_TYPE
inFIFO2Re[31] <= inFIFO2Re[31]~31.DB_MAX_OUTPUT_PORT_TYPE
outdemuxFFT[0] <= outdemuxFFT[0]~0.DB_MAX_OUTPUT_PORT_TYPE
outdemuxFFT[1] <= outdemuxFFT[1]~1.DB_MAX_OUTPUT_PORT_TYPE
outdemuxFFT[2] <= outdemuxFFT[2]~2.DB_MAX_OUTPUT_PORT_TYPE
outdemuxFFT[3] <= outdemuxFFT[3]~3.DB_MAX_OUTPUT_PORT_TYPE
outdemuxFFT[4] <= outdemuxFFT[4]~4.DB_MAX_OUTPUT_PORT_TYPE
outdemuxFFT[5] <= outdemuxFFT[5]~5.DB_MAX_OUTPUT_PORT_TYPE
outdemuxFFT[6] <= outdemuxFFT[6]~6.DB_MAX_OUTPUT_PORT_TYPE
outdemuxFFT[7] <= outdemuxFFT[7]~7.DB_MAX_OUTPUT_PORT_TYPE
outdemuxFFT[8] <= outdemuxFFT[8]~8.DB_MAX_OUTPUT_PORT_TYPE
outdemuxFFT[9] <= outdemuxFFT[9]~9.DB_MAX_OUTPUT_PORT_TYPE
outdemuxFFT[10] <= outdemuxFFT[10]~10.DB_MAX_OUTPUT_PORT_TYPE
outdemuxFFT[11] <= outdemuxFFT[11]~11.DB_MAX_OUTPUT_PORT_TYPE
outdemuxFFT[12] <= outdemuxFFT[12]~12.DB_MAX_OUTPUT_PORT_TYPE
outdemuxFFT[13] <= outdemuxFFT[13]~13.DB_MAX_OUTPUT_PORT_TYPE
outdemuxFFT[14] <= outdemuxFFT[14]~14.DB_MAX_OUTPUT_PORT_TYPE
outdemuxFFT[15] <= outdemuxFFT[15]~15.DB_MAX_OUTPUT_PORT_TYPE
outdemuxFFT[16] <= outdemuxFFT[16]~16.DB_MAX_OUTPUT_PORT_TYPE
outdemuxFFT[17] <= outdemuxFFT[17]~17.DB_MAX_OUTPUT_PORT_TYPE
outdemuxFFT[18] <= outdemuxFFT[18]~18.DB_MAX_OUTPUT_PORT_TYPE
outdemuxFFT[19] <= outdemuxFFT[19]~19.DB_MAX_OUTPUT_PORT_TYPE
outdemuxFFT[20] <= outdemuxFFT[20]~20.DB_MAX_OUTPUT_PORT_TYPE
outdemuxFFT[21] <= outdemuxFFT[21]~21.DB_MAX_OUTPUT_PORT_TYPE
outdemuxFFT[22] <= outdemuxFFT[22]~22.DB_MAX_OUTPUT_PORT_TYPE
outdemuxFFT[23] <= outdemuxFFT[23]~23.DB_MAX_OUTPUT_PORT_TYPE
outdemuxFFT[24] <= outdemuxFFT[24]~24.DB_MAX_OUTPUT_PORT_TYPE
outdemuxFFT[25] <= outdemuxFFT[25]~25.DB_MAX_OUTPUT_PORT_TYPE
outdemuxFFT[26] <= outdemuxFFT[26]~26.DB_MAX_OUTPUT_PORT_TYPE
outdemuxFFT[27] <= outdemuxFFT[27]~27.DB_MAX_OUTPUT_PORT_TYPE
outdemuxFFT[28] <= outdemuxFFT[28]~28.DB_MAX_OUTPUT_PORT_TYPE
outdemuxFFT[29] <= outdemuxFFT[29]~29.DB_MAX_OUTPUT_PORT_TYPE
outdemuxFFT[30] <= outdemuxFFT[30]~30.DB_MAX_OUTPUT_PORT_TYPE
outdemuxFFT[31] <= outdemuxFFT[31]~31.DB_MAX_OUTPUT_PORT_TYPE


|sistem|mult256:comb_43
in[0] => out[8].DATAIN
in[1] => out[9].DATAIN
in[2] => out[10].DATAIN
in[3] => out[11].DATAIN
in[4] => out[12].DATAIN
in[5] => out[13].DATAIN
in[6] => out[14].DATAIN
in[7] => out[15].DATAIN
in[8] => out[16].DATAIN
in[9] => out[17].DATAIN
in[10] => out[18].DATAIN
in[11] => out[19].DATAIN
in[12] => out[20].DATAIN
in[13] => out[21].DATAIN
in[14] => out[22].DATAIN
in[15] => out[23].DATAIN
in[16] => out[24].DATAIN
in[17] => out[25].DATAIN
in[18] => out[26].DATAIN
in[19] => out[27].DATAIN
in[20] => out[28].DATAIN
in[21] => out[29].DATAIN
in[22] => out[30].DATAIN
in[23] => out[31].DATAIN
in[24] => ~NO_FANOUT~
in[25] => ~NO_FANOUT~
in[26] => ~NO_FANOUT~
in[27] => ~NO_FANOUT~
in[28] => ~NO_FANOUT~
in[29] => ~NO_FANOUT~
in[30] => ~NO_FANOUT~
in[31] => ~NO_FANOUT~
out[0] <= <GND>
out[1] <= <GND>
out[2] <= <GND>
out[3] <= <GND>
out[4] <= <GND>
out[5] <= <GND>
out[6] <= <GND>
out[7] <= <GND>
out[8] <= in[0].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= in[1].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= in[2].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= in[3].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= in[4].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= in[5].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= in[6].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= in[7].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= in[8].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= in[9].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= in[10].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= in[11].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= in[12].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= in[13].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= in[14].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= in[16].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= in[17].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= in[18].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= in[19].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= in[20].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= in[21].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= in[22].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= in[23].DB_MAX_OUTPUT_PORT_TYPE


|sistem|demuxFIFO:dmff
outmult256[0] => inFIFO4A[0]~0.DATAIN
outmult256[0] => inFIFO4B[0]~0.DATAIN
outmult256[1] => inFIFO4A[1]~1.DATAIN
outmult256[1] => inFIFO4B[1]~1.DATAIN
outmult256[2] => inFIFO4A[2]~2.DATAIN
outmult256[2] => inFIFO4B[2]~2.DATAIN
outmult256[3] => inFIFO4A[3]~3.DATAIN
outmult256[3] => inFIFO4B[3]~3.DATAIN
outmult256[4] => inFIFO4A[4]~4.DATAIN
outmult256[4] => inFIFO4B[4]~4.DATAIN
outmult256[5] => inFIFO4A[5]~5.DATAIN
outmult256[5] => inFIFO4B[5]~5.DATAIN
outmult256[6] => inFIFO4A[6]~6.DATAIN
outmult256[6] => inFIFO4B[6]~6.DATAIN
outmult256[7] => inFIFO4A[7]~7.DATAIN
outmult256[7] => inFIFO4B[7]~7.DATAIN
outmult256[8] => inFIFO4A[8]~8.DATAIN
outmult256[8] => inFIFO4B[8]~8.DATAIN
outmult256[9] => inFIFO4A[9]~9.DATAIN
outmult256[9] => inFIFO4B[9]~9.DATAIN
outmult256[10] => inFIFO4A[10]~10.DATAIN
outmult256[10] => inFIFO4B[10]~10.DATAIN
outmult256[11] => inFIFO4A[11]~11.DATAIN
outmult256[11] => inFIFO4B[11]~11.DATAIN
outmult256[12] => inFIFO4A[12]~12.DATAIN
outmult256[12] => inFIFO4B[12]~12.DATAIN
outmult256[13] => inFIFO4A[13]~13.DATAIN
outmult256[13] => inFIFO4B[13]~13.DATAIN
outmult256[14] => inFIFO4A[14]~14.DATAIN
outmult256[14] => inFIFO4B[14]~14.DATAIN
outmult256[15] => inFIFO4A[15]~15.DATAIN
outmult256[15] => inFIFO4B[15]~15.DATAIN
outmult256[16] => inFIFO4A[16]~16.DATAIN
outmult256[16] => inFIFO4B[16]~16.DATAIN
outmult256[17] => inFIFO4A[17]~17.DATAIN
outmult256[17] => inFIFO4B[17]~17.DATAIN
outmult256[18] => inFIFO4A[18]~18.DATAIN
outmult256[18] => inFIFO4B[18]~18.DATAIN
outmult256[19] => inFIFO4A[19]~19.DATAIN
outmult256[19] => inFIFO4B[19]~19.DATAIN
outmult256[20] => inFIFO4A[20]~20.DATAIN
outmult256[20] => inFIFO4B[20]~20.DATAIN
outmult256[21] => inFIFO4A[21]~21.DATAIN
outmult256[21] => inFIFO4B[21]~21.DATAIN
outmult256[22] => inFIFO4A[22]~22.DATAIN
outmult256[22] => inFIFO4B[22]~22.DATAIN
outmult256[23] => inFIFO4A[23]~23.DATAIN
outmult256[23] => inFIFO4B[23]~23.DATAIN
outmult256[24] => inFIFO4A[24]~24.DATAIN
outmult256[24] => inFIFO4B[24]~24.DATAIN
outmult256[25] => inFIFO4A[25]~25.DATAIN
outmult256[25] => inFIFO4B[25]~25.DATAIN
outmult256[26] => inFIFO4A[26]~26.DATAIN
outmult256[26] => inFIFO4B[26]~26.DATAIN
outmult256[27] => inFIFO4A[27]~27.DATAIN
outmult256[27] => inFIFO4B[27]~27.DATAIN
outmult256[28] => inFIFO4A[28]~28.DATAIN
outmult256[28] => inFIFO4B[28]~28.DATAIN
outmult256[29] => inFIFO4A[29]~29.DATAIN
outmult256[29] => inFIFO4B[29]~29.DATAIN
outmult256[30] => inFIFO4A[30]~30.DATAIN
outmult256[30] => inFIFO4B[30]~30.DATAIN
outmult256[31] => inFIFO4A[31]~31.DATAIN
outmult256[31] => inFIFO4B[31]~31.DATAIN
seldemuxFIFO => inFIFO4B[31]~31.OE
seldemuxFIFO => inFIFO4B[30]~30.OE
seldemuxFIFO => inFIFO4B[29]~29.OE
seldemuxFIFO => inFIFO4B[28]~28.OE
seldemuxFIFO => inFIFO4B[27]~27.OE
seldemuxFIFO => inFIFO4B[26]~26.OE
seldemuxFIFO => inFIFO4B[25]~25.OE
seldemuxFIFO => inFIFO4B[24]~24.OE
seldemuxFIFO => inFIFO4B[23]~23.OE
seldemuxFIFO => inFIFO4B[22]~22.OE
seldemuxFIFO => inFIFO4B[21]~21.OE
seldemuxFIFO => inFIFO4B[20]~20.OE
seldemuxFIFO => inFIFO4B[19]~19.OE
seldemuxFIFO => inFIFO4B[18]~18.OE
seldemuxFIFO => inFIFO4B[17]~17.OE
seldemuxFIFO => inFIFO4B[16]~16.OE
seldemuxFIFO => inFIFO4B[15]~15.OE
seldemuxFIFO => inFIFO4B[14]~14.OE
seldemuxFIFO => inFIFO4B[13]~13.OE
seldemuxFIFO => inFIFO4B[12]~12.OE
seldemuxFIFO => inFIFO4B[11]~11.OE
seldemuxFIFO => inFIFO4B[10]~10.OE
seldemuxFIFO => inFIFO4B[9]~9.OE
seldemuxFIFO => inFIFO4B[8]~8.OE
seldemuxFIFO => inFIFO4B[7]~7.OE
seldemuxFIFO => inFIFO4B[6]~6.OE
seldemuxFIFO => inFIFO4B[5]~5.OE
seldemuxFIFO => inFIFO4B[4]~4.OE
seldemuxFIFO => inFIFO4B[3]~3.OE
seldemuxFIFO => inFIFO4B[2]~2.OE
seldemuxFIFO => inFIFO4B[1]~1.OE
seldemuxFIFO => inFIFO4B[0]~0.OE
seldemuxFIFO => inFIFO4A[0]~0.OE
seldemuxFIFO => inFIFO4A[1]~1.OE
seldemuxFIFO => inFIFO4A[2]~2.OE
seldemuxFIFO => inFIFO4A[3]~3.OE
seldemuxFIFO => inFIFO4A[4]~4.OE
seldemuxFIFO => inFIFO4A[5]~5.OE
seldemuxFIFO => inFIFO4A[6]~6.OE
seldemuxFIFO => inFIFO4A[7]~7.OE
seldemuxFIFO => inFIFO4A[8]~8.OE
seldemuxFIFO => inFIFO4A[9]~9.OE
seldemuxFIFO => inFIFO4A[10]~10.OE
seldemuxFIFO => inFIFO4A[11]~11.OE
seldemuxFIFO => inFIFO4A[12]~12.OE
seldemuxFIFO => inFIFO4A[13]~13.OE
seldemuxFIFO => inFIFO4A[14]~14.OE
seldemuxFIFO => inFIFO4A[15]~15.OE
seldemuxFIFO => inFIFO4A[16]~16.OE
seldemuxFIFO => inFIFO4A[17]~17.OE
seldemuxFIFO => inFIFO4A[18]~18.OE
seldemuxFIFO => inFIFO4A[19]~19.OE
seldemuxFIFO => inFIFO4A[20]~20.OE
seldemuxFIFO => inFIFO4A[21]~21.OE
seldemuxFIFO => inFIFO4A[22]~22.OE
seldemuxFIFO => inFIFO4A[23]~23.OE
seldemuxFIFO => inFIFO4A[24]~24.OE
seldemuxFIFO => inFIFO4A[25]~25.OE
seldemuxFIFO => inFIFO4A[26]~26.OE
seldemuxFIFO => inFIFO4A[27]~27.OE
seldemuxFIFO => inFIFO4A[28]~28.OE
seldemuxFIFO => inFIFO4A[29]~29.OE
seldemuxFIFO => inFIFO4A[30]~30.OE
seldemuxFIFO => inFIFO4A[31]~31.OE
inFIFO4A[0] <= inFIFO4A[0]~0.DB_MAX_OUTPUT_PORT_TYPE
inFIFO4A[1] <= inFIFO4A[1]~1.DB_MAX_OUTPUT_PORT_TYPE
inFIFO4A[2] <= inFIFO4A[2]~2.DB_MAX_OUTPUT_PORT_TYPE
inFIFO4A[3] <= inFIFO4A[3]~3.DB_MAX_OUTPUT_PORT_TYPE
inFIFO4A[4] <= inFIFO4A[4]~4.DB_MAX_OUTPUT_PORT_TYPE
inFIFO4A[5] <= inFIFO4A[5]~5.DB_MAX_OUTPUT_PORT_TYPE
inFIFO4A[6] <= inFIFO4A[6]~6.DB_MAX_OUTPUT_PORT_TYPE
inFIFO4A[7] <= inFIFO4A[7]~7.DB_MAX_OUTPUT_PORT_TYPE
inFIFO4A[8] <= inFIFO4A[8]~8.DB_MAX_OUTPUT_PORT_TYPE
inFIFO4A[9] <= inFIFO4A[9]~9.DB_MAX_OUTPUT_PORT_TYPE
inFIFO4A[10] <= inFIFO4A[10]~10.DB_MAX_OUTPUT_PORT_TYPE
inFIFO4A[11] <= inFIFO4A[11]~11.DB_MAX_OUTPUT_PORT_TYPE
inFIFO4A[12] <= inFIFO4A[12]~12.DB_MAX_OUTPUT_PORT_TYPE
inFIFO4A[13] <= inFIFO4A[13]~13.DB_MAX_OUTPUT_PORT_TYPE
inFIFO4A[14] <= inFIFO4A[14]~14.DB_MAX_OUTPUT_PORT_TYPE
inFIFO4A[15] <= inFIFO4A[15]~15.DB_MAX_OUTPUT_PORT_TYPE
inFIFO4A[16] <= inFIFO4A[16]~16.DB_MAX_OUTPUT_PORT_TYPE
inFIFO4A[17] <= inFIFO4A[17]~17.DB_MAX_OUTPUT_PORT_TYPE
inFIFO4A[18] <= inFIFO4A[18]~18.DB_MAX_OUTPUT_PORT_TYPE
inFIFO4A[19] <= inFIFO4A[19]~19.DB_MAX_OUTPUT_PORT_TYPE
inFIFO4A[20] <= inFIFO4A[20]~20.DB_MAX_OUTPUT_PORT_TYPE
inFIFO4A[21] <= inFIFO4A[21]~21.DB_MAX_OUTPUT_PORT_TYPE
inFIFO4A[22] <= inFIFO4A[22]~22.DB_MAX_OUTPUT_PORT_TYPE
inFIFO4A[23] <= inFIFO4A[23]~23.DB_MAX_OUTPUT_PORT_TYPE
inFIFO4A[24] <= inFIFO4A[24]~24.DB_MAX_OUTPUT_PORT_TYPE
inFIFO4A[25] <= inFIFO4A[25]~25.DB_MAX_OUTPUT_PORT_TYPE
inFIFO4A[26] <= inFIFO4A[26]~26.DB_MAX_OUTPUT_PORT_TYPE
inFIFO4A[27] <= inFIFO4A[27]~27.DB_MAX_OUTPUT_PORT_TYPE
inFIFO4A[28] <= inFIFO4A[28]~28.DB_MAX_OUTPUT_PORT_TYPE
inFIFO4A[29] <= inFIFO4A[29]~29.DB_MAX_OUTPUT_PORT_TYPE
inFIFO4A[30] <= inFIFO4A[30]~30.DB_MAX_OUTPUT_PORT_TYPE
inFIFO4A[31] <= inFIFO4A[31]~31.DB_MAX_OUTPUT_PORT_TYPE
inFIFO4B[0] <= inFIFO4B[0]~0.DB_MAX_OUTPUT_PORT_TYPE
inFIFO4B[1] <= inFIFO4B[1]~1.DB_MAX_OUTPUT_PORT_TYPE
inFIFO4B[2] <= inFIFO4B[2]~2.DB_MAX_OUTPUT_PORT_TYPE
inFIFO4B[3] <= inFIFO4B[3]~3.DB_MAX_OUTPUT_PORT_TYPE
inFIFO4B[4] <= inFIFO4B[4]~4.DB_MAX_OUTPUT_PORT_TYPE
inFIFO4B[5] <= inFIFO4B[5]~5.DB_MAX_OUTPUT_PORT_TYPE
inFIFO4B[6] <= inFIFO4B[6]~6.DB_MAX_OUTPUT_PORT_TYPE
inFIFO4B[7] <= inFIFO4B[7]~7.DB_MAX_OUTPUT_PORT_TYPE
inFIFO4B[8] <= inFIFO4B[8]~8.DB_MAX_OUTPUT_PORT_TYPE
inFIFO4B[9] <= inFIFO4B[9]~9.DB_MAX_OUTPUT_PORT_TYPE
inFIFO4B[10] <= inFIFO4B[10]~10.DB_MAX_OUTPUT_PORT_TYPE
inFIFO4B[11] <= inFIFO4B[11]~11.DB_MAX_OUTPUT_PORT_TYPE
inFIFO4B[12] <= inFIFO4B[12]~12.DB_MAX_OUTPUT_PORT_TYPE
inFIFO4B[13] <= inFIFO4B[13]~13.DB_MAX_OUTPUT_PORT_TYPE
inFIFO4B[14] <= inFIFO4B[14]~14.DB_MAX_OUTPUT_PORT_TYPE
inFIFO4B[15] <= inFIFO4B[15]~15.DB_MAX_OUTPUT_PORT_TYPE
inFIFO4B[16] <= inFIFO4B[16]~16.DB_MAX_OUTPUT_PORT_TYPE
inFIFO4B[17] <= inFIFO4B[17]~17.DB_MAX_OUTPUT_PORT_TYPE
inFIFO4B[18] <= inFIFO4B[18]~18.DB_MAX_OUTPUT_PORT_TYPE
inFIFO4B[19] <= inFIFO4B[19]~19.DB_MAX_OUTPUT_PORT_TYPE
inFIFO4B[20] <= inFIFO4B[20]~20.DB_MAX_OUTPUT_PORT_TYPE
inFIFO4B[21] <= inFIFO4B[21]~21.DB_MAX_OUTPUT_PORT_TYPE
inFIFO4B[22] <= inFIFO4B[22]~22.DB_MAX_OUTPUT_PORT_TYPE
inFIFO4B[23] <= inFIFO4B[23]~23.DB_MAX_OUTPUT_PORT_TYPE
inFIFO4B[24] <= inFIFO4B[24]~24.DB_MAX_OUTPUT_PORT_TYPE
inFIFO4B[25] <= inFIFO4B[25]~25.DB_MAX_OUTPUT_PORT_TYPE
inFIFO4B[26] <= inFIFO4B[26]~26.DB_MAX_OUTPUT_PORT_TYPE
inFIFO4B[27] <= inFIFO4B[27]~27.DB_MAX_OUTPUT_PORT_TYPE
inFIFO4B[28] <= inFIFO4B[28]~28.DB_MAX_OUTPUT_PORT_TYPE
inFIFO4B[29] <= inFIFO4B[29]~29.DB_MAX_OUTPUT_PORT_TYPE
inFIFO4B[30] <= inFIFO4B[30]~30.DB_MAX_OUTPUT_PORT_TYPE
inFIFO4B[31] <= inFIFO4B[31]~31.DB_MAX_OUTPUT_PORT_TYPE


|sistem|fifo4a:ff4a
aclr => aclr~0.IN1
clock => clock~0.IN1
data[0] => data[0]~31.IN1
data[1] => data[1]~30.IN1
data[2] => data[2]~29.IN1
data[3] => data[3]~28.IN1
data[4] => data[4]~27.IN1
data[5] => data[5]~26.IN1
data[6] => data[6]~25.IN1
data[7] => data[7]~24.IN1
data[8] => data[8]~23.IN1
data[9] => data[9]~22.IN1
data[10] => data[10]~21.IN1
data[11] => data[11]~20.IN1
data[12] => data[12]~19.IN1
data[13] => data[13]~18.IN1
data[14] => data[14]~17.IN1
data[15] => data[15]~16.IN1
data[16] => data[16]~15.IN1
data[17] => data[17]~14.IN1
data[18] => data[18]~13.IN1
data[19] => data[19]~12.IN1
data[20] => data[20]~11.IN1
data[21] => data[21]~10.IN1
data[22] => data[22]~9.IN1
data[23] => data[23]~8.IN1
data[24] => data[24]~7.IN1
data[25] => data[25]~6.IN1
data[26] => data[26]~5.IN1
data[27] => data[27]~4.IN1
data[28] => data[28]~3.IN1
data[29] => data[29]~2.IN1
data[30] => data[30]~1.IN1
data[31] => data[31]~0.IN1
rdreq => rdreq~0.IN1
wrreq => wrreq~0.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
q[8] <= scfifo:scfifo_component.q
q[9] <= scfifo:scfifo_component.q
q[10] <= scfifo:scfifo_component.q
q[11] <= scfifo:scfifo_component.q
q[12] <= scfifo:scfifo_component.q
q[13] <= scfifo:scfifo_component.q
q[14] <= scfifo:scfifo_component.q
q[15] <= scfifo:scfifo_component.q
q[16] <= scfifo:scfifo_component.q
q[17] <= scfifo:scfifo_component.q
q[18] <= scfifo:scfifo_component.q
q[19] <= scfifo:scfifo_component.q
q[20] <= scfifo:scfifo_component.q
q[21] <= scfifo:scfifo_component.q
q[22] <= scfifo:scfifo_component.q
q[23] <= scfifo:scfifo_component.q
q[24] <= scfifo:scfifo_component.q
q[25] <= scfifo:scfifo_component.q
q[26] <= scfifo:scfifo_component.q
q[27] <= scfifo:scfifo_component.q
q[28] <= scfifo:scfifo_component.q
q[29] <= scfifo:scfifo_component.q
q[30] <= scfifo:scfifo_component.q
q[31] <= scfifo:scfifo_component.q
usedw[0] <= scfifo:scfifo_component.usedw
usedw[1] <= scfifo:scfifo_component.usedw
usedw[2] <= scfifo:scfifo_component.usedw
usedw[3] <= scfifo:scfifo_component.usedw
usedw[4] <= scfifo:scfifo_component.usedw
usedw[5] <= scfifo:scfifo_component.usedw


|sistem|fifo4a:ff4a|scfifo:scfifo_component
data[0] => scfifo_3r31:auto_generated.data[0]
data[1] => scfifo_3r31:auto_generated.data[1]
data[2] => scfifo_3r31:auto_generated.data[2]
data[3] => scfifo_3r31:auto_generated.data[3]
data[4] => scfifo_3r31:auto_generated.data[4]
data[5] => scfifo_3r31:auto_generated.data[5]
data[6] => scfifo_3r31:auto_generated.data[6]
data[7] => scfifo_3r31:auto_generated.data[7]
data[8] => scfifo_3r31:auto_generated.data[8]
data[9] => scfifo_3r31:auto_generated.data[9]
data[10] => scfifo_3r31:auto_generated.data[10]
data[11] => scfifo_3r31:auto_generated.data[11]
data[12] => scfifo_3r31:auto_generated.data[12]
data[13] => scfifo_3r31:auto_generated.data[13]
data[14] => scfifo_3r31:auto_generated.data[14]
data[15] => scfifo_3r31:auto_generated.data[15]
data[16] => scfifo_3r31:auto_generated.data[16]
data[17] => scfifo_3r31:auto_generated.data[17]
data[18] => scfifo_3r31:auto_generated.data[18]
data[19] => scfifo_3r31:auto_generated.data[19]
data[20] => scfifo_3r31:auto_generated.data[20]
data[21] => scfifo_3r31:auto_generated.data[21]
data[22] => scfifo_3r31:auto_generated.data[22]
data[23] => scfifo_3r31:auto_generated.data[23]
data[24] => scfifo_3r31:auto_generated.data[24]
data[25] => scfifo_3r31:auto_generated.data[25]
data[26] => scfifo_3r31:auto_generated.data[26]
data[27] => scfifo_3r31:auto_generated.data[27]
data[28] => scfifo_3r31:auto_generated.data[28]
data[29] => scfifo_3r31:auto_generated.data[29]
data[30] => scfifo_3r31:auto_generated.data[30]
data[31] => scfifo_3r31:auto_generated.data[31]
q[0] <= scfifo_3r31:auto_generated.q[0]
q[1] <= scfifo_3r31:auto_generated.q[1]
q[2] <= scfifo_3r31:auto_generated.q[2]
q[3] <= scfifo_3r31:auto_generated.q[3]
q[4] <= scfifo_3r31:auto_generated.q[4]
q[5] <= scfifo_3r31:auto_generated.q[5]
q[6] <= scfifo_3r31:auto_generated.q[6]
q[7] <= scfifo_3r31:auto_generated.q[7]
q[8] <= scfifo_3r31:auto_generated.q[8]
q[9] <= scfifo_3r31:auto_generated.q[9]
q[10] <= scfifo_3r31:auto_generated.q[10]
q[11] <= scfifo_3r31:auto_generated.q[11]
q[12] <= scfifo_3r31:auto_generated.q[12]
q[13] <= scfifo_3r31:auto_generated.q[13]
q[14] <= scfifo_3r31:auto_generated.q[14]
q[15] <= scfifo_3r31:auto_generated.q[15]
q[16] <= scfifo_3r31:auto_generated.q[16]
q[17] <= scfifo_3r31:auto_generated.q[17]
q[18] <= scfifo_3r31:auto_generated.q[18]
q[19] <= scfifo_3r31:auto_generated.q[19]
q[20] <= scfifo_3r31:auto_generated.q[20]
q[21] <= scfifo_3r31:auto_generated.q[21]
q[22] <= scfifo_3r31:auto_generated.q[22]
q[23] <= scfifo_3r31:auto_generated.q[23]
q[24] <= scfifo_3r31:auto_generated.q[24]
q[25] <= scfifo_3r31:auto_generated.q[25]
q[26] <= scfifo_3r31:auto_generated.q[26]
q[27] <= scfifo_3r31:auto_generated.q[27]
q[28] <= scfifo_3r31:auto_generated.q[28]
q[29] <= scfifo_3r31:auto_generated.q[29]
q[30] <= scfifo_3r31:auto_generated.q[30]
q[31] <= scfifo_3r31:auto_generated.q[31]
wrreq => scfifo_3r31:auto_generated.wrreq
rdreq => scfifo_3r31:auto_generated.rdreq
clock => scfifo_3r31:auto_generated.clock
aclr => scfifo_3r31:auto_generated.aclr
sclr => ~NO_FANOUT~
empty <= scfifo_3r31:auto_generated.empty
full <= scfifo_3r31:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_3r31:auto_generated.usedw[0]
usedw[1] <= scfifo_3r31:auto_generated.usedw[1]
usedw[2] <= scfifo_3r31:auto_generated.usedw[2]
usedw[3] <= scfifo_3r31:auto_generated.usedw[3]
usedw[4] <= scfifo_3r31:auto_generated.usedw[4]
usedw[5] <= scfifo_3r31:auto_generated.usedw[5]


|sistem|fifo4a:ff4a|scfifo:scfifo_component|scfifo_3r31:auto_generated
aclr => a_dpfifo_a141:dpfifo.aclr
clock => a_dpfifo_a141:dpfifo.clock
data[0] => a_dpfifo_a141:dpfifo.data[0]
data[1] => a_dpfifo_a141:dpfifo.data[1]
data[2] => a_dpfifo_a141:dpfifo.data[2]
data[3] => a_dpfifo_a141:dpfifo.data[3]
data[4] => a_dpfifo_a141:dpfifo.data[4]
data[5] => a_dpfifo_a141:dpfifo.data[5]
data[6] => a_dpfifo_a141:dpfifo.data[6]
data[7] => a_dpfifo_a141:dpfifo.data[7]
data[8] => a_dpfifo_a141:dpfifo.data[8]
data[9] => a_dpfifo_a141:dpfifo.data[9]
data[10] => a_dpfifo_a141:dpfifo.data[10]
data[11] => a_dpfifo_a141:dpfifo.data[11]
data[12] => a_dpfifo_a141:dpfifo.data[12]
data[13] => a_dpfifo_a141:dpfifo.data[13]
data[14] => a_dpfifo_a141:dpfifo.data[14]
data[15] => a_dpfifo_a141:dpfifo.data[15]
data[16] => a_dpfifo_a141:dpfifo.data[16]
data[17] => a_dpfifo_a141:dpfifo.data[17]
data[18] => a_dpfifo_a141:dpfifo.data[18]
data[19] => a_dpfifo_a141:dpfifo.data[19]
data[20] => a_dpfifo_a141:dpfifo.data[20]
data[21] => a_dpfifo_a141:dpfifo.data[21]
data[22] => a_dpfifo_a141:dpfifo.data[22]
data[23] => a_dpfifo_a141:dpfifo.data[23]
data[24] => a_dpfifo_a141:dpfifo.data[24]
data[25] => a_dpfifo_a141:dpfifo.data[25]
data[26] => a_dpfifo_a141:dpfifo.data[26]
data[27] => a_dpfifo_a141:dpfifo.data[27]
data[28] => a_dpfifo_a141:dpfifo.data[28]
data[29] => a_dpfifo_a141:dpfifo.data[29]
data[30] => a_dpfifo_a141:dpfifo.data[30]
data[31] => a_dpfifo_a141:dpfifo.data[31]
empty <= a_dpfifo_a141:dpfifo.empty
full <= a_dpfifo_a141:dpfifo.full
q[0] <= a_dpfifo_a141:dpfifo.q[0]
q[1] <= a_dpfifo_a141:dpfifo.q[1]
q[2] <= a_dpfifo_a141:dpfifo.q[2]
q[3] <= a_dpfifo_a141:dpfifo.q[3]
q[4] <= a_dpfifo_a141:dpfifo.q[4]
q[5] <= a_dpfifo_a141:dpfifo.q[5]
q[6] <= a_dpfifo_a141:dpfifo.q[6]
q[7] <= a_dpfifo_a141:dpfifo.q[7]
q[8] <= a_dpfifo_a141:dpfifo.q[8]
q[9] <= a_dpfifo_a141:dpfifo.q[9]
q[10] <= a_dpfifo_a141:dpfifo.q[10]
q[11] <= a_dpfifo_a141:dpfifo.q[11]
q[12] <= a_dpfifo_a141:dpfifo.q[12]
q[13] <= a_dpfifo_a141:dpfifo.q[13]
q[14] <= a_dpfifo_a141:dpfifo.q[14]
q[15] <= a_dpfifo_a141:dpfifo.q[15]
q[16] <= a_dpfifo_a141:dpfifo.q[16]
q[17] <= a_dpfifo_a141:dpfifo.q[17]
q[18] <= a_dpfifo_a141:dpfifo.q[18]
q[19] <= a_dpfifo_a141:dpfifo.q[19]
q[20] <= a_dpfifo_a141:dpfifo.q[20]
q[21] <= a_dpfifo_a141:dpfifo.q[21]
q[22] <= a_dpfifo_a141:dpfifo.q[22]
q[23] <= a_dpfifo_a141:dpfifo.q[23]
q[24] <= a_dpfifo_a141:dpfifo.q[24]
q[25] <= a_dpfifo_a141:dpfifo.q[25]
q[26] <= a_dpfifo_a141:dpfifo.q[26]
q[27] <= a_dpfifo_a141:dpfifo.q[27]
q[28] <= a_dpfifo_a141:dpfifo.q[28]
q[29] <= a_dpfifo_a141:dpfifo.q[29]
q[30] <= a_dpfifo_a141:dpfifo.q[30]
q[31] <= a_dpfifo_a141:dpfifo.q[31]
rdreq => a_dpfifo_a141:dpfifo.rreq
usedw[0] <= a_dpfifo_a141:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_a141:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_a141:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_a141:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_a141:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_a141:dpfifo.usedw[5]
wrreq => a_dpfifo_a141:dpfifo.wreq


|sistem|fifo4a:ff4a|scfifo:scfifo_component|scfifo_3r31:auto_generated|a_dpfifo_a141:dpfifo
aclr => a_fefifo_b6f:fifo_state.aclr
aclr => cntr_fjb:rd_ptr_count.aclr
aclr => cntr_fjb:wr_ptr.aclr
clock => a_fefifo_b6f:fifo_state.clock
clock => dpram_bv01:FIFOram.inclock
clock => dpram_bv01:FIFOram.outclock
clock => cntr_fjb:rd_ptr_count.clock
clock => cntr_fjb:wr_ptr.clock
data[0] => dpram_bv01:FIFOram.data[0]
data[1] => dpram_bv01:FIFOram.data[1]
data[2] => dpram_bv01:FIFOram.data[2]
data[3] => dpram_bv01:FIFOram.data[3]
data[4] => dpram_bv01:FIFOram.data[4]
data[5] => dpram_bv01:FIFOram.data[5]
data[6] => dpram_bv01:FIFOram.data[6]
data[7] => dpram_bv01:FIFOram.data[7]
data[8] => dpram_bv01:FIFOram.data[8]
data[9] => dpram_bv01:FIFOram.data[9]
data[10] => dpram_bv01:FIFOram.data[10]
data[11] => dpram_bv01:FIFOram.data[11]
data[12] => dpram_bv01:FIFOram.data[12]
data[13] => dpram_bv01:FIFOram.data[13]
data[14] => dpram_bv01:FIFOram.data[14]
data[15] => dpram_bv01:FIFOram.data[15]
data[16] => dpram_bv01:FIFOram.data[16]
data[17] => dpram_bv01:FIFOram.data[17]
data[18] => dpram_bv01:FIFOram.data[18]
data[19] => dpram_bv01:FIFOram.data[19]
data[20] => dpram_bv01:FIFOram.data[20]
data[21] => dpram_bv01:FIFOram.data[21]
data[22] => dpram_bv01:FIFOram.data[22]
data[23] => dpram_bv01:FIFOram.data[23]
data[24] => dpram_bv01:FIFOram.data[24]
data[25] => dpram_bv01:FIFOram.data[25]
data[26] => dpram_bv01:FIFOram.data[26]
data[27] => dpram_bv01:FIFOram.data[27]
data[28] => dpram_bv01:FIFOram.data[28]
data[29] => dpram_bv01:FIFOram.data[29]
data[30] => dpram_bv01:FIFOram.data[30]
data[31] => dpram_bv01:FIFOram.data[31]
empty <= a_fefifo_b6f:fifo_state.empty
full <= a_fefifo_b6f:fifo_state.full
q[0] <= dpram_bv01:FIFOram.q[0]
q[1] <= dpram_bv01:FIFOram.q[1]
q[2] <= dpram_bv01:FIFOram.q[2]
q[3] <= dpram_bv01:FIFOram.q[3]
q[4] <= dpram_bv01:FIFOram.q[4]
q[5] <= dpram_bv01:FIFOram.q[5]
q[6] <= dpram_bv01:FIFOram.q[6]
q[7] <= dpram_bv01:FIFOram.q[7]
q[8] <= dpram_bv01:FIFOram.q[8]
q[9] <= dpram_bv01:FIFOram.q[9]
q[10] <= dpram_bv01:FIFOram.q[10]
q[11] <= dpram_bv01:FIFOram.q[11]
q[12] <= dpram_bv01:FIFOram.q[12]
q[13] <= dpram_bv01:FIFOram.q[13]
q[14] <= dpram_bv01:FIFOram.q[14]
q[15] <= dpram_bv01:FIFOram.q[15]
q[16] <= dpram_bv01:FIFOram.q[16]
q[17] <= dpram_bv01:FIFOram.q[17]
q[18] <= dpram_bv01:FIFOram.q[18]
q[19] <= dpram_bv01:FIFOram.q[19]
q[20] <= dpram_bv01:FIFOram.q[20]
q[21] <= dpram_bv01:FIFOram.q[21]
q[22] <= dpram_bv01:FIFOram.q[22]
q[23] <= dpram_bv01:FIFOram.q[23]
q[24] <= dpram_bv01:FIFOram.q[24]
q[25] <= dpram_bv01:FIFOram.q[25]
q[26] <= dpram_bv01:FIFOram.q[26]
q[27] <= dpram_bv01:FIFOram.q[27]
q[28] <= dpram_bv01:FIFOram.q[28]
q[29] <= dpram_bv01:FIFOram.q[29]
q[30] <= dpram_bv01:FIFOram.q[30]
q[31] <= dpram_bv01:FIFOram.q[31]
rreq => a_fefifo_b6f:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_b6f:fifo_state.sclr
sclr => cntr_fjb:rd_ptr_count.sclr
sclr => cntr_fjb:wr_ptr.sclr
usedw[0] <= a_fefifo_b6f:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_b6f:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_b6f:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_b6f:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_b6f:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_b6f:fifo_state.usedw_out[5]
wreq => a_fefifo_b6f:fifo_state.wreq
wreq => valid_wreq.IN0


|sistem|fifo4a:ff4a|scfifo:scfifo_component|scfifo_3r31:auto_generated|a_dpfifo_a141:dpfifo|a_fefifo_b6f:fifo_state
aclr => cntr_rj7:count_usedw.aclr
clock => cntr_rj7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => valid_rreq.IN0
sclr => cntr_rj7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
wreq => valid_wreq.IN0


|sistem|fifo4a:ff4a|scfifo:scfifo_component|scfifo_3r31:auto_generated|a_dpfifo_a141:dpfifo|a_fefifo_b6f:fifo_state|cntr_rj7:count_usedw
aclr => counter_reg_bit1a[5].ACLR
aclr => counter_reg_bit1a[4].ACLR
aclr => counter_reg_bit1a[3].ACLR
aclr => counter_reg_bit1a[2].ACLR
aclr => counter_reg_bit1a[1].ACLR
aclr => counter_reg_bit1a[0].ACLR
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB


|sistem|fifo4a:ff4a|scfifo:scfifo_component|scfifo_3r31:auto_generated|a_dpfifo_a141:dpfifo|dpram_bv01:FIFOram
data[0] => altsyncram_4vj1:altsyncram2.data_a[0]
data[1] => altsyncram_4vj1:altsyncram2.data_a[1]
data[2] => altsyncram_4vj1:altsyncram2.data_a[2]
data[3] => altsyncram_4vj1:altsyncram2.data_a[3]
data[4] => altsyncram_4vj1:altsyncram2.data_a[4]
data[5] => altsyncram_4vj1:altsyncram2.data_a[5]
data[6] => altsyncram_4vj1:altsyncram2.data_a[6]
data[7] => altsyncram_4vj1:altsyncram2.data_a[7]
data[8] => altsyncram_4vj1:altsyncram2.data_a[8]
data[9] => altsyncram_4vj1:altsyncram2.data_a[9]
data[10] => altsyncram_4vj1:altsyncram2.data_a[10]
data[11] => altsyncram_4vj1:altsyncram2.data_a[11]
data[12] => altsyncram_4vj1:altsyncram2.data_a[12]
data[13] => altsyncram_4vj1:altsyncram2.data_a[13]
data[14] => altsyncram_4vj1:altsyncram2.data_a[14]
data[15] => altsyncram_4vj1:altsyncram2.data_a[15]
data[16] => altsyncram_4vj1:altsyncram2.data_a[16]
data[17] => altsyncram_4vj1:altsyncram2.data_a[17]
data[18] => altsyncram_4vj1:altsyncram2.data_a[18]
data[19] => altsyncram_4vj1:altsyncram2.data_a[19]
data[20] => altsyncram_4vj1:altsyncram2.data_a[20]
data[21] => altsyncram_4vj1:altsyncram2.data_a[21]
data[22] => altsyncram_4vj1:altsyncram2.data_a[22]
data[23] => altsyncram_4vj1:altsyncram2.data_a[23]
data[24] => altsyncram_4vj1:altsyncram2.data_a[24]
data[25] => altsyncram_4vj1:altsyncram2.data_a[25]
data[26] => altsyncram_4vj1:altsyncram2.data_a[26]
data[27] => altsyncram_4vj1:altsyncram2.data_a[27]
data[28] => altsyncram_4vj1:altsyncram2.data_a[28]
data[29] => altsyncram_4vj1:altsyncram2.data_a[29]
data[30] => altsyncram_4vj1:altsyncram2.data_a[30]
data[31] => altsyncram_4vj1:altsyncram2.data_a[31]
inclock => altsyncram_4vj1:altsyncram2.clock0
outclock => altsyncram_4vj1:altsyncram2.clock1
outclocken => altsyncram_4vj1:altsyncram2.clocken1
q[0] <= altsyncram_4vj1:altsyncram2.q_b[0]
q[1] <= altsyncram_4vj1:altsyncram2.q_b[1]
q[2] <= altsyncram_4vj1:altsyncram2.q_b[2]
q[3] <= altsyncram_4vj1:altsyncram2.q_b[3]
q[4] <= altsyncram_4vj1:altsyncram2.q_b[4]
q[5] <= altsyncram_4vj1:altsyncram2.q_b[5]
q[6] <= altsyncram_4vj1:altsyncram2.q_b[6]
q[7] <= altsyncram_4vj1:altsyncram2.q_b[7]
q[8] <= altsyncram_4vj1:altsyncram2.q_b[8]
q[9] <= altsyncram_4vj1:altsyncram2.q_b[9]
q[10] <= altsyncram_4vj1:altsyncram2.q_b[10]
q[11] <= altsyncram_4vj1:altsyncram2.q_b[11]
q[12] <= altsyncram_4vj1:altsyncram2.q_b[12]
q[13] <= altsyncram_4vj1:altsyncram2.q_b[13]
q[14] <= altsyncram_4vj1:altsyncram2.q_b[14]
q[15] <= altsyncram_4vj1:altsyncram2.q_b[15]
q[16] <= altsyncram_4vj1:altsyncram2.q_b[16]
q[17] <= altsyncram_4vj1:altsyncram2.q_b[17]
q[18] <= altsyncram_4vj1:altsyncram2.q_b[18]
q[19] <= altsyncram_4vj1:altsyncram2.q_b[19]
q[20] <= altsyncram_4vj1:altsyncram2.q_b[20]
q[21] <= altsyncram_4vj1:altsyncram2.q_b[21]
q[22] <= altsyncram_4vj1:altsyncram2.q_b[22]
q[23] <= altsyncram_4vj1:altsyncram2.q_b[23]
q[24] <= altsyncram_4vj1:altsyncram2.q_b[24]
q[25] <= altsyncram_4vj1:altsyncram2.q_b[25]
q[26] <= altsyncram_4vj1:altsyncram2.q_b[26]
q[27] <= altsyncram_4vj1:altsyncram2.q_b[27]
q[28] <= altsyncram_4vj1:altsyncram2.q_b[28]
q[29] <= altsyncram_4vj1:altsyncram2.q_b[29]
q[30] <= altsyncram_4vj1:altsyncram2.q_b[30]
q[31] <= altsyncram_4vj1:altsyncram2.q_b[31]
rdaddress[0] => altsyncram_4vj1:altsyncram2.address_b[0]
rdaddress[1] => altsyncram_4vj1:altsyncram2.address_b[1]
rdaddress[2] => altsyncram_4vj1:altsyncram2.address_b[2]
rdaddress[3] => altsyncram_4vj1:altsyncram2.address_b[3]
rdaddress[4] => altsyncram_4vj1:altsyncram2.address_b[4]
rdaddress[5] => altsyncram_4vj1:altsyncram2.address_b[5]
wraddress[0] => altsyncram_4vj1:altsyncram2.address_a[0]
wraddress[1] => altsyncram_4vj1:altsyncram2.address_a[1]
wraddress[2] => altsyncram_4vj1:altsyncram2.address_a[2]
wraddress[3] => altsyncram_4vj1:altsyncram2.address_a[3]
wraddress[4] => altsyncram_4vj1:altsyncram2.address_a[4]
wraddress[5] => altsyncram_4vj1:altsyncram2.address_a[5]
wren => altsyncram_4vj1:altsyncram2.wren_a


|sistem|fifo4a:ff4a|scfifo:scfifo_component|scfifo_3r31:auto_generated|a_dpfifo_a141:dpfifo|dpram_bv01:FIFOram|altsyncram_4vj1:altsyncram2
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[0] => ram_block3a16.PORTAADDR
address_a[0] => ram_block3a17.PORTAADDR
address_a[0] => ram_block3a18.PORTAADDR
address_a[0] => ram_block3a19.PORTAADDR
address_a[0] => ram_block3a20.PORTAADDR
address_a[0] => ram_block3a21.PORTAADDR
address_a[0] => ram_block3a22.PORTAADDR
address_a[0] => ram_block3a23.PORTAADDR
address_a[0] => ram_block3a24.PORTAADDR
address_a[0] => ram_block3a25.PORTAADDR
address_a[0] => ram_block3a26.PORTAADDR
address_a[0] => ram_block3a27.PORTAADDR
address_a[0] => ram_block3a28.PORTAADDR
address_a[0] => ram_block3a29.PORTAADDR
address_a[0] => ram_block3a30.PORTAADDR
address_a[0] => ram_block3a31.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[1] => ram_block3a16.PORTAADDR1
address_a[1] => ram_block3a17.PORTAADDR1
address_a[1] => ram_block3a18.PORTAADDR1
address_a[1] => ram_block3a19.PORTAADDR1
address_a[1] => ram_block3a20.PORTAADDR1
address_a[1] => ram_block3a21.PORTAADDR1
address_a[1] => ram_block3a22.PORTAADDR1
address_a[1] => ram_block3a23.PORTAADDR1
address_a[1] => ram_block3a24.PORTAADDR1
address_a[1] => ram_block3a25.PORTAADDR1
address_a[1] => ram_block3a26.PORTAADDR1
address_a[1] => ram_block3a27.PORTAADDR1
address_a[1] => ram_block3a28.PORTAADDR1
address_a[1] => ram_block3a29.PORTAADDR1
address_a[1] => ram_block3a30.PORTAADDR1
address_a[1] => ram_block3a31.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[2] => ram_block3a16.PORTAADDR2
address_a[2] => ram_block3a17.PORTAADDR2
address_a[2] => ram_block3a18.PORTAADDR2
address_a[2] => ram_block3a19.PORTAADDR2
address_a[2] => ram_block3a20.PORTAADDR2
address_a[2] => ram_block3a21.PORTAADDR2
address_a[2] => ram_block3a22.PORTAADDR2
address_a[2] => ram_block3a23.PORTAADDR2
address_a[2] => ram_block3a24.PORTAADDR2
address_a[2] => ram_block3a25.PORTAADDR2
address_a[2] => ram_block3a26.PORTAADDR2
address_a[2] => ram_block3a27.PORTAADDR2
address_a[2] => ram_block3a28.PORTAADDR2
address_a[2] => ram_block3a29.PORTAADDR2
address_a[2] => ram_block3a30.PORTAADDR2
address_a[2] => ram_block3a31.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[3] => ram_block3a16.PORTAADDR3
address_a[3] => ram_block3a17.PORTAADDR3
address_a[3] => ram_block3a18.PORTAADDR3
address_a[3] => ram_block3a19.PORTAADDR3
address_a[3] => ram_block3a20.PORTAADDR3
address_a[3] => ram_block3a21.PORTAADDR3
address_a[3] => ram_block3a22.PORTAADDR3
address_a[3] => ram_block3a23.PORTAADDR3
address_a[3] => ram_block3a24.PORTAADDR3
address_a[3] => ram_block3a25.PORTAADDR3
address_a[3] => ram_block3a26.PORTAADDR3
address_a[3] => ram_block3a27.PORTAADDR3
address_a[3] => ram_block3a28.PORTAADDR3
address_a[3] => ram_block3a29.PORTAADDR3
address_a[3] => ram_block3a30.PORTAADDR3
address_a[3] => ram_block3a31.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[4] => ram_block3a16.PORTAADDR4
address_a[4] => ram_block3a17.PORTAADDR4
address_a[4] => ram_block3a18.PORTAADDR4
address_a[4] => ram_block3a19.PORTAADDR4
address_a[4] => ram_block3a20.PORTAADDR4
address_a[4] => ram_block3a21.PORTAADDR4
address_a[4] => ram_block3a22.PORTAADDR4
address_a[4] => ram_block3a23.PORTAADDR4
address_a[4] => ram_block3a24.PORTAADDR4
address_a[4] => ram_block3a25.PORTAADDR4
address_a[4] => ram_block3a26.PORTAADDR4
address_a[4] => ram_block3a27.PORTAADDR4
address_a[4] => ram_block3a28.PORTAADDR4
address_a[4] => ram_block3a29.PORTAADDR4
address_a[4] => ram_block3a30.PORTAADDR4
address_a[4] => ram_block3a31.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[5] => ram_block3a16.PORTAADDR5
address_a[5] => ram_block3a17.PORTAADDR5
address_a[5] => ram_block3a18.PORTAADDR5
address_a[5] => ram_block3a19.PORTAADDR5
address_a[5] => ram_block3a20.PORTAADDR5
address_a[5] => ram_block3a21.PORTAADDR5
address_a[5] => ram_block3a22.PORTAADDR5
address_a[5] => ram_block3a23.PORTAADDR5
address_a[5] => ram_block3a24.PORTAADDR5
address_a[5] => ram_block3a25.PORTAADDR5
address_a[5] => ram_block3a26.PORTAADDR5
address_a[5] => ram_block3a27.PORTAADDR5
address_a[5] => ram_block3a28.PORTAADDR5
address_a[5] => ram_block3a29.PORTAADDR5
address_a[5] => ram_block3a30.PORTAADDR5
address_a[5] => ram_block3a31.PORTAADDR5
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[0] => ram_block3a16.PORTBADDR
address_b[0] => ram_block3a17.PORTBADDR
address_b[0] => ram_block3a18.PORTBADDR
address_b[0] => ram_block3a19.PORTBADDR
address_b[0] => ram_block3a20.PORTBADDR
address_b[0] => ram_block3a21.PORTBADDR
address_b[0] => ram_block3a22.PORTBADDR
address_b[0] => ram_block3a23.PORTBADDR
address_b[0] => ram_block3a24.PORTBADDR
address_b[0] => ram_block3a25.PORTBADDR
address_b[0] => ram_block3a26.PORTBADDR
address_b[0] => ram_block3a27.PORTBADDR
address_b[0] => ram_block3a28.PORTBADDR
address_b[0] => ram_block3a29.PORTBADDR
address_b[0] => ram_block3a30.PORTBADDR
address_b[0] => ram_block3a31.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[1] => ram_block3a16.PORTBADDR1
address_b[1] => ram_block3a17.PORTBADDR1
address_b[1] => ram_block3a18.PORTBADDR1
address_b[1] => ram_block3a19.PORTBADDR1
address_b[1] => ram_block3a20.PORTBADDR1
address_b[1] => ram_block3a21.PORTBADDR1
address_b[1] => ram_block3a22.PORTBADDR1
address_b[1] => ram_block3a23.PORTBADDR1
address_b[1] => ram_block3a24.PORTBADDR1
address_b[1] => ram_block3a25.PORTBADDR1
address_b[1] => ram_block3a26.PORTBADDR1
address_b[1] => ram_block3a27.PORTBADDR1
address_b[1] => ram_block3a28.PORTBADDR1
address_b[1] => ram_block3a29.PORTBADDR1
address_b[1] => ram_block3a30.PORTBADDR1
address_b[1] => ram_block3a31.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[2] => ram_block3a16.PORTBADDR2
address_b[2] => ram_block3a17.PORTBADDR2
address_b[2] => ram_block3a18.PORTBADDR2
address_b[2] => ram_block3a19.PORTBADDR2
address_b[2] => ram_block3a20.PORTBADDR2
address_b[2] => ram_block3a21.PORTBADDR2
address_b[2] => ram_block3a22.PORTBADDR2
address_b[2] => ram_block3a23.PORTBADDR2
address_b[2] => ram_block3a24.PORTBADDR2
address_b[2] => ram_block3a25.PORTBADDR2
address_b[2] => ram_block3a26.PORTBADDR2
address_b[2] => ram_block3a27.PORTBADDR2
address_b[2] => ram_block3a28.PORTBADDR2
address_b[2] => ram_block3a29.PORTBADDR2
address_b[2] => ram_block3a30.PORTBADDR2
address_b[2] => ram_block3a31.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[3] => ram_block3a16.PORTBADDR3
address_b[3] => ram_block3a17.PORTBADDR3
address_b[3] => ram_block3a18.PORTBADDR3
address_b[3] => ram_block3a19.PORTBADDR3
address_b[3] => ram_block3a20.PORTBADDR3
address_b[3] => ram_block3a21.PORTBADDR3
address_b[3] => ram_block3a22.PORTBADDR3
address_b[3] => ram_block3a23.PORTBADDR3
address_b[3] => ram_block3a24.PORTBADDR3
address_b[3] => ram_block3a25.PORTBADDR3
address_b[3] => ram_block3a26.PORTBADDR3
address_b[3] => ram_block3a27.PORTBADDR3
address_b[3] => ram_block3a28.PORTBADDR3
address_b[3] => ram_block3a29.PORTBADDR3
address_b[3] => ram_block3a30.PORTBADDR3
address_b[3] => ram_block3a31.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[4] => ram_block3a16.PORTBADDR4
address_b[4] => ram_block3a17.PORTBADDR4
address_b[4] => ram_block3a18.PORTBADDR4
address_b[4] => ram_block3a19.PORTBADDR4
address_b[4] => ram_block3a20.PORTBADDR4
address_b[4] => ram_block3a21.PORTBADDR4
address_b[4] => ram_block3a22.PORTBADDR4
address_b[4] => ram_block3a23.PORTBADDR4
address_b[4] => ram_block3a24.PORTBADDR4
address_b[4] => ram_block3a25.PORTBADDR4
address_b[4] => ram_block3a26.PORTBADDR4
address_b[4] => ram_block3a27.PORTBADDR4
address_b[4] => ram_block3a28.PORTBADDR4
address_b[4] => ram_block3a29.PORTBADDR4
address_b[4] => ram_block3a30.PORTBADDR4
address_b[4] => ram_block3a31.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[5] => ram_block3a16.PORTBADDR5
address_b[5] => ram_block3a17.PORTBADDR5
address_b[5] => ram_block3a18.PORTBADDR5
address_b[5] => ram_block3a19.PORTBADDR5
address_b[5] => ram_block3a20.PORTBADDR5
address_b[5] => ram_block3a21.PORTBADDR5
address_b[5] => ram_block3a22.PORTBADDR5
address_b[5] => ram_block3a23.PORTBADDR5
address_b[5] => ram_block3a24.PORTBADDR5
address_b[5] => ram_block3a25.PORTBADDR5
address_b[5] => ram_block3a26.PORTBADDR5
address_b[5] => ram_block3a27.PORTBADDR5
address_b[5] => ram_block3a28.PORTBADDR5
address_b[5] => ram_block3a29.PORTBADDR5
address_b[5] => ram_block3a30.PORTBADDR5
address_b[5] => ram_block3a31.PORTBADDR5
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clock0 => ram_block3a20.CLK0
clock0 => ram_block3a21.CLK0
clock0 => ram_block3a22.CLK0
clock0 => ram_block3a23.CLK0
clock0 => ram_block3a24.CLK0
clock0 => ram_block3a25.CLK0
clock0 => ram_block3a26.CLK0
clock0 => ram_block3a27.CLK0
clock0 => ram_block3a28.CLK0
clock0 => ram_block3a29.CLK0
clock0 => ram_block3a30.CLK0
clock0 => ram_block3a31.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
clock1 => ram_block3a16.CLK1
clock1 => ram_block3a17.CLK1
clock1 => ram_block3a18.CLK1
clock1 => ram_block3a19.CLK1
clock1 => ram_block3a20.CLK1
clock1 => ram_block3a21.CLK1
clock1 => ram_block3a22.CLK1
clock1 => ram_block3a23.CLK1
clock1 => ram_block3a24.CLK1
clock1 => ram_block3a25.CLK1
clock1 => ram_block3a26.CLK1
clock1 => ram_block3a27.CLK1
clock1 => ram_block3a28.CLK1
clock1 => ram_block3a29.CLK1
clock1 => ram_block3a30.CLK1
clock1 => ram_block3a31.CLK1
clocken1 => ram_block3a0.ENA1
clocken1 => ram_block3a1.ENA1
clocken1 => ram_block3a2.ENA1
clocken1 => ram_block3a3.ENA1
clocken1 => ram_block3a4.ENA1
clocken1 => ram_block3a5.ENA1
clocken1 => ram_block3a6.ENA1
clocken1 => ram_block3a7.ENA1
clocken1 => ram_block3a8.ENA1
clocken1 => ram_block3a9.ENA1
clocken1 => ram_block3a10.ENA1
clocken1 => ram_block3a11.ENA1
clocken1 => ram_block3a12.ENA1
clocken1 => ram_block3a13.ENA1
clocken1 => ram_block3a14.ENA1
clocken1 => ram_block3a15.ENA1
clocken1 => ram_block3a16.ENA1
clocken1 => ram_block3a17.ENA1
clocken1 => ram_block3a18.ENA1
clocken1 => ram_block3a19.ENA1
clocken1 => ram_block3a20.ENA1
clocken1 => ram_block3a21.ENA1
clocken1 => ram_block3a22.ENA1
clocken1 => ram_block3a23.ENA1
clocken1 => ram_block3a24.ENA1
clocken1 => ram_block3a25.ENA1
clocken1 => ram_block3a26.ENA1
clocken1 => ram_block3a27.ENA1
clocken1 => ram_block3a28.ENA1
clocken1 => ram_block3a29.ENA1
clocken1 => ram_block3a30.ENA1
clocken1 => ram_block3a31.ENA1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
data_a[16] => ram_block3a16.PORTADATAIN
data_a[17] => ram_block3a17.PORTADATAIN
data_a[18] => ram_block3a18.PORTADATAIN
data_a[19] => ram_block3a19.PORTADATAIN
data_a[20] => ram_block3a20.PORTADATAIN
data_a[21] => ram_block3a21.PORTADATAIN
data_a[22] => ram_block3a22.PORTADATAIN
data_a[23] => ram_block3a23.PORTADATAIN
data_a[24] => ram_block3a24.PORTADATAIN
data_a[25] => ram_block3a25.PORTADATAIN
data_a[26] => ram_block3a26.PORTADATAIN
data_a[27] => ram_block3a27.PORTADATAIN
data_a[28] => ram_block3a28.PORTADATAIN
data_a[29] => ram_block3a29.PORTADATAIN
data_a[30] => ram_block3a30.PORTADATAIN
data_a[31] => ram_block3a31.PORTADATAIN
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
q_b[16] <= ram_block3a16.PORTBDATAOUT
q_b[17] <= ram_block3a17.PORTBDATAOUT
q_b[18] <= ram_block3a18.PORTBDATAOUT
q_b[19] <= ram_block3a19.PORTBDATAOUT
q_b[20] <= ram_block3a20.PORTBDATAOUT
q_b[21] <= ram_block3a21.PORTBDATAOUT
q_b[22] <= ram_block3a22.PORTBDATAOUT
q_b[23] <= ram_block3a23.PORTBDATAOUT
q_b[24] <= ram_block3a24.PORTBDATAOUT
q_b[25] <= ram_block3a25.PORTBDATAOUT
q_b[26] <= ram_block3a26.PORTBDATAOUT
q_b[27] <= ram_block3a27.PORTBDATAOUT
q_b[28] <= ram_block3a28.PORTBDATAOUT
q_b[29] <= ram_block3a29.PORTBDATAOUT
q_b[30] <= ram_block3a30.PORTBDATAOUT
q_b[31] <= ram_block3a31.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a0.ENA0
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a1.ENA0
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a2.ENA0
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a3.ENA0
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a4.ENA0
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a5.ENA0
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a6.ENA0
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a7.ENA0
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a8.ENA0
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a9.ENA0
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a10.ENA0
wren_a => ram_block3a11.PORTAWE
wren_a => ram_block3a11.ENA0
wren_a => ram_block3a12.PORTAWE
wren_a => ram_block3a12.ENA0
wren_a => ram_block3a13.PORTAWE
wren_a => ram_block3a13.ENA0
wren_a => ram_block3a14.PORTAWE
wren_a => ram_block3a14.ENA0
wren_a => ram_block3a15.PORTAWE
wren_a => ram_block3a15.ENA0
wren_a => ram_block3a16.PORTAWE
wren_a => ram_block3a16.ENA0
wren_a => ram_block3a17.PORTAWE
wren_a => ram_block3a17.ENA0
wren_a => ram_block3a18.PORTAWE
wren_a => ram_block3a18.ENA0
wren_a => ram_block3a19.PORTAWE
wren_a => ram_block3a19.ENA0
wren_a => ram_block3a20.PORTAWE
wren_a => ram_block3a20.ENA0
wren_a => ram_block3a21.PORTAWE
wren_a => ram_block3a21.ENA0
wren_a => ram_block3a22.PORTAWE
wren_a => ram_block3a22.ENA0
wren_a => ram_block3a23.PORTAWE
wren_a => ram_block3a23.ENA0
wren_a => ram_block3a24.PORTAWE
wren_a => ram_block3a24.ENA0
wren_a => ram_block3a25.PORTAWE
wren_a => ram_block3a25.ENA0
wren_a => ram_block3a26.PORTAWE
wren_a => ram_block3a26.ENA0
wren_a => ram_block3a27.PORTAWE
wren_a => ram_block3a27.ENA0
wren_a => ram_block3a28.PORTAWE
wren_a => ram_block3a28.ENA0
wren_a => ram_block3a29.PORTAWE
wren_a => ram_block3a29.ENA0
wren_a => ram_block3a30.PORTAWE
wren_a => ram_block3a30.ENA0
wren_a => ram_block3a31.PORTAWE
wren_a => ram_block3a31.ENA0


|sistem|fifo4a:ff4a|scfifo:scfifo_component|scfifo_3r31:auto_generated|a_dpfifo_a141:dpfifo|cntr_fjb:rd_ptr_count
aclr => counter_reg_bit4a[5].ACLR
aclr => counter_reg_bit4a[4].ACLR
aclr => counter_reg_bit4a[3].ACLR
aclr => counter_reg_bit4a[2].ACLR
aclr => counter_reg_bit4a[1].ACLR
aclr => counter_reg_bit4a[0].ACLR
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT


|sistem|fifo4a:ff4a|scfifo:scfifo_component|scfifo_3r31:auto_generated|a_dpfifo_a141:dpfifo|cntr_fjb:wr_ptr
aclr => counter_reg_bit4a[5].ACLR
aclr => counter_reg_bit4a[4].ACLR
aclr => counter_reg_bit4a[3].ACLR
aclr => counter_reg_bit4a[2].ACLR
aclr => counter_reg_bit4a[1].ACLR
aclr => counter_reg_bit4a[0].ACLR
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT


|sistem|fifo4b:ff4b
aclr => aclr~0.IN1
clock => clock~0.IN1
data[0] => data[0]~31.IN1
data[1] => data[1]~30.IN1
data[2] => data[2]~29.IN1
data[3] => data[3]~28.IN1
data[4] => data[4]~27.IN1
data[5] => data[5]~26.IN1
data[6] => data[6]~25.IN1
data[7] => data[7]~24.IN1
data[8] => data[8]~23.IN1
data[9] => data[9]~22.IN1
data[10] => data[10]~21.IN1
data[11] => data[11]~20.IN1
data[12] => data[12]~19.IN1
data[13] => data[13]~18.IN1
data[14] => data[14]~17.IN1
data[15] => data[15]~16.IN1
data[16] => data[16]~15.IN1
data[17] => data[17]~14.IN1
data[18] => data[18]~13.IN1
data[19] => data[19]~12.IN1
data[20] => data[20]~11.IN1
data[21] => data[21]~10.IN1
data[22] => data[22]~9.IN1
data[23] => data[23]~8.IN1
data[24] => data[24]~7.IN1
data[25] => data[25]~6.IN1
data[26] => data[26]~5.IN1
data[27] => data[27]~4.IN1
data[28] => data[28]~3.IN1
data[29] => data[29]~2.IN1
data[30] => data[30]~1.IN1
data[31] => data[31]~0.IN1
rdreq => rdreq~0.IN1
wrreq => wrreq~0.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
q[8] <= scfifo:scfifo_component.q
q[9] <= scfifo:scfifo_component.q
q[10] <= scfifo:scfifo_component.q
q[11] <= scfifo:scfifo_component.q
q[12] <= scfifo:scfifo_component.q
q[13] <= scfifo:scfifo_component.q
q[14] <= scfifo:scfifo_component.q
q[15] <= scfifo:scfifo_component.q
q[16] <= scfifo:scfifo_component.q
q[17] <= scfifo:scfifo_component.q
q[18] <= scfifo:scfifo_component.q
q[19] <= scfifo:scfifo_component.q
q[20] <= scfifo:scfifo_component.q
q[21] <= scfifo:scfifo_component.q
q[22] <= scfifo:scfifo_component.q
q[23] <= scfifo:scfifo_component.q
q[24] <= scfifo:scfifo_component.q
q[25] <= scfifo:scfifo_component.q
q[26] <= scfifo:scfifo_component.q
q[27] <= scfifo:scfifo_component.q
q[28] <= scfifo:scfifo_component.q
q[29] <= scfifo:scfifo_component.q
q[30] <= scfifo:scfifo_component.q
q[31] <= scfifo:scfifo_component.q
usedw[0] <= scfifo:scfifo_component.usedw
usedw[1] <= scfifo:scfifo_component.usedw
usedw[2] <= scfifo:scfifo_component.usedw
usedw[3] <= scfifo:scfifo_component.usedw
usedw[4] <= scfifo:scfifo_component.usedw
usedw[5] <= scfifo:scfifo_component.usedw


|sistem|fifo4b:ff4b|scfifo:scfifo_component
data[0] => scfifo_3r31:auto_generated.data[0]
data[1] => scfifo_3r31:auto_generated.data[1]
data[2] => scfifo_3r31:auto_generated.data[2]
data[3] => scfifo_3r31:auto_generated.data[3]
data[4] => scfifo_3r31:auto_generated.data[4]
data[5] => scfifo_3r31:auto_generated.data[5]
data[6] => scfifo_3r31:auto_generated.data[6]
data[7] => scfifo_3r31:auto_generated.data[7]
data[8] => scfifo_3r31:auto_generated.data[8]
data[9] => scfifo_3r31:auto_generated.data[9]
data[10] => scfifo_3r31:auto_generated.data[10]
data[11] => scfifo_3r31:auto_generated.data[11]
data[12] => scfifo_3r31:auto_generated.data[12]
data[13] => scfifo_3r31:auto_generated.data[13]
data[14] => scfifo_3r31:auto_generated.data[14]
data[15] => scfifo_3r31:auto_generated.data[15]
data[16] => scfifo_3r31:auto_generated.data[16]
data[17] => scfifo_3r31:auto_generated.data[17]
data[18] => scfifo_3r31:auto_generated.data[18]
data[19] => scfifo_3r31:auto_generated.data[19]
data[20] => scfifo_3r31:auto_generated.data[20]
data[21] => scfifo_3r31:auto_generated.data[21]
data[22] => scfifo_3r31:auto_generated.data[22]
data[23] => scfifo_3r31:auto_generated.data[23]
data[24] => scfifo_3r31:auto_generated.data[24]
data[25] => scfifo_3r31:auto_generated.data[25]
data[26] => scfifo_3r31:auto_generated.data[26]
data[27] => scfifo_3r31:auto_generated.data[27]
data[28] => scfifo_3r31:auto_generated.data[28]
data[29] => scfifo_3r31:auto_generated.data[29]
data[30] => scfifo_3r31:auto_generated.data[30]
data[31] => scfifo_3r31:auto_generated.data[31]
q[0] <= scfifo_3r31:auto_generated.q[0]
q[1] <= scfifo_3r31:auto_generated.q[1]
q[2] <= scfifo_3r31:auto_generated.q[2]
q[3] <= scfifo_3r31:auto_generated.q[3]
q[4] <= scfifo_3r31:auto_generated.q[4]
q[5] <= scfifo_3r31:auto_generated.q[5]
q[6] <= scfifo_3r31:auto_generated.q[6]
q[7] <= scfifo_3r31:auto_generated.q[7]
q[8] <= scfifo_3r31:auto_generated.q[8]
q[9] <= scfifo_3r31:auto_generated.q[9]
q[10] <= scfifo_3r31:auto_generated.q[10]
q[11] <= scfifo_3r31:auto_generated.q[11]
q[12] <= scfifo_3r31:auto_generated.q[12]
q[13] <= scfifo_3r31:auto_generated.q[13]
q[14] <= scfifo_3r31:auto_generated.q[14]
q[15] <= scfifo_3r31:auto_generated.q[15]
q[16] <= scfifo_3r31:auto_generated.q[16]
q[17] <= scfifo_3r31:auto_generated.q[17]
q[18] <= scfifo_3r31:auto_generated.q[18]
q[19] <= scfifo_3r31:auto_generated.q[19]
q[20] <= scfifo_3r31:auto_generated.q[20]
q[21] <= scfifo_3r31:auto_generated.q[21]
q[22] <= scfifo_3r31:auto_generated.q[22]
q[23] <= scfifo_3r31:auto_generated.q[23]
q[24] <= scfifo_3r31:auto_generated.q[24]
q[25] <= scfifo_3r31:auto_generated.q[25]
q[26] <= scfifo_3r31:auto_generated.q[26]
q[27] <= scfifo_3r31:auto_generated.q[27]
q[28] <= scfifo_3r31:auto_generated.q[28]
q[29] <= scfifo_3r31:auto_generated.q[29]
q[30] <= scfifo_3r31:auto_generated.q[30]
q[31] <= scfifo_3r31:auto_generated.q[31]
wrreq => scfifo_3r31:auto_generated.wrreq
rdreq => scfifo_3r31:auto_generated.rdreq
clock => scfifo_3r31:auto_generated.clock
aclr => scfifo_3r31:auto_generated.aclr
sclr => ~NO_FANOUT~
empty <= scfifo_3r31:auto_generated.empty
full <= scfifo_3r31:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_3r31:auto_generated.usedw[0]
usedw[1] <= scfifo_3r31:auto_generated.usedw[1]
usedw[2] <= scfifo_3r31:auto_generated.usedw[2]
usedw[3] <= scfifo_3r31:auto_generated.usedw[3]
usedw[4] <= scfifo_3r31:auto_generated.usedw[4]
usedw[5] <= scfifo_3r31:auto_generated.usedw[5]


|sistem|fifo4b:ff4b|scfifo:scfifo_component|scfifo_3r31:auto_generated
aclr => a_dpfifo_a141:dpfifo.aclr
clock => a_dpfifo_a141:dpfifo.clock
data[0] => a_dpfifo_a141:dpfifo.data[0]
data[1] => a_dpfifo_a141:dpfifo.data[1]
data[2] => a_dpfifo_a141:dpfifo.data[2]
data[3] => a_dpfifo_a141:dpfifo.data[3]
data[4] => a_dpfifo_a141:dpfifo.data[4]
data[5] => a_dpfifo_a141:dpfifo.data[5]
data[6] => a_dpfifo_a141:dpfifo.data[6]
data[7] => a_dpfifo_a141:dpfifo.data[7]
data[8] => a_dpfifo_a141:dpfifo.data[8]
data[9] => a_dpfifo_a141:dpfifo.data[9]
data[10] => a_dpfifo_a141:dpfifo.data[10]
data[11] => a_dpfifo_a141:dpfifo.data[11]
data[12] => a_dpfifo_a141:dpfifo.data[12]
data[13] => a_dpfifo_a141:dpfifo.data[13]
data[14] => a_dpfifo_a141:dpfifo.data[14]
data[15] => a_dpfifo_a141:dpfifo.data[15]
data[16] => a_dpfifo_a141:dpfifo.data[16]
data[17] => a_dpfifo_a141:dpfifo.data[17]
data[18] => a_dpfifo_a141:dpfifo.data[18]
data[19] => a_dpfifo_a141:dpfifo.data[19]
data[20] => a_dpfifo_a141:dpfifo.data[20]
data[21] => a_dpfifo_a141:dpfifo.data[21]
data[22] => a_dpfifo_a141:dpfifo.data[22]
data[23] => a_dpfifo_a141:dpfifo.data[23]
data[24] => a_dpfifo_a141:dpfifo.data[24]
data[25] => a_dpfifo_a141:dpfifo.data[25]
data[26] => a_dpfifo_a141:dpfifo.data[26]
data[27] => a_dpfifo_a141:dpfifo.data[27]
data[28] => a_dpfifo_a141:dpfifo.data[28]
data[29] => a_dpfifo_a141:dpfifo.data[29]
data[30] => a_dpfifo_a141:dpfifo.data[30]
data[31] => a_dpfifo_a141:dpfifo.data[31]
empty <= a_dpfifo_a141:dpfifo.empty
full <= a_dpfifo_a141:dpfifo.full
q[0] <= a_dpfifo_a141:dpfifo.q[0]
q[1] <= a_dpfifo_a141:dpfifo.q[1]
q[2] <= a_dpfifo_a141:dpfifo.q[2]
q[3] <= a_dpfifo_a141:dpfifo.q[3]
q[4] <= a_dpfifo_a141:dpfifo.q[4]
q[5] <= a_dpfifo_a141:dpfifo.q[5]
q[6] <= a_dpfifo_a141:dpfifo.q[6]
q[7] <= a_dpfifo_a141:dpfifo.q[7]
q[8] <= a_dpfifo_a141:dpfifo.q[8]
q[9] <= a_dpfifo_a141:dpfifo.q[9]
q[10] <= a_dpfifo_a141:dpfifo.q[10]
q[11] <= a_dpfifo_a141:dpfifo.q[11]
q[12] <= a_dpfifo_a141:dpfifo.q[12]
q[13] <= a_dpfifo_a141:dpfifo.q[13]
q[14] <= a_dpfifo_a141:dpfifo.q[14]
q[15] <= a_dpfifo_a141:dpfifo.q[15]
q[16] <= a_dpfifo_a141:dpfifo.q[16]
q[17] <= a_dpfifo_a141:dpfifo.q[17]
q[18] <= a_dpfifo_a141:dpfifo.q[18]
q[19] <= a_dpfifo_a141:dpfifo.q[19]
q[20] <= a_dpfifo_a141:dpfifo.q[20]
q[21] <= a_dpfifo_a141:dpfifo.q[21]
q[22] <= a_dpfifo_a141:dpfifo.q[22]
q[23] <= a_dpfifo_a141:dpfifo.q[23]
q[24] <= a_dpfifo_a141:dpfifo.q[24]
q[25] <= a_dpfifo_a141:dpfifo.q[25]
q[26] <= a_dpfifo_a141:dpfifo.q[26]
q[27] <= a_dpfifo_a141:dpfifo.q[27]
q[28] <= a_dpfifo_a141:dpfifo.q[28]
q[29] <= a_dpfifo_a141:dpfifo.q[29]
q[30] <= a_dpfifo_a141:dpfifo.q[30]
q[31] <= a_dpfifo_a141:dpfifo.q[31]
rdreq => a_dpfifo_a141:dpfifo.rreq
usedw[0] <= a_dpfifo_a141:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_a141:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_a141:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_a141:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_a141:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_a141:dpfifo.usedw[5]
wrreq => a_dpfifo_a141:dpfifo.wreq


|sistem|fifo4b:ff4b|scfifo:scfifo_component|scfifo_3r31:auto_generated|a_dpfifo_a141:dpfifo
aclr => a_fefifo_b6f:fifo_state.aclr
aclr => cntr_fjb:rd_ptr_count.aclr
aclr => cntr_fjb:wr_ptr.aclr
clock => a_fefifo_b6f:fifo_state.clock
clock => dpram_bv01:FIFOram.inclock
clock => dpram_bv01:FIFOram.outclock
clock => cntr_fjb:rd_ptr_count.clock
clock => cntr_fjb:wr_ptr.clock
data[0] => dpram_bv01:FIFOram.data[0]
data[1] => dpram_bv01:FIFOram.data[1]
data[2] => dpram_bv01:FIFOram.data[2]
data[3] => dpram_bv01:FIFOram.data[3]
data[4] => dpram_bv01:FIFOram.data[4]
data[5] => dpram_bv01:FIFOram.data[5]
data[6] => dpram_bv01:FIFOram.data[6]
data[7] => dpram_bv01:FIFOram.data[7]
data[8] => dpram_bv01:FIFOram.data[8]
data[9] => dpram_bv01:FIFOram.data[9]
data[10] => dpram_bv01:FIFOram.data[10]
data[11] => dpram_bv01:FIFOram.data[11]
data[12] => dpram_bv01:FIFOram.data[12]
data[13] => dpram_bv01:FIFOram.data[13]
data[14] => dpram_bv01:FIFOram.data[14]
data[15] => dpram_bv01:FIFOram.data[15]
data[16] => dpram_bv01:FIFOram.data[16]
data[17] => dpram_bv01:FIFOram.data[17]
data[18] => dpram_bv01:FIFOram.data[18]
data[19] => dpram_bv01:FIFOram.data[19]
data[20] => dpram_bv01:FIFOram.data[20]
data[21] => dpram_bv01:FIFOram.data[21]
data[22] => dpram_bv01:FIFOram.data[22]
data[23] => dpram_bv01:FIFOram.data[23]
data[24] => dpram_bv01:FIFOram.data[24]
data[25] => dpram_bv01:FIFOram.data[25]
data[26] => dpram_bv01:FIFOram.data[26]
data[27] => dpram_bv01:FIFOram.data[27]
data[28] => dpram_bv01:FIFOram.data[28]
data[29] => dpram_bv01:FIFOram.data[29]
data[30] => dpram_bv01:FIFOram.data[30]
data[31] => dpram_bv01:FIFOram.data[31]
empty <= a_fefifo_b6f:fifo_state.empty
full <= a_fefifo_b6f:fifo_state.full
q[0] <= dpram_bv01:FIFOram.q[0]
q[1] <= dpram_bv01:FIFOram.q[1]
q[2] <= dpram_bv01:FIFOram.q[2]
q[3] <= dpram_bv01:FIFOram.q[3]
q[4] <= dpram_bv01:FIFOram.q[4]
q[5] <= dpram_bv01:FIFOram.q[5]
q[6] <= dpram_bv01:FIFOram.q[6]
q[7] <= dpram_bv01:FIFOram.q[7]
q[8] <= dpram_bv01:FIFOram.q[8]
q[9] <= dpram_bv01:FIFOram.q[9]
q[10] <= dpram_bv01:FIFOram.q[10]
q[11] <= dpram_bv01:FIFOram.q[11]
q[12] <= dpram_bv01:FIFOram.q[12]
q[13] <= dpram_bv01:FIFOram.q[13]
q[14] <= dpram_bv01:FIFOram.q[14]
q[15] <= dpram_bv01:FIFOram.q[15]
q[16] <= dpram_bv01:FIFOram.q[16]
q[17] <= dpram_bv01:FIFOram.q[17]
q[18] <= dpram_bv01:FIFOram.q[18]
q[19] <= dpram_bv01:FIFOram.q[19]
q[20] <= dpram_bv01:FIFOram.q[20]
q[21] <= dpram_bv01:FIFOram.q[21]
q[22] <= dpram_bv01:FIFOram.q[22]
q[23] <= dpram_bv01:FIFOram.q[23]
q[24] <= dpram_bv01:FIFOram.q[24]
q[25] <= dpram_bv01:FIFOram.q[25]
q[26] <= dpram_bv01:FIFOram.q[26]
q[27] <= dpram_bv01:FIFOram.q[27]
q[28] <= dpram_bv01:FIFOram.q[28]
q[29] <= dpram_bv01:FIFOram.q[29]
q[30] <= dpram_bv01:FIFOram.q[30]
q[31] <= dpram_bv01:FIFOram.q[31]
rreq => a_fefifo_b6f:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_b6f:fifo_state.sclr
sclr => cntr_fjb:rd_ptr_count.sclr
sclr => cntr_fjb:wr_ptr.sclr
usedw[0] <= a_fefifo_b6f:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_b6f:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_b6f:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_b6f:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_b6f:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_b6f:fifo_state.usedw_out[5]
wreq => a_fefifo_b6f:fifo_state.wreq
wreq => valid_wreq.IN0


|sistem|fifo4b:ff4b|scfifo:scfifo_component|scfifo_3r31:auto_generated|a_dpfifo_a141:dpfifo|a_fefifo_b6f:fifo_state
aclr => cntr_rj7:count_usedw.aclr
clock => cntr_rj7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => valid_rreq.IN0
sclr => cntr_rj7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
wreq => valid_wreq.IN0


|sistem|fifo4b:ff4b|scfifo:scfifo_component|scfifo_3r31:auto_generated|a_dpfifo_a141:dpfifo|a_fefifo_b6f:fifo_state|cntr_rj7:count_usedw
aclr => counter_reg_bit1a[5].ACLR
aclr => counter_reg_bit1a[4].ACLR
aclr => counter_reg_bit1a[3].ACLR
aclr => counter_reg_bit1a[2].ACLR
aclr => counter_reg_bit1a[1].ACLR
aclr => counter_reg_bit1a[0].ACLR
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB


|sistem|fifo4b:ff4b|scfifo:scfifo_component|scfifo_3r31:auto_generated|a_dpfifo_a141:dpfifo|dpram_bv01:FIFOram
data[0] => altsyncram_4vj1:altsyncram2.data_a[0]
data[1] => altsyncram_4vj1:altsyncram2.data_a[1]
data[2] => altsyncram_4vj1:altsyncram2.data_a[2]
data[3] => altsyncram_4vj1:altsyncram2.data_a[3]
data[4] => altsyncram_4vj1:altsyncram2.data_a[4]
data[5] => altsyncram_4vj1:altsyncram2.data_a[5]
data[6] => altsyncram_4vj1:altsyncram2.data_a[6]
data[7] => altsyncram_4vj1:altsyncram2.data_a[7]
data[8] => altsyncram_4vj1:altsyncram2.data_a[8]
data[9] => altsyncram_4vj1:altsyncram2.data_a[9]
data[10] => altsyncram_4vj1:altsyncram2.data_a[10]
data[11] => altsyncram_4vj1:altsyncram2.data_a[11]
data[12] => altsyncram_4vj1:altsyncram2.data_a[12]
data[13] => altsyncram_4vj1:altsyncram2.data_a[13]
data[14] => altsyncram_4vj1:altsyncram2.data_a[14]
data[15] => altsyncram_4vj1:altsyncram2.data_a[15]
data[16] => altsyncram_4vj1:altsyncram2.data_a[16]
data[17] => altsyncram_4vj1:altsyncram2.data_a[17]
data[18] => altsyncram_4vj1:altsyncram2.data_a[18]
data[19] => altsyncram_4vj1:altsyncram2.data_a[19]
data[20] => altsyncram_4vj1:altsyncram2.data_a[20]
data[21] => altsyncram_4vj1:altsyncram2.data_a[21]
data[22] => altsyncram_4vj1:altsyncram2.data_a[22]
data[23] => altsyncram_4vj1:altsyncram2.data_a[23]
data[24] => altsyncram_4vj1:altsyncram2.data_a[24]
data[25] => altsyncram_4vj1:altsyncram2.data_a[25]
data[26] => altsyncram_4vj1:altsyncram2.data_a[26]
data[27] => altsyncram_4vj1:altsyncram2.data_a[27]
data[28] => altsyncram_4vj1:altsyncram2.data_a[28]
data[29] => altsyncram_4vj1:altsyncram2.data_a[29]
data[30] => altsyncram_4vj1:altsyncram2.data_a[30]
data[31] => altsyncram_4vj1:altsyncram2.data_a[31]
inclock => altsyncram_4vj1:altsyncram2.clock0
outclock => altsyncram_4vj1:altsyncram2.clock1
outclocken => altsyncram_4vj1:altsyncram2.clocken1
q[0] <= altsyncram_4vj1:altsyncram2.q_b[0]
q[1] <= altsyncram_4vj1:altsyncram2.q_b[1]
q[2] <= altsyncram_4vj1:altsyncram2.q_b[2]
q[3] <= altsyncram_4vj1:altsyncram2.q_b[3]
q[4] <= altsyncram_4vj1:altsyncram2.q_b[4]
q[5] <= altsyncram_4vj1:altsyncram2.q_b[5]
q[6] <= altsyncram_4vj1:altsyncram2.q_b[6]
q[7] <= altsyncram_4vj1:altsyncram2.q_b[7]
q[8] <= altsyncram_4vj1:altsyncram2.q_b[8]
q[9] <= altsyncram_4vj1:altsyncram2.q_b[9]
q[10] <= altsyncram_4vj1:altsyncram2.q_b[10]
q[11] <= altsyncram_4vj1:altsyncram2.q_b[11]
q[12] <= altsyncram_4vj1:altsyncram2.q_b[12]
q[13] <= altsyncram_4vj1:altsyncram2.q_b[13]
q[14] <= altsyncram_4vj1:altsyncram2.q_b[14]
q[15] <= altsyncram_4vj1:altsyncram2.q_b[15]
q[16] <= altsyncram_4vj1:altsyncram2.q_b[16]
q[17] <= altsyncram_4vj1:altsyncram2.q_b[17]
q[18] <= altsyncram_4vj1:altsyncram2.q_b[18]
q[19] <= altsyncram_4vj1:altsyncram2.q_b[19]
q[20] <= altsyncram_4vj1:altsyncram2.q_b[20]
q[21] <= altsyncram_4vj1:altsyncram2.q_b[21]
q[22] <= altsyncram_4vj1:altsyncram2.q_b[22]
q[23] <= altsyncram_4vj1:altsyncram2.q_b[23]
q[24] <= altsyncram_4vj1:altsyncram2.q_b[24]
q[25] <= altsyncram_4vj1:altsyncram2.q_b[25]
q[26] <= altsyncram_4vj1:altsyncram2.q_b[26]
q[27] <= altsyncram_4vj1:altsyncram2.q_b[27]
q[28] <= altsyncram_4vj1:altsyncram2.q_b[28]
q[29] <= altsyncram_4vj1:altsyncram2.q_b[29]
q[30] <= altsyncram_4vj1:altsyncram2.q_b[30]
q[31] <= altsyncram_4vj1:altsyncram2.q_b[31]
rdaddress[0] => altsyncram_4vj1:altsyncram2.address_b[0]
rdaddress[1] => altsyncram_4vj1:altsyncram2.address_b[1]
rdaddress[2] => altsyncram_4vj1:altsyncram2.address_b[2]
rdaddress[3] => altsyncram_4vj1:altsyncram2.address_b[3]
rdaddress[4] => altsyncram_4vj1:altsyncram2.address_b[4]
rdaddress[5] => altsyncram_4vj1:altsyncram2.address_b[5]
wraddress[0] => altsyncram_4vj1:altsyncram2.address_a[0]
wraddress[1] => altsyncram_4vj1:altsyncram2.address_a[1]
wraddress[2] => altsyncram_4vj1:altsyncram2.address_a[2]
wraddress[3] => altsyncram_4vj1:altsyncram2.address_a[3]
wraddress[4] => altsyncram_4vj1:altsyncram2.address_a[4]
wraddress[5] => altsyncram_4vj1:altsyncram2.address_a[5]
wren => altsyncram_4vj1:altsyncram2.wren_a


|sistem|fifo4b:ff4b|scfifo:scfifo_component|scfifo_3r31:auto_generated|a_dpfifo_a141:dpfifo|dpram_bv01:FIFOram|altsyncram_4vj1:altsyncram2
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[0] => ram_block3a16.PORTAADDR
address_a[0] => ram_block3a17.PORTAADDR
address_a[0] => ram_block3a18.PORTAADDR
address_a[0] => ram_block3a19.PORTAADDR
address_a[0] => ram_block3a20.PORTAADDR
address_a[0] => ram_block3a21.PORTAADDR
address_a[0] => ram_block3a22.PORTAADDR
address_a[0] => ram_block3a23.PORTAADDR
address_a[0] => ram_block3a24.PORTAADDR
address_a[0] => ram_block3a25.PORTAADDR
address_a[0] => ram_block3a26.PORTAADDR
address_a[0] => ram_block3a27.PORTAADDR
address_a[0] => ram_block3a28.PORTAADDR
address_a[0] => ram_block3a29.PORTAADDR
address_a[0] => ram_block3a30.PORTAADDR
address_a[0] => ram_block3a31.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[1] => ram_block3a16.PORTAADDR1
address_a[1] => ram_block3a17.PORTAADDR1
address_a[1] => ram_block3a18.PORTAADDR1
address_a[1] => ram_block3a19.PORTAADDR1
address_a[1] => ram_block3a20.PORTAADDR1
address_a[1] => ram_block3a21.PORTAADDR1
address_a[1] => ram_block3a22.PORTAADDR1
address_a[1] => ram_block3a23.PORTAADDR1
address_a[1] => ram_block3a24.PORTAADDR1
address_a[1] => ram_block3a25.PORTAADDR1
address_a[1] => ram_block3a26.PORTAADDR1
address_a[1] => ram_block3a27.PORTAADDR1
address_a[1] => ram_block3a28.PORTAADDR1
address_a[1] => ram_block3a29.PORTAADDR1
address_a[1] => ram_block3a30.PORTAADDR1
address_a[1] => ram_block3a31.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[2] => ram_block3a16.PORTAADDR2
address_a[2] => ram_block3a17.PORTAADDR2
address_a[2] => ram_block3a18.PORTAADDR2
address_a[2] => ram_block3a19.PORTAADDR2
address_a[2] => ram_block3a20.PORTAADDR2
address_a[2] => ram_block3a21.PORTAADDR2
address_a[2] => ram_block3a22.PORTAADDR2
address_a[2] => ram_block3a23.PORTAADDR2
address_a[2] => ram_block3a24.PORTAADDR2
address_a[2] => ram_block3a25.PORTAADDR2
address_a[2] => ram_block3a26.PORTAADDR2
address_a[2] => ram_block3a27.PORTAADDR2
address_a[2] => ram_block3a28.PORTAADDR2
address_a[2] => ram_block3a29.PORTAADDR2
address_a[2] => ram_block3a30.PORTAADDR2
address_a[2] => ram_block3a31.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[3] => ram_block3a16.PORTAADDR3
address_a[3] => ram_block3a17.PORTAADDR3
address_a[3] => ram_block3a18.PORTAADDR3
address_a[3] => ram_block3a19.PORTAADDR3
address_a[3] => ram_block3a20.PORTAADDR3
address_a[3] => ram_block3a21.PORTAADDR3
address_a[3] => ram_block3a22.PORTAADDR3
address_a[3] => ram_block3a23.PORTAADDR3
address_a[3] => ram_block3a24.PORTAADDR3
address_a[3] => ram_block3a25.PORTAADDR3
address_a[3] => ram_block3a26.PORTAADDR3
address_a[3] => ram_block3a27.PORTAADDR3
address_a[3] => ram_block3a28.PORTAADDR3
address_a[3] => ram_block3a29.PORTAADDR3
address_a[3] => ram_block3a30.PORTAADDR3
address_a[3] => ram_block3a31.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[4] => ram_block3a16.PORTAADDR4
address_a[4] => ram_block3a17.PORTAADDR4
address_a[4] => ram_block3a18.PORTAADDR4
address_a[4] => ram_block3a19.PORTAADDR4
address_a[4] => ram_block3a20.PORTAADDR4
address_a[4] => ram_block3a21.PORTAADDR4
address_a[4] => ram_block3a22.PORTAADDR4
address_a[4] => ram_block3a23.PORTAADDR4
address_a[4] => ram_block3a24.PORTAADDR4
address_a[4] => ram_block3a25.PORTAADDR4
address_a[4] => ram_block3a26.PORTAADDR4
address_a[4] => ram_block3a27.PORTAADDR4
address_a[4] => ram_block3a28.PORTAADDR4
address_a[4] => ram_block3a29.PORTAADDR4
address_a[4] => ram_block3a30.PORTAADDR4
address_a[4] => ram_block3a31.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[5] => ram_block3a16.PORTAADDR5
address_a[5] => ram_block3a17.PORTAADDR5
address_a[5] => ram_block3a18.PORTAADDR5
address_a[5] => ram_block3a19.PORTAADDR5
address_a[5] => ram_block3a20.PORTAADDR5
address_a[5] => ram_block3a21.PORTAADDR5
address_a[5] => ram_block3a22.PORTAADDR5
address_a[5] => ram_block3a23.PORTAADDR5
address_a[5] => ram_block3a24.PORTAADDR5
address_a[5] => ram_block3a25.PORTAADDR5
address_a[5] => ram_block3a26.PORTAADDR5
address_a[5] => ram_block3a27.PORTAADDR5
address_a[5] => ram_block3a28.PORTAADDR5
address_a[5] => ram_block3a29.PORTAADDR5
address_a[5] => ram_block3a30.PORTAADDR5
address_a[5] => ram_block3a31.PORTAADDR5
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[0] => ram_block3a16.PORTBADDR
address_b[0] => ram_block3a17.PORTBADDR
address_b[0] => ram_block3a18.PORTBADDR
address_b[0] => ram_block3a19.PORTBADDR
address_b[0] => ram_block3a20.PORTBADDR
address_b[0] => ram_block3a21.PORTBADDR
address_b[0] => ram_block3a22.PORTBADDR
address_b[0] => ram_block3a23.PORTBADDR
address_b[0] => ram_block3a24.PORTBADDR
address_b[0] => ram_block3a25.PORTBADDR
address_b[0] => ram_block3a26.PORTBADDR
address_b[0] => ram_block3a27.PORTBADDR
address_b[0] => ram_block3a28.PORTBADDR
address_b[0] => ram_block3a29.PORTBADDR
address_b[0] => ram_block3a30.PORTBADDR
address_b[0] => ram_block3a31.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[1] => ram_block3a16.PORTBADDR1
address_b[1] => ram_block3a17.PORTBADDR1
address_b[1] => ram_block3a18.PORTBADDR1
address_b[1] => ram_block3a19.PORTBADDR1
address_b[1] => ram_block3a20.PORTBADDR1
address_b[1] => ram_block3a21.PORTBADDR1
address_b[1] => ram_block3a22.PORTBADDR1
address_b[1] => ram_block3a23.PORTBADDR1
address_b[1] => ram_block3a24.PORTBADDR1
address_b[1] => ram_block3a25.PORTBADDR1
address_b[1] => ram_block3a26.PORTBADDR1
address_b[1] => ram_block3a27.PORTBADDR1
address_b[1] => ram_block3a28.PORTBADDR1
address_b[1] => ram_block3a29.PORTBADDR1
address_b[1] => ram_block3a30.PORTBADDR1
address_b[1] => ram_block3a31.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[2] => ram_block3a16.PORTBADDR2
address_b[2] => ram_block3a17.PORTBADDR2
address_b[2] => ram_block3a18.PORTBADDR2
address_b[2] => ram_block3a19.PORTBADDR2
address_b[2] => ram_block3a20.PORTBADDR2
address_b[2] => ram_block3a21.PORTBADDR2
address_b[2] => ram_block3a22.PORTBADDR2
address_b[2] => ram_block3a23.PORTBADDR2
address_b[2] => ram_block3a24.PORTBADDR2
address_b[2] => ram_block3a25.PORTBADDR2
address_b[2] => ram_block3a26.PORTBADDR2
address_b[2] => ram_block3a27.PORTBADDR2
address_b[2] => ram_block3a28.PORTBADDR2
address_b[2] => ram_block3a29.PORTBADDR2
address_b[2] => ram_block3a30.PORTBADDR2
address_b[2] => ram_block3a31.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[3] => ram_block3a16.PORTBADDR3
address_b[3] => ram_block3a17.PORTBADDR3
address_b[3] => ram_block3a18.PORTBADDR3
address_b[3] => ram_block3a19.PORTBADDR3
address_b[3] => ram_block3a20.PORTBADDR3
address_b[3] => ram_block3a21.PORTBADDR3
address_b[3] => ram_block3a22.PORTBADDR3
address_b[3] => ram_block3a23.PORTBADDR3
address_b[3] => ram_block3a24.PORTBADDR3
address_b[3] => ram_block3a25.PORTBADDR3
address_b[3] => ram_block3a26.PORTBADDR3
address_b[3] => ram_block3a27.PORTBADDR3
address_b[3] => ram_block3a28.PORTBADDR3
address_b[3] => ram_block3a29.PORTBADDR3
address_b[3] => ram_block3a30.PORTBADDR3
address_b[3] => ram_block3a31.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[4] => ram_block3a16.PORTBADDR4
address_b[4] => ram_block3a17.PORTBADDR4
address_b[4] => ram_block3a18.PORTBADDR4
address_b[4] => ram_block3a19.PORTBADDR4
address_b[4] => ram_block3a20.PORTBADDR4
address_b[4] => ram_block3a21.PORTBADDR4
address_b[4] => ram_block3a22.PORTBADDR4
address_b[4] => ram_block3a23.PORTBADDR4
address_b[4] => ram_block3a24.PORTBADDR4
address_b[4] => ram_block3a25.PORTBADDR4
address_b[4] => ram_block3a26.PORTBADDR4
address_b[4] => ram_block3a27.PORTBADDR4
address_b[4] => ram_block3a28.PORTBADDR4
address_b[4] => ram_block3a29.PORTBADDR4
address_b[4] => ram_block3a30.PORTBADDR4
address_b[4] => ram_block3a31.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[5] => ram_block3a16.PORTBADDR5
address_b[5] => ram_block3a17.PORTBADDR5
address_b[5] => ram_block3a18.PORTBADDR5
address_b[5] => ram_block3a19.PORTBADDR5
address_b[5] => ram_block3a20.PORTBADDR5
address_b[5] => ram_block3a21.PORTBADDR5
address_b[5] => ram_block3a22.PORTBADDR5
address_b[5] => ram_block3a23.PORTBADDR5
address_b[5] => ram_block3a24.PORTBADDR5
address_b[5] => ram_block3a25.PORTBADDR5
address_b[5] => ram_block3a26.PORTBADDR5
address_b[5] => ram_block3a27.PORTBADDR5
address_b[5] => ram_block3a28.PORTBADDR5
address_b[5] => ram_block3a29.PORTBADDR5
address_b[5] => ram_block3a30.PORTBADDR5
address_b[5] => ram_block3a31.PORTBADDR5
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clock0 => ram_block3a20.CLK0
clock0 => ram_block3a21.CLK0
clock0 => ram_block3a22.CLK0
clock0 => ram_block3a23.CLK0
clock0 => ram_block3a24.CLK0
clock0 => ram_block3a25.CLK0
clock0 => ram_block3a26.CLK0
clock0 => ram_block3a27.CLK0
clock0 => ram_block3a28.CLK0
clock0 => ram_block3a29.CLK0
clock0 => ram_block3a30.CLK0
clock0 => ram_block3a31.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
clock1 => ram_block3a16.CLK1
clock1 => ram_block3a17.CLK1
clock1 => ram_block3a18.CLK1
clock1 => ram_block3a19.CLK1
clock1 => ram_block3a20.CLK1
clock1 => ram_block3a21.CLK1
clock1 => ram_block3a22.CLK1
clock1 => ram_block3a23.CLK1
clock1 => ram_block3a24.CLK1
clock1 => ram_block3a25.CLK1
clock1 => ram_block3a26.CLK1
clock1 => ram_block3a27.CLK1
clock1 => ram_block3a28.CLK1
clock1 => ram_block3a29.CLK1
clock1 => ram_block3a30.CLK1
clock1 => ram_block3a31.CLK1
clocken1 => ram_block3a0.ENA1
clocken1 => ram_block3a1.ENA1
clocken1 => ram_block3a2.ENA1
clocken1 => ram_block3a3.ENA1
clocken1 => ram_block3a4.ENA1
clocken1 => ram_block3a5.ENA1
clocken1 => ram_block3a6.ENA1
clocken1 => ram_block3a7.ENA1
clocken1 => ram_block3a8.ENA1
clocken1 => ram_block3a9.ENA1
clocken1 => ram_block3a10.ENA1
clocken1 => ram_block3a11.ENA1
clocken1 => ram_block3a12.ENA1
clocken1 => ram_block3a13.ENA1
clocken1 => ram_block3a14.ENA1
clocken1 => ram_block3a15.ENA1
clocken1 => ram_block3a16.ENA1
clocken1 => ram_block3a17.ENA1
clocken1 => ram_block3a18.ENA1
clocken1 => ram_block3a19.ENA1
clocken1 => ram_block3a20.ENA1
clocken1 => ram_block3a21.ENA1
clocken1 => ram_block3a22.ENA1
clocken1 => ram_block3a23.ENA1
clocken1 => ram_block3a24.ENA1
clocken1 => ram_block3a25.ENA1
clocken1 => ram_block3a26.ENA1
clocken1 => ram_block3a27.ENA1
clocken1 => ram_block3a28.ENA1
clocken1 => ram_block3a29.ENA1
clocken1 => ram_block3a30.ENA1
clocken1 => ram_block3a31.ENA1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
data_a[16] => ram_block3a16.PORTADATAIN
data_a[17] => ram_block3a17.PORTADATAIN
data_a[18] => ram_block3a18.PORTADATAIN
data_a[19] => ram_block3a19.PORTADATAIN
data_a[20] => ram_block3a20.PORTADATAIN
data_a[21] => ram_block3a21.PORTADATAIN
data_a[22] => ram_block3a22.PORTADATAIN
data_a[23] => ram_block3a23.PORTADATAIN
data_a[24] => ram_block3a24.PORTADATAIN
data_a[25] => ram_block3a25.PORTADATAIN
data_a[26] => ram_block3a26.PORTADATAIN
data_a[27] => ram_block3a27.PORTADATAIN
data_a[28] => ram_block3a28.PORTADATAIN
data_a[29] => ram_block3a29.PORTADATAIN
data_a[30] => ram_block3a30.PORTADATAIN
data_a[31] => ram_block3a31.PORTADATAIN
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
q_b[16] <= ram_block3a16.PORTBDATAOUT
q_b[17] <= ram_block3a17.PORTBDATAOUT
q_b[18] <= ram_block3a18.PORTBDATAOUT
q_b[19] <= ram_block3a19.PORTBDATAOUT
q_b[20] <= ram_block3a20.PORTBDATAOUT
q_b[21] <= ram_block3a21.PORTBDATAOUT
q_b[22] <= ram_block3a22.PORTBDATAOUT
q_b[23] <= ram_block3a23.PORTBDATAOUT
q_b[24] <= ram_block3a24.PORTBDATAOUT
q_b[25] <= ram_block3a25.PORTBDATAOUT
q_b[26] <= ram_block3a26.PORTBDATAOUT
q_b[27] <= ram_block3a27.PORTBDATAOUT
q_b[28] <= ram_block3a28.PORTBDATAOUT
q_b[29] <= ram_block3a29.PORTBDATAOUT
q_b[30] <= ram_block3a30.PORTBDATAOUT
q_b[31] <= ram_block3a31.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a0.ENA0
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a1.ENA0
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a2.ENA0
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a3.ENA0
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a4.ENA0
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a5.ENA0
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a6.ENA0
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a7.ENA0
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a8.ENA0
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a9.ENA0
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a10.ENA0
wren_a => ram_block3a11.PORTAWE
wren_a => ram_block3a11.ENA0
wren_a => ram_block3a12.PORTAWE
wren_a => ram_block3a12.ENA0
wren_a => ram_block3a13.PORTAWE
wren_a => ram_block3a13.ENA0
wren_a => ram_block3a14.PORTAWE
wren_a => ram_block3a14.ENA0
wren_a => ram_block3a15.PORTAWE
wren_a => ram_block3a15.ENA0
wren_a => ram_block3a16.PORTAWE
wren_a => ram_block3a16.ENA0
wren_a => ram_block3a17.PORTAWE
wren_a => ram_block3a17.ENA0
wren_a => ram_block3a18.PORTAWE
wren_a => ram_block3a18.ENA0
wren_a => ram_block3a19.PORTAWE
wren_a => ram_block3a19.ENA0
wren_a => ram_block3a20.PORTAWE
wren_a => ram_block3a20.ENA0
wren_a => ram_block3a21.PORTAWE
wren_a => ram_block3a21.ENA0
wren_a => ram_block3a22.PORTAWE
wren_a => ram_block3a22.ENA0
wren_a => ram_block3a23.PORTAWE
wren_a => ram_block3a23.ENA0
wren_a => ram_block3a24.PORTAWE
wren_a => ram_block3a24.ENA0
wren_a => ram_block3a25.PORTAWE
wren_a => ram_block3a25.ENA0
wren_a => ram_block3a26.PORTAWE
wren_a => ram_block3a26.ENA0
wren_a => ram_block3a27.PORTAWE
wren_a => ram_block3a27.ENA0
wren_a => ram_block3a28.PORTAWE
wren_a => ram_block3a28.ENA0
wren_a => ram_block3a29.PORTAWE
wren_a => ram_block3a29.ENA0
wren_a => ram_block3a30.PORTAWE
wren_a => ram_block3a30.ENA0
wren_a => ram_block3a31.PORTAWE
wren_a => ram_block3a31.ENA0


|sistem|fifo4b:ff4b|scfifo:scfifo_component|scfifo_3r31:auto_generated|a_dpfifo_a141:dpfifo|cntr_fjb:rd_ptr_count
aclr => counter_reg_bit4a[5].ACLR
aclr => counter_reg_bit4a[4].ACLR
aclr => counter_reg_bit4a[3].ACLR
aclr => counter_reg_bit4a[2].ACLR
aclr => counter_reg_bit4a[1].ACLR
aclr => counter_reg_bit4a[0].ACLR
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT


|sistem|fifo4b:ff4b|scfifo:scfifo_component|scfifo_3r31:auto_generated|a_dpfifo_a141:dpfifo|cntr_fjb:wr_ptr
aclr => counter_reg_bit4a[5].ACLR
aclr => counter_reg_bit4a[4].ACLR
aclr => counter_reg_bit4a[3].ACLR
aclr => counter_reg_bit4a[2].ACLR
aclr => counter_reg_bit4a[1].ACLR
aclr => counter_reg_bit4a[0].ACLR
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT


|sistem|half_overlap:hovlap
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => Add0.IN16
data_a[17] => Add0.IN15
data_a[18] => Add0.IN14
data_a[19] => Add0.IN13
data_a[20] => Add0.IN12
data_a[21] => Add0.IN11
data_a[22] => Add0.IN10
data_a[23] => Add0.IN9
data_a[24] => Add0.IN8
data_a[25] => Add0.IN7
data_a[26] => Add0.IN6
data_a[27] => Add0.IN5
data_a[28] => Add0.IN4
data_a[29] => Add0.IN3
data_a[30] => Add0.IN2
data_a[31] => Add0.IN1
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => Add0.IN32
data_b[17] => Add0.IN31
data_b[18] => Add0.IN30
data_b[19] => Add0.IN29
data_b[20] => Add0.IN28
data_b[21] => Add0.IN27
data_b[22] => Add0.IN26
data_b[23] => Add0.IN25
data_b[24] => Add0.IN24
data_b[25] => Add0.IN23
data_b[26] => Add0.IN22
data_b[27] => Add0.IN21
data_b[28] => Add0.IN20
data_b[29] => Add0.IN19
data_b[30] => Add0.IN18
data_b[31] => Add0.IN17
data_out[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= <GND>
data_out[17] <= <GND>
data_out[18] <= <GND>
data_out[19] <= <GND>
data_out[20] <= <GND>
data_out[21] <= <GND>
data_out[22] <= <GND>
data_out[23] <= <GND>
data_out[24] <= <GND>
data_out[25] <= <GND>
data_out[26] <= <GND>
data_out[27] <= <GND>
data_out[28] <= <GND>
data_out[29] <= <GND>
data_out[30] <= <GND>
data_out[31] <= <GND>


|sistem|fifo5:ff5
aclr => aclr~0.IN1
clock => clock~0.IN1
data[0] => data[0]~31.IN1
data[1] => data[1]~30.IN1
data[2] => data[2]~29.IN1
data[3] => data[3]~28.IN1
data[4] => data[4]~27.IN1
data[5] => data[5]~26.IN1
data[6] => data[6]~25.IN1
data[7] => data[7]~24.IN1
data[8] => data[8]~23.IN1
data[9] => data[9]~22.IN1
data[10] => data[10]~21.IN1
data[11] => data[11]~20.IN1
data[12] => data[12]~19.IN1
data[13] => data[13]~18.IN1
data[14] => data[14]~17.IN1
data[15] => data[15]~16.IN1
data[16] => data[16]~15.IN1
data[17] => data[17]~14.IN1
data[18] => data[18]~13.IN1
data[19] => data[19]~12.IN1
data[20] => data[20]~11.IN1
data[21] => data[21]~10.IN1
data[22] => data[22]~9.IN1
data[23] => data[23]~8.IN1
data[24] => data[24]~7.IN1
data[25] => data[25]~6.IN1
data[26] => data[26]~5.IN1
data[27] => data[27]~4.IN1
data[28] => data[28]~3.IN1
data[29] => data[29]~2.IN1
data[30] => data[30]~1.IN1
data[31] => data[31]~0.IN1
rdreq => rdreq~0.IN1
wrreq => wrreq~0.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
q[8] <= scfifo:scfifo_component.q
q[9] <= scfifo:scfifo_component.q
q[10] <= scfifo:scfifo_component.q
q[11] <= scfifo:scfifo_component.q
q[12] <= scfifo:scfifo_component.q
q[13] <= scfifo:scfifo_component.q
q[14] <= scfifo:scfifo_component.q
q[15] <= scfifo:scfifo_component.q
q[16] <= scfifo:scfifo_component.q
q[17] <= scfifo:scfifo_component.q
q[18] <= scfifo:scfifo_component.q
q[19] <= scfifo:scfifo_component.q
q[20] <= scfifo:scfifo_component.q
q[21] <= scfifo:scfifo_component.q
q[22] <= scfifo:scfifo_component.q
q[23] <= scfifo:scfifo_component.q
q[24] <= scfifo:scfifo_component.q
q[25] <= scfifo:scfifo_component.q
q[26] <= scfifo:scfifo_component.q
q[27] <= scfifo:scfifo_component.q
q[28] <= scfifo:scfifo_component.q
q[29] <= scfifo:scfifo_component.q
q[30] <= scfifo:scfifo_component.q
q[31] <= scfifo:scfifo_component.q
usedw[0] <= scfifo:scfifo_component.usedw
usedw[1] <= scfifo:scfifo_component.usedw
usedw[2] <= scfifo:scfifo_component.usedw
usedw[3] <= scfifo:scfifo_component.usedw
usedw[4] <= scfifo:scfifo_component.usedw
usedw[5] <= scfifo:scfifo_component.usedw


|sistem|fifo5:ff5|scfifo:scfifo_component
data[0] => scfifo_3r31:auto_generated.data[0]
data[1] => scfifo_3r31:auto_generated.data[1]
data[2] => scfifo_3r31:auto_generated.data[2]
data[3] => scfifo_3r31:auto_generated.data[3]
data[4] => scfifo_3r31:auto_generated.data[4]
data[5] => scfifo_3r31:auto_generated.data[5]
data[6] => scfifo_3r31:auto_generated.data[6]
data[7] => scfifo_3r31:auto_generated.data[7]
data[8] => scfifo_3r31:auto_generated.data[8]
data[9] => scfifo_3r31:auto_generated.data[9]
data[10] => scfifo_3r31:auto_generated.data[10]
data[11] => scfifo_3r31:auto_generated.data[11]
data[12] => scfifo_3r31:auto_generated.data[12]
data[13] => scfifo_3r31:auto_generated.data[13]
data[14] => scfifo_3r31:auto_generated.data[14]
data[15] => scfifo_3r31:auto_generated.data[15]
data[16] => scfifo_3r31:auto_generated.data[16]
data[17] => scfifo_3r31:auto_generated.data[17]
data[18] => scfifo_3r31:auto_generated.data[18]
data[19] => scfifo_3r31:auto_generated.data[19]
data[20] => scfifo_3r31:auto_generated.data[20]
data[21] => scfifo_3r31:auto_generated.data[21]
data[22] => scfifo_3r31:auto_generated.data[22]
data[23] => scfifo_3r31:auto_generated.data[23]
data[24] => scfifo_3r31:auto_generated.data[24]
data[25] => scfifo_3r31:auto_generated.data[25]
data[26] => scfifo_3r31:auto_generated.data[26]
data[27] => scfifo_3r31:auto_generated.data[27]
data[28] => scfifo_3r31:auto_generated.data[28]
data[29] => scfifo_3r31:auto_generated.data[29]
data[30] => scfifo_3r31:auto_generated.data[30]
data[31] => scfifo_3r31:auto_generated.data[31]
q[0] <= scfifo_3r31:auto_generated.q[0]
q[1] <= scfifo_3r31:auto_generated.q[1]
q[2] <= scfifo_3r31:auto_generated.q[2]
q[3] <= scfifo_3r31:auto_generated.q[3]
q[4] <= scfifo_3r31:auto_generated.q[4]
q[5] <= scfifo_3r31:auto_generated.q[5]
q[6] <= scfifo_3r31:auto_generated.q[6]
q[7] <= scfifo_3r31:auto_generated.q[7]
q[8] <= scfifo_3r31:auto_generated.q[8]
q[9] <= scfifo_3r31:auto_generated.q[9]
q[10] <= scfifo_3r31:auto_generated.q[10]
q[11] <= scfifo_3r31:auto_generated.q[11]
q[12] <= scfifo_3r31:auto_generated.q[12]
q[13] <= scfifo_3r31:auto_generated.q[13]
q[14] <= scfifo_3r31:auto_generated.q[14]
q[15] <= scfifo_3r31:auto_generated.q[15]
q[16] <= scfifo_3r31:auto_generated.q[16]
q[17] <= scfifo_3r31:auto_generated.q[17]
q[18] <= scfifo_3r31:auto_generated.q[18]
q[19] <= scfifo_3r31:auto_generated.q[19]
q[20] <= scfifo_3r31:auto_generated.q[20]
q[21] <= scfifo_3r31:auto_generated.q[21]
q[22] <= scfifo_3r31:auto_generated.q[22]
q[23] <= scfifo_3r31:auto_generated.q[23]
q[24] <= scfifo_3r31:auto_generated.q[24]
q[25] <= scfifo_3r31:auto_generated.q[25]
q[26] <= scfifo_3r31:auto_generated.q[26]
q[27] <= scfifo_3r31:auto_generated.q[27]
q[28] <= scfifo_3r31:auto_generated.q[28]
q[29] <= scfifo_3r31:auto_generated.q[29]
q[30] <= scfifo_3r31:auto_generated.q[30]
q[31] <= scfifo_3r31:auto_generated.q[31]
wrreq => scfifo_3r31:auto_generated.wrreq
rdreq => scfifo_3r31:auto_generated.rdreq
clock => scfifo_3r31:auto_generated.clock
aclr => scfifo_3r31:auto_generated.aclr
sclr => ~NO_FANOUT~
empty <= scfifo_3r31:auto_generated.empty
full <= scfifo_3r31:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_3r31:auto_generated.usedw[0]
usedw[1] <= scfifo_3r31:auto_generated.usedw[1]
usedw[2] <= scfifo_3r31:auto_generated.usedw[2]
usedw[3] <= scfifo_3r31:auto_generated.usedw[3]
usedw[4] <= scfifo_3r31:auto_generated.usedw[4]
usedw[5] <= scfifo_3r31:auto_generated.usedw[5]


|sistem|fifo5:ff5|scfifo:scfifo_component|scfifo_3r31:auto_generated
aclr => a_dpfifo_a141:dpfifo.aclr
clock => a_dpfifo_a141:dpfifo.clock
data[0] => a_dpfifo_a141:dpfifo.data[0]
data[1] => a_dpfifo_a141:dpfifo.data[1]
data[2] => a_dpfifo_a141:dpfifo.data[2]
data[3] => a_dpfifo_a141:dpfifo.data[3]
data[4] => a_dpfifo_a141:dpfifo.data[4]
data[5] => a_dpfifo_a141:dpfifo.data[5]
data[6] => a_dpfifo_a141:dpfifo.data[6]
data[7] => a_dpfifo_a141:dpfifo.data[7]
data[8] => a_dpfifo_a141:dpfifo.data[8]
data[9] => a_dpfifo_a141:dpfifo.data[9]
data[10] => a_dpfifo_a141:dpfifo.data[10]
data[11] => a_dpfifo_a141:dpfifo.data[11]
data[12] => a_dpfifo_a141:dpfifo.data[12]
data[13] => a_dpfifo_a141:dpfifo.data[13]
data[14] => a_dpfifo_a141:dpfifo.data[14]
data[15] => a_dpfifo_a141:dpfifo.data[15]
data[16] => a_dpfifo_a141:dpfifo.data[16]
data[17] => a_dpfifo_a141:dpfifo.data[17]
data[18] => a_dpfifo_a141:dpfifo.data[18]
data[19] => a_dpfifo_a141:dpfifo.data[19]
data[20] => a_dpfifo_a141:dpfifo.data[20]
data[21] => a_dpfifo_a141:dpfifo.data[21]
data[22] => a_dpfifo_a141:dpfifo.data[22]
data[23] => a_dpfifo_a141:dpfifo.data[23]
data[24] => a_dpfifo_a141:dpfifo.data[24]
data[25] => a_dpfifo_a141:dpfifo.data[25]
data[26] => a_dpfifo_a141:dpfifo.data[26]
data[27] => a_dpfifo_a141:dpfifo.data[27]
data[28] => a_dpfifo_a141:dpfifo.data[28]
data[29] => a_dpfifo_a141:dpfifo.data[29]
data[30] => a_dpfifo_a141:dpfifo.data[30]
data[31] => a_dpfifo_a141:dpfifo.data[31]
empty <= a_dpfifo_a141:dpfifo.empty
full <= a_dpfifo_a141:dpfifo.full
q[0] <= a_dpfifo_a141:dpfifo.q[0]
q[1] <= a_dpfifo_a141:dpfifo.q[1]
q[2] <= a_dpfifo_a141:dpfifo.q[2]
q[3] <= a_dpfifo_a141:dpfifo.q[3]
q[4] <= a_dpfifo_a141:dpfifo.q[4]
q[5] <= a_dpfifo_a141:dpfifo.q[5]
q[6] <= a_dpfifo_a141:dpfifo.q[6]
q[7] <= a_dpfifo_a141:dpfifo.q[7]
q[8] <= a_dpfifo_a141:dpfifo.q[8]
q[9] <= a_dpfifo_a141:dpfifo.q[9]
q[10] <= a_dpfifo_a141:dpfifo.q[10]
q[11] <= a_dpfifo_a141:dpfifo.q[11]
q[12] <= a_dpfifo_a141:dpfifo.q[12]
q[13] <= a_dpfifo_a141:dpfifo.q[13]
q[14] <= a_dpfifo_a141:dpfifo.q[14]
q[15] <= a_dpfifo_a141:dpfifo.q[15]
q[16] <= a_dpfifo_a141:dpfifo.q[16]
q[17] <= a_dpfifo_a141:dpfifo.q[17]
q[18] <= a_dpfifo_a141:dpfifo.q[18]
q[19] <= a_dpfifo_a141:dpfifo.q[19]
q[20] <= a_dpfifo_a141:dpfifo.q[20]
q[21] <= a_dpfifo_a141:dpfifo.q[21]
q[22] <= a_dpfifo_a141:dpfifo.q[22]
q[23] <= a_dpfifo_a141:dpfifo.q[23]
q[24] <= a_dpfifo_a141:dpfifo.q[24]
q[25] <= a_dpfifo_a141:dpfifo.q[25]
q[26] <= a_dpfifo_a141:dpfifo.q[26]
q[27] <= a_dpfifo_a141:dpfifo.q[27]
q[28] <= a_dpfifo_a141:dpfifo.q[28]
q[29] <= a_dpfifo_a141:dpfifo.q[29]
q[30] <= a_dpfifo_a141:dpfifo.q[30]
q[31] <= a_dpfifo_a141:dpfifo.q[31]
rdreq => a_dpfifo_a141:dpfifo.rreq
usedw[0] <= a_dpfifo_a141:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_a141:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_a141:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_a141:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_a141:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_a141:dpfifo.usedw[5]
wrreq => a_dpfifo_a141:dpfifo.wreq


|sistem|fifo5:ff5|scfifo:scfifo_component|scfifo_3r31:auto_generated|a_dpfifo_a141:dpfifo
aclr => a_fefifo_b6f:fifo_state.aclr
aclr => cntr_fjb:rd_ptr_count.aclr
aclr => cntr_fjb:wr_ptr.aclr
clock => a_fefifo_b6f:fifo_state.clock
clock => dpram_bv01:FIFOram.inclock
clock => dpram_bv01:FIFOram.outclock
clock => cntr_fjb:rd_ptr_count.clock
clock => cntr_fjb:wr_ptr.clock
data[0] => dpram_bv01:FIFOram.data[0]
data[1] => dpram_bv01:FIFOram.data[1]
data[2] => dpram_bv01:FIFOram.data[2]
data[3] => dpram_bv01:FIFOram.data[3]
data[4] => dpram_bv01:FIFOram.data[4]
data[5] => dpram_bv01:FIFOram.data[5]
data[6] => dpram_bv01:FIFOram.data[6]
data[7] => dpram_bv01:FIFOram.data[7]
data[8] => dpram_bv01:FIFOram.data[8]
data[9] => dpram_bv01:FIFOram.data[9]
data[10] => dpram_bv01:FIFOram.data[10]
data[11] => dpram_bv01:FIFOram.data[11]
data[12] => dpram_bv01:FIFOram.data[12]
data[13] => dpram_bv01:FIFOram.data[13]
data[14] => dpram_bv01:FIFOram.data[14]
data[15] => dpram_bv01:FIFOram.data[15]
data[16] => dpram_bv01:FIFOram.data[16]
data[17] => dpram_bv01:FIFOram.data[17]
data[18] => dpram_bv01:FIFOram.data[18]
data[19] => dpram_bv01:FIFOram.data[19]
data[20] => dpram_bv01:FIFOram.data[20]
data[21] => dpram_bv01:FIFOram.data[21]
data[22] => dpram_bv01:FIFOram.data[22]
data[23] => dpram_bv01:FIFOram.data[23]
data[24] => dpram_bv01:FIFOram.data[24]
data[25] => dpram_bv01:FIFOram.data[25]
data[26] => dpram_bv01:FIFOram.data[26]
data[27] => dpram_bv01:FIFOram.data[27]
data[28] => dpram_bv01:FIFOram.data[28]
data[29] => dpram_bv01:FIFOram.data[29]
data[30] => dpram_bv01:FIFOram.data[30]
data[31] => dpram_bv01:FIFOram.data[31]
empty <= a_fefifo_b6f:fifo_state.empty
full <= a_fefifo_b6f:fifo_state.full
q[0] <= dpram_bv01:FIFOram.q[0]
q[1] <= dpram_bv01:FIFOram.q[1]
q[2] <= dpram_bv01:FIFOram.q[2]
q[3] <= dpram_bv01:FIFOram.q[3]
q[4] <= dpram_bv01:FIFOram.q[4]
q[5] <= dpram_bv01:FIFOram.q[5]
q[6] <= dpram_bv01:FIFOram.q[6]
q[7] <= dpram_bv01:FIFOram.q[7]
q[8] <= dpram_bv01:FIFOram.q[8]
q[9] <= dpram_bv01:FIFOram.q[9]
q[10] <= dpram_bv01:FIFOram.q[10]
q[11] <= dpram_bv01:FIFOram.q[11]
q[12] <= dpram_bv01:FIFOram.q[12]
q[13] <= dpram_bv01:FIFOram.q[13]
q[14] <= dpram_bv01:FIFOram.q[14]
q[15] <= dpram_bv01:FIFOram.q[15]
q[16] <= dpram_bv01:FIFOram.q[16]
q[17] <= dpram_bv01:FIFOram.q[17]
q[18] <= dpram_bv01:FIFOram.q[18]
q[19] <= dpram_bv01:FIFOram.q[19]
q[20] <= dpram_bv01:FIFOram.q[20]
q[21] <= dpram_bv01:FIFOram.q[21]
q[22] <= dpram_bv01:FIFOram.q[22]
q[23] <= dpram_bv01:FIFOram.q[23]
q[24] <= dpram_bv01:FIFOram.q[24]
q[25] <= dpram_bv01:FIFOram.q[25]
q[26] <= dpram_bv01:FIFOram.q[26]
q[27] <= dpram_bv01:FIFOram.q[27]
q[28] <= dpram_bv01:FIFOram.q[28]
q[29] <= dpram_bv01:FIFOram.q[29]
q[30] <= dpram_bv01:FIFOram.q[30]
q[31] <= dpram_bv01:FIFOram.q[31]
rreq => a_fefifo_b6f:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_b6f:fifo_state.sclr
sclr => cntr_fjb:rd_ptr_count.sclr
sclr => cntr_fjb:wr_ptr.sclr
usedw[0] <= a_fefifo_b6f:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_b6f:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_b6f:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_b6f:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_b6f:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_b6f:fifo_state.usedw_out[5]
wreq => a_fefifo_b6f:fifo_state.wreq
wreq => valid_wreq.IN0


|sistem|fifo5:ff5|scfifo:scfifo_component|scfifo_3r31:auto_generated|a_dpfifo_a141:dpfifo|a_fefifo_b6f:fifo_state
aclr => cntr_rj7:count_usedw.aclr
clock => cntr_rj7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => valid_rreq.IN0
sclr => cntr_rj7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
wreq => valid_wreq.IN0


|sistem|fifo5:ff5|scfifo:scfifo_component|scfifo_3r31:auto_generated|a_dpfifo_a141:dpfifo|a_fefifo_b6f:fifo_state|cntr_rj7:count_usedw
aclr => counter_reg_bit1a[5].ACLR
aclr => counter_reg_bit1a[4].ACLR
aclr => counter_reg_bit1a[3].ACLR
aclr => counter_reg_bit1a[2].ACLR
aclr => counter_reg_bit1a[1].ACLR
aclr => counter_reg_bit1a[0].ACLR
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB


|sistem|fifo5:ff5|scfifo:scfifo_component|scfifo_3r31:auto_generated|a_dpfifo_a141:dpfifo|dpram_bv01:FIFOram
data[0] => altsyncram_4vj1:altsyncram2.data_a[0]
data[1] => altsyncram_4vj1:altsyncram2.data_a[1]
data[2] => altsyncram_4vj1:altsyncram2.data_a[2]
data[3] => altsyncram_4vj1:altsyncram2.data_a[3]
data[4] => altsyncram_4vj1:altsyncram2.data_a[4]
data[5] => altsyncram_4vj1:altsyncram2.data_a[5]
data[6] => altsyncram_4vj1:altsyncram2.data_a[6]
data[7] => altsyncram_4vj1:altsyncram2.data_a[7]
data[8] => altsyncram_4vj1:altsyncram2.data_a[8]
data[9] => altsyncram_4vj1:altsyncram2.data_a[9]
data[10] => altsyncram_4vj1:altsyncram2.data_a[10]
data[11] => altsyncram_4vj1:altsyncram2.data_a[11]
data[12] => altsyncram_4vj1:altsyncram2.data_a[12]
data[13] => altsyncram_4vj1:altsyncram2.data_a[13]
data[14] => altsyncram_4vj1:altsyncram2.data_a[14]
data[15] => altsyncram_4vj1:altsyncram2.data_a[15]
data[16] => altsyncram_4vj1:altsyncram2.data_a[16]
data[17] => altsyncram_4vj1:altsyncram2.data_a[17]
data[18] => altsyncram_4vj1:altsyncram2.data_a[18]
data[19] => altsyncram_4vj1:altsyncram2.data_a[19]
data[20] => altsyncram_4vj1:altsyncram2.data_a[20]
data[21] => altsyncram_4vj1:altsyncram2.data_a[21]
data[22] => altsyncram_4vj1:altsyncram2.data_a[22]
data[23] => altsyncram_4vj1:altsyncram2.data_a[23]
data[24] => altsyncram_4vj1:altsyncram2.data_a[24]
data[25] => altsyncram_4vj1:altsyncram2.data_a[25]
data[26] => altsyncram_4vj1:altsyncram2.data_a[26]
data[27] => altsyncram_4vj1:altsyncram2.data_a[27]
data[28] => altsyncram_4vj1:altsyncram2.data_a[28]
data[29] => altsyncram_4vj1:altsyncram2.data_a[29]
data[30] => altsyncram_4vj1:altsyncram2.data_a[30]
data[31] => altsyncram_4vj1:altsyncram2.data_a[31]
inclock => altsyncram_4vj1:altsyncram2.clock0
outclock => altsyncram_4vj1:altsyncram2.clock1
outclocken => altsyncram_4vj1:altsyncram2.clocken1
q[0] <= altsyncram_4vj1:altsyncram2.q_b[0]
q[1] <= altsyncram_4vj1:altsyncram2.q_b[1]
q[2] <= altsyncram_4vj1:altsyncram2.q_b[2]
q[3] <= altsyncram_4vj1:altsyncram2.q_b[3]
q[4] <= altsyncram_4vj1:altsyncram2.q_b[4]
q[5] <= altsyncram_4vj1:altsyncram2.q_b[5]
q[6] <= altsyncram_4vj1:altsyncram2.q_b[6]
q[7] <= altsyncram_4vj1:altsyncram2.q_b[7]
q[8] <= altsyncram_4vj1:altsyncram2.q_b[8]
q[9] <= altsyncram_4vj1:altsyncram2.q_b[9]
q[10] <= altsyncram_4vj1:altsyncram2.q_b[10]
q[11] <= altsyncram_4vj1:altsyncram2.q_b[11]
q[12] <= altsyncram_4vj1:altsyncram2.q_b[12]
q[13] <= altsyncram_4vj1:altsyncram2.q_b[13]
q[14] <= altsyncram_4vj1:altsyncram2.q_b[14]
q[15] <= altsyncram_4vj1:altsyncram2.q_b[15]
q[16] <= altsyncram_4vj1:altsyncram2.q_b[16]
q[17] <= altsyncram_4vj1:altsyncram2.q_b[17]
q[18] <= altsyncram_4vj1:altsyncram2.q_b[18]
q[19] <= altsyncram_4vj1:altsyncram2.q_b[19]
q[20] <= altsyncram_4vj1:altsyncram2.q_b[20]
q[21] <= altsyncram_4vj1:altsyncram2.q_b[21]
q[22] <= altsyncram_4vj1:altsyncram2.q_b[22]
q[23] <= altsyncram_4vj1:altsyncram2.q_b[23]
q[24] <= altsyncram_4vj1:altsyncram2.q_b[24]
q[25] <= altsyncram_4vj1:altsyncram2.q_b[25]
q[26] <= altsyncram_4vj1:altsyncram2.q_b[26]
q[27] <= altsyncram_4vj1:altsyncram2.q_b[27]
q[28] <= altsyncram_4vj1:altsyncram2.q_b[28]
q[29] <= altsyncram_4vj1:altsyncram2.q_b[29]
q[30] <= altsyncram_4vj1:altsyncram2.q_b[30]
q[31] <= altsyncram_4vj1:altsyncram2.q_b[31]
rdaddress[0] => altsyncram_4vj1:altsyncram2.address_b[0]
rdaddress[1] => altsyncram_4vj1:altsyncram2.address_b[1]
rdaddress[2] => altsyncram_4vj1:altsyncram2.address_b[2]
rdaddress[3] => altsyncram_4vj1:altsyncram2.address_b[3]
rdaddress[4] => altsyncram_4vj1:altsyncram2.address_b[4]
rdaddress[5] => altsyncram_4vj1:altsyncram2.address_b[5]
wraddress[0] => altsyncram_4vj1:altsyncram2.address_a[0]
wraddress[1] => altsyncram_4vj1:altsyncram2.address_a[1]
wraddress[2] => altsyncram_4vj1:altsyncram2.address_a[2]
wraddress[3] => altsyncram_4vj1:altsyncram2.address_a[3]
wraddress[4] => altsyncram_4vj1:altsyncram2.address_a[4]
wraddress[5] => altsyncram_4vj1:altsyncram2.address_a[5]
wren => altsyncram_4vj1:altsyncram2.wren_a


|sistem|fifo5:ff5|scfifo:scfifo_component|scfifo_3r31:auto_generated|a_dpfifo_a141:dpfifo|dpram_bv01:FIFOram|altsyncram_4vj1:altsyncram2
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[0] => ram_block3a16.PORTAADDR
address_a[0] => ram_block3a17.PORTAADDR
address_a[0] => ram_block3a18.PORTAADDR
address_a[0] => ram_block3a19.PORTAADDR
address_a[0] => ram_block3a20.PORTAADDR
address_a[0] => ram_block3a21.PORTAADDR
address_a[0] => ram_block3a22.PORTAADDR
address_a[0] => ram_block3a23.PORTAADDR
address_a[0] => ram_block3a24.PORTAADDR
address_a[0] => ram_block3a25.PORTAADDR
address_a[0] => ram_block3a26.PORTAADDR
address_a[0] => ram_block3a27.PORTAADDR
address_a[0] => ram_block3a28.PORTAADDR
address_a[0] => ram_block3a29.PORTAADDR
address_a[0] => ram_block3a30.PORTAADDR
address_a[0] => ram_block3a31.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[1] => ram_block3a16.PORTAADDR1
address_a[1] => ram_block3a17.PORTAADDR1
address_a[1] => ram_block3a18.PORTAADDR1
address_a[1] => ram_block3a19.PORTAADDR1
address_a[1] => ram_block3a20.PORTAADDR1
address_a[1] => ram_block3a21.PORTAADDR1
address_a[1] => ram_block3a22.PORTAADDR1
address_a[1] => ram_block3a23.PORTAADDR1
address_a[1] => ram_block3a24.PORTAADDR1
address_a[1] => ram_block3a25.PORTAADDR1
address_a[1] => ram_block3a26.PORTAADDR1
address_a[1] => ram_block3a27.PORTAADDR1
address_a[1] => ram_block3a28.PORTAADDR1
address_a[1] => ram_block3a29.PORTAADDR1
address_a[1] => ram_block3a30.PORTAADDR1
address_a[1] => ram_block3a31.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[2] => ram_block3a16.PORTAADDR2
address_a[2] => ram_block3a17.PORTAADDR2
address_a[2] => ram_block3a18.PORTAADDR2
address_a[2] => ram_block3a19.PORTAADDR2
address_a[2] => ram_block3a20.PORTAADDR2
address_a[2] => ram_block3a21.PORTAADDR2
address_a[2] => ram_block3a22.PORTAADDR2
address_a[2] => ram_block3a23.PORTAADDR2
address_a[2] => ram_block3a24.PORTAADDR2
address_a[2] => ram_block3a25.PORTAADDR2
address_a[2] => ram_block3a26.PORTAADDR2
address_a[2] => ram_block3a27.PORTAADDR2
address_a[2] => ram_block3a28.PORTAADDR2
address_a[2] => ram_block3a29.PORTAADDR2
address_a[2] => ram_block3a30.PORTAADDR2
address_a[2] => ram_block3a31.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[3] => ram_block3a16.PORTAADDR3
address_a[3] => ram_block3a17.PORTAADDR3
address_a[3] => ram_block3a18.PORTAADDR3
address_a[3] => ram_block3a19.PORTAADDR3
address_a[3] => ram_block3a20.PORTAADDR3
address_a[3] => ram_block3a21.PORTAADDR3
address_a[3] => ram_block3a22.PORTAADDR3
address_a[3] => ram_block3a23.PORTAADDR3
address_a[3] => ram_block3a24.PORTAADDR3
address_a[3] => ram_block3a25.PORTAADDR3
address_a[3] => ram_block3a26.PORTAADDR3
address_a[3] => ram_block3a27.PORTAADDR3
address_a[3] => ram_block3a28.PORTAADDR3
address_a[3] => ram_block3a29.PORTAADDR3
address_a[3] => ram_block3a30.PORTAADDR3
address_a[3] => ram_block3a31.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[4] => ram_block3a16.PORTAADDR4
address_a[4] => ram_block3a17.PORTAADDR4
address_a[4] => ram_block3a18.PORTAADDR4
address_a[4] => ram_block3a19.PORTAADDR4
address_a[4] => ram_block3a20.PORTAADDR4
address_a[4] => ram_block3a21.PORTAADDR4
address_a[4] => ram_block3a22.PORTAADDR4
address_a[4] => ram_block3a23.PORTAADDR4
address_a[4] => ram_block3a24.PORTAADDR4
address_a[4] => ram_block3a25.PORTAADDR4
address_a[4] => ram_block3a26.PORTAADDR4
address_a[4] => ram_block3a27.PORTAADDR4
address_a[4] => ram_block3a28.PORTAADDR4
address_a[4] => ram_block3a29.PORTAADDR4
address_a[4] => ram_block3a30.PORTAADDR4
address_a[4] => ram_block3a31.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[5] => ram_block3a16.PORTAADDR5
address_a[5] => ram_block3a17.PORTAADDR5
address_a[5] => ram_block3a18.PORTAADDR5
address_a[5] => ram_block3a19.PORTAADDR5
address_a[5] => ram_block3a20.PORTAADDR5
address_a[5] => ram_block3a21.PORTAADDR5
address_a[5] => ram_block3a22.PORTAADDR5
address_a[5] => ram_block3a23.PORTAADDR5
address_a[5] => ram_block3a24.PORTAADDR5
address_a[5] => ram_block3a25.PORTAADDR5
address_a[5] => ram_block3a26.PORTAADDR5
address_a[5] => ram_block3a27.PORTAADDR5
address_a[5] => ram_block3a28.PORTAADDR5
address_a[5] => ram_block3a29.PORTAADDR5
address_a[5] => ram_block3a30.PORTAADDR5
address_a[5] => ram_block3a31.PORTAADDR5
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[0] => ram_block3a16.PORTBADDR
address_b[0] => ram_block3a17.PORTBADDR
address_b[0] => ram_block3a18.PORTBADDR
address_b[0] => ram_block3a19.PORTBADDR
address_b[0] => ram_block3a20.PORTBADDR
address_b[0] => ram_block3a21.PORTBADDR
address_b[0] => ram_block3a22.PORTBADDR
address_b[0] => ram_block3a23.PORTBADDR
address_b[0] => ram_block3a24.PORTBADDR
address_b[0] => ram_block3a25.PORTBADDR
address_b[0] => ram_block3a26.PORTBADDR
address_b[0] => ram_block3a27.PORTBADDR
address_b[0] => ram_block3a28.PORTBADDR
address_b[0] => ram_block3a29.PORTBADDR
address_b[0] => ram_block3a30.PORTBADDR
address_b[0] => ram_block3a31.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[1] => ram_block3a16.PORTBADDR1
address_b[1] => ram_block3a17.PORTBADDR1
address_b[1] => ram_block3a18.PORTBADDR1
address_b[1] => ram_block3a19.PORTBADDR1
address_b[1] => ram_block3a20.PORTBADDR1
address_b[1] => ram_block3a21.PORTBADDR1
address_b[1] => ram_block3a22.PORTBADDR1
address_b[1] => ram_block3a23.PORTBADDR1
address_b[1] => ram_block3a24.PORTBADDR1
address_b[1] => ram_block3a25.PORTBADDR1
address_b[1] => ram_block3a26.PORTBADDR1
address_b[1] => ram_block3a27.PORTBADDR1
address_b[1] => ram_block3a28.PORTBADDR1
address_b[1] => ram_block3a29.PORTBADDR1
address_b[1] => ram_block3a30.PORTBADDR1
address_b[1] => ram_block3a31.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[2] => ram_block3a16.PORTBADDR2
address_b[2] => ram_block3a17.PORTBADDR2
address_b[2] => ram_block3a18.PORTBADDR2
address_b[2] => ram_block3a19.PORTBADDR2
address_b[2] => ram_block3a20.PORTBADDR2
address_b[2] => ram_block3a21.PORTBADDR2
address_b[2] => ram_block3a22.PORTBADDR2
address_b[2] => ram_block3a23.PORTBADDR2
address_b[2] => ram_block3a24.PORTBADDR2
address_b[2] => ram_block3a25.PORTBADDR2
address_b[2] => ram_block3a26.PORTBADDR2
address_b[2] => ram_block3a27.PORTBADDR2
address_b[2] => ram_block3a28.PORTBADDR2
address_b[2] => ram_block3a29.PORTBADDR2
address_b[2] => ram_block3a30.PORTBADDR2
address_b[2] => ram_block3a31.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[3] => ram_block3a16.PORTBADDR3
address_b[3] => ram_block3a17.PORTBADDR3
address_b[3] => ram_block3a18.PORTBADDR3
address_b[3] => ram_block3a19.PORTBADDR3
address_b[3] => ram_block3a20.PORTBADDR3
address_b[3] => ram_block3a21.PORTBADDR3
address_b[3] => ram_block3a22.PORTBADDR3
address_b[3] => ram_block3a23.PORTBADDR3
address_b[3] => ram_block3a24.PORTBADDR3
address_b[3] => ram_block3a25.PORTBADDR3
address_b[3] => ram_block3a26.PORTBADDR3
address_b[3] => ram_block3a27.PORTBADDR3
address_b[3] => ram_block3a28.PORTBADDR3
address_b[3] => ram_block3a29.PORTBADDR3
address_b[3] => ram_block3a30.PORTBADDR3
address_b[3] => ram_block3a31.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[4] => ram_block3a16.PORTBADDR4
address_b[4] => ram_block3a17.PORTBADDR4
address_b[4] => ram_block3a18.PORTBADDR4
address_b[4] => ram_block3a19.PORTBADDR4
address_b[4] => ram_block3a20.PORTBADDR4
address_b[4] => ram_block3a21.PORTBADDR4
address_b[4] => ram_block3a22.PORTBADDR4
address_b[4] => ram_block3a23.PORTBADDR4
address_b[4] => ram_block3a24.PORTBADDR4
address_b[4] => ram_block3a25.PORTBADDR4
address_b[4] => ram_block3a26.PORTBADDR4
address_b[4] => ram_block3a27.PORTBADDR4
address_b[4] => ram_block3a28.PORTBADDR4
address_b[4] => ram_block3a29.PORTBADDR4
address_b[4] => ram_block3a30.PORTBADDR4
address_b[4] => ram_block3a31.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[5] => ram_block3a16.PORTBADDR5
address_b[5] => ram_block3a17.PORTBADDR5
address_b[5] => ram_block3a18.PORTBADDR5
address_b[5] => ram_block3a19.PORTBADDR5
address_b[5] => ram_block3a20.PORTBADDR5
address_b[5] => ram_block3a21.PORTBADDR5
address_b[5] => ram_block3a22.PORTBADDR5
address_b[5] => ram_block3a23.PORTBADDR5
address_b[5] => ram_block3a24.PORTBADDR5
address_b[5] => ram_block3a25.PORTBADDR5
address_b[5] => ram_block3a26.PORTBADDR5
address_b[5] => ram_block3a27.PORTBADDR5
address_b[5] => ram_block3a28.PORTBADDR5
address_b[5] => ram_block3a29.PORTBADDR5
address_b[5] => ram_block3a30.PORTBADDR5
address_b[5] => ram_block3a31.PORTBADDR5
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clock0 => ram_block3a20.CLK0
clock0 => ram_block3a21.CLK0
clock0 => ram_block3a22.CLK0
clock0 => ram_block3a23.CLK0
clock0 => ram_block3a24.CLK0
clock0 => ram_block3a25.CLK0
clock0 => ram_block3a26.CLK0
clock0 => ram_block3a27.CLK0
clock0 => ram_block3a28.CLK0
clock0 => ram_block3a29.CLK0
clock0 => ram_block3a30.CLK0
clock0 => ram_block3a31.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
clock1 => ram_block3a16.CLK1
clock1 => ram_block3a17.CLK1
clock1 => ram_block3a18.CLK1
clock1 => ram_block3a19.CLK1
clock1 => ram_block3a20.CLK1
clock1 => ram_block3a21.CLK1
clock1 => ram_block3a22.CLK1
clock1 => ram_block3a23.CLK1
clock1 => ram_block3a24.CLK1
clock1 => ram_block3a25.CLK1
clock1 => ram_block3a26.CLK1
clock1 => ram_block3a27.CLK1
clock1 => ram_block3a28.CLK1
clock1 => ram_block3a29.CLK1
clock1 => ram_block3a30.CLK1
clock1 => ram_block3a31.CLK1
clocken1 => ram_block3a0.ENA1
clocken1 => ram_block3a1.ENA1
clocken1 => ram_block3a2.ENA1
clocken1 => ram_block3a3.ENA1
clocken1 => ram_block3a4.ENA1
clocken1 => ram_block3a5.ENA1
clocken1 => ram_block3a6.ENA1
clocken1 => ram_block3a7.ENA1
clocken1 => ram_block3a8.ENA1
clocken1 => ram_block3a9.ENA1
clocken1 => ram_block3a10.ENA1
clocken1 => ram_block3a11.ENA1
clocken1 => ram_block3a12.ENA1
clocken1 => ram_block3a13.ENA1
clocken1 => ram_block3a14.ENA1
clocken1 => ram_block3a15.ENA1
clocken1 => ram_block3a16.ENA1
clocken1 => ram_block3a17.ENA1
clocken1 => ram_block3a18.ENA1
clocken1 => ram_block3a19.ENA1
clocken1 => ram_block3a20.ENA1
clocken1 => ram_block3a21.ENA1
clocken1 => ram_block3a22.ENA1
clocken1 => ram_block3a23.ENA1
clocken1 => ram_block3a24.ENA1
clocken1 => ram_block3a25.ENA1
clocken1 => ram_block3a26.ENA1
clocken1 => ram_block3a27.ENA1
clocken1 => ram_block3a28.ENA1
clocken1 => ram_block3a29.ENA1
clocken1 => ram_block3a30.ENA1
clocken1 => ram_block3a31.ENA1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
data_a[16] => ram_block3a16.PORTADATAIN
data_a[17] => ram_block3a17.PORTADATAIN
data_a[18] => ram_block3a18.PORTADATAIN
data_a[19] => ram_block3a19.PORTADATAIN
data_a[20] => ram_block3a20.PORTADATAIN
data_a[21] => ram_block3a21.PORTADATAIN
data_a[22] => ram_block3a22.PORTADATAIN
data_a[23] => ram_block3a23.PORTADATAIN
data_a[24] => ram_block3a24.PORTADATAIN
data_a[25] => ram_block3a25.PORTADATAIN
data_a[26] => ram_block3a26.PORTADATAIN
data_a[27] => ram_block3a27.PORTADATAIN
data_a[28] => ram_block3a28.PORTADATAIN
data_a[29] => ram_block3a29.PORTADATAIN
data_a[30] => ram_block3a30.PORTADATAIN
data_a[31] => ram_block3a31.PORTADATAIN
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
q_b[16] <= ram_block3a16.PORTBDATAOUT
q_b[17] <= ram_block3a17.PORTBDATAOUT
q_b[18] <= ram_block3a18.PORTBDATAOUT
q_b[19] <= ram_block3a19.PORTBDATAOUT
q_b[20] <= ram_block3a20.PORTBDATAOUT
q_b[21] <= ram_block3a21.PORTBDATAOUT
q_b[22] <= ram_block3a22.PORTBDATAOUT
q_b[23] <= ram_block3a23.PORTBDATAOUT
q_b[24] <= ram_block3a24.PORTBDATAOUT
q_b[25] <= ram_block3a25.PORTBDATAOUT
q_b[26] <= ram_block3a26.PORTBDATAOUT
q_b[27] <= ram_block3a27.PORTBDATAOUT
q_b[28] <= ram_block3a28.PORTBDATAOUT
q_b[29] <= ram_block3a29.PORTBDATAOUT
q_b[30] <= ram_block3a30.PORTBDATAOUT
q_b[31] <= ram_block3a31.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a0.ENA0
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a1.ENA0
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a2.ENA0
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a3.ENA0
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a4.ENA0
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a5.ENA0
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a6.ENA0
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a7.ENA0
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a8.ENA0
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a9.ENA0
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a10.ENA0
wren_a => ram_block3a11.PORTAWE
wren_a => ram_block3a11.ENA0
wren_a => ram_block3a12.PORTAWE
wren_a => ram_block3a12.ENA0
wren_a => ram_block3a13.PORTAWE
wren_a => ram_block3a13.ENA0
wren_a => ram_block3a14.PORTAWE
wren_a => ram_block3a14.ENA0
wren_a => ram_block3a15.PORTAWE
wren_a => ram_block3a15.ENA0
wren_a => ram_block3a16.PORTAWE
wren_a => ram_block3a16.ENA0
wren_a => ram_block3a17.PORTAWE
wren_a => ram_block3a17.ENA0
wren_a => ram_block3a18.PORTAWE
wren_a => ram_block3a18.ENA0
wren_a => ram_block3a19.PORTAWE
wren_a => ram_block3a19.ENA0
wren_a => ram_block3a20.PORTAWE
wren_a => ram_block3a20.ENA0
wren_a => ram_block3a21.PORTAWE
wren_a => ram_block3a21.ENA0
wren_a => ram_block3a22.PORTAWE
wren_a => ram_block3a22.ENA0
wren_a => ram_block3a23.PORTAWE
wren_a => ram_block3a23.ENA0
wren_a => ram_block3a24.PORTAWE
wren_a => ram_block3a24.ENA0
wren_a => ram_block3a25.PORTAWE
wren_a => ram_block3a25.ENA0
wren_a => ram_block3a26.PORTAWE
wren_a => ram_block3a26.ENA0
wren_a => ram_block3a27.PORTAWE
wren_a => ram_block3a27.ENA0
wren_a => ram_block3a28.PORTAWE
wren_a => ram_block3a28.ENA0
wren_a => ram_block3a29.PORTAWE
wren_a => ram_block3a29.ENA0
wren_a => ram_block3a30.PORTAWE
wren_a => ram_block3a30.ENA0
wren_a => ram_block3a31.PORTAWE
wren_a => ram_block3a31.ENA0


|sistem|fifo5:ff5|scfifo:scfifo_component|scfifo_3r31:auto_generated|a_dpfifo_a141:dpfifo|cntr_fjb:rd_ptr_count
aclr => counter_reg_bit4a[5].ACLR
aclr => counter_reg_bit4a[4].ACLR
aclr => counter_reg_bit4a[3].ACLR
aclr => counter_reg_bit4a[2].ACLR
aclr => counter_reg_bit4a[1].ACLR
aclr => counter_reg_bit4a[0].ACLR
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT


|sistem|fifo5:ff5|scfifo:scfifo_component|scfifo_3r31:auto_generated|a_dpfifo_a141:dpfifo|cntr_fjb:wr_ptr
aclr => counter_reg_bit4a[5].ACLR
aclr => counter_reg_bit4a[4].ACLR
aclr => counter_reg_bit4a[3].ACLR
aclr => counter_reg_bit4a[2].ACLR
aclr => counter_reg_bit4a[1].ACLR
aclr => counter_reg_bit4a[0].ACLR
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT


|sistem|cunit:cu
reset => reset~0.IN1
clock => clock~0.IN1
start => start~0.IN1
usedw1a[0] => Equal0.IN0
usedw1a[1] => Equal0.IN1
usedw1a[2] => Equal0.IN2
usedw1a[3] => Equal0.IN3
usedw1a[4] => Equal0.IN4
usedw1a[5] => usedw1a32.IN1
usedw1a[6] => Equal0.IN31
wrreq1a <= SM1:statemachine.wrreq1a
wrreq1b <= SM1:statemachine.wrreq1b
rdreq1a <= SM1:statemachine.rdreq1a
rdreq1b <= SM1:statemachine.rdreq1b
empty1a => empty1a~0.IN1
empty1b => ~NO_FANOUT~
selmuxFIFO <= SM1:statemachine.selmuxFIFO
selmuxFFT <= SM1:statemachine.selmuxFFT
fft_enable <= SM1:statemachine.fft_enable
niosread2 <= SM1:statemachine.niosread2
niosread5 <= SM1:statemachine.niosread5
nioswrite => nioswrite~0.IN1
empty3Re => empty3Re~0.IN1
rdreq3 <= SM1:statemachine.rdreq3
wrreq4b <= SM1:statemachine.wrreq4b
wrreq4a <= SM1:statemachine.wrreq4a
rdreq4 <= SM1:statemachine.rdreq4
empty2Re => empty2Re~0.IN1
wrreq2 <= SM1:statemachine.wrreq2
empty5 => empty5~0.IN1
wrreq5 <= SM1:statemachine.wrreq5
usedw1b[0] => ~NO_FANOUT~
usedw1b[1] => ~NO_FANOUT~
usedw1b[2] => ~NO_FANOUT~
usedw1b[3] => ~NO_FANOUT~
usedw1b[4] => ~NO_FANOUT~
usedw1b[5] => ~NO_FANOUT~
usedw1b[6] => usedw1b64.IN1
full1a => ~NO_FANOUT~
full4a => full4a~0.IN1
full4b => full4b~0.IN1
full5 => full5~0.IN1
full3Re => ~NO_FANOUT~
empty4a => empty4a~0.IN1
full2Re => ~NO_FANOUT~
f642Re => f642Re~0.IN1
usedw2Re[0] => Equal1.IN0
usedw2Re[1] => Equal1.IN1
usedw2Re[2] => Equal1.IN2
usedw2Re[3] => Equal1.IN3
usedw2Re[4] => Equal1.IN4
usedw2Re[5] => Equal1.IN5
usedw2Re[6] => Equal1.IN31
usedw3Re[0] => Equal2.IN0
usedw3Re[1] => Equal2.IN1
usedw3Re[2] => Equal2.IN2
usedw3Re[3] => Equal2.IN3
usedw3Re[4] => Equal2.IN4
usedw3Re[5] => Equal2.IN5
usedw3Re[6] => Equal2.IN31


|sistem|cunit:cu|SM1:statemachine
start => Selector0.IN3
start => Selector0.IN4
start => Selector13.IN1
start => reg_fstate.idle.DATAB
usedw1a32 => Selector15.IN4
usedw1a32 => Selector0.IN1
usedw1a32 => Selector14.IN1
empty1a => Selector2.IN3
empty1a => Selector1.IN1
nioswrite => Selector5.IN1
nioswrite => Selector6.IN1
empty3Re => Selector7.IN2
empty3Re => Selector8.IN1
empty2Re => Selector5.IN3
empty2Re => Selector4.IN1
empty5 => Selector13.IN3
empty5 => Selector12.IN1
empty4a => Selector10.IN2
empty4a => Selector11.IN1
full4a => Selector8.IN2
full4a => Selector9.IN1
full4b => Selector9.IN2
full4b => Selector10.IN1
full5 => Selector12.IN3
full5 => Selector11.IN2
usedw1b64 => Selector15.IN2
f642Re => Selector4.IN3
f642Re => Selector3.IN1
usedw1a64 => Selector1.IN3
usedw1a64 => Selector14.IN2
usedw2Re64 => Selector3.IN3
usedw2Re64 => Selector2.IN1
usedw3Re64 => Selector6.IN2
usedw3Re64 => Selector7.IN1
wrreq1a <= wrreq1a~0.DB_MAX_OUTPUT_PORT_TYPE
wrreq1b <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
wrreq2 <= reg_wrreq2~0.DB_MAX_OUTPUT_PORT_TYPE
niosread2 <= reg_niosread2~0.DB_MAX_OUTPUT_PORT_TYPE
fft_enable <= WideOr16.DB_MAX_OUTPUT_PORT_TYPE
selmuxFIFO <= reg_selmuxFIFO~0.DB_MAX_OUTPUT_PORT_TYPE
selmuxFFT <= WideOr17.DB_MAX_OUTPUT_PORT_TYPE


