// Seed: 1544300770
`define pp_4 0
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input id_4;
  output id_3;
  inout id_2;
  input id_1;
  logic id_4;
  logic id_5;
  assign id_2 = id_4;
  logic id_6;
  type_14 id_7 (
      .id_0(id_3),
      .id_1(id_4),
      .id_2(id_4)
  );
  logic id_8, id_9;
  logic id_10 = id_2;
  assign id_3[1] = 1'd0;
  assign id_7 = id_1;
endmodule
