# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do ALU_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/ALU {C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/ALU/Parametros.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:52:51 on Apr 22,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/ALU" C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/ALU/Parametros.v 
# 
# Top level modules:
# 	--none--
# End time: 13:52:52 on Apr 22,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/ALU {C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/ALU/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:52:53 on Apr 22,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/ALU" C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/ALU/ALU.v 
# -- Compiling package ALU_v_unit
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 13:52:53 on Apr 22,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/ALU {C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/ALU/ALU_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:52:55 on Apr 22,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/ALU" C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/ALU/ALU_tb.v 
# -- Compiling package ALU_tb_v_unit
# -- Compiling module ALU_tb
# 
# Top level modules:
# 	ALU_tb
# End time: 13:52:55 on Apr 22,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  ALU_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" ALU_tb 
# Start time: 13:52:57 on Apr 22,2018
# Loading sv_std.std
# Loading work.ALU_tb_v_unit
# Loading work.ALU_tb
# Loading work.ALU_v_unit
# Loading work.ALU
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#                    0 << Starting Simulation >> 
# 		time,	iA,	iB,	iControl,	oResult,	oZero
#                    0,	00000000,	00000000,	01,	00000000,	1,
#                   10,	00000000,	00000001,	01,	00000001,	0,
#                   20,	00000000,	00000001,	00,	00000000,	1,
#                   30,	00000001,	00000001,	03,	00000002,	0,
#                   40,	00000000,	00000001,	04,	ffffffff,	0,
#                   50,	00000002,	00000002,	0d,	00000004,	0,
#                   60,	00000004,	00000002,	11,	00000002,	0,
#                  210,	00000004,	fffffffe,	0f,	00000003,	0,
#                  310<< Simulation Complete >>
# ** Note: $stop    : C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/ALU/ALU_tb.v(69)
#    Time: 310 ns  Iteration: 0  Instance: /ALU_tb
# Break in Module ALU_tb at C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/ALU/ALU_tb.v line 69
# End time: 13:57:26 on Apr 22,2018, Elapsed time: 0:04:29
# Errors: 0, Warnings: 0
