$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $scope module bit_add_tb $end
   $var wire 4 # a [3:0] $end
   $var wire 4 $ b [3:0] $end
   $var wire 1 % cin $end
   $var wire 4 / s [3:0] $end
   $var wire 1 0 c $end
   $scope module bit_add_dut $end
    $var wire 4 # a [3:0] $end
    $var wire 4 $ b [3:0] $end
    $var wire 1 % cin $end
    $var wire 4 / s [3:0] $end
    $var wire 1 0 c $end
    $var wire 1 1 xc $end
    $var wire 1 2 yc $end
    $var wire 1 3 zc $end
    $scope module a_a $end
     $var wire 1 & a $end
     $var wire 1 ' b $end
     $var wire 1 % cin $end
     $var wire 1 ( s $end
     $var wire 1 1 c $end
    $upscope $end
    $scope module b_b $end
     $var wire 1 ) a $end
     $var wire 1 * b $end
     $var wire 1 1 cin $end
     $var wire 1 4 s $end
     $var wire 1 2 c $end
    $upscope $end
    $scope module c_c $end
     $var wire 1 + a $end
     $var wire 1 , b $end
     $var wire 1 2 cin $end
     $var wire 1 5 s $end
     $var wire 1 3 c $end
    $upscope $end
    $scope module d_d $end
     $var wire 1 - a $end
     $var wire 1 . b $end
     $var wire 1 3 cin $end
     $var wire 1 6 s $end
     $var wire 1 0 c $end
    $upscope $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b0001 #
b0010 $
1%
1&
0'
0(
0)
1*
0+
0,
0-
0.
b0010 /
00
01
02
03
14
05
06
#4
b0101 #
b0110 $
0%
1(
1+
1,
b0011 /
#8
b1001 #
b1010 $
1%
0(
0+
0,
1-
1.
b0010 /
#12
b0101 #
b1110 $
0%
1(
1+
1,
0-
b1011 /
16
#16
