0.6
2019.1
May 24 2019
15:06:07
D:/self_learning/RISC-V-RV32I-CPU/risc_v_cpu1/risc_v_cpu1.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
D:/self_learning/RISC-V-RV32I-CPU/risc_v_cpu1/risc_v_cpu1.srcs/sim_1/new/CPU_tb.v,1709222890,verilog,,,,CPU_tb,,,,,,,,
D:/self_learning/RISC-V-RV32I-CPU/risc_v_cpu1/risc_v_cpu1.srcs/sources_1/ip/data_blkmem/sim/data_blkmem.v,1708352203,verilog,,D:/self_learning/RISC-V-RV32I-CPU/risc_v_cpu1/risc_v_cpu1.srcs/sources_1/ip/inst_blkmem/sim/inst_blkmem.v,,data_blkmem,,,,,,,,
D:/self_learning/RISC-V-RV32I-CPU/risc_v_cpu1/risc_v_cpu1.srcs/sources_1/ip/inst_blkmem/sim/inst_blkmem.v,1708993769,verilog,,D:/self_learning/RISC-V-RV32I-CPU/risc_v_cpu1/risc_v_cpu1.srcs/sources_1/new/ALU.v,,inst_blkmem,,,,,,,,
D:/self_learning/RISC-V-RV32I-CPU/risc_v_cpu1/risc_v_cpu1.srcs/sources_1/new/ALU.v,1708756172,verilog,,D:/self_learning/RISC-V-RV32I-CPU/risc_v_cpu1/risc_v_cpu1.srcs/sources_1/new/CPU.v,,ALU,,,,,,,,
D:/self_learning/RISC-V-RV32I-CPU/risc_v_cpu1/risc_v_cpu1.srcs/sources_1/new/CPU.v,1709559942,verilog,,D:/self_learning/RISC-V-RV32I-CPU/risc_v_cpu1/risc_v_cpu1.srcs/sources_1/new/PC.v,,CPU,,,,,,,,
D:/self_learning/RISC-V-RV32I-CPU/risc_v_cpu1/risc_v_cpu1.srcs/sources_1/new/PC.v,1709640719,verilog,,D:/self_learning/RISC-V-RV32I-CPU/risc_v_cpu1/risc_v_cpu1.srcs/sources_1/new/control_unit.v,,PC,,,,,,,,
D:/self_learning/RISC-V-RV32I-CPU/risc_v_cpu1/risc_v_cpu1.srcs/sources_1/new/control_unit.v,1709428087,verilog,,D:/self_learning/RISC-V-RV32I-CPU/risc_v_cpu1/risc_v_cpu1.srcs/sources_1/new/ctrl_path.v,,control_unit,,,,,,,,
D:/self_learning/RISC-V-RV32I-CPU/risc_v_cpu1/risc_v_cpu1.srcs/sources_1/new/ctrl_path.v,1709559924,verilog,,D:/self_learning/RISC-V-RV32I-CPU/risc_v_cpu1/risc_v_cpu1.srcs/sources_1/new/data_path.v,,ctrl_path,,,,,,,,
D:/self_learning/RISC-V-RV32I-CPU/risc_v_cpu1/risc_v_cpu1.srcs/sources_1/new/data_path.v,1709207802,verilog,,D:/self_learning/RISC-V-RV32I-CPU/risc_v_cpu1/risc_v_cpu1.srcs/sources_1/new/decoder.v,,data_path,,,,,,,,
D:/self_learning/RISC-V-RV32I-CPU/risc_v_cpu1/risc_v_cpu1.srcs/sources_1/new/decoder.v,1708600148,verilog,,D:/self_learning/RISC-V-RV32I-CPU/risc_v_cpu1/risc_v_cpu1.srcs/sources_1/new/regfile.v,,decoder,,,,,,,,
D:/self_learning/RISC-V-RV32I-CPU/risc_v_cpu1/risc_v_cpu1.srcs/sources_1/new/regfile.v,1708995894,verilog,,D:/self_learning/RISC-V-RV32I-CPU/risc_v_cpu1/risc_v_cpu1.srcs/sim_1/new/CPU_tb.v,,regfile,,,,,,,,
