This is a repository containing the code for assignnments, a midterm project, and a final project in the class ECE 3700 (Digital System Design) at Utah State University.
The code was written in Verilog for the Basys 3 Artix-7 FPGA. Each module contains the code as well as instructions in a .html file for the given assignments.
