 
****************************************
Report : area
Design : gcd
Version: O-2018.06-SP3
Date   : Fri Nov  2 13:44:08 2018
****************************************

Information: Updating design information... (UID-85)
Library(s) Used:

    ts16ncfslogl20hdl090f_ssgnp0p72vn40c (File: /remote/ailab1/weihang/course/dsp_vsli/gcd/syn/library/std/db/ts16ncfslogl20hdl090f_ssgnp0p72vn40c.db)
    ts16ncfslogl20hdh090f_ssgnp0p72vn40c (File: /remote/ailab1/weihang/course/dsp_vsli/gcd/syn/library/std/db/ts16ncfslogl20hdh090f_ssgnp0p72vn40c.db)

Number of ports:                         3561
Number of nets:                         12019
Number of cells:                         8711
Number of combinational cells:           8506
Number of sequential cells:               166
Number of macros/black boxes:               0
Number of buf/inv:                       1735
Number of references:                      20

Combinational area:               2022.019233
Buf/Inv area:                      239.397124
Noncombinational area:             170.398082
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                  2192.417315
Total area:                 undefined
1
