module register_control
    (
        input clock,reset,enable,
        input [3:0]D,
        output reg [3:0]Q
    );

always @(posedge clock, posedge reset ) 
    begin
        if (reset) 
            Q <= 0;
        else
            if (enable)
                Q <= D;
            else
                Q <= Q;        
    end
endmodule