* Z:\mnt\design.r\spice\examples\3745.asc
M1 N003 N010 IN IN FDS4885C_P
L1 N003 N004 22µ Rser=40m
R1 OUT N004 25m
C1 0 OUT 220µ Rser=8m
R2 OUT N001 23.2K
R3 N001 0 10K
D1 0 N003 MBRS140
V1 IN 0 12
XU1 N008 N021 N020 N019 N018 N017 N016 N015 N014 0 MP_01 MP_02 MP_03 MP_04 N006 N002 MP_05 MP_06 MP_07 MP_08 MP_09 N029 N028 N027 N026 N025 N024 N023 N022 0 N011 N012 N001 OUT N004 N009 N010 IN N005 N007 N013 N030 N013 N031 N013 N031 N013 N031 N013 N031 N013 N031 N013 N031 N013 N031 N013 N031 N013 N031 N013 N031 N013 N031 N013 N031 N013 N031 N013 N031 N013 N031 LT3745
C2 0 N012 10n
R4 0 N011 105K
C3 IN N009 .47µ
D§LED0 OUT N014 AOT-2015
D§LED1 OUT N015 AOT-2015
D§LED2 OUT N016 AOT-2015
D§LED3 OUT N017 AOT-2015
D§LED4 OUT N018 AOT-2015
D§LED5 OUT N019 AOT-2015
D§LED6 OUT N020 AOT-2015
D§LED7 OUT N021 AOT-2015
D§LED8 OUT N022 AOT-2015
D§LED9 OUT N023 AOT-2015
D§LED10 OUT N024 AOT-2015
D§LED11 OUT N025 AOT-2015
D§LED12 OUT N026 AOT-2015
D§LED13 OUT N027 AOT-2015
D§LED14 OUT N028 AOT-2015
D§LED15 OUT N029 AOT-2015
R5 N006 N008 100K
V2 N006 0 PWL(0 0 200u 0 +20u 5)
Vgs N013 0 1003
Vdc0 N030 0 PWL(0 15 2m 15 +1u 55)
R6 0 N007 60.4K
Vc1 N005 0 PWL(0 0 0.5m 0 +1u 3.3)
V3 N002 0 PULSE(0 3.3 0 100n 100n 1.1207u 2.341406u)
Vdc1-15 N031 0 32
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 4m startup
* GS Register Value\n12 bit: 0 to 4095\nEach input can \nhave its own value.
* DC Register Value\n6 bit: 0 to 63\nEach input can have its own value.
* Enable Channels
* 50mA
* 409.6kHz
* 500kHz
* 4V max.
.lib LT3745.sub
.backanno
.end
