0.6
2019.1
May 24 2019
14:51:52
/home/cyx/Desktop/Ex2-Computer-Principles/EDA2_TOP/EDA2_TOP.sim/sim_1/synth/timing/xsim/CYX_HW_tb_time_synth.v,1585053690,verilog,,/home/cyx/Desktop/Ex2-Computer-Principles/EDA2_TOP/EDA2_TOP.srcs/sim_1/new/CYX_HW_tb.v,,CYX_ALU_Core;CYX_ALU_HW;Digit_decoder;Dynamic_Display_HEX;glbl,,,,,,,,
/home/cyx/Desktop/Ex2-Computer-Principles/EDA2_TOP/EDA2_TOP.srcs/sim_1/new/CYX_HW_tb.v,1585051724,verilog,,,,CYX_HW_tb,,,,,,,,
