# //  Questa Sim-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
cd /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC
# reading modelsim.ini
vlib work
vcom -reportprogress 300 -work work /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/dffg.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:16:23 on Nov 23,2021
# vcom -reportprogress 300 -work work /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/dffg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# End time: 10:16:24 on Nov 23,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/staged_mac_template.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:16:25 on Nov 23,2021
# vcom -reportprogress 300 -work work /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/staged_mac_template.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity staged_mac
# -- Compiling architecture mixed of staged_mac
# End time: 10:16:25 on Nov 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/tb_staged_mac.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:16:25 on Nov 23,2021
# vcom -reportprogress 300 -work work /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/tb_staged_mac.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_staged_mac
# -- Compiling architecture mixed of tb_staged_mac
# End time: 10:16:26 on Nov 23,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.tb_staged_mac
# vsim -voptargs="+acc" work.tb_staged_mac 
# Start time: 10:16:31 on Nov 23,2021
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "staged_mac(mixed)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb_staged_mac(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.staged_mac(mixed)#1
# Loading work.dffg(mixed)#1
# ** Warning: (vsim-8683) Uninitialized out port /tb_staged_mac/DUT0/MO_AXIS_TLAST has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_staged_mac/DUT0/MO_AXIS_TID(7 downto 0) has no driver.
# This port will contribute value (8'hXX) to the signal network.
quit -sim
# End time: 10:16:43 on Nov 23,2021, Elapsed time: 0:00:12
# Errors: 0, Warnings: 2
do tb_staged_mac.do
# vsim -voptargs="+acc" work.tb_staged_mac 
# Start time: 10:16:48 on Nov 23,2021
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb_staged_mac(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.staged_mac(mixed)#1
# Loading work.dffg(mixed)#1
# ** Warning: (vsim-8683) Uninitialized out port /tb_staged_mac/DUT0/MO_AXIS_TLAST has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_staged_mac/DUT0/MO_AXIS_TID(7 downto 0) has no driver.
# This port will contribute value (8'hXX) to the signal network.
# ** Note: NOT Here
#    Time: 0 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: NOT Here
#    Time: 40 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: Here
#    Time: 60 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
run
run
vcom -reportprogress 300 -work work /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/dffg.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:24:59 on Nov 23,2021
# vcom -reportprogress 300 -work work /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/dffg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# End time: 10:25:00 on Nov 23,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/staged_mac_template.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:25:00 on Nov 23,2021
# vcom -reportprogress 300 -work work /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/staged_mac_template.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity staged_mac
# -- Compiling architecture mixed of staged_mac
# End time: 10:25:01 on Nov 23,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/tb_staged_mac.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:25:01 on Nov 23,2021
# vcom -reportprogress 300 -work work /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/tb_staged_mac.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_staged_mac
# -- Compiling architecture mixed of tb_staged_mac
# End time: 10:25:02 on Nov 23,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/tb_staged_mac.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:25:02 on Nov 23,2021
# vcom -reportprogress 300 -work work /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/tb_staged_mac.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_staged_mac
# -- Compiling architecture mixed of tb_staged_mac
# End time: 10:25:03 on Nov 23,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/staged_mac_template.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:25:03 on Nov 23,2021
# vcom -reportprogress 300 -work work /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/staged_mac_template.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity staged_mac
# -- Compiling architecture mixed of staged_mac
# End time: 10:25:03 on Nov 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/dffg.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:25:03 on Nov 23,2021
# vcom -reportprogress 300 -work work /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/dffg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# End time: 10:25:04 on Nov 23,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
do tb_staged_mac.do
# End time: 10:25:12 on Nov 23,2021, Elapsed time: 0:08:24
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" work.tb_staged_mac 
# Start time: 10:25:12 on Nov 23,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "staged_mac(mixed)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb_staged_mac(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.staged_mac(mixed)#1
# Loading work.dffg(mixed)#1
# ** Warning: (vsim-8683) Uninitialized out port /tb_staged_mac/DUT0/MO_AXIS_TLAST has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_staged_mac/DUT0/MO_AXIS_TID(7 downto 0) has no driver.
# This port will contribute value (8'hXX) to the signal network.
# ** Note: NOT Here
#    Time: 0 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: NOT Here
#    Time: 40 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: Here
#    Time: 60 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: In Processing Values State.
#    Time: 80 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
run
vcom -reportprogress 300 -work work /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/staged_mac_template.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:28:08 on Nov 23,2021
# vcom -reportprogress 300 -work work /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/staged_mac_template.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity staged_mac
# -- Compiling architecture mixed of staged_mac
# End time: 10:28:09 on Nov 23,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
do tb_staged_mac.do
# End time: 10:28:14 on Nov 23,2021, Elapsed time: 0:03:02
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" work.tb_staged_mac 
# Start time: 10:28:14 on Nov 23,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "staged_mac(mixed)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb_staged_mac(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.staged_mac(mixed)#1
# Loading work.dffg(mixed)#1
# ** Warning: (vsim-8683) Uninitialized out port /tb_staged_mac/DUT0/MO_AXIS_TLAST has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_staged_mac/DUT0/MO_AXIS_TID(7 downto 0) has no driver.
# This port will contribute value (8'hXX) to the signal network.
# ** Note: NOT Here
#    Time: 0 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: NOT Here
#    Time: 40 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: Here
#    Time: 60 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: In Processing Values State.
#    Time: 80 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
run
vcom -reportprogress 300 -work work /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/staged_mac_template.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:34:47 on Nov 23,2021
# vcom -reportprogress 300 -work work /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/staged_mac_template.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity staged_mac
# -- Compiling architecture mixed of staged_mac
# ** Error: /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/staged_mac_template.vhd(126): (vcom-1136) Unknown identifier "RECEIVED_VALUES".
# ** Error: /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/staged_mac_template.vhd(132): (vcom-1136) Unknown identifier "RECEIVED_VALUES".
# ** Error (suppressible): /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/staged_mac_template.vhd(132): (vcom-1937) Choice in ordinary CASE statement alternative must be locally static.
# ** Note: /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/staged_mac_template.vhd(193): VHDL Compiler exiting
# End time: 10:34:48 on Nov 23,2021, Elapsed time: 0:00:01
# Errors: 3, Warnings: 0
vcom -reportprogress 300 -work work /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/staged_mac_template.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:35:39 on Nov 23,2021
# vcom -reportprogress 300 -work work /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/staged_mac_template.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity staged_mac
# -- Compiling architecture mixed of staged_mac
# End time: 10:35:39 on Nov 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do tb_staged_mac.do
# End time: 10:35:45 on Nov 23,2021, Elapsed time: 0:07:31
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" work.tb_staged_mac 
# Start time: 10:35:45 on Nov 23,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "staged_mac(mixed)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb_staged_mac(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.staged_mac(mixed)#1
# Loading work.dffg(mixed)#1
# ** Warning: (vsim-8683) Uninitialized out port /tb_staged_mac/DUT0/MO_AXIS_TLAST has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_staged_mac/DUT0/MO_AXIS_TID(7 downto 0) has no driver.
# This port will contribute value (8'hXX) to the signal network.
# ** Note: NOT Here
#    Time: 0 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: NOT Here
#    Time: 40 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: Here
#    Time: 60 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: In Processing Values State.
#    Time: 100 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
run
# ** Note: In Processing Values State.
#    Time: 120 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: In Processing Values State.
#    Time: 140 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: In Processing Values State.
#    Time: 160 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: In Processing Values State.
#    Time: 180 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: In Processing Values State.
#    Time: 200 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
run
run
step -over
vcom -reportprogress 300 -work work /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/staged_mac_template.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:42:26 on Nov 23,2021
# vcom -reportprogress 300 -work work /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/staged_mac_template.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity staged_mac
# -- Compiling architecture mixed of staged_mac
# End time: 10:42:26 on Nov 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do tb_staged_mac.do
# End time: 10:42:31 on Nov 23,2021, Elapsed time: 0:06:46
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" work.tb_staged_mac 
# Start time: 10:42:31 on Nov 23,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "staged_mac(mixed)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb_staged_mac(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.staged_mac(mixed)#1
# Loading work.dffg(mixed)#1
# ** Warning: (vsim-8683) Uninitialized out port /tb_staged_mac/DUT0/MO_AXIS_TLAST has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_staged_mac/DUT0/MO_AXIS_TID(7 downto 0) has no driver.
# This port will contribute value (8'hXX) to the signal network.
# ** Note: NOT Here
#    Time: 0 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: NOT Here
#    Time: 40 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: Here
#    Time: 60 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: In Processing Values State.
#    Time: 80 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
run
run
vcom -reportprogress 300 -work work /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/staged_mac_template.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:44:03 on Nov 23,2021
# vcom -reportprogress 300 -work work /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/staged_mac_template.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity staged_mac
# -- Compiling architecture mixed of staged_mac
# End time: 10:44:04 on Nov 23,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
do tb_staged_mac.do
# End time: 10:44:09 on Nov 23,2021, Elapsed time: 0:01:38
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" work.tb_staged_mac 
# Start time: 10:44:09 on Nov 23,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "staged_mac(mixed)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb_staged_mac(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.staged_mac(mixed)#1
# Loading work.dffg(mixed)#1
# ** Warning: (vsim-8683) Uninitialized out port /tb_staged_mac/DUT0/MO_AXIS_TLAST has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_staged_mac/DUT0/MO_AXIS_TID(7 downto 0) has no driver.
# This port will contribute value (8'hXX) to the signal network.
# ** Note: NOT Here
#    Time: 0 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: NOT Here
#    Time: 40 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: Here
#    Time: 60 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: In Processing Values State.
#    Time: 80 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
run
vcom -reportprogress 300 -work work /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/staged_mac_template.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:51:27 on Nov 23,2021
# vcom -reportprogress 300 -work work /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/staged_mac_template.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity staged_mac
# -- Compiling architecture mixed of staged_mac
# End time: 10:51:28 on Nov 23,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
do tb_staged_mac.do
# End time: 10:51:41 on Nov 23,2021, Elapsed time: 0:07:32
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" work.tb_staged_mac 
# Start time: 10:51:41 on Nov 23,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "staged_mac(mixed)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb_staged_mac(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.staged_mac(mixed)#1
# Loading work.dffg(mixed)#1
# ** Warning: (vsim-8683) Uninitialized out port /tb_staged_mac/DUT0/MO_AXIS_TLAST has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_staged_mac/DUT0/MO_AXIS_TID(7 downto 0) has no driver.
# This port will contribute value (8'hXX) to the signal network.
# ** Note: NOT Here
#    Time: 0 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: NOT Here
#    Time: 40 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: Here
#    Time: 60 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: In Processing Values State.
#    Time: 80 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
run
vcom -reportprogress 300 -work work /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/staged_mac_template.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:54:04 on Nov 23,2021
# vcom -reportprogress 300 -work work /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/staged_mac_template.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity staged_mac
# -- Compiling architecture mixed of staged_mac
# End time: 10:54:04 on Nov 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do tb_staged_mac.do
# End time: 10:54:09 on Nov 23,2021, Elapsed time: 0:02:28
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" work.tb_staged_mac 
# Start time: 10:54:09 on Nov 23,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "staged_mac(mixed)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb_staged_mac(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.staged_mac(mixed)#1
# Loading work.dffg(mixed)#1
# ** Warning: (vsim-8683) Uninitialized out port /tb_staged_mac/DUT0/MO_AXIS_TLAST has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_staged_mac/DUT0/MO_AXIS_TID(7 downto 0) has no driver.
# This port will contribute value (8'hXX) to the signal network.
# ** Note: NOT Here
#    Time: 0 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: NOT Here
#    Time: 40 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: Here
#    Time: 60 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: In Processing Values State.
#    Time: 80 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
run
vcom -reportprogress 300 -work work /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/staged_mac_template.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:56:10 on Nov 23,2021
# vcom -reportprogress 300 -work work /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/staged_mac_template.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity staged_mac
# -- Compiling architecture mixed of staged_mac
# ** Error: /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/staged_mac_template.vhd(108): Expression is not a signal.
# ** Error: /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/staged_mac_template.vhd(108): 'C_DATA_WIDTH' is not a signal.
# ** Note: /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/staged_mac_template.vhd(191): VHDL Compiler exiting
# End time: 10:56:11 on Nov 23,2021, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/staged_mac_template.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:56:29 on Nov 23,2021
# vcom -reportprogress 300 -work work /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/staged_mac_template.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity staged_mac
# -- Compiling architecture mixed of staged_mac
# ** Error: /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/staged_mac_template.vhd(108): Expression is not a signal.
# ** Note: /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/staged_mac_template.vhd(191): VHDL Compiler exiting
# End time: 10:56:30 on Nov 23,2021, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/staged_mac_template.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:56:36 on Nov 23,2021
# vcom -reportprogress 300 -work work /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/staged_mac_template.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity staged_mac
# -- Compiling architecture mixed of staged_mac
# End time: 10:56:37 on Nov 23,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/staged_mac_template.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:56:53 on Nov 23,2021
# vcom -reportprogress 300 -work work /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/staged_mac_template.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity staged_mac
# -- Compiling architecture mixed of staged_mac
# End time: 10:56:54 on Nov 23,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/staged_mac_template.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:56:59 on Nov 23,2021
# vcom -reportprogress 300 -work work /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/staged_mac_template.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity staged_mac
# -- Compiling architecture mixed of staged_mac
# End time: 10:57:00 on Nov 23,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
do tb_staged_mac.do
# End time: 10:57:21 on Nov 23,2021, Elapsed time: 0:03:12
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" work.tb_staged_mac 
# Start time: 10:57:21 on Nov 23,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "staged_mac(mixed)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb_staged_mac(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.staged_mac(mixed)#1
# Loading work.dffg(mixed)#1
# ** Warning: (vsim-8683) Uninitialized out port /tb_staged_mac/DUT0/MO_AXIS_TLAST has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_staged_mac/DUT0/MO_AXIS_TID(7 downto 0) has no driver.
# This port will contribute value (8'hXX) to the signal network.
# ** Note: NOT Here
#    Time: 0 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: NOT Here
#    Time: 40 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: Here
#    Time: 60 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: In Processing Values State.
#    Time: 80 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
run
run
run
vcom -reportprogress 300 -work work /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/staged_mac_template.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:01:29 on Nov 23,2021
# vcom -reportprogress 300 -work work /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/staged_mac_template.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity staged_mac
# -- Compiling architecture mixed of staged_mac
# End time: 11:01:29 on Nov 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do tb_staged_mac.do
# End time: 11:01:33 on Nov 23,2021, Elapsed time: 0:04:12
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" work.tb_staged_mac 
# Start time: 11:01:33 on Nov 23,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "staged_mac(mixed)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb_staged_mac(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.staged_mac(mixed)#1
# Loading work.dffg(mixed)#1
# ** Warning: (vsim-8683) Uninitialized out port /tb_staged_mac/DUT0/MO_AXIS_TLAST has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_staged_mac/DUT0/MO_AXIS_TID(7 downto 0) has no driver.
# This port will contribute value (8'hXX) to the signal network.
# ** Note: NOT Here
#    Time: 0 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: NOT Here
#    Time: 40 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: Here
#    Time: 60 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: In Processing Values State.
#    Time: 80 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
run
vcom -reportprogress 300 -work work /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/staged_mac_template.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:03:18 on Nov 23,2021
# vcom -reportprogress 300 -work work /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/staged_mac_template.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity staged_mac
# -- Compiling architecture mixed of staged_mac
# End time: 11:03:18 on Nov 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do tb_staged_mac.do
# End time: 11:03:22 on Nov 23,2021, Elapsed time: 0:01:49
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" work.tb_staged_mac 
# Start time: 11:03:22 on Nov 23,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "staged_mac(mixed)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb_staged_mac(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.staged_mac(mixed)#1
# Loading work.dffg(mixed)#1
# ** Warning: (vsim-8683) Uninitialized out port /tb_staged_mac/DUT0/MO_AXIS_TLAST has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_staged_mac/DUT0/MO_AXIS_TID(7 downto 0) has no driver.
# This port will contribute value (8'hXX) to the signal network.
# ** Note: NOT Here
#    Time: 0 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: NOT Here
#    Time: 40 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: Here
#    Time: 60 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: In Processing Values State.
#    Time: 80 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
vcom -reportprogress 300 -work work /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/tb_staged_mac.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:03:49 on Nov 23,2021
# vcom -reportprogress 300 -work work /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/tb_staged_mac.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_staged_mac
# -- Compiling architecture mixed of tb_staged_mac
# End time: 11:03:49 on Nov 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do tb_staged_mac.do
# End time: 11:03:52 on Nov 23,2021, Elapsed time: 0:00:30
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" work.tb_staged_mac 
# Start time: 11:03:52 on Nov 23,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb_staged_mac(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.staged_mac(mixed)#1
# Loading work.dffg(mixed)#1
# ** Warning: (vsim-8683) Uninitialized out port /tb_staged_mac/DUT0/MO_AXIS_TLAST has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_staged_mac/DUT0/MO_AXIS_TID(7 downto 0) has no driver.
# This port will contribute value (8'hXX) to the signal network.
# ** Note: NOT Here
#    Time: 0 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: NOT Here
#    Time: 40 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: Here
#    Time: 60 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: In Processing Values State.
#    Time: 80 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: In Processing Values State.
#    Time: 100 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
urn
# invalid command name "urn"
run
# ** Note: In Processing Values State.
#    Time: 120 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: In Processing Values State.
#    Time: 140 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: In Processing Values State.
#    Time: 160 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: In Processing Values State.
#    Time: 180 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: In Processing Values State.
#    Time: 200 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
run
# ** Note: In Processing Values State.
#    Time: 220 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: In Processing Values State.
#    Time: 240 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: In Processing Values State.
#    Time: 260 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: In Processing Values State.
#    Time: 280 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: In Processing Values State.
#    Time: 300 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
vcom -reportprogress 300 -work work /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/tb_staged_mac.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:08:08 on Nov 23,2021
# vcom -reportprogress 300 -work work /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/tb_staged_mac.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_staged_mac
# -- Compiling architecture mixed of tb_staged_mac
# End time: 11:08:08 on Nov 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/staged_mac_template.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:08:08 on Nov 23,2021
# vcom -reportprogress 300 -work work /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/staged_mac_template.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity staged_mac
# -- Compiling architecture mixed of staged_mac
# End time: 11:08:08 on Nov 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do tb_staged_mac.do
# End time: 11:08:15 on Nov 23,2021, Elapsed time: 0:04:23
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" work.tb_staged_mac 
# Start time: 11:08:15 on Nov 23,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb_staged_mac(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.staged_mac(mixed)#1
# Loading work.dffg(mixed)#1
# ** Warning: (vsim-8683) Uninitialized out port /tb_staged_mac/DUT0/MO_AXIS_TLAST has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_staged_mac/DUT0/MO_AXIS_TID(7 downto 0) has no driver.
# This port will contribute value (8'hXX) to the signal network.
# ** Note: NOT Here
#    Time: 0 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: Here
#    Time: 40 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: In Processing Values State.
#    Time: 60 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: In Processing Values State.
#    Time: 80 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: In Processing Values State.
#    Time: 100 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
run
# ** Note: In Processing Values State.
#    Time: 120 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: In Processing Values State.
#    Time: 140 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: In Processing Values State.
#    Time: 160 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: In Processing Values State.
#    Time: 180 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: In Processing Values State.
#    Time: 200 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
vcom -reportprogress 300 -work work /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/tb_staged_mac.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:20:43 on Nov 23,2021
# vcom -reportprogress 300 -work work /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/tb_staged_mac.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_staged_mac
# -- Compiling architecture mixed of tb_staged_mac
# End time: 11:20:43 on Nov 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/staged_mac_template.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:20:43 on Nov 23,2021
# vcom -reportprogress 300 -work work /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/staged_mac_template.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity staged_mac
# -- Compiling architecture mixed of staged_mac
# End time: 11:20:43 on Nov 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/tb_staged_mac.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:20:43 on Nov 23,2021
# vcom -reportprogress 300 -work work /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/tb_staged_mac.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_staged_mac
# -- Compiling architecture mixed of tb_staged_mac
# End time: 11:20:43 on Nov 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/staged_mac_template.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:20:43 on Nov 23,2021
# vcom -reportprogress 300 -work work /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/staged_mac_template.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity staged_mac
# -- Compiling architecture mixed of staged_mac
# End time: 11:20:43 on Nov 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do tb_staged_mac.do
# End time: 11:20:47 on Nov 23,2021, Elapsed time: 0:12:32
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" work.tb_staged_mac 
# Start time: 11:20:47 on Nov 23,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "staged_mac(mixed)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb_staged_mac(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.staged_mac(mixed)#1
# Loading work.dffg(mixed)#1
# ** Warning: (vsim-8683) Uninitialized out port /tb_staged_mac/DUT0/MO_AXIS_TLAST has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_staged_mac/DUT0/MO_AXIS_TID(7 downto 0) has no driver.
# This port will contribute value (8'hXX) to the signal network.
# ** Note: NOT Here
#    Time: 0 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: Here
#    Time: 40 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: In Processing Values State.
#    Time: 60 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: In Processing Values State.
#    Time: 80 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# End time: 11:31:32 on Nov 23,2021, Elapsed time: 0:10:45
# Errors: 0, Warnings: 2
