<!doctype html>
<html>
<head>
<title>DXCCR (DDR_PHY) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___ddr_phy.html")>DDR_PHY Module</a> &gt; DXCCR (DDR_PHY) Register</p><h1>DXCCR (DDR_PHY) Register</h1>
<h2>DXCCR (DDR_PHY) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>DXCCR</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x0000000088</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FD080088 (DDR_PHY)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x20000038</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>DATX8 Common Configuration Register</td></tr>
</table>
<p></p>
<h2>DXCCR (DDR_PHY) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">31:30</td><td class="tooltip grayback">ro<span class="tooltiptext">Read-only</span></td><td class="hex grayback">0x0</td><td class=grayback>Returns zeroes on reads.<br/>Caution: Do not write to this register field.</td></tr>
<tr valign=top><td>RKLOOP</td><td class="center">29</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x1</td><td>Rank looping (per-rank eye centering) enable. Enables, if set, the read<br/>and write eye centering algorithms to be executed in a loop for all the<br/>system ranks, storing individual LCDL centering values for each rank.<br/>If this bit is not set, read and write centering are only executed for the<br/>configured DTCR0. DTRANK, although the result is replicated to all<br/>rank LCDLs</td></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">28:7</td><td class="tooltip grayback">ro<span class="tooltiptext">Read-only</span></td><td class="hex grayback">0x0</td><td class=grayback>Return zeroes on reads</td></tr>
<tr valign=top><td>DQS2DQMPER</td><td class="center"> 6:3</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x7</td><td>Write DQS2DQ training measurement period: Sets the tDQS2DQ delay<br/>measurement period.<br/>Valid values for measurement period are:<br/>4`b0000: Disabled.<br/>4`b0001: 16 clock cycles<br/>4`b0010: 32 clock cycles<br/>4`b0011: 64 clock cycles<br/>4`b0100: 128 clock cycles<br/>4`b0101: 256 clock cycles<br/>4`b0110: 512 clock cycles<br/>4`b0111: 2048 clock cycles<br/>4`b1000: 4096 clock cycles<br/>4`b1001: 8192 clock cycles<br/>Note:<br/>Valid values for DQS2DQMPER<br/>speed &lt;= 533Mbps: Valid value are from 1 to 7<br/>speed &lt;= 1066Mbps: Valid value are from 1 to 8<br/>speed > 1066Mbps: Valid values are from 1 to 9</td></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center"> 2:0</td><td class="tooltip grayback">ro<span class="tooltiptext">Read-only</span></td><td class="hex grayback">0x0</td><td class=grayback>Return zeroes on reads</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>