--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.948ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: fast/pll_base_inst/PLL_ADV/CLKOUT1
  Logical resource: fast/pll_base_inst/PLL_ADV/CLKOUT1
  Location pin: PLL_ADV_X0Y0.CLKOUT1
  Clock network: fast/clkout1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: fast/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: fast/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: fast/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: fast/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: fast/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: fast/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 17.780ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.220ns (450.450MHz) (Tpllper_CLKIN(Finmax))
  Physical resource: fast/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: fast/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: fast/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 17.780ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.220ns (450.450MHz) (Tpllper_CLKFB)
  Physical resource: fast/pll_base_inst/PLL_ADV/CLKFBOUT
  Logical resource: fast/pll_base_inst/PLL_ADV/CLKFBOUT
  Location pin: PLL_ADV_X0Y0.CLKFBOUT
  Clock network: fast/clkfbout
--------------------------------------------------------------------------------
Slack: 32.630ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKIN)
  Physical resource: fast/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: fast/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: fast/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 32.630ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKFB)
  Physical resource: fast/pll_base_inst/PLL_ADV/CLKFBOUT
  Logical resource: fast/pll_base_inst/PLL_ADV/CLKFBOUT
  Location pin: PLL_ADV_X0Y0.CLKFBOUT
  Clock network: fast/clkfbout
--------------------------------------------------------------------------------
Slack: 315.000ns (max period limit - period)
  Period: 5.000ns
  Max period limit: 320.000ns (3.125MHz) (Tpllper_CLKOUT(Foutmin))
  Physical resource: fast/pll_base_inst/PLL_ADV/CLKOUT1
  Logical resource: fast/pll_base_inst/PLL_ADV/CLKOUT1
  Location pin: PLL_ADV_X0Y0.CLKOUT1
  Clock network: fast/clkout1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_fast_clkout1 = PERIOD TIMEGRP "fast_clkout1" TS_clk * 4 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 39881 paths analyzed, 5021 endpoints analyzed, 1 failing endpoint
 1 timing error detected. (1 setup error, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.357ns.
--------------------------------------------------------------------------------
Slack:                  -0.357ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/spi_slave/M_sck_reg_q_0 (FF)
  Destination:          avr/spi_slave/M_bit_ct_q_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.643ns (Levels of Logic = 2)
  Clock Path Skew:      -0.609ns (0.325 - 0.934)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/spi_slave/M_sck_reg_q_0 to avr/spi_slave/M_bit_ct_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y0.Q4       Tickq                 1.778   avr/spi_slave/M_sck_reg_q[0]
                                                       avr/spi_slave/M_sck_reg_q_0
    SLICE_X7Y10.C5       net (fanout=5)        1.255   avr/spi_slave/M_sck_reg_q[0]
    SLICE_X7Y10.CMUX     Tilo                  0.337   avr/spi_slave/M_data_q[0]
                                                       avr/spi_slave/M_bit_ct_q_2_glue_ce
    SLICE_X11Y15.B6      net (fanout=1)        0.900   avr/spi_slave/M_bit_ct_q_2_glue_ce
    SLICE_X11Y15.CLK     Tas                   0.373   avr/spi_slave/M_bit_ct_q[2]
                                                       avr/spi_slave/M_bit_ct_q_2_rstpot
                                                       avr/spi_slave/M_bit_ct_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.643ns (2.488ns logic, 2.155ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------
Slack:                  0.140ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_21 (FF)
  Destination:          M_count_store_q_338 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.733ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.316 - 0.338)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_21 to M_count_store_q_338
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y43.AQ      Tcko                  0.476   tmr/M_ctr_q[18]
                                                       tmr/M_ctr_q_21
    SLICE_X8Y36.A2       net (fanout=4)        1.222   tmr/M_ctr_q[21]
    SLICE_X8Y36.A        Tilo                  0.254   M_count_store_q[383]
                                                       tmr/maxval<27>1_2
    SLICE_X13Y36.A2      net (fanout=6)        1.207   tmr/maxval<27>1_1
    SLICE_X13Y36.A       Tilo                  0.259   M_count_store_q[343]
                                                       tmr/maxval<27>6_10
    SLICE_X9Y38.CE       net (fanout=6)        0.907   maxval<27>69
    SLICE_X9Y38.CLK      Tceck                 0.408   M_count_store_q[339]
                                                       M_count_store_q_338
    -------------------------------------------------  ---------------------------
    Total                                      4.733ns (1.397ns logic, 3.336ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack:                  0.147ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dupD/sync_gen_0[0].sync/M_pipe_q_0 (FF)
  Destination:          dupD/L_edge/M_last_q (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.082ns (Levels of Logic = 0)
  Clock Path Skew:      -0.666ns (0.640 - 1.306)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dupD/sync_gen_0[0].sync/M_pipe_q_0 to dupD/L_edge/M_last_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y5.Q4       Tickq                 1.778   dupD/M_sync_out
                                                       dupD/sync_gen_0[0].sync/M_pipe_q_0
    SLICE_X1Y27.AX       net (fanout=2)        2.190   dupD/M_sync_out
    SLICE_X1Y27.CLK      Tdick                 0.114   dupD/M_last_q
                                                       dupD/L_edge/M_last_q
    -------------------------------------------------  ---------------------------
    Total                                      4.082ns (1.892ns logic, 2.190ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack:                  0.152ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_23 (FF)
  Destination:          M_count_store_q_338 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.725ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.316 - 0.334)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_23 to M_count_store_q_338
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y42.BQ      Tcko                  0.430   tmr/M_ctr_q[24]
                                                       tmr/M_ctr_q_23
    SLICE_X8Y36.A1       net (fanout=4)        1.260   tmr/M_ctr_q[23]
    SLICE_X8Y36.A        Tilo                  0.254   M_count_store_q[383]
                                                       tmr/maxval<27>1_2
    SLICE_X13Y36.A2      net (fanout=6)        1.207   tmr/maxval<27>1_1
    SLICE_X13Y36.A       Tilo                  0.259   M_count_store_q[343]
                                                       tmr/maxval<27>6_10
    SLICE_X9Y38.CE       net (fanout=6)        0.907   maxval<27>69
    SLICE_X9Y38.CLK      Tceck                 0.408   M_count_store_q[339]
                                                       M_count_store_q_338
    -------------------------------------------------  ---------------------------
    Total                                      4.725ns (1.351ns logic, 3.374ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  0.158ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_21 (FF)
  Destination:          M_count_store_q_337 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.715ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.316 - 0.338)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_21 to M_count_store_q_337
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y43.AQ      Tcko                  0.476   tmr/M_ctr_q[18]
                                                       tmr/M_ctr_q_21
    SLICE_X8Y36.A2       net (fanout=4)        1.222   tmr/M_ctr_q[21]
    SLICE_X8Y36.A        Tilo                  0.254   M_count_store_q[383]
                                                       tmr/maxval<27>1_2
    SLICE_X13Y36.A2      net (fanout=6)        1.207   tmr/maxval<27>1_1
    SLICE_X13Y36.A       Tilo                  0.259   M_count_store_q[343]
                                                       tmr/maxval<27>6_10
    SLICE_X9Y38.CE       net (fanout=6)        0.907   maxval<27>69
    SLICE_X9Y38.CLK      Tceck                 0.390   M_count_store_q[339]
                                                       M_count_store_q_337
    -------------------------------------------------  ---------------------------
    Total                                      4.715ns (1.379ns logic, 3.336ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack:                  0.163ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dupD/sync_gen_0[0].sync/M_pipe_q_0 (FF)
  Destination:          dupD/M_state_q (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.066ns (Levels of Logic = 1)
  Clock Path Skew:      -0.666ns (0.640 - 1.306)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dupD/sync_gen_0[0].sync/M_pipe_q_0 to dupD/M_state_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y5.Q4       Tickq                 1.778   dupD/M_sync_out
                                                       dupD/sync_gen_0[0].sync/M_pipe_q_0
    SLICE_X0Y27.C5       net (fanout=2)        2.088   dupD/M_sync_out
    SLICE_X0Y27.CLK      Tas                   0.200   M_dupD_out
                                                       dupD/M_state_q_glue_set
                                                       dupD/M_state_q
    -------------------------------------------------  ---------------------------
    Total                                      4.066ns (1.978ns logic, 2.088ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------
Slack:                  0.166ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_21 (FF)
  Destination:          M_count_store_q_339 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.707ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.316 - 0.338)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_21 to M_count_store_q_339
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y43.AQ      Tcko                  0.476   tmr/M_ctr_q[18]
                                                       tmr/M_ctr_q_21
    SLICE_X8Y36.A2       net (fanout=4)        1.222   tmr/M_ctr_q[21]
    SLICE_X8Y36.A        Tilo                  0.254   M_count_store_q[383]
                                                       tmr/maxval<27>1_2
    SLICE_X13Y36.A2      net (fanout=6)        1.207   tmr/maxval<27>1_1
    SLICE_X13Y36.A       Tilo                  0.259   M_count_store_q[343]
                                                       tmr/maxval<27>6_10
    SLICE_X9Y38.CE       net (fanout=6)        0.907   maxval<27>69
    SLICE_X9Y38.CLK      Tceck                 0.382   M_count_store_q[339]
                                                       M_count_store_q_339
    -------------------------------------------------  ---------------------------
    Total                                      4.707ns (1.371ns logic, 3.336ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack:                  0.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_23 (FF)
  Destination:          M_count_store_q_337 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.707ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.316 - 0.334)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_23 to M_count_store_q_337
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y42.BQ      Tcko                  0.430   tmr/M_ctr_q[24]
                                                       tmr/M_ctr_q_23
    SLICE_X8Y36.A1       net (fanout=4)        1.260   tmr/M_ctr_q[23]
    SLICE_X8Y36.A        Tilo                  0.254   M_count_store_q[383]
                                                       tmr/maxval<27>1_2
    SLICE_X13Y36.A2      net (fanout=6)        1.207   tmr/maxval<27>1_1
    SLICE_X13Y36.A       Tilo                  0.259   M_count_store_q[343]
                                                       tmr/maxval<27>6_10
    SLICE_X9Y38.CE       net (fanout=6)        0.907   maxval<27>69
    SLICE_X9Y38.CLK      Tceck                 0.390   M_count_store_q[339]
                                                       M_count_store_q_337
    -------------------------------------------------  ---------------------------
    Total                                      4.707ns (1.333ns logic, 3.374ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  0.178ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_23 (FF)
  Destination:          M_count_store_q_339 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.699ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.316 - 0.334)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_23 to M_count_store_q_339
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y42.BQ      Tcko                  0.430   tmr/M_ctr_q[24]
                                                       tmr/M_ctr_q_23
    SLICE_X8Y36.A1       net (fanout=4)        1.260   tmr/M_ctr_q[23]
    SLICE_X8Y36.A        Tilo                  0.254   M_count_store_q[383]
                                                       tmr/maxval<27>1_2
    SLICE_X13Y36.A2      net (fanout=6)        1.207   tmr/maxval<27>1_1
    SLICE_X13Y36.A       Tilo                  0.259   M_count_store_q[343]
                                                       tmr/maxval<27>6_10
    SLICE_X9Y38.CE       net (fanout=6)        0.907   maxval<27>69
    SLICE_X9Y38.CLK      Tceck                 0.382   M_count_store_q[339]
                                                       M_count_store_q_339
    -------------------------------------------------  ---------------------------
    Total                                      4.699ns (1.325ns logic, 3.374ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack:                  0.183ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_21 (FF)
  Destination:          M_count_store_q_336 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.690ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.316 - 0.338)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_21 to M_count_store_q_336
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y43.AQ      Tcko                  0.476   tmr/M_ctr_q[18]
                                                       tmr/M_ctr_q_21
    SLICE_X8Y36.A2       net (fanout=4)        1.222   tmr/M_ctr_q[21]
    SLICE_X8Y36.A        Tilo                  0.254   M_count_store_q[383]
                                                       tmr/maxval<27>1_2
    SLICE_X13Y36.A2      net (fanout=6)        1.207   tmr/maxval<27>1_1
    SLICE_X13Y36.A       Tilo                  0.259   M_count_store_q[343]
                                                       tmr/maxval<27>6_10
    SLICE_X9Y38.CE       net (fanout=6)        0.907   maxval<27>69
    SLICE_X9Y38.CLK      Tceck                 0.365   M_count_store_q[339]
                                                       M_count_store_q_336
    -------------------------------------------------  ---------------------------
    Total                                      4.690ns (1.354ns logic, 3.336ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack:                  0.195ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_23 (FF)
  Destination:          M_count_store_q_336 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.682ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.316 - 0.334)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_23 to M_count_store_q_336
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y42.BQ      Tcko                  0.430   tmr/M_ctr_q[24]
                                                       tmr/M_ctr_q_23
    SLICE_X8Y36.A1       net (fanout=4)        1.260   tmr/M_ctr_q[23]
    SLICE_X8Y36.A        Tilo                  0.254   M_count_store_q[383]
                                                       tmr/maxval<27>1_2
    SLICE_X13Y36.A2      net (fanout=6)        1.207   tmr/maxval<27>1_1
    SLICE_X13Y36.A       Tilo                  0.259   M_count_store_q[343]
                                                       tmr/maxval<27>6_10
    SLICE_X9Y38.CE       net (fanout=6)        0.907   maxval<27>69
    SLICE_X9Y38.CLK      Tceck                 0.365   M_count_store_q[339]
                                                       M_count_store_q_336
    -------------------------------------------------  ---------------------------
    Total                                      4.682ns (1.308ns logic, 3.374ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack:                  0.226ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_21 (FF)
  Destination:          M_count_store_q_342 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.615ns (Levels of Logic = 2)
  Clock Path Skew:      -0.054ns (0.596 - 0.650)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_21 to M_count_store_q_342
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y43.AQ      Tcko                  0.476   tmr/M_ctr_q[18]
                                                       tmr/M_ctr_q_21
    SLICE_X8Y36.A2       net (fanout=4)        1.222   tmr/M_ctr_q[21]
    SLICE_X8Y36.A        Tilo                  0.254   M_count_store_q[383]
                                                       tmr/maxval<27>1_2
    SLICE_X13Y36.A2      net (fanout=6)        1.207   tmr/maxval<27>1_1
    SLICE_X13Y36.A       Tilo                  0.259   M_count_store_q[343]
                                                       tmr/maxval<27>6_10
    SLICE_X13Y36.CE      net (fanout=6)        0.789   maxval<27>69
    SLICE_X13Y36.CLK     Tceck                 0.408   M_count_store_q[343]
                                                       M_count_store_q_342
    -------------------------------------------------  ---------------------------
    Total                                      4.615ns (1.397ns logic, 3.218ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack:                  0.238ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_23 (FF)
  Destination:          M_count_store_q_342 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.607ns (Levels of Logic = 2)
  Clock Path Skew:      -0.050ns (0.596 - 0.646)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_23 to M_count_store_q_342
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y42.BQ      Tcko                  0.430   tmr/M_ctr_q[24]
                                                       tmr/M_ctr_q_23
    SLICE_X8Y36.A1       net (fanout=4)        1.260   tmr/M_ctr_q[23]
    SLICE_X8Y36.A        Tilo                  0.254   M_count_store_q[383]
                                                       tmr/maxval<27>1_2
    SLICE_X13Y36.A2      net (fanout=6)        1.207   tmr/maxval<27>1_1
    SLICE_X13Y36.A       Tilo                  0.259   M_count_store_q[343]
                                                       tmr/maxval<27>6_10
    SLICE_X13Y36.CE      net (fanout=6)        0.789   maxval<27>69
    SLICE_X13Y36.CLK     Tceck                 0.408   M_count_store_q[343]
                                                       M_count_store_q_342
    -------------------------------------------------  ---------------------------
    Total                                      4.607ns (1.351ns logic, 3.256ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack:                  0.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_21 (FF)
  Destination:          M_count_store_q_341 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.597ns (Levels of Logic = 2)
  Clock Path Skew:      -0.054ns (0.596 - 0.650)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_21 to M_count_store_q_341
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y43.AQ      Tcko                  0.476   tmr/M_ctr_q[18]
                                                       tmr/M_ctr_q_21
    SLICE_X8Y36.A2       net (fanout=4)        1.222   tmr/M_ctr_q[21]
    SLICE_X8Y36.A        Tilo                  0.254   M_count_store_q[383]
                                                       tmr/maxval<27>1_2
    SLICE_X13Y36.A2      net (fanout=6)        1.207   tmr/maxval<27>1_1
    SLICE_X13Y36.A       Tilo                  0.259   M_count_store_q[343]
                                                       tmr/maxval<27>6_10
    SLICE_X13Y36.CE      net (fanout=6)        0.789   maxval<27>69
    SLICE_X13Y36.CLK     Tceck                 0.390   M_count_store_q[343]
                                                       M_count_store_q_341
    -------------------------------------------------  ---------------------------
    Total                                      4.597ns (1.379ns logic, 3.218ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack:                  0.246ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_25 (FF)
  Destination:          M_count_store_q_338 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.619ns (Levels of Logic = 2)
  Clock Path Skew:      -0.030ns (0.316 - 0.346)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_25 to M_count_store_q_338
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y43.CQ       Tcko                  0.476   tmr/M_ctr_q[26]
                                                       tmr/M_ctr_q_25
    SLICE_X8Y36.A3       net (fanout=4)        1.108   tmr/M_ctr_q[25]
    SLICE_X8Y36.A        Tilo                  0.254   M_count_store_q[383]
                                                       tmr/maxval<27>1_2
    SLICE_X13Y36.A2      net (fanout=6)        1.207   tmr/maxval<27>1_1
    SLICE_X13Y36.A       Tilo                  0.259   M_count_store_q[343]
                                                       tmr/maxval<27>6_10
    SLICE_X9Y38.CE       net (fanout=6)        0.907   maxval<27>69
    SLICE_X9Y38.CLK      Tceck                 0.408   M_count_store_q[339]
                                                       M_count_store_q_338
    -------------------------------------------------  ---------------------------
    Total                                      4.619ns (1.397ns logic, 3.222ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack:                  0.252ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_21 (FF)
  Destination:          M_count_store_q_343 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.589ns (Levels of Logic = 2)
  Clock Path Skew:      -0.054ns (0.596 - 0.650)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_21 to M_count_store_q_343
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y43.AQ      Tcko                  0.476   tmr/M_ctr_q[18]
                                                       tmr/M_ctr_q_21
    SLICE_X8Y36.A2       net (fanout=4)        1.222   tmr/M_ctr_q[21]
    SLICE_X8Y36.A        Tilo                  0.254   M_count_store_q[383]
                                                       tmr/maxval<27>1_2
    SLICE_X13Y36.A2      net (fanout=6)        1.207   tmr/maxval<27>1_1
    SLICE_X13Y36.A       Tilo                  0.259   M_count_store_q[343]
                                                       tmr/maxval<27>6_10
    SLICE_X13Y36.CE      net (fanout=6)        0.789   maxval<27>69
    SLICE_X13Y36.CLK     Tceck                 0.382   M_count_store_q[343]
                                                       M_count_store_q_343
    -------------------------------------------------  ---------------------------
    Total                                      4.589ns (1.371ns logic, 3.218ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack:                  0.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_23 (FF)
  Destination:          M_count_store_q_341 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.589ns (Levels of Logic = 2)
  Clock Path Skew:      -0.050ns (0.596 - 0.646)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_23 to M_count_store_q_341
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y42.BQ      Tcko                  0.430   tmr/M_ctr_q[24]
                                                       tmr/M_ctr_q_23
    SLICE_X8Y36.A1       net (fanout=4)        1.260   tmr/M_ctr_q[23]
    SLICE_X8Y36.A        Tilo                  0.254   M_count_store_q[383]
                                                       tmr/maxval<27>1_2
    SLICE_X13Y36.A2      net (fanout=6)        1.207   tmr/maxval<27>1_1
    SLICE_X13Y36.A       Tilo                  0.259   M_count_store_q[343]
                                                       tmr/maxval<27>6_10
    SLICE_X13Y36.CE      net (fanout=6)        0.789   maxval<27>69
    SLICE_X13Y36.CLK     Tceck                 0.390   M_count_store_q[343]
                                                       M_count_store_q_341
    -------------------------------------------------  ---------------------------
    Total                                      4.589ns (1.333ns logic, 3.256ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack:                  0.264ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_23 (FF)
  Destination:          M_count_store_q_343 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.581ns (Levels of Logic = 2)
  Clock Path Skew:      -0.050ns (0.596 - 0.646)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_23 to M_count_store_q_343
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y42.BQ      Tcko                  0.430   tmr/M_ctr_q[24]
                                                       tmr/M_ctr_q_23
    SLICE_X8Y36.A1       net (fanout=4)        1.260   tmr/M_ctr_q[23]
    SLICE_X8Y36.A        Tilo                  0.254   M_count_store_q[383]
                                                       tmr/maxval<27>1_2
    SLICE_X13Y36.A2      net (fanout=6)        1.207   tmr/maxval<27>1_1
    SLICE_X13Y36.A       Tilo                  0.259   M_count_store_q[343]
                                                       tmr/maxval<27>6_10
    SLICE_X13Y36.CE      net (fanout=6)        0.789   maxval<27>69
    SLICE_X13Y36.CLK     Tceck                 0.382   M_count_store_q[343]
                                                       M_count_store_q_343
    -------------------------------------------------  ---------------------------
    Total                                      4.581ns (1.325ns logic, 3.256ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack:                  0.264ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_25 (FF)
  Destination:          M_count_store_q_337 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.601ns (Levels of Logic = 2)
  Clock Path Skew:      -0.030ns (0.316 - 0.346)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_25 to M_count_store_q_337
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y43.CQ       Tcko                  0.476   tmr/M_ctr_q[26]
                                                       tmr/M_ctr_q_25
    SLICE_X8Y36.A3       net (fanout=4)        1.108   tmr/M_ctr_q[25]
    SLICE_X8Y36.A        Tilo                  0.254   M_count_store_q[383]
                                                       tmr/maxval<27>1_2
    SLICE_X13Y36.A2      net (fanout=6)        1.207   tmr/maxval<27>1_1
    SLICE_X13Y36.A       Tilo                  0.259   M_count_store_q[343]
                                                       tmr/maxval<27>6_10
    SLICE_X9Y38.CE       net (fanout=6)        0.907   maxval<27>69
    SLICE_X9Y38.CLK      Tceck                 0.390   M_count_store_q[339]
                                                       M_count_store_q_337
    -------------------------------------------------  ---------------------------
    Total                                      4.601ns (1.379ns logic, 3.222ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack:                  0.269ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_21 (FF)
  Destination:          M_count_store_q_340 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.572ns (Levels of Logic = 2)
  Clock Path Skew:      -0.054ns (0.596 - 0.650)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_21 to M_count_store_q_340
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y43.AQ      Tcko                  0.476   tmr/M_ctr_q[18]
                                                       tmr/M_ctr_q_21
    SLICE_X8Y36.A2       net (fanout=4)        1.222   tmr/M_ctr_q[21]
    SLICE_X8Y36.A        Tilo                  0.254   M_count_store_q[383]
                                                       tmr/maxval<27>1_2
    SLICE_X13Y36.A2      net (fanout=6)        1.207   tmr/maxval<27>1_1
    SLICE_X13Y36.A       Tilo                  0.259   M_count_store_q[343]
                                                       tmr/maxval<27>6_10
    SLICE_X13Y36.CE      net (fanout=6)        0.789   maxval<27>69
    SLICE_X13Y36.CLK     Tceck                 0.365   M_count_store_q[343]
                                                       M_count_store_q_340
    -------------------------------------------------  ---------------------------
    Total                                      4.572ns (1.354ns logic, 3.218ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack:                  0.272ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_25 (FF)
  Destination:          M_count_store_q_339 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.593ns (Levels of Logic = 2)
  Clock Path Skew:      -0.030ns (0.316 - 0.346)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_25 to M_count_store_q_339
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y43.CQ       Tcko                  0.476   tmr/M_ctr_q[26]
                                                       tmr/M_ctr_q_25
    SLICE_X8Y36.A3       net (fanout=4)        1.108   tmr/M_ctr_q[25]
    SLICE_X8Y36.A        Tilo                  0.254   M_count_store_q[383]
                                                       tmr/maxval<27>1_2
    SLICE_X13Y36.A2      net (fanout=6)        1.207   tmr/maxval<27>1_1
    SLICE_X13Y36.A       Tilo                  0.259   M_count_store_q[343]
                                                       tmr/maxval<27>6_10
    SLICE_X9Y38.CE       net (fanout=6)        0.907   maxval<27>69
    SLICE_X9Y38.CLK      Tceck                 0.382   M_count_store_q[339]
                                                       M_count_store_q_339
    -------------------------------------------------  ---------------------------
    Total                                      4.593ns (1.371ns logic, 3.222ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack:                  0.272ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/spi_slave/M_sck_reg_q_0 (FF)
  Destination:          avr/spi_slave/M_data_q_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.013ns (Levels of Logic = 2)
  Clock Path Skew:      -0.610ns (0.324 - 0.934)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/spi_slave/M_sck_reg_q_0 to avr/spi_slave/M_data_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y0.Q4       Tickq                 1.778   avr/spi_slave/M_sck_reg_q[0]
                                                       avr/spi_slave/M_sck_reg_q_0
    SLICE_X7Y10.C5       net (fanout=5)        1.255   avr/spi_slave/M_sck_reg_q[0]
    SLICE_X7Y10.C        Tilo                  0.259   avr/spi_slave/M_data_q[0]
                                                       avr/spi_slave/_n0081_inv1
    SLICE_X7Y10.B6       net (fanout=1)        0.348   avr/spi_slave/_n0081_inv
    SLICE_X7Y10.CLK      Tas                   0.373   avr/spi_slave/M_data_q[0]
                                                       avr/spi_slave/M_data_q_0_glue_set
                                                       avr/spi_slave/M_data_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.013ns (2.410ns logic, 1.603ns route)
                                                       (60.1% logic, 39.9% route)

--------------------------------------------------------------------------------
Slack:                  0.278ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_4 (FF)
  Destination:          compACD/M_event_counts_q_26 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.622ns (Levels of Logic = 2)
  Clock Path Skew:      0.005ns (0.335 - 0.330)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_4 to compACD/M_event_counts_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y40.BQ       Tcko                  0.430   tmr/M_ctr_q[6]
                                                       tmr/M_ctr_q_4
    SLICE_X11Y41.A1      net (fanout=4)        0.800   tmr/M_ctr_q[4]
    SLICE_X11Y41.A       Tilo                  0.259   M_count_store_q[235]
                                                       tmr/maxval<27>3_2
    SLICE_X3Y46.C2       net (fanout=11)       1.640   maxval<27>3_1
    SLICE_X3Y46.C        Tilo                  0.259   M_compBCD_ctrval[11]
                                                       compACD/_n0050_inv1
    SLICE_X5Y47.CE       net (fanout=25)       0.826   compACD/_n0050_inv
    SLICE_X5Y47.CLK      Tceck                 0.408   M_compACD_ctrval[26]
                                                       compACD/M_event_counts_q_26
    -------------------------------------------------  ---------------------------
    Total                                      4.622ns (1.356ns logic, 3.266ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack:                  0.281ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_23 (FF)
  Destination:          M_count_store_q_340 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.564ns (Levels of Logic = 2)
  Clock Path Skew:      -0.050ns (0.596 - 0.646)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_23 to M_count_store_q_340
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y42.BQ      Tcko                  0.430   tmr/M_ctr_q[24]
                                                       tmr/M_ctr_q_23
    SLICE_X8Y36.A1       net (fanout=4)        1.260   tmr/M_ctr_q[23]
    SLICE_X8Y36.A        Tilo                  0.254   M_count_store_q[383]
                                                       tmr/maxval<27>1_2
    SLICE_X13Y36.A2      net (fanout=6)        1.207   tmr/maxval<27>1_1
    SLICE_X13Y36.A       Tilo                  0.259   M_count_store_q[343]
                                                       tmr/maxval<27>6_10
    SLICE_X13Y36.CE      net (fanout=6)        0.789   maxval<27>69
    SLICE_X13Y36.CLK     Tceck                 0.365   M_count_store_q[343]
                                                       M_count_store_q_340
    -------------------------------------------------  ---------------------------
    Total                                      4.564ns (1.308ns logic, 3.256ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack:                  0.285ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dupC/sync_gen_0[0].sync/M_pipe_q_0 (FF)
  Destination:          dupC/M_state_q (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.989ns (Levels of Logic = 1)
  Clock Path Skew:      -0.621ns (0.718 - 1.339)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dupC/sync_gen_0[0].sync/M_pipe_q_0 to dupC/M_state_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y31.Q4      Tickq                 1.778   dupC/M_sync_out
                                                       dupC/sync_gen_0[0].sync/M_pipe_q_0
    SLICE_X9Y44.B4       net (fanout=2)        1.947   dupC/M_sync_out
    SLICE_X9Y44.CLK      Tas                   0.264   M_compCD_ctrval[14]
                                                       dupC/M_state_q_glue_set
                                                       dupC/M_state_q
    -------------------------------------------------  ---------------------------
    Total                                      3.989ns (2.042ns logic, 1.947ns route)
                                                       (51.2% logic, 48.8% route)

--------------------------------------------------------------------------------
Slack:                  0.288ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_21 (FF)
  Destination:          M_count_store_q_328 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.594ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.325 - 0.338)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_21 to M_count_store_q_328
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y43.AQ      Tcko                  0.476   tmr/M_ctr_q[18]
                                                       tmr/M_ctr_q_21
    SLICE_X8Y36.A2       net (fanout=4)        1.222   tmr/M_ctr_q[21]
    SLICE_X8Y36.A        Tilo                  0.254   M_count_store_q[383]
                                                       tmr/maxval<27>1_2
    SLICE_X13Y36.A2      net (fanout=6)        1.207   tmr/maxval<27>1_1
    SLICE_X13Y36.A       Tilo                  0.259   M_count_store_q[343]
                                                       tmr/maxval<27>6_10
    SLICE_X8Y35.CE       net (fanout=6)        0.863   maxval<27>69
    SLICE_X8Y35.CLK      Tceck                 0.313   M_count_store_q[331]
                                                       M_count_store_q_328
    -------------------------------------------------  ---------------------------
    Total                                      4.594ns (1.302ns logic, 3.292ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  0.289ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_25 (FF)
  Destination:          M_count_store_q_336 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.576ns (Levels of Logic = 2)
  Clock Path Skew:      -0.030ns (0.316 - 0.346)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_25 to M_count_store_q_336
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y43.CQ       Tcko                  0.476   tmr/M_ctr_q[26]
                                                       tmr/M_ctr_q_25
    SLICE_X8Y36.A3       net (fanout=4)        1.108   tmr/M_ctr_q[25]
    SLICE_X8Y36.A        Tilo                  0.254   M_count_store_q[383]
                                                       tmr/maxval<27>1_2
    SLICE_X13Y36.A2      net (fanout=6)        1.207   tmr/maxval<27>1_1
    SLICE_X13Y36.A       Tilo                  0.259   M_count_store_q[343]
                                                       tmr/maxval<27>6_10
    SLICE_X9Y38.CE       net (fanout=6)        0.907   maxval<27>69
    SLICE_X9Y38.CLK      Tceck                 0.365   M_count_store_q[339]
                                                       M_count_store_q_336
    -------------------------------------------------  ---------------------------
    Total                                      4.576ns (1.354ns logic, 3.222ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack:                  0.296ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_4 (FF)
  Destination:          compACD/M_event_counts_q_25 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.604ns (Levels of Logic = 2)
  Clock Path Skew:      0.005ns (0.335 - 0.330)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_4 to compACD/M_event_counts_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y40.BQ       Tcko                  0.430   tmr/M_ctr_q[6]
                                                       tmr/M_ctr_q_4
    SLICE_X11Y41.A1      net (fanout=4)        0.800   tmr/M_ctr_q[4]
    SLICE_X11Y41.A       Tilo                  0.259   M_count_store_q[235]
                                                       tmr/maxval<27>3_2
    SLICE_X3Y46.C2       net (fanout=11)       1.640   maxval<27>3_1
    SLICE_X3Y46.C        Tilo                  0.259   M_compBCD_ctrval[11]
                                                       compACD/_n0050_inv1
    SLICE_X5Y47.CE       net (fanout=25)       0.826   compACD/_n0050_inv
    SLICE_X5Y47.CLK      Tceck                 0.390   M_compACD_ctrval[26]
                                                       compACD/M_event_counts_q_25
    -------------------------------------------------  ---------------------------
    Total                                      4.604ns (1.338ns logic, 3.266ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack:                  0.300ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_23 (FF)
  Destination:          M_count_store_q_328 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.586ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.325 - 0.334)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_23 to M_count_store_q_328
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y42.BQ      Tcko                  0.430   tmr/M_ctr_q[24]
                                                       tmr/M_ctr_q_23
    SLICE_X8Y36.A1       net (fanout=4)        1.260   tmr/M_ctr_q[23]
    SLICE_X8Y36.A        Tilo                  0.254   M_count_store_q[383]
                                                       tmr/maxval<27>1_2
    SLICE_X13Y36.A2      net (fanout=6)        1.207   tmr/maxval<27>1_1
    SLICE_X13Y36.A       Tilo                  0.259   M_count_store_q[343]
                                                       tmr/maxval<27>6_10
    SLICE_X8Y35.CE       net (fanout=6)        0.863   maxval<27>69
    SLICE_X8Y35.CLK      Tceck                 0.313   M_count_store_q[331]
                                                       M_count_store_q_328
    -------------------------------------------------  ---------------------------
    Total                                      4.586ns (1.256ns logic, 3.330ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  0.305ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/uart_rx/M_rxd_q (FF)
  Destination:          avr/uart_rx/M_savedData_q_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.919ns (Levels of Logic = 1)
  Clock Path Skew:      -0.671ns (0.591 - 1.262)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/uart_rx/M_rxd_q to avr/uart_rx/M_savedData_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X7Y2.Q4       Tickq                 1.778   avr/uart_rx/M_rxd_q
                                                       avr/uart_rx/M_rxd_q
    SLICE_X17Y22.D5      net (fanout=3)        1.877   avr/uart_rx/M_rxd_q
    SLICE_X17Y22.CLK     Tas                   0.264   M_avr_rx_data[3]
                                                       avr/uart_rx/M_rxd_q_rt
                                                       avr/uart_rx/M_savedData_q_7
    -------------------------------------------------  ---------------------------
    Total                                      3.919ns (2.042ns logic, 1.877ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_fast_clkout1 = PERIOD TIMEGRP "fast_clkout1" TS_clk * 4 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: fast/clkout2_buf/I0
  Logical resource: fast/clkout2_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: fast/clkout1
--------------------------------------------------------------------------------
Slack: 2.751ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_txReg_q/CLK0
  Logical resource: avr/uart_tx/M_txReg_q/CK0
  Location pin: OLOGIC_X9Y0.CLK0
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 3.134ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: avr/spi_slave/M_sck_reg_q[0]/CLK0
  Logical resource: avr/spi_slave/M_sck_reg_q_0/CLK0
  Location pin: ILOGIC_X2Y0.CLK0
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 3.134ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: avr/uart_rx/M_rxd_q/CLK0
  Logical resource: avr/uart_rx/M_rxd_q/CLK0
  Location pin: ILOGIC_X7Y2.CLK0
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 3.134ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: spi_ss_IBUF/CLK0
  Logical resource: avr/spi_slave/M_ss_reg_q/CLK0
  Location pin: ILOGIC_X3Y1.CLK0
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 3.134ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: dupA/M_sync_out/CLK0
  Logical resource: dupA/sync_gen_0[0].sync/M_pipe_q_0/CLK0
  Location pin: ILOGIC_X2Y63.CLK0
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 3.134ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: dupB/M_sync_out/CLK0
  Logical resource: dupB/sync_gen_0[0].sync/M_pipe_q_0/CLK0
  Location pin: ILOGIC_X0Y49.CLK0
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 3.134ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: dupC/M_sync_out/CLK0
  Logical resource: dupC/sync_gen_0[0].sync/M_pipe_q_0/CLK0
  Location pin: ILOGIC_X0Y31.CLK0
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 3.134ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: dupD/M_sync_out/CLK0
  Logical resource: dupD/sync_gen_0[0].sync/M_pipe_q_0/CLK0
  Location pin: ILOGIC_X0Y5.CLK0
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 3.601ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: avr/M_busy_q/CLK
  Logical resource: avr/Mshreg_M_block_q_2/CLK
  Location pin: SLICE_X12Y20.CLK
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_dupD_out/CLK
  Logical resource: dupD/M_state_q/CK
  Location pin: SLICE_X0Y27.CLK
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: M_dupD_out/SR
  Logical resource: dupD/M_state_q/SR
  Location pin: SLICE_X0Y27.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_pins_q[3]/CLK
  Logical resource: M_pins_q_3/CK
  Location pin: SLICE_X0Y40.CLK
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_compACD_ctrval[3]/CLK
  Logical resource: compACD/M_event_counts_q_3/CK
  Location pin: SLICE_X0Y43.CLK
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_compABD_ctrval[2]/CLK
  Logical resource: compABD/M_event_counts_q_2/CK
  Location pin: SLICE_X4Y31.CLK
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_compABD_ctrval[4]/CLK
  Logical resource: compABD/M_event_counts_q_4/CK
  Location pin: SLICE_X4Y32.CLK
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_compABD_ctrval[3]/CLK
  Logical resource: compABD/M_event_counts_q_0/CK
  Location pin: SLICE_X4Y33.CLK
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_compABD_ctrval[3]/CLK
  Logical resource: compABD/M_event_counts_q_3/CK
  Location pin: SLICE_X4Y33.CLK
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_compBD_ctrval[2]/CLK
  Logical resource: compBD/M_event_counts_q_0/CK
  Location pin: SLICE_X4Y34.CLK
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_compBD_ctrval[2]/CLK
  Logical resource: compBD/M_event_counts_q_1/CK
  Location pin: SLICE_X4Y34.CLK
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_compBD_ctrval[2]/CLK
  Logical resource: compBD/M_event_counts_q_2/CK
  Location pin: SLICE_X4Y34.CLK
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_compABD_ctrval[21]/CLK
  Logical resource: compBD/M_event_counts_q_4/CK
  Location pin: SLICE_X4Y35.CLK
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_compABD_ctrval[21]/CLK
  Logical resource: compABD/M_event_counts_q_20/CK
  Location pin: SLICE_X4Y35.CLK
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_compABD_ctrval[21]/CLK
  Logical resource: compABD/M_event_counts_q_21/CK
  Location pin: SLICE_X4Y35.CLK
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_compBC_ctrval[11]/CLK
  Logical resource: compBD/M_event_counts_q_5/CK
  Location pin: SLICE_X4Y36.CLK
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_compBC_ctrval[11]/CLK
  Logical resource: compBC/M_event_counts_q_10/CK
  Location pin: SLICE_X4Y36.CLK
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_compBC_ctrval[11]/CLK
  Logical resource: compBC/M_event_counts_q_11/CK
  Location pin: SLICE_X4Y36.CLK
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_count_store_q[254]/CLK
  Logical resource: M_count_store_q_252/CK
  Location pin: SLICE_X4Y37.CLK
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_count_store_q[254]/CLK
  Logical resource: M_count_store_q_253/CK
  Location pin: SLICE_X4Y37.CLK
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_count_store_q[254]/CLK
  Logical resource: M_count_store_q_254/CK
  Location pin: SLICE_X4Y37.CLK
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk                         |     20.000ns|      5.000ns|     21.428ns|            0|            1|            0|        39881|
| TS_fast_clkout1               |      5.000ns|      5.357ns|          N/A|            1|            0|        39881|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.357|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 1  Score: 357  (Setup/Max: 357, Hold: 0)

Constraints cover 39881 paths, 0 nets, and 6149 connections

Design statistics:
   Minimum period:   5.357ns{1}   (Maximum frequency: 186.672MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Nov 02 14:08:39 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 240 MB



