{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1712917400368 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1712917400368 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 12 17:23:16 2024 " "Processing started: Fri Apr 12 17:23:16 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1712917400368 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1712917400368 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off equalizer -c equalizer " "Command: quartus_map --read_settings_files=on --write_settings_files=off equalizer -c equalizer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1712917400368 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1712917401258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/luan1/onedrive/desktop/tks/lab/lab4/code/top_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/luan1/onedrive/desktop/tks/lab/lab4/code/top_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_module " "Found entity 1: top_module" {  } { { "../../Code/top_module.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab4/Code/top_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712917401321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712917401321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/luan1/onedrive/desktop/tks/lab/lab4/code/tapped_delay_block.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/luan1/onedrive/desktop/tks/lab/lab4/code/tapped_delay_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 tapped_delay_block " "Found entity 1: tapped_delay_block" {  } { { "../../Code/tapped_delay_block.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab4/Code/tapped_delay_block.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712917401337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712917401337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/luan1/onedrive/desktop/tks/lab/lab4/code/fir_n.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/luan1/onedrive/desktop/tks/lab/lab4/code/fir_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 fir_n " "Found entity 1: fir_n" {  } { { "../../Code/fir_n.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab4/Code/fir_n.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712917401337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712917401337 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "top_module top_module.v(58) " "Verilog HDL Parameter Declaration warning at top_module.v(58): Parameter Declaration in module \"top_module\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../Code/top_module.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab4/Code/top_module.v" 58 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1712917401337 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "DELAYS_2 top_module.v(124) " "Verilog HDL error at top_module.v(124): object \"DELAYS_2\" is not declared" {  } { { "../../Code/top_module.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab4/Code/top_module.v" 124 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1712917401337 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "top_module top_module.v(124) " "Verilog HDL Parameter Declaration warning at top_module.v(124): Parameter Declaration in module \"top_module\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../Code/top_module.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab4/Code/top_module.v" 124 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1712917401337 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "DELAYS_3 top_module.v(190) " "Verilog HDL error at top_module.v(190): object \"DELAYS_3\" is not declared" {  } { { "../../Code/top_module.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab4/Code/top_module.v" 190 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1712917401337 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "top_module top_module.v(190) " "Verilog HDL Parameter Declaration warning at top_module.v(190): Parameter Declaration in module \"top_module\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../Code/top_module.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab4/Code/top_module.v" 190 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1712917401337 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "DELAYS_4 top_module.v(256) " "Verilog HDL error at top_module.v(256): object \"DELAYS_4\" is not declared" {  } { { "../../Code/top_module.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab4/Code/top_module.v" 256 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1712917401337 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "top_module top_module.v(256) " "Verilog HDL Parameter Declaration warning at top_module.v(256): Parameter Declaration in module \"top_module\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../Code/top_module.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab4/Code/top_module.v" 256 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1712917401337 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "DELAYS_5 top_module.v(322) " "Verilog HDL error at top_module.v(322): object \"DELAYS_5\" is not declared" {  } { { "../../Code/top_module.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab4/Code/top_module.v" 322 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1712917401337 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "top_module top_module.v(322) " "Verilog HDL Parameter Declaration warning at top_module.v(322): Parameter Declaration in module \"top_module\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../Code/top_module.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab4/Code/top_module.v" 322 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1712917401337 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "DELAYS_6 top_module.v(388) " "Verilog HDL error at top_module.v(388): object \"DELAYS_6\" is not declared" {  } { { "../../Code/top_module.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab4/Code/top_module.v" 388 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1712917401337 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "top_module top_module.v(388) " "Verilog HDL Parameter Declaration warning at top_module.v(388): Parameter Declaration in module \"top_module\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../Code/top_module.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab4/Code/top_module.v" 388 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1712917401337 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "DELAYS_7 top_module.v(454) " "Verilog HDL error at top_module.v(454): object \"DELAYS_7\" is not declared" {  } { { "../../Code/top_module.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab4/Code/top_module.v" 454 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1712917401337 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "top_module top_module.v(454) " "Verilog HDL Parameter Declaration warning at top_module.v(454): Parameter Declaration in module \"top_module\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../Code/top_module.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab4/Code/top_module.v" 454 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1712917401337 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "DELAYS_8 top_module.v(520) " "Verilog HDL error at top_module.v(520): object \"DELAYS_8\" is not declared" {  } { { "../../Code/top_module.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab4/Code/top_module.v" 520 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1712917401337 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "top_module top_module.v(520) " "Verilog HDL Parameter Declaration warning at top_module.v(520): Parameter Declaration in module \"top_module\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../Code/top_module.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab4/Code/top_module.v" 520 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1712917401337 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "DELAYS top_module.v(586) " "Verilog HDL error at top_module.v(586): object \"DELAYS\" is not declared" {  } { { "../../Code/top_module.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab4/Code/top_module.v" 586 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1712917401337 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "DELAYS top_module.v(596) " "Verilog HDL error at top_module.v(596): object \"DELAYS\" is not declared" {  } { { "../../Code/top_module.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab4/Code/top_module.v" 596 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1712917401352 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "DELAYS top_module.v(606) " "Verilog HDL error at top_module.v(606): object \"DELAYS\" is not declared" {  } { { "../../Code/top_module.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab4/Code/top_module.v" 606 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1712917401352 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "DELAYS top_module.v(616) " "Verilog HDL error at top_module.v(616): object \"DELAYS\" is not declared" {  } { { "../../Code/top_module.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab4/Code/top_module.v" 616 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1712917401352 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "DELAYS top_module.v(626) " "Verilog HDL error at top_module.v(626): object \"DELAYS\" is not declared" {  } { { "../../Code/top_module.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab4/Code/top_module.v" 626 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1712917401352 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "DELAYS top_module.v(636) " "Verilog HDL error at top_module.v(636): object \"DELAYS\" is not declared" {  } { { "../../Code/top_module.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab4/Code/top_module.v" 636 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1712917401352 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "DELAYS top_module.v(646) " "Verilog HDL error at top_module.v(646): object \"DELAYS\" is not declared" {  } { { "../../Code/top_module.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab4/Code/top_module.v" 646 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1712917401352 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "DELAYS top_module.v(656) " "Verilog HDL error at top_module.v(656): object \"DELAYS\" is not declared" {  } { { "../../Code/top_module.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab4/Code/top_module.v" 656 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1712917401352 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 15 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 15 errors, 9 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4564 " "Peak virtual memory: 4564 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1712917401446 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Apr 12 17:23:21 2024 " "Processing ended: Fri Apr 12 17:23:21 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1712917401446 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1712917401446 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1712917401446 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1712917401446 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 17 s 9 s " "Quartus II Full Compilation was unsuccessful. 17 errors, 9 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1712917402134 ""}
