Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4.1 (win64) Build 2117270 Tue Jan 30 15:32:00 MST 2018
| Date         : Thu Jun 13 14:24:41 2019
| Host         : funda4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file interconnection_timing_summary_routed.rpt -rpx interconnection_timing_summary_routed.rpx -warn_on_violation
| Design       : interconnection
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: controladorDatos/mode_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: controladorDatos/pala/frecuency_divider/shovClk_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: datosUart/rx_busy_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: datos_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: datos_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: datos_reg[2]/Q (HIGH)

 There are 59 register/latch pins with no clock driven by root clock pin: div_1Mhz/clk_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 179 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.457        0.000                      0                   65        0.255        0.000                      0                   65        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.457        0.000                      0                   65        0.255        0.000                      0                   65        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.457ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.255ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.457ns  (required time - arrival time)
  Source:                 div_1Mhz/cont_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_1Mhz/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.290ns  (logic 3.861ns (61.383%)  route 2.429ns (38.617%))
  Logic Levels:           13  (CARRY4=11 LUT3=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.558     5.079    div_1Mhz/clk_IBUF_BUFG
    SLICE_X33Y34         FDRE                                         r  div_1Mhz/cont_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  div_1Mhz/cont_reg[2]/Q
                         net (fo=1, routed)           0.480     6.016    div_1Mhz/cont_reg_n_0_[2]
    SLICE_X33Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.690 r  div_1Mhz/cont2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.690    div_1Mhz/cont2_carry_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.804 r  div_1Mhz/cont2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.804    div_1Mhz/cont2_carry__0_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.918 r  div_1Mhz/cont2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.918    div_1Mhz/cont2_carry__1_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.032 r  div_1Mhz/cont2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.032    div_1Mhz/cont2_carry__2_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     7.288 f  div_1Mhz/cont2_carry__3/O[2]
                         net (fo=3, routed)           1.083     8.370    div_1Mhz/cont2_carry__3_n_5
    SLICE_X32Y38         LUT3 (Prop_lut3_I1_O)        0.302     8.672 r  div_1Mhz/cont1_carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.672    div_1Mhz/cont1_carry__0_i_2_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.070 r  div_1Mhz/cont1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.070    div_1Mhz/cont1_carry__0_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.298 r  div_1Mhz/cont1_carry__1/CO[2]
                         net (fo=51, routed)          0.866    10.164    div_1Mhz/cont1_carry__1_n_1
    SLICE_X31Y36         LUT3 (Prop_lut3_I1_O)        0.313    10.477 r  div_1Mhz/clk_out0_carry_i_5/O
                         net (fo=1, routed)           0.000    10.477    div_1Mhz/clk_out0_carry_i_5_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.027 r  div_1Mhz/clk_out0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.027    div_1Mhz/clk_out0_carry_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.141 r  div_1Mhz/clk_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.141    div_1Mhz/clk_out0_carry__0_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.255 r  div_1Mhz/clk_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.255    div_1Mhz/clk_out0_carry__1_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.369 r  div_1Mhz/clk_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.369    div_1Mhz/clk_out0_carry__2_n_0
    SLICE_X31Y39         FDRE                                         r  div_1Mhz/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.443    14.784    div_1Mhz/clk_IBUF_BUFG
    SLICE_X31Y39         FDRE                                         r  div_1Mhz/clk_out_reg/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X31Y39         FDRE (Setup_fdre_C_D)       -0.198    14.826    div_1Mhz/clk_out_reg
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                         -11.369    
  -------------------------------------------------------------------
                         slack                                  3.457    

Slack (MET) :             3.946ns  (required time - arrival time)
  Source:                 div_1Mhz/cont_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_1Mhz/cont_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.381ns  (logic 2.656ns (49.356%)  route 2.725ns (50.644%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.558     5.079    div_1Mhz/clk_IBUF_BUFG
    SLICE_X33Y34         FDRE                                         r  div_1Mhz/cont_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  div_1Mhz/cont_reg[2]/Q
                         net (fo=1, routed)           0.480     6.016    div_1Mhz/cont_reg_n_0_[2]
    SLICE_X33Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.690 r  div_1Mhz/cont2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.690    div_1Mhz/cont2_carry_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.804 r  div_1Mhz/cont2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.804    div_1Mhz/cont2_carry__0_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.918 r  div_1Mhz/cont2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.918    div_1Mhz/cont2_carry__1_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.032 r  div_1Mhz/cont2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.032    div_1Mhz/cont2_carry__2_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     7.288 f  div_1Mhz/cont2_carry__3/O[2]
                         net (fo=3, routed)           1.083     8.370    div_1Mhz/cont2_carry__3_n_5
    SLICE_X32Y38         LUT3 (Prop_lut3_I1_O)        0.302     8.672 r  div_1Mhz/cont1_carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.672    div_1Mhz/cont1_carry__0_i_2_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.070 r  div_1Mhz/cont1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.070    div_1Mhz/cont1_carry__0_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.298 r  div_1Mhz/cont1_carry__1/CO[2]
                         net (fo=51, routed)          1.162    10.461    div_1Mhz/cont1_carry__1_n_1
    SLICE_X33Y41         FDRE                                         r  div_1Mhz/cont_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.444    14.785    div_1Mhz/clk_IBUF_BUFG
    SLICE_X33Y41         FDRE                                         r  div_1Mhz/cont_reg[29]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X33Y41         FDRE (Setup_fdre_C_R)       -0.618    14.407    div_1Mhz/cont_reg[29]
  -------------------------------------------------------------------
                         required time                         14.407    
                         arrival time                         -10.461    
  -------------------------------------------------------------------
                         slack                                  3.946    

Slack (MET) :             3.946ns  (required time - arrival time)
  Source:                 div_1Mhz/cont_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_1Mhz/cont_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.381ns  (logic 2.656ns (49.356%)  route 2.725ns (50.644%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.558     5.079    div_1Mhz/clk_IBUF_BUFG
    SLICE_X33Y34         FDRE                                         r  div_1Mhz/cont_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  div_1Mhz/cont_reg[2]/Q
                         net (fo=1, routed)           0.480     6.016    div_1Mhz/cont_reg_n_0_[2]
    SLICE_X33Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.690 r  div_1Mhz/cont2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.690    div_1Mhz/cont2_carry_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.804 r  div_1Mhz/cont2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.804    div_1Mhz/cont2_carry__0_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.918 r  div_1Mhz/cont2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.918    div_1Mhz/cont2_carry__1_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.032 r  div_1Mhz/cont2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.032    div_1Mhz/cont2_carry__2_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     7.288 f  div_1Mhz/cont2_carry__3/O[2]
                         net (fo=3, routed)           1.083     8.370    div_1Mhz/cont2_carry__3_n_5
    SLICE_X32Y38         LUT3 (Prop_lut3_I1_O)        0.302     8.672 r  div_1Mhz/cont1_carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.672    div_1Mhz/cont1_carry__0_i_2_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.070 r  div_1Mhz/cont1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.070    div_1Mhz/cont1_carry__0_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.298 r  div_1Mhz/cont1_carry__1/CO[2]
                         net (fo=51, routed)          1.162    10.461    div_1Mhz/cont1_carry__1_n_1
    SLICE_X33Y41         FDRE                                         r  div_1Mhz/cont_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.444    14.785    div_1Mhz/clk_IBUF_BUFG
    SLICE_X33Y41         FDRE                                         r  div_1Mhz/cont_reg[30]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X33Y41         FDRE (Setup_fdre_C_R)       -0.618    14.407    div_1Mhz/cont_reg[30]
  -------------------------------------------------------------------
                         required time                         14.407    
                         arrival time                         -10.461    
  -------------------------------------------------------------------
                         slack                                  3.946    

Slack (MET) :             3.946ns  (required time - arrival time)
  Source:                 div_1Mhz/cont_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_1Mhz/cont_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.381ns  (logic 2.656ns (49.356%)  route 2.725ns (50.644%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.558     5.079    div_1Mhz/clk_IBUF_BUFG
    SLICE_X33Y34         FDRE                                         r  div_1Mhz/cont_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  div_1Mhz/cont_reg[2]/Q
                         net (fo=1, routed)           0.480     6.016    div_1Mhz/cont_reg_n_0_[2]
    SLICE_X33Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.690 r  div_1Mhz/cont2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.690    div_1Mhz/cont2_carry_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.804 r  div_1Mhz/cont2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.804    div_1Mhz/cont2_carry__0_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.918 r  div_1Mhz/cont2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.918    div_1Mhz/cont2_carry__1_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.032 r  div_1Mhz/cont2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.032    div_1Mhz/cont2_carry__2_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     7.288 f  div_1Mhz/cont2_carry__3/O[2]
                         net (fo=3, routed)           1.083     8.370    div_1Mhz/cont2_carry__3_n_5
    SLICE_X32Y38         LUT3 (Prop_lut3_I1_O)        0.302     8.672 r  div_1Mhz/cont1_carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.672    div_1Mhz/cont1_carry__0_i_2_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.070 r  div_1Mhz/cont1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.070    div_1Mhz/cont1_carry__0_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.298 r  div_1Mhz/cont1_carry__1/CO[2]
                         net (fo=51, routed)          1.162    10.461    div_1Mhz/cont1_carry__1_n_1
    SLICE_X33Y41         FDRE                                         r  div_1Mhz/cont_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.444    14.785    div_1Mhz/clk_IBUF_BUFG
    SLICE_X33Y41         FDRE                                         r  div_1Mhz/cont_reg[31]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X33Y41         FDRE (Setup_fdre_C_R)       -0.618    14.407    div_1Mhz/cont_reg[31]
  -------------------------------------------------------------------
                         required time                         14.407    
                         arrival time                         -10.461    
  -------------------------------------------------------------------
                         slack                                  3.946    

Slack (MET) :             4.084ns  (required time - arrival time)
  Source:                 div_1Mhz/cont_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_1Mhz/cont_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.243ns  (logic 2.656ns (50.659%)  route 2.587ns (49.341%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.558     5.079    div_1Mhz/clk_IBUF_BUFG
    SLICE_X33Y34         FDRE                                         r  div_1Mhz/cont_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  div_1Mhz/cont_reg[2]/Q
                         net (fo=1, routed)           0.480     6.016    div_1Mhz/cont_reg_n_0_[2]
    SLICE_X33Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.690 r  div_1Mhz/cont2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.690    div_1Mhz/cont2_carry_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.804 r  div_1Mhz/cont2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.804    div_1Mhz/cont2_carry__0_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.918 r  div_1Mhz/cont2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.918    div_1Mhz/cont2_carry__1_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.032 r  div_1Mhz/cont2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.032    div_1Mhz/cont2_carry__2_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     7.288 f  div_1Mhz/cont2_carry__3/O[2]
                         net (fo=3, routed)           1.083     8.370    div_1Mhz/cont2_carry__3_n_5
    SLICE_X32Y38         LUT3 (Prop_lut3_I1_O)        0.302     8.672 r  div_1Mhz/cont1_carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.672    div_1Mhz/cont1_carry__0_i_2_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.070 r  div_1Mhz/cont1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.070    div_1Mhz/cont1_carry__0_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.298 r  div_1Mhz/cont1_carry__1/CO[2]
                         net (fo=51, routed)          1.024    10.322    div_1Mhz/cont1_carry__1_n_1
    SLICE_X33Y40         FDRE                                         r  div_1Mhz/cont_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.443    14.784    div_1Mhz/clk_IBUF_BUFG
    SLICE_X33Y40         FDRE                                         r  div_1Mhz/cont_reg[25]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X33Y40         FDRE (Setup_fdre_C_R)       -0.618    14.406    div_1Mhz/cont_reg[25]
  -------------------------------------------------------------------
                         required time                         14.406    
                         arrival time                         -10.322    
  -------------------------------------------------------------------
                         slack                                  4.084    

Slack (MET) :             4.084ns  (required time - arrival time)
  Source:                 div_1Mhz/cont_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_1Mhz/cont_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.243ns  (logic 2.656ns (50.659%)  route 2.587ns (49.341%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.558     5.079    div_1Mhz/clk_IBUF_BUFG
    SLICE_X33Y34         FDRE                                         r  div_1Mhz/cont_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  div_1Mhz/cont_reg[2]/Q
                         net (fo=1, routed)           0.480     6.016    div_1Mhz/cont_reg_n_0_[2]
    SLICE_X33Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.690 r  div_1Mhz/cont2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.690    div_1Mhz/cont2_carry_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.804 r  div_1Mhz/cont2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.804    div_1Mhz/cont2_carry__0_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.918 r  div_1Mhz/cont2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.918    div_1Mhz/cont2_carry__1_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.032 r  div_1Mhz/cont2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.032    div_1Mhz/cont2_carry__2_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     7.288 f  div_1Mhz/cont2_carry__3/O[2]
                         net (fo=3, routed)           1.083     8.370    div_1Mhz/cont2_carry__3_n_5
    SLICE_X32Y38         LUT3 (Prop_lut3_I1_O)        0.302     8.672 r  div_1Mhz/cont1_carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.672    div_1Mhz/cont1_carry__0_i_2_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.070 r  div_1Mhz/cont1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.070    div_1Mhz/cont1_carry__0_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.298 r  div_1Mhz/cont1_carry__1/CO[2]
                         net (fo=51, routed)          1.024    10.322    div_1Mhz/cont1_carry__1_n_1
    SLICE_X33Y40         FDRE                                         r  div_1Mhz/cont_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.443    14.784    div_1Mhz/clk_IBUF_BUFG
    SLICE_X33Y40         FDRE                                         r  div_1Mhz/cont_reg[26]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X33Y40         FDRE (Setup_fdre_C_R)       -0.618    14.406    div_1Mhz/cont_reg[26]
  -------------------------------------------------------------------
                         required time                         14.406    
                         arrival time                         -10.322    
  -------------------------------------------------------------------
                         slack                                  4.084    

Slack (MET) :             4.084ns  (required time - arrival time)
  Source:                 div_1Mhz/cont_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_1Mhz/cont_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.243ns  (logic 2.656ns (50.659%)  route 2.587ns (49.341%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.558     5.079    div_1Mhz/clk_IBUF_BUFG
    SLICE_X33Y34         FDRE                                         r  div_1Mhz/cont_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  div_1Mhz/cont_reg[2]/Q
                         net (fo=1, routed)           0.480     6.016    div_1Mhz/cont_reg_n_0_[2]
    SLICE_X33Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.690 r  div_1Mhz/cont2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.690    div_1Mhz/cont2_carry_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.804 r  div_1Mhz/cont2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.804    div_1Mhz/cont2_carry__0_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.918 r  div_1Mhz/cont2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.918    div_1Mhz/cont2_carry__1_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.032 r  div_1Mhz/cont2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.032    div_1Mhz/cont2_carry__2_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     7.288 f  div_1Mhz/cont2_carry__3/O[2]
                         net (fo=3, routed)           1.083     8.370    div_1Mhz/cont2_carry__3_n_5
    SLICE_X32Y38         LUT3 (Prop_lut3_I1_O)        0.302     8.672 r  div_1Mhz/cont1_carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.672    div_1Mhz/cont1_carry__0_i_2_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.070 r  div_1Mhz/cont1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.070    div_1Mhz/cont1_carry__0_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.298 r  div_1Mhz/cont1_carry__1/CO[2]
                         net (fo=51, routed)          1.024    10.322    div_1Mhz/cont1_carry__1_n_1
    SLICE_X33Y40         FDRE                                         r  div_1Mhz/cont_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.443    14.784    div_1Mhz/clk_IBUF_BUFG
    SLICE_X33Y40         FDRE                                         r  div_1Mhz/cont_reg[27]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X33Y40         FDRE (Setup_fdre_C_R)       -0.618    14.406    div_1Mhz/cont_reg[27]
  -------------------------------------------------------------------
                         required time                         14.406    
                         arrival time                         -10.322    
  -------------------------------------------------------------------
                         slack                                  4.084    

Slack (MET) :             4.084ns  (required time - arrival time)
  Source:                 div_1Mhz/cont_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_1Mhz/cont_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.243ns  (logic 2.656ns (50.659%)  route 2.587ns (49.341%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.558     5.079    div_1Mhz/clk_IBUF_BUFG
    SLICE_X33Y34         FDRE                                         r  div_1Mhz/cont_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  div_1Mhz/cont_reg[2]/Q
                         net (fo=1, routed)           0.480     6.016    div_1Mhz/cont_reg_n_0_[2]
    SLICE_X33Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.690 r  div_1Mhz/cont2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.690    div_1Mhz/cont2_carry_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.804 r  div_1Mhz/cont2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.804    div_1Mhz/cont2_carry__0_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.918 r  div_1Mhz/cont2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.918    div_1Mhz/cont2_carry__1_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.032 r  div_1Mhz/cont2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.032    div_1Mhz/cont2_carry__2_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     7.288 f  div_1Mhz/cont2_carry__3/O[2]
                         net (fo=3, routed)           1.083     8.370    div_1Mhz/cont2_carry__3_n_5
    SLICE_X32Y38         LUT3 (Prop_lut3_I1_O)        0.302     8.672 r  div_1Mhz/cont1_carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.672    div_1Mhz/cont1_carry__0_i_2_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.070 r  div_1Mhz/cont1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.070    div_1Mhz/cont1_carry__0_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.298 r  div_1Mhz/cont1_carry__1/CO[2]
                         net (fo=51, routed)          1.024    10.322    div_1Mhz/cont1_carry__1_n_1
    SLICE_X33Y40         FDRE                                         r  div_1Mhz/cont_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.443    14.784    div_1Mhz/clk_IBUF_BUFG
    SLICE_X33Y40         FDRE                                         r  div_1Mhz/cont_reg[28]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X33Y40         FDRE (Setup_fdre_C_R)       -0.618    14.406    div_1Mhz/cont_reg[28]
  -------------------------------------------------------------------
                         required time                         14.406    
                         arrival time                         -10.322    
  -------------------------------------------------------------------
                         slack                                  4.084    

Slack (MET) :             4.156ns  (required time - arrival time)
  Source:                 div_1Mhz/cont_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_1Mhz/cont_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.191ns  (logic 2.656ns (51.169%)  route 2.535ns (48.831%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.558     5.079    div_1Mhz/clk_IBUF_BUFG
    SLICE_X33Y34         FDRE                                         r  div_1Mhz/cont_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  div_1Mhz/cont_reg[2]/Q
                         net (fo=1, routed)           0.480     6.016    div_1Mhz/cont_reg_n_0_[2]
    SLICE_X33Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.690 r  div_1Mhz/cont2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.690    div_1Mhz/cont2_carry_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.804 r  div_1Mhz/cont2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.804    div_1Mhz/cont2_carry__0_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.918 r  div_1Mhz/cont2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.918    div_1Mhz/cont2_carry__1_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.032 r  div_1Mhz/cont2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.032    div_1Mhz/cont2_carry__2_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     7.288 f  div_1Mhz/cont2_carry__3/O[2]
                         net (fo=3, routed)           1.083     8.370    div_1Mhz/cont2_carry__3_n_5
    SLICE_X32Y38         LUT3 (Prop_lut3_I1_O)        0.302     8.672 r  div_1Mhz/cont1_carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.672    div_1Mhz/cont1_carry__0_i_2_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.070 r  div_1Mhz/cont1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.070    div_1Mhz/cont1_carry__0_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.298 r  div_1Mhz/cont1_carry__1/CO[2]
                         net (fo=51, routed)          0.971    10.270    div_1Mhz/cont1_carry__1_n_1
    SLICE_X33Y34         FDRE                                         r  div_1Mhz/cont_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.439    14.780    div_1Mhz/clk_IBUF_BUFG
    SLICE_X33Y34         FDRE                                         r  div_1Mhz/cont_reg[1]/C
                         clock pessimism              0.299    15.079    
                         clock uncertainty           -0.035    15.044    
    SLICE_X33Y34         FDRE (Setup_fdre_C_R)       -0.618    14.426    div_1Mhz/cont_reg[1]
  -------------------------------------------------------------------
                         required time                         14.426    
                         arrival time                         -10.270    
  -------------------------------------------------------------------
                         slack                                  4.156    

Slack (MET) :             4.156ns  (required time - arrival time)
  Source:                 div_1Mhz/cont_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_1Mhz/cont_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.191ns  (logic 2.656ns (51.169%)  route 2.535ns (48.831%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.558     5.079    div_1Mhz/clk_IBUF_BUFG
    SLICE_X33Y34         FDRE                                         r  div_1Mhz/cont_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  div_1Mhz/cont_reg[2]/Q
                         net (fo=1, routed)           0.480     6.016    div_1Mhz/cont_reg_n_0_[2]
    SLICE_X33Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.690 r  div_1Mhz/cont2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.690    div_1Mhz/cont2_carry_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.804 r  div_1Mhz/cont2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.804    div_1Mhz/cont2_carry__0_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.918 r  div_1Mhz/cont2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.918    div_1Mhz/cont2_carry__1_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.032 r  div_1Mhz/cont2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.032    div_1Mhz/cont2_carry__2_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     7.288 f  div_1Mhz/cont2_carry__3/O[2]
                         net (fo=3, routed)           1.083     8.370    div_1Mhz/cont2_carry__3_n_5
    SLICE_X32Y38         LUT3 (Prop_lut3_I1_O)        0.302     8.672 r  div_1Mhz/cont1_carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.672    div_1Mhz/cont1_carry__0_i_2_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.070 r  div_1Mhz/cont1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.070    div_1Mhz/cont1_carry__0_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.298 r  div_1Mhz/cont1_carry__1/CO[2]
                         net (fo=51, routed)          0.971    10.270    div_1Mhz/cont1_carry__1_n_1
    SLICE_X33Y34         FDRE                                         r  div_1Mhz/cont_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.439    14.780    div_1Mhz/clk_IBUF_BUFG
    SLICE_X33Y34         FDRE                                         r  div_1Mhz/cont_reg[2]/C
                         clock pessimism              0.299    15.079    
                         clock uncertainty           -0.035    15.044    
    SLICE_X33Y34         FDRE (Setup_fdre_C_R)       -0.618    14.426    div_1Mhz/cont_reg[2]
  -------------------------------------------------------------------
                         required time                         14.426    
                         arrival time                         -10.270    
  -------------------------------------------------------------------
                         slack                                  4.156    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 div_1Mhz/cont_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_1Mhz/cont_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.559     1.442    div_1Mhz/clk_IBUF_BUFG
    SLICE_X33Y36         FDRE                                         r  div_1Mhz/cont_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y36         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  div_1Mhz/cont_reg[12]/Q
                         net (fo=1, routed)           0.108     1.691    div_1Mhz/cont_reg_n_0_[12]
    SLICE_X33Y36         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.799 r  div_1Mhz/cont2_carry__1/O[3]
                         net (fo=3, routed)           0.000     1.799    div_1Mhz/cont2_carry__1_n_4
    SLICE_X33Y36         FDRE                                         r  div_1Mhz/cont_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.827     1.954    div_1Mhz/clk_IBUF_BUFG
    SLICE_X33Y36         FDRE                                         r  div_1Mhz/cont_reg[12]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X33Y36         FDRE (Hold_fdre_C_D)         0.102     1.544    div_1Mhz/cont_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 div_1Mhz/cont_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_1Mhz/cont_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.559     1.442    div_1Mhz/clk_IBUF_BUFG
    SLICE_X33Y35         FDRE                                         r  div_1Mhz/cont_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  div_1Mhz/cont_reg[8]/Q
                         net (fo=1, routed)           0.108     1.691    div_1Mhz/cont_reg_n_0_[8]
    SLICE_X33Y35         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.799 r  div_1Mhz/cont2_carry__0/O[3]
                         net (fo=3, routed)           0.000     1.799    div_1Mhz/cont2_carry__0_n_4
    SLICE_X33Y35         FDRE                                         r  div_1Mhz/cont_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.827     1.954    div_1Mhz/clk_IBUF_BUFG
    SLICE_X33Y35         FDRE                                         r  div_1Mhz/cont_reg[8]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X33Y35         FDRE (Hold_fdre_C_D)         0.102     1.544    div_1Mhz/cont_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 div_1Mhz/cont_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_1Mhz/cont_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.559     1.442    div_1Mhz/clk_IBUF_BUFG
    SLICE_X33Y34         FDRE                                         r  div_1Mhz/cont_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  div_1Mhz/cont_reg[4]/Q
                         net (fo=1, routed)           0.108     1.691    div_1Mhz/cont_reg_n_0_[4]
    SLICE_X33Y34         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.799 r  div_1Mhz/cont2_carry/O[3]
                         net (fo=4, routed)           0.000     1.799    div_1Mhz/cont2_carry_n_4
    SLICE_X33Y34         FDRE                                         r  div_1Mhz/cont_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.826     1.953    div_1Mhz/clk_IBUF_BUFG
    SLICE_X33Y34         FDRE                                         r  div_1Mhz/cont_reg[4]/C
                         clock pessimism             -0.511     1.442    
    SLICE_X33Y34         FDRE (Hold_fdre_C_D)         0.102     1.544    div_1Mhz/cont_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 div_1Mhz/cont_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_1Mhz/cont_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.560     1.443    div_1Mhz/clk_IBUF_BUFG
    SLICE_X33Y37         FDRE                                         r  div_1Mhz/cont_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  div_1Mhz/cont_reg[16]/Q
                         net (fo=1, routed)           0.108     1.692    div_1Mhz/cont_reg_n_0_[16]
    SLICE_X33Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.800 r  div_1Mhz/cont2_carry__2/O[3]
                         net (fo=3, routed)           0.000     1.800    div_1Mhz/cont2_carry__2_n_4
    SLICE_X33Y37         FDRE                                         r  div_1Mhz/cont_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.828     1.955    div_1Mhz/clk_IBUF_BUFG
    SLICE_X33Y37         FDRE                                         r  div_1Mhz/cont_reg[16]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X33Y37         FDRE (Hold_fdre_C_D)         0.102     1.545    div_1Mhz/cont_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 div_1Mhz/cont_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_1Mhz/cont_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.561     1.444    div_1Mhz/clk_IBUF_BUFG
    SLICE_X33Y38         FDRE                                         r  div_1Mhz/cont_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  div_1Mhz/cont_reg[20]/Q
                         net (fo=1, routed)           0.108     1.693    div_1Mhz/cont_reg_n_0_[20]
    SLICE_X33Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.801 r  div_1Mhz/cont2_carry__3/O[3]
                         net (fo=3, routed)           0.000     1.801    div_1Mhz/cont2_carry__3_n_4
    SLICE_X33Y38         FDRE                                         r  div_1Mhz/cont_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.957    div_1Mhz/clk_IBUF_BUFG
    SLICE_X33Y38         FDRE                                         r  div_1Mhz/cont_reg[20]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X33Y38         FDRE (Hold_fdre_C_D)         0.102     1.546    div_1Mhz/cont_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 div_1Mhz/cont_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_1Mhz/cont_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.561     1.444    div_1Mhz/clk_IBUF_BUFG
    SLICE_X33Y39         FDRE                                         r  div_1Mhz/cont_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  div_1Mhz/cont_reg[24]/Q
                         net (fo=1, routed)           0.108     1.693    div_1Mhz/cont_reg_n_0_[24]
    SLICE_X33Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.801 r  div_1Mhz/cont2_carry__4/O[3]
                         net (fo=3, routed)           0.000     1.801    div_1Mhz/cont2_carry__4_n_4
    SLICE_X33Y39         FDRE                                         r  div_1Mhz/cont_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.957    div_1Mhz/clk_IBUF_BUFG
    SLICE_X33Y39         FDRE                                         r  div_1Mhz/cont_reg[24]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X33Y39         FDRE (Hold_fdre_C_D)         0.102     1.546    div_1Mhz/cont_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 div_1Mhz/cont_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_1Mhz/cont_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.445    div_1Mhz/clk_IBUF_BUFG
    SLICE_X33Y40         FDRE                                         r  div_1Mhz/cont_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  div_1Mhz/cont_reg[28]/Q
                         net (fo=1, routed)           0.108     1.694    div_1Mhz/cont_reg_n_0_[28]
    SLICE_X33Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.802 r  div_1Mhz/cont2_carry__5/O[3]
                         net (fo=3, routed)           0.000     1.802    div_1Mhz/cont2_carry__5_n_4
    SLICE_X33Y40         FDRE                                         r  div_1Mhz/cont_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    div_1Mhz/clk_IBUF_BUFG
    SLICE_X33Y40         FDRE                                         r  div_1Mhz/cont_reg[28]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X33Y40         FDRE (Hold_fdre_C_D)         0.102     1.547    div_1Mhz/cont_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 div_1Mhz/cont_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_1Mhz/cont_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.559     1.442    div_1Mhz/clk_IBUF_BUFG
    SLICE_X33Y35         FDRE                                         r  div_1Mhz/cont_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  div_1Mhz/cont_reg[5]/Q
                         net (fo=1, routed)           0.105     1.688    div_1Mhz/cont_reg_n_0_[5]
    SLICE_X33Y35         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.803 r  div_1Mhz/cont2_carry__0/O[0]
                         net (fo=4, routed)           0.000     1.803    div_1Mhz/cont2_carry__0_n_7
    SLICE_X33Y35         FDRE                                         r  div_1Mhz/cont_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.827     1.954    div_1Mhz/clk_IBUF_BUFG
    SLICE_X33Y35         FDRE                                         r  div_1Mhz/cont_reg[5]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X33Y35         FDRE (Hold_fdre_C_D)         0.102     1.544    div_1Mhz/cont_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 div_1Mhz/cont_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_1Mhz/cont_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.559     1.442    div_1Mhz/clk_IBUF_BUFG
    SLICE_X33Y36         FDRE                                         r  div_1Mhz/cont_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y36         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  div_1Mhz/cont_reg[9]/Q
                         net (fo=1, routed)           0.105     1.688    div_1Mhz/cont_reg_n_0_[9]
    SLICE_X33Y36         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.803 r  div_1Mhz/cont2_carry__1/O[0]
                         net (fo=3, routed)           0.000     1.803    div_1Mhz/cont2_carry__1_n_7
    SLICE_X33Y36         FDRE                                         r  div_1Mhz/cont_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.827     1.954    div_1Mhz/clk_IBUF_BUFG
    SLICE_X33Y36         FDRE                                         r  div_1Mhz/cont_reg[9]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X33Y36         FDRE (Hold_fdre_C_D)         0.102     1.544    div_1Mhz/cont_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 div_1Mhz/cont_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_1Mhz/cont_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.560     1.443    div_1Mhz/clk_IBUF_BUFG
    SLICE_X33Y37         FDRE                                         r  div_1Mhz/cont_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  div_1Mhz/cont_reg[13]/Q
                         net (fo=1, routed)           0.105     1.689    div_1Mhz/cont_reg_n_0_[13]
    SLICE_X33Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.804 r  div_1Mhz/cont2_carry__2/O[0]
                         net (fo=3, routed)           0.000     1.804    div_1Mhz/cont2_carry__2_n_7
    SLICE_X33Y37         FDRE                                         r  div_1Mhz/cont_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.828     1.955    div_1Mhz/clk_IBUF_BUFG
    SLICE_X33Y37         FDRE                                         r  div_1Mhz/cont_reg[13]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X33Y37         FDRE (Hold_fdre_C_D)         0.102     1.545    div_1Mhz/cont_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.259    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y36   div_1Mhz/cont_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y36   div_1Mhz/cont_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y36   div_1Mhz/cont_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y36   div_1Mhz/cont_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y37   div_1Mhz/cont_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y37   div_1Mhz/cont_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y37   div_1Mhz/cont_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y37   div_1Mhz/cont_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y38   div_1Mhz/cont_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y38   div_1Mhz/cont_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y38   div_1Mhz/cont_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y38   div_1Mhz/cont_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y38   div_1Mhz/cont_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y39   div_1Mhz/cont_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y39   div_1Mhz/cont_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y39   div_1Mhz/cont_reg[23]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y39   div_1Mhz/cont_reg[24]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y39   div_1Mhz/clk_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y40   div_1Mhz/cont_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y36   div_1Mhz/cont_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y36   div_1Mhz/cont_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y36   div_1Mhz/cont_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y36   div_1Mhz/cont_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y34   div_1Mhz/cont_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y34   div_1Mhz/cont_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y34   div_1Mhz/cont_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y34   div_1Mhz/cont_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y35   div_1Mhz/cont_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y35   div_1Mhz/cont_reg[6]/C



