{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1642097370929 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1642097370937 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 13 13:09:30 2022 " "Processing started: Thu Jan 13 13:09:30 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1642097370937 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642097370937 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MicroProcesador -c MicroProcesador " "Command: quartus_map --read_settings_files=on --write_settings_files=off MicroProcesador -c MicroProcesador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642097370937 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1642097371681 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1642097371681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "ram.vhd" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/ram.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642097387158 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.vhd" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/ram.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642097387158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642097387158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro_sostenimiento.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro_sostenimiento.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro_sostenimiento-sol " "Found design unit 1: registro_sostenimiento-sol" {  } { { "registro_sostenimiento.vhd" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/registro_sostenimiento.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642097387160 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro_sostenimiento " "Found entity 1: registro_sostenimiento" {  } { { "registro_sostenimiento.vhd" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/registro_sostenimiento.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642097387160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642097387160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REGISTER_FILE-solution " "Found design unit 1: REGISTER_FILE-solution" {  } { { "REGISTER_FILE.vhd" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/REGISTER_FILE.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642097387163 ""} { "Info" "ISGN_ENTITY_NAME" "1 REGISTER_FILE " "Found entity 1: REGISTER_FILE" {  } { { "REGISTER_FILE.vhd" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/REGISTER_FILE.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642097387163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642097387163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file program_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Program_Counter-solution " "Found design unit 1: Program_Counter-solution" {  } { { "Program_Counter.vhd" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/Program_Counter.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642097387166 ""} { "Info" "ISGN_ENTITY_NAME" "1 Program_Counter " "Found entity 1: Program_Counter" {  } { { "Program_Counter.vhd" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/Program_Counter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642097387166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642097387166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_design.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processor_design.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processor_design-sol " "Found design unit 1: processor_design-sol" {  } { { "processor_design.vhd" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/processor_design.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642097387169 ""} { "Info" "ISGN_ENTITY_NAME" "1 processor_design " "Found entity 1: processor_design" {  } { { "processor_design.vhd" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/processor_design.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642097387169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642097387169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "paquete.vhd 1 0 " "Found 1 design units, including 0 entities, in source file paquete.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 paquete " "Found design unit 1: paquete" {  } { { "paquete.vhd" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/paquete.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642097387171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642097387171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_if.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_if.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEM_IF-sol " "Found design unit 1: MEM_IF-sol" {  } { { "MEM_IF.vhd" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/MEM_IF.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642097387173 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEM_IF " "Found entity 1: MEM_IF" {  } { { "MEM_IF.vhd" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/MEM_IF.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642097387173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642097387173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jump_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file jump_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jump_register-sol " "Found design unit 1: jump_register-sol" {  } { { "jump_register.vhd" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/jump_register.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642097387177 ""} { "Info" "ISGN_ENTITY_NAME" "1 jump_register " "Found entity 1: jump_register" {  } { { "jump_register.vhd" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/jump_register.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642097387177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642097387177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch_decode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fetch_decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Fetch_Decode-sol " "Found design unit 1: Fetch_Decode-sol" {  } { { "Fetch_Decode.vhd" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/Fetch_Decode.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642097387180 ""} { "Info" "ISGN_ENTITY_NAME" "1 Fetch_Decode " "Found entity 1: Fetch_Decode" {  } { { "Fetch_Decode.vhd" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/Fetch_Decode.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642097387180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642097387180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTROL_UNIT-solution " "Found design unit 1: CONTROL_UNIT-solution" {  } { { "CONTROL_UNIT.vhd" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/CONTROL_UNIT.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642097387184 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTROL_UNIT " "Found entity 1: CONTROL_UNIT" {  } { { "CONTROL_UNIT.vhd" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/CONTROL_UNIT.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642097387184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642097387184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behave " "Found design unit 1: ALU-behave" {  } { { "ALU.vhd" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/ALU.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642097387186 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642097387186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642097387186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "address_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file address_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 address_register-sol " "Found design unit 1: address_register-sol" {  } { { "address_register.vhd" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/address_register.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642097387188 ""} { "Info" "ISGN_ENTITY_NAME" "1 address_register " "Found entity 1: address_register" {  } { { "address_register.vhd" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/address_register.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642097387188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642097387188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microprocesador.bdf 1 1 " "Found 1 design units, including 1 entities, in source file microprocesador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MicroProcesador " "Found entity 1: MicroProcesador" {  } { { "MicroProcesador.bdf" "" { Schematic "C:/Users/vasan/Desktop/Practica_MicroProcesador/MicroProcesador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642097387190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642097387190 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor_design " "Elaborating entity \"processor_design\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1642097387245 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DATA1 processor_design.vhd(26) " "VHDL Signal Declaration warning at processor_design.vhd(26): used implicit default value for signal \"DATA1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "processor_design.vhd" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/processor_design.vhd" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1642097387247 "|processor_design"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Zero_temp processor_design.vhd(34) " "Verilog HDL or VHDL warning at processor_design.vhd(34): object \"Zero_temp\" assigned a value but never read" {  } { { "processor_design.vhd" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/processor_design.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1642097387247 "|processor_design"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_sostenimiento registro_sostenimiento:registro1 " "Elaborating entity \"registro_sostenimiento\" for hierarchy \"registro_sostenimiento:registro1\"" {  } { { "processor_design.vhd" "registro1" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/processor_design.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642097387272 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable registro_sostenimiento.vhd(19) " "VHDL Process Statement warning at registro_sostenimiento.vhd(19): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registro_sostenimiento.vhd" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/registro_sostenimiento.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642097387273 "|processor_design|registro_sostenimiento:registro1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:memoria1 " "Elaborating entity \"ram\" for hierarchy \"ram:memoria1\"" {  } { { "processor_design.vhd" "memoria1" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/processor_design.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642097387281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram:memoria1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram:memoria1\|altsyncram:altsyncram_component\"" {  } { { "ram.vhd" "altsyncram_component" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/ram.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642097387361 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:memoria1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram:memoria1\|altsyncram:altsyncram_component\"" {  } { { "ram.vhd" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/ram.vhd" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642097387387 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:memoria1\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram:memoria1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642097387388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642097387388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642097387388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642097387388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642097387388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642097387388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642097387388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642097387388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642097387388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642097387388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642097387388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642097387388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642097387388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642097387388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642097387388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642097387388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642097387388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642097387388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642097387388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642097387388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file palabra.mif " "Parameter \"init_file\" = \"palabra.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642097387388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642097387388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642097387388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642097387388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642097387388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642097387388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642097387388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642097387388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642097387388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642097387388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642097387388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642097387388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642097387388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642097387388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642097387388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642097387388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642097387388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642097387388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642097387388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642097387388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642097387388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642097387388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642097387388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642097387388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642097387388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642097387388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642097387388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642097387388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ram " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642097387388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642097387388 ""}  } { { "ram.vhd" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/ram.vhd" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1642097387388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bb44.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bb44.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bb44 " "Found entity 1: altsyncram_bb44" {  } { { "db/altsyncram_bb44.tdf" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/db/altsyncram_bb44.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642097387469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642097387469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bb44 ram:memoria1\|altsyncram:altsyncram_component\|altsyncram_bb44:auto_generated " "Elaborating entity \"altsyncram_bb44\" for hierarchy \"ram:memoria1\|altsyncram:altsyncram_component\|altsyncram_bb44:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642097387470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_st13.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_st13.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_st13 " "Found entity 1: altsyncram_st13" {  } { { "db/altsyncram_st13.tdf" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/db/altsyncram_st13.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642097387575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642097387575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_st13 ram:memoria1\|altsyncram:altsyncram_component\|altsyncram_bb44:auto_generated\|altsyncram_st13:altsyncram1 " "Elaborating entity \"altsyncram_st13\" for hierarchy \"ram:memoria1\|altsyncram:altsyncram_component\|altsyncram_bb44:auto_generated\|altsyncram_st13:altsyncram1\"" {  } { { "db/altsyncram_bb44.tdf" "altsyncram1" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/db/altsyncram_bb44.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642097387576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom ram:memoria1\|altsyncram:altsyncram_component\|altsyncram_bb44:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"ram:memoria1\|altsyncram:altsyncram_component\|altsyncram_bb44:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_bb44.tdf" "mgl_prim2" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/db/altsyncram_bb44.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642097387915 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:memoria1\|altsyncram:altsyncram_component\|altsyncram_bb44:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"ram:memoria1\|altsyncram:altsyncram_component\|altsyncram_bb44:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_bb44.tdf" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/db/altsyncram_bb44.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642097387939 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:memoria1\|altsyncram:altsyncram_component\|altsyncram_bb44:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"ram:memoria1\|altsyncram:altsyncram_component\|altsyncram_bb44:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642097387939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642097387939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642097387939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1918987520 " "Parameter \"NODE_NAME\" = \"1918987520\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642097387939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1024 " "Parameter \"NUMWORDS\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642097387939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642097387939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642097387939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 10 " "Parameter \"WIDTHAD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642097387939 ""}  } { { "db/altsyncram_bb44.tdf" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/db/altsyncram_bb44.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1642097387939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter ram:memoria1\|altsyncram:altsyncram_component\|altsyncram_bb44:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"ram:memoria1\|altsyncram:altsyncram_component\|altsyncram_bb44:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642097388113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl ram:memoria1\|altsyncram:altsyncram_component\|altsyncram_bb44:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"ram:memoria1\|altsyncram:altsyncram_component\|altsyncram_bb44:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642097388298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr ram:memoria1\|altsyncram:altsyncram_component\|altsyncram_bb44:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"ram:memoria1\|altsyncram:altsyncram_component\|altsyncram_bb44:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642097388555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_IF MEM_IF:registro_memoria1 " "Elaborating entity \"MEM_IF\" for hierarchy \"MEM_IF:registro_memoria1\"" {  } { { "processor_design.vhd" "registro_memoria1" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/processor_design.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642097388634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fetch_Decode Fetch_Decode:decodificador1 " "Elaborating entity \"Fetch_Decode\" for hierarchy \"Fetch_Decode:decodificador1\"" {  } { { "processor_design.vhd" "decodificador1" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/processor_design.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642097388647 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Address_jump_OUT Fetch_Decode.vhd(24) " "Verilog HDL or VHDL warning at Fetch_Decode.vhd(24): object \"Address_jump_OUT\" assigned a value but never read" {  } { { "Fetch_Decode.vhd" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/Fetch_Decode.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1642097388649 "|processor_design|Fetch_Decode:decodificador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Address\[0\] Fetch_Decode.vhd(73) " "Inferred latch for \"Address\[0\]\" at Fetch_Decode.vhd(73)" {  } { { "Fetch_Decode.vhd" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/Fetch_Decode.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642097388652 "|processor_design|Fetch_Decode:decodificador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Address\[1\] Fetch_Decode.vhd(73) " "Inferred latch for \"Address\[1\]\" at Fetch_Decode.vhd(73)" {  } { { "Fetch_Decode.vhd" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/Fetch_Decode.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642097388653 "|processor_design|Fetch_Decode:decodificador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Address\[2\] Fetch_Decode.vhd(73) " "Inferred latch for \"Address\[2\]\" at Fetch_Decode.vhd(73)" {  } { { "Fetch_Decode.vhd" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/Fetch_Decode.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642097388653 "|processor_design|Fetch_Decode:decodificador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Address\[3\] Fetch_Decode.vhd(73) " "Inferred latch for \"Address\[3\]\" at Fetch_Decode.vhd(73)" {  } { { "Fetch_Decode.vhd" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/Fetch_Decode.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642097388653 "|processor_design|Fetch_Decode:decodificador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Address\[4\] Fetch_Decode.vhd(73) " "Inferred latch for \"Address\[4\]\" at Fetch_Decode.vhd(73)" {  } { { "Fetch_Decode.vhd" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/Fetch_Decode.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642097388653 "|processor_design|Fetch_Decode:decodificador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Address\[5\] Fetch_Decode.vhd(73) " "Inferred latch for \"Address\[5\]\" at Fetch_Decode.vhd(73)" {  } { { "Fetch_Decode.vhd" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/Fetch_Decode.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642097388653 "|processor_design|Fetch_Decode:decodificador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Address\[6\] Fetch_Decode.vhd(73) " "Inferred latch for \"Address\[6\]\" at Fetch_Decode.vhd(73)" {  } { { "Fetch_Decode.vhd" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/Fetch_Decode.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642097388653 "|processor_design|Fetch_Decode:decodificador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Address\[7\] Fetch_Decode.vhd(73) " "Inferred latch for \"Address\[7\]\" at Fetch_Decode.vhd(73)" {  } { { "Fetch_Decode.vhd" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/Fetch_Decode.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642097388654 "|processor_design|Fetch_Decode:decodificador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Address\[8\] Fetch_Decode.vhd(73) " "Inferred latch for \"Address\[8\]\" at Fetch_Decode.vhd(73)" {  } { { "Fetch_Decode.vhd" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/Fetch_Decode.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642097388654 "|processor_design|Fetch_Decode:decodificador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Address\[9\] Fetch_Decode.vhd(73) " "Inferred latch for \"Address\[9\]\" at Fetch_Decode.vhd(73)" {  } { { "Fetch_Decode.vhd" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/Fetch_Decode.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642097388654 "|processor_design|Fetch_Decode:decodificador1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Program_Counter Fetch_Decode:decodificador1\|Program_Counter:PC1 " "Elaborating entity \"Program_Counter\" for hierarchy \"Fetch_Decode:decodificador1\|Program_Counter:PC1\"" {  } { { "Fetch_Decode.vhd" "PC1" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/Fetch_Decode.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642097388665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jump_register Fetch_Decode:decodificador1\|jump_register:JR1 " "Elaborating entity \"jump_register\" for hierarchy \"Fetch_Decode:decodificador1\|jump_register:JR1\"" {  } { { "Fetch_Decode.vhd" "JR1" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/Fetch_Decode.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642097388678 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable jump_register.vhd(19) " "VHDL Process Statement warning at jump_register.vhd(19): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "jump_register.vhd" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/jump_register.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642097388679 "|processor_design|Fetch_Decode:decodificador1|jump_register:JR1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTER_FILE REGISTER_FILE:registros " "Elaborating entity \"REGISTER_FILE\" for hierarchy \"REGISTER_FILE:registros\"" {  } { { "processor_design.vhd" "registros" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/processor_design.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642097388688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU1 " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU1\"" {  } { { "processor_design.vhd" "ALU1" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/processor_design.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642097388751 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp ALU.vhd(47) " "VHDL Process Statement warning at ALU.vhd(47): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/ALU.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642097388753 "|processor_design|ALU:ALU1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp ALU.vhd(48) " "VHDL Process Statement warning at ALU.vhd(48): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/ALU.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642097388754 "|processor_design|ALU:ALU1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp ALU.vhd(52) " "VHDL Process Statement warning at ALU.vhd(52): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/ALU.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642097388755 "|processor_design|ALU:ALU1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp ALU.vhd(53) " "VHDL Process Statement warning at ALU.vhd(53): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/ALU.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642097388756 "|processor_design|ALU:ALU1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Result ALU.vhd(37) " "VHDL Process Statement warning at ALU.vhd(37): inferring latch(es) for signal or variable \"Result\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/ALU.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1642097388758 "|processor_design|ALU:ALU1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp ALU.vhd(37) " "VHDL Process Statement warning at ALU.vhd(37): inferring latch(es) for signal or variable \"temp\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/ALU.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1642097388758 "|processor_design|ALU:ALU1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "odcarry ALU.vhd(37) " "VHDL Process Statement warning at ALU.vhd(37): inferring latch(es) for signal or variable \"odcarry\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/ALU.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1642097388759 "|processor_design|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "odcarry ALU.vhd(37) " "Inferred latch for \"odcarry\" at ALU.vhd(37)" {  } { { "ALU.vhd" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/ALU.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642097388760 "|processor_design|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\] ALU.vhd(37) " "Inferred latch for \"temp\[0\]\" at ALU.vhd(37)" {  } { { "ALU.vhd" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/ALU.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642097388760 "|processor_design|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\] ALU.vhd(37) " "Inferred latch for \"temp\[1\]\" at ALU.vhd(37)" {  } { { "ALU.vhd" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/ALU.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642097388761 "|processor_design|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\] ALU.vhd(37) " "Inferred latch for \"temp\[2\]\" at ALU.vhd(37)" {  } { { "ALU.vhd" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/ALU.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642097388761 "|processor_design|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\] ALU.vhd(37) " "Inferred latch for \"temp\[3\]\" at ALU.vhd(37)" {  } { { "ALU.vhd" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/ALU.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642097388761 "|processor_design|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\] ALU.vhd(37) " "Inferred latch for \"temp\[4\]\" at ALU.vhd(37)" {  } { { "ALU.vhd" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/ALU.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642097388761 "|processor_design|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[5\] ALU.vhd(37) " "Inferred latch for \"temp\[5\]\" at ALU.vhd(37)" {  } { { "ALU.vhd" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/ALU.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642097388761 "|processor_design|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[0\] ALU.vhd(37) " "Inferred latch for \"Result\[0\]\" at ALU.vhd(37)" {  } { { "ALU.vhd" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/ALU.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642097388762 "|processor_design|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[1\] ALU.vhd(37) " "Inferred latch for \"Result\[1\]\" at ALU.vhd(37)" {  } { { "ALU.vhd" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/ALU.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642097388762 "|processor_design|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[2\] ALU.vhd(37) " "Inferred latch for \"Result\[2\]\" at ALU.vhd(37)" {  } { { "ALU.vhd" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/ALU.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642097388762 "|processor_design|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[3\] ALU.vhd(37) " "Inferred latch for \"Result\[3\]\" at ALU.vhd(37)" {  } { { "ALU.vhd" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/ALU.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642097388762 "|processor_design|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[4\] ALU.vhd(37) " "Inferred latch for \"Result\[4\]\" at ALU.vhd(37)" {  } { { "ALU.vhd" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/ALU.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642097388762 "|processor_design|ALU:ALU1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROL_UNIT CONTROL_UNIT:controlador " "Elaborating entity \"CONTROL_UNIT\" for hierarchy \"CONTROL_UNIT:controlador\"" {  } { { "processor_design.vhd" "controlador" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/processor_design.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642097388776 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "exi CONTROL_UNIT.vhd(13) " "Verilog HDL or VHDL warning at CONTROL_UNIT.vhd(13): object \"exi\" assigned a value but never read" {  } { { "CONTROL_UNIT.vhd" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/CONTROL_UNIT.vhd" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1642097388777 "|processor_design|CONTROL_UNIT:controlador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "icOpCode CONTROL_UNIT.vhd(110) " "VHDL Process Statement warning at CONTROL_UNIT.vhd(110): signal \"icOpCode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CONTROL_UNIT.vhd" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/CONTROL_UNIT.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642097388779 "|processor_design|CONTROL_UNIT:controlador"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ocRnotWRam CONTROL_UNIT.vhd(94) " "VHDL Process Statement warning at CONTROL_UNIT.vhd(94): inferring latch(es) for signal or variable \"ocRnotWRam\", which holds its previous value in one or more paths through the process" {  } { { "CONTROL_UNIT.vhd" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/CONTROL_UNIT.vhd" 94 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1642097388780 "|processor_design|CONTROL_UNIT:controlador"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ocLoadEn CONTROL_UNIT.vhd(94) " "VHDL Process Statement warning at CONTROL_UNIT.vhd(94): inferring latch(es) for signal or variable \"ocLoadEn\", which holds its previous value in one or more paths through the process" {  } { { "CONTROL_UNIT.vhd" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/CONTROL_UNIT.vhd" 94 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1642097388780 "|processor_design|CONTROL_UNIT:controlador"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ocEnableRAM CONTROL_UNIT.vhd(94) " "VHDL Process Statement warning at CONTROL_UNIT.vhd(94): inferring latch(es) for signal or variable \"ocEnableRAM\", which holds its previous value in one or more paths through the process" {  } { { "CONTROL_UNIT.vhd" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/CONTROL_UNIT.vhd" 94 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1642097388780 "|processor_design|CONTROL_UNIT:controlador"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ocLoadInstr CONTROL_UNIT.vhd(94) " "VHDL Process Statement warning at CONTROL_UNIT.vhd(94): inferring latch(es) for signal or variable \"ocLoadInstr\", which holds its previous value in one or more paths through the process" {  } { { "CONTROL_UNIT.vhd" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/CONTROL_UNIT.vhd" 94 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1642097388780 "|processor_design|CONTROL_UNIT:controlador"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ocNextPC CONTROL_UNIT.vhd(94) " "VHDL Process Statement warning at CONTROL_UNIT.vhd(94): inferring latch(es) for signal or variable \"ocNextPC\", which holds its previous value in one or more paths through the process" {  } { { "CONTROL_UNIT.vhd" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/CONTROL_UNIT.vhd" 94 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1642097388780 "|processor_design|CONTROL_UNIT:controlador"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ocAddrSel CONTROL_UNIT.vhd(94) " "VHDL Process Statement warning at CONTROL_UNIT.vhd(94): inferring latch(es) for signal or variable \"ocAddrSel\", which holds its previous value in one or more paths through the process" {  } { { "CONTROL_UNIT.vhd" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/CONTROL_UNIT.vhd" 94 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1642097388780 "|processor_design|CONTROL_UNIT:controlador"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ocJump CONTROL_UNIT.vhd(94) " "VHDL Process Statement warning at CONTROL_UNIT.vhd(94): inferring latch(es) for signal or variable \"ocJump\", which holds its previous value in one or more paths through the process" {  } { { "CONTROL_UNIT.vhd" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/CONTROL_UNIT.vhd" 94 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1642097388781 "|processor_design|CONTROL_UNIT:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocJump CONTROL_UNIT.vhd(94) " "Inferred latch for \"ocJump\" at CONTROL_UNIT.vhd(94)" {  } { { "CONTROL_UNIT.vhd" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/CONTROL_UNIT.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642097388782 "|processor_design|CONTROL_UNIT:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocAddrSel CONTROL_UNIT.vhd(94) " "Inferred latch for \"ocAddrSel\" at CONTROL_UNIT.vhd(94)" {  } { { "CONTROL_UNIT.vhd" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/CONTROL_UNIT.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642097388782 "|processor_design|CONTROL_UNIT:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocNextPC CONTROL_UNIT.vhd(94) " "Inferred latch for \"ocNextPC\" at CONTROL_UNIT.vhd(94)" {  } { { "CONTROL_UNIT.vhd" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/CONTROL_UNIT.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642097388782 "|processor_design|CONTROL_UNIT:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocLoadInstr CONTROL_UNIT.vhd(94) " "Inferred latch for \"ocLoadInstr\" at CONTROL_UNIT.vhd(94)" {  } { { "CONTROL_UNIT.vhd" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/CONTROL_UNIT.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642097388783 "|processor_design|CONTROL_UNIT:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocEnableRAM CONTROL_UNIT.vhd(94) " "Inferred latch for \"ocEnableRAM\" at CONTROL_UNIT.vhd(94)" {  } { { "CONTROL_UNIT.vhd" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/CONTROL_UNIT.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642097388783 "|processor_design|CONTROL_UNIT:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocLoadEn CONTROL_UNIT.vhd(94) " "Inferred latch for \"ocLoadEn\" at CONTROL_UNIT.vhd(94)" {  } { { "CONTROL_UNIT.vhd" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/CONTROL_UNIT.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642097388783 "|processor_design|CONTROL_UNIT:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocRnotWRam CONTROL_UNIT.vhd(94) " "Inferred latch for \"ocRnotWRam\" at CONTROL_UNIT.vhd(94)" {  } { { "CONTROL_UNIT.vhd" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/CONTROL_UNIT.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642097388783 "|processor_design|CONTROL_UNIT:controlador"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1642097389160 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.01.13.13:09:56 Progress: Loading sldd11bd5ea/alt_sld_fab_wrapper_hw.tcl " "2022.01.13.13:09:56 Progress: Loading sldd11bd5ea/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642097396545 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642097401820 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642097402027 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642097408908 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642097409329 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642097409566 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642097409842 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642097409848 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642097409849 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1642097410685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd11bd5ea/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd11bd5ea/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldd11bd5ea/alt_sld_fab.v" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/db/ip/sldd11bd5ea/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642097411120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642097411120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd11bd5ea/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd11bd5ea/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldd11bd5ea/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/db/ip/sldd11bd5ea/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642097411377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642097411377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd11bd5ea/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd11bd5ea/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldd11bd5ea/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/db/ip/sldd11bd5ea/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642097411384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642097411384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd11bd5ea/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd11bd5ea/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldd11bd5ea/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/db/ip/sldd11bd5ea/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642097411518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642097411518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd11bd5ea/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldd11bd5ea/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldd11bd5ea/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/db/ip/sldd11bd5ea/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642097411643 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldd11bd5ea/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/db/ip/sldd11bd5ea/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642097411643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642097411643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd11bd5ea/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd11bd5ea/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldd11bd5ea/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/db/ip/sldd11bd5ea/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642097411745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642097411745 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CONTROL_UNIT:controlador\|ocAddrSel CONTROL_UNIT:controlador\|ocEnableRAM " "Duplicate LATCH primitive \"CONTROL_UNIT:controlador\|ocAddrSel\" merged with LATCH primitive \"CONTROL_UNIT:controlador\|ocEnableRAM\"" {  } { { "CONTROL_UNIT.vhd" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/CONTROL_UNIT.vhd" 94 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1642097414836 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1642097414836 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROL_UNIT:controlador\|ocEnableRAM " "Latch CONTROL_UNIT:controlador\|ocEnableRAM has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTROL_UNIT:controlador\|sState.decode " "Ports D and ENA on the latch are fed by the same signal CONTROL_UNIT:controlador\|sState.decode" {  } { { "CONTROL_UNIT.vhd" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/CONTROL_UNIT.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642097414837 ""}  } { { "CONTROL_UNIT.vhd" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/CONTROL_UNIT.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642097414837 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROL_UNIT:controlador\|ocLoadInstr " "Latch CONTROL_UNIT:controlador\|ocLoadInstr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTROL_UNIT:controlador\|sState.decode " "Ports D and ENA on the latch are fed by the same signal CONTROL_UNIT:controlador\|sState.decode" {  } { { "CONTROL_UNIT.vhd" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/CONTROL_UNIT.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642097414837 ""}  } { { "CONTROL_UNIT.vhd" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/CONTROL_UNIT.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642097414837 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROL_UNIT:controlador\|ocNextPC " "Latch CONTROL_UNIT:controlador\|ocNextPC has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTROL_UNIT:controlador\|sState.decode " "Ports D and ENA on the latch are fed by the same signal CONTROL_UNIT:controlador\|sState.decode" {  } { { "CONTROL_UNIT.vhd" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/CONTROL_UNIT.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642097414837 ""}  } { { "CONTROL_UNIT.vhd" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/CONTROL_UNIT.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642097414837 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROL_UNIT:controlador\|ocLoadEn " "Latch CONTROL_UNIT:controlador\|ocLoadEn has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTROL_UNIT:controlador\|sState.exli " "Ports D and ENA on the latch are fed by the same signal CONTROL_UNIT:controlador\|sState.exli" {  } { { "CONTROL_UNIT.vhd" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/CONTROL_UNIT.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642097414837 ""}  } { { "CONTROL_UNIT.vhd" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/CONTROL_UNIT.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642097414837 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU1\|Result\[0\] " "Latch ALU:ALU1\|Result\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ram:memoria1\|altsyncram:altsyncram_component\|altsyncram_bb44:auto_generated\|altsyncram_st13:altsyncram1\|q_a\[26\] " "Ports D and ENA on the latch are fed by the same signal ram:memoria1\|altsyncram:altsyncram_component\|altsyncram_bb44:auto_generated\|altsyncram_st13:altsyncram1\|q_a\[26\]" {  } { { "db/altsyncram_st13.tdf" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/db/altsyncram_st13.tdf" 36 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642097414837 ""}  } { { "ALU.vhd" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/ALU.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642097414837 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU1\|Result\[1\] " "Latch ALU:ALU1\|Result\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ram:memoria1\|altsyncram:altsyncram_component\|altsyncram_bb44:auto_generated\|altsyncram_st13:altsyncram1\|q_a\[29\] " "Ports D and ENA on the latch are fed by the same signal ram:memoria1\|altsyncram:altsyncram_component\|altsyncram_bb44:auto_generated\|altsyncram_st13:altsyncram1\|q_a\[29\]" {  } { { "db/altsyncram_st13.tdf" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/db/altsyncram_st13.tdf" 36 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642097414838 ""}  } { { "ALU.vhd" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/ALU.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642097414838 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU1\|Result\[2\] " "Latch ALU:ALU1\|Result\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ram:memoria1\|altsyncram:altsyncram_component\|altsyncram_bb44:auto_generated\|altsyncram_st13:altsyncram1\|q_a\[29\] " "Ports D and ENA on the latch are fed by the same signal ram:memoria1\|altsyncram:altsyncram_component\|altsyncram_bb44:auto_generated\|altsyncram_st13:altsyncram1\|q_a\[29\]" {  } { { "db/altsyncram_st13.tdf" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/db/altsyncram_st13.tdf" 36 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642097414838 ""}  } { { "ALU.vhd" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/ALU.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642097414838 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU1\|Result\[3\] " "Latch ALU:ALU1\|Result\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ram:memoria1\|altsyncram:altsyncram_component\|altsyncram_bb44:auto_generated\|altsyncram_st13:altsyncram1\|q_a\[29\] " "Ports D and ENA on the latch are fed by the same signal ram:memoria1\|altsyncram:altsyncram_component\|altsyncram_bb44:auto_generated\|altsyncram_st13:altsyncram1\|q_a\[29\]" {  } { { "db/altsyncram_st13.tdf" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/db/altsyncram_st13.tdf" 36 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642097414838 ""}  } { { "ALU.vhd" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/ALU.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642097414838 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU1\|Result\[4\] " "Latch ALU:ALU1\|Result\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ram:memoria1\|altsyncram:altsyncram_component\|altsyncram_bb44:auto_generated\|altsyncram_st13:altsyncram1\|q_a\[26\] " "Ports D and ENA on the latch are fed by the same signal ram:memoria1\|altsyncram:altsyncram_component\|altsyncram_bb44:auto_generated\|altsyncram_st13:altsyncram1\|q_a\[26\]" {  } { { "db/altsyncram_st13.tdf" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/db/altsyncram_st13.tdf" 36 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642097414838 ""}  } { { "ALU.vhd" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/ALU.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642097414838 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU1\|temp\[0\] " "Latch ALU:ALU1\|temp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ram:memoria1\|altsyncram:altsyncram_component\|altsyncram_bb44:auto_generated\|altsyncram_st13:altsyncram1\|q_a\[29\] " "Ports D and ENA on the latch are fed by the same signal ram:memoria1\|altsyncram:altsyncram_component\|altsyncram_bb44:auto_generated\|altsyncram_st13:altsyncram1\|q_a\[29\]" {  } { { "db/altsyncram_st13.tdf" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/db/altsyncram_st13.tdf" 36 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642097414838 ""}  } { { "ALU.vhd" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/ALU.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642097414838 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU1\|temp\[1\] " "Latch ALU:ALU1\|temp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ram:memoria1\|altsyncram:altsyncram_component\|altsyncram_bb44:auto_generated\|altsyncram_st13:altsyncram1\|q_a\[29\] " "Ports D and ENA on the latch are fed by the same signal ram:memoria1\|altsyncram:altsyncram_component\|altsyncram_bb44:auto_generated\|altsyncram_st13:altsyncram1\|q_a\[29\]" {  } { { "db/altsyncram_st13.tdf" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/db/altsyncram_st13.tdf" 36 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642097414838 ""}  } { { "ALU.vhd" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/ALU.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642097414838 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU1\|temp\[2\] " "Latch ALU:ALU1\|temp\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ram:memoria1\|altsyncram:altsyncram_component\|altsyncram_bb44:auto_generated\|altsyncram_st13:altsyncram1\|q_a\[29\] " "Ports D and ENA on the latch are fed by the same signal ram:memoria1\|altsyncram:altsyncram_component\|altsyncram_bb44:auto_generated\|altsyncram_st13:altsyncram1\|q_a\[29\]" {  } { { "db/altsyncram_st13.tdf" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/db/altsyncram_st13.tdf" 36 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642097414838 ""}  } { { "ALU.vhd" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/ALU.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642097414838 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU1\|temp\[3\] " "Latch ALU:ALU1\|temp\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ram:memoria1\|altsyncram:altsyncram_component\|altsyncram_bb44:auto_generated\|altsyncram_st13:altsyncram1\|q_a\[29\] " "Ports D and ENA on the latch are fed by the same signal ram:memoria1\|altsyncram:altsyncram_component\|altsyncram_bb44:auto_generated\|altsyncram_st13:altsyncram1\|q_a\[29\]" {  } { { "db/altsyncram_st13.tdf" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/db/altsyncram_st13.tdf" 36 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642097414839 ""}  } { { "ALU.vhd" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/ALU.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642097414839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU1\|temp\[4\] " "Latch ALU:ALU1\|temp\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ram:memoria1\|altsyncram:altsyncram_component\|altsyncram_bb44:auto_generated\|altsyncram_st13:altsyncram1\|q_a\[29\] " "Ports D and ENA on the latch are fed by the same signal ram:memoria1\|altsyncram:altsyncram_component\|altsyncram_bb44:auto_generated\|altsyncram_st13:altsyncram1\|q_a\[29\]" {  } { { "db/altsyncram_st13.tdf" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/db/altsyncram_st13.tdf" 36 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642097414839 ""}  } { { "ALU.vhd" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/ALU.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642097414839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROL_UNIT:controlador\|ocJump " "Latch CONTROL_UNIT:controlador\|ocJump has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTROL_UNIT:controlador\|sState.exjp " "Ports D and ENA on the latch are fed by the same signal CONTROL_UNIT:controlador\|sState.exjp" {  } { { "CONTROL_UNIT.vhd" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/CONTROL_UNIT.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642097414839 ""}  } { { "CONTROL_UNIT.vhd" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/CONTROL_UNIT.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642097414839 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "prueba_read_W_1 GND " "Pin \"prueba_read_W_1\" is stuck at GND" {  } { { "processor_design.vhd" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/processor_design.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642097415391 "|processor_design|prueba_read_W_1"} { "Warning" "WMLS_MLS_STUCK_PIN" "prueba_read_W_2 VCC " "Pin \"prueba_read_W_2\" is stuck at VCC" {  } { { "processor_design.vhd" "" { Text "C:/Users/vasan/Desktop/Practica_MicroProcesador/processor_design.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642097415391 "|processor_design|prueba_read_W_2"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1642097415391 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642097415513 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "22 " "22 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1642097416194 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1642097418142 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642097418142 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "806 " "Implemented 806 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1642097418275 ""} { "Info" "ICUT_CUT_TM_OPINS" "144 " "Implemented 144 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1642097418275 ""} { "Info" "ICUT_CUT_TM_LCELLS" "624 " "Implemented 624 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1642097418275 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1642097418275 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1642097418275 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 55 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 55 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4887 " "Peak virtual memory: 4887 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1642097418308 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 13 13:10:18 2022 " "Processing ended: Thu Jan 13 13:10:18 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1642097418308 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:48 " "Elapsed time: 00:00:48" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1642097418308 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:33 " "Total CPU time (on all processors): 00:01:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1642097418308 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1642097418308 ""}
