<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="simulation/submodules/cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="error_adapter_0" />
 <file
   path="simulation/submodules/cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="error_adapter_0" />
 <file
   path="simulation/submodules/cinnabon_fpga_qsys_mm_interconnect_1_rsp_mux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="simulation/submodules/cinnabon_fpga_qsys_mm_interconnect_1_rsp_demux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux" />
 <file
   path="simulation/submodules/cinnabon_fpga_qsys_mm_interconnect_1_cmd_mux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="simulation/submodules/cinnabon_fpga_qsys_mm_interconnect_1_cmd_demux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux" />
 <file
   path="simulation/submodules/cinnabon_fpga_qsys_mm_interconnect_1_router_001.sv"
   type="SYSTEM_VERILOG"
   library="router_001" />
 <file
   path="simulation/submodules/cinnabon_fpga_qsys_mm_interconnect_1_router.sv"
   type="SYSTEM_VERILOG"
   library="router" />
 <file
   path="simulation/submodules/cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter_001.v"
   type="VERILOG"
   library="avalon_st_adapter_001" />
 <file
   path="simulation/submodules/cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter.v"
   type="VERILOG"
   library="avalon_st_adapter" />
 <file
   path="simulation/submodules/altera_merlin_width_adapter.sv"
   type="SYSTEM_VERILOG"
   library="pcie_ip_bar1_0_to_pio_0_s1_cmd_width_adapter" />
 <file
   path="simulation/submodules/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="pcie_ip_bar1_0_to_pio_0_s1_cmd_width_adapter" />
 <file
   path="simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="pcie_ip_bar1_0_to_pio_0_s1_cmd_width_adapter" />
 <file
   path="simulation/submodules/cinnabon_fpga_qsys_mm_interconnect_0_rsp_mux_003.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_003" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_003" />
 <file
   path="simulation/submodules/cinnabon_fpga_qsys_mm_interconnect_0_rsp_mux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="simulation/submodules/cinnabon_fpga_qsys_mm_interconnect_0_rsp_demux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux" />
 <file
   path="simulation/submodules/cinnabon_fpga_qsys_mm_interconnect_0_cmd_mux_001.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_001" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_001" />
 <file
   path="simulation/submodules/cinnabon_fpga_qsys_mm_interconnect_0_cmd_mux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="simulation/submodules/cinnabon_fpga_qsys_mm_interconnect_0_cmd_demux_003.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux_003" />
 <file
   path="simulation/submodules/cinnabon_fpga_qsys_mm_interconnect_0_cmd_demux_002.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux_002" />
 <file
   path="simulation/submodules/cinnabon_fpga_qsys_mm_interconnect_0_cmd_demux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux" />
 <file
   path="simulation/submodules/altera_merlin_burst_adapter.sv"
   type="SYSTEM_VERILOG"
   library="onchip_memory_s1_burst_adapter" />
 <file
   path="simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv"
   type="SYSTEM_VERILOG"
   library="onchip_memory_s1_burst_adapter" />
 <file
   path="simulation/submodules/altera_merlin_burst_adapter_13_1.sv"
   type="SYSTEM_VERILOG"
   library="onchip_memory_s1_burst_adapter" />
 <file
   path="simulation/submodules/altera_merlin_burst_adapter_new.sv"
   type="SYSTEM_VERILOG"
   library="onchip_memory_s1_burst_adapter" />
 <file
   path="simulation/submodules/altera_incr_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="onchip_memory_s1_burst_adapter" />
 <file
   path="simulation/submodules/altera_wrap_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="onchip_memory_s1_burst_adapter" />
 <file
   path="simulation/submodules/altera_default_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="onchip_memory_s1_burst_adapter" />
 <file
   path="simulation/submodules/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="onchip_memory_s1_burst_adapter" />
 <file
   path="simulation/submodules/altera_avalon_st_pipeline_stage.sv"
   type="SYSTEM_VERILOG"
   library="onchip_memory_s1_burst_adapter" />
 <file
   path="simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="onchip_memory_s1_burst_adapter" />
 <file
   path="simulation/submodules/altera_merlin_traffic_limiter.sv"
   type="SYSTEM_VERILOG"
   library="pcie_ip_bar1_0_limiter" />
 <file
   path="simulation/submodules/altera_merlin_reorder_memory.sv"
   type="SYSTEM_VERILOG"
   library="pcie_ip_bar1_0_limiter" />
 <file
   path="simulation/submodules/altera_avalon_sc_fifo.v"
   type="SYSTEM_VERILOG"
   library="pcie_ip_bar1_0_limiter" />
 <file
   path="simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="pcie_ip_bar1_0_limiter" />
 <file
   path="simulation/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_008.sv"
   type="SYSTEM_VERILOG"
   library="router_008" />
 <file
   path="simulation/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_007.sv"
   type="SYSTEM_VERILOG"
   library="router_007" />
 <file
   path="simulation/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_006.sv"
   type="SYSTEM_VERILOG"
   library="router_006" />
 <file
   path="simulation/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_004.sv"
   type="SYSTEM_VERILOG"
   library="router_004" />
 <file
   path="simulation/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_003.sv"
   type="SYSTEM_VERILOG"
   library="router_003" />
 <file
   path="simulation/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_001.sv"
   type="SYSTEM_VERILOG"
   library="router_001" />
 <file
   path="simulation/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router.sv"
   type="SYSTEM_VERILOG"
   library="router" />
 <file
   path="simulation/submodules/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG"
   library="onchip_memory_s1_agent" />
 <file
   path="simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="onchip_memory_s1_agent" />
 <file
   path="simulation/submodules/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG"
   library="pcie_ip_bar1_0_agent" />
 <file
   path="simulation/submodules/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG"
   library="onchip_memory_s1_translator" />
 <file
   path="simulation/submodules/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG"
   library="pcie_ip_bar1_0_translator" />
 <file
   path="simulation/submodules/altpcie_pipe_interface.v"
   type="VERILOG"
   library="pipe_interface_internal" />
 <file
   path="simulation/submodules/altpcie_pcie_reconfig_bridge.v"
   type="VERILOG"
   library="pipe_interface_internal" />
 <file
   path="simulation/submodules/altera_pcie_hard_ip_reset_controller.v"
   type="VERILOG"
   library="reset_controller_internal" />
 <file
   path="simulation/submodules/altpcie_rs_serdes.v"
   type="VERILOG"
   library="reset_controller_internal" />
 <file
   path="simulation/submodules/altpcie_pll_100_250.v"
   type="VERILOG"
   library="reset_controller_internal" />
 <file
   path="simulation/submodules/altpcie_pll_125_250.v"
   type="VERILOG"
   library="reset_controller_internal" />
 <file
   path="simulation/submodules/cinnabon_fpga_qsys_pcie_ip_altgx_internal.vo"
   type="VERILOG"
   library="altgx_internal" />
 <file
   path="simulation/submodules/mentor/avalon_stif/altpciexpav_stif_a2p_addrtrans.v"
   type="VERILOG_ENCRYPT"
   library="pcie_internal_hip"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/avalon_stif/altpciexpav_stif_a2p_addrtrans.v"
   type="VERILOG_ENCRYPT"
   library="pcie_internal_hip"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/avalon_stif/altpciexpav_stif_a2p_fixtrans.v"
   type="VERILOG_ENCRYPT"
   library="pcie_internal_hip"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/avalon_stif/altpciexpav_stif_a2p_fixtrans.v"
   type="VERILOG_ENCRYPT"
   library="pcie_internal_hip"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/avalon_stif/altpciexpav_stif_a2p_vartrans.v"
   type="VERILOG_ENCRYPT"
   library="pcie_internal_hip"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/avalon_stif/altpciexpav_stif_a2p_vartrans.v"
   type="VERILOG_ENCRYPT"
   library="pcie_internal_hip"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/avalon_stif/altpciexpav_stif_control_register.v"
   type="VERILOG_ENCRYPT"
   library="pcie_internal_hip"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/avalon_stif/altpciexpav_stif_control_register.v"
   type="VERILOG_ENCRYPT"
   library="pcie_internal_hip"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/avalon_stif/altpciexpav_stif_cfg_status.v"
   type="VERILOG_ENCRYPT"
   library="pcie_internal_hip"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/avalon_stif/altpciexpav_stif_cfg_status.v"
   type="VERILOG_ENCRYPT"
   library="pcie_internal_hip"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/avalon_stif/altpciexpav_stif_cr_avalon.v"
   type="VERILOG_ENCRYPT"
   library="pcie_internal_hip"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/avalon_stif/altpciexpav_stif_cr_avalon.v"
   type="VERILOG_ENCRYPT"
   library="pcie_internal_hip"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/avalon_stif/altpciexpav_stif_cr_interrupt.v"
   type="VERILOG_ENCRYPT"
   library="pcie_internal_hip"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/avalon_stif/altpciexpav_stif_cr_interrupt.v"
   type="VERILOG_ENCRYPT"
   library="pcie_internal_hip"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/avalon_stif/altpciexpav_stif_cr_mailbox.v"
   type="VERILOG_ENCRYPT"
   library="pcie_internal_hip"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/avalon_stif/altpciexpav_stif_cr_mailbox.v"
   type="VERILOG_ENCRYPT"
   library="pcie_internal_hip"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/avalon_stif/altpciexpav_stif_p2a_addrtrans.v"
   type="VERILOG_ENCRYPT"
   library="pcie_internal_hip"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/avalon_stif/altpciexpav_stif_p2a_addrtrans.v"
   type="VERILOG_ENCRYPT"
   library="pcie_internal_hip"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/avalon_stif/altpciexpav_stif_reg_fifo.v"
   type="VERILOG_ENCRYPT"
   library="pcie_internal_hip"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/avalon_stif/altpciexpav_stif_reg_fifo.v"
   type="VERILOG_ENCRYPT"
   library="pcie_internal_hip"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/avalon_stif/altpciexpav_stif_rx.v"
   type="VERILOG_ENCRYPT"
   library="pcie_internal_hip"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/avalon_stif/altpciexpav_stif_rx.v"
   type="VERILOG_ENCRYPT"
   library="pcie_internal_hip"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/avalon_stif/altpciexpav_stif_rx_cntrl.v"
   type="VERILOG_ENCRYPT"
   library="pcie_internal_hip"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/avalon_stif/altpciexpav_stif_rx_cntrl.v"
   type="VERILOG_ENCRYPT"
   library="pcie_internal_hip"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/avalon_stif/altpciexpav_stif_rx_resp.v"
   type="VERILOG_ENCRYPT"
   library="pcie_internal_hip"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/avalon_stif/altpciexpav_stif_rx_resp.v"
   type="VERILOG_ENCRYPT"
   library="pcie_internal_hip"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/avalon_stif/altpciexpav_stif_tx.v"
   type="VERILOG_ENCRYPT"
   library="pcie_internal_hip"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/avalon_stif/altpciexpav_stif_tx.v"
   type="VERILOG_ENCRYPT"
   library="pcie_internal_hip"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/avalon_stif/altpciexpav_stif_tx_cntrl.v"
   type="VERILOG_ENCRYPT"
   library="pcie_internal_hip"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/avalon_stif/altpciexpav_stif_tx_cntrl.v"
   type="VERILOG_ENCRYPT"
   library="pcie_internal_hip"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/avalon_stif/altpciexpav_stif_txavl_cntrl.v"
   type="VERILOG_ENCRYPT"
   library="pcie_internal_hip"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/avalon_stif/altpciexpav_stif_txavl_cntrl.v"
   type="VERILOG_ENCRYPT"
   library="pcie_internal_hip"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/avalon_stif/altpciexpav_stif_txresp_cntrl.v"
   type="VERILOG_ENCRYPT"
   library="pcie_internal_hip"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/avalon_stif/altpciexpav_stif_txresp_cntrl.v"
   type="VERILOG_ENCRYPT"
   library="pcie_internal_hip"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/avalon_stif/altpciexpav_clksync.v"
   type="VERILOG_ENCRYPT"
   library="pcie_internal_hip"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/avalon_stif/altpciexpav_clksync.v"
   type="VERILOG_ENCRYPT"
   library="pcie_internal_hip"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/avalon_lite/altpciexpav_lite_app.v"
   type="VERILOG_ENCRYPT"
   library="pcie_internal_hip"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/avalon_lite/altpciexpav_lite_app.v"
   type="VERILOG_ENCRYPT"
   library="pcie_internal_hip"
   simulator="riviera" />
 <file
   path="simulation/submodules/altpciexpav_stif_app.v"
   type="VERILOG"
   library="pcie_internal_hip" />
 <file
   path="simulation/submodules/altpcie_hip_pipen1b_qsys.v"
   type="VERILOG"
   library="pcie_internal_hip" />
 <file
   path="simulation/submodules/cinnabon_fpga_qsys_J2A_master_p2b_adapter.sv"
   type="SYSTEM_VERILOG"
   library="p2b_adapter" />
 <file
   path="simulation/submodules/cinnabon_fpga_qsys_J2A_master_b2p_adapter.sv"
   type="SYSTEM_VERILOG"
   library="b2p_adapter" />
 <file
   path="simulation/submodules/altera_avalon_packets_to_master.v"
   type="VERILOG"
   library="transacto" />
 <file
   path="simulation/submodules/altera_avalon_st_packets_to_bytes.v"
   type="VERILOG"
   library="p2b" />
 <file
   path="simulation/submodules/altera_avalon_st_bytes_to_packets.v"
   type="VERILOG"
   library="b2p" />
 <file
   path="simulation/submodules/altera_avalon_sc_fifo.v"
   type="VERILOG"
   library="fifo" />
 <file
   path="simulation/submodules/cinnabon_fpga_qsys_J2A_master_timing_adt.sv"
   type="SYSTEM_VERILOG"
   library="timing_adt" />
 <file
   path="simulation/submodules/altera_avalon_st_jtag_interface.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_jtag_dc_streaming.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_jtag_sld_node.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_jtag_streaming.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_avalon_st_clock_crosser.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_std_synchronizer_nocut.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_avalon_st_idle_remover.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_avalon_st_idle_inserter.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_avalon_st_pipeline_stage.sv"
   type="SYSTEM_VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_avalon_st_jtag_interface.sdc"
   type="SDC"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_reset_controller.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="simulation/submodules/altera_reset_synchronizer.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="simulation/submodules/altera_reset_controller.sdc"
   type="SDC"
   library="rst_controller" />
 <file
   path="simulation/submodules/cinnabon_fpga_qsys_irq_mapper.sv"
   type="SYSTEM_VERILOG"
   library="irq_mapper" />
 <file
   path="simulation/submodules/cinnabon_fpga_qsys_mm_interconnect_1.v"
   type="VERILOG"
   library="mm_interconnect_1" />
 <file
   path="simulation/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v"
   type="VERILOG"
   library="mm_interconnect_0" />
 <file
   path="simulation/submodules/cinnabon_fpga_qsys_sgdma.v"
   type="VERILOG"
   library="sgdma" />
 <file
   path="simulation/submodules/cinnabon_fpga_qsys_pio_0.v"
   type="VERILOG"
   library="pio_0" />
 <file
   path="simulation/submodules/cinnabon_fpga_qsys_pcie_ip.v"
   type="VERILOG"
   library="pcie_ip" />
 <file
   path="simulation/submodules/cinnabon_fpga_qsys_onchip_memory.hex"
   type="HEX"
   library="onchip_memory" />
 <file
   path="simulation/submodules/cinnabon_fpga_qsys_onchip_memory.v"
   type="VERILOG"
   library="onchip_memory" />
 <file
   path="simulation/submodules/cinnabon_fpga_qsys_J2A_master.v"
   type="VERILOG"
   library="J2A_master" />
 <file path="simulation/cinnabon_fpga_qsys.v" type="VERILOG" />
 <topLevel name="cinnabon_fpga_qsys" />
 <deviceFamily name="cycloneivgx" />
 <modelMap
   controllerPath="cinnabon_fpga_qsys.onchip_memory"
   modelPath="cinnabon_fpga_qsys.onchip_memory" />
</simPackage>
