Dimension = (200.000000,200.000000), Start = (89.000000,96.000000), Target = (54.000000,96.000000)
Map File = sample_map_Doorways.txt
Robot 0 is at (89.000000, 96.000000).
The goal is at (54.000000, 96.000000).
It moves with velocity 2.000000 and with step size 1.000000.
It is currently at distance 35.000000 from the target.
The world is of size 200.000000 x 200.000000.
The bottom-left point is (0.000000, 0.000000).
The top-right point is (200.000000, 200.000000).
x1: lower = 0.000000, higher = 200.000000
x2: lower = 0.000000, higher = 200.000000
x3: lower = 0.000000, higher = 200.000000
x4: lower = 0.000000, higher = 200.000000
x5: lower = 0.000000, higher = 200.000000
x6: lower = 0.000000, higher = 200.000000
Step 0 (w=0.73) :: min err=4.22685e+02
0;(154.000000,116.000000);(139.000000,56.000000);(190.000000,111.000000);
Step 10 (w=0.73) :: min err=3.04875e+02
10;(113.000000,102.000000);(178.000000,128.000000);(73.000000,147.000000);
Step 20 (w=0.73) :: min err=3.04875e+02
20;(113.000000,102.000000);(178.000000,128.000000);(73.000000,147.000000);
Step 30 (w=0.73) :: min err=3.04875e+02
30;(113.000000,102.000000);(178.000000,128.000000);(73.000000,147.000000);
Step 40 (w=0.73) :: min err=2.89287e+02
40;(167.000000,123.000000);(164.000000,110.000000);(163.000000,112.000000);
Step 50 (w=0.73) :: min err=1.46642e+02
50;(115.000000,79.000000);(106.000000,88.000000);(80.000000,53.000000);
Step 60 (w=0.73) :: min err=1.46642e+02
60;(115.000000,79.000000);(106.000000,88.000000);(80.000000,53.000000);
Step 70 (w=0.73) :: min err=1.46642e+02
70;(115.000000,79.000000);(106.000000,88.000000);(80.000000,53.000000);
Step 80 (w=0.73) :: min err=1.46642e+02
80;(115.000000,79.000000);(106.000000,88.000000);(80.000000,53.000000);
Step 90 (w=0.73) :: min err=1.46642e+02
90;(115.000000,79.000000);(106.000000,88.000000);(80.000000,53.000000);
Step 100 (w=0.73) :: min err=1.14941e+02
100;(107.000000,76.000000);(106.000000,72.000000);(80.000000,52.000000);
Step 110 (w=0.73) :: min err=1.12848e+02
110;(105.000000,76.000000);(106.000000,75.000000);(80.000000,52.000000);
Step 120 (w=0.73) :: min err=1.11479e+02
120;(106.000000,75.000000);(106.000000,71.000000);(80.000000,54.000000);
Step 130 (w=0.73) :: min err=1.11241e+02
130;(101.000000,76.000000);(106.000000,75.000000);(80.000000,54.000000);
Step 140 (w=0.73) :: min err=1.11026e+02
140;(102.000000,75.000000);(106.000000,70.000000);(80.000000,54.000000);
Step 150 (w=0.73) :: min err=1.02844e+02
150;(99.000000,75.000000);(98.000000,72.000000);(80.000000,53.000000);
Step 160 (w=0.73) :: min err=1.01449e+02
160;(99.000000,75.000000);(95.000000,67.000000);(80.000000,54.000000);
Step 170 (w=0.73) :: min err=1.01195e+02
170;(99.000000,75.000000);(94.000000,67.000000);(80.000000,54.000000);
Step 180 (w=0.73) :: min err=9.92209e+01
180;(95.000000,73.000000);(96.000000,69.000000);(80.000000,54.000000);
Step 190 (w=0.73) :: min err=9.83793e+01
190;(95.000000,73.000000);(95.000000,69.000000);(80.000000,54.000000);
Step 200 (w=0.73) :: min err=9.82699e+01
200;(94.000000,73.000000);(95.000000,69.000000);(80.000000,54.000000);
Step 210 (w=0.73) :: min err=9.82699e+01
210;(94.000000,73.000000);(95.000000,69.000000);(80.000000,54.000000);
Step 220 (w=0.73) :: min err=9.82699e+01
220;(94.000000,73.000000);(95.000000,69.000000);(80.000000,54.000000);
Step 230 (w=0.73) :: min err=9.82696e+01
230;(94.000000,74.000000);(95.000000,69.000000);(80.000000,54.000000);
Step 240 (w=0.73) :: min err=9.82696e+01
240;(94.000000,74.000000);(95.000000,69.000000);(80.000000,54.000000);
Step 250 (w=0.73) :: min err=9.82696e+01
250;(94.000000,74.000000);(95.000000,69.000000);(80.000000,54.000000);
Step 260 (w=0.73) :: min err=9.77150e+01
260;(92.000000,69.000000);(93.000000,65.000000);(80.000000,54.000000);
Step 270 (w=0.73) :: min err=9.59122e+01
270;(89.000000,71.000000);(90.000000,63.000000);(80.000000,54.000000);
Step 280 (w=0.73) :: min err=9.51243e+01
280;(89.000000,71.000000);(89.000000,63.000000);(80.000000,54.000000);
Step 290 (w=0.73) :: min err=9.40069e+01
290;(88.000000,85.000000);(86.000000,60.000000);(80.000000,54.000000);
Step 300 (w=0.73) :: min err=9.40064e+01
300;(88.000000,84.000000);(86.000000,60.000000);(80.000000,54.000000);
Step 310 (w=0.73) :: min err=9.40064e+01
310;(88.000000,84.000000);(86.000000,60.000000);(80.000000,54.000000);
Step 320 (w=0.73) :: min err=9.40064e+01
320;(88.000000,84.000000);(86.000000,60.000000);(80.000000,54.000000);
Step 330 (w=0.73) :: min err=9.40064e+01
330;(88.000000,84.000000);(86.000000,60.000000);(80.000000,54.000000);
Step 340 (w=0.73) :: min err=9.40064e+01
340;(88.000000,84.000000);(86.000000,60.000000);(80.000000,54.000000);
Step 350 (w=0.73) :: min err=9.34490e+01
350;(87.000000,88.000000);(84.000000,58.000000);(80.000000,54.000000);
Step 360 (w=0.73) :: min err=9.33810e+01
360;(88.000000,88.000000);(84.000000,58.000000);(80.000000,54.000000);
Step 370 (w=0.73) :: min err=9.33810e+01
370;(88.000000,88.000000);(84.000000,58.000000);(80.000000,54.000000);
Step 380 (w=0.73) :: min err=9.33810e+01
380;(88.000000,88.000000);(84.000000,58.000000);(80.000000,54.000000);
Step 390 (w=0.73) :: min err=9.33810e+01
390;(88.000000,88.000000);(84.000000,58.000000);(80.000000,54.000000);
Step 400 (w=0.73) :: min err=9.33810e+01
400;(88.000000,88.000000);(84.000000,58.000000);(80.000000,54.000000);
Step 410 (w=0.73) :: min err=9.33810e+01
410;(88.000000,88.000000);(84.000000,58.000000);(80.000000,54.000000);
Step 420 (w=0.72) :: min err=9.33810e+01
420;(88.000000,88.000000);(84.000000,58.000000);(80.000000,54.000000);
Step 430 (w=0.72) :: min err=9.33810e+01
430;(88.000000,88.000000);(84.000000,58.000000);(80.000000,54.000000);
Step 440 (w=0.72) :: min err=9.33810e+01
440;(88.000000,88.000000);(84.000000,58.000000);(80.000000,54.000000);
Step 450 (w=0.72) :: min err=9.33810e+01
450;(88.000000,88.000000);(84.000000,58.000000);(80.000000,54.000000);
Step 460 (w=0.72) :: min err=9.33810e+01
460;(88.000000,88.000000);(84.000000,58.000000);(80.000000,54.000000);
Step 470 (w=0.72) :: min err=9.33810e+01
470;(88.000000,88.000000);(84.000000,58.000000);(80.000000,54.000000);
Step 480 (w=0.72) :: min err=9.33810e+01
480;(88.000000,88.000000);(84.000000,58.000000);(80.000000,54.000000);
Step 490 (w=0.72) :: min err=9.33810e+01
490;(88.000000,88.000000);(84.000000,58.000000);(80.000000,54.000000);
Step 500 (w=0.72) :: min err=9.33810e+01
500;(88.000000,88.000000);(84.000000,58.000000);(80.000000,54.000000);
Step 510 (w=0.72) :: min err=9.33810e+01
510;(88.000000,88.000000);(84.000000,58.000000);(80.000000,54.000000);
Step 520 (w=0.72) :: min err=9.33810e+01
520;(88.000000,88.000000);(84.000000,58.000000);(80.000000,54.000000);
Step 530 (w=0.72) :: min err=9.33810e+01
530;(88.000000,88.000000);(84.000000,58.000000);(80.000000,54.000000);
Step 540 (w=0.72) :: min err=9.33810e+01
540;(88.000000,88.000000);(84.000000,58.000000);(80.000000,54.000000);
Step 550 (w=0.72) :: min err=9.33810e+01
550;(88.000000,88.000000);(84.000000,58.000000);(80.000000,54.000000);
Step 560 (w=0.72) :: min err=9.33810e+01
560;(88.000000,88.000000);(84.000000,58.000000);(80.000000,54.000000);
Step 570 (w=0.72) :: min err=9.33810e+01
570;(88.000000,88.000000);(84.000000,58.000000);(80.000000,54.000000);
Step 580 (w=0.72) :: min err=9.33810e+01
580;(88.000000,88.000000);(84.000000,58.000000);(80.000000,54.000000);
Step 590 (w=0.72) :: min err=9.33810e+01
590;(88.000000,88.000000);(84.000000,58.000000);(80.000000,54.000000);
Step 600 (w=0.72) :: min err=9.33810e+01
600;(88.000000,88.000000);(84.000000,58.000000);(80.000000,54.000000);
Step 610 (w=0.72) :: min err=9.33810e+01
610;(88.000000,88.000000);(84.000000,58.000000);(80.000000,54.000000);
Step 620 (w=0.72) :: min err=9.33810e+01
620;(88.000000,88.000000);(84.000000,58.000000);(80.000000,54.000000);
Step 630 (w=0.72) :: min err=9.33810e+01
630;(88.000000,88.000000);(84.000000,58.000000);(80.000000,54.000000);
Step 640 (w=0.72) :: min err=9.33810e+01
640;(88.000000,88.000000);(84.000000,58.000000);(80.000000,54.000000);
Step 650 (w=0.72) :: min err=9.33810e+01
650;(88.000000,88.000000);(84.000000,58.000000);(80.000000,54.000000);
Step 660 (w=0.72) :: min err=9.33810e+01
660;(88.000000,88.000000);(84.000000,58.000000);(80.000000,54.000000);
Step 670 (w=0.72) :: min err=9.33810e+01
670;(88.000000,88.000000);(84.000000,58.000000);(80.000000,54.000000);
Step 680 (w=0.72) :: min err=9.33810e+01
680;(88.000000,88.000000);(84.000000,58.000000);(80.000000,54.000000);
Step 690 (w=0.72) :: min err=9.33810e+01
690;(88.000000,88.000000);(84.000000,58.000000);(80.000000,54.000000);
Step 700 (w=0.72) :: min err=9.33810e+01
700;(88.000000,88.000000);(84.000000,58.000000);(80.000000,54.000000);
Step 710 (w=0.72) :: min err=9.33810e+01
710;(88.000000,88.000000);(84.000000,58.000000);(80.000000,54.000000);
Step 720 (w=0.72) :: min err=9.33810e+01
720;(88.000000,88.000000);(84.000000,58.000000);(80.000000,54.000000);
Step 730 (w=0.72) :: min err=9.33810e+01
730;(88.000000,88.000000);(84.000000,58.000000);(80.000000,54.000000);
Step 740 (w=0.72) :: min err=9.33810e+01
740;(88.000000,88.000000);(84.000000,58.000000);(80.000000,54.000000);
Step 750 (w=0.72) :: min err=9.21795e+01
750;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 760 (w=0.72) :: min err=9.21795e+01
760;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 770 (w=0.72) :: min err=9.21795e+01
770;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 780 (w=0.72) :: min err=9.21795e+01
780;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 790 (w=0.72) :: min err=9.21795e+01
790;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 800 (w=0.72) :: min err=9.21795e+01
800;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 810 (w=0.72) :: min err=9.21795e+01
810;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 820 (w=0.72) :: min err=9.21795e+01
820;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 830 (w=0.72) :: min err=9.21795e+01
830;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 840 (w=0.72) :: min err=9.21795e+01
840;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 850 (w=0.72) :: min err=9.21795e+01
850;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 860 (w=0.72) :: min err=9.21795e+01
860;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 870 (w=0.72) :: min err=9.21795e+01
870;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 880 (w=0.72) :: min err=9.21795e+01
880;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 890 (w=0.72) :: min err=9.21795e+01
890;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 900 (w=0.72) :: min err=9.21795e+01
900;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 910 (w=0.72) :: min err=9.21795e+01
910;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 920 (w=0.72) :: min err=9.21795e+01
920;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 930 (w=0.72) :: min err=9.21795e+01
930;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 940 (w=0.72) :: min err=9.21795e+01
940;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 950 (w=0.72) :: min err=9.21795e+01
950;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 960 (w=0.72) :: min err=9.21795e+01
960;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 970 (w=0.72) :: min err=9.21795e+01
970;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 980 (w=0.72) :: min err=9.21795e+01
980;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 990 (w=0.72) :: min err=9.21795e+01
990;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 1000 (w=0.72) :: min err=9.21795e+01
1000;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 1010 (w=0.72) :: min err=9.21795e+01
1010;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 1020 (w=0.72) :: min err=9.21795e+01
1020;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 1030 (w=0.72) :: min err=9.21795e+01
1030;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 1040 (w=0.72) :: min err=9.21795e+01
1040;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 1050 (w=0.72) :: min err=9.21795e+01
1050;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 1060 (w=0.72) :: min err=9.21795e+01
1060;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 1070 (w=0.72) :: min err=9.21795e+01
1070;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 1080 (w=0.72) :: min err=9.21795e+01
1080;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 1090 (w=0.72) :: min err=9.21795e+01
1090;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 1100 (w=0.72) :: min err=9.21795e+01
1100;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 1110 (w=0.72) :: min err=9.21795e+01
1110;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 1120 (w=0.72) :: min err=9.21795e+01
1120;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 1130 (w=0.72) :: min err=9.21795e+01
1130;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 1140 (w=0.72) :: min err=9.21795e+01
1140;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 1150 (w=0.72) :: min err=9.21795e+01
1150;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 1160 (w=0.72) :: min err=9.21795e+01
1160;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 1170 (w=0.72) :: min err=9.21795e+01
1170;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 1180 (w=0.72) :: min err=9.21795e+01
1180;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 1190 (w=0.72) :: min err=9.21795e+01
1190;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 1200 (w=0.72) :: min err=9.21795e+01
1200;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 1210 (w=0.72) :: min err=9.21795e+01
1210;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 1220 (w=0.72) :: min err=9.21795e+01
1220;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 1230 (w=0.72) :: min err=9.21795e+01
1230;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 1240 (w=0.72) :: min err=9.21795e+01
1240;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 1250 (w=0.72) :: min err=9.21795e+01
1250;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 1260 (w=0.72) :: min err=9.21795e+01
1260;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 1270 (w=0.72) :: min err=9.21795e+01
1270;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 1280 (w=0.72) :: min err=9.21795e+01
1280;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 1290 (w=0.72) :: min err=9.21795e+01
1290;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 1300 (w=0.71) :: min err=9.21795e+01
1300;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 1310 (w=0.71) :: min err=9.21795e+01
1310;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 1320 (w=0.71) :: min err=9.21795e+01
1320;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 1330 (w=0.71) :: min err=9.21795e+01
1330;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 1340 (w=0.71) :: min err=9.21795e+01
1340;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 1350 (w=0.71) :: min err=9.21795e+01
1350;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 1360 (w=0.71) :: min err=9.21795e+01
1360;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 1370 (w=0.71) :: min err=9.21795e+01
1370;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 1380 (w=0.71) :: min err=9.21795e+01
1380;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 1390 (w=0.71) :: min err=9.21795e+01
1390;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 1400 (w=0.71) :: min err=9.21795e+01
1400;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 1410 (w=0.71) :: min err=9.21795e+01
1410;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 1420 (w=0.71) :: min err=9.21795e+01
1420;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 1430 (w=0.71) :: min err=9.21795e+01
1430;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 1440 (w=0.71) :: min err=9.21795e+01
1440;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 1450 (w=0.71) :: min err=9.21795e+01
1450;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 1460 (w=0.71) :: min err=9.21795e+01
1460;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 1470 (w=0.71) :: min err=9.21795e+01
1470;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 1480 (w=0.71) :: min err=9.21795e+01
1480;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 1490 (w=0.71) :: min err=9.21795e+01
1490;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 1500 (w=0.71) :: min err=9.21795e+01
1500;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 1510 (w=0.71) :: min err=9.21795e+01
1510;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 1520 (w=0.71) :: min err=9.21795e+01
1520;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 1530 (w=0.71) :: min err=9.21795e+01
1530;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 1540 (w=0.71) :: min err=9.21795e+01
1540;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 1550 (w=0.71) :: min err=9.21795e+01
1550;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 1560 (w=0.71) :: min err=9.21795e+01
1560;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 1570 (w=0.71) :: min err=9.21795e+01
1570;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 1580 (w=0.71) :: min err=9.21795e+01
1580;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 1590 (w=0.71) :: min err=9.21795e+01
1590;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 1600 (w=0.71) :: min err=9.21795e+01
1600;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 1610 (w=0.71) :: min err=9.21795e+01
1610;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 1620 (w=0.71) :: min err=9.21795e+01
1620;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 1630 (w=0.71) :: min err=9.21795e+01
1630;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 1640 (w=0.71) :: min err=9.21795e+01
1640;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 1650 (w=0.71) :: min err=9.21795e+01
1650;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 1660 (w=0.71) :: min err=9.21795e+01
1660;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 1670 (w=0.71) :: min err=9.21795e+01
1670;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 1680 (w=0.71) :: min err=9.21795e+01
1680;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 1690 (w=0.71) :: min err=9.21795e+01
1690;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 1700 (w=0.71) :: min err=9.21795e+01
1700;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 1710 (w=0.71) :: min err=9.21795e+01
1710;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 1720 (w=0.71) :: min err=9.21795e+01
1720;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 1730 (w=0.71) :: min err=9.21795e+01
1730;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 1740 (w=0.71) :: min err=9.21795e+01
1740;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 1750 (w=0.71) :: min err=9.21795e+01
1750;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 1760 (w=0.71) :: min err=9.21795e+01
1760;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 1770 (w=0.71) :: min err=9.21795e+01
1770;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 1780 (w=0.71) :: min err=9.21795e+01
1780;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 1790 (w=0.71) :: min err=9.21795e+01
1790;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 1800 (w=0.71) :: min err=9.21795e+01
1800;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 1810 (w=0.71) :: min err=9.21795e+01
1810;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 1820 (w=0.71) :: min err=9.21795e+01
1820;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 1830 (w=0.71) :: min err=9.21795e+01
1830;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 1840 (w=0.71) :: min err=9.21795e+01
1840;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 1850 (w=0.71) :: min err=9.21795e+01
1850;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 1860 (w=0.71) :: min err=9.21795e+01
1860;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 1870 (w=0.71) :: min err=9.21795e+01
1870;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 1880 (w=0.71) :: min err=9.21795e+01
1880;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 1890 (w=0.71) :: min err=9.21795e+01
1890;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 1900 (w=0.71) :: min err=9.21795e+01
1900;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 1910 (w=0.71) :: min err=9.21795e+01
1910;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 1920 (w=0.71) :: min err=9.21795e+01
1920;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 1930 (w=0.71) :: min err=9.21795e+01
1930;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 1940 (w=0.71) :: min err=9.21795e+01
1940;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 1950 (w=0.71) :: min err=9.21795e+01
1950;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 1960 (w=0.71) :: min err=9.21795e+01
1960;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 1970 (w=0.71) :: min err=9.21795e+01
1970;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 1980 (w=0.71) :: min err=9.21795e+01
1980;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 1990 (w=0.71) :: min err=9.21795e+01
1990;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 2000 (w=0.71) :: min err=9.21795e+01
2000;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 2010 (w=0.71) :: min err=9.21795e+01
2010;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 2020 (w=0.71) :: min err=9.21795e+01
2020;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 2030 (w=0.71) :: min err=9.21795e+01
2030;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 2040 (w=0.71) :: min err=9.21795e+01
2040;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 2050 (w=0.71) :: min err=9.21795e+01
2050;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 2060 (w=0.71) :: min err=9.21795e+01
2060;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 2070 (w=0.71) :: min err=9.21795e+01
2070;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 2080 (w=0.71) :: min err=9.21795e+01
2080;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 2090 (w=0.71) :: min err=9.21795e+01
2090;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 2100 (w=0.71) :: min err=9.21795e+01
2100;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 2110 (w=0.71) :: min err=9.21795e+01
2110;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 2120 (w=0.71) :: min err=9.21795e+01
2120;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 2130 (w=0.71) :: min err=9.21795e+01
2130;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 2140 (w=0.71) :: min err=9.21795e+01
2140;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 2150 (w=0.71) :: min err=9.21795e+01
2150;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 2160 (w=0.71) :: min err=9.21795e+01
2160;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 2170 (w=0.70) :: min err=9.21795e+01
2170;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 2180 (w=0.70) :: min err=9.21795e+01
2180;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 2190 (w=0.70) :: min err=9.21795e+01
2190;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 2200 (w=0.70) :: min err=9.21795e+01
2200;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 2210 (w=0.70) :: min err=9.21795e+01
2210;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 2220 (w=0.70) :: min err=9.21795e+01
2220;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 2230 (w=0.70) :: min err=9.21795e+01
2230;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 2240 (w=0.70) :: min err=9.21795e+01
2240;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 2250 (w=0.70) :: min err=9.21795e+01
2250;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 2260 (w=0.70) :: min err=9.21795e+01
2260;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 2270 (w=0.70) :: min err=9.21795e+01
2270;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 2280 (w=0.70) :: min err=9.21795e+01
2280;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 2290 (w=0.70) :: min err=9.21795e+01
2290;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 2300 (w=0.70) :: min err=9.21795e+01
2300;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 2310 (w=0.70) :: min err=9.21795e+01
2310;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 2320 (w=0.70) :: min err=9.21795e+01
2320;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 2330 (w=0.70) :: min err=9.21795e+01
2330;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 2340 (w=0.70) :: min err=9.21795e+01
2340;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 2350 (w=0.70) :: min err=9.21795e+01
2350;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 2360 (w=0.70) :: min err=9.21795e+01
2360;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 2370 (w=0.70) :: min err=9.21795e+01
2370;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 2380 (w=0.70) :: min err=9.21795e+01
2380;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 2390 (w=0.70) :: min err=9.21795e+01
2390;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 2400 (w=0.70) :: min err=9.21795e+01
2400;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 2410 (w=0.70) :: min err=9.21795e+01
2410;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 2420 (w=0.70) :: min err=9.21795e+01
2420;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 2430 (w=0.70) :: min err=9.21795e+01
2430;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 2440 (w=0.70) :: min err=9.21795e+01
2440;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 2450 (w=0.70) :: min err=9.21795e+01
2450;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 2460 (w=0.70) :: min err=9.21795e+01
2460;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 2470 (w=0.70) :: min err=9.21795e+01
2470;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 2480 (w=0.70) :: min err=9.21795e+01
2480;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 2490 (w=0.70) :: min err=9.21795e+01
2490;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 2500 (w=0.70) :: min err=9.21795e+01
2500;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 2510 (w=0.70) :: min err=9.21795e+01
2510;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 2520 (w=0.70) :: min err=9.21795e+01
2520;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 2530 (w=0.70) :: min err=9.21795e+01
2530;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 2540 (w=0.70) :: min err=9.21795e+01
2540;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 2550 (w=0.70) :: min err=9.21795e+01
2550;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 2560 (w=0.70) :: min err=9.21795e+01
2560;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 2570 (w=0.70) :: min err=9.21795e+01
2570;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 2580 (w=0.70) :: min err=9.21795e+01
2580;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 2590 (w=0.70) :: min err=9.21795e+01
2590;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 2600 (w=0.70) :: min err=9.21795e+01
2600;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 2610 (w=0.70) :: min err=9.21795e+01
2610;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 2620 (w=0.70) :: min err=9.21795e+01
2620;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 2630 (w=0.70) :: min err=9.21795e+01
2630;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 2640 (w=0.70) :: min err=9.21795e+01
2640;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 2650 (w=0.70) :: min err=9.21795e+01
2650;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 2660 (w=0.70) :: min err=9.21795e+01
2660;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 2670 (w=0.70) :: min err=9.21795e+01
2670;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 2680 (w=0.70) :: min err=9.21795e+01
2680;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 2690 (w=0.70) :: min err=9.21795e+01
2690;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 2700 (w=0.70) :: min err=9.21795e+01
2700;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 2710 (w=0.70) :: min err=9.21795e+01
2710;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 2720 (w=0.70) :: min err=9.21795e+01
2720;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 2730 (w=0.70) :: min err=9.21795e+01
2730;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 2740 (w=0.70) :: min err=9.21795e+01
2740;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 2750 (w=0.70) :: min err=9.21795e+01
2750;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 2760 (w=0.70) :: min err=9.21795e+01
2760;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 2770 (w=0.70) :: min err=9.21795e+01
2770;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 2780 (w=0.70) :: min err=9.21795e+01
2780;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 2790 (w=0.70) :: min err=9.21795e+01
2790;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 2800 (w=0.70) :: min err=9.21795e+01
2800;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 2810 (w=0.70) :: min err=9.21795e+01
2810;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 2820 (w=0.70) :: min err=9.21795e+01
2820;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 2830 (w=0.70) :: min err=9.21795e+01
2830;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 2840 (w=0.70) :: min err=9.21795e+01
2840;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 2850 (w=0.70) :: min err=9.21795e+01
2850;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 2860 (w=0.70) :: min err=9.21795e+01
2860;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 2870 (w=0.70) :: min err=9.21795e+01
2870;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 2880 (w=0.70) :: min err=9.21795e+01
2880;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 2890 (w=0.70) :: min err=9.21795e+01
2890;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 2900 (w=0.70) :: min err=9.21795e+01
2900;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 2910 (w=0.70) :: min err=9.21795e+01
2910;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 2920 (w=0.70) :: min err=9.21795e+01
2920;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 2930 (w=0.70) :: min err=9.21795e+01
2930;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 2940 (w=0.70) :: min err=9.21795e+01
2940;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 2950 (w=0.70) :: min err=9.21795e+01
2950;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 2960 (w=0.70) :: min err=9.21795e+01
2960;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 2970 (w=0.70) :: min err=9.21795e+01
2970;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 2980 (w=0.70) :: min err=9.21795e+01
2980;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 2990 (w=0.70) :: min err=9.21795e+01
2990;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 3000 (w=0.70) :: min err=9.21795e+01
3000;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 3010 (w=0.70) :: min err=9.21795e+01
3010;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 3020 (w=0.70) :: min err=9.21795e+01
3020;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 3030 (w=0.70) :: min err=9.21795e+01
3030;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 3040 (w=0.69) :: min err=9.21795e+01
3040;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 3050 (w=0.69) :: min err=9.21795e+01
3050;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 3060 (w=0.69) :: min err=9.21795e+01
3060;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 3070 (w=0.69) :: min err=9.21795e+01
3070;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 3080 (w=0.69) :: min err=9.21795e+01
3080;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 3090 (w=0.69) :: min err=9.21795e+01
3090;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 3100 (w=0.69) :: min err=9.21795e+01
3100;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 3110 (w=0.69) :: min err=9.21795e+01
3110;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 3120 (w=0.69) :: min err=9.21795e+01
3120;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 3130 (w=0.69) :: min err=9.21795e+01
3130;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 3140 (w=0.69) :: min err=9.21795e+01
3140;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 3150 (w=0.69) :: min err=9.21795e+01
3150;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 3160 (w=0.69) :: min err=9.21795e+01
3160;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 3170 (w=0.69) :: min err=9.21795e+01
3170;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 3180 (w=0.69) :: min err=9.21795e+01
3180;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 3190 (w=0.69) :: min err=9.21795e+01
3190;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 3200 (w=0.69) :: min err=9.21795e+01
3200;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 3210 (w=0.69) :: min err=9.21795e+01
3210;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 3220 (w=0.69) :: min err=9.21795e+01
3220;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 3230 (w=0.69) :: min err=9.21795e+01
3230;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 3240 (w=0.69) :: min err=9.21795e+01
3240;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 3250 (w=0.69) :: min err=9.21795e+01
3250;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 3260 (w=0.69) :: min err=9.21795e+01
3260;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 3270 (w=0.69) :: min err=9.21795e+01
3270;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 3280 (w=0.69) :: min err=9.21795e+01
3280;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 3290 (w=0.69) :: min err=9.21795e+01
3290;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 3300 (w=0.69) :: min err=9.21795e+01
3300;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 3310 (w=0.69) :: min err=9.21795e+01
3310;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 3320 (w=0.69) :: min err=9.21795e+01
3320;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 3330 (w=0.69) :: min err=9.21795e+01
3330;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 3340 (w=0.69) :: min err=9.21795e+01
3340;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 3350 (w=0.69) :: min err=9.21795e+01
3350;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 3360 (w=0.69) :: min err=9.21795e+01
3360;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 3370 (w=0.69) :: min err=9.21795e+01
3370;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 3380 (w=0.69) :: min err=9.21795e+01
3380;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 3390 (w=0.69) :: min err=9.21795e+01
3390;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 3400 (w=0.69) :: min err=9.21795e+01
3400;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 3410 (w=0.69) :: min err=9.21795e+01
3410;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 3420 (w=0.69) :: min err=9.21795e+01
3420;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 3430 (w=0.69) :: min err=9.21795e+01
3430;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 3440 (w=0.69) :: min err=9.21795e+01
3440;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 3450 (w=0.69) :: min err=9.21795e+01
3450;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 3460 (w=0.69) :: min err=9.21795e+01
3460;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 3470 (w=0.69) :: min err=9.21795e+01
3470;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 3480 (w=0.69) :: min err=9.21795e+01
3480;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 3490 (w=0.69) :: min err=9.21795e+01
3490;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 3500 (w=0.69) :: min err=9.21795e+01
3500;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 3510 (w=0.69) :: min err=9.21795e+01
3510;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 3520 (w=0.69) :: min err=9.21795e+01
3520;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 3530 (w=0.69) :: min err=9.21795e+01
3530;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 3540 (w=0.69) :: min err=9.21795e+01
3540;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 3550 (w=0.69) :: min err=9.21795e+01
3550;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 3560 (w=0.69) :: min err=9.21795e+01
3560;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 3570 (w=0.69) :: min err=9.21795e+01
3570;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 3580 (w=0.69) :: min err=9.21795e+01
3580;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 3590 (w=0.69) :: min err=9.21795e+01
3590;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 3600 (w=0.69) :: min err=9.21795e+01
3600;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 3610 (w=0.69) :: min err=9.21795e+01
3610;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 3620 (w=0.69) :: min err=9.21795e+01
3620;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 3630 (w=0.69) :: min err=9.21795e+01
3630;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 3640 (w=0.69) :: min err=9.21795e+01
3640;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 3650 (w=0.69) :: min err=9.21795e+01
3650;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 3660 (w=0.69) :: min err=9.21795e+01
3660;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 3670 (w=0.69) :: min err=9.21795e+01
3670;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 3680 (w=0.69) :: min err=9.21795e+01
3680;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 3690 (w=0.69) :: min err=9.21795e+01
3690;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 3700 (w=0.69) :: min err=9.21795e+01
3700;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 3710 (w=0.69) :: min err=9.21795e+01
3710;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 3720 (w=0.69) :: min err=9.21795e+01
3720;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 3730 (w=0.69) :: min err=9.21795e+01
3730;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 3740 (w=0.69) :: min err=9.21795e+01
3740;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 3750 (w=0.69) :: min err=9.21795e+01
3750;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 3760 (w=0.69) :: min err=9.21795e+01
3760;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 3770 (w=0.69) :: min err=9.21795e+01
3770;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 3780 (w=0.69) :: min err=9.21795e+01
3780;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 3790 (w=0.69) :: min err=9.21795e+01
3790;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 3800 (w=0.69) :: min err=9.21795e+01
3800;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 3810 (w=0.69) :: min err=9.21795e+01
3810;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 3820 (w=0.69) :: min err=9.21795e+01
3820;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 3830 (w=0.69) :: min err=9.21795e+01
3830;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 3840 (w=0.69) :: min err=9.21795e+01
3840;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 3850 (w=0.69) :: min err=9.21795e+01
3850;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 3860 (w=0.69) :: min err=9.21795e+01
3860;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 3870 (w=0.69) :: min err=9.21795e+01
3870;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 3880 (w=0.69) :: min err=9.21795e+01
3880;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 3890 (w=0.69) :: min err=9.21795e+01
3890;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 3900 (w=0.69) :: min err=9.21795e+01
3900;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 3910 (w=0.68) :: min err=9.21795e+01
3910;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 3920 (w=0.68) :: min err=9.21795e+01
3920;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 3930 (w=0.68) :: min err=9.21795e+01
3930;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 3940 (w=0.68) :: min err=9.21795e+01
3940;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 3950 (w=0.68) :: min err=9.21795e+01
3950;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 3960 (w=0.68) :: min err=9.21795e+01
3960;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 3970 (w=0.68) :: min err=9.21795e+01
3970;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 3980 (w=0.68) :: min err=9.21795e+01
3980;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 3990 (w=0.68) :: min err=9.21795e+01
3990;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 4000 (w=0.68) :: min err=9.21795e+01
4000;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 4010 (w=0.68) :: min err=9.21795e+01
4010;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 4020 (w=0.68) :: min err=9.21795e+01
4020;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 4030 (w=0.68) :: min err=9.21795e+01
4030;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 4040 (w=0.68) :: min err=9.21795e+01
4040;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 4050 (w=0.68) :: min err=9.21795e+01
4050;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 4060 (w=0.68) :: min err=9.21795e+01
4060;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 4070 (w=0.68) :: min err=9.21795e+01
4070;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 4080 (w=0.68) :: min err=9.21795e+01
4080;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 4090 (w=0.68) :: min err=9.21795e+01
4090;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 4100 (w=0.68) :: min err=9.21795e+01
4100;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 4110 (w=0.68) :: min err=9.21795e+01
4110;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 4120 (w=0.68) :: min err=9.21795e+01
4120;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 4130 (w=0.68) :: min err=9.21795e+01
4130;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 4140 (w=0.68) :: min err=9.21795e+01
4140;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 4150 (w=0.68) :: min err=9.21795e+01
4150;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 4160 (w=0.68) :: min err=9.21795e+01
4160;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 4170 (w=0.68) :: min err=9.21795e+01
4170;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 4180 (w=0.68) :: min err=9.21795e+01
4180;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 4190 (w=0.68) :: min err=9.21795e+01
4190;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 4200 (w=0.68) :: min err=9.21795e+01
4200;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 4210 (w=0.68) :: min err=9.21795e+01
4210;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 4220 (w=0.68) :: min err=9.21795e+01
4220;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 4230 (w=0.68) :: min err=9.21795e+01
4230;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 4240 (w=0.68) :: min err=9.21795e+01
4240;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 4250 (w=0.68) :: min err=9.21795e+01
4250;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 4260 (w=0.68) :: min err=9.21795e+01
4260;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 4270 (w=0.68) :: min err=9.21795e+01
4270;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 4280 (w=0.68) :: min err=9.21795e+01
4280;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 4290 (w=0.68) :: min err=9.21795e+01
4290;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 4300 (w=0.68) :: min err=9.21795e+01
4300;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 4310 (w=0.68) :: min err=9.21795e+01
4310;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 4320 (w=0.68) :: min err=9.21795e+01
4320;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 4330 (w=0.68) :: min err=9.21795e+01
4330;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 4340 (w=0.68) :: min err=9.21795e+01
4340;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 4350 (w=0.68) :: min err=9.21795e+01
4350;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 4360 (w=0.68) :: min err=9.21795e+01
4360;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 4370 (w=0.68) :: min err=9.21795e+01
4370;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 4380 (w=0.68) :: min err=9.21795e+01
4380;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 4390 (w=0.68) :: min err=9.21795e+01
4390;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 4400 (w=0.68) :: min err=9.21795e+01
4400;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 4410 (w=0.68) :: min err=9.21795e+01
4410;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 4420 (w=0.68) :: min err=9.21795e+01
4420;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 4430 (w=0.68) :: min err=9.21795e+01
4430;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 4440 (w=0.68) :: min err=9.21795e+01
4440;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 4450 (w=0.68) :: min err=9.21795e+01
4450;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 4460 (w=0.68) :: min err=9.21795e+01
4460;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 4470 (w=0.68) :: min err=9.21795e+01
4470;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 4480 (w=0.68) :: min err=9.21795e+01
4480;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 4490 (w=0.68) :: min err=9.21795e+01
4490;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 4500 (w=0.68) :: min err=9.21795e+01
4500;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 4510 (w=0.68) :: min err=9.21795e+01
4510;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 4520 (w=0.68) :: min err=9.21795e+01
4520;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 4530 (w=0.68) :: min err=9.21795e+01
4530;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 4540 (w=0.68) :: min err=9.21795e+01
4540;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 4550 (w=0.68) :: min err=9.21795e+01
4550;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 4560 (w=0.68) :: min err=9.21795e+01
4560;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 4570 (w=0.68) :: min err=9.21795e+01
4570;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 4580 (w=0.68) :: min err=9.21795e+01
4580;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 4590 (w=0.68) :: min err=9.21795e+01
4590;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 4600 (w=0.68) :: min err=9.21795e+01
4600;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 4610 (w=0.68) :: min err=9.21795e+01
4610;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 4620 (w=0.68) :: min err=9.21795e+01
4620;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 4630 (w=0.68) :: min err=9.21795e+01
4630;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 4640 (w=0.68) :: min err=9.21795e+01
4640;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 4650 (w=0.68) :: min err=9.21795e+01
4650;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 4660 (w=0.68) :: min err=9.21795e+01
4660;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 4670 (w=0.68) :: min err=9.21795e+01
4670;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 4680 (w=0.68) :: min err=9.21795e+01
4680;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 4690 (w=0.68) :: min err=9.21795e+01
4690;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 4700 (w=0.68) :: min err=9.21795e+01
4700;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 4710 (w=0.68) :: min err=9.21795e+01
4710;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 4720 (w=0.68) :: min err=9.21795e+01
4720;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 4730 (w=0.68) :: min err=9.21795e+01
4730;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 4740 (w=0.68) :: min err=9.21795e+01
4740;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 4750 (w=0.68) :: min err=9.21795e+01
4750;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 4760 (w=0.68) :: min err=9.21795e+01
4760;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 4770 (w=0.68) :: min err=9.21795e+01
4770;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 4780 (w=0.68) :: min err=9.21795e+01
4780;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 4790 (w=0.67) :: min err=9.21795e+01
4790;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 4800 (w=0.67) :: min err=9.21795e+01
4800;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 4810 (w=0.67) :: min err=9.21795e+01
4810;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 4820 (w=0.67) :: min err=9.21795e+01
4820;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 4830 (w=0.67) :: min err=9.21795e+01
4830;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 4840 (w=0.67) :: min err=9.21795e+01
4840;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 4850 (w=0.67) :: min err=9.21795e+01
4850;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 4860 (w=0.67) :: min err=9.21795e+01
4860;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 4870 (w=0.67) :: min err=9.21795e+01
4870;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 4880 (w=0.67) :: min err=9.21795e+01
4880;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 4890 (w=0.67) :: min err=9.21795e+01
4890;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 4900 (w=0.67) :: min err=9.21795e+01
4900;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 4910 (w=0.67) :: min err=9.21795e+01
4910;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 4920 (w=0.67) :: min err=9.21795e+01
4920;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 4930 (w=0.67) :: min err=9.21795e+01
4930;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 4940 (w=0.67) :: min err=9.21795e+01
4940;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 4950 (w=0.67) :: min err=9.21795e+01
4950;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 4960 (w=0.67) :: min err=9.21795e+01
4960;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 4970 (w=0.67) :: min err=9.21795e+01
4970;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 4980 (w=0.67) :: min err=9.21795e+01
4980;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 4990 (w=0.67) :: min err=9.21795e+01
4990;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 5000 (w=0.67) :: min err=9.21795e+01
5000;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 5010 (w=0.67) :: min err=9.21795e+01
5010;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 5020 (w=0.67) :: min err=9.21795e+01
5020;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 5030 (w=0.67) :: min err=9.21795e+01
5030;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 5040 (w=0.67) :: min err=9.21795e+01
5040;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 5050 (w=0.67) :: min err=9.21795e+01
5050;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 5060 (w=0.67) :: min err=9.21795e+01
5060;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 5070 (w=0.67) :: min err=9.21795e+01
5070;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 5080 (w=0.67) :: min err=9.21795e+01
5080;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 5090 (w=0.67) :: min err=9.21795e+01
5090;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 5100 (w=0.67) :: min err=9.21795e+01
5100;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 5110 (w=0.67) :: min err=9.21795e+01
5110;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 5120 (w=0.67) :: min err=9.21795e+01
5120;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 5130 (w=0.67) :: min err=9.21795e+01
5130;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 5140 (w=0.67) :: min err=9.21795e+01
5140;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 5150 (w=0.67) :: min err=9.21795e+01
5150;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 5160 (w=0.67) :: min err=9.21795e+01
5160;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 5170 (w=0.67) :: min err=9.21795e+01
5170;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 5180 (w=0.67) :: min err=9.21795e+01
5180;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 5190 (w=0.67) :: min err=9.21795e+01
5190;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 5200 (w=0.67) :: min err=9.21795e+01
5200;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 5210 (w=0.67) :: min err=9.21795e+01
5210;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 5220 (w=0.67) :: min err=9.21795e+01
5220;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 5230 (w=0.67) :: min err=9.21795e+01
5230;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 5240 (w=0.67) :: min err=9.21795e+01
5240;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 5250 (w=0.67) :: min err=9.21795e+01
5250;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 5260 (w=0.67) :: min err=9.21795e+01
5260;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 5270 (w=0.67) :: min err=9.21795e+01
5270;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 5280 (w=0.67) :: min err=9.21795e+01
5280;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 5290 (w=0.67) :: min err=9.21795e+01
5290;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 5300 (w=0.67) :: min err=9.21795e+01
5300;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 5310 (w=0.67) :: min err=9.21795e+01
5310;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 5320 (w=0.67) :: min err=9.21795e+01
5320;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 5330 (w=0.67) :: min err=9.21795e+01
5330;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 5340 (w=0.67) :: min err=9.21795e+01
5340;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 5350 (w=0.67) :: min err=9.21795e+01
5350;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 5360 (w=0.67) :: min err=9.21795e+01
5360;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 5370 (w=0.67) :: min err=9.21795e+01
5370;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 5380 (w=0.67) :: min err=9.21795e+01
5380;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 5390 (w=0.67) :: min err=9.21795e+01
5390;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 5400 (w=0.67) :: min err=9.21795e+01
5400;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 5410 (w=0.67) :: min err=9.21795e+01
5410;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 5420 (w=0.67) :: min err=9.21795e+01
5420;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 5430 (w=0.67) :: min err=9.21795e+01
5430;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 5440 (w=0.67) :: min err=9.21795e+01
5440;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 5450 (w=0.67) :: min err=9.21795e+01
5450;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 5460 (w=0.67) :: min err=9.21795e+01
5460;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 5470 (w=0.67) :: min err=9.21795e+01
5470;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 5480 (w=0.67) :: min err=9.21795e+01
5480;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 5490 (w=0.67) :: min err=9.21795e+01
5490;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 5500 (w=0.67) :: min err=9.21795e+01
5500;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 5510 (w=0.67) :: min err=9.21795e+01
5510;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 5520 (w=0.67) :: min err=9.21795e+01
5520;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 5530 (w=0.67) :: min err=9.21795e+01
5530;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 5540 (w=0.67) :: min err=9.21795e+01
5540;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 5550 (w=0.67) :: min err=9.21795e+01
5550;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 5560 (w=0.67) :: min err=9.21795e+01
5560;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 5570 (w=0.67) :: min err=9.21795e+01
5570;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 5580 (w=0.67) :: min err=9.21795e+01
5580;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 5590 (w=0.67) :: min err=9.21795e+01
5590;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 5600 (w=0.67) :: min err=9.21795e+01
5600;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 5610 (w=0.67) :: min err=9.21795e+01
5610;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 5620 (w=0.67) :: min err=9.21795e+01
5620;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 5630 (w=0.67) :: min err=9.21795e+01
5630;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 5640 (w=0.67) :: min err=9.21795e+01
5640;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 5650 (w=0.67) :: min err=9.21795e+01
5650;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 5660 (w=0.66) :: min err=9.21795e+01
5660;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 5670 (w=0.66) :: min err=9.21795e+01
5670;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 5680 (w=0.66) :: min err=9.21795e+01
5680;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 5690 (w=0.66) :: min err=9.21795e+01
5690;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 5700 (w=0.66) :: min err=9.21795e+01
5700;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 5710 (w=0.66) :: min err=9.21795e+01
5710;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 5720 (w=0.66) :: min err=9.21795e+01
5720;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 5730 (w=0.66) :: min err=9.21795e+01
5730;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 5740 (w=0.66) :: min err=9.21795e+01
5740;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 5750 (w=0.66) :: min err=9.21795e+01
5750;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 5760 (w=0.66) :: min err=9.21795e+01
5760;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 5770 (w=0.66) :: min err=9.21795e+01
5770;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 5780 (w=0.66) :: min err=9.21795e+01
5780;(88.000000,88.000000);(84.000000,58.000000);(79.000000,55.000000);
Step 5790 (w=0.66) :: min err=9.20496e+01
5790;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 5800 (w=0.66) :: min err=9.20496e+01
5800;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 5810 (w=0.66) :: min err=9.20496e+01
5810;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 5820 (w=0.66) :: min err=9.20496e+01
5820;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 5830 (w=0.66) :: min err=9.20496e+01
5830;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 5840 (w=0.66) :: min err=9.20496e+01
5840;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 5850 (w=0.66) :: min err=9.20496e+01
5850;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 5860 (w=0.66) :: min err=9.20496e+01
5860;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 5870 (w=0.66) :: min err=9.20496e+01
5870;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 5880 (w=0.66) :: min err=9.20496e+01
5880;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 5890 (w=0.66) :: min err=9.20496e+01
5890;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 5900 (w=0.66) :: min err=9.20496e+01
5900;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 5910 (w=0.66) :: min err=9.20496e+01
5910;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 5920 (w=0.66) :: min err=9.20496e+01
5920;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 5930 (w=0.66) :: min err=9.20496e+01
5930;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 5940 (w=0.66) :: min err=9.20496e+01
5940;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 5950 (w=0.66) :: min err=9.20496e+01
5950;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 5960 (w=0.66) :: min err=9.20496e+01
5960;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 5970 (w=0.66) :: min err=9.20496e+01
5970;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 5980 (w=0.66) :: min err=9.20496e+01
5980;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 5990 (w=0.66) :: min err=9.20496e+01
5990;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 6000 (w=0.66) :: min err=9.20496e+01
6000;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 6010 (w=0.66) :: min err=9.20496e+01
6010;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 6020 (w=0.66) :: min err=9.20496e+01
6020;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 6030 (w=0.66) :: min err=9.20496e+01
6030;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 6040 (w=0.66) :: min err=9.20496e+01
6040;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 6050 (w=0.66) :: min err=9.20496e+01
6050;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 6060 (w=0.66) :: min err=9.20496e+01
6060;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 6070 (w=0.66) :: min err=9.20496e+01
6070;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 6080 (w=0.66) :: min err=9.20496e+01
6080;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 6090 (w=0.66) :: min err=9.20496e+01
6090;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 6100 (w=0.66) :: min err=9.20496e+01
6100;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 6110 (w=0.66) :: min err=9.20496e+01
6110;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 6120 (w=0.66) :: min err=9.20496e+01
6120;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 6130 (w=0.66) :: min err=9.20496e+01
6130;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 6140 (w=0.66) :: min err=9.20496e+01
6140;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 6150 (w=0.66) :: min err=9.20496e+01
6150;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 6160 (w=0.66) :: min err=9.20496e+01
6160;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 6170 (w=0.66) :: min err=9.20496e+01
6170;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 6180 (w=0.66) :: min err=9.20496e+01
6180;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 6190 (w=0.66) :: min err=9.20496e+01
6190;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 6200 (w=0.66) :: min err=9.20496e+01
6200;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 6210 (w=0.66) :: min err=9.20496e+01
6210;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 6220 (w=0.66) :: min err=9.20496e+01
6220;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 6230 (w=0.66) :: min err=9.20496e+01
6230;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 6240 (w=0.66) :: min err=9.20496e+01
6240;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 6250 (w=0.66) :: min err=9.20496e+01
6250;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 6260 (w=0.66) :: min err=9.20496e+01
6260;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 6270 (w=0.66) :: min err=9.20496e+01
6270;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 6280 (w=0.66) :: min err=9.20496e+01
6280;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 6290 (w=0.66) :: min err=9.20496e+01
6290;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 6300 (w=0.66) :: min err=9.20496e+01
6300;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 6310 (w=0.66) :: min err=9.20496e+01
6310;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 6320 (w=0.66) :: min err=9.20496e+01
6320;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 6330 (w=0.66) :: min err=9.20496e+01
6330;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 6340 (w=0.66) :: min err=9.20496e+01
6340;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 6350 (w=0.66) :: min err=9.20496e+01
6350;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 6360 (w=0.66) :: min err=9.20496e+01
6360;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 6370 (w=0.66) :: min err=9.20496e+01
6370;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 6380 (w=0.66) :: min err=9.20496e+01
6380;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 6390 (w=0.66) :: min err=9.20496e+01
6390;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 6400 (w=0.66) :: min err=9.20496e+01
6400;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 6410 (w=0.66) :: min err=9.20496e+01
6410;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 6420 (w=0.66) :: min err=9.20496e+01
6420;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 6430 (w=0.66) :: min err=9.20496e+01
6430;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 6440 (w=0.66) :: min err=9.20496e+01
6440;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 6450 (w=0.66) :: min err=9.20496e+01
6450;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 6460 (w=0.66) :: min err=9.20496e+01
6460;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 6470 (w=0.66) :: min err=9.20496e+01
6470;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 6480 (w=0.66) :: min err=9.20496e+01
6480;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 6490 (w=0.66) :: min err=9.20496e+01
6490;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 6500 (w=0.66) :: min err=9.20496e+01
6500;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 6510 (w=0.66) :: min err=9.20496e+01
6510;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 6520 (w=0.66) :: min err=9.20496e+01
6520;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 6530 (w=0.65) :: min err=9.20496e+01
6530;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 6540 (w=0.65) :: min err=9.20496e+01
6540;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 6550 (w=0.65) :: min err=9.20496e+01
6550;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 6560 (w=0.65) :: min err=9.20496e+01
6560;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 6570 (w=0.65) :: min err=9.20496e+01
6570;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 6580 (w=0.65) :: min err=9.20496e+01
6580;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 6590 (w=0.65) :: min err=9.20496e+01
6590;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 6600 (w=0.65) :: min err=9.20496e+01
6600;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 6610 (w=0.65) :: min err=9.20496e+01
6610;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 6620 (w=0.65) :: min err=9.20496e+01
6620;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 6630 (w=0.65) :: min err=9.20496e+01
6630;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 6640 (w=0.65) :: min err=9.20496e+01
6640;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 6650 (w=0.65) :: min err=9.20496e+01
6650;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 6660 (w=0.65) :: min err=9.20496e+01
6660;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 6670 (w=0.65) :: min err=9.20496e+01
6670;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 6680 (w=0.65) :: min err=9.20496e+01
6680;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 6690 (w=0.65) :: min err=9.20496e+01
6690;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 6700 (w=0.65) :: min err=9.20496e+01
6700;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 6710 (w=0.65) :: min err=9.20496e+01
6710;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 6720 (w=0.65) :: min err=9.20496e+01
6720;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 6730 (w=0.65) :: min err=9.20496e+01
6730;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 6740 (w=0.65) :: min err=9.20496e+01
6740;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 6750 (w=0.65) :: min err=9.20496e+01
6750;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 6760 (w=0.65) :: min err=9.20496e+01
6760;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 6770 (w=0.65) :: min err=9.20496e+01
6770;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 6780 (w=0.65) :: min err=9.20496e+01
6780;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 6790 (w=0.65) :: min err=9.20496e+01
6790;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 6800 (w=0.65) :: min err=9.20496e+01
6800;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 6810 (w=0.65) :: min err=9.20496e+01
6810;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 6820 (w=0.65) :: min err=9.20496e+01
6820;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 6830 (w=0.65) :: min err=9.20496e+01
6830;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 6840 (w=0.65) :: min err=9.20496e+01
6840;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 6850 (w=0.65) :: min err=9.20496e+01
6850;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 6860 (w=0.65) :: min err=9.20496e+01
6860;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 6870 (w=0.65) :: min err=9.20496e+01
6870;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 6880 (w=0.65) :: min err=9.20496e+01
6880;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 6890 (w=0.65) :: min err=9.20496e+01
6890;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 6900 (w=0.65) :: min err=9.20496e+01
6900;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 6910 (w=0.65) :: min err=9.20496e+01
6910;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 6920 (w=0.65) :: min err=9.20496e+01
6920;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 6930 (w=0.65) :: min err=9.20496e+01
6930;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 6940 (w=0.65) :: min err=9.20496e+01
6940;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 6950 (w=0.65) :: min err=9.20496e+01
6950;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 6960 (w=0.65) :: min err=9.20496e+01
6960;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 6970 (w=0.65) :: min err=9.20496e+01
6970;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 6980 (w=0.65) :: min err=9.20496e+01
6980;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 6990 (w=0.65) :: min err=9.20496e+01
6990;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 7000 (w=0.65) :: min err=9.20496e+01
7000;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 7010 (w=0.65) :: min err=9.20496e+01
7010;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 7020 (w=0.65) :: min err=9.20496e+01
7020;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 7030 (w=0.65) :: min err=9.20496e+01
7030;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 7040 (w=0.65) :: min err=9.20496e+01
7040;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 7050 (w=0.65) :: min err=9.20496e+01
7050;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 7060 (w=0.65) :: min err=9.20496e+01
7060;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 7070 (w=0.65) :: min err=9.20496e+01
7070;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 7080 (w=0.65) :: min err=9.20496e+01
7080;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 7090 (w=0.65) :: min err=9.20496e+01
7090;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 7100 (w=0.65) :: min err=9.20496e+01
7100;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 7110 (w=0.65) :: min err=9.20496e+01
7110;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 7120 (w=0.65) :: min err=9.20496e+01
7120;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 7130 (w=0.65) :: min err=9.20496e+01
7130;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 7140 (w=0.65) :: min err=9.20496e+01
7140;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 7150 (w=0.65) :: min err=9.20496e+01
7150;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 7160 (w=0.65) :: min err=9.20496e+01
7160;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 7170 (w=0.65) :: min err=9.20496e+01
7170;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 7180 (w=0.65) :: min err=9.20496e+01
7180;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 7190 (w=0.65) :: min err=9.20496e+01
7190;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 7200 (w=0.65) :: min err=9.20496e+01
7200;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 7210 (w=0.65) :: min err=9.20496e+01
7210;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 7220 (w=0.65) :: min err=9.20496e+01
7220;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 7230 (w=0.65) :: min err=9.20496e+01
7230;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 7240 (w=0.65) :: min err=9.20496e+01
7240;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 7250 (w=0.65) :: min err=9.20496e+01
7250;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 7260 (w=0.65) :: min err=9.20496e+01
7260;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 7270 (w=0.65) :: min err=9.20496e+01
7270;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 7280 (w=0.65) :: min err=9.20496e+01
7280;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 7290 (w=0.65) :: min err=9.20496e+01
7290;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 7300 (w=0.65) :: min err=9.20496e+01
7300;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 7310 (w=0.65) :: min err=9.20496e+01
7310;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 7320 (w=0.65) :: min err=9.20496e+01
7320;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 7330 (w=0.65) :: min err=9.20496e+01
7330;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 7340 (w=0.65) :: min err=9.20496e+01
7340;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 7350 (w=0.65) :: min err=9.20496e+01
7350;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 7360 (w=0.65) :: min err=9.20496e+01
7360;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 7370 (w=0.65) :: min err=9.20496e+01
7370;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 7380 (w=0.65) :: min err=9.20496e+01
7380;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 7390 (w=0.65) :: min err=9.20496e+01
7390;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 7400 (w=0.64) :: min err=9.20496e+01
7400;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 7410 (w=0.64) :: min err=9.20496e+01
7410;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 7420 (w=0.64) :: min err=9.20496e+01
7420;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 7430 (w=0.64) :: min err=9.20496e+01
7430;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 7440 (w=0.64) :: min err=9.20496e+01
7440;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 7450 (w=0.64) :: min err=9.20496e+01
7450;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 7460 (w=0.64) :: min err=9.20496e+01
7460;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 7470 (w=0.64) :: min err=9.20496e+01
7470;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 7480 (w=0.64) :: min err=9.20496e+01
7480;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 7490 (w=0.64) :: min err=9.20496e+01
7490;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 7500 (w=0.64) :: min err=9.20496e+01
7500;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 7510 (w=0.64) :: min err=9.20496e+01
7510;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 7520 (w=0.64) :: min err=9.20496e+01
7520;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 7530 (w=0.64) :: min err=9.20496e+01
7530;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 7540 (w=0.64) :: min err=9.20496e+01
7540;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 7550 (w=0.64) :: min err=9.20496e+01
7550;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 7560 (w=0.64) :: min err=9.20496e+01
7560;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 7570 (w=0.64) :: min err=9.20496e+01
7570;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 7580 (w=0.64) :: min err=9.20496e+01
7580;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 7590 (w=0.64) :: min err=9.20496e+01
7590;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 7600 (w=0.64) :: min err=9.20496e+01
7600;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 7610 (w=0.64) :: min err=9.20496e+01
7610;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 7620 (w=0.64) :: min err=9.20496e+01
7620;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 7630 (w=0.64) :: min err=9.20496e+01
7630;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 7640 (w=0.64) :: min err=9.20496e+01
7640;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 7650 (w=0.64) :: min err=9.20496e+01
7650;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 7660 (w=0.64) :: min err=9.20496e+01
7660;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 7670 (w=0.64) :: min err=9.20496e+01
7670;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 7680 (w=0.64) :: min err=9.20496e+01
7680;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 7690 (w=0.64) :: min err=9.20496e+01
7690;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 7700 (w=0.64) :: min err=9.20496e+01
7700;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 7710 (w=0.64) :: min err=9.20496e+01
7710;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 7720 (w=0.64) :: min err=9.20496e+01
7720;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 7730 (w=0.64) :: min err=9.20496e+01
7730;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 7740 (w=0.64) :: min err=9.20496e+01
7740;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 7750 (w=0.64) :: min err=9.20496e+01
7750;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 7760 (w=0.64) :: min err=9.20496e+01
7760;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 7770 (w=0.64) :: min err=9.20496e+01
7770;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 7780 (w=0.64) :: min err=9.20496e+01
7780;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 7790 (w=0.64) :: min err=9.20496e+01
7790;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 7800 (w=0.64) :: min err=9.20496e+01
7800;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 7810 (w=0.64) :: min err=9.20496e+01
7810;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 7820 (w=0.64) :: min err=9.20496e+01
7820;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 7830 (w=0.64) :: min err=9.20496e+01
7830;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 7840 (w=0.64) :: min err=9.20496e+01
7840;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 7850 (w=0.64) :: min err=9.20496e+01
7850;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 7860 (w=0.64) :: min err=9.20496e+01
7860;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 7870 (w=0.64) :: min err=9.20496e+01
7870;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 7880 (w=0.64) :: min err=9.20496e+01
7880;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 7890 (w=0.64) :: min err=9.20496e+01
7890;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 7900 (w=0.64) :: min err=9.20496e+01
7900;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 7910 (w=0.64) :: min err=9.20496e+01
7910;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 7920 (w=0.64) :: min err=9.20496e+01
7920;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 7930 (w=0.64) :: min err=9.20496e+01
7930;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 7940 (w=0.64) :: min err=9.20496e+01
7940;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 7950 (w=0.64) :: min err=9.20496e+01
7950;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 7960 (w=0.64) :: min err=9.20496e+01
7960;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 7970 (w=0.64) :: min err=9.20496e+01
7970;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 7980 (w=0.64) :: min err=9.20496e+01
7980;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 7990 (w=0.64) :: min err=9.20496e+01
7990;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 8000 (w=0.64) :: min err=9.20496e+01
8000;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 8010 (w=0.64) :: min err=9.20496e+01
8010;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 8020 (w=0.64) :: min err=9.20496e+01
8020;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 8030 (w=0.64) :: min err=9.20496e+01
8030;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 8040 (w=0.64) :: min err=9.20496e+01
8040;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 8050 (w=0.64) :: min err=9.20496e+01
8050;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 8060 (w=0.64) :: min err=9.20496e+01
8060;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 8070 (w=0.64) :: min err=9.20496e+01
8070;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 8080 (w=0.64) :: min err=9.20496e+01
8080;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 8090 (w=0.64) :: min err=9.20496e+01
8090;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 8100 (w=0.64) :: min err=9.20496e+01
8100;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 8110 (w=0.64) :: min err=9.20496e+01
8110;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 8120 (w=0.64) :: min err=9.20496e+01
8120;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 8130 (w=0.64) :: min err=9.20496e+01
8130;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 8140 (w=0.64) :: min err=9.20496e+01
8140;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 8150 (w=0.64) :: min err=9.20496e+01
8150;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 8160 (w=0.64) :: min err=9.20496e+01
8160;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 8170 (w=0.64) :: min err=9.20496e+01
8170;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 8180 (w=0.64) :: min err=9.20496e+01
8180;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 8190 (w=0.64) :: min err=9.20496e+01
8190;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 8200 (w=0.64) :: min err=9.20496e+01
8200;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 8210 (w=0.64) :: min err=9.20496e+01
8210;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 8220 (w=0.64) :: min err=9.20496e+01
8220;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 8230 (w=0.64) :: min err=9.20496e+01
8230;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 8240 (w=0.64) :: min err=9.20496e+01
8240;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 8250 (w=0.64) :: min err=9.20496e+01
8250;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 8260 (w=0.64) :: min err=9.20496e+01
8260;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 8270 (w=0.64) :: min err=9.20496e+01
8270;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 8280 (w=0.63) :: min err=9.20496e+01
8280;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 8290 (w=0.63) :: min err=9.20496e+01
8290;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 8300 (w=0.63) :: min err=9.20496e+01
8300;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 8310 (w=0.63) :: min err=9.20496e+01
8310;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 8320 (w=0.63) :: min err=9.20496e+01
8320;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 8330 (w=0.63) :: min err=9.20496e+01
8330;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 8340 (w=0.63) :: min err=9.20496e+01
8340;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 8350 (w=0.63) :: min err=9.20496e+01
8350;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 8360 (w=0.63) :: min err=9.20496e+01
8360;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 8370 (w=0.63) :: min err=9.20496e+01
8370;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 8380 (w=0.63) :: min err=9.20496e+01
8380;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 8390 (w=0.63) :: min err=9.20496e+01
8390;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 8400 (w=0.63) :: min err=9.20496e+01
8400;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 8410 (w=0.63) :: min err=9.20496e+01
8410;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 8420 (w=0.63) :: min err=9.20496e+01
8420;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 8430 (w=0.63) :: min err=9.20496e+01
8430;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 8440 (w=0.63) :: min err=9.20496e+01
8440;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 8450 (w=0.63) :: min err=9.20496e+01
8450;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 8460 (w=0.63) :: min err=9.20496e+01
8460;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 8470 (w=0.63) :: min err=9.20496e+01
8470;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 8480 (w=0.63) :: min err=9.20496e+01
8480;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 8490 (w=0.63) :: min err=9.20496e+01
8490;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 8500 (w=0.63) :: min err=9.20496e+01
8500;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 8510 (w=0.63) :: min err=9.20496e+01
8510;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 8520 (w=0.63) :: min err=9.20496e+01
8520;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 8530 (w=0.63) :: min err=9.20496e+01
8530;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 8540 (w=0.63) :: min err=9.20496e+01
8540;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 8550 (w=0.63) :: min err=9.20496e+01
8550;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 8560 (w=0.63) :: min err=9.20496e+01
8560;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 8570 (w=0.63) :: min err=9.20496e+01
8570;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 8580 (w=0.63) :: min err=9.20496e+01
8580;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 8590 (w=0.63) :: min err=9.20496e+01
8590;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 8600 (w=0.63) :: min err=9.20496e+01
8600;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 8610 (w=0.63) :: min err=9.20496e+01
8610;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 8620 (w=0.63) :: min err=9.20496e+01
8620;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 8630 (w=0.63) :: min err=9.20496e+01
8630;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 8640 (w=0.63) :: min err=9.20496e+01
8640;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 8650 (w=0.63) :: min err=9.20496e+01
8650;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 8660 (w=0.63) :: min err=9.20496e+01
8660;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 8670 (w=0.63) :: min err=9.20496e+01
8670;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 8680 (w=0.63) :: min err=9.20496e+01
8680;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 8690 (w=0.63) :: min err=9.20496e+01
8690;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 8700 (w=0.63) :: min err=9.20496e+01
8700;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 8710 (w=0.63) :: min err=9.20496e+01
8710;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 8720 (w=0.63) :: min err=9.20496e+01
8720;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 8730 (w=0.63) :: min err=9.20496e+01
8730;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 8740 (w=0.63) :: min err=9.20496e+01
8740;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 8750 (w=0.63) :: min err=9.20496e+01
8750;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 8760 (w=0.63) :: min err=9.20496e+01
8760;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 8770 (w=0.63) :: min err=9.20496e+01
8770;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 8780 (w=0.63) :: min err=9.20496e+01
8780;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 8790 (w=0.63) :: min err=9.20496e+01
8790;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 8800 (w=0.63) :: min err=9.20496e+01
8800;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 8810 (w=0.63) :: min err=9.20496e+01
8810;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 8820 (w=0.63) :: min err=9.20496e+01
8820;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 8830 (w=0.63) :: min err=9.20496e+01
8830;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 8840 (w=0.63) :: min err=9.20496e+01
8840;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 8850 (w=0.63) :: min err=9.20496e+01
8850;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 8860 (w=0.63) :: min err=9.20496e+01
8860;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 8870 (w=0.63) :: min err=9.20496e+01
8870;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 8880 (w=0.63) :: min err=9.20496e+01
8880;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 8890 (w=0.63) :: min err=9.20496e+01
8890;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 8900 (w=0.63) :: min err=9.20496e+01
8900;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 8910 (w=0.63) :: min err=9.20496e+01
8910;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 8920 (w=0.63) :: min err=9.20496e+01
8920;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 8930 (w=0.63) :: min err=9.20496e+01
8930;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 8940 (w=0.63) :: min err=9.20496e+01
8940;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 8950 (w=0.63) :: min err=9.20496e+01
8950;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 8960 (w=0.63) :: min err=9.20496e+01
8960;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 8970 (w=0.63) :: min err=9.20496e+01
8970;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 8980 (w=0.63) :: min err=9.20496e+01
8980;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 8990 (w=0.63) :: min err=9.20496e+01
8990;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 9000 (w=0.63) :: min err=9.20496e+01
9000;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 9010 (w=0.63) :: min err=9.20496e+01
9010;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 9020 (w=0.63) :: min err=9.20496e+01
9020;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 9030 (w=0.63) :: min err=9.20496e+01
9030;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 9040 (w=0.63) :: min err=9.20496e+01
9040;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 9050 (w=0.63) :: min err=9.20496e+01
9050;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 9060 (w=0.63) :: min err=9.20496e+01
9060;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 9070 (w=0.63) :: min err=9.20496e+01
9070;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 9080 (w=0.63) :: min err=9.20496e+01
9080;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 9090 (w=0.63) :: min err=9.20496e+01
9090;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 9100 (w=0.63) :: min err=9.20496e+01
9100;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 9110 (w=0.63) :: min err=9.20496e+01
9110;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 9120 (w=0.63) :: min err=9.20496e+01
9120;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 9130 (w=0.63) :: min err=9.20496e+01
9130;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 9140 (w=0.63) :: min err=9.20496e+01
9140;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 9150 (w=0.62) :: min err=9.20496e+01
9150;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 9160 (w=0.62) :: min err=9.20496e+01
9160;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 9170 (w=0.62) :: min err=9.20496e+01
9170;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 9180 (w=0.62) :: min err=9.20496e+01
9180;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 9190 (w=0.62) :: min err=9.20496e+01
9190;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 9200 (w=0.62) :: min err=9.20496e+01
9200;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 9210 (w=0.62) :: min err=9.20496e+01
9210;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 9220 (w=0.62) :: min err=9.20496e+01
9220;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 9230 (w=0.62) :: min err=9.20496e+01
9230;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 9240 (w=0.62) :: min err=9.20496e+01
9240;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 9250 (w=0.62) :: min err=9.20496e+01
9250;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 9260 (w=0.62) :: min err=9.20496e+01
9260;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 9270 (w=0.62) :: min err=9.20496e+01
9270;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 9280 (w=0.62) :: min err=9.20496e+01
9280;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 9290 (w=0.62) :: min err=9.20496e+01
9290;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 9300 (w=0.62) :: min err=9.20496e+01
9300;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 9310 (w=0.62) :: min err=9.20496e+01
9310;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 9320 (w=0.62) :: min err=9.20496e+01
9320;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 9330 (w=0.62) :: min err=9.20496e+01
9330;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 9340 (w=0.62) :: min err=9.20496e+01
9340;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 9350 (w=0.62) :: min err=9.20496e+01
9350;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 9360 (w=0.62) :: min err=9.20496e+01
9360;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 9370 (w=0.62) :: min err=9.20496e+01
9370;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 9380 (w=0.62) :: min err=9.20496e+01
9380;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 9390 (w=0.62) :: min err=9.20496e+01
9390;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 9400 (w=0.62) :: min err=9.20496e+01
9400;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 9410 (w=0.62) :: min err=9.20496e+01
9410;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 9420 (w=0.62) :: min err=9.20496e+01
9420;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 9430 (w=0.62) :: min err=9.20496e+01
9430;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 9440 (w=0.62) :: min err=9.20496e+01
9440;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 9450 (w=0.62) :: min err=9.20496e+01
9450;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 9460 (w=0.62) :: min err=9.20496e+01
9460;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 9470 (w=0.62) :: min err=9.20496e+01
9470;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 9480 (w=0.62) :: min err=9.20496e+01
9480;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 9490 (w=0.62) :: min err=9.20496e+01
9490;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 9500 (w=0.62) :: min err=9.20496e+01
9500;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 9510 (w=0.62) :: min err=9.20496e+01
9510;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 9520 (w=0.62) :: min err=9.20496e+01
9520;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 9530 (w=0.62) :: min err=9.20496e+01
9530;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 9540 (w=0.62) :: min err=9.20496e+01
9540;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 9550 (w=0.62) :: min err=9.20496e+01
9550;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 9560 (w=0.62) :: min err=9.20496e+01
9560;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 9570 (w=0.62) :: min err=9.20496e+01
9570;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 9580 (w=0.62) :: min err=9.20496e+01
9580;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 9590 (w=0.62) :: min err=9.20496e+01
9590;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 9600 (w=0.62) :: min err=9.20496e+01
9600;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 9610 (w=0.62) :: min err=9.20496e+01
9610;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 9620 (w=0.62) :: min err=9.20496e+01
9620;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 9630 (w=0.62) :: min err=9.20496e+01
9630;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 9640 (w=0.62) :: min err=9.20496e+01
9640;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 9650 (w=0.62) :: min err=9.20496e+01
9650;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 9660 (w=0.62) :: min err=9.20496e+01
9660;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 9670 (w=0.62) :: min err=9.20496e+01
9670;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 9680 (w=0.62) :: min err=9.20496e+01
9680;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 9690 (w=0.62) :: min err=9.20496e+01
9690;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 9700 (w=0.62) :: min err=9.20496e+01
9700;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 9710 (w=0.62) :: min err=9.20496e+01
9710;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 9720 (w=0.62) :: min err=9.20496e+01
9720;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 9730 (w=0.62) :: min err=9.20496e+01
9730;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 9740 (w=0.62) :: min err=9.20496e+01
9740;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 9750 (w=0.62) :: min err=9.20496e+01
9750;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 9760 (w=0.62) :: min err=9.20496e+01
9760;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 9770 (w=0.62) :: min err=9.20496e+01
9770;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 9780 (w=0.62) :: min err=9.20496e+01
9780;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 9790 (w=0.62) :: min err=9.20496e+01
9790;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 9800 (w=0.62) :: min err=9.20496e+01
9800;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 9810 (w=0.62) :: min err=9.20496e+01
9810;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 9820 (w=0.62) :: min err=9.20496e+01
9820;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 9830 (w=0.62) :: min err=9.20496e+01
9830;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 9840 (w=0.62) :: min err=9.20496e+01
9840;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 9850 (w=0.62) :: min err=9.20496e+01
9850;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 9860 (w=0.62) :: min err=9.20496e+01
9860;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 9870 (w=0.62) :: min err=9.20496e+01
9870;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 9880 (w=0.62) :: min err=9.20496e+01
9880;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 9890 (w=0.62) :: min err=9.20496e+01
9890;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 9900 (w=0.62) :: min err=9.20496e+01
9900;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 9910 (w=0.62) :: min err=9.20496e+01
9910;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 9920 (w=0.62) :: min err=9.20496e+01
9920;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 9930 (w=0.62) :: min err=9.20496e+01
9930;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 9940 (w=0.62) :: min err=9.20496e+01
9940;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 9950 (w=0.62) :: min err=9.20496e+01
9950;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 9960 (w=0.62) :: min err=9.20496e+01
9960;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 9970 (w=0.62) :: min err=9.20496e+01
9970;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 9980 (w=0.62) :: min err=9.20496e+01
9980;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 9990 (w=0.62) :: min err=9.20496e+01
9990;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 10000 (w=0.62) :: min err=9.20496e+01
10000;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 10010 (w=0.62) :: min err=9.20496e+01
10010;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 10020 (w=0.61) :: min err=9.20496e+01
10020;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 10030 (w=0.61) :: min err=9.20496e+01
10030;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 10040 (w=0.61) :: min err=9.20496e+01
10040;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 10050 (w=0.61) :: min err=9.20496e+01
10050;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 10060 (w=0.61) :: min err=9.20496e+01
10060;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 10070 (w=0.61) :: min err=9.20496e+01
10070;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 10080 (w=0.61) :: min err=9.20496e+01
10080;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 10090 (w=0.61) :: min err=9.20496e+01
10090;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 10100 (w=0.61) :: min err=9.20496e+01
10100;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 10110 (w=0.61) :: min err=9.20496e+01
10110;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 10120 (w=0.61) :: min err=9.20496e+01
10120;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 10130 (w=0.61) :: min err=9.20496e+01
10130;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 10140 (w=0.61) :: min err=9.20496e+01
10140;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 10150 (w=0.61) :: min err=9.20496e+01
10150;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 10160 (w=0.61) :: min err=9.20496e+01
10160;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 10170 (w=0.61) :: min err=9.20496e+01
10170;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 10180 (w=0.61) :: min err=9.20496e+01
10180;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 10190 (w=0.61) :: min err=9.20496e+01
10190;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 10200 (w=0.61) :: min err=9.20496e+01
10200;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 10210 (w=0.61) :: min err=9.20496e+01
10210;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 10220 (w=0.61) :: min err=9.20496e+01
10220;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 10230 (w=0.61) :: min err=9.20496e+01
10230;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 10240 (w=0.61) :: min err=9.20496e+01
10240;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 10250 (w=0.61) :: min err=9.20496e+01
10250;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 10260 (w=0.61) :: min err=9.20496e+01
10260;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 10270 (w=0.61) :: min err=9.20496e+01
10270;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 10280 (w=0.61) :: min err=9.20496e+01
10280;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 10290 (w=0.61) :: min err=9.20496e+01
10290;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 10300 (w=0.61) :: min err=9.20496e+01
10300;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 10310 (w=0.61) :: min err=9.20496e+01
10310;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 10320 (w=0.61) :: min err=9.20496e+01
10320;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 10330 (w=0.61) :: min err=9.20496e+01
10330;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 10340 (w=0.61) :: min err=9.20496e+01
10340;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 10350 (w=0.61) :: min err=9.20496e+01
10350;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 10360 (w=0.61) :: min err=9.20496e+01
10360;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 10370 (w=0.61) :: min err=9.20496e+01
10370;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 10380 (w=0.61) :: min err=9.20496e+01
10380;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 10390 (w=0.61) :: min err=9.20496e+01
10390;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 10400 (w=0.61) :: min err=9.20496e+01
10400;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 10410 (w=0.61) :: min err=9.20496e+01
10410;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 10420 (w=0.61) :: min err=9.20496e+01
10420;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 10430 (w=0.61) :: min err=9.20496e+01
10430;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 10440 (w=0.61) :: min err=9.20496e+01
10440;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 10450 (w=0.61) :: min err=9.20496e+01
10450;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 10460 (w=0.61) :: min err=9.20496e+01
10460;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 10470 (w=0.61) :: min err=9.20496e+01
10470;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 10480 (w=0.61) :: min err=9.20496e+01
10480;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 10490 (w=0.61) :: min err=9.20496e+01
10490;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 10500 (w=0.61) :: min err=9.20496e+01
10500;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 10510 (w=0.61) :: min err=9.20496e+01
10510;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 10520 (w=0.61) :: min err=9.20496e+01
10520;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 10530 (w=0.61) :: min err=9.20496e+01
10530;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 10540 (w=0.61) :: min err=9.20496e+01
10540;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 10550 (w=0.61) :: min err=9.20496e+01
10550;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 10560 (w=0.61) :: min err=9.20496e+01
10560;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 10570 (w=0.61) :: min err=9.20496e+01
10570;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 10580 (w=0.61) :: min err=9.20496e+01
10580;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 10590 (w=0.61) :: min err=9.20496e+01
10590;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 10600 (w=0.61) :: min err=9.20496e+01
10600;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 10610 (w=0.61) :: min err=9.20496e+01
10610;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 10620 (w=0.61) :: min err=9.20496e+01
10620;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 10630 (w=0.61) :: min err=9.20496e+01
10630;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 10640 (w=0.61) :: min err=9.20496e+01
10640;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 10650 (w=0.61) :: min err=9.20496e+01
10650;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 10660 (w=0.61) :: min err=9.20496e+01
10660;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 10670 (w=0.61) :: min err=9.20496e+01
10670;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 10680 (w=0.61) :: min err=9.20496e+01
10680;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 10690 (w=0.61) :: min err=9.20496e+01
10690;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 10700 (w=0.61) :: min err=9.20496e+01
10700;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 10710 (w=0.61) :: min err=9.20496e+01
10710;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 10720 (w=0.61) :: min err=9.20496e+01
10720;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 10730 (w=0.61) :: min err=9.20496e+01
10730;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 10740 (w=0.61) :: min err=9.20496e+01
10740;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 10750 (w=0.61) :: min err=9.20496e+01
10750;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 10760 (w=0.61) :: min err=9.20496e+01
10760;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 10770 (w=0.61) :: min err=9.20496e+01
10770;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 10780 (w=0.61) :: min err=9.20496e+01
10780;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 10790 (w=0.61) :: min err=9.20496e+01
10790;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 10800 (w=0.61) :: min err=9.20496e+01
10800;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 10810 (w=0.61) :: min err=9.20496e+01
10810;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 10820 (w=0.61) :: min err=9.20496e+01
10820;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 10830 (w=0.61) :: min err=9.20496e+01
10830;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 10840 (w=0.61) :: min err=9.20496e+01
10840;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 10850 (w=0.61) :: min err=9.20496e+01
10850;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 10860 (w=0.61) :: min err=9.20496e+01
10860;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 10870 (w=0.61) :: min err=9.20496e+01
10870;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 10880 (w=0.61) :: min err=9.20496e+01
10880;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 10890 (w=0.60) :: min err=9.20496e+01
10890;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 10900 (w=0.60) :: min err=9.20496e+01
10900;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 10910 (w=0.60) :: min err=9.20496e+01
10910;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 10920 (w=0.60) :: min err=9.20496e+01
10920;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 10930 (w=0.60) :: min err=9.20496e+01
10930;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 10940 (w=0.60) :: min err=9.20496e+01
10940;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 10950 (w=0.60) :: min err=9.20496e+01
10950;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 10960 (w=0.60) :: min err=9.20496e+01
10960;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 10970 (w=0.60) :: min err=9.20496e+01
10970;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 10980 (w=0.60) :: min err=9.20496e+01
10980;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 10990 (w=0.60) :: min err=9.20496e+01
10990;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 11000 (w=0.60) :: min err=9.20496e+01
11000;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 11010 (w=0.60) :: min err=9.20496e+01
11010;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 11020 (w=0.60) :: min err=9.20496e+01
11020;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 11030 (w=0.60) :: min err=9.20496e+01
11030;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 11040 (w=0.60) :: min err=9.20496e+01
11040;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 11050 (w=0.60) :: min err=9.20496e+01
11050;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 11060 (w=0.60) :: min err=9.20496e+01
11060;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 11070 (w=0.60) :: min err=9.20496e+01
11070;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 11080 (w=0.60) :: min err=9.20496e+01
11080;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 11090 (w=0.60) :: min err=9.20496e+01
11090;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 11100 (w=0.60) :: min err=9.20496e+01
11100;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 11110 (w=0.60) :: min err=9.20496e+01
11110;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 11120 (w=0.60) :: min err=9.20496e+01
11120;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 11130 (w=0.60) :: min err=9.20496e+01
11130;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 11140 (w=0.60) :: min err=9.20496e+01
11140;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 11150 (w=0.60) :: min err=9.20496e+01
11150;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 11160 (w=0.60) :: min err=9.20496e+01
11160;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 11170 (w=0.60) :: min err=9.20496e+01
11170;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 11180 (w=0.60) :: min err=9.20496e+01
11180;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 11190 (w=0.60) :: min err=9.20496e+01
11190;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 11200 (w=0.60) :: min err=9.20496e+01
11200;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 11210 (w=0.60) :: min err=9.20496e+01
11210;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 11220 (w=0.60) :: min err=9.20496e+01
11220;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 11230 (w=0.60) :: min err=9.20496e+01
11230;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 11240 (w=0.60) :: min err=9.20496e+01
11240;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 11250 (w=0.60) :: min err=9.20496e+01
11250;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 11260 (w=0.60) :: min err=9.20496e+01
11260;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 11270 (w=0.60) :: min err=9.20496e+01
11270;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 11280 (w=0.60) :: min err=9.20496e+01
11280;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 11290 (w=0.60) :: min err=9.20496e+01
11290;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 11300 (w=0.60) :: min err=9.20496e+01
11300;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 11310 (w=0.60) :: min err=9.20496e+01
11310;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 11320 (w=0.60) :: min err=9.20496e+01
11320;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 11330 (w=0.60) :: min err=9.20496e+01
11330;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 11340 (w=0.60) :: min err=9.20496e+01
11340;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 11350 (w=0.60) :: min err=9.20496e+01
11350;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 11360 (w=0.60) :: min err=9.20496e+01
11360;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 11370 (w=0.60) :: min err=9.20496e+01
11370;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 11380 (w=0.60) :: min err=9.20496e+01
11380;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 11390 (w=0.60) :: min err=9.20496e+01
11390;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 11400 (w=0.60) :: min err=9.20496e+01
11400;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 11410 (w=0.60) :: min err=9.20496e+01
11410;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 11420 (w=0.60) :: min err=9.20496e+01
11420;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 11430 (w=0.60) :: min err=9.20496e+01
11430;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 11440 (w=0.60) :: min err=9.20496e+01
11440;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 11450 (w=0.60) :: min err=9.20496e+01
11450;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 11460 (w=0.60) :: min err=9.20496e+01
11460;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 11470 (w=0.60) :: min err=9.20496e+01
11470;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 11480 (w=0.60) :: min err=9.20496e+01
11480;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 11490 (w=0.60) :: min err=9.20496e+01
11490;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 11500 (w=0.60) :: min err=9.20496e+01
11500;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 11510 (w=0.60) :: min err=9.20496e+01
11510;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 11520 (w=0.60) :: min err=9.20496e+01
11520;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 11530 (w=0.60) :: min err=9.20496e+01
11530;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 11540 (w=0.60) :: min err=9.20496e+01
11540;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 11550 (w=0.60) :: min err=9.20496e+01
11550;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 11560 (w=0.60) :: min err=9.20496e+01
11560;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 11570 (w=0.60) :: min err=9.20496e+01
11570;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 11580 (w=0.60) :: min err=9.20496e+01
11580;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 11590 (w=0.60) :: min err=9.20496e+01
11590;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 11600 (w=0.60) :: min err=9.20496e+01
11600;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 11610 (w=0.60) :: min err=9.20496e+01
11610;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 11620 (w=0.60) :: min err=9.20496e+01
11620;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 11630 (w=0.60) :: min err=9.20496e+01
11630;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 11640 (w=0.60) :: min err=9.20496e+01
11640;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 11650 (w=0.60) :: min err=9.20496e+01
11650;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 11660 (w=0.60) :: min err=9.20496e+01
11660;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 11670 (w=0.60) :: min err=9.20496e+01
11670;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 11680 (w=0.60) :: min err=9.20496e+01
11680;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 11690 (w=0.60) :: min err=9.20496e+01
11690;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 11700 (w=0.60) :: min err=9.20496e+01
11700;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 11710 (w=0.60) :: min err=9.20496e+01
11710;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 11720 (w=0.60) :: min err=9.20496e+01
11720;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 11730 (w=0.60) :: min err=9.20496e+01
11730;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 11740 (w=0.60) :: min err=9.20496e+01
11740;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 11750 (w=0.60) :: min err=9.20496e+01
11750;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 11760 (w=0.60) :: min err=9.20496e+01
11760;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 11770 (w=0.59) :: min err=9.20496e+01
11770;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 11780 (w=0.59) :: min err=9.20496e+01
11780;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 11790 (w=0.59) :: min err=9.20496e+01
11790;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 11800 (w=0.59) :: min err=9.20496e+01
11800;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 11810 (w=0.59) :: min err=9.20496e+01
11810;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 11820 (w=0.59) :: min err=9.20496e+01
11820;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 11830 (w=0.59) :: min err=9.20496e+01
11830;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 11840 (w=0.59) :: min err=9.20496e+01
11840;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 11850 (w=0.59) :: min err=9.20496e+01
11850;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 11860 (w=0.59) :: min err=9.20496e+01
11860;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 11870 (w=0.59) :: min err=9.20496e+01
11870;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 11880 (w=0.59) :: min err=9.20496e+01
11880;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 11890 (w=0.59) :: min err=9.20496e+01
11890;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 11900 (w=0.59) :: min err=9.20496e+01
11900;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 11910 (w=0.59) :: min err=9.20496e+01
11910;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 11920 (w=0.59) :: min err=9.20496e+01
11920;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 11930 (w=0.59) :: min err=9.20496e+01
11930;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 11940 (w=0.59) :: min err=9.20496e+01
11940;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 11950 (w=0.59) :: min err=9.20496e+01
11950;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 11960 (w=0.59) :: min err=9.20496e+01
11960;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 11970 (w=0.59) :: min err=9.20496e+01
11970;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 11980 (w=0.59) :: min err=9.20496e+01
11980;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 11990 (w=0.59) :: min err=9.20496e+01
11990;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 12000 (w=0.59) :: min err=9.20496e+01
12000;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 12010 (w=0.59) :: min err=9.20496e+01
12010;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 12020 (w=0.59) :: min err=9.20496e+01
12020;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 12030 (w=0.59) :: min err=9.20496e+01
12030;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 12040 (w=0.59) :: min err=9.20496e+01
12040;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 12050 (w=0.59) :: min err=9.20496e+01
12050;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 12060 (w=0.59) :: min err=9.20496e+01
12060;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 12070 (w=0.59) :: min err=9.20496e+01
12070;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 12080 (w=0.59) :: min err=9.20496e+01
12080;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 12090 (w=0.59) :: min err=9.20496e+01
12090;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 12100 (w=0.59) :: min err=9.20496e+01
12100;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 12110 (w=0.59) :: min err=9.20496e+01
12110;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 12120 (w=0.59) :: min err=9.20496e+01
12120;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 12130 (w=0.59) :: min err=9.20496e+01
12130;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 12140 (w=0.59) :: min err=9.20496e+01
12140;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 12150 (w=0.59) :: min err=9.20496e+01
12150;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 12160 (w=0.59) :: min err=9.20496e+01
12160;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 12170 (w=0.59) :: min err=9.20496e+01
12170;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 12180 (w=0.59) :: min err=9.20496e+01
12180;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 12190 (w=0.59) :: min err=9.20496e+01
12190;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 12200 (w=0.59) :: min err=9.20496e+01
12200;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 12210 (w=0.59) :: min err=9.20496e+01
12210;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 12220 (w=0.59) :: min err=9.20496e+01
12220;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 12230 (w=0.59) :: min err=9.20496e+01
12230;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 12240 (w=0.59) :: min err=9.20496e+01
12240;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 12250 (w=0.59) :: min err=9.20496e+01
12250;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 12260 (w=0.59) :: min err=9.20496e+01
12260;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 12270 (w=0.59) :: min err=9.20496e+01
12270;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 12280 (w=0.59) :: min err=9.20496e+01
12280;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 12290 (w=0.59) :: min err=9.20496e+01
12290;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 12300 (w=0.59) :: min err=9.20496e+01
12300;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 12310 (w=0.59) :: min err=9.20496e+01
12310;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 12320 (w=0.59) :: min err=9.20496e+01
12320;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 12330 (w=0.59) :: min err=9.20496e+01
12330;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 12340 (w=0.59) :: min err=9.20496e+01
12340;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 12350 (w=0.59) :: min err=9.20496e+01
12350;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 12360 (w=0.59) :: min err=9.20496e+01
12360;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 12370 (w=0.59) :: min err=9.20496e+01
12370;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 12380 (w=0.59) :: min err=9.20496e+01
12380;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 12390 (w=0.59) :: min err=9.20496e+01
12390;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 12400 (w=0.59) :: min err=9.20496e+01
12400;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 12410 (w=0.59) :: min err=9.20496e+01
12410;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 12420 (w=0.59) :: min err=9.20496e+01
12420;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 12430 (w=0.59) :: min err=9.20496e+01
12430;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 12440 (w=0.59) :: min err=9.20496e+01
12440;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 12450 (w=0.59) :: min err=9.20496e+01
12450;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 12460 (w=0.59) :: min err=9.20496e+01
12460;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 12470 (w=0.59) :: min err=9.20496e+01
12470;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 12480 (w=0.59) :: min err=9.20496e+01
12480;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 12490 (w=0.59) :: min err=9.20496e+01
12490;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 12500 (w=0.59) :: min err=9.20496e+01
12500;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 12510 (w=0.59) :: min err=9.20496e+01
12510;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 12520 (w=0.59) :: min err=9.20496e+01
12520;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 12530 (w=0.59) :: min err=9.20496e+01
12530;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 12540 (w=0.59) :: min err=9.20496e+01
12540;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 12550 (w=0.59) :: min err=9.20496e+01
12550;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 12560 (w=0.59) :: min err=9.20496e+01
12560;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 12570 (w=0.59) :: min err=9.20496e+01
12570;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 12580 (w=0.59) :: min err=9.20496e+01
12580;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 12590 (w=0.59) :: min err=9.20496e+01
12590;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 12600 (w=0.59) :: min err=9.20496e+01
12600;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 12610 (w=0.59) :: min err=9.20496e+01
12610;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 12620 (w=0.59) :: min err=9.20496e+01
12620;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 12630 (w=0.59) :: min err=9.20496e+01
12630;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 12640 (w=0.58) :: min err=9.20496e+01
12640;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 12650 (w=0.58) :: min err=9.20496e+01
12650;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 12660 (w=0.58) :: min err=9.20496e+01
12660;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 12670 (w=0.58) :: min err=9.20496e+01
12670;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 12680 (w=0.58) :: min err=9.20496e+01
12680;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 12690 (w=0.58) :: min err=9.20496e+01
12690;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 12700 (w=0.58) :: min err=9.20496e+01
12700;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 12710 (w=0.58) :: min err=9.20496e+01
12710;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 12720 (w=0.58) :: min err=9.20496e+01
12720;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 12730 (w=0.58) :: min err=9.20496e+01
12730;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 12740 (w=0.58) :: min err=9.20496e+01
12740;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 12750 (w=0.58) :: min err=9.20496e+01
12750;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 12760 (w=0.58) :: min err=9.20496e+01
12760;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 12770 (w=0.58) :: min err=9.20496e+01
12770;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 12780 (w=0.58) :: min err=9.20496e+01
12780;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 12790 (w=0.58) :: min err=9.20496e+01
12790;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 12800 (w=0.58) :: min err=9.20496e+01
12800;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 12810 (w=0.58) :: min err=9.20496e+01
12810;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 12820 (w=0.58) :: min err=9.20496e+01
12820;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 12830 (w=0.58) :: min err=9.20496e+01
12830;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 12840 (w=0.58) :: min err=9.20496e+01
12840;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 12850 (w=0.58) :: min err=9.20496e+01
12850;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 12860 (w=0.58) :: min err=9.20496e+01
12860;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 12870 (w=0.58) :: min err=9.20496e+01
12870;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 12880 (w=0.58) :: min err=9.20496e+01
12880;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 12890 (w=0.58) :: min err=9.20496e+01
12890;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 12900 (w=0.58) :: min err=9.20496e+01
12900;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 12910 (w=0.58) :: min err=9.20496e+01
12910;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 12920 (w=0.58) :: min err=9.20496e+01
12920;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 12930 (w=0.58) :: min err=9.20496e+01
12930;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 12940 (w=0.58) :: min err=9.20496e+01
12940;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 12950 (w=0.58) :: min err=9.20496e+01
12950;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 12960 (w=0.58) :: min err=9.20496e+01
12960;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 12970 (w=0.58) :: min err=9.20496e+01
12970;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 12980 (w=0.58) :: min err=9.20496e+01
12980;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 12990 (w=0.58) :: min err=9.20496e+01
12990;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 13000 (w=0.58) :: min err=9.20496e+01
13000;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 13010 (w=0.58) :: min err=9.20496e+01
13010;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 13020 (w=0.58) :: min err=9.20496e+01
13020;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 13030 (w=0.58) :: min err=9.20496e+01
13030;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 13040 (w=0.58) :: min err=9.20496e+01
13040;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 13050 (w=0.58) :: min err=9.20496e+01
13050;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 13060 (w=0.58) :: min err=9.20496e+01
13060;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 13070 (w=0.58) :: min err=9.20496e+01
13070;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 13080 (w=0.58) :: min err=9.20496e+01
13080;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 13090 (w=0.58) :: min err=9.20496e+01
13090;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 13100 (w=0.58) :: min err=9.20496e+01
13100;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 13110 (w=0.58) :: min err=9.20496e+01
13110;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 13120 (w=0.58) :: min err=9.20496e+01
13120;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 13130 (w=0.58) :: min err=9.20496e+01
13130;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 13140 (w=0.58) :: min err=9.20496e+01
13140;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 13150 (w=0.58) :: min err=9.20496e+01
13150;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 13160 (w=0.58) :: min err=9.20496e+01
13160;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 13170 (w=0.58) :: min err=9.20496e+01
13170;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 13180 (w=0.58) :: min err=9.20496e+01
13180;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 13190 (w=0.58) :: min err=9.20496e+01
13190;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 13200 (w=0.58) :: min err=9.20496e+01
13200;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 13210 (w=0.58) :: min err=9.20496e+01
13210;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 13220 (w=0.58) :: min err=9.20496e+01
13220;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 13230 (w=0.58) :: min err=9.20496e+01
13230;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 13240 (w=0.58) :: min err=9.20496e+01
13240;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 13250 (w=0.58) :: min err=9.20496e+01
13250;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 13260 (w=0.58) :: min err=9.20496e+01
13260;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 13270 (w=0.58) :: min err=9.20496e+01
13270;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 13280 (w=0.58) :: min err=9.20496e+01
13280;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 13290 (w=0.58) :: min err=9.20496e+01
13290;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 13300 (w=0.58) :: min err=9.20496e+01
13300;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 13310 (w=0.58) :: min err=9.20496e+01
13310;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 13320 (w=0.58) :: min err=9.20496e+01
13320;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 13330 (w=0.58) :: min err=9.20496e+01
13330;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 13340 (w=0.58) :: min err=9.20496e+01
13340;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 13350 (w=0.58) :: min err=9.20496e+01
13350;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 13360 (w=0.58) :: min err=9.20496e+01
13360;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 13370 (w=0.58) :: min err=9.20496e+01
13370;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 13380 (w=0.58) :: min err=9.20496e+01
13380;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 13390 (w=0.58) :: min err=9.20496e+01
13390;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 13400 (w=0.58) :: min err=9.20496e+01
13400;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 13410 (w=0.58) :: min err=9.20496e+01
13410;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 13420 (w=0.58) :: min err=9.20496e+01
13420;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 13430 (w=0.58) :: min err=9.20496e+01
13430;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 13440 (w=0.58) :: min err=9.20496e+01
13440;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 13450 (w=0.58) :: min err=9.20496e+01
13450;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 13460 (w=0.58) :: min err=9.20496e+01
13460;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 13470 (w=0.58) :: min err=9.20496e+01
13470;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 13480 (w=0.58) :: min err=9.20496e+01
13480;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 13490 (w=0.58) :: min err=9.20496e+01
13490;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 13500 (w=0.58) :: min err=9.20496e+01
13500;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 13510 (w=0.57) :: min err=9.20496e+01
13510;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 13520 (w=0.57) :: min err=9.20496e+01
13520;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 13530 (w=0.57) :: min err=9.20496e+01
13530;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 13540 (w=0.57) :: min err=9.20496e+01
13540;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 13550 (w=0.57) :: min err=9.20496e+01
13550;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 13560 (w=0.57) :: min err=9.20496e+01
13560;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 13570 (w=0.57) :: min err=9.20496e+01
13570;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 13580 (w=0.57) :: min err=9.20496e+01
13580;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 13590 (w=0.57) :: min err=9.20496e+01
13590;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 13600 (w=0.57) :: min err=9.20496e+01
13600;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 13610 (w=0.57) :: min err=9.20496e+01
13610;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 13620 (w=0.57) :: min err=9.20496e+01
13620;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 13630 (w=0.57) :: min err=9.20496e+01
13630;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 13640 (w=0.57) :: min err=9.20496e+01
13640;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 13650 (w=0.57) :: min err=9.20496e+01
13650;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 13660 (w=0.57) :: min err=9.20496e+01
13660;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 13670 (w=0.57) :: min err=9.20496e+01
13670;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 13680 (w=0.57) :: min err=9.20496e+01
13680;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 13690 (w=0.57) :: min err=9.20496e+01
13690;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 13700 (w=0.57) :: min err=9.20496e+01
13700;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 13710 (w=0.57) :: min err=9.20496e+01
13710;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 13720 (w=0.57) :: min err=9.20496e+01
13720;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 13730 (w=0.57) :: min err=9.20496e+01
13730;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 13740 (w=0.57) :: min err=9.20496e+01
13740;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 13750 (w=0.57) :: min err=9.20496e+01
13750;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 13760 (w=0.57) :: min err=9.20496e+01
13760;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 13770 (w=0.57) :: min err=9.20496e+01
13770;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 13780 (w=0.57) :: min err=9.20496e+01
13780;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 13790 (w=0.57) :: min err=9.20496e+01
13790;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 13800 (w=0.57) :: min err=9.20496e+01
13800;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 13810 (w=0.57) :: min err=9.20496e+01
13810;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 13820 (w=0.57) :: min err=9.20496e+01
13820;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 13830 (w=0.57) :: min err=9.20496e+01
13830;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 13840 (w=0.57) :: min err=9.20496e+01
13840;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 13850 (w=0.57) :: min err=9.20496e+01
13850;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 13860 (w=0.57) :: min err=9.20496e+01
13860;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 13870 (w=0.57) :: min err=9.20496e+01
13870;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 13880 (w=0.57) :: min err=9.20496e+01
13880;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 13890 (w=0.57) :: min err=9.20496e+01
13890;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 13900 (w=0.57) :: min err=9.20496e+01
13900;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 13910 (w=0.57) :: min err=9.20496e+01
13910;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 13920 (w=0.57) :: min err=9.20496e+01
13920;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 13930 (w=0.57) :: min err=9.20496e+01
13930;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 13940 (w=0.57) :: min err=9.20496e+01
13940;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 13950 (w=0.57) :: min err=9.20496e+01
13950;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 13960 (w=0.57) :: min err=9.20496e+01
13960;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 13970 (w=0.57) :: min err=9.20496e+01
13970;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 13980 (w=0.57) :: min err=9.20496e+01
13980;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 13990 (w=0.57) :: min err=9.20496e+01
13990;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 14000 (w=0.57) :: min err=9.20496e+01
14000;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 14010 (w=0.57) :: min err=9.20496e+01
14010;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 14020 (w=0.57) :: min err=9.20496e+01
14020;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 14030 (w=0.57) :: min err=9.20496e+01
14030;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 14040 (w=0.57) :: min err=9.20496e+01
14040;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 14050 (w=0.57) :: min err=9.20496e+01
14050;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 14060 (w=0.57) :: min err=9.20496e+01
14060;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 14070 (w=0.57) :: min err=9.20496e+01
14070;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 14080 (w=0.57) :: min err=9.20496e+01
14080;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 14090 (w=0.57) :: min err=9.20496e+01
14090;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 14100 (w=0.57) :: min err=9.20496e+01
14100;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 14110 (w=0.57) :: min err=9.20496e+01
14110;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 14120 (w=0.57) :: min err=9.20496e+01
14120;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 14130 (w=0.57) :: min err=9.20496e+01
14130;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 14140 (w=0.57) :: min err=9.20496e+01
14140;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 14150 (w=0.57) :: min err=9.20496e+01
14150;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 14160 (w=0.57) :: min err=9.20496e+01
14160;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 14170 (w=0.57) :: min err=9.20496e+01
14170;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 14180 (w=0.57) :: min err=9.20496e+01
14180;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 14190 (w=0.57) :: min err=9.20496e+01
14190;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 14200 (w=0.57) :: min err=9.20496e+01
14200;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 14210 (w=0.57) :: min err=9.20496e+01
14210;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 14220 (w=0.57) :: min err=9.20496e+01
14220;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 14230 (w=0.57) :: min err=9.20496e+01
14230;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 14240 (w=0.57) :: min err=9.20496e+01
14240;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 14250 (w=0.57) :: min err=9.20496e+01
14250;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 14260 (w=0.57) :: min err=9.20496e+01
14260;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 14270 (w=0.57) :: min err=9.20496e+01
14270;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 14280 (w=0.57) :: min err=9.20496e+01
14280;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 14290 (w=0.57) :: min err=9.20496e+01
14290;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 14300 (w=0.57) :: min err=9.20496e+01
14300;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 14310 (w=0.57) :: min err=9.20496e+01
14310;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 14320 (w=0.57) :: min err=9.20496e+01
14320;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 14330 (w=0.57) :: min err=9.20496e+01
14330;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 14340 (w=0.57) :: min err=9.20496e+01
14340;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 14350 (w=0.57) :: min err=9.20496e+01
14350;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 14360 (w=0.57) :: min err=9.20496e+01
14360;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 14370 (w=0.57) :: min err=9.20496e+01
14370;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 14380 (w=0.56) :: min err=9.20496e+01
14380;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 14390 (w=0.56) :: min err=9.20496e+01
14390;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 14400 (w=0.56) :: min err=9.20496e+01
14400;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 14410 (w=0.56) :: min err=9.20496e+01
14410;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 14420 (w=0.56) :: min err=9.20496e+01
14420;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 14430 (w=0.56) :: min err=9.20496e+01
14430;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 14440 (w=0.56) :: min err=9.20496e+01
14440;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 14450 (w=0.56) :: min err=9.20496e+01
14450;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 14460 (w=0.56) :: min err=9.20496e+01
14460;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 14470 (w=0.56) :: min err=9.20496e+01
14470;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 14480 (w=0.56) :: min err=9.20496e+01
14480;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 14490 (w=0.56) :: min err=9.20496e+01
14490;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 14500 (w=0.56) :: min err=9.20496e+01
14500;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 14510 (w=0.56) :: min err=9.20496e+01
14510;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 14520 (w=0.56) :: min err=9.20496e+01
14520;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 14530 (w=0.56) :: min err=9.20496e+01
14530;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 14540 (w=0.56) :: min err=9.20496e+01
14540;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 14550 (w=0.56) :: min err=9.20496e+01
14550;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 14560 (w=0.56) :: min err=9.20496e+01
14560;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 14570 (w=0.56) :: min err=9.20496e+01
14570;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 14580 (w=0.56) :: min err=9.20496e+01
14580;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 14590 (w=0.56) :: min err=9.20496e+01
14590;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 14600 (w=0.56) :: min err=9.20496e+01
14600;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 14610 (w=0.56) :: min err=9.20496e+01
14610;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 14620 (w=0.56) :: min err=9.20496e+01
14620;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 14630 (w=0.56) :: min err=9.20496e+01
14630;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 14640 (w=0.56) :: min err=9.20496e+01
14640;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 14650 (w=0.56) :: min err=9.20496e+01
14650;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 14660 (w=0.56) :: min err=9.20496e+01
14660;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 14670 (w=0.56) :: min err=9.20496e+01
14670;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 14680 (w=0.56) :: min err=9.20496e+01
14680;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 14690 (w=0.56) :: min err=9.20496e+01
14690;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 14700 (w=0.56) :: min err=9.20496e+01
14700;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 14710 (w=0.56) :: min err=9.20496e+01
14710;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 14720 (w=0.56) :: min err=9.20496e+01
14720;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 14730 (w=0.56) :: min err=9.20496e+01
14730;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 14740 (w=0.56) :: min err=9.20496e+01
14740;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 14750 (w=0.56) :: min err=9.20496e+01
14750;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 14760 (w=0.56) :: min err=9.20496e+01
14760;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 14770 (w=0.56) :: min err=9.20496e+01
14770;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 14780 (w=0.56) :: min err=9.20496e+01
14780;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 14790 (w=0.56) :: min err=9.20496e+01
14790;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 14800 (w=0.56) :: min err=9.20496e+01
14800;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 14810 (w=0.56) :: min err=9.20496e+01
14810;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 14820 (w=0.56) :: min err=9.20496e+01
14820;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 14830 (w=0.56) :: min err=9.20496e+01
14830;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 14840 (w=0.56) :: min err=9.20496e+01
14840;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 14850 (w=0.56) :: min err=9.20496e+01
14850;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 14860 (w=0.56) :: min err=9.20496e+01
14860;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 14870 (w=0.56) :: min err=9.20496e+01
14870;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 14880 (w=0.56) :: min err=9.20496e+01
14880;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 14890 (w=0.56) :: min err=9.20496e+01
14890;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 14900 (w=0.56) :: min err=9.20496e+01
14900;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 14910 (w=0.56) :: min err=9.20496e+01
14910;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 14920 (w=0.56) :: min err=9.20496e+01
14920;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 14930 (w=0.56) :: min err=9.20496e+01
14930;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 14940 (w=0.56) :: min err=9.20496e+01
14940;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 14950 (w=0.56) :: min err=9.20496e+01
14950;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 14960 (w=0.56) :: min err=9.20496e+01
14960;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 14970 (w=0.56) :: min err=9.20496e+01
14970;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 14980 (w=0.56) :: min err=9.20496e+01
14980;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 14990 (w=0.56) :: min err=9.20496e+01
14990;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 15000 (w=0.56) :: min err=9.20496e+01
15000;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 15010 (w=0.56) :: min err=9.20496e+01
15010;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 15020 (w=0.56) :: min err=9.20496e+01
15020;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 15030 (w=0.56) :: min err=9.20496e+01
15030;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 15040 (w=0.56) :: min err=9.20496e+01
15040;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 15050 (w=0.56) :: min err=9.20496e+01
15050;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 15060 (w=0.56) :: min err=9.20496e+01
15060;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 15070 (w=0.56) :: min err=9.20496e+01
15070;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 15080 (w=0.56) :: min err=9.20496e+01
15080;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 15090 (w=0.56) :: min err=9.20496e+01
15090;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 15100 (w=0.56) :: min err=9.20496e+01
15100;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 15110 (w=0.56) :: min err=9.20496e+01
15110;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 15120 (w=0.56) :: min err=9.20496e+01
15120;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 15130 (w=0.56) :: min err=9.20496e+01
15130;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 15140 (w=0.56) :: min err=9.20496e+01
15140;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 15150 (w=0.56) :: min err=9.20496e+01
15150;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 15160 (w=0.56) :: min err=9.20496e+01
15160;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 15170 (w=0.56) :: min err=9.20496e+01
15170;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 15180 (w=0.56) :: min err=9.20496e+01
15180;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 15190 (w=0.56) :: min err=9.20496e+01
15190;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 15200 (w=0.56) :: min err=9.20496e+01
15200;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 15210 (w=0.56) :: min err=9.20496e+01
15210;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 15220 (w=0.56) :: min err=9.20496e+01
15220;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 15230 (w=0.56) :: min err=9.20496e+01
15230;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 15240 (w=0.56) :: min err=9.20496e+01
15240;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 15250 (w=0.56) :: min err=9.20496e+01
15250;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 15260 (w=0.55) :: min err=9.20496e+01
15260;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 15270 (w=0.55) :: min err=9.20496e+01
15270;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 15280 (w=0.55) :: min err=9.20496e+01
15280;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 15290 (w=0.55) :: min err=9.20496e+01
15290;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 15300 (w=0.55) :: min err=9.20496e+01
15300;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 15310 (w=0.55) :: min err=9.20496e+01
15310;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 15320 (w=0.55) :: min err=9.20496e+01
15320;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 15330 (w=0.55) :: min err=9.20496e+01
15330;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 15340 (w=0.55) :: min err=9.20496e+01
15340;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 15350 (w=0.55) :: min err=9.20496e+01
15350;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 15360 (w=0.55) :: min err=9.20496e+01
15360;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 15370 (w=0.55) :: min err=9.20496e+01
15370;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 15380 (w=0.55) :: min err=9.20496e+01
15380;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 15390 (w=0.55) :: min err=9.20496e+01
15390;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 15400 (w=0.55) :: min err=9.20496e+01
15400;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 15410 (w=0.55) :: min err=9.20496e+01
15410;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 15420 (w=0.55) :: min err=9.20496e+01
15420;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 15430 (w=0.55) :: min err=9.20496e+01
15430;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 15440 (w=0.55) :: min err=9.20496e+01
15440;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 15450 (w=0.55) :: min err=9.20496e+01
15450;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 15460 (w=0.55) :: min err=9.20496e+01
15460;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 15470 (w=0.55) :: min err=9.20496e+01
15470;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 15480 (w=0.55) :: min err=9.20496e+01
15480;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 15490 (w=0.55) :: min err=9.20496e+01
15490;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 15500 (w=0.55) :: min err=9.20496e+01
15500;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 15510 (w=0.55) :: min err=9.20496e+01
15510;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 15520 (w=0.55) :: min err=9.20496e+01
15520;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 15530 (w=0.55) :: min err=9.20496e+01
15530;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 15540 (w=0.55) :: min err=9.20496e+01
15540;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 15550 (w=0.55) :: min err=9.20496e+01
15550;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 15560 (w=0.55) :: min err=9.20496e+01
15560;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 15570 (w=0.55) :: min err=9.20496e+01
15570;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 15580 (w=0.55) :: min err=9.20496e+01
15580;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 15590 (w=0.55) :: min err=9.20496e+01
15590;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 15600 (w=0.55) :: min err=9.20496e+01
15600;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 15610 (w=0.55) :: min err=9.20496e+01
15610;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 15620 (w=0.55) :: min err=9.20496e+01
15620;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 15630 (w=0.55) :: min err=9.20496e+01
15630;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 15640 (w=0.55) :: min err=9.20496e+01
15640;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 15650 (w=0.55) :: min err=9.20496e+01
15650;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 15660 (w=0.55) :: min err=9.20496e+01
15660;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 15670 (w=0.55) :: min err=9.20496e+01
15670;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 15680 (w=0.55) :: min err=9.20496e+01
15680;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 15690 (w=0.55) :: min err=9.20496e+01
15690;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 15700 (w=0.55) :: min err=9.20496e+01
15700;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 15710 (w=0.55) :: min err=9.20496e+01
15710;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 15720 (w=0.55) :: min err=9.20496e+01
15720;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 15730 (w=0.55) :: min err=9.20496e+01
15730;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 15740 (w=0.55) :: min err=9.20496e+01
15740;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 15750 (w=0.55) :: min err=9.20496e+01
15750;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 15760 (w=0.55) :: min err=9.20496e+01
15760;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 15770 (w=0.55) :: min err=9.20496e+01
15770;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 15780 (w=0.55) :: min err=9.20496e+01
15780;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 15790 (w=0.55) :: min err=9.20496e+01
15790;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 15800 (w=0.55) :: min err=9.20496e+01
15800;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 15810 (w=0.55) :: min err=9.20496e+01
15810;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 15820 (w=0.55) :: min err=9.20496e+01
15820;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 15830 (w=0.55) :: min err=9.20496e+01
15830;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 15840 (w=0.55) :: min err=9.20496e+01
15840;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 15850 (w=0.55) :: min err=9.20496e+01
15850;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 15860 (w=0.55) :: min err=9.20496e+01
15860;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 15870 (w=0.55) :: min err=9.20496e+01
15870;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 15880 (w=0.55) :: min err=9.20496e+01
15880;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 15890 (w=0.55) :: min err=9.20496e+01
15890;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 15900 (w=0.55) :: min err=9.20496e+01
15900;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 15910 (w=0.55) :: min err=9.20496e+01
15910;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 15920 (w=0.55) :: min err=9.20496e+01
15920;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 15930 (w=0.55) :: min err=9.20496e+01
15930;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 15940 (w=0.55) :: min err=9.20496e+01
15940;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 15950 (w=0.55) :: min err=9.20496e+01
15950;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 15960 (w=0.55) :: min err=9.20496e+01
15960;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 15970 (w=0.55) :: min err=9.20496e+01
15970;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 15980 (w=0.55) :: min err=9.20496e+01
15980;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 15990 (w=0.55) :: min err=9.20496e+01
15990;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 16000 (w=0.55) :: min err=9.20496e+01
16000;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 16010 (w=0.55) :: min err=9.20496e+01
16010;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 16020 (w=0.55) :: min err=9.20496e+01
16020;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 16030 (w=0.55) :: min err=9.20496e+01
16030;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 16040 (w=0.55) :: min err=9.20496e+01
16040;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 16050 (w=0.55) :: min err=9.20496e+01
16050;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 16060 (w=0.55) :: min err=9.20496e+01
16060;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 16070 (w=0.55) :: min err=9.20496e+01
16070;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 16080 (w=0.55) :: min err=9.20496e+01
16080;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 16090 (w=0.55) :: min err=9.20496e+01
16090;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 16100 (w=0.55) :: min err=9.20496e+01
16100;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 16110 (w=0.55) :: min err=9.20496e+01
16110;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 16120 (w=0.55) :: min err=9.20496e+01
16120;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 16130 (w=0.54) :: min err=9.20496e+01
16130;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 16140 (w=0.54) :: min err=9.20496e+01
16140;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 16150 (w=0.54) :: min err=9.20496e+01
16150;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 16160 (w=0.54) :: min err=9.20496e+01
16160;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 16170 (w=0.54) :: min err=9.20496e+01
16170;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 16180 (w=0.54) :: min err=9.20496e+01
16180;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 16190 (w=0.54) :: min err=9.20496e+01
16190;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 16200 (w=0.54) :: min err=9.20496e+01
16200;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 16210 (w=0.54) :: min err=9.20496e+01
16210;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 16220 (w=0.54) :: min err=9.20496e+01
16220;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 16230 (w=0.54) :: min err=9.20496e+01
16230;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 16240 (w=0.54) :: min err=9.20496e+01
16240;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 16250 (w=0.54) :: min err=9.20496e+01
16250;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 16260 (w=0.54) :: min err=9.20496e+01
16260;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 16270 (w=0.54) :: min err=9.20496e+01
16270;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 16280 (w=0.54) :: min err=9.20496e+01
16280;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 16290 (w=0.54) :: min err=9.20496e+01
16290;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 16300 (w=0.54) :: min err=9.20496e+01
16300;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 16310 (w=0.54) :: min err=9.20496e+01
16310;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 16320 (w=0.54) :: min err=9.20496e+01
16320;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 16330 (w=0.54) :: min err=9.20496e+01
16330;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 16340 (w=0.54) :: min err=9.20496e+01
16340;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 16350 (w=0.54) :: min err=9.20496e+01
16350;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 16360 (w=0.54) :: min err=9.20496e+01
16360;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 16370 (w=0.54) :: min err=9.20496e+01
16370;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 16380 (w=0.54) :: min err=9.20496e+01
16380;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 16390 (w=0.54) :: min err=9.20496e+01
16390;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 16400 (w=0.54) :: min err=9.20496e+01
16400;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 16410 (w=0.54) :: min err=9.20496e+01
16410;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 16420 (w=0.54) :: min err=9.20496e+01
16420;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 16430 (w=0.54) :: min err=9.20496e+01
16430;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 16440 (w=0.54) :: min err=9.20496e+01
16440;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 16450 (w=0.54) :: min err=9.20496e+01
16450;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 16460 (w=0.54) :: min err=9.20496e+01
16460;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 16470 (w=0.54) :: min err=9.20496e+01
16470;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 16480 (w=0.54) :: min err=9.20496e+01
16480;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 16490 (w=0.54) :: min err=9.20496e+01
16490;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 16500 (w=0.54) :: min err=9.20496e+01
16500;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 16510 (w=0.54) :: min err=9.20496e+01
16510;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 16520 (w=0.54) :: min err=9.20496e+01
16520;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 16530 (w=0.54) :: min err=9.20496e+01
16530;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 16540 (w=0.54) :: min err=9.20496e+01
16540;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 16550 (w=0.54) :: min err=9.20496e+01
16550;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 16560 (w=0.54) :: min err=9.20496e+01
16560;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 16570 (w=0.54) :: min err=9.20496e+01
16570;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 16580 (w=0.54) :: min err=9.20496e+01
16580;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 16590 (w=0.54) :: min err=9.20496e+01
16590;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 16600 (w=0.54) :: min err=9.20496e+01
16600;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 16610 (w=0.54) :: min err=9.20496e+01
16610;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 16620 (w=0.54) :: min err=9.20496e+01
16620;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 16630 (w=0.54) :: min err=9.20496e+01
16630;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 16640 (w=0.54) :: min err=9.20496e+01
16640;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 16650 (w=0.54) :: min err=9.20496e+01
16650;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 16660 (w=0.54) :: min err=9.20496e+01
16660;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 16670 (w=0.54) :: min err=9.20496e+01
16670;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 16680 (w=0.54) :: min err=9.20496e+01
16680;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 16690 (w=0.54) :: min err=9.20496e+01
16690;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 16700 (w=0.54) :: min err=9.20496e+01
16700;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 16710 (w=0.54) :: min err=9.20496e+01
16710;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 16720 (w=0.54) :: min err=9.20496e+01
16720;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 16730 (w=0.54) :: min err=9.20496e+01
16730;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 16740 (w=0.54) :: min err=9.20496e+01
16740;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 16750 (w=0.54) :: min err=9.20496e+01
16750;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 16760 (w=0.54) :: min err=9.20496e+01
16760;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 16770 (w=0.54) :: min err=9.20496e+01
16770;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 16780 (w=0.54) :: min err=9.20496e+01
16780;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 16790 (w=0.54) :: min err=9.20496e+01
16790;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 16800 (w=0.54) :: min err=9.20496e+01
16800;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 16810 (w=0.54) :: min err=9.20496e+01
16810;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 16820 (w=0.54) :: min err=9.20496e+01
16820;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 16830 (w=0.54) :: min err=9.20496e+01
16830;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 16840 (w=0.54) :: min err=9.20496e+01
16840;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 16850 (w=0.54) :: min err=9.20496e+01
16850;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 16860 (w=0.54) :: min err=9.20496e+01
16860;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 16870 (w=0.54) :: min err=9.20496e+01
16870;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 16880 (w=0.54) :: min err=9.20496e+01
16880;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 16890 (w=0.54) :: min err=9.20496e+01
16890;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 16900 (w=0.54) :: min err=9.20496e+01
16900;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 16910 (w=0.54) :: min err=9.20496e+01
16910;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 16920 (w=0.54) :: min err=9.20496e+01
16920;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 16930 (w=0.54) :: min err=9.20496e+01
16930;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 16940 (w=0.54) :: min err=9.20496e+01
16940;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 16950 (w=0.54) :: min err=9.20496e+01
16950;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 16960 (w=0.54) :: min err=9.20496e+01
16960;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 16970 (w=0.54) :: min err=9.20496e+01
16970;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 16980 (w=0.54) :: min err=9.20496e+01
16980;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 16990 (w=0.54) :: min err=9.20496e+01
16990;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 17000 (w=0.53) :: min err=9.20496e+01
17000;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 17010 (w=0.53) :: min err=9.20496e+01
17010;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 17020 (w=0.53) :: min err=9.20496e+01
17020;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 17030 (w=0.53) :: min err=9.20496e+01
17030;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 17040 (w=0.53) :: min err=9.20496e+01
17040;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 17050 (w=0.53) :: min err=9.20496e+01
17050;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 17060 (w=0.53) :: min err=9.20496e+01
17060;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 17070 (w=0.53) :: min err=9.20496e+01
17070;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 17080 (w=0.53) :: min err=9.20496e+01
17080;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 17090 (w=0.53) :: min err=9.20496e+01
17090;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 17100 (w=0.53) :: min err=9.20496e+01
17100;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 17110 (w=0.53) :: min err=9.20496e+01
17110;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 17120 (w=0.53) :: min err=9.20496e+01
17120;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 17130 (w=0.53) :: min err=9.20496e+01
17130;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 17140 (w=0.53) :: min err=9.20496e+01
17140;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 17150 (w=0.53) :: min err=9.20496e+01
17150;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 17160 (w=0.53) :: min err=9.20496e+01
17160;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 17170 (w=0.53) :: min err=9.20496e+01
17170;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 17180 (w=0.53) :: min err=9.20496e+01
17180;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 17190 (w=0.53) :: min err=9.20496e+01
17190;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 17200 (w=0.53) :: min err=9.20496e+01
17200;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 17210 (w=0.53) :: min err=9.20496e+01
17210;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 17220 (w=0.53) :: min err=9.20496e+01
17220;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 17230 (w=0.53) :: min err=9.20496e+01
17230;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 17240 (w=0.53) :: min err=9.20496e+01
17240;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 17250 (w=0.53) :: min err=9.20496e+01
17250;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 17260 (w=0.53) :: min err=9.20496e+01
17260;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 17270 (w=0.53) :: min err=9.20496e+01
17270;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 17280 (w=0.53) :: min err=9.20496e+01
17280;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 17290 (w=0.53) :: min err=9.20496e+01
17290;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 17300 (w=0.53) :: min err=9.20496e+01
17300;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 17310 (w=0.53) :: min err=9.20496e+01
17310;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 17320 (w=0.53) :: min err=9.20496e+01
17320;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 17330 (w=0.53) :: min err=9.20496e+01
17330;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 17340 (w=0.53) :: min err=9.20496e+01
17340;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 17350 (w=0.53) :: min err=9.20496e+01
17350;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 17360 (w=0.53) :: min err=9.20496e+01
17360;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 17370 (w=0.53) :: min err=9.20496e+01
17370;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 17380 (w=0.53) :: min err=9.20496e+01
17380;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 17390 (w=0.53) :: min err=9.20496e+01
17390;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 17400 (w=0.53) :: min err=9.20496e+01
17400;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 17410 (w=0.53) :: min err=9.20496e+01
17410;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 17420 (w=0.53) :: min err=9.20496e+01
17420;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 17430 (w=0.53) :: min err=9.20496e+01
17430;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 17440 (w=0.53) :: min err=9.20496e+01
17440;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 17450 (w=0.53) :: min err=9.20496e+01
17450;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 17460 (w=0.53) :: min err=9.20496e+01
17460;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 17470 (w=0.53) :: min err=9.20496e+01
17470;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 17480 (w=0.53) :: min err=9.20496e+01
17480;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 17490 (w=0.53) :: min err=9.20496e+01
17490;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 17500 (w=0.53) :: min err=9.20496e+01
17500;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 17510 (w=0.53) :: min err=9.20496e+01
17510;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 17520 (w=0.53) :: min err=9.20496e+01
17520;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 17530 (w=0.53) :: min err=9.20496e+01
17530;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 17540 (w=0.53) :: min err=9.20496e+01
17540;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 17550 (w=0.53) :: min err=9.20496e+01
17550;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 17560 (w=0.53) :: min err=9.20496e+01
17560;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 17570 (w=0.53) :: min err=9.20496e+01
17570;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 17580 (w=0.53) :: min err=9.20496e+01
17580;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 17590 (w=0.53) :: min err=9.20496e+01
17590;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 17600 (w=0.53) :: min err=9.20496e+01
17600;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 17610 (w=0.53) :: min err=9.20496e+01
17610;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 17620 (w=0.53) :: min err=9.20496e+01
17620;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 17630 (w=0.53) :: min err=9.20496e+01
17630;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 17640 (w=0.53) :: min err=9.20496e+01
17640;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 17650 (w=0.53) :: min err=9.20496e+01
17650;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 17660 (w=0.53) :: min err=9.20496e+01
17660;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 17670 (w=0.53) :: min err=9.20496e+01
17670;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 17680 (w=0.53) :: min err=9.20496e+01
17680;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 17690 (w=0.53) :: min err=9.20496e+01
17690;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 17700 (w=0.53) :: min err=9.20496e+01
17700;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 17710 (w=0.53) :: min err=9.20496e+01
17710;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 17720 (w=0.53) :: min err=9.20496e+01
17720;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 17730 (w=0.53) :: min err=9.20496e+01
17730;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 17740 (w=0.53) :: min err=9.20496e+01
17740;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 17750 (w=0.53) :: min err=9.20496e+01
17750;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 17760 (w=0.53) :: min err=9.20496e+01
17760;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 17770 (w=0.53) :: min err=9.20496e+01
17770;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 17780 (w=0.53) :: min err=9.20496e+01
17780;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 17790 (w=0.53) :: min err=9.20496e+01
17790;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 17800 (w=0.53) :: min err=9.20496e+01
17800;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 17810 (w=0.53) :: min err=9.20496e+01
17810;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 17820 (w=0.53) :: min err=9.20496e+01
17820;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 17830 (w=0.53) :: min err=9.20496e+01
17830;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 17840 (w=0.53) :: min err=9.20496e+01
17840;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 17850 (w=0.53) :: min err=9.20496e+01
17850;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 17860 (w=0.53) :: min err=9.20496e+01
17860;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 17870 (w=0.52) :: min err=9.20496e+01
17870;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 17880 (w=0.52) :: min err=9.20496e+01
17880;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 17890 (w=0.52) :: min err=9.20496e+01
17890;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 17900 (w=0.52) :: min err=9.20496e+01
17900;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 17910 (w=0.52) :: min err=9.20496e+01
17910;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 17920 (w=0.52) :: min err=9.20496e+01
17920;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 17930 (w=0.52) :: min err=9.20496e+01
17930;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 17940 (w=0.52) :: min err=9.20496e+01
17940;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 17950 (w=0.52) :: min err=9.20496e+01
17950;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 17960 (w=0.52) :: min err=9.20496e+01
17960;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 17970 (w=0.52) :: min err=9.20496e+01
17970;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 17980 (w=0.52) :: min err=9.20496e+01
17980;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 17990 (w=0.52) :: min err=9.20496e+01
17990;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 18000 (w=0.52) :: min err=9.20496e+01
18000;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 18010 (w=0.52) :: min err=9.20496e+01
18010;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 18020 (w=0.52) :: min err=9.20496e+01
18020;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 18030 (w=0.52) :: min err=9.20496e+01
18030;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 18040 (w=0.52) :: min err=9.20496e+01
18040;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 18050 (w=0.52) :: min err=9.20496e+01
18050;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 18060 (w=0.52) :: min err=9.20496e+01
18060;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 18070 (w=0.52) :: min err=9.20496e+01
18070;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 18080 (w=0.52) :: min err=9.20496e+01
18080;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 18090 (w=0.52) :: min err=9.20496e+01
18090;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 18100 (w=0.52) :: min err=9.20496e+01
18100;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 18110 (w=0.52) :: min err=9.20496e+01
18110;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 18120 (w=0.52) :: min err=9.20496e+01
18120;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 18130 (w=0.52) :: min err=9.20496e+01
18130;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 18140 (w=0.52) :: min err=9.20496e+01
18140;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 18150 (w=0.52) :: min err=9.20496e+01
18150;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 18160 (w=0.52) :: min err=9.20496e+01
18160;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 18170 (w=0.52) :: min err=9.20496e+01
18170;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 18180 (w=0.52) :: min err=9.20496e+01
18180;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 18190 (w=0.52) :: min err=9.20496e+01
18190;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 18200 (w=0.52) :: min err=9.20496e+01
18200;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 18210 (w=0.52) :: min err=9.20496e+01
18210;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 18220 (w=0.52) :: min err=9.20496e+01
18220;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 18230 (w=0.52) :: min err=9.20496e+01
18230;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 18240 (w=0.52) :: min err=9.20496e+01
18240;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 18250 (w=0.52) :: min err=9.20496e+01
18250;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 18260 (w=0.52) :: min err=9.20496e+01
18260;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 18270 (w=0.52) :: min err=9.20496e+01
18270;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 18280 (w=0.52) :: min err=9.20496e+01
18280;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 18290 (w=0.52) :: min err=9.20496e+01
18290;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 18300 (w=0.52) :: min err=9.20496e+01
18300;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 18310 (w=0.52) :: min err=9.20496e+01
18310;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 18320 (w=0.52) :: min err=9.20496e+01
18320;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 18330 (w=0.52) :: min err=9.20496e+01
18330;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 18340 (w=0.52) :: min err=9.20496e+01
18340;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 18350 (w=0.52) :: min err=9.20496e+01
18350;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 18360 (w=0.52) :: min err=9.20496e+01
18360;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 18370 (w=0.52) :: min err=9.20496e+01
18370;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 18380 (w=0.52) :: min err=9.20496e+01
18380;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 18390 (w=0.52) :: min err=9.20496e+01
18390;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 18400 (w=0.52) :: min err=9.20496e+01
18400;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 18410 (w=0.52) :: min err=9.20496e+01
18410;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 18420 (w=0.52) :: min err=9.20496e+01
18420;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 18430 (w=0.52) :: min err=9.20496e+01
18430;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 18440 (w=0.52) :: min err=9.20496e+01
18440;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 18450 (w=0.52) :: min err=9.20496e+01
18450;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 18460 (w=0.52) :: min err=9.20496e+01
18460;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 18470 (w=0.52) :: min err=9.20496e+01
18470;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 18480 (w=0.52) :: min err=9.20496e+01
18480;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 18490 (w=0.52) :: min err=9.20496e+01
18490;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 18500 (w=0.52) :: min err=9.20496e+01
18500;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 18510 (w=0.52) :: min err=9.20496e+01
18510;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 18520 (w=0.52) :: min err=9.20496e+01
18520;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 18530 (w=0.52) :: min err=9.20496e+01
18530;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 18540 (w=0.52) :: min err=9.20496e+01
18540;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 18550 (w=0.52) :: min err=9.20496e+01
18550;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 18560 (w=0.52) :: min err=9.20496e+01
18560;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 18570 (w=0.52) :: min err=9.20496e+01
18570;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 18580 (w=0.52) :: min err=9.20496e+01
18580;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 18590 (w=0.52) :: min err=9.20496e+01
18590;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 18600 (w=0.52) :: min err=9.20496e+01
18600;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 18610 (w=0.52) :: min err=9.20496e+01
18610;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 18620 (w=0.52) :: min err=9.20496e+01
18620;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 18630 (w=0.52) :: min err=9.20496e+01
18630;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 18640 (w=0.52) :: min err=9.20496e+01
18640;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 18650 (w=0.52) :: min err=9.20496e+01
18650;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 18660 (w=0.52) :: min err=9.20496e+01
18660;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 18670 (w=0.52) :: min err=9.20496e+01
18670;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 18680 (w=0.52) :: min err=9.20496e+01
18680;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 18690 (w=0.52) :: min err=9.20496e+01
18690;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 18700 (w=0.52) :: min err=9.20496e+01
18700;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 18710 (w=0.52) :: min err=9.20496e+01
18710;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 18720 (w=0.52) :: min err=9.20496e+01
18720;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 18730 (w=0.52) :: min err=9.20496e+01
18730;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 18740 (w=0.52) :: min err=9.20496e+01
18740;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 18750 (w=0.51) :: min err=9.20496e+01
18750;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 18760 (w=0.51) :: min err=9.20496e+01
18760;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 18770 (w=0.51) :: min err=9.20496e+01
18770;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 18780 (w=0.51) :: min err=9.20496e+01
18780;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 18790 (w=0.51) :: min err=9.20496e+01
18790;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 18800 (w=0.51) :: min err=9.20496e+01
18800;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 18810 (w=0.51) :: min err=9.20496e+01
18810;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 18820 (w=0.51) :: min err=9.20496e+01
18820;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 18830 (w=0.51) :: min err=9.20496e+01
18830;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 18840 (w=0.51) :: min err=9.20496e+01
18840;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 18850 (w=0.51) :: min err=9.20496e+01
18850;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 18860 (w=0.51) :: min err=9.20496e+01
18860;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 18870 (w=0.51) :: min err=9.20496e+01
18870;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 18880 (w=0.51) :: min err=9.20496e+01
18880;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 18890 (w=0.51) :: min err=9.20496e+01
18890;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 18900 (w=0.51) :: min err=9.20496e+01
18900;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 18910 (w=0.51) :: min err=9.20496e+01
18910;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 18920 (w=0.51) :: min err=9.20496e+01
18920;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 18930 (w=0.51) :: min err=9.20496e+01
18930;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 18940 (w=0.51) :: min err=9.20496e+01
18940;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 18950 (w=0.51) :: min err=9.20496e+01
18950;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 18960 (w=0.51) :: min err=9.20496e+01
18960;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 18970 (w=0.51) :: min err=9.20496e+01
18970;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 18980 (w=0.51) :: min err=9.20496e+01
18980;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 18990 (w=0.51) :: min err=9.20496e+01
18990;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 19000 (w=0.51) :: min err=9.20496e+01
19000;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 19010 (w=0.51) :: min err=9.20496e+01
19010;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 19020 (w=0.51) :: min err=9.20496e+01
19020;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 19030 (w=0.51) :: min err=9.20496e+01
19030;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 19040 (w=0.51) :: min err=9.20496e+01
19040;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 19050 (w=0.51) :: min err=9.20496e+01
19050;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 19060 (w=0.51) :: min err=9.20496e+01
19060;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 19070 (w=0.51) :: min err=9.20496e+01
19070;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 19080 (w=0.51) :: min err=9.20496e+01
19080;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 19090 (w=0.51) :: min err=9.20496e+01
19090;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 19100 (w=0.51) :: min err=9.20496e+01
19100;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 19110 (w=0.51) :: min err=9.20496e+01
19110;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 19120 (w=0.51) :: min err=9.20496e+01
19120;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 19130 (w=0.51) :: min err=9.20496e+01
19130;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 19140 (w=0.51) :: min err=9.20496e+01
19140;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 19150 (w=0.51) :: min err=9.20496e+01
19150;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 19160 (w=0.51) :: min err=9.20496e+01
19160;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 19170 (w=0.51) :: min err=9.20496e+01
19170;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 19180 (w=0.51) :: min err=9.20496e+01
19180;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 19190 (w=0.51) :: min err=9.20496e+01
19190;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 19200 (w=0.51) :: min err=9.20496e+01
19200;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 19210 (w=0.51) :: min err=9.20496e+01
19210;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 19220 (w=0.51) :: min err=9.20496e+01
19220;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 19230 (w=0.51) :: min err=9.20496e+01
19230;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 19240 (w=0.51) :: min err=9.20496e+01
19240;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 19250 (w=0.51) :: min err=9.20496e+01
19250;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 19260 (w=0.51) :: min err=9.20496e+01
19260;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 19270 (w=0.51) :: min err=9.20496e+01
19270;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 19280 (w=0.51) :: min err=9.20496e+01
19280;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 19290 (w=0.51) :: min err=9.20496e+01
19290;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 19300 (w=0.51) :: min err=9.20496e+01
19300;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 19310 (w=0.51) :: min err=9.20496e+01
19310;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 19320 (w=0.51) :: min err=9.20496e+01
19320;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 19330 (w=0.51) :: min err=9.20496e+01
19330;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 19340 (w=0.51) :: min err=9.20496e+01
19340;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 19350 (w=0.51) :: min err=9.20496e+01
19350;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 19360 (w=0.51) :: min err=9.20496e+01
19360;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 19370 (w=0.51) :: min err=9.20496e+01
19370;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 19380 (w=0.51) :: min err=9.20496e+01
19380;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 19390 (w=0.51) :: min err=9.20496e+01
19390;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 19400 (w=0.51) :: min err=9.20496e+01
19400;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 19410 (w=0.51) :: min err=9.20496e+01
19410;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 19420 (w=0.51) :: min err=9.20496e+01
19420;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 19430 (w=0.51) :: min err=9.20496e+01
19430;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 19440 (w=0.51) :: min err=9.20496e+01
19440;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 19450 (w=0.51) :: min err=9.20496e+01
19450;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 19460 (w=0.51) :: min err=9.20496e+01
19460;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 19470 (w=0.51) :: min err=9.20496e+01
19470;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 19480 (w=0.51) :: min err=9.20496e+01
19480;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 19490 (w=0.51) :: min err=9.20496e+01
19490;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 19500 (w=0.51) :: min err=9.20496e+01
19500;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 19510 (w=0.51) :: min err=9.20496e+01
19510;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 19520 (w=0.51) :: min err=9.20496e+01
19520;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 19530 (w=0.51) :: min err=9.20496e+01
19530;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 19540 (w=0.51) :: min err=9.20496e+01
19540;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 19550 (w=0.51) :: min err=9.20496e+01
19550;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 19560 (w=0.51) :: min err=9.20496e+01
19560;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 19570 (w=0.51) :: min err=9.20496e+01
19570;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 19580 (w=0.51) :: min err=9.20496e+01
19580;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 19590 (w=0.51) :: min err=9.20496e+01
19590;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 19600 (w=0.51) :: min err=9.20496e+01
19600;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 19610 (w=0.51) :: min err=9.20496e+01
19610;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 19620 (w=0.50) :: min err=9.20496e+01
19620;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 19630 (w=0.50) :: min err=9.20496e+01
19630;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 19640 (w=0.50) :: min err=9.20496e+01
19640;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 19650 (w=0.50) :: min err=9.20496e+01
19650;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 19660 (w=0.50) :: min err=9.20496e+01
19660;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 19670 (w=0.50) :: min err=9.20496e+01
19670;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 19680 (w=0.50) :: min err=9.20496e+01
19680;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 19690 (w=0.50) :: min err=9.20496e+01
19690;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 19700 (w=0.50) :: min err=9.20496e+01
19700;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 19710 (w=0.50) :: min err=9.20496e+01
19710;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 19720 (w=0.50) :: min err=9.20496e+01
19720;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 19730 (w=0.50) :: min err=9.20496e+01
19730;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 19740 (w=0.50) :: min err=9.20496e+01
19740;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 19750 (w=0.50) :: min err=9.20496e+01
19750;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 19760 (w=0.50) :: min err=9.20496e+01
19760;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 19770 (w=0.50) :: min err=9.20496e+01
19770;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 19780 (w=0.50) :: min err=9.20496e+01
19780;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 19790 (w=0.50) :: min err=9.20496e+01
19790;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 19800 (w=0.50) :: min err=9.20496e+01
19800;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 19810 (w=0.50) :: min err=9.20496e+01
19810;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 19820 (w=0.50) :: min err=9.20496e+01
19820;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 19830 (w=0.50) :: min err=9.20496e+01
19830;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 19840 (w=0.50) :: min err=9.20496e+01
19840;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 19850 (w=0.50) :: min err=9.20496e+01
19850;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 19860 (w=0.50) :: min err=9.20496e+01
19860;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 19870 (w=0.50) :: min err=9.20496e+01
19870;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 19880 (w=0.50) :: min err=9.20496e+01
19880;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 19890 (w=0.50) :: min err=9.20496e+01
19890;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 19900 (w=0.50) :: min err=9.20496e+01
19900;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 19910 (w=0.50) :: min err=9.20496e+01
19910;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 19920 (w=0.50) :: min err=9.20496e+01
19920;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 19930 (w=0.50) :: min err=9.20496e+01
19930;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 19940 (w=0.50) :: min err=9.20496e+01
19940;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 19950 (w=0.50) :: min err=9.20496e+01
19950;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 19960 (w=0.50) :: min err=9.20496e+01
19960;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 19970 (w=0.50) :: min err=9.20496e+01
19970;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 19980 (w=0.50) :: min err=9.20496e+01
19980;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 19990 (w=0.50) :: min err=9.20496e+01
19990;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 20000 (w=0.50) :: min err=9.20496e+01
20000;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 20010 (w=0.50) :: min err=9.20496e+01
20010;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 20020 (w=0.50) :: min err=9.20496e+01
20020;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 20030 (w=0.50) :: min err=9.20496e+01
20030;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 20040 (w=0.50) :: min err=9.20496e+01
20040;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 20050 (w=0.50) :: min err=9.20496e+01
20050;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 20060 (w=0.50) :: min err=9.20496e+01
20060;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 20070 (w=0.50) :: min err=9.20496e+01
20070;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 20080 (w=0.50) :: min err=9.20496e+01
20080;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 20090 (w=0.50) :: min err=9.20496e+01
20090;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 20100 (w=0.50) :: min err=9.20496e+01
20100;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 20110 (w=0.50) :: min err=9.20496e+01
20110;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 20120 (w=0.50) :: min err=9.20496e+01
20120;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 20130 (w=0.50) :: min err=9.20496e+01
20130;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 20140 (w=0.50) :: min err=9.20496e+01
20140;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 20150 (w=0.50) :: min err=9.20496e+01
20150;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 20160 (w=0.50) :: min err=9.20496e+01
20160;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 20170 (w=0.50) :: min err=9.20496e+01
20170;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 20180 (w=0.50) :: min err=9.20496e+01
20180;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 20190 (w=0.50) :: min err=9.20496e+01
20190;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 20200 (w=0.50) :: min err=9.20496e+01
20200;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 20210 (w=0.50) :: min err=9.20496e+01
20210;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 20220 (w=0.50) :: min err=9.20496e+01
20220;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 20230 (w=0.50) :: min err=9.20496e+01
20230;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 20240 (w=0.50) :: min err=9.20496e+01
20240;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 20250 (w=0.50) :: min err=9.20496e+01
20250;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 20260 (w=0.50) :: min err=9.20496e+01
20260;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 20270 (w=0.50) :: min err=9.20496e+01
20270;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 20280 (w=0.50) :: min err=9.20496e+01
20280;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 20290 (w=0.50) :: min err=9.20496e+01
20290;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 20300 (w=0.50) :: min err=9.20496e+01
20300;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 20310 (w=0.50) :: min err=9.20496e+01
20310;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 20320 (w=0.50) :: min err=9.20496e+01
20320;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 20330 (w=0.50) :: min err=9.20496e+01
20330;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 20340 (w=0.50) :: min err=9.20496e+01
20340;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 20350 (w=0.50) :: min err=9.20496e+01
20350;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 20360 (w=0.50) :: min err=9.20496e+01
20360;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 20370 (w=0.50) :: min err=9.20496e+01
20370;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 20380 (w=0.50) :: min err=9.20496e+01
20380;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 20390 (w=0.50) :: min err=9.20496e+01
20390;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 20400 (w=0.50) :: min err=9.20496e+01
20400;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 20410 (w=0.50) :: min err=9.20496e+01
20410;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 20420 (w=0.50) :: min err=9.20496e+01
20420;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 20430 (w=0.50) :: min err=9.20496e+01
20430;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 20440 (w=0.50) :: min err=9.20496e+01
20440;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 20450 (w=0.50) :: min err=9.20496e+01
20450;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 20460 (w=0.50) :: min err=9.20496e+01
20460;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 20470 (w=0.50) :: min err=9.20496e+01
20470;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 20480 (w=0.50) :: min err=9.20496e+01
20480;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 20490 (w=0.49) :: min err=9.20496e+01
20490;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 20500 (w=0.49) :: min err=9.20496e+01
20500;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 20510 (w=0.49) :: min err=9.20496e+01
20510;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 20520 (w=0.49) :: min err=9.20496e+01
20520;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 20530 (w=0.49) :: min err=9.20496e+01
20530;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 20540 (w=0.49) :: min err=9.20496e+01
20540;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 20550 (w=0.49) :: min err=9.20496e+01
20550;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 20560 (w=0.49) :: min err=9.20496e+01
20560;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 20570 (w=0.49) :: min err=9.20496e+01
20570;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 20580 (w=0.49) :: min err=9.20496e+01
20580;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 20590 (w=0.49) :: min err=9.20496e+01
20590;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 20600 (w=0.49) :: min err=9.20496e+01
20600;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 20610 (w=0.49) :: min err=9.20496e+01
20610;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 20620 (w=0.49) :: min err=9.20496e+01
20620;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 20630 (w=0.49) :: min err=9.20496e+01
20630;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 20640 (w=0.49) :: min err=9.20496e+01
20640;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 20650 (w=0.49) :: min err=9.20496e+01
20650;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 20660 (w=0.49) :: min err=9.20496e+01
20660;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 20670 (w=0.49) :: min err=9.20496e+01
20670;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 20680 (w=0.49) :: min err=9.20496e+01
20680;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 20690 (w=0.49) :: min err=9.20496e+01
20690;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 20700 (w=0.49) :: min err=9.20496e+01
20700;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 20710 (w=0.49) :: min err=9.20496e+01
20710;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 20720 (w=0.49) :: min err=9.20496e+01
20720;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 20730 (w=0.49) :: min err=9.20496e+01
20730;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 20740 (w=0.49) :: min err=9.20496e+01
20740;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 20750 (w=0.49) :: min err=9.20496e+01
20750;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 20760 (w=0.49) :: min err=9.20496e+01
20760;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 20770 (w=0.49) :: min err=9.20496e+01
20770;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 20780 (w=0.49) :: min err=9.20496e+01
20780;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 20790 (w=0.49) :: min err=9.20496e+01
20790;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 20800 (w=0.49) :: min err=9.20496e+01
20800;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 20810 (w=0.49) :: min err=9.20496e+01
20810;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 20820 (w=0.49) :: min err=9.20496e+01
20820;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 20830 (w=0.49) :: min err=9.20496e+01
20830;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 20840 (w=0.49) :: min err=9.20496e+01
20840;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 20850 (w=0.49) :: min err=9.20496e+01
20850;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 20860 (w=0.49) :: min err=9.20496e+01
20860;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 20870 (w=0.49) :: min err=9.20496e+01
20870;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 20880 (w=0.49) :: min err=9.20496e+01
20880;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 20890 (w=0.49) :: min err=9.20496e+01
20890;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 20900 (w=0.49) :: min err=9.20496e+01
20900;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 20910 (w=0.49) :: min err=9.20496e+01
20910;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 20920 (w=0.49) :: min err=9.20496e+01
20920;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 20930 (w=0.49) :: min err=9.20496e+01
20930;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 20940 (w=0.49) :: min err=9.20496e+01
20940;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 20950 (w=0.49) :: min err=9.20496e+01
20950;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 20960 (w=0.49) :: min err=9.20496e+01
20960;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 20970 (w=0.49) :: min err=9.20496e+01
20970;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 20980 (w=0.49) :: min err=9.20496e+01
20980;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 20990 (w=0.49) :: min err=9.20496e+01
20990;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 21000 (w=0.49) :: min err=9.20496e+01
21000;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 21010 (w=0.49) :: min err=9.20496e+01
21010;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 21020 (w=0.49) :: min err=9.20496e+01
21020;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 21030 (w=0.49) :: min err=9.20496e+01
21030;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 21040 (w=0.49) :: min err=9.20496e+01
21040;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 21050 (w=0.49) :: min err=9.20496e+01
21050;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 21060 (w=0.49) :: min err=9.20496e+01
21060;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 21070 (w=0.49) :: min err=9.20496e+01
21070;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 21080 (w=0.49) :: min err=9.20496e+01
21080;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 21090 (w=0.49) :: min err=9.20496e+01
21090;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 21100 (w=0.49) :: min err=9.20496e+01
21100;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 21110 (w=0.49) :: min err=9.20496e+01
21110;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 21120 (w=0.49) :: min err=9.20496e+01
21120;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 21130 (w=0.49) :: min err=9.20496e+01
21130;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 21140 (w=0.49) :: min err=9.20496e+01
21140;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 21150 (w=0.49) :: min err=9.20496e+01
21150;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 21160 (w=0.49) :: min err=9.20496e+01
21160;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 21170 (w=0.49) :: min err=9.20496e+01
21170;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 21180 (w=0.49) :: min err=9.20496e+01
21180;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 21190 (w=0.49) :: min err=9.20496e+01
21190;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 21200 (w=0.49) :: min err=9.20496e+01
21200;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 21210 (w=0.49) :: min err=9.20496e+01
21210;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 21220 (w=0.49) :: min err=9.20496e+01
21220;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 21230 (w=0.49) :: min err=9.20496e+01
21230;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 21240 (w=0.49) :: min err=9.20496e+01
21240;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 21250 (w=0.49) :: min err=9.20496e+01
21250;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 21260 (w=0.49) :: min err=9.20496e+01
21260;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 21270 (w=0.49) :: min err=9.20496e+01
21270;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 21280 (w=0.49) :: min err=9.20496e+01
21280;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 21290 (w=0.49) :: min err=9.20496e+01
21290;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 21300 (w=0.49) :: min err=9.20496e+01
21300;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 21310 (w=0.49) :: min err=9.20496e+01
21310;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 21320 (w=0.49) :: min err=9.20496e+01
21320;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 21330 (w=0.49) :: min err=9.20496e+01
21330;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 21340 (w=0.49) :: min err=9.20496e+01
21340;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 21350 (w=0.49) :: min err=9.20496e+01
21350;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 21360 (w=0.48) :: min err=9.20496e+01
21360;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 21370 (w=0.48) :: min err=9.20496e+01
21370;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 21380 (w=0.48) :: min err=9.20496e+01
21380;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 21390 (w=0.48) :: min err=9.20496e+01
21390;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 21400 (w=0.48) :: min err=9.20496e+01
21400;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 21410 (w=0.48) :: min err=9.20496e+01
21410;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 21420 (w=0.48) :: min err=9.20496e+01
21420;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 21430 (w=0.48) :: min err=9.20496e+01
21430;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 21440 (w=0.48) :: min err=9.20496e+01
21440;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 21450 (w=0.48) :: min err=9.20496e+01
21450;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 21460 (w=0.48) :: min err=9.20496e+01
21460;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 21470 (w=0.48) :: min err=9.20496e+01
21470;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 21480 (w=0.48) :: min err=9.20496e+01
21480;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 21490 (w=0.48) :: min err=9.20496e+01
21490;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 21500 (w=0.48) :: min err=9.20496e+01
21500;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 21510 (w=0.48) :: min err=9.20496e+01
21510;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 21520 (w=0.48) :: min err=9.20496e+01
21520;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 21530 (w=0.48) :: min err=9.20496e+01
21530;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 21540 (w=0.48) :: min err=9.20496e+01
21540;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 21550 (w=0.48) :: min err=9.20496e+01
21550;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 21560 (w=0.48) :: min err=9.20496e+01
21560;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 21570 (w=0.48) :: min err=9.20496e+01
21570;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 21580 (w=0.48) :: min err=9.20496e+01
21580;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 21590 (w=0.48) :: min err=9.20496e+01
21590;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 21600 (w=0.48) :: min err=9.20496e+01
21600;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 21610 (w=0.48) :: min err=9.20496e+01
21610;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 21620 (w=0.48) :: min err=9.20496e+01
21620;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 21630 (w=0.48) :: min err=9.20496e+01
21630;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 21640 (w=0.48) :: min err=9.20496e+01
21640;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 21650 (w=0.48) :: min err=9.20496e+01
21650;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 21660 (w=0.48) :: min err=9.20496e+01
21660;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 21670 (w=0.48) :: min err=9.20496e+01
21670;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 21680 (w=0.48) :: min err=9.20496e+01
21680;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 21690 (w=0.48) :: min err=9.20496e+01
21690;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 21700 (w=0.48) :: min err=9.20496e+01
21700;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 21710 (w=0.48) :: min err=9.20496e+01
21710;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 21720 (w=0.48) :: min err=9.20496e+01
21720;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 21730 (w=0.48) :: min err=9.20496e+01
21730;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 21740 (w=0.48) :: min err=9.20496e+01
21740;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 21750 (w=0.48) :: min err=9.20496e+01
21750;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 21760 (w=0.48) :: min err=9.20496e+01
21760;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 21770 (w=0.48) :: min err=9.20496e+01
21770;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 21780 (w=0.48) :: min err=9.20496e+01
21780;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 21790 (w=0.48) :: min err=9.20496e+01
21790;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 21800 (w=0.48) :: min err=9.20496e+01
21800;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 21810 (w=0.48) :: min err=9.20496e+01
21810;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 21820 (w=0.48) :: min err=9.20496e+01
21820;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 21830 (w=0.48) :: min err=9.20496e+01
21830;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 21840 (w=0.48) :: min err=9.20496e+01
21840;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 21850 (w=0.48) :: min err=9.20496e+01
21850;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 21860 (w=0.48) :: min err=9.20496e+01
21860;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 21870 (w=0.48) :: min err=9.20496e+01
21870;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 21880 (w=0.48) :: min err=9.20496e+01
21880;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 21890 (w=0.48) :: min err=9.20496e+01
21890;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 21900 (w=0.48) :: min err=9.20496e+01
21900;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 21910 (w=0.48) :: min err=9.20496e+01
21910;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 21920 (w=0.48) :: min err=9.20496e+01
21920;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 21930 (w=0.48) :: min err=9.20496e+01
21930;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 21940 (w=0.48) :: min err=9.20496e+01
21940;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 21950 (w=0.48) :: min err=9.20496e+01
21950;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 21960 (w=0.48) :: min err=9.20496e+01
21960;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 21970 (w=0.48) :: min err=9.20496e+01
21970;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 21980 (w=0.48) :: min err=9.20496e+01
21980;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 21990 (w=0.48) :: min err=9.20496e+01
21990;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 22000 (w=0.48) :: min err=9.20496e+01
22000;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 22010 (w=0.48) :: min err=9.20496e+01
22010;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 22020 (w=0.48) :: min err=9.20496e+01
22020;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 22030 (w=0.48) :: min err=9.20496e+01
22030;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 22040 (w=0.48) :: min err=9.20496e+01
22040;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 22050 (w=0.48) :: min err=9.20496e+01
22050;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 22060 (w=0.48) :: min err=9.20496e+01
22060;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 22070 (w=0.48) :: min err=9.20496e+01
22070;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 22080 (w=0.48) :: min err=9.20496e+01
22080;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 22090 (w=0.48) :: min err=9.20496e+01
22090;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 22100 (w=0.48) :: min err=9.20496e+01
22100;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 22110 (w=0.48) :: min err=9.20496e+01
22110;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 22120 (w=0.48) :: min err=9.20496e+01
22120;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 22130 (w=0.48) :: min err=9.20496e+01
22130;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 22140 (w=0.48) :: min err=9.20496e+01
22140;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 22150 (w=0.48) :: min err=9.20496e+01
22150;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 22160 (w=0.48) :: min err=9.20496e+01
22160;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 22170 (w=0.48) :: min err=9.20496e+01
22170;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 22180 (w=0.48) :: min err=9.20496e+01
22180;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 22190 (w=0.48) :: min err=9.20496e+01
22190;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 22200 (w=0.48) :: min err=9.20496e+01
22200;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 22210 (w=0.48) :: min err=9.20496e+01
22210;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 22220 (w=0.48) :: min err=9.20496e+01
22220;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 22230 (w=0.48) :: min err=9.20496e+01
22230;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 22240 (w=0.47) :: min err=9.20496e+01
22240;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 22250 (w=0.47) :: min err=9.20496e+01
22250;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 22260 (w=0.47) :: min err=9.20496e+01
22260;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 22270 (w=0.47) :: min err=9.20496e+01
22270;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 22280 (w=0.47) :: min err=9.20496e+01
22280;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 22290 (w=0.47) :: min err=9.20496e+01
22290;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 22300 (w=0.47) :: min err=9.20496e+01
22300;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 22310 (w=0.47) :: min err=9.20496e+01
22310;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 22320 (w=0.47) :: min err=9.20496e+01
22320;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 22330 (w=0.47) :: min err=9.20496e+01
22330;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 22340 (w=0.47) :: min err=9.20496e+01
22340;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 22350 (w=0.47) :: min err=9.20496e+01
22350;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 22360 (w=0.47) :: min err=9.20496e+01
22360;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 22370 (w=0.47) :: min err=9.20496e+01
22370;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 22380 (w=0.47) :: min err=9.20496e+01
22380;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 22390 (w=0.47) :: min err=9.20496e+01
22390;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 22400 (w=0.47) :: min err=9.20496e+01
22400;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 22410 (w=0.47) :: min err=9.20496e+01
22410;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 22420 (w=0.47) :: min err=9.20496e+01
22420;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 22430 (w=0.47) :: min err=9.20496e+01
22430;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 22440 (w=0.47) :: min err=9.20496e+01
22440;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 22450 (w=0.47) :: min err=9.20496e+01
22450;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 22460 (w=0.47) :: min err=9.20496e+01
22460;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 22470 (w=0.47) :: min err=9.20496e+01
22470;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 22480 (w=0.47) :: min err=9.20496e+01
22480;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 22490 (w=0.47) :: min err=9.20496e+01
22490;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 22500 (w=0.47) :: min err=9.20496e+01
22500;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 22510 (w=0.47) :: min err=9.20496e+01
22510;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 22520 (w=0.47) :: min err=9.20496e+01
22520;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 22530 (w=0.47) :: min err=9.20496e+01
22530;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 22540 (w=0.47) :: min err=9.20496e+01
22540;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 22550 (w=0.47) :: min err=9.20496e+01
22550;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 22560 (w=0.47) :: min err=9.20496e+01
22560;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 22570 (w=0.47) :: min err=9.20496e+01
22570;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 22580 (w=0.47) :: min err=9.20496e+01
22580;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 22590 (w=0.47) :: min err=9.20496e+01
22590;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 22600 (w=0.47) :: min err=9.20496e+01
22600;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 22610 (w=0.47) :: min err=9.20496e+01
22610;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 22620 (w=0.47) :: min err=9.20496e+01
22620;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 22630 (w=0.47) :: min err=9.20496e+01
22630;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 22640 (w=0.47) :: min err=9.20496e+01
22640;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 22650 (w=0.47) :: min err=9.20496e+01
22650;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 22660 (w=0.47) :: min err=9.20496e+01
22660;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 22670 (w=0.47) :: min err=9.20496e+01
22670;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 22680 (w=0.47) :: min err=9.20496e+01
22680;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 22690 (w=0.47) :: min err=9.20496e+01
22690;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 22700 (w=0.47) :: min err=9.20496e+01
22700;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 22710 (w=0.47) :: min err=9.20496e+01
22710;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 22720 (w=0.47) :: min err=9.20496e+01
22720;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 22730 (w=0.47) :: min err=9.20496e+01
22730;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 22740 (w=0.47) :: min err=9.20496e+01
22740;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 22750 (w=0.47) :: min err=9.20496e+01
22750;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 22760 (w=0.47) :: min err=9.20496e+01
22760;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 22770 (w=0.47) :: min err=9.20496e+01
22770;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 22780 (w=0.47) :: min err=9.20496e+01
22780;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 22790 (w=0.47) :: min err=9.20496e+01
22790;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 22800 (w=0.47) :: min err=9.20496e+01
22800;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 22810 (w=0.47) :: min err=9.20496e+01
22810;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 22820 (w=0.47) :: min err=9.20496e+01
22820;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 22830 (w=0.47) :: min err=9.20496e+01
22830;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 22840 (w=0.47) :: min err=9.20496e+01
22840;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 22850 (w=0.47) :: min err=9.20496e+01
22850;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 22860 (w=0.47) :: min err=9.20496e+01
22860;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 22870 (w=0.47) :: min err=9.20496e+01
22870;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 22880 (w=0.47) :: min err=9.20496e+01
22880;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 22890 (w=0.47) :: min err=9.20496e+01
22890;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 22900 (w=0.47) :: min err=9.20496e+01
22900;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 22910 (w=0.47) :: min err=9.20496e+01
22910;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 22920 (w=0.47) :: min err=9.20496e+01
22920;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 22930 (w=0.47) :: min err=9.20496e+01
22930;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 22940 (w=0.47) :: min err=9.20496e+01
22940;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 22950 (w=0.47) :: min err=9.20496e+01
22950;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 22960 (w=0.47) :: min err=9.20496e+01
22960;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 22970 (w=0.47) :: min err=9.20496e+01
22970;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 22980 (w=0.47) :: min err=9.20496e+01
22980;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 22990 (w=0.47) :: min err=9.20496e+01
22990;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 23000 (w=0.47) :: min err=9.20496e+01
23000;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 23010 (w=0.47) :: min err=9.20496e+01
23010;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 23020 (w=0.47) :: min err=9.20496e+01
23020;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 23030 (w=0.47) :: min err=9.20496e+01
23030;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 23040 (w=0.47) :: min err=9.20496e+01
23040;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 23050 (w=0.47) :: min err=9.20496e+01
23050;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 23060 (w=0.47) :: min err=9.20496e+01
23060;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 23070 (w=0.47) :: min err=9.20496e+01
23070;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 23080 (w=0.47) :: min err=9.20496e+01
23080;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 23090 (w=0.47) :: min err=9.20496e+01
23090;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 23100 (w=0.47) :: min err=9.20496e+01
23100;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 23110 (w=0.46) :: min err=9.20496e+01
23110;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 23120 (w=0.46) :: min err=9.20496e+01
23120;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 23130 (w=0.46) :: min err=9.20496e+01
23130;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 23140 (w=0.46) :: min err=9.20496e+01
23140;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 23150 (w=0.46) :: min err=9.20496e+01
23150;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 23160 (w=0.46) :: min err=9.20496e+01
23160;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 23170 (w=0.46) :: min err=9.20496e+01
23170;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 23180 (w=0.46) :: min err=9.20496e+01
23180;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 23190 (w=0.46) :: min err=9.20496e+01
23190;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 23200 (w=0.46) :: min err=9.20496e+01
23200;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 23210 (w=0.46) :: min err=9.20496e+01
23210;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 23220 (w=0.46) :: min err=9.20496e+01
23220;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 23230 (w=0.46) :: min err=9.20496e+01
23230;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 23240 (w=0.46) :: min err=9.20496e+01
23240;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 23250 (w=0.46) :: min err=9.20496e+01
23250;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 23260 (w=0.46) :: min err=9.20496e+01
23260;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 23270 (w=0.46) :: min err=9.20496e+01
23270;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 23280 (w=0.46) :: min err=9.20496e+01
23280;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 23290 (w=0.46) :: min err=9.20496e+01
23290;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 23300 (w=0.46) :: min err=9.20496e+01
23300;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 23310 (w=0.46) :: min err=9.20496e+01
23310;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 23320 (w=0.46) :: min err=9.20496e+01
23320;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 23330 (w=0.46) :: min err=9.20496e+01
23330;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 23340 (w=0.46) :: min err=9.20496e+01
23340;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 23350 (w=0.46) :: min err=9.20496e+01
23350;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 23360 (w=0.46) :: min err=9.20496e+01
23360;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 23370 (w=0.46) :: min err=9.20496e+01
23370;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 23380 (w=0.46) :: min err=9.20496e+01
23380;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 23390 (w=0.46) :: min err=9.20496e+01
23390;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 23400 (w=0.46) :: min err=9.20496e+01
23400;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 23410 (w=0.46) :: min err=9.20496e+01
23410;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 23420 (w=0.46) :: min err=9.20496e+01
23420;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 23430 (w=0.46) :: min err=9.20496e+01
23430;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 23440 (w=0.46) :: min err=9.20496e+01
23440;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 23450 (w=0.46) :: min err=9.20496e+01
23450;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 23460 (w=0.46) :: min err=9.20496e+01
23460;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 23470 (w=0.46) :: min err=9.20496e+01
23470;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 23480 (w=0.46) :: min err=9.20496e+01
23480;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 23490 (w=0.46) :: min err=9.20496e+01
23490;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 23500 (w=0.46) :: min err=9.20496e+01
23500;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 23510 (w=0.46) :: min err=9.20496e+01
23510;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 23520 (w=0.46) :: min err=9.20496e+01
23520;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 23530 (w=0.46) :: min err=9.20496e+01
23530;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 23540 (w=0.46) :: min err=9.20496e+01
23540;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 23550 (w=0.46) :: min err=9.20496e+01
23550;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 23560 (w=0.46) :: min err=9.20496e+01
23560;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 23570 (w=0.46) :: min err=9.20496e+01
23570;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 23580 (w=0.46) :: min err=9.20496e+01
23580;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 23590 (w=0.46) :: min err=9.20496e+01
23590;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 23600 (w=0.46) :: min err=9.20496e+01
23600;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 23610 (w=0.46) :: min err=9.20496e+01
23610;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 23620 (w=0.46) :: min err=9.20496e+01
23620;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 23630 (w=0.46) :: min err=9.20496e+01
23630;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 23640 (w=0.46) :: min err=9.20496e+01
23640;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 23650 (w=0.46) :: min err=9.20496e+01
23650;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 23660 (w=0.46) :: min err=9.20496e+01
23660;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 23670 (w=0.46) :: min err=9.20496e+01
23670;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 23680 (w=0.46) :: min err=9.20496e+01
23680;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 23690 (w=0.46) :: min err=9.20496e+01
23690;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 23700 (w=0.46) :: min err=9.20496e+01
23700;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 23710 (w=0.46) :: min err=9.20496e+01
23710;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 23720 (w=0.46) :: min err=9.20496e+01
23720;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 23730 (w=0.46) :: min err=9.20496e+01
23730;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 23740 (w=0.46) :: min err=9.20496e+01
23740;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 23750 (w=0.46) :: min err=9.20496e+01
23750;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 23760 (w=0.46) :: min err=9.20496e+01
23760;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 23770 (w=0.46) :: min err=9.20496e+01
23770;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 23780 (w=0.46) :: min err=9.20496e+01
23780;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 23790 (w=0.46) :: min err=9.20496e+01
23790;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 23800 (w=0.46) :: min err=9.20496e+01
23800;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 23810 (w=0.46) :: min err=9.20496e+01
23810;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 23820 (w=0.46) :: min err=9.20496e+01
23820;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 23830 (w=0.46) :: min err=9.20496e+01
23830;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 23840 (w=0.46) :: min err=9.20496e+01
23840;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 23850 (w=0.46) :: min err=9.20496e+01
23850;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 23860 (w=0.46) :: min err=9.20496e+01
23860;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 23870 (w=0.46) :: min err=9.20496e+01
23870;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 23880 (w=0.46) :: min err=9.20496e+01
23880;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 23890 (w=0.46) :: min err=9.20496e+01
23890;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 23900 (w=0.46) :: min err=9.20496e+01
23900;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 23910 (w=0.46) :: min err=9.20496e+01
23910;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 23920 (w=0.46) :: min err=9.20496e+01
23920;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 23930 (w=0.46) :: min err=9.20496e+01
23930;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 23940 (w=0.46) :: min err=9.20496e+01
23940;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 23950 (w=0.46) :: min err=9.20496e+01
23950;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 23960 (w=0.46) :: min err=9.20496e+01
23960;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 23970 (w=0.46) :: min err=9.20496e+01
23970;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 23980 (w=0.45) :: min err=9.20496e+01
23980;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 23990 (w=0.45) :: min err=9.20496e+01
23990;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 24000 (w=0.45) :: min err=9.20496e+01
24000;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 24010 (w=0.45) :: min err=9.20496e+01
24010;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 24020 (w=0.45) :: min err=9.20496e+01
24020;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 24030 (w=0.45) :: min err=9.20496e+01
24030;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 24040 (w=0.45) :: min err=9.20496e+01
24040;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 24050 (w=0.45) :: min err=9.20496e+01
24050;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 24060 (w=0.45) :: min err=9.20496e+01
24060;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 24070 (w=0.45) :: min err=9.20496e+01
24070;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 24080 (w=0.45) :: min err=9.20496e+01
24080;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 24090 (w=0.45) :: min err=9.20496e+01
24090;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 24100 (w=0.45) :: min err=9.20496e+01
24100;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 24110 (w=0.45) :: min err=9.20496e+01
24110;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 24120 (w=0.45) :: min err=9.20496e+01
24120;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 24130 (w=0.45) :: min err=9.20496e+01
24130;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 24140 (w=0.45) :: min err=9.20496e+01
24140;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 24150 (w=0.45) :: min err=9.20496e+01
24150;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 24160 (w=0.45) :: min err=9.20496e+01
24160;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 24170 (w=0.45) :: min err=9.20496e+01
24170;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 24180 (w=0.45) :: min err=9.20496e+01
24180;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 24190 (w=0.45) :: min err=9.20496e+01
24190;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 24200 (w=0.45) :: min err=9.20496e+01
24200;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 24210 (w=0.45) :: min err=9.20496e+01
24210;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 24220 (w=0.45) :: min err=9.20496e+01
24220;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 24230 (w=0.45) :: min err=9.20496e+01
24230;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 24240 (w=0.45) :: min err=9.20496e+01
24240;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 24250 (w=0.45) :: min err=9.20496e+01
24250;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 24260 (w=0.45) :: min err=9.20496e+01
24260;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 24270 (w=0.45) :: min err=9.20496e+01
24270;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 24280 (w=0.45) :: min err=9.20496e+01
24280;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 24290 (w=0.45) :: min err=9.20496e+01
24290;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 24300 (w=0.45) :: min err=9.20496e+01
24300;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 24310 (w=0.45) :: min err=9.20496e+01
24310;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 24320 (w=0.45) :: min err=9.20496e+01
24320;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 24330 (w=0.45) :: min err=9.20496e+01
24330;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 24340 (w=0.45) :: min err=9.20496e+01
24340;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 24350 (w=0.45) :: min err=9.20496e+01
24350;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 24360 (w=0.45) :: min err=9.20496e+01
24360;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 24370 (w=0.45) :: min err=9.20496e+01
24370;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 24380 (w=0.45) :: min err=9.20496e+01
24380;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 24390 (w=0.45) :: min err=9.20496e+01
24390;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 24400 (w=0.45) :: min err=9.20496e+01
24400;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 24410 (w=0.45) :: min err=9.20496e+01
24410;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 24420 (w=0.45) :: min err=9.20496e+01
24420;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 24430 (w=0.45) :: min err=9.20496e+01
24430;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 24440 (w=0.45) :: min err=9.20496e+01
24440;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 24450 (w=0.45) :: min err=9.20496e+01
24450;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 24460 (w=0.45) :: min err=9.20496e+01
24460;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 24470 (w=0.45) :: min err=9.20496e+01
24470;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 24480 (w=0.45) :: min err=9.20496e+01
24480;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 24490 (w=0.45) :: min err=9.20496e+01
24490;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 24500 (w=0.45) :: min err=9.20496e+01
24500;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 24510 (w=0.45) :: min err=9.20496e+01
24510;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 24520 (w=0.45) :: min err=9.20496e+01
24520;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 24530 (w=0.45) :: min err=9.20496e+01
24530;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 24540 (w=0.45) :: min err=9.20496e+01
24540;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 24550 (w=0.45) :: min err=9.20496e+01
24550;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 24560 (w=0.45) :: min err=9.20496e+01
24560;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 24570 (w=0.45) :: min err=9.20496e+01
24570;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 24580 (w=0.45) :: min err=9.20496e+01
24580;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 24590 (w=0.45) :: min err=9.20496e+01
24590;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 24600 (w=0.45) :: min err=9.20496e+01
24600;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 24610 (w=0.45) :: min err=9.20496e+01
24610;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 24620 (w=0.45) :: min err=9.20496e+01
24620;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 24630 (w=0.45) :: min err=9.20496e+01
24630;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 24640 (w=0.45) :: min err=9.20496e+01
24640;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 24650 (w=0.45) :: min err=9.20496e+01
24650;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 24660 (w=0.45) :: min err=9.20496e+01
24660;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 24670 (w=0.45) :: min err=9.20496e+01
24670;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 24680 (w=0.45) :: min err=9.20496e+01
24680;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 24690 (w=0.45) :: min err=9.20496e+01
24690;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 24700 (w=0.45) :: min err=9.20496e+01
24700;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 24710 (w=0.45) :: min err=9.20496e+01
24710;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 24720 (w=0.45) :: min err=9.20496e+01
24720;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 24730 (w=0.45) :: min err=9.20496e+01
24730;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 24740 (w=0.45) :: min err=9.20496e+01
24740;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 24750 (w=0.45) :: min err=9.20496e+01
24750;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 24760 (w=0.45) :: min err=9.20496e+01
24760;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 24770 (w=0.45) :: min err=9.20496e+01
24770;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 24780 (w=0.45) :: min err=9.20496e+01
24780;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 24790 (w=0.45) :: min err=9.20496e+01
24790;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 24800 (w=0.45) :: min err=9.20496e+01
24800;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 24810 (w=0.45) :: min err=9.20496e+01
24810;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 24820 (w=0.45) :: min err=9.20496e+01
24820;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 24830 (w=0.45) :: min err=9.20496e+01
24830;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 24840 (w=0.45) :: min err=9.20496e+01
24840;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 24850 (w=0.44) :: min err=9.20496e+01
24850;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 24860 (w=0.44) :: min err=9.20496e+01
24860;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 24870 (w=0.44) :: min err=9.20496e+01
24870;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 24880 (w=0.44) :: min err=9.20496e+01
24880;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 24890 (w=0.44) :: min err=9.20496e+01
24890;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 24900 (w=0.44) :: min err=9.20496e+01
24900;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 24910 (w=0.44) :: min err=9.20496e+01
24910;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 24920 (w=0.44) :: min err=9.20496e+01
24920;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 24930 (w=0.44) :: min err=9.20496e+01
24930;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 24940 (w=0.44) :: min err=9.20496e+01
24940;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 24950 (w=0.44) :: min err=9.20496e+01
24950;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 24960 (w=0.44) :: min err=9.20496e+01
24960;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 24970 (w=0.44) :: min err=9.20496e+01
24970;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 24980 (w=0.44) :: min err=9.20496e+01
24980;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 24990 (w=0.44) :: min err=9.20496e+01
24990;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 25000 (w=0.44) :: min err=9.20496e+01
25000;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 25010 (w=0.44) :: min err=9.20496e+01
25010;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 25020 (w=0.44) :: min err=9.20496e+01
25020;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 25030 (w=0.44) :: min err=9.20496e+01
25030;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 25040 (w=0.44) :: min err=9.20496e+01
25040;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 25050 (w=0.44) :: min err=9.20496e+01
25050;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 25060 (w=0.44) :: min err=9.20496e+01
25060;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 25070 (w=0.44) :: min err=9.20496e+01
25070;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 25080 (w=0.44) :: min err=9.20496e+01
25080;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 25090 (w=0.44) :: min err=9.20496e+01
25090;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 25100 (w=0.44) :: min err=9.20496e+01
25100;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 25110 (w=0.44) :: min err=9.20496e+01
25110;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 25120 (w=0.44) :: min err=9.20496e+01
25120;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 25130 (w=0.44) :: min err=9.20496e+01
25130;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 25140 (w=0.44) :: min err=9.20496e+01
25140;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 25150 (w=0.44) :: min err=9.20496e+01
25150;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 25160 (w=0.44) :: min err=9.20496e+01
25160;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 25170 (w=0.44) :: min err=9.20496e+01
25170;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 25180 (w=0.44) :: min err=9.20496e+01
25180;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 25190 (w=0.44) :: min err=9.20496e+01
25190;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 25200 (w=0.44) :: min err=9.20496e+01
25200;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 25210 (w=0.44) :: min err=9.20496e+01
25210;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 25220 (w=0.44) :: min err=9.20496e+01
25220;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 25230 (w=0.44) :: min err=9.20496e+01
25230;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 25240 (w=0.44) :: min err=9.20496e+01
25240;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 25250 (w=0.44) :: min err=9.20496e+01
25250;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 25260 (w=0.44) :: min err=9.20496e+01
25260;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 25270 (w=0.44) :: min err=9.20496e+01
25270;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 25280 (w=0.44) :: min err=9.20496e+01
25280;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 25290 (w=0.44) :: min err=9.20496e+01
25290;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 25300 (w=0.44) :: min err=9.20496e+01
25300;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 25310 (w=0.44) :: min err=9.20496e+01
25310;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 25320 (w=0.44) :: min err=9.20496e+01
25320;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 25330 (w=0.44) :: min err=9.20496e+01
25330;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 25340 (w=0.44) :: min err=9.20496e+01
25340;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 25350 (w=0.44) :: min err=9.20496e+01
25350;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 25360 (w=0.44) :: min err=9.20496e+01
25360;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 25370 (w=0.44) :: min err=9.20496e+01
25370;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 25380 (w=0.44) :: min err=9.20496e+01
25380;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 25390 (w=0.44) :: min err=9.20496e+01
25390;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 25400 (w=0.44) :: min err=9.20496e+01
25400;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 25410 (w=0.44) :: min err=9.20496e+01
25410;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 25420 (w=0.44) :: min err=9.20496e+01
25420;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 25430 (w=0.44) :: min err=9.20496e+01
25430;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 25440 (w=0.44) :: min err=9.20496e+01
25440;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 25450 (w=0.44) :: min err=9.20496e+01
25450;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 25460 (w=0.44) :: min err=9.20496e+01
25460;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 25470 (w=0.44) :: min err=9.20496e+01
25470;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 25480 (w=0.44) :: min err=9.20496e+01
25480;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 25490 (w=0.44) :: min err=9.20496e+01
25490;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 25500 (w=0.44) :: min err=9.20496e+01
25500;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 25510 (w=0.44) :: min err=9.20496e+01
25510;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 25520 (w=0.44) :: min err=9.20496e+01
25520;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 25530 (w=0.44) :: min err=9.20496e+01
25530;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 25540 (w=0.44) :: min err=9.20496e+01
25540;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 25550 (w=0.44) :: min err=9.20496e+01
25550;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 25560 (w=0.44) :: min err=9.20496e+01
25560;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 25570 (w=0.44) :: min err=9.20496e+01
25570;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 25580 (w=0.44) :: min err=9.20496e+01
25580;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 25590 (w=0.44) :: min err=9.20496e+01
25590;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 25600 (w=0.44) :: min err=9.20496e+01
25600;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 25610 (w=0.44) :: min err=9.20496e+01
25610;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 25620 (w=0.44) :: min err=9.20496e+01
25620;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 25630 (w=0.44) :: min err=9.20496e+01
25630;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 25640 (w=0.44) :: min err=9.20496e+01
25640;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 25650 (w=0.44) :: min err=9.20496e+01
25650;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 25660 (w=0.44) :: min err=9.20496e+01
25660;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 25670 (w=0.44) :: min err=9.20496e+01
25670;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 25680 (w=0.44) :: min err=9.20496e+01
25680;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 25690 (w=0.44) :: min err=9.20496e+01
25690;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 25700 (w=0.44) :: min err=9.20496e+01
25700;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 25710 (w=0.44) :: min err=9.20496e+01
25710;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 25720 (w=0.44) :: min err=9.20496e+01
25720;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 25730 (w=0.43) :: min err=9.20496e+01
25730;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 25740 (w=0.43) :: min err=9.20496e+01
25740;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 25750 (w=0.43) :: min err=9.20496e+01
25750;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 25760 (w=0.43) :: min err=9.20496e+01
25760;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 25770 (w=0.43) :: min err=9.20496e+01
25770;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 25780 (w=0.43) :: min err=9.20496e+01
25780;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 25790 (w=0.43) :: min err=9.20496e+01
25790;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 25800 (w=0.43) :: min err=9.20496e+01
25800;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 25810 (w=0.43) :: min err=9.20496e+01
25810;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 25820 (w=0.43) :: min err=9.20496e+01
25820;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 25830 (w=0.43) :: min err=9.20496e+01
25830;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 25840 (w=0.43) :: min err=9.20496e+01
25840;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 25850 (w=0.43) :: min err=9.20496e+01
25850;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 25860 (w=0.43) :: min err=9.20496e+01
25860;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 25870 (w=0.43) :: min err=9.20496e+01
25870;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 25880 (w=0.43) :: min err=9.20496e+01
25880;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 25890 (w=0.43) :: min err=9.20496e+01
25890;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 25900 (w=0.43) :: min err=9.20496e+01
25900;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 25910 (w=0.43) :: min err=9.20496e+01
25910;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 25920 (w=0.43) :: min err=9.20496e+01
25920;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 25930 (w=0.43) :: min err=9.20496e+01
25930;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 25940 (w=0.43) :: min err=9.20496e+01
25940;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 25950 (w=0.43) :: min err=9.20496e+01
25950;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 25960 (w=0.43) :: min err=9.20496e+01
25960;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 25970 (w=0.43) :: min err=9.20496e+01
25970;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 25980 (w=0.43) :: min err=9.20496e+01
25980;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 25990 (w=0.43) :: min err=9.20496e+01
25990;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 26000 (w=0.43) :: min err=9.20496e+01
26000;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 26010 (w=0.43) :: min err=9.20496e+01
26010;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 26020 (w=0.43) :: min err=9.20496e+01
26020;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 26030 (w=0.43) :: min err=9.20496e+01
26030;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 26040 (w=0.43) :: min err=9.20496e+01
26040;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 26050 (w=0.43) :: min err=9.20496e+01
26050;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 26060 (w=0.43) :: min err=9.20496e+01
26060;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 26070 (w=0.43) :: min err=9.20496e+01
26070;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 26080 (w=0.43) :: min err=9.20496e+01
26080;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 26090 (w=0.43) :: min err=9.20496e+01
26090;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 26100 (w=0.43) :: min err=9.20496e+01
26100;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 26110 (w=0.43) :: min err=9.20496e+01
26110;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 26120 (w=0.43) :: min err=9.20496e+01
26120;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 26130 (w=0.43) :: min err=9.20496e+01
26130;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 26140 (w=0.43) :: min err=9.20496e+01
26140;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 26150 (w=0.43) :: min err=9.20496e+01
26150;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 26160 (w=0.43) :: min err=9.20496e+01
26160;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 26170 (w=0.43) :: min err=9.20496e+01
26170;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 26180 (w=0.43) :: min err=9.20496e+01
26180;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 26190 (w=0.43) :: min err=9.20496e+01
26190;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 26200 (w=0.43) :: min err=9.20496e+01
26200;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 26210 (w=0.43) :: min err=9.20496e+01
26210;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 26220 (w=0.43) :: min err=9.20496e+01
26220;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 26230 (w=0.43) :: min err=9.20496e+01
26230;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 26240 (w=0.43) :: min err=9.20496e+01
26240;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 26250 (w=0.43) :: min err=9.20496e+01
26250;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 26260 (w=0.43) :: min err=9.20496e+01
26260;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 26270 (w=0.43) :: min err=9.20496e+01
26270;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 26280 (w=0.43) :: min err=9.20496e+01
26280;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 26290 (w=0.43) :: min err=9.20496e+01
26290;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 26300 (w=0.43) :: min err=9.20496e+01
26300;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 26310 (w=0.43) :: min err=9.20496e+01
26310;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 26320 (w=0.43) :: min err=9.20496e+01
26320;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 26330 (w=0.43) :: min err=9.20496e+01
26330;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 26340 (w=0.43) :: min err=9.20496e+01
26340;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 26350 (w=0.43) :: min err=9.20496e+01
26350;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 26360 (w=0.43) :: min err=9.20496e+01
26360;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 26370 (w=0.43) :: min err=9.20496e+01
26370;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 26380 (w=0.43) :: min err=9.20496e+01
26380;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 26390 (w=0.43) :: min err=9.20496e+01
26390;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 26400 (w=0.43) :: min err=9.20496e+01
26400;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 26410 (w=0.43) :: min err=9.20496e+01
26410;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 26420 (w=0.43) :: min err=9.20496e+01
26420;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 26430 (w=0.43) :: min err=9.20496e+01
26430;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 26440 (w=0.43) :: min err=9.20496e+01
26440;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 26450 (w=0.43) :: min err=9.20496e+01
26450;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 26460 (w=0.43) :: min err=9.20496e+01
26460;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 26470 (w=0.43) :: min err=9.20496e+01
26470;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 26480 (w=0.43) :: min err=9.20496e+01
26480;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 26490 (w=0.43) :: min err=9.20496e+01
26490;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 26500 (w=0.43) :: min err=9.20496e+01
26500;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 26510 (w=0.43) :: min err=9.20496e+01
26510;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 26520 (w=0.43) :: min err=9.20496e+01
26520;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 26530 (w=0.43) :: min err=9.20496e+01
26530;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 26540 (w=0.43) :: min err=9.20496e+01
26540;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 26550 (w=0.43) :: min err=9.20496e+01
26550;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 26560 (w=0.43) :: min err=9.20496e+01
26560;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 26570 (w=0.43) :: min err=9.20496e+01
26570;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 26580 (w=0.43) :: min err=9.20496e+01
26580;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 26590 (w=0.43) :: min err=9.20496e+01
26590;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 26600 (w=0.42) :: min err=9.20496e+01
26600;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 26610 (w=0.42) :: min err=9.20496e+01
26610;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 26620 (w=0.42) :: min err=9.20496e+01
26620;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 26630 (w=0.42) :: min err=9.20496e+01
26630;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 26640 (w=0.42) :: min err=9.20496e+01
26640;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 26650 (w=0.42) :: min err=9.20496e+01
26650;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 26660 (w=0.42) :: min err=9.20496e+01
26660;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 26670 (w=0.42) :: min err=9.20496e+01
26670;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 26680 (w=0.42) :: min err=9.20496e+01
26680;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 26690 (w=0.42) :: min err=9.20496e+01
26690;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 26700 (w=0.42) :: min err=9.20496e+01
26700;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 26710 (w=0.42) :: min err=9.20496e+01
26710;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 26720 (w=0.42) :: min err=9.20496e+01
26720;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 26730 (w=0.42) :: min err=9.20496e+01
26730;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 26740 (w=0.42) :: min err=9.20496e+01
26740;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 26750 (w=0.42) :: min err=9.20496e+01
26750;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 26760 (w=0.42) :: min err=9.20496e+01
26760;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 26770 (w=0.42) :: min err=9.20496e+01
26770;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 26780 (w=0.42) :: min err=9.20496e+01
26780;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 26790 (w=0.42) :: min err=9.20496e+01
26790;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 26800 (w=0.42) :: min err=9.20496e+01
26800;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 26810 (w=0.42) :: min err=9.20496e+01
26810;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 26820 (w=0.42) :: min err=9.20496e+01
26820;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 26830 (w=0.42) :: min err=9.20496e+01
26830;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 26840 (w=0.42) :: min err=9.20496e+01
26840;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 26850 (w=0.42) :: min err=9.20496e+01
26850;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 26860 (w=0.42) :: min err=9.20496e+01
26860;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 26870 (w=0.42) :: min err=9.20496e+01
26870;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 26880 (w=0.42) :: min err=9.20496e+01
26880;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 26890 (w=0.42) :: min err=9.20496e+01
26890;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 26900 (w=0.42) :: min err=9.20496e+01
26900;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 26910 (w=0.42) :: min err=9.20496e+01
26910;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 26920 (w=0.42) :: min err=9.20496e+01
26920;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 26930 (w=0.42) :: min err=9.20496e+01
26930;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 26940 (w=0.42) :: min err=9.20496e+01
26940;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 26950 (w=0.42) :: min err=9.20496e+01
26950;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 26960 (w=0.42) :: min err=9.20496e+01
26960;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 26970 (w=0.42) :: min err=9.20496e+01
26970;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 26980 (w=0.42) :: min err=9.20496e+01
26980;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 26990 (w=0.42) :: min err=9.20496e+01
26990;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 27000 (w=0.42) :: min err=9.20496e+01
27000;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 27010 (w=0.42) :: min err=9.20496e+01
27010;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 27020 (w=0.42) :: min err=9.20496e+01
27020;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 27030 (w=0.42) :: min err=9.20496e+01
27030;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 27040 (w=0.42) :: min err=9.20496e+01
27040;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 27050 (w=0.42) :: min err=9.20496e+01
27050;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 27060 (w=0.42) :: min err=9.20496e+01
27060;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 27070 (w=0.42) :: min err=9.20496e+01
27070;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 27080 (w=0.42) :: min err=9.20496e+01
27080;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 27090 (w=0.42) :: min err=9.20496e+01
27090;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 27100 (w=0.42) :: min err=9.20496e+01
27100;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 27110 (w=0.42) :: min err=9.20496e+01
27110;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 27120 (w=0.42) :: min err=9.20496e+01
27120;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 27130 (w=0.42) :: min err=9.20496e+01
27130;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 27140 (w=0.42) :: min err=9.20496e+01
27140;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 27150 (w=0.42) :: min err=9.20496e+01
27150;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 27160 (w=0.42) :: min err=9.20496e+01
27160;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 27170 (w=0.42) :: min err=9.20496e+01
27170;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 27180 (w=0.42) :: min err=9.20496e+01
27180;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 27190 (w=0.42) :: min err=9.20496e+01
27190;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 27200 (w=0.42) :: min err=9.20496e+01
27200;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 27210 (w=0.42) :: min err=9.20496e+01
27210;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 27220 (w=0.42) :: min err=9.20496e+01
27220;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 27230 (w=0.42) :: min err=9.20496e+01
27230;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 27240 (w=0.42) :: min err=9.20496e+01
27240;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 27250 (w=0.42) :: min err=9.20496e+01
27250;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 27260 (w=0.42) :: min err=9.20496e+01
27260;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 27270 (w=0.42) :: min err=9.20496e+01
27270;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 27280 (w=0.42) :: min err=9.20496e+01
27280;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 27290 (w=0.42) :: min err=9.20496e+01
27290;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 27300 (w=0.42) :: min err=9.20496e+01
27300;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 27310 (w=0.42) :: min err=9.20496e+01
27310;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 27320 (w=0.42) :: min err=9.20496e+01
27320;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 27330 (w=0.42) :: min err=9.20496e+01
27330;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 27340 (w=0.42) :: min err=9.20496e+01
27340;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 27350 (w=0.42) :: min err=9.20496e+01
27350;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 27360 (w=0.42) :: min err=9.20496e+01
27360;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 27370 (w=0.42) :: min err=9.20496e+01
27370;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 27380 (w=0.42) :: min err=9.20496e+01
27380;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 27390 (w=0.42) :: min err=9.20496e+01
27390;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 27400 (w=0.42) :: min err=9.20496e+01
27400;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 27410 (w=0.42) :: min err=9.20496e+01
27410;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 27420 (w=0.42) :: min err=9.20496e+01
27420;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 27430 (w=0.42) :: min err=9.20496e+01
27430;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 27440 (w=0.42) :: min err=9.20496e+01
27440;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 27450 (w=0.42) :: min err=9.20496e+01
27450;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 27460 (w=0.42) :: min err=9.20496e+01
27460;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 27470 (w=0.41) :: min err=9.20496e+01
27470;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 27480 (w=0.41) :: min err=9.20496e+01
27480;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 27490 (w=0.41) :: min err=9.20496e+01
27490;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 27500 (w=0.41) :: min err=9.20496e+01
27500;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 27510 (w=0.41) :: min err=9.20496e+01
27510;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 27520 (w=0.41) :: min err=9.20496e+01
27520;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 27530 (w=0.41) :: min err=9.20496e+01
27530;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 27540 (w=0.41) :: min err=9.20496e+01
27540;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 27550 (w=0.41) :: min err=9.20496e+01
27550;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 27560 (w=0.41) :: min err=9.20496e+01
27560;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 27570 (w=0.41) :: min err=9.20496e+01
27570;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 27580 (w=0.41) :: min err=9.20496e+01
27580;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 27590 (w=0.41) :: min err=9.20496e+01
27590;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 27600 (w=0.41) :: min err=9.20496e+01
27600;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 27610 (w=0.41) :: min err=9.20496e+01
27610;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 27620 (w=0.41) :: min err=9.20496e+01
27620;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 27630 (w=0.41) :: min err=9.20496e+01
27630;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 27640 (w=0.41) :: min err=9.20496e+01
27640;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 27650 (w=0.41) :: min err=9.20496e+01
27650;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 27660 (w=0.41) :: min err=9.20496e+01
27660;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 27670 (w=0.41) :: min err=9.20496e+01
27670;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 27680 (w=0.41) :: min err=9.20496e+01
27680;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 27690 (w=0.41) :: min err=9.20496e+01
27690;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 27700 (w=0.41) :: min err=9.20496e+01
27700;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 27710 (w=0.41) :: min err=9.20496e+01
27710;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 27720 (w=0.41) :: min err=9.20496e+01
27720;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 27730 (w=0.41) :: min err=9.20496e+01
27730;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 27740 (w=0.41) :: min err=9.20496e+01
27740;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 27750 (w=0.41) :: min err=9.20496e+01
27750;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 27760 (w=0.41) :: min err=9.20496e+01
27760;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 27770 (w=0.41) :: min err=9.20496e+01
27770;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 27780 (w=0.41) :: min err=9.20496e+01
27780;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 27790 (w=0.41) :: min err=9.20496e+01
27790;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 27800 (w=0.41) :: min err=9.20496e+01
27800;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 27810 (w=0.41) :: min err=9.20496e+01
27810;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 27820 (w=0.41) :: min err=9.20496e+01
27820;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 27830 (w=0.41) :: min err=9.20496e+01
27830;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 27840 (w=0.41) :: min err=9.20496e+01
27840;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 27850 (w=0.41) :: min err=9.20496e+01
27850;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 27860 (w=0.41) :: min err=9.20496e+01
27860;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 27870 (w=0.41) :: min err=9.20496e+01
27870;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 27880 (w=0.41) :: min err=9.20496e+01
27880;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 27890 (w=0.41) :: min err=9.20496e+01
27890;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 27900 (w=0.41) :: min err=9.20496e+01
27900;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 27910 (w=0.41) :: min err=9.20496e+01
27910;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 27920 (w=0.41) :: min err=9.20496e+01
27920;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 27930 (w=0.41) :: min err=9.20496e+01
27930;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 27940 (w=0.41) :: min err=9.20496e+01
27940;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 27950 (w=0.41) :: min err=9.20496e+01
27950;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 27960 (w=0.41) :: min err=9.20496e+01
27960;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 27970 (w=0.41) :: min err=9.20496e+01
27970;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 27980 (w=0.41) :: min err=9.20496e+01
27980;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 27990 (w=0.41) :: min err=9.20496e+01
27990;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 28000 (w=0.41) :: min err=9.20496e+01
28000;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 28010 (w=0.41) :: min err=9.20496e+01
28010;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 28020 (w=0.41) :: min err=9.20496e+01
28020;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 28030 (w=0.41) :: min err=9.20496e+01
28030;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 28040 (w=0.41) :: min err=9.20496e+01
28040;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 28050 (w=0.41) :: min err=9.20496e+01
28050;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 28060 (w=0.41) :: min err=9.20496e+01
28060;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 28070 (w=0.41) :: min err=9.20496e+01
28070;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 28080 (w=0.41) :: min err=9.20496e+01
28080;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 28090 (w=0.41) :: min err=9.20496e+01
28090;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 28100 (w=0.41) :: min err=9.20496e+01
28100;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 28110 (w=0.41) :: min err=9.20496e+01
28110;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 28120 (w=0.41) :: min err=9.20496e+01
28120;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 28130 (w=0.41) :: min err=9.20496e+01
28130;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 28140 (w=0.41) :: min err=9.20496e+01
28140;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 28150 (w=0.41) :: min err=9.20496e+01
28150;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 28160 (w=0.41) :: min err=9.20496e+01
28160;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 28170 (w=0.41) :: min err=9.20496e+01
28170;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 28180 (w=0.41) :: min err=9.20496e+01
28180;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 28190 (w=0.41) :: min err=9.20496e+01
28190;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 28200 (w=0.41) :: min err=9.20496e+01
28200;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 28210 (w=0.41) :: min err=9.20496e+01
28210;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 28220 (w=0.41) :: min err=9.20496e+01
28220;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 28230 (w=0.41) :: min err=9.20496e+01
28230;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 28240 (w=0.41) :: min err=9.20496e+01
28240;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 28250 (w=0.41) :: min err=9.20496e+01
28250;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 28260 (w=0.41) :: min err=9.20496e+01
28260;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 28270 (w=0.41) :: min err=9.20496e+01
28270;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 28280 (w=0.41) :: min err=9.20496e+01
28280;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 28290 (w=0.41) :: min err=9.20496e+01
28290;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 28300 (w=0.41) :: min err=9.20496e+01
28300;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 28310 (w=0.41) :: min err=9.20496e+01
28310;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 28320 (w=0.41) :: min err=9.20496e+01
28320;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 28330 (w=0.41) :: min err=9.20496e+01
28330;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 28340 (w=0.40) :: min err=9.20496e+01
28340;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 28350 (w=0.40) :: min err=9.20496e+01
28350;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 28360 (w=0.40) :: min err=9.20496e+01
28360;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 28370 (w=0.40) :: min err=9.20496e+01
28370;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 28380 (w=0.40) :: min err=9.20496e+01
28380;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 28390 (w=0.40) :: min err=9.20496e+01
28390;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 28400 (w=0.40) :: min err=9.20496e+01
28400;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 28410 (w=0.40) :: min err=9.20496e+01
28410;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 28420 (w=0.40) :: min err=9.20496e+01
28420;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 28430 (w=0.40) :: min err=9.20496e+01
28430;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 28440 (w=0.40) :: min err=9.20496e+01
28440;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 28450 (w=0.40) :: min err=9.20496e+01
28450;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 28460 (w=0.40) :: min err=9.20496e+01
28460;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 28470 (w=0.40) :: min err=9.20496e+01
28470;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 28480 (w=0.40) :: min err=9.20496e+01
28480;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 28490 (w=0.40) :: min err=9.20496e+01
28490;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 28500 (w=0.40) :: min err=9.20496e+01
28500;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 28510 (w=0.40) :: min err=9.20496e+01
28510;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 28520 (w=0.40) :: min err=9.20496e+01
28520;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 28530 (w=0.40) :: min err=9.20496e+01
28530;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 28540 (w=0.40) :: min err=9.20496e+01
28540;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 28550 (w=0.40) :: min err=9.20496e+01
28550;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 28560 (w=0.40) :: min err=9.20496e+01
28560;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 28570 (w=0.40) :: min err=9.20496e+01
28570;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 28580 (w=0.40) :: min err=9.20496e+01
28580;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 28590 (w=0.40) :: min err=9.20496e+01
28590;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 28600 (w=0.40) :: min err=9.20496e+01
28600;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 28610 (w=0.40) :: min err=9.20496e+01
28610;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 28620 (w=0.40) :: min err=9.20496e+01
28620;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 28630 (w=0.40) :: min err=9.20496e+01
28630;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 28640 (w=0.40) :: min err=9.20496e+01
28640;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 28650 (w=0.40) :: min err=9.20496e+01
28650;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 28660 (w=0.40) :: min err=9.20496e+01
28660;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 28670 (w=0.40) :: min err=9.20496e+01
28670;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 28680 (w=0.40) :: min err=9.20496e+01
28680;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 28690 (w=0.40) :: min err=9.20496e+01
28690;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 28700 (w=0.40) :: min err=9.20496e+01
28700;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 28710 (w=0.40) :: min err=9.20496e+01
28710;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 28720 (w=0.40) :: min err=9.20496e+01
28720;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 28730 (w=0.40) :: min err=9.20496e+01
28730;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 28740 (w=0.40) :: min err=9.20496e+01
28740;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 28750 (w=0.40) :: min err=9.20496e+01
28750;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 28760 (w=0.40) :: min err=9.20496e+01
28760;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 28770 (w=0.40) :: min err=9.20496e+01
28770;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 28780 (w=0.40) :: min err=9.20496e+01
28780;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 28790 (w=0.40) :: min err=9.20496e+01
28790;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 28800 (w=0.40) :: min err=9.20496e+01
28800;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 28810 (w=0.40) :: min err=9.20496e+01
28810;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 28820 (w=0.40) :: min err=9.20496e+01
28820;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 28830 (w=0.40) :: min err=9.20496e+01
28830;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 28840 (w=0.40) :: min err=9.20496e+01
28840;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 28850 (w=0.40) :: min err=9.20496e+01
28850;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 28860 (w=0.40) :: min err=9.20496e+01
28860;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 28870 (w=0.40) :: min err=9.20496e+01
28870;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 28880 (w=0.40) :: min err=9.20496e+01
28880;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 28890 (w=0.40) :: min err=9.20496e+01
28890;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 28900 (w=0.40) :: min err=9.20496e+01
28900;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 28910 (w=0.40) :: min err=9.20496e+01
28910;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 28920 (w=0.40) :: min err=9.20496e+01
28920;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 28930 (w=0.40) :: min err=9.20496e+01
28930;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 28940 (w=0.40) :: min err=9.20496e+01
28940;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 28950 (w=0.40) :: min err=9.20496e+01
28950;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 28960 (w=0.40) :: min err=9.20496e+01
28960;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 28970 (w=0.40) :: min err=9.20496e+01
28970;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 28980 (w=0.40) :: min err=9.20496e+01
28980;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 28990 (w=0.40) :: min err=9.20496e+01
28990;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 29000 (w=0.40) :: min err=9.20496e+01
29000;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 29010 (w=0.40) :: min err=9.20496e+01
29010;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 29020 (w=0.40) :: min err=9.20496e+01
29020;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 29030 (w=0.40) :: min err=9.20496e+01
29030;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 29040 (w=0.40) :: min err=9.20496e+01
29040;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 29050 (w=0.40) :: min err=9.20496e+01
29050;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 29060 (w=0.40) :: min err=9.20496e+01
29060;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 29070 (w=0.40) :: min err=9.20496e+01
29070;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 29080 (w=0.40) :: min err=9.20496e+01
29080;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 29090 (w=0.40) :: min err=9.20496e+01
29090;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 29100 (w=0.40) :: min err=9.20496e+01
29100;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 29110 (w=0.40) :: min err=9.20496e+01
29110;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 29120 (w=0.40) :: min err=9.20496e+01
29120;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 29130 (w=0.40) :: min err=9.20496e+01
29130;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 29140 (w=0.40) :: min err=9.20496e+01
29140;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 29150 (w=0.40) :: min err=9.20496e+01
29150;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 29160 (w=0.40) :: min err=9.20496e+01
29160;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 29170 (w=0.40) :: min err=9.20496e+01
29170;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 29180 (w=0.40) :: min err=9.20496e+01
29180;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 29190 (w=0.40) :: min err=9.20496e+01
29190;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 29200 (w=0.40) :: min err=9.20496e+01
29200;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 29210 (w=0.40) :: min err=9.20496e+01
29210;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 29220 (w=0.39) :: min err=9.20496e+01
29220;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 29230 (w=0.39) :: min err=9.20496e+01
29230;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 29240 (w=0.39) :: min err=9.20496e+01
29240;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 29250 (w=0.39) :: min err=9.20496e+01
29250;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 29260 (w=0.39) :: min err=9.20496e+01
29260;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 29270 (w=0.39) :: min err=9.20496e+01
29270;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 29280 (w=0.39) :: min err=9.20496e+01
29280;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 29290 (w=0.39) :: min err=9.20496e+01
29290;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 29300 (w=0.39) :: min err=9.20496e+01
29300;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 29310 (w=0.39) :: min err=9.20496e+01
29310;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 29320 (w=0.39) :: min err=9.20496e+01
29320;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 29330 (w=0.39) :: min err=9.20496e+01
29330;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 29340 (w=0.39) :: min err=9.20496e+01
29340;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 29350 (w=0.39) :: min err=9.20496e+01
29350;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 29360 (w=0.39) :: min err=9.20496e+01
29360;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 29370 (w=0.39) :: min err=9.20496e+01
29370;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 29380 (w=0.39) :: min err=9.20496e+01
29380;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 29390 (w=0.39) :: min err=9.20496e+01
29390;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 29400 (w=0.39) :: min err=9.20496e+01
29400;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 29410 (w=0.39) :: min err=9.20496e+01
29410;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 29420 (w=0.39) :: min err=9.20496e+01
29420;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 29430 (w=0.39) :: min err=9.20496e+01
29430;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 29440 (w=0.39) :: min err=9.20496e+01
29440;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 29450 (w=0.39) :: min err=9.20496e+01
29450;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 29460 (w=0.39) :: min err=9.20496e+01
29460;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 29470 (w=0.39) :: min err=9.20496e+01
29470;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 29480 (w=0.39) :: min err=9.20496e+01
29480;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 29490 (w=0.39) :: min err=9.20496e+01
29490;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 29500 (w=0.39) :: min err=9.20496e+01
29500;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 29510 (w=0.39) :: min err=9.20496e+01
29510;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 29520 (w=0.39) :: min err=9.20496e+01
29520;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 29530 (w=0.39) :: min err=9.20496e+01
29530;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 29540 (w=0.39) :: min err=9.20496e+01
29540;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 29550 (w=0.39) :: min err=9.20496e+01
29550;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 29560 (w=0.39) :: min err=9.20496e+01
29560;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 29570 (w=0.39) :: min err=9.20496e+01
29570;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 29580 (w=0.39) :: min err=9.20496e+01
29580;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 29590 (w=0.39) :: min err=9.20496e+01
29590;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 29600 (w=0.39) :: min err=9.20496e+01
29600;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 29610 (w=0.39) :: min err=9.20496e+01
29610;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 29620 (w=0.39) :: min err=9.20496e+01
29620;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 29630 (w=0.39) :: min err=9.20496e+01
29630;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 29640 (w=0.39) :: min err=9.20496e+01
29640;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 29650 (w=0.39) :: min err=9.20496e+01
29650;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 29660 (w=0.39) :: min err=9.20496e+01
29660;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 29670 (w=0.39) :: min err=9.20496e+01
29670;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 29680 (w=0.39) :: min err=9.20496e+01
29680;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 29690 (w=0.39) :: min err=9.20496e+01
29690;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 29700 (w=0.39) :: min err=9.20496e+01
29700;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 29710 (w=0.39) :: min err=9.20496e+01
29710;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 29720 (w=0.39) :: min err=9.20496e+01
29720;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 29730 (w=0.39) :: min err=9.20496e+01
29730;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 29740 (w=0.39) :: min err=9.20496e+01
29740;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 29750 (w=0.39) :: min err=9.20496e+01
29750;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 29760 (w=0.39) :: min err=9.20496e+01
29760;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 29770 (w=0.39) :: min err=9.20496e+01
29770;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 29780 (w=0.39) :: min err=9.20496e+01
29780;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 29790 (w=0.39) :: min err=9.20496e+01
29790;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 29800 (w=0.39) :: min err=9.20496e+01
29800;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 29810 (w=0.39) :: min err=9.20496e+01
29810;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 29820 (w=0.39) :: min err=9.20496e+01
29820;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 29830 (w=0.39) :: min err=9.20496e+01
29830;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 29840 (w=0.39) :: min err=9.20496e+01
29840;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 29850 (w=0.39) :: min err=9.20496e+01
29850;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 29860 (w=0.39) :: min err=9.20496e+01
29860;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 29870 (w=0.39) :: min err=9.20496e+01
29870;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 29880 (w=0.39) :: min err=9.20496e+01
29880;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 29890 (w=0.39) :: min err=9.20496e+01
29890;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 29900 (w=0.39) :: min err=9.20496e+01
29900;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 29910 (w=0.39) :: min err=9.20496e+01
29910;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 29920 (w=0.39) :: min err=9.20496e+01
29920;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 29930 (w=0.39) :: min err=9.20496e+01
29930;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 29940 (w=0.39) :: min err=9.20496e+01
29940;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 29950 (w=0.39) :: min err=9.20496e+01
29950;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 29960 (w=0.39) :: min err=9.20496e+01
29960;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 29970 (w=0.39) :: min err=9.20496e+01
29970;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 29980 (w=0.39) :: min err=9.20496e+01
29980;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 29990 (w=0.39) :: min err=9.20496e+01
29990;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 30000 (w=0.39) :: min err=9.20496e+01
30000;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 30010 (w=0.39) :: min err=9.20496e+01
30010;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 30020 (w=0.39) :: min err=9.20496e+01
30020;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 30030 (w=0.39) :: min err=9.20496e+01
30030;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 30040 (w=0.39) :: min err=9.20496e+01
30040;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 30050 (w=0.39) :: min err=9.20496e+01
30050;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 30060 (w=0.39) :: min err=9.20496e+01
30060;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 30070 (w=0.39) :: min err=9.20496e+01
30070;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 30080 (w=0.39) :: min err=9.20496e+01
30080;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 30090 (w=0.38) :: min err=9.20496e+01
30090;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 30100 (w=0.38) :: min err=9.20496e+01
30100;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 30110 (w=0.38) :: min err=9.20496e+01
30110;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 30120 (w=0.38) :: min err=9.20496e+01
30120;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 30130 (w=0.38) :: min err=9.20496e+01
30130;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 30140 (w=0.38) :: min err=9.20496e+01
30140;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 30150 (w=0.38) :: min err=9.20496e+01
30150;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 30160 (w=0.38) :: min err=9.20496e+01
30160;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 30170 (w=0.38) :: min err=9.20496e+01
30170;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 30180 (w=0.38) :: min err=9.20496e+01
30180;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 30190 (w=0.38) :: min err=9.20496e+01
30190;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 30200 (w=0.38) :: min err=9.20496e+01
30200;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 30210 (w=0.38) :: min err=9.20496e+01
30210;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 30220 (w=0.38) :: min err=9.20496e+01
30220;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 30230 (w=0.38) :: min err=9.20496e+01
30230;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 30240 (w=0.38) :: min err=9.20496e+01
30240;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 30250 (w=0.38) :: min err=9.20496e+01
30250;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 30260 (w=0.38) :: min err=9.20496e+01
30260;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 30270 (w=0.38) :: min err=9.20496e+01
30270;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 30280 (w=0.38) :: min err=9.20496e+01
30280;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 30290 (w=0.38) :: min err=9.20496e+01
30290;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 30300 (w=0.38) :: min err=9.20496e+01
30300;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 30310 (w=0.38) :: min err=9.20496e+01
30310;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 30320 (w=0.38) :: min err=9.20496e+01
30320;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 30330 (w=0.38) :: min err=9.20496e+01
30330;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 30340 (w=0.38) :: min err=9.20496e+01
30340;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 30350 (w=0.38) :: min err=9.20496e+01
30350;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 30360 (w=0.38) :: min err=9.20496e+01
30360;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 30370 (w=0.38) :: min err=9.20496e+01
30370;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 30380 (w=0.38) :: min err=9.20496e+01
30380;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 30390 (w=0.38) :: min err=9.20496e+01
30390;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 30400 (w=0.38) :: min err=9.20496e+01
30400;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 30410 (w=0.38) :: min err=9.20496e+01
30410;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 30420 (w=0.38) :: min err=9.20496e+01
30420;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 30430 (w=0.38) :: min err=9.20496e+01
30430;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 30440 (w=0.38) :: min err=9.20496e+01
30440;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 30450 (w=0.38) :: min err=9.20496e+01
30450;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 30460 (w=0.38) :: min err=9.20496e+01
30460;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 30470 (w=0.38) :: min err=9.20496e+01
30470;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 30480 (w=0.38) :: min err=9.20496e+01
30480;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 30490 (w=0.38) :: min err=9.20496e+01
30490;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 30500 (w=0.38) :: min err=9.20496e+01
30500;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 30510 (w=0.38) :: min err=9.20496e+01
30510;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 30520 (w=0.38) :: min err=9.20496e+01
30520;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 30530 (w=0.38) :: min err=9.20496e+01
30530;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 30540 (w=0.38) :: min err=9.20496e+01
30540;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 30550 (w=0.38) :: min err=9.20496e+01
30550;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 30560 (w=0.38) :: min err=9.20496e+01
30560;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 30570 (w=0.38) :: min err=9.20496e+01
30570;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 30580 (w=0.38) :: min err=9.20496e+01
30580;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 30590 (w=0.38) :: min err=9.20496e+01
30590;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 30600 (w=0.38) :: min err=9.20496e+01
30600;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 30610 (w=0.38) :: min err=9.20496e+01
30610;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 30620 (w=0.38) :: min err=9.20496e+01
30620;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 30630 (w=0.38) :: min err=9.20496e+01
30630;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 30640 (w=0.38) :: min err=9.20496e+01
30640;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 30650 (w=0.38) :: min err=9.20496e+01
30650;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 30660 (w=0.38) :: min err=9.20496e+01
30660;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 30670 (w=0.38) :: min err=9.20496e+01
30670;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 30680 (w=0.38) :: min err=9.20496e+01
30680;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 30690 (w=0.38) :: min err=9.20496e+01
30690;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 30700 (w=0.38) :: min err=9.20496e+01
30700;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 30710 (w=0.38) :: min err=9.20496e+01
30710;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 30720 (w=0.38) :: min err=9.20496e+01
30720;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 30730 (w=0.38) :: min err=9.20496e+01
30730;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 30740 (w=0.38) :: min err=9.20496e+01
30740;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 30750 (w=0.38) :: min err=9.20496e+01
30750;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 30760 (w=0.38) :: min err=9.20496e+01
30760;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 30770 (w=0.38) :: min err=9.20496e+01
30770;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 30780 (w=0.38) :: min err=9.20496e+01
30780;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 30790 (w=0.38) :: min err=9.20496e+01
30790;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 30800 (w=0.38) :: min err=9.20496e+01
30800;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 30810 (w=0.38) :: min err=9.20496e+01
30810;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 30820 (w=0.38) :: min err=9.20496e+01
30820;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 30830 (w=0.38) :: min err=9.20496e+01
30830;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 30840 (w=0.38) :: min err=9.20496e+01
30840;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 30850 (w=0.38) :: min err=9.20496e+01
30850;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 30860 (w=0.38) :: min err=9.20496e+01
30860;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 30870 (w=0.38) :: min err=9.20496e+01
30870;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 30880 (w=0.38) :: min err=9.20496e+01
30880;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 30890 (w=0.38) :: min err=9.20496e+01
30890;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 30900 (w=0.38) :: min err=9.20496e+01
30900;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 30910 (w=0.38) :: min err=9.20496e+01
30910;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 30920 (w=0.38) :: min err=9.20496e+01
30920;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 30930 (w=0.38) :: min err=9.20496e+01
30930;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 30940 (w=0.38) :: min err=9.20496e+01
30940;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 30950 (w=0.38) :: min err=9.20496e+01
30950;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 30960 (w=0.37) :: min err=9.20496e+01
30960;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 30970 (w=0.37) :: min err=9.20496e+01
30970;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 30980 (w=0.37) :: min err=9.20496e+01
30980;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 30990 (w=0.37) :: min err=9.20496e+01
30990;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 31000 (w=0.37) :: min err=9.20496e+01
31000;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 31010 (w=0.37) :: min err=9.20496e+01
31010;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 31020 (w=0.37) :: min err=9.20496e+01
31020;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 31030 (w=0.37) :: min err=9.20496e+01
31030;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 31040 (w=0.37) :: min err=9.20496e+01
31040;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 31050 (w=0.37) :: min err=9.20496e+01
31050;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 31060 (w=0.37) :: min err=9.20496e+01
31060;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 31070 (w=0.37) :: min err=9.20496e+01
31070;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 31080 (w=0.37) :: min err=9.20496e+01
31080;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 31090 (w=0.37) :: min err=9.20496e+01
31090;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 31100 (w=0.37) :: min err=9.20496e+01
31100;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 31110 (w=0.37) :: min err=9.20496e+01
31110;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 31120 (w=0.37) :: min err=9.20496e+01
31120;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 31130 (w=0.37) :: min err=9.20496e+01
31130;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 31140 (w=0.37) :: min err=9.20496e+01
31140;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 31150 (w=0.37) :: min err=9.20496e+01
31150;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 31160 (w=0.37) :: min err=9.20496e+01
31160;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 31170 (w=0.37) :: min err=9.20496e+01
31170;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 31180 (w=0.37) :: min err=9.20496e+01
31180;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 31190 (w=0.37) :: min err=9.20496e+01
31190;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 31200 (w=0.37) :: min err=9.20496e+01
31200;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 31210 (w=0.37) :: min err=9.20496e+01
31210;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 31220 (w=0.37) :: min err=9.20496e+01
31220;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 31230 (w=0.37) :: min err=9.20496e+01
31230;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 31240 (w=0.37) :: min err=9.20496e+01
31240;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 31250 (w=0.37) :: min err=9.20496e+01
31250;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 31260 (w=0.37) :: min err=9.20496e+01
31260;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 31270 (w=0.37) :: min err=9.20496e+01
31270;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 31280 (w=0.37) :: min err=9.20496e+01
31280;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 31290 (w=0.37) :: min err=9.20496e+01
31290;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 31300 (w=0.37) :: min err=9.20496e+01
31300;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 31310 (w=0.37) :: min err=9.20496e+01
31310;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 31320 (w=0.37) :: min err=9.20496e+01
31320;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 31330 (w=0.37) :: min err=9.20496e+01
31330;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 31340 (w=0.37) :: min err=9.20496e+01
31340;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 31350 (w=0.37) :: min err=9.20496e+01
31350;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 31360 (w=0.37) :: min err=9.20496e+01
31360;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 31370 (w=0.37) :: min err=9.20496e+01
31370;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 31380 (w=0.37) :: min err=9.20496e+01
31380;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 31390 (w=0.37) :: min err=9.20496e+01
31390;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 31400 (w=0.37) :: min err=9.20496e+01
31400;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 31410 (w=0.37) :: min err=9.20496e+01
31410;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 31420 (w=0.37) :: min err=9.20496e+01
31420;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 31430 (w=0.37) :: min err=9.20496e+01
31430;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 31440 (w=0.37) :: min err=9.20496e+01
31440;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 31450 (w=0.37) :: min err=9.20496e+01
31450;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 31460 (w=0.37) :: min err=9.20496e+01
31460;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 31470 (w=0.37) :: min err=9.20496e+01
31470;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 31480 (w=0.37) :: min err=9.20496e+01
31480;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 31490 (w=0.37) :: min err=9.20496e+01
31490;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 31500 (w=0.37) :: min err=9.20496e+01
31500;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 31510 (w=0.37) :: min err=9.20496e+01
31510;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 31520 (w=0.37) :: min err=9.20496e+01
31520;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 31530 (w=0.37) :: min err=9.20496e+01
31530;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 31540 (w=0.37) :: min err=9.20496e+01
31540;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 31550 (w=0.37) :: min err=9.20496e+01
31550;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 31560 (w=0.37) :: min err=9.20496e+01
31560;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 31570 (w=0.37) :: min err=9.20496e+01
31570;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 31580 (w=0.37) :: min err=9.20496e+01
31580;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 31590 (w=0.37) :: min err=9.20496e+01
31590;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 31600 (w=0.37) :: min err=9.20496e+01
31600;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 31610 (w=0.37) :: min err=9.20496e+01
31610;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 31620 (w=0.37) :: min err=9.20496e+01
31620;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 31630 (w=0.37) :: min err=9.20496e+01
31630;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 31640 (w=0.37) :: min err=9.20496e+01
31640;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 31650 (w=0.37) :: min err=9.20496e+01
31650;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 31660 (w=0.37) :: min err=9.20496e+01
31660;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 31670 (w=0.37) :: min err=9.20496e+01
31670;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 31680 (w=0.37) :: min err=9.20496e+01
31680;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 31690 (w=0.37) :: min err=9.20496e+01
31690;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 31700 (w=0.37) :: min err=9.20496e+01
31700;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 31710 (w=0.37) :: min err=9.20496e+01
31710;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 31720 (w=0.37) :: min err=9.20496e+01
31720;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 31730 (w=0.37) :: min err=9.20496e+01
31730;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 31740 (w=0.37) :: min err=9.20496e+01
31740;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 31750 (w=0.37) :: min err=9.20496e+01
31750;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 31760 (w=0.37) :: min err=9.20496e+01
31760;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 31770 (w=0.37) :: min err=9.20496e+01
31770;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 31780 (w=0.37) :: min err=9.20496e+01
31780;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 31790 (w=0.37) :: min err=9.20496e+01
31790;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 31800 (w=0.37) :: min err=9.20496e+01
31800;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 31810 (w=0.37) :: min err=9.20496e+01
31810;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 31820 (w=0.37) :: min err=9.20496e+01
31820;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 31830 (w=0.36) :: min err=9.20496e+01
31830;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 31840 (w=0.36) :: min err=9.20496e+01
31840;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 31850 (w=0.36) :: min err=9.20496e+01
31850;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 31860 (w=0.36) :: min err=9.20496e+01
31860;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 31870 (w=0.36) :: min err=9.20496e+01
31870;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 31880 (w=0.36) :: min err=9.20496e+01
31880;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 31890 (w=0.36) :: min err=9.20496e+01
31890;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 31900 (w=0.36) :: min err=9.20496e+01
31900;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 31910 (w=0.36) :: min err=9.20496e+01
31910;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 31920 (w=0.36) :: min err=9.20496e+01
31920;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 31930 (w=0.36) :: min err=9.20496e+01
31930;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 31940 (w=0.36) :: min err=9.20496e+01
31940;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 31950 (w=0.36) :: min err=9.20496e+01
31950;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 31960 (w=0.36) :: min err=9.20496e+01
31960;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 31970 (w=0.36) :: min err=9.20496e+01
31970;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 31980 (w=0.36) :: min err=9.20496e+01
31980;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 31990 (w=0.36) :: min err=9.20496e+01
31990;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 32000 (w=0.36) :: min err=9.20496e+01
32000;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 32010 (w=0.36) :: min err=9.20496e+01
32010;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 32020 (w=0.36) :: min err=9.20496e+01
32020;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 32030 (w=0.36) :: min err=9.20496e+01
32030;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 32040 (w=0.36) :: min err=9.20496e+01
32040;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 32050 (w=0.36) :: min err=9.20496e+01
32050;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 32060 (w=0.36) :: min err=9.20496e+01
32060;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 32070 (w=0.36) :: min err=9.20496e+01
32070;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 32080 (w=0.36) :: min err=9.20496e+01
32080;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 32090 (w=0.36) :: min err=9.20496e+01
32090;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 32100 (w=0.36) :: min err=9.20496e+01
32100;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 32110 (w=0.36) :: min err=9.20496e+01
32110;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 32120 (w=0.36) :: min err=9.20496e+01
32120;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 32130 (w=0.36) :: min err=9.20496e+01
32130;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 32140 (w=0.36) :: min err=9.20496e+01
32140;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 32150 (w=0.36) :: min err=9.20496e+01
32150;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 32160 (w=0.36) :: min err=9.20496e+01
32160;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 32170 (w=0.36) :: min err=9.20496e+01
32170;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 32180 (w=0.36) :: min err=9.20496e+01
32180;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 32190 (w=0.36) :: min err=9.20496e+01
32190;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 32200 (w=0.36) :: min err=9.20496e+01
32200;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 32210 (w=0.36) :: min err=9.20496e+01
32210;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 32220 (w=0.36) :: min err=9.20496e+01
32220;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 32230 (w=0.36) :: min err=9.20496e+01
32230;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 32240 (w=0.36) :: min err=9.20496e+01
32240;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 32250 (w=0.36) :: min err=9.20496e+01
32250;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 32260 (w=0.36) :: min err=9.20496e+01
32260;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 32270 (w=0.36) :: min err=9.20496e+01
32270;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 32280 (w=0.36) :: min err=9.20496e+01
32280;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 32290 (w=0.36) :: min err=9.20496e+01
32290;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 32300 (w=0.36) :: min err=9.20496e+01
32300;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 32310 (w=0.36) :: min err=9.20496e+01
32310;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 32320 (w=0.36) :: min err=9.20496e+01
32320;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 32330 (w=0.36) :: min err=9.20496e+01
32330;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 32340 (w=0.36) :: min err=9.20496e+01
32340;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 32350 (w=0.36) :: min err=9.20496e+01
32350;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 32360 (w=0.36) :: min err=9.20496e+01
32360;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 32370 (w=0.36) :: min err=9.20496e+01
32370;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 32380 (w=0.36) :: min err=9.20496e+01
32380;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 32390 (w=0.36) :: min err=9.20496e+01
32390;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 32400 (w=0.36) :: min err=9.20496e+01
32400;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 32410 (w=0.36) :: min err=9.20496e+01
32410;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 32420 (w=0.36) :: min err=9.20496e+01
32420;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 32430 (w=0.36) :: min err=9.20496e+01
32430;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 32440 (w=0.36) :: min err=9.20496e+01
32440;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 32450 (w=0.36) :: min err=9.20496e+01
32450;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 32460 (w=0.36) :: min err=9.20496e+01
32460;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 32470 (w=0.36) :: min err=9.20496e+01
32470;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 32480 (w=0.36) :: min err=9.20496e+01
32480;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 32490 (w=0.36) :: min err=9.20496e+01
32490;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 32500 (w=0.36) :: min err=9.20496e+01
32500;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 32510 (w=0.36) :: min err=9.20496e+01
32510;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 32520 (w=0.36) :: min err=9.20496e+01
32520;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 32530 (w=0.36) :: min err=9.20496e+01
32530;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 32540 (w=0.36) :: min err=9.20496e+01
32540;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 32550 (w=0.36) :: min err=9.20496e+01
32550;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 32560 (w=0.36) :: min err=9.20496e+01
32560;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 32570 (w=0.36) :: min err=9.20496e+01
32570;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 32580 (w=0.36) :: min err=9.20496e+01
32580;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 32590 (w=0.36) :: min err=9.20496e+01
32590;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 32600 (w=0.36) :: min err=9.20496e+01
32600;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 32610 (w=0.36) :: min err=9.20496e+01
32610;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 32620 (w=0.36) :: min err=9.20496e+01
32620;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 32630 (w=0.36) :: min err=9.20496e+01
32630;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 32640 (w=0.36) :: min err=9.20496e+01
32640;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 32650 (w=0.36) :: min err=9.20496e+01
32650;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 32660 (w=0.36) :: min err=9.20496e+01
32660;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 32670 (w=0.36) :: min err=9.20496e+01
32670;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 32680 (w=0.36) :: min err=9.20496e+01
32680;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 32690 (w=0.36) :: min err=9.20496e+01
32690;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 32700 (w=0.36) :: min err=9.20496e+01
32700;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 32710 (w=0.35) :: min err=9.20496e+01
32710;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 32720 (w=0.35) :: min err=9.20496e+01
32720;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 32730 (w=0.35) :: min err=9.20496e+01
32730;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 32740 (w=0.35) :: min err=9.20496e+01
32740;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 32750 (w=0.35) :: min err=9.20496e+01
32750;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 32760 (w=0.35) :: min err=9.20496e+01
32760;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 32770 (w=0.35) :: min err=9.20496e+01
32770;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 32780 (w=0.35) :: min err=9.20496e+01
32780;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 32790 (w=0.35) :: min err=9.20496e+01
32790;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 32800 (w=0.35) :: min err=9.20496e+01
32800;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 32810 (w=0.35) :: min err=9.20496e+01
32810;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 32820 (w=0.35) :: min err=9.20496e+01
32820;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 32830 (w=0.35) :: min err=9.20496e+01
32830;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 32840 (w=0.35) :: min err=9.20496e+01
32840;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 32850 (w=0.35) :: min err=9.20496e+01
32850;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 32860 (w=0.35) :: min err=9.20496e+01
32860;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 32870 (w=0.35) :: min err=9.20496e+01
32870;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 32880 (w=0.35) :: min err=9.20496e+01
32880;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 32890 (w=0.35) :: min err=9.20496e+01
32890;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 32900 (w=0.35) :: min err=9.20496e+01
32900;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 32910 (w=0.35) :: min err=9.20496e+01
32910;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 32920 (w=0.35) :: min err=9.20496e+01
32920;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 32930 (w=0.35) :: min err=9.20496e+01
32930;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 32940 (w=0.35) :: min err=9.20496e+01
32940;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 32950 (w=0.35) :: min err=9.20496e+01
32950;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 32960 (w=0.35) :: min err=9.20496e+01
32960;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 32970 (w=0.35) :: min err=9.20496e+01
32970;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 32980 (w=0.35) :: min err=9.20496e+01
32980;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 32990 (w=0.35) :: min err=9.20496e+01
32990;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 33000 (w=0.35) :: min err=9.20496e+01
33000;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 33010 (w=0.35) :: min err=9.20496e+01
33010;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 33020 (w=0.35) :: min err=9.20496e+01
33020;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 33030 (w=0.35) :: min err=9.20496e+01
33030;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 33040 (w=0.35) :: min err=9.20496e+01
33040;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 33050 (w=0.35) :: min err=9.20496e+01
33050;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 33060 (w=0.35) :: min err=9.20496e+01
33060;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 33070 (w=0.35) :: min err=9.20496e+01
33070;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 33080 (w=0.35) :: min err=9.20496e+01
33080;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 33090 (w=0.35) :: min err=9.20496e+01
33090;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 33100 (w=0.35) :: min err=9.20496e+01
33100;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 33110 (w=0.35) :: min err=9.20496e+01
33110;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 33120 (w=0.35) :: min err=9.20496e+01
33120;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 33130 (w=0.35) :: min err=9.20496e+01
33130;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 33140 (w=0.35) :: min err=9.20496e+01
33140;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 33150 (w=0.35) :: min err=9.20496e+01
33150;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 33160 (w=0.35) :: min err=9.20496e+01
33160;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 33170 (w=0.35) :: min err=9.20496e+01
33170;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 33180 (w=0.35) :: min err=9.20496e+01
33180;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 33190 (w=0.35) :: min err=9.20496e+01
33190;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 33200 (w=0.35) :: min err=9.20496e+01
33200;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 33210 (w=0.35) :: min err=9.20496e+01
33210;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 33220 (w=0.35) :: min err=9.20496e+01
33220;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 33230 (w=0.35) :: min err=9.20496e+01
33230;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 33240 (w=0.35) :: min err=9.20496e+01
33240;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 33250 (w=0.35) :: min err=9.20496e+01
33250;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 33260 (w=0.35) :: min err=9.20496e+01
33260;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 33270 (w=0.35) :: min err=9.20496e+01
33270;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 33280 (w=0.35) :: min err=9.20496e+01
33280;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 33290 (w=0.35) :: min err=9.20496e+01
33290;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 33300 (w=0.35) :: min err=9.20496e+01
33300;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 33310 (w=0.35) :: min err=9.20496e+01
33310;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 33320 (w=0.35) :: min err=9.20496e+01
33320;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 33330 (w=0.35) :: min err=9.20496e+01
33330;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 33340 (w=0.35) :: min err=9.20496e+01
33340;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 33350 (w=0.35) :: min err=9.20496e+01
33350;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 33360 (w=0.35) :: min err=9.20496e+01
33360;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 33370 (w=0.35) :: min err=9.20496e+01
33370;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 33380 (w=0.35) :: min err=9.20496e+01
33380;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 33390 (w=0.35) :: min err=9.20496e+01
33390;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 33400 (w=0.35) :: min err=9.20496e+01
33400;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 33410 (w=0.35) :: min err=9.20496e+01
33410;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 33420 (w=0.35) :: min err=9.20496e+01
33420;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 33430 (w=0.35) :: min err=9.20496e+01
33430;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 33440 (w=0.35) :: min err=9.20496e+01
33440;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 33450 (w=0.35) :: min err=9.20496e+01
33450;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 33460 (w=0.35) :: min err=9.20496e+01
33460;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 33470 (w=0.35) :: min err=9.20496e+01
33470;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 33480 (w=0.35) :: min err=9.20496e+01
33480;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 33490 (w=0.35) :: min err=9.20496e+01
33490;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 33500 (w=0.35) :: min err=9.20496e+01
33500;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 33510 (w=0.35) :: min err=9.20496e+01
33510;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 33520 (w=0.35) :: min err=9.20496e+01
33520;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 33530 (w=0.35) :: min err=9.20496e+01
33530;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 33540 (w=0.35) :: min err=9.20496e+01
33540;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 33550 (w=0.35) :: min err=9.20496e+01
33550;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 33560 (w=0.35) :: min err=9.20496e+01
33560;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 33570 (w=0.35) :: min err=9.20496e+01
33570;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 33580 (w=0.34) :: min err=9.20496e+01
33580;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 33590 (w=0.34) :: min err=9.20496e+01
33590;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 33600 (w=0.34) :: min err=9.20496e+01
33600;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 33610 (w=0.34) :: min err=9.20496e+01
33610;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 33620 (w=0.34) :: min err=9.20496e+01
33620;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 33630 (w=0.34) :: min err=9.20496e+01
33630;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 33640 (w=0.34) :: min err=9.20496e+01
33640;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 33650 (w=0.34) :: min err=9.20496e+01
33650;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 33660 (w=0.34) :: min err=9.20496e+01
33660;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 33670 (w=0.34) :: min err=9.20496e+01
33670;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 33680 (w=0.34) :: min err=9.20496e+01
33680;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 33690 (w=0.34) :: min err=9.20496e+01
33690;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 33700 (w=0.34) :: min err=9.20496e+01
33700;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 33710 (w=0.34) :: min err=9.20496e+01
33710;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 33720 (w=0.34) :: min err=9.20496e+01
33720;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 33730 (w=0.34) :: min err=9.20496e+01
33730;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 33740 (w=0.34) :: min err=9.20496e+01
33740;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 33750 (w=0.34) :: min err=9.20496e+01
33750;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 33760 (w=0.34) :: min err=9.20496e+01
33760;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 33770 (w=0.34) :: min err=9.20496e+01
33770;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 33780 (w=0.34) :: min err=9.20496e+01
33780;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 33790 (w=0.34) :: min err=9.20496e+01
33790;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 33800 (w=0.34) :: min err=9.20496e+01
33800;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 33810 (w=0.34) :: min err=9.20496e+01
33810;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 33820 (w=0.34) :: min err=9.20496e+01
33820;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 33830 (w=0.34) :: min err=9.20496e+01
33830;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 33840 (w=0.34) :: min err=9.20496e+01
33840;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 33850 (w=0.34) :: min err=9.20496e+01
33850;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 33860 (w=0.34) :: min err=9.20496e+01
33860;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 33870 (w=0.34) :: min err=9.20496e+01
33870;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 33880 (w=0.34) :: min err=9.20496e+01
33880;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 33890 (w=0.34) :: min err=9.20496e+01
33890;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 33900 (w=0.34) :: min err=9.20496e+01
33900;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 33910 (w=0.34) :: min err=9.20496e+01
33910;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 33920 (w=0.34) :: min err=9.20496e+01
33920;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 33930 (w=0.34) :: min err=9.20496e+01
33930;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 33940 (w=0.34) :: min err=9.20496e+01
33940;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 33950 (w=0.34) :: min err=9.20496e+01
33950;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 33960 (w=0.34) :: min err=9.20496e+01
33960;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 33970 (w=0.34) :: min err=9.20496e+01
33970;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 33980 (w=0.34) :: min err=9.20496e+01
33980;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 33990 (w=0.34) :: min err=9.20496e+01
33990;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 34000 (w=0.34) :: min err=9.20496e+01
34000;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 34010 (w=0.34) :: min err=9.20496e+01
34010;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 34020 (w=0.34) :: min err=9.20496e+01
34020;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 34030 (w=0.34) :: min err=9.20496e+01
34030;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 34040 (w=0.34) :: min err=9.20496e+01
34040;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 34050 (w=0.34) :: min err=9.20496e+01
34050;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 34060 (w=0.34) :: min err=9.20496e+01
34060;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 34070 (w=0.34) :: min err=9.20496e+01
34070;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 34080 (w=0.34) :: min err=9.20496e+01
34080;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 34090 (w=0.34) :: min err=9.20496e+01
34090;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 34100 (w=0.34) :: min err=9.20496e+01
34100;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 34110 (w=0.34) :: min err=9.20496e+01
34110;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 34120 (w=0.34) :: min err=9.20496e+01
34120;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 34130 (w=0.34) :: min err=9.20496e+01
34130;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 34140 (w=0.34) :: min err=9.20496e+01
34140;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 34150 (w=0.34) :: min err=9.20496e+01
34150;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 34160 (w=0.34) :: min err=9.20496e+01
34160;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 34170 (w=0.34) :: min err=9.20496e+01
34170;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 34180 (w=0.34) :: min err=9.20496e+01
34180;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 34190 (w=0.34) :: min err=9.20496e+01
34190;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 34200 (w=0.34) :: min err=9.20496e+01
34200;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 34210 (w=0.34) :: min err=9.20496e+01
34210;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 34220 (w=0.34) :: min err=9.20496e+01
34220;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 34230 (w=0.34) :: min err=9.20496e+01
34230;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 34240 (w=0.34) :: min err=9.20496e+01
34240;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 34250 (w=0.34) :: min err=9.20496e+01
34250;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 34260 (w=0.34) :: min err=9.20496e+01
34260;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 34270 (w=0.34) :: min err=9.20496e+01
34270;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 34280 (w=0.34) :: min err=9.20496e+01
34280;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 34290 (w=0.34) :: min err=9.20496e+01
34290;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 34300 (w=0.34) :: min err=9.20496e+01
34300;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 34310 (w=0.34) :: min err=9.20496e+01
34310;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 34320 (w=0.34) :: min err=9.20496e+01
34320;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 34330 (w=0.34) :: min err=9.20496e+01
34330;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 34340 (w=0.34) :: min err=9.20496e+01
34340;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 34350 (w=0.34) :: min err=9.20496e+01
34350;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 34360 (w=0.34) :: min err=9.20496e+01
34360;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 34370 (w=0.34) :: min err=9.20496e+01
34370;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 34380 (w=0.34) :: min err=9.20496e+01
34380;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 34390 (w=0.34) :: min err=9.20496e+01
34390;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 34400 (w=0.34) :: min err=9.20496e+01
34400;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 34410 (w=0.34) :: min err=9.20496e+01
34410;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 34420 (w=0.34) :: min err=9.20496e+01
34420;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 34430 (w=0.34) :: min err=9.20496e+01
34430;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 34440 (w=0.34) :: min err=9.20496e+01
34440;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 34450 (w=0.33) :: min err=9.20496e+01
34450;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 34460 (w=0.33) :: min err=9.20496e+01
34460;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 34470 (w=0.33) :: min err=9.20496e+01
34470;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 34480 (w=0.33) :: min err=9.20496e+01
34480;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 34490 (w=0.33) :: min err=9.20496e+01
34490;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 34500 (w=0.33) :: min err=9.20496e+01
34500;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 34510 (w=0.33) :: min err=9.20496e+01
34510;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 34520 (w=0.33) :: min err=9.20496e+01
34520;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 34530 (w=0.33) :: min err=9.20496e+01
34530;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 34540 (w=0.33) :: min err=9.20496e+01
34540;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 34550 (w=0.33) :: min err=9.20496e+01
34550;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 34560 (w=0.33) :: min err=9.20496e+01
34560;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 34570 (w=0.33) :: min err=9.20496e+01
34570;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 34580 (w=0.33) :: min err=9.20496e+01
34580;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 34590 (w=0.33) :: min err=9.20496e+01
34590;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 34600 (w=0.33) :: min err=9.20496e+01
34600;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 34610 (w=0.33) :: min err=9.20496e+01
34610;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 34620 (w=0.33) :: min err=9.20496e+01
34620;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 34630 (w=0.33) :: min err=9.20496e+01
34630;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 34640 (w=0.33) :: min err=9.20496e+01
34640;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 34650 (w=0.33) :: min err=9.20496e+01
34650;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 34660 (w=0.33) :: min err=9.20496e+01
34660;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 34670 (w=0.33) :: min err=9.20496e+01
34670;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 34680 (w=0.33) :: min err=9.20496e+01
34680;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 34690 (w=0.33) :: min err=9.20496e+01
34690;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 34700 (w=0.33) :: min err=9.20496e+01
34700;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 34710 (w=0.33) :: min err=9.20496e+01
34710;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 34720 (w=0.33) :: min err=9.20496e+01
34720;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 34730 (w=0.33) :: min err=9.20496e+01
34730;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 34740 (w=0.33) :: min err=9.20496e+01
34740;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 34750 (w=0.33) :: min err=9.20496e+01
34750;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 34760 (w=0.33) :: min err=9.20496e+01
34760;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 34770 (w=0.33) :: min err=9.20496e+01
34770;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 34780 (w=0.33) :: min err=9.20496e+01
34780;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 34790 (w=0.33) :: min err=9.20496e+01
34790;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 34800 (w=0.33) :: min err=9.20496e+01
34800;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 34810 (w=0.33) :: min err=9.20496e+01
34810;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 34820 (w=0.33) :: min err=9.20496e+01
34820;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 34830 (w=0.33) :: min err=9.20496e+01
34830;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 34840 (w=0.33) :: min err=9.20496e+01
34840;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 34850 (w=0.33) :: min err=9.20496e+01
34850;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 34860 (w=0.33) :: min err=9.20496e+01
34860;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 34870 (w=0.33) :: min err=9.20496e+01
34870;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 34880 (w=0.33) :: min err=9.20496e+01
34880;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 34890 (w=0.33) :: min err=9.20496e+01
34890;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 34900 (w=0.33) :: min err=9.20496e+01
34900;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 34910 (w=0.33) :: min err=9.20496e+01
34910;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 34920 (w=0.33) :: min err=9.20496e+01
34920;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 34930 (w=0.33) :: min err=9.20496e+01
34930;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 34940 (w=0.33) :: min err=9.20496e+01
34940;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 34950 (w=0.33) :: min err=9.20496e+01
34950;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 34960 (w=0.33) :: min err=9.20496e+01
34960;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 34970 (w=0.33) :: min err=9.20496e+01
34970;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 34980 (w=0.33) :: min err=9.20496e+01
34980;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 34990 (w=0.33) :: min err=9.20496e+01
34990;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 35000 (w=0.33) :: min err=9.20496e+01
35000;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 35010 (w=0.33) :: min err=9.20496e+01
35010;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 35020 (w=0.33) :: min err=9.20496e+01
35020;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 35030 (w=0.33) :: min err=9.20496e+01
35030;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 35040 (w=0.33) :: min err=9.20496e+01
35040;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 35050 (w=0.33) :: min err=9.20496e+01
35050;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 35060 (w=0.33) :: min err=9.20496e+01
35060;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 35070 (w=0.33) :: min err=9.20496e+01
35070;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 35080 (w=0.33) :: min err=9.20496e+01
35080;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 35090 (w=0.33) :: min err=9.20496e+01
35090;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 35100 (w=0.33) :: min err=9.20496e+01
35100;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 35110 (w=0.33) :: min err=9.20496e+01
35110;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 35120 (w=0.33) :: min err=9.20496e+01
35120;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 35130 (w=0.33) :: min err=9.20496e+01
35130;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 35140 (w=0.33) :: min err=9.20496e+01
35140;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 35150 (w=0.33) :: min err=9.20496e+01
35150;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 35160 (w=0.33) :: min err=9.20496e+01
35160;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 35170 (w=0.33) :: min err=9.20496e+01
35170;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 35180 (w=0.33) :: min err=9.20496e+01
35180;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 35190 (w=0.33) :: min err=9.20496e+01
35190;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 35200 (w=0.33) :: min err=9.20496e+01
35200;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 35210 (w=0.33) :: min err=9.20496e+01
35210;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 35220 (w=0.33) :: min err=9.20496e+01
35220;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 35230 (w=0.33) :: min err=9.20496e+01
35230;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 35240 (w=0.33) :: min err=9.20496e+01
35240;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 35250 (w=0.33) :: min err=9.20496e+01
35250;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 35260 (w=0.33) :: min err=9.20496e+01
35260;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 35270 (w=0.33) :: min err=9.20496e+01
35270;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 35280 (w=0.33) :: min err=9.20496e+01
35280;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 35290 (w=0.33) :: min err=9.20496e+01
35290;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 35300 (w=0.33) :: min err=9.20496e+01
35300;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 35310 (w=0.33) :: min err=9.20496e+01
35310;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 35320 (w=0.32) :: min err=9.20496e+01
35320;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 35330 (w=0.32) :: min err=9.20496e+01
35330;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 35340 (w=0.32) :: min err=9.20496e+01
35340;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 35350 (w=0.32) :: min err=9.20496e+01
35350;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 35360 (w=0.32) :: min err=9.20496e+01
35360;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 35370 (w=0.32) :: min err=9.20496e+01
35370;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 35380 (w=0.32) :: min err=9.20496e+01
35380;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 35390 (w=0.32) :: min err=9.20496e+01
35390;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 35400 (w=0.32) :: min err=9.20496e+01
35400;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 35410 (w=0.32) :: min err=9.20496e+01
35410;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 35420 (w=0.32) :: min err=9.20496e+01
35420;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 35430 (w=0.32) :: min err=9.20496e+01
35430;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 35440 (w=0.32) :: min err=9.20496e+01
35440;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 35450 (w=0.32) :: min err=9.20496e+01
35450;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 35460 (w=0.32) :: min err=9.20496e+01
35460;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 35470 (w=0.32) :: min err=9.20496e+01
35470;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 35480 (w=0.32) :: min err=9.20496e+01
35480;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 35490 (w=0.32) :: min err=9.20496e+01
35490;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 35500 (w=0.32) :: min err=9.20496e+01
35500;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 35510 (w=0.32) :: min err=9.20496e+01
35510;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 35520 (w=0.32) :: min err=9.20496e+01
35520;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 35530 (w=0.32) :: min err=9.20496e+01
35530;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 35540 (w=0.32) :: min err=9.20496e+01
35540;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 35550 (w=0.32) :: min err=9.20496e+01
35550;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 35560 (w=0.32) :: min err=9.20496e+01
35560;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 35570 (w=0.32) :: min err=9.20496e+01
35570;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 35580 (w=0.32) :: min err=9.20496e+01
35580;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 35590 (w=0.32) :: min err=9.20496e+01
35590;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 35600 (w=0.32) :: min err=9.20496e+01
35600;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 35610 (w=0.32) :: min err=9.20496e+01
35610;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 35620 (w=0.32) :: min err=9.20496e+01
35620;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 35630 (w=0.32) :: min err=9.20496e+01
35630;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 35640 (w=0.32) :: min err=9.20496e+01
35640;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 35650 (w=0.32) :: min err=9.20496e+01
35650;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 35660 (w=0.32) :: min err=9.20496e+01
35660;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 35670 (w=0.32) :: min err=9.20496e+01
35670;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 35680 (w=0.32) :: min err=9.20496e+01
35680;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 35690 (w=0.32) :: min err=9.20496e+01
35690;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 35700 (w=0.32) :: min err=9.20496e+01
35700;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 35710 (w=0.32) :: min err=9.20496e+01
35710;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 35720 (w=0.32) :: min err=9.20496e+01
35720;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 35730 (w=0.32) :: min err=9.20496e+01
35730;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 35740 (w=0.32) :: min err=9.20496e+01
35740;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 35750 (w=0.32) :: min err=9.20496e+01
35750;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 35760 (w=0.32) :: min err=9.20496e+01
35760;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 35770 (w=0.32) :: min err=9.20496e+01
35770;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 35780 (w=0.32) :: min err=9.20496e+01
35780;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 35790 (w=0.32) :: min err=9.20496e+01
35790;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 35800 (w=0.32) :: min err=9.20496e+01
35800;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 35810 (w=0.32) :: min err=9.20496e+01
35810;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 35820 (w=0.32) :: min err=9.20496e+01
35820;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 35830 (w=0.32) :: min err=9.20496e+01
35830;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 35840 (w=0.32) :: min err=9.20496e+01
35840;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 35850 (w=0.32) :: min err=9.20496e+01
35850;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 35860 (w=0.32) :: min err=9.20496e+01
35860;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 35870 (w=0.32) :: min err=9.20496e+01
35870;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 35880 (w=0.32) :: min err=9.20496e+01
35880;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 35890 (w=0.32) :: min err=9.20496e+01
35890;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 35900 (w=0.32) :: min err=9.20496e+01
35900;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 35910 (w=0.32) :: min err=9.20496e+01
35910;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 35920 (w=0.32) :: min err=9.20496e+01
35920;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 35930 (w=0.32) :: min err=9.20496e+01
35930;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 35940 (w=0.32) :: min err=9.20496e+01
35940;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 35950 (w=0.32) :: min err=9.20496e+01
35950;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 35960 (w=0.32) :: min err=9.20496e+01
35960;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 35970 (w=0.32) :: min err=9.20496e+01
35970;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 35980 (w=0.32) :: min err=9.20496e+01
35980;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 35990 (w=0.32) :: min err=9.20496e+01
35990;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 36000 (w=0.32) :: min err=9.20496e+01
36000;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 36010 (w=0.32) :: min err=9.20496e+01
36010;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 36020 (w=0.32) :: min err=9.20496e+01
36020;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 36030 (w=0.32) :: min err=9.20496e+01
36030;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 36040 (w=0.32) :: min err=9.20496e+01
36040;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 36050 (w=0.32) :: min err=9.20496e+01
36050;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 36060 (w=0.32) :: min err=9.20496e+01
36060;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 36070 (w=0.32) :: min err=9.20496e+01
36070;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 36080 (w=0.32) :: min err=9.20496e+01
36080;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 36090 (w=0.32) :: min err=9.20496e+01
36090;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 36100 (w=0.32) :: min err=9.20496e+01
36100;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 36110 (w=0.32) :: min err=9.20496e+01
36110;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 36120 (w=0.32) :: min err=9.20496e+01
36120;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 36130 (w=0.32) :: min err=9.20496e+01
36130;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 36140 (w=0.32) :: min err=9.20496e+01
36140;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 36150 (w=0.32) :: min err=9.20496e+01
36150;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 36160 (w=0.32) :: min err=9.20496e+01
36160;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 36170 (w=0.32) :: min err=9.20496e+01
36170;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 36180 (w=0.32) :: min err=9.20496e+01
36180;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 36190 (w=0.32) :: min err=9.20496e+01
36190;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 36200 (w=0.31) :: min err=9.20496e+01
36200;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 36210 (w=0.31) :: min err=9.20496e+01
36210;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 36220 (w=0.31) :: min err=9.20496e+01
36220;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 36230 (w=0.31) :: min err=9.20496e+01
36230;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 36240 (w=0.31) :: min err=9.20496e+01
36240;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 36250 (w=0.31) :: min err=9.20496e+01
36250;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 36260 (w=0.31) :: min err=9.20496e+01
36260;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 36270 (w=0.31) :: min err=9.20496e+01
36270;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 36280 (w=0.31) :: min err=9.20496e+01
36280;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 36290 (w=0.31) :: min err=9.20496e+01
36290;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 36300 (w=0.31) :: min err=9.20496e+01
36300;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 36310 (w=0.31) :: min err=9.20496e+01
36310;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 36320 (w=0.31) :: min err=9.20496e+01
36320;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 36330 (w=0.31) :: min err=9.20496e+01
36330;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 36340 (w=0.31) :: min err=9.20496e+01
36340;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 36350 (w=0.31) :: min err=9.20496e+01
36350;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 36360 (w=0.31) :: min err=9.20496e+01
36360;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 36370 (w=0.31) :: min err=9.20496e+01
36370;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 36380 (w=0.31) :: min err=9.20496e+01
36380;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 36390 (w=0.31) :: min err=9.20496e+01
36390;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 36400 (w=0.31) :: min err=9.20496e+01
36400;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 36410 (w=0.31) :: min err=9.20496e+01
36410;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 36420 (w=0.31) :: min err=9.20496e+01
36420;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 36430 (w=0.31) :: min err=9.20496e+01
36430;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 36440 (w=0.31) :: min err=9.20496e+01
36440;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 36450 (w=0.31) :: min err=9.20496e+01
36450;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 36460 (w=0.31) :: min err=9.20496e+01
36460;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 36470 (w=0.31) :: min err=9.20496e+01
36470;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 36480 (w=0.31) :: min err=9.20496e+01
36480;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 36490 (w=0.31) :: min err=9.20496e+01
36490;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 36500 (w=0.31) :: min err=9.20496e+01
36500;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 36510 (w=0.31) :: min err=9.20496e+01
36510;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 36520 (w=0.31) :: min err=9.20496e+01
36520;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 36530 (w=0.31) :: min err=9.20496e+01
36530;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 36540 (w=0.31) :: min err=9.20496e+01
36540;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 36550 (w=0.31) :: min err=9.20496e+01
36550;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 36560 (w=0.31) :: min err=9.20496e+01
36560;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 36570 (w=0.31) :: min err=9.20496e+01
36570;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 36580 (w=0.31) :: min err=9.20496e+01
36580;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 36590 (w=0.31) :: min err=9.20496e+01
36590;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 36600 (w=0.31) :: min err=9.20496e+01
36600;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 36610 (w=0.31) :: min err=9.20496e+01
36610;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 36620 (w=0.31) :: min err=9.20496e+01
36620;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 36630 (w=0.31) :: min err=9.20496e+01
36630;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 36640 (w=0.31) :: min err=9.20496e+01
36640;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 36650 (w=0.31) :: min err=9.20496e+01
36650;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 36660 (w=0.31) :: min err=9.20496e+01
36660;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 36670 (w=0.31) :: min err=9.20496e+01
36670;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 36680 (w=0.31) :: min err=9.20496e+01
36680;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 36690 (w=0.31) :: min err=9.20496e+01
36690;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 36700 (w=0.31) :: min err=9.20496e+01
36700;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 36710 (w=0.31) :: min err=9.20496e+01
36710;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 36720 (w=0.31) :: min err=9.20496e+01
36720;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 36730 (w=0.31) :: min err=9.20496e+01
36730;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 36740 (w=0.31) :: min err=9.20496e+01
36740;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 36750 (w=0.31) :: min err=9.20496e+01
36750;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 36760 (w=0.31) :: min err=9.20496e+01
36760;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 36770 (w=0.31) :: min err=9.20496e+01
36770;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 36780 (w=0.31) :: min err=9.20496e+01
36780;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 36790 (w=0.31) :: min err=9.20496e+01
36790;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 36800 (w=0.31) :: min err=9.20496e+01
36800;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 36810 (w=0.31) :: min err=9.20496e+01
36810;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 36820 (w=0.31) :: min err=9.20496e+01
36820;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 36830 (w=0.31) :: min err=9.20496e+01
36830;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 36840 (w=0.31) :: min err=9.20496e+01
36840;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 36850 (w=0.31) :: min err=9.20496e+01
36850;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 36860 (w=0.31) :: min err=9.20496e+01
36860;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 36870 (w=0.31) :: min err=9.20496e+01
36870;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 36880 (w=0.31) :: min err=9.20496e+01
36880;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 36890 (w=0.31) :: min err=9.20496e+01
36890;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 36900 (w=0.31) :: min err=9.20496e+01
36900;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 36910 (w=0.31) :: min err=9.20496e+01
36910;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 36920 (w=0.31) :: min err=9.20496e+01
36920;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 36930 (w=0.31) :: min err=9.20496e+01
36930;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 36940 (w=0.31) :: min err=9.20496e+01
36940;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 36950 (w=0.31) :: min err=9.20496e+01
36950;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 36960 (w=0.31) :: min err=9.20496e+01
36960;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 36970 (w=0.31) :: min err=9.20496e+01
36970;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 36980 (w=0.31) :: min err=9.20496e+01
36980;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 36990 (w=0.31) :: min err=9.20496e+01
36990;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 37000 (w=0.31) :: min err=9.20496e+01
37000;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 37010 (w=0.31) :: min err=9.20496e+01
37010;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 37020 (w=0.31) :: min err=9.20496e+01
37020;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 37030 (w=0.31) :: min err=9.20496e+01
37030;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 37040 (w=0.31) :: min err=9.20496e+01
37040;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 37050 (w=0.31) :: min err=9.20496e+01
37050;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 37060 (w=0.31) :: min err=9.20496e+01
37060;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 37070 (w=0.30) :: min err=9.20496e+01
37070;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 37080 (w=0.30) :: min err=9.20496e+01
37080;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 37090 (w=0.30) :: min err=9.20496e+01
37090;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 37100 (w=0.30) :: min err=9.20496e+01
37100;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 37110 (w=0.30) :: min err=9.20496e+01
37110;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 37120 (w=0.30) :: min err=9.20496e+01
37120;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 37130 (w=0.30) :: min err=9.20496e+01
37130;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 37140 (w=0.30) :: min err=9.20496e+01
37140;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 37150 (w=0.30) :: min err=9.20496e+01
37150;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 37160 (w=0.30) :: min err=9.20496e+01
37160;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 37170 (w=0.30) :: min err=9.20496e+01
37170;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 37180 (w=0.30) :: min err=9.20496e+01
37180;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 37190 (w=0.30) :: min err=9.20496e+01
37190;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 37200 (w=0.30) :: min err=9.20496e+01
37200;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 37210 (w=0.30) :: min err=9.20496e+01
37210;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 37220 (w=0.30) :: min err=9.20496e+01
37220;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 37230 (w=0.30) :: min err=9.20496e+01
37230;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 37240 (w=0.30) :: min err=9.20496e+01
37240;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 37250 (w=0.30) :: min err=9.20496e+01
37250;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 37260 (w=0.30) :: min err=9.20496e+01
37260;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 37270 (w=0.30) :: min err=9.20496e+01
37270;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 37280 (w=0.30) :: min err=9.20496e+01
37280;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 37290 (w=0.30) :: min err=9.20496e+01
37290;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 37300 (w=0.30) :: min err=9.20496e+01
37300;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 37310 (w=0.30) :: min err=9.20496e+01
37310;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 37320 (w=0.30) :: min err=9.20496e+01
37320;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 37330 (w=0.30) :: min err=9.20496e+01
37330;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 37340 (w=0.30) :: min err=9.20496e+01
37340;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 37350 (w=0.30) :: min err=9.20496e+01
37350;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 37360 (w=0.30) :: min err=9.20496e+01
37360;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 37370 (w=0.30) :: min err=9.20496e+01
37370;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 37380 (w=0.30) :: min err=9.20496e+01
37380;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 37390 (w=0.30) :: min err=9.20496e+01
37390;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 37400 (w=0.30) :: min err=9.20496e+01
37400;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 37410 (w=0.30) :: min err=9.20496e+01
37410;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 37420 (w=0.30) :: min err=9.20496e+01
37420;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 37430 (w=0.30) :: min err=9.20496e+01
37430;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 37440 (w=0.30) :: min err=9.20496e+01
37440;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 37450 (w=0.30) :: min err=9.20496e+01
37450;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 37460 (w=0.30) :: min err=9.20496e+01
37460;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 37470 (w=0.30) :: min err=9.20496e+01
37470;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 37480 (w=0.30) :: min err=9.20496e+01
37480;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 37490 (w=0.30) :: min err=9.20496e+01
37490;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 37500 (w=0.30) :: min err=9.20496e+01
37500;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 37510 (w=0.30) :: min err=9.20496e+01
37510;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 37520 (w=0.30) :: min err=9.20496e+01
37520;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 37530 (w=0.30) :: min err=9.20496e+01
37530;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 37540 (w=0.30) :: min err=9.20496e+01
37540;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 37550 (w=0.30) :: min err=9.20496e+01
37550;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 37560 (w=0.30) :: min err=9.20496e+01
37560;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 37570 (w=0.30) :: min err=9.20496e+01
37570;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 37580 (w=0.30) :: min err=9.20496e+01
37580;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 37590 (w=0.30) :: min err=9.20496e+01
37590;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 37600 (w=0.30) :: min err=9.20496e+01
37600;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 37610 (w=0.30) :: min err=9.20496e+01
37610;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 37620 (w=0.30) :: min err=9.20496e+01
37620;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 37630 (w=0.30) :: min err=9.20496e+01
37630;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 37640 (w=0.30) :: min err=9.20496e+01
37640;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 37650 (w=0.30) :: min err=9.20496e+01
37650;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 37660 (w=0.30) :: min err=9.20496e+01
37660;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 37670 (w=0.30) :: min err=9.20496e+01
37670;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 37680 (w=0.30) :: min err=9.20496e+01
37680;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 37690 (w=0.30) :: min err=9.20496e+01
37690;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 37700 (w=0.30) :: min err=9.20496e+01
37700;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 37710 (w=0.30) :: min err=9.20496e+01
37710;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 37720 (w=0.30) :: min err=9.20496e+01
37720;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 37730 (w=0.30) :: min err=9.20496e+01
37730;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 37740 (w=0.30) :: min err=9.20496e+01
37740;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 37750 (w=0.30) :: min err=9.20496e+01
37750;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 37760 (w=0.30) :: min err=9.20496e+01
37760;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 37770 (w=0.30) :: min err=9.20496e+01
37770;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 37780 (w=0.30) :: min err=9.20496e+01
37780;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 37790 (w=0.30) :: min err=9.20496e+01
37790;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 37800 (w=0.30) :: min err=9.20496e+01
37800;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 37810 (w=0.30) :: min err=9.20496e+01
37810;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 37820 (w=0.30) :: min err=9.20496e+01
37820;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 37830 (w=0.30) :: min err=9.20496e+01
37830;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 37840 (w=0.30) :: min err=9.20496e+01
37840;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 37850 (w=0.30) :: min err=9.20496e+01
37850;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 37860 (w=0.30) :: min err=9.20496e+01
37860;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 37870 (w=0.30) :: min err=9.20496e+01
37870;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 37880 (w=0.30) :: min err=9.20496e+01
37880;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 37890 (w=0.30) :: min err=9.20496e+01
37890;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 37900 (w=0.30) :: min err=9.20496e+01
37900;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 37910 (w=0.30) :: min err=9.20496e+01
37910;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 37920 (w=0.30) :: min err=9.20496e+01
37920;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 37930 (w=0.30) :: min err=9.20496e+01
37930;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 37940 (w=0.30) :: min err=9.20496e+01
37940;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 37950 (w=0.30) :: min err=9.20496e+01
37950;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 37960 (w=0.30) :: min err=9.20496e+01
37960;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 37970 (w=0.30) :: min err=9.20496e+01
37970;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 37980 (w=0.30) :: min err=9.20496e+01
37980;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 37990 (w=0.30) :: min err=9.20496e+01
37990;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 38000 (w=0.30) :: min err=9.20496e+01
38000;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 38010 (w=0.30) :: min err=9.20496e+01
38010;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 38020 (w=0.30) :: min err=9.20496e+01
38020;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 38030 (w=0.30) :: min err=9.20496e+01
38030;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 38040 (w=0.30) :: min err=9.20496e+01
38040;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 38050 (w=0.30) :: min err=9.20496e+01
38050;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 38060 (w=0.30) :: min err=9.20496e+01
38060;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 38070 (w=0.30) :: min err=9.20496e+01
38070;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 38080 (w=0.30) :: min err=9.20496e+01
38080;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 38090 (w=0.30) :: min err=9.20496e+01
38090;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 38100 (w=0.30) :: min err=9.20496e+01
38100;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 38110 (w=0.30) :: min err=9.20496e+01
38110;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 38120 (w=0.30) :: min err=9.20496e+01
38120;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 38130 (w=0.30) :: min err=9.20496e+01
38130;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 38140 (w=0.30) :: min err=9.20496e+01
38140;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 38150 (w=0.30) :: min err=9.20496e+01
38150;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 38160 (w=0.30) :: min err=9.20496e+01
38160;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 38170 (w=0.30) :: min err=9.20496e+01
38170;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 38180 (w=0.30) :: min err=9.20496e+01
38180;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 38190 (w=0.30) :: min err=9.20496e+01
38190;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 38200 (w=0.30) :: min err=9.20496e+01
38200;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 38210 (w=0.30) :: min err=9.20496e+01
38210;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 38220 (w=0.30) :: min err=9.20496e+01
38220;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 38230 (w=0.30) :: min err=9.20496e+01
38230;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 38240 (w=0.30) :: min err=9.20496e+01
38240;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 38250 (w=0.30) :: min err=9.20496e+01
38250;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 38260 (w=0.30) :: min err=9.20496e+01
38260;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 38270 (w=0.30) :: min err=9.20496e+01
38270;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 38280 (w=0.30) :: min err=9.20496e+01
38280;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 38290 (w=0.30) :: min err=9.20496e+01
38290;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 38300 (w=0.30) :: min err=9.20496e+01
38300;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 38310 (w=0.30) :: min err=9.20496e+01
38310;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 38320 (w=0.30) :: min err=9.20496e+01
38320;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 38330 (w=0.30) :: min err=9.20496e+01
38330;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 38340 (w=0.30) :: min err=9.20496e+01
38340;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 38350 (w=0.30) :: min err=9.20496e+01
38350;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 38360 (w=0.30) :: min err=9.20496e+01
38360;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 38370 (w=0.30) :: min err=9.20496e+01
38370;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 38380 (w=0.30) :: min err=9.20496e+01
38380;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 38390 (w=0.30) :: min err=9.20496e+01
38390;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 38400 (w=0.30) :: min err=9.20496e+01
38400;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 38410 (w=0.30) :: min err=9.20496e+01
38410;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 38420 (w=0.30) :: min err=9.20496e+01
38420;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 38430 (w=0.30) :: min err=9.20496e+01
38430;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 38440 (w=0.30) :: min err=9.20496e+01
38440;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 38450 (w=0.30) :: min err=9.20496e+01
38450;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 38460 (w=0.30) :: min err=9.20496e+01
38460;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 38470 (w=0.30) :: min err=9.20496e+01
38470;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 38480 (w=0.30) :: min err=9.20496e+01
38480;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 38490 (w=0.30) :: min err=9.20496e+01
38490;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 38500 (w=0.30) :: min err=9.20496e+01
38500;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 38510 (w=0.30) :: min err=9.20496e+01
38510;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 38520 (w=0.30) :: min err=9.20496e+01
38520;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 38530 (w=0.30) :: min err=9.20496e+01
38530;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 38540 (w=0.30) :: min err=9.20496e+01
38540;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 38550 (w=0.30) :: min err=9.20496e+01
38550;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 38560 (w=0.30) :: min err=9.20496e+01
38560;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 38570 (w=0.30) :: min err=9.20496e+01
38570;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 38580 (w=0.30) :: min err=9.20496e+01
38580;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 38590 (w=0.30) :: min err=9.20496e+01
38590;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 38600 (w=0.30) :: min err=9.20496e+01
38600;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 38610 (w=0.30) :: min err=9.20496e+01
38610;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 38620 (w=0.30) :: min err=9.20496e+01
38620;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 38630 (w=0.30) :: min err=9.20496e+01
38630;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 38640 (w=0.30) :: min err=9.20496e+01
38640;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 38650 (w=0.30) :: min err=9.20496e+01
38650;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 38660 (w=0.30) :: min err=9.20496e+01
38660;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 38670 (w=0.30) :: min err=9.20496e+01
38670;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 38680 (w=0.30) :: min err=9.20496e+01
38680;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 38690 (w=0.30) :: min err=9.20496e+01
38690;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 38700 (w=0.30) :: min err=9.20496e+01
38700;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 38710 (w=0.30) :: min err=9.20496e+01
38710;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 38720 (w=0.30) :: min err=9.20496e+01
38720;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 38730 (w=0.30) :: min err=9.20496e+01
38730;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 38740 (w=0.30) :: min err=9.20496e+01
38740;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 38750 (w=0.30) :: min err=9.20496e+01
38750;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 38760 (w=0.30) :: min err=9.20496e+01
38760;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 38770 (w=0.30) :: min err=9.20496e+01
38770;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 38780 (w=0.30) :: min err=9.20496e+01
38780;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 38790 (w=0.30) :: min err=9.20496e+01
38790;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 38800 (w=0.30) :: min err=9.20496e+01
38800;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 38810 (w=0.30) :: min err=9.20496e+01
38810;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 38820 (w=0.30) :: min err=9.20496e+01
38820;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 38830 (w=0.30) :: min err=9.20496e+01
38830;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 38840 (w=0.30) :: min err=9.20496e+01
38840;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 38850 (w=0.30) :: min err=9.20496e+01
38850;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 38860 (w=0.30) :: min err=9.20496e+01
38860;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 38870 (w=0.30) :: min err=9.20496e+01
38870;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 38880 (w=0.30) :: min err=9.20496e+01
38880;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 38890 (w=0.30) :: min err=9.20496e+01
38890;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 38900 (w=0.30) :: min err=9.20496e+01
38900;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 38910 (w=0.30) :: min err=9.20496e+01
38910;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 38920 (w=0.30) :: min err=9.20496e+01
38920;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 38930 (w=0.30) :: min err=9.20496e+01
38930;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 38940 (w=0.30) :: min err=9.20496e+01
38940;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 38950 (w=0.30) :: min err=9.20496e+01
38950;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 38960 (w=0.30) :: min err=9.20496e+01
38960;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 38970 (w=0.30) :: min err=9.20496e+01
38970;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 38980 (w=0.30) :: min err=9.20496e+01
38980;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 38990 (w=0.30) :: min err=9.20496e+01
38990;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 39000 (w=0.30) :: min err=9.20496e+01
39000;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 39010 (w=0.30) :: min err=9.20496e+01
39010;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 39020 (w=0.30) :: min err=9.20496e+01
39020;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 39030 (w=0.30) :: min err=9.20496e+01
39030;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 39040 (w=0.30) :: min err=9.20496e+01
39040;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 39050 (w=0.30) :: min err=9.20496e+01
39050;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 39060 (w=0.30) :: min err=9.20496e+01
39060;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 39070 (w=0.30) :: min err=9.20496e+01
39070;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 39080 (w=0.30) :: min err=9.20496e+01
39080;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 39090 (w=0.30) :: min err=9.20496e+01
39090;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 39100 (w=0.30) :: min err=9.20496e+01
39100;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 39110 (w=0.30) :: min err=9.20496e+01
39110;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 39120 (w=0.30) :: min err=9.20496e+01
39120;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 39130 (w=0.30) :: min err=9.20496e+01
39130;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 39140 (w=0.30) :: min err=9.20496e+01
39140;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 39150 (w=0.30) :: min err=9.20496e+01
39150;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 39160 (w=0.30) :: min err=9.20496e+01
39160;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 39170 (w=0.30) :: min err=9.20496e+01
39170;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 39180 (w=0.30) :: min err=9.20496e+01
39180;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 39190 (w=0.30) :: min err=9.20496e+01
39190;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 39200 (w=0.30) :: min err=9.20496e+01
39200;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 39210 (w=0.30) :: min err=9.20496e+01
39210;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 39220 (w=0.30) :: min err=9.20496e+01
39220;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 39230 (w=0.30) :: min err=9.20496e+01
39230;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 39240 (w=0.30) :: min err=9.20496e+01
39240;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 39250 (w=0.30) :: min err=9.20496e+01
39250;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 39260 (w=0.30) :: min err=9.20496e+01
39260;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 39270 (w=0.30) :: min err=9.20496e+01
39270;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 39280 (w=0.30) :: min err=9.20496e+01
39280;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 39290 (w=0.30) :: min err=9.20496e+01
39290;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 39300 (w=0.30) :: min err=9.20496e+01
39300;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 39310 (w=0.30) :: min err=9.20496e+01
39310;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 39320 (w=0.30) :: min err=9.20496e+01
39320;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 39330 (w=0.30) :: min err=9.20496e+01
39330;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 39340 (w=0.30) :: min err=9.20496e+01
39340;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 39350 (w=0.30) :: min err=9.20496e+01
39350;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 39360 (w=0.30) :: min err=9.20496e+01
39360;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 39370 (w=0.30) :: min err=9.20496e+01
39370;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 39380 (w=0.30) :: min err=9.20496e+01
39380;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 39390 (w=0.30) :: min err=9.20496e+01
39390;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 39400 (w=0.30) :: min err=9.20496e+01
39400;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 39410 (w=0.30) :: min err=9.20496e+01
39410;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 39420 (w=0.30) :: min err=9.20496e+01
39420;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 39430 (w=0.30) :: min err=9.20496e+01
39430;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 39440 (w=0.30) :: min err=9.20496e+01
39440;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 39450 (w=0.30) :: min err=9.20496e+01
39450;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 39460 (w=0.30) :: min err=9.20496e+01
39460;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 39470 (w=0.30) :: min err=9.20496e+01
39470;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 39480 (w=0.30) :: min err=9.20496e+01
39480;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 39490 (w=0.30) :: min err=9.20496e+01
39490;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 39500 (w=0.30) :: min err=9.20496e+01
39500;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 39510 (w=0.30) :: min err=9.20496e+01
39510;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 39520 (w=0.30) :: min err=9.20496e+01
39520;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 39530 (w=0.30) :: min err=9.20496e+01
39530;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 39540 (w=0.30) :: min err=9.20496e+01
39540;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 39550 (w=0.30) :: min err=9.20496e+01
39550;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 39560 (w=0.30) :: min err=9.20496e+01
39560;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 39570 (w=0.30) :: min err=9.20496e+01
39570;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 39580 (w=0.30) :: min err=9.20496e+01
39580;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 39590 (w=0.30) :: min err=9.20496e+01
39590;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 39600 (w=0.30) :: min err=9.20496e+01
39600;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 39610 (w=0.30) :: min err=9.20496e+01
39610;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 39620 (w=0.30) :: min err=9.20496e+01
39620;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 39630 (w=0.30) :: min err=9.20496e+01
39630;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 39640 (w=0.30) :: min err=9.20496e+01
39640;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 39650 (w=0.30) :: min err=9.20496e+01
39650;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 39660 (w=0.30) :: min err=9.20496e+01
39660;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 39670 (w=0.30) :: min err=9.20496e+01
39670;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 39680 (w=0.30) :: min err=9.20496e+01
39680;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 39690 (w=0.30) :: min err=9.20496e+01
39690;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 39700 (w=0.30) :: min err=9.20496e+01
39700;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 39710 (w=0.30) :: min err=9.20496e+01
39710;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 39720 (w=0.30) :: min err=9.20496e+01
39720;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 39730 (w=0.30) :: min err=9.20496e+01
39730;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 39740 (w=0.30) :: min err=9.20496e+01
39740;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 39750 (w=0.30) :: min err=9.20496e+01
39750;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 39760 (w=0.30) :: min err=9.20496e+01
39760;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 39770 (w=0.30) :: min err=9.20496e+01
39770;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 39780 (w=0.30) :: min err=9.20496e+01
39780;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 39790 (w=0.30) :: min err=9.20496e+01
39790;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 39800 (w=0.30) :: min err=9.20496e+01
39800;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 39810 (w=0.30) :: min err=9.20496e+01
39810;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 39820 (w=0.30) :: min err=9.20496e+01
39820;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 39830 (w=0.30) :: min err=9.20496e+01
39830;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 39840 (w=0.30) :: min err=9.20496e+01
39840;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 39850 (w=0.30) :: min err=9.20496e+01
39850;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 39860 (w=0.30) :: min err=9.20496e+01
39860;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 39870 (w=0.30) :: min err=9.20496e+01
39870;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 39880 (w=0.30) :: min err=9.20496e+01
39880;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 39890 (w=0.30) :: min err=9.20496e+01
39890;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 39900 (w=0.30) :: min err=9.20496e+01
39900;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 39910 (w=0.30) :: min err=9.20496e+01
39910;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 39920 (w=0.30) :: min err=9.20496e+01
39920;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 39930 (w=0.30) :: min err=9.20496e+01
39930;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 39940 (w=0.30) :: min err=9.20496e+01
39940;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 39950 (w=0.30) :: min err=9.20496e+01
39950;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 39960 (w=0.30) :: min err=9.20496e+01
39960;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 39970 (w=0.30) :: min err=9.20496e+01
39970;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 39980 (w=0.30) :: min err=9.20496e+01
39980;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 39990 (w=0.30) :: min err=9.20496e+01
39990;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 40000 (w=0.30) :: min err=9.20496e+01
40000;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 40010 (w=0.30) :: min err=9.20496e+01
40010;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 40020 (w=0.30) :: min err=9.20496e+01
40020;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 40030 (w=0.30) :: min err=9.20496e+01
40030;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 40040 (w=0.30) :: min err=9.20496e+01
40040;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 40050 (w=0.30) :: min err=9.20496e+01
40050;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 40060 (w=0.30) :: min err=9.20496e+01
40060;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 40070 (w=0.30) :: min err=9.20496e+01
40070;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 40080 (w=0.30) :: min err=9.20496e+01
40080;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 40090 (w=0.30) :: min err=9.20496e+01
40090;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 40100 (w=0.30) :: min err=9.20496e+01
40100;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 40110 (w=0.30) :: min err=9.20496e+01
40110;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 40120 (w=0.30) :: min err=9.20496e+01
40120;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 40130 (w=0.30) :: min err=9.20496e+01
40130;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 40140 (w=0.30) :: min err=9.20496e+01
40140;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 40150 (w=0.30) :: min err=9.20496e+01
40150;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 40160 (w=0.30) :: min err=9.20496e+01
40160;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 40170 (w=0.30) :: min err=9.20496e+01
40170;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 40180 (w=0.30) :: min err=9.20496e+01
40180;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 40190 (w=0.30) :: min err=9.20496e+01
40190;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 40200 (w=0.30) :: min err=9.20496e+01
40200;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 40210 (w=0.30) :: min err=9.20496e+01
40210;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 40220 (w=0.30) :: min err=9.20496e+01
40220;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 40230 (w=0.30) :: min err=9.20496e+01
40230;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 40240 (w=0.30) :: min err=9.20496e+01
40240;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 40250 (w=0.30) :: min err=9.20496e+01
40250;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 40260 (w=0.30) :: min err=9.20496e+01
40260;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 40270 (w=0.30) :: min err=9.20496e+01
40270;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 40280 (w=0.30) :: min err=9.20496e+01
40280;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 40290 (w=0.30) :: min err=9.20496e+01
40290;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 40300 (w=0.30) :: min err=9.20496e+01
40300;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 40310 (w=0.30) :: min err=9.20496e+01
40310;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 40320 (w=0.30) :: min err=9.20496e+01
40320;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 40330 (w=0.30) :: min err=9.20496e+01
40330;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 40340 (w=0.30) :: min err=9.20496e+01
40340;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 40350 (w=0.30) :: min err=9.20496e+01
40350;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 40360 (w=0.30) :: min err=9.20496e+01
40360;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 40370 (w=0.30) :: min err=9.20496e+01
40370;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 40380 (w=0.30) :: min err=9.20496e+01
40380;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 40390 (w=0.30) :: min err=9.20496e+01
40390;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 40400 (w=0.30) :: min err=9.20496e+01
40400;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 40410 (w=0.30) :: min err=9.20496e+01
40410;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 40420 (w=0.30) :: min err=9.20496e+01
40420;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 40430 (w=0.30) :: min err=9.20496e+01
40430;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 40440 (w=0.30) :: min err=9.20496e+01
40440;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 40450 (w=0.30) :: min err=9.20496e+01
40450;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 40460 (w=0.30) :: min err=9.20496e+01
40460;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 40470 (w=0.30) :: min err=9.20496e+01
40470;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 40480 (w=0.30) :: min err=9.20496e+01
40480;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 40490 (w=0.30) :: min err=9.20496e+01
40490;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 40500 (w=0.30) :: min err=9.20496e+01
40500;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 40510 (w=0.30) :: min err=9.20496e+01
40510;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 40520 (w=0.30) :: min err=9.20496e+01
40520;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 40530 (w=0.30) :: min err=9.20496e+01
40530;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 40540 (w=0.30) :: min err=9.20496e+01
40540;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 40550 (w=0.30) :: min err=9.20496e+01
40550;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 40560 (w=0.30) :: min err=9.20496e+01
40560;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 40570 (w=0.30) :: min err=9.20496e+01
40570;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 40580 (w=0.30) :: min err=9.20496e+01
40580;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 40590 (w=0.30) :: min err=9.20496e+01
40590;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 40600 (w=0.30) :: min err=9.20496e+01
40600;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 40610 (w=0.30) :: min err=9.20496e+01
40610;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 40620 (w=0.30) :: min err=9.20496e+01
40620;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 40630 (w=0.30) :: min err=9.20496e+01
40630;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 40640 (w=0.30) :: min err=9.20496e+01
40640;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 40650 (w=0.30) :: min err=9.20496e+01
40650;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 40660 (w=0.30) :: min err=9.20496e+01
40660;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 40670 (w=0.30) :: min err=9.20496e+01
40670;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 40680 (w=0.30) :: min err=9.20496e+01
40680;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 40690 (w=0.30) :: min err=9.20496e+01
40690;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 40700 (w=0.30) :: min err=9.20496e+01
40700;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 40710 (w=0.30) :: min err=9.20496e+01
40710;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 40720 (w=0.30) :: min err=9.20496e+01
40720;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 40730 (w=0.30) :: min err=9.20496e+01
40730;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 40740 (w=0.30) :: min err=9.20496e+01
40740;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 40750 (w=0.30) :: min err=9.20496e+01
40750;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 40760 (w=0.30) :: min err=9.20496e+01
40760;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 40770 (w=0.30) :: min err=9.20496e+01
40770;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 40780 (w=0.30) :: min err=9.20496e+01
40780;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 40790 (w=0.30) :: min err=9.20496e+01
40790;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 40800 (w=0.30) :: min err=9.20496e+01
40800;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 40810 (w=0.30) :: min err=9.20496e+01
40810;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 40820 (w=0.30) :: min err=9.20496e+01
40820;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 40830 (w=0.30) :: min err=9.20496e+01
40830;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 40840 (w=0.30) :: min err=9.20496e+01
40840;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 40850 (w=0.30) :: min err=9.20496e+01
40850;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 40860 (w=0.30) :: min err=9.20496e+01
40860;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 40870 (w=0.30) :: min err=9.20496e+01
40870;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 40880 (w=0.30) :: min err=9.20496e+01
40880;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 40890 (w=0.30) :: min err=9.20496e+01
40890;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 40900 (w=0.30) :: min err=9.20496e+01
40900;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 40910 (w=0.30) :: min err=9.20496e+01
40910;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 40920 (w=0.30) :: min err=9.20496e+01
40920;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 40930 (w=0.30) :: min err=9.20496e+01
40930;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 40940 (w=0.30) :: min err=9.20496e+01
40940;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 40950 (w=0.30) :: min err=9.20496e+01
40950;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 40960 (w=0.30) :: min err=9.20496e+01
40960;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 40970 (w=0.30) :: min err=9.20496e+01
40970;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 40980 (w=0.30) :: min err=9.20496e+01
40980;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 40990 (w=0.30) :: min err=9.20496e+01
40990;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 41000 (w=0.30) :: min err=9.20496e+01
41000;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 41010 (w=0.30) :: min err=9.20496e+01
41010;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 41020 (w=0.30) :: min err=9.20496e+01
41020;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 41030 (w=0.30) :: min err=9.20496e+01
41030;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 41040 (w=0.30) :: min err=9.20496e+01
41040;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 41050 (w=0.30) :: min err=9.20496e+01
41050;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 41060 (w=0.30) :: min err=9.20496e+01
41060;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 41070 (w=0.30) :: min err=9.20496e+01
41070;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 41080 (w=0.30) :: min err=9.20496e+01
41080;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 41090 (w=0.30) :: min err=9.20496e+01
41090;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 41100 (w=0.30) :: min err=9.20496e+01
41100;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 41110 (w=0.30) :: min err=9.20496e+01
41110;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 41120 (w=0.30) :: min err=9.20496e+01
41120;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 41130 (w=0.30) :: min err=9.20496e+01
41130;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 41140 (w=0.30) :: min err=9.20496e+01
41140;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 41150 (w=0.30) :: min err=9.20496e+01
41150;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 41160 (w=0.30) :: min err=9.20496e+01
41160;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 41170 (w=0.30) :: min err=9.20496e+01
41170;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 41180 (w=0.30) :: min err=9.20496e+01
41180;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 41190 (w=0.30) :: min err=9.20496e+01
41190;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 41200 (w=0.30) :: min err=9.20496e+01
41200;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 41210 (w=0.30) :: min err=9.20496e+01
41210;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 41220 (w=0.30) :: min err=9.20496e+01
41220;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 41230 (w=0.30) :: min err=9.20496e+01
41230;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 41240 (w=0.30) :: min err=9.20496e+01
41240;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 41250 (w=0.30) :: min err=9.20496e+01
41250;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 41260 (w=0.30) :: min err=9.20496e+01
41260;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 41270 (w=0.30) :: min err=9.20496e+01
41270;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 41280 (w=0.30) :: min err=9.20496e+01
41280;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 41290 (w=0.30) :: min err=9.20496e+01
41290;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 41300 (w=0.30) :: min err=9.20496e+01
41300;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 41310 (w=0.30) :: min err=9.20496e+01
41310;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 41320 (w=0.30) :: min err=9.20496e+01
41320;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 41330 (w=0.30) :: min err=9.20496e+01
41330;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 41340 (w=0.30) :: min err=9.20496e+01
41340;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 41350 (w=0.30) :: min err=9.20496e+01
41350;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 41360 (w=0.30) :: min err=9.20496e+01
41360;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 41370 (w=0.30) :: min err=9.20496e+01
41370;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 41380 (w=0.30) :: min err=9.20496e+01
41380;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 41390 (w=0.30) :: min err=9.20496e+01
41390;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 41400 (w=0.30) :: min err=9.20496e+01
41400;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 41410 (w=0.30) :: min err=9.20496e+01
41410;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 41420 (w=0.30) :: min err=9.20496e+01
41420;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 41430 (w=0.30) :: min err=9.20496e+01
41430;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 41440 (w=0.30) :: min err=9.20496e+01
41440;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 41450 (w=0.30) :: min err=9.20496e+01
41450;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 41460 (w=0.30) :: min err=9.20496e+01
41460;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 41470 (w=0.30) :: min err=9.20496e+01
41470;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 41480 (w=0.30) :: min err=9.20496e+01
41480;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 41490 (w=0.30) :: min err=9.20496e+01
41490;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 41500 (w=0.30) :: min err=9.20496e+01
41500;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 41510 (w=0.30) :: min err=9.20496e+01
41510;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 41520 (w=0.30) :: min err=9.20496e+01
41520;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 41530 (w=0.30) :: min err=9.20496e+01
41530;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 41540 (w=0.30) :: min err=9.20496e+01
41540;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 41550 (w=0.30) :: min err=9.20496e+01
41550;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 41560 (w=0.30) :: min err=9.20496e+01
41560;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 41570 (w=0.30) :: min err=9.20496e+01
41570;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 41580 (w=0.30) :: min err=9.20496e+01
41580;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 41590 (w=0.30) :: min err=9.20496e+01
41590;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 41600 (w=0.30) :: min err=9.20496e+01
41600;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 41610 (w=0.30) :: min err=9.20496e+01
41610;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 41620 (w=0.30) :: min err=9.20496e+01
41620;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 41630 (w=0.30) :: min err=9.20496e+01
41630;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 41640 (w=0.30) :: min err=9.20496e+01
41640;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 41650 (w=0.30) :: min err=9.20496e+01
41650;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 41660 (w=0.30) :: min err=9.20496e+01
41660;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 41670 (w=0.30) :: min err=9.20496e+01
41670;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 41680 (w=0.30) :: min err=9.20496e+01
41680;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 41690 (w=0.30) :: min err=9.20496e+01
41690;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 41700 (w=0.30) :: min err=9.20496e+01
41700;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 41710 (w=0.30) :: min err=9.20496e+01
41710;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 41720 (w=0.30) :: min err=9.20496e+01
41720;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 41730 (w=0.30) :: min err=9.20496e+01
41730;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 41740 (w=0.30) :: min err=9.20496e+01
41740;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 41750 (w=0.30) :: min err=9.20496e+01
41750;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 41760 (w=0.30) :: min err=9.20496e+01
41760;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 41770 (w=0.30) :: min err=9.20496e+01
41770;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 41780 (w=0.30) :: min err=9.20496e+01
41780;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 41790 (w=0.30) :: min err=9.20496e+01
41790;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 41800 (w=0.30) :: min err=9.20496e+01
41800;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 41810 (w=0.30) :: min err=9.20496e+01
41810;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 41820 (w=0.30) :: min err=9.20496e+01
41820;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 41830 (w=0.30) :: min err=9.20496e+01
41830;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 41840 (w=0.30) :: min err=9.20496e+01
41840;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 41850 (w=0.30) :: min err=9.20496e+01
41850;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 41860 (w=0.30) :: min err=9.20496e+01
41860;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 41870 (w=0.30) :: min err=9.20496e+01
41870;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 41880 (w=0.30) :: min err=9.20496e+01
41880;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 41890 (w=0.30) :: min err=9.20496e+01
41890;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 41900 (w=0.30) :: min err=9.20496e+01
41900;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 41910 (w=0.30) :: min err=9.20496e+01
41910;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 41920 (w=0.30) :: min err=9.20496e+01
41920;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 41930 (w=0.30) :: min err=9.20496e+01
41930;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 41940 (w=0.30) :: min err=9.20496e+01
41940;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 41950 (w=0.30) :: min err=9.20496e+01
41950;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 41960 (w=0.30) :: min err=9.20496e+01
41960;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 41970 (w=0.30) :: min err=9.20496e+01
41970;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 41980 (w=0.30) :: min err=9.20496e+01
41980;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 41990 (w=0.30) :: min err=9.20496e+01
41990;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 42000 (w=0.30) :: min err=9.20496e+01
42000;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 42010 (w=0.30) :: min err=9.20496e+01
42010;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 42020 (w=0.30) :: min err=9.20496e+01
42020;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 42030 (w=0.30) :: min err=9.20496e+01
42030;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 42040 (w=0.30) :: min err=9.20496e+01
42040;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 42050 (w=0.30) :: min err=9.20496e+01
42050;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 42060 (w=0.30) :: min err=9.20496e+01
42060;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 42070 (w=0.30) :: min err=9.20496e+01
42070;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 42080 (w=0.30) :: min err=9.20496e+01
42080;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 42090 (w=0.30) :: min err=9.20496e+01
42090;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 42100 (w=0.30) :: min err=9.20496e+01
42100;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 42110 (w=0.30) :: min err=9.20496e+01
42110;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 42120 (w=0.30) :: min err=9.20496e+01
42120;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 42130 (w=0.30) :: min err=9.20496e+01
42130;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 42140 (w=0.30) :: min err=9.20496e+01
42140;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 42150 (w=0.30) :: min err=9.20496e+01
42150;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 42160 (w=0.30) :: min err=9.20496e+01
42160;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 42170 (w=0.30) :: min err=9.20496e+01
42170;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 42180 (w=0.30) :: min err=9.20496e+01
42180;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 42190 (w=0.30) :: min err=9.20496e+01
42190;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 42200 (w=0.30) :: min err=9.20496e+01
42200;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 42210 (w=0.30) :: min err=9.20496e+01
42210;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 42220 (w=0.30) :: min err=9.20496e+01
42220;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 42230 (w=0.30) :: min err=9.20496e+01
42230;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 42240 (w=0.30) :: min err=9.20496e+01
42240;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 42250 (w=0.30) :: min err=9.20496e+01
42250;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 42260 (w=0.30) :: min err=9.20496e+01
42260;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 42270 (w=0.30) :: min err=9.20496e+01
42270;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 42280 (w=0.30) :: min err=9.20496e+01
42280;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 42290 (w=0.30) :: min err=9.20496e+01
42290;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 42300 (w=0.30) :: min err=9.20496e+01
42300;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 42310 (w=0.30) :: min err=9.20496e+01
42310;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 42320 (w=0.30) :: min err=9.20496e+01
42320;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 42330 (w=0.30) :: min err=9.20496e+01
42330;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 42340 (w=0.30) :: min err=9.20496e+01
42340;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 42350 (w=0.30) :: min err=9.20496e+01
42350;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 42360 (w=0.30) :: min err=9.20496e+01
42360;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 42370 (w=0.30) :: min err=9.20496e+01
42370;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 42380 (w=0.30) :: min err=9.20496e+01
42380;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 42390 (w=0.30) :: min err=9.20496e+01
42390;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 42400 (w=0.30) :: min err=9.20496e+01
42400;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 42410 (w=0.30) :: min err=9.20496e+01
42410;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 42420 (w=0.30) :: min err=9.20496e+01
42420;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 42430 (w=0.30) :: min err=9.20496e+01
42430;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 42440 (w=0.30) :: min err=9.20496e+01
42440;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 42450 (w=0.30) :: min err=9.20496e+01
42450;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 42460 (w=0.30) :: min err=9.20496e+01
42460;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 42470 (w=0.30) :: min err=9.20496e+01
42470;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 42480 (w=0.30) :: min err=9.20496e+01
42480;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 42490 (w=0.30) :: min err=9.20496e+01
42490;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 42500 (w=0.30) :: min err=9.20496e+01
42500;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 42510 (w=0.30) :: min err=9.20496e+01
42510;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 42520 (w=0.30) :: min err=9.20496e+01
42520;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 42530 (w=0.30) :: min err=9.20496e+01
42530;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 42540 (w=0.30) :: min err=9.20496e+01
42540;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 42550 (w=0.30) :: min err=9.20496e+01
42550;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 42560 (w=0.30) :: min err=9.20496e+01
42560;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 42570 (w=0.30) :: min err=9.20496e+01
42570;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 42580 (w=0.30) :: min err=9.20496e+01
42580;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 42590 (w=0.30) :: min err=9.20496e+01
42590;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 42600 (w=0.30) :: min err=9.20496e+01
42600;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 42610 (w=0.30) :: min err=9.20496e+01
42610;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 42620 (w=0.30) :: min err=9.20496e+01
42620;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 42630 (w=0.30) :: min err=9.20496e+01
42630;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 42640 (w=0.30) :: min err=9.20496e+01
42640;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 42650 (w=0.30) :: min err=9.20496e+01
42650;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 42660 (w=0.30) :: min err=9.20496e+01
42660;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 42670 (w=0.30) :: min err=9.20496e+01
42670;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 42680 (w=0.30) :: min err=9.20496e+01
42680;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 42690 (w=0.30) :: min err=9.20496e+01
42690;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 42700 (w=0.30) :: min err=9.20496e+01
42700;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 42710 (w=0.30) :: min err=9.20496e+01
42710;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 42720 (w=0.30) :: min err=9.20496e+01
42720;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 42730 (w=0.30) :: min err=9.20496e+01
42730;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 42740 (w=0.30) :: min err=9.20496e+01
42740;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 42750 (w=0.30) :: min err=9.20496e+01
42750;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 42760 (w=0.30) :: min err=9.20496e+01
42760;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 42770 (w=0.30) :: min err=9.20496e+01
42770;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 42780 (w=0.30) :: min err=9.20496e+01
42780;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 42790 (w=0.30) :: min err=9.20496e+01
42790;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 42800 (w=0.30) :: min err=9.20496e+01
42800;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 42810 (w=0.30) :: min err=9.20496e+01
42810;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 42820 (w=0.30) :: min err=9.20496e+01
42820;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 42830 (w=0.30) :: min err=9.20496e+01
42830;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 42840 (w=0.30) :: min err=9.20496e+01
42840;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 42850 (w=0.30) :: min err=9.20496e+01
42850;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 42860 (w=0.30) :: min err=9.20496e+01
42860;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 42870 (w=0.30) :: min err=9.20496e+01
42870;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 42880 (w=0.30) :: min err=9.20496e+01
42880;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 42890 (w=0.30) :: min err=9.20496e+01
42890;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 42900 (w=0.30) :: min err=9.20496e+01
42900;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 42910 (w=0.30) :: min err=9.20496e+01
42910;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 42920 (w=0.30) :: min err=9.20496e+01
42920;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 42930 (w=0.30) :: min err=9.20496e+01
42930;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 42940 (w=0.30) :: min err=9.20496e+01
42940;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 42950 (w=0.30) :: min err=9.20496e+01
42950;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 42960 (w=0.30) :: min err=9.20496e+01
42960;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 42970 (w=0.30) :: min err=9.20496e+01
42970;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 42980 (w=0.30) :: min err=9.20496e+01
42980;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 42990 (w=0.30) :: min err=9.20496e+01
42990;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 43000 (w=0.30) :: min err=9.20496e+01
43000;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 43010 (w=0.30) :: min err=9.20496e+01
43010;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 43020 (w=0.30) :: min err=9.20496e+01
43020;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 43030 (w=0.30) :: min err=9.20496e+01
43030;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 43040 (w=0.30) :: min err=9.20496e+01
43040;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 43050 (w=0.30) :: min err=9.20496e+01
43050;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 43060 (w=0.30) :: min err=9.20496e+01
43060;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 43070 (w=0.30) :: min err=9.20496e+01
43070;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 43080 (w=0.30) :: min err=9.20496e+01
43080;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 43090 (w=0.30) :: min err=9.20496e+01
43090;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 43100 (w=0.30) :: min err=9.20496e+01
43100;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 43110 (w=0.30) :: min err=9.20496e+01
43110;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 43120 (w=0.30) :: min err=9.20496e+01
43120;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 43130 (w=0.30) :: min err=9.20496e+01
43130;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 43140 (w=0.30) :: min err=9.20496e+01
43140;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 43150 (w=0.30) :: min err=9.20496e+01
43150;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 43160 (w=0.30) :: min err=9.20496e+01
43160;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 43170 (w=0.30) :: min err=9.20496e+01
43170;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 43180 (w=0.30) :: min err=9.20496e+01
43180;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 43190 (w=0.30) :: min err=9.20496e+01
43190;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 43200 (w=0.30) :: min err=9.20496e+01
43200;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 43210 (w=0.30) :: min err=9.20496e+01
43210;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 43220 (w=0.30) :: min err=9.20496e+01
43220;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 43230 (w=0.30) :: min err=9.20496e+01
43230;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 43240 (w=0.30) :: min err=9.20496e+01
43240;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 43250 (w=0.30) :: min err=9.20496e+01
43250;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 43260 (w=0.30) :: min err=9.20496e+01
43260;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 43270 (w=0.30) :: min err=9.20496e+01
43270;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 43280 (w=0.30) :: min err=9.20496e+01
43280;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 43290 (w=0.30) :: min err=9.20496e+01
43290;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 43300 (w=0.30) :: min err=9.20496e+01
43300;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 43310 (w=0.30) :: min err=9.20496e+01
43310;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 43320 (w=0.30) :: min err=9.20496e+01
43320;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 43330 (w=0.30) :: min err=9.20496e+01
43330;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 43340 (w=0.30) :: min err=9.20496e+01
43340;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 43350 (w=0.30) :: min err=9.20496e+01
43350;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 43360 (w=0.30) :: min err=9.20496e+01
43360;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 43370 (w=0.30) :: min err=9.20496e+01
43370;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 43380 (w=0.30) :: min err=9.20496e+01
43380;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 43390 (w=0.30) :: min err=9.20496e+01
43390;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 43400 (w=0.30) :: min err=9.20496e+01
43400;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 43410 (w=0.30) :: min err=9.20496e+01
43410;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 43420 (w=0.30) :: min err=9.20496e+01
43420;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 43430 (w=0.30) :: min err=9.20496e+01
43430;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 43440 (w=0.30) :: min err=9.20496e+01
43440;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 43450 (w=0.30) :: min err=9.20496e+01
43450;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 43460 (w=0.30) :: min err=9.20496e+01
43460;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 43470 (w=0.30) :: min err=9.20496e+01
43470;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 43480 (w=0.30) :: min err=9.20496e+01
43480;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 43490 (w=0.30) :: min err=9.20496e+01
43490;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 43500 (w=0.30) :: min err=9.20496e+01
43500;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 43510 (w=0.30) :: min err=9.20496e+01
43510;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 43520 (w=0.30) :: min err=9.20496e+01
43520;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 43530 (w=0.30) :: min err=9.20496e+01
43530;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 43540 (w=0.30) :: min err=9.20496e+01
43540;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 43550 (w=0.30) :: min err=9.20496e+01
43550;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 43560 (w=0.30) :: min err=9.20496e+01
43560;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 43570 (w=0.30) :: min err=9.20496e+01
43570;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 43580 (w=0.30) :: min err=9.20496e+01
43580;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 43590 (w=0.30) :: min err=9.20496e+01
43590;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 43600 (w=0.30) :: min err=9.20496e+01
43600;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 43610 (w=0.30) :: min err=9.20496e+01
43610;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 43620 (w=0.30) :: min err=9.20496e+01
43620;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 43630 (w=0.30) :: min err=9.20496e+01
43630;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 43640 (w=0.30) :: min err=9.20496e+01
43640;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 43650 (w=0.30) :: min err=9.20496e+01
43650;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 43660 (w=0.30) :: min err=9.20496e+01
43660;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 43670 (w=0.30) :: min err=9.20496e+01
43670;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 43680 (w=0.30) :: min err=9.20496e+01
43680;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 43690 (w=0.30) :: min err=9.20496e+01
43690;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 43700 (w=0.30) :: min err=9.20496e+01
43700;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 43710 (w=0.30) :: min err=9.20496e+01
43710;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 43720 (w=0.30) :: min err=9.20496e+01
43720;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 43730 (w=0.30) :: min err=9.20496e+01
43730;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 43740 (w=0.30) :: min err=9.20496e+01
43740;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 43750 (w=0.30) :: min err=9.20496e+01
43750;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 43760 (w=0.30) :: min err=9.20496e+01
43760;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 43770 (w=0.30) :: min err=9.20496e+01
43770;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 43780 (w=0.30) :: min err=9.20496e+01
43780;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 43790 (w=0.30) :: min err=9.20496e+01
43790;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 43800 (w=0.30) :: min err=9.20496e+01
43800;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 43810 (w=0.30) :: min err=9.20496e+01
43810;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 43820 (w=0.30) :: min err=9.20496e+01
43820;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 43830 (w=0.30) :: min err=9.20496e+01
43830;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 43840 (w=0.30) :: min err=9.20496e+01
43840;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 43850 (w=0.30) :: min err=9.20496e+01
43850;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 43860 (w=0.30) :: min err=9.20496e+01
43860;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 43870 (w=0.30) :: min err=9.20496e+01
43870;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 43880 (w=0.30) :: min err=9.20496e+01
43880;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 43890 (w=0.30) :: min err=9.20496e+01
43890;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 43900 (w=0.30) :: min err=9.20496e+01
43900;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 43910 (w=0.30) :: min err=9.20496e+01
43910;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 43920 (w=0.30) :: min err=9.20496e+01
43920;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 43930 (w=0.30) :: min err=9.20496e+01
43930;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 43940 (w=0.30) :: min err=9.20496e+01
43940;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 43950 (w=0.30) :: min err=9.20496e+01
43950;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 43960 (w=0.30) :: min err=9.20496e+01
43960;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 43970 (w=0.30) :: min err=9.20496e+01
43970;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 43980 (w=0.30) :: min err=9.20496e+01
43980;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 43990 (w=0.30) :: min err=9.20496e+01
43990;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 44000 (w=0.30) :: min err=9.20496e+01
44000;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 44010 (w=0.30) :: min err=9.20496e+01
44010;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 44020 (w=0.30) :: min err=9.20496e+01
44020;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 44030 (w=0.30) :: min err=9.20496e+01
44030;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 44040 (w=0.30) :: min err=9.20496e+01
44040;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 44050 (w=0.30) :: min err=9.20496e+01
44050;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 44060 (w=0.30) :: min err=9.20496e+01
44060;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 44070 (w=0.30) :: min err=9.20496e+01
44070;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 44080 (w=0.30) :: min err=9.20496e+01
44080;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 44090 (w=0.30) :: min err=9.20496e+01
44090;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 44100 (w=0.30) :: min err=9.20496e+01
44100;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 44110 (w=0.30) :: min err=9.20496e+01
44110;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 44120 (w=0.30) :: min err=9.20496e+01
44120;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 44130 (w=0.30) :: min err=9.20496e+01
44130;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 44140 (w=0.30) :: min err=9.20496e+01
44140;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 44150 (w=0.30) :: min err=9.20496e+01
44150;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 44160 (w=0.30) :: min err=9.20496e+01
44160;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 44170 (w=0.30) :: min err=9.20496e+01
44170;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 44180 (w=0.30) :: min err=9.20496e+01
44180;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 44190 (w=0.30) :: min err=9.20496e+01
44190;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 44200 (w=0.30) :: min err=9.20496e+01
44200;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 44210 (w=0.30) :: min err=9.20496e+01
44210;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 44220 (w=0.30) :: min err=9.20496e+01
44220;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 44230 (w=0.30) :: min err=9.20496e+01
44230;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 44240 (w=0.30) :: min err=9.20496e+01
44240;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 44250 (w=0.30) :: min err=9.20496e+01
44250;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 44260 (w=0.30) :: min err=9.20496e+01
44260;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 44270 (w=0.30) :: min err=9.20496e+01
44270;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 44280 (w=0.30) :: min err=9.20496e+01
44280;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 44290 (w=0.30) :: min err=9.20496e+01
44290;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 44300 (w=0.30) :: min err=9.20496e+01
44300;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 44310 (w=0.30) :: min err=9.20496e+01
44310;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 44320 (w=0.30) :: min err=9.20496e+01
44320;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 44330 (w=0.30) :: min err=9.20496e+01
44330;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 44340 (w=0.30) :: min err=9.20496e+01
44340;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 44350 (w=0.30) :: min err=9.20496e+01
44350;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 44360 (w=0.30) :: min err=9.20496e+01
44360;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 44370 (w=0.30) :: min err=9.20496e+01
44370;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 44380 (w=0.30) :: min err=9.20496e+01
44380;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 44390 (w=0.30) :: min err=9.20496e+01
44390;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 44400 (w=0.30) :: min err=9.20496e+01
44400;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 44410 (w=0.30) :: min err=9.20496e+01
44410;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 44420 (w=0.30) :: min err=9.20496e+01
44420;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 44430 (w=0.30) :: min err=9.20496e+01
44430;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 44440 (w=0.30) :: min err=9.20496e+01
44440;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 44450 (w=0.30) :: min err=9.20496e+01
44450;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 44460 (w=0.30) :: min err=9.20496e+01
44460;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 44470 (w=0.30) :: min err=9.20496e+01
44470;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 44480 (w=0.30) :: min err=9.20496e+01
44480;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 44490 (w=0.30) :: min err=9.20496e+01
44490;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 44500 (w=0.30) :: min err=9.20496e+01
44500;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 44510 (w=0.30) :: min err=9.20496e+01
44510;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 44520 (w=0.30) :: min err=9.20496e+01
44520;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 44530 (w=0.30) :: min err=9.20496e+01
44530;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 44540 (w=0.30) :: min err=9.20496e+01
44540;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 44550 (w=0.30) :: min err=9.20496e+01
44550;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 44560 (w=0.30) :: min err=9.20496e+01
44560;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 44570 (w=0.30) :: min err=9.20496e+01
44570;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 44580 (w=0.30) :: min err=9.20496e+01
44580;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 44590 (w=0.30) :: min err=9.20496e+01
44590;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 44600 (w=0.30) :: min err=9.20496e+01
44600;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 44610 (w=0.30) :: min err=9.20496e+01
44610;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 44620 (w=0.30) :: min err=9.20496e+01
44620;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 44630 (w=0.30) :: min err=9.20496e+01
44630;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 44640 (w=0.30) :: min err=9.20496e+01
44640;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 44650 (w=0.30) :: min err=9.20496e+01
44650;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 44660 (w=0.30) :: min err=9.20496e+01
44660;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 44670 (w=0.30) :: min err=9.20496e+01
44670;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 44680 (w=0.30) :: min err=9.20496e+01
44680;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 44690 (w=0.30) :: min err=9.20496e+01
44690;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 44700 (w=0.30) :: min err=9.20496e+01
44700;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 44710 (w=0.30) :: min err=9.20496e+01
44710;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 44720 (w=0.30) :: min err=9.20496e+01
44720;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 44730 (w=0.30) :: min err=9.20496e+01
44730;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 44740 (w=0.30) :: min err=9.20496e+01
44740;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 44750 (w=0.30) :: min err=9.20496e+01
44750;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 44760 (w=0.30) :: min err=9.20496e+01
44760;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 44770 (w=0.30) :: min err=9.20496e+01
44770;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 44780 (w=0.30) :: min err=9.20496e+01
44780;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 44790 (w=0.30) :: min err=9.20496e+01
44790;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 44800 (w=0.30) :: min err=9.20496e+01
44800;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 44810 (w=0.30) :: min err=9.20496e+01
44810;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 44820 (w=0.30) :: min err=9.20496e+01
44820;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 44830 (w=0.30) :: min err=9.20496e+01
44830;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 44840 (w=0.30) :: min err=9.20496e+01
44840;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 44850 (w=0.30) :: min err=9.20496e+01
44850;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 44860 (w=0.30) :: min err=9.20496e+01
44860;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 44870 (w=0.30) :: min err=9.20496e+01
44870;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 44880 (w=0.30) :: min err=9.20496e+01
44880;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 44890 (w=0.30) :: min err=9.20496e+01
44890;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 44900 (w=0.30) :: min err=9.20496e+01
44900;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 44910 (w=0.30) :: min err=9.20496e+01
44910;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 44920 (w=0.30) :: min err=9.20496e+01
44920;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 44930 (w=0.30) :: min err=9.20496e+01
44930;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 44940 (w=0.30) :: min err=9.20496e+01
44940;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 44950 (w=0.30) :: min err=9.20496e+01
44950;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 44960 (w=0.30) :: min err=9.20496e+01
44960;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 44970 (w=0.30) :: min err=9.20496e+01
44970;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 44980 (w=0.30) :: min err=9.20496e+01
44980;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 44990 (w=0.30) :: min err=9.20496e+01
44990;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 45000 (w=0.30) :: min err=9.20496e+01
45000;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 45010 (w=0.30) :: min err=9.20496e+01
45010;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 45020 (w=0.30) :: min err=9.20496e+01
45020;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 45030 (w=0.30) :: min err=9.20496e+01
45030;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 45040 (w=0.30) :: min err=9.20496e+01
45040;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 45050 (w=0.30) :: min err=9.20496e+01
45050;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 45060 (w=0.30) :: min err=9.20496e+01
45060;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 45070 (w=0.30) :: min err=9.20496e+01
45070;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 45080 (w=0.30) :: min err=9.20496e+01
45080;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 45090 (w=0.30) :: min err=9.20496e+01
45090;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 45100 (w=0.30) :: min err=9.20496e+01
45100;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 45110 (w=0.30) :: min err=9.20496e+01
45110;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 45120 (w=0.30) :: min err=9.20496e+01
45120;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 45130 (w=0.30) :: min err=9.20496e+01
45130;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 45140 (w=0.30) :: min err=9.20496e+01
45140;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 45150 (w=0.30) :: min err=9.20496e+01
45150;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 45160 (w=0.30) :: min err=9.20496e+01
45160;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 45170 (w=0.30) :: min err=9.20496e+01
45170;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 45180 (w=0.30) :: min err=9.20496e+01
45180;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 45190 (w=0.30) :: min err=9.20496e+01
45190;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 45200 (w=0.30) :: min err=9.20496e+01
45200;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 45210 (w=0.30) :: min err=9.20496e+01
45210;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 45220 (w=0.30) :: min err=9.20496e+01
45220;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 45230 (w=0.30) :: min err=9.20496e+01
45230;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 45240 (w=0.30) :: min err=9.20496e+01
45240;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 45250 (w=0.30) :: min err=9.20496e+01
45250;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 45260 (w=0.30) :: min err=9.20496e+01
45260;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 45270 (w=0.30) :: min err=9.20496e+01
45270;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 45280 (w=0.30) :: min err=9.20496e+01
45280;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 45290 (w=0.30) :: min err=9.20496e+01
45290;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 45300 (w=0.30) :: min err=9.20496e+01
45300;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 45310 (w=0.30) :: min err=9.20496e+01
45310;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 45320 (w=0.30) :: min err=9.20496e+01
45320;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 45330 (w=0.30) :: min err=9.20496e+01
45330;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 45340 (w=0.30) :: min err=9.20496e+01
45340;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 45350 (w=0.30) :: min err=9.20496e+01
45350;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 45360 (w=0.30) :: min err=9.20496e+01
45360;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 45370 (w=0.30) :: min err=9.20496e+01
45370;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 45380 (w=0.30) :: min err=9.20496e+01
45380;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 45390 (w=0.30) :: min err=9.20496e+01
45390;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 45400 (w=0.30) :: min err=9.20496e+01
45400;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 45410 (w=0.30) :: min err=9.20496e+01
45410;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 45420 (w=0.30) :: min err=9.20496e+01
45420;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 45430 (w=0.30) :: min err=9.20496e+01
45430;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 45440 (w=0.30) :: min err=9.20496e+01
45440;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 45450 (w=0.30) :: min err=9.20496e+01
45450;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 45460 (w=0.30) :: min err=9.20496e+01
45460;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 45470 (w=0.30) :: min err=9.20496e+01
45470;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 45480 (w=0.30) :: min err=9.20496e+01
45480;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 45490 (w=0.30) :: min err=9.20496e+01
45490;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 45500 (w=0.30) :: min err=9.20496e+01
45500;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 45510 (w=0.30) :: min err=9.20496e+01
45510;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 45520 (w=0.30) :: min err=9.20496e+01
45520;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 45530 (w=0.30) :: min err=9.20496e+01
45530;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 45540 (w=0.30) :: min err=9.20496e+01
45540;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 45550 (w=0.30) :: min err=9.20496e+01
45550;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 45560 (w=0.30) :: min err=9.20496e+01
45560;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 45570 (w=0.30) :: min err=9.20496e+01
45570;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 45580 (w=0.30) :: min err=9.20496e+01
45580;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 45590 (w=0.30) :: min err=9.20496e+01
45590;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 45600 (w=0.30) :: min err=9.20496e+01
45600;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 45610 (w=0.30) :: min err=9.20496e+01
45610;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 45620 (w=0.30) :: min err=9.20496e+01
45620;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 45630 (w=0.30) :: min err=9.20496e+01
45630;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 45640 (w=0.30) :: min err=9.20496e+01
45640;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 45650 (w=0.30) :: min err=9.20496e+01
45650;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 45660 (w=0.30) :: min err=9.20496e+01
45660;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 45670 (w=0.30) :: min err=9.20496e+01
45670;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 45680 (w=0.30) :: min err=9.20496e+01
45680;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 45690 (w=0.30) :: min err=9.20496e+01
45690;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 45700 (w=0.30) :: min err=9.20496e+01
45700;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 45710 (w=0.30) :: min err=9.20496e+01
45710;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 45720 (w=0.30) :: min err=9.20496e+01
45720;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 45730 (w=0.30) :: min err=9.20496e+01
45730;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 45740 (w=0.30) :: min err=9.20496e+01
45740;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 45750 (w=0.30) :: min err=9.20496e+01
45750;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 45760 (w=0.30) :: min err=9.20496e+01
45760;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 45770 (w=0.30) :: min err=9.20496e+01
45770;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 45780 (w=0.30) :: min err=9.20496e+01
45780;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 45790 (w=0.30) :: min err=9.20496e+01
45790;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 45800 (w=0.30) :: min err=9.20496e+01
45800;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 45810 (w=0.30) :: min err=9.20496e+01
45810;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 45820 (w=0.30) :: min err=9.20496e+01
45820;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 45830 (w=0.30) :: min err=9.20496e+01
45830;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 45840 (w=0.30) :: min err=9.20496e+01
45840;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 45850 (w=0.30) :: min err=9.20496e+01
45850;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 45860 (w=0.30) :: min err=9.20496e+01
45860;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 45870 (w=0.30) :: min err=9.20496e+01
45870;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 45880 (w=0.30) :: min err=9.20496e+01
45880;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 45890 (w=0.30) :: min err=9.20496e+01
45890;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 45900 (w=0.30) :: min err=9.20496e+01
45900;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 45910 (w=0.30) :: min err=9.20496e+01
45910;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 45920 (w=0.30) :: min err=9.20496e+01
45920;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 45930 (w=0.30) :: min err=9.20496e+01
45930;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 45940 (w=0.30) :: min err=9.20496e+01
45940;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 45950 (w=0.30) :: min err=9.20496e+01
45950;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 45960 (w=0.30) :: min err=9.20496e+01
45960;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 45970 (w=0.30) :: min err=9.20496e+01
45970;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 45980 (w=0.30) :: min err=9.20496e+01
45980;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 45990 (w=0.30) :: min err=9.20496e+01
45990;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 46000 (w=0.30) :: min err=9.20496e+01
46000;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 46010 (w=0.30) :: min err=9.20496e+01
46010;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 46020 (w=0.30) :: min err=9.20496e+01
46020;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 46030 (w=0.30) :: min err=9.20496e+01
46030;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 46040 (w=0.30) :: min err=9.20496e+01
46040;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 46050 (w=0.30) :: min err=9.20496e+01
46050;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 46060 (w=0.30) :: min err=9.20496e+01
46060;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 46070 (w=0.30) :: min err=9.20496e+01
46070;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 46080 (w=0.30) :: min err=9.20496e+01
46080;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 46090 (w=0.30) :: min err=9.20496e+01
46090;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 46100 (w=0.30) :: min err=9.20496e+01
46100;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 46110 (w=0.30) :: min err=9.20496e+01
46110;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 46120 (w=0.30) :: min err=9.20496e+01
46120;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 46130 (w=0.30) :: min err=9.20496e+01
46130;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 46140 (w=0.30) :: min err=9.20496e+01
46140;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 46150 (w=0.30) :: min err=9.20496e+01
46150;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 46160 (w=0.30) :: min err=9.20496e+01
46160;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 46170 (w=0.30) :: min err=9.20496e+01
46170;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 46180 (w=0.30) :: min err=9.20496e+01
46180;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 46190 (w=0.30) :: min err=9.20496e+01
46190;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 46200 (w=0.30) :: min err=9.20496e+01
46200;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 46210 (w=0.30) :: min err=9.20496e+01
46210;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 46220 (w=0.30) :: min err=9.20496e+01
46220;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 46230 (w=0.30) :: min err=9.20496e+01
46230;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 46240 (w=0.30) :: min err=9.20496e+01
46240;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 46250 (w=0.30) :: min err=9.20496e+01
46250;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 46260 (w=0.30) :: min err=9.20496e+01
46260;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 46270 (w=0.30) :: min err=9.20496e+01
46270;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 46280 (w=0.30) :: min err=9.20496e+01
46280;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 46290 (w=0.30) :: min err=9.20496e+01
46290;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 46300 (w=0.30) :: min err=9.20496e+01
46300;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 46310 (w=0.30) :: min err=9.20496e+01
46310;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 46320 (w=0.30) :: min err=9.20496e+01
46320;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 46330 (w=0.30) :: min err=9.20496e+01
46330;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 46340 (w=0.30) :: min err=9.20496e+01
46340;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 46350 (w=0.30) :: min err=9.20496e+01
46350;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 46360 (w=0.30) :: min err=9.20496e+01
46360;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 46370 (w=0.30) :: min err=9.20496e+01
46370;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 46380 (w=0.30) :: min err=9.20496e+01
46380;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 46390 (w=0.30) :: min err=9.20496e+01
46390;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 46400 (w=0.30) :: min err=9.20496e+01
46400;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 46410 (w=0.30) :: min err=9.20496e+01
46410;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 46420 (w=0.30) :: min err=9.20496e+01
46420;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 46430 (w=0.30) :: min err=9.20496e+01
46430;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 46440 (w=0.30) :: min err=9.20496e+01
46440;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 46450 (w=0.30) :: min err=9.20496e+01
46450;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 46460 (w=0.30) :: min err=9.20496e+01
46460;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 46470 (w=0.30) :: min err=9.20496e+01
46470;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 46480 (w=0.30) :: min err=9.20496e+01
46480;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 46490 (w=0.30) :: min err=9.20496e+01
46490;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 46500 (w=0.30) :: min err=9.20496e+01
46500;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 46510 (w=0.30) :: min err=9.20496e+01
46510;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 46520 (w=0.30) :: min err=9.20496e+01
46520;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 46530 (w=0.30) :: min err=9.20496e+01
46530;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 46540 (w=0.30) :: min err=9.20496e+01
46540;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 46550 (w=0.30) :: min err=9.20496e+01
46550;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 46560 (w=0.30) :: min err=9.20496e+01
46560;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 46570 (w=0.30) :: min err=9.20496e+01
46570;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 46580 (w=0.30) :: min err=9.20496e+01
46580;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 46590 (w=0.30) :: min err=9.20496e+01
46590;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 46600 (w=0.30) :: min err=9.20496e+01
46600;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 46610 (w=0.30) :: min err=9.20496e+01
46610;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 46620 (w=0.30) :: min err=9.20496e+01
46620;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 46630 (w=0.30) :: min err=9.20496e+01
46630;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 46640 (w=0.30) :: min err=9.20496e+01
46640;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 46650 (w=0.30) :: min err=9.20496e+01
46650;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 46660 (w=0.30) :: min err=9.20496e+01
46660;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 46670 (w=0.30) :: min err=9.20496e+01
46670;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 46680 (w=0.30) :: min err=9.20496e+01
46680;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 46690 (w=0.30) :: min err=9.20496e+01
46690;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 46700 (w=0.30) :: min err=9.20496e+01
46700;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 46710 (w=0.30) :: min err=9.20496e+01
46710;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 46720 (w=0.30) :: min err=9.20496e+01
46720;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 46730 (w=0.30) :: min err=9.20496e+01
46730;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 46740 (w=0.30) :: min err=9.20496e+01
46740;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 46750 (w=0.30) :: min err=9.20496e+01
46750;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 46760 (w=0.30) :: min err=9.20496e+01
46760;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 46770 (w=0.30) :: min err=9.20496e+01
46770;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 46780 (w=0.30) :: min err=9.20496e+01
46780;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 46790 (w=0.30) :: min err=9.20496e+01
46790;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 46800 (w=0.30) :: min err=9.20496e+01
46800;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 46810 (w=0.30) :: min err=9.20496e+01
46810;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 46820 (w=0.30) :: min err=9.20496e+01
46820;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 46830 (w=0.30) :: min err=9.20496e+01
46830;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 46840 (w=0.30) :: min err=9.20496e+01
46840;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 46850 (w=0.30) :: min err=9.20496e+01
46850;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 46860 (w=0.30) :: min err=9.20496e+01
46860;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 46870 (w=0.30) :: min err=9.20496e+01
46870;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 46880 (w=0.30) :: min err=9.20496e+01
46880;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 46890 (w=0.30) :: min err=9.20496e+01
46890;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 46900 (w=0.30) :: min err=9.20496e+01
46900;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 46910 (w=0.30) :: min err=9.20496e+01
46910;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 46920 (w=0.30) :: min err=9.20496e+01
46920;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 46930 (w=0.30) :: min err=9.20496e+01
46930;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 46940 (w=0.30) :: min err=9.20496e+01
46940;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 46950 (w=0.30) :: min err=9.20496e+01
46950;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 46960 (w=0.30) :: min err=9.20496e+01
46960;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 46970 (w=0.30) :: min err=9.20496e+01
46970;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 46980 (w=0.30) :: min err=9.20496e+01
46980;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 46990 (w=0.30) :: min err=9.20496e+01
46990;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 47000 (w=0.30) :: min err=9.20496e+01
47000;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 47010 (w=0.30) :: min err=9.20496e+01
47010;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 47020 (w=0.30) :: min err=9.20496e+01
47020;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 47030 (w=0.30) :: min err=9.20496e+01
47030;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 47040 (w=0.30) :: min err=9.20496e+01
47040;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 47050 (w=0.30) :: min err=9.20496e+01
47050;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 47060 (w=0.30) :: min err=9.20496e+01
47060;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 47070 (w=0.30) :: min err=9.20496e+01
47070;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 47080 (w=0.30) :: min err=9.20496e+01
47080;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 47090 (w=0.30) :: min err=9.20496e+01
47090;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 47100 (w=0.30) :: min err=9.20496e+01
47100;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 47110 (w=0.30) :: min err=9.20496e+01
47110;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 47120 (w=0.30) :: min err=9.20496e+01
47120;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 47130 (w=0.30) :: min err=9.20496e+01
47130;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 47140 (w=0.30) :: min err=9.20496e+01
47140;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 47150 (w=0.30) :: min err=9.20496e+01
47150;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 47160 (w=0.30) :: min err=9.20496e+01
47160;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 47170 (w=0.30) :: min err=9.20496e+01
47170;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 47180 (w=0.30) :: min err=9.20496e+01
47180;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 47190 (w=0.30) :: min err=9.20496e+01
47190;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 47200 (w=0.30) :: min err=9.20496e+01
47200;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 47210 (w=0.30) :: min err=9.20496e+01
47210;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 47220 (w=0.30) :: min err=9.20496e+01
47220;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 47230 (w=0.30) :: min err=9.20496e+01
47230;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 47240 (w=0.30) :: min err=9.20496e+01
47240;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 47250 (w=0.30) :: min err=9.20496e+01
47250;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 47260 (w=0.30) :: min err=9.20496e+01
47260;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 47270 (w=0.30) :: min err=9.20496e+01
47270;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 47280 (w=0.30) :: min err=9.20496e+01
47280;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 47290 (w=0.30) :: min err=9.20496e+01
47290;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 47300 (w=0.30) :: min err=9.20496e+01
47300;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 47310 (w=0.30) :: min err=9.20496e+01
47310;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 47320 (w=0.30) :: min err=9.20496e+01
47320;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 47330 (w=0.30) :: min err=9.20496e+01
47330;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 47340 (w=0.30) :: min err=9.20496e+01
47340;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 47350 (w=0.30) :: min err=9.20496e+01
47350;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 47360 (w=0.30) :: min err=9.20496e+01
47360;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 47370 (w=0.30) :: min err=9.20496e+01
47370;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 47380 (w=0.30) :: min err=9.20496e+01
47380;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 47390 (w=0.30) :: min err=9.20496e+01
47390;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 47400 (w=0.30) :: min err=9.20496e+01
47400;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 47410 (w=0.30) :: min err=9.20496e+01
47410;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 47420 (w=0.30) :: min err=9.20496e+01
47420;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 47430 (w=0.30) :: min err=9.20496e+01
47430;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 47440 (w=0.30) :: min err=9.20496e+01
47440;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 47450 (w=0.30) :: min err=9.20496e+01
47450;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 47460 (w=0.30) :: min err=9.20496e+01
47460;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 47470 (w=0.30) :: min err=9.20496e+01
47470;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 47480 (w=0.30) :: min err=9.20496e+01
47480;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 47490 (w=0.30) :: min err=9.20496e+01
47490;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 47500 (w=0.30) :: min err=9.20496e+01
47500;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 47510 (w=0.30) :: min err=9.20496e+01
47510;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 47520 (w=0.30) :: min err=9.20496e+01
47520;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 47530 (w=0.30) :: min err=9.20496e+01
47530;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 47540 (w=0.30) :: min err=9.20496e+01
47540;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 47550 (w=0.30) :: min err=9.20496e+01
47550;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 47560 (w=0.30) :: min err=9.20496e+01
47560;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 47570 (w=0.30) :: min err=9.20496e+01
47570;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 47580 (w=0.30) :: min err=9.20496e+01
47580;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 47590 (w=0.30) :: min err=9.20496e+01
47590;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 47600 (w=0.30) :: min err=9.20496e+01
47600;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 47610 (w=0.30) :: min err=9.20496e+01
47610;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 47620 (w=0.30) :: min err=9.20496e+01
47620;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 47630 (w=0.30) :: min err=9.20496e+01
47630;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 47640 (w=0.30) :: min err=9.20496e+01
47640;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 47650 (w=0.30) :: min err=9.20496e+01
47650;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 47660 (w=0.30) :: min err=9.20496e+01
47660;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 47670 (w=0.30) :: min err=9.20496e+01
47670;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 47680 (w=0.30) :: min err=9.20496e+01
47680;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 47690 (w=0.30) :: min err=9.20496e+01
47690;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 47700 (w=0.30) :: min err=9.20496e+01
47700;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 47710 (w=0.30) :: min err=9.20496e+01
47710;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 47720 (w=0.30) :: min err=9.20496e+01
47720;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 47730 (w=0.30) :: min err=9.20496e+01
47730;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 47740 (w=0.30) :: min err=9.20496e+01
47740;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 47750 (w=0.30) :: min err=9.20496e+01
47750;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 47760 (w=0.30) :: min err=9.20496e+01
47760;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 47770 (w=0.30) :: min err=9.20496e+01
47770;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 47780 (w=0.30) :: min err=9.20496e+01
47780;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 47790 (w=0.30) :: min err=9.20496e+01
47790;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 47800 (w=0.30) :: min err=9.20496e+01
47800;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 47810 (w=0.30) :: min err=9.20496e+01
47810;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 47820 (w=0.30) :: min err=9.20496e+01
47820;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 47830 (w=0.30) :: min err=9.20496e+01
47830;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 47840 (w=0.30) :: min err=9.20496e+01
47840;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 47850 (w=0.30) :: min err=9.20496e+01
47850;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 47860 (w=0.30) :: min err=9.20496e+01
47860;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 47870 (w=0.30) :: min err=9.20496e+01
47870;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 47880 (w=0.30) :: min err=9.20496e+01
47880;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 47890 (w=0.30) :: min err=9.20496e+01
47890;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 47900 (w=0.30) :: min err=9.20496e+01
47900;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 47910 (w=0.30) :: min err=9.20496e+01
47910;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 47920 (w=0.30) :: min err=9.20496e+01
47920;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 47930 (w=0.30) :: min err=9.20496e+01
47930;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 47940 (w=0.30) :: min err=9.20496e+01
47940;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 47950 (w=0.30) :: min err=9.20496e+01
47950;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 47960 (w=0.30) :: min err=9.20496e+01
47960;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 47970 (w=0.30) :: min err=9.20496e+01
47970;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 47980 (w=0.30) :: min err=9.20496e+01
47980;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 47990 (w=0.30) :: min err=9.20496e+01
47990;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 48000 (w=0.30) :: min err=9.20496e+01
48000;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 48010 (w=0.30) :: min err=9.20496e+01
48010;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 48020 (w=0.30) :: min err=9.20496e+01
48020;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 48030 (w=0.30) :: min err=9.20496e+01
48030;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 48040 (w=0.30) :: min err=9.20496e+01
48040;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 48050 (w=0.30) :: min err=9.20496e+01
48050;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 48060 (w=0.30) :: min err=9.20496e+01
48060;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 48070 (w=0.30) :: min err=9.20496e+01
48070;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 48080 (w=0.30) :: min err=9.20496e+01
48080;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 48090 (w=0.30) :: min err=9.20496e+01
48090;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 48100 (w=0.30) :: min err=9.20496e+01
48100;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 48110 (w=0.30) :: min err=9.20496e+01
48110;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 48120 (w=0.30) :: min err=9.20496e+01
48120;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 48130 (w=0.30) :: min err=9.20496e+01
48130;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 48140 (w=0.30) :: min err=9.20496e+01
48140;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 48150 (w=0.30) :: min err=9.20496e+01
48150;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 48160 (w=0.30) :: min err=9.20496e+01
48160;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 48170 (w=0.30) :: min err=9.20496e+01
48170;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 48180 (w=0.30) :: min err=9.20496e+01
48180;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 48190 (w=0.30) :: min err=9.20496e+01
48190;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 48200 (w=0.30) :: min err=9.20496e+01
48200;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 48210 (w=0.30) :: min err=9.20496e+01
48210;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 48220 (w=0.30) :: min err=9.20496e+01
48220;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 48230 (w=0.30) :: min err=9.20496e+01
48230;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 48240 (w=0.30) :: min err=9.20496e+01
48240;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 48250 (w=0.30) :: min err=9.20496e+01
48250;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 48260 (w=0.30) :: min err=9.20496e+01
48260;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 48270 (w=0.30) :: min err=9.20496e+01
48270;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 48280 (w=0.30) :: min err=9.20496e+01
48280;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 48290 (w=0.30) :: min err=9.20496e+01
48290;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 48300 (w=0.30) :: min err=9.20496e+01
48300;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 48310 (w=0.30) :: min err=9.20496e+01
48310;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 48320 (w=0.30) :: min err=9.20496e+01
48320;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 48330 (w=0.30) :: min err=9.20496e+01
48330;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 48340 (w=0.30) :: min err=9.20496e+01
48340;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 48350 (w=0.30) :: min err=9.20496e+01
48350;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 48360 (w=0.30) :: min err=9.20496e+01
48360;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 48370 (w=0.30) :: min err=9.20496e+01
48370;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 48380 (w=0.30) :: min err=9.20496e+01
48380;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 48390 (w=0.30) :: min err=9.20496e+01
48390;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 48400 (w=0.30) :: min err=9.20496e+01
48400;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 48410 (w=0.30) :: min err=9.20496e+01
48410;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 48420 (w=0.30) :: min err=9.20496e+01
48420;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 48430 (w=0.30) :: min err=9.20496e+01
48430;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 48440 (w=0.30) :: min err=9.20496e+01
48440;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 48450 (w=0.30) :: min err=9.20496e+01
48450;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 48460 (w=0.30) :: min err=9.20496e+01
48460;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 48470 (w=0.30) :: min err=9.20496e+01
48470;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 48480 (w=0.30) :: min err=9.20496e+01
48480;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 48490 (w=0.30) :: min err=9.20496e+01
48490;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 48500 (w=0.30) :: min err=9.20496e+01
48500;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 48510 (w=0.30) :: min err=9.20496e+01
48510;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 48520 (w=0.30) :: min err=9.20496e+01
48520;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 48530 (w=0.30) :: min err=9.20496e+01
48530;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 48540 (w=0.30) :: min err=9.20496e+01
48540;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 48550 (w=0.30) :: min err=9.20496e+01
48550;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 48560 (w=0.30) :: min err=9.20496e+01
48560;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 48570 (w=0.30) :: min err=9.20496e+01
48570;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 48580 (w=0.30) :: min err=9.20496e+01
48580;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 48590 (w=0.30) :: min err=9.20496e+01
48590;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 48600 (w=0.30) :: min err=9.20496e+01
48600;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 48610 (w=0.30) :: min err=9.20496e+01
48610;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 48620 (w=0.30) :: min err=9.20496e+01
48620;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 48630 (w=0.30) :: min err=9.20496e+01
48630;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 48640 (w=0.30) :: min err=9.20496e+01
48640;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 48650 (w=0.30) :: min err=9.20496e+01
48650;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 48660 (w=0.30) :: min err=9.20496e+01
48660;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 48670 (w=0.30) :: min err=9.20496e+01
48670;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 48680 (w=0.30) :: min err=9.20496e+01
48680;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 48690 (w=0.30) :: min err=9.20496e+01
48690;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 48700 (w=0.30) :: min err=9.20496e+01
48700;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 48710 (w=0.30) :: min err=9.20496e+01
48710;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 48720 (w=0.30) :: min err=9.20496e+01
48720;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 48730 (w=0.30) :: min err=9.20496e+01
48730;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 48740 (w=0.30) :: min err=9.20496e+01
48740;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 48750 (w=0.30) :: min err=9.20496e+01
48750;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 48760 (w=0.30) :: min err=9.20496e+01
48760;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 48770 (w=0.30) :: min err=9.20496e+01
48770;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 48780 (w=0.30) :: min err=9.20496e+01
48780;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 48790 (w=0.30) :: min err=9.20496e+01
48790;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 48800 (w=0.30) :: min err=9.20496e+01
48800;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 48810 (w=0.30) :: min err=9.20496e+01
48810;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 48820 (w=0.30) :: min err=9.20496e+01
48820;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 48830 (w=0.30) :: min err=9.20496e+01
48830;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 48840 (w=0.30) :: min err=9.20496e+01
48840;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 48850 (w=0.30) :: min err=9.20496e+01
48850;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 48860 (w=0.30) :: min err=9.20496e+01
48860;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 48870 (w=0.30) :: min err=9.20496e+01
48870;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 48880 (w=0.30) :: min err=9.20496e+01
48880;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 48890 (w=0.30) :: min err=9.20496e+01
48890;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 48900 (w=0.30) :: min err=9.20496e+01
48900;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 48910 (w=0.30) :: min err=9.20496e+01
48910;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 48920 (w=0.30) :: min err=9.20496e+01
48920;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 48930 (w=0.30) :: min err=9.20496e+01
48930;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 48940 (w=0.30) :: min err=9.20496e+01
48940;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 48950 (w=0.30) :: min err=9.20496e+01
48950;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 48960 (w=0.30) :: min err=9.20496e+01
48960;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 48970 (w=0.30) :: min err=9.20496e+01
48970;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 48980 (w=0.30) :: min err=9.20496e+01
48980;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 48990 (w=0.30) :: min err=9.20496e+01
48990;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 49000 (w=0.30) :: min err=9.20496e+01
49000;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 49010 (w=0.30) :: min err=9.20496e+01
49010;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 49020 (w=0.30) :: min err=9.20496e+01
49020;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 49030 (w=0.30) :: min err=9.20496e+01
49030;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 49040 (w=0.30) :: min err=9.20496e+01
49040;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 49050 (w=0.30) :: min err=9.20496e+01
49050;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 49060 (w=0.30) :: min err=9.20496e+01
49060;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 49070 (w=0.30) :: min err=9.20496e+01
49070;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 49080 (w=0.30) :: min err=9.20496e+01
49080;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 49090 (w=0.30) :: min err=9.20496e+01
49090;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 49100 (w=0.30) :: min err=9.20496e+01
49100;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 49110 (w=0.30) :: min err=9.20496e+01
49110;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 49120 (w=0.30) :: min err=9.20496e+01
49120;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 49130 (w=0.30) :: min err=9.20496e+01
49130;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 49140 (w=0.30) :: min err=9.20496e+01
49140;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 49150 (w=0.30) :: min err=9.20496e+01
49150;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 49160 (w=0.30) :: min err=9.20496e+01
49160;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 49170 (w=0.30) :: min err=9.20496e+01
49170;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 49180 (w=0.30) :: min err=9.20496e+01
49180;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 49190 (w=0.30) :: min err=9.20496e+01
49190;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 49200 (w=0.30) :: min err=9.20496e+01
49200;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 49210 (w=0.30) :: min err=9.20496e+01
49210;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 49220 (w=0.30) :: min err=9.20496e+01
49220;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 49230 (w=0.30) :: min err=9.20496e+01
49230;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 49240 (w=0.30) :: min err=9.20496e+01
49240;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 49250 (w=0.30) :: min err=9.20496e+01
49250;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 49260 (w=0.30) :: min err=9.20496e+01
49260;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 49270 (w=0.30) :: min err=9.20496e+01
49270;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 49280 (w=0.30) :: min err=9.20496e+01
49280;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 49290 (w=0.30) :: min err=9.20496e+01
49290;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 49300 (w=0.30) :: min err=9.20496e+01
49300;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 49310 (w=0.30) :: min err=9.20496e+01
49310;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 49320 (w=0.30) :: min err=9.20496e+01
49320;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 49330 (w=0.30) :: min err=9.20496e+01
49330;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 49340 (w=0.30) :: min err=9.20496e+01
49340;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 49350 (w=0.30) :: min err=9.20496e+01
49350;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 49360 (w=0.30) :: min err=9.20496e+01
49360;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 49370 (w=0.30) :: min err=9.20496e+01
49370;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 49380 (w=0.30) :: min err=9.20496e+01
49380;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 49390 (w=0.30) :: min err=9.20496e+01
49390;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 49400 (w=0.30) :: min err=9.20496e+01
49400;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 49410 (w=0.30) :: min err=9.20496e+01
49410;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 49420 (w=0.30) :: min err=9.20496e+01
49420;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 49430 (w=0.30) :: min err=9.20496e+01
49430;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 49440 (w=0.30) :: min err=9.20496e+01
49440;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 49450 (w=0.30) :: min err=9.20496e+01
49450;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 49460 (w=0.30) :: min err=9.20496e+01
49460;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 49470 (w=0.30) :: min err=9.20496e+01
49470;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 49480 (w=0.30) :: min err=9.20496e+01
49480;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 49490 (w=0.30) :: min err=9.20496e+01
49490;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 49500 (w=0.30) :: min err=9.20496e+01
49500;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 49510 (w=0.30) :: min err=9.20496e+01
49510;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 49520 (w=0.30) :: min err=9.20496e+01
49520;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 49530 (w=0.30) :: min err=9.20496e+01
49530;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 49540 (w=0.30) :: min err=9.20496e+01
49540;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 49550 (w=0.30) :: min err=9.20496e+01
49550;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 49560 (w=0.30) :: min err=9.20496e+01
49560;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 49570 (w=0.30) :: min err=9.20496e+01
49570;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 49580 (w=0.30) :: min err=9.20496e+01
49580;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 49590 (w=0.30) :: min err=9.20496e+01
49590;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 49600 (w=0.30) :: min err=9.20496e+01
49600;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 49610 (w=0.30) :: min err=9.20496e+01
49610;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 49620 (w=0.30) :: min err=9.20496e+01
49620;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 49630 (w=0.30) :: min err=9.20496e+01
49630;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 49640 (w=0.30) :: min err=9.20496e+01
49640;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 49650 (w=0.30) :: min err=9.20496e+01
49650;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 49660 (w=0.30) :: min err=9.20496e+01
49660;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 49670 (w=0.30) :: min err=9.20496e+01
49670;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 49680 (w=0.30) :: min err=9.20496e+01
49680;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 49690 (w=0.30) :: min err=9.20496e+01
49690;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 49700 (w=0.30) :: min err=9.20496e+01
49700;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 49710 (w=0.30) :: min err=9.20496e+01
49710;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 49720 (w=0.30) :: min err=9.20496e+01
49720;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 49730 (w=0.30) :: min err=9.20496e+01
49730;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 49740 (w=0.30) :: min err=9.20496e+01
49740;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 49750 (w=0.30) :: min err=9.20496e+01
49750;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 49760 (w=0.30) :: min err=9.20496e+01
49760;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 49770 (w=0.30) :: min err=9.20496e+01
49770;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 49780 (w=0.30) :: min err=9.20496e+01
49780;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 49790 (w=0.30) :: min err=9.20496e+01
49790;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 49800 (w=0.30) :: min err=9.20496e+01
49800;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 49810 (w=0.30) :: min err=9.20496e+01
49810;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 49820 (w=0.30) :: min err=9.20496e+01
49820;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 49830 (w=0.30) :: min err=9.20496e+01
49830;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 49840 (w=0.30) :: min err=9.20496e+01
49840;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 49850 (w=0.30) :: min err=9.20496e+01
49850;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 49860 (w=0.30) :: min err=9.20496e+01
49860;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 49870 (w=0.30) :: min err=9.20496e+01
49870;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 49880 (w=0.30) :: min err=9.20496e+01
49880;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 49890 (w=0.30) :: min err=9.20496e+01
49890;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 49900 (w=0.30) :: min err=9.20496e+01
49900;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 49910 (w=0.30) :: min err=9.20496e+01
49910;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 49920 (w=0.30) :: min err=9.20496e+01
49920;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 49930 (w=0.30) :: min err=9.20496e+01
49930;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 49940 (w=0.30) :: min err=9.20496e+01
49940;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 49950 (w=0.30) :: min err=9.20496e+01
49950;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 49960 (w=0.30) :: min err=9.20496e+01
49960;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 49970 (w=0.30) :: min err=9.20496e+01
49970;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 49980 (w=0.30) :: min err=9.20496e+01
49980;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Step 49990 (w=0.30) :: min err=9.20496e+01
49990;(88.000000,88.000000);(84.000000,57.000000);(78.000000,56.000000);
Solution waypoints:
(88.000000, 88.000000)
(84.000000, 57.000000)
(78.000000, 56.000000)
Solution distance: 92.049635
obstacles: 0
