-- Copyright (C) 2020  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

-- DATE "08/25/2021 12:43:11"

-- 
-- Device: Altera EP4CE6E22C8 Package TQFP144
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	hard_block IS
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic
	);
END hard_block;

-- Design Ports Information
-- ~ALTERA_ASDO_DATA1~	=>  Location: PIN_6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_DCLK~	=>  Location: PIN_12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_DATA0~	=>  Location: PIN_13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_nCEO~	=>  Location: PIN_101,	 I/O Standard: 2.5 V,	 Current Strength: 8mA


ARCHITECTURE structure OF hard_block IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~padout\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~padout\ : std_logic;
SIGNAL \~ALTERA_DATA0~~padout\ : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_DATA0~~ibuf_o\ : std_logic;

BEGIN

ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
END structure;


LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
LIBRARY STD;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;
USE STD.STANDARD.ALL;

ENTITY 	Digital_Radio_Interface IS
    PORT (
	clk : IN std_logic;
	s1 : IN std_logic;
	s2 : IN std_logic;
	b3 : IN std_logic;
	b4 : IN std_logic;
	RS : OUT STD.STANDARD.bit;
	RW : OUT STD.STANDARD.bit;
	E : OUT STD.STANDARD.bit;
	DB : OUT STD.STANDARD.bit_vector(7 DOWNTO 0);
	led1 : OUT std_logic;
	led2 : OUT std_logic;
	led3 : OUT std_logic;
	led4 : OUT std_logic
	);
END Digital_Radio_Interface;

-- Design Ports Information
-- RS	=>  Location: PIN_141,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RW	=>  Location: PIN_138,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- E	=>  Location: PIN_143,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DB[0]	=>  Location: PIN_142,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DB[1]	=>  Location: PIN_1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DB[2]	=>  Location: PIN_144,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DB[3]	=>  Location: PIN_3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DB[4]	=>  Location: PIN_2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DB[5]	=>  Location: PIN_10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DB[6]	=>  Location: PIN_7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DB[7]	=>  Location: PIN_11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- led1	=>  Location: PIN_87,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- led2	=>  Location: PIN_86,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- led3	=>  Location: PIN_85,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- led4	=>  Location: PIN_84,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- s2	=>  Location: PIN_89,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- s1	=>  Location: PIN_88,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clk	=>  Location: PIN_23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- b3	=>  Location: PIN_90,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- b4	=>  Location: PIN_91,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF Digital_Radio_Interface IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_clk : std_logic;
SIGNAL ww_s1 : std_logic;
SIGNAL ww_s2 : std_logic;
SIGNAL ww_b3 : std_logic;
SIGNAL ww_b4 : std_logic;
SIGNAL ww_RS : std_logic;
SIGNAL ww_RW : std_logic;
SIGNAL ww_E : std_logic;
SIGNAL ww_DB : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_led1 : std_logic;
SIGNAL ww_led2 : std_logic;
SIGNAL ww_led3 : std_logic;
SIGNAL ww_led4 : std_logic;
SIGNAL \AM_Slot1[0]~0clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \lcd_map|E~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \listagem_port|clock_div_map|saida~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \cont|clock2Hz|saida~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \clk~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \FM_Slot1[0]~0clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \AM_Slot2[0]~0clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \FM_Slot2[1]~0clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \RS~output_o\ : std_logic;
SIGNAL \RW~output_o\ : std_logic;
SIGNAL \E~output_o\ : std_logic;
SIGNAL \DB[0]~output_o\ : std_logic;
SIGNAL \DB[1]~output_o\ : std_logic;
SIGNAL \DB[2]~output_o\ : std_logic;
SIGNAL \DB[3]~output_o\ : std_logic;
SIGNAL \DB[4]~output_o\ : std_logic;
SIGNAL \DB[5]~output_o\ : std_logic;
SIGNAL \DB[6]~output_o\ : std_logic;
SIGNAL \DB[7]~output_o\ : std_logic;
SIGNAL \led1~output_o\ : std_logic;
SIGNAL \led2~output_o\ : std_logic;
SIGNAL \led3~output_o\ : std_logic;
SIGNAL \led4~output_o\ : std_logic;
SIGNAL \clk~input_o\ : std_logic;
SIGNAL \clk~inputclkctrl_outclk\ : std_logic;
SIGNAL \lcd_map|Add0~0_combout\ : std_logic;
SIGNAL \lcd_map|Add0~1\ : std_logic;
SIGNAL \lcd_map|Add0~2_combout\ : std_logic;
SIGNAL \lcd_map|Add0~3\ : std_logic;
SIGNAL \lcd_map|Add0~4_combout\ : std_logic;
SIGNAL \lcd_map|Add0~5\ : std_logic;
SIGNAL \lcd_map|Add0~6_combout\ : std_logic;
SIGNAL \lcd_map|Add0~7\ : std_logic;
SIGNAL \lcd_map|Add0~8_combout\ : std_logic;
SIGNAL \lcd_map|count~7_combout\ : std_logic;
SIGNAL \lcd_map|Add0~9\ : std_logic;
SIGNAL \lcd_map|Add0~10_combout\ : std_logic;
SIGNAL \lcd_map|Add0~11\ : std_logic;
SIGNAL \lcd_map|Add0~12_combout\ : std_logic;
SIGNAL \lcd_map|count~6_combout\ : std_logic;
SIGNAL \lcd_map|Add0~13\ : std_logic;
SIGNAL \lcd_map|Add0~14_combout\ : std_logic;
SIGNAL \lcd_map|Add0~15\ : std_logic;
SIGNAL \lcd_map|Add0~16_combout\ : std_logic;
SIGNAL \lcd_map|count~5_combout\ : std_logic;
SIGNAL \lcd_map|Add0~17\ : std_logic;
SIGNAL \lcd_map|Add0~18_combout\ : std_logic;
SIGNAL \lcd_map|count~4_combout\ : std_logic;
SIGNAL \lcd_map|Add0~19\ : std_logic;
SIGNAL \lcd_map|Add0~20_combout\ : std_logic;
SIGNAL \lcd_map|Add0~21\ : std_logic;
SIGNAL \lcd_map|Add0~22_combout\ : std_logic;
SIGNAL \lcd_map|Add0~23\ : std_logic;
SIGNAL \lcd_map|Add0~24_combout\ : std_logic;
SIGNAL \lcd_map|Add0~25\ : std_logic;
SIGNAL \lcd_map|Add0~26_combout\ : std_logic;
SIGNAL \lcd_map|Equal0~0_combout\ : std_logic;
SIGNAL \lcd_map|Equal0~1_combout\ : std_logic;
SIGNAL \lcd_map|Equal0~2_combout\ : std_logic;
SIGNAL \lcd_map|Equal0~3_combout\ : std_logic;
SIGNAL \lcd_map|count~9_combout\ : std_logic;
SIGNAL \lcd_map|Add0~27\ : std_logic;
SIGNAL \lcd_map|Add0~29\ : std_logic;
SIGNAL \lcd_map|Add0~30_combout\ : std_logic;
SIGNAL \lcd_map|count~8_combout\ : std_logic;
SIGNAL \lcd_map|Add0~28_combout\ : std_logic;
SIGNAL \lcd_map|Equal0~4_combout\ : std_logic;
SIGNAL \lcd_map|E~0_combout\ : std_logic;
SIGNAL \lcd_map|E~feeder_combout\ : std_logic;
SIGNAL \lcd_map|E~q\ : std_logic;
SIGNAL \lcd_map|E~clkctrl_outclk\ : std_logic;
SIGNAL \lcd_map|pr_state.WriteData28~feeder_combout\ : std_logic;
SIGNAL \lcd_map|pr_state.WriteData28~q\ : std_logic;
SIGNAL \lcd_map|pr_state.ReturnHome~feeder_combout\ : std_logic;
SIGNAL \lcd_map|pr_state.ReturnHome~q\ : std_logic;
SIGNAL \lcd_map|pr_state.FunctionSetl~feeder_combout\ : std_logic;
SIGNAL \lcd_map|pr_state.FunctionSetl~q\ : std_logic;
SIGNAL \lcd_map|pr_state.FunctionSet2~0_combout\ : std_logic;
SIGNAL \lcd_map|pr_state.FunctionSet2~q\ : std_logic;
SIGNAL \lcd_map|pr_state.FunctionSet3~q\ : std_logic;
SIGNAL \lcd_map|pr_state.FunctionSet4~feeder_combout\ : std_logic;
SIGNAL \lcd_map|pr_state.FunctionSet4~q\ : std_logic;
SIGNAL \lcd_map|pr_state.FunctionSet5~feeder_combout\ : std_logic;
SIGNAL \lcd_map|pr_state.FunctionSet5~q\ : std_logic;
SIGNAL \lcd_map|pr_state.FunctionSet6~feeder_combout\ : std_logic;
SIGNAL \lcd_map|pr_state.FunctionSet6~q\ : std_logic;
SIGNAL \lcd_map|pr_state.FunctionSet7~q\ : std_logic;
SIGNAL \lcd_map|pr_state.FunctionSet8~feeder_combout\ : std_logic;
SIGNAL \lcd_map|pr_state.FunctionSet8~q\ : std_logic;
SIGNAL \lcd_map|pr_state.FunctionSet9~feeder_combout\ : std_logic;
SIGNAL \lcd_map|pr_state.FunctionSet9~q\ : std_logic;
SIGNAL \lcd_map|pr_state.FunctionSet10~feeder_combout\ : std_logic;
SIGNAL \lcd_map|pr_state.FunctionSet10~q\ : std_logic;
SIGNAL \lcd_map|pr_state.FunctionSet11~q\ : std_logic;
SIGNAL \lcd_map|pr_state.FunctionSet12~feeder_combout\ : std_logic;
SIGNAL \lcd_map|pr_state.FunctionSet12~q\ : std_logic;
SIGNAL \lcd_map|pr_state.FunctionSet13~feeder_combout\ : std_logic;
SIGNAL \lcd_map|pr_state.FunctionSet13~q\ : std_logic;
SIGNAL \lcd_map|pr_state.FunctionSet14~feeder_combout\ : std_logic;
SIGNAL \lcd_map|pr_state.FunctionSet14~q\ : std_logic;
SIGNAL \lcd_map|pr_state.FunctionSet15~q\ : std_logic;
SIGNAL \lcd_map|pr_state.FunctionSet16~feeder_combout\ : std_logic;
SIGNAL \lcd_map|pr_state.FunctionSet16~q\ : std_logic;
SIGNAL \lcd_map|pr_state.FunctionSet17~feeder_combout\ : std_logic;
SIGNAL \lcd_map|pr_state.FunctionSet17~q\ : std_logic;
SIGNAL \lcd_map|pr_state.FunctionSet18~feeder_combout\ : std_logic;
SIGNAL \lcd_map|pr_state.FunctionSet18~q\ : std_logic;
SIGNAL \lcd_map|pr_state.FunctionSet19~q\ : std_logic;
SIGNAL \lcd_map|pr_state.FunctionSet20~feeder_combout\ : std_logic;
SIGNAL \lcd_map|pr_state.FunctionSet20~q\ : std_logic;
SIGNAL \lcd_map|pr_state.FunctionSet21~feeder_combout\ : std_logic;
SIGNAL \lcd_map|pr_state.FunctionSet21~q\ : std_logic;
SIGNAL \lcd_map|pr_state.FunctionSet22~feeder_combout\ : std_logic;
SIGNAL \lcd_map|pr_state.FunctionSet22~q\ : std_logic;
SIGNAL \lcd_map|pr_state.FunctionSet23~q\ : std_logic;
SIGNAL \lcd_map|pr_state.FunctionSet24~feeder_combout\ : std_logic;
SIGNAL \lcd_map|pr_state.FunctionSet24~q\ : std_logic;
SIGNAL \lcd_map|pr_state.FunctionSet25~feeder_combout\ : std_logic;
SIGNAL \lcd_map|pr_state.FunctionSet25~q\ : std_logic;
SIGNAL \lcd_map|pr_state.FunctionSet26~feeder_combout\ : std_logic;
SIGNAL \lcd_map|pr_state.FunctionSet26~q\ : std_logic;
SIGNAL \lcd_map|pr_state.FunctionSet27~q\ : std_logic;
SIGNAL \lcd_map|pr_state.ClearDisplay~feeder_combout\ : std_logic;
SIGNAL \lcd_map|pr_state.ClearDisplay~q\ : std_logic;
SIGNAL \lcd_map|pr_state.DisplayControl~feeder_combout\ : std_logic;
SIGNAL \lcd_map|pr_state.DisplayControl~q\ : std_logic;
SIGNAL \lcd_map|pr_state.EntryMode~feeder_combout\ : std_logic;
SIGNAL \lcd_map|pr_state.EntryMode~q\ : std_logic;
SIGNAL \lcd_map|nx_state.WriteDatal~0_combout\ : std_logic;
SIGNAL \lcd_map|pr_state.WriteDatal~q\ : std_logic;
SIGNAL \lcd_map|pr_state.SetAddress1~q\ : std_logic;
SIGNAL \lcd_map|pr_state.WriteData2~q\ : std_logic;
SIGNAL \lcd_map|pr_state.WriteData3~feeder_combout\ : std_logic;
SIGNAL \lcd_map|pr_state.WriteData3~q\ : std_logic;
SIGNAL \lcd_map|pr_state.WriteData4~feeder_combout\ : std_logic;
SIGNAL \lcd_map|pr_state.WriteData4~q\ : std_logic;
SIGNAL \lcd_map|pr_state.WriteData5~q\ : std_logic;
SIGNAL \lcd_map|pr_state.WriteData6~feeder_combout\ : std_logic;
SIGNAL \lcd_map|pr_state.WriteData6~q\ : std_logic;
SIGNAL \lcd_map|pr_state.WriteData7~feeder_combout\ : std_logic;
SIGNAL \lcd_map|pr_state.WriteData7~q\ : std_logic;
SIGNAL \lcd_map|pr_state.WriteData8~q\ : std_logic;
SIGNAL \lcd_map|pr_state.WriteData9~q\ : std_logic;
SIGNAL \lcd_map|pr_state.WriteData10~q\ : std_logic;
SIGNAL \lcd_map|pr_state.WriteData11~q\ : std_logic;
SIGNAL \lcd_map|pr_state.WriteData12~q\ : std_logic;
SIGNAL \lcd_map|pr_state.WriteData13~feeder_combout\ : std_logic;
SIGNAL \lcd_map|pr_state.WriteData13~q\ : std_logic;
SIGNAL \lcd_map|pr_state.WriteData14~q\ : std_logic;
SIGNAL \lcd_map|pr_state.SetAddress~q\ : std_logic;
SIGNAL \lcd_map|pr_state.WriteData15~feeder_combout\ : std_logic;
SIGNAL \lcd_map|pr_state.WriteData15~q\ : std_logic;
SIGNAL \lcd_map|pr_state.WriteData16~q\ : std_logic;
SIGNAL \lcd_map|pr_state.WriteData17~feeder_combout\ : std_logic;
SIGNAL \lcd_map|pr_state.WriteData17~q\ : std_logic;
SIGNAL \lcd_map|pr_state.WriteData18~q\ : std_logic;
SIGNAL \lcd_map|pr_state.WriteData19~q\ : std_logic;
SIGNAL \lcd_map|pr_state.WriteData20~q\ : std_logic;
SIGNAL \lcd_map|pr_state.WriteData21~feeder_combout\ : std_logic;
SIGNAL \lcd_map|pr_state.WriteData21~q\ : std_logic;
SIGNAL \lcd_map|pr_state.WriteData22~feeder_combout\ : std_logic;
SIGNAL \lcd_map|pr_state.WriteData22~q\ : std_logic;
SIGNAL \lcd_map|pr_state.WriteData23~q\ : std_logic;
SIGNAL \lcd_map|pr_state.WriteData24~q\ : std_logic;
SIGNAL \lcd_map|pr_state.WriteData25~feeder_combout\ : std_logic;
SIGNAL \lcd_map|pr_state.WriteData25~q\ : std_logic;
SIGNAL \lcd_map|pr_state.WriteData26~q\ : std_logic;
SIGNAL \lcd_map|pr_state.WriteData27~feeder_combout\ : std_logic;
SIGNAL \lcd_map|pr_state.WriteData27~q\ : std_logic;
SIGNAL \lcd_map|WideOr13~1_combout\ : std_logic;
SIGNAL \lcd_map|WideOr5~1_combout\ : std_logic;
SIGNAL \lcd_map|WideOr13~0_combout\ : std_logic;
SIGNAL \lcd_map|WideOr5~0_combout\ : std_logic;
SIGNAL \lcd_map|WideOr0~1_combout\ : std_logic;
SIGNAL \lcd_map|WideOr0~2_combout\ : std_logic;
SIGNAL \lcd_map|Selector4~0_combout\ : std_logic;
SIGNAL \lcd_map|Selector4~1_combout\ : std_logic;
SIGNAL \lcd_map|WideOr0~0_combout\ : std_logic;
SIGNAL \lcd_map|WideOr0~combout\ : std_logic;
SIGNAL \s2~input_o\ : std_logic;
SIGNAL \s1~input_o\ : std_logic;
SIGNAL \lcd_map|Selector7~0_combout\ : std_logic;
SIGNAL \lcd_map|Selector7~1_combout\ : std_logic;
SIGNAL \lcd_map|WideOr15~0_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont[29]~29_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~47\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~48_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[29]~82_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~13_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~12_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~14_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~11_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~9_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~10_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~7_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~6_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~8_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~4_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~3_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~5_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~1_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~2_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~0_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[24]~36_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[792]~521_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[23]~34_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[791]~523_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[790]~524_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[28]~83_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[27]~84_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[26]~85_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[25]~102_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[24]~98_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[23]~86_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[22]~103_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[21]~99_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[20]~87_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[19]~104_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[18]~100_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[17]~88_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[16]~105_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[15]~101_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[14]~89_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[13]~106_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[6]~1\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[7]~3\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[8]~5\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[9]~7\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[10]~9\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[11]~11\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[12]~13\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[13]~15\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[14]~17\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[15]~19\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[16]~21\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[17]~23\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[18]~25\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[19]~27\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[20]~29\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[21]~31\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[22]~32_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[790]~525_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[21]~30_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[789]~527_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[789]~526_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[20]~28_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[788]~528_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[788]~767_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[787]~529_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[19]~26_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[787]~530_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[18]~24_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[786]~532_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[786]~531_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[785]~768_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[17]~22_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[785]~533_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[784]~534_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[16]~20_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[784]~535_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[15]~18_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[783]~537_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[783]~536_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[782]~769_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[14]~16_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[782]~538_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[13]~14_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[781]~540_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[781]~539_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[780]~541_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[12]~12_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[780]~542_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[779]~770_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[11]~10_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[779]~543_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[778]~544_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[10]~8_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[778]~545_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[777]~546_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[9]~6_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[777]~547_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[776]~771_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[8]~4_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[776]~548_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[775]~549_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[7]~2_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[775]~550_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[774]~551_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[6]~0_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[774]~552_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[773]~772_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[773]~773_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[6]~1\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[7]~3\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[8]~5\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[9]~7\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[10]~9\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[11]~11\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[12]~13\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[13]~15\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[14]~17\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[15]~19\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[16]~21\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[17]~23\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[18]~25\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[19]~27\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[20]~29\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[21]~31\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[22]~33\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[23]~35\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[24]~37\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[25]~39\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[825]~553_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[825]~943_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[824]~944_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[824]~554_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[23]~34_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[823]~555_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[823]~945_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[822]~946_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[22]~32_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[822]~556_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[21]~30_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[821]~557_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[821]~774_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[20]~28_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[820]~558_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[820]~947_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[819]~948_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[19]~26_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[819]~559_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[818]~775_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[18]~24_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[818]~560_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[817]~949_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[17]~22_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[817]~561_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[816]~950_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[16]~20_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[816]~562_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[815]~776_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[15]~18_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[815]~563_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[814]~951_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[14]~16_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[814]~564_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[13]~14_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[813]~565_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[813]~952_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[812]~777_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[12]~12_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[812]~566_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[811]~953_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[11]~10_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[811]~567_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[810]~954_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[10]~8_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[810]~568_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[9]~6_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[809]~569_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[809]~778_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[8]~4_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[808]~570_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[808]~955_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[807]~956_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[7]~2_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[807]~571_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[806]~779_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[6]~0_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[806]~572_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~0_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[26]~40_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[858]~573_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[25]~38_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[857]~574_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[856]~784_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[24]~36_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[856]~575_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[23]~34_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[855]~576_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[855]~785_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[22]~32_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[854]~577_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[854]~786_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[853]~787_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[21]~30_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[853]~578_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[852]~788_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[20]~28_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[852]~579_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[851]~789_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[19]~26_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[851]~580_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[850]~790_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[18]~24_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[850]~581_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[849]~791_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[17]~22_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[849]~582_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[848]~792_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[16]~20_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[848]~583_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[847]~793_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[15]~18_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[847]~584_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[14]~16_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[846]~585_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[846]~794_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[845]~795_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[13]~14_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[845]~586_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[12]~12_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[844]~587_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[844]~796_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[11]~10_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[843]~588_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[843]~797_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[842]~798_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[10]~8_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[842]~589_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[841]~799_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[9]~6_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[841]~590_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[8]~4_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[840]~591_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[840]~800_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[7]~2_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[839]~592_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[839]~801_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[805]~781_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[838]~593_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[6]~0_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[838]~594_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[771]~595_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[771]~596_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[4]~42_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[837]~958_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[6]~1\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[7]~3\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[8]~5\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[9]~7\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[10]~9\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[11]~11\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[12]~13\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[13]~15\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[14]~17\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[15]~19\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[16]~21\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[17]~23\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[18]~25\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[19]~27\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[20]~29\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[21]~31\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[22]~33\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[23]~35\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[24]~37\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[25]~39\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[26]~41\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[27]~42_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[891]~597_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[890]~598_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[890]~803_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[889]~804_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[25]~38_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[889]~599_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[888]~805_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[24]~36_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[888]~600_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[887]~806_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[23]~34_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[887]~601_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[886]~807_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[22]~32_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[886]~602_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[885]~808_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[21]~30_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[885]~603_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[20]~28_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[884]~604_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[884]~809_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[883]~810_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[19]~26_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[883]~605_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[18]~24_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[882]~606_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[882]~811_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[17]~22_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[881]~607_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[881]~812_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[880]~813_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[16]~20_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[880]~608_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[879]~814_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[15]~18_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[879]~609_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[878]~815_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[14]~16_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[878]~610_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[13]~14_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[877]~611_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[877]~816_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[876]~817_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[12]~12_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[876]~612_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[875]~818_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[11]~10_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[875]~613_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[874]~819_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[10]~8_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[874]~614_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[9]~6_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[873]~615_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[873]~820_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[8]~4_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[872]~616_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[872]~821_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[7]~2_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[871]~617_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[871]~822_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[6]~0_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[870]~619_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[803]~823_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[803]~620_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[4]~44_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[869]~827_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[6]~1\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[7]~3\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[8]~5\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[9]~7\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[10]~9\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[11]~11\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[12]~13\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[13]~15\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[14]~17\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[15]~19\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[16]~21\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[17]~23\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[18]~25\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[19]~27\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[20]~29\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[21]~31\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[22]~33\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[23]~35\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[24]~37\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[25]~39\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[26]~41\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[27]~43\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[28]~45\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[924]~829_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[957]~854_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[27]~42_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[923]~622_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[922]~831_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[26]~40_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[922]~623_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[921]~832_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[25]~38_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[921]~624_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[24]~36_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[920]~625_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[920]~833_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[919]~834_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[23]~34_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[919]~626_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[22]~32_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[918]~627_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[918]~835_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[917]~836_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[21]~30_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[917]~628_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[916]~837_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[20]~28_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[916]~629_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[19]~26_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[915]~630_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[915]~838_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[914]~839_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[18]~24_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[914]~631_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[913]~840_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[17]~22_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[913]~632_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[16]~20_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[912]~633_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[912]~841_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[911]~842_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[15]~18_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[911]~634_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[910]~843_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[14]~16_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[910]~635_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[909]~844_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[13]~14_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[909]~636_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[12]~12_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[908]~637_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[908]~845_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[11]~10_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[907]~638_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[907]~846_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[10]~8_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[906]~639_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[905]~848_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[9]~6_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[905]~640_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[8]~4_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[904]~641_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[904]~849_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[7]~2_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[903]~642_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[902]~643_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[802]~645_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[802]~648_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[3]~46_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[868]~851_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[901]~853_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[6]~1\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[7]~3\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[8]~5\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[9]~7\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[10]~9\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[11]~11\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[12]~13\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[13]~15\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[14]~17\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[15]~19\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[16]~21\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[17]~23\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[18]~25\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[19]~27\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[20]~29\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[21]~31\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[22]~33\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[23]~35\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[24]~37\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[25]~39\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[26]~41\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[27]~43\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[28]~45\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[29]~46_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[957]~650_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[28]~44_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[956]~651_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[955]~856_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[27]~42_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[955]~652_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[26]~40_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[954]~653_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[954]~857_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[25]~38_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[953]~654_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[953]~858_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[952]~859_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[24]~36_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[952]~655_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[23]~34_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[951]~656_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[951]~860_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[950]~861_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[22]~32_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[950]~657_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[21]~30_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[949]~658_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[949]~862_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[20]~28_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[948]~659_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[948]~863_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[19]~26_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[947]~660_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[947]~864_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[18]~24_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[946]~661_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[946]~865_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[945]~866_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[17]~22_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[945]~662_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[944]~867_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[16]~20_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[944]~663_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[15]~18_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[943]~664_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[943]~868_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[14]~16_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[942]~665_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[942]~869_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[941]~870_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[13]~14_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[941]~666_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[940]~871_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[12]~12_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[940]~667_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[939]~872_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[938]~873_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[10]~8_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[938]~669_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[937]~874_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[9]~6_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[937]~670_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[936]~875_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[935]~672_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[935]~876_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[934]~673_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[834]~679_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[801]~675_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[834]~877_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[3]~48_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[900]~879_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[933]~881_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[6]~1\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[7]~3\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[8]~5\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[9]~7\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[10]~9\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[11]~11\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[12]~13\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[13]~15\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[14]~17\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[15]~19\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[16]~21\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[17]~23\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[18]~25\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[19]~27\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[20]~29\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[21]~31\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[22]~33\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[23]~35\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[24]~37\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[25]~39\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[26]~41\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[27]~43\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[28]~45\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[29]~47\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[30]~49\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[990]~882_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[30]~48_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[990]~681_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[989]~883_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[989]~682_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[28]~44_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[988]~683_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[988]~884_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[987]~885_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[27]~42_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[987]~684_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[26]~40_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[986]~685_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[986]~886_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[25]~38_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[985]~686_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[985]~887_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[984]~888_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[24]~36_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[984]~687_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[23]~34_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[983]~688_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[983]~889_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[982]~890_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[22]~32_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[982]~689_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[981]~891_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[21]~30_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[981]~690_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[980]~892_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[20]~28_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[980]~691_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[979]~893_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[19]~26_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[979]~692_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[978]~894_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[18]~24_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[978]~693_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[977]~895_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[17]~22_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[977]~694_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[976]~896_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[16]~20_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[976]~695_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[975]~897_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[15]~18_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[975]~696_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[14]~16_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[974]~697_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[974]~898_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[13]~14_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[973]~698_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[973]~899_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[972]~699_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[972]~900_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[11]~10_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[971]~700_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[971]~901_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[10]~8_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[970]~701_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[970]~902_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[969]~702_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[969]~903_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[8]~4_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[968]~703_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[967]~704_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[967]~905_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[966]~705_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~72_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~73_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~91_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[800]~709_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[800]~708_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[1]~50_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[866]~960_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[833]~710_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[833]~707_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[2]~50_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[899]~906_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[866]~711_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[3]~50_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[899]~712_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[4]~50_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[932]~907_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[965]~908_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[6]~1\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[7]~3\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[8]~5\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[9]~7\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[10]~9\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[11]~11\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[12]~13\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[13]~15\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[14]~17\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[15]~19\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[16]~21\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[17]~23\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[18]~25\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[19]~27\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[20]~29\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[21]~31\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[22]~33\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[23]~35\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[24]~37\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[25]~39\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[26]~41\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[27]~43\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[28]~45\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[29]~47\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[30]~49\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[31]~51\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[992]~758_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[992]~759_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~0_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont~40_combout\ : std_logic;
SIGNAL \cont|clock2Hz|LessThan1~6_combout\ : std_logic;
SIGNAL \cont|clock2Hz|LessThan1~0_combout\ : std_logic;
SIGNAL \cont|clock2Hz|process_0~1_combout\ : std_logic;
SIGNAL \cont|clock2Hz|process_0~0_combout\ : std_logic;
SIGNAL \cont|clock2Hz|LessThan1~1_combout\ : std_logic;
SIGNAL \cont|clock2Hz|LessThan1~2_combout\ : std_logic;
SIGNAL \cont|clock2Hz|LessThan1~3_combout\ : std_logic;
SIGNAL \cont|clock2Hz|LessThan1~4_combout\ : std_logic;
SIGNAL \cont|clock2Hz|LessThan1~5_combout\ : std_logic;
SIGNAL \cont|clock2Hz|saida~2_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~1\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~2_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[993]~757_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[993]~756_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~1\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~2_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont~38_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont~39_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~3\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~4_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~94_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[928]~754_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[928]~755_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[1]~58_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[994]~962_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[994]~963_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~3\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~4_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont~36_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont~37_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~5\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~6_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~92_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[929]~748_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[896]~750_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[896]~749_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[1]~56_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[929]~751_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[2]~56_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[962]~752_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[962]~934_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[3]~58_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[995]~753_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[995]~935_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~5\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~6_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont~34_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont~35_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~7\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~8_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~93_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[864]~743_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[864]~742_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[1]~54_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[930]~961_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[897]~741_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[897]~744_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[2]~54_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[963]~932_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[930]~745_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[3]~54_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[963]~746_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[4]~56_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[996]~747_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[996]~933_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~7\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~8_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont~41_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont~42_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~9\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~10_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[865]~733_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[832]~735_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[832]~734_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[1]~52_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[865]~736_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[2]~52_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[898]~928_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[931]~929_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[898]~737_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[3]~52_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[964]~930_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[931]~738_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[4]~52_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[997]~931_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[964]~739_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[5]~54_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[997]~740_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~9\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~10_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont~13_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont~14_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~11\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~13\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~14_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~75_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~107_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[805]~780_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[6]~1\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[7]~3\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[8]~5\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[9]~7\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[10]~9\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[11]~11\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[12]~13\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[13]~15\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[14]~17\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[15]~19\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[16]~21\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[17]~23\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[18]~25\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[19]~27\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[20]~29\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[21]~31\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[22]~33\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[23]~35\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[24]~37\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[25]~39\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[26]~41\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[891]~802_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[28]~44_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[924]~621_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[29]~47\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[965]~909_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[998]~731_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[6]~0_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[998]~732_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~11\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~12_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|remainder[6]~18_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~0_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont~9_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~12_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~74_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[768]~677_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[768]~676_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[1]~48_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[801]~678_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[2]~48_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[867]~878_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[867]~680_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[4]~48_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[933]~880_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[6]~0_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[966]~706_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[7]~2_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[999]~730_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[999]~927_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~13\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~14_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|remainder[7]~17_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~1\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~2_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont~10_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~15\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~16_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~90_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[769]~647_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[769]~646_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[2]~46_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[835]~959_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[835]~649_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[4]~46_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[901]~852_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[6]~0_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[934]~674_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[7]~2_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1000]~926_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[8]~4_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1000]~729_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~15\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~16_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|remainder[8]~16_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~3\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~4_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont~11_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~17\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~18_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[11]~109_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[11]~110_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[14]~76_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[17]~77_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[20]~78_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[23]~79_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[26]~80_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[29]~97_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[22]~33\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[23]~35\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[24]~37\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[770]~824_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[770]~825_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[3]~44_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[836]~826_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[869]~828_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[6]~0_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[902]~644_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[7]~2_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[968]~904_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1001]~925_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[9]~6_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1001]~728_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~17\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~18_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|remainder[9]~15_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~5\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~6_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont~12_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~19\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~20_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~108_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[837]~957_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[870]~618_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[903]~850_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[8]~4_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[936]~671_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[9]~6_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1002]~924_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[10]~8_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1002]~727_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~19\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~20_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|remainder[10]~14_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~7\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~8_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont~15_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~21\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~22_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[11]~10_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1003]~726_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1003]~923_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~21\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~22_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|remainder[11]~13_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~9\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~10_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont~16_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~23\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~24_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[12]~12_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1004]~725_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1004]~922_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~23\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~24_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|remainder[12]~12_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~11\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~12_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont~17_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~25\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~26_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont~7_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~1\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~3\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~5\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~7\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~9\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~11\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~13\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~15\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~17\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~19\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~21\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~23\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~25\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~27\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~29\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~31\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~33\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~35\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~37\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~39\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~41\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~43\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~45\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~47\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~49\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~51\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~53\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~55\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~57\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~58_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~59\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~60_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~61\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~62_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~56_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Equal0~8_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~42_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~44_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~40_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~46_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Equal0~6_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~36_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~38_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~32_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~34_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Equal0~5_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~54_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~50_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~52_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~48_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Equal0~7_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Equal0~9_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~22_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~18_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~20_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~16_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Equal0~2_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~4_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~6_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~0_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~2_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Equal0~0_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~12_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~10_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~8_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~14_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Equal0~1_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~26_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~28_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~30_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~24_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Equal0~3_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Equal0~4_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont~8_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[24]~36_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1016]~713_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1016]~910_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1015]~911_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[23]~34_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1015]~714_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1014]~912_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[22]~32_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1014]~715_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[21]~30_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1013]~716_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1013]~913_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1012]~914_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[20]~28_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1012]~717_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[19]~26_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1011]~718_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1011]~915_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[18]~24_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1010]~719_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1010]~916_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[17]~22_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1009]~720_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1009]~917_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1008]~918_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[16]~20_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1008]~721_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1007]~919_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[15]~18_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1007]~722_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[14]~16_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1006]~723_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1006]~920_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[13]~14_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1005]~724_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~25\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~27\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~29\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~31\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~33\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~35\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~37\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~39\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~41\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~43\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~45\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~47\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~48_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|remainder[24]~0_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~46_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|remainder[23]~1_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~44_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|remainder[22]~2_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~42_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|remainder[21]~3_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~40_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|remainder[20]~4_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~38_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|remainder[19]~5_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~36_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|remainder[18]~6_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~34_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|remainder[17]~7_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~32_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|remainder[16]~8_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~30_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|remainder[15]~9_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~28_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|remainder[14]~10_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~13\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~15\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~17\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~19\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~21\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~23\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~25\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~27\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~29\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~31\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~33\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~35\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~36_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont[24]~2_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~49\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~50_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[25]~38_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1017]~760_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1017]~936_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~49\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~50_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|remainder[25]~19_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~37\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~38_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont[25]~3_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~51\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~52_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1018]~937_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[26]~40_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1018]~761_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~51\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~52_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|remainder[26]~20_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~39\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~40_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont[26]~4_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~53\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~54_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1019]~940_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[27]~42_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1019]~764_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~53\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~54_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|remainder[27]~23_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~41\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~42_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont[27]~0_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~55\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~56_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1020]~939_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[28]~44_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1020]~763_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~55\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~56_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|remainder[28]~22_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~43\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~44_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont[28]~1_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~57\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~59\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~60_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[28]~81_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[30]~96_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[791]~522_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[24]~36_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[857]~783_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[26]~40_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[923]~830_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[956]~855_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[29]~46_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1022]~941_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[30]~48_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1022]~765_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1021]~938_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[29]~46_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1021]~762_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~57\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~59\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~60_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|remainder[30]~24_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~45\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~47\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~48_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont[30]~31_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont[30]~32_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~61\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~62_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~58_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|remainder[29]~21_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~46_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont[29]~30_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~58_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[30]~95_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[792]~520_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[25]~38_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[858]~782_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[27]~43\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[906]~847_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[11]~10_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[939]~668_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[12]~12_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1005]~921_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~26_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|remainder[13]~11_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~14_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont~18_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~27\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~28_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~16_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont~19_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~29\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~30_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~18_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont~20_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~31\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~32_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~20_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont~21_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~33\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~34_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~22_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont~22_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~35\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~36_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~24_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont~23_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~37\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~38_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~26_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont~24_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~39\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~40_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~28_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont~25_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~41\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~42_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~30_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont~26_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~43\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~44_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~32_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont~27_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~45\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~46_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~34_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont~28_combout\ : std_logic;
SIGNAL \cont|clock2Hz|process_0~3_combout\ : std_logic;
SIGNAL \cont|clock2Hz|process_0~4_combout\ : std_logic;
SIGNAL \cont|clock2Hz|process_0~5_combout\ : std_logic;
SIGNAL \cont|clock2Hz|process_0~2_combout\ : std_logic;
SIGNAL \cont|clock2Hz|process_0~6_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont[31]~43_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[31]~50_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1023]~766_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1023]~942_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~61\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~62_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|remainder[31]~25_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~49\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~50_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont[31]~33_combout\ : std_logic;
SIGNAL \cont|clock2Hz|LessThan1~7_combout\ : std_logic;
SIGNAL \cont|clock2Hz|saida~q\ : std_logic;
SIGNAL \cont|clock2Hz|saida~clkctrl_outclk\ : std_logic;
SIGNAL \tempo_pressionado_port|contador[0]~32_combout\ : std_logic;
SIGNAL \b4~input_o\ : std_logic;
SIGNAL \debounce_b4|counter_out[0]~1_combout\ : std_logic;
SIGNAL \debounce_b4|result~1_combout\ : std_logic;
SIGNAL \debounce_b4|Add0~0_combout\ : std_logic;
SIGNAL \debounce_b4|counter_out[0]~20_combout\ : std_logic;
SIGNAL \debounce_b4|Add0~1\ : std_logic;
SIGNAL \debounce_b4|Add0~2_combout\ : std_logic;
SIGNAL \debounce_b4|counter_out[1]~19_combout\ : std_logic;
SIGNAL \debounce_b4|Add0~3\ : std_logic;
SIGNAL \debounce_b4|Add0~4_combout\ : std_logic;
SIGNAL \debounce_b4|counter_out[2]~18_combout\ : std_logic;
SIGNAL \debounce_b4|Add0~5\ : std_logic;
SIGNAL \debounce_b4|Add0~6_combout\ : std_logic;
SIGNAL \debounce_b4|counter_out[3]~17_combout\ : std_logic;
SIGNAL \debounce_b4|Add0~7\ : std_logic;
SIGNAL \debounce_b4|Add0~8_combout\ : std_logic;
SIGNAL \debounce_b4|counter_out[4]~16_combout\ : std_logic;
SIGNAL \debounce_b4|Add0~9\ : std_logic;
SIGNAL \debounce_b4|Add0~10_combout\ : std_logic;
SIGNAL \debounce_b4|counter_out[5]~15_combout\ : std_logic;
SIGNAL \debounce_b4|Add0~11\ : std_logic;
SIGNAL \debounce_b4|Add0~12_combout\ : std_logic;
SIGNAL \debounce_b4|counter_out[6]~14_combout\ : std_logic;
SIGNAL \debounce_b4|Add0~13\ : std_logic;
SIGNAL \debounce_b4|Add0~14_combout\ : std_logic;
SIGNAL \debounce_b4|counter_out[7]~13_combout\ : std_logic;
SIGNAL \debounce_b4|Add0~15\ : std_logic;
SIGNAL \debounce_b4|Add0~16_combout\ : std_logic;
SIGNAL \debounce_b4|counter_out[8]~12_combout\ : std_logic;
SIGNAL \debounce_b4|Add0~17\ : std_logic;
SIGNAL \debounce_b4|Add0~18_combout\ : std_logic;
SIGNAL \debounce_b4|counter_out[9]~11_combout\ : std_logic;
SIGNAL \debounce_b4|Add0~19\ : std_logic;
SIGNAL \debounce_b4|Add0~20_combout\ : std_logic;
SIGNAL \debounce_b4|counter_out[10]~10_combout\ : std_logic;
SIGNAL \debounce_b4|Add0~21\ : std_logic;
SIGNAL \debounce_b4|Add0~22_combout\ : std_logic;
SIGNAL \debounce_b4|counter_out[11]~9_combout\ : std_logic;
SIGNAL \debounce_b4|Add0~23\ : std_logic;
SIGNAL \debounce_b4|Add0~24_combout\ : std_logic;
SIGNAL \debounce_b4|counter_out[12]~8_combout\ : std_logic;
SIGNAL \debounce_b4|Add0~25\ : std_logic;
SIGNAL \debounce_b4|Add0~26_combout\ : std_logic;
SIGNAL \debounce_b4|counter_out[13]~7_combout\ : std_logic;
SIGNAL \debounce_b4|Add0~27\ : std_logic;
SIGNAL \debounce_b4|Add0~28_combout\ : std_logic;
SIGNAL \debounce_b4|counter_out[14]~6_combout\ : std_logic;
SIGNAL \debounce_b4|Add0~29\ : std_logic;
SIGNAL \debounce_b4|Add0~30_combout\ : std_logic;
SIGNAL \debounce_b4|counter_out[15]~5_combout\ : std_logic;
SIGNAL \debounce_b4|Add0~31\ : std_logic;
SIGNAL \debounce_b4|Add0~32_combout\ : std_logic;
SIGNAL \debounce_b4|counter_out[16]~4_combout\ : std_logic;
SIGNAL \debounce_b4|Add0~33\ : std_logic;
SIGNAL \debounce_b4|Add0~34_combout\ : std_logic;
SIGNAL \debounce_b4|counter_out[17]~3_combout\ : std_logic;
SIGNAL \debounce_b4|Add0~35\ : std_logic;
SIGNAL \debounce_b4|Add0~36_combout\ : std_logic;
SIGNAL \debounce_b4|counter_out[18]~2_combout\ : std_logic;
SIGNAL \debounce_b4|Add0~37\ : std_logic;
SIGNAL \debounce_b4|Add0~38_combout\ : std_logic;
SIGNAL \debounce_b4|counter_out~0_combout\ : std_logic;
SIGNAL \debounce_b4|result~0_combout\ : std_logic;
SIGNAL \debounce_b4|result~feeder_combout\ : std_logic;
SIGNAL \debounce_b4|result~q\ : std_logic;
SIGNAL \b3~input_o\ : std_logic;
SIGNAL \debounce_b3|flipflops[0]~feeder_combout\ : std_logic;
SIGNAL \debounce_b3|flipflops[1]~feeder_combout\ : std_logic;
SIGNAL \debounce_b3|counter_out[0]~1_combout\ : std_logic;
SIGNAL \debounce_b3|result~1_combout\ : std_logic;
SIGNAL \debounce_b3|Add0~0_combout\ : std_logic;
SIGNAL \debounce_b3|counter_out[0]~20_combout\ : std_logic;
SIGNAL \debounce_b3|Add0~1\ : std_logic;
SIGNAL \debounce_b3|Add0~2_combout\ : std_logic;
SIGNAL \debounce_b3|counter_out[1]~19_combout\ : std_logic;
SIGNAL \debounce_b3|Add0~3\ : std_logic;
SIGNAL \debounce_b3|Add0~4_combout\ : std_logic;
SIGNAL \debounce_b3|counter_out[2]~18_combout\ : std_logic;
SIGNAL \debounce_b3|Add0~5\ : std_logic;
SIGNAL \debounce_b3|Add0~6_combout\ : std_logic;
SIGNAL \debounce_b3|counter_out[3]~17_combout\ : std_logic;
SIGNAL \debounce_b3|Add0~7\ : std_logic;
SIGNAL \debounce_b3|Add0~8_combout\ : std_logic;
SIGNAL \debounce_b3|counter_out[4]~16_combout\ : std_logic;
SIGNAL \debounce_b3|Add0~9\ : std_logic;
SIGNAL \debounce_b3|Add0~10_combout\ : std_logic;
SIGNAL \debounce_b3|counter_out[5]~15_combout\ : std_logic;
SIGNAL \debounce_b3|Add0~11\ : std_logic;
SIGNAL \debounce_b3|Add0~12_combout\ : std_logic;
SIGNAL \debounce_b3|counter_out[6]~14_combout\ : std_logic;
SIGNAL \debounce_b3|Add0~13\ : std_logic;
SIGNAL \debounce_b3|Add0~14_combout\ : std_logic;
SIGNAL \debounce_b3|counter_out[7]~13_combout\ : std_logic;
SIGNAL \debounce_b3|Add0~15\ : std_logic;
SIGNAL \debounce_b3|Add0~16_combout\ : std_logic;
SIGNAL \debounce_b3|counter_out[8]~12_combout\ : std_logic;
SIGNAL \debounce_b3|Add0~17\ : std_logic;
SIGNAL \debounce_b3|Add0~18_combout\ : std_logic;
SIGNAL \debounce_b3|counter_out[9]~11_combout\ : std_logic;
SIGNAL \debounce_b3|Add0~19\ : std_logic;
SIGNAL \debounce_b3|Add0~20_combout\ : std_logic;
SIGNAL \debounce_b3|counter_out[10]~10_combout\ : std_logic;
SIGNAL \debounce_b3|Add0~21\ : std_logic;
SIGNAL \debounce_b3|Add0~22_combout\ : std_logic;
SIGNAL \debounce_b3|counter_out[11]~9_combout\ : std_logic;
SIGNAL \debounce_b3|Add0~23\ : std_logic;
SIGNAL \debounce_b3|Add0~24_combout\ : std_logic;
SIGNAL \debounce_b3|counter_out[12]~8_combout\ : std_logic;
SIGNAL \debounce_b3|Add0~25\ : std_logic;
SIGNAL \debounce_b3|Add0~26_combout\ : std_logic;
SIGNAL \debounce_b3|counter_out[13]~7_combout\ : std_logic;
SIGNAL \debounce_b3|Add0~27\ : std_logic;
SIGNAL \debounce_b3|Add0~28_combout\ : std_logic;
SIGNAL \debounce_b3|counter_out[14]~6_combout\ : std_logic;
SIGNAL \debounce_b3|Add0~29\ : std_logic;
SIGNAL \debounce_b3|Add0~30_combout\ : std_logic;
SIGNAL \debounce_b3|counter_out[15]~5_combout\ : std_logic;
SIGNAL \debounce_b3|Add0~31\ : std_logic;
SIGNAL \debounce_b3|Add0~32_combout\ : std_logic;
SIGNAL \debounce_b3|counter_out[16]~4_combout\ : std_logic;
SIGNAL \debounce_b3|Add0~33\ : std_logic;
SIGNAL \debounce_b3|Add0~34_combout\ : std_logic;
SIGNAL \debounce_b3|counter_out[17]~3_combout\ : std_logic;
SIGNAL \debounce_b3|Add0~35\ : std_logic;
SIGNAL \debounce_b3|Add0~36_combout\ : std_logic;
SIGNAL \debounce_b3|counter_out[18]~2_combout\ : std_logic;
SIGNAL \debounce_b3|Add0~37\ : std_logic;
SIGNAL \debounce_b3|Add0~38_combout\ : std_logic;
SIGNAL \debounce_b3|counter_out~0_combout\ : std_logic;
SIGNAL \debounce_b3|result~0_combout\ : std_logic;
SIGNAL \debounce_b3|result~feeder_combout\ : std_logic;
SIGNAL \debounce_b3|result~q\ : std_logic;
SIGNAL \tempo_pressionado_port|process_0~0_combout\ : std_logic;
SIGNAL \tempo_pressionado_port|contador[0]~33\ : std_logic;
SIGNAL \tempo_pressionado_port|contador[1]~34_combout\ : std_logic;
SIGNAL \tempo_pressionado_port|contador[1]~35\ : std_logic;
SIGNAL \tempo_pressionado_port|contador[2]~36_combout\ : std_logic;
SIGNAL \tempo_pressionado_port|contador[2]~37\ : std_logic;
SIGNAL \tempo_pressionado_port|contador[3]~38_combout\ : std_logic;
SIGNAL \tempo_pressionado_port|contador[3]~39\ : std_logic;
SIGNAL \tempo_pressionado_port|contador[4]~40_combout\ : std_logic;
SIGNAL \tempo_pressionado_port|contador[4]~41\ : std_logic;
SIGNAL \tempo_pressionado_port|contador[5]~42_combout\ : std_logic;
SIGNAL \tempo_pressionado_port|contador[5]~43\ : std_logic;
SIGNAL \tempo_pressionado_port|contador[6]~44_combout\ : std_logic;
SIGNAL \tempo_pressionado_port|contador[6]~45\ : std_logic;
SIGNAL \tempo_pressionado_port|contador[7]~46_combout\ : std_logic;
SIGNAL \tempo_pressionado_port|contador[7]~47\ : std_logic;
SIGNAL \tempo_pressionado_port|contador[8]~48_combout\ : std_logic;
SIGNAL \tempo_pressionado_port|contador[8]~49\ : std_logic;
SIGNAL \tempo_pressionado_port|contador[9]~50_combout\ : std_logic;
SIGNAL \tempo_pressionado_port|contador[9]~51\ : std_logic;
SIGNAL \tempo_pressionado_port|contador[10]~52_combout\ : std_logic;
SIGNAL \tempo_pressionado_port|contador[10]~53\ : std_logic;
SIGNAL \tempo_pressionado_port|contador[11]~54_combout\ : std_logic;
SIGNAL \tempo_pressionado_port|contador[11]~55\ : std_logic;
SIGNAL \tempo_pressionado_port|contador[12]~56_combout\ : std_logic;
SIGNAL \tempo_pressionado_port|contador[12]~57\ : std_logic;
SIGNAL \tempo_pressionado_port|contador[13]~58_combout\ : std_logic;
SIGNAL \tempo_pressionado_port|contador[13]~59\ : std_logic;
SIGNAL \tempo_pressionado_port|contador[14]~60_combout\ : std_logic;
SIGNAL \tempo_pressionado_port|contador[14]~61\ : std_logic;
SIGNAL \tempo_pressionado_port|contador[15]~62_combout\ : std_logic;
SIGNAL \tempo_pressionado_port|contador[15]~63\ : std_logic;
SIGNAL \tempo_pressionado_port|contador[16]~64_combout\ : std_logic;
SIGNAL \tempo_pressionado_port|contador[16]~65\ : std_logic;
SIGNAL \tempo_pressionado_port|contador[17]~66_combout\ : std_logic;
SIGNAL \tempo_pressionado_port|contador[17]~67\ : std_logic;
SIGNAL \tempo_pressionado_port|contador[18]~68_combout\ : std_logic;
SIGNAL \tempo_pressionado_port|contador[18]~69\ : std_logic;
SIGNAL \tempo_pressionado_port|contador[19]~70_combout\ : std_logic;
SIGNAL \tempo_pressionado_port|contador[19]~71\ : std_logic;
SIGNAL \tempo_pressionado_port|contador[20]~72_combout\ : std_logic;
SIGNAL \tempo_pressionado_port|contador[20]~73\ : std_logic;
SIGNAL \tempo_pressionado_port|contador[21]~74_combout\ : std_logic;
SIGNAL \tempo_pressionado_port|contador[21]~75\ : std_logic;
SIGNAL \tempo_pressionado_port|contador[22]~76_combout\ : std_logic;
SIGNAL \tempo_pressionado_port|contador[22]~77\ : std_logic;
SIGNAL \tempo_pressionado_port|contador[23]~78_combout\ : std_logic;
SIGNAL \tempo_pressionado_port|contador[23]~79\ : std_logic;
SIGNAL \tempo_pressionado_port|contador[24]~80_combout\ : std_logic;
SIGNAL \tempo_pressionado_port|contador[24]~81\ : std_logic;
SIGNAL \tempo_pressionado_port|contador[25]~82_combout\ : std_logic;
SIGNAL \tempo_pressionado_port|contador[25]~83\ : std_logic;
SIGNAL \tempo_pressionado_port|contador[26]~84_combout\ : std_logic;
SIGNAL \tempo_pressionado_port|contador[26]~85\ : std_logic;
SIGNAL \tempo_pressionado_port|contador[27]~86_combout\ : std_logic;
SIGNAL \tempo_pressionado_port|contador[27]~87\ : std_logic;
SIGNAL \tempo_pressionado_port|contador[28]~88_combout\ : std_logic;
SIGNAL \tempo_pressionado_port|contador[28]~89\ : std_logic;
SIGNAL \tempo_pressionado_port|contador[29]~90_combout\ : std_logic;
SIGNAL \tempo_pressionado_port|contador[29]~91\ : std_logic;
SIGNAL \tempo_pressionado_port|contador[30]~92_combout\ : std_logic;
SIGNAL \tempo_pressionado_port|contador[30]~93\ : std_logic;
SIGNAL \tempo_pressionado_port|contador[31]~94_combout\ : std_logic;
SIGNAL \chave_chave_b4|key~0_combout\ : std_logic;
SIGNAL \chave_chave_b4|key~q\ : std_logic;
SIGNAL \chave_chave_b3|key~0_combout\ : std_logic;
SIGNAL \chave_chave_b3|key~q\ : std_logic;
SIGNAL \ena~combout\ : std_logic;
SIGNAL \tempo_pressionado_port|LessThan0~6_combout\ : std_logic;
SIGNAL \tempo_pressionado_port|LessThan0~0_combout\ : std_logic;
SIGNAL \tempo_pressionado_port|LessThan0~1_combout\ : std_logic;
SIGNAL \tempo_pressionado_port|LessThan0~2_combout\ : std_logic;
SIGNAL \tempo_pressionado_port|LessThan0~3_combout\ : std_logic;
SIGNAL \tempo_pressionado_port|LessThan0~4_combout\ : std_logic;
SIGNAL \tempo_pressionado_port|LessThan0~5_combout\ : std_logic;
SIGNAL \tempo_pressionado_port|LessThan0~9_combout\ : std_logic;
SIGNAL \cont|saiu~0_combout\ : std_logic;
SIGNAL \cont|saiu~q\ : std_logic;
SIGNAL \cont|contador_fm~3_combout\ : std_logic;
SIGNAL \listagem_port|clock_div_map|saida~q\ : std_logic;
SIGNAL \listagem_port|clock_div_map|saida~clkctrl_outclk\ : std_logic;
SIGNAL \cont|Add0~0_combout\ : std_logic;
SIGNAL \cont|Add0~1\ : std_logic;
SIGNAL \cont|Add0~3\ : std_logic;
SIGNAL \cont|Add0~4_combout\ : std_logic;
SIGNAL \cont|Add1~1\ : std_logic;
SIGNAL \cont|Add1~3\ : std_logic;
SIGNAL \cont|Add1~4_combout\ : std_logic;
SIGNAL \cont|contador_am~21_combout\ : std_logic;
SIGNAL \listagem_port|cont[0]~0_combout\ : std_logic;
SIGNAL \tempo_pressionado_port|LessThan0~7_combout\ : std_logic;
SIGNAL \tempo_pressionado_port|LessThan0~8_combout\ : std_logic;
SIGNAL \cont|estacao~9_combout\ : std_logic;
SIGNAL \FM_Slot2[1]~0_combout\ : std_logic;
SIGNAL \FM_Slot2[1]~0clkctrl_outclk\ : std_logic;
SIGNAL \AM_Slot2[0]~0_combout\ : std_logic;
SIGNAL \AM_Slot2[0]~0clkctrl_outclk\ : std_logic;
SIGNAL \FM_Slot1[0]~0_combout\ : std_logic;
SIGNAL \FM_Slot1[0]~0clkctrl_outclk\ : std_logic;
SIGNAL \AM_Slot1[0]~0_combout\ : std_logic;
SIGNAL \AM_Slot1[0]~0clkctrl_outclk\ : std_logic;
SIGNAL \listagem_port|sel~16_combout\ : std_logic;
SIGNAL \listagem_port|sel~17_combout\ : std_logic;
SIGNAL \cont|contador_am~22_combout\ : std_logic;
SIGNAL \cont|contador_am~6_combout\ : std_logic;
SIGNAL \cont|Add0~5\ : std_logic;
SIGNAL \cont|Add0~6_combout\ : std_logic;
SIGNAL \cont|contador_am~18_combout\ : std_logic;
SIGNAL \cont|Add1~5\ : std_logic;
SIGNAL \cont|Add1~6_combout\ : std_logic;
SIGNAL \cont|contador_am~19_combout\ : std_logic;
SIGNAL \cont|estacao~8_combout\ : std_logic;
SIGNAL \listagem_port|sel~14_combout\ : std_logic;
SIGNAL \listagem_port|sel~15_combout\ : std_logic;
SIGNAL \cont|contador_am~20_combout\ : std_logic;
SIGNAL \cont|Add0~7\ : std_logic;
SIGNAL \cont|Add0~8_combout\ : std_logic;
SIGNAL \cont|Add1~7\ : std_logic;
SIGNAL \cont|Add1~8_combout\ : std_logic;
SIGNAL \cont|contador_am~16_combout\ : std_logic;
SIGNAL \cont|contador_am~4_combout\ : std_logic;
SIGNAL \cont|estacao~7_combout\ : std_logic;
SIGNAL \listagem_port|sel~12_combout\ : std_logic;
SIGNAL \listagem_port|sel~13_combout\ : std_logic;
SIGNAL \cont|contador_am~17_combout\ : std_logic;
SIGNAL \cont|Add1~9\ : std_logic;
SIGNAL \cont|Add1~10_combout\ : std_logic;
SIGNAL \cont|Add0~9\ : std_logic;
SIGNAL \cont|Add0~10_combout\ : std_logic;
SIGNAL \cont|contador_am~14_combout\ : std_logic;
SIGNAL \cont|estacao~6_combout\ : std_logic;
SIGNAL \listagem_port|sel~10_combout\ : std_logic;
SIGNAL \listagem_port|sel~11_combout\ : std_logic;
SIGNAL \cont|contador_am~15_combout\ : std_logic;
SIGNAL \cont|Equal1~0_combout\ : std_logic;
SIGNAL \cont|estacao~2_combout\ : std_logic;
SIGNAL \listagem_port|sel~2_combout\ : std_logic;
SIGNAL \listagem_port|sel~3_combout\ : std_logic;
SIGNAL \cont|Add0~11\ : std_logic;
SIGNAL \cont|Add0~12_combout\ : std_logic;
SIGNAL \cont|Add1~11\ : std_logic;
SIGNAL \cont|Add1~12_combout\ : std_logic;
SIGNAL \cont|contador_am~12_combout\ : std_logic;
SIGNAL \cont|estacao~5_combout\ : std_logic;
SIGNAL \listagem_port|sel~8_combout\ : std_logic;
SIGNAL \listagem_port|sel~9_combout\ : std_logic;
SIGNAL \cont|contador_am~13_combout\ : std_logic;
SIGNAL \cont|Add1~13\ : std_logic;
SIGNAL \cont|Add1~14_combout\ : std_logic;
SIGNAL \cont|Add0~13\ : std_logic;
SIGNAL \cont|Add0~14_combout\ : std_logic;
SIGNAL \cont|contador_am~10_combout\ : std_logic;
SIGNAL \listagem_port|sel~6_combout\ : std_logic;
SIGNAL \listagem_port|sel~7_combout\ : std_logic;
SIGNAL \cont|contador_am~11_combout\ : std_logic;
SIGNAL \cont|Add1~15\ : std_logic;
SIGNAL \cont|Add1~16_combout\ : std_logic;
SIGNAL \cont|contador_am~8_combout\ : std_logic;
SIGNAL \cont|Add0~15\ : std_logic;
SIGNAL \cont|Add0~16_combout\ : std_logic;
SIGNAL \cont|contador_am~7_combout\ : std_logic;
SIGNAL \cont|estacao~3_combout\ : std_logic;
SIGNAL \listagem_port|sel~4_combout\ : std_logic;
SIGNAL \listagem_port|sel~5_combout\ : std_logic;
SIGNAL \cont|contador_am~9_combout\ : std_logic;
SIGNAL \cont|Add0~17\ : std_logic;
SIGNAL \cont|Add0~18_combout\ : std_logic;
SIGNAL \cont|Add1~17\ : std_logic;
SIGNAL \cont|Add1~18_combout\ : std_logic;
SIGNAL \cont|contador_am~3_combout\ : std_logic;
SIGNAL \cont|contador_am~5_combout\ : std_logic;
SIGNAL \cont|contador_am~0_combout\ : std_logic;
SIGNAL \cont|contador_am~1_combout\ : std_logic;
SIGNAL \cont|Add3~0_combout\ : std_logic;
SIGNAL \cont|Add2~0_combout\ : std_logic;
SIGNAL \cont|contador_fm~0_combout\ : std_logic;
SIGNAL \cont|contador_fm~1_combout\ : std_logic;
SIGNAL \cont|contador_fm[10]~2_combout\ : std_logic;
SIGNAL \cont|estacao~0_combout\ : std_logic;
SIGNAL \cont|estacao~1_combout\ : std_logic;
SIGNAL \listagem_port|sel~0_combout\ : std_logic;
SIGNAL \listagem_port|sel~1_combout\ : std_logic;
SIGNAL \cont|contador_am[0]~2_combout\ : std_logic;
SIGNAL \cont|Equal0~0_combout\ : std_logic;
SIGNAL \cont|Equal0~1_combout\ : std_logic;
SIGNAL \cont|Equal1~1_combout\ : std_logic;
SIGNAL \cont|Add0~2_combout\ : std_logic;
SIGNAL \cont|Add1~2_combout\ : std_logic;
SIGNAL \cont|contador_am~23_combout\ : std_logic;
SIGNAL \cont|estacao~10_combout\ : std_logic;
SIGNAL \listagem_port|sel~18_combout\ : std_logic;
SIGNAL \listagem_port|sel~19_combout\ : std_logic;
SIGNAL \cont|contador_am~24_combout\ : std_logic;
SIGNAL \cont|Equal0~2_combout\ : std_logic;
SIGNAL \cont|Equal0~3_combout\ : std_logic;
SIGNAL \cont|Add1~0_combout\ : std_logic;
SIGNAL \cont|contador_am~25_combout\ : std_logic;
SIGNAL \cont|contador_am~26_combout\ : std_logic;
SIGNAL \cont|contador_am[1]~feeder_combout\ : std_logic;
SIGNAL \cont|estacao~11_combout\ : std_logic;
SIGNAL \listagem_port|sel~20_combout\ : std_logic;
SIGNAL \listagem_port|sel~21_combout\ : std_logic;
SIGNAL \cont|Add2~1\ : std_logic;
SIGNAL \cont|Add2~2_combout\ : std_logic;
SIGNAL \cont|Equal2~0_combout\ : std_logic;
SIGNAL \cont|Equal2~1_combout\ : std_logic;
SIGNAL \cont|contador_fm~9_combout\ : std_logic;
SIGNAL \cont|Add3~1\ : std_logic;
SIGNAL \cont|Add3~2_combout\ : std_logic;
SIGNAL \cont|contador_fm~26_combout\ : std_logic;
SIGNAL \cont|contador_fm~27_combout\ : std_logic;
SIGNAL \cont|contador_fm~28_combout\ : std_logic;
SIGNAL \cont|Add3~3\ : std_logic;
SIGNAL \cont|Add3~4_combout\ : std_logic;
SIGNAL \cont|Add2~3\ : std_logic;
SIGNAL \cont|Add2~4_combout\ : std_logic;
SIGNAL \cont|contador_fm~24_combout\ : std_logic;
SIGNAL \cont|contador_fm~25_combout\ : std_logic;
SIGNAL \cont|Add2~5\ : std_logic;
SIGNAL \cont|Add2~6_combout\ : std_logic;
SIGNAL \cont|Add3~5\ : std_logic;
SIGNAL \cont|Add3~6_combout\ : std_logic;
SIGNAL \cont|contador_fm~22_combout\ : std_logic;
SIGNAL \cont|contador_fm~23_combout\ : std_logic;
SIGNAL \cont|Add3~7\ : std_logic;
SIGNAL \cont|Add3~8_combout\ : std_logic;
SIGNAL \cont|Add2~7\ : std_logic;
SIGNAL \cont|Add2~8_combout\ : std_logic;
SIGNAL \cont|contador_fm~20_combout\ : std_logic;
SIGNAL \cont|contador_fm~21_combout\ : std_logic;
SIGNAL \cont|Add2~9\ : std_logic;
SIGNAL \cont|Add2~10_combout\ : std_logic;
SIGNAL \cont|Add3~9\ : std_logic;
SIGNAL \cont|Add3~10_combout\ : std_logic;
SIGNAL \cont|contador_fm~18_combout\ : std_logic;
SIGNAL \cont|contador_fm~19_combout\ : std_logic;
SIGNAL \cont|Add2~11\ : std_logic;
SIGNAL \cont|Add2~13\ : std_logic;
SIGNAL \cont|Add2~15\ : std_logic;
SIGNAL \cont|Add2~17\ : std_logic;
SIGNAL \cont|Add2~19\ : std_logic;
SIGNAL \cont|Add2~20_combout\ : std_logic;
SIGNAL \cont|Add3~17\ : std_logic;
SIGNAL \cont|Add3~19\ : std_logic;
SIGNAL \cont|Add3~20_combout\ : std_logic;
SIGNAL \cont|contador_fm~4_combout\ : std_logic;
SIGNAL \cont|contador_fm~5_combout\ : std_logic;
SIGNAL \cont|Equal2~2_combout\ : std_logic;
SIGNAL \cont|Equal2~3_combout\ : std_logic;
SIGNAL \cont|Add2~18_combout\ : std_logic;
SIGNAL \cont|contador_fm~6_combout\ : std_logic;
SIGNAL \cont|Add3~18_combout\ : std_logic;
SIGNAL \cont|contador_fm~7_combout\ : std_logic;
SIGNAL \cont|contador_fm~8_combout\ : std_logic;
SIGNAL \cont|Equal3~1_combout\ : std_logic;
SIGNAL \cont|Equal3~0_combout\ : std_logic;
SIGNAL \cont|Equal3~2_combout\ : std_logic;
SIGNAL \cont|Add3~11\ : std_logic;
SIGNAL \cont|Add3~12_combout\ : std_logic;
SIGNAL \cont|contador_fm~16_combout\ : std_logic;
SIGNAL \cont|Add2~12_combout\ : std_logic;
SIGNAL \cont|contador_fm~15_combout\ : std_logic;
SIGNAL \cont|contador_fm~17_combout\ : std_logic;
SIGNAL \cont|Add3~13\ : std_logic;
SIGNAL \cont|Add3~14_combout\ : std_logic;
SIGNAL \cont|Add2~14_combout\ : std_logic;
SIGNAL \cont|contador_fm~13_combout\ : std_logic;
SIGNAL \cont|contador_fm~14_combout\ : std_logic;
SIGNAL \cont|Add3~15\ : std_logic;
SIGNAL \cont|Add3~16_combout\ : std_logic;
SIGNAL \cont|contador_fm~11_combout\ : std_logic;
SIGNAL \cont|Add2~16_combout\ : std_logic;
SIGNAL \cont|contador_fm~10_combout\ : std_logic;
SIGNAL \cont|contador_fm~12_combout\ : std_logic;
SIGNAL \cont|estacao~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[36]~114_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[36]~115_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[35]~116_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[35]~117_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[34]~118_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[34]~119_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[33]~121_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[33]~120_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[48]~122_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[48]~207_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[47]~208_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[47]~123_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[46]~124_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[46]~209_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[45]~125_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[45]~126_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[44]~127_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[44]~128_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[60]~129_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[60]~182_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[59]~130_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[59]~183_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[58]~131_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[58]~184_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[57]~210_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[57]~132_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[56]~133_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[56]~134_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[55]~135_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[55]~136_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[72]~185_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[72]~137_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[71]~138_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[71]~186_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[70]~187_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[70]~139_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[69]~188_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[69]~140_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[68]~211_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[68]~141_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[67]~143_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[67]~142_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[66]~144_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[66]~145_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[84]~189_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[84]~146_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[83]~147_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[83]~190_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[82]~191_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[82]~148_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[81]~149_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[81]~192_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[80]~150_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[80]~193_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[79]~212_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[79]~151_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[78]~153_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[78]~152_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[77]~154_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[77]~155_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~15\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[96]~156_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[96]~194_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[95]~195_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[95]~157_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[94]~158_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[94]~196_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[93]~159_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[93]~197_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[92]~198_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[92]~160_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[91]~161_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[91]~199_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[90]~162_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[90]~213_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[89]~163_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[89]~164_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[88]~165_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[88]~166_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[101]~167_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[101]~214_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[100]~168_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[100]~169_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[99]~170_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[99]~171_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[108]~200_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[108]~172_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[107]~173_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[107]~201_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[106]~202_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[106]~174_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[105]~175_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[105]~203_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[104]~204_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[104]~176_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[103]~205_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[103]~177_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[102]~178_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[102]~206_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[113]~179_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[112]~180_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[111]~181_combout\ : std_logic;
SIGNAL \Add0~1\ : std_logic;
SIGNAL \Add0~3\ : std_logic;
SIGNAL \Add0~5\ : std_logic;
SIGNAL \Add0~7\ : std_logic;
SIGNAL \Add0~9\ : std_logic;
SIGNAL \Add0~11\ : std_logic;
SIGNAL \Add0~13\ : std_logic;
SIGNAL \Add0~14_combout\ : std_logic;
SIGNAL \Add0~15\ : std_logic;
SIGNAL \Add0~17\ : std_logic;
SIGNAL \Add0~19\ : std_logic;
SIGNAL \Add0~20_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|_~0_combout\ : std_logic;
SIGNAL \Add0~16_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|_~1_combout\ : std_logic;
SIGNAL \Add0~18_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|_~2_combout\ : std_logic;
SIGNAL \Add0~10_combout\ : std_logic;
SIGNAL \Add0~12_combout\ : std_logic;
SIGNAL \Add0~6_combout\ : std_logic;
SIGNAL \Add0~4_combout\ : std_logic;
SIGNAL \Add0~0_combout\ : std_logic;
SIGNAL \Add0~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|cs1a[3]~0_combout\ : std_logic;
SIGNAL \Add0~8_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|cs1a[5]~1_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|cs1a[7]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|cs1a[10]~3_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|cs1a[9]~5_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[28]~78_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[27]~79_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[27]~80_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[26]~81_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[26]~82_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[25]~83_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[25]~84_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[24]~86_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[24]~85_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[34]~87_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[34]~151_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[33]~152_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[33]~88_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[32]~153_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[32]~89_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[31]~91_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[31]~90_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|cs1a[7]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[30]~92_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[30]~93_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[40]~136_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[40]~94_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[39]~95_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[39]~137_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[38]~138_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[38]~96_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[37]~98_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[37]~97_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[36]~100_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[36]~99_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[46]~139_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[46]~101_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[45]~102_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[45]~140_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[44]~154_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[44]~103_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[43]~105_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[43]~104_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|cs1a[5]~7_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[42]~107_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[42]~106_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~9_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[52]~141_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[52]~108_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[51]~109_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[51]~142_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[50]~143_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[50]~110_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[49]~112_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[49]~111_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[48]~113_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[48]~114_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~9_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[58]~115_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[58]~144_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[57]~116_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[57]~145_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[56]~117_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[56]~155_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[55]~119_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[55]~118_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|cs1a[3]~8_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[54]~120_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[54]~121_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~9_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[64]~122_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[64]~146_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[63]~147_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[63]~123_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[62]~148_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[62]~124_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[61]~126_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[61]~125_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[60]~127_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[60]~128_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~9_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[70]~149_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[70]~129_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[69]~150_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[69]~130_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[68]~156_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[68]~131_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[67]~132_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[67]~133_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[66]~135_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[66]~134_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~5_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~9_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~4\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~6\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~8\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~10\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~12\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~14\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~15_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|quotient[7]~16_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~13_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|quotient[6]~17_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~11_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|quotient[5]~18_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~9_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|quotient[4]~19_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|_~1_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~17_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|_~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~18_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|_~3_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~19_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[27]~86_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[27]~127_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[26]~87_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[26]~128_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[25]~129_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[25]~88_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~20_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|_~4_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[24]~89_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[24]~130_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[36]~90_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[36]~112_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[35]~113_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[35]~91_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[34]~92_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[34]~114_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[33]~115_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[33]~93_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~7_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~21_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|_~5_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[32]~94_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[32]~131_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[45]~116_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[45]~95_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[44]~117_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[44]~96_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[43]~118_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[43]~97_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[42]~98_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[42]~119_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[41]~99_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[41]~120_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|_~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~5_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~22_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_5_result_int[0]~12_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[40]~100_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[40]~132_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[54]~121_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[54]~101_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[53]~102_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[53]~122_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[52]~123_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[52]~103_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[51]~104_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[51]~124_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[50]~105_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[50]~125_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[49]~126_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[49]~106_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~3_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~23_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|_~7_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[48]~107_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[48]~133_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~3\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~5\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~7\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~9_cout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~11_cout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~13_cout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~15_cout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[59]~109_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|quotient[3]~20_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[58]~110_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|quotient[2]~21_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|quotient[1]~22_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[57]~111_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|quotient[0]~23_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|_~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~2_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[56]~108_combout\ : std_logic;
SIGNAL \Add1~1\ : std_logic;
SIGNAL \Add1~3\ : std_logic;
SIGNAL \Add1~5\ : std_logic;
SIGNAL \Add1~7\ : std_logic;
SIGNAL \Add1~9\ : std_logic;
SIGNAL \Add1~11\ : std_logic;
SIGNAL \Add1~13\ : std_logic;
SIGNAL \Add1~15\ : std_logic;
SIGNAL \Add1~16_combout\ : std_logic;
SIGNAL \Add1~14_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|_~2_combout\ : std_logic;
SIGNAL \Add1~12_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|_~1_combout\ : std_logic;
SIGNAL \Add1~8_combout\ : std_logic;
SIGNAL \Add1~4_combout\ : std_logic;
SIGNAL \Add1~0_combout\ : std_logic;
SIGNAL \Add1~2_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ : std_logic;
SIGNAL \Add1~6_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ : std_logic;
SIGNAL \Add1~10_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|_~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|cs1a[7]~2_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|cs1a[7]~3_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|cs1a[6]~4_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[28]~48_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[27]~49_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[27]~50_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[26]~52_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[26]~51_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[25]~54_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[25]~53_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[24]~56_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[24]~55_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[34]~57_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[34]~93_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[33]~94_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[33]~58_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[32]~95_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[32]~59_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[31]~61_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[31]~60_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|cs1a[4]~5_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[30]~62_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[30]~63_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[40]~64_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[40]~85_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[39]~65_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[39]~86_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[38]~87_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[38]~66_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[37]~68_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[37]~67_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[36]~70_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[36]~69_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[46]~71_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[46]~88_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[45]~72_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[45]~89_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[44]~96_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[44]~73_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[43]~74_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[43]~75_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|cs1a[2]~6_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[42]~77_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[42]~76_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~9_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[52]~78_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[52]~90_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[51]~79_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[51]~91_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[50]~80_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[50]~92_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[49]~82_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[49]~81_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[48]~84_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[48]~83_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~1_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~3_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~5_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~9_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|op_1~1\ : std_logic;
SIGNAL \Div1|auto_generated|divider|op_1~4\ : std_logic;
SIGNAL \Div1|auto_generated|divider|op_1~6\ : std_logic;
SIGNAL \Div1|auto_generated|divider|op_1~8\ : std_logic;
SIGNAL \Div1|auto_generated|divider|op_1~9_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|_~1_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|op_1~11_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|_~2_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|op_1~7_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|op_1~12_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|op_1~5_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|op_1~13_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|_~3_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[18]~40_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[18]~32_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[17]~33_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[17]~41_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[16]~34_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[16]~42_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|op_1~3_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[15]~43_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|op_1~14_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|_~4_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[15]~35_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~3\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~5\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~7\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~9_cout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|op_1~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|op_1~2_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|_~0_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[20]~36_combout\ : std_logic;
SIGNAL \lcd_map|Selector7~2_combout\ : std_logic;
SIGNAL \lcd_map|Selector7~3_combout\ : std_logic;
SIGNAL \lcd_map|Selector7~4_combout\ : std_logic;
SIGNAL \lcd_map|Selector7~5_combout\ : std_logic;
SIGNAL \lcd_map|Selector7~6_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|quotient[4]~10_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|quotient[3]~11_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[23]~37_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|quotient[2]~12_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[22]~38_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[21]~39_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|quotient[1]~13_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|quotient[0]~14_combout\ : std_logic;
SIGNAL \Add2~1\ : std_logic;
SIGNAL \Add2~3\ : std_logic;
SIGNAL \Add2~5\ : std_logic;
SIGNAL \Add2~7\ : std_logic;
SIGNAL \Add2~8_combout\ : std_logic;
SIGNAL \Add2~4_combout\ : std_logic;
SIGNAL \Add2~2_combout\ : std_logic;
SIGNAL \Add2~0_combout\ : std_logic;
SIGNAL \Add2~9\ : std_logic;
SIGNAL \Add2~10_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ : std_logic;
SIGNAL \Add2~6_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|my_abs_num|cs1a[4]~2_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|my_abs_num|cs1a[3]~3_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[27]~21_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[27]~22_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[26]~24_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[26]~23_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[25]~25_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[25]~35_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|my_abs_num|cs1a[2]~4_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[24]~27_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[24]~26_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[28]~20_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[34]~28_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[34]~37_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[33]~29_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[33]~38_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[32]~30_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[32]~36_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[31]~31_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[31]~32_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[30]~33_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[30]~34_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ : std_logic;
SIGNAL \lcd_map|Selector7~7_combout\ : std_logic;
SIGNAL \lcd_map|WideOr13~3_combout\ : std_logic;
SIGNAL \lcd_map|WideOr13~4_combout\ : std_logic;
SIGNAL \lcd_map|Selector6~2_combout\ : std_logic;
SIGNAL \lcd_map|Selector6~3_combout\ : std_logic;
SIGNAL \lcd_map|Selector6~1_combout\ : std_logic;
SIGNAL \lcd_map|Selector6~4_combout\ : std_logic;
SIGNAL \lcd_map|WideOr13~2_combout\ : std_logic;
SIGNAL \lcd_map|Selector6~0_combout\ : std_logic;
SIGNAL \lcd_map|Selector6~5_combout\ : std_logic;
SIGNAL \lcd_map|Selector5~5_combout\ : std_logic;
SIGNAL \lcd_map|Selector5~3_combout\ : std_logic;
SIGNAL \lcd_map|Selector5~4_combout\ : std_logic;
SIGNAL \lcd_map|Selector5~6_combout\ : std_logic;
SIGNAL \lcd_map|Selector5~0_combout\ : std_logic;
SIGNAL \lcd_map|Selector5~1_combout\ : std_logic;
SIGNAL \lcd_map|Selector5~2_combout\ : std_logic;
SIGNAL \lcd_map|Selector5~7_combout\ : std_logic;
SIGNAL \lcd_map|Selector4~2_combout\ : std_logic;
SIGNAL \lcd_map|Selector4~4_combout\ : std_logic;
SIGNAL \lcd_map|Selector4~5_combout\ : std_logic;
SIGNAL \lcd_map|Selector4~3_combout\ : std_logic;
SIGNAL \lcd_map|Selector4~6_combout\ : std_logic;
SIGNAL \lcd_map|Selector4~7_combout\ : std_logic;
SIGNAL \lcd_map|Selector3~11_combout\ : std_logic;
SIGNAL \lcd_map|Selector3~7_combout\ : std_logic;
SIGNAL \lcd_map|Selector3~8_combout\ : std_logic;
SIGNAL \lcd_map|Selector3~6_combout\ : std_logic;
SIGNAL \lcd_map|Selector3~5_combout\ : std_logic;
SIGNAL \lcd_map|Selector3~9_combout\ : std_logic;
SIGNAL \lcd_map|Selector3~10_combout\ : std_logic;
SIGNAL \lcd_map|Selector3~0_combout\ : std_logic;
SIGNAL \lcd_map|Selector3~1_combout\ : std_logic;
SIGNAL \lcd_map|Selector3~3_combout\ : std_logic;
SIGNAL \lcd_map|Selector3~2_combout\ : std_logic;
SIGNAL \lcd_map|Selector3~4_combout\ : std_logic;
SIGNAL \lcd_map|Selector3~12_combout\ : std_logic;
SIGNAL \lcd_map|Selector1~0_combout\ : std_logic;
SIGNAL \lcd_map|WideOr5~3_combout\ : std_logic;
SIGNAL \lcd_map|WideOr5~4_combout\ : std_logic;
SIGNAL \lcd_map|WideOr5~2_combout\ : std_logic;
SIGNAL \lcd_map|Selector2~0_combout\ : std_logic;
SIGNAL \lcd_map|Selector1~1_combout\ : std_logic;
SIGNAL \lcd_map|WideOr2~0_combout\ : std_logic;
SIGNAL \cont|estacao\ : std_logic_vector(31 DOWNTO 0);
SIGNAL FM_Slot1 : std_logic_vector(10 DOWNTO 0);
SIGNAL \tempo_pressionado_port|contador\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cont|contador_am\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \lcd_map|count\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \debounce_b3|flipflops\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \cont|contador_fm\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \cont|clock2Hz|cont\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \listagem_port|sel\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \debounce_b4|flipflops\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \listagem_port|cont\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \debounce_b3|counter_out\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \debounce_b4|counter_out\ : std_logic_vector(19 DOWNTO 0);
SIGNAL AM_Slot2 : std_logic_vector(10 DOWNTO 0);
SIGNAL AM_Slot1 : std_logic_vector(10 DOWNTO 0);
SIGNAL FM_Slot2 : std_logic_vector(10 DOWNTO 0);
SIGNAL \cont|clock2Hz|ALT_INV_saida~2_combout\ : std_logic;
SIGNAL \tempo_pressionado_port|ALT_INV_LessThan0~8_combout\ : std_logic;

COMPONENT hard_block
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic);
END COMPONENT;

BEGIN

ww_clk <= clk;
ww_s1 <= s1;
ww_s2 <= s2;
ww_b3 <= b3;
ww_b4 <= b4;
RS <= IEEE.STD_LOGIC_1164.TO_BIT(ww_RS);
RW <= IEEE.STD_LOGIC_1164.TO_BIT(ww_RW);
E <= IEEE.STD_LOGIC_1164.TO_BIT(ww_E);
DB <= IEEE.STD_LOGIC_1164.TO_BITVECTOR(ww_DB);
led1 <= ww_led1;
led2 <= ww_led2;
led3 <= ww_led3;
led4 <= ww_led4;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\AM_Slot1[0]~0clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \AM_Slot1[0]~0_combout\);

\lcd_map|E~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \lcd_map|E~q\);

\listagem_port|clock_div_map|saida~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \listagem_port|clock_div_map|saida~q\);

\cont|clock2Hz|saida~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \cont|clock2Hz|saida~q\);

\clk~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \clk~input_o\);

\FM_Slot1[0]~0clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \FM_Slot1[0]~0_combout\);

\AM_Slot2[0]~0clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \AM_Slot2[0]~0_combout\);

\FM_Slot2[1]~0clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \FM_Slot2[1]~0_combout\);
\cont|clock2Hz|ALT_INV_saida~2_combout\ <= NOT \cont|clock2Hz|saida~2_combout\;
\tempo_pressionado_port|ALT_INV_LessThan0~8_combout\ <= NOT \tempo_pressionado_port|LessThan0~8_combout\;
auto_generated_inst : hard_block
PORT MAP (
	devoe => ww_devoe,
	devclrn => ww_devclrn,
	devpor => ww_devpor);

-- Location: IOOBUF_X5_Y24_N9
\RS~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \lcd_map|WideOr0~combout\,
	devoe => ww_devoe,
	o => \RS~output_o\);

-- Location: IOOBUF_X7_Y24_N9
\RW~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \RW~output_o\);

-- Location: IOOBUF_X1_Y24_N2
\E~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \lcd_map|E~q\,
	devoe => ww_devoe,
	o => \E~output_o\);

-- Location: IOOBUF_X3_Y24_N23
\DB[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \lcd_map|Selector7~7_combout\,
	devoe => ww_devoe,
	o => \DB[0]~output_o\);

-- Location: IOOBUF_X0_Y23_N2
\DB[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \lcd_map|Selector6~5_combout\,
	devoe => ww_devoe,
	o => \DB[1]~output_o\);

-- Location: IOOBUF_X1_Y24_N9
\DB[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \lcd_map|Selector5~7_combout\,
	devoe => ww_devoe,
	o => \DB[2]~output_o\);

-- Location: IOOBUF_X0_Y23_N16
\DB[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \lcd_map|Selector4~7_combout\,
	devoe => ww_devoe,
	o => \DB[3]~output_o\);

-- Location: IOOBUF_X0_Y23_N9
\DB[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \lcd_map|Selector3~12_combout\,
	devoe => ww_devoe,
	o => \DB[4]~output_o\);

-- Location: IOOBUF_X0_Y18_N16
\DB[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \lcd_map|Selector2~0_combout\,
	devoe => ww_devoe,
	o => \DB[5]~output_o\);

-- Location: IOOBUF_X0_Y21_N9
\DB[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \lcd_map|Selector1~1_combout\,
	devoe => ww_devoe,
	o => \DB[6]~output_o\);

-- Location: IOOBUF_X0_Y18_N23
\DB[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \lcd_map|WideOr2~0_combout\,
	devoe => ww_devoe,
	o => \DB[7]~output_o\);

-- Location: IOOBUF_X34_Y10_N9
\led1~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \chave_chave_b3|key~q\,
	devoe => ww_devoe,
	o => \led1~output_o\);

-- Location: IOOBUF_X34_Y9_N2
\led2~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \chave_chave_b4|key~q\,
	devoe => ww_devoe,
	o => \led2~output_o\);

-- Location: IOOBUF_X34_Y9_N9
\led3~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ena~combout\,
	devoe => ww_devoe,
	o => \led3~output_o\);

-- Location: IOOBUF_X34_Y9_N16
\led4~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \tempo_pressionado_port|LessThan0~8_combout\,
	devoe => ww_devoe,
	o => \led4~output_o\);

-- Location: IOIBUF_X0_Y11_N8
\clk~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk,
	o => \clk~input_o\);

-- Location: CLKCTRL_G2
\clk~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clk~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clk~inputclkctrl_outclk\);

-- Location: FF_X2_Y20_N27
\lcd_map|count[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd_map|Add0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|count\(13));

-- Location: LCCOMB_X2_Y20_N0
\lcd_map|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Add0~0_combout\ = \lcd_map|count\(0) $ (VCC)
-- \lcd_map|Add0~1\ = CARRY(\lcd_map|count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \lcd_map|count\(0),
	datad => VCC,
	combout => \lcd_map|Add0~0_combout\,
	cout => \lcd_map|Add0~1\);

-- Location: FF_X2_Y20_N1
\lcd_map|count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd_map|Add0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|count\(0));

-- Location: LCCOMB_X2_Y20_N2
\lcd_map|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Add0~2_combout\ = (\lcd_map|count\(1) & (!\lcd_map|Add0~1\)) # (!\lcd_map|count\(1) & ((\lcd_map|Add0~1\) # (GND)))
-- \lcd_map|Add0~3\ = CARRY((!\lcd_map|Add0~1\) # (!\lcd_map|count\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \lcd_map|count\(1),
	datad => VCC,
	cin => \lcd_map|Add0~1\,
	combout => \lcd_map|Add0~2_combout\,
	cout => \lcd_map|Add0~3\);

-- Location: FF_X2_Y20_N3
\lcd_map|count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd_map|Add0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|count\(1));

-- Location: LCCOMB_X2_Y20_N4
\lcd_map|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Add0~4_combout\ = (\lcd_map|count\(2) & (\lcd_map|Add0~3\ $ (GND))) # (!\lcd_map|count\(2) & (!\lcd_map|Add0~3\ & VCC))
-- \lcd_map|Add0~5\ = CARRY((\lcd_map|count\(2) & !\lcd_map|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \lcd_map|count\(2),
	datad => VCC,
	cin => \lcd_map|Add0~3\,
	combout => \lcd_map|Add0~4_combout\,
	cout => \lcd_map|Add0~5\);

-- Location: FF_X2_Y20_N5
\lcd_map|count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd_map|Add0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|count\(2));

-- Location: LCCOMB_X2_Y20_N6
\lcd_map|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Add0~6_combout\ = (\lcd_map|count\(3) & (!\lcd_map|Add0~5\)) # (!\lcd_map|count\(3) & ((\lcd_map|Add0~5\) # (GND)))
-- \lcd_map|Add0~7\ = CARRY((!\lcd_map|Add0~5\) # (!\lcd_map|count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|count\(3),
	datad => VCC,
	cin => \lcd_map|Add0~5\,
	combout => \lcd_map|Add0~6_combout\,
	cout => \lcd_map|Add0~7\);

-- Location: FF_X2_Y20_N7
\lcd_map|count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd_map|Add0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|count\(3));

-- Location: LCCOMB_X2_Y20_N8
\lcd_map|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Add0~8_combout\ = (\lcd_map|count\(4) & (\lcd_map|Add0~7\ $ (GND))) # (!\lcd_map|count\(4) & (!\lcd_map|Add0~7\ & VCC))
-- \lcd_map|Add0~9\ = CARRY((\lcd_map|count\(4) & !\lcd_map|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \lcd_map|count\(4),
	datad => VCC,
	cin => \lcd_map|Add0~7\,
	combout => \lcd_map|Add0~8_combout\,
	cout => \lcd_map|Add0~9\);

-- Location: LCCOMB_X1_Y20_N6
\lcd_map|count~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|count~7_combout\ = (\lcd_map|Add0~8_combout\ & !\lcd_map|Equal0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \lcd_map|Add0~8_combout\,
	datad => \lcd_map|Equal0~4_combout\,
	combout => \lcd_map|count~7_combout\);

-- Location: FF_X1_Y20_N7
\lcd_map|count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd_map|count~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|count\(4));

-- Location: LCCOMB_X2_Y20_N10
\lcd_map|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Add0~10_combout\ = (\lcd_map|count\(5) & (!\lcd_map|Add0~9\)) # (!\lcd_map|count\(5) & ((\lcd_map|Add0~9\) # (GND)))
-- \lcd_map|Add0~11\ = CARRY((!\lcd_map|Add0~9\) # (!\lcd_map|count\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|count\(5),
	datad => VCC,
	cin => \lcd_map|Add0~9\,
	combout => \lcd_map|Add0~10_combout\,
	cout => \lcd_map|Add0~11\);

-- Location: FF_X2_Y20_N11
\lcd_map|count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd_map|Add0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|count\(5));

-- Location: LCCOMB_X2_Y20_N12
\lcd_map|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Add0~12_combout\ = (\lcd_map|count\(6) & (\lcd_map|Add0~11\ $ (GND))) # (!\lcd_map|count\(6) & (!\lcd_map|Add0~11\ & VCC))
-- \lcd_map|Add0~13\ = CARRY((\lcd_map|count\(6) & !\lcd_map|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|count\(6),
	datad => VCC,
	cin => \lcd_map|Add0~11\,
	combout => \lcd_map|Add0~12_combout\,
	cout => \lcd_map|Add0~13\);

-- Location: LCCOMB_X1_Y20_N26
\lcd_map|count~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|count~6_combout\ = (\lcd_map|Add0~12_combout\ & !\lcd_map|Equal0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \lcd_map|Add0~12_combout\,
	datad => \lcd_map|Equal0~4_combout\,
	combout => \lcd_map|count~6_combout\);

-- Location: FF_X1_Y20_N27
\lcd_map|count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd_map|count~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|count\(6));

-- Location: LCCOMB_X2_Y20_N14
\lcd_map|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Add0~14_combout\ = (\lcd_map|count\(7) & (!\lcd_map|Add0~13\)) # (!\lcd_map|count\(7) & ((\lcd_map|Add0~13\) # (GND)))
-- \lcd_map|Add0~15\ = CARRY((!\lcd_map|Add0~13\) # (!\lcd_map|count\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \lcd_map|count\(7),
	datad => VCC,
	cin => \lcd_map|Add0~13\,
	combout => \lcd_map|Add0~14_combout\,
	cout => \lcd_map|Add0~15\);

-- Location: FF_X2_Y20_N15
\lcd_map|count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd_map|Add0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|count\(7));

-- Location: LCCOMB_X2_Y20_N16
\lcd_map|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Add0~16_combout\ = (\lcd_map|count\(8) & (\lcd_map|Add0~15\ $ (GND))) # (!\lcd_map|count\(8) & (!\lcd_map|Add0~15\ & VCC))
-- \lcd_map|Add0~17\ = CARRY((\lcd_map|count\(8) & !\lcd_map|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|count\(8),
	datad => VCC,
	cin => \lcd_map|Add0~15\,
	combout => \lcd_map|Add0~16_combout\,
	cout => \lcd_map|Add0~17\);

-- Location: LCCOMB_X1_Y20_N2
\lcd_map|count~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|count~5_combout\ = (\lcd_map|Add0~16_combout\ & !\lcd_map|Equal0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \lcd_map|Add0~16_combout\,
	datad => \lcd_map|Equal0~4_combout\,
	combout => \lcd_map|count~5_combout\);

-- Location: FF_X1_Y20_N3
\lcd_map|count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd_map|count~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|count\(8));

-- Location: LCCOMB_X2_Y20_N18
\lcd_map|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Add0~18_combout\ = (\lcd_map|count\(9) & (!\lcd_map|Add0~17\)) # (!\lcd_map|count\(9) & ((\lcd_map|Add0~17\) # (GND)))
-- \lcd_map|Add0~19\ = CARRY((!\lcd_map|Add0~17\) # (!\lcd_map|count\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|count\(9),
	datad => VCC,
	cin => \lcd_map|Add0~17\,
	combout => \lcd_map|Add0~18_combout\,
	cout => \lcd_map|Add0~19\);

-- Location: LCCOMB_X1_Y20_N12
\lcd_map|count~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|count~4_combout\ = (\lcd_map|Add0~18_combout\ & !\lcd_map|Equal0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \lcd_map|Add0~18_combout\,
	datad => \lcd_map|Equal0~4_combout\,
	combout => \lcd_map|count~4_combout\);

-- Location: FF_X1_Y20_N13
\lcd_map|count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd_map|count~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|count\(9));

-- Location: LCCOMB_X2_Y20_N20
\lcd_map|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Add0~20_combout\ = (\lcd_map|count\(10) & (\lcd_map|Add0~19\ $ (GND))) # (!\lcd_map|count\(10) & (!\lcd_map|Add0~19\ & VCC))
-- \lcd_map|Add0~21\ = CARRY((\lcd_map|count\(10) & !\lcd_map|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \lcd_map|count\(10),
	datad => VCC,
	cin => \lcd_map|Add0~19\,
	combout => \lcd_map|Add0~20_combout\,
	cout => \lcd_map|Add0~21\);

-- Location: FF_X2_Y20_N21
\lcd_map|count[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd_map|Add0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|count\(10));

-- Location: LCCOMB_X2_Y20_N22
\lcd_map|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Add0~22_combout\ = (\lcd_map|count\(11) & (!\lcd_map|Add0~21\)) # (!\lcd_map|count\(11) & ((\lcd_map|Add0~21\) # (GND)))
-- \lcd_map|Add0~23\ = CARRY((!\lcd_map|Add0~21\) # (!\lcd_map|count\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|count\(11),
	datad => VCC,
	cin => \lcd_map|Add0~21\,
	combout => \lcd_map|Add0~22_combout\,
	cout => \lcd_map|Add0~23\);

-- Location: FF_X2_Y20_N23
\lcd_map|count[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd_map|Add0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|count\(11));

-- Location: LCCOMB_X2_Y20_N24
\lcd_map|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Add0~24_combout\ = (\lcd_map|count\(12) & (\lcd_map|Add0~23\ $ (GND))) # (!\lcd_map|count\(12) & (!\lcd_map|Add0~23\ & VCC))
-- \lcd_map|Add0~25\ = CARRY((\lcd_map|count\(12) & !\lcd_map|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \lcd_map|count\(12),
	datad => VCC,
	cin => \lcd_map|Add0~23\,
	combout => \lcd_map|Add0~24_combout\,
	cout => \lcd_map|Add0~25\);

-- Location: FF_X2_Y20_N25
\lcd_map|count[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd_map|Add0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|count\(12));

-- Location: LCCOMB_X2_Y20_N26
\lcd_map|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Add0~26_combout\ = (\lcd_map|count\(13) & (!\lcd_map|Add0~25\)) # (!\lcd_map|count\(13) & ((\lcd_map|Add0~25\) # (GND)))
-- \lcd_map|Add0~27\ = CARRY((!\lcd_map|Add0~25\) # (!\lcd_map|count\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|count\(13),
	datad => VCC,
	cin => \lcd_map|Add0~25\,
	combout => \lcd_map|Add0~26_combout\,
	cout => \lcd_map|Add0~27\);

-- Location: LCCOMB_X1_Y20_N0
\lcd_map|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Equal0~0_combout\ = (!\lcd_map|Add0~4_combout\ & (!\lcd_map|Add0~0_combout\ & (!\lcd_map|Add0~2_combout\ & !\lcd_map|Add0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|Add0~4_combout\,
	datab => \lcd_map|Add0~0_combout\,
	datac => \lcd_map|Add0~2_combout\,
	datad => \lcd_map|Add0~6_combout\,
	combout => \lcd_map|Equal0~0_combout\);

-- Location: LCCOMB_X1_Y20_N28
\lcd_map|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Equal0~1_combout\ = (\lcd_map|Add0~12_combout\ & (!\lcd_map|Add0~10_combout\ & (\lcd_map|Add0~8_combout\ & \lcd_map|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|Add0~12_combout\,
	datab => \lcd_map|Add0~10_combout\,
	datac => \lcd_map|Add0~8_combout\,
	datad => \lcd_map|Equal0~0_combout\,
	combout => \lcd_map|Equal0~1_combout\);

-- Location: LCCOMB_X1_Y20_N16
\lcd_map|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Equal0~2_combout\ = (\lcd_map|Add0~18_combout\ & (\lcd_map|Add0~16_combout\ & (!\lcd_map|Add0~14_combout\ & \lcd_map|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|Add0~18_combout\,
	datab => \lcd_map|Add0~16_combout\,
	datac => \lcd_map|Add0~14_combout\,
	datad => \lcd_map|Equal0~1_combout\,
	combout => \lcd_map|Equal0~2_combout\);

-- Location: LCCOMB_X1_Y20_N20
\lcd_map|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Equal0~3_combout\ = (!\lcd_map|Add0~20_combout\ & (!\lcd_map|Add0~22_combout\ & (!\lcd_map|Add0~24_combout\ & \lcd_map|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|Add0~20_combout\,
	datab => \lcd_map|Add0~22_combout\,
	datac => \lcd_map|Add0~24_combout\,
	datad => \lcd_map|Equal0~2_combout\,
	combout => \lcd_map|Equal0~3_combout\);

-- Location: LCCOMB_X1_Y20_N18
\lcd_map|count~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|count~9_combout\ = (\lcd_map|Add0~30_combout\ & ((\lcd_map|Add0~26_combout\) # ((!\lcd_map|Equal0~3_combout\) # (!\lcd_map|Add0~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|Add0~26_combout\,
	datab => \lcd_map|Add0~28_combout\,
	datac => \lcd_map|Add0~30_combout\,
	datad => \lcd_map|Equal0~3_combout\,
	combout => \lcd_map|count~9_combout\);

-- Location: FF_X1_Y20_N19
\lcd_map|count[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd_map|count~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|count\(15));

-- Location: LCCOMB_X2_Y20_N28
\lcd_map|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Add0~28_combout\ = (\lcd_map|count\(14) & (\lcd_map|Add0~27\ $ (GND))) # (!\lcd_map|count\(14) & (!\lcd_map|Add0~27\ & VCC))
-- \lcd_map|Add0~29\ = CARRY((\lcd_map|count\(14) & !\lcd_map|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \lcd_map|count\(14),
	datad => VCC,
	cin => \lcd_map|Add0~27\,
	combout => \lcd_map|Add0~28_combout\,
	cout => \lcd_map|Add0~29\);

-- Location: LCCOMB_X2_Y20_N30
\lcd_map|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Add0~30_combout\ = \lcd_map|Add0~29\ $ (\lcd_map|count\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \lcd_map|count\(15),
	cin => \lcd_map|Add0~29\,
	combout => \lcd_map|Add0~30_combout\);

-- Location: LCCOMB_X1_Y20_N24
\lcd_map|count~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|count~8_combout\ = (\lcd_map|Add0~28_combout\ & ((\lcd_map|Add0~26_combout\) # ((!\lcd_map|Equal0~3_combout\) # (!\lcd_map|Add0~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|Add0~26_combout\,
	datab => \lcd_map|Add0~28_combout\,
	datac => \lcd_map|Add0~30_combout\,
	datad => \lcd_map|Equal0~3_combout\,
	combout => \lcd_map|count~8_combout\);

-- Location: FF_X1_Y20_N25
\lcd_map|count[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd_map|count~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|count\(14));

-- Location: LCCOMB_X1_Y20_N10
\lcd_map|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Equal0~4_combout\ = (!\lcd_map|Add0~26_combout\ & (\lcd_map|Add0~28_combout\ & (\lcd_map|Add0~30_combout\ & \lcd_map|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|Add0~26_combout\,
	datab => \lcd_map|Add0~28_combout\,
	datac => \lcd_map|Add0~30_combout\,
	datad => \lcd_map|Equal0~3_combout\,
	combout => \lcd_map|Equal0~4_combout\);

-- Location: LCCOMB_X1_Y20_N22
\lcd_map|E~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|E~0_combout\ = \lcd_map|E~q\ $ (\lcd_map|Equal0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \lcd_map|E~q\,
	datad => \lcd_map|Equal0~4_combout\,
	combout => \lcd_map|E~0_combout\);

-- Location: LCCOMB_X1_Y20_N30
\lcd_map|E~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|E~feeder_combout\ = \lcd_map|E~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \lcd_map|E~0_combout\,
	combout => \lcd_map|E~feeder_combout\);

-- Location: FF_X1_Y20_N31
\lcd_map|E\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \lcd_map|E~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|E~q\);

-- Location: CLKCTRL_G0
\lcd_map|E~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \lcd_map|E~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \lcd_map|E~clkctrl_outclk\);

-- Location: LCCOMB_X5_Y20_N20
\lcd_map|pr_state.WriteData28~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|pr_state.WriteData28~feeder_combout\ = \lcd_map|pr_state.WriteData27~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \lcd_map|pr_state.WriteData27~q\,
	combout => \lcd_map|pr_state.WriteData28~feeder_combout\);

-- Location: FF_X5_Y20_N21
\lcd_map|pr_state.WriteData28\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	d => \lcd_map|pr_state.WriteData28~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.WriteData28~q\);

-- Location: LCCOMB_X6_Y20_N16
\lcd_map|pr_state.ReturnHome~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|pr_state.ReturnHome~feeder_combout\ = \lcd_map|pr_state.WriteData28~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \lcd_map|pr_state.WriteData28~q\,
	combout => \lcd_map|pr_state.ReturnHome~feeder_combout\);

-- Location: FF_X6_Y20_N17
\lcd_map|pr_state.ReturnHome\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	d => \lcd_map|pr_state.ReturnHome~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.ReturnHome~q\);

-- Location: LCCOMB_X5_Y20_N28
\lcd_map|pr_state.FunctionSetl~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|pr_state.FunctionSetl~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \lcd_map|pr_state.FunctionSetl~feeder_combout\);

-- Location: FF_X5_Y20_N29
\lcd_map|pr_state.FunctionSetl\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	d => \lcd_map|pr_state.FunctionSetl~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.FunctionSetl~q\);

-- Location: LCCOMB_X6_Y20_N22
\lcd_map|pr_state.FunctionSet2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|pr_state.FunctionSet2~0_combout\ = !\lcd_map|pr_state.FunctionSetl~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \lcd_map|pr_state.FunctionSetl~q\,
	combout => \lcd_map|pr_state.FunctionSet2~0_combout\);

-- Location: FF_X6_Y20_N23
\lcd_map|pr_state.FunctionSet2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	d => \lcd_map|pr_state.FunctionSet2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.FunctionSet2~q\);

-- Location: FF_X6_Y20_N9
\lcd_map|pr_state.FunctionSet3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	asdata => \lcd_map|pr_state.FunctionSet2~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.FunctionSet3~q\);

-- Location: LCCOMB_X6_Y20_N20
\lcd_map|pr_state.FunctionSet4~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|pr_state.FunctionSet4~feeder_combout\ = \lcd_map|pr_state.FunctionSet3~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \lcd_map|pr_state.FunctionSet3~q\,
	combout => \lcd_map|pr_state.FunctionSet4~feeder_combout\);

-- Location: FF_X6_Y20_N21
\lcd_map|pr_state.FunctionSet4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	d => \lcd_map|pr_state.FunctionSet4~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.FunctionSet4~q\);

-- Location: LCCOMB_X7_Y20_N16
\lcd_map|pr_state.FunctionSet5~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|pr_state.FunctionSet5~feeder_combout\ = \lcd_map|pr_state.FunctionSet4~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \lcd_map|pr_state.FunctionSet4~q\,
	combout => \lcd_map|pr_state.FunctionSet5~feeder_combout\);

-- Location: FF_X7_Y20_N17
\lcd_map|pr_state.FunctionSet5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	d => \lcd_map|pr_state.FunctionSet5~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.FunctionSet5~q\);

-- Location: LCCOMB_X6_Y20_N26
\lcd_map|pr_state.FunctionSet6~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|pr_state.FunctionSet6~feeder_combout\ = \lcd_map|pr_state.FunctionSet5~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \lcd_map|pr_state.FunctionSet5~q\,
	combout => \lcd_map|pr_state.FunctionSet6~feeder_combout\);

-- Location: FF_X6_Y20_N27
\lcd_map|pr_state.FunctionSet6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	d => \lcd_map|pr_state.FunctionSet6~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.FunctionSet6~q\);

-- Location: FF_X6_Y20_N25
\lcd_map|pr_state.FunctionSet7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	asdata => \lcd_map|pr_state.FunctionSet6~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.FunctionSet7~q\);

-- Location: LCCOMB_X6_Y20_N6
\lcd_map|pr_state.FunctionSet8~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|pr_state.FunctionSet8~feeder_combout\ = \lcd_map|pr_state.FunctionSet7~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \lcd_map|pr_state.FunctionSet7~q\,
	combout => \lcd_map|pr_state.FunctionSet8~feeder_combout\);

-- Location: FF_X6_Y20_N7
\lcd_map|pr_state.FunctionSet8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	d => \lcd_map|pr_state.FunctionSet8~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.FunctionSet8~q\);

-- Location: LCCOMB_X5_Y20_N30
\lcd_map|pr_state.FunctionSet9~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|pr_state.FunctionSet9~feeder_combout\ = \lcd_map|pr_state.FunctionSet8~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \lcd_map|pr_state.FunctionSet8~q\,
	combout => \lcd_map|pr_state.FunctionSet9~feeder_combout\);

-- Location: FF_X5_Y20_N31
\lcd_map|pr_state.FunctionSet9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	d => \lcd_map|pr_state.FunctionSet9~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.FunctionSet9~q\);

-- Location: LCCOMB_X5_Y20_N8
\lcd_map|pr_state.FunctionSet10~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|pr_state.FunctionSet10~feeder_combout\ = \lcd_map|pr_state.FunctionSet9~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \lcd_map|pr_state.FunctionSet9~q\,
	combout => \lcd_map|pr_state.FunctionSet10~feeder_combout\);

-- Location: FF_X5_Y20_N9
\lcd_map|pr_state.FunctionSet10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	d => \lcd_map|pr_state.FunctionSet10~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.FunctionSet10~q\);

-- Location: FF_X5_Y20_N3
\lcd_map|pr_state.FunctionSet11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	asdata => \lcd_map|pr_state.FunctionSet10~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.FunctionSet11~q\);

-- Location: LCCOMB_X5_Y20_N24
\lcd_map|pr_state.FunctionSet12~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|pr_state.FunctionSet12~feeder_combout\ = \lcd_map|pr_state.FunctionSet11~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \lcd_map|pr_state.FunctionSet11~q\,
	combout => \lcd_map|pr_state.FunctionSet12~feeder_combout\);

-- Location: FF_X5_Y20_N25
\lcd_map|pr_state.FunctionSet12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	d => \lcd_map|pr_state.FunctionSet12~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.FunctionSet12~q\);

-- Location: LCCOMB_X5_Y20_N6
\lcd_map|pr_state.FunctionSet13~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|pr_state.FunctionSet13~feeder_combout\ = \lcd_map|pr_state.FunctionSet12~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \lcd_map|pr_state.FunctionSet12~q\,
	combout => \lcd_map|pr_state.FunctionSet13~feeder_combout\);

-- Location: FF_X5_Y20_N7
\lcd_map|pr_state.FunctionSet13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	d => \lcd_map|pr_state.FunctionSet13~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.FunctionSet13~q\);

-- Location: LCCOMB_X5_Y20_N4
\lcd_map|pr_state.FunctionSet14~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|pr_state.FunctionSet14~feeder_combout\ = \lcd_map|pr_state.FunctionSet13~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \lcd_map|pr_state.FunctionSet13~q\,
	combout => \lcd_map|pr_state.FunctionSet14~feeder_combout\);

-- Location: FF_X5_Y20_N5
\lcd_map|pr_state.FunctionSet14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	d => \lcd_map|pr_state.FunctionSet14~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.FunctionSet14~q\);

-- Location: FF_X5_Y20_N23
\lcd_map|pr_state.FunctionSet15\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	asdata => \lcd_map|pr_state.FunctionSet14~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.FunctionSet15~q\);

-- Location: LCCOMB_X4_Y20_N12
\lcd_map|pr_state.FunctionSet16~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|pr_state.FunctionSet16~feeder_combout\ = \lcd_map|pr_state.FunctionSet15~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \lcd_map|pr_state.FunctionSet15~q\,
	combout => \lcd_map|pr_state.FunctionSet16~feeder_combout\);

-- Location: FF_X4_Y20_N13
\lcd_map|pr_state.FunctionSet16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	d => \lcd_map|pr_state.FunctionSet16~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.FunctionSet16~q\);

-- Location: LCCOMB_X4_Y20_N20
\lcd_map|pr_state.FunctionSet17~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|pr_state.FunctionSet17~feeder_combout\ = \lcd_map|pr_state.FunctionSet16~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \lcd_map|pr_state.FunctionSet16~q\,
	combout => \lcd_map|pr_state.FunctionSet17~feeder_combout\);

-- Location: FF_X4_Y20_N21
\lcd_map|pr_state.FunctionSet17\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	d => \lcd_map|pr_state.FunctionSet17~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.FunctionSet17~q\);

-- Location: LCCOMB_X4_Y20_N30
\lcd_map|pr_state.FunctionSet18~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|pr_state.FunctionSet18~feeder_combout\ = \lcd_map|pr_state.FunctionSet17~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \lcd_map|pr_state.FunctionSet17~q\,
	combout => \lcd_map|pr_state.FunctionSet18~feeder_combout\);

-- Location: FF_X4_Y20_N31
\lcd_map|pr_state.FunctionSet18\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	d => \lcd_map|pr_state.FunctionSet18~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.FunctionSet18~q\);

-- Location: FF_X4_Y20_N11
\lcd_map|pr_state.FunctionSet19\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	asdata => \lcd_map|pr_state.FunctionSet18~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.FunctionSet19~q\);

-- Location: LCCOMB_X4_Y20_N18
\lcd_map|pr_state.FunctionSet20~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|pr_state.FunctionSet20~feeder_combout\ = \lcd_map|pr_state.FunctionSet19~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \lcd_map|pr_state.FunctionSet19~q\,
	combout => \lcd_map|pr_state.FunctionSet20~feeder_combout\);

-- Location: FF_X4_Y20_N19
\lcd_map|pr_state.FunctionSet20\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	d => \lcd_map|pr_state.FunctionSet20~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.FunctionSet20~q\);

-- Location: LCCOMB_X4_Y20_N16
\lcd_map|pr_state.FunctionSet21~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|pr_state.FunctionSet21~feeder_combout\ = \lcd_map|pr_state.FunctionSet20~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \lcd_map|pr_state.FunctionSet20~q\,
	combout => \lcd_map|pr_state.FunctionSet21~feeder_combout\);

-- Location: FF_X4_Y20_N17
\lcd_map|pr_state.FunctionSet21\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	d => \lcd_map|pr_state.FunctionSet21~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.FunctionSet21~q\);

-- Location: LCCOMB_X4_Y20_N22
\lcd_map|pr_state.FunctionSet22~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|pr_state.FunctionSet22~feeder_combout\ = \lcd_map|pr_state.FunctionSet21~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \lcd_map|pr_state.FunctionSet21~q\,
	combout => \lcd_map|pr_state.FunctionSet22~feeder_combout\);

-- Location: FF_X4_Y20_N23
\lcd_map|pr_state.FunctionSet22\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	d => \lcd_map|pr_state.FunctionSet22~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.FunctionSet22~q\);

-- Location: FF_X4_Y20_N29
\lcd_map|pr_state.FunctionSet23\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	asdata => \lcd_map|pr_state.FunctionSet22~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.FunctionSet23~q\);

-- Location: LCCOMB_X4_Y20_N4
\lcd_map|pr_state.FunctionSet24~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|pr_state.FunctionSet24~feeder_combout\ = \lcd_map|pr_state.FunctionSet23~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \lcd_map|pr_state.FunctionSet23~q\,
	combout => \lcd_map|pr_state.FunctionSet24~feeder_combout\);

-- Location: FF_X4_Y20_N5
\lcd_map|pr_state.FunctionSet24\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	d => \lcd_map|pr_state.FunctionSet24~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.FunctionSet24~q\);

-- Location: LCCOMB_X4_Y20_N6
\lcd_map|pr_state.FunctionSet25~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|pr_state.FunctionSet25~feeder_combout\ = \lcd_map|pr_state.FunctionSet24~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \lcd_map|pr_state.FunctionSet24~q\,
	combout => \lcd_map|pr_state.FunctionSet25~feeder_combout\);

-- Location: FF_X4_Y20_N7
\lcd_map|pr_state.FunctionSet25\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	d => \lcd_map|pr_state.FunctionSet25~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.FunctionSet25~q\);

-- Location: LCCOMB_X4_Y20_N26
\lcd_map|pr_state.FunctionSet26~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|pr_state.FunctionSet26~feeder_combout\ = \lcd_map|pr_state.FunctionSet25~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \lcd_map|pr_state.FunctionSet25~q\,
	combout => \lcd_map|pr_state.FunctionSet26~feeder_combout\);

-- Location: FF_X4_Y20_N27
\lcd_map|pr_state.FunctionSet26\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	d => \lcd_map|pr_state.FunctionSet26~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.FunctionSet26~q\);

-- Location: FF_X4_Y20_N1
\lcd_map|pr_state.FunctionSet27\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	asdata => \lcd_map|pr_state.FunctionSet26~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.FunctionSet27~q\);

-- Location: LCCOMB_X4_Y20_N24
\lcd_map|pr_state.ClearDisplay~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|pr_state.ClearDisplay~feeder_combout\ = \lcd_map|pr_state.FunctionSet27~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \lcd_map|pr_state.FunctionSet27~q\,
	combout => \lcd_map|pr_state.ClearDisplay~feeder_combout\);

-- Location: FF_X4_Y20_N25
\lcd_map|pr_state.ClearDisplay\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	d => \lcd_map|pr_state.ClearDisplay~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.ClearDisplay~q\);

-- Location: LCCOMB_X4_Y20_N2
\lcd_map|pr_state.DisplayControl~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|pr_state.DisplayControl~feeder_combout\ = \lcd_map|pr_state.ClearDisplay~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \lcd_map|pr_state.ClearDisplay~q\,
	combout => \lcd_map|pr_state.DisplayControl~feeder_combout\);

-- Location: FF_X4_Y20_N3
\lcd_map|pr_state.DisplayControl\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	d => \lcd_map|pr_state.DisplayControl~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.DisplayControl~q\);

-- Location: LCCOMB_X3_Y20_N24
\lcd_map|pr_state.EntryMode~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|pr_state.EntryMode~feeder_combout\ = \lcd_map|pr_state.DisplayControl~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \lcd_map|pr_state.DisplayControl~q\,
	combout => \lcd_map|pr_state.EntryMode~feeder_combout\);

-- Location: FF_X3_Y20_N25
\lcd_map|pr_state.EntryMode\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	d => \lcd_map|pr_state.EntryMode~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.EntryMode~q\);

-- Location: LCCOMB_X7_Y20_N6
\lcd_map|nx_state.WriteDatal~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|nx_state.WriteDatal~0_combout\ = (\lcd_map|pr_state.ReturnHome~q\) # (\lcd_map|pr_state.EntryMode~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \lcd_map|pr_state.ReturnHome~q\,
	datad => \lcd_map|pr_state.EntryMode~q\,
	combout => \lcd_map|nx_state.WriteDatal~0_combout\);

-- Location: FF_X7_Y20_N7
\lcd_map|pr_state.WriteDatal\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	d => \lcd_map|nx_state.WriteDatal~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.WriteDatal~q\);

-- Location: FF_X8_Y20_N31
\lcd_map|pr_state.SetAddress1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	asdata => \lcd_map|pr_state.WriteDatal~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.SetAddress1~q\);

-- Location: FF_X8_Y20_N29
\lcd_map|pr_state.WriteData2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	asdata => \lcd_map|pr_state.SetAddress1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.WriteData2~q\);

-- Location: LCCOMB_X9_Y20_N28
\lcd_map|pr_state.WriteData3~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|pr_state.WriteData3~feeder_combout\ = \lcd_map|pr_state.WriteData2~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \lcd_map|pr_state.WriteData2~q\,
	combout => \lcd_map|pr_state.WriteData3~feeder_combout\);

-- Location: FF_X9_Y20_N29
\lcd_map|pr_state.WriteData3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	d => \lcd_map|pr_state.WriteData3~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.WriteData3~q\);

-- Location: LCCOMB_X9_Y20_N22
\lcd_map|pr_state.WriteData4~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|pr_state.WriteData4~feeder_combout\ = \lcd_map|pr_state.WriteData3~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \lcd_map|pr_state.WriteData3~q\,
	combout => \lcd_map|pr_state.WriteData4~feeder_combout\);

-- Location: FF_X9_Y20_N23
\lcd_map|pr_state.WriteData4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	d => \lcd_map|pr_state.WriteData4~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.WriteData4~q\);

-- Location: FF_X9_Y20_N15
\lcd_map|pr_state.WriteData5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	asdata => \lcd_map|pr_state.WriteData4~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.WriteData5~q\);

-- Location: LCCOMB_X9_Y20_N20
\lcd_map|pr_state.WriteData6~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|pr_state.WriteData6~feeder_combout\ = \lcd_map|pr_state.WriteData5~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \lcd_map|pr_state.WriteData5~q\,
	combout => \lcd_map|pr_state.WriteData6~feeder_combout\);

-- Location: FF_X9_Y20_N21
\lcd_map|pr_state.WriteData6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	d => \lcd_map|pr_state.WriteData6~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.WriteData6~q\);

-- Location: LCCOMB_X9_Y20_N12
\lcd_map|pr_state.WriteData7~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|pr_state.WriteData7~feeder_combout\ = \lcd_map|pr_state.WriteData6~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \lcd_map|pr_state.WriteData6~q\,
	combout => \lcd_map|pr_state.WriteData7~feeder_combout\);

-- Location: FF_X9_Y20_N13
\lcd_map|pr_state.WriteData7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	d => \lcd_map|pr_state.WriteData7~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.WriteData7~q\);

-- Location: FF_X8_Y20_N27
\lcd_map|pr_state.WriteData8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	asdata => \lcd_map|pr_state.WriteData7~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.WriteData8~q\);

-- Location: FF_X8_Y20_N15
\lcd_map|pr_state.WriteData9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	asdata => \lcd_map|pr_state.WriteData8~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.WriteData9~q\);

-- Location: FF_X8_Y20_N5
\lcd_map|pr_state.WriteData10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	asdata => \lcd_map|pr_state.WriteData9~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.WriteData10~q\);

-- Location: FF_X8_Y20_N13
\lcd_map|pr_state.WriteData11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	asdata => \lcd_map|pr_state.WriteData10~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.WriteData11~q\);

-- Location: FF_X8_Y20_N17
\lcd_map|pr_state.WriteData12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	asdata => \lcd_map|pr_state.WriteData11~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.WriteData12~q\);

-- Location: LCCOMB_X8_Y20_N22
\lcd_map|pr_state.WriteData13~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|pr_state.WriteData13~feeder_combout\ = \lcd_map|pr_state.WriteData12~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \lcd_map|pr_state.WriteData12~q\,
	combout => \lcd_map|pr_state.WriteData13~feeder_combout\);

-- Location: FF_X8_Y20_N23
\lcd_map|pr_state.WriteData13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	d => \lcd_map|pr_state.WriteData13~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.WriteData13~q\);

-- Location: FF_X8_Y20_N21
\lcd_map|pr_state.WriteData14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	asdata => \lcd_map|pr_state.WriteData13~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.WriteData14~q\);

-- Location: FF_X7_Y20_N3
\lcd_map|pr_state.SetAddress\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	asdata => \lcd_map|pr_state.WriteData14~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.SetAddress~q\);

-- Location: LCCOMB_X7_Y20_N4
\lcd_map|pr_state.WriteData15~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|pr_state.WriteData15~feeder_combout\ = \lcd_map|pr_state.SetAddress~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \lcd_map|pr_state.SetAddress~q\,
	combout => \lcd_map|pr_state.WriteData15~feeder_combout\);

-- Location: FF_X7_Y20_N5
\lcd_map|pr_state.WriteData15\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	d => \lcd_map|pr_state.WriteData15~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.WriteData15~q\);

-- Location: FF_X7_Y20_N25
\lcd_map|pr_state.WriteData16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	asdata => \lcd_map|pr_state.WriteData15~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.WriteData16~q\);

-- Location: LCCOMB_X8_Y20_N8
\lcd_map|pr_state.WriteData17~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|pr_state.WriteData17~feeder_combout\ = \lcd_map|pr_state.WriteData16~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \lcd_map|pr_state.WriteData16~q\,
	combout => \lcd_map|pr_state.WriteData17~feeder_combout\);

-- Location: FF_X8_Y20_N9
\lcd_map|pr_state.WriteData17\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	d => \lcd_map|pr_state.WriteData17~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.WriteData17~q\);

-- Location: FF_X7_Y20_N27
\lcd_map|pr_state.WriteData18\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	asdata => \lcd_map|pr_state.WriteData17~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.WriteData18~q\);

-- Location: FF_X7_Y20_N31
\lcd_map|pr_state.WriteData19\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	asdata => \lcd_map|pr_state.WriteData18~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.WriteData19~q\);

-- Location: FF_X7_Y20_N13
\lcd_map|pr_state.WriteData20\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	asdata => \lcd_map|pr_state.WriteData19~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.WriteData20~q\);

-- Location: LCCOMB_X7_Y20_N18
\lcd_map|pr_state.WriteData21~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|pr_state.WriteData21~feeder_combout\ = \lcd_map|pr_state.WriteData20~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \lcd_map|pr_state.WriteData20~q\,
	combout => \lcd_map|pr_state.WriteData21~feeder_combout\);

-- Location: FF_X7_Y20_N19
\lcd_map|pr_state.WriteData21\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	d => \lcd_map|pr_state.WriteData21~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.WriteData21~q\);

-- Location: LCCOMB_X6_Y20_N4
\lcd_map|pr_state.WriteData22~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|pr_state.WriteData22~feeder_combout\ = \lcd_map|pr_state.WriteData21~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \lcd_map|pr_state.WriteData21~q\,
	combout => \lcd_map|pr_state.WriteData22~feeder_combout\);

-- Location: FF_X6_Y20_N5
\lcd_map|pr_state.WriteData22\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	d => \lcd_map|pr_state.WriteData22~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.WriteData22~q\);

-- Location: FF_X6_Y20_N31
\lcd_map|pr_state.WriteData23\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	asdata => \lcd_map|pr_state.WriteData22~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.WriteData23~q\);

-- Location: FF_X6_Y20_N1
\lcd_map|pr_state.WriteData24\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	asdata => \lcd_map|pr_state.WriteData23~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.WriteData24~q\);

-- Location: LCCOMB_X6_Y20_N14
\lcd_map|pr_state.WriteData25~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|pr_state.WriteData25~feeder_combout\ = \lcd_map|pr_state.WriteData24~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \lcd_map|pr_state.WriteData24~q\,
	combout => \lcd_map|pr_state.WriteData25~feeder_combout\);

-- Location: FF_X6_Y20_N15
\lcd_map|pr_state.WriteData25\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	d => \lcd_map|pr_state.WriteData25~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.WriteData25~q\);

-- Location: FF_X6_Y20_N3
\lcd_map|pr_state.WriteData26\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	asdata => \lcd_map|pr_state.WriteData25~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.WriteData26~q\);

-- Location: LCCOMB_X5_Y20_N18
\lcd_map|pr_state.WriteData27~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|pr_state.WriteData27~feeder_combout\ = \lcd_map|pr_state.WriteData26~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \lcd_map|pr_state.WriteData26~q\,
	combout => \lcd_map|pr_state.WriteData27~feeder_combout\);

-- Location: FF_X5_Y20_N19
\lcd_map|pr_state.WriteData27\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \lcd_map|E~clkctrl_outclk\,
	d => \lcd_map|pr_state.WriteData27~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \lcd_map|pr_state.WriteData27~q\);

-- Location: LCCOMB_X8_Y20_N14
\lcd_map|WideOr13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|WideOr13~1_combout\ = (!\lcd_map|pr_state.WriteData13~q\ & (!\lcd_map|pr_state.WriteData7~q\ & (!\lcd_map|pr_state.WriteData8~q\ & !\lcd_map|pr_state.WriteData10~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|pr_state.WriteData13~q\,
	datab => \lcd_map|pr_state.WriteData7~q\,
	datac => \lcd_map|pr_state.WriteData8~q\,
	datad => \lcd_map|pr_state.WriteData10~q\,
	combout => \lcd_map|WideOr13~1_combout\);

-- Location: LCCOMB_X7_Y20_N26
\lcd_map|WideOr5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|WideOr5~1_combout\ = (\lcd_map|WideOr13~1_combout\ & (!\lcd_map|pr_state.WriteData26~q\ & (!\lcd_map|pr_state.WriteData18~q\ & !\lcd_map|pr_state.WriteData9~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|WideOr13~1_combout\,
	datab => \lcd_map|pr_state.WriteData26~q\,
	datac => \lcd_map|pr_state.WriteData18~q\,
	datad => \lcd_map|pr_state.WriteData9~q\,
	combout => \lcd_map|WideOr5~1_combout\);

-- Location: LCCOMB_X9_Y20_N14
\lcd_map|WideOr13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|WideOr13~0_combout\ = (!\lcd_map|pr_state.WriteData11~q\ & (!\lcd_map|pr_state.WriteData5~q\ & !\lcd_map|pr_state.WriteData3~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \lcd_map|pr_state.WriteData11~q\,
	datac => \lcd_map|pr_state.WriteData5~q\,
	datad => \lcd_map|pr_state.WriteData3~q\,
	combout => \lcd_map|WideOr13~0_combout\);

-- Location: LCCOMB_X8_Y20_N20
\lcd_map|WideOr5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|WideOr5~0_combout\ = (\lcd_map|WideOr13~0_combout\ & (!\lcd_map|pr_state.WriteData2~q\ & (!\lcd_map|pr_state.WriteData14~q\ & !\lcd_map|pr_state.WriteData17~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|WideOr13~0_combout\,
	datab => \lcd_map|pr_state.WriteData2~q\,
	datac => \lcd_map|pr_state.WriteData14~q\,
	datad => \lcd_map|pr_state.WriteData17~q\,
	combout => \lcd_map|WideOr5~0_combout\);

-- Location: LCCOMB_X5_Y20_N12
\lcd_map|WideOr0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|WideOr0~1_combout\ = (!\lcd_map|pr_state.WriteData27~q\ & (\lcd_map|WideOr5~1_combout\ & \lcd_map|WideOr5~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \lcd_map|pr_state.WriteData27~q\,
	datac => \lcd_map|WideOr5~1_combout\,
	datad => \lcd_map|WideOr5~0_combout\,
	combout => \lcd_map|WideOr0~1_combout\);

-- Location: LCCOMB_X6_Y20_N2
\lcd_map|WideOr0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|WideOr0~2_combout\ = (!\lcd_map|pr_state.WriteData24~q\ & (!\lcd_map|pr_state.WriteData22~q\ & (!\lcd_map|pr_state.WriteData25~q\ & !\lcd_map|pr_state.WriteData23~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|pr_state.WriteData24~q\,
	datab => \lcd_map|pr_state.WriteData22~q\,
	datac => \lcd_map|pr_state.WriteData25~q\,
	datad => \lcd_map|pr_state.WriteData23~q\,
	combout => \lcd_map|WideOr0~2_combout\);

-- Location: LCCOMB_X8_Y20_N16
\lcd_map|Selector4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Selector4~0_combout\ = (!\lcd_map|pr_state.WriteData6~q\ & (!\lcd_map|pr_state.WriteDatal~q\ & (!\lcd_map|pr_state.WriteData12~q\ & !\lcd_map|pr_state.WriteData4~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|pr_state.WriteData6~q\,
	datab => \lcd_map|pr_state.WriteDatal~q\,
	datac => \lcd_map|pr_state.WriteData12~q\,
	datad => \lcd_map|pr_state.WriteData4~q\,
	combout => \lcd_map|Selector4~0_combout\);

-- Location: LCCOMB_X7_Y20_N12
\lcd_map|Selector4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Selector4~1_combout\ = (!\lcd_map|pr_state.WriteData21~q\ & (!\lcd_map|pr_state.WriteData20~q\ & \lcd_map|Selector4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \lcd_map|pr_state.WriteData21~q\,
	datac => \lcd_map|pr_state.WriteData20~q\,
	datad => \lcd_map|Selector4~0_combout\,
	combout => \lcd_map|Selector4~1_combout\);

-- Location: LCCOMB_X7_Y20_N24
\lcd_map|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|WideOr0~0_combout\ = (\lcd_map|pr_state.WriteData19~q\) # ((\lcd_map|pr_state.WriteData15~q\) # ((\lcd_map|pr_state.WriteData16~q\) # (\lcd_map|pr_state.WriteData28~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|pr_state.WriteData19~q\,
	datab => \lcd_map|pr_state.WriteData15~q\,
	datac => \lcd_map|pr_state.WriteData16~q\,
	datad => \lcd_map|pr_state.WriteData28~q\,
	combout => \lcd_map|WideOr0~0_combout\);

-- Location: LCCOMB_X6_Y20_N10
\lcd_map|WideOr0\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|WideOr0~combout\ = (((\lcd_map|WideOr0~0_combout\) # (!\lcd_map|Selector4~1_combout\)) # (!\lcd_map|WideOr0~2_combout\)) # (!\lcd_map|WideOr0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|WideOr0~1_combout\,
	datab => \lcd_map|WideOr0~2_combout\,
	datac => \lcd_map|Selector4~1_combout\,
	datad => \lcd_map|WideOr0~0_combout\,
	combout => \lcd_map|WideOr0~combout\);

-- Location: IOIBUF_X34_Y12_N15
\s2~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_s2,
	o => \s2~input_o\);

-- Location: IOIBUF_X34_Y12_N22
\s1~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_s1,
	o => \s1~input_o\);

-- Location: LCCOMB_X7_Y20_N14
\lcd_map|Selector7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Selector7~0_combout\ = (\lcd_map|pr_state.WriteData10~q\ & (\s2~input_o\ & ((!\lcd_map|pr_state.WriteData13~q\) # (!\s1~input_o\)))) # (!\lcd_map|pr_state.WriteData10~q\ & (((!\lcd_map|pr_state.WriteData13~q\)) # (!\s1~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|pr_state.WriteData10~q\,
	datab => \s1~input_o\,
	datac => \s2~input_o\,
	datad => \lcd_map|pr_state.WriteData13~q\,
	combout => \lcd_map|Selector7~0_combout\);

-- Location: LCCOMB_X8_Y20_N26
\lcd_map|Selector7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Selector7~1_combout\ = (\lcd_map|Selector7~0_combout\ & ((!\lcd_map|pr_state.WriteData9~q\) # (!\s2~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s2~input_o\,
	datab => \lcd_map|pr_state.WriteData9~q\,
	datad => \lcd_map|Selector7~0_combout\,
	combout => \lcd_map|Selector7~1_combout\);

-- Location: LCCOMB_X6_Y20_N30
\lcd_map|WideOr15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|WideOr15~0_combout\ = (\lcd_map|pr_state.ClearDisplay~q\) # ((\lcd_map|pr_state.WriteData21~q\) # (!\lcd_map|WideOr0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|pr_state.ClearDisplay~q\,
	datab => \lcd_map|pr_state.WriteData21~q\,
	datad => \lcd_map|WideOr0~2_combout\,
	combout => \lcd_map|WideOr15~0_combout\);

-- Location: LCCOMB_X19_Y6_N0
\cont|clock2Hz|cont[29]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont[29]~29_combout\ = (\cont|clock2Hz|cont\(31) & (((!\cont|clock2Hz|LessThan1~7_combout\ & \cont|clock2Hz|Add0~58_combout\)))) # (!\cont|clock2Hz|cont\(31) & ((\cont|clock2Hz|cont\(29)) # ((!\cont|clock2Hz|LessThan1~7_combout\ & 
-- \cont|clock2Hz|Add0~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont\(31),
	datab => \cont|clock2Hz|cont\(29),
	datac => \cont|clock2Hz|LessThan1~7_combout\,
	datad => \cont|clock2Hz|Add0~58_combout\,
	combout => \cont|clock2Hz|cont[29]~29_combout\);

-- Location: LCCOMB_X23_Y6_N14
\cont|clock2Hz|Add0~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add0~46_combout\ = (\cont|clock2Hz|cont\(23) & (!\cont|clock2Hz|Add0~45\)) # (!\cont|clock2Hz|cont\(23) & ((\cont|clock2Hz|Add0~45\) # (GND)))
-- \cont|clock2Hz|Add0~47\ = CARRY((!\cont|clock2Hz|Add0~45\) # (!\cont|clock2Hz|cont\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont\(23),
	datad => VCC,
	cin => \cont|clock2Hz|Add0~45\,
	combout => \cont|clock2Hz|Add0~46_combout\,
	cout => \cont|clock2Hz|Add0~47\);

-- Location: LCCOMB_X23_Y6_N16
\cont|clock2Hz|Add0~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add0~48_combout\ = (\cont|clock2Hz|cont\(24) & (\cont|clock2Hz|Add0~47\ $ (GND))) # (!\cont|clock2Hz|cont\(24) & (!\cont|clock2Hz|Add0~47\ & VCC))
-- \cont|clock2Hz|Add0~49\ = CARRY((\cont|clock2Hz|cont\(24) & !\cont|clock2Hz|Add0~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont\(24),
	datad => VCC,
	cin => \cont|clock2Hz|Add0~47\,
	combout => \cont|clock2Hz|Add0~48_combout\,
	cout => \cont|clock2Hz|Add0~49\);

-- Location: LCCOMB_X24_Y6_N0
\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[29]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[29]~82_combout\ = (\cont|clock2Hz|Add0~56_combout\ & (\cont|clock2Hz|Add0~54_combout\ & !\cont|clock2Hz|Add0~62_combout\)) # (!\cont|clock2Hz|Add0~56_combout\ & (!\cont|clock2Hz|Add0~54_combout\ & 
-- \cont|clock2Hz|Add0~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Add0~56_combout\,
	datac => \cont|clock2Hz|Add0~54_combout\,
	datad => \cont|clock2Hz|Add0~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[29]~82_combout\);

-- Location: LCCOMB_X24_Y6_N30
\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~13_combout\ = \cont|clock2Hz|Add0~50_combout\ $ (\cont|clock2Hz|Add0~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Add0~50_combout\,
	datad => \cont|clock2Hz|Add0~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~13_combout\);

-- Location: LCCOMB_X24_Y6_N28
\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~12_combout\ = \cont|clock2Hz|Add0~48_combout\ $ (\cont|clock2Hz|Add0~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Add0~48_combout\,
	datad => \cont|clock2Hz|Add0~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~12_combout\);

-- Location: LCCOMB_X24_Y6_N8
\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~14_combout\ = \cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Add0~62_combout\,
	datad => \cont|clock2Hz|Add0~52_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~14_combout\);

-- Location: LCCOMB_X24_Y6_N12
\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~11_combout\ = \cont|clock2Hz|Add0~46_combout\ $ (\cont|clock2Hz|Add0~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~46_combout\,
	datad => \cont|clock2Hz|Add0~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~11_combout\);

-- Location: LCCOMB_X24_Y6_N20
\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~9_combout\ = \cont|clock2Hz|Add0~42_combout\ $ (\cont|clock2Hz|Add0~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~42_combout\,
	datad => \cont|clock2Hz|Add0~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~9_combout\);

-- Location: LCCOMB_X24_Y6_N26
\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~10_combout\ = \cont|clock2Hz|Add0~44_combout\ $ (\cont|clock2Hz|Add0~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~44_combout\,
	datad => \cont|clock2Hz|Add0~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~10_combout\);

-- Location: LCCOMB_X24_Y6_N22
\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~7_combout\ = \cont|clock2Hz|Add0~38_combout\ $ (\cont|clock2Hz|Add0~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Add0~38_combout\,
	datad => \cont|clock2Hz|Add0~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~7_combout\);

-- Location: LCCOMB_X24_Y6_N24
\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~6_combout\ = \cont|clock2Hz|Add0~36_combout\ $ (\cont|clock2Hz|Add0~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Add0~36_combout\,
	datad => \cont|clock2Hz|Add0~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~6_combout\);

-- Location: LCCOMB_X24_Y6_N4
\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~8_combout\ = \cont|clock2Hz|Add0~40_combout\ $ (\cont|clock2Hz|Add0~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~40_combout\,
	datad => \cont|clock2Hz|Add0~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~8_combout\);

-- Location: LCCOMB_X24_Y5_N30
\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~4_combout\ = \cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Add0~62_combout\,
	datad => \cont|clock2Hz|Add0~32_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~4_combout\);

-- Location: LCCOMB_X24_Y5_N0
\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~3_combout\ = \cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Add0~62_combout\,
	datad => \cont|clock2Hz|Add0~30_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~3_combout\);

-- Location: LCCOMB_X24_Y5_N8
\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~5_combout\ = \cont|clock2Hz|Add0~34_combout\ $ (\cont|clock2Hz|Add0~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Add0~34_combout\,
	datad => \cont|clock2Hz|Add0~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~5_combout\);

-- Location: LCCOMB_X24_Y5_N22
\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~1_combout\ = \cont|clock2Hz|Add0~26_combout\ $ (\cont|clock2Hz|Add0~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Add0~26_combout\,
	datad => \cont|clock2Hz|Add0~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~1_combout\);

-- Location: LCCOMB_X24_Y5_N28
\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~2_combout\ = \cont|clock2Hz|Add0~28_combout\ $ (\cont|clock2Hz|Add0~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Add0~28_combout\,
	datad => \cont|clock2Hz|Add0~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~2_combout\);

-- Location: LCCOMB_X24_Y5_N4
\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~0_combout\ = \cont|clock2Hz|Add0~24_combout\ $ (\cont|clock2Hz|Add0~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Add0~24_combout\,
	datad => \cont|clock2Hz|Add0~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~0_combout\);

-- Location: LCCOMB_X25_Y6_N16
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[24]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[24]~36_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[30]~95_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[23]~35\ $ 
-- (GND))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[30]~95_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[23]~35\ & VCC))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[24]~37\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[30]~95_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[23]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[30]~95_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[23]~35\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[24]~36_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[24]~37\);

-- Location: LCCOMB_X26_Y8_N24
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[792]~521\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[792]~521_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[24]~36_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[24]~36_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[792]~521_combout\);

-- Location: LCCOMB_X25_Y6_N14
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[23]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[23]~34_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[30]~96_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[22]~33\ & 
-- VCC)) # (!\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[30]~96_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[22]~33\))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[23]~35\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[30]~96_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[22]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[30]~96_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[22]~33\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[23]~34_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[23]~35\);

-- Location: LCCOMB_X26_Y8_N28
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[791]~523\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[791]~523_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\ & 
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[23]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[23]~34_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[791]~523_combout\);

-- Location: LCCOMB_X26_Y8_N22
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[790]~524\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[790]~524_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[29]~97_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[29]~97_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[790]~524_combout\);

-- Location: LCCOMB_X25_Y6_N26
\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[28]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[28]~83_combout\ = \cont|clock2Hz|Add0~56_combout\ $ (((\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[26]~80_combout\ & ((\cont|clock2Hz|Add0~54_combout\))) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[26]~80_combout\ & (\cont|clock2Hz|Add0~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Add0~56_combout\,
	datac => \cont|clock2Hz|Add0~54_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[26]~80_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[28]~83_combout\);

-- Location: LCCOMB_X25_Y6_N24
\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[27]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[27]~84_combout\ = \cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~54_combout\ $ (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[26]~80_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Add0~62_combout\,
	datac => \cont|clock2Hz|Add0~54_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[26]~80_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[27]~84_combout\);

-- Location: LCCOMB_X24_Y6_N6
\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[26]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[26]~85_combout\ = \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~14_combout\ $ (((\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~13_combout\ & 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~12_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[23]~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~13_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~12_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~14_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[23]~79_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[26]~85_combout\);

-- Location: LCCOMB_X24_Y9_N20
\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[25]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[25]~102_combout\ = \cont|clock2Hz|Add0~50_combout\ $ (((\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[23]~79_combout\ & (\cont|clock2Hz|Add0~48_combout\)) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[23]~79_combout\ & ((\cont|clock2Hz|Add0~62_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~48_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datac => \cont|clock2Hz|Add0~50_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[23]~79_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[25]~102_combout\);

-- Location: LCCOMB_X26_Y6_N8
\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[24]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[24]~98_combout\ = \cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~48_combout\ $ (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[23]~79_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datac => \cont|clock2Hz|Add0~48_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[23]~79_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[24]~98_combout\);

-- Location: LCCOMB_X24_Y6_N16
\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[23]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[23]~86_combout\ = \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~11_combout\ $ (((\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~9_combout\ & 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~10_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[20]~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~11_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~9_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~10_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[20]~78_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[23]~86_combout\);

-- Location: LCCOMB_X26_Y6_N30
\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[22]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[22]~103_combout\ = \cont|clock2Hz|Add0~44_combout\ $ (((\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[20]~78_combout\ & (\cont|clock2Hz|Add0~42_combout\)) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[20]~78_combout\ & ((\cont|clock2Hz|Add0~62_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~42_combout\,
	datab => \cont|clock2Hz|Add0~44_combout\,
	datac => \cont|clock2Hz|Add0~62_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[20]~78_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[22]~103_combout\);

-- Location: LCCOMB_X24_Y7_N16
\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[21]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[21]~99_combout\ = \cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~42_combout\ $ (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[20]~78_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Add0~62_combout\,
	datac => \cont|clock2Hz|Add0~42_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[20]~78_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[21]~99_combout\);

-- Location: LCCOMB_X24_Y6_N10
\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[20]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[20]~87_combout\ = \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~8_combout\ $ (((\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~7_combout\ & 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~6_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[17]~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~7_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~6_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~8_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[17]~77_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[20]~87_combout\);

-- Location: LCCOMB_X21_Y9_N8
\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[19]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[19]~104_combout\ = \cont|clock2Hz|Add0~38_combout\ $ (((\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[17]~77_combout\ & (\cont|clock2Hz|Add0~36_combout\)) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[17]~77_combout\ & ((\cont|clock2Hz|Add0~62_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~36_combout\,
	datab => \cont|clock2Hz|Add0~38_combout\,
	datac => \cont|clock2Hz|Add0~62_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[17]~77_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[19]~104_combout\);

-- Location: LCCOMB_X25_Y7_N6
\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[18]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[18]~100_combout\ = \cont|clock2Hz|Add0~36_combout\ $ (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[17]~77_combout\ $ (\cont|clock2Hz|Add0~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~36_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[17]~77_combout\,
	datad => \cont|clock2Hz|Add0~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[18]~100_combout\);

-- Location: LCCOMB_X24_Y5_N20
\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[17]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[17]~88_combout\ = \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~5_combout\ $ (((\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~4_combout\ & 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~3_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[14]~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~4_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~3_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~5_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[14]~76_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[17]~88_combout\);

-- Location: LCCOMB_X24_Y5_N2
\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[16]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[16]~105_combout\ = \cont|clock2Hz|Add0~32_combout\ $ (((\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[14]~76_combout\ & (\cont|clock2Hz|Add0~30_combout\)) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[14]~76_combout\ & ((\cont|clock2Hz|Add0~62_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~30_combout\,
	datab => \cont|clock2Hz|Add0~32_combout\,
	datac => \cont|clock2Hz|Add0~62_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[14]~76_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[16]~105_combout\);

-- Location: LCCOMB_X25_Y7_N8
\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[15]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[15]~101_combout\ = \cont|clock2Hz|Add0~30_combout\ $ (\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[14]~76_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Add0~30_combout\,
	datac => \cont|clock2Hz|Add0~62_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[14]~76_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[15]~101_combout\);

-- Location: LCCOMB_X24_Y5_N6
\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[14]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[14]~89_combout\ = \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~2_combout\ $ (((\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~1_combout\ & 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~0_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[11]~110_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~1_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~2_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~0_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[11]~110_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[14]~89_combout\);

-- Location: LCCOMB_X24_Y5_N24
\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[13]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[13]~106_combout\ = \cont|clock2Hz|Add0~26_combout\ $ (((\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[11]~110_combout\ & ((\cont|clock2Hz|Add0~24_combout\))) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[11]~110_combout\ & (\cont|clock2Hz|Add0~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~26_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datac => \cont|clock2Hz|Add0~24_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[11]~110_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[13]~106_combout\);

-- Location: LCCOMB_X25_Y7_N12
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[6]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[6]~0_combout\ = \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[13]~106_combout\ $ (VCC)
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[6]~1\ = CARRY(\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[13]~106_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[13]~106_combout\,
	datad => VCC,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[6]~0_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[6]~1\);

-- Location: LCCOMB_X25_Y7_N14
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[7]~2_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[14]~89_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[6]~1\ & VCC)) 
-- # (!\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[14]~89_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[6]~1\))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[7]~3\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[14]~89_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[6]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[14]~89_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[6]~1\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[7]~2_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[7]~3\);

-- Location: LCCOMB_X25_Y7_N16
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[8]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[8]~4_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[15]~101_combout\ & ((GND) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[7]~3\))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[15]~101_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[7]~3\ $ (GND)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[8]~5\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[15]~101_combout\) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[7]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[15]~101_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[7]~3\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[8]~4_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[8]~5\);

-- Location: LCCOMB_X25_Y7_N18
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[9]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[9]~6_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[16]~105_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[8]~5\ & VCC)) 
-- # (!\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[16]~105_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[8]~5\))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[9]~7\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[16]~105_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[8]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[16]~105_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[8]~5\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[9]~6_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[9]~7\);

-- Location: LCCOMB_X25_Y7_N20
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[10]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[10]~8_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[17]~88_combout\ & ((GND) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[9]~7\))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[17]~88_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[9]~7\ $ (GND)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[10]~9\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[17]~88_combout\) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[9]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[17]~88_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[9]~7\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[10]~8_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[10]~9\);

-- Location: LCCOMB_X25_Y7_N22
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[11]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[11]~10_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[18]~100_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[10]~9\)) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[18]~100_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[10]~9\) # (GND)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[11]~11\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[10]~9\) # (!\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[18]~100_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[18]~100_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[10]~9\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[11]~10_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[11]~11\);

-- Location: LCCOMB_X25_Y7_N24
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[12]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[12]~12_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[19]~104_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[11]~11\ $ 
-- (GND))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[19]~104_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[11]~11\ & VCC))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[12]~13\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[19]~104_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[11]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[19]~104_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[11]~11\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[12]~12_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[12]~13\);

-- Location: LCCOMB_X25_Y7_N26
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[13]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[13]~14_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[20]~87_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[12]~13\)) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[20]~87_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[12]~13\) # (GND)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[13]~15\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[12]~13\) # (!\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[20]~87_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[20]~87_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[12]~13\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[13]~14_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[13]~15\);

-- Location: LCCOMB_X25_Y7_N28
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[14]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[14]~16_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[21]~99_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[13]~15\ $ 
-- (GND))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[21]~99_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[13]~15\ & VCC))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[14]~17\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[21]~99_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[13]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[21]~99_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[13]~15\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[14]~16_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[14]~17\);

-- Location: LCCOMB_X25_Y7_N30
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[15]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[15]~18_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[22]~103_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[14]~17\ & 
-- VCC)) # (!\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[22]~103_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[14]~17\))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[15]~19\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[22]~103_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[14]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[22]~103_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[14]~17\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[15]~18_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[15]~19\);

-- Location: LCCOMB_X25_Y6_N0
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[16]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[16]~20_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[23]~86_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[15]~19\ $ 
-- (GND))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[23]~86_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[15]~19\ & VCC))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[16]~21\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[23]~86_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[15]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[23]~86_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[15]~19\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[16]~20_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[16]~21\);

-- Location: LCCOMB_X25_Y6_N2
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[17]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[17]~22_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[24]~98_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[16]~21\ & 
-- VCC)) # (!\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[24]~98_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[16]~21\))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[17]~23\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[24]~98_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[16]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[24]~98_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[16]~21\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[17]~22_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[17]~23\);

-- Location: LCCOMB_X25_Y6_N4
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[18]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[18]~24_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[25]~102_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[17]~23\ $ 
-- (GND))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[25]~102_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[17]~23\ & VCC))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[18]~25\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[25]~102_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[17]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[25]~102_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[17]~23\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[18]~24_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[18]~25\);

-- Location: LCCOMB_X25_Y6_N6
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[19]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[19]~26_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[26]~85_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[18]~25\)) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[26]~85_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[18]~25\) # (GND)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[19]~27\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[18]~25\) # (!\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[26]~85_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[26]~85_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[18]~25\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[19]~26_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[19]~27\);

-- Location: LCCOMB_X25_Y6_N8
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[20]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[20]~28_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[27]~84_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[19]~27\ $ 
-- (GND))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[27]~84_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[19]~27\ & VCC))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[20]~29\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[27]~84_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[19]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[27]~84_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[19]~27\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[20]~28_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[20]~29\);

-- Location: LCCOMB_X25_Y6_N10
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[21]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[21]~30_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[28]~83_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[20]~29\)) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[28]~83_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[20]~29\) # (GND)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[21]~31\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[20]~29\) # (!\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[28]~83_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[28]~83_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[20]~29\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[21]~30_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[21]~31\);

-- Location: LCCOMB_X25_Y6_N12
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[22]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[22]~32_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[29]~97_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[21]~31\ $ 
-- (GND))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[29]~97_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[21]~31\ & VCC))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[22]~33\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[29]~97_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[21]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[29]~97_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[21]~31\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[22]~32_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[22]~33\);

-- Location: LCCOMB_X26_Y6_N20
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[790]~525\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[790]~525_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\ & 
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[22]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[22]~32_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[790]~525_combout\);

-- Location: LCCOMB_X24_Y8_N20
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[789]~527\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[789]~527_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\ & 
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[21]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[21]~30_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[789]~527_combout\);

-- Location: LCCOMB_X26_Y6_N18
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[789]~526\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[789]~526_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[28]~83_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[28]~83_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[789]~526_combout\);

-- Location: LCCOMB_X26_Y6_N28
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[788]~528\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[788]~528_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[20]~28_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[20]~28_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[788]~528_combout\);

-- Location: LCCOMB_X24_Y8_N24
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[788]~767\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[788]~767_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\ & (\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~54_combout\ $ 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[26]~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Add0~54_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[26]~80_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[788]~767_combout\);

-- Location: LCCOMB_X23_Y8_N12
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[787]~529\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[787]~529_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[26]~85_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[26]~85_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[787]~529_combout\);

-- Location: LCCOMB_X26_Y6_N10
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[787]~530\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[787]~530_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[19]~26_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[19]~26_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[787]~530_combout\);

-- Location: LCCOMB_X26_Y6_N4
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[786]~532\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[786]~532_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[18]~24_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[18]~24_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[786]~532_combout\);

-- Location: LCCOMB_X25_Y12_N16
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[786]~531\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[786]~531_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[25]~102_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[25]~102_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[786]~531_combout\);

-- Location: LCCOMB_X24_Y7_N14
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[785]~768\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[785]~768_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\ & (\cont|clock2Hz|Add0~62_combout\ $ 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[23]~79_combout\ $ (\cont|clock2Hz|Add0~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[23]~79_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\,
	datad => \cont|clock2Hz|Add0~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[785]~768_combout\);

-- Location: LCCOMB_X26_Y6_N26
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[785]~533\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[785]~533_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[17]~22_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[17]~22_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[785]~533_combout\);

-- Location: LCCOMB_X26_Y6_N24
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[784]~534\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[784]~534_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[23]~86_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[23]~86_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[784]~534_combout\);

-- Location: LCCOMB_X26_Y6_N22
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[784]~535\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[784]~535_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[16]~20_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[16]~20_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[784]~535_combout\);

-- Location: LCCOMB_X25_Y7_N0
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[783]~537\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[783]~537_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[15]~18_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[15]~18_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[783]~537_combout\);

-- Location: LCCOMB_X26_Y6_N16
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[783]~536\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[783]~536_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[22]~103_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[22]~103_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[783]~536_combout\);

-- Location: LCCOMB_X23_Y9_N20
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[782]~769\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[782]~769_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[20]~78_combout\ $ 
-- (\cont|clock2Hz|Add0~42_combout\ $ (\cont|clock2Hz|Add0~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[20]~78_combout\,
	datab => \cont|clock2Hz|Add0~42_combout\,
	datac => \cont|clock2Hz|Add0~62_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[782]~769_combout\);

-- Location: LCCOMB_X26_Y6_N14
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[782]~538\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[782]~538_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[14]~16_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[14]~16_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[782]~538_combout\);

-- Location: LCCOMB_X25_Y7_N10
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[781]~540\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[781]~540_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[13]~14_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[13]~14_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[781]~540_combout\);

-- Location: LCCOMB_X26_Y6_N12
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[781]~539\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[781]~539_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[20]~87_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[20]~87_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[781]~539_combout\);

-- Location: LCCOMB_X21_Y9_N12
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[780]~541\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[780]~541_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[19]~104_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[19]~104_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[780]~541_combout\);

-- Location: LCCOMB_X25_Y5_N6
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[780]~542\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[780]~542_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\ & 
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[12]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[12]~12_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[780]~542_combout\);

-- Location: LCCOMB_X26_Y7_N26
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[779]~770\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[779]~770_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\ & (\cont|clock2Hz|Add0~36_combout\ $ (\cont|clock2Hz|Add0~62_combout\ $ 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[17]~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~36_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[17]~77_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[779]~770_combout\);

-- Location: LCCOMB_X26_Y9_N4
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[779]~543\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[779]~543_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[11]~10_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[11]~10_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[779]~543_combout\);

-- Location: LCCOMB_X23_Y9_N8
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[778]~544\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[778]~544_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[17]~88_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[17]~88_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[778]~544_combout\);

-- Location: LCCOMB_X26_Y9_N2
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[778]~545\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[778]~545_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[10]~8_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[10]~8_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[778]~545_combout\);

-- Location: LCCOMB_X25_Y5_N24
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[777]~546\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[777]~546_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[16]~105_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[16]~105_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[777]~546_combout\);

-- Location: LCCOMB_X26_Y9_N8
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[777]~547\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[777]~547_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[9]~6_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[9]~6_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[777]~547_combout\);

-- Location: LCCOMB_X24_Y5_N16
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[776]~771\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[776]~771_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\ & (\cont|clock2Hz|Add0~30_combout\ $ (\cont|clock2Hz|Add0~62_combout\ $ 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[14]~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~30_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[14]~76_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[776]~771_combout\);

-- Location: LCCOMB_X24_Y9_N24
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[776]~548\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[776]~548_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\ & 
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[8]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[8]~4_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[776]~548_combout\);

-- Location: LCCOMB_X25_Y5_N14
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[775]~549\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[775]~549_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[14]~89_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[14]~89_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[775]~549_combout\);

-- Location: LCCOMB_X25_Y7_N4
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[775]~550\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[775]~550_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[7]~2_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[7]~2_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[775]~550_combout\);

-- Location: LCCOMB_X25_Y5_N16
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[774]~551\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[774]~551_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[13]~106_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[13]~106_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[774]~551_combout\);

-- Location: LCCOMB_X26_Y6_N2
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[774]~552\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[774]~552_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[6]~0_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[6]~0_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[774]~552_combout\);

-- Location: LCCOMB_X24_Y9_N28
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[773]~772\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[773]~772_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[11]~110_combout\ $ 
-- (\cont|clock2Hz|Add0~24_combout\ $ (\cont|clock2Hz|Add0~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[11]~110_combout\,
	datab => \cont|clock2Hz|Add0~24_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\,
	datad => \cont|clock2Hz|Add0~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[773]~772_combout\);

-- Location: LCCOMB_X24_Y9_N18
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[773]~773\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[773]~773_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[11]~110_combout\ $ 
-- (\cont|clock2Hz|Add0~24_combout\ $ (\cont|clock2Hz|Add0~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100100000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[11]~110_combout\,
	datab => \cont|clock2Hz|Add0~24_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\,
	datad => \cont|clock2Hz|Add0~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[773]~773_combout\);

-- Location: LCCOMB_X26_Y9_N12
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[6]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[6]~0_combout\ = (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[773]~772_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[773]~773_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[6]~1\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[773]~772_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[773]~773_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[773]~772_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[773]~773_combout\,
	datad => VCC,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[6]~0_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[6]~1\);

-- Location: LCCOMB_X26_Y9_N14
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[7]~2_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[6]~1\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[774]~551_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[774]~552_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[6]~1\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[774]~551_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[774]~552_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[7]~3\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[774]~551_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[774]~552_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[6]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[774]~551_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[774]~552_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[6]~1\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[7]~2_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[7]~3\);

-- Location: LCCOMB_X26_Y9_N16
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[8]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[8]~4_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[7]~3\ & ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[775]~549_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[775]~550_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[7]~3\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[775]~549_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[775]~550_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[8]~5\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[775]~549_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[775]~550_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[7]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[775]~549_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[775]~550_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[7]~3\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[8]~4_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[8]~5\);

-- Location: LCCOMB_X26_Y9_N18
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[9]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[9]~6_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[8]~5\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[776]~771_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[776]~548_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[8]~5\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[776]~771_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[776]~548_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[9]~7\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[776]~771_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[776]~548_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[8]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[776]~771_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[776]~548_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[8]~5\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[9]~6_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[9]~7\);

-- Location: LCCOMB_X26_Y9_N20
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[10]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[10]~8_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[9]~7\ & ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[777]~546_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[777]~547_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[9]~7\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[777]~546_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[777]~547_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[10]~9\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[777]~546_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[777]~547_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[9]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[777]~546_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[777]~547_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[9]~7\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[10]~8_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[10]~9\);

-- Location: LCCOMB_X26_Y9_N22
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[11]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[11]~10_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[778]~544_combout\ & 
-- (((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[10]~9\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[778]~544_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[778]~545_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[10]~9\)) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[778]~545_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[10]~9\) # 
-- (GND)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[11]~11\ = CARRY(((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[778]~544_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[778]~545_combout\)) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[10]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[778]~544_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[778]~545_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[10]~9\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[11]~10_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[11]~11\);

-- Location: LCCOMB_X26_Y9_N24
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[12]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[12]~12_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[11]~11\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[779]~770_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[779]~543_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[11]~11\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[779]~770_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[779]~543_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[12]~13\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[11]~11\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[779]~770_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[779]~543_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[779]~770_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[779]~543_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[11]~11\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[12]~12_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[12]~13\);

-- Location: LCCOMB_X26_Y9_N26
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[13]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[13]~14_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[780]~541_combout\ & 
-- (((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[12]~13\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[780]~541_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[780]~542_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[12]~13\)) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[780]~542_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[12]~13\) # 
-- (GND)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[13]~15\ = CARRY(((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[780]~541_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[780]~542_combout\)) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[12]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[780]~541_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[780]~542_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[12]~13\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[13]~14_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[13]~15\);

-- Location: LCCOMB_X26_Y9_N28
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[14]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[14]~16_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[13]~15\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[781]~540_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[781]~539_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[13]~15\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[781]~540_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[781]~539_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[14]~17\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[13]~15\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[781]~540_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[781]~539_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[781]~540_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[781]~539_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[13]~15\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[14]~16_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[14]~17\);

-- Location: LCCOMB_X26_Y9_N30
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[15]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[15]~18_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[14]~17\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[782]~769_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[782]~538_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[14]~17\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[782]~769_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[782]~538_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[15]~19\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[782]~769_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[782]~538_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[14]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[782]~769_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[782]~538_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[14]~17\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[15]~18_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[15]~19\);

-- Location: LCCOMB_X26_Y8_N0
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[16]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[16]~20_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[15]~19\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[783]~537_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[783]~536_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[15]~19\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[783]~537_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[783]~536_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[16]~21\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[15]~19\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[783]~537_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[783]~536_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[783]~537_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[783]~536_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[15]~19\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[16]~20_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[16]~21\);

-- Location: LCCOMB_X26_Y8_N2
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[17]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[17]~22_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[16]~21\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[784]~534_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[784]~535_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[16]~21\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[784]~534_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[784]~535_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[17]~23\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[784]~534_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[784]~535_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[16]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[784]~534_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[784]~535_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[16]~21\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[17]~22_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[17]~23\);

-- Location: LCCOMB_X26_Y8_N4
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[18]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[18]~24_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[17]~23\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[785]~768_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[785]~533_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[17]~23\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[785]~768_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[785]~533_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[18]~25\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[17]~23\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[785]~768_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[785]~533_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[785]~768_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[785]~533_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[17]~23\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[18]~24_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[18]~25\);

-- Location: LCCOMB_X26_Y8_N6
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[19]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[19]~26_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[786]~532_combout\ & 
-- (((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[18]~25\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[786]~532_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[786]~531_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[18]~25\)) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[786]~531_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[18]~25\) # 
-- (GND)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[19]~27\ = CARRY(((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[786]~532_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[786]~531_combout\)) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[18]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[786]~532_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[786]~531_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[18]~25\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[19]~26_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[19]~27\);

-- Location: LCCOMB_X26_Y8_N8
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[20]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[20]~28_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[19]~27\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[787]~529_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[787]~530_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[19]~27\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[787]~529_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[787]~530_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[20]~29\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[19]~27\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[787]~529_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[787]~530_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[787]~529_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[787]~530_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[19]~27\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[20]~28_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[20]~29\);

-- Location: LCCOMB_X26_Y8_N10
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[21]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[21]~30_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[788]~528_combout\ & 
-- (((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[20]~29\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[788]~528_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[788]~767_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[20]~29\)) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[788]~767_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[20]~29\) # 
-- (GND)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[21]~31\ = CARRY(((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[788]~528_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[788]~767_combout\)) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[20]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[788]~528_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[788]~767_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[20]~29\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[21]~30_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[21]~31\);

-- Location: LCCOMB_X26_Y8_N12
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[22]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[22]~32_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[21]~31\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[789]~527_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[789]~526_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[21]~31\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[789]~527_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[789]~526_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[22]~33\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[21]~31\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[789]~527_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[789]~526_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[789]~527_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[789]~526_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[21]~31\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[22]~32_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[22]~33\);

-- Location: LCCOMB_X26_Y8_N14
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[23]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[23]~34_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[22]~33\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[790]~524_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[790]~525_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[22]~33\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[790]~524_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[790]~525_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[23]~35\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[790]~524_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[790]~525_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[22]~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[790]~524_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[790]~525_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[22]~33\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[23]~34_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[23]~35\);

-- Location: LCCOMB_X26_Y8_N16
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[24]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[24]~36_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[23]~35\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[791]~522_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[791]~523_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[23]~35\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[791]~522_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[791]~523_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[24]~37\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[23]~35\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[791]~522_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[791]~523_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[791]~522_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[791]~523_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[23]~35\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[24]~36_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[24]~37\);

-- Location: LCCOMB_X26_Y8_N18
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[25]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[25]~38_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[24]~37\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[792]~520_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[792]~521_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[24]~37\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[792]~520_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[792]~521_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[25]~39\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[792]~520_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[792]~521_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[24]~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[792]~520_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[792]~521_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[24]~37\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[25]~38_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[25]~39\);

-- Location: LCCOMB_X26_Y8_N20
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\ = \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[25]~39\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[25]~39\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\);

-- Location: LCCOMB_X25_Y8_N30
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[825]~553\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[825]~553_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\ & 
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[25]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[25]~38_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[825]~553_combout\);

-- Location: LCCOMB_X25_Y8_N24
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[825]~943\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[825]~943_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[30]~95_combout\)) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[24]~36_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[30]~95_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[24]~36_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[825]~943_combout\);

-- Location: LCCOMB_X25_Y8_N22
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[824]~944\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[824]~944_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[30]~96_combout\)) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[23]~34_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[30]~96_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[23]~34_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[824]~944_combout\);

-- Location: LCCOMB_X25_Y8_N28
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[824]~554\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[824]~554_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\ & 
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[24]~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[24]~36_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[824]~554_combout\);

-- Location: LCCOMB_X25_Y8_N26
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[823]~555\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[823]~555_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\ & 
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[23]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[23]~34_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[823]~555_combout\);

-- Location: LCCOMB_X26_Y10_N26
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[823]~945\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[823]~945_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[29]~97_combout\)) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[22]~32_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[29]~97_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[22]~32_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[823]~945_combout\);

-- Location: LCCOMB_X24_Y8_N14
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[822]~946\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[822]~946_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[28]~83_combout\)) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[21]~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[28]~83_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[21]~30_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[822]~946_combout\);

-- Location: LCCOMB_X24_Y8_N30
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[822]~556\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[822]~556_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\ & 
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[22]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[22]~32_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[822]~556_combout\);

-- Location: LCCOMB_X24_Y8_N8
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[821]~557\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[821]~557_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\ & 
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[21]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[21]~30_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[821]~557_combout\);

-- Location: LCCOMB_X24_Y8_N18
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[821]~774\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[821]~774_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[788]~767_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[20]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[20]~28_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[788]~767_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[821]~774_combout\);

-- Location: LCCOMB_X28_Y8_N12
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[820]~558\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[820]~558_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[20]~28_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[20]~28_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[820]~558_combout\);

-- Location: LCCOMB_X25_Y12_N18
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[820]~947\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[820]~947_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[26]~85_combout\)) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[19]~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[26]~85_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[19]~26_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[820]~947_combout\);

-- Location: LCCOMB_X24_Y12_N22
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[819]~948\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[819]~948_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[25]~102_combout\))) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[18]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[18]~24_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[25]~102_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[819]~948_combout\);

-- Location: LCCOMB_X28_Y8_N14
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[819]~559\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[819]~559_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[19]~26_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[19]~26_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[819]~559_combout\);

-- Location: LCCOMB_X24_Y7_N12
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[818]~775\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[818]~775_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[785]~768_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[17]~22_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[17]~22_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[785]~768_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[818]~775_combout\);

-- Location: LCCOMB_X28_Y8_N4
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[818]~560\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[818]~560_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\ & 
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[18]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[18]~24_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[818]~560_combout\);

-- Location: LCCOMB_X21_Y10_N30
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[817]~949\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[817]~949_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[23]~86_combout\))) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[16]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[16]~20_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[23]~86_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[817]~949_combout\);

-- Location: LCCOMB_X28_Y8_N2
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[817]~561\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[817]~561_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[17]~22_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[17]~22_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[817]~561_combout\);

-- Location: LCCOMB_X22_Y8_N26
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[816]~950\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[816]~950_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[22]~103_combout\)) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[15]~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[22]~103_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[15]~18_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[816]~950_combout\);

-- Location: LCCOMB_X24_Y8_N6
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[816]~562\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[816]~562_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[16]~20_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[16]~20_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[816]~562_combout\);

-- Location: LCCOMB_X24_Y9_N12
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[815]~776\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[815]~776_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[782]~769_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[14]~16_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[782]~769_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[14]~16_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[815]~776_combout\);

-- Location: LCCOMB_X26_Y9_N10
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[815]~563\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[815]~563_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[15]~18_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[15]~18_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[815]~563_combout\);

-- Location: LCCOMB_X22_Y9_N14
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[814]~951\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[814]~951_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[20]~87_combout\)) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[13]~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[20]~87_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[13]~14_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[814]~951_combout\);

-- Location: LCCOMB_X26_Y9_N0
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[814]~564\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[814]~564_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\ & 
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[14]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[14]~16_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[814]~564_combout\);

-- Location: LCCOMB_X26_Y9_N6
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[813]~565\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[813]~565_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[13]~14_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[13]~14_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[813]~565_combout\);

-- Location: LCCOMB_X21_Y9_N30
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[813]~952\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[813]~952_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[19]~104_combout\))) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[12]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[12]~12_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[19]~104_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[813]~952_combout\);

-- Location: LCCOMB_X26_Y7_N28
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[812]~777\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[812]~777_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[779]~770_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[11]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[779]~770_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[11]~10_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[812]~777_combout\);

-- Location: LCCOMB_X25_Y9_N8
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[812]~566\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[812]~566_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[12]~12_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[12]~12_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[812]~566_combout\);

-- Location: LCCOMB_X24_Y5_N14
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[811]~953\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[811]~953_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[17]~88_combout\))) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[10]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[10]~8_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[17]~88_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[811]~953_combout\);

-- Location: LCCOMB_X25_Y9_N2
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[811]~567\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[811]~567_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[11]~10_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[11]~10_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[811]~567_combout\);

-- Location: LCCOMB_X26_Y11_N14
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[810]~954\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[810]~954_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[16]~105_combout\))) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[9]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[9]~6_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[16]~105_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[810]~954_combout\);

-- Location: LCCOMB_X25_Y9_N4
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[810]~568\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[810]~568_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[10]~8_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[10]~8_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[810]~568_combout\);

-- Location: LCCOMB_X25_Y9_N6
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[809]~569\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[809]~569_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[9]~6_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[9]~6_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[809]~569_combout\);

-- Location: LCCOMB_X21_Y11_N6
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[809]~778\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[809]~778_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[776]~771_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[8]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[8]~4_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[776]~771_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[809]~778_combout\);

-- Location: LCCOMB_X24_Y9_N14
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[808]~570\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[808]~570_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[8]~4_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[8]~4_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[808]~570_combout\);

-- Location: LCCOMB_X25_Y7_N2
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[808]~955\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[808]~955_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[14]~89_combout\))) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[7]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[7]~2_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[14]~89_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[808]~955_combout\);

-- Location: LCCOMB_X24_Y9_N26
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[807]~956\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[807]~956_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[13]~106_combout\)) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[6]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[13]~106_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[6]~0_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[807]~956_combout\);

-- Location: LCCOMB_X28_Y9_N4
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[807]~571\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[807]~571_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[7]~2_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[7]~2_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[807]~571_combout\);

-- Location: LCCOMB_X24_Y13_N2
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[806]~779\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[806]~779_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\ & (\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~24_combout\ $ 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[11]~110_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Add0~24_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[11]~110_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[806]~779_combout\);

-- Location: LCCOMB_X24_Y9_N4
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[806]~572\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[806]~572_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[6]~0_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[6]~0_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[806]~572_combout\);

-- Location: LCCOMB_X23_Y7_N0
\cont|clock2Hz|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add0~0_combout\ = \cont|clock2Hz|cont\(0) $ (VCC)
-- \cont|clock2Hz|Add0~1\ = CARRY(\cont|clock2Hz|cont\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont\(0),
	datad => VCC,
	combout => \cont|clock2Hz|Add0~0_combout\,
	cout => \cont|clock2Hz|Add0~1\);

-- Location: LCCOMB_X25_Y8_N18
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[26]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[26]~40_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[25]~39\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[825]~553_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[825]~943_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[25]~39\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[825]~553_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[825]~943_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[26]~41\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[825]~553_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[825]~943_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[25]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[825]~553_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[825]~943_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[25]~39\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[26]~40_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[26]~41\);

-- Location: LCCOMB_X25_Y10_N28
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[858]~573\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[858]~573_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\ & 
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[26]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[26]~40_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[858]~573_combout\);

-- Location: LCCOMB_X25_Y8_N16
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[25]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[25]~38_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[24]~37\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[824]~944_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[824]~554_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[24]~37\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[824]~944_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[824]~554_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[25]~39\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[824]~944_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[824]~554_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[24]~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[824]~944_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[824]~554_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[24]~37\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[25]~38_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[25]~39\);

-- Location: LCCOMB_X25_Y10_N26
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[857]~574\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[857]~574_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[25]~38_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[25]~38_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[857]~574_combout\);

-- Location: LCCOMB_X26_Y10_N20
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[856]~784\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[856]~784_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[823]~945_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[23]~34_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[823]~945_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[23]~34_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[856]~784_combout\);

-- Location: LCCOMB_X25_Y8_N14
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[24]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[24]~36_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[23]~35\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[823]~555_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[823]~945_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[23]~35\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[823]~555_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[823]~945_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[24]~37\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[23]~35\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[823]~555_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[823]~945_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[823]~555_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[823]~945_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[23]~35\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[24]~36_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[24]~37\);

-- Location: LCCOMB_X26_Y10_N24
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[856]~575\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[856]~575_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\ & 
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[24]~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[24]~36_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[856]~575_combout\);

-- Location: LCCOMB_X25_Y8_N12
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[23]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[23]~34_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[22]~33\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[822]~946_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[822]~556_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[22]~33\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[822]~946_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[822]~556_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[23]~35\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[822]~946_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[822]~556_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[22]~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[822]~946_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[822]~556_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[22]~33\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[23]~34_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[23]~35\);

-- Location: LCCOMB_X24_Y8_N12
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[855]~576\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[855]~576_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\ & 
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[23]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[23]~34_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[855]~576_combout\);

-- Location: LCCOMB_X24_Y8_N0
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[855]~785\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[855]~785_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[822]~946_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[22]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[822]~946_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[22]~32_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[855]~785_combout\);

-- Location: LCCOMB_X25_Y8_N10
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[22]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[22]~32_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[21]~31\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[821]~557_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[821]~774_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[21]~31\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[821]~557_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[821]~774_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[22]~33\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[21]~31\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[821]~557_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[821]~774_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[821]~557_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[821]~774_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[21]~31\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[22]~32_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[22]~33\);

-- Location: LCCOMB_X24_Y8_N22
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[854]~577\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[854]~577_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\ & 
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[22]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[22]~32_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[854]~577_combout\);

-- Location: LCCOMB_X24_Y8_N26
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[854]~786\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[854]~786_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[821]~774_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[21]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[21]~30_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[821]~774_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[854]~786_combout\);

-- Location: LCCOMB_X25_Y12_N28
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[853]~787\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[853]~787_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[820]~947_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[20]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[820]~947_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[20]~28_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[853]~787_combout\);

-- Location: LCCOMB_X25_Y8_N8
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[21]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[21]~30_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[820]~558_combout\ & 
-- (((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[20]~29\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[820]~558_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[820]~947_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[20]~29\)) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[820]~947_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[20]~29\) # 
-- (GND)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[21]~31\ = CARRY(((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[820]~558_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[820]~947_combout\)) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[20]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[820]~558_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[820]~947_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[20]~29\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[21]~30_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[21]~31\);

-- Location: LCCOMB_X25_Y12_N30
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[853]~578\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[853]~578_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[21]~30_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[21]~30_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[853]~578_combout\);

-- Location: LCCOMB_X24_Y12_N28
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[852]~788\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[852]~788_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[819]~948_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[19]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[819]~948_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[19]~26_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[852]~788_combout\);

-- Location: LCCOMB_X25_Y8_N6
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[20]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[20]~28_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[19]~27\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[819]~948_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[819]~559_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[19]~27\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[819]~948_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[819]~559_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[20]~29\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[19]~27\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[819]~948_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[819]~559_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[819]~948_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[819]~559_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[19]~27\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[20]~28_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[20]~29\);

-- Location: LCCOMB_X24_Y8_N28
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[852]~579\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[852]~579_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\ & 
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[20]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[20]~28_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[852]~579_combout\);

-- Location: LCCOMB_X24_Y7_N10
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[851]~789\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[851]~789_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[818]~775_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[18]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[818]~775_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[18]~24_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[851]~789_combout\);

-- Location: LCCOMB_X25_Y8_N4
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[19]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[19]~26_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[818]~775_combout\ & 
-- (((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[18]~25\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[818]~775_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[818]~560_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[18]~25\)) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[818]~560_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[18]~25\) # 
-- (GND)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[19]~27\ = CARRY(((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[818]~775_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[818]~560_combout\)) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[18]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[818]~775_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[818]~560_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[18]~25\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[19]~26_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[19]~27\);

-- Location: LCCOMB_X26_Y10_N2
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[851]~580\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[851]~580_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\ & 
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[19]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[19]~26_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[851]~580_combout\);

-- Location: LCCOMB_X21_Y10_N0
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[850]~790\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[850]~790_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[817]~949_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[17]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[817]~949_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[17]~22_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[850]~790_combout\);

-- Location: LCCOMB_X25_Y8_N2
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[18]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[18]~24_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[17]~23\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[817]~949_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[817]~561_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[17]~23\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[817]~949_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[817]~561_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[18]~25\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[17]~23\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[817]~949_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[817]~561_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[817]~949_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[817]~561_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[17]~23\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[18]~24_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[18]~25\);

-- Location: LCCOMB_X24_Y8_N10
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[850]~581\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[850]~581_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[18]~24_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[18]~24_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[850]~581_combout\);

-- Location: LCCOMB_X22_Y8_N28
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[849]~791\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[849]~791_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[816]~950_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[16]~20_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[816]~950_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[16]~20_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[849]~791_combout\);

-- Location: LCCOMB_X25_Y8_N0
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[17]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[17]~22_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[16]~21\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[816]~950_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[816]~562_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[16]~21\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[816]~950_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[816]~562_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[17]~23\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[816]~950_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[816]~562_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[16]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[816]~950_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[816]~562_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[16]~21\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[17]~22_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[17]~23\);

-- Location: LCCOMB_X26_Y10_N16
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[849]~582\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[849]~582_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[17]~22_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[17]~22_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[849]~582_combout\);

-- Location: LCCOMB_X24_Y9_N30
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[848]~792\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[848]~792_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[815]~776_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[15]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[815]~776_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[15]~18_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[848]~792_combout\);

-- Location: LCCOMB_X25_Y9_N30
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[16]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[16]~20_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[15]~19\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[815]~776_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[815]~563_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[15]~19\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[815]~776_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[815]~563_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[16]~21\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[15]~19\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[815]~776_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[815]~563_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[815]~776_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[815]~563_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[15]~19\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[16]~20_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[16]~21\);

-- Location: LCCOMB_X25_Y9_N0
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[848]~583\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[848]~583_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[16]~20_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[16]~20_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[848]~583_combout\);

-- Location: LCCOMB_X22_Y9_N22
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[847]~793\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[847]~793_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[814]~951_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[14]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[14]~16_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[814]~951_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[847]~793_combout\);

-- Location: LCCOMB_X25_Y9_N28
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[15]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[15]~18_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[14]~17\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[814]~951_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[814]~564_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[14]~17\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[814]~951_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[814]~564_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[15]~19\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[814]~951_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[814]~564_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[14]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[814]~951_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[814]~564_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[14]~17\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[15]~18_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[15]~19\);

-- Location: LCCOMB_X25_Y11_N4
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[847]~584\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[847]~584_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[15]~18_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[15]~18_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[847]~584_combout\);

-- Location: LCCOMB_X25_Y9_N26
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[14]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[14]~16_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[13]~15\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[813]~565_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[813]~952_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[13]~15\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[813]~565_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[813]~952_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[14]~17\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[13]~15\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[813]~565_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[813]~952_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[813]~565_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[813]~952_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[13]~15\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[14]~16_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[14]~17\);

-- Location: LCCOMB_X25_Y11_N6
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[846]~585\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[846]~585_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\ & 
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[14]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[14]~16_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[846]~585_combout\);

-- Location: LCCOMB_X21_Y9_N24
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[846]~794\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[846]~794_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[813]~952_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[13]~14_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[13]~14_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[813]~952_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[846]~794_combout\);

-- Location: LCCOMB_X26_Y7_N30
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[845]~795\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[845]~795_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[812]~777_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[12]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[812]~777_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[12]~12_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[845]~795_combout\);

-- Location: LCCOMB_X25_Y9_N24
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[13]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[13]~14_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[812]~777_combout\ & 
-- (((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[12]~13\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[812]~777_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[812]~566_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[12]~13\)) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[812]~566_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[12]~13\) # 
-- (GND)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[13]~15\ = CARRY(((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[812]~777_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[812]~566_combout\)) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[12]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[812]~777_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[812]~566_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[12]~13\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[13]~14_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[13]~15\);

-- Location: LCCOMB_X25_Y11_N8
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[845]~586\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[845]~586_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[13]~14_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[13]~14_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[845]~586_combout\);

-- Location: LCCOMB_X25_Y9_N22
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[12]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[12]~12_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[11]~11\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[811]~953_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[811]~567_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[11]~11\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[811]~953_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[811]~567_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[12]~13\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[11]~11\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[811]~953_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[811]~567_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[811]~953_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[811]~567_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[11]~11\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[12]~12_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[12]~13\);

-- Location: LCCOMB_X25_Y11_N2
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[844]~587\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[844]~587_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[12]~12_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[12]~12_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[844]~587_combout\);

-- Location: LCCOMB_X25_Y12_N22
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[844]~796\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[844]~796_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[811]~953_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[11]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[811]~953_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[11]~10_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[844]~796_combout\);

-- Location: LCCOMB_X25_Y9_N20
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[11]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[11]~10_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[810]~954_combout\ & 
-- (((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[10]~9\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[810]~954_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[810]~568_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[10]~9\)) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[810]~568_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[10]~9\) # 
-- (GND)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[11]~11\ = CARRY(((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[810]~954_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[810]~568_combout\)) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[10]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[810]~954_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[810]~568_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[10]~9\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[11]~10_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[11]~11\);

-- Location: LCCOMB_X26_Y11_N4
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[843]~588\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[843]~588_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[11]~10_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[11]~10_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[843]~588_combout\);

-- Location: LCCOMB_X26_Y11_N26
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[843]~797\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[843]~797_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[810]~954_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[10]~8_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[10]~8_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[810]~954_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[843]~797_combout\);

-- Location: LCCOMB_X21_Y11_N20
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[842]~798\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[842]~798_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[809]~778_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[9]~6_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[809]~778_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[9]~6_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[842]~798_combout\);

-- Location: LCCOMB_X25_Y9_N18
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[10]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[10]~8_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[9]~7\ & ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[809]~569_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[809]~778_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[9]~7\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[809]~569_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[809]~778_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[10]~9\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[809]~569_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[809]~778_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[9]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[809]~569_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[809]~778_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[9]~7\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[10]~8_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[10]~9\);

-- Location: LCCOMB_X26_Y11_N18
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[842]~589\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[842]~589_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[10]~8_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[10]~8_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[842]~589_combout\);

-- Location: LCCOMB_X25_Y13_N12
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[841]~799\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[841]~799_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[808]~955_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[8]~4_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[8]~4_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[808]~955_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[841]~799_combout\);

-- Location: LCCOMB_X25_Y9_N16
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[9]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[9]~6_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[8]~5\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[808]~570_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[808]~955_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[8]~5\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[808]~570_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[808]~955_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[9]~7\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[808]~570_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[808]~955_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[8]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[808]~570_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[808]~955_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[8]~5\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[9]~6_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[9]~7\);

-- Location: LCCOMB_X26_Y11_N12
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[841]~590\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[841]~590_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[9]~6_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[9]~6_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[841]~590_combout\);

-- Location: LCCOMB_X25_Y9_N14
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[8]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[8]~4_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[7]~3\ & ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[807]~956_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[807]~571_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[7]~3\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[807]~956_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[807]~571_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[8]~5\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[807]~956_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[807]~571_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[7]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[807]~956_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[807]~571_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[7]~3\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[8]~4_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[8]~5\);

-- Location: LCCOMB_X24_Y9_N10
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[840]~591\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[840]~591_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[8]~4_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[8]~4_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[840]~591_combout\);

-- Location: LCCOMB_X24_Y9_N16
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[840]~800\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[840]~800_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[807]~956_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[7]~2_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[7]~2_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[807]~956_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[840]~800_combout\);

-- Location: LCCOMB_X25_Y9_N12
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[7]~2_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[6]~1\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[806]~779_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[806]~572_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[6]~1\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[806]~779_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[806]~572_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[7]~3\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[806]~779_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[806]~572_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[6]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[806]~779_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[806]~572_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[6]~1\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[7]~2_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[7]~3\);

-- Location: LCCOMB_X26_Y11_N2
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[839]~592\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[839]~592_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[7]~2_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[7]~2_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[839]~592_combout\);

-- Location: LCCOMB_X24_Y13_N28
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[839]~801\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[839]~801_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[806]~779_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[6]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[806]~779_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[6]~0_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[839]~801_combout\);

-- Location: LCCOMB_X23_Y5_N4
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[805]~781\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[805]~781_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\ & (\cont|clock2Hz|Add0~22_combout\ $ 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~107_combout\ $ (\cont|clock2Hz|Add0~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~22_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~107_combout\,
	datac => \cont|clock2Hz|Add0~62_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[805]~781_combout\);

-- Location: LCCOMB_X23_Y5_N8
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[838]~593\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[838]~593_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[805]~780_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[805]~781_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[805]~780_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[805]~781_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[838]~593_combout\);

-- Location: LCCOMB_X25_Y9_N10
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[6]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[6]~0_combout\ = (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[805]~780_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[805]~781_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[6]~1\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[805]~780_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[805]~781_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[805]~780_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[805]~781_combout\,
	datad => VCC,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[6]~0_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[6]~1\);

-- Location: LCCOMB_X26_Y7_N12
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[838]~594\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[838]~594_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[6]~0_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[6]~0_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[838]~594_combout\);

-- Location: LCCOMB_X21_Y13_N30
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[771]~595\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[771]~595_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~108_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~108_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[771]~595_combout\);

-- Location: LCCOMB_X21_Y13_N12
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[771]~596\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[771]~596_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~108_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~108_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[771]~596_combout\);

-- Location: LCCOMB_X21_Y13_N0
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[4]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[4]~42_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[771]~595_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[771]~596_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[771]~595_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[771]~596_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[4]~42_combout\);

-- Location: LCCOMB_X21_Y13_N6
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[837]~958\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[837]~958_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~108_combout\)) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[4]~42_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~108_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[4]~42_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[837]~958_combout\);

-- Location: LCCOMB_X25_Y11_N10
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[6]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[6]~0_combout\ = (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[837]~958_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[837]~957_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[6]~1\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[837]~958_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[837]~957_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[837]~958_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[837]~957_combout\,
	datad => VCC,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[6]~0_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[6]~1\);

-- Location: LCCOMB_X25_Y11_N12
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[7]~2_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[6]~1\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[838]~593_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[838]~594_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[6]~1\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[838]~593_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[838]~594_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[7]~3\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[838]~593_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[838]~594_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[6]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[838]~593_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[838]~594_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[6]~1\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[7]~2_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[7]~3\);

-- Location: LCCOMB_X25_Y11_N14
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[8]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[8]~4_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[7]~3\ & ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[839]~592_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[839]~801_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[7]~3\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[839]~592_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[839]~801_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[8]~5\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[839]~592_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[839]~801_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[7]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[839]~592_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[839]~801_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[7]~3\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[8]~4_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[8]~5\);

-- Location: LCCOMB_X25_Y11_N16
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[9]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[9]~6_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[8]~5\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[840]~591_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[840]~800_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[8]~5\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[840]~591_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[840]~800_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[9]~7\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[840]~591_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[840]~800_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[8]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[840]~591_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[840]~800_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[8]~5\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[9]~6_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[9]~7\);

-- Location: LCCOMB_X25_Y11_N18
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[10]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[10]~8_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[9]~7\ & ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[841]~799_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[841]~590_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[9]~7\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[841]~799_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[841]~590_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[10]~9\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[841]~799_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[841]~590_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[9]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[841]~799_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[841]~590_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[9]~7\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[10]~8_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[10]~9\);

-- Location: LCCOMB_X25_Y11_N20
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[11]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[11]~10_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[842]~798_combout\ & 
-- (((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[10]~9\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[842]~798_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[842]~589_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[10]~9\)) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[842]~589_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[10]~9\) # 
-- (GND)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[11]~11\ = CARRY(((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[842]~798_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[842]~589_combout\)) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[10]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[842]~798_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[842]~589_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[10]~9\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[11]~10_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[11]~11\);

-- Location: LCCOMB_X25_Y11_N22
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[12]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[12]~12_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[11]~11\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[843]~588_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[843]~797_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[11]~11\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[843]~588_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[843]~797_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[12]~13\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[11]~11\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[843]~588_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[843]~797_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[843]~588_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[843]~797_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[11]~11\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[12]~12_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[12]~13\);

-- Location: LCCOMB_X25_Y11_N24
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[13]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[13]~14_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[844]~587_combout\ & 
-- (((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[12]~13\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[844]~587_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[844]~796_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[12]~13\)) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[844]~796_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[12]~13\) # 
-- (GND)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[13]~15\ = CARRY(((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[844]~587_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[844]~796_combout\)) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[12]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[844]~587_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[844]~796_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[12]~13\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[13]~14_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[13]~15\);

-- Location: LCCOMB_X25_Y11_N26
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[14]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[14]~16_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[13]~15\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[845]~795_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[845]~586_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[13]~15\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[845]~795_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[845]~586_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[14]~17\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[13]~15\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[845]~795_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[845]~586_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[845]~795_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[845]~586_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[13]~15\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[14]~16_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[14]~17\);

-- Location: LCCOMB_X25_Y11_N28
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[15]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[15]~18_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[14]~17\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[846]~585_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[846]~794_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[14]~17\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[846]~585_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[846]~794_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[15]~19\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[846]~585_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[846]~794_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[14]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[846]~585_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[846]~794_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[14]~17\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[15]~18_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[15]~19\);

-- Location: LCCOMB_X25_Y11_N30
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[16]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[16]~20_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[15]~19\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[847]~793_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[847]~584_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[15]~19\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[847]~793_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[847]~584_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[16]~21\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[15]~19\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[847]~793_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[847]~584_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[847]~793_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[847]~584_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[15]~19\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[16]~20_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[16]~21\);

-- Location: LCCOMB_X25_Y10_N0
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[17]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[17]~22_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[16]~21\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[848]~792_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[848]~583_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[16]~21\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[848]~792_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[848]~583_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[17]~23\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[848]~792_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[848]~583_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[16]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[848]~792_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[848]~583_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[16]~21\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[17]~22_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[17]~23\);

-- Location: LCCOMB_X25_Y10_N2
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[18]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[18]~24_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[17]~23\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[849]~791_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[849]~582_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[17]~23\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[849]~791_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[849]~582_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[18]~25\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[17]~23\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[849]~791_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[849]~582_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[849]~791_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[849]~582_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[17]~23\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[18]~24_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[18]~25\);

-- Location: LCCOMB_X25_Y10_N4
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[19]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[19]~26_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[850]~790_combout\ & 
-- (((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[18]~25\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[850]~790_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[850]~581_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[18]~25\)) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[850]~581_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[18]~25\) # 
-- (GND)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[19]~27\ = CARRY(((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[850]~790_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[850]~581_combout\)) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[18]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[850]~790_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[850]~581_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[18]~25\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[19]~26_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[19]~27\);

-- Location: LCCOMB_X25_Y10_N6
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[20]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[20]~28_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[19]~27\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[851]~789_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[851]~580_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[19]~27\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[851]~789_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[851]~580_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[20]~29\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[19]~27\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[851]~789_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[851]~580_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[851]~789_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[851]~580_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[19]~27\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[20]~28_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[20]~29\);

-- Location: LCCOMB_X25_Y10_N8
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[21]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[21]~30_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[852]~788_combout\ & 
-- (((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[20]~29\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[852]~788_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[852]~579_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[20]~29\)) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[852]~579_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[20]~29\) # 
-- (GND)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[21]~31\ = CARRY(((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[852]~788_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[852]~579_combout\)) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[20]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[852]~788_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[852]~579_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[20]~29\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[21]~30_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[21]~31\);

-- Location: LCCOMB_X25_Y10_N10
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[22]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[22]~32_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[21]~31\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[853]~787_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[853]~578_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[21]~31\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[853]~787_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[853]~578_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[22]~33\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[21]~31\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[853]~787_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[853]~578_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[853]~787_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[853]~578_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[21]~31\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[22]~32_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[22]~33\);

-- Location: LCCOMB_X25_Y10_N12
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[23]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[23]~34_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[22]~33\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[854]~577_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[854]~786_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[22]~33\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[854]~577_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[854]~786_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[23]~35\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[854]~577_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[854]~786_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[22]~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[854]~577_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[854]~786_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[22]~33\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[23]~34_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[23]~35\);

-- Location: LCCOMB_X25_Y10_N14
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[24]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[24]~36_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[23]~35\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[855]~576_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[855]~785_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[23]~35\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[855]~576_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[855]~785_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[24]~37\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[23]~35\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[855]~576_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[855]~785_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[855]~576_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[855]~785_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[23]~35\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[24]~36_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[24]~37\);

-- Location: LCCOMB_X25_Y10_N16
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[25]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[25]~38_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[24]~37\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[856]~784_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[856]~575_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[24]~37\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[856]~784_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[856]~575_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[25]~39\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[856]~784_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[856]~575_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[24]~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[856]~784_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[856]~575_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[24]~37\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[25]~38_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[25]~39\);

-- Location: LCCOMB_X25_Y10_N18
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[26]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[26]~40_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[25]~39\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[857]~783_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[857]~574_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[25]~39\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[857]~783_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[857]~574_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[26]~41\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[857]~783_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[857]~574_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[25]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[857]~783_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[857]~574_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[25]~39\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[26]~40_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[26]~41\);

-- Location: LCCOMB_X25_Y10_N20
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[27]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[27]~42_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[26]~41\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[858]~782_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[858]~573_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[26]~41\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[858]~782_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[858]~573_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[27]~43\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[858]~782_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[858]~573_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[26]~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[858]~782_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[858]~573_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[26]~41\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[27]~42_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[27]~43\);

-- Location: LCCOMB_X24_Y10_N28
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[891]~597\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[891]~597_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[27]~42_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[27]~42_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[891]~597_combout\);

-- Location: LCCOMB_X24_Y10_N26
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[890]~598\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[890]~598_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\ & 
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[26]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[26]~40_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[890]~598_combout\);

-- Location: LCCOMB_X24_Y10_N30
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[890]~803\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[890]~803_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[857]~783_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[25]~38_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[25]~38_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[857]~783_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[890]~803_combout\);

-- Location: LCCOMB_X26_Y10_N14
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[889]~804\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[889]~804_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[856]~784_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[24]~36_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[24]~36_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[856]~784_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[889]~804_combout\);

-- Location: LCCOMB_X26_Y10_N30
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[889]~599\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[889]~599_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[25]~38_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[25]~38_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[889]~599_combout\);

-- Location: LCCOMB_X24_Y8_N16
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[888]~805\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[888]~805_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[855]~785_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[23]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[855]~785_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[23]~34_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[888]~805_combout\);

-- Location: LCCOMB_X26_Y10_N28
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[888]~600\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[888]~600_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\ & 
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[24]~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[24]~36_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[888]~600_combout\);

-- Location: LCCOMB_X24_Y8_N2
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[887]~806\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[887]~806_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[854]~786_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[22]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[22]~32_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[854]~786_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[887]~806_combout\);

-- Location: LCCOMB_X26_Y10_N6
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[887]~601\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[887]~601_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[23]~34_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[23]~34_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[887]~601_combout\);

-- Location: LCCOMB_X25_Y12_N20
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[886]~807\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[886]~807_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[853]~787_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[21]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[853]~787_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[21]~30_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[886]~807_combout\);

-- Location: LCCOMB_X26_Y10_N8
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[886]~602\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[886]~602_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\ & 
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[22]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[22]~32_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[886]~602_combout\);

-- Location: LCCOMB_X24_Y12_N14
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[885]~808\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[885]~808_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[852]~788_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[20]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[852]~788_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[20]~28_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[885]~808_combout\);

-- Location: LCCOMB_X26_Y10_N10
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[885]~603\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[885]~603_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[21]~30_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[21]~30_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[885]~603_combout\);

-- Location: LCCOMB_X21_Y10_N20
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[884]~604\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[884]~604_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[20]~28_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[20]~28_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[884]~604_combout\);

-- Location: LCCOMB_X24_Y7_N24
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[884]~809\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[884]~809_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[851]~789_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[19]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[851]~789_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[19]~26_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[884]~809_combout\);

-- Location: LCCOMB_X21_Y10_N14
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[883]~810\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[883]~810_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[850]~790_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[18]~24_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[18]~24_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[850]~790_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[883]~810_combout\);

-- Location: LCCOMB_X26_Y10_N0
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[883]~605\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[883]~605_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[19]~26_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[19]~26_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[883]~605_combout\);

-- Location: LCCOMB_X26_Y10_N22
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[882]~606\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[882]~606_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[18]~24_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[18]~24_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[882]~606_combout\);

-- Location: LCCOMB_X22_Y8_N10
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[882]~811\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[882]~811_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[849]~791_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[17]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[17]~22_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[849]~791_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[882]~811_combout\);

-- Location: LCCOMB_X26_Y10_N4
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[881]~607\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[881]~607_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[17]~22_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[17]~22_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[881]~607_combout\);

-- Location: LCCOMB_X24_Y9_N2
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[881]~812\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[881]~812_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[848]~792_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[16]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[848]~792_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[16]~20_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[881]~812_combout\);

-- Location: LCCOMB_X22_Y9_N20
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[880]~813\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[880]~813_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[847]~793_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[15]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[847]~793_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[15]~18_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[880]~813_combout\);

-- Location: LCCOMB_X26_Y11_N28
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[880]~608\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[880]~608_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\ & 
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[16]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[16]~20_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[880]~608_combout\);

-- Location: LCCOMB_X21_Y9_N6
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[879]~814\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[879]~814_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[846]~794_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[14]~16_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[14]~16_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[846]~794_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[879]~814_combout\);

-- Location: LCCOMB_X25_Y11_N0
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[879]~609\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[879]~609_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[15]~18_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[15]~18_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[879]~609_combout\);

-- Location: LCCOMB_X26_Y7_N4
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[878]~815\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[878]~815_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[845]~795_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[13]~14_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[13]~14_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[845]~795_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[878]~815_combout\);

-- Location: LCCOMB_X24_Y11_N4
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[878]~610\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[878]~610_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[14]~16_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[14]~16_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[878]~610_combout\);

-- Location: LCCOMB_X24_Y11_N6
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[877]~611\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[877]~611_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\ & 
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[13]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[13]~14_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[877]~611_combout\);

-- Location: LCCOMB_X24_Y14_N20
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[877]~816\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[877]~816_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[844]~796_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[12]~12_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[12]~12_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[844]~796_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[877]~816_combout\);

-- Location: LCCOMB_X26_Y11_N0
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[876]~817\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[876]~817_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[843]~797_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[11]~10_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[843]~797_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[11]~10_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[876]~817_combout\);

-- Location: LCCOMB_X26_Y11_N10
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[876]~612\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[876]~612_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\ & 
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[12]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[12]~12_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[876]~612_combout\);

-- Location: LCCOMB_X21_Y11_N22
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[875]~818\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[875]~818_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[842]~798_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[10]~8_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[10]~8_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[842]~798_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[875]~818_combout\);

-- Location: LCCOMB_X21_Y11_N0
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[875]~613\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[875]~613_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[11]~10_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[11]~10_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[875]~613_combout\);

-- Location: LCCOMB_X25_Y13_N18
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[874]~819\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[874]~819_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[841]~799_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[9]~6_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[841]~799_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[9]~6_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[874]~819_combout\);

-- Location: LCCOMB_X25_Y12_N0
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[874]~614\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[874]~614_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[10]~8_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[10]~8_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[874]~614_combout\);

-- Location: LCCOMB_X26_Y11_N20
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[873]~615\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[873]~615_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[9]~6_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[9]~6_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[873]~615_combout\);

-- Location: LCCOMB_X24_Y9_N8
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[873]~820\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[873]~820_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[840]~800_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[8]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[840]~800_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[8]~4_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[873]~820_combout\);

-- Location: LCCOMB_X25_Y12_N10
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[872]~616\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[872]~616_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[8]~4_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[8]~4_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[872]~616_combout\);

-- Location: LCCOMB_X24_Y13_N30
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[872]~821\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[872]~821_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[839]~801_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[7]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[839]~801_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[7]~2_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[872]~821_combout\);

-- Location: LCCOMB_X28_Y11_N24
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[871]~617\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[871]~617_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[7]~2_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[7]~2_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[871]~617_combout\);

-- Location: LCCOMB_X23_Y5_N22
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[871]~822\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[871]~822_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[838]~593_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[6]~0_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[6]~0_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[838]~593_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[871]~822_combout\);

-- Location: LCCOMB_X24_Y14_N16
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[870]~619\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[870]~619_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[6]~0_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[6]~0_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[870]~619_combout\);

-- Location: LCCOMB_X26_Y13_N20
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[803]~823\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[803]~823_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~75_combout\ $ 
-- (\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~75_combout\,
	datac => \cont|clock2Hz|Add0~62_combout\,
	datad => \cont|clock2Hz|Add0~18_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[803]~823_combout\);

-- Location: LCCOMB_X26_Y13_N16
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[803]~620\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[803]~620_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\ & 
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[3]~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[3]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[803]~620_combout\);

-- Location: LCCOMB_X26_Y13_N18
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[4]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[4]~44_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[803]~823_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[803]~620_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[803]~823_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[803]~620_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[4]~44_combout\);

-- Location: LCCOMB_X26_Y13_N28
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[869]~827\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[869]~827_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[836]~826_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[4]~44_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[836]~826_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[4]~44_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[869]~827_combout\);

-- Location: LCCOMB_X24_Y11_N8
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[6]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[6]~0_combout\ = (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[869]~828_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[869]~827_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[6]~1\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[869]~828_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[869]~827_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[869]~828_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[869]~827_combout\,
	datad => VCC,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[6]~0_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[6]~1\);

-- Location: LCCOMB_X24_Y11_N10
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[7]~2_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[6]~1\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[870]~618_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[870]~619_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[6]~1\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[870]~618_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[870]~619_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[7]~3\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[870]~618_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[870]~619_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[6]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[870]~618_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[870]~619_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[6]~1\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[7]~2_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[7]~3\);

-- Location: LCCOMB_X24_Y11_N12
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[8]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[8]~4_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[7]~3\ & ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[871]~617_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[871]~822_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[7]~3\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[871]~617_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[871]~822_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[8]~5\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[871]~617_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[871]~822_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[7]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[871]~617_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[871]~822_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[7]~3\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[8]~4_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[8]~5\);

-- Location: LCCOMB_X24_Y11_N14
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[9]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[9]~6_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[8]~5\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[872]~616_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[872]~821_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[8]~5\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[872]~616_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[872]~821_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[9]~7\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[872]~616_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[872]~821_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[8]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[872]~616_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[872]~821_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[8]~5\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[9]~6_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[9]~7\);

-- Location: LCCOMB_X24_Y11_N16
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[10]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[10]~8_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[9]~7\ & ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[873]~615_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[873]~820_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[9]~7\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[873]~615_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[873]~820_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[10]~9\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[873]~615_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[873]~820_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[9]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[873]~615_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[873]~820_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[9]~7\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[10]~8_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[10]~9\);

-- Location: LCCOMB_X24_Y11_N18
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[11]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[11]~10_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[874]~819_combout\ & 
-- (((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[10]~9\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[874]~819_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[874]~614_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[10]~9\)) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[874]~614_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[10]~9\) # 
-- (GND)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[11]~11\ = CARRY(((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[874]~819_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[874]~614_combout\)) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[10]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[874]~819_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[874]~614_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[10]~9\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[11]~10_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[11]~11\);

-- Location: LCCOMB_X24_Y11_N20
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[12]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[12]~12_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[11]~11\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[875]~818_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[875]~613_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[11]~11\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[875]~818_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[875]~613_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[12]~13\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[11]~11\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[875]~818_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[875]~613_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[875]~818_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[875]~613_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[11]~11\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[12]~12_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[12]~13\);

-- Location: LCCOMB_X24_Y11_N22
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[13]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[13]~14_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[876]~817_combout\ & 
-- (((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[12]~13\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[876]~817_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[876]~612_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[12]~13\)) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[876]~612_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[12]~13\) # 
-- (GND)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[13]~15\ = CARRY(((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[876]~817_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[876]~612_combout\)) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[12]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[876]~817_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[876]~612_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[12]~13\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[13]~14_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[13]~15\);

-- Location: LCCOMB_X24_Y11_N24
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[14]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[14]~16_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[13]~15\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[877]~611_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[877]~816_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[13]~15\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[877]~611_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[877]~816_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[14]~17\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[13]~15\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[877]~611_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[877]~816_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[877]~611_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[877]~816_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[13]~15\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[14]~16_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[14]~17\);

-- Location: LCCOMB_X24_Y11_N26
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[15]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[15]~18_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[14]~17\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[878]~815_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[878]~610_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[14]~17\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[878]~815_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[878]~610_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[15]~19\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[878]~815_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[878]~610_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[14]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[878]~815_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[878]~610_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[14]~17\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[15]~18_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[15]~19\);

-- Location: LCCOMB_X24_Y11_N28
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[16]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[16]~20_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[15]~19\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[879]~814_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[879]~609_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[15]~19\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[879]~814_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[879]~609_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[16]~21\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[15]~19\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[879]~814_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[879]~609_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[879]~814_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[879]~609_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[15]~19\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[16]~20_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[16]~21\);

-- Location: LCCOMB_X24_Y11_N30
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[17]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[17]~22_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[16]~21\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[880]~813_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[880]~608_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[16]~21\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[880]~813_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[880]~608_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[17]~23\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[880]~813_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[880]~608_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[16]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[880]~813_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[880]~608_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[16]~21\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[17]~22_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[17]~23\);

-- Location: LCCOMB_X24_Y10_N0
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[18]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[18]~24_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[17]~23\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[881]~607_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[881]~812_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[17]~23\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[881]~607_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[881]~812_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[18]~25\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[17]~23\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[881]~607_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[881]~812_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[881]~607_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[881]~812_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[17]~23\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[18]~24_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[18]~25\);

-- Location: LCCOMB_X24_Y10_N2
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[19]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[19]~26_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[882]~606_combout\ & 
-- (((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[18]~25\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[882]~606_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[882]~811_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[18]~25\)) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[882]~811_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[18]~25\) # 
-- (GND)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[19]~27\ = CARRY(((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[882]~606_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[882]~811_combout\)) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[18]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[882]~606_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[882]~811_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[18]~25\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[19]~26_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[19]~27\);

-- Location: LCCOMB_X24_Y10_N4
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[20]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[20]~28_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[19]~27\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[883]~810_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[883]~605_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[19]~27\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[883]~810_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[883]~605_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[20]~29\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[19]~27\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[883]~810_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[883]~605_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[883]~810_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[883]~605_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[19]~27\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[20]~28_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[20]~29\);

-- Location: LCCOMB_X24_Y10_N6
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[21]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[21]~30_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[884]~604_combout\ & 
-- (((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[20]~29\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[884]~604_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[884]~809_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[20]~29\)) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[884]~809_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[20]~29\) # 
-- (GND)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[21]~31\ = CARRY(((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[884]~604_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[884]~809_combout\)) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[20]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[884]~604_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[884]~809_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[20]~29\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[21]~30_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[21]~31\);

-- Location: LCCOMB_X24_Y10_N8
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[22]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[22]~32_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[21]~31\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[885]~808_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[885]~603_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[21]~31\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[885]~808_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[885]~603_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[22]~33\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[21]~31\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[885]~808_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[885]~603_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[885]~808_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[885]~603_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[21]~31\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[22]~32_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[22]~33\);

-- Location: LCCOMB_X24_Y10_N10
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[23]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[23]~34_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[22]~33\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[886]~807_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[886]~602_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[22]~33\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[886]~807_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[886]~602_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[23]~35\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[886]~807_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[886]~602_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[22]~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[886]~807_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[886]~602_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[22]~33\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[23]~34_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[23]~35\);

-- Location: LCCOMB_X24_Y10_N12
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[24]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[24]~36_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[23]~35\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[887]~806_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[887]~601_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[23]~35\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[887]~806_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[887]~601_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[24]~37\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[23]~35\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[887]~806_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[887]~601_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[887]~806_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[887]~601_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[23]~35\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[24]~36_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[24]~37\);

-- Location: LCCOMB_X24_Y10_N14
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[25]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[25]~38_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[24]~37\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[888]~805_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[888]~600_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[24]~37\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[888]~805_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[888]~600_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[25]~39\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[888]~805_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[888]~600_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[24]~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[888]~805_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[888]~600_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[24]~37\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[25]~38_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[25]~39\);

-- Location: LCCOMB_X24_Y10_N16
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[26]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[26]~40_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[25]~39\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[889]~804_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[889]~599_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[25]~39\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[889]~804_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[889]~599_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[26]~41\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[889]~804_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[889]~599_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[25]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[889]~804_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[889]~599_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[25]~39\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[26]~40_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[26]~41\);

-- Location: LCCOMB_X24_Y10_N18
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[27]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[27]~42_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[26]~41\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[890]~598_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[890]~803_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[26]~41\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[890]~598_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[890]~803_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[27]~43\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[890]~598_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[890]~803_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[26]~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[890]~598_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[890]~803_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[26]~41\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[27]~42_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[27]~43\);

-- Location: LCCOMB_X24_Y10_N20
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[28]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[28]~44_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[27]~43\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[891]~802_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[891]~597_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[27]~43\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[891]~802_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[891]~597_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[28]~45\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[891]~802_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[891]~597_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[27]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[891]~802_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[891]~597_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[27]~43\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[28]~44_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[28]~45\);

-- Location: LCCOMB_X24_Y10_N22
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\ = !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[28]~45\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[28]~45\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\);

-- Location: LCCOMB_X23_Y10_N28
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[924]~829\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[924]~829_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[891]~802_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[27]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[891]~802_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[27]~42_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[924]~829_combout\);

-- Location: LCCOMB_X22_Y10_N28
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[957]~854\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[957]~854_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[924]~829_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[28]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[924]~829_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[28]~44_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[957]~854_combout\);

-- Location: LCCOMB_X24_Y12_N20
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[923]~622\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[923]~622_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[27]~42_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[27]~42_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[923]~622_combout\);

-- Location: LCCOMB_X26_Y10_N12
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[922]~831\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[922]~831_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[889]~804_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[25]~38_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[25]~38_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[889]~804_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[922]~831_combout\);

-- Location: LCCOMB_X23_Y8_N2
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[922]~623\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[922]~623_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[26]~40_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[26]~40_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[922]~623_combout\);

-- Location: LCCOMB_X24_Y8_N4
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[921]~832\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[921]~832_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[888]~805_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[24]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[24]~36_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[888]~805_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[921]~832_combout\);

-- Location: LCCOMB_X23_Y9_N6
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[921]~624\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[921]~624_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\ & 
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[25]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[25]~38_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[921]~624_combout\);

-- Location: LCCOMB_X26_Y10_N18
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[920]~625\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[920]~625_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[24]~36_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[24]~36_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[920]~625_combout\);

-- Location: LCCOMB_X23_Y8_N30
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[920]~833\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[920]~833_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[887]~806_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[23]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[887]~806_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[23]~34_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[920]~833_combout\);

-- Location: LCCOMB_X25_Y12_N6
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[919]~834\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[919]~834_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[886]~807_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[22]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[886]~807_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[22]~32_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[919]~834_combout\);

-- Location: LCCOMB_X24_Y14_N10
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[919]~626\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[919]~626_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\ & 
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[23]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[23]~34_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[919]~626_combout\);

-- Location: LCCOMB_X23_Y14_N28
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[918]~627\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[918]~627_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[22]~32_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[22]~32_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[918]~627_combout\);

-- Location: LCCOMB_X24_Y12_N24
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[918]~835\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[918]~835_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[885]~808_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[21]~30_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[21]~30_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[885]~808_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[918]~835_combout\);

-- Location: LCCOMB_X24_Y7_N2
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[917]~836\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[917]~836_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[884]~809_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[20]~28_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[20]~28_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[884]~809_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[917]~836_combout\);

-- Location: LCCOMB_X23_Y8_N28
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[917]~628\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[917]~628_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[21]~30_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[21]~30_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[917]~628_combout\);

-- Location: LCCOMB_X21_Y10_N8
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[916]~837\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[916]~837_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[883]~810_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[19]~26_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[19]~26_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[883]~810_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[916]~837_combout\);

-- Location: LCCOMB_X23_Y9_N0
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[916]~629\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[916]~629_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[20]~28_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[20]~28_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[916]~629_combout\);

-- Location: LCCOMB_X19_Y10_N28
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[915]~630\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[915]~630_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[19]~26_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[19]~26_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[915]~630_combout\);

-- Location: LCCOMB_X22_Y8_N12
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[915]~838\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[915]~838_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[882]~811_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[18]~24_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[18]~24_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[882]~811_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[915]~838_combout\);

-- Location: LCCOMB_X23_Y9_N10
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[914]~839\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[914]~839_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[881]~812_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[17]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[17]~22_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[881]~812_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[914]~839_combout\);

-- Location: LCCOMB_X23_Y9_N26
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[914]~631\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[914]~631_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[18]~24_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[18]~24_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[914]~631_combout\);

-- Location: LCCOMB_X22_Y9_N10
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[913]~840\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[913]~840_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[880]~813_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[16]~20_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[16]~20_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[880]~813_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[913]~840_combout\);

-- Location: LCCOMB_X24_Y11_N0
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[913]~632\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[913]~632_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[17]~22_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[17]~22_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[913]~632_combout\);

-- Location: LCCOMB_X24_Y11_N2
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[912]~633\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[912]~633_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[16]~20_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[16]~20_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[912]~633_combout\);

-- Location: LCCOMB_X21_Y9_N28
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[912]~841\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[912]~841_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[879]~814_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[15]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[879]~814_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[15]~18_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[912]~841_combout\);

-- Location: LCCOMB_X23_Y14_N10
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[911]~842\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[911]~842_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[878]~815_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[14]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[14]~16_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[878]~815_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[911]~842_combout\);

-- Location: LCCOMB_X23_Y11_N4
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[911]~634\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[911]~634_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\ & 
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[15]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[15]~18_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[911]~634_combout\);

-- Location: LCCOMB_X23_Y14_N20
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[910]~843\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[910]~843_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[877]~816_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[13]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[13]~14_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[877]~816_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[910]~843_combout\);

-- Location: LCCOMB_X23_Y11_N2
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[910]~635\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[910]~635_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\ & 
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[14]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[14]~16_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[910]~635_combout\);

-- Location: LCCOMB_X26_Y11_N22
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[909]~844\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[909]~844_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[876]~817_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[12]~12_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[876]~817_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[12]~12_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[909]~844_combout\);

-- Location: LCCOMB_X19_Y11_N28
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[909]~636\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[909]~636_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[13]~14_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[13]~14_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[909]~636_combout\);

-- Location: LCCOMB_X23_Y11_N0
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[908]~637\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[908]~637_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\ & 
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[12]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[12]~12_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[908]~637_combout\);

-- Location: LCCOMB_X21_Y11_N28
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[908]~845\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[908]~845_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[875]~818_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[11]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[875]~818_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[11]~10_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[908]~845_combout\);

-- Location: LCCOMB_X19_Y11_N14
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[907]~638\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[907]~638_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[11]~10_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[11]~10_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[907]~638_combout\);

-- Location: LCCOMB_X25_Y13_N16
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[907]~846\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[907]~846_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[874]~819_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[10]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[10]~8_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[874]~819_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[907]~846_combout\);

-- Location: LCCOMB_X24_Y13_N12
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[906]~639\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[906]~639_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\ & 
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[10]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[10]~8_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[906]~639_combout\);

-- Location: LCCOMB_X24_Y13_N24
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[905]~848\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[905]~848_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[872]~821_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[8]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[872]~821_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[8]~4_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[905]~848_combout\);

-- Location: LCCOMB_X28_Y11_N22
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[905]~640\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[905]~640_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[9]~6_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[9]~6_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[905]~640_combout\);

-- Location: LCCOMB_X23_Y14_N26
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[904]~641\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[904]~641_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[8]~4_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[8]~4_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[904]~641_combout\);

-- Location: LCCOMB_X23_Y5_N12
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[904]~849\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[904]~849_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[871]~822_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[7]~2_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[7]~2_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[871]~822_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[904]~849_combout\);

-- Location: LCCOMB_X24_Y12_N30
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[903]~642\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[903]~642_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[7]~2_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[7]~2_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[903]~642_combout\);

-- Location: LCCOMB_X26_Y13_N2
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[902]~643\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[902]~643_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[869]~827_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[869]~828_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[869]~827_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[869]~828_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[902]~643_combout\);

-- Location: LCCOMB_X22_Y14_N4
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[802]~645\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[802]~645_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~90_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~90_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[802]~645_combout\);

-- Location: LCCOMB_X22_Y14_N2
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[802]~648\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[802]~648_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\ & 
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[2]~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[2]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[802]~648_combout\);

-- Location: LCCOMB_X22_Y14_N24
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[3]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[3]~46_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[802]~645_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[802]~648_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[802]~645_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[802]~648_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[3]~46_combout\);

-- Location: LCCOMB_X22_Y14_N20
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[868]~851\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[868]~851_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[835]~959_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[3]~46_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[3]~46_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[835]~959_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[868]~851_combout\);

-- Location: LCCOMB_X22_Y14_N8
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[901]~853\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[901]~853_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[868]~851_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[4]~46_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[4]~46_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[868]~851_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[901]~853_combout\);

-- Location: LCCOMB_X23_Y11_N8
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[6]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[6]~0_combout\ = (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[901]~852_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[901]~853_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[6]~1\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[901]~852_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[901]~853_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[901]~852_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[901]~853_combout\,
	datad => VCC,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[6]~0_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[6]~1\);

-- Location: LCCOMB_X23_Y11_N10
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[7]~2_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[6]~1\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[902]~644_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[902]~643_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[6]~1\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[902]~644_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[902]~643_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[7]~3\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[902]~644_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[902]~643_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[6]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[902]~644_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[902]~643_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[6]~1\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[7]~2_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[7]~3\);

-- Location: LCCOMB_X23_Y11_N12
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[8]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[8]~4_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[7]~3\ & ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[903]~850_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[903]~642_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[7]~3\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[903]~850_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[903]~642_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[8]~5\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[903]~850_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[903]~642_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[7]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[903]~850_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[903]~642_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[7]~3\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[8]~4_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[8]~5\);

-- Location: LCCOMB_X23_Y11_N14
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[9]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[9]~6_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[8]~5\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[904]~641_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[904]~849_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[8]~5\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[904]~641_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[904]~849_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[9]~7\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[904]~641_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[904]~849_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[8]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[904]~641_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[904]~849_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[8]~5\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[9]~6_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[9]~7\);

-- Location: LCCOMB_X23_Y11_N16
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[10]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[10]~8_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[9]~7\ & ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[905]~848_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[905]~640_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[9]~7\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[905]~848_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[905]~640_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[10]~9\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[905]~848_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[905]~640_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[9]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[905]~848_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[905]~640_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[9]~7\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[10]~8_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[10]~9\);

-- Location: LCCOMB_X23_Y11_N18
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[11]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[11]~10_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[906]~847_combout\ & 
-- (((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[10]~9\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[906]~847_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[906]~639_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[10]~9\)) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[906]~639_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[10]~9\) # 
-- (GND)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[11]~11\ = CARRY(((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[906]~847_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[906]~639_combout\)) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[10]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[906]~847_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[906]~639_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[10]~9\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[11]~10_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[11]~11\);

-- Location: LCCOMB_X23_Y11_N20
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[12]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[12]~12_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[11]~11\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[907]~638_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[907]~846_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[11]~11\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[907]~638_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[907]~846_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[12]~13\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[11]~11\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[907]~638_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[907]~846_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[907]~638_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[907]~846_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[11]~11\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[12]~12_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[12]~13\);

-- Location: LCCOMB_X23_Y11_N22
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[13]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[13]~14_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[908]~637_combout\ & 
-- (((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[12]~13\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[908]~637_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[908]~845_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[12]~13\)) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[908]~845_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[12]~13\) # 
-- (GND)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[13]~15\ = CARRY(((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[908]~637_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[908]~845_combout\)) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[12]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[908]~637_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[908]~845_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[12]~13\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[13]~14_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[13]~15\);

-- Location: LCCOMB_X23_Y11_N24
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[14]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[14]~16_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[13]~15\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[909]~844_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[909]~636_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[13]~15\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[909]~844_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[909]~636_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[14]~17\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[13]~15\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[909]~844_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[909]~636_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[909]~844_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[909]~636_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[13]~15\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[14]~16_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[14]~17\);

-- Location: LCCOMB_X23_Y11_N26
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[15]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[15]~18_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[14]~17\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[910]~843_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[910]~635_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[14]~17\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[910]~843_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[910]~635_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[15]~19\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[910]~843_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[910]~635_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[14]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[910]~843_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[910]~635_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[14]~17\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[15]~18_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[15]~19\);

-- Location: LCCOMB_X23_Y11_N28
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[16]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[16]~20_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[15]~19\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[911]~842_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[911]~634_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[15]~19\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[911]~842_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[911]~634_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[16]~21\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[15]~19\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[911]~842_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[911]~634_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[911]~842_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[911]~634_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[15]~19\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[16]~20_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[16]~21\);

-- Location: LCCOMB_X23_Y11_N30
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[17]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[17]~22_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[16]~21\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[912]~633_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[912]~841_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[16]~21\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[912]~633_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[912]~841_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[17]~23\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[912]~633_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[912]~841_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[16]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[912]~633_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[912]~841_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[16]~21\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[17]~22_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[17]~23\);

-- Location: LCCOMB_X23_Y10_N0
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[18]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[18]~24_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[17]~23\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[913]~840_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[913]~632_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[17]~23\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[913]~840_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[913]~632_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[18]~25\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[17]~23\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[913]~840_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[913]~632_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[913]~840_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[913]~632_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[17]~23\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[18]~24_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[18]~25\);

-- Location: LCCOMB_X23_Y10_N2
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[19]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[19]~26_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[914]~839_combout\ & 
-- (((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[18]~25\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[914]~839_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[914]~631_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[18]~25\)) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[914]~631_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[18]~25\) # 
-- (GND)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[19]~27\ = CARRY(((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[914]~839_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[914]~631_combout\)) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[18]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[914]~839_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[914]~631_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[18]~25\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[19]~26_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[19]~27\);

-- Location: LCCOMB_X23_Y10_N4
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[20]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[20]~28_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[19]~27\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[915]~630_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[915]~838_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[19]~27\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[915]~630_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[915]~838_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[20]~29\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[19]~27\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[915]~630_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[915]~838_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[915]~630_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[915]~838_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[19]~27\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[20]~28_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[20]~29\);

-- Location: LCCOMB_X23_Y10_N6
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[21]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[21]~30_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[916]~837_combout\ & 
-- (((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[20]~29\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[916]~837_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[916]~629_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[20]~29\)) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[916]~629_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[20]~29\) # 
-- (GND)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[21]~31\ = CARRY(((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[916]~837_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[916]~629_combout\)) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[20]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[916]~837_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[916]~629_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[20]~29\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[21]~30_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[21]~31\);

-- Location: LCCOMB_X23_Y10_N8
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[22]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[22]~32_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[21]~31\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[917]~836_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[917]~628_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[21]~31\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[917]~836_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[917]~628_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[22]~33\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[21]~31\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[917]~836_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[917]~628_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[917]~836_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[917]~628_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[21]~31\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[22]~32_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[22]~33\);

-- Location: LCCOMB_X23_Y10_N10
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[23]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[23]~34_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[22]~33\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[918]~627_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[918]~835_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[22]~33\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[918]~627_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[918]~835_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[23]~35\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[918]~627_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[918]~835_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[22]~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[918]~627_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[918]~835_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[22]~33\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[23]~34_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[23]~35\);

-- Location: LCCOMB_X23_Y10_N12
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[24]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[24]~36_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[23]~35\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[919]~834_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[919]~626_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[23]~35\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[919]~834_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[919]~626_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[24]~37\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[23]~35\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[919]~834_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[919]~626_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[919]~834_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[919]~626_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[23]~35\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[24]~36_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[24]~37\);

-- Location: LCCOMB_X23_Y10_N14
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[25]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[25]~38_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[24]~37\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[920]~625_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[920]~833_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[24]~37\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[920]~625_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[920]~833_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[25]~39\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[920]~625_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[920]~833_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[24]~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[920]~625_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[920]~833_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[24]~37\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[25]~38_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[25]~39\);

-- Location: LCCOMB_X23_Y10_N16
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[26]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[26]~40_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[25]~39\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[921]~832_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[921]~624_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[25]~39\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[921]~832_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[921]~624_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[26]~41\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[921]~832_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[921]~624_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[25]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[921]~832_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[921]~624_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[25]~39\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[26]~40_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[26]~41\);

-- Location: LCCOMB_X23_Y10_N18
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[27]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[27]~42_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[26]~41\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[922]~831_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[922]~623_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[26]~41\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[922]~831_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[922]~623_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[27]~43\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[922]~831_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[922]~623_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[26]~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[922]~831_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[922]~623_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[26]~41\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[27]~42_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[27]~43\);

-- Location: LCCOMB_X23_Y10_N20
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[28]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[28]~44_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[27]~43\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[923]~830_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[923]~622_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[27]~43\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[923]~830_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[923]~622_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[28]~45\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[923]~830_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[923]~622_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[27]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[923]~830_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[923]~622_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[27]~43\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[28]~44_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[28]~45\);

-- Location: LCCOMB_X23_Y10_N22
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[29]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[29]~46_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[28]~45\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[924]~621_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[924]~829_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[28]~45\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[924]~621_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[924]~829_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[29]~47\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[924]~621_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[924]~829_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[28]~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[924]~621_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[924]~829_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[28]~45\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[29]~46_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[29]~47\);

-- Location: LCCOMB_X22_Y10_N30
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[957]~650\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[957]~650_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\ & 
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[29]~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[29]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[957]~650_combout\);

-- Location: LCCOMB_X23_Y14_N0
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[956]~651\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[956]~651_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[28]~44_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[28]~44_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[956]~651_combout\);

-- Location: LCCOMB_X21_Y10_N10
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[955]~856\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[955]~856_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[922]~831_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[26]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[922]~831_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[26]~40_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[955]~856_combout\);

-- Location: LCCOMB_X21_Y10_N18
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[955]~652\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[955]~652_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\ & 
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[27]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[27]~42_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[955]~652_combout\);

-- Location: LCCOMB_X21_Y10_N16
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[954]~653\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[954]~653_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\ & 
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[26]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[26]~40_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[954]~653_combout\);

-- Location: LCCOMB_X23_Y8_N8
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[954]~857\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[954]~857_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[921]~832_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[25]~38_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[921]~832_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[25]~38_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[954]~857_combout\);

-- Location: LCCOMB_X22_Y9_N26
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[953]~654\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[953]~654_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[25]~38_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[25]~38_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[953]~654_combout\);

-- Location: LCCOMB_X23_Y8_N10
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[953]~858\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[953]~858_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[920]~833_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[24]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[920]~833_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[24]~36_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[953]~858_combout\);

-- Location: LCCOMB_X25_Y12_N24
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[952]~859\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[952]~859_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[919]~834_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[23]~34_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[23]~34_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[919]~834_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[952]~859_combout\);

-- Location: LCCOMB_X21_Y10_N22
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[952]~655\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[952]~655_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\ & 
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[24]~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[24]~36_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[952]~655_combout\);

-- Location: LCCOMB_X19_Y10_N10
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[951]~656\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[951]~656_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[23]~34_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[23]~34_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[951]~656_combout\);

-- Location: LCCOMB_X24_Y12_N26
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[951]~860\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[951]~860_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[918]~835_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[22]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[918]~835_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[22]~32_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[951]~860_combout\);

-- Location: LCCOMB_X24_Y7_N8
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[950]~861\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[950]~861_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[917]~836_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[21]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[917]~836_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[21]~30_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[950]~861_combout\);

-- Location: LCCOMB_X21_Y10_N24
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[950]~657\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[950]~657_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[22]~32_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[22]~32_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[950]~657_combout\);

-- Location: LCCOMB_X21_Y10_N26
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[949]~658\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[949]~658_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\ & 
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[21]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[21]~30_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[949]~658_combout\);

-- Location: LCCOMB_X21_Y10_N28
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[949]~862\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[949]~862_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[916]~837_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[20]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[20]~28_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[916]~837_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[949]~862_combout\);

-- Location: LCCOMB_X22_Y9_N4
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[948]~659\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[948]~659_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[20]~28_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[20]~28_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[948]~659_combout\);

-- Location: LCCOMB_X22_Y8_N22
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[948]~863\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[948]~863_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[915]~838_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[19]~26_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[915]~838_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[19]~26_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[948]~863_combout\);

-- Location: LCCOMB_X23_Y9_N12
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[947]~660\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[947]~660_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\ & 
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[19]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[19]~26_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[947]~660_combout\);

-- Location: LCCOMB_X23_Y9_N4
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[947]~864\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[947]~864_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[914]~839_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[18]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[914]~839_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[18]~24_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[947]~864_combout\);

-- Location: LCCOMB_X22_Y9_N30
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[946]~661\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[946]~661_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[18]~24_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[18]~24_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[946]~661_combout\);

-- Location: LCCOMB_X22_Y9_N0
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[946]~865\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[946]~865_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[913]~840_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[17]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[913]~840_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[17]~22_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[946]~865_combout\);

-- Location: LCCOMB_X21_Y9_N10
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[945]~866\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[945]~866_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[912]~841_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[16]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[912]~841_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[16]~20_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[945]~866_combout\);

-- Location: LCCOMB_X22_Y11_N0
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[945]~662\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[945]~662_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[17]~22_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[17]~22_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[945]~662_combout\);

-- Location: LCCOMB_X23_Y14_N18
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[944]~867\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[944]~867_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[911]~842_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[15]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[911]~842_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[15]~18_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[944]~867_combout\);

-- Location: LCCOMB_X22_Y11_N2
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[944]~663\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[944]~663_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\ & 
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[16]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[16]~20_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[944]~663_combout\);

-- Location: LCCOMB_X23_Y11_N6
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[943]~664\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[943]~664_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[15]~18_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[15]~18_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[943]~664_combout\);

-- Location: LCCOMB_X23_Y14_N12
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[943]~868\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[943]~868_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[910]~843_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[14]~16_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[14]~16_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[910]~843_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[943]~868_combout\);

-- Location: LCCOMB_X26_Y11_N24
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[942]~665\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[942]~665_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[14]~16_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[14]~16_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[942]~665_combout\);

-- Location: LCCOMB_X26_Y11_N16
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[942]~869\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[942]~869_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[909]~844_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[13]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[13]~14_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[909]~844_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[942]~869_combout\);

-- Location: LCCOMB_X21_Y11_N26
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[941]~870\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[941]~870_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[908]~845_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[12]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[908]~845_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[12]~12_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[941]~870_combout\);

-- Location: LCCOMB_X21_Y11_N30
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[941]~666\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[941]~666_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[13]~14_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[13]~14_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[941]~666_combout\);

-- Location: LCCOMB_X25_Y13_N26
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[940]~871\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[940]~871_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[907]~846_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[11]~10_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[11]~10_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[907]~846_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[940]~871_combout\);

-- Location: LCCOMB_X23_Y14_N14
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[940]~667\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[940]~667_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[12]~12_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[12]~12_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[940]~667_combout\);

-- Location: LCCOMB_X24_Y9_N0
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[939]~872\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[939]~872_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[906]~847_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[10]~8_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[10]~8_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[906]~847_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[939]~872_combout\);

-- Location: LCCOMB_X24_Y13_N10
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[938]~873\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[938]~873_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[905]~848_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[9]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[9]~6_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[905]~848_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[938]~873_combout\);

-- Location: LCCOMB_X23_Y14_N16
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[938]~669\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[938]~669_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[10]~8_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[10]~8_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[938]~669_combout\);

-- Location: LCCOMB_X23_Y5_N6
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[937]~874\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[937]~874_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[904]~849_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[8]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[904]~849_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[8]~4_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[937]~874_combout\);

-- Location: LCCOMB_X21_Y11_N14
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[937]~670\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[937]~670_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[9]~6_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[9]~6_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[937]~670_combout\);

-- Location: LCCOMB_X21_Y13_N22
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[936]~875\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[936]~875_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[903]~850_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[7]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[903]~850_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[7]~2_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[936]~875_combout\);

-- Location: LCCOMB_X21_Y11_N2
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[935]~672\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[935]~672_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[7]~2_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[7]~2_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[935]~672_combout\);

-- Location: LCCOMB_X26_Y13_N24
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[935]~876\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[935]~876_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[902]~643_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[6]~0_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[6]~0_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[902]~643_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[935]~876_combout\);

-- Location: LCCOMB_X22_Y14_N6
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[934]~673\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[934]~673_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[901]~852_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[901]~853_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[901]~852_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[901]~853_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[934]~673_combout\);

-- Location: LCCOMB_X21_Y14_N8
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[834]~679\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[834]~679_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\ & 
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[2]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[2]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[834]~679_combout\);

-- Location: LCCOMB_X25_Y5_N20
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[801]~675\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[801]~675_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\ & (\cont|clock2Hz|Add0~14_combout\ $ (\cont|clock2Hz|Add0~62_combout\ $ 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~14_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~74_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[801]~675_combout\);

-- Location: LCCOMB_X21_Y14_N28
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[834]~877\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[834]~877_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[801]~675_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[1]~48_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[1]~48_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[801]~675_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[834]~877_combout\);

-- Location: LCCOMB_X21_Y14_N22
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[3]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[3]~48_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[834]~679_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[834]~877_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[834]~679_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[834]~877_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[3]~48_combout\);

-- Location: LCCOMB_X21_Y14_N24
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[900]~879\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[900]~879_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[867]~878_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[3]~48_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[3]~48_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[867]~878_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[900]~879_combout\);

-- Location: LCCOMB_X21_Y14_N4
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[933]~881\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[933]~881_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[900]~879_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[4]~48_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[4]~48_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[900]~879_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[933]~881_combout\);

-- Location: LCCOMB_X22_Y11_N6
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[6]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[6]~0_combout\ = (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[933]~880_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[933]~881_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[6]~1\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[933]~880_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[933]~881_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[933]~880_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[933]~881_combout\,
	datad => VCC,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[6]~0_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[6]~1\);

-- Location: LCCOMB_X22_Y11_N8
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[7]~2_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[6]~1\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[934]~674_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[934]~673_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[6]~1\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[934]~674_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[934]~673_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[7]~3\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[934]~674_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[934]~673_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[6]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[934]~674_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[934]~673_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[6]~1\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[7]~2_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[7]~3\);

-- Location: LCCOMB_X22_Y11_N10
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[8]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[8]~4_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[7]~3\ & ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[935]~672_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[935]~876_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[7]~3\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[935]~672_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[935]~876_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[8]~5\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[935]~672_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[935]~876_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[7]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[935]~672_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[935]~876_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[7]~3\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[8]~4_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[8]~5\);

-- Location: LCCOMB_X22_Y11_N12
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[9]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[9]~6_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[8]~5\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[936]~671_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[936]~875_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[8]~5\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[936]~671_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[936]~875_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[9]~7\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[936]~671_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[936]~875_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[8]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[936]~671_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[936]~875_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[8]~5\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[9]~6_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[9]~7\);

-- Location: LCCOMB_X22_Y11_N14
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[10]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[10]~8_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[9]~7\ & ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[937]~874_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[937]~670_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[9]~7\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[937]~874_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[937]~670_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[10]~9\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[937]~874_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[937]~670_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[9]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[937]~874_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[937]~670_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[9]~7\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[10]~8_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[10]~9\);

-- Location: LCCOMB_X22_Y11_N16
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[11]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[11]~10_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[938]~873_combout\ & 
-- (((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[10]~9\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[938]~873_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[938]~669_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[10]~9\)) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[938]~669_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[10]~9\) # 
-- (GND)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[11]~11\ = CARRY(((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[938]~873_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[938]~669_combout\)) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[10]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[938]~873_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[938]~669_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[10]~9\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[11]~10_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[11]~11\);

-- Location: LCCOMB_X22_Y11_N18
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[12]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[12]~12_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[11]~11\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[939]~668_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[939]~872_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[11]~11\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[939]~668_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[939]~872_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[12]~13\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[11]~11\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[939]~668_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[939]~872_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[939]~668_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[939]~872_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[11]~11\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[12]~12_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[12]~13\);

-- Location: LCCOMB_X22_Y11_N20
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[13]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[13]~14_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[940]~871_combout\ & 
-- (((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[12]~13\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[940]~871_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[940]~667_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[12]~13\)) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[940]~667_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[12]~13\) # 
-- (GND)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[13]~15\ = CARRY(((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[940]~871_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[940]~667_combout\)) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[12]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[940]~871_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[940]~667_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[12]~13\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[13]~14_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[13]~15\);

-- Location: LCCOMB_X22_Y11_N22
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[14]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[14]~16_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[13]~15\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[941]~870_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[941]~666_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[13]~15\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[941]~870_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[941]~666_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[14]~17\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[13]~15\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[941]~870_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[941]~666_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[941]~870_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[941]~666_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[13]~15\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[14]~16_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[14]~17\);

-- Location: LCCOMB_X22_Y11_N24
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[15]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[15]~18_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[14]~17\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[942]~665_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[942]~869_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[14]~17\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[942]~665_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[942]~869_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[15]~19\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[942]~665_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[942]~869_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[14]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[942]~665_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[942]~869_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[14]~17\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[15]~18_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[15]~19\);

-- Location: LCCOMB_X22_Y11_N26
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[16]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[16]~20_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[15]~19\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[943]~664_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[943]~868_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[15]~19\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[943]~664_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[943]~868_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[16]~21\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[15]~19\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[943]~664_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[943]~868_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[943]~664_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[943]~868_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[15]~19\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[16]~20_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[16]~21\);

-- Location: LCCOMB_X22_Y11_N28
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[17]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[17]~22_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[16]~21\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[944]~867_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[944]~663_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[16]~21\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[944]~867_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[944]~663_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[17]~23\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[944]~867_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[944]~663_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[16]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[944]~867_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[944]~663_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[16]~21\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[17]~22_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[17]~23\);

-- Location: LCCOMB_X22_Y11_N30
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[18]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[18]~24_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[17]~23\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[945]~866_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[945]~662_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[17]~23\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[945]~866_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[945]~662_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[18]~25\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[17]~23\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[945]~866_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[945]~662_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[945]~866_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[945]~662_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[17]~23\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[18]~24_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[18]~25\);

-- Location: LCCOMB_X22_Y10_N0
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[19]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[19]~26_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[946]~661_combout\ & 
-- (((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[18]~25\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[946]~661_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[946]~865_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[18]~25\)) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[946]~865_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[18]~25\) # 
-- (GND)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[19]~27\ = CARRY(((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[946]~661_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[946]~865_combout\)) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[18]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[946]~661_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[946]~865_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[18]~25\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[19]~26_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[19]~27\);

-- Location: LCCOMB_X22_Y10_N2
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[20]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[20]~28_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[19]~27\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[947]~660_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[947]~864_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[19]~27\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[947]~660_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[947]~864_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[20]~29\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[19]~27\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[947]~660_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[947]~864_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[947]~660_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[947]~864_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[19]~27\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[20]~28_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[20]~29\);

-- Location: LCCOMB_X22_Y10_N4
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[21]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[21]~30_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[948]~659_combout\ & 
-- (((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[20]~29\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[948]~659_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[948]~863_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[20]~29\)) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[948]~863_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[20]~29\) # 
-- (GND)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[21]~31\ = CARRY(((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[948]~659_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[948]~863_combout\)) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[20]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[948]~659_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[948]~863_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[20]~29\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[21]~30_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[21]~31\);

-- Location: LCCOMB_X22_Y10_N6
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[22]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[22]~32_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[21]~31\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[949]~658_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[949]~862_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[21]~31\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[949]~658_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[949]~862_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[22]~33\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[21]~31\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[949]~658_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[949]~862_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[949]~658_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[949]~862_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[21]~31\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[22]~32_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[22]~33\);

-- Location: LCCOMB_X22_Y10_N8
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[23]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[23]~34_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[22]~33\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[950]~861_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[950]~657_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[22]~33\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[950]~861_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[950]~657_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[23]~35\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[950]~861_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[950]~657_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[22]~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[950]~861_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[950]~657_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[22]~33\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[23]~34_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[23]~35\);

-- Location: LCCOMB_X22_Y10_N10
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[24]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[24]~36_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[23]~35\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[951]~656_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[951]~860_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[23]~35\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[951]~656_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[951]~860_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[24]~37\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[23]~35\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[951]~656_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[951]~860_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[951]~656_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[951]~860_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[23]~35\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[24]~36_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[24]~37\);

-- Location: LCCOMB_X22_Y10_N12
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[25]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[25]~38_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[24]~37\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[952]~859_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[952]~655_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[24]~37\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[952]~859_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[952]~655_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[25]~39\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[952]~859_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[952]~655_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[24]~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[952]~859_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[952]~655_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[24]~37\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[25]~38_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[25]~39\);

-- Location: LCCOMB_X22_Y10_N14
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[26]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[26]~40_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[25]~39\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[953]~654_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[953]~858_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[25]~39\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[953]~654_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[953]~858_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[26]~41\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[953]~654_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[953]~858_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[25]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[953]~654_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[953]~858_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[25]~39\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[26]~40_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[26]~41\);

-- Location: LCCOMB_X22_Y10_N16
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[27]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[27]~42_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[26]~41\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[954]~653_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[954]~857_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[26]~41\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[954]~653_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[954]~857_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[27]~43\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[954]~653_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[954]~857_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[26]~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[954]~653_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[954]~857_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[26]~41\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[27]~42_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[27]~43\);

-- Location: LCCOMB_X22_Y10_N18
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[28]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[28]~44_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[27]~43\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[955]~856_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[955]~652_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[27]~43\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[955]~856_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[955]~652_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[28]~45\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[955]~856_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[955]~652_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[27]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[955]~856_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[955]~652_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[27]~43\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[28]~44_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[28]~45\);

-- Location: LCCOMB_X22_Y10_N20
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[29]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[29]~46_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[28]~45\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[956]~855_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[956]~651_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[28]~45\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[956]~855_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[956]~651_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[29]~47\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[956]~855_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[956]~651_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[28]~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[956]~855_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[956]~651_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[28]~45\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[29]~46_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[29]~47\);

-- Location: LCCOMB_X22_Y10_N22
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[30]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[30]~48_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[29]~47\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[957]~650_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[957]~854_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[29]~47\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[957]~650_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[957]~854_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[30]~49\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[957]~650_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[957]~854_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[29]~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[957]~650_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[957]~854_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[29]~47\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[30]~48_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[30]~49\);

-- Location: LCCOMB_X22_Y10_N24
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\ = !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[30]~49\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[30]~49\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\);

-- Location: LCCOMB_X23_Y12_N30
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[990]~882\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[990]~882_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[957]~854_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[29]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[957]~854_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[29]~46_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[990]~882_combout\);

-- Location: LCCOMB_X23_Y12_N28
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[990]~681\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[990]~681_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\ & 
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[30]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[30]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[990]~681_combout\);

-- Location: LCCOMB_X21_Y12_N30
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[989]~883\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[989]~883_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[956]~855_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[28]~44_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[28]~44_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[956]~855_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[989]~883_combout\);

-- Location: LCCOMB_X21_Y12_N24
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[989]~682\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[989]~682_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\ & 
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[29]~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[29]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[989]~682_combout\);

-- Location: LCCOMB_X21_Y12_N10
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[988]~683\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[988]~683_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[28]~44_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[28]~44_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[988]~683_combout\);

-- Location: LCCOMB_X24_Y12_N8
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[988]~884\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[988]~884_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[955]~856_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[27]~42_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[27]~42_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[955]~856_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[988]~884_combout\);

-- Location: LCCOMB_X23_Y8_N16
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[987]~885\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[987]~885_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[954]~857_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[26]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[954]~857_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[26]~40_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[987]~885_combout\);

-- Location: LCCOMB_X23_Y8_N26
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[987]~684\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[987]~684_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\ & 
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[27]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[27]~42_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[987]~684_combout\);

-- Location: LCCOMB_X22_Y9_N16
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[986]~685\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[986]~685_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[26]~40_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[26]~40_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[986]~685_combout\);

-- Location: LCCOMB_X23_Y8_N14
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[986]~886\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[986]~886_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[953]~858_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[25]~38_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[25]~38_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[953]~858_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[986]~886_combout\);

-- Location: LCCOMB_X23_Y9_N14
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[985]~686\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[985]~686_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\ & 
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[25]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[25]~38_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[985]~686_combout\);

-- Location: LCCOMB_X25_Y12_N26
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[985]~887\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[985]~887_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[952]~859_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[24]~36_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[952]~859_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[24]~36_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[985]~887_combout\);

-- Location: LCCOMB_X24_Y12_N2
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[984]~888\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[984]~888_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[951]~860_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[23]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[951]~860_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[23]~34_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[984]~888_combout\);

-- Location: LCCOMB_X24_Y12_N16
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[984]~687\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[984]~687_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[24]~36_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[24]~36_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[984]~687_combout\);

-- Location: LCCOMB_X23_Y14_N2
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[983]~688\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[983]~688_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[23]~34_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[23]~34_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[983]~688_combout\);

-- Location: LCCOMB_X24_Y7_N6
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[983]~889\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[983]~889_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[950]~861_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[22]~32_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[22]~32_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[950]~861_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[983]~889_combout\);

-- Location: LCCOMB_X21_Y10_N2
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[982]~890\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[982]~890_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[949]~862_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[21]~30_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[21]~30_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[949]~862_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[982]~890_combout\);

-- Location: LCCOMB_X21_Y10_N12
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[982]~689\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[982]~689_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[22]~32_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[22]~32_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[982]~689_combout\);

-- Location: LCCOMB_X22_Y8_N16
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[981]~891\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[981]~891_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[948]~863_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[20]~28_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[948]~863_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[20]~28_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[981]~891_combout\);

-- Location: LCCOMB_X21_Y12_N12
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[981]~690\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[981]~690_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[21]~30_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[21]~30_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[981]~690_combout\);

-- Location: LCCOMB_X23_Y9_N2
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[980]~892\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[980]~892_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[947]~864_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[19]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[947]~864_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[19]~26_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[980]~892_combout\);

-- Location: LCCOMB_X24_Y12_N18
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[980]~691\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[980]~691_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[20]~28_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[20]~28_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[980]~691_combout\);

-- Location: LCCOMB_X22_Y9_N2
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[979]~893\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[979]~893_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[946]~865_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[18]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[946]~865_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[18]~24_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[979]~893_combout\);

-- Location: LCCOMB_X21_Y12_N6
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[979]~692\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[979]~692_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[19]~26_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[19]~26_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[979]~692_combout\);

-- Location: LCCOMB_X21_Y9_N4
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[978]~894\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[978]~894_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[945]~866_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[17]~22_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[945]~866_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[17]~22_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[978]~894_combout\);

-- Location: LCCOMB_X22_Y15_N0
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[978]~693\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[978]~693_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\ & 
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[18]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[18]~24_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[978]~693_combout\);

-- Location: LCCOMB_X23_Y14_N30
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[977]~895\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[977]~895_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[944]~867_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[16]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[944]~867_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[16]~20_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[977]~895_combout\);

-- Location: LCCOMB_X23_Y14_N8
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[977]~694\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[977]~694_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[17]~22_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[17]~22_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[977]~694_combout\);

-- Location: LCCOMB_X23_Y14_N24
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[976]~896\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[976]~896_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[943]~868_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[15]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[943]~868_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[15]~18_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[976]~896_combout\);

-- Location: LCCOMB_X22_Y11_N4
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[976]~695\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[976]~695_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[16]~20_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[16]~20_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[976]~695_combout\);

-- Location: LCCOMB_X26_Y11_N6
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[975]~897\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[975]~897_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[942]~869_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[14]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[942]~869_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[14]~16_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[975]~897_combout\);

-- Location: LCCOMB_X24_Y13_N18
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[975]~696\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[975]~696_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[15]~18_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[15]~18_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[975]~696_combout\);

-- Location: LCCOMB_X21_Y11_N24
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[974]~697\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[974]~697_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[14]~16_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[14]~16_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[974]~697_combout\);

-- Location: LCCOMB_X21_Y11_N8
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[974]~898\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[974]~898_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[941]~870_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[13]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[941]~870_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[13]~14_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[974]~898_combout\);

-- Location: LCCOMB_X24_Y13_N4
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[973]~698\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[973]~698_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[13]~14_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[13]~14_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[973]~698_combout\);

-- Location: LCCOMB_X25_Y13_N4
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[973]~899\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[973]~899_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[940]~871_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[12]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[940]~871_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[12]~12_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[973]~899_combout\);

-- Location: LCCOMB_X21_Y13_N16
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[972]~699\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[972]~699_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[12]~12_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[12]~12_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[972]~699_combout\);

-- Location: LCCOMB_X24_Y9_N22
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[972]~900\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[972]~900_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[939]~872_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[11]~10_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[11]~10_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[939]~872_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[972]~900_combout\);

-- Location: LCCOMB_X24_Y13_N6
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[971]~700\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[971]~700_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[11]~10_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[11]~10_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[971]~700_combout\);

-- Location: LCCOMB_X24_Y13_N0
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[971]~901\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[971]~901_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[938]~873_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[10]~8_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[938]~873_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[10]~8_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[971]~901_combout\);

-- Location: LCCOMB_X24_Y13_N20
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[970]~701\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[970]~701_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[10]~8_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[10]~8_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[970]~701_combout\);

-- Location: LCCOMB_X23_Y5_N16
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[970]~902\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[970]~902_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[937]~874_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[9]~6_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[9]~6_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[937]~874_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[970]~902_combout\);

-- Location: LCCOMB_X21_Y13_N26
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[969]~702\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[969]~702_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[9]~6_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[9]~6_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[969]~702_combout\);

-- Location: LCCOMB_X21_Y13_N8
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[969]~903\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[969]~903_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[936]~875_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[8]~4_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[8]~4_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[936]~875_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[969]~903_combout\);

-- Location: LCCOMB_X24_Y12_N0
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[968]~703\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[968]~703_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[8]~4_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[8]~4_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[968]~703_combout\);

-- Location: LCCOMB_X21_Y13_N20
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[967]~704\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[967]~704_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[7]~2_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[7]~2_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[967]~704_combout\);

-- Location: LCCOMB_X22_Y14_N22
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[967]~905\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[967]~905_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[934]~673_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[6]~0_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[934]~673_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[6]~0_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[967]~905_combout\);

-- Location: LCCOMB_X21_Y14_N20
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[966]~705\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[966]~705_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[933]~880_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[933]~881_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[933]~880_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[933]~881_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[966]~705_combout\);

-- Location: LCCOMB_X23_Y5_N24
\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~72_combout\ = (!\cont|clock2Hz|Add0~0_combout\ & (!\cont|clock2Hz|Add0~2_combout\ & !\cont|clock2Hz|Add0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Add0~0_combout\,
	datac => \cont|clock2Hz|Add0~2_combout\,
	datad => \cont|clock2Hz|Add0~4_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~72_combout\);

-- Location: LCCOMB_X23_Y5_N18
\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~73_combout\ = (!\cont|clock2Hz|Add0~8_combout\ & (!\cont|clock2Hz|Add0~6_combout\ & (\cont|clock2Hz|Add0~62_combout\ & 
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~72_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~8_combout\,
	datab => \cont|clock2Hz|Add0~6_combout\,
	datac => \cont|clock2Hz|Add0~62_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~72_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~73_combout\);

-- Location: LCCOMB_X22_Y5_N30
\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~91_combout\ = \cont|clock2Hz|Add0~12_combout\ $ (((\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~73_combout\ & (\cont|clock2Hz|Add0~10_combout\)) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~73_combout\ & ((\cont|clock2Hz|Add0~62_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~10_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datac => \cont|clock2Hz|Add0~12_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~73_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~91_combout\);

-- Location: LCCOMB_X25_Y5_N8
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[800]~709\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[800]~709_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~91_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~91_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[800]~709_combout\);

-- Location: LCCOMB_X25_Y5_N10
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[800]~708\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[800]~708_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~91_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~91_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[800]~708_combout\);

-- Location: LCCOMB_X25_Y5_N28
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[1]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[1]~50_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[800]~709_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[800]~708_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[800]~709_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[800]~708_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[1]~50_combout\);

-- Location: LCCOMB_X22_Y5_N6
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[866]~960\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[866]~960_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~91_combout\)) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[1]~50_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~91_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[1]~50_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[866]~960_combout\);

-- Location: LCCOMB_X22_Y5_N14
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[833]~710\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[833]~710_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\ & 
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[1]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[1]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[833]~710_combout\);

-- Location: LCCOMB_X22_Y5_N28
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[833]~707\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[833]~707_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~91_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~91_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[833]~707_combout\);

-- Location: LCCOMB_X22_Y5_N4
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[2]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[2]~50_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[833]~710_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[833]~707_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[833]~710_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[833]~707_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[2]~50_combout\);

-- Location: LCCOMB_X22_Y5_N26
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[899]~906\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[899]~906_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[866]~960_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[2]~50_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[866]~960_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[2]~50_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[899]~906_combout\);

-- Location: LCCOMB_X22_Y5_N0
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[866]~711\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[866]~711_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[2]~50_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[2]~50_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[866]~711_combout\);

-- Location: LCCOMB_X22_Y5_N2
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[3]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[3]~50_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[866]~711_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[866]~960_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[866]~711_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[866]~960_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[3]~50_combout\);

-- Location: LCCOMB_X22_Y5_N10
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[899]~712\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[899]~712_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\ & 
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[3]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[3]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[899]~712_combout\);

-- Location: LCCOMB_X22_Y5_N20
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[4]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[4]~50_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[899]~906_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[899]~712_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[899]~906_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[899]~712_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[4]~50_combout\);

-- Location: LCCOMB_X22_Y5_N8
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[932]~907\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[932]~907_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[899]~906_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[3]~50_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[899]~906_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[3]~50_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[932]~907_combout\);

-- Location: LCCOMB_X22_Y5_N18
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[965]~908\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[965]~908_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[932]~907_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[4]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[4]~50_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[932]~907_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[965]~908_combout\);

-- Location: LCCOMB_X23_Y13_N6
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[6]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[6]~0_combout\ = (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[965]~908_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[965]~909_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[6]~1\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[965]~908_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[965]~909_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[965]~908_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[965]~909_combout\,
	datad => VCC,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[6]~0_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[6]~1\);

-- Location: LCCOMB_X23_Y13_N8
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[7]~2_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[6]~1\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[966]~706_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[966]~705_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[6]~1\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[966]~706_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[966]~705_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[7]~3\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[966]~706_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[966]~705_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[6]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[966]~706_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[966]~705_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[6]~1\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[7]~2_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[7]~3\);

-- Location: LCCOMB_X23_Y13_N10
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[8]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[8]~4_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[7]~3\ & ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[967]~704_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[967]~905_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[7]~3\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[967]~704_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[967]~905_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[8]~5\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[967]~704_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[967]~905_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[7]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[967]~704_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[967]~905_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[7]~3\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[8]~4_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[8]~5\);

-- Location: LCCOMB_X23_Y13_N12
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[9]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[9]~6_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[8]~5\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[968]~703_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[968]~904_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[8]~5\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[968]~703_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[968]~904_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[9]~7\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[968]~703_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[968]~904_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[8]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[968]~703_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[968]~904_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[8]~5\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[9]~6_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[9]~7\);

-- Location: LCCOMB_X23_Y13_N14
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[10]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[10]~8_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[9]~7\ & ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[969]~702_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[969]~903_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[9]~7\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[969]~702_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[969]~903_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[10]~9\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[969]~702_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[969]~903_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[9]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[969]~702_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[969]~903_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[9]~7\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[10]~8_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[10]~9\);

-- Location: LCCOMB_X23_Y13_N16
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[11]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[11]~10_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[970]~701_combout\ & 
-- (((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[10]~9\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[970]~701_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[970]~902_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[10]~9\)) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[970]~902_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[10]~9\) # 
-- (GND)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[11]~11\ = CARRY(((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[970]~701_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[970]~902_combout\)) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[10]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[970]~701_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[970]~902_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[10]~9\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[11]~10_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[11]~11\);

-- Location: LCCOMB_X23_Y13_N18
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[12]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[12]~12_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[11]~11\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[971]~700_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[971]~901_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[11]~11\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[971]~700_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[971]~901_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[12]~13\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[11]~11\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[971]~700_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[971]~901_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[971]~700_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[971]~901_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[11]~11\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[12]~12_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[12]~13\);

-- Location: LCCOMB_X23_Y13_N20
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[13]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[13]~14_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[972]~699_combout\ & 
-- (((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[12]~13\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[972]~699_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[972]~900_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[12]~13\)) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[972]~900_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[12]~13\) # 
-- (GND)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[13]~15\ = CARRY(((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[972]~699_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[972]~900_combout\)) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[12]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[972]~699_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[972]~900_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[12]~13\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[13]~14_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[13]~15\);

-- Location: LCCOMB_X23_Y13_N22
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[14]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[14]~16_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[13]~15\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[973]~698_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[973]~899_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[13]~15\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[973]~698_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[973]~899_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[14]~17\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[13]~15\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[973]~698_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[973]~899_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[973]~698_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[973]~899_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[13]~15\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[14]~16_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[14]~17\);

-- Location: LCCOMB_X23_Y13_N24
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[15]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[15]~18_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[14]~17\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[974]~697_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[974]~898_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[14]~17\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[974]~697_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[974]~898_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[15]~19\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[974]~697_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[974]~898_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[14]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[974]~697_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[974]~898_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[14]~17\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[15]~18_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[15]~19\);

-- Location: LCCOMB_X23_Y13_N26
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[16]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[16]~20_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[15]~19\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[975]~897_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[975]~696_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[15]~19\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[975]~897_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[975]~696_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[16]~21\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[15]~19\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[975]~897_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[975]~696_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[975]~897_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[975]~696_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[15]~19\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[16]~20_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[16]~21\);

-- Location: LCCOMB_X23_Y13_N28
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[17]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[17]~22_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[16]~21\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[976]~896_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[976]~695_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[16]~21\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[976]~896_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[976]~695_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[17]~23\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[976]~896_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[976]~695_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[16]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[976]~896_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[976]~695_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[16]~21\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[17]~22_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[17]~23\);

-- Location: LCCOMB_X23_Y13_N30
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[18]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[18]~24_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[17]~23\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[977]~895_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[977]~694_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[17]~23\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[977]~895_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[977]~694_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[18]~25\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[17]~23\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[977]~895_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[977]~694_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[977]~895_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[977]~694_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[17]~23\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[18]~24_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[18]~25\);

-- Location: LCCOMB_X23_Y12_N0
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[19]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[19]~26_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[978]~894_combout\ & 
-- (((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[18]~25\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[978]~894_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[978]~693_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[18]~25\)) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[978]~693_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[18]~25\) # 
-- (GND)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[19]~27\ = CARRY(((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[978]~894_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[978]~693_combout\)) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[18]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[978]~894_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[978]~693_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[18]~25\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[19]~26_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[19]~27\);

-- Location: LCCOMB_X23_Y12_N2
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[20]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[20]~28_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[19]~27\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[979]~893_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[979]~692_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[19]~27\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[979]~893_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[979]~692_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[20]~29\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[19]~27\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[979]~893_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[979]~692_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[979]~893_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[979]~692_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[19]~27\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[20]~28_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[20]~29\);

-- Location: LCCOMB_X23_Y12_N4
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[21]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[21]~30_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[980]~892_combout\ & 
-- (((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[20]~29\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[980]~892_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[980]~691_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[20]~29\)) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[980]~691_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[20]~29\) # 
-- (GND)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[21]~31\ = CARRY(((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[980]~892_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[980]~691_combout\)) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[20]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[980]~892_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[980]~691_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[20]~29\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[21]~30_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[21]~31\);

-- Location: LCCOMB_X23_Y12_N6
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[22]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[22]~32_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[21]~31\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[981]~891_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[981]~690_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[21]~31\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[981]~891_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[981]~690_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[22]~33\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[21]~31\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[981]~891_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[981]~690_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[981]~891_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[981]~690_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[21]~31\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[22]~32_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[22]~33\);

-- Location: LCCOMB_X23_Y12_N8
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[23]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[23]~34_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[22]~33\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[982]~890_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[982]~689_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[22]~33\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[982]~890_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[982]~689_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[23]~35\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[982]~890_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[982]~689_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[22]~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[982]~890_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[982]~689_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[22]~33\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[23]~34_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[23]~35\);

-- Location: LCCOMB_X23_Y12_N10
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[24]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[24]~36_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[23]~35\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[983]~688_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[983]~889_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[23]~35\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[983]~688_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[983]~889_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[24]~37\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[23]~35\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[983]~688_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[983]~889_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[983]~688_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[983]~889_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[23]~35\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[24]~36_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[24]~37\);

-- Location: LCCOMB_X23_Y12_N12
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[25]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[25]~38_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[24]~37\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[984]~888_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[984]~687_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[24]~37\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[984]~888_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[984]~687_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[25]~39\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[984]~888_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[984]~687_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[24]~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[984]~888_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[984]~687_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[24]~37\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[25]~38_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[25]~39\);

-- Location: LCCOMB_X23_Y12_N14
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[26]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[26]~40_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[25]~39\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[985]~686_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[985]~887_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[25]~39\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[985]~686_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[985]~887_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[26]~41\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[985]~686_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[985]~887_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[25]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[985]~686_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[985]~887_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[25]~39\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[26]~40_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[26]~41\);

-- Location: LCCOMB_X23_Y12_N16
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[27]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[27]~42_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[26]~41\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[986]~685_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[986]~886_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[26]~41\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[986]~685_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[986]~886_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[27]~43\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[986]~685_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[986]~886_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[26]~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[986]~685_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[986]~886_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[26]~41\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[27]~42_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[27]~43\);

-- Location: LCCOMB_X23_Y12_N18
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[28]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[28]~44_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[27]~43\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[987]~885_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[987]~684_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[27]~43\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[987]~885_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[987]~684_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[28]~45\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[987]~885_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[987]~684_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[27]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[987]~885_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[987]~684_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[27]~43\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[28]~44_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[28]~45\);

-- Location: LCCOMB_X23_Y12_N20
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[29]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[29]~46_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[28]~45\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[988]~683_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[988]~884_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[28]~45\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[988]~683_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[988]~884_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[29]~47\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[988]~683_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[988]~884_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[28]~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[988]~683_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[988]~884_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[28]~45\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[29]~46_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[29]~47\);

-- Location: LCCOMB_X23_Y12_N22
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[30]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[30]~48_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[29]~47\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[989]~883_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[989]~682_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[29]~47\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[989]~883_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[989]~682_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[30]~49\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[989]~883_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[989]~682_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[29]~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[989]~883_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[989]~682_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[29]~47\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[30]~48_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[30]~49\);

-- Location: LCCOMB_X23_Y12_N24
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[31]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[31]~50_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[30]~49\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[990]~882_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[990]~681_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[30]~49\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[990]~882_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[990]~681_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[31]~51\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[990]~882_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[990]~681_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[30]~49\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[990]~882_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[990]~681_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[30]~49\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[31]~50_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[31]~51\);

-- Location: LCCOMB_X23_Y12_N26
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\ = \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[31]~51\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[31]~51\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\);

-- Location: LCCOMB_X19_Y13_N26
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[992]~758\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[992]~758_combout\ = (\cont|clock2Hz|Add0~0_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Add0~0_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[992]~758_combout\);

-- Location: LCCOMB_X24_Y13_N26
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[992]~759\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[992]~759_combout\ = (\cont|clock2Hz|Add0~0_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~0_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[992]~759_combout\);

-- Location: LCCOMB_X22_Y13_N0
\cont|clock2Hz|Mod0|auto_generated|divider|op_2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~0_combout\ = (((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[992]~758_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[992]~759_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~1\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[992]~758_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[992]~759_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[992]~758_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[992]~759_combout\,
	datad => VCC,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~0_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~1\);

-- Location: LCCOMB_X22_Y9_N28
\cont|clock2Hz|cont~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont~40_combout\ = (\cont|clock2Hz|Add0~62_combout\ & ((\cont|clock2Hz|LessThan1~7_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|op_2~0_combout\))) # (!\cont|clock2Hz|LessThan1~7_combout\ & (\cont|clock2Hz|Add0~0_combout\)))) # 
-- (!\cont|clock2Hz|Add0~62_combout\ & (\cont|clock2Hz|Add0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~0_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datac => \cont|clock2Hz|LessThan1~7_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~0_combout\,
	combout => \cont|clock2Hz|cont~40_combout\);

-- Location: LCCOMB_X21_Y6_N30
\cont|clock2Hz|LessThan1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|LessThan1~6_combout\ = (!\cont|clock2Hz|cont\(27) & (!\cont|clock2Hz|cont\(30) & (!\cont|clock2Hz|cont\(28) & !\cont|clock2Hz|cont\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont\(27),
	datab => \cont|clock2Hz|cont\(30),
	datac => \cont|clock2Hz|cont\(28),
	datad => \cont|clock2Hz|cont\(29),
	combout => \cont|clock2Hz|LessThan1~6_combout\);

-- Location: LCCOMB_X21_Y6_N18
\cont|clock2Hz|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|LessThan1~0_combout\ = (!\cont|clock2Hz|cont\(24) & (!\cont|clock2Hz|cont\(25) & !\cont|clock2Hz|cont\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|cont\(24),
	datac => \cont|clock2Hz|cont\(25),
	datad => \cont|clock2Hz|cont\(26),
	combout => \cont|clock2Hz|LessThan1~0_combout\);

-- Location: LCCOMB_X21_Y6_N0
\cont|clock2Hz|process_0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|process_0~1_combout\ = (\cont|clock2Hz|cont\(21) & (\cont|clock2Hz|cont\(20) & (\cont|clock2Hz|cont\(18) & \cont|clock2Hz|cont\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont\(21),
	datab => \cont|clock2Hz|cont\(20),
	datac => \cont|clock2Hz|cont\(18),
	datad => \cont|clock2Hz|cont\(19),
	combout => \cont|clock2Hz|process_0~1_combout\);

-- Location: LCCOMB_X21_Y7_N12
\cont|clock2Hz|process_0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|process_0~0_combout\ = (\cont|clock2Hz|cont\(12) & (\cont|clock2Hz|cont\(13) & \cont|clock2Hz|cont\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|cont\(12),
	datac => \cont|clock2Hz|cont\(13),
	datad => \cont|clock2Hz|cont\(11),
	combout => \cont|clock2Hz|process_0~0_combout\);

-- Location: LCCOMB_X21_Y7_N0
\cont|clock2Hz|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|LessThan1~1_combout\ = (!\cont|clock2Hz|cont\(7) & (!\cont|clock2Hz|cont\(6) & (!\cont|clock2Hz|cont\(8) & !\cont|clock2Hz|cont\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont\(7),
	datab => \cont|clock2Hz|cont\(6),
	datac => \cont|clock2Hz|cont\(8),
	datad => \cont|clock2Hz|cont\(9),
	combout => \cont|clock2Hz|LessThan1~1_combout\);

-- Location: LCCOMB_X23_Y4_N12
\cont|clock2Hz|LessThan1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|LessThan1~2_combout\ = (((\cont|clock2Hz|LessThan1~1_combout\ & !\cont|clock2Hz|cont\(5))) # (!\cont|clock2Hz|process_0~0_combout\)) # (!\cont|clock2Hz|cont\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont\(10),
	datab => \cont|clock2Hz|process_0~0_combout\,
	datac => \cont|clock2Hz|LessThan1~1_combout\,
	datad => \cont|clock2Hz|cont\(5),
	combout => \cont|clock2Hz|LessThan1~2_combout\);

-- Location: LCCOMB_X23_Y4_N10
\cont|clock2Hz|LessThan1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|LessThan1~3_combout\ = (!\cont|clock2Hz|cont\(16) & (((!\cont|clock2Hz|cont\(14) & \cont|clock2Hz|LessThan1~2_combout\)) # (!\cont|clock2Hz|cont\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont\(16),
	datab => \cont|clock2Hz|cont\(15),
	datac => \cont|clock2Hz|cont\(14),
	datad => \cont|clock2Hz|LessThan1~2_combout\,
	combout => \cont|clock2Hz|LessThan1~3_combout\);

-- Location: LCCOMB_X23_Y4_N24
\cont|clock2Hz|LessThan1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|LessThan1~4_combout\ = (!\cont|clock2Hz|cont\(22) & (((\cont|clock2Hz|LessThan1~3_combout\) # (!\cont|clock2Hz|cont\(17))) # (!\cont|clock2Hz|process_0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont\(22),
	datab => \cont|clock2Hz|process_0~1_combout\,
	datac => \cont|clock2Hz|cont\(17),
	datad => \cont|clock2Hz|LessThan1~3_combout\,
	combout => \cont|clock2Hz|LessThan1~4_combout\);

-- Location: LCCOMB_X22_Y4_N0
\cont|clock2Hz|LessThan1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|LessThan1~5_combout\ = (\cont|clock2Hz|LessThan1~0_combout\ & ((\cont|clock2Hz|LessThan1~4_combout\) # (!\cont|clock2Hz|cont\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|LessThan1~0_combout\,
	datac => \cont|clock2Hz|cont\(23),
	datad => \cont|clock2Hz|LessThan1~4_combout\,
	combout => \cont|clock2Hz|LessThan1~5_combout\);

-- Location: LCCOMB_X21_Y5_N0
\cont|clock2Hz|saida~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|saida~2_combout\ = ((\cont|clock2Hz|cont\(31)) # ((\cont|clock2Hz|LessThan1~6_combout\ & \cont|clock2Hz|LessThan1~5_combout\))) # (!\cont|clock2Hz|process_0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|process_0~6_combout\,
	datab => \cont|clock2Hz|cont\(31),
	datac => \cont|clock2Hz|LessThan1~6_combout\,
	datad => \cont|clock2Hz|LessThan1~5_combout\,
	combout => \cont|clock2Hz|saida~2_combout\);

-- Location: FF_X22_Y9_N29
\cont|clock2Hz|cont[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cont|clock2Hz|cont~40_combout\,
	ena => \cont|clock2Hz|saida~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|clock2Hz|cont\(0));

-- Location: LCCOMB_X23_Y7_N2
\cont|clock2Hz|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add0~2_combout\ = (\cont|clock2Hz|cont\(1) & (!\cont|clock2Hz|Add0~1\)) # (!\cont|clock2Hz|cont\(1) & ((\cont|clock2Hz|Add0~1\) # (GND)))
-- \cont|clock2Hz|Add0~3\ = CARRY((!\cont|clock2Hz|Add0~1\) # (!\cont|clock2Hz|cont\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|cont\(1),
	datad => VCC,
	cin => \cont|clock2Hz|Add0~1\,
	combout => \cont|clock2Hz|Add0~2_combout\,
	cout => \cont|clock2Hz|Add0~3\);

-- Location: LCCOMB_X19_Y13_N16
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[993]~757\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[993]~757_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\ & (\cont|clock2Hz|Add0~2_combout\ $ (((\cont|clock2Hz|Add0~0_combout\ & 
-- \cont|clock2Hz|Add0~62_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~2_combout\,
	datab => \cont|clock2Hz|Add0~0_combout\,
	datac => \cont|clock2Hz|Add0~62_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[993]~757_combout\);

-- Location: LCCOMB_X19_Y13_N6
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[993]~756\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[993]~756_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\ & (\cont|clock2Hz|Add0~2_combout\ $ (((\cont|clock2Hz|Add0~0_combout\ & 
-- \cont|clock2Hz|Add0~62_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~2_combout\,
	datab => \cont|clock2Hz|Add0~0_combout\,
	datac => \cont|clock2Hz|Add0~62_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[993]~756_combout\);

-- Location: LCCOMB_X22_Y13_N2
\cont|clock2Hz|Mod0|auto_generated|divider|op_2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~2_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~1\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[993]~756_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[993]~757_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~1\ & (((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[993]~756_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[993]~757_combout\)) # (GND)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~3\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[993]~756_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[993]~757_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[993]~756_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[993]~757_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~1\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~2_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~3\);

-- Location: LCCOMB_X19_Y13_N2
\cont|clock2Hz|cont~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont~38_combout\ = (\cont|clock2Hz|Add0~62_combout\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|op_2~2_combout\)))) # (!\cont|clock2Hz|Add0~62_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[993]~757_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[993]~756_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[993]~757_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~2_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[993]~756_combout\,
	combout => \cont|clock2Hz|cont~38_combout\);

-- Location: LCCOMB_X19_Y13_N28
\cont|clock2Hz|cont~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont~39_combout\ = (\cont|clock2Hz|LessThan1~7_combout\ & ((\cont|clock2Hz|cont~38_combout\))) # (!\cont|clock2Hz|LessThan1~7_combout\ & (\cont|clock2Hz|Add0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|LessThan1~7_combout\,
	datac => \cont|clock2Hz|Add0~2_combout\,
	datad => \cont|clock2Hz|cont~38_combout\,
	combout => \cont|clock2Hz|cont~39_combout\);

-- Location: FF_X19_Y13_N29
\cont|clock2Hz|cont[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cont|clock2Hz|cont~39_combout\,
	ena => \cont|clock2Hz|saida~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|clock2Hz|cont\(1));

-- Location: LCCOMB_X23_Y7_N4
\cont|clock2Hz|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add0~4_combout\ = (\cont|clock2Hz|cont\(2) & (\cont|clock2Hz|Add0~3\ $ (GND))) # (!\cont|clock2Hz|cont\(2) & (!\cont|clock2Hz|Add0~3\ & VCC))
-- \cont|clock2Hz|Add0~5\ = CARRY((\cont|clock2Hz|cont\(2) & !\cont|clock2Hz|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont\(2),
	datad => VCC,
	cin => \cont|clock2Hz|Add0~3\,
	combout => \cont|clock2Hz|Add0~4_combout\,
	cout => \cont|clock2Hz|Add0~5\);

-- Location: LCCOMB_X19_Y13_N4
\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~94_combout\ = \cont|clock2Hz|Add0~4_combout\ $ (((\cont|clock2Hz|Add0~62_combout\ & ((\cont|clock2Hz|Add0~2_combout\) # (\cont|clock2Hz|Add0~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~2_combout\,
	datab => \cont|clock2Hz|Add0~4_combout\,
	datac => \cont|clock2Hz|Add0~62_combout\,
	datad => \cont|clock2Hz|Add0~0_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~94_combout\);

-- Location: LCCOMB_X19_Y13_N30
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[928]~754\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[928]~754_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~94_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~94_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[928]~754_combout\);

-- Location: LCCOMB_X19_Y13_N20
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[928]~755\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[928]~755_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~94_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~94_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[928]~755_combout\);

-- Location: LCCOMB_X19_Y13_N24
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[1]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[1]~58_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[928]~754_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[928]~755_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[928]~754_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[928]~755_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[1]~58_combout\);

-- Location: LCCOMB_X19_Y13_N8
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[994]~962\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[994]~962_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~94_combout\))) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[1]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[1]~58_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~94_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[994]~962_combout\);

-- Location: LCCOMB_X19_Y13_N22
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[994]~963\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[994]~963_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~94_combout\))) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[1]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[1]~58_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~94_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[994]~963_combout\);

-- Location: LCCOMB_X22_Y13_N4
\cont|clock2Hz|Mod0|auto_generated|divider|op_2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~4_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~3\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[994]~963_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[994]~962_combout\ & VCC))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~3\ & ((((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[994]~963_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[994]~962_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~5\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[994]~963_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[994]~962_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|op_2~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[994]~963_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[994]~962_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~3\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~4_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~5\);

-- Location: LCCOMB_X19_Y13_N12
\cont|clock2Hz|cont~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont~36_combout\ = (\cont|clock2Hz|Add0~62_combout\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|op_2~4_combout\)))) # (!\cont|clock2Hz|Add0~62_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[994]~962_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[994]~963_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[994]~962_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[994]~963_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~4_combout\,
	combout => \cont|clock2Hz|cont~36_combout\);

-- Location: LCCOMB_X19_Y13_N10
\cont|clock2Hz|cont~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont~37_combout\ = (\cont|clock2Hz|LessThan1~7_combout\ & ((\cont|clock2Hz|cont~36_combout\))) # (!\cont|clock2Hz|LessThan1~7_combout\ & (\cont|clock2Hz|Add0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|LessThan1~7_combout\,
	datac => \cont|clock2Hz|Add0~4_combout\,
	datad => \cont|clock2Hz|cont~36_combout\,
	combout => \cont|clock2Hz|cont~37_combout\);

-- Location: FF_X19_Y13_N11
\cont|clock2Hz|cont[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cont|clock2Hz|cont~37_combout\,
	ena => \cont|clock2Hz|saida~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|clock2Hz|cont\(2));

-- Location: LCCOMB_X23_Y7_N6
\cont|clock2Hz|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add0~6_combout\ = (\cont|clock2Hz|cont\(3) & (!\cont|clock2Hz|Add0~5\)) # (!\cont|clock2Hz|cont\(3) & ((\cont|clock2Hz|Add0~5\) # (GND)))
-- \cont|clock2Hz|Add0~7\ = CARRY((!\cont|clock2Hz|Add0~5\) # (!\cont|clock2Hz|cont\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont\(3),
	datad => VCC,
	cin => \cont|clock2Hz|Add0~5\,
	combout => \cont|clock2Hz|Add0~6_combout\,
	cout => \cont|clock2Hz|Add0~7\);

-- Location: LCCOMB_X19_Y13_N18
\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~92_combout\ = (!\cont|clock2Hz|Add0~2_combout\ & (!\cont|clock2Hz|Add0~4_combout\ & (\cont|clock2Hz|Add0~62_combout\ & !\cont|clock2Hz|Add0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~2_combout\,
	datab => \cont|clock2Hz|Add0~4_combout\,
	datac => \cont|clock2Hz|Add0~62_combout\,
	datad => \cont|clock2Hz|Add0~0_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~92_combout\);

-- Location: LCCOMB_X19_Y9_N26
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[929]~748\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[929]~748_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~92_combout\ $ 
-- (\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~92_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\,
	datac => \cont|clock2Hz|Add0~62_combout\,
	datad => \cont|clock2Hz|Add0~6_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[929]~748_combout\);

-- Location: LCCOMB_X19_Y9_N2
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[896]~750\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[896]~750_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\ & (\cont|clock2Hz|Add0~6_combout\ $ (\cont|clock2Hz|Add0~62_combout\ $ 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~6_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~92_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[896]~750_combout\);

-- Location: LCCOMB_X19_Y9_N28
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[896]~749\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[896]~749_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\ & (\cont|clock2Hz|Add0~6_combout\ $ (\cont|clock2Hz|Add0~62_combout\ $ 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~6_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~92_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[896]~749_combout\);

-- Location: LCCOMB_X19_Y9_N16
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[1]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[1]~56_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[896]~750_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[896]~749_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[896]~750_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[896]~749_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[1]~56_combout\);

-- Location: LCCOMB_X19_Y9_N20
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[929]~751\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[929]~751_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\ & 
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[1]~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[1]~56_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[929]~751_combout\);

-- Location: LCCOMB_X19_Y9_N30
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[2]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[2]~56_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[929]~748_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[929]~751_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[929]~748_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[929]~751_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[2]~56_combout\);

-- Location: LCCOMB_X19_Y9_N22
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[962]~752\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[962]~752_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[2]~56_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[2]~56_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[962]~752_combout\);

-- Location: LCCOMB_X19_Y9_N12
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[962]~934\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[962]~934_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[929]~748_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[1]~56_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[929]~748_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[1]~56_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[962]~934_combout\);

-- Location: LCCOMB_X19_Y9_N4
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[3]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[3]~58_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[962]~752_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[962]~934_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[962]~752_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[962]~934_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[3]~58_combout\);

-- Location: LCCOMB_X19_Y9_N24
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[995]~753\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[995]~753_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[3]~58_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[3]~58_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[995]~753_combout\);

-- Location: LCCOMB_X19_Y9_N6
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[995]~935\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[995]~935_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[962]~934_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[2]~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[962]~934_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[2]~56_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[995]~935_combout\);

-- Location: LCCOMB_X22_Y13_N6
\cont|clock2Hz|Mod0|auto_generated|divider|op_2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~6_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~5\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[995]~935_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[995]~753_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~5\ & (((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[995]~935_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[995]~753_combout\)) # (GND)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~7\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[995]~935_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[995]~753_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[995]~935_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[995]~753_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~5\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~6_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~7\);

-- Location: LCCOMB_X19_Y9_N10
\cont|clock2Hz|cont~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont~34_combout\ = (\cont|clock2Hz|Add0~62_combout\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|op_2~6_combout\)))) # (!\cont|clock2Hz|Add0~62_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[995]~753_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[995]~935_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[995]~753_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~6_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[995]~935_combout\,
	combout => \cont|clock2Hz|cont~34_combout\);

-- Location: LCCOMB_X19_Y9_N14
\cont|clock2Hz|cont~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont~35_combout\ = (\cont|clock2Hz|LessThan1~7_combout\ & ((\cont|clock2Hz|cont~34_combout\))) # (!\cont|clock2Hz|LessThan1~7_combout\ & (\cont|clock2Hz|Add0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~6_combout\,
	datac => \cont|clock2Hz|LessThan1~7_combout\,
	datad => \cont|clock2Hz|cont~34_combout\,
	combout => \cont|clock2Hz|cont~35_combout\);

-- Location: FF_X19_Y9_N15
\cont|clock2Hz|cont[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cont|clock2Hz|cont~35_combout\,
	ena => \cont|clock2Hz|saida~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|clock2Hz|cont\(3));

-- Location: LCCOMB_X23_Y7_N8
\cont|clock2Hz|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add0~8_combout\ = (\cont|clock2Hz|cont\(4) & (\cont|clock2Hz|Add0~7\ $ (GND))) # (!\cont|clock2Hz|cont\(4) & (!\cont|clock2Hz|Add0~7\ & VCC))
-- \cont|clock2Hz|Add0~9\ = CARRY((\cont|clock2Hz|cont\(4) & !\cont|clock2Hz|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|cont\(4),
	datad => VCC,
	cin => \cont|clock2Hz|Add0~7\,
	combout => \cont|clock2Hz|Add0~8_combout\,
	cout => \cont|clock2Hz|Add0~9\);

-- Location: LCCOMB_X19_Y9_N0
\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~93_combout\ = \cont|clock2Hz|Add0~8_combout\ $ (((\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~92_combout\ & ((\cont|clock2Hz|Add0~6_combout\))) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~92_combout\ & (\cont|clock2Hz|Add0~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011011000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Add0~8_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~92_combout\,
	datad => \cont|clock2Hz|Add0~6_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~93_combout\);

-- Location: LCCOMB_X19_Y10_N4
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[864]~743\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[864]~743_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~93_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~93_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[864]~743_combout\);

-- Location: LCCOMB_X19_Y10_N18
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[864]~742\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[864]~742_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~93_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~93_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[864]~742_combout\);

-- Location: LCCOMB_X19_Y10_N24
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[1]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[1]~54_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[864]~743_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[864]~742_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[864]~743_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[864]~742_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[1]~54_combout\);

-- Location: LCCOMB_X19_Y10_N30
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[930]~961\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[930]~961_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~93_combout\)) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[1]~54_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~93_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[1]~54_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[930]~961_combout\);

-- Location: LCCOMB_X19_Y10_N8
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[897]~741\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[897]~741_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~93_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~93_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[897]~741_combout\);

-- Location: LCCOMB_X19_Y10_N2
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[897]~744\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[897]~744_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[1]~54_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[1]~54_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[897]~744_combout\);

-- Location: LCCOMB_X19_Y10_N14
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[2]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[2]~54_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[897]~741_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[897]~744_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[897]~741_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[897]~744_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[2]~54_combout\);

-- Location: LCCOMB_X19_Y10_N22
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[963]~932\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[963]~932_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[930]~961_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[2]~54_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[930]~961_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[2]~54_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[963]~932_combout\);

-- Location: LCCOMB_X19_Y10_N20
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[930]~745\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[930]~745_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[2]~54_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[2]~54_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[930]~745_combout\);

-- Location: LCCOMB_X19_Y10_N12
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[3]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[3]~54_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[930]~961_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[930]~745_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[930]~961_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[930]~745_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[3]~54_combout\);

-- Location: LCCOMB_X19_Y10_N6
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[963]~746\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[963]~746_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[3]~54_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[3]~54_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[963]~746_combout\);

-- Location: LCCOMB_X19_Y10_N26
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[4]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[4]~56_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[963]~932_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[963]~746_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[963]~932_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[963]~746_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[4]~56_combout\);

-- Location: LCCOMB_X19_Y10_N16
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[996]~747\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[996]~747_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[4]~56_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[4]~56_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[996]~747_combout\);

-- Location: LCCOMB_X19_Y10_N0
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[996]~933\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[996]~933_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[963]~932_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[3]~54_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[3]~54_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[963]~932_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[996]~933_combout\);

-- Location: LCCOMB_X22_Y13_N8
\cont|clock2Hz|Mod0|auto_generated|divider|op_2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~8_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~7\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[996]~747_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[996]~933_combout\ & VCC))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~7\ & ((((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[996]~747_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[996]~933_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~9\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[996]~747_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[996]~933_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|op_2~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[996]~747_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[996]~933_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~7\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~8_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~9\);

-- Location: LCCOMB_X19_Y7_N18
\cont|clock2Hz|cont~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont~41_combout\ = (\cont|clock2Hz|Add0~62_combout\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|op_2~8_combout\)))) # (!\cont|clock2Hz|Add0~62_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[996]~747_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[996]~933_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[996]~747_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[996]~933_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~8_combout\,
	combout => \cont|clock2Hz|cont~41_combout\);

-- Location: LCCOMB_X19_Y7_N8
\cont|clock2Hz|cont~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont~42_combout\ = (\cont|clock2Hz|LessThan1~7_combout\ & ((\cont|clock2Hz|cont~41_combout\))) # (!\cont|clock2Hz|LessThan1~7_combout\ & (\cont|clock2Hz|Add0~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|LessThan1~7_combout\,
	datac => \cont|clock2Hz|Add0~8_combout\,
	datad => \cont|clock2Hz|cont~41_combout\,
	combout => \cont|clock2Hz|cont~42_combout\);

-- Location: FF_X19_Y7_N9
\cont|clock2Hz|cont[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cont|clock2Hz|cont~42_combout\,
	ena => \cont|clock2Hz|saida~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|clock2Hz|cont\(4));

-- Location: LCCOMB_X23_Y7_N10
\cont|clock2Hz|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add0~10_combout\ = (\cont|clock2Hz|cont\(5) & (!\cont|clock2Hz|Add0~9\)) # (!\cont|clock2Hz|cont\(5) & ((\cont|clock2Hz|Add0~9\) # (GND)))
-- \cont|clock2Hz|Add0~11\ = CARRY((!\cont|clock2Hz|Add0~9\) # (!\cont|clock2Hz|cont\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|cont\(5),
	datad => VCC,
	cin => \cont|clock2Hz|Add0~9\,
	combout => \cont|clock2Hz|Add0~10_combout\,
	cout => \cont|clock2Hz|Add0~11\);

-- Location: LCCOMB_X24_Y7_N30
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[865]~733\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[865]~733_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~73_combout\ $ 
-- (\cont|clock2Hz|Add0~10_combout\ $ (\cont|clock2Hz|Add0~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~73_combout\,
	datab => \cont|clock2Hz|Add0~10_combout\,
	datac => \cont|clock2Hz|Add0~62_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[865]~733_combout\);

-- Location: LCCOMB_X24_Y7_N22
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[832]~735\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[832]~735_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~73_combout\ $ 
-- (\cont|clock2Hz|Add0~10_combout\ $ (\cont|clock2Hz|Add0~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~73_combout\,
	datab => \cont|clock2Hz|Add0~10_combout\,
	datac => \cont|clock2Hz|Add0~62_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[832]~735_combout\);

-- Location: LCCOMB_X24_Y7_N28
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[832]~734\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[832]~734_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~73_combout\ $ 
-- (\cont|clock2Hz|Add0~10_combout\ $ (\cont|clock2Hz|Add0~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~73_combout\,
	datab => \cont|clock2Hz|Add0~10_combout\,
	datac => \cont|clock2Hz|Add0~62_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[832]~734_combout\);

-- Location: LCCOMB_X24_Y7_N20
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[1]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[1]~52_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[832]~735_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[832]~734_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[832]~735_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[832]~734_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[1]~52_combout\);

-- Location: LCCOMB_X28_Y11_N20
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[865]~736\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[865]~736_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[1]~52_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[1]~52_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[865]~736_combout\);

-- Location: LCCOMB_X28_Y11_N16
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[2]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[2]~52_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[865]~733_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[865]~736_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[865]~733_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[865]~736_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[2]~52_combout\);

-- Location: LCCOMB_X28_Y11_N6
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[898]~928\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[898]~928_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[865]~733_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[1]~52_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[1]~52_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[865]~733_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[898]~928_combout\);

-- Location: LCCOMB_X28_Y11_N0
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[931]~929\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[931]~929_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[898]~928_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[2]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[2]~52_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[898]~928_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[931]~929_combout\);

-- Location: LCCOMB_X28_Y11_N14
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[898]~737\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[898]~737_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[2]~52_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[2]~52_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[898]~737_combout\);

-- Location: LCCOMB_X28_Y11_N26
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[3]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[3]~52_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[898]~737_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[898]~928_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[898]~737_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[898]~928_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[3]~52_combout\);

-- Location: LCCOMB_X28_Y11_N30
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[964]~930\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[964]~930_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[931]~929_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[3]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[931]~929_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[3]~52_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[964]~930_combout\);

-- Location: LCCOMB_X28_Y11_N4
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[931]~738\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[931]~738_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[3]~52_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[3]~52_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[931]~738_combout\);

-- Location: LCCOMB_X28_Y11_N8
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[4]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[4]~52_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[931]~738_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[931]~929_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[931]~738_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[931]~929_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[4]~52_combout\);

-- Location: LCCOMB_X28_Y11_N28
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[997]~931\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[997]~931_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[964]~930_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[4]~52_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[964]~930_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[4]~52_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[997]~931_combout\);

-- Location: LCCOMB_X28_Y11_N2
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[964]~739\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[964]~739_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[4]~52_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[4]~52_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[964]~739_combout\);

-- Location: LCCOMB_X28_Y11_N10
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[5]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[5]~54_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[964]~930_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[964]~739_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[964]~930_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[964]~739_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[5]~54_combout\);

-- Location: LCCOMB_X28_Y11_N12
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[997]~740\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[997]~740_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\ & 
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[5]~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[5]~54_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[997]~740_combout\);

-- Location: LCCOMB_X22_Y13_N10
\cont|clock2Hz|Mod0|auto_generated|divider|op_2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~10_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~9\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[997]~740_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[997]~931_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~9\ & (((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[997]~740_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[997]~931_combout\)) # (GND)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~11\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[997]~740_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[997]~931_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[997]~740_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[997]~931_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~9\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~10_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~11\);

-- Location: LCCOMB_X21_Y7_N18
\cont|clock2Hz|cont~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont~13_combout\ = (\cont|clock2Hz|Add0~62_combout\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|op_2~10_combout\)))) # (!\cont|clock2Hz|Add0~62_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[997]~931_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[997]~740_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[997]~931_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~10_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[997]~740_combout\,
	combout => \cont|clock2Hz|cont~13_combout\);

-- Location: LCCOMB_X21_Y7_N26
\cont|clock2Hz|cont~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont~14_combout\ = (\cont|clock2Hz|LessThan1~7_combout\ & ((\cont|clock2Hz|cont~13_combout\))) # (!\cont|clock2Hz|LessThan1~7_combout\ & (\cont|clock2Hz|Add0~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|LessThan1~7_combout\,
	datac => \cont|clock2Hz|Add0~10_combout\,
	datad => \cont|clock2Hz|cont~13_combout\,
	combout => \cont|clock2Hz|cont~14_combout\);

-- Location: FF_X21_Y7_N27
\cont|clock2Hz|cont[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cont|clock2Hz|cont~14_combout\,
	ena => \cont|clock2Hz|saida~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|clock2Hz|cont\(5));

-- Location: LCCOMB_X23_Y7_N12
\cont|clock2Hz|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add0~12_combout\ = (\cont|clock2Hz|cont\(6) & (\cont|clock2Hz|Add0~11\ $ (GND))) # (!\cont|clock2Hz|cont\(6) & (!\cont|clock2Hz|Add0~11\ & VCC))
-- \cont|clock2Hz|Add0~13\ = CARRY((\cont|clock2Hz|cont\(6) & !\cont|clock2Hz|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont\(6),
	datad => VCC,
	cin => \cont|clock2Hz|Add0~11\,
	combout => \cont|clock2Hz|Add0~12_combout\,
	cout => \cont|clock2Hz|Add0~13\);

-- Location: LCCOMB_X23_Y7_N14
\cont|clock2Hz|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add0~14_combout\ = (\cont|clock2Hz|cont\(7) & (!\cont|clock2Hz|Add0~13\)) # (!\cont|clock2Hz|cont\(7) & ((\cont|clock2Hz|Add0~13\) # (GND)))
-- \cont|clock2Hz|Add0~15\ = CARRY((!\cont|clock2Hz|Add0~13\) # (!\cont|clock2Hz|cont\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont\(7),
	datad => VCC,
	cin => \cont|clock2Hz|Add0~13\,
	combout => \cont|clock2Hz|Add0~14_combout\,
	cout => \cont|clock2Hz|Add0~15\);

-- Location: LCCOMB_X23_Y5_N10
\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~75_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~74_combout\ & ((\cont|clock2Hz|Add0~62_combout\ & (!\cont|clock2Hz|Add0~14_combout\ & 
-- !\cont|clock2Hz|Add0~16_combout\)) # (!\cont|clock2Hz|Add0~62_combout\ & (\cont|clock2Hz|Add0~14_combout\ & \cont|clock2Hz|Add0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Add0~14_combout\,
	datac => \cont|clock2Hz|Add0~16_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~74_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~75_combout\);

-- Location: LCCOMB_X23_Y5_N20
\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~107_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~75_combout\ & ((\cont|clock2Hz|Add0~18_combout\ & (!\cont|clock2Hz|Add0~62_combout\ & 
-- \cont|clock2Hz|Add0~20_combout\)) # (!\cont|clock2Hz|Add0~18_combout\ & (\cont|clock2Hz|Add0~62_combout\ & !\cont|clock2Hz|Add0~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~75_combout\,
	datab => \cont|clock2Hz|Add0~18_combout\,
	datac => \cont|clock2Hz|Add0~62_combout\,
	datad => \cont|clock2Hz|Add0~20_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~107_combout\);

-- Location: LCCOMB_X23_Y5_N30
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[805]~780\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[805]~780_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\ & (\cont|clock2Hz|Add0~22_combout\ $ 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~107_combout\ $ (\cont|clock2Hz|Add0~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~22_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~107_combout\,
	datac => \cont|clock2Hz|Add0~62_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[805]~780_combout\);

-- Location: LCCOMB_X25_Y8_N20
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\ = !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[26]~41\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[26]~41\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\);

-- Location: LCCOMB_X24_Y10_N24
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[891]~802\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[891]~802_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[858]~782_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[26]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[858]~782_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[26]~40_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[891]~802_combout\);

-- Location: LCCOMB_X23_Y10_N26
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[924]~621\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[924]~621_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[28]~44_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[28]~44_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[924]~621_combout\);

-- Location: LCCOMB_X23_Y10_N24
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\ = \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[29]~47\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[29]~47\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\);

-- Location: LCCOMB_X22_Y5_N24
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[965]~909\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[965]~909_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[932]~907_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[4]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[4]~50_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[932]~907_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[965]~909_combout\);

-- Location: LCCOMB_X22_Y5_N16
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[998]~731\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[998]~731_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[965]~909_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[965]~908_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[965]~909_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[965]~908_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[998]~731_combout\);

-- Location: LCCOMB_X22_Y5_N22
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[998]~732\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[998]~732_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[6]~0_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[6]~0_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[998]~732_combout\);

-- Location: LCCOMB_X22_Y13_N12
\cont|clock2Hz|Mod0|auto_generated|divider|op_2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~12_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~11\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[998]~731_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[998]~732_combout\ & VCC))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~11\ & ((((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[998]~731_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[998]~732_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~13\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[998]~731_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[998]~732_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|op_2~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[998]~731_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[998]~732_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~11\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~12_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~13\);

-- Location: LCCOMB_X22_Y5_N12
\cont|clock2Hz|Mod0|auto_generated|divider|remainder[6]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|remainder[6]~18_combout\ = (\cont|clock2Hz|Add0~62_combout\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|op_2~12_combout\)))) # (!\cont|clock2Hz|Add0~62_combout\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[998]~731_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[998]~732_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[998]~731_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[998]~732_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~12_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[6]~18_combout\);

-- Location: LCCOMB_X22_Y7_N6
\cont|clock2Hz|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add2~0_combout\ = (\cont|clock2Hz|cont~8_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|remainder[6]~18_combout\ $ (VCC))) # (!\cont|clock2Hz|cont~8_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|remainder[6]~18_combout\ & 
-- VCC))
-- \cont|clock2Hz|Add2~1\ = CARRY((\cont|clock2Hz|cont~8_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|remainder[6]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont~8_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[6]~18_combout\,
	datad => VCC,
	combout => \cont|clock2Hz|Add2~0_combout\,
	cout => \cont|clock2Hz|Add2~1\);

-- Location: LCCOMB_X21_Y7_N28
\cont|clock2Hz|cont~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont~9_combout\ = (\cont|clock2Hz|LessThan1~7_combout\ & ((\cont|clock2Hz|Add2~0_combout\))) # (!\cont|clock2Hz|LessThan1~7_combout\ & (\cont|clock2Hz|Add0~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|LessThan1~7_combout\,
	datac => \cont|clock2Hz|Add0~12_combout\,
	datad => \cont|clock2Hz|Add2~0_combout\,
	combout => \cont|clock2Hz|cont~9_combout\);

-- Location: FF_X21_Y7_N29
\cont|clock2Hz|cont[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cont|clock2Hz|cont~9_combout\,
	ena => \cont|clock2Hz|saida~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|clock2Hz|cont\(6));

-- Location: LCCOMB_X23_Y5_N28
\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~74_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~73_combout\ & ((\cont|clock2Hz|Add0~12_combout\ & (\cont|clock2Hz|Add0~10_combout\ & 
-- !\cont|clock2Hz|Add0~62_combout\)) # (!\cont|clock2Hz|Add0~12_combout\ & (!\cont|clock2Hz|Add0~10_combout\ & \cont|clock2Hz|Add0~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~12_combout\,
	datab => \cont|clock2Hz|Add0~10_combout\,
	datac => \cont|clock2Hz|Add0~62_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~73_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~74_combout\);

-- Location: LCCOMB_X25_Y5_N4
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[768]~677\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[768]~677_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~74_combout\ $ 
-- (\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000100010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~74_combout\,
	datac => \cont|clock2Hz|Add0~62_combout\,
	datad => \cont|clock2Hz|Add0~14_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[768]~677_combout\);

-- Location: LCCOMB_X25_Y5_N2
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[768]~676\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[768]~676_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~74_combout\ $ 
-- (\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~74_combout\,
	datac => \cont|clock2Hz|Add0~62_combout\,
	datad => \cont|clock2Hz|Add0~14_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[768]~676_combout\);

-- Location: LCCOMB_X25_Y5_N18
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[1]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[1]~48_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[768]~677_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[768]~676_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[768]~677_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[768]~676_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[1]~48_combout\);

-- Location: LCCOMB_X21_Y14_N26
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[801]~678\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[801]~678_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\ & 
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[1]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[1]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[801]~678_combout\);

-- Location: LCCOMB_X21_Y14_N16
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[2]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[2]~48_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[801]~678_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[801]~675_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[801]~678_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[801]~675_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[2]~48_combout\);

-- Location: LCCOMB_X21_Y14_N10
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[867]~878\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[867]~878_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[834]~877_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[2]~48_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[2]~48_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[834]~877_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[867]~878_combout\);

-- Location: LCCOMB_X21_Y14_N6
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[867]~680\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[867]~680_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[3]~48_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[3]~48_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[867]~680_combout\);

-- Location: LCCOMB_X21_Y14_N12
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[4]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[4]~48_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[867]~878_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[867]~680_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[867]~878_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[867]~680_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[4]~48_combout\);

-- Location: LCCOMB_X21_Y14_N14
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[933]~880\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[933]~880_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[900]~879_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[4]~48_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[4]~48_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[900]~879_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[933]~880_combout\);

-- Location: LCCOMB_X21_Y13_N10
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[966]~706\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[966]~706_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[6]~0_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[6]~0_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[966]~706_combout\);

-- Location: LCCOMB_X22_Y14_N12
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[999]~730\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[999]~730_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[7]~2_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[7]~2_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[999]~730_combout\);

-- Location: LCCOMB_X21_Y14_N30
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[999]~927\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[999]~927_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[966]~705_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[6]~0_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[6]~0_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[966]~705_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[999]~927_combout\);

-- Location: LCCOMB_X22_Y13_N14
\cont|clock2Hz|Mod0|auto_generated|divider|op_2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~14_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~13\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[999]~927_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[999]~730_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~13\ & (((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[999]~927_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[999]~730_combout\)) # (GND)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~15\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[999]~927_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[999]~730_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[999]~927_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[999]~730_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~13\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~14_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~15\);

-- Location: LCCOMB_X21_Y14_N18
\cont|clock2Hz|Mod0|auto_generated|divider|remainder[7]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|remainder[7]~17_combout\ = (\cont|clock2Hz|Add0~62_combout\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|op_2~14_combout\)))) # (!\cont|clock2Hz|Add0~62_combout\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[999]~730_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[999]~927_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[999]~730_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[999]~927_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~14_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[7]~17_combout\);

-- Location: LCCOMB_X22_Y7_N8
\cont|clock2Hz|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add2~2_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|remainder[7]~17_combout\ & (!\cont|clock2Hz|Add2~1\)) # (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[7]~17_combout\ & ((\cont|clock2Hz|Add2~1\) # (GND)))
-- \cont|clock2Hz|Add2~3\ = CARRY((!\cont|clock2Hz|Add2~1\) # (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[7]~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[7]~17_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add2~1\,
	combout => \cont|clock2Hz|Add2~2_combout\,
	cout => \cont|clock2Hz|Add2~3\);

-- Location: LCCOMB_X21_Y7_N6
\cont|clock2Hz|cont~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont~10_combout\ = (\cont|clock2Hz|LessThan1~7_combout\ & (\cont|clock2Hz|Add2~2_combout\)) # (!\cont|clock2Hz|LessThan1~7_combout\ & ((\cont|clock2Hz|Add0~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|LessThan1~7_combout\,
	datac => \cont|clock2Hz|Add2~2_combout\,
	datad => \cont|clock2Hz|Add0~14_combout\,
	combout => \cont|clock2Hz|cont~10_combout\);

-- Location: FF_X21_Y7_N7
\cont|clock2Hz|cont[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cont|clock2Hz|cont~10_combout\,
	ena => \cont|clock2Hz|saida~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|clock2Hz|cont\(7));

-- Location: LCCOMB_X23_Y7_N16
\cont|clock2Hz|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add0~16_combout\ = (\cont|clock2Hz|cont\(8) & (\cont|clock2Hz|Add0~15\ $ (GND))) # (!\cont|clock2Hz|cont\(8) & (!\cont|clock2Hz|Add0~15\ & VCC))
-- \cont|clock2Hz|Add0~17\ = CARRY((\cont|clock2Hz|cont\(8) & !\cont|clock2Hz|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|cont\(8),
	datad => VCC,
	cin => \cont|clock2Hz|Add0~15\,
	combout => \cont|clock2Hz|Add0~16_combout\,
	cout => \cont|clock2Hz|Add0~17\);

-- Location: LCCOMB_X25_Y5_N26
\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~90_combout\ = \cont|clock2Hz|Add0~16_combout\ $ (((\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~74_combout\ & ((\cont|clock2Hz|Add0~14_combout\))) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~74_combout\ & (\cont|clock2Hz|Add0~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011010011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~16_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~74_combout\,
	datac => \cont|clock2Hz|Add0~62_combout\,
	datad => \cont|clock2Hz|Add0~14_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~90_combout\);

-- Location: LCCOMB_X25_Y5_N22
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[769]~647\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[769]~647_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~90_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~90_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[769]~647_combout\);

-- Location: LCCOMB_X25_Y5_N12
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[769]~646\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[769]~646_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~90_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~90_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[769]~646_combout\);

-- Location: LCCOMB_X25_Y5_N0
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[2]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[2]~46_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[769]~647_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[769]~646_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[769]~647_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[769]~646_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[2]~46_combout\);

-- Location: LCCOMB_X22_Y14_N18
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[835]~959\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[835]~959_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~90_combout\))) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[2]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[2]~46_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~90_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[835]~959_combout\);

-- Location: LCCOMB_X22_Y14_N0
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[835]~649\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[835]~649_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\ & 
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[3]~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[3]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[835]~649_combout\);

-- Location: LCCOMB_X22_Y14_N10
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[4]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[4]~46_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[835]~959_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[835]~649_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[835]~959_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[835]~649_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[4]~46_combout\);

-- Location: LCCOMB_X22_Y14_N14
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[901]~852\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[901]~852_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[868]~851_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[4]~46_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[4]~46_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[868]~851_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[901]~852_combout\);

-- Location: LCCOMB_X22_Y14_N16
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[934]~674\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[934]~674_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[6]~0_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[6]~0_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[934]~674_combout\);

-- Location: LCCOMB_X22_Y14_N28
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1000]~926\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1000]~926_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[967]~905_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[7]~2_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[7]~2_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[967]~905_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1000]~926_combout\);

-- Location: LCCOMB_X22_Y14_N30
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1000]~729\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1000]~729_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[8]~4_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[8]~4_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1000]~729_combout\);

-- Location: LCCOMB_X22_Y13_N16
\cont|clock2Hz|Mod0|auto_generated|divider|op_2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~16_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~15\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1000]~729_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1000]~926_combout\ & VCC))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~15\ & ((((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1000]~729_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1000]~926_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~17\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1000]~729_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1000]~926_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|op_2~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1000]~729_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1000]~926_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~15\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~16_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~17\);

-- Location: LCCOMB_X22_Y14_N26
\cont|clock2Hz|Mod0|auto_generated|divider|remainder[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|remainder[8]~16_combout\ = (\cont|clock2Hz|Add0~62_combout\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|op_2~16_combout\)))) # (!\cont|clock2Hz|Add0~62_combout\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1000]~926_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1000]~729_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1000]~926_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1000]~729_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~16_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[8]~16_combout\);

-- Location: LCCOMB_X22_Y7_N10
\cont|clock2Hz|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add2~4_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|remainder[8]~16_combout\ & (\cont|clock2Hz|Add2~3\ $ (GND))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[8]~16_combout\ & (!\cont|clock2Hz|Add2~3\ & VCC))
-- \cont|clock2Hz|Add2~5\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|remainder[8]~16_combout\ & !\cont|clock2Hz|Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[8]~16_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add2~3\,
	combout => \cont|clock2Hz|Add2~4_combout\,
	cout => \cont|clock2Hz|Add2~5\);

-- Location: LCCOMB_X21_Y7_N4
\cont|clock2Hz|cont~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont~11_combout\ = (\cont|clock2Hz|LessThan1~7_combout\ & (\cont|clock2Hz|Add2~4_combout\)) # (!\cont|clock2Hz|LessThan1~7_combout\ & ((\cont|clock2Hz|Add0~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|LessThan1~7_combout\,
	datac => \cont|clock2Hz|Add2~4_combout\,
	datad => \cont|clock2Hz|Add0~16_combout\,
	combout => \cont|clock2Hz|cont~11_combout\);

-- Location: FF_X21_Y7_N5
\cont|clock2Hz|cont[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cont|clock2Hz|cont~11_combout\,
	ena => \cont|clock2Hz|saida~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|clock2Hz|cont\(8));

-- Location: LCCOMB_X23_Y7_N18
\cont|clock2Hz|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add0~18_combout\ = (\cont|clock2Hz|cont\(9) & (!\cont|clock2Hz|Add0~17\)) # (!\cont|clock2Hz|cont\(9) & ((\cont|clock2Hz|Add0~17\) # (GND)))
-- \cont|clock2Hz|Add0~19\ = CARRY((!\cont|clock2Hz|Add0~17\) # (!\cont|clock2Hz|cont\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|cont\(9),
	datad => VCC,
	cin => \cont|clock2Hz|Add0~17\,
	combout => \cont|clock2Hz|Add0~18_combout\,
	cout => \cont|clock2Hz|Add0~19\);

-- Location: LCCOMB_X23_Y5_N14
\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[11]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[11]~109_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~75_combout\ & ((\cont|clock2Hz|Add0~22_combout\ & (\cont|clock2Hz|Add0~20_combout\ & 
-- !\cont|clock2Hz|Add0~62_combout\)) # (!\cont|clock2Hz|Add0~22_combout\ & (!\cont|clock2Hz|Add0~20_combout\ & \cont|clock2Hz|Add0~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~22_combout\,
	datab => \cont|clock2Hz|Add0~20_combout\,
	datac => \cont|clock2Hz|Add0~62_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~75_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[11]~109_combout\);

-- Location: LCCOMB_X24_Y5_N12
\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[11]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[11]~110_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[11]~109_combout\ & ((\cont|clock2Hz|Add0~18_combout\ & (\cont|clock2Hz|Add0~20_combout\ & 
-- \cont|clock2Hz|Add0~22_combout\)) # (!\cont|clock2Hz|Add0~18_combout\ & (!\cont|clock2Hz|Add0~20_combout\ & !\cont|clock2Hz|Add0~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~18_combout\,
	datab => \cont|clock2Hz|Add0~20_combout\,
	datac => \cont|clock2Hz|Add0~22_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[11]~109_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[11]~110_combout\);

-- Location: LCCOMB_X24_Y5_N10
\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[14]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[14]~76_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~1_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~2_combout\ & 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~0_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[11]~110_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~1_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~2_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~0_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[11]~110_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[14]~76_combout\);

-- Location: LCCOMB_X24_Y5_N18
\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[17]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[17]~77_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~4_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~3_combout\ & 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~5_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[14]~76_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~4_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~3_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~5_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[14]~76_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[17]~77_combout\);

-- Location: LCCOMB_X24_Y6_N2
\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[20]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[20]~78_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~7_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~6_combout\ & 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~8_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[17]~77_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~7_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~6_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~8_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[17]~77_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[20]~78_combout\);

-- Location: LCCOMB_X24_Y6_N18
\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[23]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[23]~79_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~11_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~9_combout\ & 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~10_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[20]~78_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~11_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~9_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~10_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[20]~78_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[23]~79_combout\);

-- Location: LCCOMB_X24_Y6_N14
\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[26]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[26]~80_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~13_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~12_combout\ & 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~14_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[23]~79_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~13_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~12_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~14_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[23]~79_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[26]~80_combout\);

-- Location: LCCOMB_X25_Y6_N30
\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[29]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[29]~97_combout\ = \cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~58_combout\ $ (((\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[29]~82_combout\ & 
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[26]~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[29]~82_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datac => \cont|clock2Hz|Add0~58_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[26]~80_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[29]~97_combout\);

-- Location: LCCOMB_X25_Y6_N18
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\ = !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[24]~37\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[24]~37\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\);

-- Location: LCCOMB_X26_Y13_N14
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[770]~824\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[770]~824_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\ & (\cont|clock2Hz|Add0~18_combout\ $ (\cont|clock2Hz|Add0~62_combout\ $ 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\,
	datab => \cont|clock2Hz|Add0~18_combout\,
	datac => \cont|clock2Hz|Add0~62_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~75_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[770]~824_combout\);

-- Location: LCCOMB_X26_Y13_N0
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[770]~825\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[770]~825_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\ & (\cont|clock2Hz|Add0~18_combout\ $ (\cont|clock2Hz|Add0~62_combout\ $ 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000100010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\,
	datab => \cont|clock2Hz|Add0~18_combout\,
	datac => \cont|clock2Hz|Add0~62_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~75_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[770]~825_combout\);

-- Location: LCCOMB_X26_Y13_N12
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[3]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[3]~44_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[770]~824_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[770]~825_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[770]~824_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[770]~825_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[3]~44_combout\);

-- Location: LCCOMB_X26_Y13_N22
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[836]~826\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[836]~826_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[803]~823_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[3]~44_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[3]~44_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[803]~823_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[836]~826_combout\);

-- Location: LCCOMB_X26_Y13_N30
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[869]~828\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[869]~828_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[836]~826_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[4]~44_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[836]~826_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[4]~44_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[869]~828_combout\);

-- Location: LCCOMB_X26_Y11_N30
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[902]~644\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[902]~644_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[6]~0_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[6]~0_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[902]~644_combout\);

-- Location: LCCOMB_X26_Y13_N10
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[968]~904\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[968]~904_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[935]~876_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[7]~2_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[7]~2_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[935]~876_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[968]~904_combout\);

-- Location: LCCOMB_X26_Y13_N4
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1001]~925\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1001]~925_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[968]~904_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[8]~4_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[968]~904_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[8]~4_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1001]~925_combout\);

-- Location: LCCOMB_X26_Y13_N8
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1001]~728\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1001]~728_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[9]~6_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[9]~6_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1001]~728_combout\);

-- Location: LCCOMB_X22_Y13_N18
\cont|clock2Hz|Mod0|auto_generated|divider|op_2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~18_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~17\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1001]~925_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1001]~728_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~17\ & (((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1001]~925_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1001]~728_combout\)) # (GND)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~19\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1001]~925_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1001]~728_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1001]~925_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1001]~728_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~17\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~18_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~19\);

-- Location: LCCOMB_X26_Y13_N6
\cont|clock2Hz|Mod0|auto_generated|divider|remainder[9]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|remainder[9]~15_combout\ = (\cont|clock2Hz|Add0~62_combout\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|op_2~18_combout\)))) # (!\cont|clock2Hz|Add0~62_combout\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1001]~925_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1001]~728_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1001]~925_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1001]~728_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~18_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[9]~15_combout\);

-- Location: LCCOMB_X22_Y7_N12
\cont|clock2Hz|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add2~6_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|remainder[9]~15_combout\ & (!\cont|clock2Hz|Add2~5\)) # (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[9]~15_combout\ & ((\cont|clock2Hz|Add2~5\) # (GND)))
-- \cont|clock2Hz|Add2~7\ = CARRY((!\cont|clock2Hz|Add2~5\) # (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[9]~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[9]~15_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add2~5\,
	combout => \cont|clock2Hz|Add2~6_combout\,
	cout => \cont|clock2Hz|Add2~7\);

-- Location: LCCOMB_X21_Y7_N10
\cont|clock2Hz|cont~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont~12_combout\ = (\cont|clock2Hz|LessThan1~7_combout\ & (\cont|clock2Hz|Add2~6_combout\)) # (!\cont|clock2Hz|LessThan1~7_combout\ & ((\cont|clock2Hz|Add0~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|LessThan1~7_combout\,
	datac => \cont|clock2Hz|Add2~6_combout\,
	datad => \cont|clock2Hz|Add0~18_combout\,
	combout => \cont|clock2Hz|cont~12_combout\);

-- Location: FF_X21_Y7_N11
\cont|clock2Hz|cont[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cont|clock2Hz|cont~12_combout\,
	ena => \cont|clock2Hz|saida~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|clock2Hz|cont\(9));

-- Location: LCCOMB_X23_Y7_N20
\cont|clock2Hz|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add0~20_combout\ = (\cont|clock2Hz|cont\(10) & (\cont|clock2Hz|Add0~19\ $ (GND))) # (!\cont|clock2Hz|cont\(10) & (!\cont|clock2Hz|Add0~19\ & VCC))
-- \cont|clock2Hz|Add0~21\ = CARRY((\cont|clock2Hz|cont\(10) & !\cont|clock2Hz|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|cont\(10),
	datad => VCC,
	cin => \cont|clock2Hz|Add0~19\,
	combout => \cont|clock2Hz|Add0~20_combout\,
	cout => \cont|clock2Hz|Add0~21\);

-- Location: LCCOMB_X26_Y13_N26
\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~108_combout\ = \cont|clock2Hz|Add0~20_combout\ $ (((\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~75_combout\ & ((\cont|clock2Hz|Add0~18_combout\))) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~75_combout\ & (\cont|clock2Hz|Add0~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011010011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~20_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~75_combout\,
	datac => \cont|clock2Hz|Add0~62_combout\,
	datad => \cont|clock2Hz|Add0~18_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~108_combout\);

-- Location: LCCOMB_X21_Y13_N24
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[837]~957\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[837]~957_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~108_combout\)) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[4]~42_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~108_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[4]~42_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[837]~957_combout\);

-- Location: LCCOMB_X21_Y13_N2
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[870]~618\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[870]~618_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[837]~957_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[837]~958_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[837]~957_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[837]~958_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[870]~618_combout\);

-- Location: LCCOMB_X21_Y13_N4
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[903]~850\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[903]~850_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[870]~618_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[6]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[870]~618_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[6]~0_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[903]~850_combout\);

-- Location: LCCOMB_X21_Y11_N12
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[936]~671\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[936]~671_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[8]~4_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[8]~4_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[936]~671_combout\);

-- Location: LCCOMB_X21_Y13_N14
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1002]~924\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1002]~924_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[969]~903_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[9]~6_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[9]~6_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[969]~903_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1002]~924_combout\);

-- Location: LCCOMB_X21_Y13_N28
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1002]~727\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1002]~727_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[10]~8_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[10]~8_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1002]~727_combout\);

-- Location: LCCOMB_X22_Y13_N20
\cont|clock2Hz|Mod0|auto_generated|divider|op_2~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~20_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~19\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1002]~924_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1002]~727_combout\ & VCC))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~19\ & ((((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1002]~924_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1002]~727_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~21\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1002]~924_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1002]~727_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|op_2~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1002]~924_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1002]~727_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~19\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~20_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~21\);

-- Location: LCCOMB_X21_Y13_N18
\cont|clock2Hz|Mod0|auto_generated|divider|remainder[10]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|remainder[10]~14_combout\ = (\cont|clock2Hz|Add0~62_combout\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|op_2~20_combout\)))) # (!\cont|clock2Hz|Add0~62_combout\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1002]~924_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1002]~727_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1002]~924_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~20_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1002]~727_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[10]~14_combout\);

-- Location: LCCOMB_X22_Y7_N14
\cont|clock2Hz|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add2~8_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|remainder[10]~14_combout\ & (\cont|clock2Hz|Add2~7\ $ (GND))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[10]~14_combout\ & (!\cont|clock2Hz|Add2~7\ & VCC))
-- \cont|clock2Hz|Add2~9\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|remainder[10]~14_combout\ & !\cont|clock2Hz|Add2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[10]~14_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add2~7\,
	combout => \cont|clock2Hz|Add2~8_combout\,
	cout => \cont|clock2Hz|Add2~9\);

-- Location: LCCOMB_X21_Y7_N24
\cont|clock2Hz|cont~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont~15_combout\ = (\cont|clock2Hz|LessThan1~7_combout\ & (\cont|clock2Hz|Add2~8_combout\)) # (!\cont|clock2Hz|LessThan1~7_combout\ & ((\cont|clock2Hz|Add0~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|LessThan1~7_combout\,
	datac => \cont|clock2Hz|Add2~8_combout\,
	datad => \cont|clock2Hz|Add0~20_combout\,
	combout => \cont|clock2Hz|cont~15_combout\);

-- Location: FF_X21_Y7_N25
\cont|clock2Hz|cont[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cont|clock2Hz|cont~15_combout\,
	ena => \cont|clock2Hz|saida~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|clock2Hz|cont\(10));

-- Location: LCCOMB_X23_Y7_N22
\cont|clock2Hz|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add0~22_combout\ = (\cont|clock2Hz|cont\(11) & (!\cont|clock2Hz|Add0~21\)) # (!\cont|clock2Hz|cont\(11) & ((\cont|clock2Hz|Add0~21\) # (GND)))
-- \cont|clock2Hz|Add0~23\ = CARRY((!\cont|clock2Hz|Add0~21\) # (!\cont|clock2Hz|cont\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont\(11),
	datad => VCC,
	cin => \cont|clock2Hz|Add0~21\,
	combout => \cont|clock2Hz|Add0~22_combout\,
	cout => \cont|clock2Hz|Add0~23\);

-- Location: LCCOMB_X23_Y5_N26
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1003]~726\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1003]~726_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[11]~10_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[11]~10_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1003]~726_combout\);

-- Location: LCCOMB_X23_Y5_N2
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1003]~923\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1003]~923_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[970]~902_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[10]~8_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[10]~8_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[970]~902_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1003]~923_combout\);

-- Location: LCCOMB_X22_Y13_N22
\cont|clock2Hz|Mod0|auto_generated|divider|op_2~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~22_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~21\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1003]~923_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1003]~726_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~21\ & (((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1003]~923_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1003]~726_combout\)) # (GND)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~23\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1003]~923_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1003]~726_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1003]~923_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1003]~726_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~21\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~22_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~23\);

-- Location: LCCOMB_X23_Y5_N0
\cont|clock2Hz|Mod0|auto_generated|divider|remainder[11]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|remainder[11]~13_combout\ = (\cont|clock2Hz|Add0~62_combout\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|op_2~22_combout\)))) # (!\cont|clock2Hz|Add0~62_combout\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1003]~726_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1003]~923_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1003]~726_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~22_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1003]~923_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[11]~13_combout\);

-- Location: LCCOMB_X22_Y7_N16
\cont|clock2Hz|Add2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add2~10_combout\ = (\cont|clock2Hz|cont~8_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|remainder[11]~13_combout\ & (\cont|clock2Hz|Add2~9\ & VCC)) # (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[11]~13_combout\ & 
-- (!\cont|clock2Hz|Add2~9\)))) # (!\cont|clock2Hz|cont~8_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|remainder[11]~13_combout\ & (!\cont|clock2Hz|Add2~9\)) # (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[11]~13_combout\ & 
-- ((\cont|clock2Hz|Add2~9\) # (GND)))))
-- \cont|clock2Hz|Add2~11\ = CARRY((\cont|clock2Hz|cont~8_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[11]~13_combout\ & !\cont|clock2Hz|Add2~9\)) # (!\cont|clock2Hz|cont~8_combout\ & ((!\cont|clock2Hz|Add2~9\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[11]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont~8_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[11]~13_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add2~9\,
	combout => \cont|clock2Hz|Add2~10_combout\,
	cout => \cont|clock2Hz|Add2~11\);

-- Location: LCCOMB_X21_Y7_N2
\cont|clock2Hz|cont~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont~16_combout\ = (\cont|clock2Hz|LessThan1~7_combout\ & ((\cont|clock2Hz|Add2~10_combout\))) # (!\cont|clock2Hz|LessThan1~7_combout\ & (\cont|clock2Hz|Add0~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|LessThan1~7_combout\,
	datac => \cont|clock2Hz|Add0~22_combout\,
	datad => \cont|clock2Hz|Add2~10_combout\,
	combout => \cont|clock2Hz|cont~16_combout\);

-- Location: FF_X21_Y7_N3
\cont|clock2Hz|cont[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cont|clock2Hz|cont~16_combout\,
	ena => \cont|clock2Hz|saida~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|clock2Hz|cont\(11));

-- Location: LCCOMB_X23_Y7_N24
\cont|clock2Hz|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add0~24_combout\ = (\cont|clock2Hz|cont\(12) & (\cont|clock2Hz|Add0~23\ $ (GND))) # (!\cont|clock2Hz|cont\(12) & (!\cont|clock2Hz|Add0~23\ & VCC))
-- \cont|clock2Hz|Add0~25\ = CARRY((\cont|clock2Hz|cont\(12) & !\cont|clock2Hz|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont\(12),
	datad => VCC,
	cin => \cont|clock2Hz|Add0~23\,
	combout => \cont|clock2Hz|Add0~24_combout\,
	cout => \cont|clock2Hz|Add0~25\);

-- Location: LCCOMB_X24_Y13_N16
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1004]~725\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1004]~725_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[12]~12_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[12]~12_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1004]~725_combout\);

-- Location: LCCOMB_X24_Y13_N14
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1004]~922\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1004]~922_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[971]~901_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[11]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[971]~901_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[11]~10_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1004]~922_combout\);

-- Location: LCCOMB_X22_Y13_N24
\cont|clock2Hz|Mod0|auto_generated|divider|op_2~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~24_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~23\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1004]~725_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1004]~922_combout\ & VCC))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~23\ & ((((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1004]~725_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1004]~922_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~25\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1004]~725_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1004]~922_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|op_2~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1004]~725_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1004]~922_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~23\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~24_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~25\);

-- Location: LCCOMB_X24_Y13_N8
\cont|clock2Hz|Mod0|auto_generated|divider|remainder[12]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|remainder[12]~12_combout\ = (\cont|clock2Hz|Add0~62_combout\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|op_2~24_combout\)))) # (!\cont|clock2Hz|Add0~62_combout\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1004]~725_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1004]~922_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1004]~725_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1004]~922_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~24_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[12]~12_combout\);

-- Location: LCCOMB_X22_Y7_N18
\cont|clock2Hz|Add2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add2~12_combout\ = ((\cont|clock2Hz|cont~8_combout\ $ (\cont|clock2Hz|Mod0|auto_generated|divider|remainder[12]~12_combout\ $ (!\cont|clock2Hz|Add2~11\)))) # (GND)
-- \cont|clock2Hz|Add2~13\ = CARRY((\cont|clock2Hz|cont~8_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|remainder[12]~12_combout\) # (!\cont|clock2Hz|Add2~11\))) # (!\cont|clock2Hz|cont~8_combout\ & 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|remainder[12]~12_combout\ & !\cont|clock2Hz|Add2~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont~8_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[12]~12_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add2~11\,
	combout => \cont|clock2Hz|Add2~12_combout\,
	cout => \cont|clock2Hz|Add2~13\);

-- Location: LCCOMB_X21_Y7_N20
\cont|clock2Hz|cont~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont~17_combout\ = (\cont|clock2Hz|LessThan1~7_combout\ & ((\cont|clock2Hz|Add2~12_combout\))) # (!\cont|clock2Hz|LessThan1~7_combout\ & (\cont|clock2Hz|Add0~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|LessThan1~7_combout\,
	datab => \cont|clock2Hz|Add0~24_combout\,
	datad => \cont|clock2Hz|Add2~12_combout\,
	combout => \cont|clock2Hz|cont~17_combout\);

-- Location: FF_X21_Y7_N21
\cont|clock2Hz|cont[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cont|clock2Hz|cont~17_combout\,
	ena => \cont|clock2Hz|saida~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|clock2Hz|cont\(12));

-- Location: LCCOMB_X23_Y7_N26
\cont|clock2Hz|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add0~26_combout\ = (\cont|clock2Hz|cont\(13) & (!\cont|clock2Hz|Add0~25\)) # (!\cont|clock2Hz|cont\(13) & ((\cont|clock2Hz|Add0~25\) # (GND)))
-- \cont|clock2Hz|Add0~27\ = CARRY((!\cont|clock2Hz|Add0~25\) # (!\cont|clock2Hz|cont\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|cont\(13),
	datad => VCC,
	cin => \cont|clock2Hz|Add0~25\,
	combout => \cont|clock2Hz|Add0~26_combout\,
	cout => \cont|clock2Hz|Add0~27\);

-- Location: LCCOMB_X21_Y5_N6
\cont|clock2Hz|cont~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont~7_combout\ = \cont|clock2Hz|Add0~0_combout\ $ (\cont|clock2Hz|Add0~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~0_combout\,
	datad => \cont|clock2Hz|Add0~62_combout\,
	combout => \cont|clock2Hz|cont~7_combout\);

-- Location: LCCOMB_X19_Y5_N0
\cont|clock2Hz|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add1~0_combout\ = (\cont|clock2Hz|cont~7_combout\ & (\cont|clock2Hz|Add0~62_combout\ $ (VCC))) # (!\cont|clock2Hz|cont~7_combout\ & (\cont|clock2Hz|Add0~62_combout\ & VCC))
-- \cont|clock2Hz|Add1~1\ = CARRY((\cont|clock2Hz|cont~7_combout\ & \cont|clock2Hz|Add0~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont~7_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datad => VCC,
	combout => \cont|clock2Hz|Add1~0_combout\,
	cout => \cont|clock2Hz|Add1~1\);

-- Location: LCCOMB_X19_Y5_N2
\cont|clock2Hz|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add1~2_combout\ = (\cont|clock2Hz|Add1~1\ & (\cont|clock2Hz|Add0~2_combout\ $ ((!\cont|clock2Hz|Add0~62_combout\)))) # (!\cont|clock2Hz|Add1~1\ & ((\cont|clock2Hz|Add0~2_combout\ $ (\cont|clock2Hz|Add0~62_combout\)) # (GND)))
-- \cont|clock2Hz|Add1~3\ = CARRY((\cont|clock2Hz|Add0~2_combout\ $ (!\cont|clock2Hz|Add0~62_combout\)) # (!\cont|clock2Hz|Add1~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~2_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add1~1\,
	combout => \cont|clock2Hz|Add1~2_combout\,
	cout => \cont|clock2Hz|Add1~3\);

-- Location: LCCOMB_X19_Y5_N4
\cont|clock2Hz|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add1~4_combout\ = (\cont|clock2Hz|Add1~3\ & ((\cont|clock2Hz|Add0~4_combout\ $ (\cont|clock2Hz|Add0~62_combout\)))) # (!\cont|clock2Hz|Add1~3\ & (\cont|clock2Hz|Add0~4_combout\ $ (\cont|clock2Hz|Add0~62_combout\ $ (VCC))))
-- \cont|clock2Hz|Add1~5\ = CARRY((!\cont|clock2Hz|Add1~3\ & (\cont|clock2Hz|Add0~4_combout\ $ (\cont|clock2Hz|Add0~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~4_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add1~3\,
	combout => \cont|clock2Hz|Add1~4_combout\,
	cout => \cont|clock2Hz|Add1~5\);

-- Location: LCCOMB_X19_Y5_N6
\cont|clock2Hz|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add1~6_combout\ = (\cont|clock2Hz|Add1~5\ & (\cont|clock2Hz|Add0~6_combout\ $ ((!\cont|clock2Hz|Add0~62_combout\)))) # (!\cont|clock2Hz|Add1~5\ & ((\cont|clock2Hz|Add0~6_combout\ $ (\cont|clock2Hz|Add0~62_combout\)) # (GND)))
-- \cont|clock2Hz|Add1~7\ = CARRY((\cont|clock2Hz|Add0~6_combout\ $ (!\cont|clock2Hz|Add0~62_combout\)) # (!\cont|clock2Hz|Add1~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~6_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add1~5\,
	combout => \cont|clock2Hz|Add1~6_combout\,
	cout => \cont|clock2Hz|Add1~7\);

-- Location: LCCOMB_X19_Y5_N8
\cont|clock2Hz|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add1~8_combout\ = (\cont|clock2Hz|Add1~7\ & ((\cont|clock2Hz|Add0~8_combout\ $ (\cont|clock2Hz|Add0~62_combout\)))) # (!\cont|clock2Hz|Add1~7\ & (\cont|clock2Hz|Add0~8_combout\ $ (\cont|clock2Hz|Add0~62_combout\ $ (VCC))))
-- \cont|clock2Hz|Add1~9\ = CARRY((!\cont|clock2Hz|Add1~7\ & (\cont|clock2Hz|Add0~8_combout\ $ (\cont|clock2Hz|Add0~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~8_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add1~7\,
	combout => \cont|clock2Hz|Add1~8_combout\,
	cout => \cont|clock2Hz|Add1~9\);

-- Location: LCCOMB_X19_Y5_N10
\cont|clock2Hz|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add1~10_combout\ = (\cont|clock2Hz|Add1~9\ & (\cont|clock2Hz|Add0~10_combout\ $ ((!\cont|clock2Hz|Add0~62_combout\)))) # (!\cont|clock2Hz|Add1~9\ & ((\cont|clock2Hz|Add0~10_combout\ $ (\cont|clock2Hz|Add0~62_combout\)) # (GND)))
-- \cont|clock2Hz|Add1~11\ = CARRY((\cont|clock2Hz|Add0~10_combout\ $ (!\cont|clock2Hz|Add0~62_combout\)) # (!\cont|clock2Hz|Add1~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~10_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add1~9\,
	combout => \cont|clock2Hz|Add1~10_combout\,
	cout => \cont|clock2Hz|Add1~11\);

-- Location: LCCOMB_X19_Y5_N12
\cont|clock2Hz|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add1~12_combout\ = (\cont|clock2Hz|Add1~11\ & ((\cont|clock2Hz|Add0~12_combout\ $ (\cont|clock2Hz|Add0~62_combout\)))) # (!\cont|clock2Hz|Add1~11\ & (\cont|clock2Hz|Add0~12_combout\ $ (\cont|clock2Hz|Add0~62_combout\ $ (VCC))))
-- \cont|clock2Hz|Add1~13\ = CARRY((!\cont|clock2Hz|Add1~11\ & (\cont|clock2Hz|Add0~12_combout\ $ (\cont|clock2Hz|Add0~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~12_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add1~11\,
	combout => \cont|clock2Hz|Add1~12_combout\,
	cout => \cont|clock2Hz|Add1~13\);

-- Location: LCCOMB_X19_Y5_N14
\cont|clock2Hz|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add1~14_combout\ = (\cont|clock2Hz|Add1~13\ & (\cont|clock2Hz|Add0~62_combout\ $ ((!\cont|clock2Hz|Add0~14_combout\)))) # (!\cont|clock2Hz|Add1~13\ & ((\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~14_combout\)) # (GND)))
-- \cont|clock2Hz|Add1~15\ = CARRY((\cont|clock2Hz|Add0~62_combout\ $ (!\cont|clock2Hz|Add0~14_combout\)) # (!\cont|clock2Hz|Add1~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Add0~14_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add1~13\,
	combout => \cont|clock2Hz|Add1~14_combout\,
	cout => \cont|clock2Hz|Add1~15\);

-- Location: LCCOMB_X19_Y5_N16
\cont|clock2Hz|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add1~16_combout\ = (\cont|clock2Hz|Add1~15\ & ((\cont|clock2Hz|Add0~16_combout\ $ (\cont|clock2Hz|Add0~62_combout\)))) # (!\cont|clock2Hz|Add1~15\ & (\cont|clock2Hz|Add0~16_combout\ $ (\cont|clock2Hz|Add0~62_combout\ $ (VCC))))
-- \cont|clock2Hz|Add1~17\ = CARRY((!\cont|clock2Hz|Add1~15\ & (\cont|clock2Hz|Add0~16_combout\ $ (\cont|clock2Hz|Add0~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~16_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add1~15\,
	combout => \cont|clock2Hz|Add1~16_combout\,
	cout => \cont|clock2Hz|Add1~17\);

-- Location: LCCOMB_X19_Y5_N18
\cont|clock2Hz|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add1~18_combout\ = (\cont|clock2Hz|Add1~17\ & (\cont|clock2Hz|Add0~62_combout\ $ ((!\cont|clock2Hz|Add0~18_combout\)))) # (!\cont|clock2Hz|Add1~17\ & ((\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~18_combout\)) # (GND)))
-- \cont|clock2Hz|Add1~19\ = CARRY((\cont|clock2Hz|Add0~62_combout\ $ (!\cont|clock2Hz|Add0~18_combout\)) # (!\cont|clock2Hz|Add1~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Add0~18_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add1~17\,
	combout => \cont|clock2Hz|Add1~18_combout\,
	cout => \cont|clock2Hz|Add1~19\);

-- Location: LCCOMB_X19_Y5_N20
\cont|clock2Hz|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add1~20_combout\ = (\cont|clock2Hz|Add1~19\ & ((\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~20_combout\)))) # (!\cont|clock2Hz|Add1~19\ & (\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~20_combout\ $ (VCC))))
-- \cont|clock2Hz|Add1~21\ = CARRY((!\cont|clock2Hz|Add1~19\ & (\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Add0~20_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add1~19\,
	combout => \cont|clock2Hz|Add1~20_combout\,
	cout => \cont|clock2Hz|Add1~21\);

-- Location: LCCOMB_X19_Y5_N22
\cont|clock2Hz|Add1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add1~22_combout\ = (\cont|clock2Hz|Add1~21\ & (\cont|clock2Hz|Add0~62_combout\ $ ((!\cont|clock2Hz|Add0~22_combout\)))) # (!\cont|clock2Hz|Add1~21\ & ((\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~22_combout\)) # (GND)))
-- \cont|clock2Hz|Add1~23\ = CARRY((\cont|clock2Hz|Add0~62_combout\ $ (!\cont|clock2Hz|Add0~22_combout\)) # (!\cont|clock2Hz|Add1~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Add0~22_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add1~21\,
	combout => \cont|clock2Hz|Add1~22_combout\,
	cout => \cont|clock2Hz|Add1~23\);

-- Location: LCCOMB_X19_Y5_N24
\cont|clock2Hz|Add1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add1~24_combout\ = (\cont|clock2Hz|Add1~23\ & ((\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~24_combout\)))) # (!\cont|clock2Hz|Add1~23\ & (\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~24_combout\ $ (VCC))))
-- \cont|clock2Hz|Add1~25\ = CARRY((!\cont|clock2Hz|Add1~23\ & (\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Add0~24_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add1~23\,
	combout => \cont|clock2Hz|Add1~24_combout\,
	cout => \cont|clock2Hz|Add1~25\);

-- Location: LCCOMB_X19_Y5_N26
\cont|clock2Hz|Add1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add1~26_combout\ = (\cont|clock2Hz|Add1~25\ & (\cont|clock2Hz|Add0~62_combout\ $ ((!\cont|clock2Hz|Add0~26_combout\)))) # (!\cont|clock2Hz|Add1~25\ & ((\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~26_combout\)) # (GND)))
-- \cont|clock2Hz|Add1~27\ = CARRY((\cont|clock2Hz|Add0~62_combout\ $ (!\cont|clock2Hz|Add0~26_combout\)) # (!\cont|clock2Hz|Add1~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Add0~26_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add1~25\,
	combout => \cont|clock2Hz|Add1~26_combout\,
	cout => \cont|clock2Hz|Add1~27\);

-- Location: LCCOMB_X19_Y5_N28
\cont|clock2Hz|Add1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add1~28_combout\ = (\cont|clock2Hz|Add1~27\ & ((\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~28_combout\)))) # (!\cont|clock2Hz|Add1~27\ & (\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~28_combout\ $ (VCC))))
-- \cont|clock2Hz|Add1~29\ = CARRY((!\cont|clock2Hz|Add1~27\ & (\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Add0~28_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add1~27\,
	combout => \cont|clock2Hz|Add1~28_combout\,
	cout => \cont|clock2Hz|Add1~29\);

-- Location: LCCOMB_X19_Y5_N30
\cont|clock2Hz|Add1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add1~30_combout\ = (\cont|clock2Hz|Add1~29\ & (\cont|clock2Hz|Add0~62_combout\ $ ((!\cont|clock2Hz|Add0~30_combout\)))) # (!\cont|clock2Hz|Add1~29\ & ((\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~30_combout\)) # (GND)))
-- \cont|clock2Hz|Add1~31\ = CARRY((\cont|clock2Hz|Add0~62_combout\ $ (!\cont|clock2Hz|Add0~30_combout\)) # (!\cont|clock2Hz|Add1~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Add0~30_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add1~29\,
	combout => \cont|clock2Hz|Add1~30_combout\,
	cout => \cont|clock2Hz|Add1~31\);

-- Location: LCCOMB_X19_Y4_N0
\cont|clock2Hz|Add1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add1~32_combout\ = (\cont|clock2Hz|Add1~31\ & ((\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~32_combout\)))) # (!\cont|clock2Hz|Add1~31\ & (\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~32_combout\ $ (VCC))))
-- \cont|clock2Hz|Add1~33\ = CARRY((!\cont|clock2Hz|Add1~31\ & (\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Add0~32_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add1~31\,
	combout => \cont|clock2Hz|Add1~32_combout\,
	cout => \cont|clock2Hz|Add1~33\);

-- Location: LCCOMB_X19_Y4_N2
\cont|clock2Hz|Add1~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add1~34_combout\ = (\cont|clock2Hz|Add1~33\ & (\cont|clock2Hz|Add0~34_combout\ $ ((!\cont|clock2Hz|Add0~62_combout\)))) # (!\cont|clock2Hz|Add1~33\ & ((\cont|clock2Hz|Add0~34_combout\ $ (\cont|clock2Hz|Add0~62_combout\)) # (GND)))
-- \cont|clock2Hz|Add1~35\ = CARRY((\cont|clock2Hz|Add0~34_combout\ $ (!\cont|clock2Hz|Add0~62_combout\)) # (!\cont|clock2Hz|Add1~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~34_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add1~33\,
	combout => \cont|clock2Hz|Add1~34_combout\,
	cout => \cont|clock2Hz|Add1~35\);

-- Location: LCCOMB_X19_Y4_N4
\cont|clock2Hz|Add1~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add1~36_combout\ = (\cont|clock2Hz|Add1~35\ & ((\cont|clock2Hz|Add0~36_combout\ $ (\cont|clock2Hz|Add0~62_combout\)))) # (!\cont|clock2Hz|Add1~35\ & (\cont|clock2Hz|Add0~36_combout\ $ (\cont|clock2Hz|Add0~62_combout\ $ (VCC))))
-- \cont|clock2Hz|Add1~37\ = CARRY((!\cont|clock2Hz|Add1~35\ & (\cont|clock2Hz|Add0~36_combout\ $ (\cont|clock2Hz|Add0~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~36_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add1~35\,
	combout => \cont|clock2Hz|Add1~36_combout\,
	cout => \cont|clock2Hz|Add1~37\);

-- Location: LCCOMB_X19_Y4_N6
\cont|clock2Hz|Add1~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add1~38_combout\ = (\cont|clock2Hz|Add1~37\ & (\cont|clock2Hz|Add0~62_combout\ $ ((!\cont|clock2Hz|Add0~38_combout\)))) # (!\cont|clock2Hz|Add1~37\ & ((\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~38_combout\)) # (GND)))
-- \cont|clock2Hz|Add1~39\ = CARRY((\cont|clock2Hz|Add0~62_combout\ $ (!\cont|clock2Hz|Add0~38_combout\)) # (!\cont|clock2Hz|Add1~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Add0~38_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add1~37\,
	combout => \cont|clock2Hz|Add1~38_combout\,
	cout => \cont|clock2Hz|Add1~39\);

-- Location: LCCOMB_X19_Y4_N8
\cont|clock2Hz|Add1~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add1~40_combout\ = (\cont|clock2Hz|Add1~39\ & ((\cont|clock2Hz|Add0~40_combout\ $ (\cont|clock2Hz|Add0~62_combout\)))) # (!\cont|clock2Hz|Add1~39\ & (\cont|clock2Hz|Add0~40_combout\ $ (\cont|clock2Hz|Add0~62_combout\ $ (VCC))))
-- \cont|clock2Hz|Add1~41\ = CARRY((!\cont|clock2Hz|Add1~39\ & (\cont|clock2Hz|Add0~40_combout\ $ (\cont|clock2Hz|Add0~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~40_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add1~39\,
	combout => \cont|clock2Hz|Add1~40_combout\,
	cout => \cont|clock2Hz|Add1~41\);

-- Location: LCCOMB_X19_Y4_N10
\cont|clock2Hz|Add1~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add1~42_combout\ = (\cont|clock2Hz|Add1~41\ & (\cont|clock2Hz|Add0~42_combout\ $ ((!\cont|clock2Hz|Add0~62_combout\)))) # (!\cont|clock2Hz|Add1~41\ & ((\cont|clock2Hz|Add0~42_combout\ $ (\cont|clock2Hz|Add0~62_combout\)) # (GND)))
-- \cont|clock2Hz|Add1~43\ = CARRY((\cont|clock2Hz|Add0~42_combout\ $ (!\cont|clock2Hz|Add0~62_combout\)) # (!\cont|clock2Hz|Add1~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~42_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add1~41\,
	combout => \cont|clock2Hz|Add1~42_combout\,
	cout => \cont|clock2Hz|Add1~43\);

-- Location: LCCOMB_X19_Y4_N12
\cont|clock2Hz|Add1~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add1~44_combout\ = (\cont|clock2Hz|Add1~43\ & ((\cont|clock2Hz|Add0~44_combout\ $ (\cont|clock2Hz|Add0~62_combout\)))) # (!\cont|clock2Hz|Add1~43\ & (\cont|clock2Hz|Add0~44_combout\ $ (\cont|clock2Hz|Add0~62_combout\ $ (VCC))))
-- \cont|clock2Hz|Add1~45\ = CARRY((!\cont|clock2Hz|Add1~43\ & (\cont|clock2Hz|Add0~44_combout\ $ (\cont|clock2Hz|Add0~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~44_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add1~43\,
	combout => \cont|clock2Hz|Add1~44_combout\,
	cout => \cont|clock2Hz|Add1~45\);

-- Location: LCCOMB_X19_Y4_N14
\cont|clock2Hz|Add1~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add1~46_combout\ = (\cont|clock2Hz|Add1~45\ & (\cont|clock2Hz|Add0~46_combout\ $ ((!\cont|clock2Hz|Add0~62_combout\)))) # (!\cont|clock2Hz|Add1~45\ & ((\cont|clock2Hz|Add0~46_combout\ $ (\cont|clock2Hz|Add0~62_combout\)) # (GND)))
-- \cont|clock2Hz|Add1~47\ = CARRY((\cont|clock2Hz|Add0~46_combout\ $ (!\cont|clock2Hz|Add0~62_combout\)) # (!\cont|clock2Hz|Add1~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~46_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add1~45\,
	combout => \cont|clock2Hz|Add1~46_combout\,
	cout => \cont|clock2Hz|Add1~47\);

-- Location: LCCOMB_X19_Y4_N16
\cont|clock2Hz|Add1~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add1~48_combout\ = (\cont|clock2Hz|Add1~47\ & ((\cont|clock2Hz|Add0~48_combout\ $ (\cont|clock2Hz|Add0~62_combout\)))) # (!\cont|clock2Hz|Add1~47\ & (\cont|clock2Hz|Add0~48_combout\ $ (\cont|clock2Hz|Add0~62_combout\ $ (VCC))))
-- \cont|clock2Hz|Add1~49\ = CARRY((!\cont|clock2Hz|Add1~47\ & (\cont|clock2Hz|Add0~48_combout\ $ (\cont|clock2Hz|Add0~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~48_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add1~47\,
	combout => \cont|clock2Hz|Add1~48_combout\,
	cout => \cont|clock2Hz|Add1~49\);

-- Location: LCCOMB_X19_Y4_N18
\cont|clock2Hz|Add1~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add1~50_combout\ = (\cont|clock2Hz|Add1~49\ & (\cont|clock2Hz|Add0~62_combout\ $ ((!\cont|clock2Hz|Add0~50_combout\)))) # (!\cont|clock2Hz|Add1~49\ & ((\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~50_combout\)) # (GND)))
-- \cont|clock2Hz|Add1~51\ = CARRY((\cont|clock2Hz|Add0~62_combout\ $ (!\cont|clock2Hz|Add0~50_combout\)) # (!\cont|clock2Hz|Add1~49\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Add0~50_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add1~49\,
	combout => \cont|clock2Hz|Add1~50_combout\,
	cout => \cont|clock2Hz|Add1~51\);

-- Location: LCCOMB_X19_Y4_N20
\cont|clock2Hz|Add1~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add1~52_combout\ = (\cont|clock2Hz|Add1~51\ & ((\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~52_combout\)))) # (!\cont|clock2Hz|Add1~51\ & (\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~52_combout\ $ (VCC))))
-- \cont|clock2Hz|Add1~53\ = CARRY((!\cont|clock2Hz|Add1~51\ & (\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Add0~52_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add1~51\,
	combout => \cont|clock2Hz|Add1~52_combout\,
	cout => \cont|clock2Hz|Add1~53\);

-- Location: LCCOMB_X19_Y4_N22
\cont|clock2Hz|Add1~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add1~54_combout\ = (\cont|clock2Hz|Add1~53\ & (\cont|clock2Hz|Add0~62_combout\ $ ((!\cont|clock2Hz|Add0~54_combout\)))) # (!\cont|clock2Hz|Add1~53\ & ((\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~54_combout\)) # (GND)))
-- \cont|clock2Hz|Add1~55\ = CARRY((\cont|clock2Hz|Add0~62_combout\ $ (!\cont|clock2Hz|Add0~54_combout\)) # (!\cont|clock2Hz|Add1~53\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Add0~54_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add1~53\,
	combout => \cont|clock2Hz|Add1~54_combout\,
	cout => \cont|clock2Hz|Add1~55\);

-- Location: LCCOMB_X19_Y4_N24
\cont|clock2Hz|Add1~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add1~56_combout\ = (\cont|clock2Hz|Add1~55\ & ((\cont|clock2Hz|Add0~56_combout\ $ (\cont|clock2Hz|Add0~62_combout\)))) # (!\cont|clock2Hz|Add1~55\ & (\cont|clock2Hz|Add0~56_combout\ $ (\cont|clock2Hz|Add0~62_combout\ $ (VCC))))
-- \cont|clock2Hz|Add1~57\ = CARRY((!\cont|clock2Hz|Add1~55\ & (\cont|clock2Hz|Add0~56_combout\ $ (\cont|clock2Hz|Add0~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~56_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add1~55\,
	combout => \cont|clock2Hz|Add1~56_combout\,
	cout => \cont|clock2Hz|Add1~57\);

-- Location: LCCOMB_X19_Y4_N26
\cont|clock2Hz|Add1~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add1~58_combout\ = (\cont|clock2Hz|Add1~57\ & (\cont|clock2Hz|Add0~62_combout\ $ ((!\cont|clock2Hz|Add0~58_combout\)))) # (!\cont|clock2Hz|Add1~57\ & ((\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~58_combout\)) # (GND)))
-- \cont|clock2Hz|Add1~59\ = CARRY((\cont|clock2Hz|Add0~62_combout\ $ (!\cont|clock2Hz|Add0~58_combout\)) # (!\cont|clock2Hz|Add1~57\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Add0~58_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add1~57\,
	combout => \cont|clock2Hz|Add1~58_combout\,
	cout => \cont|clock2Hz|Add1~59\);

-- Location: LCCOMB_X19_Y4_N28
\cont|clock2Hz|Add1~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add1~60_combout\ = (\cont|clock2Hz|Add1~59\ & ((\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~60_combout\)))) # (!\cont|clock2Hz|Add1~59\ & (\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~60_combout\ $ (VCC))))
-- \cont|clock2Hz|Add1~61\ = CARRY((!\cont|clock2Hz|Add1~59\ & (\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Add0~60_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add1~59\,
	combout => \cont|clock2Hz|Add1~60_combout\,
	cout => \cont|clock2Hz|Add1~61\);

-- Location: LCCOMB_X19_Y4_N30
\cont|clock2Hz|Add1~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add1~62_combout\ = \cont|clock2Hz|Add1~61\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \cont|clock2Hz|Add1~61\,
	combout => \cont|clock2Hz|Add1~62_combout\);

-- Location: LCCOMB_X18_Y4_N10
\cont|clock2Hz|Equal0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Equal0~8_combout\ = (!\cont|clock2Hz|Add1~58_combout\ & (!\cont|clock2Hz|Add1~60_combout\ & (!\cont|clock2Hz|Add1~62_combout\ & !\cont|clock2Hz|Add1~56_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add1~58_combout\,
	datab => \cont|clock2Hz|Add1~60_combout\,
	datac => \cont|clock2Hz|Add1~62_combout\,
	datad => \cont|clock2Hz|Add1~56_combout\,
	combout => \cont|clock2Hz|Equal0~8_combout\);

-- Location: LCCOMB_X18_Y4_N18
\cont|clock2Hz|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Equal0~6_combout\ = (\cont|clock2Hz|Add1~42_combout\ & (\cont|clock2Hz|Add1~44_combout\ & (\cont|clock2Hz|Add1~40_combout\ & !\cont|clock2Hz|Add1~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add1~42_combout\,
	datab => \cont|clock2Hz|Add1~44_combout\,
	datac => \cont|clock2Hz|Add1~40_combout\,
	datad => \cont|clock2Hz|Add1~46_combout\,
	combout => \cont|clock2Hz|Equal0~6_combout\);

-- Location: LCCOMB_X18_Y4_N4
\cont|clock2Hz|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Equal0~5_combout\ = (\cont|clock2Hz|Add1~36_combout\ & (\cont|clock2Hz|Add1~38_combout\ & (\cont|clock2Hz|Add1~32_combout\ & !\cont|clock2Hz|Add1~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add1~36_combout\,
	datab => \cont|clock2Hz|Add1~38_combout\,
	datac => \cont|clock2Hz|Add1~32_combout\,
	datad => \cont|clock2Hz|Add1~34_combout\,
	combout => \cont|clock2Hz|Equal0~5_combout\);

-- Location: LCCOMB_X18_Y4_N12
\cont|clock2Hz|Equal0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Equal0~7_combout\ = (!\cont|clock2Hz|Add1~54_combout\ & (!\cont|clock2Hz|Add1~50_combout\ & (!\cont|clock2Hz|Add1~52_combout\ & \cont|clock2Hz|Add1~48_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add1~54_combout\,
	datab => \cont|clock2Hz|Add1~50_combout\,
	datac => \cont|clock2Hz|Add1~52_combout\,
	datad => \cont|clock2Hz|Add1~48_combout\,
	combout => \cont|clock2Hz|Equal0~7_combout\);

-- Location: LCCOMB_X18_Y4_N28
\cont|clock2Hz|Equal0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Equal0~9_combout\ = (\cont|clock2Hz|Equal0~8_combout\ & (\cont|clock2Hz|Equal0~6_combout\ & (\cont|clock2Hz|Equal0~5_combout\ & \cont|clock2Hz|Equal0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Equal0~8_combout\,
	datab => \cont|clock2Hz|Equal0~6_combout\,
	datac => \cont|clock2Hz|Equal0~5_combout\,
	datad => \cont|clock2Hz|Equal0~7_combout\,
	combout => \cont|clock2Hz|Equal0~9_combout\);

-- Location: LCCOMB_X18_Y5_N12
\cont|clock2Hz|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Equal0~2_combout\ = (\cont|clock2Hz|Add1~22_combout\ & (!\cont|clock2Hz|Add1~18_combout\ & (!\cont|clock2Hz|Add1~20_combout\ & !\cont|clock2Hz|Add1~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add1~22_combout\,
	datab => \cont|clock2Hz|Add1~18_combout\,
	datac => \cont|clock2Hz|Add1~20_combout\,
	datad => \cont|clock2Hz|Add1~16_combout\,
	combout => \cont|clock2Hz|Equal0~2_combout\);

-- Location: LCCOMB_X18_Y5_N28
\cont|clock2Hz|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Equal0~0_combout\ = (!\cont|clock2Hz|Add1~4_combout\ & (!\cont|clock2Hz|Add1~6_combout\ & (!\cont|clock2Hz|Add1~0_combout\ & !\cont|clock2Hz|Add1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add1~4_combout\,
	datab => \cont|clock2Hz|Add1~6_combout\,
	datac => \cont|clock2Hz|Add1~0_combout\,
	datad => \cont|clock2Hz|Add1~2_combout\,
	combout => \cont|clock2Hz|Equal0~0_combout\);

-- Location: LCCOMB_X18_Y5_N30
\cont|clock2Hz|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Equal0~1_combout\ = (\cont|clock2Hz|Add1~12_combout\ & (!\cont|clock2Hz|Add1~10_combout\ & (!\cont|clock2Hz|Add1~8_combout\ & !\cont|clock2Hz|Add1~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add1~12_combout\,
	datab => \cont|clock2Hz|Add1~10_combout\,
	datac => \cont|clock2Hz|Add1~8_combout\,
	datad => \cont|clock2Hz|Add1~14_combout\,
	combout => \cont|clock2Hz|Equal0~1_combout\);

-- Location: LCCOMB_X18_Y5_N10
\cont|clock2Hz|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Equal0~3_combout\ = (\cont|clock2Hz|Add1~26_combout\ & (\cont|clock2Hz|Add1~28_combout\ & (!\cont|clock2Hz|Add1~30_combout\ & \cont|clock2Hz|Add1~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add1~26_combout\,
	datab => \cont|clock2Hz|Add1~28_combout\,
	datac => \cont|clock2Hz|Add1~30_combout\,
	datad => \cont|clock2Hz|Add1~24_combout\,
	combout => \cont|clock2Hz|Equal0~3_combout\);

-- Location: LCCOMB_X18_Y5_N20
\cont|clock2Hz|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Equal0~4_combout\ = (\cont|clock2Hz|Equal0~2_combout\ & (\cont|clock2Hz|Equal0~0_combout\ & (\cont|clock2Hz|Equal0~1_combout\ & \cont|clock2Hz|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Equal0~2_combout\,
	datab => \cont|clock2Hz|Equal0~0_combout\,
	datac => \cont|clock2Hz|Equal0~1_combout\,
	datad => \cont|clock2Hz|Equal0~3_combout\,
	combout => \cont|clock2Hz|Equal0~4_combout\);

-- Location: LCCOMB_X18_Y4_N2
\cont|clock2Hz|cont~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont~8_combout\ = (\cont|clock2Hz|Add0~62_combout\ & ((!\cont|clock2Hz|Equal0~4_combout\) # (!\cont|clock2Hz|Equal0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Equal0~9_combout\,
	datac => \cont|clock2Hz|Equal0~4_combout\,
	datad => \cont|clock2Hz|Add0~62_combout\,
	combout => \cont|clock2Hz|cont~8_combout\);

-- Location: LCCOMB_X21_Y12_N8
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1016]~713\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1016]~713_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[24]~36_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[24]~36_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1016]~713_combout\);

-- Location: LCCOMB_X21_Y12_N4
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1016]~910\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1016]~910_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[983]~889_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[23]~34_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[23]~34_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[983]~889_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1016]~910_combout\);

-- Location: LCCOMB_X21_Y10_N4
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1015]~911\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1015]~911_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[982]~890_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[22]~32_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[22]~32_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[982]~890_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1015]~911_combout\);

-- Location: LCCOMB_X21_Y12_N22
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1015]~714\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1015]~714_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\ & 
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[23]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[23]~34_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1015]~714_combout\);

-- Location: LCCOMB_X22_Y8_N14
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1014]~912\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1014]~912_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[981]~891_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[21]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[21]~30_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[981]~891_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1014]~912_combout\);

-- Location: LCCOMB_X22_Y8_N24
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1014]~715\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1014]~715_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\ & 
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[22]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[22]~32_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1014]~715_combout\);

-- Location: LCCOMB_X23_Y9_N28
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1013]~716\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1013]~716_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[21]~30_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[21]~30_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1013]~716_combout\);

-- Location: LCCOMB_X23_Y9_N16
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1013]~913\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1013]~913_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[980]~892_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[20]~28_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[20]~28_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[980]~892_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1013]~913_combout\);

-- Location: LCCOMB_X22_Y9_N24
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1012]~914\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1012]~914_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[979]~893_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[19]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[979]~893_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[19]~26_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1012]~914_combout\);

-- Location: LCCOMB_X22_Y9_N6
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1012]~717\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1012]~717_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[20]~28_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[20]~28_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1012]~717_combout\);

-- Location: LCCOMB_X22_Y9_N8
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1011]~718\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1011]~718_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[19]~26_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[19]~26_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1011]~718_combout\);

-- Location: LCCOMB_X21_Y9_N18
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1011]~915\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1011]~915_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[978]~894_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[18]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[978]~894_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[18]~24_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1011]~915_combout\);

-- Location: LCCOMB_X23_Y13_N4
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1010]~719\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1010]~719_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[18]~24_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[18]~24_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1010]~719_combout\);

-- Location: LCCOMB_X23_Y14_N6
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1010]~916\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1010]~916_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[977]~895_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[17]~22_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[17]~22_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[977]~895_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1010]~916_combout\);

-- Location: LCCOMB_X23_Y13_N2
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1009]~720\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1009]~720_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[17]~22_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[17]~22_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1009]~720_combout\);

-- Location: LCCOMB_X23_Y14_N4
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1009]~917\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1009]~917_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[976]~896_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[16]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[976]~896_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[16]~20_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1009]~917_combout\);

-- Location: LCCOMB_X26_Y11_N8
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1008]~918\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1008]~918_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[975]~897_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[15]~18_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[15]~18_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[975]~897_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1008]~918_combout\);

-- Location: LCCOMB_X23_Y13_N0
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1008]~721\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1008]~721_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[16]~20_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[16]~20_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1008]~721_combout\);

-- Location: LCCOMB_X21_Y11_N10
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1007]~919\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1007]~919_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[974]~898_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[14]~16_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[14]~16_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[974]~898_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1007]~919_combout\);

-- Location: LCCOMB_X21_Y11_N18
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1007]~722\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1007]~722_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[15]~18_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[15]~18_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1007]~722_combout\);

-- Location: LCCOMB_X24_Y13_N22
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1006]~723\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1006]~723_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[14]~16_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[14]~16_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1006]~723_combout\);

-- Location: LCCOMB_X25_Y13_N22
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1006]~920\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1006]~920_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[973]~899_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[13]~14_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[13]~14_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[973]~899_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1006]~920_combout\);

-- Location: LCCOMB_X23_Y9_N30
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1005]~724\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1005]~724_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[13]~14_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[13]~14_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1005]~724_combout\);

-- Location: LCCOMB_X22_Y13_N26
\cont|clock2Hz|Mod0|auto_generated|divider|op_2~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~26_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~25\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1005]~724_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1005]~921_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~25\ & (((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1005]~724_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1005]~921_combout\)) # (GND)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~27\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1005]~724_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1005]~921_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1005]~724_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1005]~921_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~25\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~26_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~27\);

-- Location: LCCOMB_X22_Y13_N28
\cont|clock2Hz|Mod0|auto_generated|divider|op_2~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~28_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~27\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1006]~723_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1006]~920_combout\ & VCC))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~27\ & ((((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1006]~723_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1006]~920_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~29\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1006]~723_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1006]~920_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|op_2~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1006]~723_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1006]~920_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~27\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~28_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~29\);

-- Location: LCCOMB_X22_Y13_N30
\cont|clock2Hz|Mod0|auto_generated|divider|op_2~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~30_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~29\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1007]~919_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1007]~722_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~29\ & (((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1007]~919_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1007]~722_combout\)) # (GND)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~31\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1007]~919_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1007]~722_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1007]~919_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1007]~722_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~29\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~30_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~31\);

-- Location: LCCOMB_X22_Y12_N0
\cont|clock2Hz|Mod0|auto_generated|divider|op_2~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~32_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~31\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1008]~918_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1008]~721_combout\ & VCC))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~31\ & ((((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1008]~918_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1008]~721_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~33\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1008]~918_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1008]~721_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|op_2~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1008]~918_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1008]~721_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~31\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~32_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~33\);

-- Location: LCCOMB_X22_Y12_N2
\cont|clock2Hz|Mod0|auto_generated|divider|op_2~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~34_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~33\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1009]~720_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1009]~917_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~33\ & (((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1009]~720_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1009]~917_combout\)) # (GND)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~35\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1009]~720_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1009]~917_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1009]~720_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1009]~917_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~33\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~34_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~35\);

-- Location: LCCOMB_X22_Y12_N4
\cont|clock2Hz|Mod0|auto_generated|divider|op_2~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~36_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~35\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1010]~719_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1010]~916_combout\ & VCC))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~35\ & ((((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1010]~719_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1010]~916_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~37\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1010]~719_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1010]~916_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|op_2~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1010]~719_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1010]~916_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~35\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~36_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~37\);

-- Location: LCCOMB_X22_Y12_N6
\cont|clock2Hz|Mod0|auto_generated|divider|op_2~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~38_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~37\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1011]~718_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1011]~915_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~37\ & (((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1011]~718_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1011]~915_combout\)) # (GND)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~39\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1011]~718_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1011]~915_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1011]~718_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1011]~915_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~37\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~38_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~39\);

-- Location: LCCOMB_X22_Y12_N8
\cont|clock2Hz|Mod0|auto_generated|divider|op_2~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~40_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~39\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1012]~914_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1012]~717_combout\ & VCC))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~39\ & ((((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1012]~914_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1012]~717_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~41\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1012]~914_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1012]~717_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|op_2~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1012]~914_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1012]~717_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~39\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~40_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~41\);

-- Location: LCCOMB_X22_Y12_N10
\cont|clock2Hz|Mod0|auto_generated|divider|op_2~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~42_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~41\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1013]~716_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1013]~913_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~41\ & (((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1013]~716_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1013]~913_combout\)) # (GND)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~43\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1013]~716_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1013]~913_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1013]~716_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1013]~913_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~41\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~42_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~43\);

-- Location: LCCOMB_X22_Y12_N12
\cont|clock2Hz|Mod0|auto_generated|divider|op_2~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~44_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~43\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1014]~912_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1014]~715_combout\ & VCC))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~43\ & ((((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1014]~912_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1014]~715_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~45\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1014]~912_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1014]~715_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|op_2~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1014]~912_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1014]~715_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~43\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~44_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~45\);

-- Location: LCCOMB_X22_Y12_N14
\cont|clock2Hz|Mod0|auto_generated|divider|op_2~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~46_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~45\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1015]~911_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1015]~714_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~45\ & (((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1015]~911_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1015]~714_combout\)) # (GND)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~47\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1015]~911_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1015]~714_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1015]~911_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1015]~714_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~45\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~46_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~47\);

-- Location: LCCOMB_X22_Y12_N16
\cont|clock2Hz|Mod0|auto_generated|divider|op_2~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~48_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~47\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1016]~713_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1016]~910_combout\ & VCC))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~47\ & ((((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1016]~713_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1016]~910_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~49\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1016]~713_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1016]~910_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|op_2~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1016]~713_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1016]~910_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~47\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~48_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~49\);

-- Location: LCCOMB_X21_Y12_N28
\cont|clock2Hz|Mod0|auto_generated|divider|remainder[24]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|remainder[24]~0_combout\ = (\cont|clock2Hz|Add0~62_combout\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|op_2~48_combout\)))) # (!\cont|clock2Hz|Add0~62_combout\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1016]~713_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1016]~910_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1016]~713_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1016]~910_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[24]~0_combout\);

-- Location: LCCOMB_X21_Y10_N6
\cont|clock2Hz|Mod0|auto_generated|divider|remainder[23]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|remainder[23]~1_combout\ = (\cont|clock2Hz|Add0~62_combout\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|op_2~46_combout\)))) # (!\cont|clock2Hz|Add0~62_combout\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1015]~911_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1015]~714_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1015]~911_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1015]~714_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[23]~1_combout\);

-- Location: LCCOMB_X22_Y8_N2
\cont|clock2Hz|Mod0|auto_generated|divider|remainder[22]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|remainder[22]~2_combout\ = (\cont|clock2Hz|Add0~62_combout\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|op_2~44_combout\)))) # (!\cont|clock2Hz|Add0~62_combout\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1014]~715_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1014]~912_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1014]~715_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1014]~912_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[22]~2_combout\);

-- Location: LCCOMB_X23_Y9_N24
\cont|clock2Hz|Mod0|auto_generated|divider|remainder[21]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|remainder[21]~3_combout\ = (\cont|clock2Hz|Add0~62_combout\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|op_2~42_combout\)))) # (!\cont|clock2Hz|Add0~62_combout\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1013]~716_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1013]~913_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1013]~716_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~42_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1013]~913_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[21]~3_combout\);

-- Location: LCCOMB_X22_Y9_N18
\cont|clock2Hz|Mod0|auto_generated|divider|remainder[20]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|remainder[20]~4_combout\ = (\cont|clock2Hz|Add0~62_combout\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|op_2~40_combout\)))) # (!\cont|clock2Hz|Add0~62_combout\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1012]~717_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1012]~914_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1012]~717_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1012]~914_combout\,
	datac => \cont|clock2Hz|Add0~62_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~40_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[20]~4_combout\);

-- Location: LCCOMB_X21_Y9_N26
\cont|clock2Hz|Mod0|auto_generated|divider|remainder[19]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|remainder[19]~5_combout\ = (\cont|clock2Hz|Add0~62_combout\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|op_2~38_combout\)))) # (!\cont|clock2Hz|Add0~62_combout\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1011]~915_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1011]~718_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1011]~915_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1011]~718_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~38_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[19]~5_combout\);

-- Location: LCCOMB_X22_Y7_N2
\cont|clock2Hz|Mod0|auto_generated|divider|remainder[18]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|remainder[18]~6_combout\ = (\cont|clock2Hz|Add0~62_combout\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|op_2~36_combout\)))) # (!\cont|clock2Hz|Add0~62_combout\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1010]~916_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1010]~719_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1010]~916_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~36_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1010]~719_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[18]~6_combout\);

-- Location: LCCOMB_X22_Y7_N0
\cont|clock2Hz|Mod0|auto_generated|divider|remainder[17]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|remainder[17]~7_combout\ = (\cont|clock2Hz|Add0~62_combout\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|op_2~34_combout\)))) # (!\cont|clock2Hz|Add0~62_combout\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1009]~917_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1009]~720_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1009]~917_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1009]~720_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~34_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[17]~7_combout\);

-- Location: LCCOMB_X21_Y7_N16
\cont|clock2Hz|Mod0|auto_generated|divider|remainder[16]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|remainder[16]~8_combout\ = (\cont|clock2Hz|Add0~62_combout\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|op_2~32_combout\)))) # (!\cont|clock2Hz|Add0~62_combout\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1008]~721_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1008]~918_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1008]~721_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1008]~918_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~32_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[16]~8_combout\);

-- Location: LCCOMB_X21_Y11_N4
\cont|clock2Hz|Mod0|auto_generated|divider|remainder[15]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|remainder[15]~9_combout\ = (\cont|clock2Hz|Add0~62_combout\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|op_2~30_combout\)))) # (!\cont|clock2Hz|Add0~62_combout\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1007]~919_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1007]~722_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1007]~919_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1007]~722_combout\,
	datac => \cont|clock2Hz|Add0~62_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~30_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[15]~9_combout\);

-- Location: LCCOMB_X22_Y9_N12
\cont|clock2Hz|Mod0|auto_generated|divider|remainder[14]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|remainder[14]~10_combout\ = (\cont|clock2Hz|Add0~62_combout\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|op_2~28_combout\)))) # (!\cont|clock2Hz|Add0~62_combout\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1006]~920_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1006]~723_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1006]~920_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~28_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1006]~723_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[14]~10_combout\);

-- Location: LCCOMB_X22_Y7_N20
\cont|clock2Hz|Add2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add2~14_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|remainder[13]~11_combout\ & ((\cont|clock2Hz|cont~8_combout\ & (\cont|clock2Hz|Add2~13\ & VCC)) # (!\cont|clock2Hz|cont~8_combout\ & (!\cont|clock2Hz|Add2~13\)))) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[13]~11_combout\ & ((\cont|clock2Hz|cont~8_combout\ & (!\cont|clock2Hz|Add2~13\)) # (!\cont|clock2Hz|cont~8_combout\ & ((\cont|clock2Hz|Add2~13\) # (GND)))))
-- \cont|clock2Hz|Add2~15\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|remainder[13]~11_combout\ & (!\cont|clock2Hz|cont~8_combout\ & !\cont|clock2Hz|Add2~13\)) # (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[13]~11_combout\ & 
-- ((!\cont|clock2Hz|Add2~13\) # (!\cont|clock2Hz|cont~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[13]~11_combout\,
	datab => \cont|clock2Hz|cont~8_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add2~13\,
	combout => \cont|clock2Hz|Add2~14_combout\,
	cout => \cont|clock2Hz|Add2~15\);

-- Location: LCCOMB_X22_Y7_N22
\cont|clock2Hz|Add2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add2~16_combout\ = ((\cont|clock2Hz|cont~8_combout\ $ (\cont|clock2Hz|Mod0|auto_generated|divider|remainder[14]~10_combout\ $ (!\cont|clock2Hz|Add2~15\)))) # (GND)
-- \cont|clock2Hz|Add2~17\ = CARRY((\cont|clock2Hz|cont~8_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|remainder[14]~10_combout\) # (!\cont|clock2Hz|Add2~15\))) # (!\cont|clock2Hz|cont~8_combout\ & 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|remainder[14]~10_combout\ & !\cont|clock2Hz|Add2~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont~8_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[14]~10_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add2~15\,
	combout => \cont|clock2Hz|Add2~16_combout\,
	cout => \cont|clock2Hz|Add2~17\);

-- Location: LCCOMB_X22_Y7_N24
\cont|clock2Hz|Add2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add2~18_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|remainder[15]~9_combout\ & (!\cont|clock2Hz|Add2~17\)) # (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[15]~9_combout\ & ((\cont|clock2Hz|Add2~17\) # (GND)))
-- \cont|clock2Hz|Add2~19\ = CARRY((!\cont|clock2Hz|Add2~17\) # (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[15]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[15]~9_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add2~17\,
	combout => \cont|clock2Hz|Add2~18_combout\,
	cout => \cont|clock2Hz|Add2~19\);

-- Location: LCCOMB_X22_Y7_N26
\cont|clock2Hz|Add2~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add2~20_combout\ = ((\cont|clock2Hz|Mod0|auto_generated|divider|remainder[16]~8_combout\ $ (\cont|clock2Hz|cont~8_combout\ $ (!\cont|clock2Hz|Add2~19\)))) # (GND)
-- \cont|clock2Hz|Add2~21\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|remainder[16]~8_combout\ & ((\cont|clock2Hz|cont~8_combout\) # (!\cont|clock2Hz|Add2~19\))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[16]~8_combout\ & 
-- (\cont|clock2Hz|cont~8_combout\ & !\cont|clock2Hz|Add2~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[16]~8_combout\,
	datab => \cont|clock2Hz|cont~8_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add2~19\,
	combout => \cont|clock2Hz|Add2~20_combout\,
	cout => \cont|clock2Hz|Add2~21\);

-- Location: LCCOMB_X22_Y7_N28
\cont|clock2Hz|Add2~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add2~22_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|remainder[17]~7_combout\ & (!\cont|clock2Hz|Add2~21\)) # (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[17]~7_combout\ & ((\cont|clock2Hz|Add2~21\) # (GND)))
-- \cont|clock2Hz|Add2~23\ = CARRY((!\cont|clock2Hz|Add2~21\) # (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[17]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[17]~7_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add2~21\,
	combout => \cont|clock2Hz|Add2~22_combout\,
	cout => \cont|clock2Hz|Add2~23\);

-- Location: LCCOMB_X22_Y7_N30
\cont|clock2Hz|Add2~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add2~24_combout\ = ((\cont|clock2Hz|cont~8_combout\ $ (\cont|clock2Hz|Mod0|auto_generated|divider|remainder[18]~6_combout\ $ (!\cont|clock2Hz|Add2~23\)))) # (GND)
-- \cont|clock2Hz|Add2~25\ = CARRY((\cont|clock2Hz|cont~8_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|remainder[18]~6_combout\) # (!\cont|clock2Hz|Add2~23\))) # (!\cont|clock2Hz|cont~8_combout\ & 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|remainder[18]~6_combout\ & !\cont|clock2Hz|Add2~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont~8_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[18]~6_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add2~23\,
	combout => \cont|clock2Hz|Add2~24_combout\,
	cout => \cont|clock2Hz|Add2~25\);

-- Location: LCCOMB_X22_Y6_N0
\cont|clock2Hz|Add2~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add2~26_combout\ = (\cont|clock2Hz|cont~8_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|remainder[19]~5_combout\ & (\cont|clock2Hz|Add2~25\ & VCC)) # (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[19]~5_combout\ & 
-- (!\cont|clock2Hz|Add2~25\)))) # (!\cont|clock2Hz|cont~8_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|remainder[19]~5_combout\ & (!\cont|clock2Hz|Add2~25\)) # (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[19]~5_combout\ & 
-- ((\cont|clock2Hz|Add2~25\) # (GND)))))
-- \cont|clock2Hz|Add2~27\ = CARRY((\cont|clock2Hz|cont~8_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[19]~5_combout\ & !\cont|clock2Hz|Add2~25\)) # (!\cont|clock2Hz|cont~8_combout\ & ((!\cont|clock2Hz|Add2~25\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[19]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont~8_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[19]~5_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add2~25\,
	combout => \cont|clock2Hz|Add2~26_combout\,
	cout => \cont|clock2Hz|Add2~27\);

-- Location: LCCOMB_X22_Y6_N2
\cont|clock2Hz|Add2~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add2~28_combout\ = ((\cont|clock2Hz|Mod0|auto_generated|divider|remainder[20]~4_combout\ $ (\cont|clock2Hz|cont~8_combout\ $ (!\cont|clock2Hz|Add2~27\)))) # (GND)
-- \cont|clock2Hz|Add2~29\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|remainder[20]~4_combout\ & ((\cont|clock2Hz|cont~8_combout\) # (!\cont|clock2Hz|Add2~27\))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[20]~4_combout\ & 
-- (\cont|clock2Hz|cont~8_combout\ & !\cont|clock2Hz|Add2~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[20]~4_combout\,
	datab => \cont|clock2Hz|cont~8_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add2~27\,
	combout => \cont|clock2Hz|Add2~28_combout\,
	cout => \cont|clock2Hz|Add2~29\);

-- Location: LCCOMB_X22_Y6_N4
\cont|clock2Hz|Add2~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add2~30_combout\ = (\cont|clock2Hz|cont~8_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|remainder[21]~3_combout\ & (\cont|clock2Hz|Add2~29\ & VCC)) # (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[21]~3_combout\ & 
-- (!\cont|clock2Hz|Add2~29\)))) # (!\cont|clock2Hz|cont~8_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|remainder[21]~3_combout\ & (!\cont|clock2Hz|Add2~29\)) # (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[21]~3_combout\ & 
-- ((\cont|clock2Hz|Add2~29\) # (GND)))))
-- \cont|clock2Hz|Add2~31\ = CARRY((\cont|clock2Hz|cont~8_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[21]~3_combout\ & !\cont|clock2Hz|Add2~29\)) # (!\cont|clock2Hz|cont~8_combout\ & ((!\cont|clock2Hz|Add2~29\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[21]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont~8_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[21]~3_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add2~29\,
	combout => \cont|clock2Hz|Add2~30_combout\,
	cout => \cont|clock2Hz|Add2~31\);

-- Location: LCCOMB_X22_Y6_N6
\cont|clock2Hz|Add2~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add2~32_combout\ = ((\cont|clock2Hz|cont~8_combout\ $ (\cont|clock2Hz|Mod0|auto_generated|divider|remainder[22]~2_combout\ $ (!\cont|clock2Hz|Add2~31\)))) # (GND)
-- \cont|clock2Hz|Add2~33\ = CARRY((\cont|clock2Hz|cont~8_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|remainder[22]~2_combout\) # (!\cont|clock2Hz|Add2~31\))) # (!\cont|clock2Hz|cont~8_combout\ & 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|remainder[22]~2_combout\ & !\cont|clock2Hz|Add2~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont~8_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[22]~2_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add2~31\,
	combout => \cont|clock2Hz|Add2~32_combout\,
	cout => \cont|clock2Hz|Add2~33\);

-- Location: LCCOMB_X22_Y6_N8
\cont|clock2Hz|Add2~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add2~34_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|remainder[23]~1_combout\ & (!\cont|clock2Hz|Add2~33\)) # (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[23]~1_combout\ & ((\cont|clock2Hz|Add2~33\) # (GND)))
-- \cont|clock2Hz|Add2~35\ = CARRY((!\cont|clock2Hz|Add2~33\) # (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[23]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[23]~1_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add2~33\,
	combout => \cont|clock2Hz|Add2~34_combout\,
	cout => \cont|clock2Hz|Add2~35\);

-- Location: LCCOMB_X22_Y6_N10
\cont|clock2Hz|Add2~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add2~36_combout\ = ((\cont|clock2Hz|cont~8_combout\ $ (\cont|clock2Hz|Mod0|auto_generated|divider|remainder[24]~0_combout\ $ (!\cont|clock2Hz|Add2~35\)))) # (GND)
-- \cont|clock2Hz|Add2~37\ = CARRY((\cont|clock2Hz|cont~8_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|remainder[24]~0_combout\) # (!\cont|clock2Hz|Add2~35\))) # (!\cont|clock2Hz|cont~8_combout\ & 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|remainder[24]~0_combout\ & !\cont|clock2Hz|Add2~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont~8_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[24]~0_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add2~35\,
	combout => \cont|clock2Hz|Add2~36_combout\,
	cout => \cont|clock2Hz|Add2~37\);

-- Location: LCCOMB_X21_Y6_N4
\cont|clock2Hz|cont[24]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont[24]~2_combout\ = (\cont|clock2Hz|LessThan1~7_combout\ & ((\cont|clock2Hz|Add2~36_combout\))) # (!\cont|clock2Hz|LessThan1~7_combout\ & (\cont|clock2Hz|Add0~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|LessThan1~7_combout\,
	datab => \cont|clock2Hz|Add0~48_combout\,
	datad => \cont|clock2Hz|Add2~36_combout\,
	combout => \cont|clock2Hz|cont[24]~2_combout\);

-- Location: FF_X21_Y6_N5
\cont|clock2Hz|cont[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cont|clock2Hz|cont[24]~2_combout\,
	asdata => \cont|clock2Hz|cont\(24),
	sload => \cont|clock2Hz|ALT_INV_saida~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|clock2Hz|cont\(24));

-- Location: LCCOMB_X23_Y6_N18
\cont|clock2Hz|Add0~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add0~50_combout\ = (\cont|clock2Hz|cont\(25) & (!\cont|clock2Hz|Add0~49\)) # (!\cont|clock2Hz|cont\(25) & ((\cont|clock2Hz|Add0~49\) # (GND)))
-- \cont|clock2Hz|Add0~51\ = CARRY((!\cont|clock2Hz|Add0~49\) # (!\cont|clock2Hz|cont\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont\(25),
	datad => VCC,
	cin => \cont|clock2Hz|Add0~49\,
	combout => \cont|clock2Hz|Add0~50_combout\,
	cout => \cont|clock2Hz|Add0~51\);

-- Location: LCCOMB_X24_Y12_N6
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1017]~760\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1017]~760_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\ & 
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[25]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[25]~38_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1017]~760_combout\);

-- Location: LCCOMB_X24_Y12_N12
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1017]~936\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1017]~936_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[984]~888_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[24]~36_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[24]~36_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[984]~888_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1017]~936_combout\);

-- Location: LCCOMB_X22_Y12_N18
\cont|clock2Hz|Mod0|auto_generated|divider|op_2~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~50_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~49\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1017]~760_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1017]~936_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~49\ & (((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1017]~760_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1017]~936_combout\)) # (GND)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~51\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1017]~760_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1017]~936_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~49\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1017]~760_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1017]~936_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~49\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~50_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~51\);

-- Location: LCCOMB_X24_Y12_N4
\cont|clock2Hz|Mod0|auto_generated|divider|remainder[25]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|remainder[25]~19_combout\ = (\cont|clock2Hz|Add0~62_combout\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|op_2~50_combout\)))) # (!\cont|clock2Hz|Add0~62_combout\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1017]~760_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1017]~936_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1017]~760_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1017]~936_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[25]~19_combout\);

-- Location: LCCOMB_X22_Y6_N12
\cont|clock2Hz|Add2~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add2~38_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|remainder[25]~19_combout\ & (!\cont|clock2Hz|Add2~37\)) # (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[25]~19_combout\ & ((\cont|clock2Hz|Add2~37\) # (GND)))
-- \cont|clock2Hz|Add2~39\ = CARRY((!\cont|clock2Hz|Add2~37\) # (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[25]~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[25]~19_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add2~37\,
	combout => \cont|clock2Hz|Add2~38_combout\,
	cout => \cont|clock2Hz|Add2~39\);

-- Location: LCCOMB_X21_Y6_N22
\cont|clock2Hz|cont[25]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont[25]~3_combout\ = (\cont|clock2Hz|LessThan1~7_combout\ & ((\cont|clock2Hz|Add2~38_combout\))) # (!\cont|clock2Hz|LessThan1~7_combout\ & (\cont|clock2Hz|Add0~50_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|LessThan1~7_combout\,
	datab => \cont|clock2Hz|Add0~50_combout\,
	datad => \cont|clock2Hz|Add2~38_combout\,
	combout => \cont|clock2Hz|cont[25]~3_combout\);

-- Location: FF_X21_Y6_N23
\cont|clock2Hz|cont[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cont|clock2Hz|cont[25]~3_combout\,
	asdata => \cont|clock2Hz|cont\(25),
	sload => \cont|clock2Hz|ALT_INV_saida~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|clock2Hz|cont\(25));

-- Location: LCCOMB_X23_Y6_N20
\cont|clock2Hz|Add0~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add0~52_combout\ = (\cont|clock2Hz|cont\(26) & (\cont|clock2Hz|Add0~51\ $ (GND))) # (!\cont|clock2Hz|cont\(26) & (!\cont|clock2Hz|Add0~51\ & VCC))
-- \cont|clock2Hz|Add0~53\ = CARRY((\cont|clock2Hz|cont\(26) & !\cont|clock2Hz|Add0~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|cont\(26),
	datad => VCC,
	cin => \cont|clock2Hz|Add0~51\,
	combout => \cont|clock2Hz|Add0~52_combout\,
	cout => \cont|clock2Hz|Add0~53\);

-- Location: LCCOMB_X25_Y12_N8
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1018]~937\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1018]~937_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[985]~887_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[25]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[985]~887_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[25]~38_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1018]~937_combout\);

-- Location: LCCOMB_X24_Y12_N10
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1018]~761\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1018]~761_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\ & 
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[26]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[26]~40_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1018]~761_combout\);

-- Location: LCCOMB_X22_Y12_N20
\cont|clock2Hz|Mod0|auto_generated|divider|op_2~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~52_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~51\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1018]~937_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1018]~761_combout\ & VCC))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~51\ & ((((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1018]~937_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1018]~761_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~53\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1018]~937_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1018]~761_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|op_2~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1018]~937_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1018]~761_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~51\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~52_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~53\);

-- Location: LCCOMB_X23_Y8_N4
\cont|clock2Hz|Mod0|auto_generated|divider|remainder[26]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|remainder[26]~20_combout\ = (\cont|clock2Hz|Add0~62_combout\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|op_2~52_combout\)))) # (!\cont|clock2Hz|Add0~62_combout\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1018]~937_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1018]~761_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1018]~937_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1018]~761_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~52_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[26]~20_combout\);

-- Location: LCCOMB_X22_Y6_N14
\cont|clock2Hz|Add2~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add2~40_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|remainder[26]~20_combout\ & (\cont|clock2Hz|Add2~39\ $ (GND))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[26]~20_combout\ & (!\cont|clock2Hz|Add2~39\ & VCC))
-- \cont|clock2Hz|Add2~41\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|remainder[26]~20_combout\ & !\cont|clock2Hz|Add2~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[26]~20_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add2~39\,
	combout => \cont|clock2Hz|Add2~40_combout\,
	cout => \cont|clock2Hz|Add2~41\);

-- Location: LCCOMB_X21_Y6_N20
\cont|clock2Hz|cont[26]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont[26]~4_combout\ = (\cont|clock2Hz|LessThan1~7_combout\ & ((\cont|clock2Hz|Add2~40_combout\))) # (!\cont|clock2Hz|LessThan1~7_combout\ & (\cont|clock2Hz|Add0~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~52_combout\,
	datab => \cont|clock2Hz|LessThan1~7_combout\,
	datad => \cont|clock2Hz|Add2~40_combout\,
	combout => \cont|clock2Hz|cont[26]~4_combout\);

-- Location: FF_X21_Y6_N21
\cont|clock2Hz|cont[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cont|clock2Hz|cont[26]~4_combout\,
	asdata => \cont|clock2Hz|cont\(26),
	sload => \cont|clock2Hz|ALT_INV_saida~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|clock2Hz|cont\(26));

-- Location: LCCOMB_X23_Y6_N22
\cont|clock2Hz|Add0~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add0~54_combout\ = (\cont|clock2Hz|cont\(27) & (!\cont|clock2Hz|Add0~53\)) # (!\cont|clock2Hz|cont\(27) & ((\cont|clock2Hz|Add0~53\) # (GND)))
-- \cont|clock2Hz|Add0~55\ = CARRY((!\cont|clock2Hz|Add0~53\) # (!\cont|clock2Hz|cont\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont\(27),
	datad => VCC,
	cin => \cont|clock2Hz|Add0~53\,
	combout => \cont|clock2Hz|Add0~54_combout\,
	cout => \cont|clock2Hz|Add0~55\);

-- Location: LCCOMB_X23_Y8_N22
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1019]~940\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1019]~940_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[986]~886_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[26]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[986]~886_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[26]~40_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1019]~940_combout\);

-- Location: LCCOMB_X23_Y8_N24
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1019]~764\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1019]~764_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[27]~42_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[27]~42_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1019]~764_combout\);

-- Location: LCCOMB_X22_Y12_N22
\cont|clock2Hz|Mod0|auto_generated|divider|op_2~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~54_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~53\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1019]~764_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1019]~940_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~53\ & (((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1019]~764_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1019]~940_combout\)) # (GND)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~55\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1019]~764_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1019]~940_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~53\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1019]~764_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1019]~940_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~53\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~54_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~55\);

-- Location: LCCOMB_X23_Y8_N20
\cont|clock2Hz|Mod0|auto_generated|divider|remainder[27]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|remainder[27]~23_combout\ = (\cont|clock2Hz|Add0~62_combout\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|op_2~54_combout\)))) # (!\cont|clock2Hz|Add0~62_combout\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1019]~940_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1019]~764_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1019]~940_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~54_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1019]~764_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[27]~23_combout\);

-- Location: LCCOMB_X22_Y6_N16
\cont|clock2Hz|Add2~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add2~42_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|remainder[27]~23_combout\ & (!\cont|clock2Hz|Add2~41\)) # (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[27]~23_combout\ & ((\cont|clock2Hz|Add2~41\) # (GND)))
-- \cont|clock2Hz|Add2~43\ = CARRY((!\cont|clock2Hz|Add2~41\) # (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[27]~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[27]~23_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add2~41\,
	combout => \cont|clock2Hz|Add2~42_combout\,
	cout => \cont|clock2Hz|Add2~43\);

-- Location: LCCOMB_X21_Y6_N26
\cont|clock2Hz|cont[27]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont[27]~0_combout\ = (\cont|clock2Hz|LessThan1~7_combout\ & ((\cont|clock2Hz|Add2~42_combout\))) # (!\cont|clock2Hz|LessThan1~7_combout\ & (\cont|clock2Hz|Add0~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|LessThan1~7_combout\,
	datab => \cont|clock2Hz|Add0~54_combout\,
	datad => \cont|clock2Hz|Add2~42_combout\,
	combout => \cont|clock2Hz|cont[27]~0_combout\);

-- Location: FF_X21_Y6_N27
\cont|clock2Hz|cont[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cont|clock2Hz|cont[27]~0_combout\,
	asdata => \cont|clock2Hz|cont\(27),
	sload => \cont|clock2Hz|ALT_INV_saida~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|clock2Hz|cont\(27));

-- Location: LCCOMB_X23_Y6_N24
\cont|clock2Hz|Add0~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add0~56_combout\ = (\cont|clock2Hz|cont\(28) & (\cont|clock2Hz|Add0~55\ $ (GND))) # (!\cont|clock2Hz|cont\(28) & (!\cont|clock2Hz|Add0~55\ & VCC))
-- \cont|clock2Hz|Add0~57\ = CARRY((\cont|clock2Hz|cont\(28) & !\cont|clock2Hz|Add0~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|cont\(28),
	datad => VCC,
	cin => \cont|clock2Hz|Add0~55\,
	combout => \cont|clock2Hz|Add0~56_combout\,
	cout => \cont|clock2Hz|Add0~57\);

-- Location: LCCOMB_X23_Y8_N0
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1020]~939\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1020]~939_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[987]~885_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[27]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[987]~885_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[27]~42_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1020]~939_combout\);

-- Location: LCCOMB_X23_Y8_N18
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1020]~763\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1020]~763_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\ & 
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[28]~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[28]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1020]~763_combout\);

-- Location: LCCOMB_X22_Y12_N24
\cont|clock2Hz|Mod0|auto_generated|divider|op_2~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~56_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~55\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1020]~939_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1020]~763_combout\ & VCC))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~55\ & ((((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1020]~939_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1020]~763_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~57\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1020]~939_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1020]~763_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|op_2~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1020]~939_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1020]~763_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~55\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~56_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~57\);

-- Location: LCCOMB_X23_Y8_N6
\cont|clock2Hz|Mod0|auto_generated|divider|remainder[28]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|remainder[28]~22_combout\ = (\cont|clock2Hz|Add0~62_combout\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|op_2~56_combout\)))) # (!\cont|clock2Hz|Add0~62_combout\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1020]~939_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1020]~763_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1020]~939_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~56_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1020]~763_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[28]~22_combout\);

-- Location: LCCOMB_X22_Y6_N18
\cont|clock2Hz|Add2~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add2~44_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|remainder[28]~22_combout\ & (\cont|clock2Hz|Add2~43\ $ (GND))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[28]~22_combout\ & (!\cont|clock2Hz|Add2~43\ & VCC))
-- \cont|clock2Hz|Add2~45\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|remainder[28]~22_combout\ & !\cont|clock2Hz|Add2~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[28]~22_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add2~43\,
	combout => \cont|clock2Hz|Add2~44_combout\,
	cout => \cont|clock2Hz|Add2~45\);

-- Location: LCCOMB_X21_Y6_N8
\cont|clock2Hz|cont[28]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont[28]~1_combout\ = (\cont|clock2Hz|LessThan1~7_combout\ & ((\cont|clock2Hz|Add2~44_combout\))) # (!\cont|clock2Hz|LessThan1~7_combout\ & (\cont|clock2Hz|Add0~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|LessThan1~7_combout\,
	datab => \cont|clock2Hz|Add0~56_combout\,
	datad => \cont|clock2Hz|Add2~44_combout\,
	combout => \cont|clock2Hz|cont[28]~1_combout\);

-- Location: FF_X21_Y6_N9
\cont|clock2Hz|cont[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cont|clock2Hz|cont[28]~1_combout\,
	asdata => \cont|clock2Hz|cont\(28),
	sload => \cont|clock2Hz|ALT_INV_saida~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|clock2Hz|cont\(28));

-- Location: LCCOMB_X23_Y6_N26
\cont|clock2Hz|Add0~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add0~58_combout\ = (\cont|clock2Hz|cont\(29) & (!\cont|clock2Hz|Add0~57\)) # (!\cont|clock2Hz|cont\(29) & ((\cont|clock2Hz|Add0~57\) # (GND)))
-- \cont|clock2Hz|Add0~59\ = CARRY((!\cont|clock2Hz|Add0~57\) # (!\cont|clock2Hz|cont\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|cont\(29),
	datad => VCC,
	cin => \cont|clock2Hz|Add0~57\,
	combout => \cont|clock2Hz|Add0~58_combout\,
	cout => \cont|clock2Hz|Add0~59\);

-- Location: LCCOMB_X23_Y6_N28
\cont|clock2Hz|Add0~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add0~60_combout\ = (\cont|clock2Hz|cont\(30) & (\cont|clock2Hz|Add0~59\ $ (GND))) # (!\cont|clock2Hz|cont\(30) & (!\cont|clock2Hz|Add0~59\ & VCC))
-- \cont|clock2Hz|Add0~61\ = CARRY((\cont|clock2Hz|cont\(30) & !\cont|clock2Hz|Add0~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|cont\(30),
	datad => VCC,
	cin => \cont|clock2Hz|Add0~59\,
	combout => \cont|clock2Hz|Add0~60_combout\,
	cout => \cont|clock2Hz|Add0~61\);

-- Location: LCCOMB_X25_Y6_N28
\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[28]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[28]~81_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[26]~80_combout\ & ((\cont|clock2Hz|Add0~62_combout\ & (!\cont|clock2Hz|Add0~56_combout\ & 
-- !\cont|clock2Hz|Add0~54_combout\)) # (!\cont|clock2Hz|Add0~62_combout\ & (\cont|clock2Hz|Add0~56_combout\ & \cont|clock2Hz|Add0~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Add0~56_combout\,
	datac => \cont|clock2Hz|Add0~54_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[26]~80_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[28]~81_combout\);

-- Location: LCCOMB_X25_Y6_N20
\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[30]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[30]~96_combout\ = \cont|clock2Hz|Add0~60_combout\ $ (((\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[28]~81_combout\ & (\cont|clock2Hz|Add0~58_combout\)) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[28]~81_combout\ & ((\cont|clock2Hz|Add0~62_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~58_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datac => \cont|clock2Hz|Add0~60_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[28]~81_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[30]~96_combout\);

-- Location: LCCOMB_X26_Y8_N30
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[791]~522\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[791]~522_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[30]~96_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[30]~96_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[791]~522_combout\);

-- Location: LCCOMB_X25_Y10_N30
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[857]~783\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[857]~783_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[824]~944_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[24]~36_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[24]~36_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[824]~944_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[857]~783_combout\);

-- Location: LCCOMB_X23_Y10_N30
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[923]~830\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[923]~830_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[890]~803_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[26]~40_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[26]~40_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[890]~803_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[923]~830_combout\);

-- Location: LCCOMB_X22_Y10_N26
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[956]~855\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[956]~855_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[923]~830_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[27]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[923]~830_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[27]~42_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[956]~855_combout\);

-- Location: LCCOMB_X21_Y12_N0
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1022]~941\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1022]~941_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[989]~883_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[29]~46_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[29]~46_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[989]~883_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1022]~941_combout\);

-- Location: LCCOMB_X21_Y12_N26
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1022]~765\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1022]~765_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[30]~48_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[30]~48_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1022]~765_combout\);

-- Location: LCCOMB_X21_Y12_N14
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1021]~938\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1021]~938_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[988]~884_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[28]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[988]~884_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[28]~44_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1021]~938_combout\);

-- Location: LCCOMB_X21_Y12_N18
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1021]~762\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1021]~762_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[29]~46_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[29]~46_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1021]~762_combout\);

-- Location: LCCOMB_X22_Y12_N26
\cont|clock2Hz|Mod0|auto_generated|divider|op_2~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~58_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~57\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1021]~938_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1021]~762_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~57\ & (((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1021]~938_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1021]~762_combout\)) # (GND)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~59\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1021]~938_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1021]~762_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~57\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1021]~938_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1021]~762_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~57\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~58_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~59\);

-- Location: LCCOMB_X22_Y12_N28
\cont|clock2Hz|Mod0|auto_generated|divider|op_2~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~60_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~59\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1022]~941_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1022]~765_combout\ & VCC))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~59\ & ((((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1022]~941_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1022]~765_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~61\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1022]~941_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1022]~765_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|op_2~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1022]~941_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1022]~765_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~59\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~60_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~61\);

-- Location: LCCOMB_X21_Y12_N20
\cont|clock2Hz|Mod0|auto_generated|divider|remainder[30]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|remainder[30]~24_combout\ = (\cont|clock2Hz|Add0~62_combout\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|op_2~60_combout\)))) # (!\cont|clock2Hz|Add0~62_combout\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1022]~941_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1022]~765_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1022]~941_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1022]~765_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~60_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[30]~24_combout\);

-- Location: LCCOMB_X22_Y6_N20
\cont|clock2Hz|Add2~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add2~46_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|remainder[29]~21_combout\ & (!\cont|clock2Hz|Add2~45\)) # (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[29]~21_combout\ & ((\cont|clock2Hz|Add2~45\) # (GND)))
-- \cont|clock2Hz|Add2~47\ = CARRY((!\cont|clock2Hz|Add2~45\) # (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[29]~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[29]~21_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add2~45\,
	combout => \cont|clock2Hz|Add2~46_combout\,
	cout => \cont|clock2Hz|Add2~47\);

-- Location: LCCOMB_X22_Y6_N22
\cont|clock2Hz|Add2~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add2~48_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|remainder[30]~24_combout\ & (\cont|clock2Hz|Add2~47\ $ (GND))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[30]~24_combout\ & (!\cont|clock2Hz|Add2~47\ & VCC))
-- \cont|clock2Hz|Add2~49\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|remainder[30]~24_combout\ & !\cont|clock2Hz|Add2~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[30]~24_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add2~47\,
	combout => \cont|clock2Hz|Add2~48_combout\,
	cout => \cont|clock2Hz|Add2~49\);

-- Location: LCCOMB_X21_Y6_N14
\cont|clock2Hz|cont[30]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont[30]~31_combout\ = (\cont|clock2Hz|LessThan1~7_combout\ & (\cont|clock2Hz|cont\(30) & (!\cont|clock2Hz|cont\(31)))) # (!\cont|clock2Hz|LessThan1~7_combout\ & ((\cont|clock2Hz|Add0~60_combout\) # ((\cont|clock2Hz|cont\(30) & 
-- !\cont|clock2Hz|cont\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|LessThan1~7_combout\,
	datab => \cont|clock2Hz|cont\(30),
	datac => \cont|clock2Hz|cont\(31),
	datad => \cont|clock2Hz|Add0~60_combout\,
	combout => \cont|clock2Hz|cont[30]~31_combout\);

-- Location: LCCOMB_X22_Y6_N28
\cont|clock2Hz|cont[30]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont[30]~32_combout\ = (\cont|clock2Hz|cont[31]~43_combout\ & ((\cont|clock2Hz|cont[30]~31_combout\))) # (!\cont|clock2Hz|cont[31]~43_combout\ & (\cont|clock2Hz|Add2~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont[31]~43_combout\,
	datac => \cont|clock2Hz|Add2~48_combout\,
	datad => \cont|clock2Hz|cont[30]~31_combout\,
	combout => \cont|clock2Hz|cont[30]~32_combout\);

-- Location: FF_X22_Y6_N29
\cont|clock2Hz|cont[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cont|clock2Hz|cont[30]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|clock2Hz|cont\(30));

-- Location: LCCOMB_X23_Y6_N30
\cont|clock2Hz|Add0~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add0~62_combout\ = \cont|clock2Hz|cont\(31) $ (\cont|clock2Hz|Add0~61\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont\(31),
	cin => \cont|clock2Hz|Add0~61\,
	combout => \cont|clock2Hz|Add0~62_combout\);

-- Location: LCCOMB_X21_Y12_N16
\cont|clock2Hz|Mod0|auto_generated|divider|remainder[29]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|remainder[29]~21_combout\ = (\cont|clock2Hz|Add0~62_combout\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|op_2~58_combout\)))) # (!\cont|clock2Hz|Add0~62_combout\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1021]~762_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1021]~938_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1021]~762_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1021]~938_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~58_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[29]~21_combout\);

-- Location: LCCOMB_X22_Y6_N30
\cont|clock2Hz|cont[29]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont[29]~30_combout\ = (\cont|clock2Hz|cont[31]~43_combout\ & (\cont|clock2Hz|cont[29]~29_combout\)) # (!\cont|clock2Hz|cont[31]~43_combout\ & ((\cont|clock2Hz|Add2~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont[31]~43_combout\,
	datac => \cont|clock2Hz|cont[29]~29_combout\,
	datad => \cont|clock2Hz|Add2~46_combout\,
	combout => \cont|clock2Hz|cont[29]~30_combout\);

-- Location: FF_X22_Y6_N31
\cont|clock2Hz|cont[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cont|clock2Hz|cont[29]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|clock2Hz|cont\(29));

-- Location: LCCOMB_X25_Y6_N22
\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[30]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[30]~95_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[28]~81_combout\ & ((\cont|clock2Hz|Add0~58_combout\ & (!\cont|clock2Hz|Add0~62_combout\ & 
-- \cont|clock2Hz|Add0~60_combout\)) # (!\cont|clock2Hz|Add0~58_combout\ & (\cont|clock2Hz|Add0~62_combout\ & !\cont|clock2Hz|Add0~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~58_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datac => \cont|clock2Hz|Add0~60_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[28]~81_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[30]~95_combout\);

-- Location: LCCOMB_X26_Y8_N26
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[792]~520\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[792]~520_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[30]~95_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[30]~95_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~38_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[792]~520_combout\);

-- Location: LCCOMB_X25_Y10_N24
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[858]~782\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[858]~782_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[825]~943_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[25]~38_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[25]~38_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[825]~943_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~40_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~42_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[858]~782_combout\);

-- Location: LCCOMB_X25_Y10_N22
\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\ = \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[27]~43\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[27]~43\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\);

-- Location: LCCOMB_X24_Y9_N6
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[906]~847\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[906]~847_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[873]~820_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[9]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~44_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[9]~6_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[873]~820_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[906]~847_combout\);

-- Location: LCCOMB_X21_Y11_N16
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[939]~668\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[939]~668_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[11]~10_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[11]~10_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[939]~668_combout\);

-- Location: LCCOMB_X23_Y9_N22
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1005]~921\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1005]~921_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[972]~900_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[12]~12_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[12]~12_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[972]~900_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1005]~921_combout\);

-- Location: LCCOMB_X23_Y9_N18
\cont|clock2Hz|Mod0|auto_generated|divider|remainder[13]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|remainder[13]~11_combout\ = (\cont|clock2Hz|Add0~62_combout\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|op_2~26_combout\)))) # (!\cont|clock2Hz|Add0~62_combout\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1005]~921_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1005]~724_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1005]~921_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1005]~724_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~26_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[13]~11_combout\);

-- Location: LCCOMB_X21_Y7_N14
\cont|clock2Hz|cont~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont~18_combout\ = (\cont|clock2Hz|LessThan1~7_combout\ & (\cont|clock2Hz|Add2~14_combout\)) # (!\cont|clock2Hz|LessThan1~7_combout\ & ((\cont|clock2Hz|Add0~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|LessThan1~7_combout\,
	datac => \cont|clock2Hz|Add2~14_combout\,
	datad => \cont|clock2Hz|Add0~26_combout\,
	combout => \cont|clock2Hz|cont~18_combout\);

-- Location: FF_X21_Y7_N15
\cont|clock2Hz|cont[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cont|clock2Hz|cont~18_combout\,
	ena => \cont|clock2Hz|saida~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|clock2Hz|cont\(13));

-- Location: LCCOMB_X23_Y7_N28
\cont|clock2Hz|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add0~28_combout\ = (\cont|clock2Hz|cont\(14) & (\cont|clock2Hz|Add0~27\ $ (GND))) # (!\cont|clock2Hz|cont\(14) & (!\cont|clock2Hz|Add0~27\ & VCC))
-- \cont|clock2Hz|Add0~29\ = CARRY((\cont|clock2Hz|cont\(14) & !\cont|clock2Hz|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont\(14),
	datad => VCC,
	cin => \cont|clock2Hz|Add0~27\,
	combout => \cont|clock2Hz|Add0~28_combout\,
	cout => \cont|clock2Hz|Add0~29\);

-- Location: LCCOMB_X21_Y7_N22
\cont|clock2Hz|cont~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont~19_combout\ = (\cont|clock2Hz|LessThan1~7_combout\ & ((\cont|clock2Hz|Add2~16_combout\))) # (!\cont|clock2Hz|LessThan1~7_combout\ & (\cont|clock2Hz|Add0~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|LessThan1~7_combout\,
	datab => \cont|clock2Hz|Add0~28_combout\,
	datad => \cont|clock2Hz|Add2~16_combout\,
	combout => \cont|clock2Hz|cont~19_combout\);

-- Location: FF_X21_Y7_N23
\cont|clock2Hz|cont[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cont|clock2Hz|cont~19_combout\,
	ena => \cont|clock2Hz|saida~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|clock2Hz|cont\(14));

-- Location: LCCOMB_X23_Y7_N30
\cont|clock2Hz|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add0~30_combout\ = (\cont|clock2Hz|cont\(15) & (!\cont|clock2Hz|Add0~29\)) # (!\cont|clock2Hz|cont\(15) & ((\cont|clock2Hz|Add0~29\) # (GND)))
-- \cont|clock2Hz|Add0~31\ = CARRY((!\cont|clock2Hz|Add0~29\) # (!\cont|clock2Hz|cont\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont\(15),
	datad => VCC,
	cin => \cont|clock2Hz|Add0~29\,
	combout => \cont|clock2Hz|Add0~30_combout\,
	cout => \cont|clock2Hz|Add0~31\);

-- Location: LCCOMB_X21_Y7_N8
\cont|clock2Hz|cont~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont~20_combout\ = (\cont|clock2Hz|LessThan1~7_combout\ & ((\cont|clock2Hz|Add2~18_combout\))) # (!\cont|clock2Hz|LessThan1~7_combout\ & (\cont|clock2Hz|Add0~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|LessThan1~7_combout\,
	datab => \cont|clock2Hz|Add0~30_combout\,
	datad => \cont|clock2Hz|Add2~18_combout\,
	combout => \cont|clock2Hz|cont~20_combout\);

-- Location: FF_X21_Y7_N9
\cont|clock2Hz|cont[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cont|clock2Hz|cont~20_combout\,
	ena => \cont|clock2Hz|saida~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|clock2Hz|cont\(15));

-- Location: LCCOMB_X23_Y6_N0
\cont|clock2Hz|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add0~32_combout\ = (\cont|clock2Hz|cont\(16) & (\cont|clock2Hz|Add0~31\ $ (GND))) # (!\cont|clock2Hz|cont\(16) & (!\cont|clock2Hz|Add0~31\ & VCC))
-- \cont|clock2Hz|Add0~33\ = CARRY((\cont|clock2Hz|cont\(16) & !\cont|clock2Hz|Add0~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont\(16),
	datad => VCC,
	cin => \cont|clock2Hz|Add0~31\,
	combout => \cont|clock2Hz|Add0~32_combout\,
	cout => \cont|clock2Hz|Add0~33\);

-- Location: LCCOMB_X21_Y7_N30
\cont|clock2Hz|cont~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont~21_combout\ = (\cont|clock2Hz|LessThan1~7_combout\ & ((\cont|clock2Hz|Add2~20_combout\))) # (!\cont|clock2Hz|LessThan1~7_combout\ & (\cont|clock2Hz|Add0~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|LessThan1~7_combout\,
	datac => \cont|clock2Hz|Add0~32_combout\,
	datad => \cont|clock2Hz|Add2~20_combout\,
	combout => \cont|clock2Hz|cont~21_combout\);

-- Location: FF_X21_Y7_N31
\cont|clock2Hz|cont[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cont|clock2Hz|cont~21_combout\,
	ena => \cont|clock2Hz|saida~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|clock2Hz|cont\(16));

-- Location: LCCOMB_X23_Y6_N2
\cont|clock2Hz|Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add0~34_combout\ = (\cont|clock2Hz|cont\(17) & (!\cont|clock2Hz|Add0~33\)) # (!\cont|clock2Hz|cont\(17) & ((\cont|clock2Hz|Add0~33\) # (GND)))
-- \cont|clock2Hz|Add0~35\ = CARRY((!\cont|clock2Hz|Add0~33\) # (!\cont|clock2Hz|cont\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont\(17),
	datad => VCC,
	cin => \cont|clock2Hz|Add0~33\,
	combout => \cont|clock2Hz|Add0~34_combout\,
	cout => \cont|clock2Hz|Add0~35\);

-- Location: LCCOMB_X21_Y6_N16
\cont|clock2Hz|cont~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont~22_combout\ = (\cont|clock2Hz|LessThan1~7_combout\ & ((\cont|clock2Hz|Add2~22_combout\))) # (!\cont|clock2Hz|LessThan1~7_combout\ & (\cont|clock2Hz|Add0~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|LessThan1~7_combout\,
	datac => \cont|clock2Hz|Add0~34_combout\,
	datad => \cont|clock2Hz|Add2~22_combout\,
	combout => \cont|clock2Hz|cont~22_combout\);

-- Location: FF_X21_Y6_N17
\cont|clock2Hz|cont[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cont|clock2Hz|cont~22_combout\,
	ena => \cont|clock2Hz|saida~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|clock2Hz|cont\(17));

-- Location: LCCOMB_X23_Y6_N4
\cont|clock2Hz|Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add0~36_combout\ = (\cont|clock2Hz|cont\(18) & (\cont|clock2Hz|Add0~35\ $ (GND))) # (!\cont|clock2Hz|cont\(18) & (!\cont|clock2Hz|Add0~35\ & VCC))
-- \cont|clock2Hz|Add0~37\ = CARRY((\cont|clock2Hz|cont\(18) & !\cont|clock2Hz|Add0~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont\(18),
	datad => VCC,
	cin => \cont|clock2Hz|Add0~35\,
	combout => \cont|clock2Hz|Add0~36_combout\,
	cout => \cont|clock2Hz|Add0~37\);

-- Location: LCCOMB_X22_Y7_N4
\cont|clock2Hz|cont~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont~23_combout\ = (\cont|clock2Hz|LessThan1~7_combout\ & ((\cont|clock2Hz|Add2~24_combout\))) # (!\cont|clock2Hz|LessThan1~7_combout\ & (\cont|clock2Hz|Add0~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Add0~36_combout\,
	datac => \cont|clock2Hz|Add2~24_combout\,
	datad => \cont|clock2Hz|LessThan1~7_combout\,
	combout => \cont|clock2Hz|cont~23_combout\);

-- Location: FF_X22_Y7_N5
\cont|clock2Hz|cont[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cont|clock2Hz|cont~23_combout\,
	ena => \cont|clock2Hz|saida~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|clock2Hz|cont\(18));

-- Location: LCCOMB_X23_Y6_N6
\cont|clock2Hz|Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add0~38_combout\ = (\cont|clock2Hz|cont\(19) & (!\cont|clock2Hz|Add0~37\)) # (!\cont|clock2Hz|cont\(19) & ((\cont|clock2Hz|Add0~37\) # (GND)))
-- \cont|clock2Hz|Add0~39\ = CARRY((!\cont|clock2Hz|Add0~37\) # (!\cont|clock2Hz|cont\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|cont\(19),
	datad => VCC,
	cin => \cont|clock2Hz|Add0~37\,
	combout => \cont|clock2Hz|Add0~38_combout\,
	cout => \cont|clock2Hz|Add0~39\);

-- Location: LCCOMB_X21_Y6_N2
\cont|clock2Hz|cont~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont~24_combout\ = (\cont|clock2Hz|LessThan1~7_combout\ & ((\cont|clock2Hz|Add2~26_combout\))) # (!\cont|clock2Hz|LessThan1~7_combout\ & (\cont|clock2Hz|Add0~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~38_combout\,
	datab => \cont|clock2Hz|LessThan1~7_combout\,
	datac => \cont|clock2Hz|Add2~26_combout\,
	combout => \cont|clock2Hz|cont~24_combout\);

-- Location: FF_X21_Y6_N3
\cont|clock2Hz|cont[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cont|clock2Hz|cont~24_combout\,
	ena => \cont|clock2Hz|saida~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|clock2Hz|cont\(19));

-- Location: LCCOMB_X23_Y6_N8
\cont|clock2Hz|Add0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add0~40_combout\ = (\cont|clock2Hz|cont\(20) & (\cont|clock2Hz|Add0~39\ $ (GND))) # (!\cont|clock2Hz|cont\(20) & (!\cont|clock2Hz|Add0~39\ & VCC))
-- \cont|clock2Hz|Add0~41\ = CARRY((\cont|clock2Hz|cont\(20) & !\cont|clock2Hz|Add0~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|cont\(20),
	datad => VCC,
	cin => \cont|clock2Hz|Add0~39\,
	combout => \cont|clock2Hz|Add0~40_combout\,
	cout => \cont|clock2Hz|Add0~41\);

-- Location: LCCOMB_X21_Y6_N28
\cont|clock2Hz|cont~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont~25_combout\ = (\cont|clock2Hz|LessThan1~7_combout\ & ((\cont|clock2Hz|Add2~28_combout\))) # (!\cont|clock2Hz|LessThan1~7_combout\ & (\cont|clock2Hz|Add0~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|LessThan1~7_combout\,
	datac => \cont|clock2Hz|Add0~40_combout\,
	datad => \cont|clock2Hz|Add2~28_combout\,
	combout => \cont|clock2Hz|cont~25_combout\);

-- Location: FF_X21_Y6_N29
\cont|clock2Hz|cont[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cont|clock2Hz|cont~25_combout\,
	ena => \cont|clock2Hz|saida~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|clock2Hz|cont\(20));

-- Location: LCCOMB_X23_Y6_N10
\cont|clock2Hz|Add0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add0~42_combout\ = (\cont|clock2Hz|cont\(21) & (!\cont|clock2Hz|Add0~41\)) # (!\cont|clock2Hz|cont\(21) & ((\cont|clock2Hz|Add0~41\) # (GND)))
-- \cont|clock2Hz|Add0~43\ = CARRY((!\cont|clock2Hz|Add0~41\) # (!\cont|clock2Hz|cont\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|cont\(21),
	datad => VCC,
	cin => \cont|clock2Hz|Add0~41\,
	combout => \cont|clock2Hz|Add0~42_combout\,
	cout => \cont|clock2Hz|Add0~43\);

-- Location: LCCOMB_X21_Y6_N6
\cont|clock2Hz|cont~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont~26_combout\ = (\cont|clock2Hz|LessThan1~7_combout\ & ((\cont|clock2Hz|Add2~30_combout\))) # (!\cont|clock2Hz|LessThan1~7_combout\ & (\cont|clock2Hz|Add0~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|LessThan1~7_combout\,
	datac => \cont|clock2Hz|Add0~42_combout\,
	datad => \cont|clock2Hz|Add2~30_combout\,
	combout => \cont|clock2Hz|cont~26_combout\);

-- Location: FF_X21_Y6_N7
\cont|clock2Hz|cont[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cont|clock2Hz|cont~26_combout\,
	ena => \cont|clock2Hz|saida~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|clock2Hz|cont\(21));

-- Location: LCCOMB_X23_Y6_N12
\cont|clock2Hz|Add0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add0~44_combout\ = (\cont|clock2Hz|cont\(22) & (\cont|clock2Hz|Add0~43\ $ (GND))) # (!\cont|clock2Hz|cont\(22) & (!\cont|clock2Hz|Add0~43\ & VCC))
-- \cont|clock2Hz|Add0~45\ = CARRY((\cont|clock2Hz|cont\(22) & !\cont|clock2Hz|Add0~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|cont\(22),
	datad => VCC,
	cin => \cont|clock2Hz|Add0~43\,
	combout => \cont|clock2Hz|Add0~44_combout\,
	cout => \cont|clock2Hz|Add0~45\);

-- Location: LCCOMB_X21_Y6_N10
\cont|clock2Hz|cont~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont~27_combout\ = (\cont|clock2Hz|LessThan1~7_combout\ & ((\cont|clock2Hz|Add2~32_combout\))) # (!\cont|clock2Hz|LessThan1~7_combout\ & (\cont|clock2Hz|Add0~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|LessThan1~7_combout\,
	datac => \cont|clock2Hz|Add0~44_combout\,
	datad => \cont|clock2Hz|Add2~32_combout\,
	combout => \cont|clock2Hz|cont~27_combout\);

-- Location: FF_X21_Y6_N11
\cont|clock2Hz|cont[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cont|clock2Hz|cont~27_combout\,
	ena => \cont|clock2Hz|saida~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|clock2Hz|cont\(22));

-- Location: LCCOMB_X21_Y6_N24
\cont|clock2Hz|cont~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont~28_combout\ = (\cont|clock2Hz|LessThan1~7_combout\ & ((\cont|clock2Hz|Add2~34_combout\))) # (!\cont|clock2Hz|LessThan1~7_combout\ & (\cont|clock2Hz|Add0~46_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|LessThan1~7_combout\,
	datab => \cont|clock2Hz|Add0~46_combout\,
	datac => \cont|clock2Hz|Add2~34_combout\,
	combout => \cont|clock2Hz|cont~28_combout\);

-- Location: FF_X21_Y6_N25
\cont|clock2Hz|cont[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cont|clock2Hz|cont~28_combout\,
	ena => \cont|clock2Hz|saida~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|clock2Hz|cont\(23));

-- Location: LCCOMB_X23_Y4_N18
\cont|clock2Hz|process_0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|process_0~3_combout\ = (\cont|clock2Hz|cont\(14) & (\cont|clock2Hz|process_0~0_combout\ & ((\cont|clock2Hz|cont\(10)) # (!\cont|clock2Hz|LessThan1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont\(14),
	datab => \cont|clock2Hz|LessThan1~1_combout\,
	datac => \cont|clock2Hz|cont\(10),
	datad => \cont|clock2Hz|process_0~0_combout\,
	combout => \cont|clock2Hz|process_0~3_combout\);

-- Location: LCCOMB_X23_Y4_N28
\cont|clock2Hz|process_0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|process_0~4_combout\ = (\cont|clock2Hz|cont\(17)) # ((\cont|clock2Hz|cont\(16) & ((\cont|clock2Hz|cont\(15)) # (\cont|clock2Hz|process_0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont\(17),
	datab => \cont|clock2Hz|cont\(15),
	datac => \cont|clock2Hz|cont\(16),
	datad => \cont|clock2Hz|process_0~3_combout\,
	combout => \cont|clock2Hz|process_0~4_combout\);

-- Location: LCCOMB_X23_Y4_N6
\cont|clock2Hz|process_0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|process_0~5_combout\ = (\cont|clock2Hz|cont\(23)) # ((\cont|clock2Hz|process_0~1_combout\ & (\cont|clock2Hz|cont\(22) & \cont|clock2Hz|process_0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont\(23),
	datab => \cont|clock2Hz|process_0~1_combout\,
	datac => \cont|clock2Hz|cont\(22),
	datad => \cont|clock2Hz|process_0~4_combout\,
	combout => \cont|clock2Hz|process_0~5_combout\);

-- Location: LCCOMB_X21_Y6_N12
\cont|clock2Hz|process_0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|process_0~2_combout\ = (\cont|clock2Hz|cont\(25)) # ((\cont|clock2Hz|cont\(26)) # (!\cont|clock2Hz|LessThan1~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont\(25),
	datac => \cont|clock2Hz|LessThan1~6_combout\,
	datad => \cont|clock2Hz|cont\(26),
	combout => \cont|clock2Hz|process_0~2_combout\);

-- Location: LCCOMB_X22_Y4_N10
\cont|clock2Hz|process_0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|process_0~6_combout\ = (\cont|clock2Hz|process_0~2_combout\) # ((\cont|clock2Hz|LessThan1~5_combout\) # ((\cont|clock2Hz|process_0~5_combout\ & \cont|clock2Hz|cont\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|process_0~5_combout\,
	datab => \cont|clock2Hz|process_0~2_combout\,
	datac => \cont|clock2Hz|cont\(24),
	datad => \cont|clock2Hz|LessThan1~5_combout\,
	combout => \cont|clock2Hz|process_0~6_combout\);

-- Location: LCCOMB_X21_Y5_N10
\cont|clock2Hz|cont[31]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont[31]~43_combout\ = (\cont|clock2Hz|process_0~6_combout\) # ((\cont|clock2Hz|cont\(31)) # ((\cont|clock2Hz|LessThan1~6_combout\ & \cont|clock2Hz|LessThan1~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|process_0~6_combout\,
	datab => \cont|clock2Hz|cont\(31),
	datac => \cont|clock2Hz|LessThan1~6_combout\,
	datad => \cont|clock2Hz|LessThan1~5_combout\,
	combout => \cont|clock2Hz|cont[31]~43_combout\);

-- Location: LCCOMB_X22_Y8_N8
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1023]~766\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1023]~766_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\ & 
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[31]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[31]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1023]~766_combout\);

-- Location: LCCOMB_X22_Y8_N4
\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1023]~942\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1023]~942_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[990]~882_combout\) # 
-- ((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[30]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~50_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[30]~48_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~52_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[990]~882_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1023]~942_combout\);

-- Location: LCCOMB_X22_Y12_N30
\cont|clock2Hz|Mod0|auto_generated|divider|op_2~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~62_combout\ = \cont|clock2Hz|Mod0|auto_generated|divider|op_2~61\ $ (((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1023]~766_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1023]~942_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1023]~766_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1023]~942_combout\,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~61\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~62_combout\);

-- Location: LCCOMB_X22_Y8_N18
\cont|clock2Hz|Mod0|auto_generated|divider|remainder[31]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|remainder[31]~25_combout\ = (\cont|clock2Hz|Add0~62_combout\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|op_2~62_combout\)))) # (!\cont|clock2Hz|Add0~62_combout\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1023]~766_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1023]~942_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1023]~766_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1023]~942_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[31]~25_combout\);

-- Location: LCCOMB_X22_Y6_N24
\cont|clock2Hz|Add2~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add2~50_combout\ = \cont|clock2Hz|Add2~49\ $ (\cont|clock2Hz|Mod0|auto_generated|divider|remainder[31]~25_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[31]~25_combout\,
	cin => \cont|clock2Hz|Add2~49\,
	combout => \cont|clock2Hz|Add2~50_combout\);

-- Location: LCCOMB_X22_Y6_N26
\cont|clock2Hz|cont[31]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont[31]~33_combout\ = (\cont|clock2Hz|cont[31]~43_combout\ & (!\cont|clock2Hz|LessThan1~7_combout\ & (\cont|clock2Hz|Add0~62_combout\))) # (!\cont|clock2Hz|cont[31]~43_combout\ & ((\cont|clock2Hz|Add2~50_combout\) # 
-- ((!\cont|clock2Hz|LessThan1~7_combout\ & \cont|clock2Hz|Add0~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont[31]~43_combout\,
	datab => \cont|clock2Hz|LessThan1~7_combout\,
	datac => \cont|clock2Hz|Add0~62_combout\,
	datad => \cont|clock2Hz|Add2~50_combout\,
	combout => \cont|clock2Hz|cont[31]~33_combout\);

-- Location: FF_X22_Y6_N27
\cont|clock2Hz|cont[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cont|clock2Hz|cont[31]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|clock2Hz|cont\(31));

-- Location: LCCOMB_X21_Y5_N24
\cont|clock2Hz|LessThan1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|LessThan1~7_combout\ = (!\cont|clock2Hz|cont\(31) & ((!\cont|clock2Hz|LessThan1~5_combout\) # (!\cont|clock2Hz|LessThan1~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|cont\(31),
	datac => \cont|clock2Hz|LessThan1~6_combout\,
	datad => \cont|clock2Hz|LessThan1~5_combout\,
	combout => \cont|clock2Hz|LessThan1~7_combout\);

-- Location: FF_X33_Y12_N3
\cont|clock2Hz|saida\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \cont|clock2Hz|LessThan1~7_combout\,
	sload => VCC,
	ena => \cont|clock2Hz|saida~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|clock2Hz|saida~q\);

-- Location: CLKCTRL_G9
\cont|clock2Hz|saida~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \cont|clock2Hz|saida~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \cont|clock2Hz|saida~clkctrl_outclk\);

-- Location: LCCOMB_X9_Y7_N0
\tempo_pressionado_port|contador[0]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \tempo_pressionado_port|contador[0]~32_combout\ = \tempo_pressionado_port|contador\(0) $ (VCC)
-- \tempo_pressionado_port|contador[0]~33\ = CARRY(\tempo_pressionado_port|contador\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tempo_pressionado_port|contador\(0),
	datad => VCC,
	combout => \tempo_pressionado_port|contador[0]~32_combout\,
	cout => \tempo_pressionado_port|contador[0]~33\);

-- Location: IOIBUF_X34_Y12_N1
\b4~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_b4,
	o => \b4~input_o\);

-- Location: FF_X8_Y8_N3
\debounce_b4|flipflops[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \b4~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce_b4|flipflops\(0));

-- Location: FF_X8_Y8_N23
\debounce_b4|flipflops[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \debounce_b4|flipflops\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce_b4|flipflops\(1));

-- Location: LCCOMB_X8_Y8_N22
\debounce_b4|counter_out[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b4|counter_out[0]~1_combout\ = (!\debounce_b4|counter_out\(19) & (\debounce_b4|flipflops\(1) $ (!\debounce_b4|flipflops\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debounce_b4|counter_out\(19),
	datac => \debounce_b4|flipflops\(1),
	datad => \debounce_b4|flipflops\(0),
	combout => \debounce_b4|counter_out[0]~1_combout\);

-- Location: LCCOMB_X8_Y8_N4
\debounce_b4|result~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b4|result~1_combout\ = (\debounce_b4|counter_out\(19) & (\debounce_b4|flipflops\(1) $ (!\debounce_b4|flipflops\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b4|flipflops\(1),
	datab => \debounce_b4|counter_out\(19),
	datad => \debounce_b4|flipflops\(0),
	combout => \debounce_b4|result~1_combout\);

-- Location: LCCOMB_X7_Y8_N12
\debounce_b4|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b4|Add0~0_combout\ = \debounce_b4|counter_out\(0) $ (VCC)
-- \debounce_b4|Add0~1\ = CARRY(\debounce_b4|counter_out\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b4|counter_out\(0),
	datad => VCC,
	combout => \debounce_b4|Add0~0_combout\,
	cout => \debounce_b4|Add0~1\);

-- Location: LCCOMB_X7_Y8_N6
\debounce_b4|counter_out[0]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b4|counter_out[0]~20_combout\ = (\debounce_b4|Add0~0_combout\ & ((\debounce_b4|counter_out[0]~1_combout\) # ((\debounce_b4|result~1_combout\ & \debounce_b4|counter_out\(0))))) # (!\debounce_b4|Add0~0_combout\ & (\debounce_b4|result~1_combout\ & 
-- (\debounce_b4|counter_out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b4|Add0~0_combout\,
	datab => \debounce_b4|result~1_combout\,
	datac => \debounce_b4|counter_out\(0),
	datad => \debounce_b4|counter_out[0]~1_combout\,
	combout => \debounce_b4|counter_out[0]~20_combout\);

-- Location: FF_X7_Y8_N7
\debounce_b4|counter_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \debounce_b4|counter_out[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce_b4|counter_out\(0));

-- Location: LCCOMB_X7_Y8_N14
\debounce_b4|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b4|Add0~2_combout\ = (\debounce_b4|counter_out\(1) & (!\debounce_b4|Add0~1\)) # (!\debounce_b4|counter_out\(1) & ((\debounce_b4|Add0~1\) # (GND)))
-- \debounce_b4|Add0~3\ = CARRY((!\debounce_b4|Add0~1\) # (!\debounce_b4|counter_out\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounce_b4|counter_out\(1),
	datad => VCC,
	cin => \debounce_b4|Add0~1\,
	combout => \debounce_b4|Add0~2_combout\,
	cout => \debounce_b4|Add0~3\);

-- Location: LCCOMB_X8_Y8_N10
\debounce_b4|counter_out[1]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b4|counter_out[1]~19_combout\ = (\debounce_b4|counter_out[0]~1_combout\ & ((\debounce_b4|Add0~2_combout\) # ((\debounce_b4|counter_out\(1) & \debounce_b4|result~1_combout\)))) # (!\debounce_b4|counter_out[0]~1_combout\ & 
-- (\debounce_b4|counter_out\(1) & (\debounce_b4|result~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b4|counter_out[0]~1_combout\,
	datab => \debounce_b4|counter_out\(1),
	datac => \debounce_b4|result~1_combout\,
	datad => \debounce_b4|Add0~2_combout\,
	combout => \debounce_b4|counter_out[1]~19_combout\);

-- Location: FF_X7_Y8_N19
\debounce_b4|counter_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \debounce_b4|counter_out[1]~19_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce_b4|counter_out\(1));

-- Location: LCCOMB_X7_Y8_N16
\debounce_b4|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b4|Add0~4_combout\ = (\debounce_b4|counter_out\(2) & (\debounce_b4|Add0~3\ $ (GND))) # (!\debounce_b4|counter_out\(2) & (!\debounce_b4|Add0~3\ & VCC))
-- \debounce_b4|Add0~5\ = CARRY((\debounce_b4|counter_out\(2) & !\debounce_b4|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounce_b4|counter_out\(2),
	datad => VCC,
	cin => \debounce_b4|Add0~3\,
	combout => \debounce_b4|Add0~4_combout\,
	cout => \debounce_b4|Add0~5\);

-- Location: LCCOMB_X7_Y8_N0
\debounce_b4|counter_out[2]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b4|counter_out[2]~18_combout\ = (\debounce_b4|counter_out[0]~1_combout\ & ((\debounce_b4|Add0~4_combout\) # ((\debounce_b4|result~1_combout\ & \debounce_b4|counter_out\(2))))) # (!\debounce_b4|counter_out[0]~1_combout\ & 
-- (\debounce_b4|result~1_combout\ & (\debounce_b4|counter_out\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b4|counter_out[0]~1_combout\,
	datab => \debounce_b4|result~1_combout\,
	datac => \debounce_b4|counter_out\(2),
	datad => \debounce_b4|Add0~4_combout\,
	combout => \debounce_b4|counter_out[2]~18_combout\);

-- Location: FF_X7_Y8_N1
\debounce_b4|counter_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \debounce_b4|counter_out[2]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce_b4|counter_out\(2));

-- Location: LCCOMB_X7_Y8_N18
\debounce_b4|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b4|Add0~6_combout\ = (\debounce_b4|counter_out\(3) & (!\debounce_b4|Add0~5\)) # (!\debounce_b4|counter_out\(3) & ((\debounce_b4|Add0~5\) # (GND)))
-- \debounce_b4|Add0~7\ = CARRY((!\debounce_b4|Add0~5\) # (!\debounce_b4|counter_out\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b4|counter_out\(3),
	datad => VCC,
	cin => \debounce_b4|Add0~5\,
	combout => \debounce_b4|Add0~6_combout\,
	cout => \debounce_b4|Add0~7\);

-- Location: LCCOMB_X8_Y8_N20
\debounce_b4|counter_out[3]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b4|counter_out[3]~17_combout\ = (\debounce_b4|counter_out[0]~1_combout\ & ((\debounce_b4|Add0~6_combout\) # ((\debounce_b4|result~1_combout\ & \debounce_b4|counter_out\(3))))) # (!\debounce_b4|counter_out[0]~1_combout\ & 
-- (\debounce_b4|result~1_combout\ & (\debounce_b4|counter_out\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b4|counter_out[0]~1_combout\,
	datab => \debounce_b4|result~1_combout\,
	datac => \debounce_b4|counter_out\(3),
	datad => \debounce_b4|Add0~6_combout\,
	combout => \debounce_b4|counter_out[3]~17_combout\);

-- Location: FF_X8_Y8_N21
\debounce_b4|counter_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \debounce_b4|counter_out[3]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce_b4|counter_out\(3));

-- Location: LCCOMB_X7_Y8_N20
\debounce_b4|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b4|Add0~8_combout\ = (\debounce_b4|counter_out\(4) & (\debounce_b4|Add0~7\ $ (GND))) # (!\debounce_b4|counter_out\(4) & (!\debounce_b4|Add0~7\ & VCC))
-- \debounce_b4|Add0~9\ = CARRY((\debounce_b4|counter_out\(4) & !\debounce_b4|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b4|counter_out\(4),
	datad => VCC,
	cin => \debounce_b4|Add0~7\,
	combout => \debounce_b4|Add0~8_combout\,
	cout => \debounce_b4|Add0~9\);

-- Location: LCCOMB_X8_Y8_N12
\debounce_b4|counter_out[4]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b4|counter_out[4]~16_combout\ = (\debounce_b4|counter_out[0]~1_combout\ & ((\debounce_b4|Add0~8_combout\) # ((\debounce_b4|counter_out\(4) & \debounce_b4|result~1_combout\)))) # (!\debounce_b4|counter_out[0]~1_combout\ & 
-- (\debounce_b4|counter_out\(4) & (\debounce_b4|result~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b4|counter_out[0]~1_combout\,
	datab => \debounce_b4|counter_out\(4),
	datac => \debounce_b4|result~1_combout\,
	datad => \debounce_b4|Add0~8_combout\,
	combout => \debounce_b4|counter_out[4]~16_combout\);

-- Location: FF_X7_Y8_N23
\debounce_b4|counter_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \debounce_b4|counter_out[4]~16_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce_b4|counter_out\(4));

-- Location: LCCOMB_X7_Y8_N22
\debounce_b4|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b4|Add0~10_combout\ = (\debounce_b4|counter_out\(5) & (!\debounce_b4|Add0~9\)) # (!\debounce_b4|counter_out\(5) & ((\debounce_b4|Add0~9\) # (GND)))
-- \debounce_b4|Add0~11\ = CARRY((!\debounce_b4|Add0~9\) # (!\debounce_b4|counter_out\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b4|counter_out\(5),
	datad => VCC,
	cin => \debounce_b4|Add0~9\,
	combout => \debounce_b4|Add0~10_combout\,
	cout => \debounce_b4|Add0~11\);

-- Location: LCCOMB_X7_Y8_N10
\debounce_b4|counter_out[5]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b4|counter_out[5]~15_combout\ = (\debounce_b4|counter_out[0]~1_combout\ & ((\debounce_b4|Add0~10_combout\) # ((\debounce_b4|result~1_combout\ & \debounce_b4|counter_out\(5))))) # (!\debounce_b4|counter_out[0]~1_combout\ & 
-- (\debounce_b4|result~1_combout\ & (\debounce_b4|counter_out\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b4|counter_out[0]~1_combout\,
	datab => \debounce_b4|result~1_combout\,
	datac => \debounce_b4|counter_out\(5),
	datad => \debounce_b4|Add0~10_combout\,
	combout => \debounce_b4|counter_out[5]~15_combout\);

-- Location: FF_X7_Y8_N11
\debounce_b4|counter_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \debounce_b4|counter_out[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce_b4|counter_out\(5));

-- Location: LCCOMB_X7_Y8_N24
\debounce_b4|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b4|Add0~12_combout\ = (\debounce_b4|counter_out\(6) & (\debounce_b4|Add0~11\ $ (GND))) # (!\debounce_b4|counter_out\(6) & (!\debounce_b4|Add0~11\ & VCC))
-- \debounce_b4|Add0~13\ = CARRY((\debounce_b4|counter_out\(6) & !\debounce_b4|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b4|counter_out\(6),
	datad => VCC,
	cin => \debounce_b4|Add0~11\,
	combout => \debounce_b4|Add0~12_combout\,
	cout => \debounce_b4|Add0~13\);

-- Location: LCCOMB_X8_Y8_N6
\debounce_b4|counter_out[6]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b4|counter_out[6]~14_combout\ = (\debounce_b4|counter_out[0]~1_combout\ & ((\debounce_b4|Add0~12_combout\) # ((\debounce_b4|result~1_combout\ & \debounce_b4|counter_out\(6))))) # (!\debounce_b4|counter_out[0]~1_combout\ & 
-- (\debounce_b4|result~1_combout\ & (\debounce_b4|counter_out\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b4|counter_out[0]~1_combout\,
	datab => \debounce_b4|result~1_combout\,
	datac => \debounce_b4|counter_out\(6),
	datad => \debounce_b4|Add0~12_combout\,
	combout => \debounce_b4|counter_out[6]~14_combout\);

-- Location: FF_X8_Y8_N7
\debounce_b4|counter_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \debounce_b4|counter_out[6]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce_b4|counter_out\(6));

-- Location: LCCOMB_X7_Y8_N26
\debounce_b4|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b4|Add0~14_combout\ = (\debounce_b4|counter_out\(7) & (!\debounce_b4|Add0~13\)) # (!\debounce_b4|counter_out\(7) & ((\debounce_b4|Add0~13\) # (GND)))
-- \debounce_b4|Add0~15\ = CARRY((!\debounce_b4|Add0~13\) # (!\debounce_b4|counter_out\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounce_b4|counter_out\(7),
	datad => VCC,
	cin => \debounce_b4|Add0~13\,
	combout => \debounce_b4|Add0~14_combout\,
	cout => \debounce_b4|Add0~15\);

-- Location: LCCOMB_X7_Y8_N4
\debounce_b4|counter_out[7]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b4|counter_out[7]~13_combout\ = (\debounce_b4|Add0~14_combout\ & ((\debounce_b4|counter_out[0]~1_combout\) # ((\debounce_b4|result~1_combout\ & \debounce_b4|counter_out\(7))))) # (!\debounce_b4|Add0~14_combout\ & (\debounce_b4|result~1_combout\ 
-- & (\debounce_b4|counter_out\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b4|Add0~14_combout\,
	datab => \debounce_b4|result~1_combout\,
	datac => \debounce_b4|counter_out\(7),
	datad => \debounce_b4|counter_out[0]~1_combout\,
	combout => \debounce_b4|counter_out[7]~13_combout\);

-- Location: FF_X7_Y8_N5
\debounce_b4|counter_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \debounce_b4|counter_out[7]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce_b4|counter_out\(7));

-- Location: LCCOMB_X7_Y8_N28
\debounce_b4|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b4|Add0~16_combout\ = (\debounce_b4|counter_out\(8) & (\debounce_b4|Add0~15\ $ (GND))) # (!\debounce_b4|counter_out\(8) & (!\debounce_b4|Add0~15\ & VCC))
-- \debounce_b4|Add0~17\ = CARRY((\debounce_b4|counter_out\(8) & !\debounce_b4|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounce_b4|counter_out\(8),
	datad => VCC,
	cin => \debounce_b4|Add0~15\,
	combout => \debounce_b4|Add0~16_combout\,
	cout => \debounce_b4|Add0~17\);

-- Location: LCCOMB_X7_Y8_N2
\debounce_b4|counter_out[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b4|counter_out[8]~12_combout\ = (\debounce_b4|counter_out[0]~1_combout\ & ((\debounce_b4|Add0~16_combout\) # ((\debounce_b4|result~1_combout\ & \debounce_b4|counter_out\(8))))) # (!\debounce_b4|counter_out[0]~1_combout\ & 
-- (\debounce_b4|result~1_combout\ & (\debounce_b4|counter_out\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b4|counter_out[0]~1_combout\,
	datab => \debounce_b4|result~1_combout\,
	datac => \debounce_b4|counter_out\(8),
	datad => \debounce_b4|Add0~16_combout\,
	combout => \debounce_b4|counter_out[8]~12_combout\);

-- Location: FF_X7_Y8_N3
\debounce_b4|counter_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \debounce_b4|counter_out[8]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce_b4|counter_out\(8));

-- Location: LCCOMB_X7_Y8_N30
\debounce_b4|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b4|Add0~18_combout\ = (\debounce_b4|counter_out\(9) & (!\debounce_b4|Add0~17\)) # (!\debounce_b4|counter_out\(9) & ((\debounce_b4|Add0~17\) # (GND)))
-- \debounce_b4|Add0~19\ = CARRY((!\debounce_b4|Add0~17\) # (!\debounce_b4|counter_out\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounce_b4|counter_out\(9),
	datad => VCC,
	cin => \debounce_b4|Add0~17\,
	combout => \debounce_b4|Add0~18_combout\,
	cout => \debounce_b4|Add0~19\);

-- Location: LCCOMB_X7_Y8_N8
\debounce_b4|counter_out[9]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b4|counter_out[9]~11_combout\ = (\debounce_b4|Add0~18_combout\ & ((\debounce_b4|counter_out[0]~1_combout\) # ((\debounce_b4|result~1_combout\ & \debounce_b4|counter_out\(9))))) # (!\debounce_b4|Add0~18_combout\ & (\debounce_b4|result~1_combout\ 
-- & (\debounce_b4|counter_out\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b4|Add0~18_combout\,
	datab => \debounce_b4|result~1_combout\,
	datac => \debounce_b4|counter_out\(9),
	datad => \debounce_b4|counter_out[0]~1_combout\,
	combout => \debounce_b4|counter_out[9]~11_combout\);

-- Location: FF_X7_Y8_N9
\debounce_b4|counter_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \debounce_b4|counter_out[9]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce_b4|counter_out\(9));

-- Location: LCCOMB_X7_Y7_N0
\debounce_b4|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b4|Add0~20_combout\ = (\debounce_b4|counter_out\(10) & (\debounce_b4|Add0~19\ $ (GND))) # (!\debounce_b4|counter_out\(10) & (!\debounce_b4|Add0~19\ & VCC))
-- \debounce_b4|Add0~21\ = CARRY((\debounce_b4|counter_out\(10) & !\debounce_b4|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b4|counter_out\(10),
	datad => VCC,
	cin => \debounce_b4|Add0~19\,
	combout => \debounce_b4|Add0~20_combout\,
	cout => \debounce_b4|Add0~21\);

-- Location: LCCOMB_X7_Y7_N22
\debounce_b4|counter_out[10]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b4|counter_out[10]~10_combout\ = (\debounce_b4|counter_out[0]~1_combout\ & ((\debounce_b4|Add0~20_combout\) # ((\debounce_b4|result~1_combout\ & \debounce_b4|counter_out\(10))))) # (!\debounce_b4|counter_out[0]~1_combout\ & 
-- (\debounce_b4|result~1_combout\ & (\debounce_b4|counter_out\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b4|counter_out[0]~1_combout\,
	datab => \debounce_b4|result~1_combout\,
	datac => \debounce_b4|counter_out\(10),
	datad => \debounce_b4|Add0~20_combout\,
	combout => \debounce_b4|counter_out[10]~10_combout\);

-- Location: FF_X7_Y7_N23
\debounce_b4|counter_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \debounce_b4|counter_out[10]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce_b4|counter_out\(10));

-- Location: LCCOMB_X7_Y7_N2
\debounce_b4|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b4|Add0~22_combout\ = (\debounce_b4|counter_out\(11) & (!\debounce_b4|Add0~21\)) # (!\debounce_b4|counter_out\(11) & ((\debounce_b4|Add0~21\) # (GND)))
-- \debounce_b4|Add0~23\ = CARRY((!\debounce_b4|Add0~21\) # (!\debounce_b4|counter_out\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounce_b4|counter_out\(11),
	datad => VCC,
	cin => \debounce_b4|Add0~21\,
	combout => \debounce_b4|Add0~22_combout\,
	cout => \debounce_b4|Add0~23\);

-- Location: LCCOMB_X7_Y7_N24
\debounce_b4|counter_out[11]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b4|counter_out[11]~9_combout\ = (\debounce_b4|counter_out[0]~1_combout\ & ((\debounce_b4|Add0~22_combout\) # ((\debounce_b4|result~1_combout\ & \debounce_b4|counter_out\(11))))) # (!\debounce_b4|counter_out[0]~1_combout\ & 
-- (\debounce_b4|result~1_combout\ & (\debounce_b4|counter_out\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b4|counter_out[0]~1_combout\,
	datab => \debounce_b4|result~1_combout\,
	datac => \debounce_b4|counter_out\(11),
	datad => \debounce_b4|Add0~22_combout\,
	combout => \debounce_b4|counter_out[11]~9_combout\);

-- Location: FF_X7_Y7_N25
\debounce_b4|counter_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \debounce_b4|counter_out[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce_b4|counter_out\(11));

-- Location: LCCOMB_X7_Y7_N4
\debounce_b4|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b4|Add0~24_combout\ = (\debounce_b4|counter_out\(12) & (\debounce_b4|Add0~23\ $ (GND))) # (!\debounce_b4|counter_out\(12) & (!\debounce_b4|Add0~23\ & VCC))
-- \debounce_b4|Add0~25\ = CARRY((\debounce_b4|counter_out\(12) & !\debounce_b4|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b4|counter_out\(12),
	datad => VCC,
	cin => \debounce_b4|Add0~23\,
	combout => \debounce_b4|Add0~24_combout\,
	cout => \debounce_b4|Add0~25\);

-- Location: LCCOMB_X7_Y7_N26
\debounce_b4|counter_out[12]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b4|counter_out[12]~8_combout\ = (\debounce_b4|counter_out[0]~1_combout\ & ((\debounce_b4|Add0~24_combout\) # ((\debounce_b4|counter_out\(12) & \debounce_b4|result~1_combout\)))) # (!\debounce_b4|counter_out[0]~1_combout\ & 
-- (((\debounce_b4|counter_out\(12) & \debounce_b4|result~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b4|counter_out[0]~1_combout\,
	datab => \debounce_b4|Add0~24_combout\,
	datac => \debounce_b4|counter_out\(12),
	datad => \debounce_b4|result~1_combout\,
	combout => \debounce_b4|counter_out[12]~8_combout\);

-- Location: FF_X7_Y7_N27
\debounce_b4|counter_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \debounce_b4|counter_out[12]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce_b4|counter_out\(12));

-- Location: LCCOMB_X7_Y7_N6
\debounce_b4|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b4|Add0~26_combout\ = (\debounce_b4|counter_out\(13) & (!\debounce_b4|Add0~25\)) # (!\debounce_b4|counter_out\(13) & ((\debounce_b4|Add0~25\) # (GND)))
-- \debounce_b4|Add0~27\ = CARRY((!\debounce_b4|Add0~25\) # (!\debounce_b4|counter_out\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounce_b4|counter_out\(13),
	datad => VCC,
	cin => \debounce_b4|Add0~25\,
	combout => \debounce_b4|Add0~26_combout\,
	cout => \debounce_b4|Add0~27\);

-- Location: LCCOMB_X6_Y7_N6
\debounce_b4|counter_out[13]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b4|counter_out[13]~7_combout\ = (\debounce_b4|result~1_combout\ & ((\debounce_b4|counter_out\(13)) # ((\debounce_b4|counter_out[0]~1_combout\ & \debounce_b4|Add0~26_combout\)))) # (!\debounce_b4|result~1_combout\ & 
-- (\debounce_b4|counter_out[0]~1_combout\ & ((\debounce_b4|Add0~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b4|result~1_combout\,
	datab => \debounce_b4|counter_out[0]~1_combout\,
	datac => \debounce_b4|counter_out\(13),
	datad => \debounce_b4|Add0~26_combout\,
	combout => \debounce_b4|counter_out[13]~7_combout\);

-- Location: FF_X6_Y7_N7
\debounce_b4|counter_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \debounce_b4|counter_out[13]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce_b4|counter_out\(13));

-- Location: LCCOMB_X7_Y7_N8
\debounce_b4|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b4|Add0~28_combout\ = (\debounce_b4|counter_out\(14) & (\debounce_b4|Add0~27\ $ (GND))) # (!\debounce_b4|counter_out\(14) & (!\debounce_b4|Add0~27\ & VCC))
-- \debounce_b4|Add0~29\ = CARRY((\debounce_b4|counter_out\(14) & !\debounce_b4|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounce_b4|counter_out\(14),
	datad => VCC,
	cin => \debounce_b4|Add0~27\,
	combout => \debounce_b4|Add0~28_combout\,
	cout => \debounce_b4|Add0~29\);

-- Location: LCCOMB_X7_Y7_N20
\debounce_b4|counter_out[14]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b4|counter_out[14]~6_combout\ = (\debounce_b4|counter_out[0]~1_combout\ & ((\debounce_b4|Add0~28_combout\) # ((\debounce_b4|result~1_combout\ & \debounce_b4|counter_out\(14))))) # (!\debounce_b4|counter_out[0]~1_combout\ & 
-- (\debounce_b4|result~1_combout\ & (\debounce_b4|counter_out\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b4|counter_out[0]~1_combout\,
	datab => \debounce_b4|result~1_combout\,
	datac => \debounce_b4|counter_out\(14),
	datad => \debounce_b4|Add0~28_combout\,
	combout => \debounce_b4|counter_out[14]~6_combout\);

-- Location: FF_X7_Y7_N21
\debounce_b4|counter_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \debounce_b4|counter_out[14]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce_b4|counter_out\(14));

-- Location: LCCOMB_X7_Y7_N10
\debounce_b4|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b4|Add0~30_combout\ = (\debounce_b4|counter_out\(15) & (!\debounce_b4|Add0~29\)) # (!\debounce_b4|counter_out\(15) & ((\debounce_b4|Add0~29\) # (GND)))
-- \debounce_b4|Add0~31\ = CARRY((!\debounce_b4|Add0~29\) # (!\debounce_b4|counter_out\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b4|counter_out\(15),
	datad => VCC,
	cin => \debounce_b4|Add0~29\,
	combout => \debounce_b4|Add0~30_combout\,
	cout => \debounce_b4|Add0~31\);

-- Location: LCCOMB_X6_Y7_N16
\debounce_b4|counter_out[15]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b4|counter_out[15]~5_combout\ = (\debounce_b4|result~1_combout\ & ((\debounce_b4|counter_out\(15)) # ((\debounce_b4|counter_out[0]~1_combout\ & \debounce_b4|Add0~30_combout\)))) # (!\debounce_b4|result~1_combout\ & 
-- (\debounce_b4|counter_out[0]~1_combout\ & ((\debounce_b4|Add0~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b4|result~1_combout\,
	datab => \debounce_b4|counter_out[0]~1_combout\,
	datac => \debounce_b4|counter_out\(15),
	datad => \debounce_b4|Add0~30_combout\,
	combout => \debounce_b4|counter_out[15]~5_combout\);

-- Location: FF_X6_Y7_N17
\debounce_b4|counter_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \debounce_b4|counter_out[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce_b4|counter_out\(15));

-- Location: LCCOMB_X7_Y7_N12
\debounce_b4|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b4|Add0~32_combout\ = (\debounce_b4|counter_out\(16) & (\debounce_b4|Add0~31\ $ (GND))) # (!\debounce_b4|counter_out\(16) & (!\debounce_b4|Add0~31\ & VCC))
-- \debounce_b4|Add0~33\ = CARRY((\debounce_b4|counter_out\(16) & !\debounce_b4|Add0~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b4|counter_out\(16),
	datad => VCC,
	cin => \debounce_b4|Add0~31\,
	combout => \debounce_b4|Add0~32_combout\,
	cout => \debounce_b4|Add0~33\);

-- Location: LCCOMB_X7_Y7_N30
\debounce_b4|counter_out[16]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b4|counter_out[16]~4_combout\ = (\debounce_b4|counter_out[0]~1_combout\ & ((\debounce_b4|Add0~32_combout\) # ((\debounce_b4|result~1_combout\ & \debounce_b4|counter_out\(16))))) # (!\debounce_b4|counter_out[0]~1_combout\ & 
-- (\debounce_b4|result~1_combout\ & (\debounce_b4|counter_out\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b4|counter_out[0]~1_combout\,
	datab => \debounce_b4|result~1_combout\,
	datac => \debounce_b4|counter_out\(16),
	datad => \debounce_b4|Add0~32_combout\,
	combout => \debounce_b4|counter_out[16]~4_combout\);

-- Location: FF_X7_Y7_N31
\debounce_b4|counter_out[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \debounce_b4|counter_out[16]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce_b4|counter_out\(16));

-- Location: LCCOMB_X7_Y7_N14
\debounce_b4|Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b4|Add0~34_combout\ = (\debounce_b4|counter_out\(17) & (!\debounce_b4|Add0~33\)) # (!\debounce_b4|counter_out\(17) & ((\debounce_b4|Add0~33\) # (GND)))
-- \debounce_b4|Add0~35\ = CARRY((!\debounce_b4|Add0~33\) # (!\debounce_b4|counter_out\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b4|counter_out\(17),
	datad => VCC,
	cin => \debounce_b4|Add0~33\,
	combout => \debounce_b4|Add0~34_combout\,
	cout => \debounce_b4|Add0~35\);

-- Location: LCCOMB_X8_Y7_N4
\debounce_b4|counter_out[17]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b4|counter_out[17]~3_combout\ = (\debounce_b4|counter_out[0]~1_combout\ & ((\debounce_b4|Add0~34_combout\) # ((\debounce_b4|result~1_combout\ & \debounce_b4|counter_out\(17))))) # (!\debounce_b4|counter_out[0]~1_combout\ & 
-- (\debounce_b4|result~1_combout\ & (\debounce_b4|counter_out\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b4|counter_out[0]~1_combout\,
	datab => \debounce_b4|result~1_combout\,
	datac => \debounce_b4|counter_out\(17),
	datad => \debounce_b4|Add0~34_combout\,
	combout => \debounce_b4|counter_out[17]~3_combout\);

-- Location: FF_X8_Y7_N5
\debounce_b4|counter_out[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \debounce_b4|counter_out[17]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce_b4|counter_out\(17));

-- Location: LCCOMB_X7_Y7_N16
\debounce_b4|Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b4|Add0~36_combout\ = (\debounce_b4|counter_out\(18) & (\debounce_b4|Add0~35\ $ (GND))) # (!\debounce_b4|counter_out\(18) & (!\debounce_b4|Add0~35\ & VCC))
-- \debounce_b4|Add0~37\ = CARRY((\debounce_b4|counter_out\(18) & !\debounce_b4|Add0~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounce_b4|counter_out\(18),
	datad => VCC,
	cin => \debounce_b4|Add0~35\,
	combout => \debounce_b4|Add0~36_combout\,
	cout => \debounce_b4|Add0~37\);

-- Location: LCCOMB_X7_Y7_N28
\debounce_b4|counter_out[18]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b4|counter_out[18]~2_combout\ = (\debounce_b4|counter_out[0]~1_combout\ & ((\debounce_b4|Add0~36_combout\) # ((\debounce_b4|result~1_combout\ & \debounce_b4|counter_out\(18))))) # (!\debounce_b4|counter_out[0]~1_combout\ & 
-- (\debounce_b4|result~1_combout\ & (\debounce_b4|counter_out\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b4|counter_out[0]~1_combout\,
	datab => \debounce_b4|result~1_combout\,
	datac => \debounce_b4|counter_out\(18),
	datad => \debounce_b4|Add0~36_combout\,
	combout => \debounce_b4|counter_out[18]~2_combout\);

-- Location: FF_X7_Y7_N29
\debounce_b4|counter_out[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \debounce_b4|counter_out[18]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce_b4|counter_out\(18));

-- Location: LCCOMB_X7_Y7_N18
\debounce_b4|Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b4|Add0~38_combout\ = \debounce_b4|Add0~37\ $ (\debounce_b4|counter_out\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \debounce_b4|counter_out\(19),
	cin => \debounce_b4|Add0~37\,
	combout => \debounce_b4|Add0~38_combout\);

-- Location: LCCOMB_X8_Y8_N18
\debounce_b4|counter_out~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b4|counter_out~0_combout\ = (\debounce_b4|counter_out\(19) & (\debounce_b4|flipflops\(1) $ ((!\debounce_b4|flipflops\(0))))) # (!\debounce_b4|counter_out\(19) & (\debounce_b4|Add0~38_combout\ & (\debounce_b4|flipflops\(1) $ 
-- (!\debounce_b4|flipflops\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b4|flipflops\(1),
	datab => \debounce_b4|flipflops\(0),
	datac => \debounce_b4|counter_out\(19),
	datad => \debounce_b4|Add0~38_combout\,
	combout => \debounce_b4|counter_out~0_combout\);

-- Location: FF_X8_Y8_N19
\debounce_b4|counter_out[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \debounce_b4|counter_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce_b4|counter_out\(19));

-- Location: LCCOMB_X8_Y8_N28
\debounce_b4|result~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b4|result~0_combout\ = (\debounce_b4|flipflops\(1) & ((\debounce_b4|result~q\) # ((\debounce_b4|counter_out\(19) & \debounce_b4|flipflops\(0))))) # (!\debounce_b4|flipflops\(1) & (\debounce_b4|result~q\ & ((\debounce_b4|flipflops\(0)) # 
-- (!\debounce_b4|counter_out\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b4|flipflops\(1),
	datab => \debounce_b4|counter_out\(19),
	datac => \debounce_b4|result~q\,
	datad => \debounce_b4|flipflops\(0),
	combout => \debounce_b4|result~0_combout\);

-- Location: LCCOMB_X8_Y8_N30
\debounce_b4|result~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b4|result~feeder_combout\ = \debounce_b4|result~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \debounce_b4|result~0_combout\,
	combout => \debounce_b4|result~feeder_combout\);

-- Location: FF_X8_Y8_N31
\debounce_b4|result\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \debounce_b4|result~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce_b4|result~q\);

-- Location: IOIBUF_X34_Y12_N8
\b3~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_b3,
	o => \b3~input_o\);

-- Location: LCCOMB_X9_Y5_N18
\debounce_b3|flipflops[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b3|flipflops[0]~feeder_combout\ = \b3~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \b3~input_o\,
	combout => \debounce_b3|flipflops[0]~feeder_combout\);

-- Location: FF_X9_Y5_N19
\debounce_b3|flipflops[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \debounce_b3|flipflops[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce_b3|flipflops\(0));

-- Location: LCCOMB_X9_Y5_N8
\debounce_b3|flipflops[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b3|flipflops[1]~feeder_combout\ = \debounce_b3|flipflops\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \debounce_b3|flipflops\(0),
	combout => \debounce_b3|flipflops[1]~feeder_combout\);

-- Location: FF_X9_Y5_N9
\debounce_b3|flipflops[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \debounce_b3|flipflops[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce_b3|flipflops\(1));

-- Location: LCCOMB_X9_Y5_N24
\debounce_b3|counter_out[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b3|counter_out[0]~1_combout\ = (!\debounce_b3|counter_out\(19) & (\debounce_b3|flipflops\(0) $ (!\debounce_b3|flipflops\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debounce_b3|flipflops\(0),
	datac => \debounce_b3|flipflops\(1),
	datad => \debounce_b3|counter_out\(19),
	combout => \debounce_b3|counter_out[0]~1_combout\);

-- Location: LCCOMB_X9_Y5_N30
\debounce_b3|result~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b3|result~1_combout\ = (\debounce_b3|counter_out\(19) & (\debounce_b3|flipflops\(0) $ (!\debounce_b3|flipflops\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debounce_b3|flipflops\(0),
	datac => \debounce_b3|flipflops\(1),
	datad => \debounce_b3|counter_out\(19),
	combout => \debounce_b3|result~1_combout\);

-- Location: LCCOMB_X8_Y5_N12
\debounce_b3|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b3|Add0~0_combout\ = \debounce_b3|counter_out\(0) $ (VCC)
-- \debounce_b3|Add0~1\ = CARRY(\debounce_b3|counter_out\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b3|counter_out\(0),
	datad => VCC,
	combout => \debounce_b3|Add0~0_combout\,
	cout => \debounce_b3|Add0~1\);

-- Location: LCCOMB_X8_Y5_N6
\debounce_b3|counter_out[0]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b3|counter_out[0]~20_combout\ = (\debounce_b3|result~1_combout\ & ((\debounce_b3|counter_out\(0)) # ((\debounce_b3|counter_out[0]~1_combout\ & \debounce_b3|Add0~0_combout\)))) # (!\debounce_b3|result~1_combout\ & 
-- (\debounce_b3|counter_out[0]~1_combout\ & ((\debounce_b3|Add0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b3|result~1_combout\,
	datab => \debounce_b3|counter_out[0]~1_combout\,
	datac => \debounce_b3|counter_out\(0),
	datad => \debounce_b3|Add0~0_combout\,
	combout => \debounce_b3|counter_out[0]~20_combout\);

-- Location: FF_X8_Y5_N7
\debounce_b3|counter_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \debounce_b3|counter_out[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce_b3|counter_out\(0));

-- Location: LCCOMB_X8_Y5_N14
\debounce_b3|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b3|Add0~2_combout\ = (\debounce_b3|counter_out\(1) & (!\debounce_b3|Add0~1\)) # (!\debounce_b3|counter_out\(1) & ((\debounce_b3|Add0~1\) # (GND)))
-- \debounce_b3|Add0~3\ = CARRY((!\debounce_b3|Add0~1\) # (!\debounce_b3|counter_out\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounce_b3|counter_out\(1),
	datad => VCC,
	cin => \debounce_b3|Add0~1\,
	combout => \debounce_b3|Add0~2_combout\,
	cout => \debounce_b3|Add0~3\);

-- Location: LCCOMB_X8_Y5_N0
\debounce_b3|counter_out[1]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b3|counter_out[1]~19_combout\ = (\debounce_b3|result~1_combout\ & ((\debounce_b3|counter_out\(1)) # ((\debounce_b3|Add0~2_combout\ & \debounce_b3|counter_out[0]~1_combout\)))) # (!\debounce_b3|result~1_combout\ & (\debounce_b3|Add0~2_combout\ & 
-- ((\debounce_b3|counter_out[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b3|result~1_combout\,
	datab => \debounce_b3|Add0~2_combout\,
	datac => \debounce_b3|counter_out\(1),
	datad => \debounce_b3|counter_out[0]~1_combout\,
	combout => \debounce_b3|counter_out[1]~19_combout\);

-- Location: FF_X8_Y5_N1
\debounce_b3|counter_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \debounce_b3|counter_out[1]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce_b3|counter_out\(1));

-- Location: LCCOMB_X8_Y5_N16
\debounce_b3|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b3|Add0~4_combout\ = (\debounce_b3|counter_out\(2) & (\debounce_b3|Add0~3\ $ (GND))) # (!\debounce_b3|counter_out\(2) & (!\debounce_b3|Add0~3\ & VCC))
-- \debounce_b3|Add0~5\ = CARRY((\debounce_b3|counter_out\(2) & !\debounce_b3|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b3|counter_out\(2),
	datad => VCC,
	cin => \debounce_b3|Add0~3\,
	combout => \debounce_b3|Add0~4_combout\,
	cout => \debounce_b3|Add0~5\);

-- Location: LCCOMB_X9_Y5_N14
\debounce_b3|counter_out[2]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b3|counter_out[2]~18_combout\ = (\debounce_b3|result~1_combout\ & ((\debounce_b3|counter_out\(2)) # ((\debounce_b3|Add0~4_combout\ & \debounce_b3|counter_out[0]~1_combout\)))) # (!\debounce_b3|result~1_combout\ & (((\debounce_b3|Add0~4_combout\ 
-- & \debounce_b3|counter_out[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b3|result~1_combout\,
	datab => \debounce_b3|counter_out\(2),
	datac => \debounce_b3|Add0~4_combout\,
	datad => \debounce_b3|counter_out[0]~1_combout\,
	combout => \debounce_b3|counter_out[2]~18_combout\);

-- Location: FF_X8_Y5_N23
\debounce_b3|counter_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \debounce_b3|counter_out[2]~18_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce_b3|counter_out\(2));

-- Location: LCCOMB_X8_Y5_N18
\debounce_b3|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b3|Add0~6_combout\ = (\debounce_b3|counter_out\(3) & (!\debounce_b3|Add0~5\)) # (!\debounce_b3|counter_out\(3) & ((\debounce_b3|Add0~5\) # (GND)))
-- \debounce_b3|Add0~7\ = CARRY((!\debounce_b3|Add0~5\) # (!\debounce_b3|counter_out\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounce_b3|counter_out\(3),
	datad => VCC,
	cin => \debounce_b3|Add0~5\,
	combout => \debounce_b3|Add0~6_combout\,
	cout => \debounce_b3|Add0~7\);

-- Location: LCCOMB_X9_Y5_N12
\debounce_b3|counter_out[3]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b3|counter_out[3]~17_combout\ = (\debounce_b3|counter_out\(3) & ((\debounce_b3|result~1_combout\) # ((\debounce_b3|counter_out[0]~1_combout\ & \debounce_b3|Add0~6_combout\)))) # (!\debounce_b3|counter_out\(3) & 
-- (\debounce_b3|counter_out[0]~1_combout\ & ((\debounce_b3|Add0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b3|counter_out\(3),
	datab => \debounce_b3|counter_out[0]~1_combout\,
	datac => \debounce_b3|result~1_combout\,
	datad => \debounce_b3|Add0~6_combout\,
	combout => \debounce_b3|counter_out[3]~17_combout\);

-- Location: FF_X8_Y5_N29
\debounce_b3|counter_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \debounce_b3|counter_out[3]~17_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce_b3|counter_out\(3));

-- Location: LCCOMB_X8_Y5_N20
\debounce_b3|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b3|Add0~8_combout\ = (\debounce_b3|counter_out\(4) & (\debounce_b3|Add0~7\ $ (GND))) # (!\debounce_b3|counter_out\(4) & (!\debounce_b3|Add0~7\ & VCC))
-- \debounce_b3|Add0~9\ = CARRY((\debounce_b3|counter_out\(4) & !\debounce_b3|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounce_b3|counter_out\(4),
	datad => VCC,
	cin => \debounce_b3|Add0~7\,
	combout => \debounce_b3|Add0~8_combout\,
	cout => \debounce_b3|Add0~9\);

-- Location: LCCOMB_X9_Y5_N10
\debounce_b3|counter_out[4]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b3|counter_out[4]~16_combout\ = (\debounce_b3|counter_out\(4) & ((\debounce_b3|result~1_combout\) # ((\debounce_b3|counter_out[0]~1_combout\ & \debounce_b3|Add0~8_combout\)))) # (!\debounce_b3|counter_out\(4) & 
-- (\debounce_b3|counter_out[0]~1_combout\ & ((\debounce_b3|Add0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b3|counter_out\(4),
	datab => \debounce_b3|counter_out[0]~1_combout\,
	datac => \debounce_b3|result~1_combout\,
	datad => \debounce_b3|Add0~8_combout\,
	combout => \debounce_b3|counter_out[4]~16_combout\);

-- Location: FF_X8_Y5_N19
\debounce_b3|counter_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \debounce_b3|counter_out[4]~16_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce_b3|counter_out\(4));

-- Location: LCCOMB_X8_Y5_N22
\debounce_b3|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b3|Add0~10_combout\ = (\debounce_b3|counter_out\(5) & (!\debounce_b3|Add0~9\)) # (!\debounce_b3|counter_out\(5) & ((\debounce_b3|Add0~9\) # (GND)))
-- \debounce_b3|Add0~11\ = CARRY((!\debounce_b3|Add0~9\) # (!\debounce_b3|counter_out\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b3|counter_out\(5),
	datad => VCC,
	cin => \debounce_b3|Add0~9\,
	combout => \debounce_b3|Add0~10_combout\,
	cout => \debounce_b3|Add0~11\);

-- Location: LCCOMB_X8_Y5_N10
\debounce_b3|counter_out[5]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b3|counter_out[5]~15_combout\ = (\debounce_b3|result~1_combout\ & ((\debounce_b3|counter_out\(5)) # ((\debounce_b3|counter_out[0]~1_combout\ & \debounce_b3|Add0~10_combout\)))) # (!\debounce_b3|result~1_combout\ & 
-- (\debounce_b3|counter_out[0]~1_combout\ & ((\debounce_b3|Add0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b3|result~1_combout\,
	datab => \debounce_b3|counter_out[0]~1_combout\,
	datac => \debounce_b3|counter_out\(5),
	datad => \debounce_b3|Add0~10_combout\,
	combout => \debounce_b3|counter_out[5]~15_combout\);

-- Location: FF_X8_Y5_N11
\debounce_b3|counter_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \debounce_b3|counter_out[5]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce_b3|counter_out\(5));

-- Location: LCCOMB_X8_Y5_N24
\debounce_b3|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b3|Add0~12_combout\ = (\debounce_b3|counter_out\(6) & (\debounce_b3|Add0~11\ $ (GND))) # (!\debounce_b3|counter_out\(6) & (!\debounce_b3|Add0~11\ & VCC))
-- \debounce_b3|Add0~13\ = CARRY((\debounce_b3|counter_out\(6) & !\debounce_b3|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b3|counter_out\(6),
	datad => VCC,
	cin => \debounce_b3|Add0~11\,
	combout => \debounce_b3|Add0~12_combout\,
	cout => \debounce_b3|Add0~13\);

-- Location: LCCOMB_X9_Y5_N4
\debounce_b3|counter_out[6]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b3|counter_out[6]~14_combout\ = (\debounce_b3|result~1_combout\ & ((\debounce_b3|counter_out\(6)) # ((\debounce_b3|counter_out[0]~1_combout\ & \debounce_b3|Add0~12_combout\)))) # (!\debounce_b3|result~1_combout\ & 
-- (\debounce_b3|counter_out[0]~1_combout\ & ((\debounce_b3|Add0~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b3|result~1_combout\,
	datab => \debounce_b3|counter_out[0]~1_combout\,
	datac => \debounce_b3|counter_out\(6),
	datad => \debounce_b3|Add0~12_combout\,
	combout => \debounce_b3|counter_out[6]~14_combout\);

-- Location: FF_X9_Y5_N5
\debounce_b3|counter_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \debounce_b3|counter_out[6]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce_b3|counter_out\(6));

-- Location: LCCOMB_X8_Y5_N26
\debounce_b3|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b3|Add0~14_combout\ = (\debounce_b3|counter_out\(7) & (!\debounce_b3|Add0~13\)) # (!\debounce_b3|counter_out\(7) & ((\debounce_b3|Add0~13\) # (GND)))
-- \debounce_b3|Add0~15\ = CARRY((!\debounce_b3|Add0~13\) # (!\debounce_b3|counter_out\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounce_b3|counter_out\(7),
	datad => VCC,
	cin => \debounce_b3|Add0~13\,
	combout => \debounce_b3|Add0~14_combout\,
	cout => \debounce_b3|Add0~15\);

-- Location: LCCOMB_X8_Y5_N4
\debounce_b3|counter_out[7]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b3|counter_out[7]~13_combout\ = (\debounce_b3|result~1_combout\ & ((\debounce_b3|counter_out\(7)) # ((\debounce_b3|counter_out[0]~1_combout\ & \debounce_b3|Add0~14_combout\)))) # (!\debounce_b3|result~1_combout\ & 
-- (\debounce_b3|counter_out[0]~1_combout\ & ((\debounce_b3|Add0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b3|result~1_combout\,
	datab => \debounce_b3|counter_out[0]~1_combout\,
	datac => \debounce_b3|counter_out\(7),
	datad => \debounce_b3|Add0~14_combout\,
	combout => \debounce_b3|counter_out[7]~13_combout\);

-- Location: FF_X8_Y5_N5
\debounce_b3|counter_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \debounce_b3|counter_out[7]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce_b3|counter_out\(7));

-- Location: LCCOMB_X8_Y5_N28
\debounce_b3|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b3|Add0~16_combout\ = (\debounce_b3|counter_out\(8) & (\debounce_b3|Add0~15\ $ (GND))) # (!\debounce_b3|counter_out\(8) & (!\debounce_b3|Add0~15\ & VCC))
-- \debounce_b3|Add0~17\ = CARRY((\debounce_b3|counter_out\(8) & !\debounce_b3|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounce_b3|counter_out\(8),
	datad => VCC,
	cin => \debounce_b3|Add0~15\,
	combout => \debounce_b3|Add0~16_combout\,
	cout => \debounce_b3|Add0~17\);

-- Location: LCCOMB_X8_Y5_N2
\debounce_b3|counter_out[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b3|counter_out[8]~12_combout\ = (\debounce_b3|result~1_combout\ & ((\debounce_b3|counter_out\(8)) # ((\debounce_b3|counter_out[0]~1_combout\ & \debounce_b3|Add0~16_combout\)))) # (!\debounce_b3|result~1_combout\ & 
-- (\debounce_b3|counter_out[0]~1_combout\ & ((\debounce_b3|Add0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b3|result~1_combout\,
	datab => \debounce_b3|counter_out[0]~1_combout\,
	datac => \debounce_b3|counter_out\(8),
	datad => \debounce_b3|Add0~16_combout\,
	combout => \debounce_b3|counter_out[8]~12_combout\);

-- Location: FF_X8_Y5_N3
\debounce_b3|counter_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \debounce_b3|counter_out[8]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce_b3|counter_out\(8));

-- Location: LCCOMB_X8_Y5_N30
\debounce_b3|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b3|Add0~18_combout\ = (\debounce_b3|counter_out\(9) & (!\debounce_b3|Add0~17\)) # (!\debounce_b3|counter_out\(9) & ((\debounce_b3|Add0~17\) # (GND)))
-- \debounce_b3|Add0~19\ = CARRY((!\debounce_b3|Add0~17\) # (!\debounce_b3|counter_out\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounce_b3|counter_out\(9),
	datad => VCC,
	cin => \debounce_b3|Add0~17\,
	combout => \debounce_b3|Add0~18_combout\,
	cout => \debounce_b3|Add0~19\);

-- Location: LCCOMB_X8_Y5_N8
\debounce_b3|counter_out[9]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b3|counter_out[9]~11_combout\ = (\debounce_b3|Add0~18_combout\ & ((\debounce_b3|counter_out[0]~1_combout\) # ((\debounce_b3|counter_out\(9) & \debounce_b3|result~1_combout\)))) # (!\debounce_b3|Add0~18_combout\ & (((\debounce_b3|counter_out\(9) 
-- & \debounce_b3|result~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b3|Add0~18_combout\,
	datab => \debounce_b3|counter_out[0]~1_combout\,
	datac => \debounce_b3|counter_out\(9),
	datad => \debounce_b3|result~1_combout\,
	combout => \debounce_b3|counter_out[9]~11_combout\);

-- Location: FF_X8_Y5_N9
\debounce_b3|counter_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \debounce_b3|counter_out[9]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce_b3|counter_out\(9));

-- Location: LCCOMB_X8_Y4_N0
\debounce_b3|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b3|Add0~20_combout\ = (\debounce_b3|counter_out\(10) & (\debounce_b3|Add0~19\ $ (GND))) # (!\debounce_b3|counter_out\(10) & (!\debounce_b3|Add0~19\ & VCC))
-- \debounce_b3|Add0~21\ = CARRY((\debounce_b3|counter_out\(10) & !\debounce_b3|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b3|counter_out\(10),
	datad => VCC,
	cin => \debounce_b3|Add0~19\,
	combout => \debounce_b3|Add0~20_combout\,
	cout => \debounce_b3|Add0~21\);

-- Location: LCCOMB_X8_Y4_N22
\debounce_b3|counter_out[10]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b3|counter_out[10]~10_combout\ = (\debounce_b3|counter_out[0]~1_combout\ & ((\debounce_b3|Add0~20_combout\) # ((\debounce_b3|counter_out\(10) & \debounce_b3|result~1_combout\)))) # (!\debounce_b3|counter_out[0]~1_combout\ & 
-- (((\debounce_b3|counter_out\(10) & \debounce_b3|result~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b3|counter_out[0]~1_combout\,
	datab => \debounce_b3|Add0~20_combout\,
	datac => \debounce_b3|counter_out\(10),
	datad => \debounce_b3|result~1_combout\,
	combout => \debounce_b3|counter_out[10]~10_combout\);

-- Location: FF_X8_Y4_N23
\debounce_b3|counter_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \debounce_b3|counter_out[10]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce_b3|counter_out\(10));

-- Location: LCCOMB_X8_Y4_N2
\debounce_b3|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b3|Add0~22_combout\ = (\debounce_b3|counter_out\(11) & (!\debounce_b3|Add0~21\)) # (!\debounce_b3|counter_out\(11) & ((\debounce_b3|Add0~21\) # (GND)))
-- \debounce_b3|Add0~23\ = CARRY((!\debounce_b3|Add0~21\) # (!\debounce_b3|counter_out\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounce_b3|counter_out\(11),
	datad => VCC,
	cin => \debounce_b3|Add0~21\,
	combout => \debounce_b3|Add0~22_combout\,
	cout => \debounce_b3|Add0~23\);

-- Location: LCCOMB_X8_Y4_N24
\debounce_b3|counter_out[11]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b3|counter_out[11]~9_combout\ = (\debounce_b3|counter_out[0]~1_combout\ & ((\debounce_b3|Add0~22_combout\) # ((\debounce_b3|result~1_combout\ & \debounce_b3|counter_out\(11))))) # (!\debounce_b3|counter_out[0]~1_combout\ & 
-- (\debounce_b3|result~1_combout\ & (\debounce_b3|counter_out\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b3|counter_out[0]~1_combout\,
	datab => \debounce_b3|result~1_combout\,
	datac => \debounce_b3|counter_out\(11),
	datad => \debounce_b3|Add0~22_combout\,
	combout => \debounce_b3|counter_out[11]~9_combout\);

-- Location: FF_X8_Y4_N25
\debounce_b3|counter_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \debounce_b3|counter_out[11]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce_b3|counter_out\(11));

-- Location: LCCOMB_X8_Y4_N4
\debounce_b3|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b3|Add0~24_combout\ = (\debounce_b3|counter_out\(12) & (\debounce_b3|Add0~23\ $ (GND))) # (!\debounce_b3|counter_out\(12) & (!\debounce_b3|Add0~23\ & VCC))
-- \debounce_b3|Add0~25\ = CARRY((\debounce_b3|counter_out\(12) & !\debounce_b3|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b3|counter_out\(12),
	datad => VCC,
	cin => \debounce_b3|Add0~23\,
	combout => \debounce_b3|Add0~24_combout\,
	cout => \debounce_b3|Add0~25\);

-- Location: LCCOMB_X8_Y4_N30
\debounce_b3|counter_out[12]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b3|counter_out[12]~8_combout\ = (\debounce_b3|counter_out[0]~1_combout\ & ((\debounce_b3|Add0~24_combout\) # ((\debounce_b3|counter_out\(12) & \debounce_b3|result~1_combout\)))) # (!\debounce_b3|counter_out[0]~1_combout\ & 
-- (((\debounce_b3|counter_out\(12) & \debounce_b3|result~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b3|counter_out[0]~1_combout\,
	datab => \debounce_b3|Add0~24_combout\,
	datac => \debounce_b3|counter_out\(12),
	datad => \debounce_b3|result~1_combout\,
	combout => \debounce_b3|counter_out[12]~8_combout\);

-- Location: FF_X8_Y4_N31
\debounce_b3|counter_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \debounce_b3|counter_out[12]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce_b3|counter_out\(12));

-- Location: LCCOMB_X8_Y4_N6
\debounce_b3|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b3|Add0~26_combout\ = (\debounce_b3|counter_out\(13) & (!\debounce_b3|Add0~25\)) # (!\debounce_b3|counter_out\(13) & ((\debounce_b3|Add0~25\) # (GND)))
-- \debounce_b3|Add0~27\ = CARRY((!\debounce_b3|Add0~25\) # (!\debounce_b3|counter_out\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounce_b3|counter_out\(13),
	datad => VCC,
	cin => \debounce_b3|Add0~25\,
	combout => \debounce_b3|Add0~26_combout\,
	cout => \debounce_b3|Add0~27\);

-- Location: LCCOMB_X9_Y4_N10
\debounce_b3|counter_out[13]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b3|counter_out[13]~7_combout\ = (\debounce_b3|result~1_combout\ & ((\debounce_b3|counter_out\(13)) # ((\debounce_b3|Add0~26_combout\ & \debounce_b3|counter_out[0]~1_combout\)))) # (!\debounce_b3|result~1_combout\ & (\debounce_b3|Add0~26_combout\ 
-- & ((\debounce_b3|counter_out[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b3|result~1_combout\,
	datab => \debounce_b3|Add0~26_combout\,
	datac => \debounce_b3|counter_out\(13),
	datad => \debounce_b3|counter_out[0]~1_combout\,
	combout => \debounce_b3|counter_out[13]~7_combout\);

-- Location: FF_X9_Y4_N11
\debounce_b3|counter_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \debounce_b3|counter_out[13]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce_b3|counter_out\(13));

-- Location: LCCOMB_X8_Y4_N8
\debounce_b3|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b3|Add0~28_combout\ = (\debounce_b3|counter_out\(14) & (\debounce_b3|Add0~27\ $ (GND))) # (!\debounce_b3|counter_out\(14) & (!\debounce_b3|Add0~27\ & VCC))
-- \debounce_b3|Add0~29\ = CARRY((\debounce_b3|counter_out\(14) & !\debounce_b3|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounce_b3|counter_out\(14),
	datad => VCC,
	cin => \debounce_b3|Add0~27\,
	combout => \debounce_b3|Add0~28_combout\,
	cout => \debounce_b3|Add0~29\);

-- Location: LCCOMB_X8_Y4_N28
\debounce_b3|counter_out[14]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b3|counter_out[14]~6_combout\ = (\debounce_b3|counter_out[0]~1_combout\ & ((\debounce_b3|Add0~28_combout\) # ((\debounce_b3|counter_out\(14) & \debounce_b3|result~1_combout\)))) # (!\debounce_b3|counter_out[0]~1_combout\ & 
-- (((\debounce_b3|counter_out\(14) & \debounce_b3|result~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b3|counter_out[0]~1_combout\,
	datab => \debounce_b3|Add0~28_combout\,
	datac => \debounce_b3|counter_out\(14),
	datad => \debounce_b3|result~1_combout\,
	combout => \debounce_b3|counter_out[14]~6_combout\);

-- Location: FF_X8_Y4_N29
\debounce_b3|counter_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \debounce_b3|counter_out[14]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce_b3|counter_out\(14));

-- Location: LCCOMB_X8_Y4_N10
\debounce_b3|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b3|Add0~30_combout\ = (\debounce_b3|counter_out\(15) & (!\debounce_b3|Add0~29\)) # (!\debounce_b3|counter_out\(15) & ((\debounce_b3|Add0~29\) # (GND)))
-- \debounce_b3|Add0~31\ = CARRY((!\debounce_b3|Add0~29\) # (!\debounce_b3|counter_out\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounce_b3|counter_out\(15),
	datad => VCC,
	cin => \debounce_b3|Add0~29\,
	combout => \debounce_b3|Add0~30_combout\,
	cout => \debounce_b3|Add0~31\);

-- Location: LCCOMB_X9_Y4_N24
\debounce_b3|counter_out[15]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b3|counter_out[15]~5_combout\ = (\debounce_b3|result~1_combout\ & ((\debounce_b3|counter_out\(15)) # ((\debounce_b3|counter_out[0]~1_combout\ & \debounce_b3|Add0~30_combout\)))) # (!\debounce_b3|result~1_combout\ & 
-- (\debounce_b3|counter_out[0]~1_combout\ & ((\debounce_b3|Add0~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b3|result~1_combout\,
	datab => \debounce_b3|counter_out[0]~1_combout\,
	datac => \debounce_b3|counter_out\(15),
	datad => \debounce_b3|Add0~30_combout\,
	combout => \debounce_b3|counter_out[15]~5_combout\);

-- Location: FF_X9_Y4_N25
\debounce_b3|counter_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \debounce_b3|counter_out[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce_b3|counter_out\(15));

-- Location: LCCOMB_X8_Y4_N12
\debounce_b3|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b3|Add0~32_combout\ = (\debounce_b3|counter_out\(16) & (\debounce_b3|Add0~31\ $ (GND))) # (!\debounce_b3|counter_out\(16) & (!\debounce_b3|Add0~31\ & VCC))
-- \debounce_b3|Add0~33\ = CARRY((\debounce_b3|counter_out\(16) & !\debounce_b3|Add0~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b3|counter_out\(16),
	datad => VCC,
	cin => \debounce_b3|Add0~31\,
	combout => \debounce_b3|Add0~32_combout\,
	cout => \debounce_b3|Add0~33\);

-- Location: LCCOMB_X9_Y4_N6
\debounce_b3|counter_out[16]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b3|counter_out[16]~4_combout\ = (\debounce_b3|result~1_combout\ & ((\debounce_b3|counter_out\(16)) # ((\debounce_b3|counter_out[0]~1_combout\ & \debounce_b3|Add0~32_combout\)))) # (!\debounce_b3|result~1_combout\ & 
-- (\debounce_b3|counter_out[0]~1_combout\ & ((\debounce_b3|Add0~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b3|result~1_combout\,
	datab => \debounce_b3|counter_out[0]~1_combout\,
	datac => \debounce_b3|counter_out\(16),
	datad => \debounce_b3|Add0~32_combout\,
	combout => \debounce_b3|counter_out[16]~4_combout\);

-- Location: FF_X9_Y4_N7
\debounce_b3|counter_out[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \debounce_b3|counter_out[16]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce_b3|counter_out\(16));

-- Location: LCCOMB_X8_Y4_N14
\debounce_b3|Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b3|Add0~34_combout\ = (\debounce_b3|counter_out\(17) & (!\debounce_b3|Add0~33\)) # (!\debounce_b3|counter_out\(17) & ((\debounce_b3|Add0~33\) # (GND)))
-- \debounce_b3|Add0~35\ = CARRY((!\debounce_b3|Add0~33\) # (!\debounce_b3|counter_out\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b3|counter_out\(17),
	datad => VCC,
	cin => \debounce_b3|Add0~33\,
	combout => \debounce_b3|Add0~34_combout\,
	cout => \debounce_b3|Add0~35\);

-- Location: LCCOMB_X9_Y4_N20
\debounce_b3|counter_out[17]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b3|counter_out[17]~3_combout\ = (\debounce_b3|result~1_combout\ & ((\debounce_b3|counter_out\(17)) # ((\debounce_b3|counter_out[0]~1_combout\ & \debounce_b3|Add0~34_combout\)))) # (!\debounce_b3|result~1_combout\ & 
-- (\debounce_b3|counter_out[0]~1_combout\ & ((\debounce_b3|Add0~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b3|result~1_combout\,
	datab => \debounce_b3|counter_out[0]~1_combout\,
	datac => \debounce_b3|counter_out\(17),
	datad => \debounce_b3|Add0~34_combout\,
	combout => \debounce_b3|counter_out[17]~3_combout\);

-- Location: FF_X9_Y4_N21
\debounce_b3|counter_out[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \debounce_b3|counter_out[17]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce_b3|counter_out\(17));

-- Location: LCCOMB_X8_Y4_N16
\debounce_b3|Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b3|Add0~36_combout\ = (\debounce_b3|counter_out\(18) & (\debounce_b3|Add0~35\ $ (GND))) # (!\debounce_b3|counter_out\(18) & (!\debounce_b3|Add0~35\ & VCC))
-- \debounce_b3|Add0~37\ = CARRY((\debounce_b3|counter_out\(18) & !\debounce_b3|Add0~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b3|counter_out\(18),
	datad => VCC,
	cin => \debounce_b3|Add0~35\,
	combout => \debounce_b3|Add0~36_combout\,
	cout => \debounce_b3|Add0~37\);

-- Location: LCCOMB_X8_Y4_N26
\debounce_b3|counter_out[18]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b3|counter_out[18]~2_combout\ = (\debounce_b3|counter_out[0]~1_combout\ & ((\debounce_b3|Add0~36_combout\) # ((\debounce_b3|result~1_combout\ & \debounce_b3|counter_out\(18))))) # (!\debounce_b3|counter_out[0]~1_combout\ & 
-- (\debounce_b3|result~1_combout\ & (\debounce_b3|counter_out\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b3|counter_out[0]~1_combout\,
	datab => \debounce_b3|result~1_combout\,
	datac => \debounce_b3|counter_out\(18),
	datad => \debounce_b3|Add0~36_combout\,
	combout => \debounce_b3|counter_out[18]~2_combout\);

-- Location: FF_X8_Y4_N27
\debounce_b3|counter_out[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \debounce_b3|counter_out[18]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce_b3|counter_out\(18));

-- Location: LCCOMB_X8_Y4_N18
\debounce_b3|Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b3|Add0~38_combout\ = \debounce_b3|Add0~37\ $ (\debounce_b3|counter_out\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \debounce_b3|counter_out\(19),
	cin => \debounce_b3|Add0~37\,
	combout => \debounce_b3|Add0~38_combout\);

-- Location: LCCOMB_X8_Y4_N20
\debounce_b3|counter_out~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b3|counter_out~0_combout\ = (\debounce_b3|counter_out\(19) & (\debounce_b3|flipflops\(0) $ ((!\debounce_b3|flipflops\(1))))) # (!\debounce_b3|counter_out\(19) & (\debounce_b3|Add0~38_combout\ & (\debounce_b3|flipflops\(0) $ 
-- (!\debounce_b3|flipflops\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b3|flipflops\(0),
	datab => \debounce_b3|flipflops\(1),
	datac => \debounce_b3|counter_out\(19),
	datad => \debounce_b3|Add0~38_combout\,
	combout => \debounce_b3|counter_out~0_combout\);

-- Location: FF_X8_Y4_N21
\debounce_b3|counter_out[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \debounce_b3|counter_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce_b3|counter_out\(19));

-- Location: LCCOMB_X8_Y8_N16
\debounce_b3|result~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b3|result~0_combout\ = (\debounce_b3|flipflops\(0) & ((\debounce_b3|result~q\) # ((\debounce_b3|counter_out\(19) & \debounce_b3|flipflops\(1))))) # (!\debounce_b3|flipflops\(0) & (\debounce_b3|result~q\ & ((\debounce_b3|flipflops\(1)) # 
-- (!\debounce_b3|counter_out\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounce_b3|flipflops\(0),
	datab => \debounce_b3|counter_out\(19),
	datac => \debounce_b3|result~q\,
	datad => \debounce_b3|flipflops\(1),
	combout => \debounce_b3|result~0_combout\);

-- Location: LCCOMB_X8_Y8_N0
\debounce_b3|result~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \debounce_b3|result~feeder_combout\ = \debounce_b3|result~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \debounce_b3|result~0_combout\,
	combout => \debounce_b3|result~feeder_combout\);

-- Location: FF_X8_Y8_N1
\debounce_b3|result\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \debounce_b3|result~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debounce_b3|result~q\);

-- Location: LCCOMB_X8_Y8_N24
\tempo_pressionado_port|process_0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \tempo_pressionado_port|process_0~0_combout\ = (\debounce_b4|result~q\) # (\debounce_b3|result~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \debounce_b4|result~q\,
	datad => \debounce_b3|result~q\,
	combout => \tempo_pressionado_port|process_0~0_combout\);

-- Location: FF_X9_Y7_N1
\tempo_pressionado_port|contador[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tempo_pressionado_port|contador[0]~32_combout\,
	sclr => \tempo_pressionado_port|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tempo_pressionado_port|contador\(0));

-- Location: LCCOMB_X9_Y7_N2
\tempo_pressionado_port|contador[1]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \tempo_pressionado_port|contador[1]~34_combout\ = (\tempo_pressionado_port|contador\(1) & (!\tempo_pressionado_port|contador[0]~33\)) # (!\tempo_pressionado_port|contador\(1) & ((\tempo_pressionado_port|contador[0]~33\) # (GND)))
-- \tempo_pressionado_port|contador[1]~35\ = CARRY((!\tempo_pressionado_port|contador[0]~33\) # (!\tempo_pressionado_port|contador\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \tempo_pressionado_port|contador\(1),
	datad => VCC,
	cin => \tempo_pressionado_port|contador[0]~33\,
	combout => \tempo_pressionado_port|contador[1]~34_combout\,
	cout => \tempo_pressionado_port|contador[1]~35\);

-- Location: FF_X9_Y7_N3
\tempo_pressionado_port|contador[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tempo_pressionado_port|contador[1]~34_combout\,
	sclr => \tempo_pressionado_port|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tempo_pressionado_port|contador\(1));

-- Location: LCCOMB_X9_Y7_N4
\tempo_pressionado_port|contador[2]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \tempo_pressionado_port|contador[2]~36_combout\ = (\tempo_pressionado_port|contador\(2) & (\tempo_pressionado_port|contador[1]~35\ $ (GND))) # (!\tempo_pressionado_port|contador\(2) & (!\tempo_pressionado_port|contador[1]~35\ & VCC))
-- \tempo_pressionado_port|contador[2]~37\ = CARRY((\tempo_pressionado_port|contador\(2) & !\tempo_pressionado_port|contador[1]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \tempo_pressionado_port|contador\(2),
	datad => VCC,
	cin => \tempo_pressionado_port|contador[1]~35\,
	combout => \tempo_pressionado_port|contador[2]~36_combout\,
	cout => \tempo_pressionado_port|contador[2]~37\);

-- Location: FF_X9_Y7_N5
\tempo_pressionado_port|contador[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tempo_pressionado_port|contador[2]~36_combout\,
	sclr => \tempo_pressionado_port|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tempo_pressionado_port|contador\(2));

-- Location: LCCOMB_X9_Y7_N6
\tempo_pressionado_port|contador[3]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \tempo_pressionado_port|contador[3]~38_combout\ = (\tempo_pressionado_port|contador\(3) & (!\tempo_pressionado_port|contador[2]~37\)) # (!\tempo_pressionado_port|contador\(3) & ((\tempo_pressionado_port|contador[2]~37\) # (GND)))
-- \tempo_pressionado_port|contador[3]~39\ = CARRY((!\tempo_pressionado_port|contador[2]~37\) # (!\tempo_pressionado_port|contador\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tempo_pressionado_port|contador\(3),
	datad => VCC,
	cin => \tempo_pressionado_port|contador[2]~37\,
	combout => \tempo_pressionado_port|contador[3]~38_combout\,
	cout => \tempo_pressionado_port|contador[3]~39\);

-- Location: FF_X9_Y7_N7
\tempo_pressionado_port|contador[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tempo_pressionado_port|contador[3]~38_combout\,
	sclr => \tempo_pressionado_port|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tempo_pressionado_port|contador\(3));

-- Location: LCCOMB_X9_Y7_N8
\tempo_pressionado_port|contador[4]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \tempo_pressionado_port|contador[4]~40_combout\ = (\tempo_pressionado_port|contador\(4) & (\tempo_pressionado_port|contador[3]~39\ $ (GND))) # (!\tempo_pressionado_port|contador\(4) & (!\tempo_pressionado_port|contador[3]~39\ & VCC))
-- \tempo_pressionado_port|contador[4]~41\ = CARRY((\tempo_pressionado_port|contador\(4) & !\tempo_pressionado_port|contador[3]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \tempo_pressionado_port|contador\(4),
	datad => VCC,
	cin => \tempo_pressionado_port|contador[3]~39\,
	combout => \tempo_pressionado_port|contador[4]~40_combout\,
	cout => \tempo_pressionado_port|contador[4]~41\);

-- Location: FF_X9_Y7_N9
\tempo_pressionado_port|contador[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tempo_pressionado_port|contador[4]~40_combout\,
	sclr => \tempo_pressionado_port|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tempo_pressionado_port|contador\(4));

-- Location: LCCOMB_X9_Y7_N10
\tempo_pressionado_port|contador[5]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \tempo_pressionado_port|contador[5]~42_combout\ = (\tempo_pressionado_port|contador\(5) & (!\tempo_pressionado_port|contador[4]~41\)) # (!\tempo_pressionado_port|contador\(5) & ((\tempo_pressionado_port|contador[4]~41\) # (GND)))
-- \tempo_pressionado_port|contador[5]~43\ = CARRY((!\tempo_pressionado_port|contador[4]~41\) # (!\tempo_pressionado_port|contador\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tempo_pressionado_port|contador\(5),
	datad => VCC,
	cin => \tempo_pressionado_port|contador[4]~41\,
	combout => \tempo_pressionado_port|contador[5]~42_combout\,
	cout => \tempo_pressionado_port|contador[5]~43\);

-- Location: FF_X9_Y7_N11
\tempo_pressionado_port|contador[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tempo_pressionado_port|contador[5]~42_combout\,
	sclr => \tempo_pressionado_port|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tempo_pressionado_port|contador\(5));

-- Location: LCCOMB_X9_Y7_N12
\tempo_pressionado_port|contador[6]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \tempo_pressionado_port|contador[6]~44_combout\ = (\tempo_pressionado_port|contador\(6) & (\tempo_pressionado_port|contador[5]~43\ $ (GND))) # (!\tempo_pressionado_port|contador\(6) & (!\tempo_pressionado_port|contador[5]~43\ & VCC))
-- \tempo_pressionado_port|contador[6]~45\ = CARRY((\tempo_pressionado_port|contador\(6) & !\tempo_pressionado_port|contador[5]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tempo_pressionado_port|contador\(6),
	datad => VCC,
	cin => \tempo_pressionado_port|contador[5]~43\,
	combout => \tempo_pressionado_port|contador[6]~44_combout\,
	cout => \tempo_pressionado_port|contador[6]~45\);

-- Location: FF_X9_Y7_N13
\tempo_pressionado_port|contador[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tempo_pressionado_port|contador[6]~44_combout\,
	sclr => \tempo_pressionado_port|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tempo_pressionado_port|contador\(6));

-- Location: LCCOMB_X9_Y7_N14
\tempo_pressionado_port|contador[7]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \tempo_pressionado_port|contador[7]~46_combout\ = (\tempo_pressionado_port|contador\(7) & (!\tempo_pressionado_port|contador[6]~45\)) # (!\tempo_pressionado_port|contador\(7) & ((\tempo_pressionado_port|contador[6]~45\) # (GND)))
-- \tempo_pressionado_port|contador[7]~47\ = CARRY((!\tempo_pressionado_port|contador[6]~45\) # (!\tempo_pressionado_port|contador\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \tempo_pressionado_port|contador\(7),
	datad => VCC,
	cin => \tempo_pressionado_port|contador[6]~45\,
	combout => \tempo_pressionado_port|contador[7]~46_combout\,
	cout => \tempo_pressionado_port|contador[7]~47\);

-- Location: FF_X9_Y7_N15
\tempo_pressionado_port|contador[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tempo_pressionado_port|contador[7]~46_combout\,
	sclr => \tempo_pressionado_port|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tempo_pressionado_port|contador\(7));

-- Location: LCCOMB_X9_Y7_N16
\tempo_pressionado_port|contador[8]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \tempo_pressionado_port|contador[8]~48_combout\ = (\tempo_pressionado_port|contador\(8) & (\tempo_pressionado_port|contador[7]~47\ $ (GND))) # (!\tempo_pressionado_port|contador\(8) & (!\tempo_pressionado_port|contador[7]~47\ & VCC))
-- \tempo_pressionado_port|contador[8]~49\ = CARRY((\tempo_pressionado_port|contador\(8) & !\tempo_pressionado_port|contador[7]~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \tempo_pressionado_port|contador\(8),
	datad => VCC,
	cin => \tempo_pressionado_port|contador[7]~47\,
	combout => \tempo_pressionado_port|contador[8]~48_combout\,
	cout => \tempo_pressionado_port|contador[8]~49\);

-- Location: FF_X9_Y7_N17
\tempo_pressionado_port|contador[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tempo_pressionado_port|contador[8]~48_combout\,
	sclr => \tempo_pressionado_port|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tempo_pressionado_port|contador\(8));

-- Location: LCCOMB_X9_Y7_N18
\tempo_pressionado_port|contador[9]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \tempo_pressionado_port|contador[9]~50_combout\ = (\tempo_pressionado_port|contador\(9) & (!\tempo_pressionado_port|contador[8]~49\)) # (!\tempo_pressionado_port|contador\(9) & ((\tempo_pressionado_port|contador[8]~49\) # (GND)))
-- \tempo_pressionado_port|contador[9]~51\ = CARRY((!\tempo_pressionado_port|contador[8]~49\) # (!\tempo_pressionado_port|contador\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \tempo_pressionado_port|contador\(9),
	datad => VCC,
	cin => \tempo_pressionado_port|contador[8]~49\,
	combout => \tempo_pressionado_port|contador[9]~50_combout\,
	cout => \tempo_pressionado_port|contador[9]~51\);

-- Location: FF_X9_Y7_N19
\tempo_pressionado_port|contador[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tempo_pressionado_port|contador[9]~50_combout\,
	sclr => \tempo_pressionado_port|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tempo_pressionado_port|contador\(9));

-- Location: LCCOMB_X9_Y7_N20
\tempo_pressionado_port|contador[10]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \tempo_pressionado_port|contador[10]~52_combout\ = (\tempo_pressionado_port|contador\(10) & (\tempo_pressionado_port|contador[9]~51\ $ (GND))) # (!\tempo_pressionado_port|contador\(10) & (!\tempo_pressionado_port|contador[9]~51\ & VCC))
-- \tempo_pressionado_port|contador[10]~53\ = CARRY((\tempo_pressionado_port|contador\(10) & !\tempo_pressionado_port|contador[9]~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \tempo_pressionado_port|contador\(10),
	datad => VCC,
	cin => \tempo_pressionado_port|contador[9]~51\,
	combout => \tempo_pressionado_port|contador[10]~52_combout\,
	cout => \tempo_pressionado_port|contador[10]~53\);

-- Location: FF_X9_Y7_N21
\tempo_pressionado_port|contador[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tempo_pressionado_port|contador[10]~52_combout\,
	sclr => \tempo_pressionado_port|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tempo_pressionado_port|contador\(10));

-- Location: LCCOMB_X9_Y7_N22
\tempo_pressionado_port|contador[11]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \tempo_pressionado_port|contador[11]~54_combout\ = (\tempo_pressionado_port|contador\(11) & (!\tempo_pressionado_port|contador[10]~53\)) # (!\tempo_pressionado_port|contador\(11) & ((\tempo_pressionado_port|contador[10]~53\) # (GND)))
-- \tempo_pressionado_port|contador[11]~55\ = CARRY((!\tempo_pressionado_port|contador[10]~53\) # (!\tempo_pressionado_port|contador\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tempo_pressionado_port|contador\(11),
	datad => VCC,
	cin => \tempo_pressionado_port|contador[10]~53\,
	combout => \tempo_pressionado_port|contador[11]~54_combout\,
	cout => \tempo_pressionado_port|contador[11]~55\);

-- Location: FF_X9_Y7_N23
\tempo_pressionado_port|contador[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tempo_pressionado_port|contador[11]~54_combout\,
	sclr => \tempo_pressionado_port|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tempo_pressionado_port|contador\(11));

-- Location: LCCOMB_X9_Y7_N24
\tempo_pressionado_port|contador[12]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \tempo_pressionado_port|contador[12]~56_combout\ = (\tempo_pressionado_port|contador\(12) & (\tempo_pressionado_port|contador[11]~55\ $ (GND))) # (!\tempo_pressionado_port|contador\(12) & (!\tempo_pressionado_port|contador[11]~55\ & VCC))
-- \tempo_pressionado_port|contador[12]~57\ = CARRY((\tempo_pressionado_port|contador\(12) & !\tempo_pressionado_port|contador[11]~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \tempo_pressionado_port|contador\(12),
	datad => VCC,
	cin => \tempo_pressionado_port|contador[11]~55\,
	combout => \tempo_pressionado_port|contador[12]~56_combout\,
	cout => \tempo_pressionado_port|contador[12]~57\);

-- Location: FF_X9_Y7_N25
\tempo_pressionado_port|contador[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tempo_pressionado_port|contador[12]~56_combout\,
	sclr => \tempo_pressionado_port|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tempo_pressionado_port|contador\(12));

-- Location: LCCOMB_X9_Y7_N26
\tempo_pressionado_port|contador[13]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \tempo_pressionado_port|contador[13]~58_combout\ = (\tempo_pressionado_port|contador\(13) & (!\tempo_pressionado_port|contador[12]~57\)) # (!\tempo_pressionado_port|contador\(13) & ((\tempo_pressionado_port|contador[12]~57\) # (GND)))
-- \tempo_pressionado_port|contador[13]~59\ = CARRY((!\tempo_pressionado_port|contador[12]~57\) # (!\tempo_pressionado_port|contador\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tempo_pressionado_port|contador\(13),
	datad => VCC,
	cin => \tempo_pressionado_port|contador[12]~57\,
	combout => \tempo_pressionado_port|contador[13]~58_combout\,
	cout => \tempo_pressionado_port|contador[13]~59\);

-- Location: FF_X9_Y7_N27
\tempo_pressionado_port|contador[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tempo_pressionado_port|contador[13]~58_combout\,
	sclr => \tempo_pressionado_port|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tempo_pressionado_port|contador\(13));

-- Location: LCCOMB_X9_Y7_N28
\tempo_pressionado_port|contador[14]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \tempo_pressionado_port|contador[14]~60_combout\ = (\tempo_pressionado_port|contador\(14) & (\tempo_pressionado_port|contador[13]~59\ $ (GND))) # (!\tempo_pressionado_port|contador\(14) & (!\tempo_pressionado_port|contador[13]~59\ & VCC))
-- \tempo_pressionado_port|contador[14]~61\ = CARRY((\tempo_pressionado_port|contador\(14) & !\tempo_pressionado_port|contador[13]~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \tempo_pressionado_port|contador\(14),
	datad => VCC,
	cin => \tempo_pressionado_port|contador[13]~59\,
	combout => \tempo_pressionado_port|contador[14]~60_combout\,
	cout => \tempo_pressionado_port|contador[14]~61\);

-- Location: FF_X9_Y7_N29
\tempo_pressionado_port|contador[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tempo_pressionado_port|contador[14]~60_combout\,
	sclr => \tempo_pressionado_port|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tempo_pressionado_port|contador\(14));

-- Location: LCCOMB_X9_Y7_N30
\tempo_pressionado_port|contador[15]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \tempo_pressionado_port|contador[15]~62_combout\ = (\tempo_pressionado_port|contador\(15) & (!\tempo_pressionado_port|contador[14]~61\)) # (!\tempo_pressionado_port|contador\(15) & ((\tempo_pressionado_port|contador[14]~61\) # (GND)))
-- \tempo_pressionado_port|contador[15]~63\ = CARRY((!\tempo_pressionado_port|contador[14]~61\) # (!\tempo_pressionado_port|contador\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tempo_pressionado_port|contador\(15),
	datad => VCC,
	cin => \tempo_pressionado_port|contador[14]~61\,
	combout => \tempo_pressionado_port|contador[15]~62_combout\,
	cout => \tempo_pressionado_port|contador[15]~63\);

-- Location: FF_X9_Y7_N31
\tempo_pressionado_port|contador[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tempo_pressionado_port|contador[15]~62_combout\,
	sclr => \tempo_pressionado_port|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tempo_pressionado_port|contador\(15));

-- Location: LCCOMB_X9_Y6_N0
\tempo_pressionado_port|contador[16]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \tempo_pressionado_port|contador[16]~64_combout\ = (\tempo_pressionado_port|contador\(16) & (\tempo_pressionado_port|contador[15]~63\ $ (GND))) # (!\tempo_pressionado_port|contador\(16) & (!\tempo_pressionado_port|contador[15]~63\ & VCC))
-- \tempo_pressionado_port|contador[16]~65\ = CARRY((\tempo_pressionado_port|contador\(16) & !\tempo_pressionado_port|contador[15]~63\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \tempo_pressionado_port|contador\(16),
	datad => VCC,
	cin => \tempo_pressionado_port|contador[15]~63\,
	combout => \tempo_pressionado_port|contador[16]~64_combout\,
	cout => \tempo_pressionado_port|contador[16]~65\);

-- Location: FF_X9_Y6_N1
\tempo_pressionado_port|contador[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tempo_pressionado_port|contador[16]~64_combout\,
	sclr => \tempo_pressionado_port|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tempo_pressionado_port|contador\(16));

-- Location: LCCOMB_X9_Y6_N2
\tempo_pressionado_port|contador[17]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \tempo_pressionado_port|contador[17]~66_combout\ = (\tempo_pressionado_port|contador\(17) & (!\tempo_pressionado_port|contador[16]~65\)) # (!\tempo_pressionado_port|contador\(17) & ((\tempo_pressionado_port|contador[16]~65\) # (GND)))
-- \tempo_pressionado_port|contador[17]~67\ = CARRY((!\tempo_pressionado_port|contador[16]~65\) # (!\tempo_pressionado_port|contador\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \tempo_pressionado_port|contador\(17),
	datad => VCC,
	cin => \tempo_pressionado_port|contador[16]~65\,
	combout => \tempo_pressionado_port|contador[17]~66_combout\,
	cout => \tempo_pressionado_port|contador[17]~67\);

-- Location: FF_X9_Y6_N3
\tempo_pressionado_port|contador[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tempo_pressionado_port|contador[17]~66_combout\,
	sclr => \tempo_pressionado_port|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tempo_pressionado_port|contador\(17));

-- Location: LCCOMB_X9_Y6_N4
\tempo_pressionado_port|contador[18]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \tempo_pressionado_port|contador[18]~68_combout\ = (\tempo_pressionado_port|contador\(18) & (\tempo_pressionado_port|contador[17]~67\ $ (GND))) # (!\tempo_pressionado_port|contador\(18) & (!\tempo_pressionado_port|contador[17]~67\ & VCC))
-- \tempo_pressionado_port|contador[18]~69\ = CARRY((\tempo_pressionado_port|contador\(18) & !\tempo_pressionado_port|contador[17]~67\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \tempo_pressionado_port|contador\(18),
	datad => VCC,
	cin => \tempo_pressionado_port|contador[17]~67\,
	combout => \tempo_pressionado_port|contador[18]~68_combout\,
	cout => \tempo_pressionado_port|contador[18]~69\);

-- Location: FF_X9_Y6_N5
\tempo_pressionado_port|contador[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tempo_pressionado_port|contador[18]~68_combout\,
	sclr => \tempo_pressionado_port|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tempo_pressionado_port|contador\(18));

-- Location: LCCOMB_X9_Y6_N6
\tempo_pressionado_port|contador[19]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \tempo_pressionado_port|contador[19]~70_combout\ = (\tempo_pressionado_port|contador\(19) & (!\tempo_pressionado_port|contador[18]~69\)) # (!\tempo_pressionado_port|contador\(19) & ((\tempo_pressionado_port|contador[18]~69\) # (GND)))
-- \tempo_pressionado_port|contador[19]~71\ = CARRY((!\tempo_pressionado_port|contador[18]~69\) # (!\tempo_pressionado_port|contador\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tempo_pressionado_port|contador\(19),
	datad => VCC,
	cin => \tempo_pressionado_port|contador[18]~69\,
	combout => \tempo_pressionado_port|contador[19]~70_combout\,
	cout => \tempo_pressionado_port|contador[19]~71\);

-- Location: FF_X9_Y6_N7
\tempo_pressionado_port|contador[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tempo_pressionado_port|contador[19]~70_combout\,
	sclr => \tempo_pressionado_port|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tempo_pressionado_port|contador\(19));

-- Location: LCCOMB_X9_Y6_N8
\tempo_pressionado_port|contador[20]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \tempo_pressionado_port|contador[20]~72_combout\ = (\tempo_pressionado_port|contador\(20) & (\tempo_pressionado_port|contador[19]~71\ $ (GND))) # (!\tempo_pressionado_port|contador\(20) & (!\tempo_pressionado_port|contador[19]~71\ & VCC))
-- \tempo_pressionado_port|contador[20]~73\ = CARRY((\tempo_pressionado_port|contador\(20) & !\tempo_pressionado_port|contador[19]~71\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \tempo_pressionado_port|contador\(20),
	datad => VCC,
	cin => \tempo_pressionado_port|contador[19]~71\,
	combout => \tempo_pressionado_port|contador[20]~72_combout\,
	cout => \tempo_pressionado_port|contador[20]~73\);

-- Location: FF_X9_Y6_N9
\tempo_pressionado_port|contador[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tempo_pressionado_port|contador[20]~72_combout\,
	sclr => \tempo_pressionado_port|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tempo_pressionado_port|contador\(20));

-- Location: LCCOMB_X9_Y6_N10
\tempo_pressionado_port|contador[21]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \tempo_pressionado_port|contador[21]~74_combout\ = (\tempo_pressionado_port|contador\(21) & (!\tempo_pressionado_port|contador[20]~73\)) # (!\tempo_pressionado_port|contador\(21) & ((\tempo_pressionado_port|contador[20]~73\) # (GND)))
-- \tempo_pressionado_port|contador[21]~75\ = CARRY((!\tempo_pressionado_port|contador[20]~73\) # (!\tempo_pressionado_port|contador\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tempo_pressionado_port|contador\(21),
	datad => VCC,
	cin => \tempo_pressionado_port|contador[20]~73\,
	combout => \tempo_pressionado_port|contador[21]~74_combout\,
	cout => \tempo_pressionado_port|contador[21]~75\);

-- Location: FF_X9_Y6_N11
\tempo_pressionado_port|contador[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tempo_pressionado_port|contador[21]~74_combout\,
	sclr => \tempo_pressionado_port|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tempo_pressionado_port|contador\(21));

-- Location: LCCOMB_X9_Y6_N12
\tempo_pressionado_port|contador[22]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \tempo_pressionado_port|contador[22]~76_combout\ = (\tempo_pressionado_port|contador\(22) & (\tempo_pressionado_port|contador[21]~75\ $ (GND))) # (!\tempo_pressionado_port|contador\(22) & (!\tempo_pressionado_port|contador[21]~75\ & VCC))
-- \tempo_pressionado_port|contador[22]~77\ = CARRY((\tempo_pressionado_port|contador\(22) & !\tempo_pressionado_port|contador[21]~75\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tempo_pressionado_port|contador\(22),
	datad => VCC,
	cin => \tempo_pressionado_port|contador[21]~75\,
	combout => \tempo_pressionado_port|contador[22]~76_combout\,
	cout => \tempo_pressionado_port|contador[22]~77\);

-- Location: FF_X9_Y6_N13
\tempo_pressionado_port|contador[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tempo_pressionado_port|contador[22]~76_combout\,
	sclr => \tempo_pressionado_port|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tempo_pressionado_port|contador\(22));

-- Location: LCCOMB_X9_Y6_N14
\tempo_pressionado_port|contador[23]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \tempo_pressionado_port|contador[23]~78_combout\ = (\tempo_pressionado_port|contador\(23) & (!\tempo_pressionado_port|contador[22]~77\)) # (!\tempo_pressionado_port|contador\(23) & ((\tempo_pressionado_port|contador[22]~77\) # (GND)))
-- \tempo_pressionado_port|contador[23]~79\ = CARRY((!\tempo_pressionado_port|contador[22]~77\) # (!\tempo_pressionado_port|contador\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \tempo_pressionado_port|contador\(23),
	datad => VCC,
	cin => \tempo_pressionado_port|contador[22]~77\,
	combout => \tempo_pressionado_port|contador[23]~78_combout\,
	cout => \tempo_pressionado_port|contador[23]~79\);

-- Location: FF_X9_Y6_N15
\tempo_pressionado_port|contador[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tempo_pressionado_port|contador[23]~78_combout\,
	sclr => \tempo_pressionado_port|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tempo_pressionado_port|contador\(23));

-- Location: LCCOMB_X9_Y6_N16
\tempo_pressionado_port|contador[24]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \tempo_pressionado_port|contador[24]~80_combout\ = (\tempo_pressionado_port|contador\(24) & (\tempo_pressionado_port|contador[23]~79\ $ (GND))) # (!\tempo_pressionado_port|contador\(24) & (!\tempo_pressionado_port|contador[23]~79\ & VCC))
-- \tempo_pressionado_port|contador[24]~81\ = CARRY((\tempo_pressionado_port|contador\(24) & !\tempo_pressionado_port|contador[23]~79\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \tempo_pressionado_port|contador\(24),
	datad => VCC,
	cin => \tempo_pressionado_port|contador[23]~79\,
	combout => \tempo_pressionado_port|contador[24]~80_combout\,
	cout => \tempo_pressionado_port|contador[24]~81\);

-- Location: FF_X9_Y6_N17
\tempo_pressionado_port|contador[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tempo_pressionado_port|contador[24]~80_combout\,
	sclr => \tempo_pressionado_port|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tempo_pressionado_port|contador\(24));

-- Location: LCCOMB_X9_Y6_N18
\tempo_pressionado_port|contador[25]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \tempo_pressionado_port|contador[25]~82_combout\ = (\tempo_pressionado_port|contador\(25) & (!\tempo_pressionado_port|contador[24]~81\)) # (!\tempo_pressionado_port|contador\(25) & ((\tempo_pressionado_port|contador[24]~81\) # (GND)))
-- \tempo_pressionado_port|contador[25]~83\ = CARRY((!\tempo_pressionado_port|contador[24]~81\) # (!\tempo_pressionado_port|contador\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \tempo_pressionado_port|contador\(25),
	datad => VCC,
	cin => \tempo_pressionado_port|contador[24]~81\,
	combout => \tempo_pressionado_port|contador[25]~82_combout\,
	cout => \tempo_pressionado_port|contador[25]~83\);

-- Location: FF_X9_Y6_N19
\tempo_pressionado_port|contador[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tempo_pressionado_port|contador[25]~82_combout\,
	sclr => \tempo_pressionado_port|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tempo_pressionado_port|contador\(25));

-- Location: LCCOMB_X9_Y6_N20
\tempo_pressionado_port|contador[26]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \tempo_pressionado_port|contador[26]~84_combout\ = (\tempo_pressionado_port|contador\(26) & (\tempo_pressionado_port|contador[25]~83\ $ (GND))) # (!\tempo_pressionado_port|contador\(26) & (!\tempo_pressionado_port|contador[25]~83\ & VCC))
-- \tempo_pressionado_port|contador[26]~85\ = CARRY((\tempo_pressionado_port|contador\(26) & !\tempo_pressionado_port|contador[25]~83\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \tempo_pressionado_port|contador\(26),
	datad => VCC,
	cin => \tempo_pressionado_port|contador[25]~83\,
	combout => \tempo_pressionado_port|contador[26]~84_combout\,
	cout => \tempo_pressionado_port|contador[26]~85\);

-- Location: FF_X9_Y6_N21
\tempo_pressionado_port|contador[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tempo_pressionado_port|contador[26]~84_combout\,
	sclr => \tempo_pressionado_port|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tempo_pressionado_port|contador\(26));

-- Location: LCCOMB_X9_Y6_N22
\tempo_pressionado_port|contador[27]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \tempo_pressionado_port|contador[27]~86_combout\ = (\tempo_pressionado_port|contador\(27) & (!\tempo_pressionado_port|contador[26]~85\)) # (!\tempo_pressionado_port|contador\(27) & ((\tempo_pressionado_port|contador[26]~85\) # (GND)))
-- \tempo_pressionado_port|contador[27]~87\ = CARRY((!\tempo_pressionado_port|contador[26]~85\) # (!\tempo_pressionado_port|contador\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tempo_pressionado_port|contador\(27),
	datad => VCC,
	cin => \tempo_pressionado_port|contador[26]~85\,
	combout => \tempo_pressionado_port|contador[27]~86_combout\,
	cout => \tempo_pressionado_port|contador[27]~87\);

-- Location: FF_X9_Y6_N23
\tempo_pressionado_port|contador[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tempo_pressionado_port|contador[27]~86_combout\,
	sclr => \tempo_pressionado_port|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tempo_pressionado_port|contador\(27));

-- Location: LCCOMB_X9_Y6_N24
\tempo_pressionado_port|contador[28]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \tempo_pressionado_port|contador[28]~88_combout\ = (\tempo_pressionado_port|contador\(28) & (\tempo_pressionado_port|contador[27]~87\ $ (GND))) # (!\tempo_pressionado_port|contador\(28) & (!\tempo_pressionado_port|contador[27]~87\ & VCC))
-- \tempo_pressionado_port|contador[28]~89\ = CARRY((\tempo_pressionado_port|contador\(28) & !\tempo_pressionado_port|contador[27]~87\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \tempo_pressionado_port|contador\(28),
	datad => VCC,
	cin => \tempo_pressionado_port|contador[27]~87\,
	combout => \tempo_pressionado_port|contador[28]~88_combout\,
	cout => \tempo_pressionado_port|contador[28]~89\);

-- Location: FF_X9_Y6_N25
\tempo_pressionado_port|contador[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tempo_pressionado_port|contador[28]~88_combout\,
	sclr => \tempo_pressionado_port|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tempo_pressionado_port|contador\(28));

-- Location: LCCOMB_X9_Y6_N26
\tempo_pressionado_port|contador[29]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \tempo_pressionado_port|contador[29]~90_combout\ = (\tempo_pressionado_port|contador\(29) & (!\tempo_pressionado_port|contador[28]~89\)) # (!\tempo_pressionado_port|contador\(29) & ((\tempo_pressionado_port|contador[28]~89\) # (GND)))
-- \tempo_pressionado_port|contador[29]~91\ = CARRY((!\tempo_pressionado_port|contador[28]~89\) # (!\tempo_pressionado_port|contador\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tempo_pressionado_port|contador\(29),
	datad => VCC,
	cin => \tempo_pressionado_port|contador[28]~89\,
	combout => \tempo_pressionado_port|contador[29]~90_combout\,
	cout => \tempo_pressionado_port|contador[29]~91\);

-- Location: FF_X9_Y6_N27
\tempo_pressionado_port|contador[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tempo_pressionado_port|contador[29]~90_combout\,
	sclr => \tempo_pressionado_port|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tempo_pressionado_port|contador\(29));

-- Location: LCCOMB_X9_Y6_N28
\tempo_pressionado_port|contador[30]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \tempo_pressionado_port|contador[30]~92_combout\ = (\tempo_pressionado_port|contador\(30) & (\tempo_pressionado_port|contador[29]~91\ $ (GND))) # (!\tempo_pressionado_port|contador\(30) & (!\tempo_pressionado_port|contador[29]~91\ & VCC))
-- \tempo_pressionado_port|contador[30]~93\ = CARRY((\tempo_pressionado_port|contador\(30) & !\tempo_pressionado_port|contador[29]~91\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \tempo_pressionado_port|contador\(30),
	datad => VCC,
	cin => \tempo_pressionado_port|contador[29]~91\,
	combout => \tempo_pressionado_port|contador[30]~92_combout\,
	cout => \tempo_pressionado_port|contador[30]~93\);

-- Location: FF_X9_Y6_N29
\tempo_pressionado_port|contador[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tempo_pressionado_port|contador[30]~92_combout\,
	sclr => \tempo_pressionado_port|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tempo_pressionado_port|contador\(30));

-- Location: LCCOMB_X9_Y6_N30
\tempo_pressionado_port|contador[31]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \tempo_pressionado_port|contador[31]~94_combout\ = \tempo_pressionado_port|contador\(31) $ (\tempo_pressionado_port|contador[30]~93\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \tempo_pressionado_port|contador\(31),
	cin => \tempo_pressionado_port|contador[30]~93\,
	combout => \tempo_pressionado_port|contador[31]~94_combout\);

-- Location: FF_X9_Y6_N31
\tempo_pressionado_port|contador[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tempo_pressionado_port|contador[31]~94_combout\,
	sclr => \tempo_pressionado_port|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tempo_pressionado_port|contador\(31));

-- Location: LCCOMB_X12_Y8_N26
\chave_chave_b4|key~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \chave_chave_b4|key~0_combout\ = !\chave_chave_b4|key~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \chave_chave_b4|key~q\,
	combout => \chave_chave_b4|key~0_combout\);

-- Location: FF_X12_Y8_N27
\chave_chave_b4|key\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debounce_b4|result~q\,
	d => \chave_chave_b4|key~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chave_chave_b4|key~q\);

-- Location: LCCOMB_X12_Y8_N12
\chave_chave_b3|key~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \chave_chave_b3|key~0_combout\ = !\chave_chave_b3|key~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \chave_chave_b3|key~q\,
	combout => \chave_chave_b3|key~0_combout\);

-- Location: FF_X12_Y8_N13
\chave_chave_b3|key\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debounce_b3|result~q\,
	d => \chave_chave_b3|key~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \chave_chave_b3|key~q\);

-- Location: LCCOMB_X11_Y8_N0
ena : cycloneive_lcell_comb
-- Equation(s):
-- \ena~combout\ = (\chave_chave_b4|key~q\ $ (!\chave_chave_b3|key~q\)) # (!\s2~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s2~input_o\,
	datab => \chave_chave_b4|key~q\,
	datad => \chave_chave_b3|key~q\,
	combout => \ena~combout\);

-- Location: LCCOMB_X10_Y6_N8
\tempo_pressionado_port|LessThan0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \tempo_pressionado_port|LessThan0~6_combout\ = (!\tempo_pressionado_port|contador\(29) & (!\tempo_pressionado_port|contador\(27) & (!\tempo_pressionado_port|contador\(30) & !\tempo_pressionado_port|contador\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tempo_pressionado_port|contador\(29),
	datab => \tempo_pressionado_port|contador\(27),
	datac => \tempo_pressionado_port|contador\(30),
	datad => \tempo_pressionado_port|contador\(28),
	combout => \tempo_pressionado_port|LessThan0~6_combout\);

-- Location: LCCOMB_X10_Y6_N20
\tempo_pressionado_port|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \tempo_pressionado_port|LessThan0~0_combout\ = (((!\tempo_pressionado_port|contador\(23)) # (!\tempo_pressionado_port|contador\(21))) # (!\tempo_pressionado_port|contador\(22))) # (!\tempo_pressionado_port|contador\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tempo_pressionado_port|contador\(20),
	datab => \tempo_pressionado_port|contador\(22),
	datac => \tempo_pressionado_port|contador\(21),
	datad => \tempo_pressionado_port|contador\(23),
	combout => \tempo_pressionado_port|LessThan0~0_combout\);

-- Location: LCCOMB_X10_Y6_N14
\tempo_pressionado_port|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \tempo_pressionado_port|LessThan0~1_combout\ = (\tempo_pressionado_port|LessThan0~0_combout\) # (!\tempo_pressionado_port|contador\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \tempo_pressionado_port|contador\(24),
	datad => \tempo_pressionado_port|LessThan0~0_combout\,
	combout => \tempo_pressionado_port|LessThan0~1_combout\);

-- Location: LCCOMB_X10_Y6_N4
\tempo_pressionado_port|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \tempo_pressionado_port|LessThan0~2_combout\ = (((!\tempo_pressionado_port|contador\(14)) # (!\tempo_pressionado_port|contador\(13))) # (!\tempo_pressionado_port|contador\(16))) # (!\tempo_pressionado_port|contador\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tempo_pressionado_port|contador\(15),
	datab => \tempo_pressionado_port|contador\(16),
	datac => \tempo_pressionado_port|contador\(13),
	datad => \tempo_pressionado_port|contador\(14),
	combout => \tempo_pressionado_port|LessThan0~2_combout\);

-- Location: LCCOMB_X10_Y6_N18
\tempo_pressionado_port|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \tempo_pressionado_port|LessThan0~3_combout\ = (!\tempo_pressionado_port|contador\(10) & (!\tempo_pressionado_port|contador\(9) & (!\tempo_pressionado_port|contador\(8) & !\tempo_pressionado_port|contador\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tempo_pressionado_port|contador\(10),
	datab => \tempo_pressionado_port|contador\(9),
	datac => \tempo_pressionado_port|contador\(8),
	datad => \tempo_pressionado_port|contador\(11),
	combout => \tempo_pressionado_port|LessThan0~3_combout\);

-- Location: LCCOMB_X10_Y6_N28
\tempo_pressionado_port|LessThan0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \tempo_pressionado_port|LessThan0~4_combout\ = (!\tempo_pressionado_port|contador\(17) & ((\tempo_pressionado_port|LessThan0~2_combout\) # ((!\tempo_pressionado_port|contador\(12) & \tempo_pressionado_port|LessThan0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tempo_pressionado_port|contador\(17),
	datab => \tempo_pressionado_port|contador\(12),
	datac => \tempo_pressionado_port|LessThan0~2_combout\,
	datad => \tempo_pressionado_port|LessThan0~3_combout\,
	combout => \tempo_pressionado_port|LessThan0~4_combout\);

-- Location: LCCOMB_X10_Y6_N10
\tempo_pressionado_port|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \tempo_pressionado_port|LessThan0~5_combout\ = (\tempo_pressionado_port|LessThan0~1_combout\) # ((!\tempo_pressionado_port|contador\(19) & ((\tempo_pressionado_port|LessThan0~4_combout\) # (!\tempo_pressionado_port|contador\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tempo_pressionado_port|contador\(19),
	datab => \tempo_pressionado_port|contador\(18),
	datac => \tempo_pressionado_port|LessThan0~1_combout\,
	datad => \tempo_pressionado_port|LessThan0~4_combout\,
	combout => \tempo_pressionado_port|LessThan0~5_combout\);

-- Location: LCCOMB_X10_Y6_N2
\tempo_pressionado_port|LessThan0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \tempo_pressionado_port|LessThan0~9_combout\ = (\tempo_pressionado_port|LessThan0~6_combout\ & (((!\tempo_pressionado_port|contador\(25) & \tempo_pressionado_port|LessThan0~5_combout\)) # (!\tempo_pressionado_port|contador\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tempo_pressionado_port|contador\(26),
	datab => \tempo_pressionado_port|contador\(25),
	datac => \tempo_pressionado_port|LessThan0~6_combout\,
	datad => \tempo_pressionado_port|LessThan0~5_combout\,
	combout => \tempo_pressionado_port|LessThan0~9_combout\);

-- Location: LCCOMB_X10_Y6_N30
\cont|saiu~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|saiu~0_combout\ = (\cont|saiu~q\ & (((\ena~combout\)))) # (!\cont|saiu~q\ & (!\tempo_pressionado_port|contador\(31) & ((!\tempo_pressionado_port|LessThan0~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tempo_pressionado_port|contador\(31),
	datab => \ena~combout\,
	datac => \cont|saiu~q\,
	datad => \tempo_pressionado_port|LessThan0~9_combout\,
	combout => \cont|saiu~0_combout\);

-- Location: FF_X10_Y6_N31
\cont|saiu\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~clkctrl_outclk\,
	d => \cont|saiu~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|saiu~q\);

-- Location: LCCOMB_X10_Y7_N14
\cont|contador_fm~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm~3_combout\ = (\cont|saiu~q\) # ((\cont|Equal3~2_combout\ & \chave_chave_b3|key~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|Equal3~2_combout\,
	datab => \cont|saiu~q\,
	datad => \chave_chave_b3|key~q\,
	combout => \cont|contador_fm~3_combout\);

-- Location: FF_X33_Y12_N5
\listagem_port|clock_div_map|saida\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \cont|clock2Hz|LessThan1~7_combout\,
	sload => VCC,
	ena => \cont|clock2Hz|saida~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \listagem_port|clock_div_map|saida~q\);

-- Location: CLKCTRL_G7
\listagem_port|clock_div_map|saida~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \listagem_port|clock_div_map|saida~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \listagem_port|clock_div_map|saida~clkctrl_outclk\);

-- Location: LCCOMB_X11_Y6_N10
\cont|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add0~0_combout\ = \cont|contador_am\(1) $ (VCC)
-- \cont|Add0~1\ = CARRY(\cont|contador_am\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|contador_am\(1),
	datad => VCC,
	combout => \cont|Add0~0_combout\,
	cout => \cont|Add0~1\);

-- Location: LCCOMB_X11_Y6_N12
\cont|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add0~2_combout\ = (\cont|contador_am\(2) & (!\cont|Add0~1\)) # (!\cont|contador_am\(2) & (\cont|Add0~1\ & VCC))
-- \cont|Add0~3\ = CARRY((\cont|contador_am\(2) & !\cont|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(2),
	datad => VCC,
	cin => \cont|Add0~1\,
	combout => \cont|Add0~2_combout\,
	cout => \cont|Add0~3\);

-- Location: LCCOMB_X11_Y6_N14
\cont|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add0~4_combout\ = (\cont|contador_am\(3) & (!\cont|Add0~3\ & VCC)) # (!\cont|contador_am\(3) & (\cont|Add0~3\ $ (GND)))
-- \cont|Add0~5\ = CARRY((!\cont|contador_am\(3) & !\cont|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(3),
	datad => VCC,
	cin => \cont|Add0~3\,
	combout => \cont|Add0~4_combout\,
	cout => \cont|Add0~5\);

-- Location: LCCOMB_X12_Y6_N4
\cont|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add1~0_combout\ = \cont|contador_am\(1) $ (VCC)
-- \cont|Add1~1\ = CARRY(\cont|contador_am\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|contador_am\(1),
	datad => VCC,
	combout => \cont|Add1~0_combout\,
	cout => \cont|Add1~1\);

-- Location: LCCOMB_X12_Y6_N6
\cont|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add1~2_combout\ = (\cont|contador_am\(2) & ((\cont|Add1~1\) # (GND))) # (!\cont|contador_am\(2) & (!\cont|Add1~1\))
-- \cont|Add1~3\ = CARRY((\cont|contador_am\(2)) # (!\cont|Add1~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(2),
	datad => VCC,
	cin => \cont|Add1~1\,
	combout => \cont|Add1~2_combout\,
	cout => \cont|Add1~3\);

-- Location: LCCOMB_X12_Y6_N8
\cont|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add1~4_combout\ = (\cont|contador_am\(3) & (\cont|Add1~3\ $ (GND))) # (!\cont|contador_am\(3) & ((GND) # (!\cont|Add1~3\)))
-- \cont|Add1~5\ = CARRY((!\cont|Add1~3\) # (!\cont|contador_am\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|contador_am\(3),
	datad => VCC,
	cin => \cont|Add1~3\,
	combout => \cont|Add1~4_combout\,
	cout => \cont|Add1~5\);

-- Location: LCCOMB_X12_Y6_N30
\cont|contador_am~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_am~21_combout\ = (!\cont|saiu~q\ & ((\chave_chave_b3|key~q\ & ((\cont|Add1~4_combout\))) # (!\chave_chave_b3|key~q\ & (\cont|Add0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|Add0~4_combout\,
	datab => \chave_chave_b3|key~q\,
	datac => \cont|Add1~4_combout\,
	datad => \cont|saiu~q\,
	combout => \cont|contador_am~21_combout\);

-- Location: LCCOMB_X11_Y9_N0
\listagem_port|cont[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \listagem_port|cont[0]~0_combout\ = !\listagem_port|cont\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \listagem_port|cont\(0),
	combout => \listagem_port|cont[0]~0_combout\);

-- Location: LCCOMB_X10_Y6_N26
\tempo_pressionado_port|LessThan0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \tempo_pressionado_port|LessThan0~7_combout\ = (\tempo_pressionado_port|LessThan0~6_combout\ & ((!\tempo_pressionado_port|contador\(25)) # (!\tempo_pressionado_port|contador\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tempo_pressionado_port|contador\(26),
	datab => \tempo_pressionado_port|contador\(25),
	datac => \tempo_pressionado_port|LessThan0~6_combout\,
	combout => \tempo_pressionado_port|LessThan0~7_combout\);

-- Location: LCCOMB_X10_Y6_N12
\tempo_pressionado_port|LessThan0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \tempo_pressionado_port|LessThan0~8_combout\ = (\tempo_pressionado_port|contador\(31)) # ((\tempo_pressionado_port|LessThan0~7_combout\ & ((\tempo_pressionado_port|LessThan0~5_combout\) # (!\tempo_pressionado_port|contador\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tempo_pressionado_port|contador\(31),
	datab => \tempo_pressionado_port|contador\(26),
	datac => \tempo_pressionado_port|LessThan0~7_combout\,
	datad => \tempo_pressionado_port|LessThan0~5_combout\,
	combout => \tempo_pressionado_port|LessThan0~8_combout\);

-- Location: FF_X11_Y9_N1
\listagem_port|cont[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \listagem_port|clock_div_map|saida~clkctrl_outclk\,
	d => \listagem_port|cont[0]~0_combout\,
	ena => \tempo_pressionado_port|ALT_INV_LessThan0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \listagem_port|cont\(0));

-- Location: LCCOMB_X13_Y9_N8
\cont|estacao~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|estacao~9_combout\ = (\s1~input_o\ & ((!\cont|contador_fm\(3)))) # (!\s1~input_o\ & (!\cont|contador_am\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(3),
	datab => \s1~input_o\,
	datad => \cont|contador_fm\(3),
	combout => \cont|estacao~9_combout\);

-- Location: FF_X13_Y9_N9
\cont|estacao[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~clkctrl_outclk\,
	d => \cont|estacao~9_combout\,
	asdata => \listagem_port|sel\(3),
	sload => \cont|saiu~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|estacao\(3));

-- Location: LCCOMB_X8_Y8_N26
\FM_Slot2[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \FM_Slot2[1]~0_combout\ = (\s1~input_o\ & (!\s2~input_o\ & (!\debounce_b4|result~q\ & \debounce_b3|result~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s1~input_o\,
	datab => \s2~input_o\,
	datac => \debounce_b4|result~q\,
	datad => \debounce_b3|result~q\,
	combout => \FM_Slot2[1]~0_combout\);

-- Location: CLKCTRL_G5
\FM_Slot2[1]~0clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \FM_Slot2[1]~0clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \FM_Slot2[1]~0clkctrl_outclk\);

-- Location: LCCOMB_X13_Y9_N20
\FM_Slot2[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- FM_Slot2(3) = (GLOBAL(\FM_Slot2[1]~0clkctrl_outclk\) & (\cont|estacao\(3))) # (!GLOBAL(\FM_Slot2[1]~0clkctrl_outclk\) & ((FM_Slot2(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|estacao\(3),
	datac => FM_Slot2(3),
	datad => \FM_Slot2[1]~0clkctrl_outclk\,
	combout => FM_Slot2(3));

-- Location: LCCOMB_X8_Y11_N24
\AM_Slot2[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \AM_Slot2[0]~0_combout\ = (!\s2~input_o\ & (!\s1~input_o\ & (\debounce_b3|result~q\ & !\debounce_b4|result~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s2~input_o\,
	datab => \s1~input_o\,
	datac => \debounce_b3|result~q\,
	datad => \debounce_b4|result~q\,
	combout => \AM_Slot2[0]~0_combout\);

-- Location: CLKCTRL_G3
\AM_Slot2[0]~0clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \AM_Slot2[0]~0clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \AM_Slot2[0]~0clkctrl_outclk\);

-- Location: LCCOMB_X13_Y9_N4
\AM_Slot2[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- AM_Slot2(3) = (GLOBAL(\AM_Slot2[0]~0clkctrl_outclk\) & (\cont|estacao\(3))) # (!GLOBAL(\AM_Slot2[0]~0clkctrl_outclk\) & ((AM_Slot2(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|estacao\(3),
	datac => \AM_Slot2[0]~0clkctrl_outclk\,
	datad => AM_Slot2(3),
	combout => AM_Slot2(3));

-- Location: LCCOMB_X5_Y11_N8
\FM_Slot1[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \FM_Slot1[0]~0_combout\ = (!\s2~input_o\ & (\s1~input_o\ & !\debounce_b3|result~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s2~input_o\,
	datac => \s1~input_o\,
	datad => \debounce_b3|result~q\,
	combout => \FM_Slot1[0]~0_combout\);

-- Location: CLKCTRL_G1
\FM_Slot1[0]~0clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \FM_Slot1[0]~0clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \FM_Slot1[0]~0clkctrl_outclk\);

-- Location: LCCOMB_X12_Y9_N6
\FM_Slot1[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- FM_Slot1(3) = (GLOBAL(\FM_Slot1[0]~0clkctrl_outclk\) & (\cont|estacao\(3))) # (!GLOBAL(\FM_Slot1[0]~0clkctrl_outclk\) & ((FM_Slot1(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|estacao\(3),
	datac => \FM_Slot1[0]~0clkctrl_outclk\,
	datad => FM_Slot1(3),
	combout => FM_Slot1(3));

-- Location: LCCOMB_X8_Y8_N14
\AM_Slot1[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \AM_Slot1[0]~0_combout\ = (\s2~input_o\) # ((\s1~input_o\) # (\debounce_b3|result~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s2~input_o\,
	datac => \s1~input_o\,
	datad => \debounce_b3|result~q\,
	combout => \AM_Slot1[0]~0_combout\);

-- Location: CLKCTRL_G4
\AM_Slot1[0]~0clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \AM_Slot1[0]~0clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \AM_Slot1[0]~0clkctrl_outclk\);

-- Location: LCCOMB_X13_Y9_N18
\AM_Slot1[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- AM_Slot1(3) = (GLOBAL(\AM_Slot1[0]~0clkctrl_outclk\) & (AM_Slot1(3))) # (!GLOBAL(\AM_Slot1[0]~0clkctrl_outclk\) & ((\cont|estacao\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => AM_Slot1(3),
	datac => \AM_Slot1[0]~0clkctrl_outclk\,
	datad => \cont|estacao\(3),
	combout => AM_Slot1(3));

-- Location: LCCOMB_X13_Y9_N28
\listagem_port|sel~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \listagem_port|sel~16_combout\ = (\s1~input_o\ & ((FM_Slot1(3)) # ((\listagem_port|cont\(0))))) # (!\s1~input_o\ & (((!\listagem_port|cont\(0) & AM_Slot1(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s1~input_o\,
	datab => FM_Slot1(3),
	datac => \listagem_port|cont\(0),
	datad => AM_Slot1(3),
	combout => \listagem_port|sel~16_combout\);

-- Location: LCCOMB_X13_Y9_N16
\listagem_port|sel~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \listagem_port|sel~17_combout\ = (\listagem_port|cont\(0) & ((\listagem_port|sel~16_combout\ & (FM_Slot2(3))) # (!\listagem_port|sel~16_combout\ & ((AM_Slot2(3)))))) # (!\listagem_port|cont\(0) & (((\listagem_port|sel~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \listagem_port|cont\(0),
	datab => FM_Slot2(3),
	datac => AM_Slot2(3),
	datad => \listagem_port|sel~16_combout\,
	combout => \listagem_port|sel~17_combout\);

-- Location: FF_X13_Y9_N17
\listagem_port|sel[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \listagem_port|clock_div_map|saida~clkctrl_outclk\,
	d => \listagem_port|sel~17_combout\,
	ena => \tempo_pressionado_port|ALT_INV_LessThan0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \listagem_port|sel\(3));

-- Location: LCCOMB_X12_Y6_N2
\cont|contador_am~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_am~22_combout\ = (!\cont|contador_am~21_combout\ & ((!\listagem_port|sel\(3)) # (!\cont|saiu~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am~21_combout\,
	datab => \cont|saiu~q\,
	datad => \listagem_port|sel\(3),
	combout => \cont|contador_am~22_combout\);

-- Location: LCCOMB_X12_Y8_N28
\cont|contador_am~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_am~6_combout\ = (!\s1~input_o\ & (\s2~input_o\ & (\chave_chave_b3|key~q\ $ (\chave_chave_b4|key~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chave_chave_b3|key~q\,
	datab => \s1~input_o\,
	datac => \chave_chave_b4|key~q\,
	datad => \s2~input_o\,
	combout => \cont|contador_am~6_combout\);

-- Location: FF_X12_Y6_N3
\cont|contador_am[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~clkctrl_outclk\,
	d => \cont|contador_am~22_combout\,
	ena => \cont|contador_am~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_am\(3));

-- Location: LCCOMB_X11_Y6_N16
\cont|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add0~6_combout\ = (\cont|contador_am\(4) & (!\cont|Add0~5\)) # (!\cont|contador_am\(4) & (\cont|Add0~5\ & VCC))
-- \cont|Add0~7\ = CARRY((\cont|contador_am\(4) & !\cont|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(4),
	datad => VCC,
	cin => \cont|Add0~5\,
	combout => \cont|Add0~6_combout\,
	cout => \cont|Add0~7\);

-- Location: LCCOMB_X11_Y6_N6
\cont|contador_am~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_am~18_combout\ = (\cont|Add0~6_combout\ & (!\cont|Equal0~3_combout\ & !\chave_chave_b3|key~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|Add0~6_combout\,
	datac => \cont|Equal0~3_combout\,
	datad => \chave_chave_b3|key~q\,
	combout => \cont|contador_am~18_combout\);

-- Location: LCCOMB_X12_Y6_N10
\cont|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add1~6_combout\ = (\cont|contador_am\(4) & ((\cont|Add1~5\) # (GND))) # (!\cont|contador_am\(4) & (!\cont|Add1~5\))
-- \cont|Add1~7\ = CARRY((\cont|contador_am\(4)) # (!\cont|Add1~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(4),
	datad => VCC,
	cin => \cont|Add1~5\,
	combout => \cont|Add1~6_combout\,
	cout => \cont|Add1~7\);

-- Location: LCCOMB_X10_Y6_N6
\cont|contador_am~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_am~19_combout\ = (\chave_chave_b3|key~q\ & ((\cont|Add1~6_combout\) # (\cont|Equal1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|Add1~6_combout\,
	datac => \cont|Equal1~1_combout\,
	datad => \chave_chave_b3|key~q\,
	combout => \cont|contador_am~19_combout\);

-- Location: LCCOMB_X11_Y9_N6
\cont|estacao~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|estacao~8_combout\ = (\s1~input_o\ & (\cont|contador_fm\(4))) # (!\s1~input_o\ & ((!\cont|contador_am\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(4),
	datab => \cont|contador_am\(4),
	datad => \s1~input_o\,
	combout => \cont|estacao~8_combout\);

-- Location: FF_X11_Y9_N7
\cont|estacao[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~clkctrl_outclk\,
	d => \cont|estacao~8_combout\,
	asdata => \listagem_port|sel\(4),
	sload => \cont|saiu~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|estacao\(4));

-- Location: LCCOMB_X11_Y9_N28
\FM_Slot2[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- FM_Slot2(4) = (GLOBAL(\FM_Slot2[1]~0clkctrl_outclk\) & ((\cont|estacao\(4)))) # (!GLOBAL(\FM_Slot2[1]~0clkctrl_outclk\) & (FM_Slot2(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => FM_Slot2(4),
	datac => \cont|estacao\(4),
	datad => \FM_Slot2[1]~0clkctrl_outclk\,
	combout => FM_Slot2(4));

-- Location: LCCOMB_X11_Y9_N22
\AM_Slot1[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- AM_Slot1(4) = (GLOBAL(\AM_Slot1[0]~0clkctrl_outclk\) & (AM_Slot1(4))) # (!GLOBAL(\AM_Slot1[0]~0clkctrl_outclk\) & ((\cont|estacao\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => AM_Slot1(4),
	datac => \AM_Slot1[0]~0clkctrl_outclk\,
	datad => \cont|estacao\(4),
	combout => AM_Slot1(4));

-- Location: LCCOMB_X12_Y9_N28
\FM_Slot1[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- FM_Slot1(4) = (GLOBAL(\FM_Slot1[0]~0clkctrl_outclk\) & (\cont|estacao\(4))) # (!GLOBAL(\FM_Slot1[0]~0clkctrl_outclk\) & ((FM_Slot1(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|estacao\(4),
	datab => FM_Slot1(4),
	datad => \FM_Slot1[0]~0clkctrl_outclk\,
	combout => FM_Slot1(4));

-- Location: LCCOMB_X11_Y9_N4
\listagem_port|sel~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \listagem_port|sel~14_combout\ = (\s1~input_o\ & ((\listagem_port|cont\(0)) # ((FM_Slot1(4))))) # (!\s1~input_o\ & (!\listagem_port|cont\(0) & (AM_Slot1(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s1~input_o\,
	datab => \listagem_port|cont\(0),
	datac => AM_Slot1(4),
	datad => FM_Slot1(4),
	combout => \listagem_port|sel~14_combout\);

-- Location: LCCOMB_X11_Y9_N16
\AM_Slot2[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- AM_Slot2(4) = (GLOBAL(\AM_Slot2[0]~0clkctrl_outclk\) & ((\cont|estacao\(4)))) # (!GLOBAL(\AM_Slot2[0]~0clkctrl_outclk\) & (AM_Slot2(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => AM_Slot2(4),
	datac => \cont|estacao\(4),
	datad => \AM_Slot2[0]~0clkctrl_outclk\,
	combout => AM_Slot2(4));

-- Location: LCCOMB_X11_Y9_N26
\listagem_port|sel~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \listagem_port|sel~15_combout\ = (\listagem_port|cont\(0) & ((\listagem_port|sel~14_combout\ & (FM_Slot2(4))) # (!\listagem_port|sel~14_combout\ & ((AM_Slot2(4)))))) # (!\listagem_port|cont\(0) & (((\listagem_port|sel~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \listagem_port|cont\(0),
	datab => FM_Slot2(4),
	datac => \listagem_port|sel~14_combout\,
	datad => AM_Slot2(4),
	combout => \listagem_port|sel~15_combout\);

-- Location: FF_X11_Y9_N27
\listagem_port|sel[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \listagem_port|clock_div_map|saida~clkctrl_outclk\,
	d => \listagem_port|sel~15_combout\,
	ena => \tempo_pressionado_port|ALT_INV_LessThan0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \listagem_port|sel\(4));

-- Location: LCCOMB_X11_Y6_N8
\cont|contador_am~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_am~20_combout\ = (\cont|saiu~q\ & (((!\listagem_port|sel\(4))))) # (!\cont|saiu~q\ & (!\cont|contador_am~18_combout\ & (!\cont|contador_am~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am~18_combout\,
	datab => \cont|saiu~q\,
	datac => \cont|contador_am~19_combout\,
	datad => \listagem_port|sel\(4),
	combout => \cont|contador_am~20_combout\);

-- Location: FF_X11_Y6_N9
\cont|contador_am[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~clkctrl_outclk\,
	d => \cont|contador_am~20_combout\,
	ena => \cont|contador_am~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_am\(4));

-- Location: LCCOMB_X11_Y6_N18
\cont|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add0~8_combout\ = (\cont|contador_am\(5) & ((GND) # (!\cont|Add0~7\))) # (!\cont|contador_am\(5) & (\cont|Add0~7\ $ (GND)))
-- \cont|Add0~9\ = CARRY((\cont|contador_am\(5)) # (!\cont|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|contador_am\(5),
	datad => VCC,
	cin => \cont|Add0~7\,
	combout => \cont|Add0~8_combout\,
	cout => \cont|Add0~9\);

-- Location: LCCOMB_X12_Y6_N12
\cont|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add1~8_combout\ = (\cont|contador_am\(5) & (\cont|Add1~7\ $ (GND))) # (!\cont|contador_am\(5) & (!\cont|Add1~7\ & VCC))
-- \cont|Add1~9\ = CARRY((\cont|contador_am\(5) & !\cont|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(5),
	datad => VCC,
	cin => \cont|Add1~7\,
	combout => \cont|Add1~8_combout\,
	cout => \cont|Add1~9\);

-- Location: LCCOMB_X11_Y6_N4
\cont|contador_am~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_am~16_combout\ = (\chave_chave_b3|key~q\ & ((\cont|Add1~8_combout\))) # (!\chave_chave_b3|key~q\ & (\cont|Add0~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|Add0~8_combout\,
	datac => \cont|Add1~8_combout\,
	datad => \chave_chave_b3|key~q\,
	combout => \cont|contador_am~16_combout\);

-- Location: LCCOMB_X11_Y7_N8
\cont|contador_am~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_am~4_combout\ = (\cont|saiu~q\) # ((\cont|Equal1~1_combout\ & \chave_chave_b3|key~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|Equal1~1_combout\,
	datac => \cont|saiu~q\,
	datad => \chave_chave_b3|key~q\,
	combout => \cont|contador_am~4_combout\);

-- Location: LCCOMB_X11_Y9_N24
\cont|estacao~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|estacao~7_combout\ = (\s1~input_o\ & (!\cont|contador_fm\(5))) # (!\s1~input_o\ & ((\cont|contador_am\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s1~input_o\,
	datab => \cont|contador_fm\(5),
	datad => \cont|contador_am\(5),
	combout => \cont|estacao~7_combout\);

-- Location: FF_X11_Y9_N25
\cont|estacao[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~clkctrl_outclk\,
	d => \cont|estacao~7_combout\,
	asdata => \listagem_port|sel\(5),
	sload => \cont|saiu~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|estacao\(5));

-- Location: LCCOMB_X11_Y9_N30
\AM_Slot2[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- AM_Slot2(5) = (GLOBAL(\AM_Slot2[0]~0clkctrl_outclk\) & ((\cont|estacao\(5)))) # (!GLOBAL(\AM_Slot2[0]~0clkctrl_outclk\) & (AM_Slot2(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => AM_Slot2(5),
	datab => \cont|estacao\(5),
	datad => \AM_Slot2[0]~0clkctrl_outclk\,
	combout => AM_Slot2(5));

-- Location: LCCOMB_X11_Y9_N14
\FM_Slot2[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- FM_Slot2(5) = (GLOBAL(\FM_Slot2[1]~0clkctrl_outclk\) & (\cont|estacao\(5))) # (!GLOBAL(\FM_Slot2[1]~0clkctrl_outclk\) & ((FM_Slot2(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|estacao\(5),
	datac => FM_Slot2(5),
	datad => \FM_Slot2[1]~0clkctrl_outclk\,
	combout => FM_Slot2(5));

-- Location: LCCOMB_X11_Y9_N12
\AM_Slot1[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- AM_Slot1(5) = (GLOBAL(\AM_Slot1[0]~0clkctrl_outclk\) & ((AM_Slot1(5)))) # (!GLOBAL(\AM_Slot1[0]~0clkctrl_outclk\) & (\cont|estacao\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|estacao\(5),
	datac => \AM_Slot1[0]~0clkctrl_outclk\,
	datad => AM_Slot1(5),
	combout => AM_Slot1(5));

-- Location: LCCOMB_X14_Y9_N28
\FM_Slot1[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- FM_Slot1(5) = (GLOBAL(\FM_Slot1[0]~0clkctrl_outclk\) & (\cont|estacao\(5))) # (!GLOBAL(\FM_Slot1[0]~0clkctrl_outclk\) & ((FM_Slot1(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|estacao\(5),
	datac => \FM_Slot1[0]~0clkctrl_outclk\,
	datad => FM_Slot1(5),
	combout => FM_Slot1(5));

-- Location: LCCOMB_X11_Y9_N18
\listagem_port|sel~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \listagem_port|sel~12_combout\ = (\listagem_port|cont\(0) & (((\s1~input_o\)))) # (!\listagem_port|cont\(0) & ((\s1~input_o\ & ((FM_Slot1(5)))) # (!\s1~input_o\ & (AM_Slot1(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => AM_Slot1(5),
	datab => \listagem_port|cont\(0),
	datac => \s1~input_o\,
	datad => FM_Slot1(5),
	combout => \listagem_port|sel~12_combout\);

-- Location: LCCOMB_X11_Y9_N20
\listagem_port|sel~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \listagem_port|sel~13_combout\ = (\listagem_port|cont\(0) & ((\listagem_port|sel~12_combout\ & ((FM_Slot2(5)))) # (!\listagem_port|sel~12_combout\ & (AM_Slot2(5))))) # (!\listagem_port|cont\(0) & (((\listagem_port|sel~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => AM_Slot2(5),
	datab => \listagem_port|cont\(0),
	datac => FM_Slot2(5),
	datad => \listagem_port|sel~12_combout\,
	combout => \listagem_port|sel~13_combout\);

-- Location: FF_X11_Y9_N21
\listagem_port|sel[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \listagem_port|clock_div_map|saida~clkctrl_outclk\,
	d => \listagem_port|sel~13_combout\,
	ena => \tempo_pressionado_port|ALT_INV_LessThan0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \listagem_port|sel\(5));

-- Location: LCCOMB_X11_Y6_N2
\cont|contador_am~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_am~17_combout\ = (\cont|saiu~q\ & ((\listagem_port|sel\(5)) # ((\cont|contador_am~16_combout\ & !\cont|contador_am~4_combout\)))) # (!\cont|saiu~q\ & (\cont|contador_am~16_combout\ & (!\cont|contador_am~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|saiu~q\,
	datab => \cont|contador_am~16_combout\,
	datac => \cont|contador_am~4_combout\,
	datad => \listagem_port|sel\(5),
	combout => \cont|contador_am~17_combout\);

-- Location: FF_X11_Y6_N3
\cont|contador_am[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~clkctrl_outclk\,
	d => \cont|contador_am~17_combout\,
	ena => \cont|contador_am~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_am\(5));

-- Location: LCCOMB_X12_Y6_N14
\cont|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add1~10_combout\ = (\cont|contador_am\(6) & (!\cont|Add1~9\)) # (!\cont|contador_am\(6) & ((\cont|Add1~9\) # (GND)))
-- \cont|Add1~11\ = CARRY((!\cont|Add1~9\) # (!\cont|contador_am\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|contador_am\(6),
	datad => VCC,
	cin => \cont|Add1~9\,
	combout => \cont|Add1~10_combout\,
	cout => \cont|Add1~11\);

-- Location: LCCOMB_X11_Y6_N20
\cont|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add0~10_combout\ = (\cont|contador_am\(6) & (\cont|Add0~9\ & VCC)) # (!\cont|contador_am\(6) & (!\cont|Add0~9\))
-- \cont|Add0~11\ = CARRY((!\cont|contador_am\(6) & !\cont|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(6),
	datad => VCC,
	cin => \cont|Add0~9\,
	combout => \cont|Add0~10_combout\,
	cout => \cont|Add0~11\);

-- Location: LCCOMB_X11_Y7_N22
\cont|contador_am~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_am~14_combout\ = (\chave_chave_b3|key~q\ & (((\cont|Add1~10_combout\)))) # (!\chave_chave_b3|key~q\ & ((\cont|Equal0~3_combout\) # ((\cont|Add0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chave_chave_b3|key~q\,
	datab => \cont|Equal0~3_combout\,
	datac => \cont|Add1~10_combout\,
	datad => \cont|Add0~10_combout\,
	combout => \cont|contador_am~14_combout\);

-- Location: LCCOMB_X10_Y10_N28
\cont|estacao~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|estacao~6_combout\ = (\s1~input_o\ & (!\cont|contador_fm\(6))) # (!\s1~input_o\ & ((\cont|contador_am\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(6),
	datab => \s1~input_o\,
	datad => \cont|contador_am\(6),
	combout => \cont|estacao~6_combout\);

-- Location: FF_X10_Y10_N29
\cont|estacao[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~clkctrl_outclk\,
	d => \cont|estacao~6_combout\,
	asdata => \listagem_port|sel\(6),
	sload => \cont|saiu~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|estacao\(6));

-- Location: LCCOMB_X10_Y10_N30
\FM_Slot2[6]\ : cycloneive_lcell_comb
-- Equation(s):
-- FM_Slot2(6) = (GLOBAL(\FM_Slot2[1]~0clkctrl_outclk\) & ((\cont|estacao\(6)))) # (!GLOBAL(\FM_Slot2[1]~0clkctrl_outclk\) & (FM_Slot2(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => FM_Slot2(6),
	datac => \cont|estacao\(6),
	datad => \FM_Slot2[1]~0clkctrl_outclk\,
	combout => FM_Slot2(6));

-- Location: LCCOMB_X10_Y10_N26
\AM_Slot2[6]\ : cycloneive_lcell_comb
-- Equation(s):
-- AM_Slot2(6) = (GLOBAL(\AM_Slot2[0]~0clkctrl_outclk\) & ((\cont|estacao\(6)))) # (!GLOBAL(\AM_Slot2[0]~0clkctrl_outclk\) & (AM_Slot2(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => AM_Slot2(6),
	datab => \cont|estacao\(6),
	datac => \AM_Slot2[0]~0clkctrl_outclk\,
	combout => AM_Slot2(6));

-- Location: LCCOMB_X11_Y10_N8
\FM_Slot1[6]\ : cycloneive_lcell_comb
-- Equation(s):
-- FM_Slot1(6) = (GLOBAL(\FM_Slot1[0]~0clkctrl_outclk\) & (\cont|estacao\(6))) # (!GLOBAL(\FM_Slot1[0]~0clkctrl_outclk\) & ((FM_Slot1(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|estacao\(6),
	datac => \FM_Slot1[0]~0clkctrl_outclk\,
	datad => FM_Slot1(6),
	combout => FM_Slot1(6));

-- Location: LCCOMB_X11_Y10_N30
\AM_Slot1[6]\ : cycloneive_lcell_comb
-- Equation(s):
-- AM_Slot1(6) = (GLOBAL(\AM_Slot1[0]~0clkctrl_outclk\) & (AM_Slot1(6))) # (!GLOBAL(\AM_Slot1[0]~0clkctrl_outclk\) & ((\cont|estacao\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => AM_Slot1(6),
	datac => \AM_Slot1[0]~0clkctrl_outclk\,
	datad => \cont|estacao\(6),
	combout => AM_Slot1(6));

-- Location: LCCOMB_X11_Y10_N4
\listagem_port|sel~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \listagem_port|sel~10_combout\ = (\s1~input_o\ & ((FM_Slot1(6)) # ((\listagem_port|cont\(0))))) # (!\s1~input_o\ & (((AM_Slot1(6) & !\listagem_port|cont\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s1~input_o\,
	datab => FM_Slot1(6),
	datac => AM_Slot1(6),
	datad => \listagem_port|cont\(0),
	combout => \listagem_port|sel~10_combout\);

-- Location: LCCOMB_X10_Y10_N16
\listagem_port|sel~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \listagem_port|sel~11_combout\ = (\listagem_port|cont\(0) & ((\listagem_port|sel~10_combout\ & (FM_Slot2(6))) # (!\listagem_port|sel~10_combout\ & ((AM_Slot2(6)))))) # (!\listagem_port|cont\(0) & (((\listagem_port|sel~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => FM_Slot2(6),
	datab => \listagem_port|cont\(0),
	datac => AM_Slot2(6),
	datad => \listagem_port|sel~10_combout\,
	combout => \listagem_port|sel~11_combout\);

-- Location: FF_X10_Y10_N17
\listagem_port|sel[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \listagem_port|clock_div_map|saida~clkctrl_outclk\,
	d => \listagem_port|sel~11_combout\,
	ena => \tempo_pressionado_port|ALT_INV_LessThan0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \listagem_port|sel\(6));

-- Location: LCCOMB_X11_Y7_N20
\cont|contador_am~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_am~15_combout\ = (\cont|contador_am~14_combout\ & (((\listagem_port|sel\(6) & \cont|saiu~q\)) # (!\cont|contador_am~4_combout\))) # (!\cont|contador_am~14_combout\ & (((\listagem_port|sel\(6) & \cont|saiu~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am~14_combout\,
	datab => \cont|contador_am~4_combout\,
	datac => \listagem_port|sel\(6),
	datad => \cont|saiu~q\,
	combout => \cont|contador_am~15_combout\);

-- Location: FF_X11_Y7_N21
\cont|contador_am[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~clkctrl_outclk\,
	d => \cont|contador_am~15_combout\,
	ena => \cont|contador_am~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_am\(6));

-- Location: LCCOMB_X11_Y7_N0
\cont|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Equal1~0_combout\ = (\cont|contador_am\(2) & (\cont|contador_am\(6) & (\cont|contador_am\(4) & \cont|contador_am\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(2),
	datab => \cont|contador_am\(6),
	datac => \cont|contador_am\(4),
	datad => \cont|contador_am\(3),
	combout => \cont|Equal1~0_combout\);

-- Location: LCCOMB_X10_Y9_N16
\cont|estacao~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|estacao~2_combout\ = (\s1~input_o\ & (\cont|contador_fm\(10))) # (!\s1~input_o\ & ((\cont|contador_am\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(10),
	datab => \s1~input_o\,
	datad => \cont|contador_am\(10),
	combout => \cont|estacao~2_combout\);

-- Location: FF_X10_Y9_N17
\cont|estacao[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~clkctrl_outclk\,
	d => \cont|estacao~2_combout\,
	asdata => \listagem_port|sel\(10),
	sload => \cont|saiu~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|estacao\(10));

-- Location: LCCOMB_X9_Y9_N4
\AM_Slot2[10]\ : cycloneive_lcell_comb
-- Equation(s):
-- AM_Slot2(10) = (GLOBAL(\AM_Slot2[0]~0clkctrl_outclk\) & ((\cont|estacao\(10)))) # (!GLOBAL(\AM_Slot2[0]~0clkctrl_outclk\) & (AM_Slot2(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => AM_Slot2(10),
	datac => \cont|estacao\(10),
	datad => \AM_Slot2[0]~0clkctrl_outclk\,
	combout => AM_Slot2(10));

-- Location: LCCOMB_X9_Y9_N2
\FM_Slot1[10]\ : cycloneive_lcell_comb
-- Equation(s):
-- FM_Slot1(10) = (GLOBAL(\FM_Slot1[0]~0clkctrl_outclk\) & (\cont|estacao\(10))) # (!GLOBAL(\FM_Slot1[0]~0clkctrl_outclk\) & ((FM_Slot1(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|estacao\(10),
	datac => \FM_Slot1[0]~0clkctrl_outclk\,
	datad => FM_Slot1(10),
	combout => FM_Slot1(10));

-- Location: LCCOMB_X9_Y9_N16
\AM_Slot1[10]\ : cycloneive_lcell_comb
-- Equation(s):
-- AM_Slot1(10) = (GLOBAL(\AM_Slot1[0]~0clkctrl_outclk\) & (AM_Slot1(10))) # (!GLOBAL(\AM_Slot1[0]~0clkctrl_outclk\) & ((\cont|estacao\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => AM_Slot1(10),
	datac => \AM_Slot1[0]~0clkctrl_outclk\,
	datad => \cont|estacao\(10),
	combout => AM_Slot1(10));

-- Location: LCCOMB_X9_Y9_N26
\listagem_port|sel~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \listagem_port|sel~2_combout\ = (\s1~input_o\ & ((FM_Slot1(10)) # ((\listagem_port|cont\(0))))) # (!\s1~input_o\ & (((!\listagem_port|cont\(0) & AM_Slot1(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s1~input_o\,
	datab => FM_Slot1(10),
	datac => \listagem_port|cont\(0),
	datad => AM_Slot1(10),
	combout => \listagem_port|sel~2_combout\);

-- Location: LCCOMB_X10_Y9_N22
\FM_Slot2[10]\ : cycloneive_lcell_comb
-- Equation(s):
-- FM_Slot2(10) = (GLOBAL(\FM_Slot2[1]~0clkctrl_outclk\) & ((\cont|estacao\(10)))) # (!GLOBAL(\FM_Slot2[1]~0clkctrl_outclk\) & (FM_Slot2(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FM_Slot2[1]~0clkctrl_outclk\,
	datac => FM_Slot2(10),
	datad => \cont|estacao\(10),
	combout => FM_Slot2(10));

-- Location: LCCOMB_X9_Y9_N30
\listagem_port|sel~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \listagem_port|sel~3_combout\ = (\listagem_port|cont\(0) & ((\listagem_port|sel~2_combout\ & ((FM_Slot2(10)))) # (!\listagem_port|sel~2_combout\ & (AM_Slot2(10))))) # (!\listagem_port|cont\(0) & (((\listagem_port|sel~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => AM_Slot2(10),
	datab => \listagem_port|cont\(0),
	datac => \listagem_port|sel~2_combout\,
	datad => FM_Slot2(10),
	combout => \listagem_port|sel~3_combout\);

-- Location: FF_X9_Y9_N31
\listagem_port|sel[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \listagem_port|clock_div_map|saida~clkctrl_outclk\,
	d => \listagem_port|sel~3_combout\,
	ena => \tempo_pressionado_port|ALT_INV_LessThan0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \listagem_port|sel\(10));

-- Location: LCCOMB_X11_Y6_N22
\cont|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add0~12_combout\ = (\cont|contador_am\(7) & ((GND) # (!\cont|Add0~11\))) # (!\cont|contador_am\(7) & (\cont|Add0~11\ $ (GND)))
-- \cont|Add0~13\ = CARRY((\cont|contador_am\(7)) # (!\cont|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(7),
	datad => VCC,
	cin => \cont|Add0~11\,
	combout => \cont|Add0~12_combout\,
	cout => \cont|Add0~13\);

-- Location: LCCOMB_X12_Y6_N16
\cont|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add1~12_combout\ = (\cont|contador_am\(7) & (\cont|Add1~11\ $ (GND))) # (!\cont|contador_am\(7) & (!\cont|Add1~11\ & VCC))
-- \cont|Add1~13\ = CARRY((\cont|contador_am\(7) & !\cont|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(7),
	datad => VCC,
	cin => \cont|Add1~11\,
	combout => \cont|Add1~12_combout\,
	cout => \cont|Add1~13\);

-- Location: LCCOMB_X11_Y7_N4
\cont|contador_am~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_am~12_combout\ = (\chave_chave_b3|key~q\ & ((\cont|Add1~12_combout\))) # (!\chave_chave_b3|key~q\ & (\cont|Add0~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|Add0~12_combout\,
	datac => \chave_chave_b3|key~q\,
	datad => \cont|Add1~12_combout\,
	combout => \cont|contador_am~12_combout\);

-- Location: LCCOMB_X10_Y10_N20
\cont|estacao~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|estacao~5_combout\ = (\s1~input_o\ & (\cont|contador_fm\(7))) # (!\s1~input_o\ & ((\cont|contador_am\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(7),
	datab => \s1~input_o\,
	datad => \cont|contador_am\(7),
	combout => \cont|estacao~5_combout\);

-- Location: FF_X10_Y10_N21
\cont|estacao[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~clkctrl_outclk\,
	d => \cont|estacao~5_combout\,
	asdata => \listagem_port|sel\(7),
	sload => \cont|saiu~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|estacao\(7));

-- Location: LCCOMB_X10_Y10_N0
\FM_Slot2[7]\ : cycloneive_lcell_comb
-- Equation(s):
-- FM_Slot2(7) = (GLOBAL(\FM_Slot2[1]~0clkctrl_outclk\) & ((\cont|estacao\(7)))) # (!GLOBAL(\FM_Slot2[1]~0clkctrl_outclk\) & (FM_Slot2(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => FM_Slot2(7),
	datac => \cont|estacao\(7),
	datad => \FM_Slot2[1]~0clkctrl_outclk\,
	combout => FM_Slot2(7));

-- Location: LCCOMB_X10_Y10_N22
\AM_Slot2[7]\ : cycloneive_lcell_comb
-- Equation(s):
-- AM_Slot2(7) = (GLOBAL(\AM_Slot2[0]~0clkctrl_outclk\) & ((\cont|estacao\(7)))) # (!GLOBAL(\AM_Slot2[0]~0clkctrl_outclk\) & (AM_Slot2(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => AM_Slot2(7),
	datab => \cont|estacao\(7),
	datac => \AM_Slot2[0]~0clkctrl_outclk\,
	combout => AM_Slot2(7));

-- Location: LCCOMB_X10_Y10_N18
\FM_Slot1[7]\ : cycloneive_lcell_comb
-- Equation(s):
-- FM_Slot1(7) = (GLOBAL(\FM_Slot1[0]~0clkctrl_outclk\) & ((\cont|estacao\(7)))) # (!GLOBAL(\FM_Slot1[0]~0clkctrl_outclk\) & (FM_Slot1(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => FM_Slot1(7),
	datac => \cont|estacao\(7),
	datad => \FM_Slot1[0]~0clkctrl_outclk\,
	combout => FM_Slot1(7));

-- Location: LCCOMB_X11_Y10_N10
\AM_Slot1[7]\ : cycloneive_lcell_comb
-- Equation(s):
-- AM_Slot1(7) = (GLOBAL(\AM_Slot1[0]~0clkctrl_outclk\) & (AM_Slot1(7))) # (!GLOBAL(\AM_Slot1[0]~0clkctrl_outclk\) & ((\cont|estacao\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => AM_Slot1(7),
	datac => \cont|estacao\(7),
	datad => \AM_Slot1[0]~0clkctrl_outclk\,
	combout => AM_Slot1(7));

-- Location: LCCOMB_X10_Y10_N24
\listagem_port|sel~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \listagem_port|sel~8_combout\ = (\s1~input_o\ & ((FM_Slot1(7)) # ((\listagem_port|cont\(0))))) # (!\s1~input_o\ & (((AM_Slot1(7) & !\listagem_port|cont\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s1~input_o\,
	datab => FM_Slot1(7),
	datac => AM_Slot1(7),
	datad => \listagem_port|cont\(0),
	combout => \listagem_port|sel~8_combout\);

-- Location: LCCOMB_X10_Y10_N4
\listagem_port|sel~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \listagem_port|sel~9_combout\ = (\listagem_port|cont\(0) & ((\listagem_port|sel~8_combout\ & (FM_Slot2(7))) # (!\listagem_port|sel~8_combout\ & ((AM_Slot2(7)))))) # (!\listagem_port|cont\(0) & (((\listagem_port|sel~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \listagem_port|cont\(0),
	datab => FM_Slot2(7),
	datac => AM_Slot2(7),
	datad => \listagem_port|sel~8_combout\,
	combout => \listagem_port|sel~9_combout\);

-- Location: FF_X10_Y10_N5
\listagem_port|sel[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \listagem_port|clock_div_map|saida~clkctrl_outclk\,
	d => \listagem_port|sel~9_combout\,
	ena => \tempo_pressionado_port|ALT_INV_LessThan0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \listagem_port|sel\(7));

-- Location: LCCOMB_X11_Y7_N10
\cont|contador_am~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_am~13_combout\ = (\cont|contador_am~4_combout\ & (\cont|saiu~q\ & ((\listagem_port|sel\(7))))) # (!\cont|contador_am~4_combout\ & ((\cont|contador_am~12_combout\) # ((\cont|saiu~q\ & \listagem_port|sel\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am~4_combout\,
	datab => \cont|saiu~q\,
	datac => \cont|contador_am~12_combout\,
	datad => \listagem_port|sel\(7),
	combout => \cont|contador_am~13_combout\);

-- Location: FF_X11_Y7_N11
\cont|contador_am[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~clkctrl_outclk\,
	d => \cont|contador_am~13_combout\,
	ena => \cont|contador_am~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_am\(7));

-- Location: LCCOMB_X12_Y6_N18
\cont|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add1~14_combout\ = (\cont|contador_am\(8) & (!\cont|Add1~13\)) # (!\cont|contador_am\(8) & ((\cont|Add1~13\) # (GND)))
-- \cont|Add1~15\ = CARRY((!\cont|Add1~13\) # (!\cont|contador_am\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(8),
	datad => VCC,
	cin => \cont|Add1~13\,
	combout => \cont|Add1~14_combout\,
	cout => \cont|Add1~15\);

-- Location: LCCOMB_X11_Y6_N24
\cont|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add0~14_combout\ = (\cont|contador_am\(8) & (\cont|Add0~13\ & VCC)) # (!\cont|contador_am\(8) & (!\cont|Add0~13\))
-- \cont|Add0~15\ = CARRY((!\cont|contador_am\(8) & !\cont|Add0~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(8),
	datad => VCC,
	cin => \cont|Add0~13\,
	combout => \cont|Add0~14_combout\,
	cout => \cont|Add0~15\);

-- Location: LCCOMB_X11_Y7_N26
\cont|contador_am~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_am~10_combout\ = (\chave_chave_b3|key~q\ & (\cont|Add1~14_combout\)) # (!\chave_chave_b3|key~q\ & ((\cont|Add0~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chave_chave_b3|key~q\,
	datac => \cont|Add1~14_combout\,
	datad => \cont|Add0~14_combout\,
	combout => \cont|contador_am~10_combout\);

-- Location: LCCOMB_X10_Y10_N6
\FM_Slot2[8]\ : cycloneive_lcell_comb
-- Equation(s):
-- FM_Slot2(8) = (GLOBAL(\FM_Slot2[1]~0clkctrl_outclk\) & ((\cont|estacao\(8)))) # (!GLOBAL(\FM_Slot2[1]~0clkctrl_outclk\) & (FM_Slot2(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => FM_Slot2(8),
	datab => \cont|estacao\(8),
	datad => \FM_Slot2[1]~0clkctrl_outclk\,
	combout => FM_Slot2(8));

-- Location: LCCOMB_X10_Y10_N14
\AM_Slot2[8]\ : cycloneive_lcell_comb
-- Equation(s):
-- AM_Slot2(8) = (GLOBAL(\AM_Slot2[0]~0clkctrl_outclk\) & (\cont|estacao\(8))) # (!GLOBAL(\AM_Slot2[0]~0clkctrl_outclk\) & ((AM_Slot2(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|estacao\(8),
	datac => \AM_Slot2[0]~0clkctrl_outclk\,
	datad => AM_Slot2(8),
	combout => AM_Slot2(8));

-- Location: LCCOMB_X10_Y10_N10
\FM_Slot1[8]\ : cycloneive_lcell_comb
-- Equation(s):
-- FM_Slot1(8) = (GLOBAL(\FM_Slot1[0]~0clkctrl_outclk\) & ((\cont|estacao\(8)))) # (!GLOBAL(\FM_Slot1[0]~0clkctrl_outclk\) & (FM_Slot1(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FM_Slot1[0]~0clkctrl_outclk\,
	datac => FM_Slot1(8),
	datad => \cont|estacao\(8),
	combout => FM_Slot1(8));

-- Location: LCCOMB_X9_Y10_N26
\AM_Slot1[8]\ : cycloneive_lcell_comb
-- Equation(s):
-- AM_Slot1(8) = (GLOBAL(\AM_Slot1[0]~0clkctrl_outclk\) & ((AM_Slot1(8)))) # (!GLOBAL(\AM_Slot1[0]~0clkctrl_outclk\) & (\cont|estacao\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|estacao\(8),
	datac => AM_Slot1(8),
	datad => \AM_Slot1[0]~0clkctrl_outclk\,
	combout => AM_Slot1(8));

-- Location: LCCOMB_X10_Y10_N2
\listagem_port|sel~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \listagem_port|sel~6_combout\ = (\s1~input_o\ & ((FM_Slot1(8)) # ((\listagem_port|cont\(0))))) # (!\s1~input_o\ & (((AM_Slot1(8) & !\listagem_port|cont\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => FM_Slot1(8),
	datab => \s1~input_o\,
	datac => AM_Slot1(8),
	datad => \listagem_port|cont\(0),
	combout => \listagem_port|sel~6_combout\);

-- Location: LCCOMB_X10_Y10_N8
\listagem_port|sel~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \listagem_port|sel~7_combout\ = (\listagem_port|cont\(0) & ((\listagem_port|sel~6_combout\ & (FM_Slot2(8))) # (!\listagem_port|sel~6_combout\ & ((AM_Slot2(8)))))) # (!\listagem_port|cont\(0) & (((\listagem_port|sel~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => FM_Slot2(8),
	datab => \listagem_port|cont\(0),
	datac => AM_Slot2(8),
	datad => \listagem_port|sel~6_combout\,
	combout => \listagem_port|sel~7_combout\);

-- Location: FF_X10_Y10_N9
\listagem_port|sel[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \listagem_port|clock_div_map|saida~clkctrl_outclk\,
	d => \listagem_port|sel~7_combout\,
	ena => \tempo_pressionado_port|ALT_INV_LessThan0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \listagem_port|sel\(8));

-- Location: LCCOMB_X11_Y7_N28
\cont|contador_am~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_am~11_combout\ = (\cont|contador_am~10_combout\ & (((\cont|saiu~q\ & \listagem_port|sel\(8))) # (!\cont|contador_am~4_combout\))) # (!\cont|contador_am~10_combout\ & (\cont|saiu~q\ & (\listagem_port|sel\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am~10_combout\,
	datab => \cont|saiu~q\,
	datac => \listagem_port|sel\(8),
	datad => \cont|contador_am~4_combout\,
	combout => \cont|contador_am~11_combout\);

-- Location: FF_X11_Y7_N29
\cont|contador_am[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~clkctrl_outclk\,
	d => \cont|contador_am~11_combout\,
	ena => \cont|contador_am~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_am\(8));

-- Location: LCCOMB_X12_Y6_N20
\cont|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add1~16_combout\ = (\cont|contador_am\(9) & (!\cont|Add1~15\ & VCC)) # (!\cont|contador_am\(9) & (\cont|Add1~15\ $ (GND)))
-- \cont|Add1~17\ = CARRY((!\cont|contador_am\(9) & !\cont|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|contador_am\(9),
	datad => VCC,
	cin => \cont|Add1~15\,
	combout => \cont|Add1~16_combout\,
	cout => \cont|Add1~17\);

-- Location: LCCOMB_X12_Y6_N24
\cont|contador_am~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_am~8_combout\ = (\chave_chave_b3|key~q\ & ((\chave_chave_b4|key~q\ & ((!\cont|contador_am\(9)))) # (!\chave_chave_b4|key~q\ & (\cont|Add1~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chave_chave_b4|key~q\,
	datab => \cont|Add1~16_combout\,
	datac => \chave_chave_b3|key~q\,
	datad => \cont|contador_am\(9),
	combout => \cont|contador_am~8_combout\);

-- Location: LCCOMB_X11_Y6_N26
\cont|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add0~16_combout\ = (\cont|contador_am\(9) & (\cont|Add0~15\ $ (GND))) # (!\cont|contador_am\(9) & ((GND) # (!\cont|Add0~15\)))
-- \cont|Add0~17\ = CARRY((!\cont|Add0~15\) # (!\cont|contador_am\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|contador_am\(9),
	datad => VCC,
	cin => \cont|Add0~15\,
	combout => \cont|Add0~16_combout\,
	cout => \cont|Add0~17\);

-- Location: LCCOMB_X11_Y6_N30
\cont|contador_am~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_am~7_combout\ = (\cont|Add0~16_combout\ & !\chave_chave_b3|key~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|Add0~16_combout\,
	datad => \chave_chave_b3|key~q\,
	combout => \cont|contador_am~7_combout\);

-- Location: LCCOMB_X10_Y9_N2
\cont|estacao~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|estacao~3_combout\ = (\s1~input_o\ & (!\cont|contador_fm\(9))) # (!\s1~input_o\ & ((!\cont|contador_am\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001001110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s1~input_o\,
	datab => \cont|contador_fm\(9),
	datad => \cont|contador_am\(9),
	combout => \cont|estacao~3_combout\);

-- Location: FF_X10_Y9_N3
\cont|estacao[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~clkctrl_outclk\,
	d => \cont|estacao~3_combout\,
	asdata => \listagem_port|sel\(9),
	sload => \cont|saiu~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|estacao\(9));

-- Location: LCCOMB_X10_Y9_N28
\FM_Slot2[9]\ : cycloneive_lcell_comb
-- Equation(s):
-- FM_Slot2(9) = (GLOBAL(\FM_Slot2[1]~0clkctrl_outclk\) & ((\cont|estacao\(9)))) # (!GLOBAL(\FM_Slot2[1]~0clkctrl_outclk\) & (FM_Slot2(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => FM_Slot2(9),
	datac => \cont|estacao\(9),
	datad => \FM_Slot2[1]~0clkctrl_outclk\,
	combout => FM_Slot2(9));

-- Location: LCCOMB_X9_Y9_N14
\FM_Slot1[9]\ : cycloneive_lcell_comb
-- Equation(s):
-- FM_Slot1(9) = (GLOBAL(\FM_Slot1[0]~0clkctrl_outclk\) & (\cont|estacao\(9))) # (!GLOBAL(\FM_Slot1[0]~0clkctrl_outclk\) & ((FM_Slot1(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|estacao\(9),
	datab => FM_Slot1(9),
	datac => \FM_Slot1[0]~0clkctrl_outclk\,
	combout => FM_Slot1(9));

-- Location: LCCOMB_X10_Y9_N6
\AM_Slot1[9]\ : cycloneive_lcell_comb
-- Equation(s):
-- AM_Slot1(9) = (GLOBAL(\AM_Slot1[0]~0clkctrl_outclk\) & (AM_Slot1(9))) # (!GLOBAL(\AM_Slot1[0]~0clkctrl_outclk\) & ((\cont|estacao\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => AM_Slot1(9),
	datac => \AM_Slot1[0]~0clkctrl_outclk\,
	datad => \cont|estacao\(9),
	combout => AM_Slot1(9));

-- Location: LCCOMB_X10_Y9_N14
\listagem_port|sel~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \listagem_port|sel~4_combout\ = (\s1~input_o\ & ((FM_Slot1(9)) # ((\listagem_port|cont\(0))))) # (!\s1~input_o\ & (((!\listagem_port|cont\(0) & AM_Slot1(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => FM_Slot1(9),
	datab => \s1~input_o\,
	datac => \listagem_port|cont\(0),
	datad => AM_Slot1(9),
	combout => \listagem_port|sel~4_combout\);

-- Location: LCCOMB_X10_Y9_N12
\AM_Slot2[9]\ : cycloneive_lcell_comb
-- Equation(s):
-- AM_Slot2(9) = (GLOBAL(\AM_Slot2[0]~0clkctrl_outclk\) & ((\cont|estacao\(9)))) # (!GLOBAL(\AM_Slot2[0]~0clkctrl_outclk\) & (AM_Slot2(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => AM_Slot2(9),
	datac => \AM_Slot2[0]~0clkctrl_outclk\,
	datad => \cont|estacao\(9),
	combout => AM_Slot2(9));

-- Location: LCCOMB_X10_Y9_N4
\listagem_port|sel~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \listagem_port|sel~5_combout\ = (\listagem_port|cont\(0) & ((\listagem_port|sel~4_combout\ & (FM_Slot2(9))) # (!\listagem_port|sel~4_combout\ & ((AM_Slot2(9)))))) # (!\listagem_port|cont\(0) & (((\listagem_port|sel~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \listagem_port|cont\(0),
	datab => FM_Slot2(9),
	datac => \listagem_port|sel~4_combout\,
	datad => AM_Slot2(9),
	combout => \listagem_port|sel~5_combout\);

-- Location: FF_X10_Y9_N5
\listagem_port|sel[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \listagem_port|clock_div_map|saida~clkctrl_outclk\,
	d => \listagem_port|sel~5_combout\,
	ena => \tempo_pressionado_port|ALT_INV_LessThan0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \listagem_port|sel\(9));

-- Location: LCCOMB_X11_Y6_N0
\cont|contador_am~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_am~9_combout\ = (\cont|saiu~q\ & (((!\listagem_port|sel\(9))))) # (!\cont|saiu~q\ & (!\cont|contador_am~8_combout\ & (!\cont|contador_am~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|saiu~q\,
	datab => \cont|contador_am~8_combout\,
	datac => \cont|contador_am~7_combout\,
	datad => \listagem_port|sel\(9),
	combout => \cont|contador_am~9_combout\);

-- Location: FF_X11_Y6_N1
\cont|contador_am[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~clkctrl_outclk\,
	d => \cont|contador_am~9_combout\,
	ena => \cont|contador_am~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_am\(9));

-- Location: LCCOMB_X11_Y6_N28
\cont|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add0~18_combout\ = \cont|Add0~17\ $ (!\cont|contador_am\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \cont|contador_am\(10),
	cin => \cont|Add0~17\,
	combout => \cont|Add0~18_combout\);

-- Location: LCCOMB_X12_Y6_N22
\cont|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add1~18_combout\ = \cont|Add1~17\ $ (\cont|contador_am\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \cont|contador_am\(10),
	cin => \cont|Add1~17\,
	combout => \cont|Add1~18_combout\);

-- Location: LCCOMB_X10_Y6_N16
\cont|contador_am~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_am~3_combout\ = (\chave_chave_b3|key~q\ & (((\cont|Add1~18_combout\)))) # (!\chave_chave_b3|key~q\ & ((\cont|Equal0~3_combout\) # ((\cont|Add0~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|Equal0~3_combout\,
	datab => \cont|Add0~18_combout\,
	datac => \cont|Add1~18_combout\,
	datad => \chave_chave_b3|key~q\,
	combout => \cont|contador_am~3_combout\);

-- Location: LCCOMB_X10_Y6_N24
\cont|contador_am~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_am~5_combout\ = (\cont|saiu~q\ & ((\listagem_port|sel\(10)) # ((!\cont|contador_am~4_combout\ & \cont|contador_am~3_combout\)))) # (!\cont|saiu~q\ & (((!\cont|contador_am~4_combout\ & \cont|contador_am~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|saiu~q\,
	datab => \listagem_port|sel\(10),
	datac => \cont|contador_am~4_combout\,
	datad => \cont|contador_am~3_combout\,
	combout => \cont|contador_am~5_combout\);

-- Location: FF_X10_Y6_N25
\cont|contador_am[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~clkctrl_outclk\,
	d => \cont|contador_am~5_combout\,
	ena => \cont|contador_am~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_am\(10));

-- Location: LCCOMB_X11_Y8_N20
\cont|contador_am~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_am~0_combout\ = (\chave_chave_b3|key~q\ & (!\chave_chave_b4|key~q\ & ((\cont|Equal1~1_combout\)))) # (!\chave_chave_b3|key~q\ & (((\cont|Equal0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chave_chave_b3|key~q\,
	datab => \chave_chave_b4|key~q\,
	datac => \cont|Equal0~3_combout\,
	datad => \cont|Equal1~1_combout\,
	combout => \cont|contador_am~0_combout\);

-- Location: LCCOMB_X11_Y8_N26
\cont|contador_am~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_am~1_combout\ = (!\ena~combout\ & (!\s1~input_o\ & ((\cont|saiu~q\) # (\cont|contador_am~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|saiu~q\,
	datab => \ena~combout\,
	datac => \s1~input_o\,
	datad => \cont|contador_am~0_combout\,
	combout => \cont|contador_am~1_combout\);

-- Location: LCCOMB_X9_Y8_N8
\cont|Add3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add3~0_combout\ = \cont|contador_fm\(0) $ (GND)
-- \cont|Add3~1\ = CARRY(!\cont|contador_fm\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|contador_fm\(0),
	datad => VCC,
	combout => \cont|Add3~0_combout\,
	cout => \cont|Add3~1\);

-- Location: LCCOMB_X10_Y8_N6
\cont|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add2~0_combout\ = \cont|contador_fm\(0) $ (GND)
-- \cont|Add2~1\ = CARRY(!\cont|contador_fm\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|contador_fm\(0),
	datad => VCC,
	combout => \cont|Add2~0_combout\,
	cout => \cont|Add2~1\);

-- Location: LCCOMB_X10_Y8_N0
\cont|contador_fm~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm~0_combout\ = (!\cont|saiu~q\ & ((\chave_chave_b3|key~q\ & (\cont|Add3~0_combout\)) # (!\chave_chave_b3|key~q\ & ((\cont|Add2~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|saiu~q\,
	datab => \chave_chave_b3|key~q\,
	datac => \cont|Add3~0_combout\,
	datad => \cont|Add2~0_combout\,
	combout => \cont|contador_fm~0_combout\);

-- Location: LCCOMB_X9_Y8_N4
\cont|contador_fm~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm~1_combout\ = (!\cont|contador_fm~0_combout\ & ((!\listagem_port|sel\(0)) # (!\cont|saiu~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|saiu~q\,
	datac => \cont|contador_fm~0_combout\,
	datad => \listagem_port|sel\(0),
	combout => \cont|contador_fm~1_combout\);

-- Location: LCCOMB_X11_Y8_N28
\cont|contador_fm[10]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm[10]~2_combout\ = (\s1~input_o\ & (\s2~input_o\ & (\chave_chave_b3|key~q\ $ (\chave_chave_b4|key~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s1~input_o\,
	datab => \s2~input_o\,
	datac => \chave_chave_b3|key~q\,
	datad => \chave_chave_b4|key~q\,
	combout => \cont|contador_fm[10]~2_combout\);

-- Location: FF_X9_Y8_N5
\cont|contador_fm[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~clkctrl_outclk\,
	d => \cont|contador_fm~1_combout\,
	ena => \cont|contador_fm[10]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_fm\(0));

-- Location: LCCOMB_X10_Y9_N20
\cont|estacao~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|estacao~0_combout\ = (!\cont|saiu~q\ & ((\s1~input_o\ & (!\cont|contador_fm\(0))) # (!\s1~input_o\ & ((\cont|contador_am\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(0),
	datab => \cont|contador_am\(0),
	datac => \cont|saiu~q\,
	datad => \s1~input_o\,
	combout => \cont|estacao~0_combout\);

-- Location: LCCOMB_X10_Y9_N24
\cont|estacao~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|estacao~1_combout\ = (!\cont|estacao~0_combout\ & ((!\cont|saiu~q\) # (!\listagem_port|sel\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \listagem_port|sel\(0),
	datac => \cont|saiu~q\,
	datad => \cont|estacao~0_combout\,
	combout => \cont|estacao~1_combout\);

-- Location: FF_X10_Y9_N25
\cont|estacao[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~clkctrl_outclk\,
	d => \cont|estacao~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|estacao\(0));

-- Location: LCCOMB_X10_Y9_N18
\FM_Slot2[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- FM_Slot2(0) = (GLOBAL(\FM_Slot2[1]~0clkctrl_outclk\) & ((!\cont|estacao\(0)))) # (!GLOBAL(\FM_Slot2[1]~0clkctrl_outclk\) & (FM_Slot2(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FM_Slot2[1]~0clkctrl_outclk\,
	datac => FM_Slot2(0),
	datad => \cont|estacao\(0),
	combout => FM_Slot2(0));

-- Location: LCCOMB_X10_Y9_N0
\AM_Slot1[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- AM_Slot1(0) = (GLOBAL(\AM_Slot1[0]~0clkctrl_outclk\) & ((AM_Slot1(0)))) # (!GLOBAL(\AM_Slot1[0]~0clkctrl_outclk\) & (!\cont|estacao\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|estacao\(0),
	datab => AM_Slot1(0),
	datac => \AM_Slot1[0]~0clkctrl_outclk\,
	combout => AM_Slot1(0));

-- Location: LCCOMB_X9_Y9_N18
\FM_Slot1[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- FM_Slot1(0) = (GLOBAL(\FM_Slot1[0]~0clkctrl_outclk\) & ((!\cont|estacao\(0)))) # (!GLOBAL(\FM_Slot1[0]~0clkctrl_outclk\) & (FM_Slot1(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => FM_Slot1(0),
	datac => \FM_Slot1[0]~0clkctrl_outclk\,
	datad => \cont|estacao\(0),
	combout => FM_Slot1(0));

-- Location: LCCOMB_X10_Y9_N8
\listagem_port|sel~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \listagem_port|sel~0_combout\ = (\s1~input_o\ & (((\listagem_port|cont\(0)) # (FM_Slot1(0))))) # (!\s1~input_o\ & (AM_Slot1(0) & (!\listagem_port|cont\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s1~input_o\,
	datab => AM_Slot1(0),
	datac => \listagem_port|cont\(0),
	datad => FM_Slot1(0),
	combout => \listagem_port|sel~0_combout\);

-- Location: LCCOMB_X10_Y9_N10
\AM_Slot2[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- AM_Slot2(0) = (GLOBAL(\AM_Slot2[0]~0clkctrl_outclk\) & ((!\cont|estacao\(0)))) # (!GLOBAL(\AM_Slot2[0]~0clkctrl_outclk\) & (AM_Slot2(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => AM_Slot2(0),
	datac => \AM_Slot2[0]~0clkctrl_outclk\,
	datad => \cont|estacao\(0),
	combout => AM_Slot2(0));

-- Location: LCCOMB_X10_Y9_N30
\listagem_port|sel~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \listagem_port|sel~1_combout\ = (\listagem_port|cont\(0) & ((\listagem_port|sel~0_combout\ & (FM_Slot2(0))) # (!\listagem_port|sel~0_combout\ & ((AM_Slot2(0)))))) # (!\listagem_port|cont\(0) & (((\listagem_port|sel~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \listagem_port|cont\(0),
	datab => FM_Slot2(0),
	datac => \listagem_port|sel~0_combout\,
	datad => AM_Slot2(0),
	combout => \listagem_port|sel~1_combout\);

-- Location: FF_X10_Y9_N31
\listagem_port|sel[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \listagem_port|clock_div_map|saida~clkctrl_outclk\,
	d => \listagem_port|sel~1_combout\,
	ena => \tempo_pressionado_port|ALT_INV_LessThan0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \listagem_port|sel\(0));

-- Location: LCCOMB_X11_Y8_N10
\cont|contador_am[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_am[0]~2_combout\ = (\cont|contador_am~1_combout\ & (\listagem_port|sel\(0) & ((\cont|saiu~q\)))) # (!\cont|contador_am~1_combout\ & (((\cont|contador_am\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am~1_combout\,
	datab => \listagem_port|sel\(0),
	datac => \cont|contador_am\(0),
	datad => \cont|saiu~q\,
	combout => \cont|contador_am[0]~2_combout\);

-- Location: FF_X11_Y8_N11
\cont|contador_am[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~clkctrl_outclk\,
	d => \cont|contador_am[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_am\(0));

-- Location: LCCOMB_X11_Y7_N24
\cont|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Equal0~0_combout\ = (!\cont|contador_am\(7) & (!\cont|contador_am\(8) & (!\cont|contador_am\(0) & !\cont|contador_am\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(7),
	datab => \cont|contador_am\(8),
	datac => \cont|contador_am\(0),
	datad => \cont|contador_am\(5),
	combout => \cont|Equal0~0_combout\);

-- Location: LCCOMB_X11_Y7_N2
\cont|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Equal0~1_combout\ = (!\cont|contador_am\(9) & (!\cont|contador_am\(1) & \cont|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|contador_am\(9),
	datac => \cont|contador_am\(1),
	datad => \cont|Equal0~0_combout\,
	combout => \cont|Equal0~1_combout\);

-- Location: LCCOMB_X11_Y7_N6
\cont|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Equal1~1_combout\ = (\cont|Equal1~0_combout\ & (\cont|contador_am\(10) & \cont|Equal0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|Equal1~0_combout\,
	datac => \cont|contador_am\(10),
	datad => \cont|Equal0~1_combout\,
	combout => \cont|Equal1~1_combout\);

-- Location: LCCOMB_X11_Y7_N12
\cont|contador_am~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_am~23_combout\ = (\chave_chave_b3|key~q\ & ((\cont|Equal1~1_combout\) # ((\cont|Add1~2_combout\)))) # (!\chave_chave_b3|key~q\ & (((\cont|Add0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chave_chave_b3|key~q\,
	datab => \cont|Equal1~1_combout\,
	datac => \cont|Add0~2_combout\,
	datad => \cont|Add1~2_combout\,
	combout => \cont|contador_am~23_combout\);

-- Location: LCCOMB_X9_Y9_N28
\cont|estacao~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|estacao~10_combout\ = (\s1~input_o\ & ((\cont|contador_fm\(2)))) # (!\s1~input_o\ & (!\cont|contador_am\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(2),
	datab => \s1~input_o\,
	datad => \cont|contador_fm\(2),
	combout => \cont|estacao~10_combout\);

-- Location: FF_X9_Y9_N29
\cont|estacao[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~clkctrl_outclk\,
	d => \cont|estacao~10_combout\,
	asdata => \listagem_port|sel\(2),
	sload => \cont|saiu~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|estacao\(2));

-- Location: LCCOMB_X9_Y9_N24
\AM_Slot2[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- AM_Slot2(2) = (GLOBAL(\AM_Slot2[0]~0clkctrl_outclk\) & ((\cont|estacao\(2)))) # (!GLOBAL(\AM_Slot2[0]~0clkctrl_outclk\) & (AM_Slot2(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => AM_Slot2(2),
	datac => \cont|estacao\(2),
	datad => \AM_Slot2[0]~0clkctrl_outclk\,
	combout => AM_Slot2(2));

-- Location: LCCOMB_X9_Y9_N12
\AM_Slot1[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- AM_Slot1(2) = (GLOBAL(\AM_Slot1[0]~0clkctrl_outclk\) & (AM_Slot1(2))) # (!GLOBAL(\AM_Slot1[0]~0clkctrl_outclk\) & ((\cont|estacao\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => AM_Slot1(2),
	datac => \cont|estacao\(2),
	datad => \AM_Slot1[0]~0clkctrl_outclk\,
	combout => AM_Slot1(2));

-- Location: LCCOMB_X9_Y9_N10
\FM_Slot1[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- FM_Slot1(2) = (GLOBAL(\FM_Slot1[0]~0clkctrl_outclk\) & (\cont|estacao\(2))) # (!GLOBAL(\FM_Slot1[0]~0clkctrl_outclk\) & ((FM_Slot1(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FM_Slot1[0]~0clkctrl_outclk\,
	datac => \cont|estacao\(2),
	datad => FM_Slot1(2),
	combout => FM_Slot1(2));

-- Location: LCCOMB_X9_Y9_N8
\listagem_port|sel~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \listagem_port|sel~18_combout\ = (\s1~input_o\ & (((\listagem_port|cont\(0)) # (FM_Slot1(2))))) # (!\s1~input_o\ & (AM_Slot1(2) & (!\listagem_port|cont\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => AM_Slot1(2),
	datab => \s1~input_o\,
	datac => \listagem_port|cont\(0),
	datad => FM_Slot1(2),
	combout => \listagem_port|sel~18_combout\);

-- Location: LCCOMB_X10_Y9_N26
\FM_Slot2[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- FM_Slot2(2) = (GLOBAL(\FM_Slot2[1]~0clkctrl_outclk\) & (\cont|estacao\(2))) # (!GLOBAL(\FM_Slot2[1]~0clkctrl_outclk\) & ((FM_Slot2(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|estacao\(2),
	datac => FM_Slot2(2),
	datad => \FM_Slot2[1]~0clkctrl_outclk\,
	combout => FM_Slot2(2));

-- Location: LCCOMB_X9_Y9_N0
\listagem_port|sel~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \listagem_port|sel~19_combout\ = (\listagem_port|cont\(0) & ((\listagem_port|sel~18_combout\ & ((FM_Slot2(2)))) # (!\listagem_port|sel~18_combout\ & (AM_Slot2(2))))) # (!\listagem_port|cont\(0) & (((\listagem_port|sel~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \listagem_port|cont\(0),
	datab => AM_Slot2(2),
	datac => \listagem_port|sel~18_combout\,
	datad => FM_Slot2(2),
	combout => \listagem_port|sel~19_combout\);

-- Location: FF_X9_Y9_N1
\listagem_port|sel[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \listagem_port|clock_div_map|saida~clkctrl_outclk\,
	d => \listagem_port|sel~19_combout\,
	ena => \tempo_pressionado_port|ALT_INV_LessThan0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \listagem_port|sel\(2));

-- Location: LCCOMB_X11_Y7_N30
\cont|contador_am~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_am~24_combout\ = (\cont|saiu~q\ & ((!\listagem_port|sel\(2)))) # (!\cont|saiu~q\ & (!\cont|contador_am~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am~23_combout\,
	datac => \cont|saiu~q\,
	datad => \listagem_port|sel\(2),
	combout => \cont|contador_am~24_combout\);

-- Location: FF_X11_Y7_N31
\cont|contador_am[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~clkctrl_outclk\,
	d => \cont|contador_am~24_combout\,
	ena => \cont|contador_am~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_am\(2));

-- Location: LCCOMB_X11_Y7_N16
\cont|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Equal0~2_combout\ = (!\cont|contador_am\(2) & (!\cont|contador_am\(6) & (!\cont|contador_am\(4) & !\cont|contador_am\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(2),
	datab => \cont|contador_am\(6),
	datac => \cont|contador_am\(4),
	datad => \cont|contador_am\(3),
	combout => \cont|Equal0~2_combout\);

-- Location: LCCOMB_X11_Y7_N18
\cont|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Equal0~3_combout\ = (\cont|Equal0~2_combout\ & (!\cont|contador_am\(10) & \cont|Equal0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|Equal0~2_combout\,
	datac => \cont|contador_am\(10),
	datad => \cont|Equal0~1_combout\,
	combout => \cont|Equal0~3_combout\);

-- Location: LCCOMB_X12_Y6_N28
\cont|contador_am~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_am~25_combout\ = (\chave_chave_b4|key~q\ & (((\cont|contador_am\(1))))) # (!\chave_chave_b4|key~q\ & (\cont|Add1~0_combout\ & (!\cont|Equal1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chave_chave_b4|key~q\,
	datab => \cont|Add1~0_combout\,
	datac => \cont|Equal1~1_combout\,
	datad => \cont|contador_am\(1),
	combout => \cont|contador_am~25_combout\);

-- Location: LCCOMB_X12_Y6_N26
\cont|contador_am~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_am~26_combout\ = (\chave_chave_b3|key~q\ & (((\cont|contador_am~25_combout\)))) # (!\chave_chave_b3|key~q\ & (\cont|Add0~0_combout\ & (!\cont|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|Add0~0_combout\,
	datab => \chave_chave_b3|key~q\,
	datac => \cont|Equal0~3_combout\,
	datad => \cont|contador_am~25_combout\,
	combout => \cont|contador_am~26_combout\);

-- Location: LCCOMB_X12_Y6_N0
\cont|contador_am[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_am[1]~feeder_combout\ = \cont|contador_am~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cont|contador_am~26_combout\,
	combout => \cont|contador_am[1]~feeder_combout\);

-- Location: FF_X12_Y6_N1
\cont|contador_am[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~clkctrl_outclk\,
	d => \cont|contador_am[1]~feeder_combout\,
	asdata => \listagem_port|sel\(1),
	sload => \cont|saiu~q\,
	ena => \cont|contador_am~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_am\(1));

-- Location: LCCOMB_X13_Y9_N6
\cont|estacao~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|estacao~11_combout\ = (\s1~input_o\ & ((!\cont|contador_fm\(1)))) # (!\s1~input_o\ & (\cont|contador_am\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(1),
	datab => \s1~input_o\,
	datad => \cont|contador_fm\(1),
	combout => \cont|estacao~11_combout\);

-- Location: FF_X13_Y9_N7
\cont|estacao[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~clkctrl_outclk\,
	d => \cont|estacao~11_combout\,
	asdata => \listagem_port|sel\(1),
	sload => \cont|saiu~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|estacao\(1));

-- Location: LCCOMB_X13_Y9_N26
\FM_Slot2[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- FM_Slot2(1) = (GLOBAL(\FM_Slot2[1]~0clkctrl_outclk\) & (\cont|estacao\(1))) # (!GLOBAL(\FM_Slot2[1]~0clkctrl_outclk\) & ((FM_Slot2(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|estacao\(1),
	datac => FM_Slot2(1),
	datad => \FM_Slot2[1]~0clkctrl_outclk\,
	combout => FM_Slot2(1));

-- Location: LCCOMB_X13_Y9_N14
\AM_Slot2[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- AM_Slot2(1) = (GLOBAL(\AM_Slot2[0]~0clkctrl_outclk\) & (\cont|estacao\(1))) # (!GLOBAL(\AM_Slot2[0]~0clkctrl_outclk\) & ((AM_Slot2(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|estacao\(1),
	datac => \AM_Slot2[0]~0clkctrl_outclk\,
	datad => AM_Slot2(1),
	combout => AM_Slot2(1));

-- Location: LCCOMB_X13_Y9_N12
\AM_Slot1[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- AM_Slot1(1) = (GLOBAL(\AM_Slot1[0]~0clkctrl_outclk\) & (AM_Slot1(1))) # (!GLOBAL(\AM_Slot1[0]~0clkctrl_outclk\) & ((\cont|estacao\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => AM_Slot1(1),
	datac => \AM_Slot1[0]~0clkctrl_outclk\,
	datad => \cont|estacao\(1),
	combout => AM_Slot1(1));

-- Location: LCCOMB_X12_Y9_N24
\FM_Slot1[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- FM_Slot1(1) = (GLOBAL(\FM_Slot1[0]~0clkctrl_outclk\) & (\cont|estacao\(1))) # (!GLOBAL(\FM_Slot1[0]~0clkctrl_outclk\) & ((FM_Slot1(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|estacao\(1),
	datac => \FM_Slot1[0]~0clkctrl_outclk\,
	datad => FM_Slot1(1),
	combout => FM_Slot1(1));

-- Location: LCCOMB_X13_Y9_N2
\listagem_port|sel~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \listagem_port|sel~20_combout\ = (\s1~input_o\ & (((\listagem_port|cont\(0)) # (FM_Slot1(1))))) # (!\s1~input_o\ & (AM_Slot1(1) & (!\listagem_port|cont\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => AM_Slot1(1),
	datab => \s1~input_o\,
	datac => \listagem_port|cont\(0),
	datad => FM_Slot1(1),
	combout => \listagem_port|sel~20_combout\);

-- Location: LCCOMB_X13_Y9_N30
\listagem_port|sel~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \listagem_port|sel~21_combout\ = (\listagem_port|cont\(0) & ((\listagem_port|sel~20_combout\ & (FM_Slot2(1))) # (!\listagem_port|sel~20_combout\ & ((AM_Slot2(1)))))) # (!\listagem_port|cont\(0) & (((\listagem_port|sel~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => FM_Slot2(1),
	datab => \listagem_port|cont\(0),
	datac => AM_Slot2(1),
	datad => \listagem_port|sel~20_combout\,
	combout => \listagem_port|sel~21_combout\);

-- Location: FF_X13_Y9_N31
\listagem_port|sel[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \listagem_port|clock_div_map|saida~clkctrl_outclk\,
	d => \listagem_port|sel~21_combout\,
	ena => \tempo_pressionado_port|ALT_INV_LessThan0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \listagem_port|sel\(1));

-- Location: LCCOMB_X10_Y8_N8
\cont|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add2~2_combout\ = (\cont|contador_fm\(1) & (!\cont|Add2~1\)) # (!\cont|contador_fm\(1) & (\cont|Add2~1\ & VCC))
-- \cont|Add2~3\ = CARRY((\cont|contador_fm\(1) & !\cont|Add2~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(1),
	datad => VCC,
	cin => \cont|Add2~1\,
	combout => \cont|Add2~2_combout\,
	cout => \cont|Add2~3\);

-- Location: LCCOMB_X11_Y8_N30
\cont|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Equal2~0_combout\ = (!\cont|contador_fm\(5) & (!\cont|contador_fm\(3) & (!\cont|contador_fm\(7) & !\cont|contador_fm\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(5),
	datab => \cont|contador_fm\(3),
	datac => \cont|contador_fm\(7),
	datad => \cont|contador_fm\(2),
	combout => \cont|Equal2~0_combout\);

-- Location: LCCOMB_X10_Y7_N24
\cont|Equal2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Equal2~1_combout\ = (!\cont|contador_fm\(4) & (!\cont|contador_fm\(6) & (!\cont|contador_fm\(0) & !\cont|contador_fm\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(4),
	datab => \cont|contador_fm\(6),
	datac => \cont|contador_fm\(0),
	datad => \cont|contador_fm\(1),
	combout => \cont|Equal2~1_combout\);

-- Location: LCCOMB_X11_Y8_N8
\cont|contador_fm~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm~9_combout\ = (!\chave_chave_b3|key~q\ & (((!\cont|Equal2~2_combout\) # (!\cont|Equal2~1_combout\)) # (!\cont|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|Equal2~0_combout\,
	datab => \chave_chave_b3|key~q\,
	datac => \cont|Equal2~1_combout\,
	datad => \cont|Equal2~2_combout\,
	combout => \cont|contador_fm~9_combout\);

-- Location: LCCOMB_X9_Y8_N10
\cont|Add3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add3~2_combout\ = (\cont|contador_fm\(1) & ((\cont|Add3~1\) # (GND))) # (!\cont|contador_fm\(1) & (!\cont|Add3~1\))
-- \cont|Add3~3\ = CARRY((\cont|contador_fm\(1)) # (!\cont|Add3~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(1),
	datad => VCC,
	cin => \cont|Add3~1\,
	combout => \cont|Add3~2_combout\,
	cout => \cont|Add3~3\);

-- Location: LCCOMB_X11_Y8_N24
\cont|contador_fm~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm~26_combout\ = (\chave_chave_b3|key~q\ & ((\cont|Add3~2_combout\) # (\cont|Equal3~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \chave_chave_b3|key~q\,
	datac => \cont|Add3~2_combout\,
	datad => \cont|Equal3~2_combout\,
	combout => \cont|contador_fm~26_combout\);

-- Location: LCCOMB_X11_Y8_N2
\cont|contador_fm~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm~27_combout\ = (!\cont|saiu~q\ & ((\cont|contador_fm~26_combout\) # ((\cont|Add2~2_combout\ & \cont|contador_fm~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|Add2~2_combout\,
	datab => \cont|saiu~q\,
	datac => \cont|contador_fm~9_combout\,
	datad => \cont|contador_fm~26_combout\,
	combout => \cont|contador_fm~27_combout\);

-- Location: LCCOMB_X10_Y8_N30
\cont|contador_fm~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm~28_combout\ = (!\cont|contador_fm~27_combout\ & ((!\listagem_port|sel\(1)) # (!\cont|saiu~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|saiu~q\,
	datac => \listagem_port|sel\(1),
	datad => \cont|contador_fm~27_combout\,
	combout => \cont|contador_fm~28_combout\);

-- Location: FF_X10_Y8_N31
\cont|contador_fm[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~clkctrl_outclk\,
	d => \cont|contador_fm~28_combout\,
	ena => \cont|contador_fm[10]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_fm\(1));

-- Location: LCCOMB_X9_Y8_N12
\cont|Add3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add3~4_combout\ = (\cont|contador_fm\(2) & ((GND) # (!\cont|Add3~3\))) # (!\cont|contador_fm\(2) & (\cont|Add3~3\ $ (GND)))
-- \cont|Add3~5\ = CARRY((\cont|contador_fm\(2)) # (!\cont|Add3~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|contador_fm\(2),
	datad => VCC,
	cin => \cont|Add3~3\,
	combout => \cont|Add3~4_combout\,
	cout => \cont|Add3~5\);

-- Location: LCCOMB_X10_Y8_N10
\cont|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add2~4_combout\ = (\cont|contador_fm\(2) & (\cont|Add2~3\ $ (GND))) # (!\cont|contador_fm\(2) & (!\cont|Add2~3\ & VCC))
-- \cont|Add2~5\ = CARRY((\cont|contador_fm\(2) & !\cont|Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(2),
	datad => VCC,
	cin => \cont|Add2~3\,
	combout => \cont|Add2~4_combout\,
	cout => \cont|Add2~5\);

-- Location: LCCOMB_X9_Y8_N30
\cont|contador_fm~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm~24_combout\ = (\cont|Add3~4_combout\ & ((\chave_chave_b3|key~q\) # ((\cont|Add2~4_combout\ & \cont|contador_fm~9_combout\)))) # (!\cont|Add3~4_combout\ & (\cont|Add2~4_combout\ & ((\cont|contador_fm~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|Add3~4_combout\,
	datab => \cont|Add2~4_combout\,
	datac => \chave_chave_b3|key~q\,
	datad => \cont|contador_fm~9_combout\,
	combout => \cont|contador_fm~24_combout\);

-- Location: LCCOMB_X9_Y8_N0
\cont|contador_fm~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm~25_combout\ = (\cont|contador_fm~3_combout\ & (\cont|saiu~q\ & ((\listagem_port|sel\(2))))) # (!\cont|contador_fm~3_combout\ & ((\cont|contador_fm~24_combout\) # ((\cont|saiu~q\ & \listagem_port|sel\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm~3_combout\,
	datab => \cont|saiu~q\,
	datac => \cont|contador_fm~24_combout\,
	datad => \listagem_port|sel\(2),
	combout => \cont|contador_fm~25_combout\);

-- Location: FF_X9_Y8_N1
\cont|contador_fm[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~clkctrl_outclk\,
	d => \cont|contador_fm~25_combout\,
	ena => \cont|contador_fm[10]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_fm\(2));

-- Location: LCCOMB_X10_Y8_N12
\cont|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add2~6_combout\ = (\cont|contador_fm\(3) & (!\cont|Add2~5\)) # (!\cont|contador_fm\(3) & (\cont|Add2~5\ & VCC))
-- \cont|Add2~7\ = CARRY((\cont|contador_fm\(3) & !\cont|Add2~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|contador_fm\(3),
	datad => VCC,
	cin => \cont|Add2~5\,
	combout => \cont|Add2~6_combout\,
	cout => \cont|Add2~7\);

-- Location: LCCOMB_X9_Y8_N14
\cont|Add3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add3~6_combout\ = (\cont|contador_fm\(3) & ((\cont|Add3~5\) # (GND))) # (!\cont|contador_fm\(3) & (!\cont|Add3~5\))
-- \cont|Add3~7\ = CARRY((\cont|contador_fm\(3)) # (!\cont|Add3~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(3),
	datad => VCC,
	cin => \cont|Add3~5\,
	combout => \cont|Add3~6_combout\,
	cout => \cont|Add3~7\);

-- Location: LCCOMB_X10_Y8_N2
\cont|contador_fm~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm~22_combout\ = (\chave_chave_b3|key~q\ & (((\cont|Add3~6_combout\)))) # (!\chave_chave_b3|key~q\ & ((\cont|Add2~6_combout\) # ((\cont|Equal2~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|Add2~6_combout\,
	datab => \chave_chave_b3|key~q\,
	datac => \cont|Add3~6_combout\,
	datad => \cont|Equal2~3_combout\,
	combout => \cont|contador_fm~22_combout\);

-- Location: LCCOMB_X10_Y8_N4
\cont|contador_fm~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm~23_combout\ = (\cont|saiu~q\ & ((!\listagem_port|sel\(3)))) # (!\cont|saiu~q\ & (!\cont|contador_fm~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|contador_fm~22_combout\,
	datac => \cont|saiu~q\,
	datad => \listagem_port|sel\(3),
	combout => \cont|contador_fm~23_combout\);

-- Location: FF_X10_Y8_N5
\cont|contador_fm[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~clkctrl_outclk\,
	d => \cont|contador_fm~23_combout\,
	ena => \cont|contador_fm[10]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_fm\(3));

-- Location: LCCOMB_X9_Y8_N16
\cont|Add3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add3~8_combout\ = (\cont|contador_fm\(4) & (\cont|Add3~7\ $ (GND))) # (!\cont|contador_fm\(4) & (!\cont|Add3~7\ & VCC))
-- \cont|Add3~9\ = CARRY((\cont|contador_fm\(4) & !\cont|Add3~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(4),
	datad => VCC,
	cin => \cont|Add3~7\,
	combout => \cont|Add3~8_combout\,
	cout => \cont|Add3~9\);

-- Location: LCCOMB_X10_Y8_N14
\cont|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add2~8_combout\ = (\cont|contador_fm\(4) & ((GND) # (!\cont|Add2~7\))) # (!\cont|contador_fm\(4) & (\cont|Add2~7\ $ (GND)))
-- \cont|Add2~9\ = CARRY((\cont|contador_fm\(4)) # (!\cont|Add2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(4),
	datad => VCC,
	cin => \cont|Add2~7\,
	combout => \cont|Add2~8_combout\,
	cout => \cont|Add2~9\);

-- Location: LCCOMB_X10_Y7_N18
\cont|contador_fm~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm~20_combout\ = (\chave_chave_b3|key~q\ & (((\cont|Add3~8_combout\)))) # (!\chave_chave_b3|key~q\ & ((\cont|Equal2~3_combout\) # ((\cont|Add2~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chave_chave_b3|key~q\,
	datab => \cont|Equal2~3_combout\,
	datac => \cont|Add3~8_combout\,
	datad => \cont|Add2~8_combout\,
	combout => \cont|contador_fm~20_combout\);

-- Location: LCCOMB_X10_Y7_N10
\cont|contador_fm~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm~21_combout\ = (\cont|saiu~q\ & ((\listagem_port|sel\(4)) # ((\cont|contador_fm~20_combout\ & !\cont|contador_fm~3_combout\)))) # (!\cont|saiu~q\ & (\cont|contador_fm~20_combout\ & ((!\cont|contador_fm~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|saiu~q\,
	datab => \cont|contador_fm~20_combout\,
	datac => \listagem_port|sel\(4),
	datad => \cont|contador_fm~3_combout\,
	combout => \cont|contador_fm~21_combout\);

-- Location: FF_X10_Y7_N11
\cont|contador_fm[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~clkctrl_outclk\,
	d => \cont|contador_fm~21_combout\,
	ena => \cont|contador_fm[10]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_fm\(4));

-- Location: LCCOMB_X10_Y8_N16
\cont|Add2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add2~10_combout\ = (\cont|contador_fm\(5) & (!\cont|Add2~9\)) # (!\cont|contador_fm\(5) & (\cont|Add2~9\ & VCC))
-- \cont|Add2~11\ = CARRY((\cont|contador_fm\(5) & !\cont|Add2~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(5),
	datad => VCC,
	cin => \cont|Add2~9\,
	combout => \cont|Add2~10_combout\,
	cout => \cont|Add2~11\);

-- Location: LCCOMB_X9_Y8_N18
\cont|Add3~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add3~10_combout\ = (\cont|contador_fm\(5) & ((\cont|Add3~9\) # (GND))) # (!\cont|contador_fm\(5) & (!\cont|Add3~9\))
-- \cont|Add3~11\ = CARRY((\cont|contador_fm\(5)) # (!\cont|Add3~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(5),
	datad => VCC,
	cin => \cont|Add3~9\,
	combout => \cont|Add3~10_combout\,
	cout => \cont|Add3~11\);

-- Location: LCCOMB_X11_Y8_N22
\cont|contador_fm~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm~18_combout\ = (!\cont|saiu~q\ & ((\chave_chave_b3|key~q\ & ((\cont|Add3~10_combout\))) # (!\chave_chave_b3|key~q\ & (\cont|Add2~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|Add2~10_combout\,
	datab => \chave_chave_b3|key~q\,
	datac => \cont|saiu~q\,
	datad => \cont|Add3~10_combout\,
	combout => \cont|contador_fm~18_combout\);

-- Location: LCCOMB_X11_Y8_N18
\cont|contador_fm~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm~19_combout\ = (!\cont|contador_fm~18_combout\ & ((!\listagem_port|sel\(5)) # (!\cont|saiu~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm~18_combout\,
	datac => \cont|saiu~q\,
	datad => \listagem_port|sel\(5),
	combout => \cont|contador_fm~19_combout\);

-- Location: FF_X11_Y8_N19
\cont|contador_fm[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~clkctrl_outclk\,
	d => \cont|contador_fm~19_combout\,
	ena => \cont|contador_fm[10]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_fm\(5));

-- Location: LCCOMB_X10_Y8_N18
\cont|Add2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add2~12_combout\ = (\cont|contador_fm\(6) & (\cont|Add2~11\ $ (GND))) # (!\cont|contador_fm\(6) & ((GND) # (!\cont|Add2~11\)))
-- \cont|Add2~13\ = CARRY((!\cont|Add2~11\) # (!\cont|contador_fm\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|contador_fm\(6),
	datad => VCC,
	cin => \cont|Add2~11\,
	combout => \cont|Add2~12_combout\,
	cout => \cont|Add2~13\);

-- Location: LCCOMB_X10_Y8_N20
\cont|Add2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add2~14_combout\ = (\cont|contador_fm\(7) & (\cont|Add2~13\ & VCC)) # (!\cont|contador_fm\(7) & (!\cont|Add2~13\))
-- \cont|Add2~15\ = CARRY((!\cont|contador_fm\(7) & !\cont|Add2~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|contador_fm\(7),
	datad => VCC,
	cin => \cont|Add2~13\,
	combout => \cont|Add2~14_combout\,
	cout => \cont|Add2~15\);

-- Location: LCCOMB_X10_Y8_N22
\cont|Add2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add2~16_combout\ = (\cont|contador_fm\(8) & (\cont|Add2~15\ $ (GND))) # (!\cont|contador_fm\(8) & ((GND) # (!\cont|Add2~15\)))
-- \cont|Add2~17\ = CARRY((!\cont|Add2~15\) # (!\cont|contador_fm\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(8),
	datad => VCC,
	cin => \cont|Add2~15\,
	combout => \cont|Add2~16_combout\,
	cout => \cont|Add2~17\);

-- Location: LCCOMB_X10_Y8_N24
\cont|Add2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add2~18_combout\ = (\cont|contador_fm\(9) & (!\cont|Add2~17\)) # (!\cont|contador_fm\(9) & (\cont|Add2~17\ & VCC))
-- \cont|Add2~19\ = CARRY((\cont|contador_fm\(9) & !\cont|Add2~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(9),
	datad => VCC,
	cin => \cont|Add2~17\,
	combout => \cont|Add2~18_combout\,
	cout => \cont|Add2~19\);

-- Location: LCCOMB_X10_Y8_N26
\cont|Add2~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add2~20_combout\ = \cont|contador_fm\(10) $ (\cont|Add2~19\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(10),
	cin => \cont|Add2~19\,
	combout => \cont|Add2~20_combout\);

-- Location: LCCOMB_X9_Y8_N24
\cont|Add3~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add3~16_combout\ = (\cont|contador_fm\(8) & (!\cont|Add3~15\ & VCC)) # (!\cont|contador_fm\(8) & (\cont|Add3~15\ $ (GND)))
-- \cont|Add3~17\ = CARRY((!\cont|contador_fm\(8) & !\cont|Add3~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|contador_fm\(8),
	datad => VCC,
	cin => \cont|Add3~15\,
	combout => \cont|Add3~16_combout\,
	cout => \cont|Add3~17\);

-- Location: LCCOMB_X9_Y8_N26
\cont|Add3~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add3~18_combout\ = (\cont|contador_fm\(9) & ((\cont|Add3~17\) # (GND))) # (!\cont|contador_fm\(9) & (!\cont|Add3~17\))
-- \cont|Add3~19\ = CARRY((\cont|contador_fm\(9)) # (!\cont|Add3~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|contador_fm\(9),
	datad => VCC,
	cin => \cont|Add3~17\,
	combout => \cont|Add3~18_combout\,
	cout => \cont|Add3~19\);

-- Location: LCCOMB_X9_Y8_N28
\cont|Add3~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add3~20_combout\ = \cont|Add3~19\ $ (!\cont|contador_fm\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \cont|contador_fm\(10),
	cin => \cont|Add3~19\,
	combout => \cont|Add3~20_combout\);

-- Location: LCCOMB_X10_Y7_N6
\cont|contador_fm~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm~4_combout\ = (\chave_chave_b3|key~q\ & (((\cont|Add3~20_combout\)))) # (!\chave_chave_b3|key~q\ & ((\cont|Equal2~3_combout\) # ((\cont|Add2~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chave_chave_b3|key~q\,
	datab => \cont|Equal2~3_combout\,
	datac => \cont|Add2~20_combout\,
	datad => \cont|Add3~20_combout\,
	combout => \cont|contador_fm~4_combout\);

-- Location: LCCOMB_X10_Y7_N20
\cont|contador_fm~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm~5_combout\ = (\cont|contador_fm~4_combout\ & (((\cont|saiu~q\ & \listagem_port|sel\(10))) # (!\cont|contador_fm~3_combout\))) # (!\cont|contador_fm~4_combout\ & (\cont|saiu~q\ & ((\listagem_port|sel\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm~4_combout\,
	datab => \cont|saiu~q\,
	datac => \cont|contador_fm~3_combout\,
	datad => \listagem_port|sel\(10),
	combout => \cont|contador_fm~5_combout\);

-- Location: FF_X10_Y7_N21
\cont|contador_fm[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~clkctrl_outclk\,
	d => \cont|contador_fm~5_combout\,
	ena => \cont|contador_fm[10]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_fm\(10));

-- Location: LCCOMB_X10_Y7_N2
\cont|Equal2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Equal2~2_combout\ = (!\cont|contador_fm\(9) & (!\cont|contador_fm\(8) & !\cont|contador_fm\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(9),
	datac => \cont|contador_fm\(8),
	datad => \cont|contador_fm\(10),
	combout => \cont|Equal2~2_combout\);

-- Location: LCCOMB_X10_Y7_N0
\cont|Equal2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Equal2~3_combout\ = (\cont|Equal2~2_combout\ & (\cont|Equal2~0_combout\ & \cont|Equal2~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|Equal2~2_combout\,
	datac => \cont|Equal2~0_combout\,
	datad => \cont|Equal2~1_combout\,
	combout => \cont|Equal2~3_combout\);

-- Location: LCCOMB_X10_Y8_N28
\cont|contador_fm~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm~6_combout\ = (!\cont|Equal2~3_combout\ & (!\chave_chave_b3|key~q\ & \cont|Add2~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|Equal2~3_combout\,
	datac => \chave_chave_b3|key~q\,
	datad => \cont|Add2~18_combout\,
	combout => \cont|contador_fm~6_combout\);

-- Location: LCCOMB_X10_Y7_N4
\cont|contador_fm~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm~7_combout\ = (\chave_chave_b3|key~q\ & ((\cont|Add3~18_combout\) # (\cont|Equal3~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chave_chave_b3|key~q\,
	datac => \cont|Add3~18_combout\,
	datad => \cont|Equal3~2_combout\,
	combout => \cont|contador_fm~7_combout\);

-- Location: LCCOMB_X10_Y7_N22
\cont|contador_fm~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm~8_combout\ = (\cont|saiu~q\ & (((!\listagem_port|sel\(9))))) # (!\cont|saiu~q\ & (!\cont|contador_fm~6_combout\ & (!\cont|contador_fm~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm~6_combout\,
	datab => \cont|saiu~q\,
	datac => \cont|contador_fm~7_combout\,
	datad => \listagem_port|sel\(9),
	combout => \cont|contador_fm~8_combout\);

-- Location: FF_X10_Y7_N23
\cont|contador_fm[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~clkctrl_outclk\,
	d => \cont|contador_fm~8_combout\,
	ena => \cont|contador_fm[10]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_fm\(9));

-- Location: LCCOMB_X10_Y7_N30
\cont|Equal3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Equal3~1_combout\ = (\cont|contador_fm\(9) & (\cont|contador_fm\(8) & \cont|contador_fm\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(9),
	datac => \cont|contador_fm\(8),
	datad => \cont|contador_fm\(10),
	combout => \cont|Equal3~1_combout\);

-- Location: LCCOMB_X10_Y7_N16
\cont|Equal3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Equal3~0_combout\ = (\cont|contador_fm\(1) & (\cont|contador_fm\(6) & (\cont|contador_fm\(0) & \cont|contador_fm\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(1),
	datab => \cont|contador_fm\(6),
	datac => \cont|contador_fm\(0),
	datad => \cont|contador_fm\(4),
	combout => \cont|Equal3~0_combout\);

-- Location: LCCOMB_X10_Y7_N12
\cont|Equal3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Equal3~2_combout\ = (\cont|Equal3~1_combout\ & (\cont|Equal2~0_combout\ & \cont|Equal3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|Equal3~1_combout\,
	datac => \cont|Equal2~0_combout\,
	datad => \cont|Equal3~0_combout\,
	combout => \cont|Equal3~2_combout\);

-- Location: LCCOMB_X9_Y8_N20
\cont|Add3~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add3~12_combout\ = (\cont|contador_fm\(6) & (!\cont|Add3~11\ & VCC)) # (!\cont|contador_fm\(6) & (\cont|Add3~11\ $ (GND)))
-- \cont|Add3~13\ = CARRY((!\cont|contador_fm\(6) & !\cont|Add3~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|contador_fm\(6),
	datad => VCC,
	cin => \cont|Add3~11\,
	combout => \cont|Add3~12_combout\,
	cout => \cont|Add3~13\);

-- Location: LCCOMB_X10_Y7_N8
\cont|contador_fm~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm~16_combout\ = (\chave_chave_b3|key~q\ & ((\cont|Equal3~2_combout\) # (\cont|Add3~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|Equal3~2_combout\,
	datac => \chave_chave_b3|key~q\,
	datad => \cont|Add3~12_combout\,
	combout => \cont|contador_fm~16_combout\);

-- Location: LCCOMB_X10_Y7_N26
\cont|contador_fm~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm~15_combout\ = (!\chave_chave_b3|key~q\ & (\cont|Add2~12_combout\ & !\cont|Equal2~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chave_chave_b3|key~q\,
	datac => \cont|Add2~12_combout\,
	datad => \cont|Equal2~3_combout\,
	combout => \cont|contador_fm~15_combout\);

-- Location: LCCOMB_X10_Y7_N28
\cont|contador_fm~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm~17_combout\ = (\cont|saiu~q\ & (((!\listagem_port|sel\(6))))) # (!\cont|saiu~q\ & (!\cont|contador_fm~16_combout\ & (!\cont|contador_fm~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|saiu~q\,
	datab => \cont|contador_fm~16_combout\,
	datac => \cont|contador_fm~15_combout\,
	datad => \listagem_port|sel\(6),
	combout => \cont|contador_fm~17_combout\);

-- Location: FF_X10_Y7_N29
\cont|contador_fm[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~clkctrl_outclk\,
	d => \cont|contador_fm~17_combout\,
	ena => \cont|contador_fm[10]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_fm\(6));

-- Location: LCCOMB_X9_Y8_N22
\cont|Add3~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add3~14_combout\ = (\cont|contador_fm\(7) & (!\cont|Add3~13\)) # (!\cont|contador_fm\(7) & ((\cont|Add3~13\) # (GND)))
-- \cont|Add3~15\ = CARRY((!\cont|Add3~13\) # (!\cont|contador_fm\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(7),
	datad => VCC,
	cin => \cont|Add3~13\,
	combout => \cont|Add3~14_combout\,
	cout => \cont|Add3~15\);

-- Location: LCCOMB_X9_Y8_N2
\cont|contador_fm~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm~13_combout\ = (\chave_chave_b3|key~q\ & (\cont|Add3~14_combout\)) # (!\chave_chave_b3|key~q\ & ((\cont|Add2~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chave_chave_b3|key~q\,
	datac => \cont|Add3~14_combout\,
	datad => \cont|Add2~14_combout\,
	combout => \cont|contador_fm~13_combout\);

-- Location: LCCOMB_X9_Y8_N6
\cont|contador_fm~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm~14_combout\ = (\cont|saiu~q\ & ((\listagem_port|sel\(7)) # ((\cont|contador_fm~13_combout\ & !\cont|contador_fm~3_combout\)))) # (!\cont|saiu~q\ & (\cont|contador_fm~13_combout\ & ((!\cont|contador_fm~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|saiu~q\,
	datab => \cont|contador_fm~13_combout\,
	datac => \listagem_port|sel\(7),
	datad => \cont|contador_fm~3_combout\,
	combout => \cont|contador_fm~14_combout\);

-- Location: FF_X9_Y8_N7
\cont|contador_fm[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~clkctrl_outclk\,
	d => \cont|contador_fm~14_combout\,
	ena => \cont|contador_fm[10]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_fm\(7));

-- Location: LCCOMB_X11_Y8_N16
\cont|contador_fm~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm~11_combout\ = (\chave_chave_b3|key~q\ & ((\cont|Add3~16_combout\) # (\cont|Equal3~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \chave_chave_b3|key~q\,
	datac => \cont|Add3~16_combout\,
	datad => \cont|Equal3~2_combout\,
	combout => \cont|contador_fm~11_combout\);

-- Location: LCCOMB_X11_Y8_N14
\cont|contador_fm~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm~10_combout\ = (\cont|contador_fm~9_combout\ & \cont|Add2~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|contador_fm~9_combout\,
	datad => \cont|Add2~16_combout\,
	combout => \cont|contador_fm~10_combout\);

-- Location: LCCOMB_X11_Y8_N4
\cont|contador_fm~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm~12_combout\ = (\cont|saiu~q\ & (((!\listagem_port|sel\(8))))) # (!\cont|saiu~q\ & (!\cont|contador_fm~11_combout\ & (!\cont|contador_fm~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|saiu~q\,
	datab => \cont|contador_fm~11_combout\,
	datac => \cont|contador_fm~10_combout\,
	datad => \listagem_port|sel\(8),
	combout => \cont|contador_fm~12_combout\);

-- Location: FF_X11_Y8_N5
\cont|contador_fm[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~clkctrl_outclk\,
	d => \cont|contador_fm~12_combout\,
	ena => \cont|contador_fm[10]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_fm\(8));

-- Location: LCCOMB_X10_Y10_N12
\cont|estacao~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|estacao~4_combout\ = (\s1~input_o\ & (!\cont|contador_fm\(8))) # (!\s1~input_o\ & ((\cont|contador_am\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(8),
	datab => \s1~input_o\,
	datad => \cont|contador_am\(8),
	combout => \cont|estacao~4_combout\);

-- Location: FF_X10_Y10_N13
\cont|estacao[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~clkctrl_outclk\,
	d => \cont|estacao~4_combout\,
	asdata => \listagem_port|sel\(8),
	sload => \cont|saiu~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|estacao\(8));

-- Location: LCCOMB_X8_Y10_N6
\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = \cont|estacao\(8) $ (VCC)
-- \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(\cont|estacao\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|estacao\(8),
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X8_Y10_N8
\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\cont|estacao\(9) & (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!\cont|estacao\(9) & 
-- (!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\cont|estacao\(9) & !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|estacao\(9),
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X8_Y10_N10
\Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\cont|estacao\(10) & (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!\cont|estacao\(10) & 
-- (!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((\cont|estacao\(10) & !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|estacao\(10),
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X8_Y10_N12
\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X9_Y10_N10
\Mod0|auto_generated|divider|divider|StageOut[36]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[36]~114_combout\ = (\cont|estacao\(10) & \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|estacao\(10),
	datad => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[36]~114_combout\);

-- Location: LCCOMB_X9_Y10_N28
\Mod0|auto_generated|divider|divider|StageOut[36]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[36]~115_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[36]~115_combout\);

-- Location: LCCOMB_X9_Y10_N30
\Mod0|auto_generated|divider|divider|StageOut[35]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[35]~116_combout\ = (\cont|estacao\(9) & \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|estacao\(9),
	datad => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[35]~116_combout\);

-- Location: LCCOMB_X8_Y10_N4
\Mod0|auto_generated|divider|divider|StageOut[35]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[35]~117_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[35]~117_combout\);

-- Location: LCCOMB_X9_Y10_N12
\Mod0|auto_generated|divider|divider|StageOut[34]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[34]~118_combout\ = (\cont|estacao\(8) & \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|estacao\(8),
	datad => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[34]~118_combout\);

-- Location: LCCOMB_X9_Y10_N18
\Mod0|auto_generated|divider|divider|StageOut[34]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[34]~119_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[34]~119_combout\);

-- Location: LCCOMB_X9_Y10_N22
\Mod0|auto_generated|divider|divider|StageOut[33]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[33]~121_combout\ = (\cont|estacao\(7) & !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|estacao\(7),
	datad => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[33]~121_combout\);

-- Location: LCCOMB_X9_Y10_N16
\Mod0|auto_generated|divider|divider|StageOut[33]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[33]~120_combout\ = (\cont|estacao\(7) & \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|estacao\(7),
	datad => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[33]~120_combout\);

-- Location: LCCOMB_X9_Y10_N0
\Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[33]~121_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[33]~120_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[33]~121_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[33]~120_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[33]~121_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[33]~120_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X9_Y10_N2
\Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[34]~118_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[34]~119_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[34]~118_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[34]~119_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[34]~118_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[34]~119_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[34]~118_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[34]~119_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X9_Y10_N4
\Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[35]~116_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[35]~117_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[35]~116_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[35]~117_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[35]~116_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[35]~117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[35]~116_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[35]~117_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X9_Y10_N6
\Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (((\Mod0|auto_generated|divider|divider|StageOut[36]~114_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[36]~115_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (!\Mod0|auto_generated|divider|divider|StageOut[36]~114_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[36]~115_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[36]~114_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[36]~115_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[36]~114_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[36]~115_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\);

-- Location: LCCOMB_X9_Y10_N8
\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X10_Y12_N4
\Mod0|auto_generated|divider|divider|StageOut[48]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[48]~122_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[48]~122_combout\);

-- Location: LCCOMB_X9_Y10_N24
\Mod0|auto_generated|divider|divider|StageOut[48]~207\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[48]~207_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\cont|estacao\(10))) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \cont|estacao\(10),
	datad => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[48]~207_combout\);

-- Location: LCCOMB_X9_Y10_N14
\Mod0|auto_generated|divider|divider|StageOut[47]~208\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[47]~208_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\cont|estacao\(9)))) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \cont|estacao\(9),
	datad => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[47]~208_combout\);

-- Location: LCCOMB_X10_Y12_N2
\Mod0|auto_generated|divider|divider|StageOut[47]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[47]~123_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[47]~123_combout\);

-- Location: LCCOMB_X10_Y12_N0
\Mod0|auto_generated|divider|divider|StageOut[46]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[46]~124_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[46]~124_combout\);

-- Location: LCCOMB_X9_Y10_N20
\Mod0|auto_generated|divider|divider|StageOut[46]~209\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[46]~209_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\cont|estacao\(8))) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|estacao\(8),
	datab => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[46]~209_combout\);

-- Location: LCCOMB_X10_Y12_N22
\Mod0|auto_generated|divider|divider|StageOut[45]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[45]~125_combout\ = (\cont|estacao\(7) & \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|estacao\(7),
	datac => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[45]~125_combout\);

-- Location: LCCOMB_X10_Y12_N28
\Mod0|auto_generated|divider|divider|StageOut[45]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[45]~126_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[45]~126_combout\);

-- Location: LCCOMB_X10_Y12_N26
\Mod0|auto_generated|divider|divider|StageOut[44]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[44]~127_combout\ = (\cont|estacao\(6) & \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|estacao\(6),
	datac => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[44]~127_combout\);

-- Location: LCCOMB_X10_Y12_N24
\Mod0|auto_generated|divider|divider|StageOut[44]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[44]~128_combout\ = (\cont|estacao\(6) & !\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|estacao\(6),
	datac => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[44]~128_combout\);

-- Location: LCCOMB_X10_Y12_N6
\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[44]~127_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[44]~128_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[44]~127_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[44]~128_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[44]~127_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[44]~128_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X10_Y12_N8
\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[45]~125_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[45]~126_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[45]~125_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[45]~126_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[45]~125_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[45]~126_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[45]~125_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[45]~126_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X10_Y12_N10
\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[46]~124_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[46]~209_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[46]~124_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[46]~209_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[46]~124_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[46]~209_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[46]~124_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[46]~209_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X10_Y12_N12
\Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (((\Mod0|auto_generated|divider|divider|StageOut[47]~208_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[47]~123_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (!\Mod0|auto_generated|divider|divider|StageOut[47]~208_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[47]~123_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[47]~208_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[47]~123_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[47]~208_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[47]~123_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\);

-- Location: LCCOMB_X10_Y12_N14
\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & ((((\Mod0|auto_generated|divider|divider|StageOut[48]~122_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[48]~207_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & ((\Mod0|auto_generated|divider|divider|StageOut[48]~122_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[48]~207_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[48]~122_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[48]~207_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[48]~122_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[48]~207_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\);

-- Location: LCCOMB_X10_Y12_N16
\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\);

-- Location: LCCOMB_X10_Y11_N4
\Mod0|auto_generated|divider|divider|StageOut[60]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[60]~129_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[60]~129_combout\);

-- Location: LCCOMB_X10_Y11_N28
\Mod0|auto_generated|divider|divider|StageOut[60]~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[60]~182_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[48]~207_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[48]~207_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[60]~182_combout\);

-- Location: LCCOMB_X14_Y11_N8
\Mod0|auto_generated|divider|divider|StageOut[59]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[59]~130_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[59]~130_combout\);

-- Location: LCCOMB_X10_Y12_N18
\Mod0|auto_generated|divider|divider|StageOut[59]~183\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[59]~183_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[47]~208_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[47]~208_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[59]~183_combout\);

-- Location: LCCOMB_X14_Y11_N26
\Mod0|auto_generated|divider|divider|StageOut[58]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[58]~131_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[58]~131_combout\);

-- Location: LCCOMB_X10_Y12_N20
\Mod0|auto_generated|divider|divider|StageOut[58]~184\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[58]~184_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[46]~209_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[46]~209_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[58]~184_combout\);

-- Location: LCCOMB_X10_Y11_N26
\Mod0|auto_generated|divider|divider|StageOut[57]~210\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[57]~210_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\cont|estacao\(7))) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \cont|estacao\(7),
	datac => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[57]~210_combout\);

-- Location: LCCOMB_X10_Y11_N2
\Mod0|auto_generated|divider|divider|StageOut[57]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[57]~132_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[57]~132_combout\);

-- Location: LCCOMB_X14_Y11_N4
\Mod0|auto_generated|divider|divider|StageOut[56]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[56]~133_combout\ = (\cont|estacao\(6) & \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|estacao\(6),
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[56]~133_combout\);

-- Location: LCCOMB_X10_Y11_N8
\Mod0|auto_generated|divider|divider|StageOut[56]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[56]~134_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[56]~134_combout\);

-- Location: LCCOMB_X10_Y11_N30
\Mod0|auto_generated|divider|divider|StageOut[55]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[55]~135_combout\ = (\cont|estacao\(5) & \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|estacao\(5),
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[55]~135_combout\);

-- Location: LCCOMB_X10_Y11_N24
\Mod0|auto_generated|divider|divider|StageOut[55]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[55]~136_combout\ = (\cont|estacao\(5) & !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|estacao\(5),
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[55]~136_combout\);

-- Location: LCCOMB_X10_Y11_N10
\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[55]~135_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[55]~136_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[55]~135_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[55]~136_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[55]~135_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[55]~136_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X10_Y11_N12
\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[56]~133_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[56]~134_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[56]~133_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[56]~134_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[56]~133_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[56]~134_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[56]~133_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[56]~134_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X10_Y11_N14
\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[57]~210_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[57]~132_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[57]~210_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[57]~132_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[57]~210_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[57]~132_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[57]~210_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[57]~132_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X10_Y11_N16
\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (((\Mod0|auto_generated|divider|divider|StageOut[58]~131_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[58]~184_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (!\Mod0|auto_generated|divider|divider|StageOut[58]~131_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[58]~184_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[58]~131_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[58]~184_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[58]~131_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[58]~184_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\);

-- Location: LCCOMB_X10_Y11_N18
\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ & ((((\Mod0|auto_generated|divider|divider|StageOut[59]~130_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[59]~183_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ & ((\Mod0|auto_generated|divider|divider|StageOut[59]~130_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[59]~183_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[59]~130_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[59]~183_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[59]~130_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[59]~183_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\);

-- Location: LCCOMB_X10_Y11_N20
\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & (((\Mod0|auto_generated|divider|divider|StageOut[60]~129_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[60]~182_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & (!\Mod0|auto_generated|divider|divider|StageOut[60]~129_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[60]~182_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[60]~129_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[60]~182_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[60]~129_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[60]~182_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\);

-- Location: LCCOMB_X10_Y11_N22
\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ = \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\);

-- Location: LCCOMB_X10_Y11_N6
\Mod0|auto_generated|divider|divider|StageOut[72]~185\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[72]~185_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[60]~182_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[60]~182_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[72]~185_combout\);

-- Location: LCCOMB_X13_Y11_N12
\Mod0|auto_generated|divider|divider|StageOut[72]~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[72]~137_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[72]~137_combout\);

-- Location: LCCOMB_X13_Y11_N6
\Mod0|auto_generated|divider|divider|StageOut[71]~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[71]~138_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[71]~138_combout\);

-- Location: LCCOMB_X14_Y11_N24
\Mod0|auto_generated|divider|divider|StageOut[71]~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[71]~186_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[59]~183_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[59]~183_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[71]~186_combout\);

-- Location: LCCOMB_X14_Y11_N6
\Mod0|auto_generated|divider|divider|StageOut[70]~187\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[70]~187_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[58]~184_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[58]~184_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[70]~187_combout\);

-- Location: LCCOMB_X14_Y11_N18
\Mod0|auto_generated|divider|divider|StageOut[70]~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[70]~139_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[70]~139_combout\);

-- Location: LCCOMB_X10_Y11_N0
\Mod0|auto_generated|divider|divider|StageOut[69]~188\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[69]~188_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[57]~210_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[57]~210_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[69]~188_combout\);

-- Location: LCCOMB_X13_Y11_N0
\Mod0|auto_generated|divider|divider|StageOut[69]~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[69]~140_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[69]~140_combout\);

-- Location: LCCOMB_X14_Y11_N20
\Mod0|auto_generated|divider|divider|StageOut[68]~211\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[68]~211_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\cont|estacao\(6)))) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datac => \cont|estacao\(6),
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[68]~211_combout\);

-- Location: LCCOMB_X14_Y11_N0
\Mod0|auto_generated|divider|divider|StageOut[68]~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[68]~141_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[68]~141_combout\);

-- Location: LCCOMB_X14_Y11_N16
\Mod0|auto_generated|divider|divider|StageOut[67]~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[67]~143_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[67]~143_combout\);

-- Location: LCCOMB_X14_Y11_N10
\Mod0|auto_generated|divider|divider|StageOut[67]~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[67]~142_combout\ = (\cont|estacao\(5) & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|estacao\(5),
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[67]~142_combout\);

-- Location: LCCOMB_X14_Y11_N2
\Mod0|auto_generated|divider|divider|StageOut[66]~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[66]~144_combout\ = (\cont|estacao\(4) & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|estacao\(4),
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[66]~144_combout\);

-- Location: LCCOMB_X14_Y11_N28
\Mod0|auto_generated|divider|divider|StageOut[66]~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[66]~145_combout\ = (\cont|estacao\(4) & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|estacao\(4),
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[66]~145_combout\);

-- Location: LCCOMB_X13_Y11_N14
\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[66]~144_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[66]~145_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[66]~144_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[66]~145_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[66]~144_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[66]~145_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X13_Y11_N16
\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[67]~143_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[67]~142_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[67]~143_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[67]~142_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[67]~143_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[67]~142_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[67]~143_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[67]~142_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X13_Y11_N18
\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[68]~211_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[68]~141_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[68]~211_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[68]~141_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[68]~211_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[68]~141_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[68]~211_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[68]~141_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X13_Y11_N20
\Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & (((\Mod0|auto_generated|divider|divider|StageOut[69]~188_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[69]~140_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & (!\Mod0|auto_generated|divider|divider|StageOut[69]~188_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[69]~140_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[69]~188_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[69]~140_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[69]~188_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[69]~140_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\);

-- Location: LCCOMB_X13_Y11_N22
\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ & ((((\Mod0|auto_generated|divider|divider|StageOut[70]~187_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[70]~139_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ & ((\Mod0|auto_generated|divider|divider|StageOut[70]~187_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[70]~139_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[70]~187_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[70]~139_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[70]~187_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[70]~139_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\);

-- Location: LCCOMB_X13_Y11_N24
\Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ & (((\Mod0|auto_generated|divider|divider|StageOut[71]~138_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[71]~186_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ & (!\Mod0|auto_generated|divider|divider|StageOut[71]~138_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[71]~186_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[71]~138_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[71]~186_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[71]~138_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[71]~186_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\);

-- Location: LCCOMB_X13_Y11_N26
\Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ & ((((\Mod0|auto_generated|divider|divider|StageOut[72]~137_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[72]~185_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ & ((\Mod0|auto_generated|divider|divider|StageOut[72]~137_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[72]~185_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[72]~137_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[72]~185_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[72]~137_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[72]~185_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\);

-- Location: LCCOMB_X13_Y11_N28
\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\);

-- Location: LCCOMB_X13_Y11_N4
\Mod0|auto_generated|divider|divider|StageOut[84]~189\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[84]~189_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[72]~185_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[72]~185_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[84]~189_combout\);

-- Location: LCCOMB_X12_Y11_N0
\Mod0|auto_generated|divider|divider|StageOut[84]~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[84]~146_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[84]~146_combout\);

-- Location: LCCOMB_X13_Y11_N2
\Mod0|auto_generated|divider|divider|StageOut[83]~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[83]~147_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[83]~147_combout\);

-- Location: LCCOMB_X13_Y11_N10
\Mod0|auto_generated|divider|divider|StageOut[83]~190\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[83]~190_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[71]~186_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[71]~186_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[83]~190_combout\);

-- Location: LCCOMB_X14_Y11_N12
\Mod0|auto_generated|divider|divider|StageOut[82]~191\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[82]~191_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[70]~187_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[70]~187_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[82]~191_combout\);

-- Location: LCCOMB_X12_Y11_N2
\Mod0|auto_generated|divider|divider|StageOut[82]~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[82]~148_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[82]~148_combout\);

-- Location: LCCOMB_X12_Y11_N8
\Mod0|auto_generated|divider|divider|StageOut[81]~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[81]~149_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[81]~149_combout\);

-- Location: LCCOMB_X13_Y11_N8
\Mod0|auto_generated|divider|divider|StageOut[81]~192\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[81]~192_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[69]~188_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[69]~188_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[81]~192_combout\);

-- Location: LCCOMB_X12_Y11_N30
\Mod0|auto_generated|divider|divider|StageOut[80]~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[80]~150_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[80]~150_combout\);

-- Location: LCCOMB_X14_Y11_N14
\Mod0|auto_generated|divider|divider|StageOut[80]~193\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[80]~193_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[68]~211_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[68]~211_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[80]~193_combout\);

-- Location: LCCOMB_X14_Y11_N22
\Mod0|auto_generated|divider|divider|StageOut[79]~212\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[79]~212_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\cont|estacao\(5)))) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => \cont|estacao\(5),
	combout => \Mod0|auto_generated|divider|divider|StageOut[79]~212_combout\);

-- Location: LCCOMB_X12_Y11_N4
\Mod0|auto_generated|divider|divider|StageOut[79]~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[79]~151_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[79]~151_combout\);

-- Location: LCCOMB_X11_Y11_N0
\Mod0|auto_generated|divider|divider|StageOut[78]~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[78]~153_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[78]~153_combout\);

-- Location: LCCOMB_X14_Y11_N30
\Mod0|auto_generated|divider|divider|StageOut[78]~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[78]~152_combout\ = (\cont|estacao\(4) & \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|estacao\(4),
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[78]~152_combout\);

-- Location: LCCOMB_X13_Y12_N4
\Mod0|auto_generated|divider|divider|StageOut[77]~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[77]~154_combout\ = (\cont|estacao\(3) & \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|estacao\(3),
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[77]~154_combout\);

-- Location: LCCOMB_X13_Y12_N22
\Mod0|auto_generated|divider|divider|StageOut[77]~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[77]~155_combout\ = (\cont|estacao\(3) & !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|estacao\(3),
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[77]~155_combout\);

-- Location: LCCOMB_X12_Y11_N10
\Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[77]~154_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[77]~155_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[77]~154_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[77]~155_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[77]~154_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[77]~155_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\);

-- Location: LCCOMB_X12_Y11_N12
\Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[78]~153_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[78]~152_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[78]~153_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[78]~152_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[78]~153_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[78]~152_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[78]~153_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[78]~152_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\);

-- Location: LCCOMB_X12_Y11_N14
\Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[79]~212_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[79]~151_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[79]~212_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[79]~151_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[79]~212_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[79]~151_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[79]~212_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[79]~151_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\);

-- Location: LCCOMB_X12_Y11_N16
\Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ & (((\Mod0|auto_generated|divider|divider|StageOut[80]~150_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[80]~193_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ & (!\Mod0|auto_generated|divider|divider|StageOut[80]~150_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[80]~193_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[80]~150_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[80]~193_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[80]~150_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[80]~193_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\);

-- Location: LCCOMB_X12_Y11_N18
\Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ & ((((\Mod0|auto_generated|divider|divider|StageOut[81]~149_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[81]~192_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ & ((\Mod0|auto_generated|divider|divider|StageOut[81]~149_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[81]~192_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[81]~149_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[81]~192_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[81]~149_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[81]~192_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\);

-- Location: LCCOMB_X12_Y11_N20
\Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ & (((\Mod0|auto_generated|divider|divider|StageOut[82]~191_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[82]~148_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ & (!\Mod0|auto_generated|divider|divider|StageOut[82]~191_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[82]~148_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[82]~191_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[82]~148_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[82]~191_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[82]~148_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\);

-- Location: LCCOMB_X12_Y11_N22
\Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ & ((((\Mod0|auto_generated|divider|divider|StageOut[83]~147_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[83]~190_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ & ((\Mod0|auto_generated|divider|divider|StageOut[83]~147_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[83]~190_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[83]~147_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[83]~190_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[83]~147_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[83]~190_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\);

-- Location: LCCOMB_X12_Y11_N24
\Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ & (((\Mod0|auto_generated|divider|divider|StageOut[84]~189_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[84]~146_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ & (!\Mod0|auto_generated|divider|divider|StageOut[84]~189_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[84]~146_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~15\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[84]~189_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[84]~146_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[84]~189_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[84]~146_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~15\);

-- Location: LCCOMB_X12_Y11_N26
\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ = \Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~15\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\);

-- Location: LCCOMB_X12_Y12_N4
\Mod0|auto_generated|divider|divider|StageOut[96]~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[96]~156_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[96]~156_combout\);

-- Location: LCCOMB_X12_Y11_N28
\Mod0|auto_generated|divider|divider|StageOut[96]~194\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[96]~194_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[84]~189_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[84]~189_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[96]~194_combout\);

-- Location: LCCOMB_X13_Y11_N30
\Mod0|auto_generated|divider|divider|StageOut[95]~195\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[95]~195_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[83]~190_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[83]~190_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[95]~195_combout\);

-- Location: LCCOMB_X12_Y12_N18
\Mod0|auto_generated|divider|divider|StageOut[95]~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[95]~157_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[95]~157_combout\);

-- Location: LCCOMB_X11_Y11_N6
\Mod0|auto_generated|divider|divider|StageOut[94]~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[94]~158_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[94]~158_combout\);

-- Location: LCCOMB_X11_Y11_N4
\Mod0|auto_generated|divider|divider|StageOut[94]~196\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[94]~196_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[82]~191_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[82]~191_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[94]~196_combout\);

-- Location: LCCOMB_X11_Y11_N28
\Mod0|auto_generated|divider|divider|StageOut[93]~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[93]~159_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[93]~159_combout\);

-- Location: LCCOMB_X12_Y11_N6
\Mod0|auto_generated|divider|divider|StageOut[93]~197\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[93]~197_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[81]~192_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[81]~192_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[93]~197_combout\);

-- Location: LCCOMB_X11_Y11_N2
\Mod0|auto_generated|divider|divider|StageOut[92]~198\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[92]~198_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[80]~193_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[80]~193_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[92]~198_combout\);

-- Location: LCCOMB_X11_Y11_N30
\Mod0|auto_generated|divider|divider|StageOut[92]~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[92]~160_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[92]~160_combout\);

-- Location: LCCOMB_X11_Y11_N8
\Mod0|auto_generated|divider|divider|StageOut[91]~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[91]~161_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[91]~161_combout\);

-- Location: LCCOMB_X11_Y11_N20
\Mod0|auto_generated|divider|divider|StageOut[91]~199\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[91]~199_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[79]~212_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[79]~212_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[91]~199_combout\);

-- Location: LCCOMB_X11_Y11_N26
\Mod0|auto_generated|divider|divider|StageOut[90]~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[90]~162_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[90]~162_combout\);

-- Location: LCCOMB_X11_Y11_N24
\Mod0|auto_generated|divider|divider|StageOut[90]~213\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[90]~213_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\cont|estacao\(4)))) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \cont|estacao\(4),
	combout => \Mod0|auto_generated|divider|divider|StageOut[90]~213_combout\);

-- Location: LCCOMB_X13_Y12_N28
\Mod0|auto_generated|divider|divider|StageOut[89]~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[89]~163_combout\ = (\cont|estacao\(3) & \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|estacao\(3),
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[89]~163_combout\);

-- Location: LCCOMB_X12_Y12_N12
\Mod0|auto_generated|divider|divider|StageOut[89]~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[89]~164_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[89]~164_combout\);

-- Location: LCCOMB_X11_Y12_N0
\Mod0|auto_generated|divider|divider|StageOut[88]~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[88]~165_combout\ = (\cont|estacao\(2) & \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|estacao\(2),
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[88]~165_combout\);

-- Location: LCCOMB_X12_Y12_N6
\Mod0|auto_generated|divider|divider|StageOut[88]~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[88]~166_combout\ = (\cont|estacao\(2) & !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|estacao\(2),
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[88]~166_combout\);

-- Location: LCCOMB_X11_Y14_N8
\Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[88]~165_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[88]~166_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[88]~165_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[88]~166_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[88]~165_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[88]~166_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\);

-- Location: LCCOMB_X11_Y14_N10
\Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[89]~163_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[89]~164_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[89]~163_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[89]~164_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[89]~163_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[89]~164_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[89]~163_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[89]~164_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\);

-- Location: LCCOMB_X11_Y14_N12
\Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[90]~162_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[90]~213_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[90]~162_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[90]~213_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[90]~162_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[90]~213_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[90]~162_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[90]~213_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\);

-- Location: LCCOMB_X11_Y14_N14
\Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ & (((\Mod0|auto_generated|divider|divider|StageOut[91]~161_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[91]~199_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ & (!\Mod0|auto_generated|divider|divider|StageOut[91]~161_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[91]~199_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[91]~161_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[91]~199_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[91]~161_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[91]~199_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\);

-- Location: LCCOMB_X11_Y14_N16
\Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ & ((((\Mod0|auto_generated|divider|divider|StageOut[92]~198_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[92]~160_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ & ((\Mod0|auto_generated|divider|divider|StageOut[92]~198_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[92]~160_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[92]~198_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[92]~160_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[92]~198_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[92]~160_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\);

-- Location: LCCOMB_X11_Y14_N18
\Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ & (((\Mod0|auto_generated|divider|divider|StageOut[93]~159_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[93]~197_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ & (!\Mod0|auto_generated|divider|divider|StageOut[93]~159_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[93]~197_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[93]~159_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[93]~197_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[93]~159_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[93]~197_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\);

-- Location: LCCOMB_X11_Y14_N20
\Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ & ((((\Mod0|auto_generated|divider|divider|StageOut[94]~158_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[94]~196_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ & ((\Mod0|auto_generated|divider|divider|StageOut[94]~158_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[94]~196_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[94]~158_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[94]~196_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[94]~158_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[94]~196_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\);

-- Location: LCCOMB_X11_Y14_N22
\Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ & (((\Mod0|auto_generated|divider|divider|StageOut[95]~195_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[95]~157_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ & (!\Mod0|auto_generated|divider|divider|StageOut[95]~195_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[95]~157_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[95]~195_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[95]~157_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[95]~195_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[95]~157_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\);

-- Location: LCCOMB_X11_Y14_N24
\Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ & ((((\Mod0|auto_generated|divider|divider|StageOut[96]~156_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[96]~194_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ & ((\Mod0|auto_generated|divider|divider|StageOut[96]~156_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[96]~194_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[96]~156_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[96]~194_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[96]~156_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[96]~194_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\);

-- Location: LCCOMB_X11_Y14_N26
\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\);

-- Location: LCCOMB_X11_Y14_N0
\Mod0|auto_generated|divider|divider|StageOut[101]~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[101]~167_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[101]~167_combout\);

-- Location: LCCOMB_X12_Y12_N26
\Mod0|auto_generated|divider|divider|StageOut[101]~214\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[101]~214_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\cont|estacao\(3)))) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	datab => \cont|estacao\(3),
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[101]~214_combout\);

-- Location: LCCOMB_X12_Y12_N28
\Mod0|auto_generated|divider|divider|StageOut[100]~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[100]~168_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \cont|estacao\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \cont|estacao\(2),
	combout => \Mod0|auto_generated|divider|divider|StageOut[100]~168_combout\);

-- Location: LCCOMB_X11_Y14_N2
\Mod0|auto_generated|divider|divider|StageOut[100]~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[100]~169_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[100]~169_combout\);

-- Location: LCCOMB_X12_Y14_N30
\Mod0|auto_generated|divider|divider|StageOut[99]~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[99]~170_combout\ = (\cont|estacao\(1) & \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|estacao\(1),
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[99]~170_combout\);

-- Location: LCCOMB_X12_Y14_N28
\Mod0|auto_generated|divider|divider|StageOut[99]~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[99]~171_combout\ = (\cont|estacao\(1) & !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|estacao\(1),
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[99]~171_combout\);

-- Location: LCCOMB_X12_Y14_N0
\Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[99]~170_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[99]~171_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[99]~170_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[99]~171_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[99]~170_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[99]~171_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\);

-- Location: LCCOMB_X12_Y14_N2
\Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[100]~168_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[100]~169_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[100]~168_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[100]~169_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[100]~168_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[100]~169_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[100]~168_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[100]~169_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\);

-- Location: LCCOMB_X12_Y14_N4
\Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[101]~167_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[101]~214_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[101]~167_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[101]~214_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[101]~167_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[101]~214_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[101]~167_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[101]~214_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\);

-- Location: LCCOMB_X12_Y12_N22
\Mod0|auto_generated|divider|divider|StageOut[108]~200\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[108]~200_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[96]~194_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[96]~194_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[108]~200_combout\);

-- Location: LCCOMB_X11_Y14_N4
\Mod0|auto_generated|divider|divider|StageOut[108]~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[108]~172_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[108]~172_combout\);

-- Location: LCCOMB_X13_Y14_N20
\Mod0|auto_generated|divider|divider|StageOut[107]~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[107]~173_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[107]~173_combout\);

-- Location: LCCOMB_X12_Y12_N0
\Mod0|auto_generated|divider|divider|StageOut[107]~201\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[107]~201_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[95]~195_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[95]~195_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[107]~201_combout\);

-- Location: LCCOMB_X11_Y11_N22
\Mod0|auto_generated|divider|divider|StageOut[106]~202\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[106]~202_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[94]~196_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[94]~196_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[106]~202_combout\);

-- Location: LCCOMB_X11_Y14_N30
\Mod0|auto_generated|divider|divider|StageOut[106]~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[106]~174_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[106]~174_combout\);

-- Location: LCCOMB_X13_Y14_N2
\Mod0|auto_generated|divider|divider|StageOut[105]~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[105]~175_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[105]~175_combout\);

-- Location: LCCOMB_X11_Y11_N12
\Mod0|auto_generated|divider|divider|StageOut[105]~203\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[105]~203_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[93]~197_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[93]~197_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[105]~203_combout\);

-- Location: LCCOMB_X11_Y11_N10
\Mod0|auto_generated|divider|divider|StageOut[104]~204\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[104]~204_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[92]~198_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[92]~198_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[104]~204_combout\);

-- Location: LCCOMB_X11_Y14_N28
\Mod0|auto_generated|divider|divider|StageOut[104]~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[104]~176_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[104]~176_combout\);

-- Location: LCCOMB_X11_Y11_N16
\Mod0|auto_generated|divider|divider|StageOut[103]~205\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[103]~205_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[91]~199_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[91]~199_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[103]~205_combout\);

-- Location: LCCOMB_X11_Y14_N6
\Mod0|auto_generated|divider|divider|StageOut[103]~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[103]~177_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[103]~177_combout\);

-- Location: LCCOMB_X13_Y14_N4
\Mod0|auto_generated|divider|divider|StageOut[102]~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[102]~178_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[102]~178_combout\);

-- Location: LCCOMB_X11_Y11_N18
\Mod0|auto_generated|divider|divider|StageOut[102]~206\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[102]~206_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[90]~213_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[90]~213_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[102]~206_combout\);

-- Location: LCCOMB_X12_Y14_N6
\Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[102]~178_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[102]~206_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[102]~178_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[102]~206_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\);

-- Location: LCCOMB_X12_Y14_N8
\Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9_cout\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[103]~205_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[103]~177_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[103]~205_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[103]~177_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9_cout\);

-- Location: LCCOMB_X12_Y14_N10
\Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11_cout\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[104]~204_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[104]~176_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[104]~204_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[104]~176_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9_cout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11_cout\);

-- Location: LCCOMB_X12_Y14_N12
\Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13_cout\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[105]~175_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[105]~203_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[105]~175_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[105]~203_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11_cout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13_cout\);

-- Location: LCCOMB_X12_Y14_N14
\Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15_cout\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[106]~202_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[106]~174_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[106]~202_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[106]~174_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13_cout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15_cout\);

-- Location: LCCOMB_X12_Y14_N16
\Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17_cout\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[107]~173_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[107]~201_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[107]~173_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[107]~201_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15_cout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17_cout\);

-- Location: LCCOMB_X12_Y14_N18
\Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19_cout\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[108]~200_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[108]~172_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[108]~200_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[108]~172_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17_cout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19_cout\);

-- Location: LCCOMB_X12_Y14_N20
\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ = \Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19_cout\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\);

-- Location: LCCOMB_X12_Y14_N26
\Mod0|auto_generated|divider|divider|StageOut[113]~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[113]~179_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[101]~167_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[101]~214_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & (((\Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[101]~167_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[101]~214_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[113]~179_combout\);

-- Location: LCCOMB_X12_Y14_N24
\Mod0|auto_generated|divider|divider|StageOut[112]~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[112]~180_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[100]~169_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[100]~168_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & (((\Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[100]~169_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[100]~168_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[112]~180_combout\);

-- Location: LCCOMB_X12_Y14_N22
\Mod0|auto_generated|divider|divider|StageOut[111]~181\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[111]~181_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & (\cont|estacao\(1))) # (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- ((\Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \cont|estacao\(1),
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[111]~181_combout\);

-- Location: LCCOMB_X13_Y10_N8
\Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~0_combout\ = (\Mod0|auto_generated|divider|divider|StageOut[111]~181_combout\ & (\cont|estacao\(1) $ (VCC))) # (!\Mod0|auto_generated|divider|divider|StageOut[111]~181_combout\ & ((\cont|estacao\(1)) # (GND)))
-- \Add0~1\ = CARRY((\cont|estacao\(1)) # (!\Mod0|auto_generated|divider|divider|StageOut[111]~181_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[111]~181_combout\,
	datab => \cont|estacao\(1),
	datad => VCC,
	combout => \Add0~0_combout\,
	cout => \Add0~1\);

-- Location: LCCOMB_X13_Y10_N10
\Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~2_combout\ = (\Mod0|auto_generated|divider|divider|StageOut[112]~180_combout\ & ((\cont|estacao\(2) & (!\Add0~1\)) # (!\cont|estacao\(2) & ((\Add0~1\) # (GND))))) # (!\Mod0|auto_generated|divider|divider|StageOut[112]~180_combout\ & 
-- ((\cont|estacao\(2) & (\Add0~1\ & VCC)) # (!\cont|estacao\(2) & (!\Add0~1\))))
-- \Add0~3\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[112]~180_combout\ & ((!\Add0~1\) # (!\cont|estacao\(2)))) # (!\Mod0|auto_generated|divider|divider|StageOut[112]~180_combout\ & (!\cont|estacao\(2) & !\Add0~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[112]~180_combout\,
	datab => \cont|estacao\(2),
	datad => VCC,
	cin => \Add0~1\,
	combout => \Add0~2_combout\,
	cout => \Add0~3\);

-- Location: LCCOMB_X13_Y10_N12
\Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~4_combout\ = ((\cont|estacao\(3) $ (\Mod0|auto_generated|divider|divider|StageOut[113]~179_combout\ $ (\Add0~3\)))) # (GND)
-- \Add0~5\ = CARRY((\cont|estacao\(3) & ((!\Add0~3\) # (!\Mod0|auto_generated|divider|divider|StageOut[113]~179_combout\))) # (!\cont|estacao\(3) & (!\Mod0|auto_generated|divider|divider|StageOut[113]~179_combout\ & !\Add0~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|estacao\(3),
	datab => \Mod0|auto_generated|divider|divider|StageOut[113]~179_combout\,
	datad => VCC,
	cin => \Add0~3\,
	combout => \Add0~4_combout\,
	cout => \Add0~5\);

-- Location: LCCOMB_X13_Y10_N14
\Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~6_combout\ = (\cont|estacao\(4) & (\Add0~5\ & VCC)) # (!\cont|estacao\(4) & (!\Add0~5\))
-- \Add0~7\ = CARRY((!\cont|estacao\(4) & !\Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|estacao\(4),
	datad => VCC,
	cin => \Add0~5\,
	combout => \Add0~6_combout\,
	cout => \Add0~7\);

-- Location: LCCOMB_X13_Y10_N16
\Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~8_combout\ = (\cont|estacao\(5) & ((GND) # (!\Add0~7\))) # (!\cont|estacao\(5) & (\Add0~7\ $ (GND)))
-- \Add0~9\ = CARRY((\cont|estacao\(5)) # (!\Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|estacao\(5),
	datad => VCC,
	cin => \Add0~7\,
	combout => \Add0~8_combout\,
	cout => \Add0~9\);

-- Location: LCCOMB_X13_Y10_N18
\Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~10_combout\ = (\cont|estacao\(6) & (\Add0~9\ & VCC)) # (!\cont|estacao\(6) & (!\Add0~9\))
-- \Add0~11\ = CARRY((!\cont|estacao\(6) & !\Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|estacao\(6),
	datad => VCC,
	cin => \Add0~9\,
	combout => \Add0~10_combout\,
	cout => \Add0~11\);

-- Location: LCCOMB_X13_Y10_N20
\Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~12_combout\ = (\cont|estacao\(7) & ((GND) # (!\Add0~11\))) # (!\cont|estacao\(7) & (\Add0~11\ $ (GND)))
-- \Add0~13\ = CARRY((\cont|estacao\(7)) # (!\Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|estacao\(7),
	datad => VCC,
	cin => \Add0~11\,
	combout => \Add0~12_combout\,
	cout => \Add0~13\);

-- Location: LCCOMB_X13_Y10_N22
\Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~14_combout\ = (\cont|estacao\(8) & (\Add0~13\ & VCC)) # (!\cont|estacao\(8) & (!\Add0~13\))
-- \Add0~15\ = CARRY((!\cont|estacao\(8) & !\Add0~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|estacao\(8),
	datad => VCC,
	cin => \Add0~13\,
	combout => \Add0~14_combout\,
	cout => \Add0~15\);

-- Location: LCCOMB_X13_Y10_N24
\Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~16_combout\ = (\cont|estacao\(9) & ((GND) # (!\Add0~15\))) # (!\cont|estacao\(9) & (\Add0~15\ $ (GND)))
-- \Add0~17\ = CARRY((\cont|estacao\(9)) # (!\Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|estacao\(9),
	datad => VCC,
	cin => \Add0~15\,
	combout => \Add0~16_combout\,
	cout => \Add0~17\);

-- Location: LCCOMB_X13_Y10_N26
\Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~18_combout\ = (\cont|estacao\(10) & (\Add0~17\ & VCC)) # (!\cont|estacao\(10) & (!\Add0~17\))
-- \Add0~19\ = CARRY((!\cont|estacao\(10) & !\Add0~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cont|estacao\(10),
	datad => VCC,
	cin => \Add0~17\,
	combout => \Add0~18_combout\,
	cout => \Add0~19\);

-- Location: LCCOMB_X13_Y10_N28
\Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~20_combout\ = \Add0~19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Add0~19\,
	combout => \Add0~20_combout\);

-- Location: LCCOMB_X13_Y15_N12
\Div0|auto_generated|divider|my_abs_num|_~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|_~0_combout\ = \Add0~14_combout\ $ (\Add0~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add0~14_combout\,
	datac => \Add0~20_combout\,
	combout => \Div0|auto_generated|divider|my_abs_num|_~0_combout\);

-- Location: LCCOMB_X13_Y15_N18
\Div0|auto_generated|divider|my_abs_num|_~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|_~1_combout\ = \Add0~20_combout\ $ (\Add0~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~20_combout\,
	datad => \Add0~16_combout\,
	combout => \Div0|auto_generated|divider|my_abs_num|_~1_combout\);

-- Location: LCCOMB_X13_Y10_N0
\Div0|auto_generated|divider|my_abs_num|_~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|_~2_combout\ = \Add0~18_combout\ $ (\Add0~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~18_combout\,
	datad => \Add0~20_combout\,
	combout => \Div0|auto_generated|divider|my_abs_num|_~2_combout\);

-- Location: LCCOMB_X13_Y10_N4
\Div0|auto_generated|divider|my_abs_num|cs1a[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|cs1a[3]~0_combout\ = (!\Add0~4_combout\ & (\Add0~20_combout\ & (!\Add0~0_combout\ & !\Add0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~4_combout\,
	datab => \Add0~20_combout\,
	datac => \Add0~0_combout\,
	datad => \Add0~2_combout\,
	combout => \Div0|auto_generated|divider|my_abs_num|cs1a[3]~0_combout\);

-- Location: LCCOMB_X13_Y10_N2
\Div0|auto_generated|divider|my_abs_num|cs1a[5]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|cs1a[5]~1_combout\ = (\Div0|auto_generated|divider|my_abs_num|cs1a[3]~0_combout\ & ((\Add0~6_combout\ & (!\Add0~20_combout\ & \Add0~8_combout\)) # (!\Add0~6_combout\ & (\Add0~20_combout\ & !\Add0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~6_combout\,
	datab => \Add0~20_combout\,
	datac => \Div0|auto_generated|divider|my_abs_num|cs1a[3]~0_combout\,
	datad => \Add0~8_combout\,
	combout => \Div0|auto_generated|divider|my_abs_num|cs1a[5]~1_combout\);

-- Location: LCCOMB_X14_Y15_N26
\Div0|auto_generated|divider|my_abs_num|cs1a[7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|cs1a[7]~2_combout\ = (\Div0|auto_generated|divider|my_abs_num|cs1a[5]~1_combout\ & ((\Add0~10_combout\ & (!\Add0~20_combout\ & \Add0~12_combout\)) # (!\Add0~10_combout\ & (\Add0~20_combout\ & !\Add0~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~10_combout\,
	datab => \Add0~20_combout\,
	datac => \Add0~12_combout\,
	datad => \Div0|auto_generated|divider|my_abs_num|cs1a[5]~1_combout\,
	combout => \Div0|auto_generated|divider|my_abs_num|cs1a[7]~2_combout\);

-- Location: LCCOMB_X13_Y15_N8
\Div0|auto_generated|divider|my_abs_num|cs1a[10]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|cs1a[10]~3_combout\ = (\Div0|auto_generated|divider|my_abs_num|_~0_combout\ & (\Div0|auto_generated|divider|my_abs_num|_~1_combout\ & (\Div0|auto_generated|divider|my_abs_num|_~2_combout\ & 
-- \Div0|auto_generated|divider|my_abs_num|cs1a[7]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|my_abs_num|_~0_combout\,
	datab => \Div0|auto_generated|divider|my_abs_num|_~1_combout\,
	datac => \Div0|auto_generated|divider|my_abs_num|_~2_combout\,
	datad => \Div0|auto_generated|divider|my_abs_num|cs1a[7]~2_combout\,
	combout => \Div0|auto_generated|divider|my_abs_num|cs1a[10]~3_combout\);

-- Location: LCCOMB_X13_Y15_N26
\Div0|auto_generated|divider|my_abs_num|cs1a[10]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\ = \Div0|auto_generated|divider|my_abs_num|_~2_combout\ $ (((\Div0|auto_generated|divider|my_abs_num|_~0_combout\ & (\Div0|auto_generated|divider|my_abs_num|_~1_combout\ & 
-- \Div0|auto_generated|divider|my_abs_num|cs1a[7]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|my_abs_num|_~0_combout\,
	datab => \Div0|auto_generated|divider|my_abs_num|_~1_combout\,
	datac => \Div0|auto_generated|divider|my_abs_num|_~2_combout\,
	datad => \Div0|auto_generated|divider|my_abs_num|cs1a[7]~2_combout\,
	combout => \Div0|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\);

-- Location: LCCOMB_X13_Y15_N28
\Div0|auto_generated|divider|my_abs_num|cs1a[9]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|cs1a[9]~5_combout\ = \Add0~16_combout\ $ (((\Div0|auto_generated|divider|my_abs_num|cs1a[7]~2_combout\ & ((\Add0~14_combout\))) # (!\Div0|auto_generated|divider|my_abs_num|cs1a[7]~2_combout\ & (\Add0~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~20_combout\,
	datab => \Add0~16_combout\,
	datac => \Add0~14_combout\,
	datad => \Div0|auto_generated|divider|my_abs_num|cs1a[7]~2_combout\,
	combout => \Div0|auto_generated|divider|my_abs_num|cs1a[9]~5_combout\);

-- Location: LCCOMB_X12_Y13_N16
\Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = \Div0|auto_generated|divider|my_abs_num|cs1a[9]~5_combout\ $ (VCC)
-- \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY(\Div0|auto_generated|divider|my_abs_num|cs1a[9]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|my_abs_num|cs1a[9]~5_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X12_Y13_N18
\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\Div0|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\ & (\Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & VCC)) # 
-- (!\Div0|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\))
-- \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\Div0|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X12_Y13_N20
\Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\Div0|auto_generated|divider|my_abs_num|cs1a[10]~3_combout\ & (\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ $ (GND))) # 
-- (!\Div0|auto_generated|divider|my_abs_num|cs1a[10]~3_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & VCC))
-- \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((\Div0|auto_generated|divider|my_abs_num|cs1a[10]~3_combout\ & !\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|my_abs_num|cs1a[10]~3_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X12_Y13_N22
\Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ = !\Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\
-- \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ = CARRY(!\Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\);

-- Location: LCCOMB_X12_Y13_N24
\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\,
	combout => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X12_Y13_N0
\Div0|auto_generated|divider|divider|StageOut[28]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[28]~78_combout\ = (\Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ & !\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[28]~78_combout\);

-- Location: LCCOMB_X12_Y13_N26
\Div0|auto_generated|divider|divider|StageOut[27]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[27]~79_combout\ = (\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Div0|auto_generated|divider|my_abs_num|cs1a[10]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div0|auto_generated|divider|my_abs_num|cs1a[10]~3_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[27]~79_combout\);

-- Location: LCCOMB_X12_Y13_N8
\Div0|auto_generated|divider|divider|StageOut[27]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[27]~80_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[27]~80_combout\);

-- Location: LCCOMB_X12_Y13_N10
\Div0|auto_generated|divider|divider|StageOut[26]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[26]~81_combout\ = (\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Div0|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div0|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[26]~81_combout\);

-- Location: LCCOMB_X12_Y13_N28
\Div0|auto_generated|divider|divider|StageOut[26]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[26]~82_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[26]~82_combout\);

-- Location: LCCOMB_X12_Y13_N2
\Div0|auto_generated|divider|divider|StageOut[25]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[25]~83_combout\ = (\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Div0|auto_generated|divider|my_abs_num|cs1a[9]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div0|auto_generated|divider|my_abs_num|cs1a[9]~5_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[25]~83_combout\);

-- Location: LCCOMB_X12_Y13_N4
\Div0|auto_generated|divider|divider|StageOut[25]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[25]~84_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[25]~84_combout\);

-- Location: LCCOMB_X13_Y15_N0
\Div0|auto_generated|divider|divider|StageOut[24]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[24]~86_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\Add0~14_combout\ $ (\Add0~20_combout\ $ (\Div0|auto_generated|divider|my_abs_num|cs1a[7]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000100010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Add0~14_combout\,
	datac => \Add0~20_combout\,
	datad => \Div0|auto_generated|divider|my_abs_num|cs1a[7]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[24]~86_combout\);

-- Location: LCCOMB_X13_Y15_N2
\Div0|auto_generated|divider|divider|StageOut[24]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[24]~85_combout\ = (\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\Add0~14_combout\ $ (\Add0~20_combout\ $ (\Div0|auto_generated|divider|my_abs_num|cs1a[7]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Add0~14_combout\,
	datac => \Add0~20_combout\,
	datad => \Div0|auto_generated|divider|my_abs_num|cs1a[7]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[24]~85_combout\);

-- Location: LCCOMB_X13_Y13_N0
\Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\Div0|auto_generated|divider|divider|StageOut[24]~86_combout\) # (\Div0|auto_generated|divider|divider|StageOut[24]~85_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[24]~86_combout\) # (\Div0|auto_generated|divider|divider|StageOut[24]~85_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[24]~86_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[24]~85_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X13_Y13_N2
\Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\Div0|auto_generated|divider|divider|StageOut[25]~83_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[25]~84_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\Div0|auto_generated|divider|divider|StageOut[25]~83_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[25]~84_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[25]~83_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[25]~84_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[25]~83_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[25]~84_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X13_Y13_N4
\Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\Div0|auto_generated|divider|divider|StageOut[26]~81_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[26]~82_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[26]~81_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[26]~82_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\Div0|auto_generated|divider|divider|StageOut[26]~81_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[26]~82_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[26]~81_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[26]~82_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X13_Y13_N6
\Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (((\Div0|auto_generated|divider|divider|StageOut[27]~79_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[27]~80_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (!\Div0|auto_generated|divider|divider|StageOut[27]~79_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[27]~80_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[27]~79_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[27]~80_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[27]~79_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[27]~80_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\);

-- Location: LCCOMB_X13_Y13_N8
\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[28]~78_combout\) # (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[28]~78_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\,
	cout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout\);

-- Location: LCCOMB_X13_Y13_N10
\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ = !\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\);

-- Location: LCCOMB_X13_Y13_N12
\Div0|auto_generated|divider|divider|StageOut[34]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[34]~87_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[34]~87_combout\);

-- Location: LCCOMB_X12_Y13_N30
\Div0|auto_generated|divider|divider|StageOut[34]~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[34]~151_combout\ = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- ((\Div0|auto_generated|divider|my_abs_num|cs1a[10]~3_combout\))) # (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|my_abs_num|cs1a[10]~3_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[34]~151_combout\);

-- Location: LCCOMB_X12_Y13_N14
\Div0|auto_generated|divider|divider|StageOut[33]~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[33]~152_combout\ = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- ((\Div0|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\))) # (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[33]~152_combout\);

-- Location: LCCOMB_X14_Y13_N12
\Div0|auto_generated|divider|divider|StageOut[33]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[33]~88_combout\ = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[33]~88_combout\);

-- Location: LCCOMB_X12_Y13_N12
\Div0|auto_generated|divider|divider|StageOut[32]~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[32]~153_combout\ = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- (\Div0|auto_generated|divider|my_abs_num|cs1a[9]~5_combout\)) # (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|my_abs_num|cs1a[9]~5_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[32]~153_combout\);

-- Location: LCCOMB_X14_Y13_N14
\Div0|auto_generated|divider|divider|StageOut[32]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[32]~89_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[32]~89_combout\);

-- Location: LCCOMB_X13_Y13_N30
\Div0|auto_generated|divider|divider|StageOut[31]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[31]~91_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[31]~91_combout\);

-- Location: LCCOMB_X13_Y15_N14
\Div0|auto_generated|divider|divider|StageOut[31]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[31]~90_combout\ = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & (\Add0~14_combout\ $ (\Add0~20_combout\ $ (\Div0|auto_generated|divider|my_abs_num|cs1a[7]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \Add0~14_combout\,
	datac => \Add0~20_combout\,
	datad => \Div0|auto_generated|divider|my_abs_num|cs1a[7]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[31]~90_combout\);

-- Location: LCCOMB_X14_Y15_N4
\Div0|auto_generated|divider|my_abs_num|cs1a[7]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|cs1a[7]~6_combout\ = \Add0~12_combout\ $ (((\Div0|auto_generated|divider|my_abs_num|cs1a[5]~1_combout\ & (\Add0~10_combout\)) # (!\Div0|auto_generated|divider|my_abs_num|cs1a[5]~1_combout\ & ((\Add0~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~10_combout\,
	datab => \Add0~20_combout\,
	datac => \Add0~12_combout\,
	datad => \Div0|auto_generated|divider|my_abs_num|cs1a[5]~1_combout\,
	combout => \Div0|auto_generated|divider|my_abs_num|cs1a[7]~6_combout\);

-- Location: LCCOMB_X17_Y13_N4
\Div0|auto_generated|divider|divider|StageOut[30]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[30]~92_combout\ = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Div0|auto_generated|divider|my_abs_num|cs1a[7]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|my_abs_num|cs1a[7]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[30]~92_combout\);

-- Location: LCCOMB_X17_Y13_N10
\Div0|auto_generated|divider|divider|StageOut[30]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[30]~93_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Div0|auto_generated|divider|my_abs_num|cs1a[7]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|my_abs_num|cs1a[7]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[30]~93_combout\);

-- Location: LCCOMB_X13_Y13_N18
\Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\Div0|auto_generated|divider|divider|StageOut[30]~92_combout\) # (\Div0|auto_generated|divider|divider|StageOut[30]~93_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[30]~92_combout\) # (\Div0|auto_generated|divider|divider|StageOut[30]~93_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[30]~92_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[30]~93_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X13_Y13_N20
\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\Div0|auto_generated|divider|divider|StageOut[31]~91_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[31]~90_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\Div0|auto_generated|divider|divider|StageOut[31]~91_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[31]~90_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[31]~91_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[31]~90_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[31]~91_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[31]~90_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X13_Y13_N22
\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\Div0|auto_generated|divider|divider|StageOut[32]~153_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[32]~89_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[32]~153_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[32]~89_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\Div0|auto_generated|divider|divider|StageOut[32]~153_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[32]~89_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[32]~153_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[32]~89_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X13_Y13_N24
\Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (((\Div0|auto_generated|divider|divider|StageOut[33]~152_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[33]~88_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (!\Div0|auto_generated|divider|divider|StageOut[33]~152_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[33]~88_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[33]~152_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[33]~88_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[33]~152_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[33]~88_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\);

-- Location: LCCOMB_X13_Y13_N26
\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[34]~87_combout\) # ((\Div0|auto_generated|divider|divider|StageOut[34]~151_combout\) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[34]~87_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[34]~151_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\,
	cout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\);

-- Location: LCCOMB_X13_Y13_N28
\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ = !\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\);

-- Location: LCCOMB_X13_Y13_N14
\Div0|auto_generated|divider|divider|StageOut[40]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[40]~136_combout\ = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[33]~152_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[33]~152_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[40]~136_combout\);

-- Location: LCCOMB_X14_Y13_N20
\Div0|auto_generated|divider|divider|StageOut[40]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[40]~94_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[40]~94_combout\);

-- Location: LCCOMB_X14_Y13_N30
\Div0|auto_generated|divider|divider|StageOut[39]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[39]~95_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[39]~95_combout\);

-- Location: LCCOMB_X14_Y13_N28
\Div0|auto_generated|divider|divider|StageOut[39]~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[39]~137_combout\ = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[32]~153_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|StageOut[32]~153_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[39]~137_combout\);

-- Location: LCCOMB_X14_Y13_N22
\Div0|auto_generated|divider|divider|StageOut[38]~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[38]~138_combout\ = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[31]~90_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[31]~90_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[38]~138_combout\);

-- Location: LCCOMB_X13_Y13_N16
\Div0|auto_generated|divider|divider|StageOut[38]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[38]~96_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[38]~96_combout\);

-- Location: LCCOMB_X14_Y13_N26
\Div0|auto_generated|divider|divider|StageOut[37]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[37]~98_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[37]~98_combout\);

-- Location: LCCOMB_X14_Y13_N24
\Div0|auto_generated|divider|divider|StageOut[37]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[37]~97_combout\ = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & \Div0|auto_generated|divider|my_abs_num|cs1a[7]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|my_abs_num|cs1a[7]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[37]~97_combout\);

-- Location: LCCOMB_X14_Y15_N0
\Div0|auto_generated|divider|divider|StageOut[36]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[36]~100_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & (\Add0~10_combout\ $ (\Add0~20_combout\ $ (\Div0|auto_generated|divider|my_abs_num|cs1a[5]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100100000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~10_combout\,
	datab => \Add0~20_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|my_abs_num|cs1a[5]~1_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[36]~100_combout\);

-- Location: LCCOMB_X14_Y15_N10
\Div0|auto_generated|divider|divider|StageOut[36]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[36]~99_combout\ = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & (\Add0~10_combout\ $ (\Add0~20_combout\ $ (\Div0|auto_generated|divider|my_abs_num|cs1a[5]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~10_combout\,
	datab => \Add0~20_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|my_abs_num|cs1a[5]~1_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[36]~99_combout\);

-- Location: LCCOMB_X14_Y13_N0
\Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\Div0|auto_generated|divider|divider|StageOut[36]~100_combout\) # (\Div0|auto_generated|divider|divider|StageOut[36]~99_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[36]~100_combout\) # (\Div0|auto_generated|divider|divider|StageOut[36]~99_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[36]~100_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[36]~99_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X14_Y13_N2
\Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\Div0|auto_generated|divider|divider|StageOut[37]~98_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[37]~97_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\Div0|auto_generated|divider|divider|StageOut[37]~98_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[37]~97_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[37]~98_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[37]~97_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[37]~98_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[37]~97_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X14_Y13_N4
\Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\Div0|auto_generated|divider|divider|StageOut[38]~138_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[38]~96_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[38]~138_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[38]~96_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\Div0|auto_generated|divider|divider|StageOut[38]~138_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[38]~96_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[38]~138_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[38]~96_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X14_Y13_N6
\Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & (((\Div0|auto_generated|divider|divider|StageOut[39]~95_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[39]~137_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & (!\Div0|auto_generated|divider|divider|StageOut[39]~95_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[39]~137_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[39]~95_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[39]~137_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[39]~95_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[39]~137_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\);

-- Location: LCCOMB_X14_Y13_N8
\Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[40]~136_combout\) # ((\Div0|auto_generated|divider|divider|StageOut[40]~94_combout\) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[40]~136_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[40]~94_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\,
	cout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\);

-- Location: LCCOMB_X14_Y13_N10
\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ = !\Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\);

-- Location: LCCOMB_X14_Y13_N16
\Div0|auto_generated|divider|divider|StageOut[46]~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[46]~139_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[39]~137_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[39]~137_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[46]~139_combout\);

-- Location: LCCOMB_X16_Y15_N24
\Div0|auto_generated|divider|divider|StageOut[46]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[46]~101_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[46]~101_combout\);

-- Location: LCCOMB_X16_Y15_N26
\Div0|auto_generated|divider|divider|StageOut[45]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[45]~102_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[45]~102_combout\);

-- Location: LCCOMB_X16_Y15_N28
\Div0|auto_generated|divider|divider|StageOut[45]~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[45]~140_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[38]~138_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[38]~138_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[45]~140_combout\);

-- Location: LCCOMB_X14_Y13_N18
\Div0|auto_generated|divider|divider|StageOut[44]~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[44]~154_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & 
-- (\Div0|auto_generated|divider|my_abs_num|cs1a[7]~6_combout\)) # (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|my_abs_num|cs1a[7]~6_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[44]~154_combout\);

-- Location: LCCOMB_X16_Y15_N0
\Div0|auto_generated|divider|divider|StageOut[44]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[44]~103_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[44]~103_combout\);

-- Location: LCCOMB_X16_Y15_N30
\Div0|auto_generated|divider|divider|StageOut[43]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[43]~105_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ & !\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[43]~105_combout\);

-- Location: LCCOMB_X14_Y15_N22
\Div0|auto_generated|divider|divider|StageOut[43]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[43]~104_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & (\Add0~10_combout\ $ (\Add0~20_combout\ $ (\Div0|auto_generated|divider|my_abs_num|cs1a[5]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~10_combout\,
	datab => \Add0~20_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|my_abs_num|cs1a[5]~1_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[43]~104_combout\);

-- Location: LCCOMB_X13_Y10_N6
\Div0|auto_generated|divider|my_abs_num|cs1a[5]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|cs1a[5]~7_combout\ = \Add0~8_combout\ $ (((\Div0|auto_generated|divider|my_abs_num|cs1a[3]~0_combout\ & (\Add0~6_combout\)) # (!\Div0|auto_generated|divider|my_abs_num|cs1a[3]~0_combout\ & ((\Add0~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~6_combout\,
	datab => \Add0~20_combout\,
	datac => \Div0|auto_generated|divider|my_abs_num|cs1a[3]~0_combout\,
	datad => \Add0~8_combout\,
	combout => \Div0|auto_generated|divider|my_abs_num|cs1a[5]~7_combout\);

-- Location: LCCOMB_X16_Y15_N22
\Div0|auto_generated|divider|divider|StageOut[42]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[42]~107_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & \Div0|auto_generated|divider|my_abs_num|cs1a[5]~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|my_abs_num|cs1a[5]~7_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[42]~107_combout\);

-- Location: LCCOMB_X16_Y15_N20
\Div0|auto_generated|divider|divider|StageOut[42]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[42]~106_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & \Div0|auto_generated|divider|my_abs_num|cs1a[5]~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|my_abs_num|cs1a[5]~7_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[42]~106_combout\);

-- Location: LCCOMB_X16_Y15_N2
\Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ = (((\Div0|auto_generated|divider|divider|StageOut[42]~107_combout\) # (\Div0|auto_generated|divider|divider|StageOut[42]~106_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[42]~107_combout\) # (\Div0|auto_generated|divider|divider|StageOut[42]~106_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[42]~107_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[42]~106_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\);

-- Location: LCCOMB_X16_Y15_N4
\Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (((\Div0|auto_generated|divider|divider|StageOut[43]~105_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[43]~104_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (!\Div0|auto_generated|divider|divider|StageOut[43]~105_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[43]~104_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[43]~105_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[43]~104_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[43]~105_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[43]~104_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\);

-- Location: LCCOMB_X16_Y15_N6
\Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & (((\Div0|auto_generated|divider|divider|StageOut[44]~154_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[44]~103_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[44]~154_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[44]~103_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((\Div0|auto_generated|divider|divider|StageOut[44]~154_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[44]~103_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[44]~154_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[44]~103_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\);

-- Location: LCCOMB_X16_Y15_N8
\Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ = (\Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ & (((\Div0|auto_generated|divider|divider|StageOut[45]~102_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[45]~140_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ & (!\Div0|auto_generated|divider|divider|StageOut[45]~102_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[45]~140_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[45]~102_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[45]~140_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[45]~102_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[45]~140_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\);

-- Location: LCCOMB_X16_Y15_N10
\Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~9_cout\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[46]~139_combout\) # ((\Div0|auto_generated|divider|divider|StageOut[46]~101_combout\) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[46]~139_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[46]~101_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\,
	cout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~9_cout\);

-- Location: LCCOMB_X16_Y15_N12
\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ = !\Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~9_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\);

-- Location: LCCOMB_X16_Y15_N18
\Div0|auto_generated|divider|divider|StageOut[52]~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[52]~141_combout\ = (\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[45]~140_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[45]~140_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[52]~141_combout\);

-- Location: LCCOMB_X16_Y12_N4
\Div0|auto_generated|divider|divider|StageOut[52]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[52]~108_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[52]~108_combout\);

-- Location: LCCOMB_X16_Y12_N6
\Div0|auto_generated|divider|divider|StageOut[51]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[51]~109_combout\ = (\Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[51]~109_combout\);

-- Location: LCCOMB_X16_Y15_N16
\Div0|auto_generated|divider|divider|StageOut[51]~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[51]~142_combout\ = (\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[44]~154_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[44]~154_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[51]~142_combout\);

-- Location: LCCOMB_X16_Y15_N14
\Div0|auto_generated|divider|divider|StageOut[50]~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[50]~143_combout\ = (\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[43]~104_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ & !\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[43]~104_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[50]~143_combout\);

-- Location: LCCOMB_X16_Y12_N8
\Div0|auto_generated|divider|divider|StageOut[50]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[50]~110_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[50]~110_combout\);

-- Location: LCCOMB_X16_Y11_N14
\Div0|auto_generated|divider|divider|StageOut[49]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[49]~112_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[49]~112_combout\);

-- Location: LCCOMB_X16_Y11_N16
\Div0|auto_generated|divider|divider|StageOut[49]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[49]~111_combout\ = (\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & \Div0|auto_generated|divider|my_abs_num|cs1a[5]~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|my_abs_num|cs1a[5]~7_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[49]~111_combout\);

-- Location: LCCOMB_X16_Y12_N10
\Div0|auto_generated|divider|divider|StageOut[48]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[48]~113_combout\ = (\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & (\Div0|auto_generated|divider|my_abs_num|cs1a[3]~0_combout\ $ (\Add0~20_combout\ $ (\Add0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|my_abs_num|cs1a[3]~0_combout\,
	datab => \Add0~20_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datad => \Add0~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[48]~113_combout\);

-- Location: LCCOMB_X16_Y12_N16
\Div0|auto_generated|divider|divider|StageOut[48]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[48]~114_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & (\Div0|auto_generated|divider|my_abs_num|cs1a[3]~0_combout\ $ (\Add0~20_combout\ $ (\Add0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100100000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|my_abs_num|cs1a[3]~0_combout\,
	datab => \Add0~20_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datad => \Add0~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[48]~114_combout\);

-- Location: LCCOMB_X16_Y12_N18
\Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ = (((\Div0|auto_generated|divider|divider|StageOut[48]~113_combout\) # (\Div0|auto_generated|divider|divider|StageOut[48]~114_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[48]~113_combout\) # (\Div0|auto_generated|divider|divider|StageOut[48]~114_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[48]~113_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[48]~114_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\);

-- Location: LCCOMB_X16_Y12_N20
\Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (((\Div0|auto_generated|divider|divider|StageOut[49]~112_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[49]~111_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (!\Div0|auto_generated|divider|divider|StageOut[49]~112_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[49]~111_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[49]~112_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[49]~111_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[49]~112_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[49]~111_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\);

-- Location: LCCOMB_X16_Y12_N22
\Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & (((\Div0|auto_generated|divider|divider|StageOut[50]~143_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[50]~110_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[50]~143_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[50]~110_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((\Div0|auto_generated|divider|divider|StageOut[50]~143_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[50]~110_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[50]~143_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[50]~110_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\);

-- Location: LCCOMB_X16_Y12_N24
\Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ = (\Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ & (((\Div0|auto_generated|divider|divider|StageOut[51]~109_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[51]~142_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ & (!\Div0|auto_generated|divider|divider|StageOut[51]~109_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[51]~142_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[51]~109_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[51]~142_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[51]~109_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[51]~142_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\);

-- Location: LCCOMB_X16_Y12_N26
\Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~9_cout\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[52]~141_combout\) # ((\Div0|auto_generated|divider|divider|StageOut[52]~108_combout\) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[52]~141_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[52]~108_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\,
	cout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~9_cout\);

-- Location: LCCOMB_X16_Y12_N28
\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ = !\Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~9_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\);

-- Location: LCCOMB_X16_Y12_N14
\Div0|auto_generated|divider|divider|StageOut[58]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[58]~115_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[58]~115_combout\);

-- Location: LCCOMB_X16_Y12_N30
\Div0|auto_generated|divider|divider|StageOut[58]~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[58]~144_combout\ = (\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[51]~142_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[51]~142_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[58]~144_combout\);

-- Location: LCCOMB_X16_Y12_N12
\Div0|auto_generated|divider|divider|StageOut[57]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[57]~116_combout\ = (\Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[57]~116_combout\);

-- Location: LCCOMB_X16_Y12_N0
\Div0|auto_generated|divider|divider|StageOut[57]~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[57]~145_combout\ = (\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[50]~143_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[50]~143_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[57]~145_combout\);

-- Location: LCCOMB_X16_Y13_N12
\Div0|auto_generated|divider|divider|StageOut[56]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[56]~117_combout\ = (\Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ & !\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[56]~117_combout\);

-- Location: LCCOMB_X16_Y11_N0
\Div0|auto_generated|divider|divider|StageOut[56]~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[56]~155_combout\ = (\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & 
-- (\Div0|auto_generated|divider|my_abs_num|cs1a[5]~7_combout\)) # (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|my_abs_num|cs1a[5]~7_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[56]~155_combout\);

-- Location: LCCOMB_X14_Y14_N8
\Div0|auto_generated|divider|divider|StageOut[55]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[55]~119_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[55]~119_combout\);

-- Location: LCCOMB_X14_Y14_N30
\Div0|auto_generated|divider|divider|StageOut[55]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[55]~118_combout\ = (\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & (\Div0|auto_generated|divider|my_abs_num|cs1a[3]~0_combout\ $ (\Add0~20_combout\ $ (\Add0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|my_abs_num|cs1a[3]~0_combout\,
	datab => \Add0~20_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datad => \Add0~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[55]~118_combout\);

-- Location: LCCOMB_X13_Y10_N30
\Div0|auto_generated|divider|my_abs_num|cs1a[3]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|cs1a[3]~8_combout\ = \Add0~4_combout\ $ (((\Add0~20_combout\ & ((\Add0~0_combout\) # (\Add0~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~4_combout\,
	datab => \Add0~20_combout\,
	datac => \Add0~0_combout\,
	datad => \Add0~2_combout\,
	combout => \Div0|auto_generated|divider|my_abs_num|cs1a[3]~8_combout\);

-- Location: LCCOMB_X16_Y13_N10
\Div0|auto_generated|divider|divider|StageOut[54]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[54]~120_combout\ = (\Div0|auto_generated|divider|my_abs_num|cs1a[3]~8_combout\ & \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|my_abs_num|cs1a[3]~8_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[54]~120_combout\);

-- Location: LCCOMB_X16_Y13_N8
\Div0|auto_generated|divider|divider|StageOut[54]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[54]~121_combout\ = (\Div0|auto_generated|divider|my_abs_num|cs1a[3]~8_combout\ & !\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|my_abs_num|cs1a[3]~8_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[54]~121_combout\);

-- Location: LCCOMB_X16_Y13_N20
\Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ = (((\Div0|auto_generated|divider|divider|StageOut[54]~120_combout\) # (\Div0|auto_generated|divider|divider|StageOut[54]~121_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[54]~120_combout\) # (\Div0|auto_generated|divider|divider|StageOut[54]~121_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[54]~120_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[54]~121_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\);

-- Location: LCCOMB_X16_Y13_N22
\Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (((\Div0|auto_generated|divider|divider|StageOut[55]~119_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[55]~118_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (!\Div0|auto_generated|divider|divider|StageOut[55]~119_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[55]~118_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[55]~119_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[55]~118_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[55]~119_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[55]~118_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\);

-- Location: LCCOMB_X16_Y13_N24
\Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & (((\Div0|auto_generated|divider|divider|StageOut[56]~117_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[56]~155_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[56]~117_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[56]~155_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((\Div0|auto_generated|divider|divider|StageOut[56]~117_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[56]~155_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[56]~117_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[56]~155_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\);

-- Location: LCCOMB_X16_Y13_N26
\Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ = (\Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ & (((\Div0|auto_generated|divider|divider|StageOut[57]~116_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[57]~145_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ & (!\Div0|auto_generated|divider|divider|StageOut[57]~116_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[57]~145_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[57]~116_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[57]~145_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[57]~116_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[57]~145_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\);

-- Location: LCCOMB_X16_Y13_N28
\Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~9_cout\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[58]~115_combout\) # ((\Div0|auto_generated|divider|divider|StageOut[58]~144_combout\) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[58]~115_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[58]~144_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\,
	cout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~9_cout\);

-- Location: LCCOMB_X16_Y13_N30
\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ = !\Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~9_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\);

-- Location: LCCOMB_X16_Y13_N14
\Div0|auto_generated|divider|divider|StageOut[64]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[64]~122_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[64]~122_combout\);

-- Location: LCCOMB_X16_Y12_N2
\Div0|auto_generated|divider|divider|StageOut[64]~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[64]~146_combout\ = (\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[57]~145_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[57]~145_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[64]~146_combout\);

-- Location: LCCOMB_X16_Y13_N2
\Div0|auto_generated|divider|divider|StageOut[63]~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[63]~147_combout\ = (\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[56]~155_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[56]~155_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[63]~147_combout\);

-- Location: LCCOMB_X16_Y13_N4
\Div0|auto_generated|divider|divider|StageOut[63]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[63]~123_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[63]~123_combout\);

-- Location: LCCOMB_X14_Y14_N6
\Div0|auto_generated|divider|divider|StageOut[62]~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[62]~148_combout\ = (\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[55]~118_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ & !\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[55]~118_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[62]~148_combout\);

-- Location: LCCOMB_X14_Y14_N22
\Div0|auto_generated|divider|divider|StageOut[62]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[62]~124_combout\ = (\Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ & !\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[62]~124_combout\);

-- Location: LCCOMB_X16_Y13_N16
\Div0|auto_generated|divider|divider|StageOut[61]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[61]~126_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[61]~126_combout\);

-- Location: LCCOMB_X16_Y13_N18
\Div0|auto_generated|divider|divider|StageOut[61]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[61]~125_combout\ = (\Div0|auto_generated|divider|my_abs_num|cs1a[3]~8_combout\ & \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|my_abs_num|cs1a[3]~8_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[61]~125_combout\);

-- Location: LCCOMB_X14_Y14_N20
\Div0|auto_generated|divider|divider|StageOut[60]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[60]~127_combout\ = (\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & (\Add0~2_combout\ $ (((\Add0~20_combout\ & \Add0~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~2_combout\,
	datab => \Add0~20_combout\,
	datac => \Add0~0_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[60]~127_combout\);

-- Location: LCCOMB_X14_Y14_N26
\Div0|auto_generated|divider|divider|StageOut[60]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[60]~128_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & (\Add0~2_combout\ $ (((\Add0~20_combout\ & \Add0~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~2_combout\,
	datab => \Add0~20_combout\,
	datac => \Add0~0_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[60]~128_combout\);

-- Location: LCCOMB_X16_Y14_N2
\Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ = (((\Div0|auto_generated|divider|divider|StageOut[60]~127_combout\) # (\Div0|auto_generated|divider|divider|StageOut[60]~128_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[60]~127_combout\) # (\Div0|auto_generated|divider|divider|StageOut[60]~128_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[60]~127_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[60]~128_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\);

-- Location: LCCOMB_X16_Y14_N4
\Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (((\Div0|auto_generated|divider|divider|StageOut[61]~126_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[61]~125_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (!\Div0|auto_generated|divider|divider|StageOut[61]~126_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[61]~125_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[61]~126_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[61]~125_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[61]~126_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[61]~125_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\);

-- Location: LCCOMB_X16_Y14_N6
\Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & (((\Div0|auto_generated|divider|divider|StageOut[62]~148_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[62]~124_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[62]~148_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[62]~124_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((\Div0|auto_generated|divider|divider|StageOut[62]~148_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[62]~124_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[62]~148_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[62]~124_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\);

-- Location: LCCOMB_X16_Y14_N8
\Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ = (\Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ & (((\Div0|auto_generated|divider|divider|StageOut[63]~147_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[63]~123_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ & (!\Div0|auto_generated|divider|divider|StageOut[63]~147_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[63]~123_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[63]~147_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[63]~123_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[63]~147_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[63]~123_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\);

-- Location: LCCOMB_X16_Y14_N10
\Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~9_cout\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[64]~122_combout\) # ((\Div0|auto_generated|divider|divider|StageOut[64]~146_combout\) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[64]~122_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[64]~146_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\,
	cout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~9_cout\);

-- Location: LCCOMB_X16_Y14_N12
\Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ = !\Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~9_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\);

-- Location: LCCOMB_X16_Y13_N0
\Div0|auto_generated|divider|divider|StageOut[70]~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[70]~149_combout\ = (\Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[63]~147_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[63]~147_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[70]~149_combout\);

-- Location: LCCOMB_X16_Y14_N0
\Div0|auto_generated|divider|divider|StageOut[70]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[70]~129_combout\ = (\Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ & !\Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[70]~129_combout\);

-- Location: LCCOMB_X14_Y14_N28
\Div0|auto_generated|divider|divider|StageOut[69]~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[69]~150_combout\ = (\Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[62]~148_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[62]~148_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[69]~150_combout\);

-- Location: LCCOMB_X16_Y14_N18
\Div0|auto_generated|divider|divider|StageOut[69]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[69]~130_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[69]~130_combout\);

-- Location: LCCOMB_X16_Y13_N6
\Div0|auto_generated|divider|divider|StageOut[68]~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[68]~156_combout\ = (\Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & 
-- (\Div0|auto_generated|divider|my_abs_num|cs1a[3]~8_combout\)) # (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|my_abs_num|cs1a[3]~8_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[68]~156_combout\);

-- Location: LCCOMB_X16_Y14_N16
\Div0|auto_generated|divider|divider|StageOut[68]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[68]~131_combout\ = (\Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ & !\Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[68]~131_combout\);

-- Location: LCCOMB_X14_Y14_N16
\Div0|auto_generated|divider|divider|StageOut[67]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[67]~132_combout\ = (\Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ & (\Add0~2_combout\ $ (((\Add0~20_combout\ & \Add0~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	datab => \Add0~20_combout\,
	datac => \Add0~0_combout\,
	datad => \Add0~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[67]~132_combout\);

-- Location: LCCOMB_X16_Y14_N14
\Div0|auto_generated|divider|divider|StageOut[67]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[67]~133_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[67]~133_combout\);

-- Location: LCCOMB_X14_Y14_N24
\Div0|auto_generated|divider|divider|StageOut[66]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[66]~135_combout\ = (\Add0~0_combout\ & !\Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~0_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[66]~135_combout\);

-- Location: LCCOMB_X14_Y14_N2
\Div0|auto_generated|divider|divider|StageOut[66]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[66]~134_combout\ = (\Add0~0_combout\ & \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~0_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[66]~134_combout\);

-- Location: LCCOMB_X16_Y14_N20
\Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1_cout\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[66]~135_combout\) # (\Div0|auto_generated|divider|divider|StageOut[66]~134_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[66]~135_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[66]~134_combout\,
	datad => VCC,
	cout => \Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1_cout\);

-- Location: LCCOMB_X16_Y14_N22
\Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3_cout\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[67]~132_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[67]~133_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[67]~132_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[67]~133_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1_cout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3_cout\);

-- Location: LCCOMB_X16_Y14_N24
\Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~5_cout\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3_cout\ & ((\Div0|auto_generated|divider|divider|StageOut[68]~156_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[68]~131_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[68]~156_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[68]~131_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3_cout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~5_cout\);

-- Location: LCCOMB_X16_Y14_N26
\Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[69]~150_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[69]~130_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[69]~150_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[69]~130_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~5_cout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\);

-- Location: LCCOMB_X16_Y14_N28
\Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~9_cout\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[70]~149_combout\) # ((\Div0|auto_generated|divider|divider|StageOut[70]~129_combout\) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[70]~149_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[70]~129_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~9_cout\);

-- Location: LCCOMB_X16_Y14_N30
\Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ = !\Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~9_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\);

-- Location: LCCOMB_X18_Y15_N6
\Div0|auto_generated|divider|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~0_combout\ = \Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ $ (VCC)
-- \Div0|auto_generated|divider|op_1~1\ = CARRY(\Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|op_1~0_combout\,
	cout => \Div0|auto_generated|divider|op_1~1\);

-- Location: LCCOMB_X18_Y15_N8
\Div0|auto_generated|divider|op_1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~3_combout\ = (\Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ & (!\Div0|auto_generated|divider|op_1~1\)) # (!\Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ & 
-- ((\Div0|auto_generated|divider|op_1~1\) # (GND)))
-- \Div0|auto_generated|divider|op_1~4\ = CARRY((!\Div0|auto_generated|divider|op_1~1\) # (!\Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|op_1~1\,
	combout => \Div0|auto_generated|divider|op_1~3_combout\,
	cout => \Div0|auto_generated|divider|op_1~4\);

-- Location: LCCOMB_X18_Y15_N10
\Div0|auto_generated|divider|op_1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~5_combout\ = (\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & (\Div0|auto_generated|divider|op_1~4\ $ (GND))) # (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & 
-- (!\Div0|auto_generated|divider|op_1~4\ & VCC))
-- \Div0|auto_generated|divider|op_1~6\ = CARRY((\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & !\Div0|auto_generated|divider|op_1~4\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|op_1~4\,
	combout => \Div0|auto_generated|divider|op_1~5_combout\,
	cout => \Div0|auto_generated|divider|op_1~6\);

-- Location: LCCOMB_X18_Y15_N12
\Div0|auto_generated|divider|op_1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~7_combout\ = (\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & (!\Div0|auto_generated|divider|op_1~6\)) # (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & 
-- ((\Div0|auto_generated|divider|op_1~6\) # (GND)))
-- \Div0|auto_generated|divider|op_1~8\ = CARRY((!\Div0|auto_generated|divider|op_1~6\) # (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|op_1~6\,
	combout => \Div0|auto_generated|divider|op_1~7_combout\,
	cout => \Div0|auto_generated|divider|op_1~8\);

-- Location: LCCOMB_X18_Y15_N14
\Div0|auto_generated|divider|op_1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~9_combout\ = (\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & (\Div0|auto_generated|divider|op_1~8\ $ (GND))) # (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & 
-- (!\Div0|auto_generated|divider|op_1~8\ & VCC))
-- \Div0|auto_generated|divider|op_1~10\ = CARRY((\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & !\Div0|auto_generated|divider|op_1~8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|op_1~8\,
	combout => \Div0|auto_generated|divider|op_1~9_combout\,
	cout => \Div0|auto_generated|divider|op_1~10\);

-- Location: LCCOMB_X18_Y15_N16
\Div0|auto_generated|divider|op_1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~11_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & (!\Div0|auto_generated|divider|op_1~10\)) # (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & 
-- ((\Div0|auto_generated|divider|op_1~10\) # (GND)))
-- \Div0|auto_generated|divider|op_1~12\ = CARRY((!\Div0|auto_generated|divider|op_1~10\) # (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|op_1~10\,
	combout => \Div0|auto_generated|divider|op_1~11_combout\,
	cout => \Div0|auto_generated|divider|op_1~12\);

-- Location: LCCOMB_X18_Y15_N18
\Div0|auto_generated|divider|op_1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~13_combout\ = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & (\Div0|auto_generated|divider|op_1~12\ $ (GND))) # (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & 
-- (!\Div0|auto_generated|divider|op_1~12\ & VCC))
-- \Div0|auto_generated|divider|op_1~14\ = CARRY((\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & !\Div0|auto_generated|divider|op_1~12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|op_1~12\,
	combout => \Div0|auto_generated|divider|op_1~13_combout\,
	cout => \Div0|auto_generated|divider|op_1~14\);

-- Location: LCCOMB_X18_Y15_N20
\Div0|auto_generated|divider|op_1~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~15_combout\ = \Div0|auto_generated|divider|op_1~14\ $ (\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	cin => \Div0|auto_generated|divider|op_1~14\,
	combout => \Div0|auto_generated|divider|op_1~15_combout\);

-- Location: LCCOMB_X18_Y15_N24
\Div0|auto_generated|divider|quotient[7]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|quotient[7]~16_combout\ = (\Add0~20_combout\ & ((\Div0|auto_generated|divider|op_1~15_combout\))) # (!\Add0~20_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \Add0~20_combout\,
	datad => \Div0|auto_generated|divider|op_1~15_combout\,
	combout => \Div0|auto_generated|divider|quotient[7]~16_combout\);

-- Location: LCCOMB_X14_Y15_N30
\Div0|auto_generated|divider|quotient[6]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|quotient[6]~17_combout\ = (\Add0~20_combout\ & ((\Div0|auto_generated|divider|op_1~13_combout\))) # (!\Add0~20_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add0~20_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|op_1~13_combout\,
	combout => \Div0|auto_generated|divider|quotient[6]~17_combout\);

-- Location: LCCOMB_X17_Y15_N20
\Div0|auto_generated|divider|quotient[5]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|quotient[5]~18_combout\ = (\Add0~20_combout\ & ((\Div0|auto_generated|divider|op_1~11_combout\))) # (!\Add0~20_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datac => \Add0~20_combout\,
	datad => \Div0|auto_generated|divider|op_1~11_combout\,
	combout => \Div0|auto_generated|divider|quotient[5]~18_combout\);

-- Location: LCCOMB_X16_Y11_N4
\Div0|auto_generated|divider|quotient[4]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|quotient[4]~19_combout\ = (\Add0~20_combout\ & ((\Div0|auto_generated|divider|op_1~9_combout\))) # (!\Add0~20_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datac => \Add0~20_combout\,
	datad => \Div0|auto_generated|divider|op_1~9_combout\,
	combout => \Div0|auto_generated|divider|quotient[4]~19_combout\);

-- Location: LCCOMB_X13_Y15_N24
\Div0|auto_generated|divider|_~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|_~1_combout\ = (\Add0~20_combout\) # (\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~20_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|_~1_combout\);

-- Location: LCCOMB_X18_Y15_N0
\Div0|auto_generated|divider|op_1~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~17_combout\ = (\Add0~20_combout\ & \Div0|auto_generated|divider|op_1~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add0~20_combout\,
	datad => \Div0|auto_generated|divider|op_1~15_combout\,
	combout => \Div0|auto_generated|divider|op_1~17_combout\);

-- Location: LCCOMB_X14_Y15_N16
\Div0|auto_generated|divider|_~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|_~2_combout\ = (\Add0~20_combout\) # (\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add0~20_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|_~2_combout\);

-- Location: LCCOMB_X18_Y14_N22
\Div0|auto_generated|divider|op_1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~18_combout\ = (\Div0|auto_generated|divider|op_1~13_combout\ & \Add0~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|op_1~13_combout\,
	datad => \Add0~20_combout\,
	combout => \Div0|auto_generated|divider|op_1~18_combout\);

-- Location: LCCOMB_X14_Y15_N6
\Div0|auto_generated|divider|_~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|_~3_combout\ = (\Add0~20_combout\) # (\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add0~20_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|_~3_combout\);

-- Location: LCCOMB_X18_Y15_N2
\Div0|auto_generated|divider|op_1~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~19_combout\ = (\Add0~20_combout\ & \Div0|auto_generated|divider|op_1~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add0~20_combout\,
	datad => \Div0|auto_generated|divider|op_1~11_combout\,
	combout => \Div0|auto_generated|divider|op_1~19_combout\);

-- Location: LCCOMB_X17_Y15_N24
\Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = (((\Div0|auto_generated|divider|op_1~19_combout\) # (!\Div0|auto_generated|divider|_~3_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY((\Div0|auto_generated|divider|op_1~19_combout\) # (!\Div0|auto_generated|divider|_~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|_~3_combout\,
	datab => \Div0|auto_generated|divider|op_1~19_combout\,
	datad => VCC,
	combout => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X17_Y15_N26
\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & (((\Div0|auto_generated|divider|op_1~18_combout\) # (!\Div0|auto_generated|divider|_~2_combout\)))) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & (\Div0|auto_generated|divider|_~2_combout\ & (!\Div0|auto_generated|divider|op_1~18_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((\Div0|auto_generated|divider|_~2_combout\ & (!\Div0|auto_generated|divider|op_1~18_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001000000010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|_~2_combout\,
	datab => \Div0|auto_generated|divider|op_1~18_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X17_Y15_N28
\Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & (((\Div0|auto_generated|divider|op_1~17_combout\) # (!\Div0|auto_generated|divider|_~1_combout\)))) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & ((((\Div0|auto_generated|divider|op_1~17_combout\) # (!\Div0|auto_generated|divider|_~1_combout\)))))
-- \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & ((\Div0|auto_generated|divider|op_1~17_combout\) # (!\Div0|auto_generated|divider|_~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001000001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|_~1_combout\,
	datab => \Div0|auto_generated|divider|op_1~17_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X17_Y15_N30
\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X18_Y15_N4
\Mod1|auto_generated|divider|divider|StageOut[27]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[27]~86_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[27]~86_combout\);

-- Location: LCCOMB_X18_Y15_N22
\Mod1|auto_generated|divider|divider|StageOut[27]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[27]~127_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Add0~20_combout\ & ((\Div0|auto_generated|divider|op_1~15_combout\))) # (!\Add0~20_combout\ & 
-- (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \Add0~20_combout\,
	datad => \Div0|auto_generated|divider|op_1~15_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[27]~127_combout\);

-- Location: LCCOMB_X18_Y15_N30
\Mod1|auto_generated|divider|divider|StageOut[26]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[26]~87_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[26]~87_combout\);

-- Location: LCCOMB_X18_Y15_N28
\Mod1|auto_generated|divider|divider|StageOut[26]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[26]~128_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Add0~20_combout\ & ((\Div0|auto_generated|divider|op_1~13_combout\))) # (!\Add0~20_combout\ & 
-- (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datab => \Add0~20_combout\,
	datac => \Div0|auto_generated|divider|op_1~13_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[26]~128_combout\);

-- Location: LCCOMB_X17_Y15_N14
\Mod1|auto_generated|divider|divider|StageOut[25]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[25]~129_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Add0~20_combout\ & ((\Div0|auto_generated|divider|op_1~11_combout\))) # (!\Add0~20_combout\ & 
-- (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~20_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Div0|auto_generated|divider|op_1~11_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[25]~129_combout\);

-- Location: LCCOMB_X17_Y15_N16
\Mod1|auto_generated|divider|divider|StageOut[25]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[25]~88_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[25]~88_combout\);

-- Location: LCCOMB_X16_Y11_N28
\Div0|auto_generated|divider|op_1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~20_combout\ = (\Add0~20_combout\ & \Div0|auto_generated|divider|op_1~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~20_combout\,
	datad => \Div0|auto_generated|divider|op_1~9_combout\,
	combout => \Div0|auto_generated|divider|op_1~20_combout\);

-- Location: LCCOMB_X16_Y11_N18
\Div0|auto_generated|divider|_~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|_~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\) # (\Add0~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datac => \Add0~20_combout\,
	combout => \Div0|auto_generated|divider|_~4_combout\);

-- Location: LCCOMB_X16_Y11_N12
\Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ = (\Div0|auto_generated|divider|op_1~20_combout\) # (!\Div0|auto_generated|divider|_~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|op_1~20_combout\,
	datad => \Div0|auto_generated|divider|_~4_combout\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\);

-- Location: LCCOMB_X17_Y15_N12
\Mod1|auto_generated|divider|divider|StageOut[24]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[24]~89_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[24]~89_combout\);

-- Location: LCCOMB_X18_Y15_N26
\Mod1|auto_generated|divider|divider|StageOut[24]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[24]~130_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Add0~20_combout\ & (\Div0|auto_generated|divider|op_1~9_combout\)) # (!\Add0~20_combout\ & 
-- ((!\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|op_1~9_combout\,
	datab => \Add0~20_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[24]~130_combout\);

-- Location: LCCOMB_X17_Y15_N2
\Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\Mod1|auto_generated|divider|divider|StageOut[24]~89_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[24]~130_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[24]~89_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[24]~130_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[24]~89_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[24]~130_combout\,
	datad => VCC,
	combout => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X17_Y15_N4
\Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\Mod1|auto_generated|divider|divider|StageOut[25]~129_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[25]~88_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\Mod1|auto_generated|divider|divider|StageOut[25]~129_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[25]~88_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[25]~129_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[25]~88_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[25]~129_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[25]~88_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X17_Y15_N6
\Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\Mod1|auto_generated|divider|divider|StageOut[26]~87_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[26]~128_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\Mod1|auto_generated|divider|divider|StageOut[26]~87_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[26]~128_combout\)))))
-- \Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\Mod1|auto_generated|divider|divider|StageOut[26]~87_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[26]~128_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[26]~87_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[26]~128_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X17_Y15_N8
\Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (((\Mod1|auto_generated|divider|divider|StageOut[27]~86_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[27]~127_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (!\Mod1|auto_generated|divider|divider|StageOut[27]~86_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[27]~127_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[27]~86_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[27]~127_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[27]~86_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[27]~127_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7\);

-- Location: LCCOMB_X17_Y15_N10
\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X17_Y16_N16
\Mod1|auto_generated|divider|divider|StageOut[36]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[36]~90_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[36]~90_combout\);

-- Location: LCCOMB_X17_Y15_N18
\Mod1|auto_generated|divider|divider|StageOut[36]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[36]~112_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[27]~127_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[27]~127_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[36]~112_combout\);

-- Location: LCCOMB_X17_Y15_N0
\Mod1|auto_generated|divider|divider|StageOut[35]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[35]~113_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[26]~128_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[26]~128_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[35]~113_combout\);

-- Location: LCCOMB_X18_Y16_N8
\Mod1|auto_generated|divider|divider|StageOut[35]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[35]~91_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[35]~91_combout\);

-- Location: LCCOMB_X17_Y16_N26
\Mod1|auto_generated|divider|divider|StageOut[34]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[34]~92_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[34]~92_combout\);

-- Location: LCCOMB_X17_Y16_N22
\Mod1|auto_generated|divider|divider|StageOut[34]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[34]~114_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[25]~129_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[25]~129_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[34]~114_combout\);

-- Location: LCCOMB_X17_Y15_N22
\Mod1|auto_generated|divider|divider|StageOut[33]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[33]~115_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[24]~130_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[24]~130_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[33]~115_combout\);

-- Location: LCCOMB_X18_Y16_N10
\Mod1|auto_generated|divider|divider|StageOut[33]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[33]~93_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[33]~93_combout\);

-- Location: LCCOMB_X16_Y11_N24
\Div0|auto_generated|divider|op_1~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~21_combout\ = (\Add0~20_combout\ & \Div0|auto_generated|divider|op_1~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~20_combout\,
	datad => \Div0|auto_generated|divider|op_1~7_combout\,
	combout => \Div0|auto_generated|divider|op_1~21_combout\);

-- Location: LCCOMB_X16_Y11_N10
\Div0|auto_generated|divider|_~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|_~5_combout\ = (\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\) # (\Add0~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datac => \Add0~20_combout\,
	combout => \Div0|auto_generated|divider|_~5_combout\);

-- Location: LCCOMB_X16_Y11_N26
\Mod1|auto_generated|divider|divider|add_sub_4_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\ = (\Div0|auto_generated|divider|op_1~21_combout\) # (!\Div0|auto_generated|divider|_~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|op_1~21_combout\,
	datad => \Div0|auto_generated|divider|_~5_combout\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\);

-- Location: LCCOMB_X17_Y16_N12
\Mod1|auto_generated|divider|divider|StageOut[32]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[32]~94_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[32]~94_combout\);

-- Location: LCCOMB_X17_Y16_N6
\Mod1|auto_generated|divider|divider|StageOut[32]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[32]~131_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Add0~20_combout\ & (\Div0|auto_generated|divider|op_1~7_combout\)) # (!\Add0~20_combout\ & 
-- ((!\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|op_1~7_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datac => \Add0~20_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[32]~131_combout\);

-- Location: LCCOMB_X18_Y16_N14
\Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\Mod1|auto_generated|divider|divider|StageOut[32]~94_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[32]~131_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[32]~94_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[32]~131_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[32]~94_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[32]~131_combout\,
	datad => VCC,
	combout => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X18_Y16_N16
\Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\Mod1|auto_generated|divider|divider|StageOut[33]~115_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[33]~93_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\Mod1|auto_generated|divider|divider|StageOut[33]~115_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[33]~93_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[33]~115_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[33]~93_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[33]~115_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[33]~93_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X18_Y16_N18
\Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\Mod1|auto_generated|divider|divider|StageOut[34]~92_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[34]~114_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\Mod1|auto_generated|divider|divider|StageOut[34]~92_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[34]~114_combout\)))))
-- \Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\Mod1|auto_generated|divider|divider|StageOut[34]~92_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[34]~114_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[34]~92_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[34]~114_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X18_Y16_N20
\Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (((\Mod1|auto_generated|divider|divider|StageOut[35]~113_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[35]~91_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (!\Mod1|auto_generated|divider|divider|StageOut[35]~113_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[35]~91_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[35]~113_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[35]~91_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[35]~113_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[35]~91_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\);

-- Location: LCCOMB_X18_Y16_N22
\Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & ((((\Mod1|auto_generated|divider|divider|StageOut[36]~90_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[36]~112_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & ((\Mod1|auto_generated|divider|divider|StageOut[36]~90_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[36]~112_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[36]~90_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[36]~112_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[36]~90_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[36]~112_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~9\);

-- Location: LCCOMB_X18_Y16_N24
\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~9\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\);

-- Location: LCCOMB_X17_Y16_N4
\Mod1|auto_generated|divider|divider|StageOut[45]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[45]~116_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[36]~112_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[36]~112_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[45]~116_combout\);

-- Location: LCCOMB_X19_Y18_N0
\Mod1|auto_generated|divider|divider|StageOut[45]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[45]~95_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[45]~95_combout\);

-- Location: LCCOMB_X18_Y16_N2
\Mod1|auto_generated|divider|divider|StageOut[44]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[44]~117_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[35]~113_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[35]~113_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[44]~117_combout\);

-- Location: LCCOMB_X18_Y16_N28
\Mod1|auto_generated|divider|divider|StageOut[44]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[44]~96_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[44]~96_combout\);

-- Location: LCCOMB_X17_Y16_N10
\Mod1|auto_generated|divider|divider|StageOut[43]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[43]~118_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[34]~114_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[34]~114_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[43]~118_combout\);

-- Location: LCCOMB_X19_Y18_N2
\Mod1|auto_generated|divider|divider|StageOut[43]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[43]~97_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[43]~97_combout\);

-- Location: LCCOMB_X19_Y18_N12
\Mod1|auto_generated|divider|divider|StageOut[42]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[42]~98_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[42]~98_combout\);

-- Location: LCCOMB_X18_Y16_N12
\Mod1|auto_generated|divider|divider|StageOut[42]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[42]~119_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[33]~115_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[33]~115_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[42]~119_combout\);

-- Location: LCCOMB_X19_Y18_N6
\Mod1|auto_generated|divider|divider|StageOut[41]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[41]~99_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[41]~99_combout\);

-- Location: LCCOMB_X17_Y16_N20
\Mod1|auto_generated|divider|divider|StageOut[41]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[41]~120_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[32]~131_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[32]~131_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[41]~120_combout\);

-- Location: LCCOMB_X14_Y14_N12
\Div0|auto_generated|divider|_~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|_~6_combout\ = (\Add0~20_combout\) # (\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add0~20_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|_~6_combout\);

-- Location: LCCOMB_X14_Y14_N10
\Div0|auto_generated|divider|op_1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~22_combout\ = (\Add0~20_combout\ & \Div0|auto_generated|divider|op_1~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add0~20_combout\,
	datad => \Div0|auto_generated|divider|op_1~5_combout\,
	combout => \Div0|auto_generated|divider|op_1~22_combout\);

-- Location: LCCOMB_X14_Y14_N4
\Mod1|auto_generated|divider|divider|add_sub_5_result_int[0]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_5_result_int[0]~12_combout\ = (\Div0|auto_generated|divider|op_1~22_combout\) # (!\Div0|auto_generated|divider|_~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|_~6_combout\,
	datad => \Div0|auto_generated|divider|op_1~22_combout\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[0]~12_combout\);

-- Location: LCCOMB_X17_Y17_N0
\Mod1|auto_generated|divider|divider|StageOut[40]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[40]~100_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Mod1|auto_generated|divider|divider|add_sub_5_result_int[0]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[0]~12_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[40]~100_combout\);

-- Location: LCCOMB_X17_Y16_N0
\Mod1|auto_generated|divider|divider|StageOut[40]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[40]~132_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Add0~20_combout\ & (\Div0|auto_generated|divider|op_1~5_combout\)) # (!\Add0~20_combout\ & 
-- ((!\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|op_1~5_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datac => \Add0~20_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[40]~132_combout\);

-- Location: LCCOMB_X19_Y18_N16
\Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\Mod1|auto_generated|divider|divider|StageOut[40]~100_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[40]~132_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[40]~100_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[40]~132_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[40]~100_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[40]~132_combout\,
	datad => VCC,
	combout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X19_Y18_N18
\Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\Mod1|auto_generated|divider|divider|StageOut[41]~99_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[41]~120_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\Mod1|auto_generated|divider|divider|StageOut[41]~99_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[41]~120_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[41]~99_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[41]~120_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[41]~99_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[41]~120_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X19_Y18_N20
\Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\Mod1|auto_generated|divider|divider|StageOut[42]~98_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[42]~119_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\Mod1|auto_generated|divider|divider|StageOut[42]~98_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[42]~119_combout\)))))
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\Mod1|auto_generated|divider|divider|StageOut[42]~98_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[42]~119_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[42]~98_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[42]~119_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X19_Y18_N22
\Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (((\Mod1|auto_generated|divider|divider|StageOut[43]~118_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[43]~97_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (!\Mod1|auto_generated|divider|divider|StageOut[43]~118_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[43]~97_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[43]~118_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[43]~97_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[43]~118_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[43]~97_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\);

-- Location: LCCOMB_X19_Y18_N24
\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ & ((((\Mod1|auto_generated|divider|divider|StageOut[44]~117_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[44]~96_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ & ((\Mod1|auto_generated|divider|divider|StageOut[44]~117_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[44]~96_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[44]~117_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[44]~96_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[44]~117_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[44]~96_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\);

-- Location: LCCOMB_X19_Y18_N26
\Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & (((\Mod1|auto_generated|divider|divider|StageOut[45]~116_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[45]~95_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & (!\Mod1|auto_generated|divider|divider|StageOut[45]~116_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[45]~95_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[45]~116_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[45]~95_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[45]~116_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[45]~95_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~11\);

-- Location: LCCOMB_X19_Y18_N28
\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ = \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~11\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\);

-- Location: LCCOMB_X19_Y18_N30
\Mod1|auto_generated|divider|divider|StageOut[54]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[54]~121_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[45]~116_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[45]~116_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[54]~121_combout\);

-- Location: LCCOMB_X18_Y18_N20
\Mod1|auto_generated|divider|divider|StageOut[54]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[54]~101_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[54]~101_combout\);

-- Location: LCCOMB_X18_Y18_N26
\Mod1|auto_generated|divider|divider|StageOut[53]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[53]~102_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[53]~102_combout\);

-- Location: LCCOMB_X18_Y16_N30
\Mod1|auto_generated|divider|divider|StageOut[53]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[53]~122_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[44]~117_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[44]~117_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[53]~122_combout\);

-- Location: LCCOMB_X19_Y18_N8
\Mod1|auto_generated|divider|divider|StageOut[52]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[52]~123_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[43]~118_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[43]~118_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[52]~123_combout\);

-- Location: LCCOMB_X18_Y18_N28
\Mod1|auto_generated|divider|divider|StageOut[52]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[52]~103_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[52]~103_combout\);

-- Location: LCCOMB_X19_Y18_N4
\Mod1|auto_generated|divider|divider|StageOut[51]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[51]~104_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[51]~104_combout\);

-- Location: LCCOMB_X19_Y18_N10
\Mod1|auto_generated|divider|divider|StageOut[51]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[51]~124_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[42]~119_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[42]~119_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[51]~124_combout\);

-- Location: LCCOMB_X18_Y18_N30
\Mod1|auto_generated|divider|divider|StageOut[50]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[50]~105_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[50]~105_combout\);

-- Location: LCCOMB_X19_Y18_N14
\Mod1|auto_generated|divider|divider|StageOut[50]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[50]~125_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[41]~120_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[41]~120_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[50]~125_combout\);

-- Location: LCCOMB_X18_Y17_N0
\Mod1|auto_generated|divider|divider|StageOut[49]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[49]~126_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[40]~132_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_5_result_int[0]~12_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[0]~12_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[40]~132_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[49]~126_combout\);

-- Location: LCCOMB_X18_Y18_N24
\Mod1|auto_generated|divider|divider|StageOut[49]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[49]~106_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[49]~106_combout\);

-- Location: LCCOMB_X18_Y14_N28
\Div0|auto_generated|divider|op_1~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~23_combout\ = (\Div0|auto_generated|divider|op_1~3_combout\ & \Add0~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|op_1~3_combout\,
	datad => \Add0~20_combout\,
	combout => \Div0|auto_generated|divider|op_1~23_combout\);

-- Location: LCCOMB_X18_Y14_N18
\Div0|auto_generated|divider|_~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|_~7_combout\ = (\Add0~20_combout\) # (\Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add0~20_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|_~7_combout\);

-- Location: LCCOMB_X18_Y14_N8
\Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\ = (\Div0|auto_generated|divider|op_1~23_combout\) # (!\Div0|auto_generated|divider|_~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|op_1~23_combout\,
	datad => \Div0|auto_generated|divider|_~7_combout\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\);

-- Location: LCCOMB_X18_Y14_N12
\Mod1|auto_generated|divider|divider|StageOut[48]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[48]~107_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[48]~107_combout\);

-- Location: LCCOMB_X18_Y14_N24
\Mod1|auto_generated|divider|divider|StageOut[48]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[48]~133_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Add0~20_combout\ & ((\Div0|auto_generated|divider|op_1~3_combout\))) # (!\Add0~20_combout\ & 
-- (!\Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	datab => \Add0~20_combout\,
	datac => \Div0|auto_generated|divider|op_1~3_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[48]~133_combout\);

-- Location: LCCOMB_X18_Y18_N4
\Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\ = (((\Mod1|auto_generated|divider|divider|StageOut[48]~107_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[48]~133_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~3\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[48]~107_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[48]~133_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[48]~107_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[48]~133_combout\,
	datad => VCC,
	combout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~3\);

-- Location: LCCOMB_X18_Y18_N6
\Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~3\ & (((\Mod1|auto_generated|divider|divider|StageOut[49]~126_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[49]~106_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~3\ & (!\Mod1|auto_generated|divider|divider|StageOut[49]~126_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[49]~106_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~5\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[49]~126_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[49]~106_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[49]~126_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[49]~106_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~3\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~5\);

-- Location: LCCOMB_X18_Y18_N8
\Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~5\ & (((\Mod1|auto_generated|divider|divider|StageOut[50]~105_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[50]~125_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~5\ & ((((\Mod1|auto_generated|divider|divider|StageOut[50]~105_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[50]~125_combout\)))))
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~7\ = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~5\ & ((\Mod1|auto_generated|divider|divider|StageOut[50]~105_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[50]~125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[50]~105_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[50]~125_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~5\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~7\);

-- Location: LCCOMB_X18_Y18_N10
\Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~9_cout\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[51]~104_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[51]~124_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[51]~104_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[51]~124_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~7\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~9_cout\);

-- Location: LCCOMB_X18_Y18_N12
\Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~11_cout\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[52]~123_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[52]~103_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[52]~123_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[52]~103_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~9_cout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~11_cout\);

-- Location: LCCOMB_X18_Y18_N14
\Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~13_cout\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[53]~102_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[53]~122_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[53]~102_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[53]~122_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~11_cout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~13_cout\);

-- Location: LCCOMB_X18_Y18_N16
\Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~15_cout\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[54]~121_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[54]~101_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[54]~121_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[54]~101_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~13_cout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~15_cout\);

-- Location: LCCOMB_X18_Y18_N18
\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~15_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~15_cout\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\);

-- Location: LCCOMB_X18_Y18_N2
\Mod1|auto_generated|divider|divider|StageOut[59]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[59]~109_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[50]~125_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[50]~105_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & (((\Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[50]~125_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[50]~105_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[59]~109_combout\);

-- Location: LCCOMB_X16_Y11_N22
\Div0|auto_generated|divider|quotient[3]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|quotient[3]~20_combout\ = (\Add0~20_combout\ & ((\Div0|auto_generated|divider|op_1~7_combout\))) # (!\Add0~20_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datac => \Add0~20_combout\,
	datad => \Div0|auto_generated|divider|op_1~7_combout\,
	combout => \Div0|auto_generated|divider|quotient[3]~20_combout\);

-- Location: LCCOMB_X18_Y18_N0
\Mod1|auto_generated|divider|divider|StageOut[58]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[58]~110_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & (((\Mod1|auto_generated|divider|divider|StageOut[49]~126_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[49]~106_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[49]~126_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[49]~106_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[58]~110_combout\);

-- Location: LCCOMB_X14_Y15_N24
\Div0|auto_generated|divider|quotient[2]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|quotient[2]~21_combout\ = (\Add0~20_combout\ & ((\Div0|auto_generated|divider|op_1~5_combout\))) # (!\Add0~20_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datab => \Add0~20_combout\,
	datac => \Div0|auto_generated|divider|op_1~5_combout\,
	combout => \Div0|auto_generated|divider|quotient[2]~21_combout\);

-- Location: LCCOMB_X18_Y14_N14
\Div0|auto_generated|divider|quotient[1]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|quotient[1]~22_combout\ = (\Add0~20_combout\ & (\Div0|auto_generated|divider|op_1~3_combout\)) # (!\Add0~20_combout\ & ((!\Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add0~20_combout\,
	datac => \Div0|auto_generated|divider|op_1~3_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|quotient[1]~22_combout\);

-- Location: LCCOMB_X18_Y18_N22
\Mod1|auto_generated|divider|divider|StageOut[57]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[57]~111_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[48]~107_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[48]~133_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & (((\Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[48]~107_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[48]~133_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[57]~111_combout\);

-- Location: LCCOMB_X14_Y15_N14
\Div0|auto_generated|divider|quotient[0]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|quotient[0]~23_combout\ = (\Add0~20_combout\ & ((\Div0|auto_generated|divider|op_1~0_combout\))) # (!\Add0~20_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	datab => \Add0~20_combout\,
	datac => \Div0|auto_generated|divider|op_1~0_combout\,
	combout => \Div0|auto_generated|divider|quotient[0]~23_combout\);

-- Location: LCCOMB_X14_Y15_N18
\Div0|auto_generated|divider|_~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|_~0_combout\ = (\Add0~20_combout\) # (\Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add0~20_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|_~0_combout\);

-- Location: LCCOMB_X14_Y15_N28
\Div0|auto_generated|divider|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~2_combout\ = (\Add0~20_combout\ & \Div0|auto_generated|divider|op_1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add0~20_combout\,
	datac => \Div0|auto_generated|divider|op_1~0_combout\,
	combout => \Div0|auto_generated|divider|op_1~2_combout\);

-- Location: LCCOMB_X14_Y15_N12
\Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\ = (\Div0|auto_generated|divider|op_1~2_combout\) # (!\Div0|auto_generated|divider|_~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|_~0_combout\,
	datad => \Div0|auto_generated|divider|op_1~2_combout\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\);

-- Location: LCCOMB_X14_Y15_N20
\Mod1|auto_generated|divider|divider|StageOut[56]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[56]~108_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & (((\Div0|auto_generated|divider|op_1~2_combout\) # (!\Div0|auto_generated|divider|_~0_combout\)))) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\,
	datab => \Div0|auto_generated|divider|_~0_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	datad => \Div0|auto_generated|divider|op_1~2_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[56]~108_combout\);

-- Location: LCCOMB_X16_Y19_N4
\Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~0_combout\ = (\Div0|auto_generated|divider|quotient[0]~23_combout\ & ((GND) # (!\Mod1|auto_generated|divider|divider|StageOut[56]~108_combout\))) # (!\Div0|auto_generated|divider|quotient[0]~23_combout\ & 
-- (\Mod1|auto_generated|divider|divider|StageOut[56]~108_combout\ $ (GND)))
-- \Add1~1\ = CARRY((\Div0|auto_generated|divider|quotient[0]~23_combout\) # (!\Mod1|auto_generated|divider|divider|StageOut[56]~108_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|quotient[0]~23_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[56]~108_combout\,
	datad => VCC,
	combout => \Add1~0_combout\,
	cout => \Add1~1\);

-- Location: LCCOMB_X16_Y19_N6
\Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~2_combout\ = (\Div0|auto_generated|divider|quotient[1]~22_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[57]~111_combout\ & (!\Add1~1\)) # (!\Mod1|auto_generated|divider|divider|StageOut[57]~111_combout\ & (\Add1~1\ & VCC)))) # 
-- (!\Div0|auto_generated|divider|quotient[1]~22_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[57]~111_combout\ & ((\Add1~1\) # (GND))) # (!\Mod1|auto_generated|divider|divider|StageOut[57]~111_combout\ & (!\Add1~1\))))
-- \Add1~3\ = CARRY((\Div0|auto_generated|divider|quotient[1]~22_combout\ & (\Mod1|auto_generated|divider|divider|StageOut[57]~111_combout\ & !\Add1~1\)) # (!\Div0|auto_generated|divider|quotient[1]~22_combout\ & 
-- ((\Mod1|auto_generated|divider|divider|StageOut[57]~111_combout\) # (!\Add1~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|quotient[1]~22_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[57]~111_combout\,
	datad => VCC,
	cin => \Add1~1\,
	combout => \Add1~2_combout\,
	cout => \Add1~3\);

-- Location: LCCOMB_X16_Y19_N8
\Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~4_combout\ = ((\Mod1|auto_generated|divider|divider|StageOut[58]~110_combout\ $ (\Div0|auto_generated|divider|quotient[2]~21_combout\ $ (\Add1~3\)))) # (GND)
-- \Add1~5\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[58]~110_combout\ & (\Div0|auto_generated|divider|quotient[2]~21_combout\ & !\Add1~3\)) # (!\Mod1|auto_generated|divider|divider|StageOut[58]~110_combout\ & 
-- ((\Div0|auto_generated|divider|quotient[2]~21_combout\) # (!\Add1~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[58]~110_combout\,
	datab => \Div0|auto_generated|divider|quotient[2]~21_combout\,
	datad => VCC,
	cin => \Add1~3\,
	combout => \Add1~4_combout\,
	cout => \Add1~5\);

-- Location: LCCOMB_X16_Y19_N10
\Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~6_combout\ = (\Mod1|auto_generated|divider|divider|StageOut[59]~109_combout\ & ((\Div0|auto_generated|divider|quotient[3]~20_combout\ & (!\Add1~5\)) # (!\Div0|auto_generated|divider|quotient[3]~20_combout\ & ((\Add1~5\) # (GND))))) # 
-- (!\Mod1|auto_generated|divider|divider|StageOut[59]~109_combout\ & ((\Div0|auto_generated|divider|quotient[3]~20_combout\ & (\Add1~5\ & VCC)) # (!\Div0|auto_generated|divider|quotient[3]~20_combout\ & (!\Add1~5\))))
-- \Add1~7\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[59]~109_combout\ & ((!\Add1~5\) # (!\Div0|auto_generated|divider|quotient[3]~20_combout\))) # (!\Mod1|auto_generated|divider|divider|StageOut[59]~109_combout\ & 
-- (!\Div0|auto_generated|divider|quotient[3]~20_combout\ & !\Add1~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[59]~109_combout\,
	datab => \Div0|auto_generated|divider|quotient[3]~20_combout\,
	datad => VCC,
	cin => \Add1~5\,
	combout => \Add1~6_combout\,
	cout => \Add1~7\);

-- Location: LCCOMB_X16_Y19_N12
\Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~8_combout\ = (\Div0|auto_generated|divider|quotient[4]~19_combout\ & ((GND) # (!\Add1~7\))) # (!\Div0|auto_generated|divider|quotient[4]~19_combout\ & (\Add1~7\ $ (GND)))
-- \Add1~9\ = CARRY((\Div0|auto_generated|divider|quotient[4]~19_combout\) # (!\Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|quotient[4]~19_combout\,
	datad => VCC,
	cin => \Add1~7\,
	combout => \Add1~8_combout\,
	cout => \Add1~9\);

-- Location: LCCOMB_X16_Y19_N14
\Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~10_combout\ = (\Div0|auto_generated|divider|quotient[5]~18_combout\ & (\Add1~9\ & VCC)) # (!\Div0|auto_generated|divider|quotient[5]~18_combout\ & (!\Add1~9\))
-- \Add1~11\ = CARRY((!\Div0|auto_generated|divider|quotient[5]~18_combout\ & !\Add1~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|quotient[5]~18_combout\,
	datad => VCC,
	cin => \Add1~9\,
	combout => \Add1~10_combout\,
	cout => \Add1~11\);

-- Location: LCCOMB_X16_Y19_N16
\Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~12_combout\ = (\Div0|auto_generated|divider|quotient[6]~17_combout\ & ((GND) # (!\Add1~11\))) # (!\Div0|auto_generated|divider|quotient[6]~17_combout\ & (\Add1~11\ $ (GND)))
-- \Add1~13\ = CARRY((\Div0|auto_generated|divider|quotient[6]~17_combout\) # (!\Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|quotient[6]~17_combout\,
	datad => VCC,
	cin => \Add1~11\,
	combout => \Add1~12_combout\,
	cout => \Add1~13\);

-- Location: LCCOMB_X16_Y19_N18
\Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~14_combout\ = (\Div0|auto_generated|divider|quotient[7]~16_combout\ & (\Add1~13\ & VCC)) # (!\Div0|auto_generated|divider|quotient[7]~16_combout\ & (!\Add1~13\))
-- \Add1~15\ = CARRY((!\Div0|auto_generated|divider|quotient[7]~16_combout\ & !\Add1~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|quotient[7]~16_combout\,
	datad => VCC,
	cin => \Add1~13\,
	combout => \Add1~14_combout\,
	cout => \Add1~15\);

-- Location: LCCOMB_X16_Y19_N20
\Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~16_combout\ = \Add1~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Add1~15\,
	combout => \Add1~16_combout\);

-- Location: LCCOMB_X17_Y20_N12
\Div1|auto_generated|divider|my_abs_num|_~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|my_abs_num|_~2_combout\ = \Add1~16_combout\ $ (\Add1~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add1~16_combout\,
	datad => \Add1~14_combout\,
	combout => \Div1|auto_generated|divider|my_abs_num|_~2_combout\);

-- Location: LCCOMB_X18_Y20_N18
\Div1|auto_generated|divider|my_abs_num|_~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|my_abs_num|_~1_combout\ = \Add1~12_combout\ $ (\Add1~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add1~12_combout\,
	datad => \Add1~16_combout\,
	combout => \Div1|auto_generated|divider|my_abs_num|_~1_combout\);

-- Location: LCCOMB_X16_Y19_N0
\Div1|auto_generated|divider|my_abs_num|cs1a[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ = (\Add1~16_combout\ & (!\Add1~4_combout\ & (!\Add1~0_combout\ & !\Add1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~16_combout\,
	datab => \Add1~4_combout\,
	datac => \Add1~0_combout\,
	datad => \Add1~2_combout\,
	combout => \Div1|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\);

-- Location: LCCOMB_X16_Y19_N22
\Div1|auto_generated|divider|my_abs_num|cs1a[4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ = (\Div1|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ & ((\Add1~8_combout\ & (!\Add1~16_combout\ & \Add1~6_combout\)) # (!\Add1~8_combout\ & (\Add1~16_combout\ & !\Add1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~8_combout\,
	datab => \Div1|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\,
	datac => \Add1~16_combout\,
	datad => \Add1~6_combout\,
	combout => \Div1|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\);

-- Location: LCCOMB_X18_Y20_N12
\Div1|auto_generated|divider|my_abs_num|_~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|my_abs_num|_~0_combout\ = \Add1~10_combout\ $ (\Add1~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add1~10_combout\,
	datad => \Add1~16_combout\,
	combout => \Div1|auto_generated|divider|my_abs_num|_~0_combout\);

-- Location: LCCOMB_X18_Y20_N28
\Div1|auto_generated|divider|my_abs_num|cs1a[7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|my_abs_num|cs1a[7]~2_combout\ = (\Div1|auto_generated|divider|my_abs_num|_~2_combout\ & (\Div1|auto_generated|divider|my_abs_num|_~1_combout\ & (\Div1|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ & 
-- \Div1|auto_generated|divider|my_abs_num|_~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|my_abs_num|_~2_combout\,
	datab => \Div1|auto_generated|divider|my_abs_num|_~1_combout\,
	datac => \Div1|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	datad => \Div1|auto_generated|divider|my_abs_num|_~0_combout\,
	combout => \Div1|auto_generated|divider|my_abs_num|cs1a[7]~2_combout\);

-- Location: LCCOMB_X18_Y20_N30
\Div1|auto_generated|divider|my_abs_num|cs1a[7]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|my_abs_num|cs1a[7]~3_combout\ = \Div1|auto_generated|divider|my_abs_num|_~2_combout\ $ (((\Div1|auto_generated|divider|my_abs_num|_~1_combout\ & (\Div1|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ & 
-- \Div1|auto_generated|divider|my_abs_num|_~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|my_abs_num|_~2_combout\,
	datab => \Div1|auto_generated|divider|my_abs_num|_~1_combout\,
	datac => \Div1|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	datad => \Div1|auto_generated|divider|my_abs_num|_~0_combout\,
	combout => \Div1|auto_generated|divider|my_abs_num|cs1a[7]~3_combout\);

-- Location: LCCOMB_X12_Y19_N28
\Div1|auto_generated|divider|my_abs_num|cs1a[6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|my_abs_num|cs1a[6]~4_combout\ = \Add1~12_combout\ $ (((\Div1|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ & (\Add1~10_combout\)) # (!\Div1|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ & ((\Add1~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	datab => \Add1~10_combout\,
	datac => \Add1~12_combout\,
	datad => \Add1~16_combout\,
	combout => \Div1|auto_generated|divider|my_abs_num|cs1a[6]~4_combout\);

-- Location: LCCOMB_X13_Y19_N0
\Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = \Div1|auto_generated|divider|my_abs_num|cs1a[6]~4_combout\ $ (VCC)
-- \Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY(\Div1|auto_generated|divider|my_abs_num|cs1a[6]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|my_abs_num|cs1a[6]~4_combout\,
	datad => VCC,
	combout => \Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X13_Y19_N2
\Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\Div1|auto_generated|divider|my_abs_num|cs1a[7]~3_combout\ & (\Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & VCC)) # 
-- (!\Div1|auto_generated|divider|my_abs_num|cs1a[7]~3_combout\ & (!\Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\))
-- \Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\Div1|auto_generated|divider|my_abs_num|cs1a[7]~3_combout\ & !\Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|my_abs_num|cs1a[7]~3_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X13_Y19_N4
\Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\Div1|auto_generated|divider|my_abs_num|cs1a[7]~2_combout\ & (\Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ $ (GND))) # 
-- (!\Div1|auto_generated|divider|my_abs_num|cs1a[7]~2_combout\ & (!\Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & VCC))
-- \Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((\Div1|auto_generated|divider|my_abs_num|cs1a[7]~2_combout\ & !\Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|my_abs_num|cs1a[7]~2_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X13_Y19_N6
\Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ = !\Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\
-- \Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ = CARRY(!\Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	combout => \Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7\);

-- Location: LCCOMB_X13_Y19_N8
\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7\,
	combout => \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X12_Y19_N26
\Div1|auto_generated|divider|divider|StageOut[28]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[28]~48_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[28]~48_combout\);

-- Location: LCCOMB_X13_Y19_N30
\Div1|auto_generated|divider|divider|StageOut[27]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[27]~49_combout\ = (\Div1|auto_generated|divider|my_abs_num|cs1a[7]~2_combout\ & \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|my_abs_num|cs1a[7]~2_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[27]~49_combout\);

-- Location: LCCOMB_X12_Y19_N4
\Div1|auto_generated|divider|divider|StageOut[27]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[27]~50_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[27]~50_combout\);

-- Location: LCCOMB_X12_Y19_N30
\Div1|auto_generated|divider|divider|StageOut[26]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[26]~52_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[26]~52_combout\);

-- Location: LCCOMB_X13_Y19_N12
\Div1|auto_generated|divider|divider|StageOut[26]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[26]~51_combout\ = (\Div1|auto_generated|divider|my_abs_num|cs1a[7]~3_combout\ & \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|my_abs_num|cs1a[7]~3_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[26]~51_combout\);

-- Location: LCCOMB_X12_Y19_N6
\Div1|auto_generated|divider|divider|StageOut[25]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[25]~54_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[25]~54_combout\);

-- Location: LCCOMB_X12_Y19_N24
\Div1|auto_generated|divider|divider|StageOut[25]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[25]~53_combout\ = (\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Div1|auto_generated|divider|my_abs_num|cs1a[6]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div1|auto_generated|divider|my_abs_num|cs1a[6]~4_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[25]~53_combout\);

-- Location: LCCOMB_X12_Y19_N10
\Div1|auto_generated|divider|divider|StageOut[24]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[24]~56_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\Div1|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ $ (\Add1~10_combout\ $ (\Add1~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100100000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	datab => \Add1~10_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Add1~16_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[24]~56_combout\);

-- Location: LCCOMB_X12_Y19_N8
\Div1|auto_generated|divider|divider|StageOut[24]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[24]~55_combout\ = (\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\Div1|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ $ (\Add1~10_combout\ $ (\Add1~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	datab => \Add1~10_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Add1~16_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[24]~55_combout\);

-- Location: LCCOMB_X12_Y19_N12
\Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\Div1|auto_generated|divider|divider|StageOut[24]~56_combout\) # (\Div1|auto_generated|divider|divider|StageOut[24]~55_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[24]~56_combout\) # (\Div1|auto_generated|divider|divider|StageOut[24]~55_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[24]~56_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[24]~55_combout\,
	datad => VCC,
	combout => \Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X12_Y19_N14
\Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\Div1|auto_generated|divider|divider|StageOut[25]~54_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[25]~53_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\Div1|auto_generated|divider|divider|StageOut[25]~54_combout\ & 
-- (!\Div1|auto_generated|divider|divider|StageOut[25]~53_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[25]~54_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[25]~53_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[25]~54_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[25]~53_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X12_Y19_N16
\Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\Div1|auto_generated|divider|divider|StageOut[26]~52_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[26]~51_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\Div1|auto_generated|divider|divider|StageOut[26]~52_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[26]~51_combout\)))))
-- \Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\Div1|auto_generated|divider|divider|StageOut[26]~52_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[26]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[26]~52_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[26]~51_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X12_Y19_N18
\Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ = (\Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (((\Div1|auto_generated|divider|divider|StageOut[27]~49_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[27]~50_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (!\Div1|auto_generated|divider|divider|StageOut[27]~49_combout\ & 
-- (!\Div1|auto_generated|divider|divider|StageOut[27]~50_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[27]~49_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[27]~50_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[27]~49_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[27]~50_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	combout => \Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\);

-- Location: LCCOMB_X12_Y19_N20
\Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[28]~48_combout\) # (!\Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[28]~48_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\,
	cout => \Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout\);

-- Location: LCCOMB_X12_Y19_N22
\Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ = !\Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\);

-- Location: LCCOMB_X13_Y19_N14
\Div1|auto_generated|divider|divider|StageOut[34]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[34]~57_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[34]~57_combout\);

-- Location: LCCOMB_X13_Y19_N16
\Div1|auto_generated|divider|divider|StageOut[34]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[34]~93_combout\ = (\Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- (\Div1|auto_generated|divider|my_abs_num|cs1a[7]~2_combout\)) # (!\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Div1|auto_generated|divider|my_abs_num|cs1a[7]~2_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[34]~93_combout\);

-- Location: LCCOMB_X13_Y19_N22
\Div1|auto_generated|divider|divider|StageOut[33]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[33]~94_combout\ = (\Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- (\Div1|auto_generated|divider|my_abs_num|cs1a[7]~3_combout\)) # (!\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|my_abs_num|cs1a[7]~3_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[33]~94_combout\);

-- Location: LCCOMB_X13_Y19_N20
\Div1|auto_generated|divider|divider|StageOut[33]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[33]~58_combout\ = (\Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[33]~58_combout\);

-- Location: LCCOMB_X13_Y19_N24
\Div1|auto_generated|divider|divider|StageOut[32]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[32]~95_combout\ = (\Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- (\Div1|auto_generated|divider|my_abs_num|cs1a[6]~4_combout\)) # (!\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Div1|auto_generated|divider|my_abs_num|cs1a[6]~4_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[32]~95_combout\);

-- Location: LCCOMB_X13_Y19_N18
\Div1|auto_generated|divider|divider|StageOut[32]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[32]~59_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[32]~59_combout\);

-- Location: LCCOMB_X17_Y19_N8
\Div1|auto_generated|divider|divider|StageOut[31]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[31]~61_combout\ = (\Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[31]~61_combout\);

-- Location: LCCOMB_X12_Y19_N0
\Div1|auto_generated|divider|divider|StageOut[31]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[31]~60_combout\ = (\Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & (\Div1|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ $ (\Add1~10_combout\ $ (\Add1~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	datab => \Add1~10_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Add1~16_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[31]~60_combout\);

-- Location: LCCOMB_X16_Y19_N2
\Div1|auto_generated|divider|my_abs_num|cs1a[4]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|my_abs_num|cs1a[4]~5_combout\ = \Add1~8_combout\ $ (((\Div1|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ & ((\Add1~6_combout\))) # (!\Div1|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ & (\Add1~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011010011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~8_combout\,
	datab => \Div1|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\,
	datac => \Add1~16_combout\,
	datad => \Add1~6_combout\,
	combout => \Div1|auto_generated|divider|my_abs_num|cs1a[4]~5_combout\);

-- Location: LCCOMB_X17_Y19_N10
\Div1|auto_generated|divider|divider|StageOut[30]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[30]~62_combout\ = (\Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Div1|auto_generated|divider|my_abs_num|cs1a[4]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Div1|auto_generated|divider|my_abs_num|cs1a[4]~5_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[30]~62_combout\);

-- Location: LCCOMB_X17_Y19_N4
\Div1|auto_generated|divider|divider|StageOut[30]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[30]~63_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Div1|auto_generated|divider|my_abs_num|cs1a[4]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Div1|auto_generated|divider|my_abs_num|cs1a[4]~5_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[30]~63_combout\);

-- Location: LCCOMB_X17_Y19_N12
\Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\Div1|auto_generated|divider|divider|StageOut[30]~62_combout\) # (\Div1|auto_generated|divider|divider|StageOut[30]~63_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[30]~62_combout\) # (\Div1|auto_generated|divider|divider|StageOut[30]~63_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[30]~62_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[30]~63_combout\,
	datad => VCC,
	combout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X17_Y19_N14
\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\Div1|auto_generated|divider|divider|StageOut[31]~61_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[31]~60_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\Div1|auto_generated|divider|divider|StageOut[31]~61_combout\ & 
-- (!\Div1|auto_generated|divider|divider|StageOut[31]~60_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[31]~61_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[31]~60_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[31]~61_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[31]~60_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X17_Y19_N16
\Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\Div1|auto_generated|divider|divider|StageOut[32]~95_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[32]~59_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\Div1|auto_generated|divider|divider|StageOut[32]~95_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[32]~59_combout\)))))
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\Div1|auto_generated|divider|divider|StageOut[32]~95_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[32]~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[32]~95_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[32]~59_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X17_Y19_N18
\Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ = (\Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (((\Div1|auto_generated|divider|divider|StageOut[33]~94_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[33]~58_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (!\Div1|auto_generated|divider|divider|StageOut[33]~94_combout\ & 
-- (!\Div1|auto_generated|divider|divider|StageOut[33]~58_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[33]~94_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[33]~58_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[33]~94_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[33]~58_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	combout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\);

-- Location: LCCOMB_X17_Y19_N20
\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[34]~57_combout\) # ((\Div1|auto_generated|divider|divider|StageOut[34]~93_combout\) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[34]~57_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[34]~93_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\,
	cout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\);

-- Location: LCCOMB_X17_Y19_N22
\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ = !\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\);

-- Location: LCCOMB_X18_Y19_N26
\Div1|auto_generated|divider|divider|StageOut[40]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[40]~64_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[40]~64_combout\);

-- Location: LCCOMB_X13_Y19_N28
\Div1|auto_generated|divider|divider|StageOut[40]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[40]~85_combout\ = (\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[33]~94_combout\) # 
-- ((\Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[33]~94_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[40]~85_combout\);

-- Location: LCCOMB_X14_Y21_N20
\Div1|auto_generated|divider|divider|StageOut[39]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[39]~65_combout\ = (\Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & !\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[39]~65_combout\);

-- Location: LCCOMB_X13_Y19_N26
\Div1|auto_generated|divider|divider|StageOut[39]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[39]~86_combout\ = (\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[32]~95_combout\) # 
-- ((\Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[32]~95_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[39]~86_combout\);

-- Location: LCCOMB_X17_Y19_N2
\Div1|auto_generated|divider|divider|StageOut[38]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[38]~87_combout\ = (\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[31]~60_combout\) # 
-- ((\Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[31]~60_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[38]~87_combout\);

-- Location: LCCOMB_X17_Y19_N6
\Div1|auto_generated|divider|divider|StageOut[38]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[38]~66_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[38]~66_combout\);

-- Location: LCCOMB_X17_Y19_N26
\Div1|auto_generated|divider|divider|StageOut[37]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[37]~68_combout\ = (\Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ & !\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[37]~68_combout\);

-- Location: LCCOMB_X17_Y19_N28
\Div1|auto_generated|divider|divider|StageOut[37]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[37]~67_combout\ = (\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & \Div1|auto_generated|divider|my_abs_num|cs1a[4]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datad => \Div1|auto_generated|divider|my_abs_num|cs1a[4]~5_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[37]~67_combout\);

-- Location: LCCOMB_X18_Y19_N22
\Div1|auto_generated|divider|divider|StageOut[36]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[36]~70_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & (\Add1~16_combout\ $ (\Div1|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ $ (\Add1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000100010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~16_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datac => \Div1|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\,
	datad => \Add1~6_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[36]~70_combout\);

-- Location: LCCOMB_X18_Y19_N28
\Div1|auto_generated|divider|divider|StageOut[36]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[36]~69_combout\ = (\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & (\Add1~16_combout\ $ (\Div1|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ $ (\Add1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~16_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datac => \Div1|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\,
	datad => \Add1~6_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[36]~69_combout\);

-- Location: LCCOMB_X18_Y19_N2
\Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\Div1|auto_generated|divider|divider|StageOut[36]~70_combout\) # (\Div1|auto_generated|divider|divider|StageOut[36]~69_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[36]~70_combout\) # (\Div1|auto_generated|divider|divider|StageOut[36]~69_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[36]~70_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[36]~69_combout\,
	datad => VCC,
	combout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X18_Y19_N4
\Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\Div1|auto_generated|divider|divider|StageOut[37]~68_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[37]~67_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\Div1|auto_generated|divider|divider|StageOut[37]~68_combout\ & 
-- (!\Div1|auto_generated|divider|divider|StageOut[37]~67_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[37]~68_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[37]~67_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[37]~68_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[37]~67_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X18_Y19_N6
\Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\Div1|auto_generated|divider|divider|StageOut[38]~87_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[38]~66_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\Div1|auto_generated|divider|divider|StageOut[38]~87_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[38]~66_combout\)))))
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\Div1|auto_generated|divider|divider|StageOut[38]~87_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[38]~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[38]~87_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[38]~66_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X18_Y19_N8
\Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ = (\Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & (((\Div1|auto_generated|divider|divider|StageOut[39]~65_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[39]~86_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & (!\Div1|auto_generated|divider|divider|StageOut[39]~65_combout\ & 
-- (!\Div1|auto_generated|divider|divider|StageOut[39]~86_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[39]~65_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[39]~86_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[39]~65_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[39]~86_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	combout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\);

-- Location: LCCOMB_X18_Y19_N10
\Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[40]~64_combout\) # ((\Div1|auto_generated|divider|divider|StageOut[40]~85_combout\) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[40]~64_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[40]~85_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\,
	cout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\);

-- Location: LCCOMB_X18_Y19_N12
\Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ = !\Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\);

-- Location: LCCOMB_X17_Y19_N0
\Div1|auto_generated|divider|divider|StageOut[46]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[46]~71_combout\ = (\Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ & !\Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[46]~71_combout\);

-- Location: LCCOMB_X14_Y21_N0
\Div1|auto_generated|divider|divider|StageOut[46]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[46]~88_combout\ = (\Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[39]~86_combout\) # 
-- ((\Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & !\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[39]~86_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[46]~88_combout\);

-- Location: LCCOMB_X17_Y18_N24
\Div1|auto_generated|divider|divider|StageOut[45]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[45]~72_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[45]~72_combout\);

-- Location: LCCOMB_X17_Y19_N24
\Div1|auto_generated|divider|divider|StageOut[45]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[45]~89_combout\ = (\Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[38]~87_combout\) # 
-- ((\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datad => \Div1|auto_generated|divider|divider|StageOut[38]~87_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[45]~89_combout\);

-- Location: LCCOMB_X17_Y19_N30
\Div1|auto_generated|divider|divider|StageOut[44]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[44]~96_combout\ = (\Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & 
-- ((\Div1|auto_generated|divider|my_abs_num|cs1a[4]~5_combout\))) # (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & (\Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => \Div1|auto_generated|divider|my_abs_num|cs1a[4]~5_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[44]~96_combout\);

-- Location: LCCOMB_X17_Y18_N2
\Div1|auto_generated|divider|divider|StageOut[44]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[44]~73_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[44]~73_combout\);

-- Location: LCCOMB_X18_Y19_N16
\Div1|auto_generated|divider|divider|StageOut[43]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[43]~74_combout\ = (\Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & (\Add1~16_combout\ $ (\Div1|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ $ (\Add1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~16_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datac => \Div1|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\,
	datad => \Add1~6_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[43]~74_combout\);

-- Location: LCCOMB_X18_Y19_N30
\Div1|auto_generated|divider|divider|StageOut[43]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[43]~75_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & \Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[43]~75_combout\);

-- Location: LCCOMB_X16_Y19_N24
\Div1|auto_generated|divider|my_abs_num|cs1a[2]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|my_abs_num|cs1a[2]~6_combout\ = \Add1~4_combout\ $ (((\Add1~16_combout\ & ((\Add1~0_combout\) # (\Add1~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~16_combout\,
	datab => \Add1~4_combout\,
	datac => \Add1~0_combout\,
	datad => \Add1~2_combout\,
	combout => \Div1|auto_generated|divider|my_abs_num|cs1a[2]~6_combout\);

-- Location: LCCOMB_X17_Y18_N22
\Div1|auto_generated|divider|divider|StageOut[42]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[42]~77_combout\ = (\Div1|auto_generated|divider|my_abs_num|cs1a[2]~6_combout\ & !\Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|my_abs_num|cs1a[2]~6_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[42]~77_combout\);

-- Location: LCCOMB_X17_Y18_N0
\Div1|auto_generated|divider|divider|StageOut[42]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[42]~76_combout\ = (\Div1|auto_generated|divider|my_abs_num|cs1a[2]~6_combout\ & \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|my_abs_num|cs1a[2]~6_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[42]~76_combout\);

-- Location: LCCOMB_X17_Y18_N10
\Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ = (((\Div1|auto_generated|divider|divider|StageOut[42]~77_combout\) # (\Div1|auto_generated|divider|divider|StageOut[42]~76_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[42]~77_combout\) # (\Div1|auto_generated|divider|divider|StageOut[42]~76_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[42]~77_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[42]~76_combout\,
	datad => VCC,
	combout => \Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\);

-- Location: LCCOMB_X17_Y18_N12
\Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ = (\Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (((\Div1|auto_generated|divider|divider|StageOut[43]~74_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[43]~75_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (!\Div1|auto_generated|divider|divider|StageOut[43]~74_combout\ & 
-- (!\Div1|auto_generated|divider|divider|StageOut[43]~75_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[43]~74_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[43]~75_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[43]~74_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[43]~75_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\,
	combout => \Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\);

-- Location: LCCOMB_X17_Y18_N14
\Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ = (\Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & (((\Div1|auto_generated|divider|divider|StageOut[44]~96_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[44]~73_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((((\Div1|auto_generated|divider|divider|StageOut[44]~96_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[44]~73_combout\)))))
-- \Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ = CARRY((!\Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((\Div1|auto_generated|divider|divider|StageOut[44]~96_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[44]~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[44]~96_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[44]~73_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\,
	combout => \Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\);

-- Location: LCCOMB_X17_Y18_N16
\Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ = (\Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ & (((\Div1|auto_generated|divider|divider|StageOut[45]~72_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[45]~89_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ & (!\Div1|auto_generated|divider|divider|StageOut[45]~72_combout\ & 
-- (!\Div1|auto_generated|divider|divider|StageOut[45]~89_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[45]~72_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[45]~89_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[45]~72_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[45]~89_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\,
	combout => \Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7\);

-- Location: LCCOMB_X17_Y18_N18
\Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~9_cout\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[46]~71_combout\) # ((\Div1|auto_generated|divider|divider|StageOut[46]~88_combout\) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[46]~71_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[46]~88_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7\,
	cout => \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~9_cout\);

-- Location: LCCOMB_X17_Y18_N20
\Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ = !\Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~9_cout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\);

-- Location: LCCOMB_X17_Y18_N4
\Div1|auto_generated|divider|divider|StageOut[52]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[52]~78_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & \Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[52]~78_combout\);

-- Location: LCCOMB_X17_Y18_N28
\Div1|auto_generated|divider|divider|StageOut[52]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[52]~90_combout\ = (\Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[45]~89_combout\) # 
-- ((\Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ & !\Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datad => \Div1|auto_generated|divider|divider|StageOut[45]~89_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[52]~90_combout\);

-- Location: LCCOMB_X17_Y18_N6
\Div1|auto_generated|divider|divider|StageOut[51]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[51]~79_combout\ = (\Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ & !\Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[51]~79_combout\);

-- Location: LCCOMB_X17_Y18_N26
\Div1|auto_generated|divider|divider|StageOut[51]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[51]~91_combout\ = (\Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[44]~96_combout\) # 
-- ((!\Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[44]~96_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[51]~91_combout\);

-- Location: LCCOMB_X17_Y18_N8
\Div1|auto_generated|divider|divider|StageOut[50]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[50]~80_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & \Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[50]~80_combout\);

-- Location: LCCOMB_X18_Y19_N24
\Div1|auto_generated|divider|divider|StageOut[50]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[50]~92_combout\ = (\Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[43]~74_combout\) # 
-- ((\Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ & !\Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datad => \Div1|auto_generated|divider|divider|StageOut[43]~74_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[50]~92_combout\);

-- Location: LCCOMB_X17_Y18_N30
\Div1|auto_generated|divider|divider|StageOut[49]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[49]~82_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & \Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[49]~82_combout\);

-- Location: LCCOMB_X16_Y19_N26
\Div1|auto_generated|divider|divider|StageOut[49]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[49]~81_combout\ = (\Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & \Div1|auto_generated|divider|my_abs_num|cs1a[2]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datad => \Div1|auto_generated|divider|my_abs_num|cs1a[2]~6_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[49]~81_combout\);

-- Location: LCCOMB_X16_Y19_N30
\Div1|auto_generated|divider|divider|StageOut[48]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[48]~84_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & (\Add1~2_combout\ $ (((\Add1~16_combout\ & \Add1~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~16_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datac => \Add1~0_combout\,
	datad => \Add1~2_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[48]~84_combout\);

-- Location: LCCOMB_X16_Y19_N28
\Div1|auto_generated|divider|divider|StageOut[48]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[48]~83_combout\ = (\Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & (\Add1~2_combout\ $ (((\Add1~16_combout\ & \Add1~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~16_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datac => \Add1~0_combout\,
	datad => \Add1~2_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[48]~83_combout\);

-- Location: LCCOMB_X16_Y18_N0
\Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~1_cout\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[48]~84_combout\) # (\Div1|auto_generated|divider|divider|StageOut[48]~83_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[48]~84_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[48]~83_combout\,
	datad => VCC,
	cout => \Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~1_cout\);

-- Location: LCCOMB_X16_Y18_N2
\Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~3_cout\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[49]~82_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[49]~81_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[49]~82_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[49]~81_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~1_cout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~3_cout\);

-- Location: LCCOMB_X16_Y18_N4
\Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~5_cout\ = CARRY((!\Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~3_cout\ & ((\Div1|auto_generated|divider|divider|StageOut[50]~80_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[50]~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[50]~80_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[50]~92_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~3_cout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~5_cout\);

-- Location: LCCOMB_X16_Y18_N6
\Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[51]~79_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[51]~91_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[51]~79_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[51]~91_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~5_cout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\);

-- Location: LCCOMB_X16_Y18_N8
\Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~9_cout\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[52]~78_combout\) # ((\Div1|auto_generated|divider|divider|StageOut[52]~90_combout\) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[52]~78_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[52]~90_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~9_cout\);

-- Location: LCCOMB_X16_Y18_N10
\Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ = !\Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~9_cout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\);

-- Location: LCCOMB_X16_Y18_N18
\Div1|auto_generated|divider|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|op_1~0_combout\ = \Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ $ (VCC)
-- \Div1|auto_generated|divider|op_1~1\ = CARRY(\Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datad => VCC,
	combout => \Div1|auto_generated|divider|op_1~0_combout\,
	cout => \Div1|auto_generated|divider|op_1~1\);

-- Location: LCCOMB_X16_Y18_N20
\Div1|auto_generated|divider|op_1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|op_1~3_combout\ = (\Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & (!\Div1|auto_generated|divider|op_1~1\)) # (!\Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & 
-- ((\Div1|auto_generated|divider|op_1~1\) # (GND)))
-- \Div1|auto_generated|divider|op_1~4\ = CARRY((!\Div1|auto_generated|divider|op_1~1\) # (!\Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|op_1~1\,
	combout => \Div1|auto_generated|divider|op_1~3_combout\,
	cout => \Div1|auto_generated|divider|op_1~4\);

-- Location: LCCOMB_X16_Y18_N22
\Div1|auto_generated|divider|op_1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|op_1~5_combout\ = (\Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & (\Div1|auto_generated|divider|op_1~4\ $ (GND))) # (!\Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & 
-- (!\Div1|auto_generated|divider|op_1~4\ & VCC))
-- \Div1|auto_generated|divider|op_1~6\ = CARRY((\Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & !\Div1|auto_generated|divider|op_1~4\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|op_1~4\,
	combout => \Div1|auto_generated|divider|op_1~5_combout\,
	cout => \Div1|auto_generated|divider|op_1~6\);

-- Location: LCCOMB_X16_Y18_N24
\Div1|auto_generated|divider|op_1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|op_1~7_combout\ = (\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & (!\Div1|auto_generated|divider|op_1~6\)) # (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & 
-- ((\Div1|auto_generated|divider|op_1~6\) # (GND)))
-- \Div1|auto_generated|divider|op_1~8\ = CARRY((!\Div1|auto_generated|divider|op_1~6\) # (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|op_1~6\,
	combout => \Div1|auto_generated|divider|op_1~7_combout\,
	cout => \Div1|auto_generated|divider|op_1~8\);

-- Location: LCCOMB_X16_Y18_N26
\Div1|auto_generated|divider|op_1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|op_1~9_combout\ = \Div1|auto_generated|divider|op_1~8\ $ (!\Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	cin => \Div1|auto_generated|divider|op_1~8\,
	combout => \Div1|auto_generated|divider|op_1~9_combout\);

-- Location: LCCOMB_X14_Y21_N10
\Div1|auto_generated|divider|_~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|_~1_combout\ = (\Add1~16_combout\) # (\Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add1~16_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Div1|auto_generated|divider|_~1_combout\);

-- Location: LCCOMB_X14_Y21_N16
\Div1|auto_generated|divider|op_1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|op_1~11_combout\ = (\Add1~16_combout\ & \Div1|auto_generated|divider|op_1~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add1~16_combout\,
	datac => \Div1|auto_generated|divider|op_1~9_combout\,
	combout => \Div1|auto_generated|divider|op_1~11_combout\);

-- Location: LCCOMB_X14_Y21_N22
\Div1|auto_generated|divider|_~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|_~2_combout\ = (\Add1~16_combout\) # (\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add1~16_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \Div1|auto_generated|divider|_~2_combout\);

-- Location: LCCOMB_X14_Y21_N8
\Div1|auto_generated|divider|op_1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|op_1~12_combout\ = (\Add1~16_combout\ & \Div1|auto_generated|divider|op_1~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add1~16_combout\,
	datac => \Div1|auto_generated|divider|op_1~7_combout\,
	combout => \Div1|auto_generated|divider|op_1~12_combout\);

-- Location: LCCOMB_X14_Y21_N12
\Div1|auto_generated|divider|op_1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|op_1~13_combout\ = (\Add1~16_combout\ & \Div1|auto_generated|divider|op_1~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add1~16_combout\,
	datac => \Div1|auto_generated|divider|op_1~5_combout\,
	combout => \Div1|auto_generated|divider|op_1~13_combout\);

-- Location: LCCOMB_X14_Y21_N18
\Div1|auto_generated|divider|_~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|_~3_combout\ = (\Add1~16_combout\) # (\Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add1~16_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	combout => \Div1|auto_generated|divider|_~3_combout\);

-- Location: LCCOMB_X14_Y21_N24
\Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = (((\Div1|auto_generated|divider|op_1~13_combout\) # (!\Div1|auto_generated|divider|_~3_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY((\Div1|auto_generated|divider|op_1~13_combout\) # (!\Div1|auto_generated|divider|_~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|op_1~13_combout\,
	datab => \Div1|auto_generated|divider|_~3_combout\,
	datad => VCC,
	combout => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X14_Y21_N26
\Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & (((\Div1|auto_generated|divider|op_1~12_combout\) # (!\Div1|auto_generated|divider|_~2_combout\)))) # 
-- (!\Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & (\Div1|auto_generated|divider|_~2_combout\ & (!\Div1|auto_generated|divider|op_1~12_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((\Div1|auto_generated|divider|_~2_combout\ & (!\Div1|auto_generated|divider|op_1~12_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001000000010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|_~2_combout\,
	datab => \Div1|auto_generated|divider|op_1~12_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X14_Y21_N28
\Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & (((\Div1|auto_generated|divider|op_1~11_combout\) # (!\Div1|auto_generated|divider|_~1_combout\)))) # 
-- (!\Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & ((((\Div1|auto_generated|divider|op_1~11_combout\) # (!\Div1|auto_generated|divider|_~1_combout\)))))
-- \Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((!\Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & ((\Div1|auto_generated|divider|op_1~11_combout\) # (!\Div1|auto_generated|divider|_~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001000001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|_~1_combout\,
	datab => \Div1|auto_generated|divider|op_1~11_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X14_Y21_N30
\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X14_Y18_N30
\Mod2|auto_generated|divider|divider|StageOut[18]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[18]~40_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Add1~16_combout\ & ((\Div1|auto_generated|divider|op_1~9_combout\))) # (!\Add1~16_combout\ & 
-- (!\Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \Add1~16_combout\,
	datac => \Div1|auto_generated|divider|op_1~9_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[18]~40_combout\);

-- Location: LCCOMB_X14_Y21_N14
\Mod2|auto_generated|divider|divider|StageOut[18]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[18]~32_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[18]~32_combout\);

-- Location: LCCOMB_X14_Y18_N20
\Mod2|auto_generated|divider|divider|StageOut[17]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[17]~33_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[17]~33_combout\);

-- Location: LCCOMB_X14_Y18_N16
\Mod2|auto_generated|divider|divider|StageOut[17]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[17]~41_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Add1~16_combout\ & ((\Div1|auto_generated|divider|op_1~7_combout\))) # (!\Add1~16_combout\ & 
-- (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datab => \Add1~16_combout\,
	datac => \Div1|auto_generated|divider|op_1~7_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[17]~41_combout\);

-- Location: LCCOMB_X14_Y18_N26
\Mod2|auto_generated|divider|divider|StageOut[16]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[16]~34_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[16]~34_combout\);

-- Location: LCCOMB_X14_Y18_N18
\Mod2|auto_generated|divider|divider|StageOut[16]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[16]~42_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Add1~16_combout\ & (\Div1|auto_generated|divider|op_1~5_combout\)) # (!\Add1~16_combout\ & 
-- ((!\Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|op_1~5_combout\,
	datab => \Add1~16_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[16]~42_combout\);

-- Location: LCCOMB_X14_Y18_N4
\Mod2|auto_generated|divider|divider|StageOut[15]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[15]~43_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Add1~16_combout\ & ((\Div1|auto_generated|divider|op_1~3_combout\))) # (!\Add1~16_combout\ & 
-- (!\Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datab => \Div1|auto_generated|divider|op_1~3_combout\,
	datac => \Add1~16_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[15]~43_combout\);

-- Location: LCCOMB_X18_Y19_N0
\Div1|auto_generated|divider|op_1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|op_1~14_combout\ = (\Add1~16_combout\ & \Div1|auto_generated|divider|op_1~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~16_combout\,
	datac => \Div1|auto_generated|divider|op_1~3_combout\,
	combout => \Div1|auto_generated|divider|op_1~14_combout\);

-- Location: LCCOMB_X18_Y19_N14
\Div1|auto_generated|divider|_~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|_~4_combout\ = (\Add1~16_combout\) # (\Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add1~16_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	combout => \Div1|auto_generated|divider|_~4_combout\);

-- Location: LCCOMB_X18_Y19_N20
\Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ = (\Div1|auto_generated|divider|op_1~14_combout\) # (!\Div1|auto_generated|divider|_~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|op_1~14_combout\,
	datac => \Div1|auto_generated|divider|_~4_combout\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\);

-- Location: LCCOMB_X14_Y18_N24
\Mod2|auto_generated|divider|divider|StageOut[15]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[15]~35_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[15]~35_combout\);

-- Location: LCCOMB_X14_Y18_N6
\Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout\ = (((\Mod2|auto_generated|divider|divider|StageOut[15]~43_combout\) # (\Mod2|auto_generated|divider|divider|StageOut[15]~35_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~3\ = CARRY((\Mod2|auto_generated|divider|divider|StageOut[15]~43_combout\) # (\Mod2|auto_generated|divider|divider|StageOut[15]~35_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[15]~43_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[15]~35_combout\,
	datad => VCC,
	combout => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~3\);

-- Location: LCCOMB_X14_Y18_N8
\Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~3\ & (((\Mod2|auto_generated|divider|divider|StageOut[16]~34_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[16]~42_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~3\ & (!\Mod2|auto_generated|divider|divider|StageOut[16]~34_combout\ & 
-- (!\Mod2|auto_generated|divider|divider|StageOut[16]~42_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~5\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[16]~34_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[16]~42_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[16]~34_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[16]~42_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~3\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~5\);

-- Location: LCCOMB_X14_Y18_N10
\Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~5\ & (((\Mod2|auto_generated|divider|divider|StageOut[17]~33_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[17]~41_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~5\ & ((((\Mod2|auto_generated|divider|divider|StageOut[17]~33_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[17]~41_combout\)))))
-- \Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~7\ = CARRY((!\Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~5\ & ((\Mod2|auto_generated|divider|divider|StageOut[17]~33_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[17]~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[17]~33_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[17]~41_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~5\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~7\);

-- Location: LCCOMB_X14_Y18_N12
\Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~9_cout\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[18]~40_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[18]~32_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[18]~40_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[18]~32_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~7\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~9_cout\);

-- Location: LCCOMB_X14_Y18_N14
\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ = \Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~9_cout\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\);

-- Location: LCCOMB_X16_Y18_N14
\Div1|auto_generated|divider|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|op_1~2_combout\ = (\Add1~16_combout\ & \Div1|auto_generated|divider|op_1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~16_combout\,
	datad => \Div1|auto_generated|divider|op_1~0_combout\,
	combout => \Div1|auto_generated|divider|op_1~2_combout\);

-- Location: LCCOMB_X16_Y18_N28
\Div1|auto_generated|divider|_~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|_~0_combout\ = (\Add1~16_combout\) # (\Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~16_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	combout => \Div1|auto_generated|divider|_~0_combout\);

-- Location: LCCOMB_X16_Y18_N16
\Mod2|auto_generated|divider|divider|add_sub_4_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout\ = (\Div1|auto_generated|divider|op_1~2_combout\) # (!\Div1|auto_generated|divider|_~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|op_1~2_combout\,
	datad => \Div1|auto_generated|divider|_~0_combout\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout\);

-- Location: LCCOMB_X16_Y18_N12
\Mod2|auto_generated|divider|divider|StageOut[20]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[20]~36_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & (((\Div1|auto_generated|divider|op_1~2_combout\) # (!\Div1|auto_generated|divider|_~0_combout\)))) # 
-- (!\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & (\Mod2|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout\,
	datac => \Div1|auto_generated|divider|op_1~2_combout\,
	datad => \Div1|auto_generated|divider|_~0_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[20]~36_combout\);

-- Location: LCCOMB_X9_Y21_N12
\lcd_map|Selector7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Selector7~2_combout\ = (\cont|estacao\(0) & (!\lcd_map|pr_state.WriteData24~q\ & ((!\lcd_map|pr_state.WriteData25~q\)))) # (!\cont|estacao\(0) & ((\s1~input_o\ & (!\lcd_map|pr_state.WriteData24~q\)) # (!\s1~input_o\ & 
-- ((!\lcd_map|pr_state.WriteData25~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|pr_state.WriteData24~q\,
	datab => \s1~input_o\,
	datac => \cont|estacao\(0),
	datad => \lcd_map|pr_state.WriteData25~q\,
	combout => \lcd_map|Selector7~2_combout\);

-- Location: LCCOMB_X9_Y21_N30
\lcd_map|Selector7~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Selector7~3_combout\ = (\lcd_map|Selector7~2_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[56]~108_combout\) # (!\lcd_map|pr_state.WriteData23~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \lcd_map|pr_state.WriteData23~q\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[56]~108_combout\,
	datad => \lcd_map|Selector7~2_combout\,
	combout => \lcd_map|Selector7~3_combout\);

-- Location: LCCOMB_X8_Y20_N12
\lcd_map|Selector7~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Selector7~4_combout\ = (\s2~input_o\ & (((!\lcd_map|pr_state.WriteData7~q\)))) # (!\s2~input_o\ & (!\lcd_map|pr_state.WriteData8~q\ & ((!\lcd_map|pr_state.WriteData11~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|pr_state.WriteData8~q\,
	datab => \lcd_map|pr_state.WriteData7~q\,
	datac => \lcd_map|pr_state.WriteData11~q\,
	datad => \s2~input_o\,
	combout => \lcd_map|Selector7~4_combout\);

-- Location: LCCOMB_X9_Y20_N26
\lcd_map|Selector7~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Selector7~5_combout\ = (\lcd_map|Selector7~3_combout\ & (\lcd_map|Selector7~4_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[20]~36_combout\) # (!\lcd_map|pr_state.WriteData22~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[20]~36_combout\,
	datab => \lcd_map|pr_state.WriteData22~q\,
	datac => \lcd_map|Selector7~3_combout\,
	datad => \lcd_map|Selector7~4_combout\,
	combout => \lcd_map|Selector7~5_combout\);

-- Location: LCCOMB_X9_Y20_N16
\lcd_map|Selector7~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Selector7~6_combout\ = (\lcd_map|Selector7~5_combout\ & ((\lcd_map|WideOr15~0_combout\) # ((!\lcd_map|WideOr5~1_combout\) # (!\lcd_map|WideOr5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|WideOr15~0_combout\,
	datab => \lcd_map|WideOr5~0_combout\,
	datac => \lcd_map|Selector7~5_combout\,
	datad => \lcd_map|WideOr5~1_combout\,
	combout => \lcd_map|Selector7~6_combout\);

-- Location: LCCOMB_X14_Y21_N6
\Div1|auto_generated|divider|quotient[4]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|quotient[4]~10_combout\ = (\Add1~16_combout\ & (\Div1|auto_generated|divider|op_1~9_combout\)) # (!\Add1~16_combout\ & ((!\Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|op_1~9_combout\,
	datab => \Add1~16_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Div1|auto_generated|divider|quotient[4]~10_combout\);

-- Location: LCCOMB_X14_Y21_N4
\Div1|auto_generated|divider|quotient[3]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|quotient[3]~11_combout\ = (\Add1~16_combout\ & (\Div1|auto_generated|divider|op_1~7_combout\)) # (!\Add1~16_combout\ & ((!\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add1~16_combout\,
	datac => \Div1|auto_generated|divider|op_1~7_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \Div1|auto_generated|divider|quotient[3]~11_combout\);

-- Location: LCCOMB_X14_Y18_N0
\Mod2|auto_generated|divider|divider|StageOut[23]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[23]~37_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & (((\Mod2|auto_generated|divider|divider|StageOut[17]~33_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[17]~41_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & (\Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[17]~33_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[17]~41_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[23]~37_combout\);

-- Location: LCCOMB_X14_Y21_N2
\Div1|auto_generated|divider|quotient[2]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|quotient[2]~12_combout\ = (\Add1~16_combout\ & (\Div1|auto_generated|divider|op_1~5_combout\)) # (!\Add1~16_combout\ & ((!\Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add1~16_combout\,
	datac => \Div1|auto_generated|divider|op_1~5_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	combout => \Div1|auto_generated|divider|quotient[2]~12_combout\);

-- Location: LCCOMB_X14_Y18_N22
\Mod2|auto_generated|divider|divider|StageOut[22]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[22]~38_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[16]~34_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|StageOut[16]~42_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & (((\Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[16]~34_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[16]~42_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[22]~38_combout\);

-- Location: LCCOMB_X14_Y18_N28
\Mod2|auto_generated|divider|divider|StageOut[21]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[21]~39_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & (((\Mod2|auto_generated|divider|divider|StageOut[15]~43_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[15]~35_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & (\Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	datac => \Mod2|auto_generated|divider|divider|StageOut[15]~43_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[15]~35_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[21]~39_combout\);

-- Location: LCCOMB_X18_Y19_N18
\Div1|auto_generated|divider|quotient[1]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|quotient[1]~13_combout\ = (\Add1~16_combout\ & (\Div1|auto_generated|divider|op_1~3_combout\)) # (!\Add1~16_combout\ & ((!\Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~16_combout\,
	datac => \Div1|auto_generated|divider|op_1~3_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	combout => \Div1|auto_generated|divider|quotient[1]~13_combout\);

-- Location: LCCOMB_X16_Y18_N30
\Div1|auto_generated|divider|quotient[0]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|quotient[0]~14_combout\ = (\Add1~16_combout\ & (\Div1|auto_generated|divider|op_1~0_combout\)) # (!\Add1~16_combout\ & ((!\Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~16_combout\,
	datab => \Div1|auto_generated|divider|op_1~0_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	combout => \Div1|auto_generated|divider|quotient[0]~14_combout\);

-- Location: LCCOMB_X13_Y21_N14
\Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add2~0_combout\ = (\Mod2|auto_generated|divider|divider|StageOut[20]~36_combout\ & (\Div1|auto_generated|divider|quotient[0]~14_combout\ $ (VCC))) # (!\Mod2|auto_generated|divider|divider|StageOut[20]~36_combout\ & 
-- ((\Div1|auto_generated|divider|quotient[0]~14_combout\) # (GND)))
-- \Add2~1\ = CARRY((\Div1|auto_generated|divider|quotient[0]~14_combout\) # (!\Mod2|auto_generated|divider|divider|StageOut[20]~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[20]~36_combout\,
	datab => \Div1|auto_generated|divider|quotient[0]~14_combout\,
	datad => VCC,
	combout => \Add2~0_combout\,
	cout => \Add2~1\);

-- Location: LCCOMB_X13_Y21_N16
\Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add2~2_combout\ = (\Mod2|auto_generated|divider|divider|StageOut[21]~39_combout\ & ((\Div1|auto_generated|divider|quotient[1]~13_combout\ & (!\Add2~1\)) # (!\Div1|auto_generated|divider|quotient[1]~13_combout\ & ((\Add2~1\) # (GND))))) # 
-- (!\Mod2|auto_generated|divider|divider|StageOut[21]~39_combout\ & ((\Div1|auto_generated|divider|quotient[1]~13_combout\ & (\Add2~1\ & VCC)) # (!\Div1|auto_generated|divider|quotient[1]~13_combout\ & (!\Add2~1\))))
-- \Add2~3\ = CARRY((\Mod2|auto_generated|divider|divider|StageOut[21]~39_combout\ & ((!\Add2~1\) # (!\Div1|auto_generated|divider|quotient[1]~13_combout\))) # (!\Mod2|auto_generated|divider|divider|StageOut[21]~39_combout\ & 
-- (!\Div1|auto_generated|divider|quotient[1]~13_combout\ & !\Add2~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[21]~39_combout\,
	datab => \Div1|auto_generated|divider|quotient[1]~13_combout\,
	datad => VCC,
	cin => \Add2~1\,
	combout => \Add2~2_combout\,
	cout => \Add2~3\);

-- Location: LCCOMB_X13_Y21_N18
\Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add2~4_combout\ = ((\Div1|auto_generated|divider|quotient[2]~12_combout\ $ (\Mod2|auto_generated|divider|divider|StageOut[22]~38_combout\ $ (\Add2~3\)))) # (GND)
-- \Add2~5\ = CARRY((\Div1|auto_generated|divider|quotient[2]~12_combout\ & ((!\Add2~3\) # (!\Mod2|auto_generated|divider|divider|StageOut[22]~38_combout\))) # (!\Div1|auto_generated|divider|quotient[2]~12_combout\ & 
-- (!\Mod2|auto_generated|divider|divider|StageOut[22]~38_combout\ & !\Add2~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|quotient[2]~12_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[22]~38_combout\,
	datad => VCC,
	cin => \Add2~3\,
	combout => \Add2~4_combout\,
	cout => \Add2~5\);

-- Location: LCCOMB_X13_Y21_N20
\Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add2~6_combout\ = (\Div1|auto_generated|divider|quotient[3]~11_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[23]~37_combout\ & (!\Add2~5\)) # (!\Mod2|auto_generated|divider|divider|StageOut[23]~37_combout\ & (\Add2~5\ & VCC)))) # 
-- (!\Div1|auto_generated|divider|quotient[3]~11_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[23]~37_combout\ & ((\Add2~5\) # (GND))) # (!\Mod2|auto_generated|divider|divider|StageOut[23]~37_combout\ & (!\Add2~5\))))
-- \Add2~7\ = CARRY((\Div1|auto_generated|divider|quotient[3]~11_combout\ & (\Mod2|auto_generated|divider|divider|StageOut[23]~37_combout\ & !\Add2~5\)) # (!\Div1|auto_generated|divider|quotient[3]~11_combout\ & 
-- ((\Mod2|auto_generated|divider|divider|StageOut[23]~37_combout\) # (!\Add2~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|quotient[3]~11_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[23]~37_combout\,
	datad => VCC,
	cin => \Add2~5\,
	combout => \Add2~6_combout\,
	cout => \Add2~7\);

-- Location: LCCOMB_X13_Y21_N22
\Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add2~8_combout\ = (\Div1|auto_generated|divider|quotient[4]~10_combout\ & ((GND) # (!\Add2~7\))) # (!\Div1|auto_generated|divider|quotient[4]~10_combout\ & (\Add2~7\ $ (GND)))
-- \Add2~9\ = CARRY((\Div1|auto_generated|divider|quotient[4]~10_combout\) # (!\Add2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|quotient[4]~10_combout\,
	datad => VCC,
	cin => \Add2~7\,
	combout => \Add2~8_combout\,
	cout => \Add2~9\);

-- Location: LCCOMB_X13_Y21_N24
\Add2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add2~10_combout\ = !\Add2~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Add2~9\,
	combout => \Add2~10_combout\);

-- Location: LCCOMB_X13_Y21_N28
\Div2|auto_generated|divider|my_abs_num|cs1a[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ = (!\Add2~4_combout\ & (!\Add2~2_combout\ & (!\Add2~0_combout\ & \Add2~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \Add2~2_combout\,
	datac => \Add2~0_combout\,
	datad => \Add2~10_combout\,
	combout => \Div2|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\);

-- Location: LCCOMB_X13_Y21_N2
\Div2|auto_generated|divider|my_abs_num|cs1a[4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ = (\Div2|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ & ((\Add2~8_combout\ & (!\Add2~10_combout\ & \Add2~6_combout\)) # (!\Add2~8_combout\ & (\Add2~10_combout\ & !\Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Div2|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\,
	datac => \Add2~10_combout\,
	datad => \Add2~6_combout\,
	combout => \Div2|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\);

-- Location: LCCOMB_X13_Y21_N0
\Div2|auto_generated|divider|my_abs_num|cs1a[4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|my_abs_num|cs1a[4]~2_combout\ = \Add2~8_combout\ $ (((\Div2|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ & ((\Add2~6_combout\))) # (!\Div2|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ & (\Add2~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011010011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \Div2|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\,
	datac => \Add2~10_combout\,
	datad => \Add2~6_combout\,
	combout => \Div2|auto_generated|divider|my_abs_num|cs1a[4]~2_combout\);

-- Location: LCCOMB_X13_Y21_N26
\Div2|auto_generated|divider|my_abs_num|cs1a[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|my_abs_num|cs1a[3]~3_combout\ = \Div2|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ $ (\Add2~10_combout\ $ (\Add2~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\,
	datac => \Add2~10_combout\,
	datad => \Add2~6_combout\,
	combout => \Div2|auto_generated|divider|my_abs_num|cs1a[3]~3_combout\);

-- Location: LCCOMB_X13_Y22_N14
\Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = \Div2|auto_generated|divider|my_abs_num|cs1a[3]~3_combout\ $ (VCC)
-- \Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY(\Div2|auto_generated|divider|my_abs_num|cs1a[3]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|my_abs_num|cs1a[3]~3_combout\,
	datad => VCC,
	combout => \Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X13_Y22_N16
\Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\Div2|auto_generated|divider|my_abs_num|cs1a[4]~2_combout\ & (\Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & VCC)) # 
-- (!\Div2|auto_generated|divider|my_abs_num|cs1a[4]~2_combout\ & (!\Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\))
-- \Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\Div2|auto_generated|divider|my_abs_num|cs1a[4]~2_combout\ & !\Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|my_abs_num|cs1a[4]~2_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X13_Y22_N18
\Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\Div2|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ & (\Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ $ (GND))) # 
-- (!\Div2|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ & (!\Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & VCC))
-- \Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((\Div2|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ & !\Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X13_Y22_N20
\Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ = !\Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\
-- \Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ = CARRY(!\Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	combout => \Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7\);

-- Location: LCCOMB_X13_Y22_N22
\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7\,
	combout => \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X13_Y22_N2
\Div2|auto_generated|divider|divider|StageOut[27]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[27]~21_combout\ = (\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Div2|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[27]~21_combout\);

-- Location: LCCOMB_X12_Y22_N24
\Div2|auto_generated|divider|divider|StageOut[27]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[27]~22_combout\ = (\Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[27]~22_combout\);

-- Location: LCCOMB_X12_Y22_N6
\Div2|auto_generated|divider|divider|StageOut[26]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[26]~24_combout\ = (\Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[26]~24_combout\);

-- Location: LCCOMB_X13_Y22_N24
\Div2|auto_generated|divider|divider|StageOut[26]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[26]~23_combout\ = (\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Div2|auto_generated|divider|my_abs_num|cs1a[4]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|my_abs_num|cs1a[4]~2_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[26]~23_combout\);

-- Location: LCCOMB_X13_Y22_N30
\Div2|auto_generated|divider|divider|StageOut[25]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[25]~25_combout\ = (\Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & !\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[25]~25_combout\);

-- Location: LCCOMB_X13_Y21_N10
\Div2|auto_generated|divider|divider|StageOut[25]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[25]~35_combout\ = (\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\Add2~10_combout\ $ (\Div2|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ $ (\Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~10_combout\,
	datab => \Div2|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Add2~6_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[25]~35_combout\);

-- Location: LCCOMB_X13_Y21_N8
\Div2|auto_generated|divider|my_abs_num|cs1a[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|my_abs_num|cs1a[2]~4_combout\ = \Add2~4_combout\ $ (((\Add2~10_combout\ & ((\Add2~2_combout\) # (\Add2~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \Add2~2_combout\,
	datac => \Add2~0_combout\,
	datad => \Add2~10_combout\,
	combout => \Div2|auto_generated|divider|my_abs_num|cs1a[2]~4_combout\);

-- Location: LCCOMB_X12_Y22_N22
\Div2|auto_generated|divider|divider|StageOut[24]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[24]~27_combout\ = (\Div2|auto_generated|divider|my_abs_num|cs1a[2]~4_combout\ & !\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|my_abs_num|cs1a[2]~4_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[24]~27_combout\);

-- Location: LCCOMB_X12_Y22_N0
\Div2|auto_generated|divider|divider|StageOut[24]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[24]~26_combout\ = (\Div2|auto_generated|divider|my_abs_num|cs1a[2]~4_combout\ & \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|my_abs_num|cs1a[2]~4_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[24]~26_combout\);

-- Location: LCCOMB_X12_Y22_N8
\Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\Div2|auto_generated|divider|divider|StageOut[24]~27_combout\) # (\Div2|auto_generated|divider|divider|StageOut[24]~26_combout\)))
-- \Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\Div2|auto_generated|divider|divider|StageOut[24]~27_combout\) # (\Div2|auto_generated|divider|divider|StageOut[24]~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[24]~27_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[24]~26_combout\,
	datad => VCC,
	combout => \Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X12_Y22_N10
\Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\Div2|auto_generated|divider|divider|StageOut[25]~25_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[25]~35_combout\)))) # (!\Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\Div2|auto_generated|divider|divider|StageOut[25]~25_combout\ & 
-- (!\Div2|auto_generated|divider|divider|StageOut[25]~35_combout\)))
-- \Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\Div2|auto_generated|divider|divider|StageOut[25]~25_combout\ & (!\Div2|auto_generated|divider|divider|StageOut[25]~35_combout\ & 
-- !\Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[25]~25_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[25]~35_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X12_Y22_N12
\Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\Div2|auto_generated|divider|divider|StageOut[26]~24_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[26]~23_combout\)))) # (!\Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\Div2|auto_generated|divider|divider|StageOut[26]~24_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[26]~23_combout\)))))
-- \Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\Div2|auto_generated|divider|divider|StageOut[26]~24_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[26]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[26]~24_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[26]~23_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X12_Y22_N14
\Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ = (\Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (((\Div2|auto_generated|divider|divider|StageOut[27]~21_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[27]~22_combout\)))) # (!\Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (!\Div2|auto_generated|divider|divider|StageOut[27]~21_combout\ & 
-- (!\Div2|auto_generated|divider|divider|StageOut[27]~22_combout\)))
-- \Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ = CARRY((!\Div2|auto_generated|divider|divider|StageOut[27]~21_combout\ & (!\Div2|auto_generated|divider|divider|StageOut[27]~22_combout\ & 
-- !\Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[27]~21_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[27]~22_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	combout => \Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7\);

-- Location: LCCOMB_X13_Y22_N4
\Div2|auto_generated|divider|divider|StageOut[28]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[28]~20_combout\ = (!\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[28]~20_combout\);

-- Location: LCCOMB_X12_Y22_N16
\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout\ = CARRY((\Div2|auto_generated|divider|divider|StageOut[28]~20_combout\) # (!\Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[28]~20_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7\,
	cout => \Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout\);

-- Location: LCCOMB_X12_Y22_N18
\Div2|auto_generated|divider|divider|add_sub_5_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ = !\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout\,
	combout => \Div2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\);

-- Location: LCCOMB_X12_Y22_N4
\Div2|auto_generated|divider|divider|StageOut[34]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[34]~28_combout\ = (\Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ & !\Div2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[34]~28_combout\);

-- Location: LCCOMB_X13_Y22_N8
\Div2|auto_generated|divider|divider|StageOut[34]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[34]~37_combout\ = (\Div2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- (\Div2|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\)) # (!\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	datab => \Div2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[34]~37_combout\);

-- Location: LCCOMB_X12_Y22_N2
\Div2|auto_generated|divider|divider|StageOut[33]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[33]~29_combout\ = (\Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\Div2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[33]~29_combout\);

-- Location: LCCOMB_X13_Y22_N26
\Div2|auto_generated|divider|divider|StageOut[33]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[33]~38_combout\ = (\Div2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- ((\Div2|auto_generated|divider|my_abs_num|cs1a[4]~2_combout\))) # (!\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datab => \Div2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|my_abs_num|cs1a[4]~2_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[33]~38_combout\);

-- Location: LCCOMB_X12_Y22_N20
\Div2|auto_generated|divider|divider|StageOut[32]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[32]~30_combout\ = (\Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\Div2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[32]~30_combout\);

-- Location: LCCOMB_X12_Y22_N26
\Div2|auto_generated|divider|divider|StageOut[32]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[32]~36_combout\ = (\Div2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Div2|auto_generated|divider|divider|StageOut[25]~35_combout\) # 
-- ((\Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & !\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[25]~35_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[32]~36_combout\);

-- Location: LCCOMB_X12_Y22_N30
\Div2|auto_generated|divider|divider|StageOut[31]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[31]~31_combout\ = (\Div2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Div2|auto_generated|divider|my_abs_num|cs1a[2]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Div2|auto_generated|divider|my_abs_num|cs1a[2]~4_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[31]~31_combout\);

-- Location: LCCOMB_X12_Y22_N28
\Div2|auto_generated|divider|divider|StageOut[31]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[31]~32_combout\ = (\Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\Div2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[31]~32_combout\);

-- Location: LCCOMB_X13_Y21_N30
\Div2|auto_generated|divider|divider|StageOut[30]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[30]~33_combout\ = (\Div2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & (\Add2~2_combout\ $ (((\Add2~0_combout\ & \Add2~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \Add2~2_combout\,
	datac => \Add2~0_combout\,
	datad => \Add2~10_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[30]~33_combout\);

-- Location: LCCOMB_X13_Y21_N12
\Div2|auto_generated|divider|divider|StageOut[30]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[30]~34_combout\ = (!\Div2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & (\Add2~2_combout\ $ (((\Add2~0_combout\ & \Add2~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \Add2~2_combout\,
	datac => \Add2~0_combout\,
	datad => \Add2~10_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[30]~34_combout\);

-- Location: LCCOMB_X11_Y22_N8
\Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\ = CARRY((\Div2|auto_generated|divider|divider|StageOut[30]~33_combout\) # (\Div2|auto_generated|divider|divider|StageOut[30]~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[30]~33_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[30]~34_combout\,
	datad => VCC,
	cout => \Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\);

-- Location: LCCOMB_X11_Y22_N10
\Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\ = CARRY((!\Div2|auto_generated|divider|divider|StageOut[31]~31_combout\ & (!\Div2|auto_generated|divider|divider|StageOut[31]~32_combout\ & 
-- !\Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[31]~31_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[31]~32_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\);

-- Location: LCCOMB_X11_Y22_N12
\Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\ = CARRY((!\Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\ & ((\Div2|auto_generated|divider|divider|StageOut[32]~30_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[32]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[32]~30_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[32]~36_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\);

-- Location: LCCOMB_X11_Y22_N14
\Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ = CARRY((!\Div2|auto_generated|divider|divider|StageOut[33]~29_combout\ & (!\Div2|auto_generated|divider|divider|StageOut[33]~38_combout\ & 
-- !\Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[33]~29_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[33]~38_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\);

-- Location: LCCOMB_X11_Y22_N16
\Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\ = CARRY((\Div2|auto_generated|divider|divider|StageOut[34]~28_combout\) # ((\Div2|auto_generated|divider|divider|StageOut[34]~37_combout\) # 
-- (!\Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[34]~28_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[34]~37_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\);

-- Location: LCCOMB_X11_Y22_N18
\Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ = !\Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\,
	combout => \Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\);

-- Location: LCCOMB_X9_Y20_N18
\lcd_map|Selector7~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Selector7~7_combout\ = (\lcd_map|Selector7~1_combout\ & (\lcd_map|Selector7~6_combout\ & ((!\Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\) # (!\lcd_map|pr_state.WriteData21~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|Selector7~1_combout\,
	datab => \lcd_map|Selector7~6_combout\,
	datac => \lcd_map|pr_state.WriteData21~q\,
	datad => \Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \lcd_map|Selector7~7_combout\);

-- Location: LCCOMB_X7_Y20_N22
\lcd_map|WideOr13~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|WideOr13~3_combout\ = (!\lcd_map|pr_state.SetAddress~q\ & (!\lcd_map|pr_state.EntryMode~q\ & (!\lcd_map|pr_state.WriteData15~q\ & !\lcd_map|pr_state.WriteData16~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|pr_state.SetAddress~q\,
	datab => \lcd_map|pr_state.EntryMode~q\,
	datac => \lcd_map|pr_state.WriteData15~q\,
	datad => \lcd_map|pr_state.WriteData16~q\,
	combout => \lcd_map|WideOr13~3_combout\);

-- Location: LCCOMB_X7_Y21_N12
\lcd_map|WideOr13~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|WideOr13~4_combout\ = (\lcd_map|WideOr0~2_combout\ & (\lcd_map|WideOr13~3_combout\ & (\lcd_map|WideOr13~1_combout\ & !\lcd_map|pr_state.SetAddress1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|WideOr0~2_combout\,
	datab => \lcd_map|WideOr13~3_combout\,
	datac => \lcd_map|WideOr13~1_combout\,
	datad => \lcd_map|pr_state.SetAddress1~q\,
	combout => \lcd_map|WideOr13~4_combout\);

-- Location: LCCOMB_X8_Y20_N10
\lcd_map|Selector6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Selector6~2_combout\ = (!\lcd_map|pr_state.WriteData9~q\ & ((\s1~input_o\ & ((!\lcd_map|pr_state.WriteData26~q\))) # (!\s1~input_o\ & (!\lcd_map|pr_state.WriteData13~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|pr_state.WriteData13~q\,
	datab => \lcd_map|pr_state.WriteData26~q\,
	datac => \s1~input_o\,
	datad => \lcd_map|pr_state.WriteData9~q\,
	combout => \lcd_map|Selector6~2_combout\);

-- Location: LCCOMB_X8_Y20_N24
\lcd_map|Selector6~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Selector6~3_combout\ = (!\lcd_map|pr_state.WriteData21~q\ & (((!\lcd_map|pr_state.WriteData10~q\ & !\lcd_map|pr_state.WriteData8~q\)) # (!\s2~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s2~input_o\,
	datab => \lcd_map|pr_state.WriteData10~q\,
	datac => \lcd_map|pr_state.WriteData8~q\,
	datad => \lcd_map|pr_state.WriteData21~q\,
	combout => \lcd_map|Selector6~3_combout\);

-- Location: LCCOMB_X8_Y20_N18
\lcd_map|Selector6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Selector6~1_combout\ = (\Mod0|auto_generated|divider|divider|StageOut[111]~181_combout\ & ((\s1~input_o\) # ((!\lcd_map|pr_state.WriteData25~q\)))) # (!\Mod0|auto_generated|divider|divider|StageOut[111]~181_combout\ & 
-- (!\lcd_map|pr_state.WriteData25~q\ & ((\s1~input_o\) # (!\lcd_map|pr_state.WriteData24~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[111]~181_combout\,
	datab => \s1~input_o\,
	datac => \lcd_map|pr_state.WriteData24~q\,
	datad => \lcd_map|pr_state.WriteData25~q\,
	combout => \lcd_map|Selector6~1_combout\);

-- Location: LCCOMB_X8_Y20_N28
\lcd_map|Selector6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Selector6~4_combout\ = (\lcd_map|Selector6~2_combout\ & (\lcd_map|Selector6~3_combout\ & \lcd_map|Selector6~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|Selector6~2_combout\,
	datab => \lcd_map|Selector6~3_combout\,
	datad => \lcd_map|Selector6~1_combout\,
	combout => \lcd_map|Selector6~4_combout\);

-- Location: LCCOMB_X7_Y20_N8
\lcd_map|WideOr13~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|WideOr13~2_combout\ = (\lcd_map|pr_state.WriteData19~q\) # ((\lcd_map|pr_state.WriteData28~q\) # ((\lcd_map|pr_state.WriteData26~q\) # (!\lcd_map|WideOr13~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|pr_state.WriteData19~q\,
	datab => \lcd_map|pr_state.WriteData28~q\,
	datac => \lcd_map|pr_state.WriteData26~q\,
	datad => \lcd_map|WideOr13~0_combout\,
	combout => \lcd_map|WideOr13~2_combout\);

-- Location: LCCOMB_X9_Y21_N24
\lcd_map|Selector6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Selector6~0_combout\ = (\lcd_map|pr_state.WriteData22~q\ & (\Mod2|auto_generated|divider|divider|StageOut[21]~39_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[57]~111_combout\) # (!\lcd_map|pr_state.WriteData23~q\)))) # 
-- (!\lcd_map|pr_state.WriteData22~q\ & ((\Mod1|auto_generated|divider|divider|StageOut[57]~111_combout\) # ((!\lcd_map|pr_state.WriteData23~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|pr_state.WriteData22~q\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[57]~111_combout\,
	datac => \lcd_map|pr_state.WriteData23~q\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[21]~39_combout\,
	combout => \lcd_map|Selector6~0_combout\);

-- Location: LCCOMB_X8_Y21_N0
\lcd_map|Selector6~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Selector6~5_combout\ = (\lcd_map|Selector6~4_combout\ & (\lcd_map|Selector6~0_combout\ & ((\lcd_map|WideOr13~2_combout\) # (!\lcd_map|WideOr13~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|WideOr13~4_combout\,
	datab => \lcd_map|Selector6~4_combout\,
	datac => \lcd_map|WideOr13~2_combout\,
	datad => \lcd_map|Selector6~0_combout\,
	combout => \lcd_map|Selector6~5_combout\);

-- Location: LCCOMB_X3_Y20_N6
\lcd_map|Selector5~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Selector5~5_combout\ = (\lcd_map|pr_state.DisplayControl~q\) # ((\lcd_map|pr_state.EntryMode~q\) # ((\lcd_map|pr_state.WriteData15~q\) # (\lcd_map|pr_state.WriteData4~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|pr_state.DisplayControl~q\,
	datab => \lcd_map|pr_state.EntryMode~q\,
	datac => \lcd_map|pr_state.WriteData15~q\,
	datad => \lcd_map|pr_state.WriteData4~q\,
	combout => \lcd_map|Selector5~5_combout\);

-- Location: LCCOMB_X8_Y20_N6
\lcd_map|Selector5~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Selector5~3_combout\ = (\s2~input_o\ & (\lcd_map|pr_state.WriteData26~q\ & ((\s1~input_o\)))) # (!\s2~input_o\ & ((\lcd_map|pr_state.WriteData7~q\) # ((\lcd_map|pr_state.WriteData26~q\ & \s1~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s2~input_o\,
	datab => \lcd_map|pr_state.WriteData26~q\,
	datac => \lcd_map|pr_state.WriteData7~q\,
	datad => \s1~input_o\,
	combout => \lcd_map|Selector5~3_combout\);

-- Location: LCCOMB_X9_Y20_N8
\lcd_map|Selector5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Selector5~4_combout\ = (\lcd_map|Selector5~3_combout\) # ((\s1~input_o\ & (\Mod0|auto_generated|divider|divider|StageOut[112]~180_combout\ & \lcd_map|pr_state.WriteData25~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s1~input_o\,
	datab => \lcd_map|Selector5~3_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[112]~180_combout\,
	datad => \lcd_map|pr_state.WriteData25~q\,
	combout => \lcd_map|Selector5~4_combout\);

-- Location: LCCOMB_X7_Y20_N30
\lcd_map|Selector5~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Selector5~6_combout\ = (\lcd_map|Selector5~5_combout\) # ((\lcd_map|pr_state.WriteData19~q\) # (\lcd_map|Selector5~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \lcd_map|Selector5~5_combout\,
	datac => \lcd_map|pr_state.WriteData19~q\,
	datad => \lcd_map|Selector5~4_combout\,
	combout => \lcd_map|Selector5~6_combout\);

-- Location: LCCOMB_X7_Y20_N0
\lcd_map|Selector5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Selector5~0_combout\ = (((\s2~input_o\ & \lcd_map|pr_state.WriteData9~q\)) # (!\lcd_map|Selector7~0_combout\)) # (!\lcd_map|WideOr5~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|WideOr5~0_combout\,
	datab => \lcd_map|Selector7~0_combout\,
	datac => \s2~input_o\,
	datad => \lcd_map|pr_state.WriteData9~q\,
	combout => \lcd_map|Selector5~0_combout\);

-- Location: LCCOMB_X9_Y21_N18
\lcd_map|Selector5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Selector5~1_combout\ = (\lcd_map|Selector5~0_combout\) # ((\lcd_map|pr_state.WriteData24~q\ & ((\Mod0|auto_generated|divider|divider|StageOut[112]~180_combout\) # (\s1~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[112]~180_combout\,
	datab => \s1~input_o\,
	datac => \lcd_map|pr_state.WriteData24~q\,
	datad => \lcd_map|Selector5~0_combout\,
	combout => \lcd_map|Selector5~1_combout\);

-- Location: LCCOMB_X9_Y21_N28
\lcd_map|Selector5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Selector5~2_combout\ = (\lcd_map|Selector5~1_combout\) # ((\lcd_map|pr_state.WriteData22~q\ & \Mod2|auto_generated|divider|divider|StageOut[22]~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \lcd_map|Selector5~1_combout\,
	datac => \lcd_map|pr_state.WriteData22~q\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[22]~38_combout\,
	combout => \lcd_map|Selector5~2_combout\);

-- Location: LCCOMB_X9_Y21_N6
\lcd_map|Selector5~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Selector5~7_combout\ = (\lcd_map|Selector5~6_combout\) # ((\lcd_map|Selector5~2_combout\) # ((\lcd_map|pr_state.WriteData23~q\ & \Mod1|auto_generated|divider|divider|StageOut[58]~110_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|Selector5~6_combout\,
	datab => \lcd_map|pr_state.WriteData23~q\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[58]~110_combout\,
	datad => \lcd_map|Selector5~2_combout\,
	combout => \lcd_map|Selector5~7_combout\);

-- Location: LCCOMB_X6_Y20_N0
\lcd_map|Selector4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Selector4~2_combout\ = (\Mod0|auto_generated|divider|divider|StageOut[113]~179_combout\ & ((\lcd_map|pr_state.WriteData24~q\) # ((\lcd_map|pr_state.WriteData25~q\ & \s1~input_o\)))) # 
-- (!\Mod0|auto_generated|divider|divider|StageOut[113]~179_combout\ & (((\lcd_map|pr_state.WriteData24~q\ & \s1~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[113]~179_combout\,
	datab => \lcd_map|pr_state.WriteData25~q\,
	datac => \lcd_map|pr_state.WriteData24~q\,
	datad => \s1~input_o\,
	combout => \lcd_map|Selector4~2_combout\);

-- Location: LCCOMB_X4_Y20_N14
\lcd_map|Selector4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Selector4~4_combout\ = (!\lcd_map|pr_state.WriteData18~q\ & (!\lcd_map|pr_state.ClearDisplay~q\ & (!\lcd_map|pr_state.ReturnHome~q\ & !\lcd_map|pr_state.WriteData9~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|pr_state.WriteData18~q\,
	datab => \lcd_map|pr_state.ClearDisplay~q\,
	datac => \lcd_map|pr_state.ReturnHome~q\,
	datad => \lcd_map|pr_state.WriteData9~q\,
	combout => \lcd_map|Selector4~4_combout\);

-- Location: LCCOMB_X5_Y20_N14
\lcd_map|Selector4~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Selector4~5_combout\ = (\lcd_map|WideOr13~4_combout\ & (\lcd_map|Selector4~1_combout\ & (!\lcd_map|pr_state.WriteData17~q\ & \lcd_map|Selector4~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|WideOr13~4_combout\,
	datab => \lcd_map|Selector4~1_combout\,
	datac => \lcd_map|pr_state.WriteData17~q\,
	datad => \lcd_map|Selector4~4_combout\,
	combout => \lcd_map|Selector4~5_combout\);

-- Location: LCCOMB_X7_Y20_N10
\lcd_map|Selector4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Selector4~3_combout\ = (\lcd_map|pr_state.WriteData11~q\) # ((\lcd_map|pr_state.WriteData26~q\) # ((\s2~input_o\ & \lcd_map|pr_state.WriteData10~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s2~input_o\,
	datab => \lcd_map|pr_state.WriteData11~q\,
	datac => \lcd_map|pr_state.WriteData26~q\,
	datad => \lcd_map|pr_state.WriteData10~q\,
	combout => \lcd_map|Selector4~3_combout\);

-- Location: LCCOMB_X7_Y20_N28
\lcd_map|Selector4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Selector4~6_combout\ = (\lcd_map|Selector4~5_combout\) # ((\lcd_map|Selector4~3_combout\) # ((\Mod2|auto_generated|divider|divider|StageOut[23]~37_combout\ & \lcd_map|pr_state.WriteData22~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|Selector4~5_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[23]~37_combout\,
	datac => \lcd_map|pr_state.WriteData22~q\,
	datad => \lcd_map|Selector4~3_combout\,
	combout => \lcd_map|Selector4~6_combout\);

-- Location: LCCOMB_X6_Y20_N12
\lcd_map|Selector4~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Selector4~7_combout\ = (\lcd_map|Selector4~2_combout\) # ((\lcd_map|Selector4~6_combout\) # ((\lcd_map|pr_state.WriteData23~q\ & \Mod1|auto_generated|divider|divider|StageOut[59]~109_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|pr_state.WriteData23~q\,
	datab => \lcd_map|Selector4~2_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[59]~109_combout\,
	datad => \lcd_map|Selector4~6_combout\,
	combout => \lcd_map|Selector4~7_combout\);

-- Location: LCCOMB_X8_Y20_N2
\lcd_map|Selector3~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Selector3~11_combout\ = (\lcd_map|pr_state.WriteData18~q\) # ((\lcd_map|pr_state.WriteData21~q\) # ((\lcd_map|pr_state.WriteData28~q\) # (\lcd_map|pr_state.WriteData16~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|pr_state.WriteData18~q\,
	datab => \lcd_map|pr_state.WriteData21~q\,
	datac => \lcd_map|pr_state.WriteData28~q\,
	datad => \lcd_map|pr_state.WriteData16~q\,
	combout => \lcd_map|Selector3~11_combout\);

-- Location: LCCOMB_X4_Y20_N10
\lcd_map|Selector3~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Selector3~7_combout\ = (\lcd_map|pr_state.FunctionSet18~q\) # ((\lcd_map|pr_state.FunctionSet16~q\) # ((\lcd_map|pr_state.FunctionSet19~q\) # (\lcd_map|pr_state.FunctionSet17~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|pr_state.FunctionSet18~q\,
	datab => \lcd_map|pr_state.FunctionSet16~q\,
	datac => \lcd_map|pr_state.FunctionSet19~q\,
	datad => \lcd_map|pr_state.FunctionSet17~q\,
	combout => \lcd_map|Selector3~7_combout\);

-- Location: LCCOMB_X4_Y20_N28
\lcd_map|Selector3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Selector3~8_combout\ = (\lcd_map|pr_state.FunctionSet22~q\) # ((\lcd_map|pr_state.FunctionSet20~q\) # ((\lcd_map|pr_state.FunctionSet23~q\) # (\lcd_map|pr_state.FunctionSet21~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|pr_state.FunctionSet22~q\,
	datab => \lcd_map|pr_state.FunctionSet20~q\,
	datac => \lcd_map|pr_state.FunctionSet23~q\,
	datad => \lcd_map|pr_state.FunctionSet21~q\,
	combout => \lcd_map|Selector3~8_combout\);

-- Location: LCCOMB_X5_Y20_N22
\lcd_map|Selector3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Selector3~6_combout\ = (\lcd_map|pr_state.FunctionSet13~q\) # ((\lcd_map|pr_state.FunctionSet14~q\) # ((\lcd_map|pr_state.FunctionSet15~q\) # (\lcd_map|pr_state.FunctionSet12~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|pr_state.FunctionSet13~q\,
	datab => \lcd_map|pr_state.FunctionSet14~q\,
	datac => \lcd_map|pr_state.FunctionSet15~q\,
	datad => \lcd_map|pr_state.FunctionSet12~q\,
	combout => \lcd_map|Selector3~6_combout\);

-- Location: LCCOMB_X5_Y20_N2
\lcd_map|Selector3~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Selector3~5_combout\ = (\lcd_map|pr_state.FunctionSet9~q\) # ((\lcd_map|pr_state.FunctionSet10~q\) # ((\lcd_map|pr_state.FunctionSet11~q\) # (\lcd_map|pr_state.FunctionSet8~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|pr_state.FunctionSet9~q\,
	datab => \lcd_map|pr_state.FunctionSet10~q\,
	datac => \lcd_map|pr_state.FunctionSet11~q\,
	datad => \lcd_map|pr_state.FunctionSet8~q\,
	combout => \lcd_map|Selector3~5_combout\);

-- Location: LCCOMB_X5_Y20_N16
\lcd_map|Selector3~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Selector3~9_combout\ = (\lcd_map|Selector3~7_combout\) # ((\lcd_map|Selector3~8_combout\) # ((\lcd_map|Selector3~6_combout\) # (\lcd_map|Selector3~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|Selector3~7_combout\,
	datab => \lcd_map|Selector3~8_combout\,
	datac => \lcd_map|Selector3~6_combout\,
	datad => \lcd_map|Selector3~5_combout\,
	combout => \lcd_map|Selector3~9_combout\);

-- Location: LCCOMB_X4_Y20_N0
\lcd_map|Selector3~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Selector3~10_combout\ = (\lcd_map|pr_state.FunctionSet26~q\) # ((\lcd_map|pr_state.FunctionSet24~q\) # ((\lcd_map|pr_state.FunctionSet27~q\) # (\lcd_map|pr_state.FunctionSet25~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|pr_state.FunctionSet26~q\,
	datab => \lcd_map|pr_state.FunctionSet24~q\,
	datac => \lcd_map|pr_state.FunctionSet27~q\,
	datad => \lcd_map|pr_state.FunctionSet25~q\,
	combout => \lcd_map|Selector3~10_combout\);

-- Location: LCCOMB_X8_Y20_N4
\lcd_map|Selector3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Selector3~0_combout\ = (\s2~input_o\ & (((\lcd_map|pr_state.WriteData7~q\)))) # (!\s2~input_o\ & ((\lcd_map|pr_state.WriteData8~q\) # ((\lcd_map|pr_state.WriteData10~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|pr_state.WriteData8~q\,
	datab => \lcd_map|pr_state.WriteData7~q\,
	datac => \lcd_map|pr_state.WriteData10~q\,
	datad => \s2~input_o\,
	combout => \lcd_map|Selector3~0_combout\);

-- Location: LCCOMB_X6_Y20_N28
\lcd_map|Selector3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Selector3~1_combout\ = ((\s1~input_o\ & ((\lcd_map|pr_state.WriteData25~q\))) # (!\s1~input_o\ & (\lcd_map|pr_state.WriteData24~q\))) # (!\lcd_map|pr_state.FunctionSetl~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|pr_state.WriteData24~q\,
	datab => \lcd_map|pr_state.FunctionSetl~q\,
	datac => \lcd_map|pr_state.WriteData25~q\,
	datad => \s1~input_o\,
	combout => \lcd_map|Selector3~1_combout\);

-- Location: LCCOMB_X6_Y20_N24
\lcd_map|Selector3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Selector3~3_combout\ = (\lcd_map|pr_state.FunctionSet6~q\) # ((\lcd_map|pr_state.FunctionSet4~q\) # ((\lcd_map|pr_state.FunctionSet7~q\) # (\lcd_map|pr_state.FunctionSet5~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|pr_state.FunctionSet6~q\,
	datab => \lcd_map|pr_state.FunctionSet4~q\,
	datac => \lcd_map|pr_state.FunctionSet7~q\,
	datad => \lcd_map|pr_state.FunctionSet5~q\,
	combout => \lcd_map|Selector3~3_combout\);

-- Location: LCCOMB_X6_Y20_N8
\lcd_map|Selector3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Selector3~2_combout\ = (\lcd_map|pr_state.FunctionSet2~q\) # ((\lcd_map|pr_state.WriteData22~q\) # ((\lcd_map|pr_state.FunctionSet3~q\) # (\lcd_map|pr_state.WriteData23~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|pr_state.FunctionSet2~q\,
	datab => \lcd_map|pr_state.WriteData22~q\,
	datac => \lcd_map|pr_state.FunctionSet3~q\,
	datad => \lcd_map|pr_state.WriteData23~q\,
	combout => \lcd_map|Selector3~2_combout\);

-- Location: LCCOMB_X6_Y20_N18
\lcd_map|Selector3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Selector3~4_combout\ = (\lcd_map|Selector3~0_combout\) # ((\lcd_map|Selector3~1_combout\) # ((\lcd_map|Selector3~3_combout\) # (\lcd_map|Selector3~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|Selector3~0_combout\,
	datab => \lcd_map|Selector3~1_combout\,
	datac => \lcd_map|Selector3~3_combout\,
	datad => \lcd_map|Selector3~2_combout\,
	combout => \lcd_map|Selector3~4_combout\);

-- Location: LCCOMB_X5_Y20_N26
\lcd_map|Selector3~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Selector3~12_combout\ = (\lcd_map|Selector3~11_combout\) # ((\lcd_map|Selector3~9_combout\) # ((\lcd_map|Selector3~10_combout\) # (\lcd_map|Selector3~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|Selector3~11_combout\,
	datab => \lcd_map|Selector3~9_combout\,
	datac => \lcd_map|Selector3~10_combout\,
	datad => \lcd_map|Selector3~4_combout\,
	combout => \lcd_map|Selector3~12_combout\);

-- Location: LCCOMB_X7_Y20_N20
\lcd_map|Selector1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Selector1~0_combout\ = (!\lcd_map|pr_state.WriteData21~q\ & (\lcd_map|WideOr0~2_combout\ & ((\s2~input_o\) # (!\lcd_map|pr_state.WriteData11~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s2~input_o\,
	datab => \lcd_map|pr_state.WriteData21~q\,
	datac => \lcd_map|pr_state.WriteData11~q\,
	datad => \lcd_map|WideOr0~2_combout\,
	combout => \lcd_map|Selector1~0_combout\);

-- Location: LCCOMB_X4_Y20_N8
\lcd_map|WideOr5~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|WideOr5~3_combout\ = (!\lcd_map|pr_state.EntryMode~q\ & (!\lcd_map|pr_state.DisplayControl~q\ & (!\lcd_map|pr_state.ReturnHome~q\ & !\lcd_map|pr_state.ClearDisplay~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|pr_state.EntryMode~q\,
	datab => \lcd_map|pr_state.DisplayControl~q\,
	datac => \lcd_map|pr_state.ReturnHome~q\,
	datad => \lcd_map|pr_state.ClearDisplay~q\,
	combout => \lcd_map|WideOr5~3_combout\);

-- Location: LCCOMB_X8_Y20_N0
\lcd_map|WideOr5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|WideOr5~4_combout\ = (!\lcd_map|pr_state.SetAddress1~q\ & \lcd_map|WideOr5~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \lcd_map|pr_state.SetAddress1~q\,
	datad => \lcd_map|WideOr5~3_combout\,
	combout => \lcd_map|WideOr5~4_combout\);

-- Location: LCCOMB_X7_Y20_N2
\lcd_map|WideOr5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|WideOr5~2_combout\ = (!\lcd_map|pr_state.WriteData4~q\ & (!\lcd_map|pr_state.WriteData15~q\ & (!\lcd_map|pr_state.SetAddress~q\ & !\lcd_map|pr_state.WriteData16~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|pr_state.WriteData4~q\,
	datab => \lcd_map|pr_state.WriteData15~q\,
	datac => \lcd_map|pr_state.SetAddress~q\,
	datad => \lcd_map|pr_state.WriteData16~q\,
	combout => \lcd_map|WideOr5~2_combout\);

-- Location: LCCOMB_X4_Y21_N0
\lcd_map|Selector2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Selector2~0_combout\ = ((\lcd_map|WideOr5~4_combout\ & (\lcd_map|WideOr0~1_combout\ & \lcd_map|WideOr5~2_combout\))) # (!\lcd_map|Selector1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|Selector1~0_combout\,
	datab => \lcd_map|WideOr5~4_combout\,
	datac => \lcd_map|WideOr0~1_combout\,
	datad => \lcd_map|WideOr5~2_combout\,
	combout => \lcd_map|Selector2~0_combout\);

-- Location: LCCOMB_X4_Y21_N22
\lcd_map|Selector1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|Selector1~1_combout\ = (\lcd_map|Selector1~0_combout\ & ((\lcd_map|pr_state.WriteData28~q\) # ((!\lcd_map|WideOr5~2_combout\) # (!\lcd_map|WideOr0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|Selector1~0_combout\,
	datab => \lcd_map|pr_state.WriteData28~q\,
	datac => \lcd_map|WideOr0~1_combout\,
	datad => \lcd_map|WideOr5~2_combout\,
	combout => \lcd_map|Selector1~1_combout\);

-- Location: LCCOMB_X8_Y20_N30
\lcd_map|WideOr2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \lcd_map|WideOr2~0_combout\ = (\lcd_map|pr_state.ReturnHome~q\) # ((\lcd_map|pr_state.SetAddress1~q\) # (\lcd_map|pr_state.SetAddress~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \lcd_map|pr_state.ReturnHome~q\,
	datac => \lcd_map|pr_state.SetAddress1~q\,
	datad => \lcd_map|pr_state.SetAddress~q\,
	combout => \lcd_map|WideOr2~0_combout\);

ww_RS <= \RS~output_o\;

ww_RW <= \RW~output_o\;

ww_E <= \E~output_o\;

ww_DB(0) <= \DB[0]~output_o\;

ww_DB(1) <= \DB[1]~output_o\;

ww_DB(2) <= \DB[2]~output_o\;

ww_DB(3) <= \DB[3]~output_o\;

ww_DB(4) <= \DB[4]~output_o\;

ww_DB(5) <= \DB[5]~output_o\;

ww_DB(6) <= \DB[6]~output_o\;

ww_DB(7) <= \DB[7]~output_o\;

ww_led1 <= \led1~output_o\;

ww_led2 <= \led2~output_o\;

ww_led3 <= \led3~output_o\;

ww_led4 <= \led4~output_o\;
END structure;


