/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [6:0] _01_;
  reg [12:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [5:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [7:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [11:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [18:0] celloutsig_0_25z;
  wire [2:0] celloutsig_0_26z;
  wire [4:0] celloutsig_0_27z;
  wire [8:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [3:0] celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire [22:0] celloutsig_0_35z;
  wire [6:0] celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_43z;
  wire celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_52z;
  wire celloutsig_0_53z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [5:0] celloutsig_1_10z;
  wire celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  reg [9:0] celloutsig_1_4z;
  wire celloutsig_1_8z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~(in_data[16] & in_data[39]);
  assign celloutsig_0_9z = ~(celloutsig_0_3z & celloutsig_0_3z);
  assign celloutsig_0_14z = ~(celloutsig_0_7z & celloutsig_0_12z);
  assign celloutsig_0_20z = ~(celloutsig_0_8z[0] & celloutsig_0_6z);
  assign celloutsig_0_5z = !(celloutsig_0_4z ? celloutsig_0_4z : celloutsig_0_4z);
  assign celloutsig_0_3z = ~(celloutsig_0_2z | celloutsig_0_2z);
  assign celloutsig_0_48z = ~(celloutsig_0_37z[2] | _00_);
  assign celloutsig_1_18z = ~(celloutsig_1_10z[1] | celloutsig_1_10z[2]);
  assign celloutsig_1_19z = ~(in_data[175] | celloutsig_1_13z);
  assign celloutsig_0_13z = ~(celloutsig_0_4z | celloutsig_0_4z);
  assign celloutsig_0_23z = ~((celloutsig_0_16z[4] | celloutsig_0_3z) & celloutsig_0_2z);
  assign celloutsig_0_34z = ~((celloutsig_0_3z | celloutsig_0_11z) & (celloutsig_0_15z | celloutsig_0_7z));
  assign celloutsig_0_40z = ~((celloutsig_0_35z[9] | celloutsig_0_9z) & (celloutsig_0_20z | celloutsig_0_15z));
  assign celloutsig_0_4z = ~((celloutsig_0_1z | in_data[8]) & (celloutsig_0_0z | celloutsig_0_1z));
  assign celloutsig_1_13z = ~((celloutsig_1_4z[6] | celloutsig_1_2z) & (celloutsig_1_4z[3] | celloutsig_1_10z[0]));
  assign celloutsig_0_10z = ~((in_data[95] | celloutsig_0_7z) & (celloutsig_0_6z | celloutsig_0_3z));
  assign celloutsig_0_11z = celloutsig_0_4z ^ celloutsig_0_8z[1];
  assign celloutsig_0_17z = celloutsig_0_11z ^ celloutsig_0_8z[0];
  reg [6:0] _21_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _21_ <= 7'h00;
    else _21_ <= { celloutsig_0_19z[7:5], celloutsig_0_3z, celloutsig_0_17z, celloutsig_0_23z, celloutsig_0_4z };
  assign { _01_[6:2], _00_, _01_[0] } = _21_;
  always_ff @(posedge clkin_data[32], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _02_ <= 13'h0000;
    else _02_ <= { celloutsig_0_40z, celloutsig_0_28z, celloutsig_0_7z, celloutsig_0_29z, celloutsig_0_3z };
  assign celloutsig_0_37z = { celloutsig_0_19z[7:5], celloutsig_0_32z } / { 1'h1, celloutsig_0_21z[10:9], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_12z };
  assign celloutsig_1_10z = celloutsig_1_4z[8:3] / { 1'h1, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_0_19z = { celloutsig_0_16z[4:0], celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_15z } / { 1'h1, celloutsig_0_4z, celloutsig_0_15z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_14z };
  assign celloutsig_0_21z = { in_data[95:86], celloutsig_0_9z, celloutsig_0_18z } / { 1'h1, celloutsig_0_8z[2], celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_18z, celloutsig_0_10z, celloutsig_0_4z };
  assign celloutsig_0_25z = { celloutsig_0_15z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_21z, celloutsig_0_14z } / { 1'h1, celloutsig_0_16z, celloutsig_0_21z };
  assign celloutsig_0_27z = { celloutsig_0_16z[5:2], celloutsig_0_24z } / { 1'h1, celloutsig_0_19z[3], celloutsig_0_17z, celloutsig_0_5z, celloutsig_0_7z };
  assign celloutsig_0_1z = { in_data[11:10], celloutsig_0_0z } < in_data[30:28];
  assign celloutsig_0_7z = celloutsig_0_6z & ~(celloutsig_0_3z);
  assign celloutsig_0_8z = { celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_0z } % { 1'h1, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_1z };
  assign celloutsig_1_3z = in_data[129:127] !== { in_data[184:183], celloutsig_1_2z };
  assign celloutsig_0_12z = celloutsig_0_8z !== { celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_7z };
  assign celloutsig_1_1z = & in_data[134:130];
  assign celloutsig_0_18z = & { celloutsig_0_9z, celloutsig_0_8z[3], celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_3z };
  assign celloutsig_0_29z = & { celloutsig_0_26z, celloutsig_0_25z[13:4], celloutsig_0_24z, celloutsig_0_16z, celloutsig_0_4z };
  assign celloutsig_1_8z = | { celloutsig_1_4z[5:1], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_22z = | { celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_52z = ~^ { _02_[12:6], celloutsig_0_48z, celloutsig_0_4z, celloutsig_0_30z, celloutsig_0_39z };
  assign celloutsig_0_53z = ~^ { celloutsig_0_49z, celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_52z, celloutsig_0_28z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_43z, celloutsig_0_20z };
  assign celloutsig_0_24z = ~^ { in_data[67:49], celloutsig_0_9z, celloutsig_0_12z };
  assign celloutsig_0_32z = celloutsig_0_16z[3:0] >> { celloutsig_0_16z[4:3], celloutsig_0_14z, celloutsig_0_13z };
  assign celloutsig_0_35z = { celloutsig_0_25z[15:4], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_16z, celloutsig_0_6z, celloutsig_0_24z } >> { celloutsig_0_25z[10:7], celloutsig_0_15z, celloutsig_0_19z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_17z, celloutsig_0_22z, celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_11z };
  assign celloutsig_0_26z = { celloutsig_0_25z[14:13], celloutsig_0_13z } >> { celloutsig_0_21z[1], celloutsig_0_13z, celloutsig_0_7z };
  assign celloutsig_0_28z = { celloutsig_0_25z[10:9], celloutsig_0_0z, celloutsig_0_27z, celloutsig_0_10z } >> { celloutsig_0_17z, celloutsig_0_8z, celloutsig_0_18z, celloutsig_0_24z, celloutsig_0_12z, celloutsig_0_6z };
  assign celloutsig_0_16z = { in_data[69:67], celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_9z } ^ in_data[87:82];
  assign celloutsig_0_39z = ~((celloutsig_0_5z & celloutsig_0_17z) | celloutsig_0_6z);
  assign celloutsig_0_43z = ~((celloutsig_0_15z & celloutsig_0_2z) | celloutsig_0_34z);
  assign celloutsig_0_49z = ~((celloutsig_0_34z & celloutsig_0_12z) | celloutsig_0_40z);
  assign celloutsig_1_0z = ~((in_data[149] & in_data[123]) | in_data[140]);
  assign celloutsig_0_6z = ~((celloutsig_0_1z & celloutsig_0_1z) | celloutsig_0_3z);
  assign celloutsig_0_2z = ~((celloutsig_0_1z & celloutsig_0_1z) | celloutsig_0_1z);
  always_latch
    if (!clkin_data[96]) celloutsig_1_4z = 10'h000;
    else if (!clkin_data[128]) celloutsig_1_4z = { in_data[169:167], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_2z = ~((celloutsig_1_0z & in_data[145]) | (in_data[182] & in_data[134]));
  assign celloutsig_0_15z = ~((celloutsig_0_5z & celloutsig_0_6z) | (celloutsig_0_5z & celloutsig_0_3z));
  assign celloutsig_0_30z = ~((celloutsig_0_15z & celloutsig_0_13z) | (celloutsig_0_21z[11] & celloutsig_0_3z));
  assign _01_[1] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_52z, celloutsig_0_53z };
endmodule
