 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : top
Version: O-2018.06-SP4
Date   : Sun Dec 20 18:14:51 2020
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: ss0p75v125c   Library: saed32hvt_ss0p75v125c

  Startpoint: ctl_u/count_reg[3]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: pe1/Accumulate_reg[7]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ctl_u/count_reg[3]/CLK (DFFX1_LVT)                      0.00       0.00 r
  ctl_u/count_reg[3]/QN (DFFX1_LVT)                       0.20       0.20 r
  ctl_u/U84/Y (NAND2X0_LVT)                               0.12 *     0.32 f
  ctl_u/U79/Y (INVX0_LVT)                                 0.10 *     0.42 r
  ctl_u/U46/Y (NAND2X0_LVT)                               0.08 *     0.50 f
  ctl_u/U48/Y (INVX0_LVT)                                 0.07 *     0.58 r
  ctl_u/U17/Y (AND4X1_LVT)                                0.17 *     0.75 r
  ctl_u/NewDist[15] (control)                             0.00       0.75 r
  U6/Y (NBUFFX2_HVT)                                      0.44 *     1.19 r
  U7/Y (INVX0_HVT)                                        1.05 *     2.25 f
  pe1/IN1 (PE_14)                                         0.00       2.25 f
  pe1/U49/Y (NAND2X0_LVT)                                 0.27 *     2.51 r
  pe1/Accumulate_reg[7]/SETB (DFFSSRX1_HVT)               0.00 *     2.51 r
  data arrival time                                                  2.51

  clock ideal_clock1 (rise edge)                          3.49       3.49
  clock network delay (ideal)                             0.00       3.49
  pe1/Accumulate_reg[7]/CLK (DFFSSRX1_HVT)                0.00       3.49 r
  library setup time                                     -0.66       2.82
  data required time                                                 2.82
  --------------------------------------------------------------------------
  data required time                                                 2.82
  data arrival time                                                 -2.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: ctl_u/count_reg[3]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: pe8/Accumulate_reg[4]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ctl_u/count_reg[3]/CLK (DFFX1_LVT)       0.00       0.00 r
  ctl_u/count_reg[3]/QN (DFFX1_LVT)        0.20       0.20 r
  ctl_u/U84/Y (NAND2X0_LVT)                0.12 *     0.32 f
  ctl_u/U79/Y (INVX0_LVT)                  0.10 *     0.42 r
  ctl_u/U46/Y (NAND2X0_LVT)                0.08 *     0.50 f
  ctl_u/U48/Y (INVX0_LVT)                  0.07 *     0.58 r
  ctl_u/U17/Y (AND4X1_LVT)                 0.17 *     0.75 r
  ctl_u/NewDist[15] (control)              0.00       0.75 r
  U6/Y (NBUFFX2_HVT)                       0.44 *     1.19 r
  U7/Y (INVX0_HVT)                         1.05 *     2.25 f
  pe8/newDist (PE_7)                       0.00       2.25 f
  pe8/U13/Y (AND2X1_HVT)                   0.65 *     2.90 f
  pe8/U7/Y (OR2X1_LVT)                     0.12 *     3.02 f
  pe8/Accumulate_reg[4]/D (DFFX1_LVT)      0.00 *     3.02 f
  data arrival time                                   3.02

  clock ideal_clock1 (rise edge)           3.49       3.49
  clock network delay (ideal)              0.00       3.49
  pe8/Accumulate_reg[4]/CLK (DFFX1_LVT)
                                           0.00       3.49 r
  library setup time                      -0.09       3.40
  data required time                                  3.40
  -----------------------------------------------------------
  data required time                                  3.40
  data arrival time                                  -3.02
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: ctl_u/count_reg[3]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: pe8/Accumulate_reg[6]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ctl_u/count_reg[3]/CLK (DFFX1_LVT)       0.00       0.00 r
  ctl_u/count_reg[3]/QN (DFFX1_LVT)        0.20       0.20 r
  ctl_u/U84/Y (NAND2X0_LVT)                0.12 *     0.32 f
  ctl_u/U79/Y (INVX0_LVT)                  0.10 *     0.42 r
  ctl_u/U46/Y (NAND2X0_LVT)                0.08 *     0.50 f
  ctl_u/U48/Y (INVX0_LVT)                  0.07 *     0.58 r
  ctl_u/U17/Y (AND4X1_LVT)                 0.17 *     0.75 r
  ctl_u/NewDist[15] (control)              0.00       0.75 r
  U6/Y (NBUFFX2_HVT)                       0.44 *     1.19 r
  U7/Y (INVX0_HVT)                         1.05 *     2.25 f
  pe8/newDist (PE_7)                       0.00       2.25 f
  pe8/U13/Y (AND2X1_HVT)                   0.65 *     2.90 f
  pe8/U25/Y (OR2X1_LVT)                    0.12 *     3.02 f
  pe8/Accumulate_reg[6]/D (DFFX1_LVT)      0.00 *     3.02 f
  data arrival time                                   3.02

  clock ideal_clock1 (rise edge)           3.49       3.49
  clock network delay (ideal)              0.00       3.49
  pe8/Accumulate_reg[6]/CLK (DFFX1_LVT)
                                           0.00       3.49 r
  library setup time                      -0.09       3.40
  data required time                                  3.40
  -----------------------------------------------------------
  data required time                                  3.40
  data arrival time                                  -3.02
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: ctl_u/count_reg[3]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: pe8/Accumulate_reg[0]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ctl_u/count_reg[3]/CLK (DFFX1_LVT)       0.00       0.00 r
  ctl_u/count_reg[3]/QN (DFFX1_LVT)        0.20       0.20 r
  ctl_u/U84/Y (NAND2X0_LVT)                0.12 *     0.32 f
  ctl_u/U79/Y (INVX0_LVT)                  0.10 *     0.42 r
  ctl_u/U46/Y (NAND2X0_LVT)                0.08 *     0.50 f
  ctl_u/U48/Y (INVX0_LVT)                  0.07 *     0.58 r
  ctl_u/U17/Y (AND4X1_LVT)                 0.17 *     0.75 r
  ctl_u/NewDist[15] (control)              0.00       0.75 r
  U6/Y (NBUFFX2_HVT)                       0.44 *     1.19 r
  U7/Y (INVX0_HVT)                         1.05 *     2.25 f
  pe8/newDist (PE_7)                       0.00       2.25 f
  pe8/U13/Y (AND2X1_HVT)                   0.65 *     2.90 f
  pe8/U28/Y (OR2X1_LVT)                    0.12 *     3.02 f
  pe8/Accumulate_reg[0]/D (DFFX1_LVT)      0.00 *     3.02 f
  data arrival time                                   3.02

  clock ideal_clock1 (rise edge)           3.49       3.49
  clock network delay (ideal)              0.00       3.49
  pe8/Accumulate_reg[0]/CLK (DFFX1_LVT)
                                           0.00       3.49 r
  library setup time                      -0.09       3.40
  data required time                                  3.40
  -----------------------------------------------------------
  data required time                                  3.40
  data arrival time                                  -3.02
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: ctl_u/count_reg[3]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: pe1/Accumulate_reg[5]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ctl_u/count_reg[3]/CLK (DFFX1_LVT)                      0.00       0.00 r
  ctl_u/count_reg[3]/QN (DFFX1_LVT)                       0.20       0.20 r
  ctl_u/U84/Y (NAND2X0_LVT)                               0.12 *     0.32 f
  ctl_u/U79/Y (INVX0_LVT)                                 0.10 *     0.42 r
  ctl_u/U46/Y (NAND2X0_LVT)                               0.08 *     0.50 f
  ctl_u/U48/Y (INVX0_LVT)                                 0.07 *     0.58 r
  ctl_u/U17/Y (AND4X1_LVT)                                0.17 *     0.75 r
  ctl_u/NewDist[15] (control)                             0.00       0.75 r
  U6/Y (NBUFFX2_HVT)                                      0.44 *     1.19 r
  U7/Y (INVX0_HVT)                                        1.05 *     2.25 f
  pe1/IN1 (PE_14)                                         0.00       2.25 f
  pe1/U49/Y (NAND2X0_LVT)                                 0.27 *     2.51 r
  pe1/U15/Y (NAND2X0_HVT)                                 0.35 *     2.87 f
  pe1/Accumulate_reg[5]/RSTB (DFFSSRX1_LVT)               0.00 *     2.87 f
  data arrival time                                                  2.87

  clock ideal_clock1 (rise edge)                          3.49       3.49
  clock network delay (ideal)                             0.00       3.49
  pe1/Accumulate_reg[5]/CLK (DFFSSRX1_LVT)                0.00       3.49 r
  library setup time                                     -0.23       3.25
  data required time                                                 3.25
  --------------------------------------------------------------------------
  data required time                                                 3.25
  data arrival time                                                 -2.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.39


  Startpoint: ctl_u/count_reg[3]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: pe5/Accumulate_reg[6]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ctl_u/count_reg[3]/CLK (DFFX1_LVT)       0.00       0.00 r
  ctl_u/count_reg[3]/QN (DFFX1_LVT)        0.20       0.20 r
  ctl_u/U84/Y (NAND2X0_LVT)                0.12 *     0.32 f
  ctl_u/U79/Y (INVX0_LVT)                  0.10 *     0.42 r
  ctl_u/U46/Y (NAND2X0_LVT)                0.08 *     0.50 f
  ctl_u/U48/Y (INVX0_LVT)                  0.07 *     0.58 r
  ctl_u/U17/Y (AND4X1_LVT)                 0.17 *     0.75 r
  ctl_u/NewDist[15] (control)              0.00       0.75 r
  U6/Y (NBUFFX2_HVT)                       0.44 *     1.19 r
  U7/Y (INVX0_HVT)                         1.05 *     2.25 f
  pe5/IN0 (PE_10)                          0.00       2.25 f
  pe5/U4/Y (AND2X1_HVT)                    0.60 *     2.85 f
  pe5/U42/Y (OR2X1_LVT)                    0.12 *     2.97 f
  pe5/Accumulate_reg[6]/D (DFFX1_LVT)      0.00 *     2.97 f
  data arrival time                                   2.97

  clock ideal_clock1 (rise edge)           3.49       3.49
  clock network delay (ideal)              0.00       3.49
  pe5/Accumulate_reg[6]/CLK (DFFX1_LVT)
                                           0.00       3.49 r
  library setup time                      -0.09       3.40
  data required time                                  3.40
  -----------------------------------------------------------
  data required time                                  3.40
  data arrival time                                  -2.97
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: ctl_u/count_reg[3]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: pe5/Accumulate_reg[4]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ctl_u/count_reg[3]/CLK (DFFX1_LVT)       0.00       0.00 r
  ctl_u/count_reg[3]/QN (DFFX1_LVT)        0.20       0.20 r
  ctl_u/U84/Y (NAND2X0_LVT)                0.12 *     0.32 f
  ctl_u/U79/Y (INVX0_LVT)                  0.10 *     0.42 r
  ctl_u/U46/Y (NAND2X0_LVT)                0.08 *     0.50 f
  ctl_u/U48/Y (INVX0_LVT)                  0.07 *     0.58 r
  ctl_u/U17/Y (AND4X1_LVT)                 0.17 *     0.75 r
  ctl_u/NewDist[15] (control)              0.00       0.75 r
  U6/Y (NBUFFX2_HVT)                       0.44 *     1.19 r
  U7/Y (INVX0_HVT)                         1.05 *     2.25 f
  pe5/IN0 (PE_10)                          0.00       2.25 f
  pe5/U4/Y (AND2X1_HVT)                    0.60 *     2.85 f
  pe5/U38/Y (OR2X1_LVT)                    0.12 *     2.96 f
  pe5/Accumulate_reg[4]/D (DFFX1_LVT)      0.00 *     2.96 f
  data arrival time                                   2.96

  clock ideal_clock1 (rise edge)           3.49       3.49
  clock network delay (ideal)              0.00       3.49
  pe5/Accumulate_reg[4]/CLK (DFFX1_LVT)
                                           0.00       3.49 r
  library setup time                      -0.09       3.40
  data required time                                  3.40
  -----------------------------------------------------------
  data required time                                  3.40
  data arrival time                                  -2.96
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: ctl_u/count_reg[3]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: pe0/Accumulate_reg[0]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ctl_u/count_reg[3]/CLK (DFFX1_LVT)       0.00       0.00 r
  ctl_u/count_reg[3]/QN (DFFX1_LVT)        0.20       0.20 r
  ctl_u/U84/Y (NAND2X0_LVT)                0.12 *     0.32 f
  ctl_u/U79/Y (INVX0_LVT)                  0.10 *     0.42 r
  ctl_u/U46/Y (NAND2X0_LVT)                0.08 *     0.50 f
  ctl_u/U48/Y (INVX0_LVT)                  0.07 *     0.58 r
  ctl_u/U17/Y (AND4X1_LVT)                 0.17 *     0.75 r
  ctl_u/NewDist[15] (control)              0.00       0.75 r
  U6/Y (NBUFFX2_HVT)                       0.44 *     1.19 r
  U7/Y (INVX0_HVT)                         1.05 *     2.25 f
  pe0/IN0 (PE_15)                          0.00       2.25 f
  pe0/U13/Y (AND2X1_HVT)                   0.60 *     2.85 f
  pe0/U22/Y (OR2X1_LVT)                    0.12 *     2.96 f
  pe0/Accumulate_reg[0]/D (DFFX1_LVT)      0.00 *     2.96 f
  data arrival time                                   2.96

  clock ideal_clock1 (rise edge)           3.49       3.49
  clock network delay (ideal)              0.00       3.49
  pe0/Accumulate_reg[0]/CLK (DFFX1_LVT)
                                           0.00       3.49 r
  library setup time                      -0.09       3.40
  data required time                                  3.40
  -----------------------------------------------------------
  data required time                                  3.40
  data arrival time                                  -2.96
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: ctl_u/count_reg[3]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: pe0/Accumulate_reg[3]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ctl_u/count_reg[3]/CLK (DFFX1_LVT)       0.00       0.00 r
  ctl_u/count_reg[3]/QN (DFFX1_LVT)        0.20       0.20 r
  ctl_u/U84/Y (NAND2X0_LVT)                0.12 *     0.32 f
  ctl_u/U79/Y (INVX0_LVT)                  0.10 *     0.42 r
  ctl_u/U46/Y (NAND2X0_LVT)                0.08 *     0.50 f
  ctl_u/U48/Y (INVX0_LVT)                  0.07 *     0.58 r
  ctl_u/U17/Y (AND4X1_LVT)                 0.17 *     0.75 r
  ctl_u/NewDist[15] (control)              0.00       0.75 r
  U6/Y (NBUFFX2_HVT)                       0.44 *     1.19 r
  U7/Y (INVX0_HVT)                         1.05 *     2.25 f
  pe0/IN0 (PE_15)                          0.00       2.25 f
  pe0/U13/Y (AND2X1_HVT)                   0.60 *     2.85 f
  pe0/U27/Y (OR2X1_LVT)                    0.12 *     2.96 f
  pe0/Accumulate_reg[3]/D (DFFX1_LVT)      0.00 *     2.96 f
  data arrival time                                   2.96

  clock ideal_clock1 (rise edge)           3.49       3.49
  clock network delay (ideal)              0.00       3.49
  pe0/Accumulate_reg[3]/CLK (DFFX1_LVT)
                                           0.00       3.49 r
  library setup time                      -0.09       3.40
  data required time                                  3.40
  -----------------------------------------------------------
  data required time                                  3.40
  data arrival time                                  -2.96
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: ctl_u/count_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: pe14/Accumulate_reg[7]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ctl_u/count_reg[0]/CLK (DFFSSRX1_LVT)                   0.00       0.00 r
  ctl_u/count_reg[0]/Q (DFFSSRX1_LVT)                     0.35       0.35 r
  ctl_u/AddressR[0] (control)                             0.00       0.35 r
  U1/Y (INVX0_HVT)                                        0.34 *     0.69 f
  ctl_u/IN1 (control)                                     0.00       0.69 f
  ctl_u/U44/Y (OR2X1_LVT)                                 0.14 *     0.83 f
  ctl_u/U45/Y (OR2X1_LVT)                                 0.10 *     0.93 f
  ctl_u/U83/Y (INVX0_LVT)                                 0.05 *     0.98 r
  ctl_u/S1S2mux[14] (control)                             0.00       0.98 r
  pe14/s1s2mux (PE_1)                                     0.00       0.98 r
  pe14/U4/Y (XOR2X1_LVT)                                  0.18 *     1.16 f
  pe14/U39/Y (NOR4X1_LVT)                                 0.21 *     1.37 r
  pe14/U17/Y (MUX21X1_LVT)                                0.20 *     1.57 f
  pe14/add_16/B[0] (PE_1_DW01_add_0)                      0.00       1.57 f
  pe14/add_16/U2/Y (AND2X1_LVT)                           0.11 *     1.68 f
  pe14/add_16/U1_1/CO (FADDX1_LVT)                        0.13 *     1.81 f
  pe14/add_16/U1_2/CO (FADDX1_LVT)                        0.13 *     1.95 f
  pe14/add_16/U1_3/CO (FADDX1_LVT)                        0.13 *     2.08 f
  pe14/add_16/U1_4/CO (FADDX1_LVT)                        0.13 *     2.21 f
  pe14/add_16/U1_5/CO (FADDX1_LVT)                        0.14 *     2.35 f
  pe14/add_16/U1_6/CO (FADDX1_LVT)                        0.14 *     2.49 f
  pe14/add_16/U1_7/S (FADDX1_LVT)                         0.22 *     2.71 r
  pe14/add_16/SUM[7] (PE_1_DW01_add_0)                    0.00       2.71 r
  pe14/U47/Y (MUX21X1_LVT)                                0.12 *     2.83 r
  pe14/U13/Y (OR2X1_LVT)                                  0.10 *     2.93 r
  pe14/Accumulate_reg[7]/D (DFFX1_LVT)                    0.00 *     2.93 r
  data arrival time                                                  2.93

  clock ideal_clock1 (rise edge)                          3.49       3.49
  clock network delay (ideal)                             0.00       3.49
  pe14/Accumulate_reg[7]/CLK (DFFX1_LVT)                  0.00       3.49 r
  library setup time                                     -0.08       3.41
  data required time                                                 3.41
  --------------------------------------------------------------------------
  data required time                                                 3.41
  data arrival time                                                 -2.93
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: ctl_u/count_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: pe14/Accumulate_reg[0]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ctl_u/count_reg[0]/CLK (DFFSSRX1_LVT)                   0.00       0.00 r
  ctl_u/count_reg[0]/Q (DFFSSRX1_LVT)                     0.35       0.35 r
  ctl_u/AddressR[0] (control)                             0.00       0.35 r
  U1/Y (INVX0_HVT)                                        0.34 *     0.69 f
  ctl_u/IN1 (control)                                     0.00       0.69 f
  ctl_u/U44/Y (OR2X1_LVT)                                 0.14 *     0.83 f
  ctl_u/U45/Y (OR2X1_LVT)                                 0.10 *     0.93 f
  ctl_u/U83/Y (INVX0_LVT)                                 0.05 *     0.98 r
  ctl_u/S1S2mux[14] (control)                             0.00       0.98 r
  pe14/s1s2mux (PE_1)                                     0.00       0.98 r
  pe14/U4/Y (XOR2X1_LVT)                                  0.18 *     1.16 f
  pe14/U39/Y (NOR4X1_LVT)                                 0.21 *     1.37 r
  pe14/U17/Y (MUX21X1_LVT)                                0.20 *     1.57 f
  pe14/add_16/B[0] (PE_1_DW01_add_0)                      0.00       1.57 f
  pe14/add_16/U2/Y (AND2X1_LVT)                           0.11 *     1.68 f
  pe14/add_16/U1_1/CO (FADDX1_LVT)                        0.13 *     1.81 f
  pe14/add_16/U1_2/CO (FADDX1_LVT)                        0.13 *     1.95 f
  pe14/add_16/U1_3/CO (FADDX1_LVT)                        0.13 *     2.08 f
  pe14/add_16/U1_4/CO (FADDX1_LVT)                        0.13 *     2.21 f
  pe14/add_16/U1_5/CO (FADDX1_LVT)                        0.14 *     2.35 f
  pe14/add_16/U1_6/CO (FADDX1_LVT)                        0.14 *     2.49 f
  pe14/add_16/U1_7/CO (FADDX1_LVT)                        0.13 *     2.62 f
  pe14/add_16/SUM[8] (PE_1_DW01_add_0)                    0.00       2.62 f
  pe14/U1/Y (AND2X1_LVT)                                  0.14 *     2.76 f
  pe14/U14/Y (OR2X1_LVT)                                  0.12 *     2.88 f
  pe14/Accumulate_reg[0]/D (DFFX1_LVT)                    0.00 *     2.88 f
  data arrival time                                                  2.88

  clock ideal_clock1 (rise edge)                          3.49       3.49
  clock network delay (ideal)                             0.00       3.49
  pe14/Accumulate_reg[0]/CLK (DFFX1_LVT)                  0.00       3.49 r
  library setup time                                     -0.09       3.40
  data required time                                                 3.40
  --------------------------------------------------------------------------
  data required time                                                 3.40
  data arrival time                                                 -2.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: ctl_u/count_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: pe14/Accumulate_reg[6]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ctl_u/count_reg[0]/CLK (DFFSSRX1_LVT)                   0.00       0.00 r
  ctl_u/count_reg[0]/Q (DFFSSRX1_LVT)                     0.35       0.35 r
  ctl_u/AddressR[0] (control)                             0.00       0.35 r
  U1/Y (INVX0_HVT)                                        0.34 *     0.69 f
  ctl_u/IN1 (control)                                     0.00       0.69 f
  ctl_u/U44/Y (OR2X1_LVT)                                 0.14 *     0.83 f
  ctl_u/U45/Y (OR2X1_LVT)                                 0.10 *     0.93 f
  ctl_u/U83/Y (INVX0_LVT)                                 0.05 *     0.98 r
  ctl_u/S1S2mux[14] (control)                             0.00       0.98 r
  pe14/s1s2mux (PE_1)                                     0.00       0.98 r
  pe14/U4/Y (XOR2X1_LVT)                                  0.18 *     1.16 f
  pe14/U39/Y (NOR4X1_LVT)                                 0.21 *     1.37 r
  pe14/U17/Y (MUX21X1_LVT)                                0.20 *     1.57 f
  pe14/add_16/B[0] (PE_1_DW01_add_0)                      0.00       1.57 f
  pe14/add_16/U2/Y (AND2X1_LVT)                           0.11 *     1.68 f
  pe14/add_16/U1_1/CO (FADDX1_LVT)                        0.13 *     1.81 f
  pe14/add_16/U1_2/CO (FADDX1_LVT)                        0.13 *     1.95 f
  pe14/add_16/U1_3/CO (FADDX1_LVT)                        0.13 *     2.08 f
  pe14/add_16/U1_4/CO (FADDX1_LVT)                        0.13 *     2.21 f
  pe14/add_16/U1_5/CO (FADDX1_LVT)                        0.14 *     2.35 f
  pe14/add_16/U1_6/CO (FADDX1_LVT)                        0.14 *     2.49 f
  pe14/add_16/U1_7/CO (FADDX1_LVT)                        0.13 *     2.62 f
  pe14/add_16/SUM[8] (PE_1_DW01_add_0)                    0.00       2.62 f
  pe14/U1/Y (AND2X1_LVT)                                  0.14 *     2.76 f
  pe14/U12/Y (OR2X1_LVT)                                  0.12 *     2.88 f
  pe14/Accumulate_reg[6]/D (DFFX1_LVT)                    0.00 *     2.88 f
  data arrival time                                                  2.88

  clock ideal_clock1 (rise edge)                          3.49       3.49
  clock network delay (ideal)                             0.00       3.49
  pe14/Accumulate_reg[6]/CLK (DFFX1_LVT)                  0.00       3.49 r
  library setup time                                     -0.09       3.40
  data required time                                                 3.40
  --------------------------------------------------------------------------
  data required time                                                 3.40
  data arrival time                                                 -2.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: ctl_u/count_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: pe14/Accumulate_reg[2]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ctl_u/count_reg[0]/CLK (DFFSSRX1_LVT)                   0.00       0.00 r
  ctl_u/count_reg[0]/Q (DFFSSRX1_LVT)                     0.35       0.35 r
  ctl_u/AddressR[0] (control)                             0.00       0.35 r
  U1/Y (INVX0_HVT)                                        0.34 *     0.69 f
  ctl_u/IN1 (control)                                     0.00       0.69 f
  ctl_u/U44/Y (OR2X1_LVT)                                 0.14 *     0.83 f
  ctl_u/U45/Y (OR2X1_LVT)                                 0.10 *     0.93 f
  ctl_u/U83/Y (INVX0_LVT)                                 0.05 *     0.98 r
  ctl_u/S1S2mux[14] (control)                             0.00       0.98 r
  pe14/s1s2mux (PE_1)                                     0.00       0.98 r
  pe14/U4/Y (XOR2X1_LVT)                                  0.18 *     1.16 f
  pe14/U39/Y (NOR4X1_LVT)                                 0.21 *     1.37 r
  pe14/U17/Y (MUX21X1_LVT)                                0.20 *     1.57 f
  pe14/add_16/B[0] (PE_1_DW01_add_0)                      0.00       1.57 f
  pe14/add_16/U2/Y (AND2X1_LVT)                           0.11 *     1.68 f
  pe14/add_16/U1_1/CO (FADDX1_LVT)                        0.13 *     1.81 f
  pe14/add_16/U1_2/CO (FADDX1_LVT)                        0.13 *     1.95 f
  pe14/add_16/U1_3/CO (FADDX1_LVT)                        0.13 *     2.08 f
  pe14/add_16/U1_4/CO (FADDX1_LVT)                        0.13 *     2.21 f
  pe14/add_16/U1_5/CO (FADDX1_LVT)                        0.14 *     2.35 f
  pe14/add_16/U1_6/CO (FADDX1_LVT)                        0.14 *     2.49 f
  pe14/add_16/U1_7/CO (FADDX1_LVT)                        0.13 *     2.62 f
  pe14/add_16/SUM[8] (PE_1_DW01_add_0)                    0.00       2.62 f
  pe14/U1/Y (AND2X1_LVT)                                  0.14 *     2.76 f
  pe14/U8/Y (OR2X1_LVT)                                   0.12 *     2.88 f
  pe14/Accumulate_reg[2]/D (DFFX1_LVT)                    0.00 *     2.88 f
  data arrival time                                                  2.88

  clock ideal_clock1 (rise edge)                          3.49       3.49
  clock network delay (ideal)                             0.00       3.49
  pe14/Accumulate_reg[2]/CLK (DFFX1_LVT)                  0.00       3.49 r
  library setup time                                     -0.09       3.40
  data required time                                                 3.40
  --------------------------------------------------------------------------
  data required time                                                 3.40
  data arrival time                                                 -2.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: ctl_u/count_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: pe14/Accumulate_reg[4]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ctl_u/count_reg[0]/CLK (DFFSSRX1_LVT)                   0.00       0.00 r
  ctl_u/count_reg[0]/Q (DFFSSRX1_LVT)                     0.35       0.35 r
  ctl_u/AddressR[0] (control)                             0.00       0.35 r
  U1/Y (INVX0_HVT)                                        0.34 *     0.69 f
  ctl_u/IN1 (control)                                     0.00       0.69 f
  ctl_u/U44/Y (OR2X1_LVT)                                 0.14 *     0.83 f
  ctl_u/U45/Y (OR2X1_LVT)                                 0.10 *     0.93 f
  ctl_u/U83/Y (INVX0_LVT)                                 0.05 *     0.98 r
  ctl_u/S1S2mux[14] (control)                             0.00       0.98 r
  pe14/s1s2mux (PE_1)                                     0.00       0.98 r
  pe14/U4/Y (XOR2X1_LVT)                                  0.18 *     1.16 f
  pe14/U39/Y (NOR4X1_LVT)                                 0.21 *     1.37 r
  pe14/U17/Y (MUX21X1_LVT)                                0.20 *     1.57 f
  pe14/add_16/B[0] (PE_1_DW01_add_0)                      0.00       1.57 f
  pe14/add_16/U2/Y (AND2X1_LVT)                           0.11 *     1.68 f
  pe14/add_16/U1_1/CO (FADDX1_LVT)                        0.13 *     1.81 f
  pe14/add_16/U1_2/CO (FADDX1_LVT)                        0.13 *     1.95 f
  pe14/add_16/U1_3/CO (FADDX1_LVT)                        0.13 *     2.08 f
  pe14/add_16/U1_4/CO (FADDX1_LVT)                        0.13 *     2.21 f
  pe14/add_16/U1_5/CO (FADDX1_LVT)                        0.14 *     2.35 f
  pe14/add_16/U1_6/CO (FADDX1_LVT)                        0.14 *     2.49 f
  pe14/add_16/U1_7/CO (FADDX1_LVT)                        0.13 *     2.62 f
  pe14/add_16/SUM[8] (PE_1_DW01_add_0)                    0.00       2.62 f
  pe14/U1/Y (AND2X1_LVT)                                  0.14 *     2.76 f
  pe14/U10/Y (OR2X1_LVT)                                  0.12 *     2.88 f
  pe14/Accumulate_reg[4]/D (DFFX1_LVT)                    0.00 *     2.88 f
  data arrival time                                                  2.88

  clock ideal_clock1 (rise edge)                          3.49       3.49
  clock network delay (ideal)                             0.00       3.49
  pe14/Accumulate_reg[4]/CLK (DFFX1_LVT)                  0.00       3.49 r
  library setup time                                     -0.09       3.40
  data required time                                                 3.40
  --------------------------------------------------------------------------
  data required time                                                 3.40
  data arrival time                                                 -2.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: ctl_u/count_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: pe14/Accumulate_reg[3]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ctl_u/count_reg[0]/CLK (DFFSSRX1_LVT)                   0.00       0.00 r
  ctl_u/count_reg[0]/Q (DFFSSRX1_LVT)                     0.35       0.35 r
  ctl_u/AddressR[0] (control)                             0.00       0.35 r
  U1/Y (INVX0_HVT)                                        0.34 *     0.69 f
  ctl_u/IN1 (control)                                     0.00       0.69 f
  ctl_u/U44/Y (OR2X1_LVT)                                 0.14 *     0.83 f
  ctl_u/U45/Y (OR2X1_LVT)                                 0.10 *     0.93 f
  ctl_u/U83/Y (INVX0_LVT)                                 0.05 *     0.98 r
  ctl_u/S1S2mux[14] (control)                             0.00       0.98 r
  pe14/s1s2mux (PE_1)                                     0.00       0.98 r
  pe14/U4/Y (XOR2X1_LVT)                                  0.18 *     1.16 f
  pe14/U39/Y (NOR4X1_LVT)                                 0.21 *     1.37 r
  pe14/U17/Y (MUX21X1_LVT)                                0.20 *     1.57 f
  pe14/add_16/B[0] (PE_1_DW01_add_0)                      0.00       1.57 f
  pe14/add_16/U2/Y (AND2X1_LVT)                           0.11 *     1.68 f
  pe14/add_16/U1_1/CO (FADDX1_LVT)                        0.13 *     1.81 f
  pe14/add_16/U1_2/CO (FADDX1_LVT)                        0.13 *     1.95 f
  pe14/add_16/U1_3/CO (FADDX1_LVT)                        0.13 *     2.08 f
  pe14/add_16/U1_4/CO (FADDX1_LVT)                        0.13 *     2.21 f
  pe14/add_16/U1_5/CO (FADDX1_LVT)                        0.14 *     2.35 f
  pe14/add_16/U1_6/CO (FADDX1_LVT)                        0.14 *     2.49 f
  pe14/add_16/U1_7/CO (FADDX1_LVT)                        0.13 *     2.62 f
  pe14/add_16/SUM[8] (PE_1_DW01_add_0)                    0.00       2.62 f
  pe14/U1/Y (AND2X1_LVT)                                  0.14 *     2.76 f
  pe14/U9/Y (OR2X1_LVT)                                   0.12 *     2.88 f
  pe14/Accumulate_reg[3]/D (DFFX1_LVT)                    0.00 *     2.88 f
  data arrival time                                                  2.88

  clock ideal_clock1 (rise edge)                          3.49       3.49
  clock network delay (ideal)                             0.00       3.49
  pe14/Accumulate_reg[3]/CLK (DFFX1_LVT)                  0.00       3.49 r
  library setup time                                     -0.09       3.40
  data required time                                                 3.40
  --------------------------------------------------------------------------
  data required time                                                 3.40
  data arrival time                                                 -2.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: ctl_u/count_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: pe14/Accumulate_reg[1]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ctl_u/count_reg[0]/CLK (DFFSSRX1_LVT)                   0.00       0.00 r
  ctl_u/count_reg[0]/Q (DFFSSRX1_LVT)                     0.35       0.35 r
  ctl_u/AddressR[0] (control)                             0.00       0.35 r
  U1/Y (INVX0_HVT)                                        0.34 *     0.69 f
  ctl_u/IN1 (control)                                     0.00       0.69 f
  ctl_u/U44/Y (OR2X1_LVT)                                 0.14 *     0.83 f
  ctl_u/U45/Y (OR2X1_LVT)                                 0.10 *     0.93 f
  ctl_u/U83/Y (INVX0_LVT)                                 0.05 *     0.98 r
  ctl_u/S1S2mux[14] (control)                             0.00       0.98 r
  pe14/s1s2mux (PE_1)                                     0.00       0.98 r
  pe14/U4/Y (XOR2X1_LVT)                                  0.18 *     1.16 f
  pe14/U39/Y (NOR4X1_LVT)                                 0.21 *     1.37 r
  pe14/U17/Y (MUX21X1_LVT)                                0.20 *     1.57 f
  pe14/add_16/B[0] (PE_1_DW01_add_0)                      0.00       1.57 f
  pe14/add_16/U2/Y (AND2X1_LVT)                           0.11 *     1.68 f
  pe14/add_16/U1_1/CO (FADDX1_LVT)                        0.13 *     1.81 f
  pe14/add_16/U1_2/CO (FADDX1_LVT)                        0.13 *     1.95 f
  pe14/add_16/U1_3/CO (FADDX1_LVT)                        0.13 *     2.08 f
  pe14/add_16/U1_4/CO (FADDX1_LVT)                        0.13 *     2.21 f
  pe14/add_16/U1_5/CO (FADDX1_LVT)                        0.14 *     2.35 f
  pe14/add_16/U1_6/CO (FADDX1_LVT)                        0.14 *     2.49 f
  pe14/add_16/U1_7/CO (FADDX1_LVT)                        0.13 *     2.62 f
  pe14/add_16/SUM[8] (PE_1_DW01_add_0)                    0.00       2.62 f
  pe14/U1/Y (AND2X1_LVT)                                  0.14 *     2.76 f
  pe14/U7/Y (OR2X1_LVT)                                   0.11 *     2.88 f
  pe14/Accumulate_reg[1]/D (DFFX1_LVT)                    0.00 *     2.88 f
  data arrival time                                                  2.88

  clock ideal_clock1 (rise edge)                          3.49       3.49
  clock network delay (ideal)                             0.00       3.49
  pe14/Accumulate_reg[1]/CLK (DFFX1_LVT)                  0.00       3.49 r
  library setup time                                     -0.09       3.40
  data required time                                                 3.40
  --------------------------------------------------------------------------
  data required time                                                 3.40
  data arrival time                                                 -2.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: ctl_u/count_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: pe14/Accumulate_reg[5]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ctl_u/count_reg[0]/CLK (DFFSSRX1_LVT)                   0.00       0.00 r
  ctl_u/count_reg[0]/Q (DFFSSRX1_LVT)                     0.35       0.35 r
  ctl_u/AddressR[0] (control)                             0.00       0.35 r
  U1/Y (INVX0_HVT)                                        0.34 *     0.69 f
  ctl_u/IN1 (control)                                     0.00       0.69 f
  ctl_u/U44/Y (OR2X1_LVT)                                 0.14 *     0.83 f
  ctl_u/U45/Y (OR2X1_LVT)                                 0.10 *     0.93 f
  ctl_u/U83/Y (INVX0_LVT)                                 0.05 *     0.98 r
  ctl_u/S1S2mux[14] (control)                             0.00       0.98 r
  pe14/s1s2mux (PE_1)                                     0.00       0.98 r
  pe14/U4/Y (XOR2X1_LVT)                                  0.18 *     1.16 f
  pe14/U39/Y (NOR4X1_LVT)                                 0.21 *     1.37 r
  pe14/U17/Y (MUX21X1_LVT)                                0.20 *     1.57 f
  pe14/add_16/B[0] (PE_1_DW01_add_0)                      0.00       1.57 f
  pe14/add_16/U2/Y (AND2X1_LVT)                           0.11 *     1.68 f
  pe14/add_16/U1_1/CO (FADDX1_LVT)                        0.13 *     1.81 f
  pe14/add_16/U1_2/CO (FADDX1_LVT)                        0.13 *     1.95 f
  pe14/add_16/U1_3/CO (FADDX1_LVT)                        0.13 *     2.08 f
  pe14/add_16/U1_4/CO (FADDX1_LVT)                        0.13 *     2.21 f
  pe14/add_16/U1_5/CO (FADDX1_LVT)                        0.14 *     2.35 f
  pe14/add_16/U1_6/CO (FADDX1_LVT)                        0.14 *     2.49 f
  pe14/add_16/U1_7/CO (FADDX1_LVT)                        0.13 *     2.62 f
  pe14/add_16/SUM[8] (PE_1_DW01_add_0)                    0.00       2.62 f
  pe14/U1/Y (AND2X1_LVT)                                  0.14 *     2.76 f
  pe14/U11/Y (OR2X1_LVT)                                  0.11 *     2.88 f
  pe14/Accumulate_reg[5]/D (DFFX1_LVT)                    0.00 *     2.88 f
  data arrival time                                                  2.88

  clock ideal_clock1 (rise edge)                          3.49       3.49
  clock network delay (ideal)                             0.00       3.49
  pe14/Accumulate_reg[5]/CLK (DFFX1_LVT)                  0.00       3.49 r
  library setup time                                     -0.09       3.40
  data required time                                                 3.40
  --------------------------------------------------------------------------
  data required time                                                 3.40
  data arrival time                                                 -2.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: ctl_u/count_reg[3]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: pe10/Accumulate_reg[4]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ctl_u/count_reg[3]/CLK (DFFX1_LVT)                      0.00       0.00 r
  ctl_u/count_reg[3]/QN (DFFX1_LVT)                       0.20       0.20 r
  ctl_u/U84/Y (NAND2X0_LVT)                               0.12 *     0.32 f
  ctl_u/U79/Y (INVX0_LVT)                                 0.10 *     0.42 r
  ctl_u/U46/Y (NAND2X0_LVT)                               0.08 *     0.50 f
  ctl_u/U48/Y (INVX0_LVT)                                 0.07 *     0.58 r
  ctl_u/U17/Y (AND4X1_LVT)                                0.17 *     0.75 r
  ctl_u/NewDist[15] (control)                             0.00       0.75 r
  U6/Y (NBUFFX2_HVT)                                      0.44 *     1.19 r
  U7/Y (INVX0_HVT)                                        1.05 *     2.25 f
  pe10/IN0 (PE_5)                                         0.00       2.25 f
  pe10/U33/Y (AND2X1_LVT)                                 0.40 *     2.65 f
  pe10/U34/Y (OR2X1_HVT)                                  0.21 *     2.86 f
  pe10/Accumulate_reg[4]/D (DFFX1_LVT)                    0.00 *     2.86 f
  data arrival time                                                  2.86

  clock ideal_clock1 (rise edge)                          3.49       3.49
  clock network delay (ideal)                             0.00       3.49
  pe10/Accumulate_reg[4]/CLK (DFFX1_LVT)                  0.00       3.49 r
  library setup time                                     -0.10       3.39
  data required time                                                 3.39
  --------------------------------------------------------------------------
  data required time                                                 3.39
  data arrival time                                                 -2.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: ctl_u/count_reg[2]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: pe13/Accumulate_reg[7]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ctl_u/count_reg[2]/CLK (DFFSSRX1_LVT)                   0.00       0.00 r
  ctl_u/count_reg[2]/Q (DFFSSRX1_LVT)                     0.34       0.34 r
  ctl_u/U4/Y (NAND2X0_LVT)                                0.11 *     0.45 f
  ctl_u/U36/Y (NOR2X0_LVT)                                0.15 *     0.60 r
  ctl_u/S1S2mux[13] (control)                             0.00       0.60 r
  pe13/s1s2mux (PE_2)                                     0.00       0.60 r
  pe13/U36/Y (XNOR2X1_LVT)                                0.18 *     0.78 f
  pe13/U54/Y (NOR4X1_LVT)                                 0.23 *     1.01 r
  pe13/U45/Y (MUX21X1_HVT)                                0.42 *     1.43 f
  pe13/add_16/B[2] (PE_2_DW01_add_0)                      0.00       1.43 f
  pe13/add_16/U1_2/CO (FADDX1_LVT)                        0.17 *     1.60 f
  pe13/add_16/U1_3/CO (FADDX1_LVT)                        0.14 *     1.74 f
  pe13/add_16/U1_4/CO (FADDX1_LVT)                        0.13 *     1.87 f
  pe13/add_16/U1_5/CO (FADDX1_LVT)                        0.14 *     2.01 f
  pe13/add_16/U1_6/CO (FADDX1_LVT)                        0.13 *     2.14 f
  pe13/add_16/U1_7/S (FADDX1_LVT)                         0.22 *     2.36 r
  pe13/add_16/SUM[7] (PE_2_DW01_add_0)                    0.00       2.36 r
  pe13/U37/Y (MUX21X1_HVT)                                0.30 *     2.67 r
  pe13/U7/Y (OR2X1_LVT)                                   0.11 *     2.78 r
  pe13/Accumulate_reg[7]/RSTB (DFFSSRX1_LVT)              0.00 *     2.78 r
  data arrival time                                                  2.78

  clock ideal_clock1 (rise edge)                          3.49       3.49
  clock network delay (ideal)                             0.00       3.49
  pe13/Accumulate_reg[7]/CLK (DFFSSRX1_LVT)               0.00       3.49 r
  library setup time                                     -0.17       3.31
  data required time                                                 3.31
  --------------------------------------------------------------------------
  data required time                                                 3.31
  data arrival time                                                 -2.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: ctl_u/count_reg[2]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: pe12/Accumulate_reg[0]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ctl_u/count_reg[2]/CLK (DFFSSRX1_LVT)                   0.00       0.00 r
  ctl_u/count_reg[2]/Q (DFFSSRX1_LVT)                     0.34       0.34 r
  ctl_u/U4/Y (NAND2X0_LVT)                                0.11 *     0.45 f
  ctl_u/U36/Y (NOR2X0_LVT)                                0.15 *     0.60 r
  ctl_u/U53/Y (AO21X1_LVT)                                0.07 *     0.68 r
  ctl_u/S1S2mux[12] (control)                             0.00       0.68 r
  pe12/s1s2mux (PE_3)                                     0.00       0.68 r
  pe12/U27/Y (XOR2X1_LVT)                                 0.19 *     0.87 f
  pe12/U11/Y (NOR4X1_LVT)                                 0.17 *     1.04 r
  pe12/U10/Y (MUX21X1_LVT)                                0.14 *     1.18 r
  pe12/add_16/B[0] (PE_3_DW01_add_0)                      0.00       1.18 r
  pe12/add_16/U3/Y (AND2X1_LVT)                           0.09 *     1.26 r
  pe12/add_16/U1_1/CO (FADDX1_LVT)                        0.14 *     1.41 r
  pe12/add_16/U1_2/CO (FADDX1_LVT)                        0.15 *     1.55 r
  pe12/add_16/U1_3/CO (FADDX1_LVT)                        0.14 *     1.69 r
  pe12/add_16/U1_4/CO (FADDX1_LVT)                        0.14 *     1.83 r
  pe12/add_16/U1_5/CO (FADDX1_LVT)                        0.14 *     1.97 r
  pe12/add_16/U1_6/CO (FADDX1_LVT)                        0.14 *     2.11 r
  pe12/add_16/U1_7/CO (FADDX1_LVT)                        0.14 *     2.25 r
  pe12/add_16/SUM[8] (PE_3_DW01_add_0)                    0.00       2.25 r
  pe12/U5/Y (NAND2X0_LVT)                                 0.08 *     2.34 f
  pe12/Accumulate_reg[0]/SETB (DFFSSRX1_HVT)              0.00 *     2.34 f
  data arrival time                                                  2.34

  clock ideal_clock1 (rise edge)                          3.49       3.49
  clock network delay (ideal)                             0.00       3.49
  pe12/Accumulate_reg[0]/CLK (DFFSSRX1_HVT)               0.00       3.49 r
  library setup time                                     -0.59       2.90
  data required time                                                 2.90
  --------------------------------------------------------------------------
  data required time                                                 2.90
  data arrival time                                                 -2.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


1
