// Seed: 1659210098
module module_0;
  assign id_1 = id_1;
  assign module_3.type_1 = 0;
  assign module_2.type_4 = 0;
endmodule
module module_1 (
    output wand id_0,
    input  wire id_1
);
  module_0 modCall_1 ();
  id_3(
      id_0
  );
endmodule
module module_2 (
    output logic id_0,
    input  logic id_1
);
  always @(posedge id_1) begin : LABEL_0
    if (1 == 1)
      if (id_1 == 1) begin : LABEL_0
        id_0 <= id_1;
      end
  end
  module_0 modCall_1 ();
endmodule
module module_3 (
    input tri0 id_0,
    input supply0 id_1,
    input tri1 id_2,
    input uwire id_3,
    input wor id_4
);
  wire id_6;
  module_0 modCall_1 ();
endmodule
