

================================================================
== Vitis HLS Report for 'pool_2u_20u_24u_s'
================================================================
* Date:           Sun Nov  3 13:41:36 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        LeNet_wrapper
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  12.592 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_139_4_VITIS_LOOP_140_5   |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + VITIS_LOOP_141_6_VITIS_LOOP_142_7  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 38
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 32 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 
32 --> 33 
33 --> 34 31 
34 --> 35 38 
35 --> 36 
36 --> 37 
37 --> 34 
38 --> 33 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.21>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%buf = alloca i64 1" [./../hw_library/pool.h:119]   --->   Operation 39 'alloca' 'buf' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%buf_1 = alloca i64 1" [./../hw_library/pool.h:119]   --->   Operation 40 'alloca' 'buf_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%buf_2 = alloca i64 1" [./../hw_library/pool.h:119]   --->   Operation 41 'alloca' 'buf_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%buf_3 = alloca i64 1" [./../hw_library/pool.h:119]   --->   Operation 42 'alloca' 'buf_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%buf_4 = alloca i64 1" [./../hw_library/pool.h:119]   --->   Operation 43 'alloca' 'buf_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%buf_5 = alloca i64 1" [./../hw_library/pool.h:119]   --->   Operation 44 'alloca' 'buf_5' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%buf_6 = alloca i64 1" [./../hw_library/pool.h:119]   --->   Operation 45 'alloca' 'buf_6' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%buf_7 = alloca i64 1" [./../hw_library/pool.h:119]   --->   Operation 46 'alloca' 'buf_7' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%buf_8 = alloca i64 1" [./../hw_library/pool.h:119]   --->   Operation 47 'alloca' 'buf_8' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%buf_9 = alloca i64 1" [./../hw_library/pool.h:119]   --->   Operation 48 'alloca' 'buf_9' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%buf_10 = alloca i64 1" [./../hw_library/pool.h:119]   --->   Operation 49 'alloca' 'buf_10' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%buf_11 = alloca i64 1" [./../hw_library/pool.h:119]   --->   Operation 50 'alloca' 'buf_11' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%acc = alloca i64 1" [./../hw_library/pool.h:121]   --->   Operation 51 'alloca' 'acc' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_1 : Operation 52 [1/1] (3.63ns)   --->   "%valIn_13 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_2" [./../hw_library/pool.h:70]   --->   Operation 52 'read' 'valIn_13' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 53 [1/1] (3.58ns)   --->   "%write_ln72 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_3, i32 %valIn_13" [./../hw_library/pool.h:72]   --->   Operation 53 'write' 'write_ln72' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>

State 2 <SV = 1> <Delay = 7.21>
ST_2 : Operation 54 [1/1] (3.63ns)   --->   "%valIn_14 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_2" [./../hw_library/pool.h:74]   --->   Operation 54 'read' 'valIn_14' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 55 [1/1] (3.58ns)   --->   "%write_ln76 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_3, i32 %valIn_14" [./../hw_library/pool.h:76]   --->   Operation 55 'write' 'write_ln76' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>

State 3 <SV = 2> <Delay = 7.21>
ST_3 : Operation 56 [1/1] (3.63ns)   --->   "%valIn_15 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_2" [./../hw_library/pool.h:78]   --->   Operation 56 'read' 'valIn_15' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 57 [1/1] (3.58ns)   --->   "%write_ln80 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_3, i32 %valIn_15" [./../hw_library/pool.h:80]   --->   Operation 57 'write' 'write_ln80' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>

State 4 <SV = 3> <Delay = 7.21>
ST_4 : Operation 58 [1/1] (3.63ns)   --->   "%valIn_16 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_2" [./../hw_library/pool.h:82]   --->   Operation 58 'read' 'valIn_16' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 59 [1/1] (3.58ns)   --->   "%write_ln84 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_3, i32 %valIn_16" [./../hw_library/pool.h:84]   --->   Operation 59 'write' 'write_ln84' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>

State 5 <SV = 4> <Delay = 7.21>
ST_5 : Operation 60 [1/1] (3.63ns)   --->   "%valIn = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_2" [./../hw_library/pool.h:86]   --->   Operation 60 'read' 'valIn' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_5 : Operation 61 [1/1] (3.58ns)   --->   "%write_ln88 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_3, i32 %valIn" [./../hw_library/pool.h:88]   --->   Operation 61 'write' 'write_ln88' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>

State 6 <SV = 5> <Delay = 7.21>
ST_6 : Operation 62 [1/1] (3.63ns)   --->   "%valIn_17 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_2" [./../hw_library/pool.h:90]   --->   Operation 62 'read' 'valIn_17' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 63 [1/1] (3.58ns)   --->   "%write_ln92 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_3, i32 %valIn_17" [./../hw_library/pool.h:92]   --->   Operation 63 'write' 'write_ln92' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>

State 7 <SV = 6> <Delay = 7.21>
ST_7 : Operation 64 [1/1] (3.63ns)   --->   "%valIn_18 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_2" [./../hw_library/pool.h:94]   --->   Operation 64 'read' 'valIn_18' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_7 : Operation 65 [1/1] (3.58ns)   --->   "%write_ln96 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_3, i32 %valIn_18" [./../hw_library/pool.h:96]   --->   Operation 65 'write' 'write_ln96' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>

State 8 <SV = 7> <Delay = 7.21>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %connect_3, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %connect_2, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (3.63ns)   --->   "%valIn_12 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_2" [./../hw_library/pool.h:98]   --->   Operation 68 'read' 'valIn_12' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_8 : Operation 69 [1/1] (3.58ns)   --->   "%write_ln100 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_3, i32 %valIn_12" [./../hw_library/pool.h:100]   --->   Operation 69 'write' 'write_ln100' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_8 : Operation 70 [1/1] (2.55ns)   --->   "%icmp_ln109 = icmp_eq  i32 %valIn_13, i32 1" [./../hw_library/pool.h:109]   --->   Operation 70 'icmp' 'icmp_ln109' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln109 = br i1 %icmp_ln109, void %if.end, void %if.then" [./../hw_library/pool.h:109]   --->   Operation 71 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%store_ln111 = store i32 %valIn_17, i32 %IFMCH_curr_1" [./../hw_library/pool.h:111]   --->   Operation 72 'store' 'store_ln111' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%store_ln112 = store i32 %valIn_18, i32 %IFMDim_curr_1" [./../hw_library/pool.h:112]   --->   Operation 73 'store' 'store_ln112' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln114 = br void %if.end" [./../hw_library/pool.h:114]   --->   Operation 74 'br' 'br_ln114' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_8 : Operation 75 [2/2] (0.00ns)   --->   "%call_ln0 = call void @pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_123_1, i32 %buf_11, i32 %buf_10, i32 %buf_9, i32 %buf_8, i32 %buf_7, i32 %buf_6, i32 %buf_5, i32 %buf_4, i32 %buf_3, i32 %buf_2, i32 %buf_1, i32 %buf"   --->   Operation 75 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%acc_addr = getelementptr i32 %acc, i64 0, i64 0" [./../hw_library/pool.h:132]   --->   Operation 76 'getelementptr' 'acc_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i5 %acc_addr" [./../hw_library/pool.h:132]   --->   Operation 77 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_8 : Operation 78 [1/1] (2.55ns)   --->   "%icmp_ln137 = icmp_eq  i32 %valIn_13, i32 0" [./../hw_library/pool.h:137]   --->   Operation 78 'icmp' 'icmp_ln137' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.32>
ST_9 : Operation 79 [1/2] (0.00ns)   --->   "%call_ln0 = call void @pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_123_1, i32 %buf_11, i32 %buf_10, i32 %buf_9, i32 %buf_8, i32 %buf_7, i32 %buf_6, i32 %buf_5, i32 %buf_4, i32 %buf_3, i32 %buf_2, i32 %buf_1, i32 %buf"   --->   Operation 79 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 80 [1/1] (0.00ns)   --->   "%acc_addr_50 = getelementptr i32 %acc, i64 0, i64 1" [./../hw_library/pool.h:132]   --->   Operation 80 'getelementptr' 'acc_addr_50' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 81 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i5 %acc_addr_50" [./../hw_library/pool.h:132]   --->   Operation 81 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 10 <SV = 9> <Delay = 2.32>
ST_10 : Operation 82 [1/1] (0.00ns)   --->   "%acc_addr_51 = getelementptr i32 %acc, i64 0, i64 2" [./../hw_library/pool.h:132]   --->   Operation 82 'getelementptr' 'acc_addr_51' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 83 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i5 %acc_addr_51" [./../hw_library/pool.h:132]   --->   Operation 83 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 11 <SV = 10> <Delay = 2.32>
ST_11 : Operation 84 [1/1] (0.00ns)   --->   "%acc_addr_52 = getelementptr i32 %acc, i64 0, i64 3" [./../hw_library/pool.h:132]   --->   Operation 84 'getelementptr' 'acc_addr_52' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 85 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i5 %acc_addr_52" [./../hw_library/pool.h:132]   --->   Operation 85 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 12 <SV = 11> <Delay = 2.32>
ST_12 : Operation 86 [1/1] (0.00ns)   --->   "%acc_addr_53 = getelementptr i32 %acc, i64 0, i64 4" [./../hw_library/pool.h:132]   --->   Operation 86 'getelementptr' 'acc_addr_53' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 87 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i5 %acc_addr_53" [./../hw_library/pool.h:132]   --->   Operation 87 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 13 <SV = 12> <Delay = 2.32>
ST_13 : Operation 88 [1/1] (0.00ns)   --->   "%acc_addr_54 = getelementptr i32 %acc, i64 0, i64 5" [./../hw_library/pool.h:132]   --->   Operation 88 'getelementptr' 'acc_addr_54' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 89 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i5 %acc_addr_54" [./../hw_library/pool.h:132]   --->   Operation 89 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 14 <SV = 13> <Delay = 2.32>
ST_14 : Operation 90 [1/1] (0.00ns)   --->   "%acc_addr_55 = getelementptr i32 %acc, i64 0, i64 6" [./../hw_library/pool.h:132]   --->   Operation 90 'getelementptr' 'acc_addr_55' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 91 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i5 %acc_addr_55" [./../hw_library/pool.h:132]   --->   Operation 91 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 15 <SV = 14> <Delay = 2.32>
ST_15 : Operation 92 [1/1] (0.00ns)   --->   "%acc_addr_56 = getelementptr i32 %acc, i64 0, i64 7" [./../hw_library/pool.h:132]   --->   Operation 92 'getelementptr' 'acc_addr_56' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 93 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i5 %acc_addr_56" [./../hw_library/pool.h:132]   --->   Operation 93 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 16 <SV = 15> <Delay = 2.32>
ST_16 : Operation 94 [1/1] (0.00ns)   --->   "%acc_addr_57 = getelementptr i32 %acc, i64 0, i64 8" [./../hw_library/pool.h:132]   --->   Operation 94 'getelementptr' 'acc_addr_57' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 95 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i5 %acc_addr_57" [./../hw_library/pool.h:132]   --->   Operation 95 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 17 <SV = 16> <Delay = 2.32>
ST_17 : Operation 96 [1/1] (0.00ns)   --->   "%acc_addr_58 = getelementptr i32 %acc, i64 0, i64 9" [./../hw_library/pool.h:132]   --->   Operation 96 'getelementptr' 'acc_addr_58' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 97 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i5 %acc_addr_58" [./../hw_library/pool.h:132]   --->   Operation 97 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 18 <SV = 17> <Delay = 2.32>
ST_18 : Operation 98 [1/1] (0.00ns)   --->   "%acc_addr_59 = getelementptr i32 %acc, i64 0, i64 10" [./../hw_library/pool.h:132]   --->   Operation 98 'getelementptr' 'acc_addr_59' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 99 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i5 %acc_addr_59" [./../hw_library/pool.h:132]   --->   Operation 99 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 19 <SV = 18> <Delay = 2.32>
ST_19 : Operation 100 [1/1] (0.00ns)   --->   "%acc_addr_60 = getelementptr i32 %acc, i64 0, i64 11" [./../hw_library/pool.h:132]   --->   Operation 100 'getelementptr' 'acc_addr_60' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 101 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i5 %acc_addr_60" [./../hw_library/pool.h:132]   --->   Operation 101 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 20 <SV = 19> <Delay = 2.32>
ST_20 : Operation 102 [1/1] (0.00ns)   --->   "%acc_addr_61 = getelementptr i32 %acc, i64 0, i64 12" [./../hw_library/pool.h:132]   --->   Operation 102 'getelementptr' 'acc_addr_61' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 103 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i5 %acc_addr_61" [./../hw_library/pool.h:132]   --->   Operation 103 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 21 <SV = 20> <Delay = 2.32>
ST_21 : Operation 104 [1/1] (0.00ns)   --->   "%acc_addr_62 = getelementptr i32 %acc, i64 0, i64 13" [./../hw_library/pool.h:132]   --->   Operation 104 'getelementptr' 'acc_addr_62' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 105 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i5 %acc_addr_62" [./../hw_library/pool.h:132]   --->   Operation 105 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 22 <SV = 21> <Delay = 2.32>
ST_22 : Operation 106 [1/1] (0.00ns)   --->   "%acc_addr_63 = getelementptr i32 %acc, i64 0, i64 14" [./../hw_library/pool.h:132]   --->   Operation 106 'getelementptr' 'acc_addr_63' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 107 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i5 %acc_addr_63" [./../hw_library/pool.h:132]   --->   Operation 107 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 23 <SV = 22> <Delay = 2.32>
ST_23 : Operation 108 [1/1] (0.00ns)   --->   "%acc_addr_64 = getelementptr i32 %acc, i64 0, i64 15" [./../hw_library/pool.h:132]   --->   Operation 108 'getelementptr' 'acc_addr_64' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 109 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i5 %acc_addr_64" [./../hw_library/pool.h:132]   --->   Operation 109 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 24 <SV = 23> <Delay = 2.32>
ST_24 : Operation 110 [1/1] (0.00ns)   --->   "%acc_addr_65 = getelementptr i32 %acc, i64 0, i64 16" [./../hw_library/pool.h:132]   --->   Operation 110 'getelementptr' 'acc_addr_65' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 111 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i5 %acc_addr_65" [./../hw_library/pool.h:132]   --->   Operation 111 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 25 <SV = 24> <Delay = 2.32>
ST_25 : Operation 112 [1/1] (0.00ns)   --->   "%acc_addr_66 = getelementptr i32 %acc, i64 0, i64 17" [./../hw_library/pool.h:132]   --->   Operation 112 'getelementptr' 'acc_addr_66' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 113 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i5 %acc_addr_66" [./../hw_library/pool.h:132]   --->   Operation 113 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 26 <SV = 25> <Delay = 2.32>
ST_26 : Operation 114 [1/1] (0.00ns)   --->   "%acc_addr_67 = getelementptr i32 %acc, i64 0, i64 18" [./../hw_library/pool.h:132]   --->   Operation 114 'getelementptr' 'acc_addr_67' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 115 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i5 %acc_addr_67" [./../hw_library/pool.h:132]   --->   Operation 115 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 27 <SV = 26> <Delay = 12.5>
ST_27 : Operation 116 [1/1] (0.00ns)   --->   "%specmemcore_ln120 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_11, i64 666, i64 23, i64 18446744073709551615" [./../hw_library/pool.h:120]   --->   Operation 116 'specmemcore' 'specmemcore_ln120' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 117 [1/1] (0.00ns)   --->   "%specmemcore_ln120 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_10, i64 666, i64 23, i64 18446744073709551615" [./../hw_library/pool.h:120]   --->   Operation 117 'specmemcore' 'specmemcore_ln120' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 118 [1/1] (0.00ns)   --->   "%specmemcore_ln120 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_9, i64 666, i64 23, i64 18446744073709551615" [./../hw_library/pool.h:120]   --->   Operation 118 'specmemcore' 'specmemcore_ln120' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 119 [1/1] (0.00ns)   --->   "%specmemcore_ln120 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_8, i64 666, i64 23, i64 18446744073709551615" [./../hw_library/pool.h:120]   --->   Operation 119 'specmemcore' 'specmemcore_ln120' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 120 [1/1] (0.00ns)   --->   "%specmemcore_ln120 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_7, i64 666, i64 23, i64 18446744073709551615" [./../hw_library/pool.h:120]   --->   Operation 120 'specmemcore' 'specmemcore_ln120' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 121 [1/1] (0.00ns)   --->   "%specmemcore_ln120 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_6, i64 666, i64 23, i64 18446744073709551615" [./../hw_library/pool.h:120]   --->   Operation 121 'specmemcore' 'specmemcore_ln120' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 122 [1/1] (0.00ns)   --->   "%specmemcore_ln120 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_5, i64 666, i64 23, i64 18446744073709551615" [./../hw_library/pool.h:120]   --->   Operation 122 'specmemcore' 'specmemcore_ln120' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 123 [1/1] (0.00ns)   --->   "%specmemcore_ln120 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_4, i64 666, i64 23, i64 18446744073709551615" [./../hw_library/pool.h:120]   --->   Operation 123 'specmemcore' 'specmemcore_ln120' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 124 [1/1] (0.00ns)   --->   "%specmemcore_ln120 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_3, i64 666, i64 23, i64 18446744073709551615" [./../hw_library/pool.h:120]   --->   Operation 124 'specmemcore' 'specmemcore_ln120' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 125 [1/1] (0.00ns)   --->   "%specmemcore_ln120 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_2, i64 666, i64 23, i64 18446744073709551615" [./../hw_library/pool.h:120]   --->   Operation 125 'specmemcore' 'specmemcore_ln120' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 126 [1/1] (0.00ns)   --->   "%specmemcore_ln120 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_1, i64 666, i64 23, i64 18446744073709551615" [./../hw_library/pool.h:120]   --->   Operation 126 'specmemcore' 'specmemcore_ln120' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 127 [1/1] (0.00ns)   --->   "%specmemcore_ln120 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf, i64 666, i64 23, i64 18446744073709551615" [./../hw_library/pool.h:120]   --->   Operation 127 'specmemcore' 'specmemcore_ln120' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 128 [1/1] (0.00ns)   --->   "%specmemcore_ln122 = specmemcore void @_ssdm_op_SpecMemCore, i32 %acc, i64 666, i64 23, i64 18446744073709551615" [./../hw_library/pool.h:122]   --->   Operation 128 'specmemcore' 'specmemcore_ln122' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 129 [1/1] (0.00ns)   --->   "%acc_addr_68 = getelementptr i32 %acc, i64 0, i64 19" [./../hw_library/pool.h:132]   --->   Operation 129 'getelementptr' 'acc_addr_68' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 130 [1/1] (2.32ns)   --->   "%store_ln132 = store i32 4293967297, i5 %acc_addr_68" [./../hw_library/pool.h:132]   --->   Operation 130 'store' 'store_ln132' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_27 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln137 = br i1 %icmp_ln137, void %fpga_resource_hint.if.else267.22, void %if.then62" [./../hw_library/pool.h:137]   --->   Operation 131 'br' 'br_ln137' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 132 [1/1] (12.5ns)   --->   "%KER_size_0 = mul i32 %valIn_17, i32 %valIn_15" [./../hw_library/pool.h:188]   --->   Operation 132 'mul' 'KER_size_0' <Predicate = (!icmp_ln137)> <Delay = 12.5> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 133 [1/1] (0.00ns)   --->   "%specfucore_ln191 = specfucore void @_ssdm_op_SpecFUCore, i32 %KER_size_0, i64 12, i64 4, i64 18446744073709551615" [./../hw_library/pool.h:191]   --->   Operation 133 'specfucore' 'specfucore_ln191' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_27 : Operation 134 [1/1] (0.00ns)   --->   "%empty_81 = wait i32 @_ssdm_op_Wait"   --->   Operation 134 'wait' 'empty_81' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_27 : Operation 135 [1/1] (0.00ns)   --->   "%indvar_flatten20 = alloca i32 1"   --->   Operation 135 'alloca' 'indvar_flatten20' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_27 : Operation 136 [1/1] (0.00ns)   --->   "%IFMDim_curr_1_load = load i32 %IFMDim_curr_1" [./../hw_library/pool.h:138]   --->   Operation 136 'load' 'IFMDim_curr_1_load' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_27 : Operation 137 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %IFMDim_curr_1_load, i32 1, i32 31" [./../hw_library/pool.h:138]   --->   Operation 137 'partselect' 'trunc_ln' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_27 : Operation 138 [1/1] (0.00ns)   --->   "%IFMCH_curr_1_load = load i32 %IFMCH_curr_1"   --->   Operation 138 'load' 'IFMCH_curr_1_load' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_27 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln138 = zext i31 %trunc_ln" [./../hw_library/pool.h:138]   --->   Operation 139 'zext' 'zext_ln138' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_27 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln138_3 = zext i32 %IFMCH_curr_1_load" [./../hw_library/pool.h:138]   --->   Operation 140 'zext' 'zext_ln138_3' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_27 : Operation 141 [2/2] (6.91ns)   --->   "%mul_ln138 = mul i63 %zext_ln138, i63 %zext_ln138_3" [./../hw_library/pool.h:138]   --->   Operation 141 'mul' 'mul_ln138' <Predicate = (icmp_ln137)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln138_4 = zext i32 %valIn_14" [./../hw_library/pool.h:138]   --->   Operation 142 'zext' 'zext_ln138_4' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_27 : Operation 143 [2/2] (6.91ns)   --->   "%mul_ln138_2 = mul i63 %zext_ln138_4, i63 %zext_ln138" [./../hw_library/pool.h:138]   --->   Operation 143 'mul' 'mul_ln138_2' <Predicate = (icmp_ln137)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 144 [1/1] (1.58ns)   --->   "%store_ln0 = store i63 0, i63 %indvar_flatten20"   --->   Operation 144 'store' 'store_ln0' <Predicate = (icmp_ln137)> <Delay = 1.58>

State 28 <SV = 27> <Delay = 12.5>
ST_28 : Operation 145 [1/1] (12.5ns)   --->   "%KER_size_1 = mul i32 %valIn_15, i32 %KER_size_0" [./../hw_library/pool.h:189]   --->   Operation 145 'mul' 'KER_size_1' <Predicate = true> <Delay = 12.5> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 146 [1/1] (0.00ns)   --->   "%specfucore_ln192 = specfucore void @_ssdm_op_SpecFUCore, i32 %KER_size_1, i64 12, i64 4, i64 18446744073709551615" [./../hw_library/pool.h:192]   --->   Operation 146 'specfucore' 'specfucore_ln192' <Predicate = true> <Delay = 0.00>

State 29 <SV = 28> <Delay = 12.5>
ST_29 : Operation 147 [1/1] (12.5ns)   --->   "%KER_bound = mul i32 %valIn_16, i32 %KER_size_1" [./../hw_library/pool.h:190]   --->   Operation 147 'mul' 'KER_bound' <Predicate = true> <Delay = 12.5> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 148 [1/1] (0.00ns)   --->   "%specfucore_ln193 = specfucore void @_ssdm_op_SpecFUCore, i32 %KER_bound, i64 12, i64 4, i64 18446744073709551615" [./../hw_library/pool.h:193]   --->   Operation 148 'specfucore' 'specfucore_ln193' <Predicate = true> <Delay = 0.00>

State 30 <SV = 29> <Delay = 4.14>
ST_30 : Operation 149 [2/2] (4.14ns)   --->   "%call_ln190 = call void @pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_194_13, i32 %KER_bound, i32 %connect_2, i32 %connect_3" [./../hw_library/pool.h:190]   --->   Operation 149 'call' 'call_ln190' <Predicate = true> <Delay = 4.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 0.00>
ST_31 : Operation 150 [1/1] (0.00ns)   --->   "%rbegin8 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_29" [./../hw_library/pool.h:188]   --->   Operation 150 'specregionbegin' 'rbegin8' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_31 : Operation 151 [1/1] (0.00ns)   --->   "%rend9 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_29, i32 %rbegin8" [./../hw_library/pool.h:188]   --->   Operation 151 'specregionend' 'rend9' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_31 : Operation 152 [1/1] (0.00ns)   --->   "%rbegin6 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_40" [./../hw_library/pool.h:189]   --->   Operation 152 'specregionbegin' 'rbegin6' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_31 : Operation 153 [1/1] (0.00ns)   --->   "%rend7 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_40, i32 %rbegin6" [./../hw_library/pool.h:189]   --->   Operation 153 'specregionend' 'rend7' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_31 : Operation 154 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_23" [./../hw_library/pool.h:190]   --->   Operation 154 'specregionbegin' 'rbegin' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_31 : Operation 155 [1/1] (0.00ns)   --->   "%rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_23, i32 %rbegin" [./../hw_library/pool.h:190]   --->   Operation 155 'specregionend' 'rend' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_31 : Operation 156 [1/2] (0.00ns)   --->   "%call_ln190 = call void @pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_194_13, i32 %KER_bound, i32 %connect_2, i32 %connect_3" [./../hw_library/pool.h:190]   --->   Operation 156 'call' 'call_ln190' <Predicate = (!icmp_ln137)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end279"   --->   Operation 157 'br' 'br_ln0' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_31 : Operation 158 [1/1] (0.00ns)   --->   "%ret_ln201 = ret" [./../hw_library/pool.h:201]   --->   Operation 158 'ret' 'ret_ln201' <Predicate = true> <Delay = 0.00>

State 32 <SV = 27> <Delay = 6.91>
ST_32 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i32.i1, i32 %IFMCH_curr_1_load, i1 0" [./../hw_library/pool.h:138]   --->   Operation 159 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %trunc_ln, i1 0" [./../hw_library/pool.h:138]   --->   Operation 160 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 161 [1/2] (6.91ns)   --->   "%mul_ln138 = mul i63 %zext_ln138, i63 %zext_ln138_3" [./../hw_library/pool.h:138]   --->   Operation 161 'mul' 'mul_ln138' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 162 [1/2] (6.91ns)   --->   "%mul_ln138_2 = mul i63 %zext_ln138_4, i63 %zext_ln138" [./../hw_library/pool.h:138]   --->   Operation 162 'mul' 'mul_ln138_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln139 = br void %VITIS_LOOP_141_6" [./../hw_library/pool.h:139]   --->   Operation 163 'br' 'br_ln139' <Predicate = true> <Delay = 0.00>

State 33 <SV = 28> <Delay = 3.49>
ST_33 : Operation 164 [1/1] (0.00ns)   --->   "%indvar_flatten20_load = load i63 %indvar_flatten20" [./../hw_library/pool.h:139]   --->   Operation 164 'load' 'indvar_flatten20_load' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 165 [1/1] (3.49ns)   --->   "%icmp_ln139 = icmp_eq  i63 %indvar_flatten20_load, i63 %mul_ln138_2" [./../hw_library/pool.h:139]   --->   Operation 165 'icmp' 'icmp_ln139' <Predicate = true> <Delay = 3.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 166 [1/1] (3.49ns)   --->   "%add_ln139 = add i63 %indvar_flatten20_load, i63 1" [./../hw_library/pool.h:139]   --->   Operation 166 'add' 'add_ln139' <Predicate = true> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln139 = br i1 %icmp_ln139, void %for.inc264.loopexit, void %if.end279.loopexit" [./../hw_library/pool.h:139]   --->   Operation 167 'br' 'br_ln139' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 168 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_139_4_VITIS_LOOP_140_5_str"   --->   Operation 168 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_33 : Operation 169 [1/1] (1.58ns)   --->   "%br_ln141 = br void %VITIS_LOOP_144_8" [./../hw_library/pool.h:141]   --->   Operation 169 'br' 'br_ln141' <Predicate = (!icmp_ln139)> <Delay = 1.58>
ST_33 : Operation 170 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end279"   --->   Operation 170 'br' 'br_ln0' <Predicate = (icmp_ln139)> <Delay = 0.00>

State 34 <SV = 29> <Delay = 5.77>
ST_34 : Operation 171 [1/1] (0.00ns)   --->   "%indvar_flatten6 = phi i32 0, void %for.inc264.loopexit, i32 %add_ln141, void %for.inc171" [./../hw_library/pool.h:141]   --->   Operation 171 'phi' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 172 [1/1] (0.00ns)   --->   "%xp = phi i31 0, void %for.inc264.loopexit, i31 %add_ln142, void %for.inc171" [./../hw_library/pool.h:142]   --->   Operation 172 'phi' 'xp' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 173 [1/1] (2.55ns)   --->   "%icmp_ln141 = icmp_eq  i32 %indvar_flatten6, i32 %tmp_7" [./../hw_library/pool.h:141]   --->   Operation 173 'icmp' 'icmp_ln141' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 174 [1/1] (2.55ns)   --->   "%add_ln141 = add i32 %indvar_flatten6, i32 1" [./../hw_library/pool.h:141]   --->   Operation 174 'add' 'add_ln141' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln141 = br i1 %icmp_ln141, void %for.inc171, void %for.inc255.preheader" [./../hw_library/pool.h:141]   --->   Operation 175 'br' 'br_ln141' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 176 [1/1] (2.52ns)   --->   "%icmp_ln142 = icmp_eq  i31 %xp, i31 %trunc_ln" [./../hw_library/pool.h:142]   --->   Operation 176 'icmp' 'icmp_ln142' <Predicate = (!icmp_ln141)> <Delay = 2.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 177 [1/1] (0.73ns)   --->   "%select_ln141 = select i1 %icmp_ln142, i31 0, i31 %xp" [./../hw_library/pool.h:141]   --->   Operation 177 'select' 'select_ln141' <Predicate = (!icmp_ln141)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 178 [1/1] (0.00ns)   --->   "%empty_80 = wait i32 @_ssdm_op_Wait"   --->   Operation 178 'wait' 'empty_80' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_34 : Operation 179 [2/2] (0.00ns)   --->   "%call_ln138 = call void @pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9, i33 %tmp_5, i32 %IFMCH_curr_1_load, i32 %connect_2, i32 %acc" [./../hw_library/pool.h:138]   --->   Operation 179 'call' 'call_ln138' <Predicate = (!icmp_ln141)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 180 [1/1] (0.00ns)   --->   "%trunc_ln142 = trunc i31 %select_ln141" [./../hw_library/pool.h:142]   --->   Operation 180 'trunc' 'trunc_ln142' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_34 : Operation 181 [1/1] (2.52ns)   --->   "%add_ln142 = add i31 %select_ln141, i31 1" [./../hw_library/pool.h:142]   --->   Operation 181 'add' 'add_ln142' <Predicate = (!icmp_ln141)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 182 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 182 'wait' 'empty' <Predicate = (icmp_ln141)> <Delay = 0.00>
ST_34 : Operation 183 [2/2] (0.00ns)   --->   "%call_ln138 = call void @pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12, i63 %mul_ln138, i32 %acc, i32 %IFMCH_curr_1_load, i32 %buf_11, i32 %buf_10, i32 %buf_9, i32 %buf_8, i32 %buf_7, i32 %buf_6, i32 %buf_5, i32 %buf_4, i32 %buf_3, i32 %buf_2, i32 %buf_1, i32 %buf, i32 %connect_3" [./../hw_library/pool.h:138]   --->   Operation 183 'call' 'call_ln138' <Predicate = (icmp_ln141)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 184 [1/1] (1.58ns)   --->   "%store_ln139 = store i63 %add_ln139, i63 %indvar_flatten20" [./../hw_library/pool.h:139]   --->   Operation 184 'store' 'store_ln139' <Predicate = (icmp_ln141)> <Delay = 1.58>

State 35 <SV = 30> <Delay = 0.00>
ST_35 : Operation 185 [1/2] (0.00ns)   --->   "%call_ln138 = call void @pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9, i33 %tmp_5, i32 %IFMCH_curr_1_load, i32 %connect_2, i32 %acc" [./../hw_library/pool.h:138]   --->   Operation 185 'call' 'call_ln138' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 31> <Delay = 1.88>
ST_36 : Operation 186 [2/2] (1.88ns)   --->   "%call_ln142 = call void @pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_153_10, i32 %buf_11, i32 %buf_10, i32 %buf_9, i32 %buf_8, i32 %buf_7, i32 %buf_6, i32 %buf_5, i32 %buf_4, i32 %buf_3, i32 %buf_2, i32 %buf_1, i32 %buf, i4 %trunc_ln142, i32 %acc" [./../hw_library/pool.h:142]   --->   Operation 186 'call' 'call_ln142' <Predicate = true> <Delay = 1.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 32> <Delay = 0.00>
ST_37 : Operation 187 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_141_6_VITIS_LOOP_142_7_str"   --->   Operation 187 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 188 [1/2] (0.00ns)   --->   "%call_ln142 = call void @pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_153_10, i32 %buf_11, i32 %buf_10, i32 %buf_9, i32 %buf_8, i32 %buf_7, i32 %buf_6, i32 %buf_5, i32 %buf_4, i32 %buf_3, i32 %buf_2, i32 %buf_1, i32 %buf, i4 %trunc_ln142, i32 %acc" [./../hw_library/pool.h:142]   --->   Operation 188 'call' 'call_ln142' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 189 [1/1] (0.00ns)   --->   "%br_ln142 = br void %VITIS_LOOP_144_8" [./../hw_library/pool.h:142]   --->   Operation 189 'br' 'br_ln142' <Predicate = true> <Delay = 0.00>

State 38 <SV = 30> <Delay = 0.00>
ST_38 : Operation 190 [1/2] (0.00ns)   --->   "%call_ln138 = call void @pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12, i63 %mul_ln138, i32 %acc, i32 %IFMCH_curr_1_load, i32 %buf_11, i32 %buf_10, i32 %buf_9, i32 %buf_8, i32 %buf_7, i32 %buf_6, i32 %buf_5, i32 %buf_4, i32 %buf_3, i32 %buf_2, i32 %buf_1, i32 %buf, i32 %connect_3" [./../hw_library/pool.h:138]   --->   Operation 190 'call' 'call_ln138' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_38 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln140 = br void %VITIS_LOOP_141_6" [./../hw_library/pool.h:140]   --->   Operation 191 'br' 'br_ln140' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 7.215ns
The critical path consists of the following:
	fifo read operation ('valIn', ./../hw_library/pool.h:70) on port 'connect_2' (./../hw_library/pool.h:70) [20]  (3.634 ns)
	fifo write operation ('write_ln72', ./../hw_library/pool.h:72) on port 'connect_3' (./../hw_library/pool.h:72) [21]  (3.581 ns)

 <State 2>: 7.215ns
The critical path consists of the following:
	fifo read operation ('valIn', ./../hw_library/pool.h:74) on port 'connect_2' (./../hw_library/pool.h:74) [22]  (3.634 ns)
	fifo write operation ('write_ln76', ./../hw_library/pool.h:76) on port 'connect_3' (./../hw_library/pool.h:76) [23]  (3.581 ns)

 <State 3>: 7.215ns
The critical path consists of the following:
	fifo read operation ('valIn', ./../hw_library/pool.h:78) on port 'connect_2' (./../hw_library/pool.h:78) [24]  (3.634 ns)
	fifo write operation ('write_ln80', ./../hw_library/pool.h:80) on port 'connect_3' (./../hw_library/pool.h:80) [25]  (3.581 ns)

 <State 4>: 7.215ns
The critical path consists of the following:
	fifo read operation ('valIn', ./../hw_library/pool.h:82) on port 'connect_2' (./../hw_library/pool.h:82) [26]  (3.634 ns)
	fifo write operation ('write_ln84', ./../hw_library/pool.h:84) on port 'connect_3' (./../hw_library/pool.h:84) [27]  (3.581 ns)

 <State 5>: 7.215ns
The critical path consists of the following:
	fifo read operation ('valIn', ./../hw_library/pool.h:86) on port 'connect_2' (./../hw_library/pool.h:86) [28]  (3.634 ns)
	fifo write operation ('write_ln88', ./../hw_library/pool.h:88) on port 'connect_3' (./../hw_library/pool.h:88) [29]  (3.581 ns)

 <State 6>: 7.215ns
The critical path consists of the following:
	fifo read operation ('valIn', ./../hw_library/pool.h:90) on port 'connect_2' (./../hw_library/pool.h:90) [30]  (3.634 ns)
	fifo write operation ('write_ln92', ./../hw_library/pool.h:92) on port 'connect_3' (./../hw_library/pool.h:92) [31]  (3.581 ns)

 <State 7>: 7.215ns
The critical path consists of the following:
	fifo read operation ('valIn', ./../hw_library/pool.h:94) on port 'connect_2' (./../hw_library/pool.h:94) [32]  (3.634 ns)
	fifo write operation ('write_ln96', ./../hw_library/pool.h:96) on port 'connect_3' (./../hw_library/pool.h:96) [33]  (3.581 ns)

 <State 8>: 7.215ns
The critical path consists of the following:
	fifo read operation ('valIn', ./../hw_library/pool.h:98) on port 'connect_2' (./../hw_library/pool.h:98) [34]  (3.634 ns)
	fifo write operation ('write_ln100', ./../hw_library/pool.h:100) on port 'connect_3' (./../hw_library/pool.h:100) [35]  (3.581 ns)

 <State 9>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 5 bit ('acc_addr_50', ./../hw_library/pool.h:132) [59]  (0.000 ns)
	'store' operation 0 bit ('store_ln132', ./../hw_library/pool.h:132) of constant 4293967297 on array 'acc', ./../hw_library/pool.h:121 [60]  (2.322 ns)

 <State 10>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 5 bit ('acc_addr_51', ./../hw_library/pool.h:132) [61]  (0.000 ns)
	'store' operation 0 bit ('store_ln132', ./../hw_library/pool.h:132) of constant 4293967297 on array 'acc', ./../hw_library/pool.h:121 [62]  (2.322 ns)

 <State 11>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 5 bit ('acc_addr_52', ./../hw_library/pool.h:132) [63]  (0.000 ns)
	'store' operation 0 bit ('store_ln132', ./../hw_library/pool.h:132) of constant 4293967297 on array 'acc', ./../hw_library/pool.h:121 [64]  (2.322 ns)

 <State 12>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 5 bit ('acc_addr_53', ./../hw_library/pool.h:132) [65]  (0.000 ns)
	'store' operation 0 bit ('store_ln132', ./../hw_library/pool.h:132) of constant 4293967297 on array 'acc', ./../hw_library/pool.h:121 [66]  (2.322 ns)

 <State 13>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 5 bit ('acc_addr_54', ./../hw_library/pool.h:132) [67]  (0.000 ns)
	'store' operation 0 bit ('store_ln132', ./../hw_library/pool.h:132) of constant 4293967297 on array 'acc', ./../hw_library/pool.h:121 [68]  (2.322 ns)

 <State 14>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 5 bit ('acc_addr_55', ./../hw_library/pool.h:132) [69]  (0.000 ns)
	'store' operation 0 bit ('store_ln132', ./../hw_library/pool.h:132) of constant 4293967297 on array 'acc', ./../hw_library/pool.h:121 [70]  (2.322 ns)

 <State 15>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 5 bit ('acc_addr_56', ./../hw_library/pool.h:132) [71]  (0.000 ns)
	'store' operation 0 bit ('store_ln132', ./../hw_library/pool.h:132) of constant 4293967297 on array 'acc', ./../hw_library/pool.h:121 [72]  (2.322 ns)

 <State 16>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 5 bit ('acc_addr_57', ./../hw_library/pool.h:132) [73]  (0.000 ns)
	'store' operation 0 bit ('store_ln132', ./../hw_library/pool.h:132) of constant 4293967297 on array 'acc', ./../hw_library/pool.h:121 [74]  (2.322 ns)

 <State 17>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 5 bit ('acc_addr_58', ./../hw_library/pool.h:132) [75]  (0.000 ns)
	'store' operation 0 bit ('store_ln132', ./../hw_library/pool.h:132) of constant 4293967297 on array 'acc', ./../hw_library/pool.h:121 [76]  (2.322 ns)

 <State 18>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 5 bit ('acc_addr_59', ./../hw_library/pool.h:132) [77]  (0.000 ns)
	'store' operation 0 bit ('store_ln132', ./../hw_library/pool.h:132) of constant 4293967297 on array 'acc', ./../hw_library/pool.h:121 [78]  (2.322 ns)

 <State 19>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 5 bit ('acc_addr_60', ./../hw_library/pool.h:132) [79]  (0.000 ns)
	'store' operation 0 bit ('store_ln132', ./../hw_library/pool.h:132) of constant 4293967297 on array 'acc', ./../hw_library/pool.h:121 [80]  (2.322 ns)

 <State 20>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 5 bit ('acc_addr_61', ./../hw_library/pool.h:132) [81]  (0.000 ns)
	'store' operation 0 bit ('store_ln132', ./../hw_library/pool.h:132) of constant 4293967297 on array 'acc', ./../hw_library/pool.h:121 [82]  (2.322 ns)

 <State 21>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 5 bit ('acc_addr_62', ./../hw_library/pool.h:132) [83]  (0.000 ns)
	'store' operation 0 bit ('store_ln132', ./../hw_library/pool.h:132) of constant 4293967297 on array 'acc', ./../hw_library/pool.h:121 [84]  (2.322 ns)

 <State 22>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 5 bit ('acc_addr_63', ./../hw_library/pool.h:132) [85]  (0.000 ns)
	'store' operation 0 bit ('store_ln132', ./../hw_library/pool.h:132) of constant 4293967297 on array 'acc', ./../hw_library/pool.h:121 [86]  (2.322 ns)

 <State 23>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 5 bit ('acc_addr_64', ./../hw_library/pool.h:132) [87]  (0.000 ns)
	'store' operation 0 bit ('store_ln132', ./../hw_library/pool.h:132) of constant 4293967297 on array 'acc', ./../hw_library/pool.h:121 [88]  (2.322 ns)

 <State 24>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 5 bit ('acc_addr_65', ./../hw_library/pool.h:132) [89]  (0.000 ns)
	'store' operation 0 bit ('store_ln132', ./../hw_library/pool.h:132) of constant 4293967297 on array 'acc', ./../hw_library/pool.h:121 [90]  (2.322 ns)

 <State 25>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 5 bit ('acc_addr_66', ./../hw_library/pool.h:132) [91]  (0.000 ns)
	'store' operation 0 bit ('store_ln132', ./../hw_library/pool.h:132) of constant 4293967297 on array 'acc', ./../hw_library/pool.h:121 [92]  (2.322 ns)

 <State 26>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 5 bit ('acc_addr_67', ./../hw_library/pool.h:132) [93]  (0.000 ns)
	'store' operation 0 bit ('store_ln132', ./../hw_library/pool.h:132) of constant 4293967297 on array 'acc', ./../hw_library/pool.h:121 [94]  (2.322 ns)

 <State 27>: 12.592ns
The critical path consists of the following:
	'mul' operation 32 bit ('KER_size_0', ./../hw_library/pool.h:188) [101]  (12.592 ns)

 <State 28>: 12.592ns
The critical path consists of the following:
	'mul' operation 32 bit ('KER_size_1', ./../hw_library/pool.h:189) [105]  (12.592 ns)

 <State 29>: 12.592ns
The critical path consists of the following:
	'mul' operation 32 bit ('KER_bound', ./../hw_library/pool.h:190) [109]  (12.592 ns)

 <State 30>: 4.140ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln190', ./../hw_library/pool.h:190) to 'pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_194_13' [113]  (4.140 ns)

 <State 31>: 0.000ns
The critical path consists of the following:

 <State 32>: 6.912ns
The critical path consists of the following:
	'mul' operation 63 bit ('mul_ln138', ./../hw_library/pool.h:138) [124]  (6.912 ns)

 <State 33>: 3.494ns
The critical path consists of the following:
	'load' operation 63 bit ('indvar_flatten20_load', ./../hw_library/pool.h:139) on local variable 'indvar_flatten20' [130]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln139', ./../hw_library/pool.h:139) [131]  (3.494 ns)

 <State 34>: 5.778ns
The critical path consists of the following:
	'phi' operation 31 bit ('xp', ./../hw_library/pool.h:142) with incoming values : ('add_ln142', ./../hw_library/pool.h:142) [139]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln142', ./../hw_library/pool.h:142) [145]  (2.522 ns)
	'select' operation 31 bit ('select_ln141', ./../hw_library/pool.h:141) [146]  (0.733 ns)
	'add' operation 31 bit ('add_ln142', ./../hw_library/pool.h:142) [151]  (2.522 ns)

 <State 35>: 0.000ns
The critical path consists of the following:

 <State 36>: 1.885ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln142', ./../hw_library/pool.h:142) to 'pool<2u, 20u, 24u>_Pipeline_VITIS_LOOP_153_10' [150]  (1.885 ns)

 <State 37>: 0.000ns
The critical path consists of the following:

 <State 38>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
