

================================================================
== Vitis HLS Report for 'entry_proc'
================================================================
* Date:           Fri Mar 28 16:44:20 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        prjhls_awqmul
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.825 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       2|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      72|    -|
|Register         |        -|     -|       3|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|       3|      74|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_done       |   9|          2|    1|          2|
    |mro0_c_blk_n  |   9|          2|    1|          2|
    |mro1_c_blk_n  |   9|          2|    1|          2|
    |mro2_c_blk_n  |   9|          2|    1|          2|
    |mro3_c_blk_n  |   9|          2|    1|          2|
    |real_start    |   9|          2|    1|          2|
    |row_c_blk_n   |   9|          2|    1|          2|
    |xi_c_blk_n    |   9|          2|    1|          2|
    +--------------+----+-----------+-----+-----------+
    |Total         |  72|         16|    8|         16|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  1|   0|    1|          0|
    |ap_done_reg     |  1|   0|    1|          0|
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           |  3|   0|    3|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|    entry_proc|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|    entry_proc|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|    entry_proc|  return value|
|start_full_n           |   in|    1|  ap_ctrl_hs|    entry_proc|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|    entry_proc|  return value|
|ap_continue            |   in|    1|  ap_ctrl_hs|    entry_proc|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|    entry_proc|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|    entry_proc|  return value|
|start_out              |  out|    1|  ap_ctrl_hs|    entry_proc|  return value|
|start_write            |  out|    1|  ap_ctrl_hs|    entry_proc|  return value|
|xi                     |   in|  128|     ap_none|            xi|       pointer|
|xi_c_din               |  out|  128|     ap_fifo|          xi_c|       pointer|
|xi_c_full_n            |   in|    1|     ap_fifo|          xi_c|       pointer|
|xi_c_write             |  out|    1|     ap_fifo|          xi_c|       pointer|
|xi_c_num_data_valid    |   in|    3|     ap_fifo|          xi_c|       pointer|
|xi_c_fifo_cap          |   in|    3|     ap_fifo|          xi_c|       pointer|
|mro0                   |   in|  128|     ap_none|          mro0|       pointer|
|mro0_c_din             |  out|  128|     ap_fifo|        mro0_c|       pointer|
|mro0_c_full_n          |   in|    1|     ap_fifo|        mro0_c|       pointer|
|mro0_c_write           |  out|    1|     ap_fifo|        mro0_c|       pointer|
|mro0_c_num_data_valid  |   in|    3|     ap_fifo|        mro0_c|       pointer|
|mro0_c_fifo_cap        |   in|    3|     ap_fifo|        mro0_c|       pointer|
|mro1                   |   in|  128|     ap_none|          mro1|       pointer|
|mro1_c_din             |  out|  128|     ap_fifo|        mro1_c|       pointer|
|mro1_c_full_n          |   in|    1|     ap_fifo|        mro1_c|       pointer|
|mro1_c_write           |  out|    1|     ap_fifo|        mro1_c|       pointer|
|mro1_c_num_data_valid  |   in|    3|     ap_fifo|        mro1_c|       pointer|
|mro1_c_fifo_cap        |   in|    3|     ap_fifo|        mro1_c|       pointer|
|mro2                   |   in|  128|     ap_none|          mro2|       pointer|
|mro2_c_din             |  out|  128|     ap_fifo|        mro2_c|       pointer|
|mro2_c_full_n          |   in|    1|     ap_fifo|        mro2_c|       pointer|
|mro2_c_write           |  out|    1|     ap_fifo|        mro2_c|       pointer|
|mro2_c_num_data_valid  |   in|    3|     ap_fifo|        mro2_c|       pointer|
|mro2_c_fifo_cap        |   in|    3|     ap_fifo|        mro2_c|       pointer|
|mro3                   |   in|  128|     ap_none|          mro3|       pointer|
|mro3_c_din             |  out|  128|     ap_fifo|        mro3_c|       pointer|
|mro3_c_full_n          |   in|    1|     ap_fifo|        mro3_c|       pointer|
|mro3_c_write           |  out|    1|     ap_fifo|        mro3_c|       pointer|
|mro3_c_num_data_valid  |   in|    3|     ap_fifo|        mro3_c|       pointer|
|mro3_c_fifo_cap        |   in|    3|     ap_fifo|        mro3_c|       pointer|
|row                    |   in|   16|     ap_none|           row|        scalar|
|row_c_din              |  out|   16|     ap_fifo|         row_c|       pointer|
|row_c_full_n           |   in|    1|     ap_fifo|         row_c|       pointer|
|row_c_write            |  out|    1|     ap_fifo|         row_c|       pointer|
|row_c_num_data_valid   |   in|    3|     ap_fifo|         row_c|       pointer|
|row_c_fifo_cap         |   in|    3|     ap_fifo|         row_c|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

