implementations:
  - interface: { name: LUT, parameters: { num_inputs: 4 } }
    internal_data: { INIT: 16 }
    modules:
      - module_name: LUT4
        filepath: ../f4pga-arch-defs/ecp5/primitives/slice/LUT4.v
        racket_import_filepath: ../modules_for_importing/lattice_ecp5/LUT4.v
        ports:
          [
            { name: A, direction: input, bitwidth: 1, value: I0 },
            { name: B, direction: input, bitwidth: 1, value: I1 },
            { name: C, direction: input, bitwidth: 1, value: I2 },
            { name: D, direction: input, bitwidth: 1, value: I3 },
            { name: Z, direction: output, bitwidth: 1, value: O },
          ]
        parameters: [{ name: INIT, value: INIT }]
    output: Z
  - interface: { name: MUX, parameters: { num_inputs: 2 } }
    modules:
      # TODO(@gussmith23): This MUX is not actually intended to be general-purpose. Replace this with a LUT2 implementation.
      - module_name: L6MUX21
        filepath: ../f4pga-arch-defs/ecp5/primitives/slice/L6MUX21.v
        ports:
          [
            { name: D0, direction: input, bitwidth: 1, value: I0 },
            { name: D1, direction: input, bitwidth: 1, value: I1 },
            { name: SD, direction: input, bitwidth: 1, value: S },
            { name: Z, direction: output, bitwidth: 1, value: O },
          ]
    output: Z