// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

// DATE "11/30/2023 12:57:01"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module controller (
	clk50,
	com_start,
	com_stop,
	com_key,
	com_LEDR,
	com_LEDG,
	com_UART_TXD,
	com_UART_RXD);
input 	clk50;
input 	com_start;
input 	com_stop;
input 	[1:0] com_key;
output 	[15:0] com_LEDR;
output 	[7:0] com_LEDG;
output 	com_UART_TXD;
input 	com_UART_RXD;

// Design Ports Information
// com_start	=>  Location: PIN_G4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// com_stop	=>  Location: PIN_AF12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// com_key[0]	=>  Location: PIN_V2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// com_key[1]	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// com_LEDR[0]	=>  Location: PIN_AH26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// com_LEDR[1]	=>  Location: PIN_L28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// com_LEDR[2]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// com_LEDR[3]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// com_LEDR[4]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// com_LEDR[5]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// com_LEDR[6]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// com_LEDR[7]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// com_LEDR[8]	=>  Location: PIN_H24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// com_LEDR[9]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// com_LEDR[10]	=>  Location: PIN_E4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// com_LEDR[11]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// com_LEDR[12]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// com_LEDR[13]	=>  Location: PIN_AH11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// com_LEDR[14]	=>  Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// com_LEDR[15]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// com_LEDG[0]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// com_LEDG[1]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// com_LEDG[2]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// com_LEDG[3]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// com_LEDG[4]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// com_LEDG[5]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// com_LEDG[6]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// com_LEDG[7]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// com_UART_TXD	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// com_UART_RXD	=>  Location: PIN_B25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk50	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \com_start~input_o ;
wire \com_stop~input_o ;
wire \com_key[0]~input_o ;
wire \com_key[1]~input_o ;
wire \com_UART_RXD~input_o ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \clk50~input_o ;
wire \pll1|altpll_component|auto_generated|wire_pll1_fbout ;
wire \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \Add0~0_combout ;
wire \j[0]~0_combout ;
wire \state.sending_s_13482~combout ;
wire \state.done_s_13462~combout ;
wire \Add1~84 ;
wire \Add1~86_combout ;
wire \Add1~88_combout ;
wire \Add1~27 ;
wire \Add1~28_combout ;
wire \Add1~82_combout ;
wire \Add1~29 ;
wire \Add1~30_combout ;
wire \Add1~32_combout ;
wire \Add1~31 ;
wire \Add1~33_combout ;
wire \Add1~35_combout ;
wire \Add1~34 ;
wire \Add1~36_combout ;
wire \Add1~38_combout ;
wire \Add1~37 ;
wire \Add1~39_combout ;
wire \Add1~41_combout ;
wire \always1~0_combout ;
wire \always1~3_combout ;
wire \Add1~40 ;
wire \Add1~42_combout ;
wire \Add1~44_combout ;
wire \Add1~43 ;
wire \Add1~45_combout ;
wire \Add1~47_combout ;
wire \Add1~46 ;
wire \Add1~48_combout ;
wire \Add1~50_combout ;
wire \Add1~49 ;
wire \Add1~51_combout ;
wire \Add1~53_combout ;
wire \Add1~52 ;
wire \Add1~54_combout ;
wire \Add1~56_combout ;
wire \Add1~55 ;
wire \Add1~57_combout ;
wire \Add1~59_combout ;
wire \always1~2_combout ;
wire \always1~1_combout ;
wire \always1~4_combout ;
wire \Selector139~1_combout ;
wire \Selector139~2_combout ;
wire \Selector73~0_combout ;
wire \com|C1|INDEX~3_combout ;
wire \com|C1|PRSCL[0]~13_combout ;
wire \com|C1|PRSCL[7]~28 ;
wire \com|C1|PRSCL[8]~29_combout ;
wire \com|C1|PRSCL[8]~30 ;
wire \com|C1|PRSCL[9]~31_combout ;
wire \com|C1|PRSCL[9]~32 ;
wire \com|C1|PRSCL[10]~33_combout ;
wire \com|C1|PRSCL[10]~34 ;
wire \com|C1|PRSCL[11]~35_combout ;
wire \com|C1|PRSCL[11]~36 ;
wire \com|C1|PRSCL[12]~37_combout ;
wire \com|C1|LessThan0~0_combout ;
wire \com|C1|LessThan0~1_combout ;
wire \com|C1|LessThan0~2_combout ;
wire \com|C1|LessThan0~3_combout ;
wire \com|C1|PRSCL[0]~14 ;
wire \com|C1|PRSCL[1]~15_combout ;
wire \com|C1|PRSCL[1]~16 ;
wire \com|C1|PRSCL[2]~17_combout ;
wire \com|C1|PRSCL[2]~18 ;
wire \com|C1|PRSCL[3]~19_combout ;
wire \com|C1|PRSCL[3]~20 ;
wire \com|C1|PRSCL[4]~21_combout ;
wire \com|C1|PRSCL[4]~22 ;
wire \com|C1|PRSCL[5]~23_combout ;
wire \com|C1|PRSCL[5]~24 ;
wire \com|C1|PRSCL[6]~25_combout ;
wire \com|C1|PRSCL[6]~26 ;
wire \com|C1|PRSCL[7]~27_combout ;
wire \com|C1|Equal0~1_combout ;
wire \com|C1|Equal0~2_combout ;
wire \com|C1|Equal0~0_combout ;
wire \com|C1|Equal0~3_combout ;
wire \com|C1|INDEX[0]~0_combout ;
wire \com|C1|INDEX~4_combout ;
wire \com|C1|INDEX~1_combout ;
wire \com|C1|INDEX~2_combout ;
wire \com|C1|TX_FLG~0_combout ;
wire \com|C1|TX_FLG~1_combout ;
wire \Selector58~0_combout ;
wire \com_tx_en~0_combout ;
wire \com_tx_en~combout ;
wire \com|always1~0_combout ;
wire \com|TX_START~q ;
wire \com|C1|TX_FLG~q ;
wire \com_tx_data[7]~0_combout ;
wire \Selector78~0_combout ;
wire \Selector9~0_combout ;
wire \Selector8~0_combout ;
wire \Equal8~0_combout ;
wire \Selector139~3_combout ;
wire \Selector139~4_combout ;
wire \Selector139~4clkctrl_outclk ;
wire \Add1~0_combout ;
wire \Add1~89_combout ;
wire \Add1~1 ;
wire \Add1~2_combout ;
wire \Add1~90_combout ;
wire \Add1~3 ;
wire \Add1~4_combout ;
wire \Add1~91_combout ;
wire \Add1~5 ;
wire \Add1~6_combout ;
wire \Add1~92_combout ;
wire \Add1~7 ;
wire \Add1~8_combout ;
wire \Add1~93_combout ;
wire \Add1~9 ;
wire \Add1~10_combout ;
wire \Add1~94_combout ;
wire \Add1~11 ;
wire \Add1~12_combout ;
wire \Add1~95_combout ;
wire \Add1~13 ;
wire \Add1~14_combout ;
wire \Add1~96_combout ;
wire \Add1~15 ;
wire \Add1~16_combout ;
wire \Add1~18_combout ;
wire \Add1~17 ;
wire \Add1~19_combout ;
wire \Add1~21_combout ;
wire \Add1~20 ;
wire \Add1~22_combout ;
wire \Add1~78_combout ;
wire \Add1~79_combout ;
wire \Add1~23 ;
wire \Add1~24_combout ;
wire \Add1~80_combout ;
wire \Add1~25 ;
wire \Add1~26_combout ;
wire \Add1~81_combout ;
wire \always1~8_combout ;
wire \LessThan5~0_combout ;
wire \always1~6_combout ;
wire \always1~7_combout ;
wire \always1~9_combout ;
wire \always1~5_combout ;
wire \always1~10_combout ;
wire \Selector39~0_combout ;
wire \Add1~58 ;
wire \Add1~60_combout ;
wire \Add1~62_combout ;
wire \Add1~61 ;
wire \Add1~63_combout ;
wire \Add1~65_combout ;
wire \Add1~64 ;
wire \Add1~66_combout ;
wire \Add1~68_combout ;
wire \Add1~67 ;
wire \Add1~69_combout ;
wire \Add1~71_combout ;
wire \Add1~70 ;
wire \Add1~72_combout ;
wire \Add1~74_combout ;
wire \Add1~73 ;
wire \Add1~75_combout ;
wire \Add1~77_combout ;
wire \Add1~76 ;
wire \Add1~83_combout ;
wire \Add1~85_combout ;
wire \LessThan5~1_combout ;
wire \LessThan5~2_combout ;
wire \LessThan0~1_combout ;
wire \LessThan0~0_combout ;
wire \LessThan0~2_combout ;
wire \j[0]~1_combout ;
wire \j[0]~2_combout ;
wire \Add0~1 ;
wire \Add0~2_combout ;
wire \Add0~3 ;
wire \Add0~4_combout ;
wire \Add0~5 ;
wire \Add0~6_combout ;
wire \Add0~7 ;
wire \Add0~8_combout ;
wire \Add0~9 ;
wire \Add0~10_combout ;
wire \Add0~11 ;
wire \Add0~12_combout ;
wire \Add0~13 ;
wire \Add0~14_combout ;
wire \Add0~15 ;
wire \Add0~16_combout ;
wire \Add0~17 ;
wire \Add0~18_combout ;
wire \Add0~19 ;
wire \Add0~20_combout ;
wire \Add0~21 ;
wire \Add0~22_combout ;
wire \j[11]~3_combout ;
wire \Add0~23 ;
wire \Add0~24_combout ;
wire \Add0~25 ;
wire \Add0~26_combout ;
wire \Add0~27 ;
wire \Add0~28_combout ;
wire \Add0~29 ;
wire \Add0~30_combout ;
wire \Add0~31 ;
wire \Add0~32_combout ;
wire \Add0~33 ;
wire \Add0~34_combout ;
wire \Add0~35 ;
wire \Add0~36_combout ;
wire \Add0~37 ;
wire \Add0~38_combout ;
wire \Equal1~5_combout ;
wire \Add0~39 ;
wire \Add0~40_combout ;
wire \Add0~41 ;
wire \Add0~42_combout ;
wire \Add0~43 ;
wire \Add0~44_combout ;
wire \Add0~45 ;
wire \Add0~46_combout ;
wire \Equal1~6_combout ;
wire \Equal1~7_combout ;
wire \Add0~47 ;
wire \Add0~48_combout ;
wire \Add0~49 ;
wire \Add0~50_combout ;
wire \Add0~51 ;
wire \Add0~52_combout ;
wire \Add0~53 ;
wire \Add0~54_combout ;
wire \Equal1~8_combout ;
wire \Add0~55 ;
wire \Add0~56_combout ;
wire \Add0~57 ;
wire \Add0~58_combout ;
wire \Add0~59 ;
wire \Add0~60_combout ;
wire \Add0~61 ;
wire \Add0~62_combout ;
wire \Equal1~9_combout ;
wire \Equal1~1_combout ;
wire \Equal1~0_combout ;
wire \Equal1~2_combout ;
wire \Equal1~3_combout ;
wire \Equal1~4_combout ;
wire \Equal1~10_combout ;
wire \Selector141~2_combout ;
wire \state.processing_s_13542~combout ;
wire \WideOr4~0_combout ;
wire \q[0]~0_combout ;
wire \q~1_combout ;
wire \q~2_combout ;
wire \Equal2~0_combout ;
wire \p[0]~0_combout ;
wire \p[0]~0clkctrl_outclk ;
wire \Add5~24_combout ;
wire \Add5~107_combout ;
wire \Add5~25 ;
wire \Add5~26_combout ;
wire \Add5~106_combout ;
wire \Add5~27 ;
wire \Add5~28_combout ;
wire \Add5~105_combout ;
wire \Add5~29 ;
wire \Add5~30_combout ;
wire \Add5~104_combout ;
wire \Add5~31 ;
wire \Add5~32_combout ;
wire \Add5~103_combout ;
wire \Add5~33 ;
wire \Add5~34_combout ;
wire \Add5~102_combout ;
wire \Add5~35 ;
wire \Add5~36_combout ;
wire \Add5~101_combout ;
wire \Add5~37 ;
wire \Add5~38_combout ;
wire \Add5~100_combout ;
wire \Add5~39 ;
wire \Add5~40_combout ;
wire \Add5~99_combout ;
wire \Add5~41 ;
wire \Add5~42_combout ;
wire \Add5~98_combout ;
wire \Add5~43 ;
wire \Add5~44_combout ;
wire \Add5~97_combout ;
wire \Add5~45 ;
wire \Add5~46_combout ;
wire \Add5~88_combout ;
wire \Add5~47 ;
wire \Add5~48_combout ;
wire \Add5~89_combout ;
wire \Add5~49 ;
wire \Add5~50_combout ;
wire \Add5~90_combout ;
wire \Add5~51 ;
wire \Add5~52_combout ;
wire \Add5~91_combout ;
wire \Add5~53 ;
wire \Add5~54_combout ;
wire \Add5~92_combout ;
wire \Add5~55 ;
wire \Add5~56_combout ;
wire \Add5~93_combout ;
wire \Add5~57 ;
wire \Add5~59 ;
wire \Add5~60_combout ;
wire \Add5~95_combout ;
wire \Add5~61 ;
wire \Add5~62_combout ;
wire \Add5~96_combout ;
wire \Add5~63 ;
wire \Add5~64_combout ;
wire \Add5~113_combout ;
wire \Add5~65 ;
wire \Add5~66_combout ;
wire \Add5~114_combout ;
wire \Add5~67 ;
wire \Add5~68_combout ;
wire \Add5~115_combout ;
wire \Add5~69 ;
wire \Add5~70_combout ;
wire \Add5~116_combout ;
wire \Add5~71 ;
wire \Add5~72_combout ;
wire \Add5~117_combout ;
wire \Add5~73 ;
wire \Add5~74_combout ;
wire \Add5~118_combout ;
wire \Add5~75 ;
wire \Add5~76_combout ;
wire \Add5~119_combout ;
wire \Add5~77 ;
wire \Add5~78_combout ;
wire \Add5~109_combout ;
wire \Add5~79 ;
wire \Add5~80_combout ;
wire \Add5~110_combout ;
wire \Add5~81 ;
wire \Add5~82_combout ;
wire \Add5~111_combout ;
wire \Add5~83 ;
wire \Add5~85 ;
wire \Add5~86_combout ;
wire \Add5~108_combout ;
wire \Add5~84_combout ;
wire \Add5~112_combout ;
wire \LessThan2~0_combout ;
wire \Add5~58_combout ;
wire \Add5~94_combout ;
wire \LessThan2~2_combout ;
wire \LessThan2~4_combout ;
wire \LessThan2~1_combout ;
wire \LessThan2~3_combout ;
wire \LessThan2~5_combout ;
wire \LessThan2~6_combout ;
wire \Add19~0_combout ;
wire \t[0]~3_combout ;
wire \s[0]~0_combout ;
wire \s[1]~1_combout ;
wire \WideOr13~0_combout ;
wire \Equal17~0_combout ;
wire \t[31]~0_combout ;
wire \Add19~1 ;
wire \Add19~2_combout ;
wire \Add19~3 ;
wire \Add19~4_combout ;
wire \Add19~5 ;
wire \Add19~6_combout ;
wire \Add19~7 ;
wire \Add19~8_combout ;
wire \Add19~9 ;
wire \Add19~10_combout ;
wire \Add19~11 ;
wire \Add19~12_combout ;
wire \Add19~13 ;
wire \Add19~14_combout ;
wire \Add19~15 ;
wire \Add19~16_combout ;
wire \t[8]~2_combout ;
wire \Add19~17 ;
wire \Add19~18_combout ;
wire \t[9]~1_combout ;
wire \Add19~19 ;
wire \Add19~20_combout ;
wire \Add19~21 ;
wire \Add19~22_combout ;
wire \Add19~23 ;
wire \Add19~24_combout ;
wire \Add19~25 ;
wire \Add19~26_combout ;
wire \Add19~27 ;
wire \Add19~28_combout ;
wire \Add19~29 ;
wire \Add19~30_combout ;
wire \Equal18~5_combout ;
wire \Add19~31 ;
wire \Add19~32_combout ;
wire \Add19~33 ;
wire \Add19~34_combout ;
wire \Add19~35 ;
wire \Add19~36_combout ;
wire \Add19~37 ;
wire \Add19~38_combout ;
wire \Add19~39 ;
wire \Add19~40_combout ;
wire \Add19~41 ;
wire \Add19~42_combout ;
wire \Add19~43 ;
wire \Add19~44_combout ;
wire \Add19~45 ;
wire \Add19~46_combout ;
wire \Add19~47 ;
wire \Add19~48_combout ;
wire \Add19~49 ;
wire \Add19~50_combout ;
wire \Add19~51 ;
wire \Add19~52_combout ;
wire \Add19~53 ;
wire \Add19~54_combout ;
wire \Equal18~1_combout ;
wire \Add19~55 ;
wire \Add19~56_combout ;
wire \Add19~57 ;
wire \Add19~58_combout ;
wire \Add19~59 ;
wire \Add19~60_combout ;
wire \Add19~61 ;
wire \Add19~62_combout ;
wire \Equal18~0_combout ;
wire \Equal18~3_combout ;
wire \Equal18~2_combout ;
wire \Equal18~4_combout ;
wire \Equal18~6_combout ;
wire \Equal18~7_combout ;
wire \Equal18~8_combout ;
wire \Equal18~9_combout ;
wire \Equal18~10_combout ;
wire \Selector141~1_combout ;
wire \Selector139~0_combout ;
wire \Selector141~0_combout ;
wire \Selector141~4_combout ;
wire \state.indexing_s_13522~combout ;
wire \k[0]~1_combout ;
wire \Add8~0_combout ;
wire \k[0]~0_combout ;
wire \Add8~1 ;
wire \Add8~2_combout ;
wire \Add8~3 ;
wire \Add8~4_combout ;
wire \Add8~5 ;
wire \Add8~6_combout ;
wire \Add8~7 ;
wire \Add8~8_combout ;
wire \Add8~9 ;
wire \Add8~10_combout ;
wire \Add8~11 ;
wire \Add8~12_combout ;
wire \Add8~13 ;
wire \Add8~14_combout ;
wire \Add8~15 ;
wire \Add8~16_combout ;
wire \k[8]~2_combout ;
wire \Add8~17 ;
wire \Add8~18_combout ;
wire \k[9]~3_combout ;
wire \Add8~19 ;
wire \Add8~20_combout ;
wire \Add8~21 ;
wire \Add8~22_combout ;
wire \Add8~23 ;
wire \Add8~24_combout ;
wire \Add8~25 ;
wire \Add8~26_combout ;
wire \Add8~27 ;
wire \Add8~28_combout ;
wire \Add8~29 ;
wire \Add8~30_combout ;
wire \Add8~31 ;
wire \Add8~32_combout ;
wire \Add8~33 ;
wire \Add8~34_combout ;
wire \Add8~35 ;
wire \Add8~36_combout ;
wire \Add8~37 ;
wire \Add8~38_combout ;
wire \Add8~39 ;
wire \Add8~40_combout ;
wire \Add8~41 ;
wire \Add8~42_combout ;
wire \Add8~43 ;
wire \Add8~44_combout ;
wire \Add8~45 ;
wire \Add8~46_combout ;
wire \Add8~47 ;
wire \Add8~48_combout ;
wire \Add8~49 ;
wire \Add8~50_combout ;
wire \Add8~51 ;
wire \Add8~52_combout ;
wire \Add8~53 ;
wire \Add8~54_combout ;
wire \Add8~55 ;
wire \Add8~56_combout ;
wire \Add8~57 ;
wire \Add8~58_combout ;
wire \Add8~59 ;
wire \Add8~60_combout ;
wire \Add8~61 ;
wire \Add8~62_combout ;
wire \Equal9~9_combout ;
wire \Equal9~8_combout ;
wire \Equal9~3_combout ;
wire \Equal9~2_combout ;
wire \Equal9~0_combout ;
wire \Equal9~1_combout ;
wire \Equal9~4_combout ;
wire \Equal9~5_combout ;
wire \Equal9~6_combout ;
wire \Equal9~7_combout ;
wire \Equal9~10_combout ;
wire \Selector141~3_combout ;
wire \Add9~0_combout ;
wire \Add9~1 ;
wire \Add9~2_combout ;
wire \Add9~3 ;
wire \Add9~4_combout ;
wire \Add9~5 ;
wire \Add9~6_combout ;
wire \Add9~7 ;
wire \Add9~8_combout ;
wire \Add9~9 ;
wire \Add9~10_combout ;
wire \Add9~11 ;
wire \Add9~12_combout ;
wire \Add9~13 ;
wire \Add9~14_combout ;
wire \Add9~15 ;
wire \Add9~16_combout ;
wire \Add9~17 ;
wire \Add9~18_combout ;
wire \Add9~19 ;
wire \Add9~20_combout ;
wire \Add9~21 ;
wire \Add9~22_combout ;
wire \Add9~23 ;
wire \Add9~24_combout ;
wire \Add9~25 ;
wire \Add9~26_combout ;
wire \Add9~27 ;
wire \Add9~28_combout ;
wire \Add9~29 ;
wire \Add9~30_combout ;
wire \Add9~31 ;
wire \Add9~32_combout ;
wire \Add9~33 ;
wire \Add9~34_combout ;
wire \Add9~35 ;
wire \Add9~36_combout ;
wire \Add9~37 ;
wire \Add9~38_combout ;
wire \Add9~39 ;
wire \Add9~40_combout ;
wire \Add9~41 ;
wire \Add9~42_combout ;
wire \Add9~43 ;
wire \Add9~44_combout ;
wire \LessThan3~5_combout ;
wire \LessThan3~6_combout ;
wire \LessThan3~1_combout ;
wire \LessThan3~3_combout ;
wire \LessThan3~2_combout ;
wire \LessThan3~0_combout ;
wire \LessThan3~4_combout ;
wire \Add9~45 ;
wire \Add9~46_combout ;
wire \Add9~47 ;
wire \Add9~48_combout ;
wire \LessThan3~7_combout ;
wire \Add9~49 ;
wire \Add9~50_combout ;
wire \Add9~51 ;
wire \Add9~52_combout ;
wire \Add9~53 ;
wire \Add9~54_combout ;
wire \LessThan3~8_combout ;
wire \Add9~55 ;
wire \Add9~56_combout ;
wire \Add9~57 ;
wire \Add9~58_combout ;
wire \Add9~59 ;
wire \Add9~60_combout ;
wire \Add9~61 ;
wire \Add9~62_combout ;
wire \LessThan3~9_combout ;
wire \LessThan3~10_combout ;
wire \Selector2~0_combout ;
wire \state.filtering_s_13562~combout ;
wire \Selector5~0_combout ;
wire \state.summing_s_13502~combout ;
wire \Selector55~0_combout ;
wire \Selector55~1_combout ;
wire \sum_write_en~combout ;
wire \sum_read_en~combout ;
wire \rr6|altsyncram_component|auto_generated|rden_b_store~q ;
wire \rr6|altsyncram_component|auto_generated|ram_block1a0~0_combout ;
wire \output_read_addr[0]~0_combout ;
wire \Selector71~0_combout ;
wire \output_write_en~combout ;
wire \output_read_en~combout ;
wire \rr5|altsyncram_component|auto_generated|rden_b_store~q ;
wire \rr5|altsyncram_component|auto_generated|ram_block1a0~0_combout ;
wire \output_ram_data_in[0]~0_combout ;
wire \output_ram_data_in[0]~0clkctrl_outclk ;
wire \proc_write_addr[1]~0_combout ;
wire \Selector59~1_combout ;
wire \Selector83~0_combout ;
wire \proc_write_en~combout ;
wire \proc_read_en~combout ;
wire \rr3|altsyncram_component|auto_generated|rden_b_store~q ;
wire \rr3|altsyncram_component|auto_generated|ram_block1a0~0_combout ;
wire \~GND~combout ;
wire \filt_read_en~0_combout ;
wire \filt_read_en~0clkctrl_outclk ;
wire \Equal2~1_combout ;
wire \Selector100~0_combout ;
wire \Selector100~1_combout ;
wire \proc_write_addr[1]~0clkctrl_outclk ;
wire \Selector85~0_combout ;
wire \Add2~0_combout ;
wire \Add4~1_combout ;
wire \Add4~0_combout ;
wire \Add4~3_combout ;
wire \Add2~1 ;
wire \Add2~2_combout ;
wire \Add3~1_cout ;
wire \Add3~2_combout ;
wire \Add4~4_combout ;
wire \Add4~2 ;
wire \Add4~5_combout ;
wire \Add4~7_combout ;
wire \Add2~3 ;
wire \Add2~4_combout ;
wire \Add3~3 ;
wire \Add3~4_combout ;
wire \Add4~8_combout ;
wire \Add4~6 ;
wire \Add4~9_combout ;
wire \Add4~11_combout ;
wire \Add2~5 ;
wire \Add2~6_combout ;
wire \Add3~5 ;
wire \Add3~6_combout ;
wire \Add4~12_combout ;
wire \Add4~10 ;
wire \Add4~13_combout ;
wire \Add4~15_combout ;
wire \Add2~7 ;
wire \Add2~8_combout ;
wire \Add4~14 ;
wire \Add4~17_combout ;
wire \Add3~7 ;
wire \Add3~8_combout ;
wire \Add4~16_combout ;
wire \Add4~19_combout ;
wire \Add2~9 ;
wire \Add2~10_combout ;
wire \Add3~9 ;
wire \Add3~10_combout ;
wire \Add4~20_combout ;
wire \Add4~18 ;
wire \Add4~21_combout ;
wire \Add4~23_combout ;
wire \Add2~11 ;
wire \Add2~12_combout ;
wire \Add3~11 ;
wire \Add3~12_combout ;
wire \Add4~24_combout ;
wire \Add4~22 ;
wire \Add4~25_combout ;
wire \Add4~27_combout ;
wire \Add2~13 ;
wire \Add2~14_combout ;
wire \Add3~13 ;
wire \Add3~14_combout ;
wire \Add4~28_combout ;
wire \Add4~26 ;
wire \Add4~29_combout ;
wire \Add4~31_combout ;
wire \Add2~15 ;
wire \Add2~16_combout ;
wire \Add3~15 ;
wire \Add3~16_combout ;
wire \Add4~32_combout ;
wire \Add4~30 ;
wire \Add4~33_combout ;
wire \Add4~35_combout ;
wire \Add2~17 ;
wire \Add2~18_combout ;
wire \Add3~17 ;
wire \Add3~18_combout ;
wire \Add4~36_combout ;
wire \Add4~34 ;
wire \Add4~37_combout ;
wire \Add4~39_combout ;
wire \Add2~19 ;
wire \Add2~20_combout ;
wire \Add4~38 ;
wire \Add4~41_combout ;
wire \Add3~19 ;
wire \Add3~20_combout ;
wire \Add4~40_combout ;
wire \Add4~43_combout ;
wire \Add2~21 ;
wire \Add2~22_combout ;
wire \Add3~21 ;
wire \Add3~22_combout ;
wire \Add4~44_combout ;
wire \Add4~42 ;
wire \Add4~45_combout ;
wire \Add4~47_combout ;
wire \delay_read_en~0_combout ;
wire \delay_read_en~0clkctrl_outclk ;
wire \Add7~0_combout ;
wire \Add6~0_combout ;
wire \Add7~1 ;
wire \Add7~2_combout ;
wire \Add6~1 ;
wire \Add6~2_combout ;
wire \Add7~3 ;
wire \Add7~4_combout ;
wire \Add6~3 ;
wire \Add6~4_combout ;
wire \Add7~5 ;
wire \Add7~6_combout ;
wire \Add6~5 ;
wire \Add6~6_combout ;
wire \Add7~7 ;
wire \Add7~8_combout ;
wire \Selector83~1_combout ;
wire \Selector83~1clkctrl_outclk ;
wire \Selector71~1_combout ;
wire \Selector71~1clkctrl_outclk ;
wire \output_read_addr[0]~0clkctrl_outclk ;
wire \Add11~0_combout ;
wire \Add10~0_combout ;
wire \Add11~1 ;
wire \Add11~2_combout ;
wire \Add10~1_combout ;
wire \Add11~3 ;
wire \Add11~4_combout ;
wire \Add10~2_combout ;
wire \Add11~5 ;
wire \Add11~6_combout ;
wire \Add10~3_combout ;
wire \Add11~7 ;
wire \Add11~8_combout ;
wire \data_2[0]~0_combout ;
wire \data_2[0]~0clkctrl_outclk ;
wire \data_1[0]~0_combout ;
wire \data_1[0]~0clkctrl_outclk ;
wire \Add12~0_combout ;
wire \data_3[0]~0_combout ;
wire \data_3[0]~0clkctrl_outclk ;
wire \Add13~0_combout ;
wire \data_4[0]~0_combout ;
wire \data_4[0]~0clkctrl_outclk ;
wire \Add14~0_combout ;
wire \data_5[0]~0_combout ;
wire \data_5[0]~0clkctrl_outclk ;
wire \Add15~0_combout ;
wire \data_6[16]~0_combout ;
wire \data_6[16]~0clkctrl_outclk ;
wire \Add16~0_combout ;
wire \data_7[31]~0_combout ;
wire \data_7[31]~0clkctrl_outclk ;
wire \Add17~0_combout ;
wire \data_8[31]~0_combout ;
wire \data_8[31]~0clkctrl_outclk ;
wire \Add18~0_combout ;
wire \Selector55~0clkctrl_outclk ;
wire \Selector101~0_combout ;
wire \Selector101~1_combout ;
wire \Add12~1 ;
wire \Add12~2_combout ;
wire \Add13~1 ;
wire \Add13~2_combout ;
wire \Add14~1 ;
wire \Add14~2_combout ;
wire \Add15~1 ;
wire \Add15~2_combout ;
wire \Add16~1 ;
wire \Add16~2_combout ;
wire \Add17~1 ;
wire \Add17~2_combout ;
wire \Add18~1 ;
wire \Add18~2_combout ;
wire \Selector108~0_combout ;
wire \Selector108~1_combout ;
wire \Selector107~0_combout ;
wire \Selector107~1_combout ;
wire \Selector106~0_combout ;
wire \Selector106~1_combout ;
wire \Selector105~0_combout ;
wire \Selector105~1_combout ;
wire \Selector104~0_combout ;
wire \Selector104~1_combout ;
wire \Selector103~0_combout ;
wire \Selector103~1_combout ;
wire \Selector102~0_combout ;
wire \Selector102~1_combout ;
wire \Add12~3 ;
wire \Add12~5 ;
wire \Add12~7 ;
wire \Add12~9 ;
wire \Add12~11 ;
wire \Add12~13 ;
wire \Add12~15 ;
wire \Add12~16_combout ;
wire \Add12~14_combout ;
wire \Add12~12_combout ;
wire \Add12~10_combout ;
wire \Add12~8_combout ;
wire \Add12~6_combout ;
wire \Add12~4_combout ;
wire \Add13~3 ;
wire \Add13~5 ;
wire \Add13~7 ;
wire \Add13~9 ;
wire \Add13~11 ;
wire \Add13~13 ;
wire \Add13~15 ;
wire \Add13~16_combout ;
wire \Add13~14_combout ;
wire \Add13~12_combout ;
wire \Add13~10_combout ;
wire \Add13~8_combout ;
wire \Add13~6_combout ;
wire \Add13~4_combout ;
wire \Add14~3 ;
wire \Add14~5 ;
wire \Add14~7 ;
wire \Add14~9 ;
wire \Add14~11 ;
wire \Add14~13 ;
wire \Add14~15 ;
wire \Add14~16_combout ;
wire \Add14~14_combout ;
wire \Add14~12_combout ;
wire \Add14~10_combout ;
wire \Add14~8_combout ;
wire \Add14~6_combout ;
wire \Add14~4_combout ;
wire \Add15~3 ;
wire \Add15~5 ;
wire \Add15~7 ;
wire \Add15~9 ;
wire \Add15~11 ;
wire \Add15~13 ;
wire \Add15~15 ;
wire \Add15~16_combout ;
wire \Add15~14_combout ;
wire \Add15~12_combout ;
wire \Add15~10_combout ;
wire \Add15~8_combout ;
wire \Add15~6_combout ;
wire \Add15~4_combout ;
wire \Add16~3 ;
wire \Add16~5 ;
wire \Add16~7 ;
wire \Add16~9 ;
wire \Add16~11 ;
wire \Add16~13 ;
wire \Add16~15 ;
wire \Add16~16_combout ;
wire \Add16~14_combout ;
wire \Add16~12_combout ;
wire \Add16~10_combout ;
wire \Add16~8_combout ;
wire \Add16~6_combout ;
wire \Add16~4_combout ;
wire \Add17~3 ;
wire \Add17~5 ;
wire \Add17~7 ;
wire \Add17~9 ;
wire \Add17~11 ;
wire \Add17~13 ;
wire \Add17~15 ;
wire \Add17~16_combout ;
wire \Add17~14_combout ;
wire \Add17~12_combout ;
wire \Add17~10_combout ;
wire \Add17~8_combout ;
wire \Add17~6_combout ;
wire \Add17~4_combout ;
wire \Add18~3 ;
wire \Add18~5 ;
wire \Add18~7 ;
wire \Add18~9 ;
wire \Add18~11 ;
wire \Add18~13 ;
wire \Add18~15 ;
wire \Add18~16_combout ;
wire \Selector109~0_combout ;
wire \Selector109~1_combout ;
wire \Add12~17 ;
wire \Add12~18_combout ;
wire \Add13~17 ;
wire \Add13~18_combout ;
wire \Add14~17 ;
wire \Add14~18_combout ;
wire \Add15~17 ;
wire \Add15~18_combout ;
wire \Add16~17 ;
wire \Add16~18_combout ;
wire \Add17~17 ;
wire \Add17~18_combout ;
wire \Add18~17 ;
wire \Add18~18_combout ;
wire \Selector116~0_combout ;
wire \Selector116~1_combout ;
wire \Selector115~0_combout ;
wire \Selector115~1_combout ;
wire \Selector114~0_combout ;
wire \Selector114~1_combout ;
wire \Selector113~0_combout ;
wire \Selector113~1_combout ;
wire \Selector112~0_combout ;
wire \Selector112~1_combout ;
wire \Selector111~0_combout ;
wire \Selector111~1_combout ;
wire \Selector110~0_combout ;
wire \Selector110~1_combout ;
wire \Add12~19 ;
wire \Add12~21 ;
wire \Add12~23 ;
wire \Add12~25 ;
wire \Add12~27 ;
wire \Add12~29 ;
wire \Add12~31 ;
wire \Add12~32_combout ;
wire \Add12~30_combout ;
wire \Add12~28_combout ;
wire \Add12~26_combout ;
wire \Add12~24_combout ;
wire \Add12~22_combout ;
wire \Add12~20_combout ;
wire \Add13~19 ;
wire \Add13~21 ;
wire \Add13~23 ;
wire \Add13~25 ;
wire \Add13~27 ;
wire \Add13~29 ;
wire \Add13~31 ;
wire \Add13~32_combout ;
wire \Add13~30_combout ;
wire \Add13~28_combout ;
wire \Add13~26_combout ;
wire \Add13~24_combout ;
wire \Add13~22_combout ;
wire \Add13~20_combout ;
wire \Add14~19 ;
wire \Add14~21 ;
wire \Add14~23 ;
wire \Add14~25 ;
wire \Add14~27 ;
wire \Add14~29 ;
wire \Add14~31 ;
wire \Add14~32_combout ;
wire \Add14~30_combout ;
wire \Add14~28_combout ;
wire \Add14~26_combout ;
wire \Add14~24_combout ;
wire \Add14~22_combout ;
wire \Add14~20_combout ;
wire \Add15~19 ;
wire \Add15~21 ;
wire \Add15~23 ;
wire \Add15~25 ;
wire \Add15~27 ;
wire \Add15~29 ;
wire \Add15~31 ;
wire \Add15~32_combout ;
wire \Add15~30_combout ;
wire \Add15~28_combout ;
wire \Add15~26_combout ;
wire \Add15~24_combout ;
wire \Add15~22_combout ;
wire \Add15~20_combout ;
wire \Add16~19 ;
wire \Add16~21 ;
wire \Add16~23 ;
wire \Add16~25 ;
wire \Add16~27 ;
wire \Add16~29 ;
wire \Add16~31 ;
wire \Add16~32_combout ;
wire \Add16~30_combout ;
wire \Add16~28_combout ;
wire \Add16~26_combout ;
wire \Add16~24_combout ;
wire \Add16~22_combout ;
wire \Add16~20_combout ;
wire \Add17~19 ;
wire \Add17~21 ;
wire \Add17~23 ;
wire \Add17~25 ;
wire \Add17~27 ;
wire \Add17~29 ;
wire \Add17~31 ;
wire \Add17~32_combout ;
wire \Add17~30_combout ;
wire \Add17~28_combout ;
wire \Add17~26_combout ;
wire \Add17~24_combout ;
wire \Add17~22_combout ;
wire \Add17~20_combout ;
wire \Add18~19 ;
wire \Add18~21 ;
wire \Add18~23 ;
wire \Add18~25 ;
wire \Add18~27 ;
wire \Add18~29 ;
wire \Add18~31 ;
wire \Add18~32_combout ;
wire \Selector117~0_combout ;
wire \Selector117~1_combout ;
wire \Add12~33 ;
wire \Add12~34_combout ;
wire \Add13~33 ;
wire \Add13~34_combout ;
wire \Add14~33 ;
wire \Add14~34_combout ;
wire \Add15~33 ;
wire \Add15~34_combout ;
wire \Add16~33 ;
wire \Add16~34_combout ;
wire \Add17~33 ;
wire \Add17~34_combout ;
wire \Add18~33 ;
wire \Add18~34_combout ;
wire \Selector124~0_combout ;
wire \Selector124~1_combout ;
wire \Selector123~0_combout ;
wire \Selector123~1_combout ;
wire \Selector122~0_combout ;
wire \Selector122~1_combout ;
wire \Selector121~0_combout ;
wire \Selector121~1_combout ;
wire \Selector120~0_combout ;
wire \Selector120~1_combout ;
wire \Selector119~0_combout ;
wire \Selector119~1_combout ;
wire \Selector118~0_combout ;
wire \Selector118~1_combout ;
wire \Add12~35 ;
wire \Add12~37 ;
wire \Add12~39 ;
wire \Add12~41 ;
wire \Add12~43 ;
wire \Add12~45 ;
wire \Add12~47 ;
wire \Add12~48_combout ;
wire \Add12~46_combout ;
wire \Add12~44_combout ;
wire \Add12~42_combout ;
wire \Add12~40_combout ;
wire \Add12~38_combout ;
wire \Add12~36_combout ;
wire \Add13~35 ;
wire \Add13~37 ;
wire \Add13~39 ;
wire \Add13~41 ;
wire \Add13~43 ;
wire \Add13~45 ;
wire \Add13~47 ;
wire \Add13~48_combout ;
wire \Add13~46_combout ;
wire \Add13~44_combout ;
wire \Add13~42_combout ;
wire \Add13~40_combout ;
wire \Add13~38_combout ;
wire \Add13~36_combout ;
wire \Add14~35 ;
wire \Add14~37 ;
wire \Add14~39 ;
wire \Add14~41 ;
wire \Add14~43 ;
wire \Add14~45 ;
wire \Add14~47 ;
wire \Add14~48_combout ;
wire \Add14~46_combout ;
wire \Add14~44_combout ;
wire \Add14~42_combout ;
wire \Add14~40_combout ;
wire \Add14~38_combout ;
wire \Add14~36_combout ;
wire \Add15~35 ;
wire \Add15~37 ;
wire \Add15~39 ;
wire \Add15~41 ;
wire \Add15~43 ;
wire \Add15~45 ;
wire \Add15~47 ;
wire \Add15~48_combout ;
wire \Add15~46_combout ;
wire \Add15~44_combout ;
wire \Add15~42_combout ;
wire \Add15~40_combout ;
wire \Add15~38_combout ;
wire \Add15~36_combout ;
wire \Add16~35 ;
wire \Add16~37 ;
wire \Add16~39 ;
wire \Add16~41 ;
wire \Add16~43 ;
wire \Add16~45 ;
wire \Add16~47 ;
wire \Add16~48_combout ;
wire \Add16~46_combout ;
wire \Add16~44_combout ;
wire \Add16~42_combout ;
wire \Add16~40_combout ;
wire \Add16~38_combout ;
wire \Add16~36_combout ;
wire \Add17~35 ;
wire \Add17~37 ;
wire \Add17~39 ;
wire \Add17~41 ;
wire \Add17~43 ;
wire \Add17~45 ;
wire \Add17~47 ;
wire \Add17~48_combout ;
wire \Add17~46_combout ;
wire \Add17~44_combout ;
wire \Add17~42_combout ;
wire \Add17~40_combout ;
wire \Add17~38_combout ;
wire \Add17~36_combout ;
wire \Add18~35 ;
wire \Add18~37 ;
wire \Add18~39 ;
wire \Add18~41 ;
wire \Add18~43 ;
wire \Add18~45 ;
wire \Add18~47 ;
wire \Add18~48_combout ;
wire \Selector131~0_combout ;
wire \Selector131~1_combout ;
wire \Selector130~0_combout ;
wire \Selector130~1_combout ;
wire \Selector129~0_combout ;
wire \Selector129~1_combout ;
wire \Selector128~0_combout ;
wire \Selector128~1_combout ;
wire \Selector127~0_combout ;
wire \Selector127~1_combout ;
wire \Selector126~0_combout ;
wire \Selector126~1_combout ;
wire \Selector125~0_combout ;
wire \Selector125~1_combout ;
wire \Add12~49 ;
wire \Add12~51 ;
wire \Add12~53 ;
wire \Add12~55 ;
wire \Add12~57 ;
wire \Add12~59 ;
wire \Add12~61 ;
wire \Add12~63 ;
wire \Add12~64_combout ;
wire \Add12~62_combout ;
wire \Add12~60_combout ;
wire \Add12~58_combout ;
wire \Add12~56_combout ;
wire \Add12~54_combout ;
wire \Add12~52_combout ;
wire \Add12~50_combout ;
wire \Add13~49 ;
wire \Add13~51 ;
wire \Add13~53 ;
wire \Add13~55 ;
wire \Add13~57 ;
wire \Add13~59 ;
wire \Add13~61 ;
wire \Add13~63 ;
wire \Add13~64_combout ;
wire \Add13~62_combout ;
wire \Add13~60_combout ;
wire \Add13~58_combout ;
wire \Add13~56_combout ;
wire \Add13~54_combout ;
wire \Add13~52_combout ;
wire \Add13~50_combout ;
wire \Add14~49 ;
wire \Add14~51 ;
wire \Add14~53 ;
wire \Add14~55 ;
wire \Add14~57 ;
wire \Add14~59 ;
wire \Add14~61 ;
wire \Add14~63 ;
wire \Add14~64_combout ;
wire \Add14~62_combout ;
wire \Add14~60_combout ;
wire \Add14~58_combout ;
wire \Add14~56_combout ;
wire \Add14~54_combout ;
wire \Add14~52_combout ;
wire \Add14~50_combout ;
wire \Add15~49 ;
wire \Add15~51 ;
wire \Add15~53 ;
wire \Add15~55 ;
wire \Add15~57 ;
wire \Add15~59 ;
wire \Add15~61 ;
wire \Add15~63 ;
wire \Add15~64_combout ;
wire \Add15~62_combout ;
wire \Add15~60_combout ;
wire \Add15~58_combout ;
wire \Add15~56_combout ;
wire \Add15~54_combout ;
wire \Add15~52_combout ;
wire \Add15~50_combout ;
wire \Add16~49 ;
wire \Add16~51 ;
wire \Add16~53 ;
wire \Add16~55 ;
wire \Add16~57 ;
wire \Add16~59 ;
wire \Add16~61 ;
wire \Add16~63 ;
wire \Add16~64_combout ;
wire \Add16~62_combout ;
wire \Add16~60_combout ;
wire \Add16~58_combout ;
wire \Add16~56_combout ;
wire \Add16~54_combout ;
wire \Add16~52_combout ;
wire \Add16~50_combout ;
wire \Add17~49 ;
wire \Add17~51 ;
wire \Add17~53 ;
wire \Add17~55 ;
wire \Add17~57 ;
wire \Add17~59 ;
wire \Add17~61 ;
wire \Add17~63 ;
wire \Add17~64_combout ;
wire \Add17~62_combout ;
wire \Add17~60_combout ;
wire \Add17~58_combout ;
wire \Add17~56_combout ;
wire \Add17~54_combout ;
wire \Add17~52_combout ;
wire \Add17~50_combout ;
wire \Add18~49 ;
wire \Add18~51 ;
wire \Add18~53 ;
wire \Add18~55 ;
wire \Add18~57 ;
wire \Add18~59 ;
wire \Add18~61 ;
wire \Add18~63 ;
wire \Add18~64_combout ;
wire \Add13~65 ;
wire \Add13~66_combout ;
wire \Add14~65 ;
wire \Add14~66_combout ;
wire \Add15~65 ;
wire \Add15~66_combout ;
wire \Add16~65 ;
wire \Add16~66_combout ;
wire \Add17~65 ;
wire \Add17~66_combout ;
wire \Add18~65 ;
wire \Add18~66_combout ;
wire \Selector59~0_combout ;
wire \Selector59~3_combout ;
wire \Selector59~2_combout ;
wire \Selector59~4_combout ;
wire \com_tx_data[7]~1_combout ;
wire \com_tx_data[7]~1clkctrl_outclk ;
wire \Add18~4_combout ;
wire \Add18~6_combout ;
wire \Add18~20_combout ;
wire \Add18~22_combout ;
wire \Add18~36_combout ;
wire \Add18~50_combout ;
wire \Add18~52_combout ;
wire \Add18~54_combout ;
wire \Add14~67 ;
wire \Add14~68_combout ;
wire \Add15~67 ;
wire \Add15~68_combout ;
wire \Add16~67 ;
wire \Add16~68_combout ;
wire \Add17~67 ;
wire \Add17~68_combout ;
wire \Add18~67 ;
wire \Add18~68_combout ;
wire \Selector18~1_combout ;
wire \Selector18~0_combout ;
wire \Selector18~2_combout ;
wire \Selector17~2_combout ;
wire \Selector17~3_combout ;
wire \Selector17~4_combout ;
wire \com|LEDG[2]~feeder_combout ;
wire \Add18~8_combout ;
wire \Add18~10_combout ;
wire \Add18~24_combout ;
wire \Add18~26_combout ;
wire \Add18~38_combout ;
wire \Add18~40_combout ;
wire \Add18~56_combout ;
wire \Add15~69 ;
wire \Add15~70_combout ;
wire \Add16~69 ;
wire \Add16~70_combout ;
wire \Add17~69 ;
wire \Add17~70_combout ;
wire \Add18~69 ;
wire \Add18~70_combout ;
wire \Add16~71 ;
wire \Add16~72_combout ;
wire \Add17~71 ;
wire \Add17~72_combout ;
wire \Add18~71 ;
wire \Add18~72_combout ;
wire \Selector16~2_combout ;
wire \Selector16~3_combout ;
wire \Selector16~4_combout ;
wire \com|LEDG[3]~feeder_combout ;
wire \Selector15~2_combout ;
wire \Selector15~3_combout ;
wire \Selector15~4_combout ;
wire \com|LEDG[4]~feeder_combout ;
wire \Add18~12_combout ;
wire \Add18~14_combout ;
wire \Add18~28_combout ;
wire \Add18~42_combout ;
wire \Add18~44_combout ;
wire \Add18~58_combout ;
wire \Add18~60_combout ;
wire \Add17~73 ;
wire \Add17~74_combout ;
wire \Add18~73 ;
wire \Add18~74_combout ;
wire \Add18~75 ;
wire \Add18~76_combout ;
wire \Selector14~2_combout ;
wire \Selector14~3_combout ;
wire \Selector14~4_combout ;
wire \com|LEDG[5]~feeder_combout ;
wire \Selector13~2_combout ;
wire \Selector13~3_combout ;
wire \Selector13~4_combout ;
wire \com|LEDG[6]~feeder_combout ;
wire \Add18~30_combout ;
wire \Add18~46_combout ;
wire \Add18~62_combout ;
wire \Selector12~2_combout ;
wire \Selector12~3_combout ;
wire \Selector12~4_combout ;
wire \com|LEDG[7]~feeder_combout ;
wire \com|C1|always0~0_combout ;
wire \com|C1|Mux0~3_combout ;
wire \com|C1|Mux0~4_combout ;
wire \com|C1|DATAFLL[1]~feeder_combout ;
wire \com|C1|Mux0~0_combout ;
wire \com|C1|DATAFLL[2]~feeder_combout ;
wire \com|C1|Mux0~1_combout ;
wire \com|C1|Mux0~2_combout ;
wire \com|C1|Mux0~5_combout ;
wire \com|C1|TX_LINE~q ;
wire [31:0] filtering;
wire [12:0] delay_read_addr;
wire [10:0] filt_read_addr;
wire [12:0] proc_write_addr;
wire [31:0] proc_ram_data_in;
wire [31:0] output_ram_data_in;
wire [31:0] data_8;
wire [31:0] data_7;
wire [31:0] data_6;
wire [31:0] data_2;
wire [31:0] data_1;
wire [31:0] data_3;
wire [31:0] data_4;
wire [31:0] data_5;
wire [31:0] q;
wire [31:0] l;
wire [39:0] sum;
wire [12:0] output_write_addr;
wire [12:0] \rr4|altsyncram_component|auto_generated|q_b ;
wire [12:0] output_read_addr;
wire [95:0] \rr2|altsyncram_component|auto_generated|q_b ;
wire [10:0] filt_write_addr;
wire [31:0] \rr3|altsyncram_component|auto_generated|q_b ;
wire [31:0] internal_state;
wire [31:0] s;
wire [4:0] \pll1|altpll_component|auto_generated|wire_pll1_clk ;
wire [9:0] \com|C1|DATAFLL ;
wire [39:0] sum_ram_data_in;
wire [12:0] proc_read_addr;
wire [31:0] \rr5|altsyncram_component|auto_generated|q_b ;
wire [39:0] \rr6|altsyncram_component|auto_generated|q_b ;
wire [7:0] com_tx_data;
wire [12:0] \com|C1|PRSCL ;
wire [9:0] sum_write_addr;
wire [3:0] \com|C1|INDEX ;
wire [9:0] sum_read_addr;
wire [31:0] i;
wire [31:0] t;
wire [31:0] p;
wire [7:0] \com|LEDG ;
wire [31:0] j;
wire [31:0] k;

wire [4:0] \pll1|altpll_component|auto_generated|pll1_CLK_bus ;
wire [8:0] \rr6|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [8:0] \rr6|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [8:0] \rr6|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [8:0] \rr6|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [8:0] \rr6|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \rr5|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \rr5|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \rr5|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \rr5|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \rr5|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \rr5|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \rr5|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \rr5|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \rr5|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \rr5|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \rr5|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \rr5|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \rr5|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \rr5|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \rr5|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \rr5|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \rr5|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \rr5|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \rr5|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \rr5|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \rr5|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \rr5|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \rr5|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \rr5|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \rr5|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \rr5|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \rr5|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \rr5|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \rr5|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \rr5|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \rr5|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \rr5|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \rr3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \rr3|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \rr3|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \rr3|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \rr3|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \rr3|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \rr3|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \rr3|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \rr3|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \rr3|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \rr3|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \rr3|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \rr3|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \rr3|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \rr3|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \rr3|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \rr3|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \rr3|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \rr3|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \rr3|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \rr3|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \rr3|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \rr3|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \rr3|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \rr3|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \rr3|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \rr3|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \rr3|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \rr3|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \rr3|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \rr3|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \rr3|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [3:0] \rr2|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \rr4|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \rr4|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \rr4|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \rr4|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \rr4|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \rr4|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \rr4|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \rr4|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \rr4|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \rr4|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \rr4|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \rr4|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \rr4|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [3:0] \rr2|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [3:0] \rr2|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [3:0] \rr2|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [3:0] \rr2|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [3:0] \rr2|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [3:0] \rr2|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [3:0] \rr2|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [3:0] \rr2|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [3:0] \rr2|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [3:0] \rr2|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [3:0] \rr2|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [3:0] \rr2|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [3:0] \rr2|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [3:0] \rr2|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [3:0] \rr2|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [3:0] \rr2|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [3:0] \rr2|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [3:0] \rr2|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [3:0] \rr2|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [3:0] \rr2|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [3:0] \rr2|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [3:0] \rr2|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [3:0] \rr2|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;

assign \pll1|altpll_component|auto_generated|wire_pll1_clk [0] = \pll1|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \pll1|altpll_component|auto_generated|wire_pll1_clk [1] = \pll1|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \pll1|altpll_component|auto_generated|wire_pll1_clk [2] = \pll1|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \pll1|altpll_component|auto_generated|wire_pll1_clk [3] = \pll1|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \pll1|altpll_component|auto_generated|wire_pll1_clk [4] = \pll1|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \rr6|altsyncram_component|auto_generated|q_b [0] = \rr6|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \rr6|altsyncram_component|auto_generated|q_b [1] = \rr6|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \rr6|altsyncram_component|auto_generated|q_b [8] = \rr6|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \rr6|altsyncram_component|auto_generated|q_b [9] = \rr6|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \rr6|altsyncram_component|auto_generated|q_b [16] = \rr6|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \rr6|altsyncram_component|auto_generated|q_b [17] = \rr6|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \rr6|altsyncram_component|auto_generated|q_b [24] = \rr6|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \rr6|altsyncram_component|auto_generated|q_b [32] = \rr6|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \rr6|altsyncram_component|auto_generated|q_b [33] = \rr6|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];

assign \rr6|altsyncram_component|auto_generated|q_b [2] = \rr6|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];
assign \rr6|altsyncram_component|auto_generated|q_b [3] = \rr6|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [1];
assign \rr6|altsyncram_component|auto_generated|q_b [10] = \rr6|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [2];
assign \rr6|altsyncram_component|auto_generated|q_b [11] = \rr6|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [3];
assign \rr6|altsyncram_component|auto_generated|q_b [18] = \rr6|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [4];
assign \rr6|altsyncram_component|auto_generated|q_b [25] = \rr6|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [5];
assign \rr6|altsyncram_component|auto_generated|q_b [26] = \rr6|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [6];
assign \rr6|altsyncram_component|auto_generated|q_b [27] = \rr6|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [7];
assign \rr6|altsyncram_component|auto_generated|q_b [34] = \rr6|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [8];

assign \rr6|altsyncram_component|auto_generated|q_b [4] = \rr6|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];
assign \rr6|altsyncram_component|auto_generated|q_b [5] = \rr6|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [1];
assign \rr6|altsyncram_component|auto_generated|q_b [12] = \rr6|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [2];
assign \rr6|altsyncram_component|auto_generated|q_b [13] = \rr6|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [3];
assign \rr6|altsyncram_component|auto_generated|q_b [19] = \rr6|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [4];
assign \rr6|altsyncram_component|auto_generated|q_b [20] = \rr6|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [5];
assign \rr6|altsyncram_component|auto_generated|q_b [28] = \rr6|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [6];
assign \rr6|altsyncram_component|auto_generated|q_b [35] = \rr6|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [7];
assign \rr6|altsyncram_component|auto_generated|q_b [36] = \rr6|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [8];

assign \rr6|altsyncram_component|auto_generated|q_b [6] = \rr6|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];
assign \rr6|altsyncram_component|auto_generated|q_b [7] = \rr6|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [1];
assign \rr6|altsyncram_component|auto_generated|q_b [14] = \rr6|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [2];
assign \rr6|altsyncram_component|auto_generated|q_b [21] = \rr6|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [3];
assign \rr6|altsyncram_component|auto_generated|q_b [22] = \rr6|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [4];
assign \rr6|altsyncram_component|auto_generated|q_b [29] = \rr6|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [5];
assign \rr6|altsyncram_component|auto_generated|q_b [30] = \rr6|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [6];
assign \rr6|altsyncram_component|auto_generated|q_b [37] = \rr6|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [7];
assign \rr6|altsyncram_component|auto_generated|q_b [38] = \rr6|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [8];

assign \rr6|altsyncram_component|auto_generated|q_b [15] = \rr6|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];
assign \rr6|altsyncram_component|auto_generated|q_b [23] = \rr6|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [1];
assign \rr6|altsyncram_component|auto_generated|q_b [31] = \rr6|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [2];
assign \rr6|altsyncram_component|auto_generated|q_b [39] = \rr6|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [3];

assign \rr5|altsyncram_component|auto_generated|q_b [0] = \rr5|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \rr5|altsyncram_component|auto_generated|q_b [8] = \rr5|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \rr5|altsyncram_component|auto_generated|q_b [7] = \rr5|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \rr5|altsyncram_component|auto_generated|q_b [6] = \rr5|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \rr5|altsyncram_component|auto_generated|q_b [5] = \rr5|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \rr5|altsyncram_component|auto_generated|q_b [4] = \rr5|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \rr5|altsyncram_component|auto_generated|q_b [3] = \rr5|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \rr5|altsyncram_component|auto_generated|q_b [2] = \rr5|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \rr5|altsyncram_component|auto_generated|q_b [1] = \rr5|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \rr5|altsyncram_component|auto_generated|q_b [24] = \rr5|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \rr5|altsyncram_component|auto_generated|q_b [23] = \rr5|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \rr5|altsyncram_component|auto_generated|q_b [22] = \rr5|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \rr5|altsyncram_component|auto_generated|q_b [21] = \rr5|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \rr5|altsyncram_component|auto_generated|q_b [20] = \rr5|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \rr5|altsyncram_component|auto_generated|q_b [19] = \rr5|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \rr5|altsyncram_component|auto_generated|q_b [18] = \rr5|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \rr5|altsyncram_component|auto_generated|q_b [17] = \rr5|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \rr5|altsyncram_component|auto_generated|q_b [16] = \rr5|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \rr5|altsyncram_component|auto_generated|q_b [15] = \rr5|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \rr5|altsyncram_component|auto_generated|q_b [14] = \rr5|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \rr5|altsyncram_component|auto_generated|q_b [13] = \rr5|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \rr5|altsyncram_component|auto_generated|q_b [12] = \rr5|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \rr5|altsyncram_component|auto_generated|q_b [11] = \rr5|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \rr5|altsyncram_component|auto_generated|q_b [10] = \rr5|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \rr5|altsyncram_component|auto_generated|q_b [9] = \rr5|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \rr5|altsyncram_component|auto_generated|q_b [31] = \rr5|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \rr5|altsyncram_component|auto_generated|q_b [30] = \rr5|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \rr5|altsyncram_component|auto_generated|q_b [29] = \rr5|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \rr5|altsyncram_component|auto_generated|q_b [28] = \rr5|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \rr5|altsyncram_component|auto_generated|q_b [27] = \rr5|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \rr5|altsyncram_component|auto_generated|q_b [26] = \rr5|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \rr5|altsyncram_component|auto_generated|q_b [25] = \rr5|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \rr3|altsyncram_component|auto_generated|q_b [0] = \rr3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \rr3|altsyncram_component|auto_generated|q_b [8] = \rr3|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \rr3|altsyncram_component|auto_generated|q_b [7] = \rr3|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \rr3|altsyncram_component|auto_generated|q_b [6] = \rr3|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \rr3|altsyncram_component|auto_generated|q_b [5] = \rr3|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \rr3|altsyncram_component|auto_generated|q_b [4] = \rr3|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \rr3|altsyncram_component|auto_generated|q_b [3] = \rr3|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \rr3|altsyncram_component|auto_generated|q_b [2] = \rr3|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \rr3|altsyncram_component|auto_generated|q_b [1] = \rr3|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \rr3|altsyncram_component|auto_generated|q_b [24] = \rr3|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \rr3|altsyncram_component|auto_generated|q_b [23] = \rr3|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \rr3|altsyncram_component|auto_generated|q_b [22] = \rr3|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \rr3|altsyncram_component|auto_generated|q_b [21] = \rr3|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \rr3|altsyncram_component|auto_generated|q_b [20] = \rr3|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \rr3|altsyncram_component|auto_generated|q_b [19] = \rr3|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \rr3|altsyncram_component|auto_generated|q_b [18] = \rr3|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \rr3|altsyncram_component|auto_generated|q_b [17] = \rr3|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \rr3|altsyncram_component|auto_generated|q_b [16] = \rr3|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \rr3|altsyncram_component|auto_generated|q_b [15] = \rr3|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \rr3|altsyncram_component|auto_generated|q_b [14] = \rr3|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \rr3|altsyncram_component|auto_generated|q_b [13] = \rr3|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \rr3|altsyncram_component|auto_generated|q_b [12] = \rr3|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \rr3|altsyncram_component|auto_generated|q_b [11] = \rr3|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \rr3|altsyncram_component|auto_generated|q_b [10] = \rr3|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \rr3|altsyncram_component|auto_generated|q_b [9] = \rr3|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \rr3|altsyncram_component|auto_generated|q_b [31] = \rr3|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \rr3|altsyncram_component|auto_generated|q_b [30] = \rr3|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \rr3|altsyncram_component|auto_generated|q_b [29] = \rr3|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \rr3|altsyncram_component|auto_generated|q_b [28] = \rr3|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \rr3|altsyncram_component|auto_generated|q_b [27] = \rr3|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \rr3|altsyncram_component|auto_generated|q_b [26] = \rr3|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \rr3|altsyncram_component|auto_generated|q_b [25] = \rr3|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \rr2|altsyncram_component|auto_generated|q_b [0] = \rr2|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \rr2|altsyncram_component|auto_generated|q_b [32] = \rr2|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \rr2|altsyncram_component|auto_generated|q_b [40] = \rr2|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \rr2|altsyncram_component|auto_generated|q_b [64] = \rr2|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];

assign \rr4|altsyncram_component|auto_generated|q_b [0] = \rr4|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \rr4|altsyncram_component|auto_generated|q_b [1] = \rr4|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \rr4|altsyncram_component|auto_generated|q_b [2] = \rr4|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \rr4|altsyncram_component|auto_generated|q_b [3] = \rr4|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \rr4|altsyncram_component|auto_generated|q_b [4] = \rr4|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \rr4|altsyncram_component|auto_generated|q_b [5] = \rr4|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \rr4|altsyncram_component|auto_generated|q_b [6] = \rr4|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \rr4|altsyncram_component|auto_generated|q_b [7] = \rr4|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \rr4|altsyncram_component|auto_generated|q_b [8] = \rr4|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \rr4|altsyncram_component|auto_generated|q_b [9] = \rr4|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \rr4|altsyncram_component|auto_generated|q_b [10] = \rr4|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \rr4|altsyncram_component|auto_generated|q_b [11] = \rr4|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \rr4|altsyncram_component|auto_generated|q_b [12] = \rr4|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \rr2|altsyncram_component|auto_generated|q_b [7] = \rr2|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];
assign \rr2|altsyncram_component|auto_generated|q_b [8] = \rr2|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [1];
assign \rr2|altsyncram_component|auto_generated|q_b [39] = \rr2|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [2];
assign \rr2|altsyncram_component|auto_generated|q_b [72] = \rr2|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [3];

assign \rr2|altsyncram_component|auto_generated|q_b [6] = \rr2|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];
assign \rr2|altsyncram_component|auto_generated|q_b [38] = \rr2|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [1];
assign \rr2|altsyncram_component|auto_generated|q_b [70] = \rr2|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [2];
assign \rr2|altsyncram_component|auto_generated|q_b [71] = \rr2|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [3];

assign \rr2|altsyncram_component|auto_generated|q_b [5] = \rr2|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];
assign \rr2|altsyncram_component|auto_generated|q_b [36] = \rr2|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [1];
assign \rr2|altsyncram_component|auto_generated|q_b [37] = \rr2|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [2];
assign \rr2|altsyncram_component|auto_generated|q_b [69] = \rr2|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [3];

assign \rr2|altsyncram_component|auto_generated|q_b [3] = \rr2|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];
assign \rr2|altsyncram_component|auto_generated|q_b [4] = \rr2|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [1];
assign \rr2|altsyncram_component|auto_generated|q_b [35] = \rr2|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [2];
assign \rr2|altsyncram_component|auto_generated|q_b [68] = \rr2|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [3];

assign \rr2|altsyncram_component|auto_generated|q_b [2] = \rr2|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];
assign \rr2|altsyncram_component|auto_generated|q_b [34] = \rr2|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [1];
assign \rr2|altsyncram_component|auto_generated|q_b [66] = \rr2|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [2];
assign \rr2|altsyncram_component|auto_generated|q_b [67] = \rr2|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [3];

assign \rr2|altsyncram_component|auto_generated|q_b [1] = \rr2|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];
assign \rr2|altsyncram_component|auto_generated|q_b [33] = \rr2|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [1];
assign \rr2|altsyncram_component|auto_generated|q_b [56] = \rr2|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [2];
assign \rr2|altsyncram_component|auto_generated|q_b [65] = \rr2|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [3];

assign \rr2|altsyncram_component|auto_generated|q_b [23] = \rr2|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];
assign \rr2|altsyncram_component|auto_generated|q_b [24] = \rr2|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus [1];
assign \rr2|altsyncram_component|auto_generated|q_b [55] = \rr2|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus [2];
assign \rr2|altsyncram_component|auto_generated|q_b [88] = \rr2|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus [3];

assign \rr2|altsyncram_component|auto_generated|q_b [22] = \rr2|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];
assign \rr2|altsyncram_component|auto_generated|q_b [54] = \rr2|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus [1];
assign \rr2|altsyncram_component|auto_generated|q_b [86] = \rr2|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus [2];
assign \rr2|altsyncram_component|auto_generated|q_b [87] = \rr2|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus [3];

assign \rr2|altsyncram_component|auto_generated|q_b [21] = \rr2|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];
assign \rr2|altsyncram_component|auto_generated|q_b [52] = \rr2|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus [1];
assign \rr2|altsyncram_component|auto_generated|q_b [53] = \rr2|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus [2];
assign \rr2|altsyncram_component|auto_generated|q_b [85] = \rr2|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus [3];

assign \rr2|altsyncram_component|auto_generated|q_b [19] = \rr2|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];
assign \rr2|altsyncram_component|auto_generated|q_b [20] = \rr2|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus [1];
assign \rr2|altsyncram_component|auto_generated|q_b [51] = \rr2|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus [2];
assign \rr2|altsyncram_component|auto_generated|q_b [84] = \rr2|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus [3];

assign \rr2|altsyncram_component|auto_generated|q_b [18] = \rr2|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];
assign \rr2|altsyncram_component|auto_generated|q_b [50] = \rr2|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus [1];
assign \rr2|altsyncram_component|auto_generated|q_b [82] = \rr2|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus [2];
assign \rr2|altsyncram_component|auto_generated|q_b [83] = \rr2|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus [3];

assign \rr2|altsyncram_component|auto_generated|q_b [17] = \rr2|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];
assign \rr2|altsyncram_component|auto_generated|q_b [48] = \rr2|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus [1];
assign \rr2|altsyncram_component|auto_generated|q_b [49] = \rr2|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus [2];
assign \rr2|altsyncram_component|auto_generated|q_b [81] = \rr2|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus [3];

assign \rr2|altsyncram_component|auto_generated|q_b [15] = \rr2|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];
assign \rr2|altsyncram_component|auto_generated|q_b [16] = \rr2|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [1];
assign \rr2|altsyncram_component|auto_generated|q_b [47] = \rr2|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [2];
assign \rr2|altsyncram_component|auto_generated|q_b [80] = \rr2|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [3];

assign \rr2|altsyncram_component|auto_generated|q_b [14] = \rr2|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];
assign \rr2|altsyncram_component|auto_generated|q_b [46] = \rr2|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus [1];
assign \rr2|altsyncram_component|auto_generated|q_b [78] = \rr2|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus [2];
assign \rr2|altsyncram_component|auto_generated|q_b [79] = \rr2|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus [3];

assign \rr2|altsyncram_component|auto_generated|q_b [13] = \rr2|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];
assign \rr2|altsyncram_component|auto_generated|q_b [44] = \rr2|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus [1];
assign \rr2|altsyncram_component|auto_generated|q_b [45] = \rr2|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus [2];
assign \rr2|altsyncram_component|auto_generated|q_b [77] = \rr2|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus [3];

assign \rr2|altsyncram_component|auto_generated|q_b [11] = \rr2|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];
assign \rr2|altsyncram_component|auto_generated|q_b [12] = \rr2|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus [1];
assign \rr2|altsyncram_component|auto_generated|q_b [43] = \rr2|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus [2];
assign \rr2|altsyncram_component|auto_generated|q_b [76] = \rr2|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus [3];

assign \rr2|altsyncram_component|auto_generated|q_b [10] = \rr2|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];
assign \rr2|altsyncram_component|auto_generated|q_b [42] = \rr2|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus [1];
assign \rr2|altsyncram_component|auto_generated|q_b [74] = \rr2|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus [2];
assign \rr2|altsyncram_component|auto_generated|q_b [75] = \rr2|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus [3];

assign \rr2|altsyncram_component|auto_generated|q_b [9] = \rr2|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];
assign \rr2|altsyncram_component|auto_generated|q_b [41] = \rr2|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [1];
assign \rr2|altsyncram_component|auto_generated|q_b [63] = \rr2|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [2];
assign \rr2|altsyncram_component|auto_generated|q_b [73] = \rr2|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [3];

assign \rr2|altsyncram_component|auto_generated|q_b [30] = \rr2|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];
assign \rr2|altsyncram_component|auto_generated|q_b [31] = \rr2|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus [1];
assign \rr2|altsyncram_component|auto_generated|q_b [62] = \rr2|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus [2];
assign \rr2|altsyncram_component|auto_generated|q_b [95] = \rr2|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus [3];

assign \rr2|altsyncram_component|auto_generated|q_b [29] = \rr2|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];
assign \rr2|altsyncram_component|auto_generated|q_b [61] = \rr2|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus [1];
assign \rr2|altsyncram_component|auto_generated|q_b [93] = \rr2|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus [2];
assign \rr2|altsyncram_component|auto_generated|q_b [94] = \rr2|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus [3];

assign \rr2|altsyncram_component|auto_generated|q_b [28] = \rr2|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];
assign \rr2|altsyncram_component|auto_generated|q_b [59] = \rr2|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus [1];
assign \rr2|altsyncram_component|auto_generated|q_b [60] = \rr2|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus [2];
assign \rr2|altsyncram_component|auto_generated|q_b [92] = \rr2|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus [3];

assign \rr2|altsyncram_component|auto_generated|q_b [26] = \rr2|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];
assign \rr2|altsyncram_component|auto_generated|q_b [27] = \rr2|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus [1];
assign \rr2|altsyncram_component|auto_generated|q_b [58] = \rr2|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus [2];
assign \rr2|altsyncram_component|auto_generated|q_b [91] = \rr2|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus [3];

assign \rr2|altsyncram_component|auto_generated|q_b [25] = \rr2|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];
assign \rr2|altsyncram_component|auto_generated|q_b [57] = \rr2|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus [1];
assign \rr2|altsyncram_component|auto_generated|q_b [89] = \rr2|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus [2];
assign \rr2|altsyncram_component|auto_generated|q_b [90] = \rr2|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus [3];

// Location: IOOBUF_X113_Y0_N2
cycloneive_io_obuf \com_LEDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(com_LEDR[0]),
	.obar());
// synopsys translate_off
defparam \com_LEDR[0]~output .bus_hold = "false";
defparam \com_LEDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y47_N16
cycloneive_io_obuf \com_LEDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(com_LEDR[1]),
	.obar());
// synopsys translate_off
defparam \com_LEDR[1]~output .bus_hold = "false";
defparam \com_LEDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y0_N9
cycloneive_io_obuf \com_LEDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(com_LEDR[2]),
	.obar());
// synopsys translate_off
defparam \com_LEDR[2]~output .bus_hold = "false";
defparam \com_LEDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N23
cycloneive_io_obuf \com_LEDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(com_LEDR[3]),
	.obar());
// synopsys translate_off
defparam \com_LEDR[3]~output .bus_hold = "false";
defparam \com_LEDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \com_LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(com_LEDR[4]),
	.obar());
// synopsys translate_off
defparam \com_LEDR[4]~output .bus_hold = "false";
defparam \com_LEDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N23
cycloneive_io_obuf \com_LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(com_LEDR[5]),
	.obar());
// synopsys translate_off
defparam \com_LEDR[5]~output .bus_hold = "false";
defparam \com_LEDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N23
cycloneive_io_obuf \com_LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(com_LEDR[6]),
	.obar());
// synopsys translate_off
defparam \com_LEDR[6]~output .bus_hold = "false";
defparam \com_LEDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y0_N9
cycloneive_io_obuf \com_LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(com_LEDR[7]),
	.obar());
// synopsys translate_off
defparam \com_LEDR[7]~output .bus_hold = "false";
defparam \com_LEDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y65_N23
cycloneive_io_obuf \com_LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(com_LEDR[8]),
	.obar());
// synopsys translate_off
defparam \com_LEDR[8]~output .bus_hold = "false";
defparam \com_LEDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N16
cycloneive_io_obuf \com_LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(com_LEDR[9]),
	.obar());
// synopsys translate_off
defparam \com_LEDR[9]~output .bus_hold = "false";
defparam \com_LEDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N9
cycloneive_io_obuf \com_LEDR[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(com_LEDR[10]),
	.obar());
// synopsys translate_off
defparam \com_LEDR[10]~output .bus_hold = "false";
defparam \com_LEDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y11_N2
cycloneive_io_obuf \com_LEDR[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(com_LEDR[11]),
	.obar());
// synopsys translate_off
defparam \com_LEDR[11]~output .bus_hold = "false";
defparam \com_LEDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \com_LEDR[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(com_LEDR[12]),
	.obar());
// synopsys translate_off
defparam \com_LEDR[12]~output .bus_hold = "false";
defparam \com_LEDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
cycloneive_io_obuf \com_LEDR[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(com_LEDR[13]),
	.obar());
// synopsys translate_off
defparam \com_LEDR[13]~output .bus_hold = "false";
defparam \com_LEDR[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N16
cycloneive_io_obuf \com_LEDR[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(com_LEDR[14]),
	.obar());
// synopsys translate_off
defparam \com_LEDR[14]~output .bus_hold = "false";
defparam \com_LEDR[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N9
cycloneive_io_obuf \com_LEDR[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(com_LEDR[15]),
	.obar());
// synopsys translate_off
defparam \com_LEDR[15]~output .bus_hold = "false";
defparam \com_LEDR[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N23
cycloneive_io_obuf \com_LEDG[0]~output (
	.i(\com|LEDG [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(com_LEDG[0]),
	.obar());
// synopsys translate_off
defparam \com_LEDG[0]~output .bus_hold = "false";
defparam \com_LEDG[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \com_LEDG[1]~output (
	.i(\com|LEDG [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(com_LEDG[1]),
	.obar());
// synopsys translate_off
defparam \com_LEDG[1]~output .bus_hold = "false";
defparam \com_LEDG[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \com_LEDG[2]~output (
	.i(\com|LEDG [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(com_LEDG[2]),
	.obar());
// synopsys translate_off
defparam \com_LEDG[2]~output .bus_hold = "false";
defparam \com_LEDG[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \com_LEDG[3]~output (
	.i(\com|LEDG [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(com_LEDG[3]),
	.obar());
// synopsys translate_off
defparam \com_LEDG[3]~output .bus_hold = "false";
defparam \com_LEDG[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N2
cycloneive_io_obuf \com_LEDG[4]~output (
	.i(\com|LEDG [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(com_LEDG[4]),
	.obar());
// synopsys translate_off
defparam \com_LEDG[4]~output .bus_hold = "false";
defparam \com_LEDG[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \com_LEDG[5]~output (
	.i(\com|LEDG [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(com_LEDG[5]),
	.obar());
// synopsys translate_off
defparam \com_LEDG[5]~output .bus_hold = "false";
defparam \com_LEDG[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N2
cycloneive_io_obuf \com_LEDG[6]~output (
	.i(\com|LEDG [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(com_LEDG[6]),
	.obar());
// synopsys translate_off
defparam \com_LEDG[6]~output .bus_hold = "false";
defparam \com_LEDG[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N16
cycloneive_io_obuf \com_LEDG[7]~output (
	.i(\com|LEDG [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(com_LEDG[7]),
	.obar());
// synopsys translate_off
defparam \com_LEDG[7]~output .bus_hold = "false";
defparam \com_LEDG[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N9
cycloneive_io_obuf \com_UART_TXD~output (
	.i(\com|C1|TX_LINE~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(com_UART_TXD),
	.obar());
// synopsys translate_off
defparam \com_UART_TXD~output .bus_hold = "false";
defparam \com_UART_TXD~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \clk50~input (
	.i(clk50),
	.ibar(gnd),
	.o(\clk50~input_o ));
// synopsys translate_off
defparam \clk50~input .bus_hold = "false";
defparam \clk50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \pll1|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\pll1|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\clk50~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\pll1|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\pll1|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \pll1|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \pll1|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \pll1|altpll_component|auto_generated|pll1 .c0_high = 3;
defparam \pll1|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \pll1|altpll_component|auto_generated|pll1 .c0_low = 3;
defparam \pll1|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \pll1|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \pll1|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \pll1|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \pll1|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \pll1|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \pll1|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \pll1|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \pll1|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \pll1|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \pll1|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \pll1|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \pll1|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \pll1|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \pll1|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \pll1|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \pll1|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \pll1|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \pll1|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \pll1|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \pll1|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \pll1|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \pll1|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \pll1|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \pll1|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \pll1|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \pll1|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \pll1|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \pll1|altpll_component|auto_generated|pll1 .clk0_divide_by = 1;
defparam \pll1|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \pll1|altpll_component|auto_generated|pll1 .clk0_multiply_by = 2;
defparam \pll1|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \pll1|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \pll1|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \pll1|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \pll1|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \pll1|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \pll1|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \pll1|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \pll1|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \pll1|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \pll1|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \pll1|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \pll1|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \pll1|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \pll1|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \pll1|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \pll1|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \pll1|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \pll1|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \pll1|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \pll1|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \pll1|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \pll1|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \pll1|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \pll1|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \pll1|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \pll1|altpll_component|auto_generated|pll1 .m = 12;
defparam \pll1|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \pll1|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \pll1|altpll_component|auto_generated|pll1 .n = 1;
defparam \pll1|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \pll1|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \pll1|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \pll1|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \pll1|altpll_component|auto_generated|pll1 .simulation_type = "functional";
defparam \pll1|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \pll1|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \pll1|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \pll1|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \pll1|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \pll1|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \pll1|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \pll1|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 208;
defparam \pll1|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\pll1|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X68_Y54_N0
cycloneive_lcell_comb \Add0~0 (
// Equation(s):
// \Add0~0_combout  = j[0] $ (VCC)
// \Add0~1  = CARRY(j[0])

	.dataa(j[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add0~0_combout ),
	.cout(\Add0~1 ));
// synopsys translate_off
defparam \Add0~0 .lut_mask = 16'h55AA;
defparam \Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y53_N12
cycloneive_lcell_comb \j[0]~0 (
// Equation(s):
// \j[0]~0_combout  = (!\Equal1~10_combout  & \Add0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Equal1~10_combout ),
	.datad(\Add0~0_combout ),
	.cin(gnd),
	.combout(\j[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \j[0]~0 .lut_mask = 16'h0F00;
defparam \j[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y49_N18
cycloneive_lcell_comb \state.sending_s_13482 (
// Equation(s):
// \state.sending_s_13482~combout  = (\Selector141~4_combout  & ((\state.summing_s_13502~combout ))) # (!\Selector141~4_combout  & (\state.sending_s_13482~combout ))

	.dataa(gnd),
	.datab(\state.sending_s_13482~combout ),
	.datac(\Selector141~4_combout ),
	.datad(\state.summing_s_13502~combout ),
	.cin(gnd),
	.combout(\state.sending_s_13482~combout ),
	.cout());
// synopsys translate_off
defparam \state.sending_s_13482 .lut_mask = 16'hFC0C;
defparam \state.sending_s_13482 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y49_N8
cycloneive_lcell_comb \state.done_s_13462 (
// Equation(s):
// \state.done_s_13462~combout  = (\Selector141~4_combout  & (\state.sending_s_13482~combout )) # (!\Selector141~4_combout  & ((\state.done_s_13462~combout )))

	.dataa(\state.sending_s_13482~combout ),
	.datab(\state.done_s_13462~combout ),
	.datac(\Selector141~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\state.done_s_13462~combout ),
	.cout());
// synopsys translate_off
defparam \state.done_s_13462 .lut_mask = 16'hACAC;
defparam \state.done_s_13462 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y50_N28
cycloneive_lcell_comb \Add1~83 (
// Equation(s):
// \Add1~83_combout  = (i[30] & (\Add1~76  $ (GND))) # (!i[30] & (!\Add1~76  & VCC))
// \Add1~84  = CARRY((i[30] & !\Add1~76 ))

	.dataa(i[30]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~76 ),
	.combout(\Add1~83_combout ),
	.cout(\Add1~84 ));
// synopsys translate_off
defparam \Add1~83 .lut_mask = 16'hA50A;
defparam \Add1~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y50_N30
cycloneive_lcell_comb \Add1~86 (
// Equation(s):
// \Add1~86_combout  = i[31] $ (\Add1~84 )

	.dataa(i[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add1~84 ),
	.combout(\Add1~86_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~86 .lut_mask = 16'h5A5A;
defparam \Add1~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y50_N16
cycloneive_lcell_comb \Add1~88 (
// Equation(s):
// \Add1~88_combout  = (\Add1~86_combout  & \Selector39~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add1~86_combout ),
	.datad(\Selector39~0_combout ),
	.cin(gnd),
	.combout(\Add1~88_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~88 .lut_mask = 16'hF000;
defparam \Add1~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y50_N4
cycloneive_lcell_comb \i[31] (
// Equation(s):
// i[31] = (\Selector139~4_combout  & (\Add1~88_combout )) # (!\Selector139~4_combout  & ((i[31])))

	.dataa(\Add1~88_combout ),
	.datab(i[31]),
	.datac(\Selector139~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(i[31]),
	.cout());
// synopsys translate_off
defparam \i[31] .lut_mask = 16'hACAC;
defparam \i[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y51_N24
cycloneive_lcell_comb \Add1~26 (
// Equation(s):
// \Add1~26_combout  = (i[12] & (\Add1~25  $ (GND))) # (!i[12] & (!\Add1~25  & VCC))
// \Add1~27  = CARRY((i[12] & !\Add1~25 ))

	.dataa(gnd),
	.datab(i[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~25 ),
	.combout(\Add1~26_combout ),
	.cout(\Add1~27 ));
// synopsys translate_off
defparam \Add1~26 .lut_mask = 16'hC30C;
defparam \Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y51_N26
cycloneive_lcell_comb \Add1~28 (
// Equation(s):
// \Add1~28_combout  = (i[13] & (!\Add1~27 )) # (!i[13] & ((\Add1~27 ) # (GND)))
// \Add1~29  = CARRY((!\Add1~27 ) # (!i[13]))

	.dataa(i[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~27 ),
	.combout(\Add1~28_combout ),
	.cout(\Add1~29 ));
// synopsys translate_off
defparam \Add1~28 .lut_mask = 16'h5A5F;
defparam \Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y48_N30
cycloneive_lcell_comb \Add1~82 (
// Equation(s):
// \Add1~82_combout  = (\Add1~28_combout  & \Selector39~0_combout )

	.dataa(gnd),
	.datab(\Add1~28_combout ),
	.datac(gnd),
	.datad(\Selector39~0_combout ),
	.cin(gnd),
	.combout(\Add1~82_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~82 .lut_mask = 16'hCC00;
defparam \Add1~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y48_N0
cycloneive_lcell_comb \i[13] (
// Equation(s):
// i[13] = (GLOBAL(\Selector139~4clkctrl_outclk ) & (\Add1~82_combout )) # (!GLOBAL(\Selector139~4clkctrl_outclk ) & ((i[13])))

	.dataa(gnd),
	.datab(\Add1~82_combout ),
	.datac(\Selector139~4clkctrl_outclk ),
	.datad(i[13]),
	.cin(gnd),
	.combout(i[13]),
	.cout());
// synopsys translate_off
defparam \i[13] .lut_mask = 16'hCFC0;
defparam \i[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y51_N28
cycloneive_lcell_comb \Add1~30 (
// Equation(s):
// \Add1~30_combout  = (i[14] & (\Add1~29  $ (GND))) # (!i[14] & (!\Add1~29  & VCC))
// \Add1~31  = CARRY((i[14] & !\Add1~29 ))

	.dataa(gnd),
	.datab(i[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~29 ),
	.combout(\Add1~30_combout ),
	.cout(\Add1~31 ));
// synopsys translate_off
defparam \Add1~30 .lut_mask = 16'hC30C;
defparam \Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y50_N24
cycloneive_lcell_comb \Add1~32 (
// Equation(s):
// \Add1~32_combout  = (\Add1~30_combout  & \Selector39~0_combout )

	.dataa(\Add1~30_combout ),
	.datab(gnd),
	.datac(\Selector39~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Add1~32_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~32 .lut_mask = 16'hA0A0;
defparam \Add1~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y50_N28
cycloneive_lcell_comb \i[14] (
// Equation(s):
// i[14] = (GLOBAL(\Selector139~4clkctrl_outclk ) & ((\Add1~32_combout ))) # (!GLOBAL(\Selector139~4clkctrl_outclk ) & (i[14]))

	.dataa(gnd),
	.datab(i[14]),
	.datac(\Add1~32_combout ),
	.datad(\Selector139~4clkctrl_outclk ),
	.cin(gnd),
	.combout(i[14]),
	.cout());
// synopsys translate_off
defparam \i[14] .lut_mask = 16'hF0CC;
defparam \i[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y51_N30
cycloneive_lcell_comb \Add1~33 (
// Equation(s):
// \Add1~33_combout  = (i[15] & (!\Add1~31 )) # (!i[15] & ((\Add1~31 ) # (GND)))
// \Add1~34  = CARRY((!\Add1~31 ) # (!i[15]))

	.dataa(gnd),
	.datab(i[15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~31 ),
	.combout(\Add1~33_combout ),
	.cout(\Add1~34 ));
// synopsys translate_off
defparam \Add1~33 .lut_mask = 16'h3C3F;
defparam \Add1~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y50_N2
cycloneive_lcell_comb \Add1~35 (
// Equation(s):
// \Add1~35_combout  = (\Add1~33_combout  & \Selector39~0_combout )

	.dataa(gnd),
	.datab(\Add1~33_combout ),
	.datac(\Selector39~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Add1~35_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~35 .lut_mask = 16'hC0C0;
defparam \Add1~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y50_N22
cycloneive_lcell_comb \i[15] (
// Equation(s):
// i[15] = (GLOBAL(\Selector139~4clkctrl_outclk ) & (\Add1~35_combout )) # (!GLOBAL(\Selector139~4clkctrl_outclk ) & ((i[15])))

	.dataa(\Add1~35_combout ),
	.datab(gnd),
	.datac(\Selector139~4clkctrl_outclk ),
	.datad(i[15]),
	.cin(gnd),
	.combout(i[15]),
	.cout());
// synopsys translate_off
defparam \i[15] .lut_mask = 16'hAFA0;
defparam \i[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y50_N0
cycloneive_lcell_comb \Add1~36 (
// Equation(s):
// \Add1~36_combout  = (i[16] & (\Add1~34  $ (GND))) # (!i[16] & (!\Add1~34  & VCC))
// \Add1~37  = CARRY((i[16] & !\Add1~34 ))

	.dataa(gnd),
	.datab(i[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~34 ),
	.combout(\Add1~36_combout ),
	.cout(\Add1~37 ));
// synopsys translate_off
defparam \Add1~36 .lut_mask = 16'hC30C;
defparam \Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y50_N16
cycloneive_lcell_comb \Add1~38 (
// Equation(s):
// \Add1~38_combout  = (\Add1~36_combout  & \Selector39~0_combout )

	.dataa(\Add1~36_combout ),
	.datab(gnd),
	.datac(\Selector39~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Add1~38_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~38 .lut_mask = 16'hA0A0;
defparam \Add1~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y50_N8
cycloneive_lcell_comb \i[16] (
// Equation(s):
// i[16] = (GLOBAL(\Selector139~4clkctrl_outclk ) & ((\Add1~38_combout ))) # (!GLOBAL(\Selector139~4clkctrl_outclk ) & (i[16]))

	.dataa(gnd),
	.datab(i[16]),
	.datac(\Selector139~4clkctrl_outclk ),
	.datad(\Add1~38_combout ),
	.cin(gnd),
	.combout(i[16]),
	.cout());
// synopsys translate_off
defparam \i[16] .lut_mask = 16'hFC0C;
defparam \i[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y50_N2
cycloneive_lcell_comb \Add1~39 (
// Equation(s):
// \Add1~39_combout  = (i[17] & (!\Add1~37 )) # (!i[17] & ((\Add1~37 ) # (GND)))
// \Add1~40  = CARRY((!\Add1~37 ) # (!i[17]))

	.dataa(gnd),
	.datab(i[17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~37 ),
	.combout(\Add1~39_combout ),
	.cout(\Add1~40 ));
// synopsys translate_off
defparam \Add1~39 .lut_mask = 16'h3C3F;
defparam \Add1~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y50_N6
cycloneive_lcell_comb \Add1~41 (
// Equation(s):
// \Add1~41_combout  = (\Add1~39_combout  & \Selector39~0_combout )

	.dataa(gnd),
	.datab(\Add1~39_combout ),
	.datac(\Selector39~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Add1~41_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~41 .lut_mask = 16'hC0C0;
defparam \Add1~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y50_N10
cycloneive_lcell_comb \i[17] (
// Equation(s):
// i[17] = (GLOBAL(\Selector139~4clkctrl_outclk ) & ((\Add1~41_combout ))) # (!GLOBAL(\Selector139~4clkctrl_outclk ) & (i[17]))

	.dataa(i[17]),
	.datab(gnd),
	.datac(\Selector139~4clkctrl_outclk ),
	.datad(\Add1~41_combout ),
	.cin(gnd),
	.combout(i[17]),
	.cout());
// synopsys translate_off
defparam \i[17] .lut_mask = 16'hFA0A;
defparam \i[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y50_N26
cycloneive_lcell_comb \always1~0 (
// Equation(s):
// \always1~0_combout  = (!i[17] & (!i[16] & (!i[15] & !i[14])))

	.dataa(i[17]),
	.datab(i[16]),
	.datac(i[15]),
	.datad(i[14]),
	.cin(gnd),
	.combout(\always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \always1~0 .lut_mask = 16'h0001;
defparam \always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y50_N20
cycloneive_lcell_comb \always1~3 (
// Equation(s):
// \always1~3_combout  = (!i[26] & (!i[27] & (!i[29] & !i[28])))

	.dataa(i[26]),
	.datab(i[27]),
	.datac(i[29]),
	.datad(i[28]),
	.cin(gnd),
	.combout(\always1~3_combout ),
	.cout());
// synopsys translate_off
defparam \always1~3 .lut_mask = 16'h0001;
defparam \always1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y50_N4
cycloneive_lcell_comb \Add1~42 (
// Equation(s):
// \Add1~42_combout  = (i[18] & (\Add1~40  $ (GND))) # (!i[18] & (!\Add1~40  & VCC))
// \Add1~43  = CARRY((i[18] & !\Add1~40 ))

	.dataa(i[18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~40 ),
	.combout(\Add1~42_combout ),
	.cout(\Add1~43 ));
// synopsys translate_off
defparam \Add1~42 .lut_mask = 16'hA50A;
defparam \Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y50_N4
cycloneive_lcell_comb \Add1~44 (
// Equation(s):
// \Add1~44_combout  = (\Add1~42_combout  & \Selector39~0_combout )

	.dataa(gnd),
	.datab(\Add1~42_combout ),
	.datac(gnd),
	.datad(\Selector39~0_combout ),
	.cin(gnd),
	.combout(\Add1~44_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~44 .lut_mask = 16'hCC00;
defparam \Add1~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y50_N22
cycloneive_lcell_comb \i[18] (
// Equation(s):
// i[18] = (GLOBAL(\Selector139~4clkctrl_outclk ) & (\Add1~44_combout )) # (!GLOBAL(\Selector139~4clkctrl_outclk ) & ((i[18])))

	.dataa(gnd),
	.datab(\Add1~44_combout ),
	.datac(i[18]),
	.datad(\Selector139~4clkctrl_outclk ),
	.cin(gnd),
	.combout(i[18]),
	.cout());
// synopsys translate_off
defparam \i[18] .lut_mask = 16'hCCF0;
defparam \i[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y50_N6
cycloneive_lcell_comb \Add1~45 (
// Equation(s):
// \Add1~45_combout  = (i[19] & (!\Add1~43 )) # (!i[19] & ((\Add1~43 ) # (GND)))
// \Add1~46  = CARRY((!\Add1~43 ) # (!i[19]))

	.dataa(gnd),
	.datab(i[19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~43 ),
	.combout(\Add1~45_combout ),
	.cout(\Add1~46 ));
// synopsys translate_off
defparam \Add1~45 .lut_mask = 16'h3C3F;
defparam \Add1~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y50_N28
cycloneive_lcell_comb \Add1~47 (
// Equation(s):
// \Add1~47_combout  = (\Add1~45_combout  & \Selector39~0_combout )

	.dataa(gnd),
	.datab(\Add1~45_combout ),
	.datac(gnd),
	.datad(\Selector39~0_combout ),
	.cin(gnd),
	.combout(\Add1~47_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~47 .lut_mask = 16'hCC00;
defparam \Add1~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y50_N10
cycloneive_lcell_comb \i[19] (
// Equation(s):
// i[19] = (GLOBAL(\Selector139~4clkctrl_outclk ) & ((\Add1~47_combout ))) # (!GLOBAL(\Selector139~4clkctrl_outclk ) & (i[19]))

	.dataa(i[19]),
	.datab(gnd),
	.datac(\Add1~47_combout ),
	.datad(\Selector139~4clkctrl_outclk ),
	.cin(gnd),
	.combout(i[19]),
	.cout());
// synopsys translate_off
defparam \i[19] .lut_mask = 16'hF0AA;
defparam \i[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y50_N8
cycloneive_lcell_comb \Add1~48 (
// Equation(s):
// \Add1~48_combout  = (i[20] & (\Add1~46  $ (GND))) # (!i[20] & (!\Add1~46  & VCC))
// \Add1~49  = CARRY((i[20] & !\Add1~46 ))

	.dataa(gnd),
	.datab(i[20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~46 ),
	.combout(\Add1~48_combout ),
	.cout(\Add1~49 ));
// synopsys translate_off
defparam \Add1~48 .lut_mask = 16'hC30C;
defparam \Add1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y50_N14
cycloneive_lcell_comb \Add1~50 (
// Equation(s):
// \Add1~50_combout  = (\Add1~48_combout  & \Selector39~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add1~48_combout ),
	.datad(\Selector39~0_combout ),
	.cin(gnd),
	.combout(\Add1~50_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~50 .lut_mask = 16'hF000;
defparam \Add1~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y50_N0
cycloneive_lcell_comb \i[20] (
// Equation(s):
// i[20] = (GLOBAL(\Selector139~4clkctrl_outclk ) & ((\Add1~50_combout ))) # (!GLOBAL(\Selector139~4clkctrl_outclk ) & (i[20]))

	.dataa(gnd),
	.datab(i[20]),
	.datac(\Add1~50_combout ),
	.datad(\Selector139~4clkctrl_outclk ),
	.cin(gnd),
	.combout(i[20]),
	.cout());
// synopsys translate_off
defparam \i[20] .lut_mask = 16'hF0CC;
defparam \i[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y50_N10
cycloneive_lcell_comb \Add1~51 (
// Equation(s):
// \Add1~51_combout  = (i[21] & (!\Add1~49 )) # (!i[21] & ((\Add1~49 ) # (GND)))
// \Add1~52  = CARRY((!\Add1~49 ) # (!i[21]))

	.dataa(gnd),
	.datab(i[21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~49 ),
	.combout(\Add1~51_combout ),
	.cout(\Add1~52 ));
// synopsys translate_off
defparam \Add1~51 .lut_mask = 16'h3C3F;
defparam \Add1~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y50_N14
cycloneive_lcell_comb \Add1~53 (
// Equation(s):
// \Add1~53_combout  = (\Add1~51_combout  & \Selector39~0_combout )

	.dataa(\Add1~51_combout ),
	.datab(gnd),
	.datac(\Selector39~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Add1~53_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~53 .lut_mask = 16'hA0A0;
defparam \Add1~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y50_N30
cycloneive_lcell_comb \i[21] (
// Equation(s):
// i[21] = (GLOBAL(\Selector139~4clkctrl_outclk ) & ((\Add1~53_combout ))) # (!GLOBAL(\Selector139~4clkctrl_outclk ) & (i[21]))

	.dataa(i[21]),
	.datab(gnd),
	.datac(\Add1~53_combout ),
	.datad(\Selector139~4clkctrl_outclk ),
	.cin(gnd),
	.combout(i[21]),
	.cout());
// synopsys translate_off
defparam \i[21] .lut_mask = 16'hF0AA;
defparam \i[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y50_N12
cycloneive_lcell_comb \Add1~54 (
// Equation(s):
// \Add1~54_combout  = (i[22] & (\Add1~52  $ (GND))) # (!i[22] & (!\Add1~52  & VCC))
// \Add1~55  = CARRY((i[22] & !\Add1~52 ))

	.dataa(i[22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~52 ),
	.combout(\Add1~54_combout ),
	.cout(\Add1~55 ));
// synopsys translate_off
defparam \Add1~54 .lut_mask = 16'hA50A;
defparam \Add1~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y50_N30
cycloneive_lcell_comb \Add1~56 (
// Equation(s):
// \Add1~56_combout  = (\Selector39~0_combout  & \Add1~54_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Selector39~0_combout ),
	.datad(\Add1~54_combout ),
	.cin(gnd),
	.combout(\Add1~56_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~56 .lut_mask = 16'hF000;
defparam \Add1~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y50_N22
cycloneive_lcell_comb \i[22] (
// Equation(s):
// i[22] = (GLOBAL(\Selector139~4clkctrl_outclk ) & ((\Add1~56_combout ))) # (!GLOBAL(\Selector139~4clkctrl_outclk ) & (i[22]))

	.dataa(i[22]),
	.datab(\Add1~56_combout ),
	.datac(\Selector139~4clkctrl_outclk ),
	.datad(gnd),
	.cin(gnd),
	.combout(i[22]),
	.cout());
// synopsys translate_off
defparam \i[22] .lut_mask = 16'hCACA;
defparam \i[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y50_N14
cycloneive_lcell_comb \Add1~57 (
// Equation(s):
// \Add1~57_combout  = (i[23] & (!\Add1~55 )) # (!i[23] & ((\Add1~55 ) # (GND)))
// \Add1~58  = CARRY((!\Add1~55 ) # (!i[23]))

	.dataa(gnd),
	.datab(i[23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~55 ),
	.combout(\Add1~57_combout ),
	.cout(\Add1~58 ));
// synopsys translate_off
defparam \Add1~57 .lut_mask = 16'h3C3F;
defparam \Add1~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y50_N12
cycloneive_lcell_comb \Add1~59 (
// Equation(s):
// \Add1~59_combout  = (\Selector39~0_combout  & \Add1~57_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Selector39~0_combout ),
	.datad(\Add1~57_combout ),
	.cin(gnd),
	.combout(\Add1~59_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~59 .lut_mask = 16'hF000;
defparam \Add1~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y50_N8
cycloneive_lcell_comb \i[23] (
// Equation(s):
// i[23] = (GLOBAL(\Selector139~4clkctrl_outclk ) & ((\Add1~59_combout ))) # (!GLOBAL(\Selector139~4clkctrl_outclk ) & (i[23]))

	.dataa(gnd),
	.datab(i[23]),
	.datac(\Selector139~4clkctrl_outclk ),
	.datad(\Add1~59_combout ),
	.cin(gnd),
	.combout(i[23]),
	.cout());
// synopsys translate_off
defparam \i[23] .lut_mask = 16'hFC0C;
defparam \i[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y50_N16
cycloneive_lcell_comb \always1~2 (
// Equation(s):
// \always1~2_combout  = (!i[22] & (!i[23] & (!i[24] & !i[25])))

	.dataa(i[22]),
	.datab(i[23]),
	.datac(i[24]),
	.datad(i[25]),
	.cin(gnd),
	.combout(\always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \always1~2 .lut_mask = 16'h0001;
defparam \always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y50_N0
cycloneive_lcell_comb \always1~1 (
// Equation(s):
// \always1~1_combout  = (!i[21] & (!i[20] & (!i[18] & !i[19])))

	.dataa(i[21]),
	.datab(i[20]),
	.datac(i[18]),
	.datad(i[19]),
	.cin(gnd),
	.combout(\always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \always1~1 .lut_mask = 16'h0001;
defparam \always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y50_N28
cycloneive_lcell_comb \always1~4 (
// Equation(s):
// \always1~4_combout  = (\always1~0_combout  & (\always1~3_combout  & (\always1~2_combout  & \always1~1_combout )))

	.dataa(\always1~0_combout ),
	.datab(\always1~3_combout ),
	.datac(\always1~2_combout ),
	.datad(\always1~1_combout ),
	.cin(gnd),
	.combout(\always1~4_combout ),
	.cout());
// synopsys translate_off
defparam \always1~4 .lut_mask = 16'h8000;
defparam \always1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y50_N8
cycloneive_lcell_comb \Selector139~1 (
// Equation(s):
// \Selector139~1_combout  = (!i[30] & (\always1~4_combout  & !\always1~9_combout ))

	.dataa(i[30]),
	.datab(\always1~4_combout ),
	.datac(gnd),
	.datad(\always1~9_combout ),
	.cin(gnd),
	.combout(\Selector139~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector139~1 .lut_mask = 16'h0044;
defparam \Selector139~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y50_N10
cycloneive_lcell_comb \Selector139~2 (
// Equation(s):
// \Selector139~2_combout  = (\state.filtering_s_13562~combout  & ((i[31]) # ((\Selector139~1_combout ) # (\always1~10_combout ))))

	.dataa(i[31]),
	.datab(\state.filtering_s_13562~combout ),
	.datac(\Selector139~1_combout ),
	.datad(\always1~10_combout ),
	.cin(gnd),
	.combout(\Selector139~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector139~2 .lut_mask = 16'hCCC8;
defparam \Selector139~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y53_N22
cycloneive_lcell_comb \Selector73~0 (
// Equation(s):
// \Selector73~0_combout  = (internal_state[2] & ((internal_state[1] & ((!\state.sending_s_13482~combout ))) # (!internal_state[1] & (!internal_state[0])))) # (!internal_state[2] & (!internal_state[0]))

	.dataa(internal_state[2]),
	.datab(internal_state[0]),
	.datac(internal_state[1]),
	.datad(\state.sending_s_13482~combout ),
	.cin(gnd),
	.combout(\Selector73~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector73~0 .lut_mask = 16'h13B3;
defparam \Selector73~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y53_N24
cycloneive_lcell_comb \com|C1|INDEX~3 (
// Equation(s):
// \com|C1|INDEX~3_combout  = (!\com|C1|INDEX [3] & (\com|C1|INDEX [0] $ (\com|C1|INDEX [1])))

	.dataa(\com|C1|INDEX [0]),
	.datab(gnd),
	.datac(\com|C1|INDEX [1]),
	.datad(\com|C1|INDEX [3]),
	.cin(gnd),
	.combout(\com|C1|INDEX~3_combout ),
	.cout());
// synopsys translate_off
defparam \com|C1|INDEX~3 .lut_mask = 16'h005A;
defparam \com|C1|INDEX~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y54_N6
cycloneive_lcell_comb \com|C1|PRSCL[0]~13 (
// Equation(s):
// \com|C1|PRSCL[0]~13_combout  = \com|C1|PRSCL [0] $ (VCC)
// \com|C1|PRSCL[0]~14  = CARRY(\com|C1|PRSCL [0])

	.dataa(\com|C1|PRSCL [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\com|C1|PRSCL[0]~13_combout ),
	.cout(\com|C1|PRSCL[0]~14 ));
// synopsys translate_off
defparam \com|C1|PRSCL[0]~13 .lut_mask = 16'h55AA;
defparam \com|C1|PRSCL[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y54_N20
cycloneive_lcell_comb \com|C1|PRSCL[7]~27 (
// Equation(s):
// \com|C1|PRSCL[7]~27_combout  = (\com|C1|PRSCL [7] & (!\com|C1|PRSCL[6]~26 )) # (!\com|C1|PRSCL [7] & ((\com|C1|PRSCL[6]~26 ) # (GND)))
// \com|C1|PRSCL[7]~28  = CARRY((!\com|C1|PRSCL[6]~26 ) # (!\com|C1|PRSCL [7]))

	.dataa(gnd),
	.datab(\com|C1|PRSCL [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\com|C1|PRSCL[6]~26 ),
	.combout(\com|C1|PRSCL[7]~27_combout ),
	.cout(\com|C1|PRSCL[7]~28 ));
// synopsys translate_off
defparam \com|C1|PRSCL[7]~27 .lut_mask = 16'h3C3F;
defparam \com|C1|PRSCL[7]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y54_N22
cycloneive_lcell_comb \com|C1|PRSCL[8]~29 (
// Equation(s):
// \com|C1|PRSCL[8]~29_combout  = (\com|C1|PRSCL [8] & (\com|C1|PRSCL[7]~28  $ (GND))) # (!\com|C1|PRSCL [8] & (!\com|C1|PRSCL[7]~28  & VCC))
// \com|C1|PRSCL[8]~30  = CARRY((\com|C1|PRSCL [8] & !\com|C1|PRSCL[7]~28 ))

	.dataa(\com|C1|PRSCL [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\com|C1|PRSCL[7]~28 ),
	.combout(\com|C1|PRSCL[8]~29_combout ),
	.cout(\com|C1|PRSCL[8]~30 ));
// synopsys translate_off
defparam \com|C1|PRSCL[8]~29 .lut_mask = 16'hA50A;
defparam \com|C1|PRSCL[8]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y54_N23
dffeas \com|C1|PRSCL[8] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\com|C1|PRSCL[8]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\com|C1|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\com|C1|TX_FLG~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\com|C1|PRSCL [8]),
	.prn(vcc));
// synopsys translate_off
defparam \com|C1|PRSCL[8] .is_wysiwyg = "true";
defparam \com|C1|PRSCL[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y54_N24
cycloneive_lcell_comb \com|C1|PRSCL[9]~31 (
// Equation(s):
// \com|C1|PRSCL[9]~31_combout  = (\com|C1|PRSCL [9] & (!\com|C1|PRSCL[8]~30 )) # (!\com|C1|PRSCL [9] & ((\com|C1|PRSCL[8]~30 ) # (GND)))
// \com|C1|PRSCL[9]~32  = CARRY((!\com|C1|PRSCL[8]~30 ) # (!\com|C1|PRSCL [9]))

	.dataa(gnd),
	.datab(\com|C1|PRSCL [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\com|C1|PRSCL[8]~30 ),
	.combout(\com|C1|PRSCL[9]~31_combout ),
	.cout(\com|C1|PRSCL[9]~32 ));
// synopsys translate_off
defparam \com|C1|PRSCL[9]~31 .lut_mask = 16'h3C3F;
defparam \com|C1|PRSCL[9]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y54_N25
dffeas \com|C1|PRSCL[9] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\com|C1|PRSCL[9]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\com|C1|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\com|C1|TX_FLG~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\com|C1|PRSCL [9]),
	.prn(vcc));
// synopsys translate_off
defparam \com|C1|PRSCL[9] .is_wysiwyg = "true";
defparam \com|C1|PRSCL[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y54_N26
cycloneive_lcell_comb \com|C1|PRSCL[10]~33 (
// Equation(s):
// \com|C1|PRSCL[10]~33_combout  = (\com|C1|PRSCL [10] & (\com|C1|PRSCL[9]~32  $ (GND))) # (!\com|C1|PRSCL [10] & (!\com|C1|PRSCL[9]~32  & VCC))
// \com|C1|PRSCL[10]~34  = CARRY((\com|C1|PRSCL [10] & !\com|C1|PRSCL[9]~32 ))

	.dataa(\com|C1|PRSCL [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\com|C1|PRSCL[9]~32 ),
	.combout(\com|C1|PRSCL[10]~33_combout ),
	.cout(\com|C1|PRSCL[10]~34 ));
// synopsys translate_off
defparam \com|C1|PRSCL[10]~33 .lut_mask = 16'hA50A;
defparam \com|C1|PRSCL[10]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y54_N27
dffeas \com|C1|PRSCL[10] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\com|C1|PRSCL[10]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\com|C1|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\com|C1|TX_FLG~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\com|C1|PRSCL [10]),
	.prn(vcc));
// synopsys translate_off
defparam \com|C1|PRSCL[10] .is_wysiwyg = "true";
defparam \com|C1|PRSCL[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y54_N28
cycloneive_lcell_comb \com|C1|PRSCL[11]~35 (
// Equation(s):
// \com|C1|PRSCL[11]~35_combout  = (\com|C1|PRSCL [11] & (!\com|C1|PRSCL[10]~34 )) # (!\com|C1|PRSCL [11] & ((\com|C1|PRSCL[10]~34 ) # (GND)))
// \com|C1|PRSCL[11]~36  = CARRY((!\com|C1|PRSCL[10]~34 ) # (!\com|C1|PRSCL [11]))

	.dataa(gnd),
	.datab(\com|C1|PRSCL [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\com|C1|PRSCL[10]~34 ),
	.combout(\com|C1|PRSCL[11]~35_combout ),
	.cout(\com|C1|PRSCL[11]~36 ));
// synopsys translate_off
defparam \com|C1|PRSCL[11]~35 .lut_mask = 16'h3C3F;
defparam \com|C1|PRSCL[11]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y54_N29
dffeas \com|C1|PRSCL[11] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\com|C1|PRSCL[11]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\com|C1|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\com|C1|TX_FLG~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\com|C1|PRSCL [11]),
	.prn(vcc));
// synopsys translate_off
defparam \com|C1|PRSCL[11] .is_wysiwyg = "true";
defparam \com|C1|PRSCL[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y54_N30
cycloneive_lcell_comb \com|C1|PRSCL[12]~37 (
// Equation(s):
// \com|C1|PRSCL[12]~37_combout  = \com|C1|PRSCL [12] $ (!\com|C1|PRSCL[11]~36 )

	.dataa(\com|C1|PRSCL [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\com|C1|PRSCL[11]~36 ),
	.combout(\com|C1|PRSCL[12]~37_combout ),
	.cout());
// synopsys translate_off
defparam \com|C1|PRSCL[12]~37 .lut_mask = 16'hA5A5;
defparam \com|C1|PRSCL[12]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y54_N31
dffeas \com|C1|PRSCL[12] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\com|C1|PRSCL[12]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\com|C1|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\com|C1|TX_FLG~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\com|C1|PRSCL [12]),
	.prn(vcc));
// synopsys translate_off
defparam \com|C1|PRSCL[12] .is_wysiwyg = "true";
defparam \com|C1|PRSCL[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y54_N2
cycloneive_lcell_comb \com|C1|LessThan0~0 (
// Equation(s):
// \com|C1|LessThan0~0_combout  = (!\com|C1|PRSCL [3] & (((!\com|C1|PRSCL [2]) # (!\com|C1|PRSCL [1])) # (!\com|C1|PRSCL [0])))

	.dataa(\com|C1|PRSCL [0]),
	.datab(\com|C1|PRSCL [3]),
	.datac(\com|C1|PRSCL [1]),
	.datad(\com|C1|PRSCL [2]),
	.cin(gnd),
	.combout(\com|C1|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \com|C1|LessThan0~0 .lut_mask = 16'h1333;
defparam \com|C1|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y54_N10
cycloneive_lcell_comb \com|C1|LessThan0~1 (
// Equation(s):
// \com|C1|LessThan0~1_combout  = ((!\com|C1|PRSCL [5] & ((\com|C1|LessThan0~0_combout ) # (!\com|C1|PRSCL [4])))) # (!\com|C1|PRSCL [6])

	.dataa(\com|C1|LessThan0~0_combout ),
	.datab(\com|C1|PRSCL [5]),
	.datac(\com|C1|PRSCL [4]),
	.datad(\com|C1|PRSCL [6]),
	.cin(gnd),
	.combout(\com|C1|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \com|C1|LessThan0~1 .lut_mask = 16'h23FF;
defparam \com|C1|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y54_N28
cycloneive_lcell_comb \com|C1|LessThan0~2 (
// Equation(s):
// \com|C1|LessThan0~2_combout  = (\com|C1|LessThan0~1_combout  & (!\com|C1|PRSCL [9] & (!\com|C1|PRSCL [7] & !\com|C1|PRSCL [8])))

	.dataa(\com|C1|LessThan0~1_combout ),
	.datab(\com|C1|PRSCL [9]),
	.datac(\com|C1|PRSCL [7]),
	.datad(\com|C1|PRSCL [8]),
	.cin(gnd),
	.combout(\com|C1|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \com|C1|LessThan0~2 .lut_mask = 16'h0002;
defparam \com|C1|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y54_N6
cycloneive_lcell_comb \com|C1|LessThan0~3 (
// Equation(s):
// \com|C1|LessThan0~3_combout  = (\com|C1|PRSCL [12] & ((\com|C1|PRSCL [11]) # ((!\com|C1|LessThan0~2_combout  & \com|C1|PRSCL [10]))))

	.dataa(\com|C1|PRSCL [12]),
	.datab(\com|C1|LessThan0~2_combout ),
	.datac(\com|C1|PRSCL [10]),
	.datad(\com|C1|PRSCL [11]),
	.cin(gnd),
	.combout(\com|C1|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \com|C1|LessThan0~3 .lut_mask = 16'hAA20;
defparam \com|C1|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y54_N7
dffeas \com|C1|PRSCL[0] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\com|C1|PRSCL[0]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\com|C1|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\com|C1|TX_FLG~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\com|C1|PRSCL [0]),
	.prn(vcc));
// synopsys translate_off
defparam \com|C1|PRSCL[0] .is_wysiwyg = "true";
defparam \com|C1|PRSCL[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y54_N8
cycloneive_lcell_comb \com|C1|PRSCL[1]~15 (
// Equation(s):
// \com|C1|PRSCL[1]~15_combout  = (\com|C1|PRSCL [1] & (!\com|C1|PRSCL[0]~14 )) # (!\com|C1|PRSCL [1] & ((\com|C1|PRSCL[0]~14 ) # (GND)))
// \com|C1|PRSCL[1]~16  = CARRY((!\com|C1|PRSCL[0]~14 ) # (!\com|C1|PRSCL [1]))

	.dataa(gnd),
	.datab(\com|C1|PRSCL [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\com|C1|PRSCL[0]~14 ),
	.combout(\com|C1|PRSCL[1]~15_combout ),
	.cout(\com|C1|PRSCL[1]~16 ));
// synopsys translate_off
defparam \com|C1|PRSCL[1]~15 .lut_mask = 16'h3C3F;
defparam \com|C1|PRSCL[1]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y54_N9
dffeas \com|C1|PRSCL[1] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\com|C1|PRSCL[1]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\com|C1|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\com|C1|TX_FLG~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\com|C1|PRSCL [1]),
	.prn(vcc));
// synopsys translate_off
defparam \com|C1|PRSCL[1] .is_wysiwyg = "true";
defparam \com|C1|PRSCL[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y54_N10
cycloneive_lcell_comb \com|C1|PRSCL[2]~17 (
// Equation(s):
// \com|C1|PRSCL[2]~17_combout  = (\com|C1|PRSCL [2] & (\com|C1|PRSCL[1]~16  $ (GND))) # (!\com|C1|PRSCL [2] & (!\com|C1|PRSCL[1]~16  & VCC))
// \com|C1|PRSCL[2]~18  = CARRY((\com|C1|PRSCL [2] & !\com|C1|PRSCL[1]~16 ))

	.dataa(\com|C1|PRSCL [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\com|C1|PRSCL[1]~16 ),
	.combout(\com|C1|PRSCL[2]~17_combout ),
	.cout(\com|C1|PRSCL[2]~18 ));
// synopsys translate_off
defparam \com|C1|PRSCL[2]~17 .lut_mask = 16'hA50A;
defparam \com|C1|PRSCL[2]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y54_N11
dffeas \com|C1|PRSCL[2] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\com|C1|PRSCL[2]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\com|C1|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\com|C1|TX_FLG~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\com|C1|PRSCL [2]),
	.prn(vcc));
// synopsys translate_off
defparam \com|C1|PRSCL[2] .is_wysiwyg = "true";
defparam \com|C1|PRSCL[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y54_N12
cycloneive_lcell_comb \com|C1|PRSCL[3]~19 (
// Equation(s):
// \com|C1|PRSCL[3]~19_combout  = (\com|C1|PRSCL [3] & (!\com|C1|PRSCL[2]~18 )) # (!\com|C1|PRSCL [3] & ((\com|C1|PRSCL[2]~18 ) # (GND)))
// \com|C1|PRSCL[3]~20  = CARRY((!\com|C1|PRSCL[2]~18 ) # (!\com|C1|PRSCL [3]))

	.dataa(\com|C1|PRSCL [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\com|C1|PRSCL[2]~18 ),
	.combout(\com|C1|PRSCL[3]~19_combout ),
	.cout(\com|C1|PRSCL[3]~20 ));
// synopsys translate_off
defparam \com|C1|PRSCL[3]~19 .lut_mask = 16'h5A5F;
defparam \com|C1|PRSCL[3]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y54_N13
dffeas \com|C1|PRSCL[3] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\com|C1|PRSCL[3]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\com|C1|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\com|C1|TX_FLG~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\com|C1|PRSCL [3]),
	.prn(vcc));
// synopsys translate_off
defparam \com|C1|PRSCL[3] .is_wysiwyg = "true";
defparam \com|C1|PRSCL[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y54_N14
cycloneive_lcell_comb \com|C1|PRSCL[4]~21 (
// Equation(s):
// \com|C1|PRSCL[4]~21_combout  = (\com|C1|PRSCL [4] & (\com|C1|PRSCL[3]~20  $ (GND))) # (!\com|C1|PRSCL [4] & (!\com|C1|PRSCL[3]~20  & VCC))
// \com|C1|PRSCL[4]~22  = CARRY((\com|C1|PRSCL [4] & !\com|C1|PRSCL[3]~20 ))

	.dataa(gnd),
	.datab(\com|C1|PRSCL [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\com|C1|PRSCL[3]~20 ),
	.combout(\com|C1|PRSCL[4]~21_combout ),
	.cout(\com|C1|PRSCL[4]~22 ));
// synopsys translate_off
defparam \com|C1|PRSCL[4]~21 .lut_mask = 16'hC30C;
defparam \com|C1|PRSCL[4]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y54_N15
dffeas \com|C1|PRSCL[4] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\com|C1|PRSCL[4]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\com|C1|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\com|C1|TX_FLG~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\com|C1|PRSCL [4]),
	.prn(vcc));
// synopsys translate_off
defparam \com|C1|PRSCL[4] .is_wysiwyg = "true";
defparam \com|C1|PRSCL[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y54_N16
cycloneive_lcell_comb \com|C1|PRSCL[5]~23 (
// Equation(s):
// \com|C1|PRSCL[5]~23_combout  = (\com|C1|PRSCL [5] & (!\com|C1|PRSCL[4]~22 )) # (!\com|C1|PRSCL [5] & ((\com|C1|PRSCL[4]~22 ) # (GND)))
// \com|C1|PRSCL[5]~24  = CARRY((!\com|C1|PRSCL[4]~22 ) # (!\com|C1|PRSCL [5]))

	.dataa(gnd),
	.datab(\com|C1|PRSCL [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\com|C1|PRSCL[4]~22 ),
	.combout(\com|C1|PRSCL[5]~23_combout ),
	.cout(\com|C1|PRSCL[5]~24 ));
// synopsys translate_off
defparam \com|C1|PRSCL[5]~23 .lut_mask = 16'h3C3F;
defparam \com|C1|PRSCL[5]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y54_N17
dffeas \com|C1|PRSCL[5] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\com|C1|PRSCL[5]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\com|C1|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\com|C1|TX_FLG~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\com|C1|PRSCL [5]),
	.prn(vcc));
// synopsys translate_off
defparam \com|C1|PRSCL[5] .is_wysiwyg = "true";
defparam \com|C1|PRSCL[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y54_N18
cycloneive_lcell_comb \com|C1|PRSCL[6]~25 (
// Equation(s):
// \com|C1|PRSCL[6]~25_combout  = (\com|C1|PRSCL [6] & (\com|C1|PRSCL[5]~24  $ (GND))) # (!\com|C1|PRSCL [6] & (!\com|C1|PRSCL[5]~24  & VCC))
// \com|C1|PRSCL[6]~26  = CARRY((\com|C1|PRSCL [6] & !\com|C1|PRSCL[5]~24 ))

	.dataa(gnd),
	.datab(\com|C1|PRSCL [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\com|C1|PRSCL[5]~24 ),
	.combout(\com|C1|PRSCL[6]~25_combout ),
	.cout(\com|C1|PRSCL[6]~26 ));
// synopsys translate_off
defparam \com|C1|PRSCL[6]~25 .lut_mask = 16'hC30C;
defparam \com|C1|PRSCL[6]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y54_N19
dffeas \com|C1|PRSCL[6] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\com|C1|PRSCL[6]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\com|C1|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\com|C1|TX_FLG~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\com|C1|PRSCL [6]),
	.prn(vcc));
// synopsys translate_off
defparam \com|C1|PRSCL[6] .is_wysiwyg = "true";
defparam \com|C1|PRSCL[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y54_N21
dffeas \com|C1|PRSCL[7] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\com|C1|PRSCL[7]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\com|C1|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\com|C1|TX_FLG~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\com|C1|PRSCL [7]),
	.prn(vcc));
// synopsys translate_off
defparam \com|C1|PRSCL[7] .is_wysiwyg = "true";
defparam \com|C1|PRSCL[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y54_N12
cycloneive_lcell_comb \com|C1|Equal0~1 (
// Equation(s):
// \com|C1|Equal0~1_combout  = (!\com|C1|PRSCL [7] & (\com|C1|PRSCL [5] & (!\com|C1|PRSCL [4] & !\com|C1|PRSCL [8])))

	.dataa(\com|C1|PRSCL [7]),
	.datab(\com|C1|PRSCL [5]),
	.datac(\com|C1|PRSCL [4]),
	.datad(\com|C1|PRSCL [8]),
	.cin(gnd),
	.combout(\com|C1|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \com|C1|Equal0~1 .lut_mask = 16'h0004;
defparam \com|C1|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y54_N2
cycloneive_lcell_comb \com|C1|Equal0~2 (
// Equation(s):
// \com|C1|Equal0~2_combout  = (!\com|C1|PRSCL [10] & (\com|C1|PRSCL [9] & (\com|C1|PRSCL [11] & !\com|C1|PRSCL [6])))

	.dataa(\com|C1|PRSCL [10]),
	.datab(\com|C1|PRSCL [9]),
	.datac(\com|C1|PRSCL [11]),
	.datad(\com|C1|PRSCL [6]),
	.cin(gnd),
	.combout(\com|C1|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \com|C1|Equal0~2 .lut_mask = 16'h0040;
defparam \com|C1|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y54_N4
cycloneive_lcell_comb \com|C1|Equal0~0 (
// Equation(s):
// \com|C1|Equal0~0_combout  = (\com|C1|PRSCL [0] & (\com|C1|PRSCL [3] & (\com|C1|PRSCL [1] & \com|C1|PRSCL [2])))

	.dataa(\com|C1|PRSCL [0]),
	.datab(\com|C1|PRSCL [3]),
	.datac(\com|C1|PRSCL [1]),
	.datad(\com|C1|PRSCL [2]),
	.cin(gnd),
	.combout(\com|C1|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \com|C1|Equal0~0 .lut_mask = 16'h8000;
defparam \com|C1|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y54_N16
cycloneive_lcell_comb \com|C1|Equal0~3 (
// Equation(s):
// \com|C1|Equal0~3_combout  = (\com|C1|Equal0~1_combout  & (\com|C1|Equal0~2_combout  & (!\com|C1|PRSCL [12] & \com|C1|Equal0~0_combout )))

	.dataa(\com|C1|Equal0~1_combout ),
	.datab(\com|C1|Equal0~2_combout ),
	.datac(\com|C1|PRSCL [12]),
	.datad(\com|C1|Equal0~0_combout ),
	.cin(gnd),
	.combout(\com|C1|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \com|C1|Equal0~3 .lut_mask = 16'h0800;
defparam \com|C1|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y53_N20
cycloneive_lcell_comb \com|C1|INDEX[0]~0 (
// Equation(s):
// \com|C1|INDEX[0]~0_combout  = (\com|C1|Equal0~3_combout  & \com|C1|TX_FLG~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\com|C1|Equal0~3_combout ),
	.datad(\com|C1|TX_FLG~q ),
	.cin(gnd),
	.combout(\com|C1|INDEX[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \com|C1|INDEX[0]~0 .lut_mask = 16'hF000;
defparam \com|C1|INDEX[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y53_N25
dffeas \com|C1|INDEX[1] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\com|C1|INDEX~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\com|C1|INDEX[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\com|C1|INDEX [1]),
	.prn(vcc));
// synopsys translate_off
defparam \com|C1|INDEX[1] .is_wysiwyg = "true";
defparam \com|C1|INDEX[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y53_N2
cycloneive_lcell_comb \com|C1|INDEX~4 (
// Equation(s):
// \com|C1|INDEX~4_combout  = (!\com|C1|INDEX [3] & (\com|C1|INDEX [2] $ (((\com|C1|INDEX [0] & \com|C1|INDEX [1])))))

	.dataa(\com|C1|INDEX [0]),
	.datab(\com|C1|INDEX [1]),
	.datac(\com|C1|INDEX [2]),
	.datad(\com|C1|INDEX [3]),
	.cin(gnd),
	.combout(\com|C1|INDEX~4_combout ),
	.cout());
// synopsys translate_off
defparam \com|C1|INDEX~4 .lut_mask = 16'h0078;
defparam \com|C1|INDEX~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y53_N3
dffeas \com|C1|INDEX[2] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\com|C1|INDEX~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\com|C1|INDEX[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\com|C1|INDEX [2]),
	.prn(vcc));
// synopsys translate_off
defparam \com|C1|INDEX[2] .is_wysiwyg = "true";
defparam \com|C1|INDEX[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y53_N26
cycloneive_lcell_comb \com|C1|INDEX~1 (
// Equation(s):
// \com|C1|INDEX~1_combout  = (!\com|C1|INDEX [0] & (((!\com|C1|INDEX [2] & !\com|C1|INDEX [1])) # (!\com|C1|INDEX [3])))

	.dataa(\com|C1|INDEX [3]),
	.datab(\com|C1|INDEX [2]),
	.datac(\com|C1|INDEX [0]),
	.datad(\com|C1|INDEX [1]),
	.cin(gnd),
	.combout(\com|C1|INDEX~1_combout ),
	.cout());
// synopsys translate_off
defparam \com|C1|INDEX~1 .lut_mask = 16'h0507;
defparam \com|C1|INDEX~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y53_N27
dffeas \com|C1|INDEX[0] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\com|C1|INDEX~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\com|C1|INDEX[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\com|C1|INDEX [0]),
	.prn(vcc));
// synopsys translate_off
defparam \com|C1|INDEX[0] .is_wysiwyg = "true";
defparam \com|C1|INDEX[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y53_N12
cycloneive_lcell_comb \com|C1|INDEX~2 (
// Equation(s):
// \com|C1|INDEX~2_combout  = (\com|C1|INDEX [0] & (\com|C1|INDEX [2] & (!\com|C1|INDEX [3] & \com|C1|INDEX [1]))) # (!\com|C1|INDEX [0] & (!\com|C1|INDEX [2] & (\com|C1|INDEX [3] & !\com|C1|INDEX [1])))

	.dataa(\com|C1|INDEX [0]),
	.datab(\com|C1|INDEX [2]),
	.datac(\com|C1|INDEX [3]),
	.datad(\com|C1|INDEX [1]),
	.cin(gnd),
	.combout(\com|C1|INDEX~2_combout ),
	.cout());
// synopsys translate_off
defparam \com|C1|INDEX~2 .lut_mask = 16'h0810;
defparam \com|C1|INDEX~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y53_N13
dffeas \com|C1|INDEX[3] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\com|C1|INDEX~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\com|C1|INDEX[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\com|C1|INDEX [3]),
	.prn(vcc));
// synopsys translate_off
defparam \com|C1|INDEX[3] .is_wysiwyg = "true";
defparam \com|C1|INDEX[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y53_N6
cycloneive_lcell_comb \com|C1|TX_FLG~0 (
// Equation(s):
// \com|C1|TX_FLG~0_combout  = ((!\com|C1|INDEX [2] & (!\com|C1|INDEX [0] & !\com|C1|INDEX [1]))) # (!\com|C1|INDEX [3])

	.dataa(\com|C1|INDEX [3]),
	.datab(\com|C1|INDEX [2]),
	.datac(\com|C1|INDEX [0]),
	.datad(\com|C1|INDEX [1]),
	.cin(gnd),
	.combout(\com|C1|TX_FLG~0_combout ),
	.cout());
// synopsys translate_off
defparam \com|C1|TX_FLG~0 .lut_mask = 16'h5557;
defparam \com|C1|TX_FLG~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y53_N6
cycloneive_lcell_comb \com|C1|TX_FLG~1 (
// Equation(s):
// \com|C1|TX_FLG~1_combout  = (\com|C1|TX_FLG~0_combout ) # (!\com|C1|Equal0~3_combout )

	.dataa(gnd),
	.datab(\com|C1|TX_FLG~0_combout ),
	.datac(gnd),
	.datad(\com|C1|Equal0~3_combout ),
	.cin(gnd),
	.combout(\com|C1|TX_FLG~1_combout ),
	.cout());
// synopsys translate_off
defparam \com|C1|TX_FLG~1 .lut_mask = 16'hCCFF;
defparam \com|C1|TX_FLG~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y53_N16
cycloneive_lcell_comb \Selector58~0 (
// Equation(s):
// \Selector58~0_combout  = (\com|C1|TX_FLG~q ) # ((!internal_state[1] & (!internal_state[2] & !internal_state[0])))

	.dataa(internal_state[1]),
	.datab(internal_state[2]),
	.datac(\com|C1|TX_FLG~q ),
	.datad(internal_state[0]),
	.cin(gnd),
	.combout(\Selector58~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector58~0 .lut_mask = 16'hF0F1;
defparam \Selector58~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y53_N20
cycloneive_lcell_comb \com_tx_en~0 (
// Equation(s):
// \com_tx_en~0_combout  = (\state.sending_s_13482~combout  & ((!internal_state[2]) # (!internal_state[1])))

	.dataa(\state.sending_s_13482~combout ),
	.datab(gnd),
	.datac(internal_state[1]),
	.datad(internal_state[2]),
	.cin(gnd),
	.combout(\com_tx_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \com_tx_en~0 .lut_mask = 16'h0AAA;
defparam \com_tx_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y53_N12
cycloneive_lcell_comb com_tx_en(
// Equation(s):
// \com_tx_en~combout  = (\com_tx_en~0_combout  & ((!\Selector58~0_combout ))) # (!\com_tx_en~0_combout  & (\com_tx_en~combout ))

	.dataa(\com_tx_en~combout ),
	.datab(\Selector58~0_combout ),
	.datac(gnd),
	.datad(\com_tx_en~0_combout ),
	.cin(gnd),
	.combout(\com_tx_en~combout ),
	.cout());
// synopsys translate_off
defparam com_tx_en.lut_mask = 16'h33AA;
defparam com_tx_en.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y53_N4
cycloneive_lcell_comb \com|always1~0 (
// Equation(s):
// \com|always1~0_combout  = (!\com|C1|TX_FLG~q  & \com_tx_en~combout )

	.dataa(\com|C1|TX_FLG~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\com_tx_en~combout ),
	.cin(gnd),
	.combout(\com|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \com|always1~0 .lut_mask = 16'h5500;
defparam \com|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y53_N5
dffeas \com|TX_START (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\com|always1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\com|TX_START~q ),
	.prn(vcc));
// synopsys translate_off
defparam \com|TX_START .is_wysiwyg = "true";
defparam \com|TX_START .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y53_N7
dffeas \com|C1|TX_FLG (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\com|C1|TX_FLG~1_combout ),
	.asdata(\com|TX_START~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\com|C1|TX_FLG~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\com|C1|TX_FLG~q ),
	.prn(vcc));
// synopsys translate_off
defparam \com|C1|TX_FLG .is_wysiwyg = "true";
defparam \com|C1|TX_FLG .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y53_N24
cycloneive_lcell_comb \com_tx_data[7]~0 (
// Equation(s):
// \com_tx_data[7]~0_combout  = (\state.sending_s_13482~combout  & !\com|C1|TX_FLG~q )

	.dataa(gnd),
	.datab(\state.sending_s_13482~combout ),
	.datac(gnd),
	.datad(\com|C1|TX_FLG~q ),
	.cin(gnd),
	.combout(\com_tx_data[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \com_tx_data[7]~0 .lut_mask = 16'h00CC;
defparam \com_tx_data[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y53_N28
cycloneive_lcell_comb \Selector78~0 (
// Equation(s):
// \Selector78~0_combout  = (\state.indexing_s_13522~combout  & (((!internal_state[2])) # (!internal_state[1]))) # (!\state.indexing_s_13522~combout  & (\com_tx_data[7]~0_combout  & ((!internal_state[2]) # (!internal_state[1]))))

	.dataa(\state.indexing_s_13522~combout ),
	.datab(internal_state[1]),
	.datac(internal_state[2]),
	.datad(\com_tx_data[7]~0_combout ),
	.cin(gnd),
	.combout(\Selector78~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector78~0 .lut_mask = 16'h3F2A;
defparam \Selector78~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y53_N8
cycloneive_lcell_comb \internal_state[0] (
// Equation(s):
// internal_state[0] = (\Selector78~0_combout  & (\Selector73~0_combout )) # (!\Selector78~0_combout  & ((internal_state[0])))

	.dataa(gnd),
	.datab(\Selector73~0_combout ),
	.datac(internal_state[0]),
	.datad(\Selector78~0_combout ),
	.cin(gnd),
	.combout(internal_state[0]),
	.cout());
// synopsys translate_off
defparam \internal_state[0] .lut_mask = 16'hCCF0;
defparam \internal_state[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y53_N18
cycloneive_lcell_comb \Selector9~0 (
// Equation(s):
// \Selector9~0_combout  = (!internal_state[2] & (internal_state[1] $ (internal_state[0])))

	.dataa(internal_state[1]),
	.datab(gnd),
	.datac(internal_state[0]),
	.datad(internal_state[2]),
	.cin(gnd),
	.combout(\Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector9~0 .lut_mask = 16'h005A;
defparam \Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y53_N14
cycloneive_lcell_comb \internal_state[1] (
// Equation(s):
// internal_state[1] = (\Selector78~0_combout  & (\Selector9~0_combout )) # (!\Selector78~0_combout  & ((internal_state[1])))

	.dataa(gnd),
	.datab(\Selector9~0_combout ),
	.datac(internal_state[1]),
	.datad(\Selector78~0_combout ),
	.cin(gnd),
	.combout(internal_state[1]),
	.cout());
// synopsys translate_off
defparam \internal_state[1] .lut_mask = 16'hCCF0;
defparam \internal_state[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y53_N0
cycloneive_lcell_comb \Selector8~0 (
// Equation(s):
// \Selector8~0_combout  = (internal_state[1] & (internal_state[0] & !internal_state[2])) # (!internal_state[1] & (!internal_state[0] & internal_state[2]))

	.dataa(internal_state[1]),
	.datab(gnd),
	.datac(internal_state[0]),
	.datad(internal_state[2]),
	.cin(gnd),
	.combout(\Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector8~0 .lut_mask = 16'h05A0;
defparam \Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y53_N8
cycloneive_lcell_comb \internal_state[2] (
// Equation(s):
// internal_state[2] = (\Selector78~0_combout  & ((\Selector8~0_combout ))) # (!\Selector78~0_combout  & (internal_state[2]))

	.dataa(gnd),
	.datab(internal_state[2]),
	.datac(\Selector8~0_combout ),
	.datad(\Selector78~0_combout ),
	.cin(gnd),
	.combout(internal_state[2]),
	.cout());
// synopsys translate_off
defparam \internal_state[2] .lut_mask = 16'hF0CC;
defparam \internal_state[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y53_N24
cycloneive_lcell_comb \Equal8~0 (
// Equation(s):
// \Equal8~0_combout  = (internal_state[2] & internal_state[0])

	.dataa(gnd),
	.datab(gnd),
	.datac(internal_state[2]),
	.datad(internal_state[0]),
	.cin(gnd),
	.combout(\Equal8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal8~0 .lut_mask = 16'hF000;
defparam \Equal8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y49_N0
cycloneive_lcell_comb \Selector139~3 (
// Equation(s):
// \Selector139~3_combout  = (\state.done_s_13462~combout ) # ((\Equal8~0_combout  & (!internal_state[1] & \com_tx_data[7]~0_combout )))

	.dataa(\Equal8~0_combout ),
	.datab(internal_state[1]),
	.datac(\state.done_s_13462~combout ),
	.datad(\com_tx_data[7]~0_combout ),
	.cin(gnd),
	.combout(\Selector139~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector139~3 .lut_mask = 16'hF2F0;
defparam \Selector139~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y50_N22
cycloneive_lcell_comb \Selector139~4 (
// Equation(s):
// \Selector139~4_combout  = (\Selector139~2_combout ) # ((\Selector139~3_combout ) # ((\Selector141~3_combout  & !\LessThan3~10_combout )))

	.dataa(\Selector139~2_combout ),
	.datab(\Selector141~3_combout ),
	.datac(\LessThan3~10_combout ),
	.datad(\Selector139~3_combout ),
	.cin(gnd),
	.combout(\Selector139~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector139~4 .lut_mask = 16'hFFAE;
defparam \Selector139~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G8
cycloneive_clkctrl \Selector139~4clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Selector139~4_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Selector139~4clkctrl_outclk ));
// synopsys translate_off
defparam \Selector139~4clkctrl .clock_type = "global clock";
defparam \Selector139~4clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X76_Y51_N0
cycloneive_lcell_comb \Add1~0 (
// Equation(s):
// \Add1~0_combout  = i[0] $ (VCC)
// \Add1~1  = CARRY(i[0])

	.dataa(i[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add1~0_combout ),
	.cout(\Add1~1 ));
// synopsys translate_off
defparam \Add1~0 .lut_mask = 16'h55AA;
defparam \Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y49_N26
cycloneive_lcell_comb \Add1~89 (
// Equation(s):
// \Add1~89_combout  = (\state.done_s_13462~combout ) # ((\Add1~0_combout  & \Selector39~0_combout ))

	.dataa(\Add1~0_combout ),
	.datab(\Selector39~0_combout ),
	.datac(\state.done_s_13462~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Add1~89_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~89 .lut_mask = 16'hF8F8;
defparam \Add1~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y49_N24
cycloneive_lcell_comb \i[0] (
// Equation(s):
// i[0] = (GLOBAL(\Selector139~4clkctrl_outclk ) & ((\Add1~89_combout ))) # (!GLOBAL(\Selector139~4clkctrl_outclk ) & (i[0]))

	.dataa(gnd),
	.datab(i[0]),
	.datac(\Add1~89_combout ),
	.datad(\Selector139~4clkctrl_outclk ),
	.cin(gnd),
	.combout(i[0]),
	.cout());
// synopsys translate_off
defparam \i[0] .lut_mask = 16'hF0CC;
defparam \i[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y51_N2
cycloneive_lcell_comb \Add1~2 (
// Equation(s):
// \Add1~2_combout  = (i[1] & (!\Add1~1 )) # (!i[1] & ((\Add1~1 ) # (GND)))
// \Add1~3  = CARRY((!\Add1~1 ) # (!i[1]))

	.dataa(gnd),
	.datab(i[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~1 ),
	.combout(\Add1~2_combout ),
	.cout(\Add1~3 ));
// synopsys translate_off
defparam \Add1~2 .lut_mask = 16'h3C3F;
defparam \Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y49_N8
cycloneive_lcell_comb \Add1~90 (
// Equation(s):
// \Add1~90_combout  = (\Add1~2_combout  & \Selector39~0_combout )

	.dataa(\Add1~2_combout ),
	.datab(\Selector39~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Add1~90_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~90 .lut_mask = 16'h8888;
defparam \Add1~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y49_N4
cycloneive_lcell_comb \i[1] (
// Equation(s):
// i[1] = (GLOBAL(\Selector139~4clkctrl_outclk ) & (\Add1~90_combout )) # (!GLOBAL(\Selector139~4clkctrl_outclk ) & ((i[1])))

	.dataa(\Add1~90_combout ),
	.datab(i[1]),
	.datac(\Selector139~4clkctrl_outclk ),
	.datad(gnd),
	.cin(gnd),
	.combout(i[1]),
	.cout());
// synopsys translate_off
defparam \i[1] .lut_mask = 16'hACAC;
defparam \i[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y51_N4
cycloneive_lcell_comb \Add1~4 (
// Equation(s):
// \Add1~4_combout  = (i[2] & (\Add1~3  $ (GND))) # (!i[2] & (!\Add1~3  & VCC))
// \Add1~5  = CARRY((i[2] & !\Add1~3 ))

	.dataa(i[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~3 ),
	.combout(\Add1~4_combout ),
	.cout(\Add1~5 ));
// synopsys translate_off
defparam \Add1~4 .lut_mask = 16'hA50A;
defparam \Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y48_N28
cycloneive_lcell_comb \Add1~91 (
// Equation(s):
// \Add1~91_combout  = (\Add1~4_combout  & \Selector39~0_combout )

	.dataa(\Add1~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector39~0_combout ),
	.cin(gnd),
	.combout(\Add1~91_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~91 .lut_mask = 16'hAA00;
defparam \Add1~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y48_N18
cycloneive_lcell_comb \i[2] (
// Equation(s):
// i[2] = (GLOBAL(\Selector139~4clkctrl_outclk ) & ((\Add1~91_combout ))) # (!GLOBAL(\Selector139~4clkctrl_outclk ) & (i[2]))

	.dataa(gnd),
	.datab(i[2]),
	.datac(\Add1~91_combout ),
	.datad(\Selector139~4clkctrl_outclk ),
	.cin(gnd),
	.combout(i[2]),
	.cout());
// synopsys translate_off
defparam \i[2] .lut_mask = 16'hF0CC;
defparam \i[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y51_N6
cycloneive_lcell_comb \Add1~6 (
// Equation(s):
// \Add1~6_combout  = (i[3] & (!\Add1~5 )) # (!i[3] & ((\Add1~5 ) # (GND)))
// \Add1~7  = CARRY((!\Add1~5 ) # (!i[3]))

	.dataa(i[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~5 ),
	.combout(\Add1~6_combout ),
	.cout(\Add1~7 ));
// synopsys translate_off
defparam \Add1~6 .lut_mask = 16'h5A5F;
defparam \Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y50_N2
cycloneive_lcell_comb \Add1~92 (
// Equation(s):
// \Add1~92_combout  = (\Add1~6_combout  & \Selector39~0_combout )

	.dataa(\Add1~6_combout ),
	.datab(gnd),
	.datac(\Selector39~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Add1~92_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~92 .lut_mask = 16'hA0A0;
defparam \Add1~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y50_N18
cycloneive_lcell_comb \i[3] (
// Equation(s):
// i[3] = (GLOBAL(\Selector139~4clkctrl_outclk ) & (\Add1~92_combout )) # (!GLOBAL(\Selector139~4clkctrl_outclk ) & ((i[3])))

	.dataa(gnd),
	.datab(\Add1~92_combout ),
	.datac(\Selector139~4clkctrl_outclk ),
	.datad(i[3]),
	.cin(gnd),
	.combout(i[3]),
	.cout());
// synopsys translate_off
defparam \i[3] .lut_mask = 16'hCFC0;
defparam \i[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y51_N8
cycloneive_lcell_comb \Add1~8 (
// Equation(s):
// \Add1~8_combout  = (i[4] & (\Add1~7  $ (GND))) # (!i[4] & (!\Add1~7  & VCC))
// \Add1~9  = CARRY((i[4] & !\Add1~7 ))

	.dataa(gnd),
	.datab(i[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~7 ),
	.combout(\Add1~8_combout ),
	.cout(\Add1~9 ));
// synopsys translate_off
defparam \Add1~8 .lut_mask = 16'hC30C;
defparam \Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y49_N12
cycloneive_lcell_comb \Add1~93 (
// Equation(s):
// \Add1~93_combout  = (\Add1~8_combout  & \Selector39~0_combout )

	.dataa(\Add1~8_combout ),
	.datab(\Selector39~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Add1~93_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~93 .lut_mask = 16'h8888;
defparam \Add1~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y49_N18
cycloneive_lcell_comb \i[4] (
// Equation(s):
// i[4] = (GLOBAL(\Selector139~4clkctrl_outclk ) & ((\Add1~93_combout ))) # (!GLOBAL(\Selector139~4clkctrl_outclk ) & (i[4]))

	.dataa(gnd),
	.datab(i[4]),
	.datac(\Selector139~4clkctrl_outclk ),
	.datad(\Add1~93_combout ),
	.cin(gnd),
	.combout(i[4]),
	.cout());
// synopsys translate_off
defparam \i[4] .lut_mask = 16'hFC0C;
defparam \i[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y51_N10
cycloneive_lcell_comb \Add1~10 (
// Equation(s):
// \Add1~10_combout  = (i[5] & (!\Add1~9 )) # (!i[5] & ((\Add1~9 ) # (GND)))
// \Add1~11  = CARRY((!\Add1~9 ) # (!i[5]))

	.dataa(gnd),
	.datab(i[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~9 ),
	.combout(\Add1~10_combout ),
	.cout(\Add1~11 ));
// synopsys translate_off
defparam \Add1~10 .lut_mask = 16'h3C3F;
defparam \Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y49_N6
cycloneive_lcell_comb \Add1~94 (
// Equation(s):
// \Add1~94_combout  = (\Selector39~0_combout  & \Add1~10_combout )

	.dataa(gnd),
	.datab(\Selector39~0_combout ),
	.datac(\Add1~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Add1~94_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~94 .lut_mask = 16'hC0C0;
defparam \Add1~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y49_N12
cycloneive_lcell_comb \i[5] (
// Equation(s):
// i[5] = (GLOBAL(\Selector139~4clkctrl_outclk ) & ((\Add1~94_combout ))) # (!GLOBAL(\Selector139~4clkctrl_outclk ) & (i[5]))

	.dataa(i[5]),
	.datab(gnd),
	.datac(\Selector139~4clkctrl_outclk ),
	.datad(\Add1~94_combout ),
	.cin(gnd),
	.combout(i[5]),
	.cout());
// synopsys translate_off
defparam \i[5] .lut_mask = 16'hFA0A;
defparam \i[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y51_N12
cycloneive_lcell_comb \Add1~12 (
// Equation(s):
// \Add1~12_combout  = (i[6] & (\Add1~11  $ (GND))) # (!i[6] & (!\Add1~11  & VCC))
// \Add1~13  = CARRY((i[6] & !\Add1~11 ))

	.dataa(i[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~11 ),
	.combout(\Add1~12_combout ),
	.cout(\Add1~13 ));
// synopsys translate_off
defparam \Add1~12 .lut_mask = 16'hA50A;
defparam \Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y48_N16
cycloneive_lcell_comb \Add1~95 (
// Equation(s):
// \Add1~95_combout  = (\Add1~12_combout  & \Selector39~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add1~12_combout ),
	.datad(\Selector39~0_combout ),
	.cin(gnd),
	.combout(\Add1~95_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~95 .lut_mask = 16'hF000;
defparam \Add1~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y48_N0
cycloneive_lcell_comb \i[6] (
// Equation(s):
// i[6] = (GLOBAL(\Selector139~4clkctrl_outclk ) & (\Add1~95_combout )) # (!GLOBAL(\Selector139~4clkctrl_outclk ) & ((i[6])))

	.dataa(\Add1~95_combout ),
	.datab(i[6]),
	.datac(gnd),
	.datad(\Selector139~4clkctrl_outclk ),
	.cin(gnd),
	.combout(i[6]),
	.cout());
// synopsys translate_off
defparam \i[6] .lut_mask = 16'hAACC;
defparam \i[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y51_N14
cycloneive_lcell_comb \Add1~14 (
// Equation(s):
// \Add1~14_combout  = (i[7] & (!\Add1~13 )) # (!i[7] & ((\Add1~13 ) # (GND)))
// \Add1~15  = CARRY((!\Add1~13 ) # (!i[7]))

	.dataa(i[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~13 ),
	.combout(\Add1~14_combout ),
	.cout(\Add1~15 ));
// synopsys translate_off
defparam \Add1~14 .lut_mask = 16'h5A5F;
defparam \Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y48_N22
cycloneive_lcell_comb \Add1~96 (
// Equation(s):
// \Add1~96_combout  = (\Add1~14_combout  & \Selector39~0_combout )

	.dataa(gnd),
	.datab(\Add1~14_combout ),
	.datac(gnd),
	.datad(\Selector39~0_combout ),
	.cin(gnd),
	.combout(\Add1~96_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~96 .lut_mask = 16'hCC00;
defparam \Add1~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y48_N18
cycloneive_lcell_comb \i[7] (
// Equation(s):
// i[7] = (GLOBAL(\Selector139~4clkctrl_outclk ) & ((\Add1~96_combout ))) # (!GLOBAL(\Selector139~4clkctrl_outclk ) & (i[7]))

	.dataa(gnd),
	.datab(i[7]),
	.datac(\Add1~96_combout ),
	.datad(\Selector139~4clkctrl_outclk ),
	.cin(gnd),
	.combout(i[7]),
	.cout());
// synopsys translate_off
defparam \i[7] .lut_mask = 16'hF0CC;
defparam \i[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y51_N16
cycloneive_lcell_comb \Add1~16 (
// Equation(s):
// \Add1~16_combout  = (i[8] & (\Add1~15  $ (GND))) # (!i[8] & (!\Add1~15  & VCC))
// \Add1~17  = CARRY((i[8] & !\Add1~15 ))

	.dataa(i[8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~15 ),
	.combout(\Add1~16_combout ),
	.cout(\Add1~17 ));
// synopsys translate_off
defparam \Add1~16 .lut_mask = 16'hA50A;
defparam \Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y50_N4
cycloneive_lcell_comb \Add1~18 (
// Equation(s):
// \Add1~18_combout  = (\Add1~16_combout  & \Selector39~0_combout )

	.dataa(gnd),
	.datab(\Add1~16_combout ),
	.datac(\Selector39~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~18 .lut_mask = 16'hC0C0;
defparam \Add1~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y50_N0
cycloneive_lcell_comb \i[8] (
// Equation(s):
// i[8] = (GLOBAL(\Selector139~4clkctrl_outclk ) & ((\Add1~18_combout ))) # (!GLOBAL(\Selector139~4clkctrl_outclk ) & (i[8]))

	.dataa(i[8]),
	.datab(gnd),
	.datac(\Add1~18_combout ),
	.datad(\Selector139~4clkctrl_outclk ),
	.cin(gnd),
	.combout(i[8]),
	.cout());
// synopsys translate_off
defparam \i[8] .lut_mask = 16'hF0AA;
defparam \i[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y51_N18
cycloneive_lcell_comb \Add1~19 (
// Equation(s):
// \Add1~19_combout  = (i[9] & (!\Add1~17 )) # (!i[9] & ((\Add1~17 ) # (GND)))
// \Add1~20  = CARRY((!\Add1~17 ) # (!i[9]))

	.dataa(i[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~17 ),
	.combout(\Add1~19_combout ),
	.cout(\Add1~20 ));
// synopsys translate_off
defparam \Add1~19 .lut_mask = 16'h5A5F;
defparam \Add1~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y50_N14
cycloneive_lcell_comb \Add1~21 (
// Equation(s):
// \Add1~21_combout  = (\Add1~19_combout  & \Selector39~0_combout )

	.dataa(\Add1~19_combout ),
	.datab(gnd),
	.datac(\Selector39~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Add1~21_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~21 .lut_mask = 16'hA0A0;
defparam \Add1~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y50_N18
cycloneive_lcell_comb \i[9] (
// Equation(s):
// i[9] = (GLOBAL(\Selector139~4clkctrl_outclk ) & ((\Add1~21_combout ))) # (!GLOBAL(\Selector139~4clkctrl_outclk ) & (i[9]))

	.dataa(gnd),
	.datab(i[9]),
	.datac(\Selector139~4clkctrl_outclk ),
	.datad(\Add1~21_combout ),
	.cin(gnd),
	.combout(i[9]),
	.cout());
// synopsys translate_off
defparam \i[9] .lut_mask = 16'hFC0C;
defparam \i[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y51_N20
cycloneive_lcell_comb \Add1~22 (
// Equation(s):
// \Add1~22_combout  = (i[10] & (\Add1~20  $ (GND))) # (!i[10] & (!\Add1~20  & VCC))
// \Add1~23  = CARRY((i[10] & !\Add1~20 ))

	.dataa(i[10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~20 ),
	.combout(\Add1~22_combout ),
	.cout(\Add1~23 ));
// synopsys translate_off
defparam \Add1~22 .lut_mask = 16'hA50A;
defparam \Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y48_N4
cycloneive_lcell_comb \Add1~78 (
// Equation(s):
// \Add1~78_combout  = (!\state.done_s_13462~combout  & \Add1~22_combout )

	.dataa(\state.done_s_13462~combout ),
	.datab(gnd),
	.datac(\Add1~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Add1~78_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~78 .lut_mask = 16'h5050;
defparam \Add1~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y48_N22
cycloneive_lcell_comb \Add1~79 (
// Equation(s):
// \Add1~79_combout  = (\Add1~78_combout  & (!\state.indexing_s_13522~combout  & ((!\state.filtering_s_13562~combout ) # (!\always1~10_combout ))))

	.dataa(\Add1~78_combout ),
	.datab(\state.indexing_s_13522~combout ),
	.datac(\always1~10_combout ),
	.datad(\state.filtering_s_13562~combout ),
	.cin(gnd),
	.combout(\Add1~79_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~79 .lut_mask = 16'h0222;
defparam \Add1~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y48_N16
cycloneive_lcell_comb \i[10] (
// Equation(s):
// i[10] = (GLOBAL(\Selector139~4clkctrl_outclk ) & (\Add1~79_combout )) # (!GLOBAL(\Selector139~4clkctrl_outclk ) & ((i[10])))

	.dataa(\Add1~79_combout ),
	.datab(gnd),
	.datac(\Selector139~4clkctrl_outclk ),
	.datad(i[10]),
	.cin(gnd),
	.combout(i[10]),
	.cout());
// synopsys translate_off
defparam \i[10] .lut_mask = 16'hAFA0;
defparam \i[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y51_N22
cycloneive_lcell_comb \Add1~24 (
// Equation(s):
// \Add1~24_combout  = (i[11] & (!\Add1~23 )) # (!i[11] & ((\Add1~23 ) # (GND)))
// \Add1~25  = CARRY((!\Add1~23 ) # (!i[11]))

	.dataa(gnd),
	.datab(i[11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~23 ),
	.combout(\Add1~24_combout ),
	.cout(\Add1~25 ));
// synopsys translate_off
defparam \Add1~24 .lut_mask = 16'h3C3F;
defparam \Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y48_N24
cycloneive_lcell_comb \Add1~80 (
// Equation(s):
// \Add1~80_combout  = (\Add1~24_combout  & \Selector39~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add1~24_combout ),
	.datad(\Selector39~0_combout ),
	.cin(gnd),
	.combout(\Add1~80_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~80 .lut_mask = 16'hF000;
defparam \Add1~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y48_N18
cycloneive_lcell_comb \i[11] (
// Equation(s):
// i[11] = (GLOBAL(\Selector139~4clkctrl_outclk ) & ((\Add1~80_combout ))) # (!GLOBAL(\Selector139~4clkctrl_outclk ) & (i[11]))

	.dataa(gnd),
	.datab(i[11]),
	.datac(\Add1~80_combout ),
	.datad(\Selector139~4clkctrl_outclk ),
	.cin(gnd),
	.combout(i[11]),
	.cout());
// synopsys translate_off
defparam \i[11] .lut_mask = 16'hF0CC;
defparam \i[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y51_N12
cycloneive_lcell_comb \Add1~81 (
// Equation(s):
// \Add1~81_combout  = (\Selector39~0_combout  & \Add1~26_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Selector39~0_combout ),
	.datad(\Add1~26_combout ),
	.cin(gnd),
	.combout(\Add1~81_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~81 .lut_mask = 16'hF000;
defparam \Add1~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y51_N30
cycloneive_lcell_comb \i[12] (
// Equation(s):
// i[12] = (GLOBAL(\Selector139~4clkctrl_outclk ) & ((\Add1~81_combout ))) # (!GLOBAL(\Selector139~4clkctrl_outclk ) & (i[12]))

	.dataa(i[12]),
	.datab(gnd),
	.datac(\Add1~81_combout ),
	.datad(\Selector139~4clkctrl_outclk ),
	.cin(gnd),
	.combout(i[12]),
	.cout());
// synopsys translate_off
defparam \i[12] .lut_mask = 16'hF0AA;
defparam \i[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y48_N6
cycloneive_lcell_comb \always1~8 (
// Equation(s):
// \always1~8_combout  = (i[7] & (i[11] & (i[6] & i[10])))

	.dataa(i[7]),
	.datab(i[11]),
	.datac(i[6]),
	.datad(i[10]),
	.cin(gnd),
	.combout(\always1~8_combout ),
	.cout());
// synopsys translate_off
defparam \always1~8 .lut_mask = 16'h8000;
defparam \always1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y50_N20
cycloneive_lcell_comb \LessThan5~0 (
// Equation(s):
// \LessThan5~0_combout  = (i[8] & i[9])

	.dataa(gnd),
	.datab(gnd),
	.datac(i[8]),
	.datad(i[9]),
	.cin(gnd),
	.combout(\LessThan5~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan5~0 .lut_mask = 16'hF000;
defparam \LessThan5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y49_N0
cycloneive_lcell_comb \always1~6 (
// Equation(s):
// \always1~6_combout  = (i[5] & (i[4] & (i[1] & i[0])))

	.dataa(i[5]),
	.datab(i[4]),
	.datac(i[1]),
	.datad(i[0]),
	.cin(gnd),
	.combout(\always1~6_combout ),
	.cout());
// synopsys translate_off
defparam \always1~6 .lut_mask = 16'h8000;
defparam \always1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y50_N18
cycloneive_lcell_comb \always1~7 (
// Equation(s):
// \always1~7_combout  = (i[3] & (i[2] & (\LessThan5~0_combout  & \always1~6_combout )))

	.dataa(i[3]),
	.datab(i[2]),
	.datac(\LessThan5~0_combout ),
	.datad(\always1~6_combout ),
	.cin(gnd),
	.combout(\always1~7_combout ),
	.cout());
// synopsys translate_off
defparam \always1~7 .lut_mask = 16'h8000;
defparam \always1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y50_N12
cycloneive_lcell_comb \always1~9 (
// Equation(s):
// \always1~9_combout  = (i[12] & (i[13] & (\always1~8_combout  & \always1~7_combout )))

	.dataa(i[12]),
	.datab(i[13]),
	.datac(\always1~8_combout ),
	.datad(\always1~7_combout ),
	.cin(gnd),
	.combout(\always1~9_combout ),
	.cout());
// synopsys translate_off
defparam \always1~9 .lut_mask = 16'h8000;
defparam \always1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y50_N26
cycloneive_lcell_comb \always1~5 (
// Equation(s):
// \always1~5_combout  = (!i[30] & \always1~4_combout )

	.dataa(i[30]),
	.datab(gnd),
	.datac(gnd),
	.datad(\always1~4_combout ),
	.cin(gnd),
	.combout(\always1~5_combout ),
	.cout());
// synopsys translate_off
defparam \always1~5 .lut_mask = 16'h5500;
defparam \always1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y50_N24
cycloneive_lcell_comb \always1~10 (
// Equation(s):
// \always1~10_combout  = (\always1~9_combout  & (!i[31] & (\always1~5_combout  & \Equal1~10_combout )))

	.dataa(\always1~9_combout ),
	.datab(i[31]),
	.datac(\always1~5_combout ),
	.datad(\Equal1~10_combout ),
	.cin(gnd),
	.combout(\always1~10_combout ),
	.cout());
// synopsys translate_off
defparam \always1~10 .lut_mask = 16'h2000;
defparam \always1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y50_N6
cycloneive_lcell_comb \Selector39~0 (
// Equation(s):
// \Selector39~0_combout  = (!\state.done_s_13462~combout  & (!\state.indexing_s_13522~combout  & ((!\state.filtering_s_13562~combout ) # (!\always1~10_combout ))))

	.dataa(\always1~10_combout ),
	.datab(\state.filtering_s_13562~combout ),
	.datac(\state.done_s_13462~combout ),
	.datad(\state.indexing_s_13522~combout ),
	.cin(gnd),
	.combout(\Selector39~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector39~0 .lut_mask = 16'h0007;
defparam \Selector39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y50_N16
cycloneive_lcell_comb \Add1~60 (
// Equation(s):
// \Add1~60_combout  = (i[24] & (\Add1~58  $ (GND))) # (!i[24] & (!\Add1~58  & VCC))
// \Add1~61  = CARRY((i[24] & !\Add1~58 ))

	.dataa(i[24]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~58 ),
	.combout(\Add1~60_combout ),
	.cout(\Add1~61 ));
// synopsys translate_off
defparam \Add1~60 .lut_mask = 16'hA50A;
defparam \Add1~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y50_N26
cycloneive_lcell_comb \Add1~62 (
// Equation(s):
// \Add1~62_combout  = (\Selector39~0_combout  & \Add1~60_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Selector39~0_combout ),
	.datad(\Add1~60_combout ),
	.cin(gnd),
	.combout(\Add1~62_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~62 .lut_mask = 16'hF000;
defparam \Add1~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y50_N14
cycloneive_lcell_comb \i[24] (
// Equation(s):
// i[24] = (GLOBAL(\Selector139~4clkctrl_outclk ) & (\Add1~62_combout )) # (!GLOBAL(\Selector139~4clkctrl_outclk ) & ((i[24])))

	.dataa(\Add1~62_combout ),
	.datab(i[24]),
	.datac(\Selector139~4clkctrl_outclk ),
	.datad(gnd),
	.cin(gnd),
	.combout(i[24]),
	.cout());
// synopsys translate_off
defparam \i[24] .lut_mask = 16'hACAC;
defparam \i[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y50_N18
cycloneive_lcell_comb \Add1~63 (
// Equation(s):
// \Add1~63_combout  = (i[25] & (!\Add1~61 )) # (!i[25] & ((\Add1~61 ) # (GND)))
// \Add1~64  = CARRY((!\Add1~61 ) # (!i[25]))

	.dataa(gnd),
	.datab(i[25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~61 ),
	.combout(\Add1~63_combout ),
	.cout(\Add1~64 ));
// synopsys translate_off
defparam \Add1~63 .lut_mask = 16'h3C3F;
defparam \Add1~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y50_N4
cycloneive_lcell_comb \Add1~65 (
// Equation(s):
// \Add1~65_combout  = (\Add1~63_combout  & \Selector39~0_combout )

	.dataa(\Add1~63_combout ),
	.datab(gnd),
	.datac(\Selector39~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Add1~65_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~65 .lut_mask = 16'hA0A0;
defparam \Add1~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y50_N24
cycloneive_lcell_comb \i[25] (
// Equation(s):
// i[25] = (GLOBAL(\Selector139~4clkctrl_outclk ) & (\Add1~65_combout )) # (!GLOBAL(\Selector139~4clkctrl_outclk ) & ((i[25])))

	.dataa(\Add1~65_combout ),
	.datab(gnd),
	.datac(\Selector139~4clkctrl_outclk ),
	.datad(i[25]),
	.cin(gnd),
	.combout(i[25]),
	.cout());
// synopsys translate_off
defparam \i[25] .lut_mask = 16'hAFA0;
defparam \i[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y50_N20
cycloneive_lcell_comb \Add1~66 (
// Equation(s):
// \Add1~66_combout  = (i[26] & (\Add1~64  $ (GND))) # (!i[26] & (!\Add1~64  & VCC))
// \Add1~67  = CARRY((i[26] & !\Add1~64 ))

	.dataa(gnd),
	.datab(i[26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~64 ),
	.combout(\Add1~66_combout ),
	.cout(\Add1~67 ));
// synopsys translate_off
defparam \Add1~66 .lut_mask = 16'hC30C;
defparam \Add1~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y50_N24
cycloneive_lcell_comb \Add1~68 (
// Equation(s):
// \Add1~68_combout  = (\Add1~66_combout  & \Selector39~0_combout )

	.dataa(gnd),
	.datab(\Add1~66_combout ),
	.datac(gnd),
	.datad(\Selector39~0_combout ),
	.cin(gnd),
	.combout(\Add1~68_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~68 .lut_mask = 16'hCC00;
defparam \Add1~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y50_N22
cycloneive_lcell_comb \i[26] (
// Equation(s):
// i[26] = (GLOBAL(\Selector139~4clkctrl_outclk ) & ((\Add1~68_combout ))) # (!GLOBAL(\Selector139~4clkctrl_outclk ) & (i[26]))

	.dataa(i[26]),
	.datab(gnd),
	.datac(\Add1~68_combout ),
	.datad(\Selector139~4clkctrl_outclk ),
	.cin(gnd),
	.combout(i[26]),
	.cout());
// synopsys translate_off
defparam \i[26] .lut_mask = 16'hF0AA;
defparam \i[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y50_N22
cycloneive_lcell_comb \Add1~69 (
// Equation(s):
// \Add1~69_combout  = (i[27] & (!\Add1~67 )) # (!i[27] & ((\Add1~67 ) # (GND)))
// \Add1~70  = CARRY((!\Add1~67 ) # (!i[27]))

	.dataa(i[27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~67 ),
	.combout(\Add1~69_combout ),
	.cout(\Add1~70 ));
// synopsys translate_off
defparam \Add1~69 .lut_mask = 16'h5A5F;
defparam \Add1~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y50_N2
cycloneive_lcell_comb \Add1~71 (
// Equation(s):
// \Add1~71_combout  = (\Add1~69_combout  & \Selector39~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add1~69_combout ),
	.datad(\Selector39~0_combout ),
	.cin(gnd),
	.combout(\Add1~71_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~71 .lut_mask = 16'hF000;
defparam \Add1~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y50_N16
cycloneive_lcell_comb \i[27] (
// Equation(s):
// i[27] = (GLOBAL(\Selector139~4clkctrl_outclk ) & ((\Add1~71_combout ))) # (!GLOBAL(\Selector139~4clkctrl_outclk ) & (i[27]))

	.dataa(gnd),
	.datab(i[27]),
	.datac(\Add1~71_combout ),
	.datad(\Selector139~4clkctrl_outclk ),
	.cin(gnd),
	.combout(i[27]),
	.cout());
// synopsys translate_off
defparam \i[27] .lut_mask = 16'hF0CC;
defparam \i[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y50_N24
cycloneive_lcell_comb \Add1~72 (
// Equation(s):
// \Add1~72_combout  = (i[28] & (\Add1~70  $ (GND))) # (!i[28] & (!\Add1~70  & VCC))
// \Add1~73  = CARRY((i[28] & !\Add1~70 ))

	.dataa(i[28]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~70 ),
	.combout(\Add1~72_combout ),
	.cout(\Add1~73 ));
// synopsys translate_off
defparam \Add1~72 .lut_mask = 16'hA50A;
defparam \Add1~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y50_N12
cycloneive_lcell_comb \Add1~74 (
// Equation(s):
// \Add1~74_combout  = (\Add1~72_combout  & \Selector39~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add1~72_combout ),
	.datad(\Selector39~0_combout ),
	.cin(gnd),
	.combout(\Add1~74_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~74 .lut_mask = 16'hF000;
defparam \Add1~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y50_N18
cycloneive_lcell_comb \i[28] (
// Equation(s):
// i[28] = (GLOBAL(\Selector139~4clkctrl_outclk ) & ((\Add1~74_combout ))) # (!GLOBAL(\Selector139~4clkctrl_outclk ) & (i[28]))

	.dataa(gnd),
	.datab(i[28]),
	.datac(\Add1~74_combout ),
	.datad(\Selector139~4clkctrl_outclk ),
	.cin(gnd),
	.combout(i[28]),
	.cout());
// synopsys translate_off
defparam \i[28] .lut_mask = 16'hF0CC;
defparam \i[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y50_N26
cycloneive_lcell_comb \Add1~75 (
// Equation(s):
// \Add1~75_combout  = (i[29] & (!\Add1~73 )) # (!i[29] & ((\Add1~73 ) # (GND)))
// \Add1~76  = CARRY((!\Add1~73 ) # (!i[29]))

	.dataa(gnd),
	.datab(i[29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~73 ),
	.combout(\Add1~75_combout ),
	.cout(\Add1~76 ));
// synopsys translate_off
defparam \Add1~75 .lut_mask = 16'h3C3F;
defparam \Add1~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y50_N30
cycloneive_lcell_comb \Add1~77 (
// Equation(s):
// \Add1~77_combout  = (\Add1~75_combout  & \Selector39~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add1~75_combout ),
	.datad(\Selector39~0_combout ),
	.cin(gnd),
	.combout(\Add1~77_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~77 .lut_mask = 16'hF000;
defparam \Add1~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y50_N8
cycloneive_lcell_comb \i[29] (
// Equation(s):
// i[29] = (GLOBAL(\Selector139~4clkctrl_outclk ) & ((\Add1~77_combout ))) # (!GLOBAL(\Selector139~4clkctrl_outclk ) & (i[29]))

	.dataa(gnd),
	.datab(i[29]),
	.datac(\Add1~77_combout ),
	.datad(\Selector139~4clkctrl_outclk ),
	.cin(gnd),
	.combout(i[29]),
	.cout());
// synopsys translate_off
defparam \i[29] .lut_mask = 16'hF0CC;
defparam \i[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y50_N4
cycloneive_lcell_comb \Add1~85 (
// Equation(s):
// \Add1~85_combout  = (\Add1~83_combout  & \Selector39~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add1~83_combout ),
	.datad(\Selector39~0_combout ),
	.cin(gnd),
	.combout(\Add1~85_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~85 .lut_mask = 16'hF000;
defparam \Add1~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y50_N6
cycloneive_lcell_comb \i[30] (
// Equation(s):
// i[30] = (GLOBAL(\Selector139~4clkctrl_outclk ) & ((\Add1~85_combout ))) # (!GLOBAL(\Selector139~4clkctrl_outclk ) & (i[30]))

	.dataa(i[30]),
	.datab(\Add1~85_combout ),
	.datac(gnd),
	.datad(\Selector139~4clkctrl_outclk ),
	.cin(gnd),
	.combout(i[30]),
	.cout());
// synopsys translate_off
defparam \i[30] .lut_mask = 16'hCCAA;
defparam \i[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y48_N28
cycloneive_lcell_comb \LessThan5~1 (
// Equation(s):
// \LessThan5~1_combout  = (!i[10] & (!i[13] & (!i[12] & !i[11])))

	.dataa(i[10]),
	.datab(i[13]),
	.datac(i[12]),
	.datad(i[11]),
	.cin(gnd),
	.combout(\LessThan5~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan5~1 .lut_mask = 16'h0001;
defparam \LessThan5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y50_N26
cycloneive_lcell_comb \LessThan5~2 (
// Equation(s):
// \LessThan5~2_combout  = (!i[30] & (\LessThan5~1_combout  & \always1~4_combout ))

	.dataa(i[30]),
	.datab(gnd),
	.datac(\LessThan5~1_combout ),
	.datad(\always1~4_combout ),
	.cin(gnd),
	.combout(\LessThan5~2_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan5~2 .lut_mask = 16'h5000;
defparam \LessThan5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y49_N18
cycloneive_lcell_comb \LessThan0~1 (
// Equation(s):
// \LessThan0~1_combout  = (!i[6] & (!i[4] & (!i[5] & !i[7])))

	.dataa(i[6]),
	.datab(i[4]),
	.datac(i[5]),
	.datad(i[7]),
	.cin(gnd),
	.combout(\LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~1 .lut_mask = 16'h0001;
defparam \LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y49_N28
cycloneive_lcell_comb \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = (((!i[1] & !i[0])) # (!i[2])) # (!i[3])

	.dataa(i[1]),
	.datab(i[3]),
	.datac(i[2]),
	.datad(i[0]),
	.cin(gnd),
	.combout(\LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~0 .lut_mask = 16'h3F7F;
defparam \LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y49_N16
cycloneive_lcell_comb \LessThan0~2 (
// Equation(s):
// \LessThan0~2_combout  = (!i[9] & (\LessThan0~1_combout  & (!i[8] & \LessThan0~0_combout )))

	.dataa(i[9]),
	.datab(\LessThan0~1_combout ),
	.datac(i[8]),
	.datad(\LessThan0~0_combout ),
	.cin(gnd),
	.combout(\LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~2 .lut_mask = 16'h0400;
defparam \LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y50_N2
cycloneive_lcell_comb \j[0]~1 (
// Equation(s):
// \j[0]~1_combout  = (\Equal1~10_combout ) # ((!i[31] & ((!\LessThan0~2_combout ) # (!\LessThan5~2_combout ))))

	.dataa(\LessThan5~2_combout ),
	.datab(\Equal1~10_combout ),
	.datac(i[31]),
	.datad(\LessThan0~2_combout ),
	.cin(gnd),
	.combout(\j[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \j[0]~1 .lut_mask = 16'hCDCF;
defparam \j[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y53_N6
cycloneive_lcell_comb \j[0]~2 (
// Equation(s):
// \j[0]~2_combout  = (\state.filtering_s_13562~combout  & \j[0]~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state.filtering_s_13562~combout ),
	.datad(\j[0]~1_combout ),
	.cin(gnd),
	.combout(\j[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \j[0]~2 .lut_mask = 16'hF000;
defparam \j[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y53_N20
cycloneive_lcell_comb \j[0] (
// Equation(s):
// j[0] = (\j[0]~2_combout  & ((\j[0]~0_combout ))) # (!\j[0]~2_combout  & (j[0]))

	.dataa(gnd),
	.datab(j[0]),
	.datac(\j[0]~0_combout ),
	.datad(\j[0]~2_combout ),
	.cin(gnd),
	.combout(j[0]),
	.cout());
// synopsys translate_off
defparam \j[0] .lut_mask = 16'hF0CC;
defparam \j[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y54_N2
cycloneive_lcell_comb \Add0~2 (
// Equation(s):
// \Add0~2_combout  = (j[1] & (!\Add0~1 )) # (!j[1] & ((\Add0~1 ) # (GND)))
// \Add0~3  = CARRY((!\Add0~1 ) # (!j[1]))

	.dataa(j[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~1 ),
	.combout(\Add0~2_combout ),
	.cout(\Add0~3 ));
// synopsys translate_off
defparam \Add0~2 .lut_mask = 16'h5A5F;
defparam \Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y53_N6
cycloneive_lcell_comb \j[1] (
// Equation(s):
// j[1] = (\j[0]~2_combout  & ((\Add0~2_combout ))) # (!\j[0]~2_combout  & (j[1]))

	.dataa(j[1]),
	.datab(\Add0~2_combout ),
	.datac(gnd),
	.datad(\j[0]~2_combout ),
	.cin(gnd),
	.combout(j[1]),
	.cout());
// synopsys translate_off
defparam \j[1] .lut_mask = 16'hCCAA;
defparam \j[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y54_N4
cycloneive_lcell_comb \Add0~4 (
// Equation(s):
// \Add0~4_combout  = (j[2] & (\Add0~3  $ (GND))) # (!j[2] & (!\Add0~3  & VCC))
// \Add0~5  = CARRY((j[2] & !\Add0~3 ))

	.dataa(gnd),
	.datab(j[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~3 ),
	.combout(\Add0~4_combout ),
	.cout(\Add0~5 ));
// synopsys translate_off
defparam \Add0~4 .lut_mask = 16'hC30C;
defparam \Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y53_N8
cycloneive_lcell_comb \j[2] (
// Equation(s):
// j[2] = (\j[0]~2_combout  & (\Add0~4_combout )) # (!\j[0]~2_combout  & ((j[2])))

	.dataa(\Add0~4_combout ),
	.datab(gnd),
	.datac(j[2]),
	.datad(\j[0]~2_combout ),
	.cin(gnd),
	.combout(j[2]),
	.cout());
// synopsys translate_off
defparam \j[2] .lut_mask = 16'hAAF0;
defparam \j[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y54_N6
cycloneive_lcell_comb \Add0~6 (
// Equation(s):
// \Add0~6_combout  = (j[3] & (!\Add0~5 )) # (!j[3] & ((\Add0~5 ) # (GND)))
// \Add0~7  = CARRY((!\Add0~5 ) # (!j[3]))

	.dataa(j[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~5 ),
	.combout(\Add0~6_combout ),
	.cout(\Add0~7 ));
// synopsys translate_off
defparam \Add0~6 .lut_mask = 16'h5A5F;
defparam \Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y53_N24
cycloneive_lcell_comb \j[3] (
// Equation(s):
// j[3] = (\j[0]~2_combout  & (\Add0~6_combout )) # (!\j[0]~2_combout  & ((j[3])))

	.dataa(\Add0~6_combout ),
	.datab(j[3]),
	.datac(gnd),
	.datad(\j[0]~2_combout ),
	.cin(gnd),
	.combout(j[3]),
	.cout());
// synopsys translate_off
defparam \j[3] .lut_mask = 16'hAACC;
defparam \j[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y54_N8
cycloneive_lcell_comb \Add0~8 (
// Equation(s):
// \Add0~8_combout  = (j[4] & (\Add0~7  $ (GND))) # (!j[4] & (!\Add0~7  & VCC))
// \Add0~9  = CARRY((j[4] & !\Add0~7 ))

	.dataa(gnd),
	.datab(j[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~7 ),
	.combout(\Add0~8_combout ),
	.cout(\Add0~9 ));
// synopsys translate_off
defparam \Add0~8 .lut_mask = 16'hC30C;
defparam \Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y53_N22
cycloneive_lcell_comb \j[4] (
// Equation(s):
// j[4] = (\j[0]~2_combout  & (\Add0~8_combout )) # (!\j[0]~2_combout  & ((j[4])))

	.dataa(gnd),
	.datab(\Add0~8_combout ),
	.datac(j[4]),
	.datad(\j[0]~2_combout ),
	.cin(gnd),
	.combout(j[4]),
	.cout());
// synopsys translate_off
defparam \j[4] .lut_mask = 16'hCCF0;
defparam \j[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y54_N10
cycloneive_lcell_comb \Add0~10 (
// Equation(s):
// \Add0~10_combout  = (j[5] & (!\Add0~9 )) # (!j[5] & ((\Add0~9 ) # (GND)))
// \Add0~11  = CARRY((!\Add0~9 ) # (!j[5]))

	.dataa(j[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~9 ),
	.combout(\Add0~10_combout ),
	.cout(\Add0~11 ));
// synopsys translate_off
defparam \Add0~10 .lut_mask = 16'h5A5F;
defparam \Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y53_N30
cycloneive_lcell_comb \j[5] (
// Equation(s):
// j[5] = (\j[0]~2_combout  & (\Add0~10_combout )) # (!\j[0]~2_combout  & ((j[5])))

	.dataa(\Add0~10_combout ),
	.datab(gnd),
	.datac(j[5]),
	.datad(\j[0]~2_combout ),
	.cin(gnd),
	.combout(j[5]),
	.cout());
// synopsys translate_off
defparam \j[5] .lut_mask = 16'hAAF0;
defparam \j[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y54_N12
cycloneive_lcell_comb \Add0~12 (
// Equation(s):
// \Add0~12_combout  = (j[6] & (\Add0~11  $ (GND))) # (!j[6] & (!\Add0~11  & VCC))
// \Add0~13  = CARRY((j[6] & !\Add0~11 ))

	.dataa(gnd),
	.datab(j[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~11 ),
	.combout(\Add0~12_combout ),
	.cout(\Add0~13 ));
// synopsys translate_off
defparam \Add0~12 .lut_mask = 16'hC30C;
defparam \Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y53_N18
cycloneive_lcell_comb \j[6] (
// Equation(s):
// j[6] = (\j[0]~2_combout  & (\Add0~12_combout )) # (!\j[0]~2_combout  & ((j[6])))

	.dataa(\Add0~12_combout ),
	.datab(j[6]),
	.datac(gnd),
	.datad(\j[0]~2_combout ),
	.cin(gnd),
	.combout(j[6]),
	.cout());
// synopsys translate_off
defparam \j[6] .lut_mask = 16'hAACC;
defparam \j[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y54_N14
cycloneive_lcell_comb \Add0~14 (
// Equation(s):
// \Add0~14_combout  = (j[7] & (!\Add0~13 )) # (!j[7] & ((\Add0~13 ) # (GND)))
// \Add0~15  = CARRY((!\Add0~13 ) # (!j[7]))

	.dataa(gnd),
	.datab(j[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~13 ),
	.combout(\Add0~14_combout ),
	.cout(\Add0~15 ));
// synopsys translate_off
defparam \Add0~14 .lut_mask = 16'h3C3F;
defparam \Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y53_N0
cycloneive_lcell_comb \j[7] (
// Equation(s):
// j[7] = (\j[0]~2_combout  & ((\Add0~14_combout ))) # (!\j[0]~2_combout  & (j[7]))

	.dataa(gnd),
	.datab(j[7]),
	.datac(\Add0~14_combout ),
	.datad(\j[0]~2_combout ),
	.cin(gnd),
	.combout(j[7]),
	.cout());
// synopsys translate_off
defparam \j[7] .lut_mask = 16'hF0CC;
defparam \j[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y54_N16
cycloneive_lcell_comb \Add0~16 (
// Equation(s):
// \Add0~16_combout  = (j[8] & (\Add0~15  $ (GND))) # (!j[8] & (!\Add0~15  & VCC))
// \Add0~17  = CARRY((j[8] & !\Add0~15 ))

	.dataa(gnd),
	.datab(j[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~15 ),
	.combout(\Add0~16_combout ),
	.cout(\Add0~17 ));
// synopsys translate_off
defparam \Add0~16 .lut_mask = 16'hC30C;
defparam \Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y53_N4
cycloneive_lcell_comb \j[8] (
// Equation(s):
// j[8] = (\j[0]~2_combout  & ((\Add0~16_combout ))) # (!\j[0]~2_combout  & (j[8]))

	.dataa(gnd),
	.datab(j[8]),
	.datac(\Add0~16_combout ),
	.datad(\j[0]~2_combout ),
	.cin(gnd),
	.combout(j[8]),
	.cout());
// synopsys translate_off
defparam \j[8] .lut_mask = 16'hF0CC;
defparam \j[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y54_N18
cycloneive_lcell_comb \Add0~18 (
// Equation(s):
// \Add0~18_combout  = (j[9] & (!\Add0~17 )) # (!j[9] & ((\Add0~17 ) # (GND)))
// \Add0~19  = CARRY((!\Add0~17 ) # (!j[9]))

	.dataa(j[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~17 ),
	.combout(\Add0~18_combout ),
	.cout(\Add0~19 ));
// synopsys translate_off
defparam \Add0~18 .lut_mask = 16'h5A5F;
defparam \Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y53_N12
cycloneive_lcell_comb \j[9] (
// Equation(s):
// j[9] = (\j[0]~2_combout  & ((\Add0~18_combout ))) # (!\j[0]~2_combout  & (j[9]))

	.dataa(j[9]),
	.datab(gnd),
	.datac(\Add0~18_combout ),
	.datad(\j[0]~2_combout ),
	.cin(gnd),
	.combout(j[9]),
	.cout());
// synopsys translate_off
defparam \j[9] .lut_mask = 16'hF0AA;
defparam \j[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y54_N20
cycloneive_lcell_comb \Add0~20 (
// Equation(s):
// \Add0~20_combout  = (j[10] & (\Add0~19  $ (GND))) # (!j[10] & (!\Add0~19  & VCC))
// \Add0~21  = CARRY((j[10] & !\Add0~19 ))

	.dataa(gnd),
	.datab(j[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~19 ),
	.combout(\Add0~20_combout ),
	.cout(\Add0~21 ));
// synopsys translate_off
defparam \Add0~20 .lut_mask = 16'hC30C;
defparam \Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y53_N28
cycloneive_lcell_comb \j[10] (
// Equation(s):
// j[10] = (\j[0]~2_combout  & (\Add0~20_combout )) # (!\j[0]~2_combout  & ((j[10])))

	.dataa(\Add0~20_combout ),
	.datab(j[10]),
	.datac(gnd),
	.datad(\j[0]~2_combout ),
	.cin(gnd),
	.combout(j[10]),
	.cout());
// synopsys translate_off
defparam \j[10] .lut_mask = 16'hAACC;
defparam \j[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y54_N22
cycloneive_lcell_comb \Add0~22 (
// Equation(s):
// \Add0~22_combout  = (j[11] & (!\Add0~21 )) # (!j[11] & ((\Add0~21 ) # (GND)))
// \Add0~23  = CARRY((!\Add0~21 ) # (!j[11]))

	.dataa(j[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~21 ),
	.combout(\Add0~22_combout ),
	.cout(\Add0~23 ));
// synopsys translate_off
defparam \Add0~22 .lut_mask = 16'h5A5F;
defparam \Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y53_N14
cycloneive_lcell_comb \j[11]~3 (
// Equation(s):
// \j[11]~3_combout  = (!\Equal1~10_combout  & \Add0~22_combout )

	.dataa(\Equal1~10_combout ),
	.datab(gnd),
	.datac(\Add0~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\j[11]~3_combout ),
	.cout());
// synopsys translate_off
defparam \j[11]~3 .lut_mask = 16'h5050;
defparam \j[11]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y53_N26
cycloneive_lcell_comb \j[11] (
// Equation(s):
// j[11] = (\j[0]~2_combout  & ((\j[11]~3_combout ))) # (!\j[0]~2_combout  & (j[11]))

	.dataa(j[11]),
	.datab(\j[11]~3_combout ),
	.datac(gnd),
	.datad(\j[0]~2_combout ),
	.cin(gnd),
	.combout(j[11]),
	.cout());
// synopsys translate_off
defparam \j[11] .lut_mask = 16'hCCAA;
defparam \j[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y54_N24
cycloneive_lcell_comb \Add0~24 (
// Equation(s):
// \Add0~24_combout  = (j[12] & (\Add0~23  $ (GND))) # (!j[12] & (!\Add0~23  & VCC))
// \Add0~25  = CARRY((j[12] & !\Add0~23 ))

	.dataa(j[12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~23 ),
	.combout(\Add0~24_combout ),
	.cout(\Add0~25 ));
// synopsys translate_off
defparam \Add0~24 .lut_mask = 16'hA50A;
defparam \Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y53_N2
cycloneive_lcell_comb \j[12] (
// Equation(s):
// j[12] = (\j[0]~2_combout  & (\Add0~24_combout )) # (!\j[0]~2_combout  & ((j[12])))

	.dataa(\Add0~24_combout ),
	.datab(j[12]),
	.datac(gnd),
	.datad(\j[0]~2_combout ),
	.cin(gnd),
	.combout(j[12]),
	.cout());
// synopsys translate_off
defparam \j[12] .lut_mask = 16'hAACC;
defparam \j[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y54_N26
cycloneive_lcell_comb \Add0~26 (
// Equation(s):
// \Add0~26_combout  = (j[13] & (!\Add0~25 )) # (!j[13] & ((\Add0~25 ) # (GND)))
// \Add0~27  = CARRY((!\Add0~25 ) # (!j[13]))

	.dataa(gnd),
	.datab(j[13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~25 ),
	.combout(\Add0~26_combout ),
	.cout(\Add0~27 ));
// synopsys translate_off
defparam \Add0~26 .lut_mask = 16'h3C3F;
defparam \Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y53_N0
cycloneive_lcell_comb \j[13] (
// Equation(s):
// j[13] = (\j[0]~2_combout  & ((\Add0~26_combout ))) # (!\j[0]~2_combout  & (j[13]))

	.dataa(gnd),
	.datab(j[13]),
	.datac(\Add0~26_combout ),
	.datad(\j[0]~2_combout ),
	.cin(gnd),
	.combout(j[13]),
	.cout());
// synopsys translate_off
defparam \j[13] .lut_mask = 16'hF0CC;
defparam \j[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y54_N28
cycloneive_lcell_comb \Add0~28 (
// Equation(s):
// \Add0~28_combout  = (j[14] & (\Add0~27  $ (GND))) # (!j[14] & (!\Add0~27  & VCC))
// \Add0~29  = CARRY((j[14] & !\Add0~27 ))

	.dataa(gnd),
	.datab(j[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~27 ),
	.combout(\Add0~28_combout ),
	.cout(\Add0~29 ));
// synopsys translate_off
defparam \Add0~28 .lut_mask = 16'hC30C;
defparam \Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y53_N30
cycloneive_lcell_comb \j[14] (
// Equation(s):
// j[14] = (\j[0]~2_combout  & (\Add0~28_combout )) # (!\j[0]~2_combout  & ((j[14])))

	.dataa(gnd),
	.datab(\Add0~28_combout ),
	.datac(j[14]),
	.datad(\j[0]~2_combout ),
	.cin(gnd),
	.combout(j[14]),
	.cout());
// synopsys translate_off
defparam \j[14] .lut_mask = 16'hCCF0;
defparam \j[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y54_N30
cycloneive_lcell_comb \Add0~30 (
// Equation(s):
// \Add0~30_combout  = (j[15] & (!\Add0~29 )) # (!j[15] & ((\Add0~29 ) # (GND)))
// \Add0~31  = CARRY((!\Add0~29 ) # (!j[15]))

	.dataa(j[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~29 ),
	.combout(\Add0~30_combout ),
	.cout(\Add0~31 ));
// synopsys translate_off
defparam \Add0~30 .lut_mask = 16'h5A5F;
defparam \Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y53_N4
cycloneive_lcell_comb \j[15] (
// Equation(s):
// j[15] = (\j[0]~2_combout  & (\Add0~30_combout )) # (!\j[0]~2_combout  & ((j[15])))

	.dataa(gnd),
	.datab(\Add0~30_combout ),
	.datac(j[15]),
	.datad(\j[0]~2_combout ),
	.cin(gnd),
	.combout(j[15]),
	.cout());
// synopsys translate_off
defparam \j[15] .lut_mask = 16'hCCF0;
defparam \j[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y53_N0
cycloneive_lcell_comb \Add0~32 (
// Equation(s):
// \Add0~32_combout  = (j[16] & (\Add0~31  $ (GND))) # (!j[16] & (!\Add0~31  & VCC))
// \Add0~33  = CARRY((j[16] & !\Add0~31 ))

	.dataa(gnd),
	.datab(j[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~31 ),
	.combout(\Add0~32_combout ),
	.cout(\Add0~33 ));
// synopsys translate_off
defparam \Add0~32 .lut_mask = 16'hC30C;
defparam \Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y53_N4
cycloneive_lcell_comb \j[16] (
// Equation(s):
// j[16] = (\j[0]~2_combout  & (\Add0~32_combout )) # (!\j[0]~2_combout  & ((j[16])))

	.dataa(gnd),
	.datab(\Add0~32_combout ),
	.datac(j[16]),
	.datad(\j[0]~2_combout ),
	.cin(gnd),
	.combout(j[16]),
	.cout());
// synopsys translate_off
defparam \j[16] .lut_mask = 16'hCCF0;
defparam \j[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y53_N2
cycloneive_lcell_comb \Add0~34 (
// Equation(s):
// \Add0~34_combout  = (j[17] & (!\Add0~33 )) # (!j[17] & ((\Add0~33 ) # (GND)))
// \Add0~35  = CARRY((!\Add0~33 ) # (!j[17]))

	.dataa(gnd),
	.datab(j[17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~33 ),
	.combout(\Add0~34_combout ),
	.cout(\Add0~35 ));
// synopsys translate_off
defparam \Add0~34 .lut_mask = 16'h3C3F;
defparam \Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y53_N14
cycloneive_lcell_comb \j[17] (
// Equation(s):
// j[17] = (\j[0]~2_combout  & (\Add0~34_combout )) # (!\j[0]~2_combout  & ((j[17])))

	.dataa(gnd),
	.datab(\Add0~34_combout ),
	.datac(j[17]),
	.datad(\j[0]~2_combout ),
	.cin(gnd),
	.combout(j[17]),
	.cout());
// synopsys translate_off
defparam \j[17] .lut_mask = 16'hCCF0;
defparam \j[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y53_N4
cycloneive_lcell_comb \Add0~36 (
// Equation(s):
// \Add0~36_combout  = (j[18] & (\Add0~35  $ (GND))) # (!j[18] & (!\Add0~35  & VCC))
// \Add0~37  = CARRY((j[18] & !\Add0~35 ))

	.dataa(gnd),
	.datab(j[18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~35 ),
	.combout(\Add0~36_combout ),
	.cout(\Add0~37 ));
// synopsys translate_off
defparam \Add0~36 .lut_mask = 16'hC30C;
defparam \Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y53_N26
cycloneive_lcell_comb \j[18] (
// Equation(s):
// j[18] = (\j[0]~2_combout  & ((\Add0~36_combout ))) # (!\j[0]~2_combout  & (j[18]))

	.dataa(gnd),
	.datab(j[18]),
	.datac(\Add0~36_combout ),
	.datad(\j[0]~2_combout ),
	.cin(gnd),
	.combout(j[18]),
	.cout());
// synopsys translate_off
defparam \j[18] .lut_mask = 16'hF0CC;
defparam \j[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y53_N6
cycloneive_lcell_comb \Add0~38 (
// Equation(s):
// \Add0~38_combout  = (j[19] & (!\Add0~37 )) # (!j[19] & ((\Add0~37 ) # (GND)))
// \Add0~39  = CARRY((!\Add0~37 ) # (!j[19]))

	.dataa(j[19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~37 ),
	.combout(\Add0~38_combout ),
	.cout(\Add0~39 ));
// synopsys translate_off
defparam \Add0~38 .lut_mask = 16'h5A5F;
defparam \Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y53_N4
cycloneive_lcell_comb \j[19] (
// Equation(s):
// j[19] = (\j[0]~2_combout  & (\Add0~38_combout )) # (!\j[0]~2_combout  & ((j[19])))

	.dataa(\j[0]~2_combout ),
	.datab(\Add0~38_combout ),
	.datac(j[19]),
	.datad(gnd),
	.cin(gnd),
	.combout(j[19]),
	.cout());
// synopsys translate_off
defparam \j[19] .lut_mask = 16'hD8D8;
defparam \j[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y53_N16
cycloneive_lcell_comb \Equal1~5 (
// Equation(s):
// \Equal1~5_combout  = (!j[18] & !j[19])

	.dataa(j[18]),
	.datab(gnd),
	.datac(j[19]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Equal1~5_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~5 .lut_mask = 16'h0505;
defparam \Equal1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y53_N8
cycloneive_lcell_comb \Add0~40 (
// Equation(s):
// \Add0~40_combout  = (j[20] & (\Add0~39  $ (GND))) # (!j[20] & (!\Add0~39  & VCC))
// \Add0~41  = CARRY((j[20] & !\Add0~39 ))

	.dataa(j[20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~39 ),
	.combout(\Add0~40_combout ),
	.cout(\Add0~41 ));
// synopsys translate_off
defparam \Add0~40 .lut_mask = 16'hA50A;
defparam \Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y53_N16
cycloneive_lcell_comb \j[20] (
// Equation(s):
// j[20] = (\j[0]~2_combout  & ((\Add0~40_combout ))) # (!\j[0]~2_combout  & (j[20]))

	.dataa(gnd),
	.datab(j[20]),
	.datac(\Add0~40_combout ),
	.datad(\j[0]~2_combout ),
	.cin(gnd),
	.combout(j[20]),
	.cout());
// synopsys translate_off
defparam \j[20] .lut_mask = 16'hF0CC;
defparam \j[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y53_N10
cycloneive_lcell_comb \Add0~42 (
// Equation(s):
// \Add0~42_combout  = (j[21] & (!\Add0~41 )) # (!j[21] & ((\Add0~41 ) # (GND)))
// \Add0~43  = CARRY((!\Add0~41 ) # (!j[21]))

	.dataa(gnd),
	.datab(j[21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~41 ),
	.combout(\Add0~42_combout ),
	.cout(\Add0~43 ));
// synopsys translate_off
defparam \Add0~42 .lut_mask = 16'h3C3F;
defparam \Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y53_N28
cycloneive_lcell_comb \j[21] (
// Equation(s):
// j[21] = (\j[0]~2_combout  & ((\Add0~42_combout ))) # (!\j[0]~2_combout  & (j[21]))

	.dataa(gnd),
	.datab(j[21]),
	.datac(\Add0~42_combout ),
	.datad(\j[0]~2_combout ),
	.cin(gnd),
	.combout(j[21]),
	.cout());
// synopsys translate_off
defparam \j[21] .lut_mask = 16'hF0CC;
defparam \j[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y53_N12
cycloneive_lcell_comb \Add0~44 (
// Equation(s):
// \Add0~44_combout  = (j[22] & (\Add0~43  $ (GND))) # (!j[22] & (!\Add0~43  & VCC))
// \Add0~45  = CARRY((j[22] & !\Add0~43 ))

	.dataa(gnd),
	.datab(j[22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~43 ),
	.combout(\Add0~44_combout ),
	.cout(\Add0~45 ));
// synopsys translate_off
defparam \Add0~44 .lut_mask = 16'hC30C;
defparam \Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y53_N22
cycloneive_lcell_comb \j[22] (
// Equation(s):
// j[22] = (\j[0]~2_combout  & (\Add0~44_combout )) # (!\j[0]~2_combout  & ((j[22])))

	.dataa(gnd),
	.datab(\Add0~44_combout ),
	.datac(j[22]),
	.datad(\j[0]~2_combout ),
	.cin(gnd),
	.combout(j[22]),
	.cout());
// synopsys translate_off
defparam \j[22] .lut_mask = 16'hCCF0;
defparam \j[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y53_N14
cycloneive_lcell_comb \Add0~46 (
// Equation(s):
// \Add0~46_combout  = (j[23] & (!\Add0~45 )) # (!j[23] & ((\Add0~45 ) # (GND)))
// \Add0~47  = CARRY((!\Add0~45 ) # (!j[23]))

	.dataa(j[23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~45 ),
	.combout(\Add0~46_combout ),
	.cout(\Add0~47 ));
// synopsys translate_off
defparam \Add0~46 .lut_mask = 16'h5A5F;
defparam \Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y53_N26
cycloneive_lcell_comb \j[23] (
// Equation(s):
// j[23] = (\j[0]~2_combout  & (\Add0~46_combout )) # (!\j[0]~2_combout  & ((j[23])))

	.dataa(gnd),
	.datab(\Add0~46_combout ),
	.datac(j[23]),
	.datad(\j[0]~2_combout ),
	.cin(gnd),
	.combout(j[23]),
	.cout());
// synopsys translate_off
defparam \j[23] .lut_mask = 16'hCCF0;
defparam \j[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y53_N12
cycloneive_lcell_comb \Equal1~6 (
// Equation(s):
// \Equal1~6_combout  = (!j[22] & (!j[20] & (!j[23] & !j[21])))

	.dataa(j[22]),
	.datab(j[20]),
	.datac(j[23]),
	.datad(j[21]),
	.cin(gnd),
	.combout(\Equal1~6_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~6 .lut_mask = 16'h0001;
defparam \Equal1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y53_N22
cycloneive_lcell_comb \Equal1~7 (
// Equation(s):
// \Equal1~7_combout  = (!j[16] & (\Equal1~5_combout  & (\Equal1~6_combout  & !j[17])))

	.dataa(j[16]),
	.datab(\Equal1~5_combout ),
	.datac(\Equal1~6_combout ),
	.datad(j[17]),
	.cin(gnd),
	.combout(\Equal1~7_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~7 .lut_mask = 16'h0040;
defparam \Equal1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y53_N16
cycloneive_lcell_comb \Add0~48 (
// Equation(s):
// \Add0~48_combout  = (j[24] & (\Add0~47  $ (GND))) # (!j[24] & (!\Add0~47  & VCC))
// \Add0~49  = CARRY((j[24] & !\Add0~47 ))

	.dataa(gnd),
	.datab(j[24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~47 ),
	.combout(\Add0~48_combout ),
	.cout(\Add0~49 ));
// synopsys translate_off
defparam \Add0~48 .lut_mask = 16'hC30C;
defparam \Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y53_N18
cycloneive_lcell_comb \j[24] (
// Equation(s):
// j[24] = (\j[0]~2_combout  & ((\Add0~48_combout ))) # (!\j[0]~2_combout  & (j[24]))

	.dataa(gnd),
	.datab(j[24]),
	.datac(\Add0~48_combout ),
	.datad(\j[0]~2_combout ),
	.cin(gnd),
	.combout(j[24]),
	.cout());
// synopsys translate_off
defparam \j[24] .lut_mask = 16'hF0CC;
defparam \j[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y53_N18
cycloneive_lcell_comb \Add0~50 (
// Equation(s):
// \Add0~50_combout  = (j[25] & (!\Add0~49 )) # (!j[25] & ((\Add0~49 ) # (GND)))
// \Add0~51  = CARRY((!\Add0~49 ) # (!j[25]))

	.dataa(gnd),
	.datab(j[25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~49 ),
	.combout(\Add0~50_combout ),
	.cout(\Add0~51 ));
// synopsys translate_off
defparam \Add0~50 .lut_mask = 16'h3C3F;
defparam \Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y53_N20
cycloneive_lcell_comb \j[25] (
// Equation(s):
// j[25] = (\j[0]~2_combout  & ((\Add0~50_combout ))) # (!\j[0]~2_combout  & (j[25]))

	.dataa(gnd),
	.datab(j[25]),
	.datac(\Add0~50_combout ),
	.datad(\j[0]~2_combout ),
	.cin(gnd),
	.combout(j[25]),
	.cout());
// synopsys translate_off
defparam \j[25] .lut_mask = 16'hF0CC;
defparam \j[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y53_N20
cycloneive_lcell_comb \Add0~52 (
// Equation(s):
// \Add0~52_combout  = (j[26] & (\Add0~51  $ (GND))) # (!j[26] & (!\Add0~51  & VCC))
// \Add0~53  = CARRY((j[26] & !\Add0~51 ))

	.dataa(j[26]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~51 ),
	.combout(\Add0~52_combout ),
	.cout(\Add0~53 ));
// synopsys translate_off
defparam \Add0~52 .lut_mask = 16'hA50A;
defparam \Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y53_N8
cycloneive_lcell_comb \j[26] (
// Equation(s):
// j[26] = (\j[0]~2_combout  & (\Add0~52_combout )) # (!\j[0]~2_combout  & ((j[26])))

	.dataa(\Add0~52_combout ),
	.datab(gnd),
	.datac(j[26]),
	.datad(\j[0]~2_combout ),
	.cin(gnd),
	.combout(j[26]),
	.cout());
// synopsys translate_off
defparam \j[26] .lut_mask = 16'hAAF0;
defparam \j[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y53_N22
cycloneive_lcell_comb \Add0~54 (
// Equation(s):
// \Add0~54_combout  = (j[27] & (!\Add0~53 )) # (!j[27] & ((\Add0~53 ) # (GND)))
// \Add0~55  = CARRY((!\Add0~53 ) # (!j[27]))

	.dataa(j[27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~53 ),
	.combout(\Add0~54_combout ),
	.cout(\Add0~55 ));
// synopsys translate_off
defparam \Add0~54 .lut_mask = 16'h5A5F;
defparam \Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y53_N10
cycloneive_lcell_comb \j[27] (
// Equation(s):
// j[27] = (\j[0]~2_combout  & ((\Add0~54_combout ))) # (!\j[0]~2_combout  & (j[27]))

	.dataa(j[27]),
	.datab(\Add0~54_combout ),
	.datac(gnd),
	.datad(\j[0]~2_combout ),
	.cin(gnd),
	.combout(j[27]),
	.cout());
// synopsys translate_off
defparam \j[27] .lut_mask = 16'hCCAA;
defparam \j[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y53_N14
cycloneive_lcell_comb \Equal1~8 (
// Equation(s):
// \Equal1~8_combout  = (!j[27] & (!j[24] & (!j[26] & !j[25])))

	.dataa(j[27]),
	.datab(j[24]),
	.datac(j[26]),
	.datad(j[25]),
	.cin(gnd),
	.combout(\Equal1~8_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~8 .lut_mask = 16'h0001;
defparam \Equal1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y53_N24
cycloneive_lcell_comb \Add0~56 (
// Equation(s):
// \Add0~56_combout  = (j[28] & (\Add0~55  $ (GND))) # (!j[28] & (!\Add0~55  & VCC))
// \Add0~57  = CARRY((j[28] & !\Add0~55 ))

	.dataa(j[28]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~55 ),
	.combout(\Add0~56_combout ),
	.cout(\Add0~57 ));
// synopsys translate_off
defparam \Add0~56 .lut_mask = 16'hA50A;
defparam \Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y53_N24
cycloneive_lcell_comb \j[28] (
// Equation(s):
// j[28] = (\j[0]~2_combout  & ((\Add0~56_combout ))) # (!\j[0]~2_combout  & (j[28]))

	.dataa(gnd),
	.datab(j[28]),
	.datac(\Add0~56_combout ),
	.datad(\j[0]~2_combout ),
	.cin(gnd),
	.combout(j[28]),
	.cout());
// synopsys translate_off
defparam \j[28] .lut_mask = 16'hF0CC;
defparam \j[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y53_N26
cycloneive_lcell_comb \Add0~58 (
// Equation(s):
// \Add0~58_combout  = (j[29] & (!\Add0~57 )) # (!j[29] & ((\Add0~57 ) # (GND)))
// \Add0~59  = CARRY((!\Add0~57 ) # (!j[29]))

	.dataa(j[29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~57 ),
	.combout(\Add0~58_combout ),
	.cout(\Add0~59 ));
// synopsys translate_off
defparam \Add0~58 .lut_mask = 16'h5A5F;
defparam \Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y53_N22
cycloneive_lcell_comb \j[29] (
// Equation(s):
// j[29] = (\j[0]~2_combout  & ((\Add0~58_combout ))) # (!\j[0]~2_combout  & (j[29]))

	.dataa(j[29]),
	.datab(gnd),
	.datac(\Add0~58_combout ),
	.datad(\j[0]~2_combout ),
	.cin(gnd),
	.combout(j[29]),
	.cout());
// synopsys translate_off
defparam \j[29] .lut_mask = 16'hF0AA;
defparam \j[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y53_N28
cycloneive_lcell_comb \Add0~60 (
// Equation(s):
// \Add0~60_combout  = (j[30] & (\Add0~59  $ (GND))) # (!j[30] & (!\Add0~59  & VCC))
// \Add0~61  = CARRY((j[30] & !\Add0~59 ))

	.dataa(j[30]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~59 ),
	.combout(\Add0~60_combout ),
	.cout(\Add0~61 ));
// synopsys translate_off
defparam \Add0~60 .lut_mask = 16'hA50A;
defparam \Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y53_N30
cycloneive_lcell_comb \j[30] (
// Equation(s):
// j[30] = (\j[0]~2_combout  & (\Add0~60_combout )) # (!\j[0]~2_combout  & ((j[30])))

	.dataa(\Add0~60_combout ),
	.datab(gnd),
	.datac(j[30]),
	.datad(\j[0]~2_combout ),
	.cin(gnd),
	.combout(j[30]),
	.cout());
// synopsys translate_off
defparam \j[30] .lut_mask = 16'hAAF0;
defparam \j[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y53_N30
cycloneive_lcell_comb \Add0~62 (
// Equation(s):
// \Add0~62_combout  = \Add0~61  $ (j[31])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(j[31]),
	.cin(\Add0~61 ),
	.combout(\Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~62 .lut_mask = 16'h0FF0;
defparam \Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y53_N12
cycloneive_lcell_comb \j[31] (
// Equation(s):
// j[31] = (\j[0]~2_combout  & (\Add0~62_combout )) # (!\j[0]~2_combout  & ((j[31])))

	.dataa(\Add0~62_combout ),
	.datab(gnd),
	.datac(j[31]),
	.datad(\j[0]~2_combout ),
	.cin(gnd),
	.combout(j[31]),
	.cout());
// synopsys translate_off
defparam \j[31] .lut_mask = 16'hAAF0;
defparam \j[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y53_N28
cycloneive_lcell_comb \Equal1~9 (
// Equation(s):
// \Equal1~9_combout  = (!j[30] & (!j[28] & (!j[29] & !j[31])))

	.dataa(j[30]),
	.datab(j[28]),
	.datac(j[29]),
	.datad(j[31]),
	.cin(gnd),
	.combout(\Equal1~9_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~9 .lut_mask = 16'h0001;
defparam \Equal1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y53_N6
cycloneive_lcell_comb \Equal1~1 (
// Equation(s):
// \Equal1~1_combout  = (!j[4] & (!j[6] & (!j[5] & !j[7])))

	.dataa(j[4]),
	.datab(j[6]),
	.datac(j[5]),
	.datad(j[7]),
	.cin(gnd),
	.combout(\Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~1 .lut_mask = 16'h0001;
defparam \Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y53_N16
cycloneive_lcell_comb \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = (!j[3] & (!j[1] & (!j[2] & !j[0])))

	.dataa(j[3]),
	.datab(j[1]),
	.datac(j[2]),
	.datad(j[0]),
	.cin(gnd),
	.combout(\Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~0 .lut_mask = 16'h0001;
defparam \Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y53_N14
cycloneive_lcell_comb \Equal1~2 (
// Equation(s):
// \Equal1~2_combout  = (j[11] & (!j[9] & (!j[8] & !j[10])))

	.dataa(j[11]),
	.datab(j[9]),
	.datac(j[8]),
	.datad(j[10]),
	.cin(gnd),
	.combout(\Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~2 .lut_mask = 16'h0002;
defparam \Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y53_N24
cycloneive_lcell_comb \Equal1~3 (
// Equation(s):
// \Equal1~3_combout  = (!j[13] & (!j[15] & (!j[14] & !j[12])))

	.dataa(j[13]),
	.datab(j[15]),
	.datac(j[14]),
	.datad(j[12]),
	.cin(gnd),
	.combout(\Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~3 .lut_mask = 16'h0001;
defparam \Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y53_N10
cycloneive_lcell_comb \Equal1~4 (
// Equation(s):
// \Equal1~4_combout  = (\Equal1~1_combout  & (\Equal1~0_combout  & (\Equal1~2_combout  & \Equal1~3_combout )))

	.dataa(\Equal1~1_combout ),
	.datab(\Equal1~0_combout ),
	.datac(\Equal1~2_combout ),
	.datad(\Equal1~3_combout ),
	.cin(gnd),
	.combout(\Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~4 .lut_mask = 16'h8000;
defparam \Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y53_N24
cycloneive_lcell_comb \Equal1~10 (
// Equation(s):
// \Equal1~10_combout  = (\Equal1~7_combout  & (\Equal1~8_combout  & (\Equal1~9_combout  & \Equal1~4_combout )))

	.dataa(\Equal1~7_combout ),
	.datab(\Equal1~8_combout ),
	.datac(\Equal1~9_combout ),
	.datad(\Equal1~4_combout ),
	.cin(gnd),
	.combout(\Equal1~10_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~10 .lut_mask = 16'h8000;
defparam \Equal1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y53_N30
cycloneive_lcell_comb \Selector141~2 (
// Equation(s):
// \Selector141~2_combout  = (\state.filtering_s_13562~combout  & \Equal1~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state.filtering_s_13562~combout ),
	.datad(\Equal1~10_combout ),
	.cin(gnd),
	.combout(\Selector141~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector141~2 .lut_mask = 16'hF000;
defparam \Selector141~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y53_N8
cycloneive_lcell_comb \state.processing_s_13542 (
// Equation(s):
// \state.processing_s_13542~combout  = (\Selector141~4_combout  & ((\Selector141~2_combout ))) # (!\Selector141~4_combout  & (\state.processing_s_13542~combout ))

	.dataa(\state.processing_s_13542~combout ),
	.datab(gnd),
	.datac(\Selector141~2_combout ),
	.datad(\Selector141~4_combout ),
	.cin(gnd),
	.combout(\state.processing_s_13542~combout ),
	.cout());
// synopsys translate_off
defparam \state.processing_s_13542 .lut_mask = 16'hF0AA;
defparam \state.processing_s_13542 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y61_N24
cycloneive_lcell_comb \WideOr4~0 (
// Equation(s):
// \WideOr4~0_combout  = ((q[1] & q[2])) # (!q[0])

	.dataa(q[1]),
	.datab(gnd),
	.datac(q[2]),
	.datad(q[0]),
	.cin(gnd),
	.combout(\WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr4~0 .lut_mask = 16'hA0FF;
defparam \WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y61_N2
cycloneive_lcell_comb \q[0]~0 (
// Equation(s):
// \q[0]~0_combout  = (\state.processing_s_13542~combout  & ((!q[1]) # (!q[2])))

	.dataa(q[2]),
	.datab(gnd),
	.datac(\state.processing_s_13542~combout ),
	.datad(q[1]),
	.cin(gnd),
	.combout(\q[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \q[0]~0 .lut_mask = 16'h50F0;
defparam \q[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y61_N12
cycloneive_lcell_comb \q[0] (
// Equation(s):
// q[0] = (\q[0]~0_combout  & (\WideOr4~0_combout )) # (!\q[0]~0_combout  & ((q[0])))

	.dataa(\WideOr4~0_combout ),
	.datab(gnd),
	.datac(q[0]),
	.datad(\q[0]~0_combout ),
	.cin(gnd),
	.combout(q[0]),
	.cout());
// synopsys translate_off
defparam \q[0] .lut_mask = 16'hAAF0;
defparam \q[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y61_N4
cycloneive_lcell_comb \q~1 (
// Equation(s):
// \q~1_combout  = (q[1] & (!q[2] & q[0])) # (!q[1] & (q[2] & !q[0]))

	.dataa(q[1]),
	.datab(gnd),
	.datac(q[2]),
	.datad(q[0]),
	.cin(gnd),
	.combout(\q~1_combout ),
	.cout());
// synopsys translate_off
defparam \q~1 .lut_mask = 16'h0A50;
defparam \q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y61_N26
cycloneive_lcell_comb \q[2] (
// Equation(s):
// q[2] = (\q[0]~0_combout  & ((\q~1_combout ))) # (!\q[0]~0_combout  & (q[2]))

	.dataa(q[2]),
	.datab(gnd),
	.datac(\q~1_combout ),
	.datad(\q[0]~0_combout ),
	.cin(gnd),
	.combout(q[2]),
	.cout());
// synopsys translate_off
defparam \q[2] .lut_mask = 16'hF0AA;
defparam \q[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y61_N20
cycloneive_lcell_comb \q~2 (
// Equation(s):
// \q~2_combout  = (!q[2] & (q[1] $ (q[0])))

	.dataa(q[2]),
	.datab(gnd),
	.datac(q[1]),
	.datad(q[0]),
	.cin(gnd),
	.combout(\q~2_combout ),
	.cout());
// synopsys translate_off
defparam \q~2 .lut_mask = 16'h0550;
defparam \q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y61_N20
cycloneive_lcell_comb \q[1] (
// Equation(s):
// q[1] = (\q[0]~0_combout  & ((\q~2_combout ))) # (!\q[0]~0_combout  & (q[1]))

	.dataa(gnd),
	.datab(q[1]),
	.datac(\q~2_combout ),
	.datad(\q[0]~0_combout ),
	.cin(gnd),
	.combout(q[1]),
	.cout());
// synopsys translate_off
defparam \q[1] .lut_mask = 16'hF0CC;
defparam \q[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y61_N30
cycloneive_lcell_comb \Equal2~0 (
// Equation(s):
// \Equal2~0_combout  = (!q[1] & (q[2] & q[0]))

	.dataa(gnd),
	.datab(q[1]),
	.datac(q[2]),
	.datad(q[0]),
	.cin(gnd),
	.combout(\Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~0 .lut_mask = 16'h3000;
defparam \Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y60_N30
cycloneive_lcell_comb \p[0]~0 (
// Equation(s):
// \p[0]~0_combout  = (\state.processing_s_13542~combout  & ((\Equal2~0_combout ) # (!\LessThan2~6_combout )))

	.dataa(\Equal2~0_combout ),
	.datab(gnd),
	.datac(\LessThan2~6_combout ),
	.datad(\state.processing_s_13542~combout ),
	.cin(gnd),
	.combout(\p[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \p[0]~0 .lut_mask = 16'hAF00;
defparam \p[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G13
cycloneive_clkctrl \p[0]~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\p[0]~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\p[0]~0clkctrl_outclk ));
// synopsys translate_off
defparam \p[0]~0clkctrl .clock_type = "global clock";
defparam \p[0]~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X58_Y61_N0
cycloneive_lcell_comb \Add5~24 (
// Equation(s):
// \Add5~24_combout  = p[0] $ (VCC)
// \Add5~25  = CARRY(p[0])

	.dataa(gnd),
	.datab(p[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add5~24_combout ),
	.cout(\Add5~25 ));
// synopsys translate_off
defparam \Add5~24 .lut_mask = 16'h33CC;
defparam \Add5~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y61_N8
cycloneive_lcell_comb \Add5~107 (
// Equation(s):
// \Add5~107_combout  = (\Add5~24_combout  & ((p[31]) # ((\LessThan2~0_combout  & \LessThan2~5_combout ))))

	.dataa(\LessThan2~0_combout ),
	.datab(p[31]),
	.datac(\Add5~24_combout ),
	.datad(\LessThan2~5_combout ),
	.cin(gnd),
	.combout(\Add5~107_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~107 .lut_mask = 16'hE0C0;
defparam \Add5~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y61_N10
cycloneive_lcell_comb \p[0] (
// Equation(s):
// p[0] = (GLOBAL(\p[0]~0clkctrl_outclk ) & ((\Add5~107_combout ))) # (!GLOBAL(\p[0]~0clkctrl_outclk ) & (p[0]))

	.dataa(p[0]),
	.datab(gnd),
	.datac(\p[0]~0clkctrl_outclk ),
	.datad(\Add5~107_combout ),
	.cin(gnd),
	.combout(p[0]),
	.cout());
// synopsys translate_off
defparam \p[0] .lut_mask = 16'hFA0A;
defparam \p[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y61_N2
cycloneive_lcell_comb \Add5~26 (
// Equation(s):
// \Add5~26_combout  = (p[1] & (!\Add5~25 )) # (!p[1] & ((\Add5~25 ) # (GND)))
// \Add5~27  = CARRY((!\Add5~25 ) # (!p[1]))

	.dataa(p[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~25 ),
	.combout(\Add5~26_combout ),
	.cout(\Add5~27 ));
// synopsys translate_off
defparam \Add5~26 .lut_mask = 16'h5A5F;
defparam \Add5~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y61_N18
cycloneive_lcell_comb \Add5~106 (
// Equation(s):
// \Add5~106_combout  = (\Add5~26_combout  & ((p[31]) # ((\LessThan2~0_combout  & \LessThan2~5_combout ))))

	.dataa(p[31]),
	.datab(\LessThan2~0_combout ),
	.datac(\Add5~26_combout ),
	.datad(\LessThan2~5_combout ),
	.cin(gnd),
	.combout(\Add5~106_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~106 .lut_mask = 16'hE0A0;
defparam \Add5~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y61_N30
cycloneive_lcell_comb \p[1] (
// Equation(s):
// p[1] = (GLOBAL(\p[0]~0clkctrl_outclk ) & ((\Add5~106_combout ))) # (!GLOBAL(\p[0]~0clkctrl_outclk ) & (p[1]))

	.dataa(p[1]),
	.datab(gnd),
	.datac(\Add5~106_combout ),
	.datad(\p[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(p[1]),
	.cout());
// synopsys translate_off
defparam \p[1] .lut_mask = 16'hF0AA;
defparam \p[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y61_N4
cycloneive_lcell_comb \Add5~28 (
// Equation(s):
// \Add5~28_combout  = (p[2] & (\Add5~27  $ (GND))) # (!p[2] & (!\Add5~27  & VCC))
// \Add5~29  = CARRY((p[2] & !\Add5~27 ))

	.dataa(gnd),
	.datab(p[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~27 ),
	.combout(\Add5~28_combout ),
	.cout(\Add5~29 ));
// synopsys translate_off
defparam \Add5~28 .lut_mask = 16'hC30C;
defparam \Add5~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y61_N8
cycloneive_lcell_comb \Add5~105 (
// Equation(s):
// \Add5~105_combout  = (\Add5~28_combout  & ((p[31]) # ((\LessThan2~0_combout  & \LessThan2~5_combout ))))

	.dataa(p[31]),
	.datab(\Add5~28_combout ),
	.datac(\LessThan2~0_combout ),
	.datad(\LessThan2~5_combout ),
	.cin(gnd),
	.combout(\Add5~105_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~105 .lut_mask = 16'hC888;
defparam \Add5~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y61_N0
cycloneive_lcell_comb \p[2] (
// Equation(s):
// p[2] = (GLOBAL(\p[0]~0clkctrl_outclk ) & ((\Add5~105_combout ))) # (!GLOBAL(\p[0]~0clkctrl_outclk ) & (p[2]))

	.dataa(gnd),
	.datab(p[2]),
	.datac(\Add5~105_combout ),
	.datad(\p[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(p[2]),
	.cout());
// synopsys translate_off
defparam \p[2] .lut_mask = 16'hF0CC;
defparam \p[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y61_N6
cycloneive_lcell_comb \Add5~30 (
// Equation(s):
// \Add5~30_combout  = (p[3] & (!\Add5~29 )) # (!p[3] & ((\Add5~29 ) # (GND)))
// \Add5~31  = CARRY((!\Add5~29 ) # (!p[3]))

	.dataa(p[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~29 ),
	.combout(\Add5~30_combout ),
	.cout(\Add5~31 ));
// synopsys translate_off
defparam \Add5~30 .lut_mask = 16'h5A5F;
defparam \Add5~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y61_N16
cycloneive_lcell_comb \Add5~104 (
// Equation(s):
// \Add5~104_combout  = (\Add5~30_combout  & ((p[31]) # ((\LessThan2~5_combout  & \LessThan2~0_combout ))))

	.dataa(\Add5~30_combout ),
	.datab(p[31]),
	.datac(\LessThan2~5_combout ),
	.datad(\LessThan2~0_combout ),
	.cin(gnd),
	.combout(\Add5~104_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~104 .lut_mask = 16'hA888;
defparam \Add5~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y61_N6
cycloneive_lcell_comb \p[3] (
// Equation(s):
// p[3] = (GLOBAL(\p[0]~0clkctrl_outclk ) & ((\Add5~104_combout ))) # (!GLOBAL(\p[0]~0clkctrl_outclk ) & (p[3]))

	.dataa(p[3]),
	.datab(\Add5~104_combout ),
	.datac(gnd),
	.datad(\p[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(p[3]),
	.cout());
// synopsys translate_off
defparam \p[3] .lut_mask = 16'hCCAA;
defparam \p[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y61_N8
cycloneive_lcell_comb \Add5~32 (
// Equation(s):
// \Add5~32_combout  = (p[4] & (\Add5~31  $ (GND))) # (!p[4] & (!\Add5~31  & VCC))
// \Add5~33  = CARRY((p[4] & !\Add5~31 ))

	.dataa(gnd),
	.datab(p[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~31 ),
	.combout(\Add5~32_combout ),
	.cout(\Add5~33 ));
// synopsys translate_off
defparam \Add5~32 .lut_mask = 16'hC30C;
defparam \Add5~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y61_N0
cycloneive_lcell_comb \Add5~103 (
// Equation(s):
// \Add5~103_combout  = (\Add5~32_combout  & ((p[31]) # ((\LessThan2~0_combout  & \LessThan2~5_combout ))))

	.dataa(\LessThan2~0_combout ),
	.datab(p[31]),
	.datac(\LessThan2~5_combout ),
	.datad(\Add5~32_combout ),
	.cin(gnd),
	.combout(\Add5~103_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~103 .lut_mask = 16'hEC00;
defparam \Add5~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y61_N16
cycloneive_lcell_comb \p[4] (
// Equation(s):
// p[4] = (GLOBAL(\p[0]~0clkctrl_outclk ) & ((\Add5~103_combout ))) # (!GLOBAL(\p[0]~0clkctrl_outclk ) & (p[4]))

	.dataa(gnd),
	.datab(p[4]),
	.datac(\Add5~103_combout ),
	.datad(\p[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(p[4]),
	.cout());
// synopsys translate_off
defparam \p[4] .lut_mask = 16'hF0CC;
defparam \p[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y61_N10
cycloneive_lcell_comb \Add5~34 (
// Equation(s):
// \Add5~34_combout  = (p[5] & (!\Add5~33 )) # (!p[5] & ((\Add5~33 ) # (GND)))
// \Add5~35  = CARRY((!\Add5~33 ) # (!p[5]))

	.dataa(p[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~33 ),
	.combout(\Add5~34_combout ),
	.cout(\Add5~35 ));
// synopsys translate_off
defparam \Add5~34 .lut_mask = 16'h5A5F;
defparam \Add5~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y61_N2
cycloneive_lcell_comb \Add5~102 (
// Equation(s):
// \Add5~102_combout  = (\Add5~34_combout  & ((p[31]) # ((\LessThan2~0_combout  & \LessThan2~5_combout ))))

	.dataa(p[31]),
	.datab(\Add5~34_combout ),
	.datac(\LessThan2~0_combout ),
	.datad(\LessThan2~5_combout ),
	.cin(gnd),
	.combout(\Add5~102_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~102 .lut_mask = 16'hC888;
defparam \Add5~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y61_N2
cycloneive_lcell_comb \p[5] (
// Equation(s):
// p[5] = (GLOBAL(\p[0]~0clkctrl_outclk ) & ((\Add5~102_combout ))) # (!GLOBAL(\p[0]~0clkctrl_outclk ) & (p[5]))

	.dataa(gnd),
	.datab(p[5]),
	.datac(\Add5~102_combout ),
	.datad(\p[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(p[5]),
	.cout());
// synopsys translate_off
defparam \p[5] .lut_mask = 16'hF0CC;
defparam \p[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y61_N12
cycloneive_lcell_comb \Add5~36 (
// Equation(s):
// \Add5~36_combout  = (p[6] & (\Add5~35  $ (GND))) # (!p[6] & (!\Add5~35  & VCC))
// \Add5~37  = CARRY((p[6] & !\Add5~35 ))

	.dataa(p[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~35 ),
	.combout(\Add5~36_combout ),
	.cout(\Add5~37 ));
// synopsys translate_off
defparam \Add5~36 .lut_mask = 16'hA50A;
defparam \Add5~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y61_N28
cycloneive_lcell_comb \Add5~101 (
// Equation(s):
// \Add5~101_combout  = (\Add5~36_combout  & ((p[31]) # ((\LessThan2~0_combout  & \LessThan2~5_combout ))))

	.dataa(p[31]),
	.datab(\LessThan2~0_combout ),
	.datac(\Add5~36_combout ),
	.datad(\LessThan2~5_combout ),
	.cin(gnd),
	.combout(\Add5~101_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~101 .lut_mask = 16'hE0A0;
defparam \Add5~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y61_N28
cycloneive_lcell_comb \p[6] (
// Equation(s):
// p[6] = (GLOBAL(\p[0]~0clkctrl_outclk ) & (\Add5~101_combout )) # (!GLOBAL(\p[0]~0clkctrl_outclk ) & ((p[6])))

	.dataa(\Add5~101_combout ),
	.datab(p[6]),
	.datac(gnd),
	.datad(\p[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(p[6]),
	.cout());
// synopsys translate_off
defparam \p[6] .lut_mask = 16'hAACC;
defparam \p[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y61_N14
cycloneive_lcell_comb \Add5~38 (
// Equation(s):
// \Add5~38_combout  = (p[7] & (!\Add5~37 )) # (!p[7] & ((\Add5~37 ) # (GND)))
// \Add5~39  = CARRY((!\Add5~37 ) # (!p[7]))

	.dataa(gnd),
	.datab(p[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~37 ),
	.combout(\Add5~38_combout ),
	.cout(\Add5~39 ));
// synopsys translate_off
defparam \Add5~38 .lut_mask = 16'h3C3F;
defparam \Add5~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y61_N12
cycloneive_lcell_comb \Add5~100 (
// Equation(s):
// \Add5~100_combout  = (\Add5~38_combout  & ((p[31]) # ((\LessThan2~0_combout  & \LessThan2~5_combout ))))

	.dataa(\LessThan2~0_combout ),
	.datab(p[31]),
	.datac(\Add5~38_combout ),
	.datad(\LessThan2~5_combout ),
	.cin(gnd),
	.combout(\Add5~100_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~100 .lut_mask = 16'hE0C0;
defparam \Add5~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y61_N6
cycloneive_lcell_comb \p[7] (
// Equation(s):
// p[7] = (GLOBAL(\p[0]~0clkctrl_outclk ) & ((\Add5~100_combout ))) # (!GLOBAL(\p[0]~0clkctrl_outclk ) & (p[7]))

	.dataa(p[7]),
	.datab(gnd),
	.datac(\p[0]~0clkctrl_outclk ),
	.datad(\Add5~100_combout ),
	.cin(gnd),
	.combout(p[7]),
	.cout());
// synopsys translate_off
defparam \p[7] .lut_mask = 16'hFA0A;
defparam \p[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y61_N16
cycloneive_lcell_comb \Add5~40 (
// Equation(s):
// \Add5~40_combout  = (p[8] & (\Add5~39  $ (GND))) # (!p[8] & (!\Add5~39  & VCC))
// \Add5~41  = CARRY((p[8] & !\Add5~39 ))

	.dataa(p[8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~39 ),
	.combout(\Add5~40_combout ),
	.cout(\Add5~41 ));
// synopsys translate_off
defparam \Add5~40 .lut_mask = 16'hA50A;
defparam \Add5~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y61_N24
cycloneive_lcell_comb \Add5~99 (
// Equation(s):
// \Add5~99_combout  = (\Add5~40_combout  & ((p[31]) # ((\LessThan2~0_combout  & \LessThan2~5_combout ))))

	.dataa(\LessThan2~0_combout ),
	.datab(p[31]),
	.datac(\Add5~40_combout ),
	.datad(\LessThan2~5_combout ),
	.cin(gnd),
	.combout(\Add5~99_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~99 .lut_mask = 16'hE0C0;
defparam \Add5~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y61_N10
cycloneive_lcell_comb \p[8] (
// Equation(s):
// p[8] = (GLOBAL(\p[0]~0clkctrl_outclk ) & ((\Add5~99_combout ))) # (!GLOBAL(\p[0]~0clkctrl_outclk ) & (p[8]))

	.dataa(p[8]),
	.datab(gnd),
	.datac(\Add5~99_combout ),
	.datad(\p[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(p[8]),
	.cout());
// synopsys translate_off
defparam \p[8] .lut_mask = 16'hF0AA;
defparam \p[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y61_N18
cycloneive_lcell_comb \Add5~42 (
// Equation(s):
// \Add5~42_combout  = (p[9] & (!\Add5~41 )) # (!p[9] & ((\Add5~41 ) # (GND)))
// \Add5~43  = CARRY((!\Add5~41 ) # (!p[9]))

	.dataa(gnd),
	.datab(p[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~41 ),
	.combout(\Add5~42_combout ),
	.cout(\Add5~43 ));
// synopsys translate_off
defparam \Add5~42 .lut_mask = 16'h3C3F;
defparam \Add5~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y61_N28
cycloneive_lcell_comb \Add5~98 (
// Equation(s):
// \Add5~98_combout  = (\Add5~42_combout  & ((p[31]) # ((\LessThan2~0_combout  & \LessThan2~5_combout ))))

	.dataa(\LessThan2~0_combout ),
	.datab(\Add5~42_combout ),
	.datac(p[31]),
	.datad(\LessThan2~5_combout ),
	.cin(gnd),
	.combout(\Add5~98_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~98 .lut_mask = 16'hC8C0;
defparam \Add5~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y61_N20
cycloneive_lcell_comb \p[9] (
// Equation(s):
// p[9] = (GLOBAL(\p[0]~0clkctrl_outclk ) & (\Add5~98_combout )) # (!GLOBAL(\p[0]~0clkctrl_outclk ) & ((p[9])))

	.dataa(\Add5~98_combout ),
	.datab(p[9]),
	.datac(gnd),
	.datad(\p[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(p[9]),
	.cout());
// synopsys translate_off
defparam \p[9] .lut_mask = 16'hAACC;
defparam \p[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y61_N20
cycloneive_lcell_comb \Add5~44 (
// Equation(s):
// \Add5~44_combout  = (p[10] & (\Add5~43  $ (GND))) # (!p[10] & (!\Add5~43  & VCC))
// \Add5~45  = CARRY((p[10] & !\Add5~43 ))

	.dataa(p[10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~43 ),
	.combout(\Add5~44_combout ),
	.cout(\Add5~45 ));
// synopsys translate_off
defparam \Add5~44 .lut_mask = 16'hA50A;
defparam \Add5~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y61_N22
cycloneive_lcell_comb \Add5~97 (
// Equation(s):
// \Add5~97_combout  = (\Add5~44_combout  & ((p[31]) # ((\LessThan2~0_combout  & \LessThan2~5_combout ))))

	.dataa(\LessThan2~0_combout ),
	.datab(p[31]),
	.datac(\LessThan2~5_combout ),
	.datad(\Add5~44_combout ),
	.cin(gnd),
	.combout(\Add5~97_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~97 .lut_mask = 16'hEC00;
defparam \Add5~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y61_N24
cycloneive_lcell_comb \p[10] (
// Equation(s):
// p[10] = (GLOBAL(\p[0]~0clkctrl_outclk ) & ((\Add5~97_combout ))) # (!GLOBAL(\p[0]~0clkctrl_outclk ) & (p[10]))

	.dataa(gnd),
	.datab(p[10]),
	.datac(\p[0]~0clkctrl_outclk ),
	.datad(\Add5~97_combout ),
	.cin(gnd),
	.combout(p[10]),
	.cout());
// synopsys translate_off
defparam \p[10] .lut_mask = 16'hFC0C;
defparam \p[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y61_N22
cycloneive_lcell_comb \Add5~46 (
// Equation(s):
// \Add5~46_combout  = (p[11] & (!\Add5~45 )) # (!p[11] & ((\Add5~45 ) # (GND)))
// \Add5~47  = CARRY((!\Add5~45 ) # (!p[11]))

	.dataa(p[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~45 ),
	.combout(\Add5~46_combout ),
	.cout(\Add5~47 ));
// synopsys translate_off
defparam \Add5~46 .lut_mask = 16'h5A5F;
defparam \Add5~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y61_N14
cycloneive_lcell_comb \Add5~88 (
// Equation(s):
// \Add5~88_combout  = (\Add5~46_combout  & ((p[31]) # ((\LessThan2~0_combout  & \LessThan2~5_combout ))))

	.dataa(\LessThan2~0_combout ),
	.datab(p[31]),
	.datac(\Add5~46_combout ),
	.datad(\LessThan2~5_combout ),
	.cin(gnd),
	.combout(\Add5~88_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~88 .lut_mask = 16'hE0C0;
defparam \Add5~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y61_N0
cycloneive_lcell_comb \p[11] (
// Equation(s):
// p[11] = (GLOBAL(\p[0]~0clkctrl_outclk ) & ((\Add5~88_combout ))) # (!GLOBAL(\p[0]~0clkctrl_outclk ) & (p[11]))

	.dataa(gnd),
	.datab(p[11]),
	.datac(\Add5~88_combout ),
	.datad(\p[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(p[11]),
	.cout());
// synopsys translate_off
defparam \p[11] .lut_mask = 16'hF0CC;
defparam \p[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y61_N24
cycloneive_lcell_comb \Add5~48 (
// Equation(s):
// \Add5~48_combout  = (p[12] & (\Add5~47  $ (GND))) # (!p[12] & (!\Add5~47  & VCC))
// \Add5~49  = CARRY((p[12] & !\Add5~47 ))

	.dataa(p[12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~47 ),
	.combout(\Add5~48_combout ),
	.cout(\Add5~49 ));
// synopsys translate_off
defparam \Add5~48 .lut_mask = 16'hA50A;
defparam \Add5~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y61_N20
cycloneive_lcell_comb \Add5~89 (
// Equation(s):
// \Add5~89_combout  = (\Add5~48_combout  & ((p[31]) # ((\LessThan2~5_combout  & \LessThan2~0_combout ))))

	.dataa(\Add5~48_combout ),
	.datab(\LessThan2~5_combout ),
	.datac(p[31]),
	.datad(\LessThan2~0_combout ),
	.cin(gnd),
	.combout(\Add5~89_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~89 .lut_mask = 16'hA8A0;
defparam \Add5~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y61_N18
cycloneive_lcell_comb \p[12] (
// Equation(s):
// p[12] = (\p[0]~0_combout  & (\Add5~89_combout )) # (!\p[0]~0_combout  & ((p[12])))

	.dataa(\Add5~89_combout ),
	.datab(p[12]),
	.datac(gnd),
	.datad(\p[0]~0_combout ),
	.cin(gnd),
	.combout(p[12]),
	.cout());
// synopsys translate_off
defparam \p[12] .lut_mask = 16'hAACC;
defparam \p[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y61_N26
cycloneive_lcell_comb \Add5~50 (
// Equation(s):
// \Add5~50_combout  = (p[13] & (!\Add5~49 )) # (!p[13] & ((\Add5~49 ) # (GND)))
// \Add5~51  = CARRY((!\Add5~49 ) # (!p[13]))

	.dataa(p[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~49 ),
	.combout(\Add5~50_combout ),
	.cout(\Add5~51 ));
// synopsys translate_off
defparam \Add5~50 .lut_mask = 16'h5A5F;
defparam \Add5~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y61_N22
cycloneive_lcell_comb \Add5~90 (
// Equation(s):
// \Add5~90_combout  = (\Add5~50_combout  & ((p[31]) # ((\LessThan2~5_combout  & \LessThan2~0_combout ))))

	.dataa(\Add5~50_combout ),
	.datab(\LessThan2~5_combout ),
	.datac(p[31]),
	.datad(\LessThan2~0_combout ),
	.cin(gnd),
	.combout(\Add5~90_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~90 .lut_mask = 16'hA8A0;
defparam \Add5~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y61_N2
cycloneive_lcell_comb \p[13] (
// Equation(s):
// p[13] = (\p[0]~0_combout  & (\Add5~90_combout )) # (!\p[0]~0_combout  & ((p[13])))

	.dataa(\Add5~90_combout ),
	.datab(p[13]),
	.datac(gnd),
	.datad(\p[0]~0_combout ),
	.cin(gnd),
	.combout(p[13]),
	.cout());
// synopsys translate_off
defparam \p[13] .lut_mask = 16'hAACC;
defparam \p[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y61_N28
cycloneive_lcell_comb \Add5~52 (
// Equation(s):
// \Add5~52_combout  = (p[14] & (\Add5~51  $ (GND))) # (!p[14] & (!\Add5~51  & VCC))
// \Add5~53  = CARRY((p[14] & !\Add5~51 ))

	.dataa(p[14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~51 ),
	.combout(\Add5~52_combout ),
	.cout(\Add5~53 ));
// synopsys translate_off
defparam \Add5~52 .lut_mask = 16'hA50A;
defparam \Add5~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y61_N8
cycloneive_lcell_comb \Add5~91 (
// Equation(s):
// \Add5~91_combout  = (\Add5~52_combout  & ((p[31]) # ((\LessThan2~5_combout  & \LessThan2~0_combout ))))

	.dataa(\Add5~52_combout ),
	.datab(\LessThan2~5_combout ),
	.datac(p[31]),
	.datad(\LessThan2~0_combout ),
	.cin(gnd),
	.combout(\Add5~91_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~91 .lut_mask = 16'hA8A0;
defparam \Add5~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y61_N26
cycloneive_lcell_comb \p[14] (
// Equation(s):
// p[14] = (\p[0]~0_combout  & (\Add5~91_combout )) # (!\p[0]~0_combout  & ((p[14])))

	.dataa(\Add5~91_combout ),
	.datab(gnd),
	.datac(p[14]),
	.datad(\p[0]~0_combout ),
	.cin(gnd),
	.combout(p[14]),
	.cout());
// synopsys translate_off
defparam \p[14] .lut_mask = 16'hAAF0;
defparam \p[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y61_N30
cycloneive_lcell_comb \Add5~54 (
// Equation(s):
// \Add5~54_combout  = (p[15] & (!\Add5~53 )) # (!p[15] & ((\Add5~53 ) # (GND)))
// \Add5~55  = CARRY((!\Add5~53 ) # (!p[15]))

	.dataa(p[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~53 ),
	.combout(\Add5~54_combout ),
	.cout(\Add5~55 ));
// synopsys translate_off
defparam \Add5~54 .lut_mask = 16'h5A5F;
defparam \Add5~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y59_N10
cycloneive_lcell_comb \Add5~92 (
// Equation(s):
// \Add5~92_combout  = (\Add5~54_combout  & ((p[31]) # ((\LessThan2~5_combout  & \LessThan2~0_combout ))))

	.dataa(\LessThan2~5_combout ),
	.datab(\Add5~54_combout ),
	.datac(\LessThan2~0_combout ),
	.datad(p[31]),
	.cin(gnd),
	.combout(\Add5~92_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~92 .lut_mask = 16'hCC80;
defparam \Add5~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y59_N28
cycloneive_lcell_comb \p[15] (
// Equation(s):
// p[15] = (\p[0]~0_combout  & (\Add5~92_combout )) # (!\p[0]~0_combout  & ((p[15])))

	.dataa(gnd),
	.datab(\Add5~92_combout ),
	.datac(p[15]),
	.datad(\p[0]~0_combout ),
	.cin(gnd),
	.combout(p[15]),
	.cout());
// synopsys translate_off
defparam \p[15] .lut_mask = 16'hCCF0;
defparam \p[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y60_N0
cycloneive_lcell_comb \Add5~56 (
// Equation(s):
// \Add5~56_combout  = (p[16] & (\Add5~55  $ (GND))) # (!p[16] & (!\Add5~55  & VCC))
// \Add5~57  = CARRY((p[16] & !\Add5~55 ))

	.dataa(gnd),
	.datab(p[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~55 ),
	.combout(\Add5~56_combout ),
	.cout(\Add5~57 ));
// synopsys translate_off
defparam \Add5~56 .lut_mask = 16'hC30C;
defparam \Add5~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y59_N18
cycloneive_lcell_comb \Add5~93 (
// Equation(s):
// \Add5~93_combout  = (\Add5~56_combout  & ((p[31]) # ((\LessThan2~5_combout  & \LessThan2~0_combout ))))

	.dataa(\LessThan2~5_combout ),
	.datab(\LessThan2~0_combout ),
	.datac(\Add5~56_combout ),
	.datad(p[31]),
	.cin(gnd),
	.combout(\Add5~93_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~93 .lut_mask = 16'hF080;
defparam \Add5~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y59_N0
cycloneive_lcell_comb \p[16] (
// Equation(s):
// p[16] = (\p[0]~0_combout  & (\Add5~93_combout )) # (!\p[0]~0_combout  & ((p[16])))

	.dataa(\Add5~93_combout ),
	.datab(p[16]),
	.datac(gnd),
	.datad(\p[0]~0_combout ),
	.cin(gnd),
	.combout(p[16]),
	.cout());
// synopsys translate_off
defparam \p[16] .lut_mask = 16'hAACC;
defparam \p[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y60_N2
cycloneive_lcell_comb \Add5~58 (
// Equation(s):
// \Add5~58_combout  = (p[17] & (!\Add5~57 )) # (!p[17] & ((\Add5~57 ) # (GND)))
// \Add5~59  = CARRY((!\Add5~57 ) # (!p[17]))

	.dataa(p[17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~57 ),
	.combout(\Add5~58_combout ),
	.cout(\Add5~59 ));
// synopsys translate_off
defparam \Add5~58 .lut_mask = 16'h5A5F;
defparam \Add5~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y60_N4
cycloneive_lcell_comb \Add5~60 (
// Equation(s):
// \Add5~60_combout  = (p[18] & (\Add5~59  $ (GND))) # (!p[18] & (!\Add5~59  & VCC))
// \Add5~61  = CARRY((p[18] & !\Add5~59 ))

	.dataa(p[18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~59 ),
	.combout(\Add5~60_combout ),
	.cout(\Add5~61 ));
// synopsys translate_off
defparam \Add5~60 .lut_mask = 16'hA50A;
defparam \Add5~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y59_N26
cycloneive_lcell_comb \Add5~95 (
// Equation(s):
// \Add5~95_combout  = (\Add5~60_combout  & ((p[31]) # ((\LessThan2~5_combout  & \LessThan2~0_combout ))))

	.dataa(\LessThan2~5_combout ),
	.datab(\Add5~60_combout ),
	.datac(\LessThan2~0_combout ),
	.datad(p[31]),
	.cin(gnd),
	.combout(\Add5~95_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~95 .lut_mask = 16'hCC80;
defparam \Add5~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y59_N30
cycloneive_lcell_comb \p[18] (
// Equation(s):
// p[18] = (\p[0]~0_combout  & ((\Add5~95_combout ))) # (!\p[0]~0_combout  & (p[18]))

	.dataa(p[18]),
	.datab(gnd),
	.datac(\Add5~95_combout ),
	.datad(\p[0]~0_combout ),
	.cin(gnd),
	.combout(p[18]),
	.cout());
// synopsys translate_off
defparam \p[18] .lut_mask = 16'hF0AA;
defparam \p[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y60_N6
cycloneive_lcell_comb \Add5~62 (
// Equation(s):
// \Add5~62_combout  = (p[19] & (!\Add5~61 )) # (!p[19] & ((\Add5~61 ) # (GND)))
// \Add5~63  = CARRY((!\Add5~61 ) # (!p[19]))

	.dataa(p[19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~61 ),
	.combout(\Add5~62_combout ),
	.cout(\Add5~63 ));
// synopsys translate_off
defparam \Add5~62 .lut_mask = 16'h5A5F;
defparam \Add5~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y60_N20
cycloneive_lcell_comb \Add5~96 (
// Equation(s):
// \Add5~96_combout  = (\Add5~62_combout  & ((p[31]) # ((\LessThan2~5_combout  & \LessThan2~0_combout ))))

	.dataa(\LessThan2~5_combout ),
	.datab(\Add5~62_combout ),
	.datac(\LessThan2~0_combout ),
	.datad(p[31]),
	.cin(gnd),
	.combout(\Add5~96_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~96 .lut_mask = 16'hCC80;
defparam \Add5~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y60_N2
cycloneive_lcell_comb \p[19] (
// Equation(s):
// p[19] = (\p[0]~0_combout  & (\Add5~96_combout )) # (!\p[0]~0_combout  & ((p[19])))

	.dataa(\Add5~96_combout ),
	.datab(p[19]),
	.datac(\p[0]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(p[19]),
	.cout());
// synopsys translate_off
defparam \p[19] .lut_mask = 16'hACAC;
defparam \p[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y60_N8
cycloneive_lcell_comb \Add5~64 (
// Equation(s):
// \Add5~64_combout  = (p[20] & (\Add5~63  $ (GND))) # (!p[20] & (!\Add5~63  & VCC))
// \Add5~65  = CARRY((p[20] & !\Add5~63 ))

	.dataa(p[20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~63 ),
	.combout(\Add5~64_combout ),
	.cout(\Add5~65 ));
// synopsys translate_off
defparam \Add5~64 .lut_mask = 16'hA50A;
defparam \Add5~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y60_N6
cycloneive_lcell_comb \Add5~113 (
// Equation(s):
// \Add5~113_combout  = (\Add5~64_combout  & ((p[31]) # ((\LessThan2~5_combout  & \LessThan2~0_combout ))))

	.dataa(p[31]),
	.datab(\LessThan2~5_combout ),
	.datac(\Add5~64_combout ),
	.datad(\LessThan2~0_combout ),
	.cin(gnd),
	.combout(\Add5~113_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~113 .lut_mask = 16'hE0A0;
defparam \Add5~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y60_N2
cycloneive_lcell_comb \p[20] (
// Equation(s):
// p[20] = (\p[0]~0_combout  & (\Add5~113_combout )) # (!\p[0]~0_combout  & ((p[20])))

	.dataa(\Add5~113_combout ),
	.datab(\p[0]~0_combout ),
	.datac(gnd),
	.datad(p[20]),
	.cin(gnd),
	.combout(p[20]),
	.cout());
// synopsys translate_off
defparam \p[20] .lut_mask = 16'hBB88;
defparam \p[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y60_N10
cycloneive_lcell_comb \Add5~66 (
// Equation(s):
// \Add5~66_combout  = (p[21] & (!\Add5~65 )) # (!p[21] & ((\Add5~65 ) # (GND)))
// \Add5~67  = CARRY((!\Add5~65 ) # (!p[21]))

	.dataa(p[21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~65 ),
	.combout(\Add5~66_combout ),
	.cout(\Add5~67 ));
// synopsys translate_off
defparam \Add5~66 .lut_mask = 16'h5A5F;
defparam \Add5~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y60_N20
cycloneive_lcell_comb \Add5~114 (
// Equation(s):
// \Add5~114_combout  = (\Add5~66_combout  & ((p[31]) # ((\LessThan2~0_combout  & \LessThan2~5_combout ))))

	.dataa(p[31]),
	.datab(\LessThan2~0_combout ),
	.datac(\Add5~66_combout ),
	.datad(\LessThan2~5_combout ),
	.cin(gnd),
	.combout(\Add5~114_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~114 .lut_mask = 16'hE0A0;
defparam \Add5~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y60_N10
cycloneive_lcell_comb \p[21] (
// Equation(s):
// p[21] = (\p[0]~0_combout  & (\Add5~114_combout )) # (!\p[0]~0_combout  & ((p[21])))

	.dataa(\Add5~114_combout ),
	.datab(gnd),
	.datac(\p[0]~0_combout ),
	.datad(p[21]),
	.cin(gnd),
	.combout(p[21]),
	.cout());
// synopsys translate_off
defparam \p[21] .lut_mask = 16'hAFA0;
defparam \p[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y60_N12
cycloneive_lcell_comb \Add5~68 (
// Equation(s):
// \Add5~68_combout  = (p[22] & (\Add5~67  $ (GND))) # (!p[22] & (!\Add5~67  & VCC))
// \Add5~69  = CARRY((p[22] & !\Add5~67 ))

	.dataa(gnd),
	.datab(p[22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~67 ),
	.combout(\Add5~68_combout ),
	.cout(\Add5~69 ));
// synopsys translate_off
defparam \Add5~68 .lut_mask = 16'hC30C;
defparam \Add5~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y60_N8
cycloneive_lcell_comb \Add5~115 (
// Equation(s):
// \Add5~115_combout  = (\Add5~68_combout  & ((p[31]) # ((\LessThan2~0_combout  & \LessThan2~5_combout ))))

	.dataa(p[31]),
	.datab(\LessThan2~0_combout ),
	.datac(\Add5~68_combout ),
	.datad(\LessThan2~5_combout ),
	.cin(gnd),
	.combout(\Add5~115_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~115 .lut_mask = 16'hE0A0;
defparam \Add5~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y60_N4
cycloneive_lcell_comb \p[22] (
// Equation(s):
// p[22] = (\p[0]~0_combout  & ((\Add5~115_combout ))) # (!\p[0]~0_combout  & (p[22]))

	.dataa(gnd),
	.datab(p[22]),
	.datac(\p[0]~0_combout ),
	.datad(\Add5~115_combout ),
	.cin(gnd),
	.combout(p[22]),
	.cout());
// synopsys translate_off
defparam \p[22] .lut_mask = 16'hFC0C;
defparam \p[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y60_N14
cycloneive_lcell_comb \Add5~70 (
// Equation(s):
// \Add5~70_combout  = (p[23] & (!\Add5~69 )) # (!p[23] & ((\Add5~69 ) # (GND)))
// \Add5~71  = CARRY((!\Add5~69 ) # (!p[23]))

	.dataa(p[23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~69 ),
	.combout(\Add5~70_combout ),
	.cout(\Add5~71 ));
// synopsys translate_off
defparam \Add5~70 .lut_mask = 16'h5A5F;
defparam \Add5~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y60_N30
cycloneive_lcell_comb \Add5~116 (
// Equation(s):
// \Add5~116_combout  = (\Add5~70_combout  & ((p[31]) # ((\LessThan2~0_combout  & \LessThan2~5_combout ))))

	.dataa(p[31]),
	.datab(\LessThan2~0_combout ),
	.datac(\Add5~70_combout ),
	.datad(\LessThan2~5_combout ),
	.cin(gnd),
	.combout(\Add5~116_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~116 .lut_mask = 16'hE0A0;
defparam \Add5~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y60_N22
cycloneive_lcell_comb \p[23] (
// Equation(s):
// p[23] = (\p[0]~0_combout  & (\Add5~116_combout )) # (!\p[0]~0_combout  & ((p[23])))

	.dataa(\Add5~116_combout ),
	.datab(gnd),
	.datac(\p[0]~0_combout ),
	.datad(p[23]),
	.cin(gnd),
	.combout(p[23]),
	.cout());
// synopsys translate_off
defparam \p[23] .lut_mask = 16'hAFA0;
defparam \p[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y60_N16
cycloneive_lcell_comb \Add5~72 (
// Equation(s):
// \Add5~72_combout  = (p[24] & (\Add5~71  $ (GND))) # (!p[24] & (!\Add5~71  & VCC))
// \Add5~73  = CARRY((p[24] & !\Add5~71 ))

	.dataa(gnd),
	.datab(p[24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~71 ),
	.combout(\Add5~72_combout ),
	.cout(\Add5~73 ));
// synopsys translate_off
defparam \Add5~72 .lut_mask = 16'hC30C;
defparam \Add5~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y60_N14
cycloneive_lcell_comb \Add5~117 (
// Equation(s):
// \Add5~117_combout  = (\Add5~72_combout  & ((p[31]) # ((\LessThan2~0_combout  & \LessThan2~5_combout ))))

	.dataa(p[31]),
	.datab(\LessThan2~0_combout ),
	.datac(\LessThan2~5_combout ),
	.datad(\Add5~72_combout ),
	.cin(gnd),
	.combout(\Add5~117_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~117 .lut_mask = 16'hEA00;
defparam \Add5~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y60_N24
cycloneive_lcell_comb \p[24] (
// Equation(s):
// p[24] = (\p[0]~0_combout  & (\Add5~117_combout )) # (!\p[0]~0_combout  & ((p[24])))

	.dataa(gnd),
	.datab(\Add5~117_combout ),
	.datac(\p[0]~0_combout ),
	.datad(p[24]),
	.cin(gnd),
	.combout(p[24]),
	.cout());
// synopsys translate_off
defparam \p[24] .lut_mask = 16'hCFC0;
defparam \p[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y60_N18
cycloneive_lcell_comb \Add5~74 (
// Equation(s):
// \Add5~74_combout  = (p[25] & (!\Add5~73 )) # (!p[25] & ((\Add5~73 ) # (GND)))
// \Add5~75  = CARRY((!\Add5~73 ) # (!p[25]))

	.dataa(p[25]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~73 ),
	.combout(\Add5~74_combout ),
	.cout(\Add5~75 ));
// synopsys translate_off
defparam \Add5~74 .lut_mask = 16'h5A5F;
defparam \Add5~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y60_N18
cycloneive_lcell_comb \Add5~118 (
// Equation(s):
// \Add5~118_combout  = (\Add5~74_combout  & ((p[31]) # ((\LessThan2~0_combout  & \LessThan2~5_combout ))))

	.dataa(p[31]),
	.datab(\LessThan2~0_combout ),
	.datac(\LessThan2~5_combout ),
	.datad(\Add5~74_combout ),
	.cin(gnd),
	.combout(\Add5~118_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~118 .lut_mask = 16'hEA00;
defparam \Add5~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y60_N26
cycloneive_lcell_comb \p[25] (
// Equation(s):
// p[25] = (\p[0]~0_combout  & ((\Add5~118_combout ))) # (!\p[0]~0_combout  & (p[25]))

	.dataa(p[25]),
	.datab(gnd),
	.datac(\p[0]~0_combout ),
	.datad(\Add5~118_combout ),
	.cin(gnd),
	.combout(p[25]),
	.cout());
// synopsys translate_off
defparam \p[25] .lut_mask = 16'hFA0A;
defparam \p[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y60_N20
cycloneive_lcell_comb \Add5~76 (
// Equation(s):
// \Add5~76_combout  = (p[26] & (\Add5~75  $ (GND))) # (!p[26] & (!\Add5~75  & VCC))
// \Add5~77  = CARRY((p[26] & !\Add5~75 ))

	.dataa(p[26]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~75 ),
	.combout(\Add5~76_combout ),
	.cout(\Add5~77 ));
// synopsys translate_off
defparam \Add5~76 .lut_mask = 16'hA50A;
defparam \Add5~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y60_N28
cycloneive_lcell_comb \Add5~119 (
// Equation(s):
// \Add5~119_combout  = (\Add5~76_combout  & ((p[31]) # ((\LessThan2~5_combout  & \LessThan2~0_combout ))))

	.dataa(\LessThan2~5_combout ),
	.datab(\LessThan2~0_combout ),
	.datac(\Add5~76_combout ),
	.datad(p[31]),
	.cin(gnd),
	.combout(\Add5~119_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~119 .lut_mask = 16'hF080;
defparam \Add5~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y60_N12
cycloneive_lcell_comb \p[26] (
// Equation(s):
// p[26] = (\p[0]~0_combout  & ((\Add5~119_combout ))) # (!\p[0]~0_combout  & (p[26]))

	.dataa(p[26]),
	.datab(gnd),
	.datac(\Add5~119_combout ),
	.datad(\p[0]~0_combout ),
	.cin(gnd),
	.combout(p[26]),
	.cout());
// synopsys translate_off
defparam \p[26] .lut_mask = 16'hF0AA;
defparam \p[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y60_N22
cycloneive_lcell_comb \Add5~78 (
// Equation(s):
// \Add5~78_combout  = (p[27] & (!\Add5~77 )) # (!p[27] & ((\Add5~77 ) # (GND)))
// \Add5~79  = CARRY((!\Add5~77 ) # (!p[27]))

	.dataa(gnd),
	.datab(p[27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~77 ),
	.combout(\Add5~78_combout ),
	.cout(\Add5~79 ));
// synopsys translate_off
defparam \Add5~78 .lut_mask = 16'h3C3F;
defparam \Add5~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y60_N12
cycloneive_lcell_comb \Add5~109 (
// Equation(s):
// \Add5~109_combout  = (\Add5~78_combout  & ((p[31]) # ((\LessThan2~5_combout  & \LessThan2~0_combout ))))

	.dataa(p[31]),
	.datab(\LessThan2~5_combout ),
	.datac(\LessThan2~0_combout ),
	.datad(\Add5~78_combout ),
	.cin(gnd),
	.combout(\Add5~109_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~109 .lut_mask = 16'hEA00;
defparam \Add5~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y60_N24
cycloneive_lcell_comb \p[27] (
// Equation(s):
// p[27] = (\p[0]~0_combout  & (\Add5~109_combout )) # (!\p[0]~0_combout  & ((p[27])))

	.dataa(\Add5~109_combout ),
	.datab(p[27]),
	.datac(\p[0]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(p[27]),
	.cout());
// synopsys translate_off
defparam \p[27] .lut_mask = 16'hACAC;
defparam \p[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y60_N24
cycloneive_lcell_comb \Add5~80 (
// Equation(s):
// \Add5~80_combout  = (p[28] & (\Add5~79  $ (GND))) # (!p[28] & (!\Add5~79  & VCC))
// \Add5~81  = CARRY((p[28] & !\Add5~79 ))

	.dataa(gnd),
	.datab(p[28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~79 ),
	.combout(\Add5~80_combout ),
	.cout(\Add5~81 ));
// synopsys translate_off
defparam \Add5~80 .lut_mask = 16'hC30C;
defparam \Add5~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y60_N10
cycloneive_lcell_comb \Add5~110 (
// Equation(s):
// \Add5~110_combout  = (\Add5~80_combout  & ((p[31]) # ((\LessThan2~5_combout  & \LessThan2~0_combout ))))

	.dataa(p[31]),
	.datab(\LessThan2~5_combout ),
	.datac(\LessThan2~0_combout ),
	.datad(\Add5~80_combout ),
	.cin(gnd),
	.combout(\Add5~110_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~110 .lut_mask = 16'hEA00;
defparam \Add5~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y60_N28
cycloneive_lcell_comb \p[28] (
// Equation(s):
// p[28] = (\p[0]~0_combout  & (\Add5~110_combout )) # (!\p[0]~0_combout  & ((p[28])))

	.dataa(\Add5~110_combout ),
	.datab(p[28]),
	.datac(\p[0]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(p[28]),
	.cout());
// synopsys translate_off
defparam \p[28] .lut_mask = 16'hACAC;
defparam \p[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y60_N26
cycloneive_lcell_comb \Add5~82 (
// Equation(s):
// \Add5~82_combout  = (p[29] & (!\Add5~81 )) # (!p[29] & ((\Add5~81 ) # (GND)))
// \Add5~83  = CARRY((!\Add5~81 ) # (!p[29]))

	.dataa(p[29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~81 ),
	.combout(\Add5~82_combout ),
	.cout(\Add5~83 ));
// synopsys translate_off
defparam \Add5~82 .lut_mask = 16'h5A5F;
defparam \Add5~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y60_N14
cycloneive_lcell_comb \Add5~111 (
// Equation(s):
// \Add5~111_combout  = (\Add5~82_combout  & ((p[31]) # ((\LessThan2~5_combout  & \LessThan2~0_combout ))))

	.dataa(\Add5~82_combout ),
	.datab(p[31]),
	.datac(\LessThan2~5_combout ),
	.datad(\LessThan2~0_combout ),
	.cin(gnd),
	.combout(\Add5~111_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~111 .lut_mask = 16'hA888;
defparam \Add5~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y60_N4
cycloneive_lcell_comb \p[29] (
// Equation(s):
// p[29] = (\p[0]~0_combout  & (\Add5~111_combout )) # (!\p[0]~0_combout  & ((p[29])))

	.dataa(gnd),
	.datab(\Add5~111_combout ),
	.datac(\p[0]~0_combout ),
	.datad(p[29]),
	.cin(gnd),
	.combout(p[29]),
	.cout());
// synopsys translate_off
defparam \p[29] .lut_mask = 16'hCFC0;
defparam \p[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y60_N28
cycloneive_lcell_comb \Add5~84 (
// Equation(s):
// \Add5~84_combout  = (p[30] & (\Add5~83  $ (GND))) # (!p[30] & (!\Add5~83  & VCC))
// \Add5~85  = CARRY((p[30] & !\Add5~83 ))

	.dataa(p[30]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~83 ),
	.combout(\Add5~84_combout ),
	.cout(\Add5~85 ));
// synopsys translate_off
defparam \Add5~84 .lut_mask = 16'hA50A;
defparam \Add5~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y60_N30
cycloneive_lcell_comb \Add5~86 (
// Equation(s):
// \Add5~86_combout  = \Add5~85  $ (p[31])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(p[31]),
	.cin(\Add5~85 ),
	.combout(\Add5~86_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~86 .lut_mask = 16'h0FF0;
defparam \Add5~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y60_N18
cycloneive_lcell_comb \Add5~108 (
// Equation(s):
// \Add5~108_combout  = (\Add5~86_combout  & ((p[31]) # ((\LessThan2~0_combout  & \LessThan2~5_combout ))))

	.dataa(\LessThan2~0_combout ),
	.datab(\LessThan2~5_combout ),
	.datac(p[31]),
	.datad(\Add5~86_combout ),
	.cin(gnd),
	.combout(\Add5~108_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~108 .lut_mask = 16'hF800;
defparam \Add5~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y60_N22
cycloneive_lcell_comb \p[31] (
// Equation(s):
// p[31] = (\p[0]~0_combout  & ((\Add5~108_combout ))) # (!\p[0]~0_combout  & (p[31]))

	.dataa(p[31]),
	.datab(gnd),
	.datac(\p[0]~0_combout ),
	.datad(\Add5~108_combout ),
	.cin(gnd),
	.combout(p[31]),
	.cout());
// synopsys translate_off
defparam \p[31] .lut_mask = 16'hFA0A;
defparam \p[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y60_N16
cycloneive_lcell_comb \Add5~112 (
// Equation(s):
// \Add5~112_combout  = (\Add5~84_combout  & ((p[31]) # ((\LessThan2~0_combout  & \LessThan2~5_combout ))))

	.dataa(\LessThan2~0_combout ),
	.datab(p[31]),
	.datac(\LessThan2~5_combout ),
	.datad(\Add5~84_combout ),
	.cin(gnd),
	.combout(\Add5~112_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~112 .lut_mask = 16'hEC00;
defparam \Add5~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y60_N6
cycloneive_lcell_comb \p[30] (
// Equation(s):
// p[30] = (\p[0]~0_combout  & ((\Add5~112_combout ))) # (!\p[0]~0_combout  & (p[30]))

	.dataa(p[30]),
	.datab(\Add5~112_combout ),
	.datac(\p[0]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(p[30]),
	.cout());
// synopsys translate_off
defparam \p[30] .lut_mask = 16'hCACA;
defparam \p[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y60_N26
cycloneive_lcell_comb \LessThan2~0 (
// Equation(s):
// \LessThan2~0_combout  = (!p[30] & (!p[27] & (!p[29] & !p[28])))

	.dataa(p[30]),
	.datab(p[27]),
	.datac(p[29]),
	.datad(p[28]),
	.cin(gnd),
	.combout(\LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan2~0 .lut_mask = 16'h0001;
defparam \LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y59_N2
cycloneive_lcell_comb \Add5~94 (
// Equation(s):
// \Add5~94_combout  = (\Add5~58_combout  & ((p[31]) # ((\LessThan2~5_combout  & \LessThan2~0_combout ))))

	.dataa(\LessThan2~5_combout ),
	.datab(\LessThan2~0_combout ),
	.datac(\Add5~58_combout ),
	.datad(p[31]),
	.cin(gnd),
	.combout(\Add5~94_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~94 .lut_mask = 16'hF080;
defparam \Add5~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y59_N4
cycloneive_lcell_comb \p[17] (
// Equation(s):
// p[17] = (\p[0]~0_combout  & (\Add5~94_combout )) # (!\p[0]~0_combout  & ((p[17])))

	.dataa(gnd),
	.datab(\Add5~94_combout ),
	.datac(p[17]),
	.datad(\p[0]~0_combout ),
	.cin(gnd),
	.combout(p[17]),
	.cout());
// synopsys translate_off
defparam \p[17] .lut_mask = 16'hCCF0;
defparam \p[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y59_N16
cycloneive_lcell_comb \LessThan2~2 (
// Equation(s):
// \LessThan2~2_combout  = (!p[17] & (!p[15] & (!p[18] & !p[16])))

	.dataa(p[17]),
	.datab(p[15]),
	.datac(p[18]),
	.datad(p[16]),
	.cin(gnd),
	.combout(\LessThan2~2_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan2~2 .lut_mask = 16'h0001;
defparam \LessThan2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y60_N0
cycloneive_lcell_comb \LessThan2~4 (
// Equation(s):
// \LessThan2~4_combout  = (!p[25] & (!p[24] & (!p[23] & !p[26])))

	.dataa(p[25]),
	.datab(p[24]),
	.datac(p[23]),
	.datad(p[26]),
	.cin(gnd),
	.combout(\LessThan2~4_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan2~4 .lut_mask = 16'h0001;
defparam \LessThan2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y61_N4
cycloneive_lcell_comb \LessThan2~1 (
// Equation(s):
// \LessThan2~1_combout  = (!p[12] & (!p[11] & (!p[14] & !p[13])))

	.dataa(p[12]),
	.datab(p[11]),
	.datac(p[14]),
	.datad(p[13]),
	.cin(gnd),
	.combout(\LessThan2~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan2~1 .lut_mask = 16'h0001;
defparam \LessThan2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y60_N16
cycloneive_lcell_comb \LessThan2~3 (
// Equation(s):
// \LessThan2~3_combout  = (!p[19] & (!p[20] & (!p[22] & !p[21])))

	.dataa(p[19]),
	.datab(p[20]),
	.datac(p[22]),
	.datad(p[21]),
	.cin(gnd),
	.combout(\LessThan2~3_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan2~3 .lut_mask = 16'h0001;
defparam \LessThan2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y61_N30
cycloneive_lcell_comb \LessThan2~5 (
// Equation(s):
// \LessThan2~5_combout  = (\LessThan2~2_combout  & (\LessThan2~4_combout  & (\LessThan2~1_combout  & \LessThan2~3_combout )))

	.dataa(\LessThan2~2_combout ),
	.datab(\LessThan2~4_combout ),
	.datac(\LessThan2~1_combout ),
	.datad(\LessThan2~3_combout ),
	.cin(gnd),
	.combout(\LessThan2~5_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan2~5 .lut_mask = 16'h8000;
defparam \LessThan2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y60_N8
cycloneive_lcell_comb \LessThan2~6 (
// Equation(s):
// \LessThan2~6_combout  = (p[31]) # ((\LessThan2~5_combout  & \LessThan2~0_combout ))

	.dataa(gnd),
	.datab(\LessThan2~5_combout ),
	.datac(\LessThan2~0_combout ),
	.datad(p[31]),
	.cin(gnd),
	.combout(\LessThan2~6_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan2~6 .lut_mask = 16'hFFC0;
defparam \LessThan2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y48_N0
cycloneive_lcell_comb \Add19~0 (
// Equation(s):
// \Add19~0_combout  = t[0] $ (VCC)
// \Add19~1  = CARRY(t[0])

	.dataa(t[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add19~0_combout ),
	.cout(\Add19~1 ));
// synopsys translate_off
defparam \Add19~0 .lut_mask = 16'h55AA;
defparam \Add19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y47_N26
cycloneive_lcell_comb \t[0]~3 (
// Equation(s):
// \t[0]~3_combout  = (\Add19~0_combout  & !\Equal18~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add19~0_combout ),
	.datad(\Equal18~10_combout ),
	.cin(gnd),
	.combout(\t[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \t[0]~3 .lut_mask = 16'h00F0;
defparam \t[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N12
cycloneive_lcell_comb \s[0]~0 (
// Equation(s):
// \s[0]~0_combout  = (s[0]) # (s[3])

	.dataa(gnd),
	.datab(s[0]),
	.datac(gnd),
	.datad(s[3]),
	.cin(gnd),
	.combout(\s[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \s[0]~0 .lut_mask = 16'hFFCC;
defparam \s[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N26
cycloneive_lcell_comb \s[0] (
// Equation(s):
// s[0] = (\state.summing_s_13502~combout  & ((!\s[0]~0_combout ))) # (!\state.summing_s_13502~combout  & (s[0]))

	.dataa(s[0]),
	.datab(gnd),
	.datac(\s[0]~0_combout ),
	.datad(\state.summing_s_13502~combout ),
	.cin(gnd),
	.combout(s[0]),
	.cout());
// synopsys translate_off
defparam \s[0] .lut_mask = 16'h0FAA;
defparam \s[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N8
cycloneive_lcell_comb \s[1]~1 (
// Equation(s):
// \s[1]~1_combout  = (!s[3] & (s[0] $ (s[1])))

	.dataa(gnd),
	.datab(s[0]),
	.datac(s[3]),
	.datad(s[1]),
	.cin(gnd),
	.combout(\s[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \s[1]~1 .lut_mask = 16'h030C;
defparam \s[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N30
cycloneive_lcell_comb \s[1] (
// Equation(s):
// s[1] = (\state.summing_s_13502~combout  & ((\s[1]~1_combout ))) # (!\state.summing_s_13502~combout  & (s[1]))

	.dataa(s[1]),
	.datab(gnd),
	.datac(\s[1]~1_combout ),
	.datad(\state.summing_s_13502~combout ),
	.cin(gnd),
	.combout(s[1]),
	.cout());
// synopsys translate_off
defparam \s[1] .lut_mask = 16'hF0AA;
defparam \s[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N16
cycloneive_lcell_comb \WideOr13~0 (
// Equation(s):
// \WideOr13~0_combout  = (!s[3] & (s[2] $ (((s[0] & s[1])))))

	.dataa(s[0]),
	.datab(s[2]),
	.datac(s[1]),
	.datad(s[3]),
	.cin(gnd),
	.combout(\WideOr13~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr13~0 .lut_mask = 16'h006C;
defparam \WideOr13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N18
cycloneive_lcell_comb \s[2] (
// Equation(s):
// s[2] = (\state.summing_s_13502~combout  & (\WideOr13~0_combout )) # (!\state.summing_s_13502~combout  & ((s[2])))

	.dataa(gnd),
	.datab(\WideOr13~0_combout ),
	.datac(s[2]),
	.datad(\state.summing_s_13502~combout ),
	.cin(gnd),
	.combout(s[2]),
	.cout());
// synopsys translate_off
defparam \s[2] .lut_mask = 16'hCCF0;
defparam \s[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N28
cycloneive_lcell_comb \Equal17~0 (
// Equation(s):
// \Equal17~0_combout  = (s[0] & (s[1] & (!s[3] & s[2])))

	.dataa(s[0]),
	.datab(s[1]),
	.datac(s[3]),
	.datad(s[2]),
	.cin(gnd),
	.combout(\Equal17~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal17~0 .lut_mask = 16'h0800;
defparam \Equal17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N20
cycloneive_lcell_comb \s[3] (
// Equation(s):
// s[3] = (\state.summing_s_13502~combout  & ((\Equal17~0_combout ))) # (!\state.summing_s_13502~combout  & (s[3]))

	.dataa(gnd),
	.datab(s[3]),
	.datac(\Equal17~0_combout ),
	.datad(\state.summing_s_13502~combout ),
	.cin(gnd),
	.combout(s[3]),
	.cout());
// synopsys translate_off
defparam \s[3] .lut_mask = 16'hF0CC;
defparam \s[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y47_N30
cycloneive_lcell_comb \t[31]~0 (
// Equation(s):
// \t[31]~0_combout  = (\state.summing_s_13502~combout  & ((\Equal18~10_combout ) # (s[3])))

	.dataa(\Equal18~10_combout ),
	.datab(gnd),
	.datac(s[3]),
	.datad(\state.summing_s_13502~combout ),
	.cin(gnd),
	.combout(\t[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \t[31]~0 .lut_mask = 16'hFA00;
defparam \t[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y47_N0
cycloneive_lcell_comb \t[0] (
// Equation(s):
// t[0] = (\t[31]~0_combout  & ((\t[0]~3_combout ))) # (!\t[31]~0_combout  & (t[0]))

	.dataa(gnd),
	.datab(t[0]),
	.datac(\t[0]~3_combout ),
	.datad(\t[31]~0_combout ),
	.cin(gnd),
	.combout(t[0]),
	.cout());
// synopsys translate_off
defparam \t[0] .lut_mask = 16'hF0CC;
defparam \t[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y48_N2
cycloneive_lcell_comb \Add19~2 (
// Equation(s):
// \Add19~2_combout  = (t[1] & (!\Add19~1 )) # (!t[1] & ((\Add19~1 ) # (GND)))
// \Add19~3  = CARRY((!\Add19~1 ) # (!t[1]))

	.dataa(gnd),
	.datab(t[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add19~1 ),
	.combout(\Add19~2_combout ),
	.cout(\Add19~3 ));
// synopsys translate_off
defparam \Add19~2 .lut_mask = 16'h3C3F;
defparam \Add19~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y47_N6
cycloneive_lcell_comb \t[1] (
// Equation(s):
// t[1] = (\t[31]~0_combout  & ((\Add19~2_combout ))) # (!\t[31]~0_combout  & (t[1]))

	.dataa(t[1]),
	.datab(gnd),
	.datac(\Add19~2_combout ),
	.datad(\t[31]~0_combout ),
	.cin(gnd),
	.combout(t[1]),
	.cout());
// synopsys translate_off
defparam \t[1] .lut_mask = 16'hF0AA;
defparam \t[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y48_N4
cycloneive_lcell_comb \Add19~4 (
// Equation(s):
// \Add19~4_combout  = (t[2] & (\Add19~3  $ (GND))) # (!t[2] & (!\Add19~3  & VCC))
// \Add19~5  = CARRY((t[2] & !\Add19~3 ))

	.dataa(gnd),
	.datab(t[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add19~3 ),
	.combout(\Add19~4_combout ),
	.cout(\Add19~5 ));
// synopsys translate_off
defparam \Add19~4 .lut_mask = 16'hC30C;
defparam \Add19~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y47_N22
cycloneive_lcell_comb \t[2] (
// Equation(s):
// t[2] = (\t[31]~0_combout  & (\Add19~4_combout )) # (!\t[31]~0_combout  & ((t[2])))

	.dataa(\Add19~4_combout ),
	.datab(gnd),
	.datac(t[2]),
	.datad(\t[31]~0_combout ),
	.cin(gnd),
	.combout(t[2]),
	.cout());
// synopsys translate_off
defparam \t[2] .lut_mask = 16'hAAF0;
defparam \t[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y48_N6
cycloneive_lcell_comb \Add19~6 (
// Equation(s):
// \Add19~6_combout  = (t[3] & (!\Add19~5 )) # (!t[3] & ((\Add19~5 ) # (GND)))
// \Add19~7  = CARRY((!\Add19~5 ) # (!t[3]))

	.dataa(t[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add19~5 ),
	.combout(\Add19~6_combout ),
	.cout(\Add19~7 ));
// synopsys translate_off
defparam \Add19~6 .lut_mask = 16'h5A5F;
defparam \Add19~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y47_N4
cycloneive_lcell_comb \t[3] (
// Equation(s):
// t[3] = (\t[31]~0_combout  & (\Add19~6_combout )) # (!\t[31]~0_combout  & ((t[3])))

	.dataa(\Add19~6_combout ),
	.datab(gnd),
	.datac(t[3]),
	.datad(\t[31]~0_combout ),
	.cin(gnd),
	.combout(t[3]),
	.cout());
// synopsys translate_off
defparam \t[3] .lut_mask = 16'hAAF0;
defparam \t[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y48_N8
cycloneive_lcell_comb \Add19~8 (
// Equation(s):
// \Add19~8_combout  = (t[4] & (\Add19~7  $ (GND))) # (!t[4] & (!\Add19~7  & VCC))
// \Add19~9  = CARRY((t[4] & !\Add19~7 ))

	.dataa(gnd),
	.datab(t[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add19~7 ),
	.combout(\Add19~8_combout ),
	.cout(\Add19~9 ));
// synopsys translate_off
defparam \Add19~8 .lut_mask = 16'hC30C;
defparam \Add19~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y47_N18
cycloneive_lcell_comb \t[4] (
// Equation(s):
// t[4] = (\t[31]~0_combout  & (\Add19~8_combout )) # (!\t[31]~0_combout  & ((t[4])))

	.dataa(gnd),
	.datab(\Add19~8_combout ),
	.datac(t[4]),
	.datad(\t[31]~0_combout ),
	.cin(gnd),
	.combout(t[4]),
	.cout());
// synopsys translate_off
defparam \t[4] .lut_mask = 16'hCCF0;
defparam \t[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y48_N10
cycloneive_lcell_comb \Add19~10 (
// Equation(s):
// \Add19~10_combout  = (t[5] & (!\Add19~9 )) # (!t[5] & ((\Add19~9 ) # (GND)))
// \Add19~11  = CARRY((!\Add19~9 ) # (!t[5]))

	.dataa(gnd),
	.datab(t[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add19~9 ),
	.combout(\Add19~10_combout ),
	.cout(\Add19~11 ));
// synopsys translate_off
defparam \Add19~10 .lut_mask = 16'h3C3F;
defparam \Add19~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y47_N0
cycloneive_lcell_comb \t[5] (
// Equation(s):
// t[5] = (\t[31]~0_combout  & ((\Add19~10_combout ))) # (!\t[31]~0_combout  & (t[5]))

	.dataa(gnd),
	.datab(t[5]),
	.datac(\Add19~10_combout ),
	.datad(\t[31]~0_combout ),
	.cin(gnd),
	.combout(t[5]),
	.cout());
// synopsys translate_off
defparam \t[5] .lut_mask = 16'hF0CC;
defparam \t[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y48_N12
cycloneive_lcell_comb \Add19~12 (
// Equation(s):
// \Add19~12_combout  = (t[6] & (\Add19~11  $ (GND))) # (!t[6] & (!\Add19~11  & VCC))
// \Add19~13  = CARRY((t[6] & !\Add19~11 ))

	.dataa(t[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add19~11 ),
	.combout(\Add19~12_combout ),
	.cout(\Add19~13 ));
// synopsys translate_off
defparam \Add19~12 .lut_mask = 16'hA50A;
defparam \Add19~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y47_N16
cycloneive_lcell_comb \t[6] (
// Equation(s):
// t[6] = (\t[31]~0_combout  & ((\Add19~12_combout ))) # (!\t[31]~0_combout  & (t[6]))

	.dataa(gnd),
	.datab(t[6]),
	.datac(\Add19~12_combout ),
	.datad(\t[31]~0_combout ),
	.cin(gnd),
	.combout(t[6]),
	.cout());
// synopsys translate_off
defparam \t[6] .lut_mask = 16'hF0CC;
defparam \t[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y48_N14
cycloneive_lcell_comb \Add19~14 (
// Equation(s):
// \Add19~14_combout  = (t[7] & (!\Add19~13 )) # (!t[7] & ((\Add19~13 ) # (GND)))
// \Add19~15  = CARRY((!\Add19~13 ) # (!t[7]))

	.dataa(gnd),
	.datab(t[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add19~13 ),
	.combout(\Add19~14_combout ),
	.cout(\Add19~15 ));
// synopsys translate_off
defparam \Add19~14 .lut_mask = 16'h3C3F;
defparam \Add19~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y47_N28
cycloneive_lcell_comb \t[7] (
// Equation(s):
// t[7] = (\t[31]~0_combout  & ((\Add19~14_combout ))) # (!\t[31]~0_combout  & (t[7]))

	.dataa(gnd),
	.datab(t[7]),
	.datac(\Add19~14_combout ),
	.datad(\t[31]~0_combout ),
	.cin(gnd),
	.combout(t[7]),
	.cout());
// synopsys translate_off
defparam \t[7] .lut_mask = 16'hF0CC;
defparam \t[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y48_N16
cycloneive_lcell_comb \Add19~16 (
// Equation(s):
// \Add19~16_combout  = (t[8] & (\Add19~15  $ (GND))) # (!t[8] & (!\Add19~15  & VCC))
// \Add19~17  = CARRY((t[8] & !\Add19~15 ))

	.dataa(t[8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add19~15 ),
	.combout(\Add19~16_combout ),
	.cout(\Add19~17 ));
// synopsys translate_off
defparam \Add19~16 .lut_mask = 16'hA50A;
defparam \Add19~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y48_N20
cycloneive_lcell_comb \t[8]~2 (
// Equation(s):
// \t[8]~2_combout  = (\Add19~16_combout  & !\Equal18~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add19~16_combout ),
	.datad(\Equal18~10_combout ),
	.cin(gnd),
	.combout(\t[8]~2_combout ),
	.cout());
// synopsys translate_off
defparam \t[8]~2 .lut_mask = 16'h00F0;
defparam \t[8]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N20
cycloneive_lcell_comb \t[8] (
// Equation(s):
// t[8] = (\t[31]~0_combout  & ((\t[8]~2_combout ))) # (!\t[31]~0_combout  & (t[8]))

	.dataa(gnd),
	.datab(t[8]),
	.datac(\t[8]~2_combout ),
	.datad(\t[31]~0_combout ),
	.cin(gnd),
	.combout(t[8]),
	.cout());
// synopsys translate_off
defparam \t[8] .lut_mask = 16'hF0CC;
defparam \t[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y48_N18
cycloneive_lcell_comb \Add19~18 (
// Equation(s):
// \Add19~18_combout  = (t[9] & (!\Add19~17 )) # (!t[9] & ((\Add19~17 ) # (GND)))
// \Add19~19  = CARRY((!\Add19~17 ) # (!t[9]))

	.dataa(gnd),
	.datab(t[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add19~17 ),
	.combout(\Add19~18_combout ),
	.cout(\Add19~19 ));
// synopsys translate_off
defparam \Add19~18 .lut_mask = 16'h3C3F;
defparam \Add19~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y48_N24
cycloneive_lcell_comb \t[9]~1 (
// Equation(s):
// \t[9]~1_combout  = (!\Equal18~10_combout  & \Add19~18_combout )

	.dataa(gnd),
	.datab(\Equal18~10_combout ),
	.datac(gnd),
	.datad(\Add19~18_combout ),
	.cin(gnd),
	.combout(\t[9]~1_combout ),
	.cout());
// synopsys translate_off
defparam \t[9]~1 .lut_mask = 16'h3300;
defparam \t[9]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y48_N30
cycloneive_lcell_comb \t[9] (
// Equation(s):
// t[9] = (\t[31]~0_combout  & ((\t[9]~1_combout ))) # (!\t[31]~0_combout  & (t[9]))

	.dataa(t[9]),
	.datab(gnd),
	.datac(\t[9]~1_combout ),
	.datad(\t[31]~0_combout ),
	.cin(gnd),
	.combout(t[9]),
	.cout());
// synopsys translate_off
defparam \t[9] .lut_mask = 16'hF0AA;
defparam \t[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y48_N20
cycloneive_lcell_comb \Add19~20 (
// Equation(s):
// \Add19~20_combout  = (t[10] & (\Add19~19  $ (GND))) # (!t[10] & (!\Add19~19  & VCC))
// \Add19~21  = CARRY((t[10] & !\Add19~19 ))

	.dataa(gnd),
	.datab(t[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add19~19 ),
	.combout(\Add19~20_combout ),
	.cout(\Add19~21 ));
// synopsys translate_off
defparam \Add19~20 .lut_mask = 16'hC30C;
defparam \Add19~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y46_N2
cycloneive_lcell_comb \t[10] (
// Equation(s):
// t[10] = (\t[31]~0_combout  & ((\Add19~20_combout ))) # (!\t[31]~0_combout  & (t[10]))

	.dataa(gnd),
	.datab(t[10]),
	.datac(\Add19~20_combout ),
	.datad(\t[31]~0_combout ),
	.cin(gnd),
	.combout(t[10]),
	.cout());
// synopsys translate_off
defparam \t[10] .lut_mask = 16'hF0CC;
defparam \t[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y48_N22
cycloneive_lcell_comb \Add19~22 (
// Equation(s):
// \Add19~22_combout  = (t[11] & (!\Add19~21 )) # (!t[11] & ((\Add19~21 ) # (GND)))
// \Add19~23  = CARRY((!\Add19~21 ) # (!t[11]))

	.dataa(gnd),
	.datab(t[11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add19~21 ),
	.combout(\Add19~22_combout ),
	.cout(\Add19~23 ));
// synopsys translate_off
defparam \Add19~22 .lut_mask = 16'h3C3F;
defparam \Add19~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N8
cycloneive_lcell_comb \t[11] (
// Equation(s):
// t[11] = (\t[31]~0_combout  & ((\Add19~22_combout ))) # (!\t[31]~0_combout  & (t[11]))

	.dataa(gnd),
	.datab(t[11]),
	.datac(\Add19~22_combout ),
	.datad(\t[31]~0_combout ),
	.cin(gnd),
	.combout(t[11]),
	.cout());
// synopsys translate_off
defparam \t[11] .lut_mask = 16'hF0CC;
defparam \t[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y48_N24
cycloneive_lcell_comb \Add19~24 (
// Equation(s):
// \Add19~24_combout  = (t[12] & (\Add19~23  $ (GND))) # (!t[12] & (!\Add19~23  & VCC))
// \Add19~25  = CARRY((t[12] & !\Add19~23 ))

	.dataa(gnd),
	.datab(t[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add19~23 ),
	.combout(\Add19~24_combout ),
	.cout(\Add19~25 ));
// synopsys translate_off
defparam \Add19~24 .lut_mask = 16'hC30C;
defparam \Add19~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y48_N22
cycloneive_lcell_comb \t[12] (
// Equation(s):
// t[12] = (\t[31]~0_combout  & (\Add19~24_combout )) # (!\t[31]~0_combout  & ((t[12])))

	.dataa(gnd),
	.datab(\Add19~24_combout ),
	.datac(t[12]),
	.datad(\t[31]~0_combout ),
	.cin(gnd),
	.combout(t[12]),
	.cout());
// synopsys translate_off
defparam \t[12] .lut_mask = 16'hCCF0;
defparam \t[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y48_N26
cycloneive_lcell_comb \Add19~26 (
// Equation(s):
// \Add19~26_combout  = (t[13] & (!\Add19~25 )) # (!t[13] & ((\Add19~25 ) # (GND)))
// \Add19~27  = CARRY((!\Add19~25 ) # (!t[13]))

	.dataa(gnd),
	.datab(t[13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add19~25 ),
	.combout(\Add19~26_combout ),
	.cout(\Add19~27 ));
// synopsys translate_off
defparam \Add19~26 .lut_mask = 16'h3C3F;
defparam \Add19~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y48_N18
cycloneive_lcell_comb \t[13] (
// Equation(s):
// t[13] = (\t[31]~0_combout  & (\Add19~26_combout )) # (!\t[31]~0_combout  & ((t[13])))

	.dataa(\Add19~26_combout ),
	.datab(gnd),
	.datac(t[13]),
	.datad(\t[31]~0_combout ),
	.cin(gnd),
	.combout(t[13]),
	.cout());
// synopsys translate_off
defparam \t[13] .lut_mask = 16'hAAF0;
defparam \t[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y48_N28
cycloneive_lcell_comb \Add19~28 (
// Equation(s):
// \Add19~28_combout  = (t[14] & (\Add19~27  $ (GND))) # (!t[14] & (!\Add19~27  & VCC))
// \Add19~29  = CARRY((t[14] & !\Add19~27 ))

	.dataa(t[14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add19~27 ),
	.combout(\Add19~28_combout ),
	.cout(\Add19~29 ));
// synopsys translate_off
defparam \Add19~28 .lut_mask = 16'hA50A;
defparam \Add19~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y48_N10
cycloneive_lcell_comb \t[14] (
// Equation(s):
// t[14] = (\t[31]~0_combout  & ((\Add19~28_combout ))) # (!\t[31]~0_combout  & (t[14]))

	.dataa(t[14]),
	.datab(gnd),
	.datac(\Add19~28_combout ),
	.datad(\t[31]~0_combout ),
	.cin(gnd),
	.combout(t[14]),
	.cout());
// synopsys translate_off
defparam \t[14] .lut_mask = 16'hF0AA;
defparam \t[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y48_N30
cycloneive_lcell_comb \Add19~30 (
// Equation(s):
// \Add19~30_combout  = (t[15] & (!\Add19~29 )) # (!t[15] & ((\Add19~29 ) # (GND)))
// \Add19~31  = CARRY((!\Add19~29 ) # (!t[15]))

	.dataa(gnd),
	.datab(t[15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add19~29 ),
	.combout(\Add19~30_combout ),
	.cout(\Add19~31 ));
// synopsys translate_off
defparam \Add19~30 .lut_mask = 16'h3C3F;
defparam \Add19~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y48_N2
cycloneive_lcell_comb \t[15] (
// Equation(s):
// t[15] = (\t[31]~0_combout  & (\Add19~30_combout )) # (!\t[31]~0_combout  & ((t[15])))

	.dataa(gnd),
	.datab(\Add19~30_combout ),
	.datac(t[15]),
	.datad(\t[31]~0_combout ),
	.cin(gnd),
	.combout(t[15]),
	.cout());
// synopsys translate_off
defparam \t[15] .lut_mask = 16'hCCF0;
defparam \t[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y48_N12
cycloneive_lcell_comb \Equal18~5 (
// Equation(s):
// \Equal18~5_combout  = (!t[13] & (!t[15] & (!t[12] & !t[14])))

	.dataa(t[13]),
	.datab(t[15]),
	.datac(t[12]),
	.datad(t[14]),
	.cin(gnd),
	.combout(\Equal18~5_combout ),
	.cout());
// synopsys translate_off
defparam \Equal18~5 .lut_mask = 16'h0001;
defparam \Equal18~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y47_N0
cycloneive_lcell_comb \Add19~32 (
// Equation(s):
// \Add19~32_combout  = (t[16] & (\Add19~31  $ (GND))) # (!t[16] & (!\Add19~31  & VCC))
// \Add19~33  = CARRY((t[16] & !\Add19~31 ))

	.dataa(gnd),
	.datab(t[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add19~31 ),
	.combout(\Add19~32_combout ),
	.cout(\Add19~33 ));
// synopsys translate_off
defparam \Add19~32 .lut_mask = 16'hC30C;
defparam \Add19~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y47_N28
cycloneive_lcell_comb \t[16] (
// Equation(s):
// t[16] = (\t[31]~0_combout  & ((\Add19~32_combout ))) # (!\t[31]~0_combout  & (t[16]))

	.dataa(gnd),
	.datab(t[16]),
	.datac(\Add19~32_combout ),
	.datad(\t[31]~0_combout ),
	.cin(gnd),
	.combout(t[16]),
	.cout());
// synopsys translate_off
defparam \t[16] .lut_mask = 16'hF0CC;
defparam \t[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y47_N2
cycloneive_lcell_comb \Add19~34 (
// Equation(s):
// \Add19~34_combout  = (t[17] & (!\Add19~33 )) # (!t[17] & ((\Add19~33 ) # (GND)))
// \Add19~35  = CARRY((!\Add19~33 ) # (!t[17]))

	.dataa(t[17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add19~33 ),
	.combout(\Add19~34_combout ),
	.cout(\Add19~35 ));
// synopsys translate_off
defparam \Add19~34 .lut_mask = 16'h5A5F;
defparam \Add19~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y47_N22
cycloneive_lcell_comb \t[17] (
// Equation(s):
// t[17] = (\t[31]~0_combout  & (\Add19~34_combout )) # (!\t[31]~0_combout  & ((t[17])))

	.dataa(\Add19~34_combout ),
	.datab(gnd),
	.datac(\t[31]~0_combout ),
	.datad(t[17]),
	.cin(gnd),
	.combout(t[17]),
	.cout());
// synopsys translate_off
defparam \t[17] .lut_mask = 16'hAFA0;
defparam \t[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y47_N4
cycloneive_lcell_comb \Add19~36 (
// Equation(s):
// \Add19~36_combout  = (t[18] & (\Add19~35  $ (GND))) # (!t[18] & (!\Add19~35  & VCC))
// \Add19~37  = CARRY((t[18] & !\Add19~35 ))

	.dataa(t[18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add19~35 ),
	.combout(\Add19~36_combout ),
	.cout(\Add19~37 ));
// synopsys translate_off
defparam \Add19~36 .lut_mask = 16'hA50A;
defparam \Add19~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y47_N16
cycloneive_lcell_comb \t[18] (
// Equation(s):
// t[18] = (\t[31]~0_combout  & (\Add19~36_combout )) # (!\t[31]~0_combout  & ((t[18])))

	.dataa(\Add19~36_combout ),
	.datab(t[18]),
	.datac(\t[31]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(t[18]),
	.cout());
// synopsys translate_off
defparam \t[18] .lut_mask = 16'hACAC;
defparam \t[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y47_N6
cycloneive_lcell_comb \Add19~38 (
// Equation(s):
// \Add19~38_combout  = (t[19] & (!\Add19~37 )) # (!t[19] & ((\Add19~37 ) # (GND)))
// \Add19~39  = CARRY((!\Add19~37 ) # (!t[19]))

	.dataa(t[19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add19~37 ),
	.combout(\Add19~38_combout ),
	.cout(\Add19~39 ));
// synopsys translate_off
defparam \Add19~38 .lut_mask = 16'h5A5F;
defparam \Add19~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y47_N14
cycloneive_lcell_comb \t[19] (
// Equation(s):
// t[19] = (\t[31]~0_combout  & (\Add19~38_combout )) # (!\t[31]~0_combout  & ((t[19])))

	.dataa(\Add19~38_combout ),
	.datab(t[19]),
	.datac(\t[31]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(t[19]),
	.cout());
// synopsys translate_off
defparam \t[19] .lut_mask = 16'hACAC;
defparam \t[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y47_N8
cycloneive_lcell_comb \Add19~40 (
// Equation(s):
// \Add19~40_combout  = (t[20] & (\Add19~39  $ (GND))) # (!t[20] & (!\Add19~39  & VCC))
// \Add19~41  = CARRY((t[20] & !\Add19~39 ))

	.dataa(gnd),
	.datab(t[20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add19~39 ),
	.combout(\Add19~40_combout ),
	.cout(\Add19~41 ));
// synopsys translate_off
defparam \Add19~40 .lut_mask = 16'hC30C;
defparam \Add19~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y47_N24
cycloneive_lcell_comb \t[20] (
// Equation(s):
// t[20] = (\t[31]~0_combout  & ((\Add19~40_combout ))) # (!\t[31]~0_combout  & (t[20]))

	.dataa(gnd),
	.datab(t[20]),
	.datac(\t[31]~0_combout ),
	.datad(\Add19~40_combout ),
	.cin(gnd),
	.combout(t[20]),
	.cout());
// synopsys translate_off
defparam \t[20] .lut_mask = 16'hFC0C;
defparam \t[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y47_N10
cycloneive_lcell_comb \Add19~42 (
// Equation(s):
// \Add19~42_combout  = (t[21] & (!\Add19~41 )) # (!t[21] & ((\Add19~41 ) # (GND)))
// \Add19~43  = CARRY((!\Add19~41 ) # (!t[21]))

	.dataa(t[21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add19~41 ),
	.combout(\Add19~42_combout ),
	.cout(\Add19~43 ));
// synopsys translate_off
defparam \Add19~42 .lut_mask = 16'h5A5F;
defparam \Add19~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y47_N10
cycloneive_lcell_comb \t[21] (
// Equation(s):
// t[21] = (\t[31]~0_combout  & ((\Add19~42_combout ))) # (!\t[31]~0_combout  & (t[21]))

	.dataa(t[21]),
	.datab(gnd),
	.datac(\t[31]~0_combout ),
	.datad(\Add19~42_combout ),
	.cin(gnd),
	.combout(t[21]),
	.cout());
// synopsys translate_off
defparam \t[21] .lut_mask = 16'hFA0A;
defparam \t[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y47_N12
cycloneive_lcell_comb \Add19~44 (
// Equation(s):
// \Add19~44_combout  = (t[22] & (\Add19~43  $ (GND))) # (!t[22] & (!\Add19~43  & VCC))
// \Add19~45  = CARRY((t[22] & !\Add19~43 ))

	.dataa(t[22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add19~43 ),
	.combout(\Add19~44_combout ),
	.cout(\Add19~45 ));
// synopsys translate_off
defparam \Add19~44 .lut_mask = 16'hA50A;
defparam \Add19~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y47_N8
cycloneive_lcell_comb \t[22] (
// Equation(s):
// t[22] = (\t[31]~0_combout  & (\Add19~44_combout )) # (!\t[31]~0_combout  & ((t[22])))

	.dataa(gnd),
	.datab(\Add19~44_combout ),
	.datac(t[22]),
	.datad(\t[31]~0_combout ),
	.cin(gnd),
	.combout(t[22]),
	.cout());
// synopsys translate_off
defparam \t[22] .lut_mask = 16'hCCF0;
defparam \t[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y47_N14
cycloneive_lcell_comb \Add19~46 (
// Equation(s):
// \Add19~46_combout  = (t[23] & (!\Add19~45 )) # (!t[23] & ((\Add19~45 ) # (GND)))
// \Add19~47  = CARRY((!\Add19~45 ) # (!t[23]))

	.dataa(gnd),
	.datab(t[23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add19~45 ),
	.combout(\Add19~46_combout ),
	.cout(\Add19~47 ));
// synopsys translate_off
defparam \Add19~46 .lut_mask = 16'h3C3F;
defparam \Add19~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y47_N26
cycloneive_lcell_comb \t[23] (
// Equation(s):
// t[23] = (\t[31]~0_combout  & ((\Add19~46_combout ))) # (!\t[31]~0_combout  & (t[23]))

	.dataa(t[23]),
	.datab(gnd),
	.datac(\Add19~46_combout ),
	.datad(\t[31]~0_combout ),
	.cin(gnd),
	.combout(t[23]),
	.cout());
// synopsys translate_off
defparam \t[23] .lut_mask = 16'hF0AA;
defparam \t[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y47_N16
cycloneive_lcell_comb \Add19~48 (
// Equation(s):
// \Add19~48_combout  = (t[24] & (\Add19~47  $ (GND))) # (!t[24] & (!\Add19~47  & VCC))
// \Add19~49  = CARRY((t[24] & !\Add19~47 ))

	.dataa(gnd),
	.datab(t[24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add19~47 ),
	.combout(\Add19~48_combout ),
	.cout(\Add19~49 ));
// synopsys translate_off
defparam \Add19~48 .lut_mask = 16'hC30C;
defparam \Add19~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y47_N4
cycloneive_lcell_comb \t[24] (
// Equation(s):
// t[24] = (\t[31]~0_combout  & ((\Add19~48_combout ))) # (!\t[31]~0_combout  & (t[24]))

	.dataa(gnd),
	.datab(t[24]),
	.datac(\t[31]~0_combout ),
	.datad(\Add19~48_combout ),
	.cin(gnd),
	.combout(t[24]),
	.cout());
// synopsys translate_off
defparam \t[24] .lut_mask = 16'hFC0C;
defparam \t[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y47_N18
cycloneive_lcell_comb \Add19~50 (
// Equation(s):
// \Add19~50_combout  = (t[25] & (!\Add19~49 )) # (!t[25] & ((\Add19~49 ) # (GND)))
// \Add19~51  = CARRY((!\Add19~49 ) # (!t[25]))

	.dataa(t[25]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add19~49 ),
	.combout(\Add19~50_combout ),
	.cout(\Add19~51 ));
// synopsys translate_off
defparam \Add19~50 .lut_mask = 16'h5A5F;
defparam \Add19~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y47_N12
cycloneive_lcell_comb \t[25] (
// Equation(s):
// t[25] = (\t[31]~0_combout  & ((\Add19~50_combout ))) # (!\t[31]~0_combout  & (t[25]))

	.dataa(t[25]),
	.datab(gnd),
	.datac(\t[31]~0_combout ),
	.datad(\Add19~50_combout ),
	.cin(gnd),
	.combout(t[25]),
	.cout());
// synopsys translate_off
defparam \t[25] .lut_mask = 16'hFA0A;
defparam \t[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y47_N20
cycloneive_lcell_comb \Add19~52 (
// Equation(s):
// \Add19~52_combout  = (t[26] & (\Add19~51  $ (GND))) # (!t[26] & (!\Add19~51  & VCC))
// \Add19~53  = CARRY((t[26] & !\Add19~51 ))

	.dataa(t[26]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add19~51 ),
	.combout(\Add19~52_combout ),
	.cout(\Add19~53 ));
// synopsys translate_off
defparam \Add19~52 .lut_mask = 16'hA50A;
defparam \Add19~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y47_N6
cycloneive_lcell_comb \t[26] (
// Equation(s):
// t[26] = (\t[31]~0_combout  & ((\Add19~52_combout ))) # (!\t[31]~0_combout  & (t[26]))

	.dataa(t[26]),
	.datab(gnd),
	.datac(\Add19~52_combout ),
	.datad(\t[31]~0_combout ),
	.cin(gnd),
	.combout(t[26]),
	.cout());
// synopsys translate_off
defparam \t[26] .lut_mask = 16'hF0AA;
defparam \t[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y47_N22
cycloneive_lcell_comb \Add19~54 (
// Equation(s):
// \Add19~54_combout  = (t[27] & (!\Add19~53 )) # (!t[27] & ((\Add19~53 ) # (GND)))
// \Add19~55  = CARRY((!\Add19~53 ) # (!t[27]))

	.dataa(gnd),
	.datab(t[27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add19~53 ),
	.combout(\Add19~54_combout ),
	.cout(\Add19~55 ));
// synopsys translate_off
defparam \Add19~54 .lut_mask = 16'h3C3F;
defparam \Add19~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y47_N2
cycloneive_lcell_comb \t[27] (
// Equation(s):
// t[27] = (\t[31]~0_combout  & ((\Add19~54_combout ))) # (!\t[31]~0_combout  & (t[27]))

	.dataa(gnd),
	.datab(t[27]),
	.datac(\t[31]~0_combout ),
	.datad(\Add19~54_combout ),
	.cin(gnd),
	.combout(t[27]),
	.cout());
// synopsys translate_off
defparam \t[27] .lut_mask = 16'hFC0C;
defparam \t[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y47_N0
cycloneive_lcell_comb \Equal18~1 (
// Equation(s):
// \Equal18~1_combout  = (!t[25] & (!t[27] & (!t[24] & !t[26])))

	.dataa(t[25]),
	.datab(t[27]),
	.datac(t[24]),
	.datad(t[26]),
	.cin(gnd),
	.combout(\Equal18~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal18~1 .lut_mask = 16'h0001;
defparam \Equal18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y47_N24
cycloneive_lcell_comb \Add19~56 (
// Equation(s):
// \Add19~56_combout  = (t[28] & (\Add19~55  $ (GND))) # (!t[28] & (!\Add19~55  & VCC))
// \Add19~57  = CARRY((t[28] & !\Add19~55 ))

	.dataa(t[28]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add19~55 ),
	.combout(\Add19~56_combout ),
	.cout(\Add19~57 ));
// synopsys translate_off
defparam \Add19~56 .lut_mask = 16'hA50A;
defparam \Add19~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y48_N16
cycloneive_lcell_comb \t[28] (
// Equation(s):
// t[28] = (\t[31]~0_combout  & ((\Add19~56_combout ))) # (!\t[31]~0_combout  & (t[28]))

	.dataa(t[28]),
	.datab(\Add19~56_combout ),
	.datac(gnd),
	.datad(\t[31]~0_combout ),
	.cin(gnd),
	.combout(t[28]),
	.cout());
// synopsys translate_off
defparam \t[28] .lut_mask = 16'hCCAA;
defparam \t[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y47_N26
cycloneive_lcell_comb \Add19~58 (
// Equation(s):
// \Add19~58_combout  = (t[29] & (!\Add19~57 )) # (!t[29] & ((\Add19~57 ) # (GND)))
// \Add19~59  = CARRY((!\Add19~57 ) # (!t[29]))

	.dataa(t[29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add19~57 ),
	.combout(\Add19~58_combout ),
	.cout(\Add19~59 ));
// synopsys translate_off
defparam \Add19~58 .lut_mask = 16'h5A5F;
defparam \Add19~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y48_N6
cycloneive_lcell_comb \t[29] (
// Equation(s):
// t[29] = (\t[31]~0_combout  & ((\Add19~58_combout ))) # (!\t[31]~0_combout  & (t[29]))

	.dataa(t[29]),
	.datab(gnd),
	.datac(\Add19~58_combout ),
	.datad(\t[31]~0_combout ),
	.cin(gnd),
	.combout(t[29]),
	.cout());
// synopsys translate_off
defparam \t[29] .lut_mask = 16'hF0AA;
defparam \t[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y47_N28
cycloneive_lcell_comb \Add19~60 (
// Equation(s):
// \Add19~60_combout  = (t[30] & (\Add19~59  $ (GND))) # (!t[30] & (!\Add19~59  & VCC))
// \Add19~61  = CARRY((t[30] & !\Add19~59 ))

	.dataa(t[30]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add19~59 ),
	.combout(\Add19~60_combout ),
	.cout(\Add19~61 ));
// synopsys translate_off
defparam \Add19~60 .lut_mask = 16'hA50A;
defparam \Add19~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y48_N4
cycloneive_lcell_comb \t[30] (
// Equation(s):
// t[30] = (\t[31]~0_combout  & ((\Add19~60_combout ))) # (!\t[31]~0_combout  & (t[30]))

	.dataa(gnd),
	.datab(t[30]),
	.datac(\Add19~60_combout ),
	.datad(\t[31]~0_combout ),
	.cin(gnd),
	.combout(t[30]),
	.cout());
// synopsys translate_off
defparam \t[30] .lut_mask = 16'hF0CC;
defparam \t[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y47_N30
cycloneive_lcell_comb \Add19~62 (
// Equation(s):
// \Add19~62_combout  = \Add19~61  $ (t[31])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(t[31]),
	.cin(\Add19~61 ),
	.combout(\Add19~62_combout ),
	.cout());
// synopsys translate_off
defparam \Add19~62 .lut_mask = 16'h0FF0;
defparam \Add19~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y48_N8
cycloneive_lcell_comb \t[31] (
// Equation(s):
// t[31] = (\t[31]~0_combout  & ((\Add19~62_combout ))) # (!\t[31]~0_combout  & (t[31]))

	.dataa(gnd),
	.datab(t[31]),
	.datac(\Add19~62_combout ),
	.datad(\t[31]~0_combout ),
	.cin(gnd),
	.combout(t[31]),
	.cout());
// synopsys translate_off
defparam \t[31] .lut_mask = 16'hF0CC;
defparam \t[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y48_N14
cycloneive_lcell_comb \Equal18~0 (
// Equation(s):
// \Equal18~0_combout  = (!t[29] & (!t[30] & (!t[31] & !t[28])))

	.dataa(t[29]),
	.datab(t[30]),
	.datac(t[31]),
	.datad(t[28]),
	.cin(gnd),
	.combout(\Equal18~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal18~0 .lut_mask = 16'h0001;
defparam \Equal18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y47_N20
cycloneive_lcell_comb \Equal18~3 (
// Equation(s):
// \Equal18~3_combout  = (!t[16] & (!t[19] & (!t[17] & !t[18])))

	.dataa(t[16]),
	.datab(t[19]),
	.datac(t[17]),
	.datad(t[18]),
	.cin(gnd),
	.combout(\Equal18~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal18~3 .lut_mask = 16'h0001;
defparam \Equal18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y47_N18
cycloneive_lcell_comb \Equal18~2 (
// Equation(s):
// \Equal18~2_combout  = (!t[23] & (!t[20] & (!t[22] & !t[21])))

	.dataa(t[23]),
	.datab(t[20]),
	.datac(t[22]),
	.datad(t[21]),
	.cin(gnd),
	.combout(\Equal18~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal18~2 .lut_mask = 16'h0001;
defparam \Equal18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y48_N28
cycloneive_lcell_comb \Equal18~4 (
// Equation(s):
// \Equal18~4_combout  = (\Equal18~1_combout  & (\Equal18~0_combout  & (\Equal18~3_combout  & \Equal18~2_combout )))

	.dataa(\Equal18~1_combout ),
	.datab(\Equal18~0_combout ),
	.datac(\Equal18~3_combout ),
	.datad(\Equal18~2_combout ),
	.cin(gnd),
	.combout(\Equal18~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal18~4 .lut_mask = 16'h8000;
defparam \Equal18~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y48_N26
cycloneive_lcell_comb \Equal18~6 (
// Equation(s):
// \Equal18~6_combout  = (t[9] & (!t[10] & (t[8] & !t[11])))

	.dataa(t[9]),
	.datab(t[10]),
	.datac(t[8]),
	.datad(t[11]),
	.cin(gnd),
	.combout(\Equal18~6_combout ),
	.cout());
// synopsys translate_off
defparam \Equal18~6 .lut_mask = 16'h0020;
defparam \Equal18~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y47_N10
cycloneive_lcell_comb \Equal18~7 (
// Equation(s):
// \Equal18~7_combout  = (!t[5] & !t[4])

	.dataa(gnd),
	.datab(gnd),
	.datac(t[5]),
	.datad(t[4]),
	.cin(gnd),
	.combout(\Equal18~7_combout ),
	.cout());
// synopsys translate_off
defparam \Equal18~7 .lut_mask = 16'h000F;
defparam \Equal18~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y47_N30
cycloneive_lcell_comb \Equal18~8 (
// Equation(s):
// \Equal18~8_combout  = (!t[2] & (!t[0] & (!t[3] & !t[1])))

	.dataa(t[2]),
	.datab(t[0]),
	.datac(t[3]),
	.datad(t[1]),
	.cin(gnd),
	.combout(\Equal18~8_combout ),
	.cout());
// synopsys translate_off
defparam \Equal18~8 .lut_mask = 16'h0001;
defparam \Equal18~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y47_N14
cycloneive_lcell_comb \Equal18~9 (
// Equation(s):
// \Equal18~9_combout  = (!t[7] & (\Equal18~7_combout  & (\Equal18~8_combout  & !t[6])))

	.dataa(t[7]),
	.datab(\Equal18~7_combout ),
	.datac(\Equal18~8_combout ),
	.datad(t[6]),
	.cin(gnd),
	.combout(\Equal18~9_combout ),
	.cout());
// synopsys translate_off
defparam \Equal18~9 .lut_mask = 16'h0040;
defparam \Equal18~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y48_N0
cycloneive_lcell_comb \Equal18~10 (
// Equation(s):
// \Equal18~10_combout  = (\Equal18~5_combout  & (\Equal18~4_combout  & (\Equal18~6_combout  & \Equal18~9_combout )))

	.dataa(\Equal18~5_combout ),
	.datab(\Equal18~4_combout ),
	.datac(\Equal18~6_combout ),
	.datad(\Equal18~9_combout ),
	.cin(gnd),
	.combout(\Equal18~10_combout ),
	.cout());
// synopsys translate_off
defparam \Equal18~10 .lut_mask = 16'h8000;
defparam \Equal18~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y53_N16
cycloneive_lcell_comb \Selector141~1 (
// Equation(s):
// \Selector141~1_combout  = (\state.processing_s_13542~combout  & (((\Equal18~10_combout  & \state.summing_s_13502~combout )) # (!\LessThan2~6_combout ))) # (!\state.processing_s_13542~combout  & (((\Equal18~10_combout  & \state.summing_s_13502~combout ))))

	.dataa(\state.processing_s_13542~combout ),
	.datab(\LessThan2~6_combout ),
	.datac(\Equal18~10_combout ),
	.datad(\state.summing_s_13502~combout ),
	.cin(gnd),
	.combout(\Selector141~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector141~1 .lut_mask = 16'hF222;
defparam \Selector141~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y53_N2
cycloneive_lcell_comb \Selector139~0 (
// Equation(s):
// \Selector139~0_combout  = (internal_state[2] & (!internal_state[1] & (internal_state[0] & \com_tx_data[7]~0_combout )))

	.dataa(internal_state[2]),
	.datab(internal_state[1]),
	.datac(internal_state[0]),
	.datad(\com_tx_data[7]~0_combout ),
	.cin(gnd),
	.combout(\Selector139~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector139~0 .lut_mask = 16'h2000;
defparam \Selector139~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y50_N20
cycloneive_lcell_comb \Selector141~0 (
// Equation(s):
// \Selector141~0_combout  = (!i[31] & (\Selector139~0_combout  & ((\LessThan5~0_combout ) # (!\LessThan5~2_combout ))))

	.dataa(\LessThan5~2_combout ),
	.datab(\LessThan5~0_combout ),
	.datac(i[31]),
	.datad(\Selector139~0_combout ),
	.cin(gnd),
	.combout(\Selector141~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector141~0 .lut_mask = 16'h0D00;
defparam \Selector141~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y53_N2
cycloneive_lcell_comb \Selector141~4 (
// Equation(s):
// \Selector141~4_combout  = (\Selector141~1_combout ) # ((\Selector141~3_combout ) # ((\Selector141~2_combout ) # (\Selector141~0_combout )))

	.dataa(\Selector141~1_combout ),
	.datab(\Selector141~3_combout ),
	.datac(\Selector141~2_combout ),
	.datad(\Selector141~0_combout ),
	.cin(gnd),
	.combout(\Selector141~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector141~4 .lut_mask = 16'hFFFE;
defparam \Selector141~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y53_N0
cycloneive_lcell_comb \state.indexing_s_13522 (
// Equation(s):
// \state.indexing_s_13522~combout  = (\Selector141~4_combout  & ((\state.processing_s_13542~combout ))) # (!\Selector141~4_combout  & (\state.indexing_s_13522~combout ))

	.dataa(gnd),
	.datab(\state.indexing_s_13522~combout ),
	.datac(\Selector141~4_combout ),
	.datad(\state.processing_s_13542~combout ),
	.cin(gnd),
	.combout(\state.indexing_s_13522~combout ),
	.cout());
// synopsys translate_off
defparam \state.indexing_s_13522 .lut_mask = 16'hFC0C;
defparam \state.indexing_s_13522 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N30
cycloneive_lcell_comb \k[0]~1 (
// Equation(s):
// \k[0]~1_combout  = (\state.indexing_s_13522~combout  & ((\Equal9~10_combout ) # ((\Equal8~0_combout  & !internal_state[1]))))

	.dataa(\state.indexing_s_13522~combout ),
	.datab(\Equal8~0_combout ),
	.datac(\Equal9~10_combout ),
	.datad(internal_state[1]),
	.cin(gnd),
	.combout(\k[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \k[0]~1 .lut_mask = 16'hA0A8;
defparam \k[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y49_N0
cycloneive_lcell_comb \Add8~0 (
// Equation(s):
// \Add8~0_combout  = k[0] $ (VCC)
// \Add8~1  = CARRY(k[0])

	.dataa(gnd),
	.datab(k[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add8~0_combout ),
	.cout(\Add8~1 ));
// synopsys translate_off
defparam \Add8~0 .lut_mask = 16'h33CC;
defparam \Add8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N20
cycloneive_lcell_comb \k[0]~0 (
// Equation(s):
// \k[0]~0_combout  = (\Add8~0_combout  & !\Equal9~10_combout )

	.dataa(\Add8~0_combout ),
	.datab(gnd),
	.datac(\Equal9~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\k[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \k[0]~0 .lut_mask = 16'h0A0A;
defparam \k[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N28
cycloneive_lcell_comb \k[0] (
// Equation(s):
// k[0] = (\k[0]~1_combout  & (\k[0]~0_combout )) # (!\k[0]~1_combout  & ((k[0])))

	.dataa(gnd),
	.datab(\k[0]~0_combout ),
	.datac(k[0]),
	.datad(\k[0]~1_combout ),
	.cin(gnd),
	.combout(k[0]),
	.cout());
// synopsys translate_off
defparam \k[0] .lut_mask = 16'hCCF0;
defparam \k[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y49_N2
cycloneive_lcell_comb \Add8~2 (
// Equation(s):
// \Add8~2_combout  = (k[1] & (!\Add8~1 )) # (!k[1] & ((\Add8~1 ) # (GND)))
// \Add8~3  = CARRY((!\Add8~1 ) # (!k[1]))

	.dataa(k[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add8~1 ),
	.combout(\Add8~2_combout ),
	.cout(\Add8~3 ));
// synopsys translate_off
defparam \Add8~2 .lut_mask = 16'h5A5F;
defparam \Add8~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N24
cycloneive_lcell_comb \k[1] (
// Equation(s):
// k[1] = (\k[0]~1_combout  & (\Add8~2_combout )) # (!\k[0]~1_combout  & ((k[1])))

	.dataa(\Add8~2_combout ),
	.datab(k[1]),
	.datac(gnd),
	.datad(\k[0]~1_combout ),
	.cin(gnd),
	.combout(k[1]),
	.cout());
// synopsys translate_off
defparam \k[1] .lut_mask = 16'hAACC;
defparam \k[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y49_N4
cycloneive_lcell_comb \Add8~4 (
// Equation(s):
// \Add8~4_combout  = (k[2] & (\Add8~3  $ (GND))) # (!k[2] & (!\Add8~3  & VCC))
// \Add8~5  = CARRY((k[2] & !\Add8~3 ))

	.dataa(k[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add8~3 ),
	.combout(\Add8~4_combout ),
	.cout(\Add8~5 ));
// synopsys translate_off
defparam \Add8~4 .lut_mask = 16'hA50A;
defparam \Add8~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N16
cycloneive_lcell_comb \k[2] (
// Equation(s):
// k[2] = (\k[0]~1_combout  & (\Add8~4_combout )) # (!\k[0]~1_combout  & ((k[2])))

	.dataa(\Add8~4_combout ),
	.datab(k[2]),
	.datac(gnd),
	.datad(\k[0]~1_combout ),
	.cin(gnd),
	.combout(k[2]),
	.cout());
// synopsys translate_off
defparam \k[2] .lut_mask = 16'hAACC;
defparam \k[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y49_N6
cycloneive_lcell_comb \Add8~6 (
// Equation(s):
// \Add8~6_combout  = (k[3] & (!\Add8~5 )) # (!k[3] & ((\Add8~5 ) # (GND)))
// \Add8~7  = CARRY((!\Add8~5 ) # (!k[3]))

	.dataa(gnd),
	.datab(k[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add8~5 ),
	.combout(\Add8~6_combout ),
	.cout(\Add8~7 ));
// synopsys translate_off
defparam \Add8~6 .lut_mask = 16'h3C3F;
defparam \Add8~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N30
cycloneive_lcell_comb \k[3] (
// Equation(s):
// k[3] = (\k[0]~1_combout  & ((\Add8~6_combout ))) # (!\k[0]~1_combout  & (k[3]))

	.dataa(k[3]),
	.datab(gnd),
	.datac(\Add8~6_combout ),
	.datad(\k[0]~1_combout ),
	.cin(gnd),
	.combout(k[3]),
	.cout());
// synopsys translate_off
defparam \k[3] .lut_mask = 16'hF0AA;
defparam \k[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y49_N8
cycloneive_lcell_comb \Add8~8 (
// Equation(s):
// \Add8~8_combout  = (k[4] & (\Add8~7  $ (GND))) # (!k[4] & (!\Add8~7  & VCC))
// \Add8~9  = CARRY((k[4] & !\Add8~7 ))

	.dataa(gnd),
	.datab(k[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add8~7 ),
	.combout(\Add8~8_combout ),
	.cout(\Add8~9 ));
// synopsys translate_off
defparam \Add8~8 .lut_mask = 16'hC30C;
defparam \Add8~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N6
cycloneive_lcell_comb \k[4] (
// Equation(s):
// k[4] = (\k[0]~1_combout  & ((\Add8~8_combout ))) # (!\k[0]~1_combout  & (k[4]))

	.dataa(k[4]),
	.datab(gnd),
	.datac(\Add8~8_combout ),
	.datad(\k[0]~1_combout ),
	.cin(gnd),
	.combout(k[4]),
	.cout());
// synopsys translate_off
defparam \k[4] .lut_mask = 16'hF0AA;
defparam \k[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y49_N10
cycloneive_lcell_comb \Add8~10 (
// Equation(s):
// \Add8~10_combout  = (k[5] & (!\Add8~9 )) # (!k[5] & ((\Add8~9 ) # (GND)))
// \Add8~11  = CARRY((!\Add8~9 ) # (!k[5]))

	.dataa(gnd),
	.datab(k[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add8~9 ),
	.combout(\Add8~10_combout ),
	.cout(\Add8~11 ));
// synopsys translate_off
defparam \Add8~10 .lut_mask = 16'h3C3F;
defparam \Add8~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N28
cycloneive_lcell_comb \k[5] (
// Equation(s):
// k[5] = (\k[0]~1_combout  & ((\Add8~10_combout ))) # (!\k[0]~1_combout  & (k[5]))

	.dataa(gnd),
	.datab(k[5]),
	.datac(\Add8~10_combout ),
	.datad(\k[0]~1_combout ),
	.cin(gnd),
	.combout(k[5]),
	.cout());
// synopsys translate_off
defparam \k[5] .lut_mask = 16'hF0CC;
defparam \k[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y49_N12
cycloneive_lcell_comb \Add8~12 (
// Equation(s):
// \Add8~12_combout  = (k[6] & (\Add8~11  $ (GND))) # (!k[6] & (!\Add8~11  & VCC))
// \Add8~13  = CARRY((k[6] & !\Add8~11 ))

	.dataa(k[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add8~11 ),
	.combout(\Add8~12_combout ),
	.cout(\Add8~13 ));
// synopsys translate_off
defparam \Add8~12 .lut_mask = 16'hA50A;
defparam \Add8~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N26
cycloneive_lcell_comb \k[6] (
// Equation(s):
// k[6] = (\k[0]~1_combout  & (\Add8~12_combout )) # (!\k[0]~1_combout  & ((k[6])))

	.dataa(gnd),
	.datab(\Add8~12_combout ),
	.datac(k[6]),
	.datad(\k[0]~1_combout ),
	.cin(gnd),
	.combout(k[6]),
	.cout());
// synopsys translate_off
defparam \k[6] .lut_mask = 16'hCCF0;
defparam \k[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y49_N14
cycloneive_lcell_comb \Add8~14 (
// Equation(s):
// \Add8~14_combout  = (k[7] & (!\Add8~13 )) # (!k[7] & ((\Add8~13 ) # (GND)))
// \Add8~15  = CARRY((!\Add8~13 ) # (!k[7]))

	.dataa(k[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add8~13 ),
	.combout(\Add8~14_combout ),
	.cout(\Add8~15 ));
// synopsys translate_off
defparam \Add8~14 .lut_mask = 16'h5A5F;
defparam \Add8~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N0
cycloneive_lcell_comb \k[7] (
// Equation(s):
// k[7] = (\k[0]~1_combout  & ((\Add8~14_combout ))) # (!\k[0]~1_combout  & (k[7]))

	.dataa(gnd),
	.datab(k[7]),
	.datac(\Add8~14_combout ),
	.datad(\k[0]~1_combout ),
	.cin(gnd),
	.combout(k[7]),
	.cout());
// synopsys translate_off
defparam \k[7] .lut_mask = 16'hF0CC;
defparam \k[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y49_N16
cycloneive_lcell_comb \Add8~16 (
// Equation(s):
// \Add8~16_combout  = (k[8] & (\Add8~15  $ (GND))) # (!k[8] & (!\Add8~15  & VCC))
// \Add8~17  = CARRY((k[8] & !\Add8~15 ))

	.dataa(gnd),
	.datab(k[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add8~15 ),
	.combout(\Add8~16_combout ),
	.cout(\Add8~17 ));
// synopsys translate_off
defparam \Add8~16 .lut_mask = 16'hC30C;
defparam \Add8~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N12
cycloneive_lcell_comb \k[8]~2 (
// Equation(s):
// \k[8]~2_combout  = (\Add8~16_combout  & !\Equal9~10_combout )

	.dataa(\Add8~16_combout ),
	.datab(gnd),
	.datac(\Equal9~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\k[8]~2_combout ),
	.cout());
// synopsys translate_off
defparam \k[8]~2 .lut_mask = 16'h0A0A;
defparam \k[8]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N8
cycloneive_lcell_comb \k[8] (
// Equation(s):
// k[8] = (\k[0]~1_combout  & ((\k[8]~2_combout ))) # (!\k[0]~1_combout  & (k[8]))

	.dataa(gnd),
	.datab(k[8]),
	.datac(\k[8]~2_combout ),
	.datad(\k[0]~1_combout ),
	.cin(gnd),
	.combout(k[8]),
	.cout());
// synopsys translate_off
defparam \k[8] .lut_mask = 16'hF0CC;
defparam \k[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y49_N18
cycloneive_lcell_comb \Add8~18 (
// Equation(s):
// \Add8~18_combout  = (k[9] & (!\Add8~17 )) # (!k[9] & ((\Add8~17 ) # (GND)))
// \Add8~19  = CARRY((!\Add8~17 ) # (!k[9]))

	.dataa(gnd),
	.datab(k[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add8~17 ),
	.combout(\Add8~18_combout ),
	.cout(\Add8~19 ));
// synopsys translate_off
defparam \Add8~18 .lut_mask = 16'h3C3F;
defparam \Add8~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N4
cycloneive_lcell_comb \k[9]~3 (
// Equation(s):
// \k[9]~3_combout  = (\Add8~18_combout  & !\Equal9~10_combout )

	.dataa(gnd),
	.datab(\Add8~18_combout ),
	.datac(gnd),
	.datad(\Equal9~10_combout ),
	.cin(gnd),
	.combout(\k[9]~3_combout ),
	.cout());
// synopsys translate_off
defparam \k[9]~3 .lut_mask = 16'h00CC;
defparam \k[9]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N22
cycloneive_lcell_comb \k[9] (
// Equation(s):
// k[9] = (\k[0]~1_combout  & ((\k[9]~3_combout ))) # (!\k[0]~1_combout  & (k[9]))

	.dataa(k[9]),
	.datab(gnd),
	.datac(\k[9]~3_combout ),
	.datad(\k[0]~1_combout ),
	.cin(gnd),
	.combout(k[9]),
	.cout());
// synopsys translate_off
defparam \k[9] .lut_mask = 16'hF0AA;
defparam \k[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y49_N20
cycloneive_lcell_comb \Add8~20 (
// Equation(s):
// \Add8~20_combout  = (k[10] & (\Add8~19  $ (GND))) # (!k[10] & (!\Add8~19  & VCC))
// \Add8~21  = CARRY((k[10] & !\Add8~19 ))

	.dataa(gnd),
	.datab(k[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add8~19 ),
	.combout(\Add8~20_combout ),
	.cout(\Add8~21 ));
// synopsys translate_off
defparam \Add8~20 .lut_mask = 16'hC30C;
defparam \Add8~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N28
cycloneive_lcell_comb \k[10] (
// Equation(s):
// k[10] = (\k[0]~1_combout  & (\Add8~20_combout )) # (!\k[0]~1_combout  & ((k[10])))

	.dataa(\Add8~20_combout ),
	.datab(k[10]),
	.datac(\k[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(k[10]),
	.cout());
// synopsys translate_off
defparam \k[10] .lut_mask = 16'hACAC;
defparam \k[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y49_N22
cycloneive_lcell_comb \Add8~22 (
// Equation(s):
// \Add8~22_combout  = (k[11] & (!\Add8~21 )) # (!k[11] & ((\Add8~21 ) # (GND)))
// \Add8~23  = CARRY((!\Add8~21 ) # (!k[11]))

	.dataa(gnd),
	.datab(k[11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add8~21 ),
	.combout(\Add8~22_combout ),
	.cout(\Add8~23 ));
// synopsys translate_off
defparam \Add8~22 .lut_mask = 16'h3C3F;
defparam \Add8~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N18
cycloneive_lcell_comb \k[11] (
// Equation(s):
// k[11] = (\k[0]~1_combout  & (\Add8~22_combout )) # (!\k[0]~1_combout  & ((k[11])))

	.dataa(\Add8~22_combout ),
	.datab(k[11]),
	.datac(\k[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(k[11]),
	.cout());
// synopsys translate_off
defparam \k[11] .lut_mask = 16'hACAC;
defparam \k[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y49_N24
cycloneive_lcell_comb \Add8~24 (
// Equation(s):
// \Add8~24_combout  = (k[12] & (\Add8~23  $ (GND))) # (!k[12] & (!\Add8~23  & VCC))
// \Add8~25  = CARRY((k[12] & !\Add8~23 ))

	.dataa(k[12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add8~23 ),
	.combout(\Add8~24_combout ),
	.cout(\Add8~25 ));
// synopsys translate_off
defparam \Add8~24 .lut_mask = 16'hA50A;
defparam \Add8~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N2
cycloneive_lcell_comb \k[12] (
// Equation(s):
// k[12] = (\k[0]~1_combout  & ((\Add8~24_combout ))) # (!\k[0]~1_combout  & (k[12]))

	.dataa(gnd),
	.datab(k[12]),
	.datac(\Add8~24_combout ),
	.datad(\k[0]~1_combout ),
	.cin(gnd),
	.combout(k[12]),
	.cout());
// synopsys translate_off
defparam \k[12] .lut_mask = 16'hF0CC;
defparam \k[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y49_N26
cycloneive_lcell_comb \Add8~26 (
// Equation(s):
// \Add8~26_combout  = (k[13] & (!\Add8~25 )) # (!k[13] & ((\Add8~25 ) # (GND)))
// \Add8~27  = CARRY((!\Add8~25 ) # (!k[13]))

	.dataa(gnd),
	.datab(k[13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add8~25 ),
	.combout(\Add8~26_combout ),
	.cout(\Add8~27 ));
// synopsys translate_off
defparam \Add8~26 .lut_mask = 16'h3C3F;
defparam \Add8~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N26
cycloneive_lcell_comb \k[13] (
// Equation(s):
// k[13] = (\k[0]~1_combout  & ((\Add8~26_combout ))) # (!\k[0]~1_combout  & (k[13]))

	.dataa(k[13]),
	.datab(\Add8~26_combout ),
	.datac(\k[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(k[13]),
	.cout());
// synopsys translate_off
defparam \k[13] .lut_mask = 16'hCACA;
defparam \k[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y49_N28
cycloneive_lcell_comb \Add8~28 (
// Equation(s):
// \Add8~28_combout  = (k[14] & (\Add8~27  $ (GND))) # (!k[14] & (!\Add8~27  & VCC))
// \Add8~29  = CARRY((k[14] & !\Add8~27 ))

	.dataa(gnd),
	.datab(k[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add8~27 ),
	.combout(\Add8~28_combout ),
	.cout(\Add8~29 ));
// synopsys translate_off
defparam \Add8~28 .lut_mask = 16'hC30C;
defparam \Add8~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N14
cycloneive_lcell_comb \k[14] (
// Equation(s):
// k[14] = (\k[0]~1_combout  & ((\Add8~28_combout ))) # (!\k[0]~1_combout  & (k[14]))

	.dataa(gnd),
	.datab(k[14]),
	.datac(\k[0]~1_combout ),
	.datad(\Add8~28_combout ),
	.cin(gnd),
	.combout(k[14]),
	.cout());
// synopsys translate_off
defparam \k[14] .lut_mask = 16'hFC0C;
defparam \k[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y49_N30
cycloneive_lcell_comb \Add8~30 (
// Equation(s):
// \Add8~30_combout  = (k[15] & (!\Add8~29 )) # (!k[15] & ((\Add8~29 ) # (GND)))
// \Add8~31  = CARRY((!\Add8~29 ) # (!k[15]))

	.dataa(k[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add8~29 ),
	.combout(\Add8~30_combout ),
	.cout(\Add8~31 ));
// synopsys translate_off
defparam \Add8~30 .lut_mask = 16'h5A5F;
defparam \Add8~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N20
cycloneive_lcell_comb \k[15] (
// Equation(s):
// k[15] = (\k[0]~1_combout  & ((\Add8~30_combout ))) # (!\k[0]~1_combout  & (k[15]))

	.dataa(gnd),
	.datab(k[15]),
	.datac(\k[0]~1_combout ),
	.datad(\Add8~30_combout ),
	.cin(gnd),
	.combout(k[15]),
	.cout());
// synopsys translate_off
defparam \k[15] .lut_mask = 16'hFC0C;
defparam \k[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N0
cycloneive_lcell_comb \Add8~32 (
// Equation(s):
// \Add8~32_combout  = (k[16] & (\Add8~31  $ (GND))) # (!k[16] & (!\Add8~31  & VCC))
// \Add8~33  = CARRY((k[16] & !\Add8~31 ))

	.dataa(gnd),
	.datab(k[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add8~31 ),
	.combout(\Add8~32_combout ),
	.cout(\Add8~33 ));
// synopsys translate_off
defparam \Add8~32 .lut_mask = 16'hC30C;
defparam \Add8~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N6
cycloneive_lcell_comb \k[16] (
// Equation(s):
// k[16] = (\k[0]~1_combout  & (\Add8~32_combout )) # (!\k[0]~1_combout  & ((k[16])))

	.dataa(gnd),
	.datab(\Add8~32_combout ),
	.datac(\k[0]~1_combout ),
	.datad(k[16]),
	.cin(gnd),
	.combout(k[16]),
	.cout());
// synopsys translate_off
defparam \k[16] .lut_mask = 16'hCFC0;
defparam \k[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N2
cycloneive_lcell_comb \Add8~34 (
// Equation(s):
// \Add8~34_combout  = (k[17] & (!\Add8~33 )) # (!k[17] & ((\Add8~33 ) # (GND)))
// \Add8~35  = CARRY((!\Add8~33 ) # (!k[17]))

	.dataa(k[17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add8~33 ),
	.combout(\Add8~34_combout ),
	.cout(\Add8~35 ));
// synopsys translate_off
defparam \Add8~34 .lut_mask = 16'h5A5F;
defparam \Add8~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N14
cycloneive_lcell_comb \k[17] (
// Equation(s):
// k[17] = (\k[0]~1_combout  & (\Add8~34_combout )) # (!\k[0]~1_combout  & ((k[17])))

	.dataa(\Add8~34_combout ),
	.datab(k[17]),
	.datac(\k[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(k[17]),
	.cout());
// synopsys translate_off
defparam \k[17] .lut_mask = 16'hACAC;
defparam \k[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N4
cycloneive_lcell_comb \Add8~36 (
// Equation(s):
// \Add8~36_combout  = (k[18] & (\Add8~35  $ (GND))) # (!k[18] & (!\Add8~35  & VCC))
// \Add8~37  = CARRY((k[18] & !\Add8~35 ))

	.dataa(gnd),
	.datab(k[18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add8~35 ),
	.combout(\Add8~36_combout ),
	.cout(\Add8~37 ));
// synopsys translate_off
defparam \Add8~36 .lut_mask = 16'hC30C;
defparam \Add8~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N24
cycloneive_lcell_comb \k[18] (
// Equation(s):
// k[18] = (\k[0]~1_combout  & (\Add8~36_combout )) # (!\k[0]~1_combout  & ((k[18])))

	.dataa(gnd),
	.datab(\Add8~36_combout ),
	.datac(\k[0]~1_combout ),
	.datad(k[18]),
	.cin(gnd),
	.combout(k[18]),
	.cout());
// synopsys translate_off
defparam \k[18] .lut_mask = 16'hCFC0;
defparam \k[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N6
cycloneive_lcell_comb \Add8~38 (
// Equation(s):
// \Add8~38_combout  = (k[19] & (!\Add8~37 )) # (!k[19] & ((\Add8~37 ) # (GND)))
// \Add8~39  = CARRY((!\Add8~37 ) # (!k[19]))

	.dataa(k[19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add8~37 ),
	.combout(\Add8~38_combout ),
	.cout(\Add8~39 ));
// synopsys translate_off
defparam \Add8~38 .lut_mask = 16'h5A5F;
defparam \Add8~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N26
cycloneive_lcell_comb \k[19] (
// Equation(s):
// k[19] = (\k[0]~1_combout  & (\Add8~38_combout )) # (!\k[0]~1_combout  & ((k[19])))

	.dataa(\Add8~38_combout ),
	.datab(gnd),
	.datac(\k[0]~1_combout ),
	.datad(k[19]),
	.cin(gnd),
	.combout(k[19]),
	.cout());
// synopsys translate_off
defparam \k[19] .lut_mask = 16'hAFA0;
defparam \k[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N8
cycloneive_lcell_comb \Add8~40 (
// Equation(s):
// \Add8~40_combout  = (k[20] & (\Add8~39  $ (GND))) # (!k[20] & (!\Add8~39  & VCC))
// \Add8~41  = CARRY((k[20] & !\Add8~39 ))

	.dataa(gnd),
	.datab(k[20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add8~39 ),
	.combout(\Add8~40_combout ),
	.cout(\Add8~41 ));
// synopsys translate_off
defparam \Add8~40 .lut_mask = 16'hC30C;
defparam \Add8~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N30
cycloneive_lcell_comb \k[20] (
// Equation(s):
// k[20] = (\k[0]~1_combout  & (\Add8~40_combout )) # (!\k[0]~1_combout  & ((k[20])))

	.dataa(\Add8~40_combout ),
	.datab(gnd),
	.datac(\k[0]~1_combout ),
	.datad(k[20]),
	.cin(gnd),
	.combout(k[20]),
	.cout());
// synopsys translate_off
defparam \k[20] .lut_mask = 16'hAFA0;
defparam \k[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N10
cycloneive_lcell_comb \Add8~42 (
// Equation(s):
// \Add8~42_combout  = (k[21] & (!\Add8~41 )) # (!k[21] & ((\Add8~41 ) # (GND)))
// \Add8~43  = CARRY((!\Add8~41 ) # (!k[21]))

	.dataa(gnd),
	.datab(k[21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add8~41 ),
	.combout(\Add8~42_combout ),
	.cout(\Add8~43 ));
// synopsys translate_off
defparam \Add8~42 .lut_mask = 16'h3C3F;
defparam \Add8~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N22
cycloneive_lcell_comb \k[21] (
// Equation(s):
// k[21] = (\k[0]~1_combout  & (\Add8~42_combout )) # (!\k[0]~1_combout  & ((k[21])))

	.dataa(\Add8~42_combout ),
	.datab(gnd),
	.datac(\k[0]~1_combout ),
	.datad(k[21]),
	.cin(gnd),
	.combout(k[21]),
	.cout());
// synopsys translate_off
defparam \k[21] .lut_mask = 16'hAFA0;
defparam \k[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N12
cycloneive_lcell_comb \Add8~44 (
// Equation(s):
// \Add8~44_combout  = (k[22] & (\Add8~43  $ (GND))) # (!k[22] & (!\Add8~43  & VCC))
// \Add8~45  = CARRY((k[22] & !\Add8~43 ))

	.dataa(k[22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add8~43 ),
	.combout(\Add8~44_combout ),
	.cout(\Add8~45 ));
// synopsys translate_off
defparam \Add8~44 .lut_mask = 16'hA50A;
defparam \Add8~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N16
cycloneive_lcell_comb \k[22] (
// Equation(s):
// k[22] = (\k[0]~1_combout  & (\Add8~44_combout )) # (!\k[0]~1_combout  & ((k[22])))

	.dataa(\Add8~44_combout ),
	.datab(gnd),
	.datac(\k[0]~1_combout ),
	.datad(k[22]),
	.cin(gnd),
	.combout(k[22]),
	.cout());
// synopsys translate_off
defparam \k[22] .lut_mask = 16'hAFA0;
defparam \k[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N14
cycloneive_lcell_comb \Add8~46 (
// Equation(s):
// \Add8~46_combout  = (k[23] & (!\Add8~45 )) # (!k[23] & ((\Add8~45 ) # (GND)))
// \Add8~47  = CARRY((!\Add8~45 ) # (!k[23]))

	.dataa(gnd),
	.datab(k[23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add8~45 ),
	.combout(\Add8~46_combout ),
	.cout(\Add8~47 ));
// synopsys translate_off
defparam \Add8~46 .lut_mask = 16'h3C3F;
defparam \Add8~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N18
cycloneive_lcell_comb \k[23] (
// Equation(s):
// k[23] = (\k[0]~1_combout  & (\Add8~46_combout )) # (!\k[0]~1_combout  & ((k[23])))

	.dataa(gnd),
	.datab(\Add8~46_combout ),
	.datac(\k[0]~1_combout ),
	.datad(k[23]),
	.cin(gnd),
	.combout(k[23]),
	.cout());
// synopsys translate_off
defparam \k[23] .lut_mask = 16'hCFC0;
defparam \k[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N16
cycloneive_lcell_comb \Add8~48 (
// Equation(s):
// \Add8~48_combout  = (k[24] & (\Add8~47  $ (GND))) # (!k[24] & (!\Add8~47  & VCC))
// \Add8~49  = CARRY((k[24] & !\Add8~47 ))

	.dataa(gnd),
	.datab(k[24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add8~47 ),
	.combout(\Add8~48_combout ),
	.cout(\Add8~49 ));
// synopsys translate_off
defparam \Add8~48 .lut_mask = 16'hC30C;
defparam \Add8~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N14
cycloneive_lcell_comb \k[24] (
// Equation(s):
// k[24] = (\k[0]~1_combout  & (\Add8~48_combout )) # (!\k[0]~1_combout  & ((k[24])))

	.dataa(\Add8~48_combout ),
	.datab(k[24]),
	.datac(\k[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(k[24]),
	.cout());
// synopsys translate_off
defparam \k[24] .lut_mask = 16'hACAC;
defparam \k[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N18
cycloneive_lcell_comb \Add8~50 (
// Equation(s):
// \Add8~50_combout  = (k[25] & (!\Add8~49 )) # (!k[25] & ((\Add8~49 ) # (GND)))
// \Add8~51  = CARRY((!\Add8~49 ) # (!k[25]))

	.dataa(gnd),
	.datab(k[25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add8~49 ),
	.combout(\Add8~50_combout ),
	.cout(\Add8~51 ));
// synopsys translate_off
defparam \Add8~50 .lut_mask = 16'h3C3F;
defparam \Add8~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N18
cycloneive_lcell_comb \k[25] (
// Equation(s):
// k[25] = (\k[0]~1_combout  & (\Add8~50_combout )) # (!\k[0]~1_combout  & ((k[25])))

	.dataa(gnd),
	.datab(\Add8~50_combout ),
	.datac(\k[0]~1_combout ),
	.datad(k[25]),
	.cin(gnd),
	.combout(k[25]),
	.cout());
// synopsys translate_off
defparam \k[25] .lut_mask = 16'hCFC0;
defparam \k[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N20
cycloneive_lcell_comb \Add8~52 (
// Equation(s):
// \Add8~52_combout  = (k[26] & (\Add8~51  $ (GND))) # (!k[26] & (!\Add8~51  & VCC))
// \Add8~53  = CARRY((k[26] & !\Add8~51 ))

	.dataa(gnd),
	.datab(k[26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add8~51 ),
	.combout(\Add8~52_combout ),
	.cout(\Add8~53 ));
// synopsys translate_off
defparam \Add8~52 .lut_mask = 16'hC30C;
defparam \Add8~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N24
cycloneive_lcell_comb \k[26] (
// Equation(s):
// k[26] = (\k[0]~1_combout  & (\Add8~52_combout )) # (!\k[0]~1_combout  & ((k[26])))

	.dataa(\Add8~52_combout ),
	.datab(gnd),
	.datac(\k[0]~1_combout ),
	.datad(k[26]),
	.cin(gnd),
	.combout(k[26]),
	.cout());
// synopsys translate_off
defparam \k[26] .lut_mask = 16'hAFA0;
defparam \k[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N22
cycloneive_lcell_comb \Add8~54 (
// Equation(s):
// \Add8~54_combout  = (k[27] & (!\Add8~53 )) # (!k[27] & ((\Add8~53 ) # (GND)))
// \Add8~55  = CARRY((!\Add8~53 ) # (!k[27]))

	.dataa(gnd),
	.datab(k[27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add8~53 ),
	.combout(\Add8~54_combout ),
	.cout(\Add8~55 ));
// synopsys translate_off
defparam \Add8~54 .lut_mask = 16'h3C3F;
defparam \Add8~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N22
cycloneive_lcell_comb \k[27] (
// Equation(s):
// k[27] = (\k[0]~1_combout  & ((\Add8~54_combout ))) # (!\k[0]~1_combout  & (k[27]))

	.dataa(k[27]),
	.datab(\Add8~54_combout ),
	.datac(\k[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(k[27]),
	.cout());
// synopsys translate_off
defparam \k[27] .lut_mask = 16'hCACA;
defparam \k[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N24
cycloneive_lcell_comb \Add8~56 (
// Equation(s):
// \Add8~56_combout  = (k[28] & (\Add8~55  $ (GND))) # (!k[28] & (!\Add8~55  & VCC))
// \Add8~57  = CARRY((k[28] & !\Add8~55 ))

	.dataa(gnd),
	.datab(k[28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add8~55 ),
	.combout(\Add8~56_combout ),
	.cout(\Add8~57 ));
// synopsys translate_off
defparam \Add8~56 .lut_mask = 16'hC30C;
defparam \Add8~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N28
cycloneive_lcell_comb \k[28] (
// Equation(s):
// k[28] = (\k[0]~1_combout  & ((\Add8~56_combout ))) # (!\k[0]~1_combout  & (k[28]))

	.dataa(gnd),
	.datab(k[28]),
	.datac(\k[0]~1_combout ),
	.datad(\Add8~56_combout ),
	.cin(gnd),
	.combout(k[28]),
	.cout());
// synopsys translate_off
defparam \k[28] .lut_mask = 16'hFC0C;
defparam \k[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N26
cycloneive_lcell_comb \Add8~58 (
// Equation(s):
// \Add8~58_combout  = (k[29] & (!\Add8~57 )) # (!k[29] & ((\Add8~57 ) # (GND)))
// \Add8~59  = CARRY((!\Add8~57 ) # (!k[29]))

	.dataa(gnd),
	.datab(k[29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add8~57 ),
	.combout(\Add8~58_combout ),
	.cout(\Add8~59 ));
// synopsys translate_off
defparam \Add8~58 .lut_mask = 16'h3C3F;
defparam \Add8~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N0
cycloneive_lcell_comb \k[29] (
// Equation(s):
// k[29] = (\k[0]~1_combout  & (\Add8~58_combout )) # (!\k[0]~1_combout  & ((k[29])))

	.dataa(\k[0]~1_combout ),
	.datab(gnd),
	.datac(\Add8~58_combout ),
	.datad(k[29]),
	.cin(gnd),
	.combout(k[29]),
	.cout());
// synopsys translate_off
defparam \k[29] .lut_mask = 16'hF5A0;
defparam \k[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N28
cycloneive_lcell_comb \Add8~60 (
// Equation(s):
// \Add8~60_combout  = (k[30] & (\Add8~59  $ (GND))) # (!k[30] & (!\Add8~59  & VCC))
// \Add8~61  = CARRY((k[30] & !\Add8~59 ))

	.dataa(k[30]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add8~59 ),
	.combout(\Add8~60_combout ),
	.cout(\Add8~61 ));
// synopsys translate_off
defparam \Add8~60 .lut_mask = 16'hA50A;
defparam \Add8~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N26
cycloneive_lcell_comb \k[30] (
// Equation(s):
// k[30] = (\k[0]~1_combout  & ((\Add8~60_combout ))) # (!\k[0]~1_combout  & (k[30]))

	.dataa(k[30]),
	.datab(gnd),
	.datac(\k[0]~1_combout ),
	.datad(\Add8~60_combout ),
	.cin(gnd),
	.combout(k[30]),
	.cout());
// synopsys translate_off
defparam \k[30] .lut_mask = 16'hFA0A;
defparam \k[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N30
cycloneive_lcell_comb \Add8~62 (
// Equation(s):
// \Add8~62_combout  = k[31] $ (\Add8~61 )

	.dataa(k[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add8~61 ),
	.combout(\Add8~62_combout ),
	.cout());
// synopsys translate_off
defparam \Add8~62 .lut_mask = 16'h5A5A;
defparam \Add8~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N4
cycloneive_lcell_comb \k[31] (
// Equation(s):
// k[31] = (\k[0]~1_combout  & ((\Add8~62_combout ))) # (!\k[0]~1_combout  & (k[31]))

	.dataa(gnd),
	.datab(k[31]),
	.datac(\k[0]~1_combout ),
	.datad(\Add8~62_combout ),
	.cin(gnd),
	.combout(k[31]),
	.cout());
// synopsys translate_off
defparam \k[31] .lut_mask = 16'hFC0C;
defparam \k[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N30
cycloneive_lcell_comb \Equal9~9 (
// Equation(s):
// \Equal9~9_combout  = (!k[28] & (!k[31] & (!k[30] & !k[29])))

	.dataa(k[28]),
	.datab(k[31]),
	.datac(k[30]),
	.datad(k[29]),
	.cin(gnd),
	.combout(\Equal9~9_combout ),
	.cout());
// synopsys translate_off
defparam \Equal9~9 .lut_mask = 16'h0001;
defparam \Equal9~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N2
cycloneive_lcell_comb \Equal9~8 (
// Equation(s):
// \Equal9~8_combout  = (!k[25] & (!k[24] & (!k[27] & !k[26])))

	.dataa(k[25]),
	.datab(k[24]),
	.datac(k[27]),
	.datad(k[26]),
	.cin(gnd),
	.combout(\Equal9~8_combout ),
	.cout());
// synopsys translate_off
defparam \Equal9~8 .lut_mask = 16'h0001;
defparam \Equal9~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N24
cycloneive_lcell_comb \Equal9~3 (
// Equation(s):
// \Equal9~3_combout  = (!k[15] & (!k[14] & (!k[13] & !k[12])))

	.dataa(k[15]),
	.datab(k[14]),
	.datac(k[13]),
	.datad(k[12]),
	.cin(gnd),
	.combout(\Equal9~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal9~3 .lut_mask = 16'h0001;
defparam \Equal9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N6
cycloneive_lcell_comb \Equal9~2 (
// Equation(s):
// \Equal9~2_combout  = (k[8] & (!k[11] & (k[9] & !k[10])))

	.dataa(k[8]),
	.datab(k[11]),
	.datac(k[9]),
	.datad(k[10]),
	.cin(gnd),
	.combout(\Equal9~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal9~2 .lut_mask = 16'h0020;
defparam \Equal9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N22
cycloneive_lcell_comb \Equal9~0 (
// Equation(s):
// \Equal9~0_combout  = (!k[3] & (!k[2] & (!k[0] & !k[1])))

	.dataa(k[3]),
	.datab(k[2]),
	.datac(k[0]),
	.datad(k[1]),
	.cin(gnd),
	.combout(\Equal9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal9~0 .lut_mask = 16'h0001;
defparam \Equal9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N22
cycloneive_lcell_comb \Equal9~1 (
// Equation(s):
// \Equal9~1_combout  = (!k[4] & (!k[7] & (!k[6] & !k[5])))

	.dataa(k[4]),
	.datab(k[7]),
	.datac(k[6]),
	.datad(k[5]),
	.cin(gnd),
	.combout(\Equal9~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal9~1 .lut_mask = 16'h0001;
defparam \Equal9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N14
cycloneive_lcell_comb \Equal9~4 (
// Equation(s):
// \Equal9~4_combout  = (\Equal9~3_combout  & (\Equal9~2_combout  & (\Equal9~0_combout  & \Equal9~1_combout )))

	.dataa(\Equal9~3_combout ),
	.datab(\Equal9~2_combout ),
	.datac(\Equal9~0_combout ),
	.datad(\Equal9~1_combout ),
	.cin(gnd),
	.combout(\Equal9~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal9~4 .lut_mask = 16'h8000;
defparam \Equal9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N28
cycloneive_lcell_comb \Equal9~5 (
// Equation(s):
// \Equal9~5_combout  = (!k[19] & !k[18])

	.dataa(gnd),
	.datab(gnd),
	.datac(k[19]),
	.datad(k[18]),
	.cin(gnd),
	.combout(\Equal9~5_combout ),
	.cout());
// synopsys translate_off
defparam \Equal9~5 .lut_mask = 16'h000F;
defparam \Equal9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N4
cycloneive_lcell_comb \Equal9~6 (
// Equation(s):
// \Equal9~6_combout  = (!k[21] & (!k[22] & (!k[20] & !k[23])))

	.dataa(k[21]),
	.datab(k[22]),
	.datac(k[20]),
	.datad(k[23]),
	.cin(gnd),
	.combout(\Equal9~6_combout ),
	.cout());
// synopsys translate_off
defparam \Equal9~6 .lut_mask = 16'h0001;
defparam \Equal9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N0
cycloneive_lcell_comb \Equal9~7 (
// Equation(s):
// \Equal9~7_combout  = (\Equal9~5_combout  & (!k[17] & (\Equal9~6_combout  & !k[16])))

	.dataa(\Equal9~5_combout ),
	.datab(k[17]),
	.datac(\Equal9~6_combout ),
	.datad(k[16]),
	.cin(gnd),
	.combout(\Equal9~7_combout ),
	.cout());
// synopsys translate_off
defparam \Equal9~7 .lut_mask = 16'h0020;
defparam \Equal9~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N0
cycloneive_lcell_comb \Equal9~10 (
// Equation(s):
// \Equal9~10_combout  = (\Equal9~9_combout  & (\Equal9~8_combout  & (\Equal9~4_combout  & \Equal9~7_combout )))

	.dataa(\Equal9~9_combout ),
	.datab(\Equal9~8_combout ),
	.datac(\Equal9~4_combout ),
	.datad(\Equal9~7_combout ),
	.cin(gnd),
	.combout(\Equal9~10_combout ),
	.cout());
// synopsys translate_off
defparam \Equal9~10 .lut_mask = 16'h8000;
defparam \Equal9~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y54_N30
cycloneive_lcell_comb \Selector141~3 (
// Equation(s):
// \Selector141~3_combout  = (\state.indexing_s_13522~combout  & \Equal9~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state.indexing_s_13522~combout ),
	.datad(\Equal9~10_combout ),
	.cin(gnd),
	.combout(\Selector141~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector141~3 .lut_mask = 16'hF000;
defparam \Selector141~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y53_N2
cycloneive_lcell_comb \l[22] (
// Equation(s):
// l[22] = (\Selector141~3_combout  & (\Add9~44_combout )) # (!\Selector141~3_combout  & ((l[22])))

	.dataa(gnd),
	.datab(\Add9~44_combout ),
	.datac(\Selector141~3_combout ),
	.datad(l[22]),
	.cin(gnd),
	.combout(l[22]),
	.cout());
// synopsys translate_off
defparam \l[22] .lut_mask = 16'hCFC0;
defparam \l[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y54_N0
cycloneive_lcell_comb \Add9~0 (
// Equation(s):
// \Add9~0_combout  = l[0] $ (VCC)
// \Add9~1  = CARRY(l[0])

	.dataa(gnd),
	.datab(l[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add9~0_combout ),
	.cout(\Add9~1 ));
// synopsys translate_off
defparam \Add9~0 .lut_mask = 16'h33CC;
defparam \Add9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N12
cycloneive_lcell_comb \l[0] (
// Equation(s):
// l[0] = (\Selector141~3_combout  & ((\Add9~0_combout ))) # (!\Selector141~3_combout  & (l[0]))

	.dataa(l[0]),
	.datab(\Add9~0_combout ),
	.datac(gnd),
	.datad(\Selector141~3_combout ),
	.cin(gnd),
	.combout(l[0]),
	.cout());
// synopsys translate_off
defparam \l[0] .lut_mask = 16'hCCAA;
defparam \l[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y54_N2
cycloneive_lcell_comb \Add9~2 (
// Equation(s):
// \Add9~2_combout  = (l[1] & (!\Add9~1 )) # (!l[1] & ((\Add9~1 ) # (GND)))
// \Add9~3  = CARRY((!\Add9~1 ) # (!l[1]))

	.dataa(l[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~1 ),
	.combout(\Add9~2_combout ),
	.cout(\Add9~3 ));
// synopsys translate_off
defparam \Add9~2 .lut_mask = 16'h5A5F;
defparam \Add9~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N2
cycloneive_lcell_comb \l[1] (
// Equation(s):
// l[1] = (\Selector141~3_combout  & (\Add9~2_combout )) # (!\Selector141~3_combout  & ((l[1])))

	.dataa(gnd),
	.datab(\Add9~2_combout ),
	.datac(l[1]),
	.datad(\Selector141~3_combout ),
	.cin(gnd),
	.combout(l[1]),
	.cout());
// synopsys translate_off
defparam \l[1] .lut_mask = 16'hCCF0;
defparam \l[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y54_N4
cycloneive_lcell_comb \Add9~4 (
// Equation(s):
// \Add9~4_combout  = (l[2] & (\Add9~3  $ (GND))) # (!l[2] & (!\Add9~3  & VCC))
// \Add9~5  = CARRY((l[2] & !\Add9~3 ))

	.dataa(l[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~3 ),
	.combout(\Add9~4_combout ),
	.cout(\Add9~5 ));
// synopsys translate_off
defparam \Add9~4 .lut_mask = 16'hA50A;
defparam \Add9~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N4
cycloneive_lcell_comb \l[2] (
// Equation(s):
// l[2] = (\Selector141~3_combout  & (\Add9~4_combout )) # (!\Selector141~3_combout  & ((l[2])))

	.dataa(gnd),
	.datab(\Add9~4_combout ),
	.datac(l[2]),
	.datad(\Selector141~3_combout ),
	.cin(gnd),
	.combout(l[2]),
	.cout());
// synopsys translate_off
defparam \l[2] .lut_mask = 16'hCCF0;
defparam \l[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y54_N6
cycloneive_lcell_comb \Add9~6 (
// Equation(s):
// \Add9~6_combout  = (l[3] & (!\Add9~5 )) # (!l[3] & ((\Add9~5 ) # (GND)))
// \Add9~7  = CARRY((!\Add9~5 ) # (!l[3]))

	.dataa(gnd),
	.datab(l[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~5 ),
	.combout(\Add9~6_combout ),
	.cout(\Add9~7 ));
// synopsys translate_off
defparam \Add9~6 .lut_mask = 16'h3C3F;
defparam \Add9~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N10
cycloneive_lcell_comb \l[3] (
// Equation(s):
// l[3] = (\Selector141~3_combout  & ((\Add9~6_combout ))) # (!\Selector141~3_combout  & (l[3]))

	.dataa(l[3]),
	.datab(\Add9~6_combout ),
	.datac(gnd),
	.datad(\Selector141~3_combout ),
	.cin(gnd),
	.combout(l[3]),
	.cout());
// synopsys translate_off
defparam \l[3] .lut_mask = 16'hCCAA;
defparam \l[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y54_N8
cycloneive_lcell_comb \Add9~8 (
// Equation(s):
// \Add9~8_combout  = (l[4] & (\Add9~7  $ (GND))) # (!l[4] & (!\Add9~7  & VCC))
// \Add9~9  = CARRY((l[4] & !\Add9~7 ))

	.dataa(l[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~7 ),
	.combout(\Add9~8_combout ),
	.cout(\Add9~9 ));
// synopsys translate_off
defparam \Add9~8 .lut_mask = 16'hA50A;
defparam \Add9~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y54_N24
cycloneive_lcell_comb \l[4] (
// Equation(s):
// l[4] = (\Selector141~3_combout  & ((\Add9~8_combout ))) # (!\Selector141~3_combout  & (l[4]))

	.dataa(gnd),
	.datab(l[4]),
	.datac(\Add9~8_combout ),
	.datad(\Selector141~3_combout ),
	.cin(gnd),
	.combout(l[4]),
	.cout());
// synopsys translate_off
defparam \l[4] .lut_mask = 16'hF0CC;
defparam \l[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y54_N10
cycloneive_lcell_comb \Add9~10 (
// Equation(s):
// \Add9~10_combout  = (l[5] & (!\Add9~9 )) # (!l[5] & ((\Add9~9 ) # (GND)))
// \Add9~11  = CARRY((!\Add9~9 ) # (!l[5]))

	.dataa(gnd),
	.datab(l[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~9 ),
	.combout(\Add9~10_combout ),
	.cout(\Add9~11 ));
// synopsys translate_off
defparam \Add9~10 .lut_mask = 16'h3C3F;
defparam \Add9~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y54_N0
cycloneive_lcell_comb \l[5] (
// Equation(s):
// l[5] = (\Selector141~3_combout  & (\Add9~10_combout )) # (!\Selector141~3_combout  & ((l[5])))

	.dataa(\Add9~10_combout ),
	.datab(l[5]),
	.datac(gnd),
	.datad(\Selector141~3_combout ),
	.cin(gnd),
	.combout(l[5]),
	.cout());
// synopsys translate_off
defparam \l[5] .lut_mask = 16'hAACC;
defparam \l[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y54_N12
cycloneive_lcell_comb \Add9~12 (
// Equation(s):
// \Add9~12_combout  = (l[6] & (\Add9~11  $ (GND))) # (!l[6] & (!\Add9~11  & VCC))
// \Add9~13  = CARRY((l[6] & !\Add9~11 ))

	.dataa(gnd),
	.datab(l[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~11 ),
	.combout(\Add9~12_combout ),
	.cout(\Add9~13 ));
// synopsys translate_off
defparam \Add9~12 .lut_mask = 16'hC30C;
defparam \Add9~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y54_N28
cycloneive_lcell_comb \l[6] (
// Equation(s):
// l[6] = (\Selector141~3_combout  & ((\Add9~12_combout ))) # (!\Selector141~3_combout  & (l[6]))

	.dataa(gnd),
	.datab(l[6]),
	.datac(\Add9~12_combout ),
	.datad(\Selector141~3_combout ),
	.cin(gnd),
	.combout(l[6]),
	.cout());
// synopsys translate_off
defparam \l[6] .lut_mask = 16'hF0CC;
defparam \l[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y54_N14
cycloneive_lcell_comb \Add9~14 (
// Equation(s):
// \Add9~14_combout  = (l[7] & (!\Add9~13 )) # (!l[7] & ((\Add9~13 ) # (GND)))
// \Add9~15  = CARRY((!\Add9~13 ) # (!l[7]))

	.dataa(l[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~13 ),
	.combout(\Add9~14_combout ),
	.cout(\Add9~15 ));
// synopsys translate_off
defparam \Add9~14 .lut_mask = 16'h5A5F;
defparam \Add9~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y54_N20
cycloneive_lcell_comb \l[7] (
// Equation(s):
// l[7] = (\Selector141~3_combout  & ((\Add9~14_combout ))) # (!\Selector141~3_combout  & (l[7]))

	.dataa(gnd),
	.datab(l[7]),
	.datac(\Selector141~3_combout ),
	.datad(\Add9~14_combout ),
	.cin(gnd),
	.combout(l[7]),
	.cout());
// synopsys translate_off
defparam \l[7] .lut_mask = 16'hFC0C;
defparam \l[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y54_N16
cycloneive_lcell_comb \Add9~16 (
// Equation(s):
// \Add9~16_combout  = (l[8] & (\Add9~15  $ (GND))) # (!l[8] & (!\Add9~15  & VCC))
// \Add9~17  = CARRY((l[8] & !\Add9~15 ))

	.dataa(gnd),
	.datab(l[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~15 ),
	.combout(\Add9~16_combout ),
	.cout(\Add9~17 ));
// synopsys translate_off
defparam \Add9~16 .lut_mask = 16'hC30C;
defparam \Add9~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y54_N18
cycloneive_lcell_comb \l[8] (
// Equation(s):
// l[8] = (\Selector141~3_combout  & (\Add9~16_combout )) # (!\Selector141~3_combout  & ((l[8])))

	.dataa(gnd),
	.datab(\Add9~16_combout ),
	.datac(l[8]),
	.datad(\Selector141~3_combout ),
	.cin(gnd),
	.combout(l[8]),
	.cout());
// synopsys translate_off
defparam \l[8] .lut_mask = 16'hCCF0;
defparam \l[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y54_N18
cycloneive_lcell_comb \Add9~18 (
// Equation(s):
// \Add9~18_combout  = (l[9] & (!\Add9~17 )) # (!l[9] & ((\Add9~17 ) # (GND)))
// \Add9~19  = CARRY((!\Add9~17 ) # (!l[9]))

	.dataa(l[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~17 ),
	.combout(\Add9~18_combout ),
	.cout(\Add9~19 ));
// synopsys translate_off
defparam \Add9~18 .lut_mask = 16'h5A5F;
defparam \Add9~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y54_N26
cycloneive_lcell_comb \l[9] (
// Equation(s):
// l[9] = (\Selector141~3_combout  & (\Add9~18_combout )) # (!\Selector141~3_combout  & ((l[9])))

	.dataa(gnd),
	.datab(\Add9~18_combout ),
	.datac(l[9]),
	.datad(\Selector141~3_combout ),
	.cin(gnd),
	.combout(l[9]),
	.cout());
// synopsys translate_off
defparam \l[9] .lut_mask = 16'hCCF0;
defparam \l[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y54_N20
cycloneive_lcell_comb \Add9~20 (
// Equation(s):
// \Add9~20_combout  = (l[10] & (\Add9~19  $ (GND))) # (!l[10] & (!\Add9~19  & VCC))
// \Add9~21  = CARRY((l[10] & !\Add9~19 ))

	.dataa(gnd),
	.datab(l[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~19 ),
	.combout(\Add9~20_combout ),
	.cout(\Add9~21 ));
// synopsys translate_off
defparam \Add9~20 .lut_mask = 16'hC30C;
defparam \Add9~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y54_N18
cycloneive_lcell_comb \l[10] (
// Equation(s):
// l[10] = (\Selector141~3_combout  & ((\Add9~20_combout ))) # (!\Selector141~3_combout  & (l[10]))

	.dataa(gnd),
	.datab(l[10]),
	.datac(\Selector141~3_combout ),
	.datad(\Add9~20_combout ),
	.cin(gnd),
	.combout(l[10]),
	.cout());
// synopsys translate_off
defparam \l[10] .lut_mask = 16'hFC0C;
defparam \l[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y54_N22
cycloneive_lcell_comb \Add9~22 (
// Equation(s):
// \Add9~22_combout  = (l[11] & (!\Add9~21 )) # (!l[11] & ((\Add9~21 ) # (GND)))
// \Add9~23  = CARRY((!\Add9~21 ) # (!l[11]))

	.dataa(l[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~21 ),
	.combout(\Add9~22_combout ),
	.cout(\Add9~23 ));
// synopsys translate_off
defparam \Add9~22 .lut_mask = 16'h5A5F;
defparam \Add9~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y54_N6
cycloneive_lcell_comb \l[11] (
// Equation(s):
// l[11] = (\Selector141~3_combout  & (\Add9~22_combout )) # (!\Selector141~3_combout  & ((l[11])))

	.dataa(gnd),
	.datab(\Add9~22_combout ),
	.datac(\Selector141~3_combout ),
	.datad(l[11]),
	.cin(gnd),
	.combout(l[11]),
	.cout());
// synopsys translate_off
defparam \l[11] .lut_mask = 16'hCFC0;
defparam \l[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y54_N24
cycloneive_lcell_comb \Add9~24 (
// Equation(s):
// \Add9~24_combout  = (l[12] & (\Add9~23  $ (GND))) # (!l[12] & (!\Add9~23  & VCC))
// \Add9~25  = CARRY((l[12] & !\Add9~23 ))

	.dataa(gnd),
	.datab(l[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~23 ),
	.combout(\Add9~24_combout ),
	.cout(\Add9~25 ));
// synopsys translate_off
defparam \Add9~24 .lut_mask = 16'hC30C;
defparam \Add9~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y54_N26
cycloneive_lcell_comb \l[12] (
// Equation(s):
// l[12] = (\Selector141~3_combout  & (\Add9~24_combout )) # (!\Selector141~3_combout  & ((l[12])))

	.dataa(gnd),
	.datab(\Add9~24_combout ),
	.datac(\Selector141~3_combout ),
	.datad(l[12]),
	.cin(gnd),
	.combout(l[12]),
	.cout());
// synopsys translate_off
defparam \l[12] .lut_mask = 16'hCFC0;
defparam \l[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y54_N26
cycloneive_lcell_comb \Add9~26 (
// Equation(s):
// \Add9~26_combout  = (l[13] & (!\Add9~25 )) # (!l[13] & ((\Add9~25 ) # (GND)))
// \Add9~27  = CARRY((!\Add9~25 ) # (!l[13]))

	.dataa(gnd),
	.datab(l[13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~25 ),
	.combout(\Add9~26_combout ),
	.cout(\Add9~27 ));
// synopsys translate_off
defparam \Add9~26 .lut_mask = 16'h3C3F;
defparam \Add9~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y54_N22
cycloneive_lcell_comb \l[13] (
// Equation(s):
// l[13] = (\Selector141~3_combout  & (\Add9~26_combout )) # (!\Selector141~3_combout  & ((l[13])))

	.dataa(\Add9~26_combout ),
	.datab(gnd),
	.datac(\Selector141~3_combout ),
	.datad(l[13]),
	.cin(gnd),
	.combout(l[13]),
	.cout());
// synopsys translate_off
defparam \l[13] .lut_mask = 16'hAFA0;
defparam \l[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y54_N28
cycloneive_lcell_comb \Add9~28 (
// Equation(s):
// \Add9~28_combout  = (l[14] & (\Add9~27  $ (GND))) # (!l[14] & (!\Add9~27  & VCC))
// \Add9~29  = CARRY((l[14] & !\Add9~27 ))

	.dataa(gnd),
	.datab(l[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~27 ),
	.combout(\Add9~28_combout ),
	.cout(\Add9~29 ));
// synopsys translate_off
defparam \Add9~28 .lut_mask = 16'hC30C;
defparam \Add9~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y54_N28
cycloneive_lcell_comb \l[14] (
// Equation(s):
// l[14] = (\Selector141~3_combout  & (\Add9~28_combout )) # (!\Selector141~3_combout  & ((l[14])))

	.dataa(gnd),
	.datab(\Add9~28_combout ),
	.datac(\Selector141~3_combout ),
	.datad(l[14]),
	.cin(gnd),
	.combout(l[14]),
	.cout());
// synopsys translate_off
defparam \l[14] .lut_mask = 16'hCFC0;
defparam \l[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y54_N30
cycloneive_lcell_comb \Add9~30 (
// Equation(s):
// \Add9~30_combout  = (l[15] & (!\Add9~29 )) # (!l[15] & ((\Add9~29 ) # (GND)))
// \Add9~31  = CARRY((!\Add9~29 ) # (!l[15]))

	.dataa(gnd),
	.datab(l[15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~29 ),
	.combout(\Add9~30_combout ),
	.cout(\Add9~31 ));
// synopsys translate_off
defparam \Add9~30 .lut_mask = 16'h3C3F;
defparam \Add9~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y54_N20
cycloneive_lcell_comb \l[15] (
// Equation(s):
// l[15] = (\Selector141~3_combout  & (\Add9~30_combout )) # (!\Selector141~3_combout  & ((l[15])))

	.dataa(\Add9~30_combout ),
	.datab(gnd),
	.datac(\Selector141~3_combout ),
	.datad(l[15]),
	.cin(gnd),
	.combout(l[15]),
	.cout());
// synopsys translate_off
defparam \l[15] .lut_mask = 16'hAFA0;
defparam \l[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N0
cycloneive_lcell_comb \Add9~32 (
// Equation(s):
// \Add9~32_combout  = (l[16] & (\Add9~31  $ (GND))) # (!l[16] & (!\Add9~31  & VCC))
// \Add9~33  = CARRY((l[16] & !\Add9~31 ))

	.dataa(gnd),
	.datab(l[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~31 ),
	.combout(\Add9~32_combout ),
	.cout(\Add9~33 ));
// synopsys translate_off
defparam \Add9~32 .lut_mask = 16'hC30C;
defparam \Add9~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y53_N18
cycloneive_lcell_comb \l[16] (
// Equation(s):
// l[16] = (\Selector141~3_combout  & (\Add9~32_combout )) # (!\Selector141~3_combout  & ((l[16])))

	.dataa(gnd),
	.datab(\Add9~32_combout ),
	.datac(\Selector141~3_combout ),
	.datad(l[16]),
	.cin(gnd),
	.combout(l[16]),
	.cout());
// synopsys translate_off
defparam \l[16] .lut_mask = 16'hCFC0;
defparam \l[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N2
cycloneive_lcell_comb \Add9~34 (
// Equation(s):
// \Add9~34_combout  = (l[17] & (!\Add9~33 )) # (!l[17] & ((\Add9~33 ) # (GND)))
// \Add9~35  = CARRY((!\Add9~33 ) # (!l[17]))

	.dataa(gnd),
	.datab(l[17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~33 ),
	.combout(\Add9~34_combout ),
	.cout(\Add9~35 ));
// synopsys translate_off
defparam \Add9~34 .lut_mask = 16'h3C3F;
defparam \Add9~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y53_N30
cycloneive_lcell_comb \l[17] (
// Equation(s):
// l[17] = (\Selector141~3_combout  & ((\Add9~34_combout ))) # (!\Selector141~3_combout  & (l[17]))

	.dataa(l[17]),
	.datab(gnd),
	.datac(\Selector141~3_combout ),
	.datad(\Add9~34_combout ),
	.cin(gnd),
	.combout(l[17]),
	.cout());
// synopsys translate_off
defparam \l[17] .lut_mask = 16'hFA0A;
defparam \l[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N4
cycloneive_lcell_comb \Add9~36 (
// Equation(s):
// \Add9~36_combout  = (l[18] & (\Add9~35  $ (GND))) # (!l[18] & (!\Add9~35  & VCC))
// \Add9~37  = CARRY((l[18] & !\Add9~35 ))

	.dataa(gnd),
	.datab(l[18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~35 ),
	.combout(\Add9~36_combout ),
	.cout(\Add9~37 ));
// synopsys translate_off
defparam \Add9~36 .lut_mask = 16'hC30C;
defparam \Add9~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y53_N6
cycloneive_lcell_comb \l[18] (
// Equation(s):
// l[18] = (\Selector141~3_combout  & (\Add9~36_combout )) # (!\Selector141~3_combout  & ((l[18])))

	.dataa(\Add9~36_combout ),
	.datab(gnd),
	.datac(\Selector141~3_combout ),
	.datad(l[18]),
	.cin(gnd),
	.combout(l[18]),
	.cout());
// synopsys translate_off
defparam \l[18] .lut_mask = 16'hAFA0;
defparam \l[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N6
cycloneive_lcell_comb \Add9~38 (
// Equation(s):
// \Add9~38_combout  = (l[19] & (!\Add9~37 )) # (!l[19] & ((\Add9~37 ) # (GND)))
// \Add9~39  = CARRY((!\Add9~37 ) # (!l[19]))

	.dataa(l[19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~37 ),
	.combout(\Add9~38_combout ),
	.cout(\Add9~39 ));
// synopsys translate_off
defparam \Add9~38 .lut_mask = 16'h5A5F;
defparam \Add9~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y53_N12
cycloneive_lcell_comb \l[19] (
// Equation(s):
// l[19] = (\Selector141~3_combout  & (\Add9~38_combout )) # (!\Selector141~3_combout  & ((l[19])))

	.dataa(\Add9~38_combout ),
	.datab(gnd),
	.datac(\Selector141~3_combout ),
	.datad(l[19]),
	.cin(gnd),
	.combout(l[19]),
	.cout());
// synopsys translate_off
defparam \l[19] .lut_mask = 16'hAFA0;
defparam \l[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N8
cycloneive_lcell_comb \Add9~40 (
// Equation(s):
// \Add9~40_combout  = (l[20] & (\Add9~39  $ (GND))) # (!l[20] & (!\Add9~39  & VCC))
// \Add9~41  = CARRY((l[20] & !\Add9~39 ))

	.dataa(l[20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~39 ),
	.combout(\Add9~40_combout ),
	.cout(\Add9~41 ));
// synopsys translate_off
defparam \Add9~40 .lut_mask = 16'hA50A;
defparam \Add9~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y53_N26
cycloneive_lcell_comb \l[20] (
// Equation(s):
// l[20] = (\Selector141~3_combout  & (\Add9~40_combout )) # (!\Selector141~3_combout  & ((l[20])))

	.dataa(gnd),
	.datab(\Add9~40_combout ),
	.datac(\Selector141~3_combout ),
	.datad(l[20]),
	.cin(gnd),
	.combout(l[20]),
	.cout());
// synopsys translate_off
defparam \l[20] .lut_mask = 16'hCFC0;
defparam \l[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N10
cycloneive_lcell_comb \Add9~42 (
// Equation(s):
// \Add9~42_combout  = (l[21] & (!\Add9~41 )) # (!l[21] & ((\Add9~41 ) # (GND)))
// \Add9~43  = CARRY((!\Add9~41 ) # (!l[21]))

	.dataa(gnd),
	.datab(l[21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~41 ),
	.combout(\Add9~42_combout ),
	.cout(\Add9~43 ));
// synopsys translate_off
defparam \Add9~42 .lut_mask = 16'h3C3F;
defparam \Add9~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y53_N4
cycloneive_lcell_comb \l[21] (
// Equation(s):
// l[21] = (\Selector141~3_combout  & ((\Add9~42_combout ))) # (!\Selector141~3_combout  & (l[21]))

	.dataa(gnd),
	.datab(l[21]),
	.datac(\Selector141~3_combout ),
	.datad(\Add9~42_combout ),
	.cin(gnd),
	.combout(l[21]),
	.cout());
// synopsys translate_off
defparam \l[21] .lut_mask = 16'hFC0C;
defparam \l[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N12
cycloneive_lcell_comb \Add9~44 (
// Equation(s):
// \Add9~44_combout  = (l[22] & (\Add9~43  $ (GND))) # (!l[22] & (!\Add9~43  & VCC))
// \Add9~45  = CARRY((l[22] & !\Add9~43 ))

	.dataa(l[22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~43 ),
	.combout(\Add9~44_combout ),
	.cout(\Add9~45 ));
// synopsys translate_off
defparam \Add9~44 .lut_mask = 16'hA50A;
defparam \Add9~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y53_N24
cycloneive_lcell_comb \LessThan3~5 (
// Equation(s):
// \LessThan3~5_combout  = (!\Add9~38_combout  & (!\Add9~32_combout  & (!\Add9~34_combout  & !\Add9~36_combout )))

	.dataa(\Add9~38_combout ),
	.datab(\Add9~32_combout ),
	.datac(\Add9~34_combout ),
	.datad(\Add9~36_combout ),
	.cin(gnd),
	.combout(\LessThan3~5_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan3~5 .lut_mask = 16'h0001;
defparam \LessThan3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y53_N10
cycloneive_lcell_comb \LessThan3~6 (
// Equation(s):
// \LessThan3~6_combout  = (!\Add9~44_combout  & (\LessThan3~5_combout  & (!\Add9~40_combout  & !\Add9~42_combout )))

	.dataa(\Add9~44_combout ),
	.datab(\LessThan3~5_combout ),
	.datac(\Add9~40_combout ),
	.datad(\Add9~42_combout ),
	.cin(gnd),
	.combout(\LessThan3~6_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan3~6 .lut_mask = 16'h0004;
defparam \LessThan3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y54_N12
cycloneive_lcell_comb \LessThan3~1 (
// Equation(s):
// \LessThan3~1_combout  = (!\Add9~8_combout  & (!\Add9~10_combout  & (!\Add9~12_combout  & !\Add9~14_combout )))

	.dataa(\Add9~8_combout ),
	.datab(\Add9~10_combout ),
	.datac(\Add9~12_combout ),
	.datad(\Add9~14_combout ),
	.cin(gnd),
	.combout(\LessThan3~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan3~1 .lut_mask = 16'h0001;
defparam \LessThan3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y54_N24
cycloneive_lcell_comb \LessThan3~3 (
// Equation(s):
// \LessThan3~3_combout  = (!\Add9~26_combout  & (!\Add9~24_combout  & (!\Add9~30_combout  & !\Add9~28_combout )))

	.dataa(\Add9~26_combout ),
	.datab(\Add9~24_combout ),
	.datac(\Add9~30_combout ),
	.datad(\Add9~28_combout ),
	.cin(gnd),
	.combout(\LessThan3~3_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan3~3 .lut_mask = 16'h0001;
defparam \LessThan3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y54_N14
cycloneive_lcell_comb \LessThan3~2 (
// Equation(s):
// \LessThan3~2_combout  = (!\Add9~16_combout  & (!\Add9~20_combout  & (!\Add9~22_combout  & !\Add9~18_combout )))

	.dataa(\Add9~16_combout ),
	.datab(\Add9~20_combout ),
	.datac(\Add9~22_combout ),
	.datad(\Add9~18_combout ),
	.cin(gnd),
	.combout(\LessThan3~2_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan3~2 .lut_mask = 16'h0001;
defparam \LessThan3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y54_N16
cycloneive_lcell_comb \LessThan3~0 (
// Equation(s):
// \LessThan3~0_combout  = (!\Add9~6_combout  & (((!\Add9~2_combout ) # (!\Add9~4_combout )) # (!\Add9~0_combout )))

	.dataa(\Add9~0_combout ),
	.datab(\Add9~4_combout ),
	.datac(\Add9~6_combout ),
	.datad(\Add9~2_combout ),
	.cin(gnd),
	.combout(\LessThan3~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan3~0 .lut_mask = 16'h070F;
defparam \LessThan3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y54_N30
cycloneive_lcell_comb \LessThan3~4 (
// Equation(s):
// \LessThan3~4_combout  = (\LessThan3~1_combout  & (\LessThan3~3_combout  & (\LessThan3~2_combout  & \LessThan3~0_combout )))

	.dataa(\LessThan3~1_combout ),
	.datab(\LessThan3~3_combout ),
	.datac(\LessThan3~2_combout ),
	.datad(\LessThan3~0_combout ),
	.cin(gnd),
	.combout(\LessThan3~4_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan3~4 .lut_mask = 16'h8000;
defparam \LessThan3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y53_N28
cycloneive_lcell_comb \l[24] (
// Equation(s):
// l[24] = (\Selector141~3_combout  & (\Add9~48_combout )) # (!\Selector141~3_combout  & ((l[24])))

	.dataa(gnd),
	.datab(\Add9~48_combout ),
	.datac(\Selector141~3_combout ),
	.datad(l[24]),
	.cin(gnd),
	.combout(l[24]),
	.cout());
// synopsys translate_off
defparam \l[24] .lut_mask = 16'hCFC0;
defparam \l[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N14
cycloneive_lcell_comb \Add9~46 (
// Equation(s):
// \Add9~46_combout  = (l[23] & (!\Add9~45 )) # (!l[23] & ((\Add9~45 ) # (GND)))
// \Add9~47  = CARRY((!\Add9~45 ) # (!l[23]))

	.dataa(l[23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~45 ),
	.combout(\Add9~46_combout ),
	.cout(\Add9~47 ));
// synopsys translate_off
defparam \Add9~46 .lut_mask = 16'h5A5F;
defparam \Add9~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y53_N10
cycloneive_lcell_comb \l[23] (
// Equation(s):
// l[23] = (\Selector141~3_combout  & (\Add9~46_combout )) # (!\Selector141~3_combout  & ((l[23])))

	.dataa(gnd),
	.datab(\Add9~46_combout ),
	.datac(\Selector141~3_combout ),
	.datad(l[23]),
	.cin(gnd),
	.combout(l[23]),
	.cout());
// synopsys translate_off
defparam \l[23] .lut_mask = 16'hCFC0;
defparam \l[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N16
cycloneive_lcell_comb \Add9~48 (
// Equation(s):
// \Add9~48_combout  = (l[24] & (\Add9~47  $ (GND))) # (!l[24] & (!\Add9~47  & VCC))
// \Add9~49  = CARRY((l[24] & !\Add9~47 ))

	.dataa(gnd),
	.datab(l[24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~47 ),
	.combout(\Add9~48_combout ),
	.cout(\Add9~49 ));
// synopsys translate_off
defparam \Add9~48 .lut_mask = 16'hC30C;
defparam \Add9~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y53_N26
cycloneive_lcell_comb \LessThan3~7 (
// Equation(s):
// \LessThan3~7_combout  = (\LessThan3~6_combout  & (\LessThan3~4_combout  & (!\Add9~48_combout  & !\Add9~46_combout )))

	.dataa(\LessThan3~6_combout ),
	.datab(\LessThan3~4_combout ),
	.datac(\Add9~48_combout ),
	.datad(\Add9~46_combout ),
	.cin(gnd),
	.combout(\LessThan3~7_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan3~7 .lut_mask = 16'h0008;
defparam \LessThan3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y53_N16
cycloneive_lcell_comb \l[27] (
// Equation(s):
// l[27] = (\Selector141~3_combout  & (\Add9~54_combout )) # (!\Selector141~3_combout  & ((l[27])))

	.dataa(gnd),
	.datab(\Add9~54_combout ),
	.datac(\Selector141~3_combout ),
	.datad(l[27]),
	.cin(gnd),
	.combout(l[27]),
	.cout());
// synopsys translate_off
defparam \l[27] .lut_mask = 16'hCFC0;
defparam \l[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N18
cycloneive_lcell_comb \Add9~50 (
// Equation(s):
// \Add9~50_combout  = (l[25] & (!\Add9~49 )) # (!l[25] & ((\Add9~49 ) # (GND)))
// \Add9~51  = CARRY((!\Add9~49 ) # (!l[25]))

	.dataa(l[25]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~49 ),
	.combout(\Add9~50_combout ),
	.cout(\Add9~51 ));
// synopsys translate_off
defparam \Add9~50 .lut_mask = 16'h5A5F;
defparam \Add9~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y53_N8
cycloneive_lcell_comb \l[25] (
// Equation(s):
// l[25] = (\Selector141~3_combout  & (\Add9~50_combout )) # (!\Selector141~3_combout  & ((l[25])))

	.dataa(gnd),
	.datab(\Add9~50_combout ),
	.datac(\Selector141~3_combout ),
	.datad(l[25]),
	.cin(gnd),
	.combout(l[25]),
	.cout());
// synopsys translate_off
defparam \l[25] .lut_mask = 16'hCFC0;
defparam \l[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N20
cycloneive_lcell_comb \Add9~52 (
// Equation(s):
// \Add9~52_combout  = (l[26] & (\Add9~51  $ (GND))) # (!l[26] & (!\Add9~51  & VCC))
// \Add9~53  = CARRY((l[26] & !\Add9~51 ))

	.dataa(l[26]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~51 ),
	.combout(\Add9~52_combout ),
	.cout(\Add9~53 ));
// synopsys translate_off
defparam \Add9~52 .lut_mask = 16'hA50A;
defparam \Add9~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y53_N0
cycloneive_lcell_comb \l[26] (
// Equation(s):
// l[26] = (\Selector141~3_combout  & (\Add9~52_combout )) # (!\Selector141~3_combout  & ((l[26])))

	.dataa(\Add9~52_combout ),
	.datab(gnd),
	.datac(\Selector141~3_combout ),
	.datad(l[26]),
	.cin(gnd),
	.combout(l[26]),
	.cout());
// synopsys translate_off
defparam \l[26] .lut_mask = 16'hAFA0;
defparam \l[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N22
cycloneive_lcell_comb \Add9~54 (
// Equation(s):
// \Add9~54_combout  = (l[27] & (!\Add9~53 )) # (!l[27] & ((\Add9~53 ) # (GND)))
// \Add9~55  = CARRY((!\Add9~53 ) # (!l[27]))

	.dataa(l[27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~53 ),
	.combout(\Add9~54_combout ),
	.cout(\Add9~55 ));
// synopsys translate_off
defparam \Add9~54 .lut_mask = 16'h5A5F;
defparam \Add9~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y53_N6
cycloneive_lcell_comb \LessThan3~8 (
// Equation(s):
// \LessThan3~8_combout  = (\LessThan3~7_combout  & (!\Add9~54_combout  & (!\Add9~50_combout  & !\Add9~52_combout )))

	.dataa(\LessThan3~7_combout ),
	.datab(\Add9~54_combout ),
	.datac(\Add9~50_combout ),
	.datad(\Add9~52_combout ),
	.cin(gnd),
	.combout(\LessThan3~8_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan3~8 .lut_mask = 16'h0002;
defparam \LessThan3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y53_N22
cycloneive_lcell_comb \l[31] (
// Equation(s):
// l[31] = (\Selector141~3_combout  & (\Add9~62_combout )) # (!\Selector141~3_combout  & ((l[31])))

	.dataa(\Add9~62_combout ),
	.datab(gnd),
	.datac(\Selector141~3_combout ),
	.datad(l[31]),
	.cin(gnd),
	.combout(l[31]),
	.cout());
// synopsys translate_off
defparam \l[31] .lut_mask = 16'hAFA0;
defparam \l[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N24
cycloneive_lcell_comb \Add9~56 (
// Equation(s):
// \Add9~56_combout  = (l[28] & (\Add9~55  $ (GND))) # (!l[28] & (!\Add9~55  & VCC))
// \Add9~57  = CARRY((l[28] & !\Add9~55 ))

	.dataa(l[28]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~55 ),
	.combout(\Add9~56_combout ),
	.cout(\Add9~57 ));
// synopsys translate_off
defparam \Add9~56 .lut_mask = 16'hA50A;
defparam \Add9~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y53_N14
cycloneive_lcell_comb \l[28] (
// Equation(s):
// l[28] = (\Selector141~3_combout  & ((\Add9~56_combout ))) # (!\Selector141~3_combout  & (l[28]))

	.dataa(gnd),
	.datab(l[28]),
	.datac(\Selector141~3_combout ),
	.datad(\Add9~56_combout ),
	.cin(gnd),
	.combout(l[28]),
	.cout());
// synopsys translate_off
defparam \l[28] .lut_mask = 16'hFC0C;
defparam \l[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N26
cycloneive_lcell_comb \Add9~58 (
// Equation(s):
// \Add9~58_combout  = (l[29] & (!\Add9~57 )) # (!l[29] & ((\Add9~57 ) # (GND)))
// \Add9~59  = CARRY((!\Add9~57 ) # (!l[29]))

	.dataa(l[29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~57 ),
	.combout(\Add9~58_combout ),
	.cout(\Add9~59 ));
// synopsys translate_off
defparam \Add9~58 .lut_mask = 16'h5A5F;
defparam \Add9~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y54_N22
cycloneive_lcell_comb \l[29] (
// Equation(s):
// l[29] = (\Selector141~3_combout  & (\Add9~58_combout )) # (!\Selector141~3_combout  & ((l[29])))

	.dataa(\Add9~58_combout ),
	.datab(l[29]),
	.datac(gnd),
	.datad(\Selector141~3_combout ),
	.cin(gnd),
	.combout(l[29]),
	.cout());
// synopsys translate_off
defparam \l[29] .lut_mask = 16'hAACC;
defparam \l[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N28
cycloneive_lcell_comb \Add9~60 (
// Equation(s):
// \Add9~60_combout  = (l[30] & (\Add9~59  $ (GND))) # (!l[30] & (!\Add9~59  & VCC))
// \Add9~61  = CARRY((l[30] & !\Add9~59 ))

	.dataa(gnd),
	.datab(l[30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add9~59 ),
	.combout(\Add9~60_combout ),
	.cout(\Add9~61 ));
// synopsys translate_off
defparam \Add9~60 .lut_mask = 16'hC30C;
defparam \Add9~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y53_N20
cycloneive_lcell_comb \l[30] (
// Equation(s):
// l[30] = (\Selector141~3_combout  & (\Add9~60_combout )) # (!\Selector141~3_combout  & ((l[30])))

	.dataa(\Add9~60_combout ),
	.datab(gnd),
	.datac(\Selector141~3_combout ),
	.datad(l[30]),
	.cin(gnd),
	.combout(l[30]),
	.cout());
// synopsys translate_off
defparam \l[30] .lut_mask = 16'hAFA0;
defparam \l[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N30
cycloneive_lcell_comb \Add9~62 (
// Equation(s):
// \Add9~62_combout  = \Add9~61  $ (l[31])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(l[31]),
	.cin(\Add9~61 ),
	.combout(\Add9~62_combout ),
	.cout());
// synopsys translate_off
defparam \Add9~62 .lut_mask = 16'h0FF0;
defparam \Add9~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y53_N14
cycloneive_lcell_comb \LessThan3~9 (
// Equation(s):
// \LessThan3~9_combout  = (!\Add9~56_combout  & !\Add9~58_combout )

	.dataa(gnd),
	.datab(\Add9~56_combout ),
	.datac(gnd),
	.datad(\Add9~58_combout ),
	.cin(gnd),
	.combout(\LessThan3~9_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan3~9 .lut_mask = 16'h0033;
defparam \LessThan3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y53_N0
cycloneive_lcell_comb \LessThan3~10 (
// Equation(s):
// \LessThan3~10_combout  = (\Add9~62_combout ) # ((\LessThan3~8_combout  & (\LessThan3~9_combout  & !\Add9~60_combout )))

	.dataa(\LessThan3~8_combout ),
	.datab(\Add9~62_combout ),
	.datac(\LessThan3~9_combout ),
	.datad(\Add9~60_combout ),
	.cin(gnd),
	.combout(\LessThan3~10_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan3~10 .lut_mask = 16'hCCEC;
defparam \LessThan3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y53_N28
cycloneive_lcell_comb \Selector2~0 (
// Equation(s):
// \Selector2~0_combout  = (\LessThan3~10_combout  & \state.indexing_s_13522~combout )

	.dataa(gnd),
	.datab(\LessThan3~10_combout ),
	.datac(\state.indexing_s_13522~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~0 .lut_mask = 16'hC0C0;
defparam \Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y53_N18
cycloneive_lcell_comb \state.filtering_s_13562 (
// Equation(s):
// \state.filtering_s_13562~combout  = (\Selector141~4_combout  & (\Selector2~0_combout )) # (!\Selector141~4_combout  & ((\state.filtering_s_13562~combout )))

	.dataa(\Selector2~0_combout ),
	.datab(\state.filtering_s_13562~combout ),
	.datac(gnd),
	.datad(\Selector141~4_combout ),
	.cin(gnd),
	.combout(\state.filtering_s_13562~combout ),
	.cout());
// synopsys translate_off
defparam \state.filtering_s_13562 .lut_mask = 16'hAACC;
defparam \state.filtering_s_13562 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y53_N20
cycloneive_lcell_comb \Selector5~0 (
// Equation(s):
// \Selector5~0_combout  = (\state.filtering_s_13562~combout  & (((!\LessThan3~10_combout  & \state.indexing_s_13522~combout )) # (!\Equal1~10_combout ))) # (!\state.filtering_s_13562~combout  & (!\LessThan3~10_combout  & (\state.indexing_s_13522~combout )))

	.dataa(\state.filtering_s_13562~combout ),
	.datab(\LessThan3~10_combout ),
	.datac(\state.indexing_s_13522~combout ),
	.datad(\Equal1~10_combout ),
	.cin(gnd),
	.combout(\Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~0 .lut_mask = 16'h30BA;
defparam \Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y53_N12
cycloneive_lcell_comb \state.summing_s_13502 (
// Equation(s):
// \state.summing_s_13502~combout  = (\Selector141~4_combout  & ((\Selector5~0_combout ))) # (!\Selector141~4_combout  & (\state.summing_s_13502~combout ))

	.dataa(\state.summing_s_13502~combout ),
	.datab(gnd),
	.datac(\Selector5~0_combout ),
	.datad(\Selector141~4_combout ),
	.cin(gnd),
	.combout(\state.summing_s_13502~combout ),
	.cout());
// synopsys translate_off
defparam \state.summing_s_13502 .lut_mask = 16'hF0AA;
defparam \state.summing_s_13502 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y53_N10
cycloneive_lcell_comb \Selector55~0 (
// Equation(s):
// \Selector55~0_combout  = (!internal_state[2] & (!internal_state[1] & (!internal_state[0] & \com_tx_data[7]~0_combout )))

	.dataa(internal_state[2]),
	.datab(internal_state[1]),
	.datac(internal_state[0]),
	.datad(\com_tx_data[7]~0_combout ),
	.cin(gnd),
	.combout(\Selector55~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector55~0 .lut_mask = 16'h0100;
defparam \Selector55~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y49_N24
cycloneive_lcell_comb \Selector55~1 (
// Equation(s):
// \Selector55~1_combout  = (\Selector55~0_combout ) # ((\state.summing_s_13502~combout  & s[3]))

	.dataa(gnd),
	.datab(\state.summing_s_13502~combout ),
	.datac(\Selector55~0_combout ),
	.datad(s[3]),
	.cin(gnd),
	.combout(\Selector55~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector55~1 .lut_mask = 16'hFCF0;
defparam \Selector55~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y49_N4
cycloneive_lcell_comb sum_write_en(
// Equation(s):
// \sum_write_en~combout  = (\Selector55~1_combout  & ((!\state.sending_s_13482~combout ))) # (!\Selector55~1_combout  & (\sum_write_en~combout ))

	.dataa(\Selector55~1_combout ),
	.datab(gnd),
	.datac(\sum_write_en~combout ),
	.datad(\state.sending_s_13482~combout ),
	.cin(gnd),
	.combout(\sum_write_en~combout ),
	.cout());
// synopsys translate_off
defparam sum_write_en.lut_mask = 16'h50FA;
defparam sum_write_en.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y49_N20
cycloneive_lcell_comb sum_read_en(
// Equation(s):
// \sum_read_en~combout  = (\Selector55~1_combout  & (\state.sending_s_13482~combout )) # (!\Selector55~1_combout  & ((\sum_read_en~combout )))

	.dataa(\Selector55~1_combout ),
	.datab(\state.sending_s_13482~combout ),
	.datac(gnd),
	.datad(\sum_read_en~combout ),
	.cin(gnd),
	.combout(\sum_read_en~combout ),
	.cout());
// synopsys translate_off
defparam sum_read_en.lut_mask = 16'hDD88;
defparam sum_read_en.sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y49_N21
dffeas \rr6|altsyncram_component|auto_generated|rden_b_store (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sum_read_en~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr6|altsyncram_component|auto_generated|rden_b_store~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr6|altsyncram_component|auto_generated|rden_b_store .is_wysiwyg = "true";
defparam \rr6|altsyncram_component|auto_generated|rden_b_store .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y49_N16
cycloneive_lcell_comb \rr6|altsyncram_component|auto_generated|ram_block1a0~0 (
// Equation(s):
// \rr6|altsyncram_component|auto_generated|ram_block1a0~0_combout  = (\rr6|altsyncram_component|auto_generated|rden_b_store~q ) # (\sum_read_en~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rr6|altsyncram_component|auto_generated|rden_b_store~q ),
	.datad(\sum_read_en~combout ),
	.cin(gnd),
	.combout(\rr6|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.cout());
// synopsys translate_off
defparam \rr6|altsyncram_component|auto_generated|ram_block1a0~0 .lut_mask = 16'hFFF0;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N6
cycloneive_lcell_comb \output_read_addr[0]~0 (
// Equation(s):
// \output_read_addr[0]~0_combout  = (!s[3] & \state.summing_s_13502~combout )

	.dataa(gnd),
	.datab(s[3]),
	.datac(gnd),
	.datad(\state.summing_s_13502~combout ),
	.cin(gnd),
	.combout(\output_read_addr[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_read_addr[0]~0 .lut_mask = 16'h3300;
defparam \output_read_addr[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y53_N26
cycloneive_lcell_comb \Selector71~0 (
// Equation(s):
// \Selector71~0_combout  = (\output_read_addr[0]~0_combout ) # ((\Equal8~0_combout  & (!internal_state[1] & \state.indexing_s_13522~combout )))

	.dataa(\output_read_addr[0]~0_combout ),
	.datab(\Equal8~0_combout ),
	.datac(internal_state[1]),
	.datad(\state.indexing_s_13522~combout ),
	.cin(gnd),
	.combout(\Selector71~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector71~0 .lut_mask = 16'hAEAA;
defparam \Selector71~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y53_N14
cycloneive_lcell_comb output_write_en(
// Equation(s):
// \output_write_en~combout  = (\Selector71~0_combout  & ((!\state.summing_s_13502~combout ))) # (!\Selector71~0_combout  & (\output_write_en~combout ))

	.dataa(gnd),
	.datab(\output_write_en~combout ),
	.datac(\Selector71~0_combout ),
	.datad(\state.summing_s_13502~combout ),
	.cin(gnd),
	.combout(\output_write_en~combout ),
	.cout());
// synopsys translate_off
defparam output_write_en.lut_mask = 16'h0CFC;
defparam output_write_en.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y47_N18
cycloneive_lcell_comb output_read_en(
// Equation(s):
// \output_read_en~combout  = (\Selector71~0_combout  & ((\state.summing_s_13502~combout ))) # (!\Selector71~0_combout  & (\output_read_en~combout ))

	.dataa(gnd),
	.datab(\output_read_en~combout ),
	.datac(\state.summing_s_13502~combout ),
	.datad(\Selector71~0_combout ),
	.cin(gnd),
	.combout(\output_read_en~combout ),
	.cout());
// synopsys translate_off
defparam output_read_en.lut_mask = 16'hF0CC;
defparam output_read_en.sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y47_N19
dffeas \rr5|altsyncram_component|auto_generated|rden_b_store (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\output_read_en~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr5|altsyncram_component|auto_generated|rden_b_store~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr5|altsyncram_component|auto_generated|rden_b_store .is_wysiwyg = "true";
defparam \rr5|altsyncram_component|auto_generated|rden_b_store .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y47_N6
cycloneive_lcell_comb \rr5|altsyncram_component|auto_generated|ram_block1a0~0 (
// Equation(s):
// \rr5|altsyncram_component|auto_generated|ram_block1a0~0_combout  = (\rr5|altsyncram_component|auto_generated|rden_b_store~q ) # (\output_read_en~combout )

	.dataa(gnd),
	.datab(\rr5|altsyncram_component|auto_generated|rden_b_store~q ),
	.datac(gnd),
	.datad(\output_read_en~combout ),
	.cin(gnd),
	.combout(\rr5|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.cout());
// synopsys translate_off
defparam \rr5|altsyncram_component|auto_generated|ram_block1a0~0 .lut_mask = 16'hFFCC;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y53_N4
cycloneive_lcell_comb \output_ram_data_in[0]~0 (
// Equation(s):
// \output_ram_data_in[0]~0_combout  = (!internal_state[1] & (\state.indexing_s_13522~combout  & (!internal_state[0] & internal_state[2])))

	.dataa(internal_state[1]),
	.datab(\state.indexing_s_13522~combout ),
	.datac(internal_state[0]),
	.datad(internal_state[2]),
	.cin(gnd),
	.combout(\output_ram_data_in[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_ram_data_in[0]~0 .lut_mask = 16'h0400;
defparam \output_ram_data_in[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G15
cycloneive_clkctrl \output_ram_data_in[0]~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\output_ram_data_in[0]~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\output_ram_data_in[0]~0clkctrl_outclk ));
// synopsys translate_off
defparam \output_ram_data_in[0]~0clkctrl .clock_type = "global clock";
defparam \output_ram_data_in[0]~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X59_Y61_N18
cycloneive_lcell_comb \proc_write_addr[1]~0 (
// Equation(s):
// \proc_write_addr[1]~0_combout  = (\state.processing_s_13542~combout  & ((q[2] & (!q[1])) # (!q[2] & (q[1] & q[0]))))

	.dataa(q[2]),
	.datab(q[1]),
	.datac(\state.processing_s_13542~combout ),
	.datad(q[0]),
	.cin(gnd),
	.combout(\proc_write_addr[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \proc_write_addr[1]~0 .lut_mask = 16'h6020;
defparam \proc_write_addr[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y53_N28
cycloneive_lcell_comb \Selector59~1 (
// Equation(s):
// \Selector59~1_combout  = (internal_state[1] & !internal_state[2])

	.dataa(gnd),
	.datab(gnd),
	.datac(internal_state[1]),
	.datad(internal_state[2]),
	.cin(gnd),
	.combout(\Selector59~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector59~1 .lut_mask = 16'h00F0;
defparam \Selector59~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y53_N28
cycloneive_lcell_comb \Selector83~0 (
// Equation(s):
// \Selector83~0_combout  = (\proc_write_addr[1]~0_combout ) # ((internal_state[0] & (\Selector59~1_combout  & \state.indexing_s_13522~combout )))

	.dataa(internal_state[0]),
	.datab(\proc_write_addr[1]~0_combout ),
	.datac(\Selector59~1_combout ),
	.datad(\state.indexing_s_13522~combout ),
	.cin(gnd),
	.combout(\Selector83~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector83~0 .lut_mask = 16'hECCC;
defparam \Selector83~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y53_N6
cycloneive_lcell_comb proc_write_en(
// Equation(s):
// \proc_write_en~combout  = (\Selector83~0_combout  & (!\state.indexing_s_13522~combout )) # (!\Selector83~0_combout  & ((\proc_write_en~combout )))

	.dataa(gnd),
	.datab(\Selector83~0_combout ),
	.datac(\state.indexing_s_13522~combout ),
	.datad(\proc_write_en~combout ),
	.cin(gnd),
	.combout(\proc_write_en~combout ),
	.cout());
// synopsys translate_off
defparam proc_write_en.lut_mask = 16'h3F0C;
defparam proc_write_en.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y53_N24
cycloneive_lcell_comb proc_read_en(
// Equation(s):
// \proc_read_en~combout  = (\Selector83~0_combout  & (\state.indexing_s_13522~combout )) # (!\Selector83~0_combout  & ((\proc_read_en~combout )))

	.dataa(\state.indexing_s_13522~combout ),
	.datab(\Selector83~0_combout ),
	.datac(gnd),
	.datad(\proc_read_en~combout ),
	.cin(gnd),
	.combout(\proc_read_en~combout ),
	.cout());
// synopsys translate_off
defparam proc_read_en.lut_mask = 16'hBB88;
defparam proc_read_en.sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y53_N9
dffeas \rr3|altsyncram_component|auto_generated|rden_b_store (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\proc_read_en~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr3|altsyncram_component|auto_generated|rden_b_store~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr3|altsyncram_component|auto_generated|rden_b_store .is_wysiwyg = "true";
defparam \rr3|altsyncram_component|auto_generated|rden_b_store .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y53_N8
cycloneive_lcell_comb \rr3|altsyncram_component|auto_generated|ram_block1a0~0 (
// Equation(s):
// \rr3|altsyncram_component|auto_generated|ram_block1a0~0_combout  = (\rr3|altsyncram_component|auto_generated|rden_b_store~q ) # (\proc_read_en~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rr3|altsyncram_component|auto_generated|rden_b_store~q ),
	.datad(\proc_read_en~combout ),
	.cin(gnd),
	.combout(\rr3|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.cout());
// synopsys translate_off
defparam \rr3|altsyncram_component|auto_generated|ram_block1a0~0 .lut_mask = 16'hFFF0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y66_N28
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y53_N2
cycloneive_lcell_comb \filtering[0] (
// Equation(s):
// filtering[0] = (\j[0]~2_combout  & (!\Equal1~10_combout )) # (!\j[0]~2_combout  & ((filtering[0])))

	.dataa(\Equal1~10_combout ),
	.datab(filtering[0]),
	.datac(gnd),
	.datad(\j[0]~2_combout ),
	.cin(gnd),
	.combout(filtering[0]),
	.cout());
// synopsys translate_off
defparam \filtering[0] .lut_mask = 16'h55CC;
defparam \filtering[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y53_N3
dffeas \filt_write_addr[0] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(j[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(filtering[0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(filt_write_addr[0]),
	.prn(vcc));
// synopsys translate_off
defparam \filt_write_addr[0] .is_wysiwyg = "true";
defparam \filt_write_addr[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y53_N27
dffeas \filt_write_addr[1] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(j[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(filtering[0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(filt_write_addr[1]),
	.prn(vcc));
// synopsys translate_off
defparam \filt_write_addr[1] .is_wysiwyg = "true";
defparam \filt_write_addr[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y53_N9
dffeas \filt_write_addr[2] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(j[2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(filtering[0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(filt_write_addr[2]),
	.prn(vcc));
// synopsys translate_off
defparam \filt_write_addr[2] .is_wysiwyg = "true";
defparam \filt_write_addr[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y53_N25
dffeas \filt_write_addr[3] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(j[3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(filtering[0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(filt_write_addr[3]),
	.prn(vcc));
// synopsys translate_off
defparam \filt_write_addr[3] .is_wysiwyg = "true";
defparam \filt_write_addr[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y53_N23
dffeas \filt_write_addr[4] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(j[4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(filtering[0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(filt_write_addr[4]),
	.prn(vcc));
// synopsys translate_off
defparam \filt_write_addr[4] .is_wysiwyg = "true";
defparam \filt_write_addr[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y53_N31
dffeas \filt_write_addr[5] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(j[5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(filtering[0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(filt_write_addr[5]),
	.prn(vcc));
// synopsys translate_off
defparam \filt_write_addr[5] .is_wysiwyg = "true";
defparam \filt_write_addr[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y53_N19
dffeas \filt_write_addr[6] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(j[6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(filtering[0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(filt_write_addr[6]),
	.prn(vcc));
// synopsys translate_off
defparam \filt_write_addr[6] .is_wysiwyg = "true";
defparam \filt_write_addr[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y53_N1
dffeas \filt_write_addr[7] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(j[7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(filtering[0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(filt_write_addr[7]),
	.prn(vcc));
// synopsys translate_off
defparam \filt_write_addr[7] .is_wysiwyg = "true";
defparam \filt_write_addr[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y53_N5
dffeas \filt_write_addr[8] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(j[8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(filtering[0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(filt_write_addr[8]),
	.prn(vcc));
// synopsys translate_off
defparam \filt_write_addr[8] .is_wysiwyg = "true";
defparam \filt_write_addr[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y53_N13
dffeas \filt_write_addr[9] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(j[9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(filtering[0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(filt_write_addr[9]),
	.prn(vcc));
// synopsys translate_off
defparam \filt_write_addr[9] .is_wysiwyg = "true";
defparam \filt_write_addr[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y53_N29
dffeas \filt_write_addr[10] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(j[10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(filtering[0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(filt_write_addr[10]),
	.prn(vcc));
// synopsys translate_off
defparam \filt_write_addr[10] .is_wysiwyg = "true";
defparam \filt_write_addr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y61_N16
cycloneive_lcell_comb \filt_read_en~0 (
// Equation(s):
// \filt_read_en~0_combout  = (!q[0] & (!q[1] & (\state.processing_s_13542~combout  & !q[2])))

	.dataa(q[0]),
	.datab(q[1]),
	.datac(\state.processing_s_13542~combout ),
	.datad(q[2]),
	.cin(gnd),
	.combout(\filt_read_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \filt_read_en~0 .lut_mask = 16'h0010;
defparam \filt_read_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G11
cycloneive_clkctrl \filt_read_en~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\filt_read_en~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\filt_read_en~0clkctrl_outclk ));
// synopsys translate_off
defparam \filt_read_en~0clkctrl .clock_type = "global clock";
defparam \filt_read_en~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X59_Y61_N6
cycloneive_lcell_comb \filt_read_addr[0] (
// Equation(s):
// filt_read_addr[0] = (GLOBAL(\filt_read_en~0clkctrl_outclk ) & (p[0])) # (!GLOBAL(\filt_read_en~0clkctrl_outclk ) & ((filt_read_addr[0])))

	.dataa(p[0]),
	.datab(gnd),
	.datac(\filt_read_en~0clkctrl_outclk ),
	.datad(filt_read_addr[0]),
	.cin(gnd),
	.combout(filt_read_addr[0]),
	.cout());
// synopsys translate_off
defparam \filt_read_addr[0] .lut_mask = 16'hAFA0;
defparam \filt_read_addr[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y62_N28
cycloneive_lcell_comb \filt_read_addr[1] (
// Equation(s):
// filt_read_addr[1] = (GLOBAL(\filt_read_en~0clkctrl_outclk ) & (p[1])) # (!GLOBAL(\filt_read_en~0clkctrl_outclk ) & ((filt_read_addr[1])))

	.dataa(p[1]),
	.datab(gnd),
	.datac(\filt_read_en~0clkctrl_outclk ),
	.datad(filt_read_addr[1]),
	.cin(gnd),
	.combout(filt_read_addr[1]),
	.cout());
// synopsys translate_off
defparam \filt_read_addr[1] .lut_mask = 16'hAFA0;
defparam \filt_read_addr[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y61_N16
cycloneive_lcell_comb \filt_read_addr[2] (
// Equation(s):
// filt_read_addr[2] = (GLOBAL(\filt_read_en~0clkctrl_outclk ) & (p[2])) # (!GLOBAL(\filt_read_en~0clkctrl_outclk ) & ((filt_read_addr[2])))

	.dataa(gnd),
	.datab(p[2]),
	.datac(\filt_read_en~0clkctrl_outclk ),
	.datad(filt_read_addr[2]),
	.cin(gnd),
	.combout(filt_read_addr[2]),
	.cout());
// synopsys translate_off
defparam \filt_read_addr[2] .lut_mask = 16'hCFC0;
defparam \filt_read_addr[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y61_N24
cycloneive_lcell_comb \filt_read_addr[3] (
// Equation(s):
// filt_read_addr[3] = (GLOBAL(\filt_read_en~0clkctrl_outclk ) & (p[3])) # (!GLOBAL(\filt_read_en~0clkctrl_outclk ) & ((filt_read_addr[3])))

	.dataa(p[3]),
	.datab(gnd),
	.datac(\filt_read_en~0clkctrl_outclk ),
	.datad(filt_read_addr[3]),
	.cin(gnd),
	.combout(filt_read_addr[3]),
	.cout());
// synopsys translate_off
defparam \filt_read_addr[3] .lut_mask = 16'hAFA0;
defparam \filt_read_addr[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y61_N18
cycloneive_lcell_comb \filt_read_addr[4] (
// Equation(s):
// filt_read_addr[4] = (GLOBAL(\filt_read_en~0clkctrl_outclk ) & (p[4])) # (!GLOBAL(\filt_read_en~0clkctrl_outclk ) & ((filt_read_addr[4])))

	.dataa(gnd),
	.datab(p[4]),
	.datac(\filt_read_en~0clkctrl_outclk ),
	.datad(filt_read_addr[4]),
	.cin(gnd),
	.combout(filt_read_addr[4]),
	.cout());
// synopsys translate_off
defparam \filt_read_addr[4] .lut_mask = 16'hCFC0;
defparam \filt_read_addr[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y63_N4
cycloneive_lcell_comb \filt_read_addr[5] (
// Equation(s):
// filt_read_addr[5] = (GLOBAL(\filt_read_en~0clkctrl_outclk ) & (p[5])) # (!GLOBAL(\filt_read_en~0clkctrl_outclk ) & ((filt_read_addr[5])))

	.dataa(gnd),
	.datab(p[5]),
	.datac(filt_read_addr[5]),
	.datad(\filt_read_en~0clkctrl_outclk ),
	.cin(gnd),
	.combout(filt_read_addr[5]),
	.cout());
// synopsys translate_off
defparam \filt_read_addr[5] .lut_mask = 16'hCCF0;
defparam \filt_read_addr[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y63_N6
cycloneive_lcell_comb \filt_read_addr[6] (
// Equation(s):
// filt_read_addr[6] = (GLOBAL(\filt_read_en~0clkctrl_outclk ) & ((p[6]))) # (!GLOBAL(\filt_read_en~0clkctrl_outclk ) & (filt_read_addr[6]))

	.dataa(filt_read_addr[6]),
	.datab(gnd),
	.datac(p[6]),
	.datad(\filt_read_en~0clkctrl_outclk ),
	.cin(gnd),
	.combout(filt_read_addr[6]),
	.cout());
// synopsys translate_off
defparam \filt_read_addr[6] .lut_mask = 16'hF0AA;
defparam \filt_read_addr[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y62_N28
cycloneive_lcell_comb \filt_read_addr[7] (
// Equation(s):
// filt_read_addr[7] = (GLOBAL(\filt_read_en~0clkctrl_outclk ) & (p[7])) # (!GLOBAL(\filt_read_en~0clkctrl_outclk ) & ((filt_read_addr[7])))

	.dataa(p[7]),
	.datab(gnd),
	.datac(\filt_read_en~0clkctrl_outclk ),
	.datad(filt_read_addr[7]),
	.cin(gnd),
	.combout(filt_read_addr[7]),
	.cout());
// synopsys translate_off
defparam \filt_read_addr[7] .lut_mask = 16'hAFA0;
defparam \filt_read_addr[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y61_N30
cycloneive_lcell_comb \filt_read_addr[8] (
// Equation(s):
// filt_read_addr[8] = (GLOBAL(\filt_read_en~0clkctrl_outclk ) & (p[8])) # (!GLOBAL(\filt_read_en~0clkctrl_outclk ) & ((filt_read_addr[8])))

	.dataa(p[8]),
	.datab(gnd),
	.datac(filt_read_addr[8]),
	.datad(\filt_read_en~0clkctrl_outclk ),
	.cin(gnd),
	.combout(filt_read_addr[8]),
	.cout());
// synopsys translate_off
defparam \filt_read_addr[8] .lut_mask = 16'hAAF0;
defparam \filt_read_addr[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y62_N14
cycloneive_lcell_comb \filt_read_addr[9] (
// Equation(s):
// filt_read_addr[9] = (GLOBAL(\filt_read_en~0clkctrl_outclk ) & (p[9])) # (!GLOBAL(\filt_read_en~0clkctrl_outclk ) & ((filt_read_addr[9])))

	.dataa(p[9]),
	.datab(filt_read_addr[9]),
	.datac(\filt_read_en~0clkctrl_outclk ),
	.datad(gnd),
	.cin(gnd),
	.combout(filt_read_addr[9]),
	.cout());
// synopsys translate_off
defparam \filt_read_addr[9] .lut_mask = 16'hACAC;
defparam \filt_read_addr[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y61_N26
cycloneive_lcell_comb \filt_read_addr[10] (
// Equation(s):
// filt_read_addr[10] = (GLOBAL(\filt_read_en~0clkctrl_outclk ) & (p[10])) # (!GLOBAL(\filt_read_en~0clkctrl_outclk ) & ((filt_read_addr[10])))

	.dataa(gnd),
	.datab(p[10]),
	.datac(filt_read_addr[10]),
	.datad(\filt_read_en~0clkctrl_outclk ),
	.cin(gnd),
	.combout(filt_read_addr[10]),
	.cout());
// synopsys translate_off
defparam \filt_read_addr[10] .lut_mask = 16'hCCF0;
defparam \filt_read_addr[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y61_N0
cycloneive_ram_block \rr2|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({filt_write_addr[10],filt_write_addr[9],filt_write_addr[8],filt_write_addr[7],filt_write_addr[6],filt_write_addr[5],filt_write_addr[4],filt_write_addr[3],filt_write_addr[2],filt_write_addr[1],filt_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({filt_read_addr[10],filt_read_addr[9],filt_read_addr[8],filt_read_addr[7],filt_read_addr[6],filt_read_addr[5],filt_read_addr[4],filt_read_addr[3],filt_read_addr[2],filt_read_addr[1],filt_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr2|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr2|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ALTSYNCRAM";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 4;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 96;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 4;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 2047;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 2048;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 96;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X60_Y61_N22
cycloneive_lcell_comb \Equal2~1 (
// Equation(s):
// \Equal2~1_combout  = (!q[1] & (q[2] & !q[0]))

	.dataa(q[1]),
	.datab(gnd),
	.datac(q[2]),
	.datad(q[0]),
	.cin(gnd),
	.combout(\Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~1 .lut_mask = 16'h0050;
defparam \Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y61_N4
cycloneive_lcell_comb \Selector100~0 (
// Equation(s):
// \Selector100~0_combout  = (!\Equal2~0_combout  & ((\Equal2~1_combout  & ((\rr2|altsyncram_component|auto_generated|q_b [32]))) # (!\Equal2~1_combout  & (\rr2|altsyncram_component|auto_generated|q_b [0]))))

	.dataa(\rr2|altsyncram_component|auto_generated|q_b [0]),
	.datab(\rr2|altsyncram_component|auto_generated|q_b [32]),
	.datac(\Equal2~0_combout ),
	.datad(\Equal2~1_combout ),
	.cin(gnd),
	.combout(\Selector100~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector100~0 .lut_mask = 16'h0C0A;
defparam \Selector100~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y61_N28
cycloneive_lcell_comb \Selector100~1 (
// Equation(s):
// \Selector100~1_combout  = (\Selector100~0_combout ) # ((\Equal2~0_combout  & \rr2|altsyncram_component|auto_generated|q_b [64]))

	.dataa(gnd),
	.datab(\Equal2~0_combout ),
	.datac(\rr2|altsyncram_component|auto_generated|q_b [64]),
	.datad(\Selector100~0_combout ),
	.cin(gnd),
	.combout(\Selector100~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector100~1 .lut_mask = 16'hFFC0;
defparam \Selector100~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G10
cycloneive_clkctrl \proc_write_addr[1]~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\proc_write_addr[1]~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\proc_write_addr[1]~0clkctrl_outclk ));
// synopsys translate_off
defparam \proc_write_addr[1]~0clkctrl .clock_type = "global clock";
defparam \proc_write_addr[1]~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X50_Y61_N26
cycloneive_lcell_comb \proc_ram_data_in[0] (
// Equation(s):
// proc_ram_data_in[0] = (GLOBAL(\proc_write_addr[1]~0clkctrl_outclk ) & (\Selector100~1_combout )) # (!GLOBAL(\proc_write_addr[1]~0clkctrl_outclk ) & ((proc_ram_data_in[0])))

	.dataa(gnd),
	.datab(\Selector100~1_combout ),
	.datac(proc_ram_data_in[0]),
	.datad(\proc_write_addr[1]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(proc_ram_data_in[0]),
	.cout());
// synopsys translate_off
defparam \proc_ram_data_in[0] .lut_mask = 16'hCCF0;
defparam \proc_ram_data_in[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y61_N28
cycloneive_lcell_comb \Selector85~0 (
// Equation(s):
// \Selector85~0_combout  = p[0] $ (((!q[0] & (q[2] & !q[1]))))

	.dataa(p[0]),
	.datab(q[0]),
	.datac(q[2]),
	.datad(q[1]),
	.cin(gnd),
	.combout(\Selector85~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector85~0 .lut_mask = 16'hAA9A;
defparam \Selector85~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y61_N14
cycloneive_lcell_comb \proc_write_addr[0] (
// Equation(s):
// proc_write_addr[0] = (GLOBAL(\proc_write_addr[1]~0clkctrl_outclk ) & ((\Selector85~0_combout ))) # (!GLOBAL(\proc_write_addr[1]~0clkctrl_outclk ) & (proc_write_addr[0]))

	.dataa(gnd),
	.datab(proc_write_addr[0]),
	.datac(\Selector85~0_combout ),
	.datad(\proc_write_addr[1]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(proc_write_addr[0]),
	.cout());
// synopsys translate_off
defparam \proc_write_addr[0] .lut_mask = 16'hF0CC;
defparam \proc_write_addr[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y61_N4
cycloneive_lcell_comb \Add2~0 (
// Equation(s):
// \Add2~0_combout  = (p[0] & (p[1] $ (VCC))) # (!p[0] & (p[1] & VCC))
// \Add2~1  = CARRY((p[0] & p[1]))

	.dataa(p[0]),
	.datab(p[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add2~0_combout ),
	.cout(\Add2~1 ));
// synopsys translate_off
defparam \Add2~0 .lut_mask = 16'h6688;
defparam \Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y61_N2
cycloneive_lcell_comb \Add4~1 (
// Equation(s):
// \Add4~1_combout  = \Add2~0_combout  $ (VCC)
// \Add4~2  = CARRY(\Add2~0_combout )

	.dataa(gnd),
	.datab(\Add2~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add4~1_combout ),
	.cout(\Add4~2 ));
// synopsys translate_off
defparam \Add4~1 .lut_mask = 16'h33CC;
defparam \Add4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y61_N22
cycloneive_lcell_comb \Add4~0 (
// Equation(s):
// \Add4~0_combout  = (!\Equal2~0_combout  & ((\Equal2~1_combout  & (p[1])) # (!\Equal2~1_combout  & ((\Add2~0_combout )))))

	.dataa(p[1]),
	.datab(\Equal2~1_combout ),
	.datac(\Add2~0_combout ),
	.datad(\Equal2~0_combout ),
	.cin(gnd),
	.combout(\Add4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Add4~0 .lut_mask = 16'h00B8;
defparam \Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y61_N20
cycloneive_lcell_comb \Add4~3 (
// Equation(s):
// \Add4~3_combout  = (\Add4~0_combout ) # ((\Add4~1_combout  & \Equal2~0_combout ))

	.dataa(\Add4~1_combout ),
	.datab(gnd),
	.datac(\Add4~0_combout ),
	.datad(\Equal2~0_combout ),
	.cin(gnd),
	.combout(\Add4~3_combout ),
	.cout());
// synopsys translate_off
defparam \Add4~3 .lut_mask = 16'hFAF0;
defparam \Add4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y62_N24
cycloneive_lcell_comb \proc_write_addr[1] (
// Equation(s):
// proc_write_addr[1] = (GLOBAL(\proc_write_addr[1]~0clkctrl_outclk ) & (\Add4~3_combout )) # (!GLOBAL(\proc_write_addr[1]~0clkctrl_outclk ) & ((proc_write_addr[1])))

	.dataa(gnd),
	.datab(\Add4~3_combout ),
	.datac(\proc_write_addr[1]~0clkctrl_outclk ),
	.datad(proc_write_addr[1]),
	.cin(gnd),
	.combout(proc_write_addr[1]),
	.cout());
// synopsys translate_off
defparam \proc_write_addr[1] .lut_mask = 16'hCFC0;
defparam \proc_write_addr[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y61_N6
cycloneive_lcell_comb \Add2~2 (
// Equation(s):
// \Add2~2_combout  = (p[1] & ((p[2] & (\Add2~1  & VCC)) # (!p[2] & (!\Add2~1 )))) # (!p[1] & ((p[2] & (!\Add2~1 )) # (!p[2] & ((\Add2~1 ) # (GND)))))
// \Add2~3  = CARRY((p[1] & (!p[2] & !\Add2~1 )) # (!p[1] & ((!\Add2~1 ) # (!p[2]))))

	.dataa(p[1]),
	.datab(p[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~1 ),
	.combout(\Add2~2_combout ),
	.cout(\Add2~3 ));
// synopsys translate_off
defparam \Add2~2 .lut_mask = 16'h9617;
defparam \Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y61_N2
cycloneive_lcell_comb \Add3~1 (
// Equation(s):
// \Add3~1_cout  = CARRY((\Add2~0_combout  & p[0]))

	.dataa(\Add2~0_combout ),
	.datab(p[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\Add3~1_cout ));
// synopsys translate_off
defparam \Add3~1 .lut_mask = 16'h0088;
defparam \Add3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y61_N4
cycloneive_lcell_comb \Add3~2 (
// Equation(s):
// \Add3~2_combout  = (\Add2~2_combout  & (!\Add3~1_cout )) # (!\Add2~2_combout  & ((\Add3~1_cout ) # (GND)))
// \Add3~3  = CARRY((!\Add3~1_cout ) # (!\Add2~2_combout ))

	.dataa(\Add2~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~1_cout ),
	.combout(\Add3~2_combout ),
	.cout(\Add3~3 ));
// synopsys translate_off
defparam \Add3~2 .lut_mask = 16'h5A5F;
defparam \Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y61_N4
cycloneive_lcell_comb \Add4~4 (
// Equation(s):
// \Add4~4_combout  = (!\Equal2~0_combout  & ((\Equal2~1_combout  & ((\Add3~2_combout ))) # (!\Equal2~1_combout  & (\Add2~2_combout ))))

	.dataa(\Equal2~1_combout ),
	.datab(\Add2~2_combout ),
	.datac(\Add3~2_combout ),
	.datad(\Equal2~0_combout ),
	.cin(gnd),
	.combout(\Add4~4_combout ),
	.cout());
// synopsys translate_off
defparam \Add4~4 .lut_mask = 16'h00E4;
defparam \Add4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y61_N4
cycloneive_lcell_comb \Add4~5 (
// Equation(s):
// \Add4~5_combout  = (\Add2~2_combout  & (!\Add4~2 )) # (!\Add2~2_combout  & ((\Add4~2 ) # (GND)))
// \Add4~6  = CARRY((!\Add4~2 ) # (!\Add2~2_combout ))

	.dataa(gnd),
	.datab(\Add2~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~2 ),
	.combout(\Add4~5_combout ),
	.cout(\Add4~6 ));
// synopsys translate_off
defparam \Add4~5 .lut_mask = 16'h3C3F;
defparam \Add4~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y61_N30
cycloneive_lcell_comb \Add4~7 (
// Equation(s):
// \Add4~7_combout  = (\Add4~4_combout ) # ((\Equal2~0_combout  & \Add4~5_combout ))

	.dataa(\Add4~4_combout ),
	.datab(gnd),
	.datac(\Equal2~0_combout ),
	.datad(\Add4~5_combout ),
	.cin(gnd),
	.combout(\Add4~7_combout ),
	.cout());
// synopsys translate_off
defparam \Add4~7 .lut_mask = 16'hFAAA;
defparam \Add4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y61_N18
cycloneive_lcell_comb \proc_write_addr[2] (
// Equation(s):
// proc_write_addr[2] = (GLOBAL(\proc_write_addr[1]~0clkctrl_outclk ) & ((\Add4~7_combout ))) # (!GLOBAL(\proc_write_addr[1]~0clkctrl_outclk ) & (proc_write_addr[2]))

	.dataa(gnd),
	.datab(proc_write_addr[2]),
	.datac(\Add4~7_combout ),
	.datad(\proc_write_addr[1]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(proc_write_addr[2]),
	.cout());
// synopsys translate_off
defparam \proc_write_addr[2] .lut_mask = 16'hF0CC;
defparam \proc_write_addr[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y61_N8
cycloneive_lcell_comb \Add2~4 (
// Equation(s):
// \Add2~4_combout  = ((p[3] $ (p[2] $ (!\Add2~3 )))) # (GND)
// \Add2~5  = CARRY((p[3] & ((p[2]) # (!\Add2~3 ))) # (!p[3] & (p[2] & !\Add2~3 )))

	.dataa(p[3]),
	.datab(p[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~3 ),
	.combout(\Add2~4_combout ),
	.cout(\Add2~5 ));
// synopsys translate_off
defparam \Add2~4 .lut_mask = 16'h698E;
defparam \Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y61_N6
cycloneive_lcell_comb \Add3~4 (
// Equation(s):
// \Add3~4_combout  = (\Add2~4_combout  & (\Add3~3  $ (GND))) # (!\Add2~4_combout  & (!\Add3~3  & VCC))
// \Add3~5  = CARRY((\Add2~4_combout  & !\Add3~3 ))

	.dataa(gnd),
	.datab(\Add2~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~3 ),
	.combout(\Add3~4_combout ),
	.cout(\Add3~5 ));
// synopsys translate_off
defparam \Add3~4 .lut_mask = 16'hC30C;
defparam \Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y61_N6
cycloneive_lcell_comb \Add4~8 (
// Equation(s):
// \Add4~8_combout  = (!\Equal2~0_combout  & ((\Equal2~1_combout  & ((\Add3~4_combout ))) # (!\Equal2~1_combout  & (\Add2~4_combout ))))

	.dataa(\Equal2~0_combout ),
	.datab(\Equal2~1_combout ),
	.datac(\Add2~4_combout ),
	.datad(\Add3~4_combout ),
	.cin(gnd),
	.combout(\Add4~8_combout ),
	.cout());
// synopsys translate_off
defparam \Add4~8 .lut_mask = 16'h5410;
defparam \Add4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y61_N6
cycloneive_lcell_comb \Add4~9 (
// Equation(s):
// \Add4~9_combout  = (\Add2~4_combout  & (\Add4~6  $ (GND))) # (!\Add2~4_combout  & (!\Add4~6  & VCC))
// \Add4~10  = CARRY((\Add2~4_combout  & !\Add4~6 ))

	.dataa(\Add2~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~6 ),
	.combout(\Add4~9_combout ),
	.cout(\Add4~10 ));
// synopsys translate_off
defparam \Add4~9 .lut_mask = 16'hA50A;
defparam \Add4~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y61_N0
cycloneive_lcell_comb \Add4~11 (
// Equation(s):
// \Add4~11_combout  = (\Add4~8_combout ) # ((\Add4~9_combout  & \Equal2~0_combout ))

	.dataa(\Add4~8_combout ),
	.datab(gnd),
	.datac(\Add4~9_combout ),
	.datad(\Equal2~0_combout ),
	.cin(gnd),
	.combout(\Add4~11_combout ),
	.cout());
// synopsys translate_off
defparam \Add4~11 .lut_mask = 16'hFAAA;
defparam \Add4~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y61_N12
cycloneive_lcell_comb \proc_write_addr[3] (
// Equation(s):
// proc_write_addr[3] = (GLOBAL(\proc_write_addr[1]~0clkctrl_outclk ) & ((\Add4~11_combout ))) # (!GLOBAL(\proc_write_addr[1]~0clkctrl_outclk ) & (proc_write_addr[3]))

	.dataa(proc_write_addr[3]),
	.datab(gnd),
	.datac(\Add4~11_combout ),
	.datad(\proc_write_addr[1]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(proc_write_addr[3]),
	.cout());
// synopsys translate_off
defparam \proc_write_addr[3] .lut_mask = 16'hF0AA;
defparam \proc_write_addr[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y61_N10
cycloneive_lcell_comb \Add2~6 (
// Equation(s):
// \Add2~6_combout  = (p[3] & ((p[4] & (\Add2~5  & VCC)) # (!p[4] & (!\Add2~5 )))) # (!p[3] & ((p[4] & (!\Add2~5 )) # (!p[4] & ((\Add2~5 ) # (GND)))))
// \Add2~7  = CARRY((p[3] & (!p[4] & !\Add2~5 )) # (!p[3] & ((!\Add2~5 ) # (!p[4]))))

	.dataa(p[3]),
	.datab(p[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~5 ),
	.combout(\Add2~6_combout ),
	.cout(\Add2~7 ));
// synopsys translate_off
defparam \Add2~6 .lut_mask = 16'h9617;
defparam \Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y61_N8
cycloneive_lcell_comb \Add3~6 (
// Equation(s):
// \Add3~6_combout  = (\Add2~6_combout  & (!\Add3~5 )) # (!\Add2~6_combout  & ((\Add3~5 ) # (GND)))
// \Add3~7  = CARRY((!\Add3~5 ) # (!\Add2~6_combout ))

	.dataa(gnd),
	.datab(\Add2~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~5 ),
	.combout(\Add3~6_combout ),
	.cout(\Add3~7 ));
// synopsys translate_off
defparam \Add3~6 .lut_mask = 16'h3C3F;
defparam \Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y61_N14
cycloneive_lcell_comb \Add4~12 (
// Equation(s):
// \Add4~12_combout  = (!\Equal2~0_combout  & ((\Equal2~1_combout  & ((\Add3~6_combout ))) # (!\Equal2~1_combout  & (\Add2~6_combout ))))

	.dataa(\Equal2~0_combout ),
	.datab(\Add2~6_combout ),
	.datac(\Equal2~1_combout ),
	.datad(\Add3~6_combout ),
	.cin(gnd),
	.combout(\Add4~12_combout ),
	.cout());
// synopsys translate_off
defparam \Add4~12 .lut_mask = 16'h5404;
defparam \Add4~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y61_N8
cycloneive_lcell_comb \Add4~13 (
// Equation(s):
// \Add4~13_combout  = (\Add2~6_combout  & (!\Add4~10 )) # (!\Add2~6_combout  & ((\Add4~10 ) # (GND)))
// \Add4~14  = CARRY((!\Add4~10 ) # (!\Add2~6_combout ))

	.dataa(\Add2~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~10 ),
	.combout(\Add4~13_combout ),
	.cout(\Add4~14 ));
// synopsys translate_off
defparam \Add4~13 .lut_mask = 16'h5A5F;
defparam \Add4~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y61_N16
cycloneive_lcell_comb \Add4~15 (
// Equation(s):
// \Add4~15_combout  = (\Add4~12_combout ) # ((\Add4~13_combout  & \Equal2~0_combout ))

	.dataa(\Add4~12_combout ),
	.datab(gnd),
	.datac(\Add4~13_combout ),
	.datad(\Equal2~0_combout ),
	.cin(gnd),
	.combout(\Add4~15_combout ),
	.cout());
// synopsys translate_off
defparam \Add4~15 .lut_mask = 16'hFAAA;
defparam \Add4~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y61_N10
cycloneive_lcell_comb \proc_write_addr[4] (
// Equation(s):
// proc_write_addr[4] = (GLOBAL(\proc_write_addr[1]~0clkctrl_outclk ) & ((\Add4~15_combout ))) # (!GLOBAL(\proc_write_addr[1]~0clkctrl_outclk ) & (proc_write_addr[4]))

	.dataa(proc_write_addr[4]),
	.datab(gnd),
	.datac(\Add4~15_combout ),
	.datad(\proc_write_addr[1]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(proc_write_addr[4]),
	.cout());
// synopsys translate_off
defparam \proc_write_addr[4] .lut_mask = 16'hF0AA;
defparam \proc_write_addr[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y61_N12
cycloneive_lcell_comb \Add2~8 (
// Equation(s):
// \Add2~8_combout  = ((p[5] $ (p[4] $ (!\Add2~7 )))) # (GND)
// \Add2~9  = CARRY((p[5] & ((p[4]) # (!\Add2~7 ))) # (!p[5] & (p[4] & !\Add2~7 )))

	.dataa(p[5]),
	.datab(p[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~7 ),
	.combout(\Add2~8_combout ),
	.cout(\Add2~9 ));
// synopsys translate_off
defparam \Add2~8 .lut_mask = 16'h698E;
defparam \Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y61_N10
cycloneive_lcell_comb \Add4~17 (
// Equation(s):
// \Add4~17_combout  = (\Add2~8_combout  & (\Add4~14  $ (GND))) # (!\Add2~8_combout  & (!\Add4~14  & VCC))
// \Add4~18  = CARRY((\Add2~8_combout  & !\Add4~14 ))

	.dataa(gnd),
	.datab(\Add2~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~14 ),
	.combout(\Add4~17_combout ),
	.cout(\Add4~18 ));
// synopsys translate_off
defparam \Add4~17 .lut_mask = 16'hC30C;
defparam \Add4~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y61_N10
cycloneive_lcell_comb \Add3~8 (
// Equation(s):
// \Add3~8_combout  = (\Add2~8_combout  & (\Add3~7  $ (GND))) # (!\Add2~8_combout  & (!\Add3~7  & VCC))
// \Add3~9  = CARRY((\Add2~8_combout  & !\Add3~7 ))

	.dataa(gnd),
	.datab(\Add2~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~7 ),
	.combout(\Add3~8_combout ),
	.cout(\Add3~9 ));
// synopsys translate_off
defparam \Add3~8 .lut_mask = 16'hC30C;
defparam \Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y61_N12
cycloneive_lcell_comb \Add4~16 (
// Equation(s):
// \Add4~16_combout  = (!\Equal2~0_combout  & ((\Equal2~1_combout  & ((\Add3~8_combout ))) # (!\Equal2~1_combout  & (\Add2~8_combout ))))

	.dataa(\Add2~8_combout ),
	.datab(\Equal2~0_combout ),
	.datac(\Equal2~1_combout ),
	.datad(\Add3~8_combout ),
	.cin(gnd),
	.combout(\Add4~16_combout ),
	.cout());
// synopsys translate_off
defparam \Add4~16 .lut_mask = 16'h3202;
defparam \Add4~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y61_N22
cycloneive_lcell_comb \Add4~19 (
// Equation(s):
// \Add4~19_combout  = (\Add4~16_combout ) # ((\Equal2~0_combout  & \Add4~17_combout ))

	.dataa(gnd),
	.datab(\Equal2~0_combout ),
	.datac(\Add4~17_combout ),
	.datad(\Add4~16_combout ),
	.cin(gnd),
	.combout(\Add4~19_combout ),
	.cout());
// synopsys translate_off
defparam \Add4~19 .lut_mask = 16'hFFC0;
defparam \Add4~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y61_N8
cycloneive_lcell_comb \proc_write_addr[5] (
// Equation(s):
// proc_write_addr[5] = (GLOBAL(\proc_write_addr[1]~0clkctrl_outclk ) & (\Add4~19_combout )) # (!GLOBAL(\proc_write_addr[1]~0clkctrl_outclk ) & ((proc_write_addr[5])))

	.dataa(gnd),
	.datab(\Add4~19_combout ),
	.datac(proc_write_addr[5]),
	.datad(\proc_write_addr[1]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(proc_write_addr[5]),
	.cout());
// synopsys translate_off
defparam \proc_write_addr[5] .lut_mask = 16'hCCF0;
defparam \proc_write_addr[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y61_N14
cycloneive_lcell_comb \Add2~10 (
// Equation(s):
// \Add2~10_combout  = (p[6] & ((p[5] & (\Add2~9  & VCC)) # (!p[5] & (!\Add2~9 )))) # (!p[6] & ((p[5] & (!\Add2~9 )) # (!p[5] & ((\Add2~9 ) # (GND)))))
// \Add2~11  = CARRY((p[6] & (!p[5] & !\Add2~9 )) # (!p[6] & ((!\Add2~9 ) # (!p[5]))))

	.dataa(p[6]),
	.datab(p[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~9 ),
	.combout(\Add2~10_combout ),
	.cout(\Add2~11 ));
// synopsys translate_off
defparam \Add2~10 .lut_mask = 16'h9617;
defparam \Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y61_N12
cycloneive_lcell_comb \Add3~10 (
// Equation(s):
// \Add3~10_combout  = (\Add2~10_combout  & (!\Add3~9 )) # (!\Add2~10_combout  & ((\Add3~9 ) # (GND)))
// \Add3~11  = CARRY((!\Add3~9 ) # (!\Add2~10_combout ))

	.dataa(gnd),
	.datab(\Add2~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~9 ),
	.combout(\Add3~10_combout ),
	.cout(\Add3~11 ));
// synopsys translate_off
defparam \Add3~10 .lut_mask = 16'h3C3F;
defparam \Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y61_N16
cycloneive_lcell_comb \Add4~20 (
// Equation(s):
// \Add4~20_combout  = (!\Equal2~0_combout  & ((\Equal2~1_combout  & ((\Add3~10_combout ))) # (!\Equal2~1_combout  & (\Add2~10_combout ))))

	.dataa(\Equal2~1_combout ),
	.datab(\Equal2~0_combout ),
	.datac(\Add2~10_combout ),
	.datad(\Add3~10_combout ),
	.cin(gnd),
	.combout(\Add4~20_combout ),
	.cout());
// synopsys translate_off
defparam \Add4~20 .lut_mask = 16'h3210;
defparam \Add4~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y61_N12
cycloneive_lcell_comb \Add4~21 (
// Equation(s):
// \Add4~21_combout  = (\Add2~10_combout  & (!\Add4~18 )) # (!\Add2~10_combout  & ((\Add4~18 ) # (GND)))
// \Add4~22  = CARRY((!\Add4~18 ) # (!\Add2~10_combout ))

	.dataa(\Add2~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~18 ),
	.combout(\Add4~21_combout ),
	.cout(\Add4~22 ));
// synopsys translate_off
defparam \Add4~21 .lut_mask = 16'h5A5F;
defparam \Add4~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y61_N10
cycloneive_lcell_comb \Add4~23 (
// Equation(s):
// \Add4~23_combout  = (\Add4~20_combout ) # ((\Add4~21_combout  & \Equal2~0_combout ))

	.dataa(\Add4~20_combout ),
	.datab(gnd),
	.datac(\Add4~21_combout ),
	.datad(\Equal2~0_combout ),
	.cin(gnd),
	.combout(\Add4~23_combout ),
	.cout());
// synopsys translate_off
defparam \Add4~23 .lut_mask = 16'hFAAA;
defparam \Add4~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y61_N6
cycloneive_lcell_comb \proc_write_addr[6] (
// Equation(s):
// proc_write_addr[6] = (GLOBAL(\proc_write_addr[1]~0clkctrl_outclk ) & ((\Add4~23_combout ))) # (!GLOBAL(\proc_write_addr[1]~0clkctrl_outclk ) & (proc_write_addr[6]))

	.dataa(proc_write_addr[6]),
	.datab(gnd),
	.datac(\Add4~23_combout ),
	.datad(\proc_write_addr[1]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(proc_write_addr[6]),
	.cout());
// synopsys translate_off
defparam \proc_write_addr[6] .lut_mask = 16'hF0AA;
defparam \proc_write_addr[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y61_N16
cycloneive_lcell_comb \Add2~12 (
// Equation(s):
// \Add2~12_combout  = ((p[6] $ (p[7] $ (!\Add2~11 )))) # (GND)
// \Add2~13  = CARRY((p[6] & ((p[7]) # (!\Add2~11 ))) # (!p[6] & (p[7] & !\Add2~11 )))

	.dataa(p[6]),
	.datab(p[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~11 ),
	.combout(\Add2~12_combout ),
	.cout(\Add2~13 ));
// synopsys translate_off
defparam \Add2~12 .lut_mask = 16'h698E;
defparam \Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y61_N14
cycloneive_lcell_comb \Add3~12 (
// Equation(s):
// \Add3~12_combout  = (\Add2~12_combout  & (\Add3~11  $ (GND))) # (!\Add2~12_combout  & (!\Add3~11  & VCC))
// \Add3~13  = CARRY((\Add2~12_combout  & !\Add3~11 ))

	.dataa(gnd),
	.datab(\Add2~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~11 ),
	.combout(\Add3~12_combout ),
	.cout(\Add3~13 ));
// synopsys translate_off
defparam \Add3~12 .lut_mask = 16'hC30C;
defparam \Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y61_N0
cycloneive_lcell_comb \Add4~24 (
// Equation(s):
// \Add4~24_combout  = (!\Equal2~0_combout  & ((\Equal2~1_combout  & ((\Add3~12_combout ))) # (!\Equal2~1_combout  & (\Add2~12_combout ))))

	.dataa(\Add2~12_combout ),
	.datab(\Equal2~0_combout ),
	.datac(\Equal2~1_combout ),
	.datad(\Add3~12_combout ),
	.cin(gnd),
	.combout(\Add4~24_combout ),
	.cout());
// synopsys translate_off
defparam \Add4~24 .lut_mask = 16'h3202;
defparam \Add4~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y61_N14
cycloneive_lcell_comb \Add4~25 (
// Equation(s):
// \Add4~25_combout  = (\Add2~12_combout  & (\Add4~22  $ (GND))) # (!\Add2~12_combout  & (!\Add4~22  & VCC))
// \Add4~26  = CARRY((\Add2~12_combout  & !\Add4~22 ))

	.dataa(\Add2~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~22 ),
	.combout(\Add4~25_combout ),
	.cout(\Add4~26 ));
// synopsys translate_off
defparam \Add4~25 .lut_mask = 16'hA50A;
defparam \Add4~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y61_N14
cycloneive_lcell_comb \Add4~27 (
// Equation(s):
// \Add4~27_combout  = (\Add4~24_combout ) # ((\Add4~25_combout  & \Equal2~0_combout ))

	.dataa(\Add4~24_combout ),
	.datab(gnd),
	.datac(\Add4~25_combout ),
	.datad(\Equal2~0_combout ),
	.cin(gnd),
	.combout(\Add4~27_combout ),
	.cout());
// synopsys translate_off
defparam \Add4~27 .lut_mask = 16'hFAAA;
defparam \Add4~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y61_N20
cycloneive_lcell_comb \proc_write_addr[7] (
// Equation(s):
// proc_write_addr[7] = (GLOBAL(\proc_write_addr[1]~0clkctrl_outclk ) & (\Add4~27_combout )) # (!GLOBAL(\proc_write_addr[1]~0clkctrl_outclk ) & ((proc_write_addr[7])))

	.dataa(\Add4~27_combout ),
	.datab(proc_write_addr[7]),
	.datac(gnd),
	.datad(\proc_write_addr[1]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(proc_write_addr[7]),
	.cout());
// synopsys translate_off
defparam \proc_write_addr[7] .lut_mask = 16'hAACC;
defparam \proc_write_addr[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y61_N18
cycloneive_lcell_comb \Add2~14 (
// Equation(s):
// \Add2~14_combout  = (p[8] & ((p[7] & (\Add2~13  & VCC)) # (!p[7] & (!\Add2~13 )))) # (!p[8] & ((p[7] & (!\Add2~13 )) # (!p[7] & ((\Add2~13 ) # (GND)))))
// \Add2~15  = CARRY((p[8] & (!p[7] & !\Add2~13 )) # (!p[8] & ((!\Add2~13 ) # (!p[7]))))

	.dataa(p[8]),
	.datab(p[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~13 ),
	.combout(\Add2~14_combout ),
	.cout(\Add2~15 ));
// synopsys translate_off
defparam \Add2~14 .lut_mask = 16'h9617;
defparam \Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y61_N16
cycloneive_lcell_comb \Add3~14 (
// Equation(s):
// \Add3~14_combout  = (\Add2~14_combout  & (!\Add3~13 )) # (!\Add2~14_combout  & ((\Add3~13 ) # (GND)))
// \Add3~15  = CARRY((!\Add3~13 ) # (!\Add2~14_combout ))

	.dataa(gnd),
	.datab(\Add2~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~13 ),
	.combout(\Add3~14_combout ),
	.cout(\Add3~15 ));
// synopsys translate_off
defparam \Add3~14 .lut_mask = 16'h3C3F;
defparam \Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y61_N28
cycloneive_lcell_comb \Add4~28 (
// Equation(s):
// \Add4~28_combout  = (!\Equal2~0_combout  & ((\Equal2~1_combout  & ((\Add3~14_combout ))) # (!\Equal2~1_combout  & (\Add2~14_combout ))))

	.dataa(\Equal2~1_combout ),
	.datab(\Equal2~0_combout ),
	.datac(\Add2~14_combout ),
	.datad(\Add3~14_combout ),
	.cin(gnd),
	.combout(\Add4~28_combout ),
	.cout());
// synopsys translate_off
defparam \Add4~28 .lut_mask = 16'h3210;
defparam \Add4~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y61_N16
cycloneive_lcell_comb \Add4~29 (
// Equation(s):
// \Add4~29_combout  = (\Add2~14_combout  & (!\Add4~26 )) # (!\Add2~14_combout  & ((\Add4~26 ) # (GND)))
// \Add4~30  = CARRY((!\Add4~26 ) # (!\Add2~14_combout ))

	.dataa(\Add2~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~26 ),
	.combout(\Add4~29_combout ),
	.cout(\Add4~30 ));
// synopsys translate_off
defparam \Add4~29 .lut_mask = 16'h5A5F;
defparam \Add4~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y61_N26
cycloneive_lcell_comb \Add4~31 (
// Equation(s):
// \Add4~31_combout  = (\Add4~28_combout ) # ((\Equal2~0_combout  & \Add4~29_combout ))

	.dataa(\Add4~28_combout ),
	.datab(\Equal2~0_combout ),
	.datac(gnd),
	.datad(\Add4~29_combout ),
	.cin(gnd),
	.combout(\Add4~31_combout ),
	.cout());
// synopsys translate_off
defparam \Add4~31 .lut_mask = 16'hEEAA;
defparam \Add4~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y61_N2
cycloneive_lcell_comb \proc_write_addr[8] (
// Equation(s):
// proc_write_addr[8] = (GLOBAL(\proc_write_addr[1]~0clkctrl_outclk ) & ((\Add4~31_combout ))) # (!GLOBAL(\proc_write_addr[1]~0clkctrl_outclk ) & (proc_write_addr[8]))

	.dataa(gnd),
	.datab(proc_write_addr[8]),
	.datac(\Add4~31_combout ),
	.datad(\proc_write_addr[1]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(proc_write_addr[8]),
	.cout());
// synopsys translate_off
defparam \proc_write_addr[8] .lut_mask = 16'hF0CC;
defparam \proc_write_addr[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y61_N20
cycloneive_lcell_comb \Add2~16 (
// Equation(s):
// \Add2~16_combout  = ((p[9] $ (p[8] $ (!\Add2~15 )))) # (GND)
// \Add2~17  = CARRY((p[9] & ((p[8]) # (!\Add2~15 ))) # (!p[9] & (p[8] & !\Add2~15 )))

	.dataa(p[9]),
	.datab(p[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~15 ),
	.combout(\Add2~16_combout ),
	.cout(\Add2~17 ));
// synopsys translate_off
defparam \Add2~16 .lut_mask = 16'h698E;
defparam \Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y61_N18
cycloneive_lcell_comb \Add3~16 (
// Equation(s):
// \Add3~16_combout  = (\Add2~16_combout  & (\Add3~15  $ (GND))) # (!\Add2~16_combout  & (!\Add3~15  & VCC))
// \Add3~17  = CARRY((\Add2~16_combout  & !\Add3~15 ))

	.dataa(\Add2~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~15 ),
	.combout(\Add3~16_combout ),
	.cout(\Add3~17 ));
// synopsys translate_off
defparam \Add3~16 .lut_mask = 16'hA50A;
defparam \Add3~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y61_N24
cycloneive_lcell_comb \Add4~32 (
// Equation(s):
// \Add4~32_combout  = (!\Equal2~0_combout  & ((\Equal2~1_combout  & ((\Add3~16_combout ))) # (!\Equal2~1_combout  & (\Add2~16_combout ))))

	.dataa(\Equal2~1_combout ),
	.datab(\Equal2~0_combout ),
	.datac(\Add2~16_combout ),
	.datad(\Add3~16_combout ),
	.cin(gnd),
	.combout(\Add4~32_combout ),
	.cout());
// synopsys translate_off
defparam \Add4~32 .lut_mask = 16'h3210;
defparam \Add4~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y61_N18
cycloneive_lcell_comb \Add4~33 (
// Equation(s):
// \Add4~33_combout  = (\Add2~16_combout  & (\Add4~30  $ (GND))) # (!\Add2~16_combout  & (!\Add4~30  & VCC))
// \Add4~34  = CARRY((\Add2~16_combout  & !\Add4~30 ))

	.dataa(gnd),
	.datab(\Add2~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~30 ),
	.combout(\Add4~33_combout ),
	.cout(\Add4~34 ));
// synopsys translate_off
defparam \Add4~33 .lut_mask = 16'hC30C;
defparam \Add4~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y61_N28
cycloneive_lcell_comb \Add4~35 (
// Equation(s):
// \Add4~35_combout  = (\Add4~32_combout ) # ((\Equal2~0_combout  & \Add4~33_combout ))

	.dataa(gnd),
	.datab(\Add4~32_combout ),
	.datac(\Equal2~0_combout ),
	.datad(\Add4~33_combout ),
	.cin(gnd),
	.combout(\Add4~35_combout ),
	.cout());
// synopsys translate_off
defparam \Add4~35 .lut_mask = 16'hFCCC;
defparam \Add4~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y61_N0
cycloneive_lcell_comb \proc_write_addr[9] (
// Equation(s):
// proc_write_addr[9] = (GLOBAL(\proc_write_addr[1]~0clkctrl_outclk ) & (\Add4~35_combout )) # (!GLOBAL(\proc_write_addr[1]~0clkctrl_outclk ) & ((proc_write_addr[9])))

	.dataa(gnd),
	.datab(\Add4~35_combout ),
	.datac(proc_write_addr[9]),
	.datad(\proc_write_addr[1]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(proc_write_addr[9]),
	.cout());
// synopsys translate_off
defparam \proc_write_addr[9] .lut_mask = 16'hCCF0;
defparam \proc_write_addr[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y61_N22
cycloneive_lcell_comb \Add2~18 (
// Equation(s):
// \Add2~18_combout  = (p[9] & ((p[10] & (\Add2~17  & VCC)) # (!p[10] & (!\Add2~17 )))) # (!p[9] & ((p[10] & (!\Add2~17 )) # (!p[10] & ((\Add2~17 ) # (GND)))))
// \Add2~19  = CARRY((p[9] & (!p[10] & !\Add2~17 )) # (!p[9] & ((!\Add2~17 ) # (!p[10]))))

	.dataa(p[9]),
	.datab(p[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~17 ),
	.combout(\Add2~18_combout ),
	.cout(\Add2~19 ));
// synopsys translate_off
defparam \Add2~18 .lut_mask = 16'h9617;
defparam \Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y61_N20
cycloneive_lcell_comb \Add3~18 (
// Equation(s):
// \Add3~18_combout  = (\Add2~18_combout  & (!\Add3~17 )) # (!\Add2~18_combout  & ((\Add3~17 ) # (GND)))
// \Add3~19  = CARRY((!\Add3~17 ) # (!\Add2~18_combout ))

	.dataa(gnd),
	.datab(\Add2~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~17 ),
	.combout(\Add3~18_combout ),
	.cout(\Add3~19 ));
// synopsys translate_off
defparam \Add3~18 .lut_mask = 16'h3C3F;
defparam \Add3~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y61_N2
cycloneive_lcell_comb \Add4~36 (
// Equation(s):
// \Add4~36_combout  = (!\Equal2~0_combout  & ((\Equal2~1_combout  & ((\Add3~18_combout ))) # (!\Equal2~1_combout  & (\Add2~18_combout ))))

	.dataa(\Equal2~0_combout ),
	.datab(\Equal2~1_combout ),
	.datac(\Add2~18_combout ),
	.datad(\Add3~18_combout ),
	.cin(gnd),
	.combout(\Add4~36_combout ),
	.cout());
// synopsys translate_off
defparam \Add4~36 .lut_mask = 16'h5410;
defparam \Add4~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y61_N20
cycloneive_lcell_comb \Add4~37 (
// Equation(s):
// \Add4~37_combout  = (\Add2~18_combout  & (!\Add4~34 )) # (!\Add2~18_combout  & ((\Add4~34 ) # (GND)))
// \Add4~38  = CARRY((!\Add4~34 ) # (!\Add2~18_combout ))

	.dataa(\Add2~18_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~34 ),
	.combout(\Add4~37_combout ),
	.cout(\Add4~38 ));
// synopsys translate_off
defparam \Add4~37 .lut_mask = 16'h5A5F;
defparam \Add4~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y61_N24
cycloneive_lcell_comb \Add4~39 (
// Equation(s):
// \Add4~39_combout  = (\Add4~36_combout ) # ((\Equal2~0_combout  & \Add4~37_combout ))

	.dataa(gnd),
	.datab(\Equal2~0_combout ),
	.datac(\Add4~36_combout ),
	.datad(\Add4~37_combout ),
	.cin(gnd),
	.combout(\Add4~39_combout ),
	.cout());
// synopsys translate_off
defparam \Add4~39 .lut_mask = 16'hFCF0;
defparam \Add4~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y61_N8
cycloneive_lcell_comb \proc_write_addr[10] (
// Equation(s):
// proc_write_addr[10] = (GLOBAL(\proc_write_addr[1]~0clkctrl_outclk ) & (\Add4~39_combout )) # (!GLOBAL(\proc_write_addr[1]~0clkctrl_outclk ) & ((proc_write_addr[10])))

	.dataa(gnd),
	.datab(\Add4~39_combout ),
	.datac(proc_write_addr[10]),
	.datad(\proc_write_addr[1]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(proc_write_addr[10]),
	.cout());
// synopsys translate_off
defparam \proc_write_addr[10] .lut_mask = 16'hCCF0;
defparam \proc_write_addr[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y61_N24
cycloneive_lcell_comb \Add2~20 (
// Equation(s):
// \Add2~20_combout  = ((p[11] $ (p[10] $ (!\Add2~19 )))) # (GND)
// \Add2~21  = CARRY((p[11] & ((p[10]) # (!\Add2~19 ))) # (!p[11] & (p[10] & !\Add2~19 )))

	.dataa(p[11]),
	.datab(p[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~19 ),
	.combout(\Add2~20_combout ),
	.cout(\Add2~21 ));
// synopsys translate_off
defparam \Add2~20 .lut_mask = 16'h698E;
defparam \Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y61_N22
cycloneive_lcell_comb \Add4~41 (
// Equation(s):
// \Add4~41_combout  = (\Add2~20_combout  & (\Add4~38  $ (GND))) # (!\Add2~20_combout  & (!\Add4~38  & VCC))
// \Add4~42  = CARRY((\Add2~20_combout  & !\Add4~38 ))

	.dataa(gnd),
	.datab(\Add2~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~38 ),
	.combout(\Add4~41_combout ),
	.cout(\Add4~42 ));
// synopsys translate_off
defparam \Add4~41 .lut_mask = 16'hC30C;
defparam \Add4~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y61_N22
cycloneive_lcell_comb \Add3~20 (
// Equation(s):
// \Add3~20_combout  = (\Add2~20_combout  & (\Add3~19  $ (GND))) # (!\Add2~20_combout  & (!\Add3~19  & VCC))
// \Add3~21  = CARRY((\Add2~20_combout  & !\Add3~19 ))

	.dataa(gnd),
	.datab(\Add2~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~19 ),
	.combout(\Add3~20_combout ),
	.cout(\Add3~21 ));
// synopsys translate_off
defparam \Add3~20 .lut_mask = 16'hC30C;
defparam \Add3~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y61_N0
cycloneive_lcell_comb \Add4~40 (
// Equation(s):
// \Add4~40_combout  = (!\Equal2~0_combout  & ((\Equal2~1_combout  & ((\Add3~20_combout ))) # (!\Equal2~1_combout  & (\Add2~20_combout ))))

	.dataa(\Equal2~1_combout ),
	.datab(\Equal2~0_combout ),
	.datac(\Add2~20_combout ),
	.datad(\Add3~20_combout ),
	.cin(gnd),
	.combout(\Add4~40_combout ),
	.cout());
// synopsys translate_off
defparam \Add4~40 .lut_mask = 16'h3210;
defparam \Add4~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y61_N30
cycloneive_lcell_comb \Add4~43 (
// Equation(s):
// \Add4~43_combout  = (\Add4~40_combout ) # ((\Add4~41_combout  & \Equal2~0_combout ))

	.dataa(gnd),
	.datab(\Add4~41_combout ),
	.datac(\Equal2~0_combout ),
	.datad(\Add4~40_combout ),
	.cin(gnd),
	.combout(\Add4~43_combout ),
	.cout());
// synopsys translate_off
defparam \Add4~43 .lut_mask = 16'hFFC0;
defparam \Add4~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y61_N26
cycloneive_lcell_comb \proc_write_addr[11] (
// Equation(s):
// proc_write_addr[11] = (GLOBAL(\proc_write_addr[1]~0clkctrl_outclk ) & ((\Add4~43_combout ))) # (!GLOBAL(\proc_write_addr[1]~0clkctrl_outclk ) & (proc_write_addr[11]))

	.dataa(proc_write_addr[11]),
	.datab(gnd),
	.datac(\Add4~43_combout ),
	.datad(\proc_write_addr[1]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(proc_write_addr[11]),
	.cout());
// synopsys translate_off
defparam \proc_write_addr[11] .lut_mask = 16'hF0AA;
defparam \proc_write_addr[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y61_N26
cycloneive_lcell_comb \Add2~22 (
// Equation(s):
// \Add2~22_combout  = p[11] $ (\Add2~21  $ (p[12]))

	.dataa(gnd),
	.datab(p[11]),
	.datac(gnd),
	.datad(p[12]),
	.cin(\Add2~21 ),
	.combout(\Add2~22_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~22 .lut_mask = 16'hC33C;
defparam \Add2~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y61_N24
cycloneive_lcell_comb \Add3~22 (
// Equation(s):
// \Add3~22_combout  = \Add2~22_combout  $ (\Add3~21 )

	.dataa(gnd),
	.datab(\Add2~22_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add3~21 ),
	.combout(\Add3~22_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~22 .lut_mask = 16'h3C3C;
defparam \Add3~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y61_N26
cycloneive_lcell_comb \Add4~44 (
// Equation(s):
// \Add4~44_combout  = (!\Equal2~0_combout  & ((\Equal2~1_combout  & ((\Add3~22_combout ))) # (!\Equal2~1_combout  & (\Add2~22_combout ))))

	.dataa(\Add2~22_combout ),
	.datab(\Add3~22_combout ),
	.datac(\Equal2~1_combout ),
	.datad(\Equal2~0_combout ),
	.cin(gnd),
	.combout(\Add4~44_combout ),
	.cout());
// synopsys translate_off
defparam \Add4~44 .lut_mask = 16'h00CA;
defparam \Add4~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y61_N24
cycloneive_lcell_comb \Add4~45 (
// Equation(s):
// \Add4~45_combout  = \Add4~42  $ (\Add2~22_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add2~22_combout ),
	.cin(\Add4~42 ),
	.combout(\Add4~45_combout ),
	.cout());
// synopsys translate_off
defparam \Add4~45 .lut_mask = 16'h0FF0;
defparam \Add4~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y61_N28
cycloneive_lcell_comb \Add4~47 (
// Equation(s):
// \Add4~47_combout  = (\Add4~44_combout ) # ((\Equal2~0_combout  & \Add4~45_combout ))

	.dataa(\Equal2~0_combout ),
	.datab(gnd),
	.datac(\Add4~44_combout ),
	.datad(\Add4~45_combout ),
	.cin(gnd),
	.combout(\Add4~47_combout ),
	.cout());
// synopsys translate_off
defparam \Add4~47 .lut_mask = 16'hFAF0;
defparam \Add4~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y61_N30
cycloneive_lcell_comb \proc_write_addr[12] (
// Equation(s):
// proc_write_addr[12] = (GLOBAL(\proc_write_addr[1]~0clkctrl_outclk ) & (\Add4~47_combout )) # (!GLOBAL(\proc_write_addr[1]~0clkctrl_outclk ) & ((proc_write_addr[12])))

	.dataa(\Add4~47_combout ),
	.datab(gnd),
	.datac(proc_write_addr[12]),
	.datad(\proc_write_addr[1]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(proc_write_addr[12]),
	.cout());
// synopsys translate_off
defparam \proc_write_addr[12] .lut_mask = 16'hAAF0;
defparam \proc_write_addr[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y53_N22
cycloneive_lcell_comb \delay_read_en~0 (
// Equation(s):
// \delay_read_en~0_combout  = (!internal_state[1] & (\state.indexing_s_13522~combout  & (!internal_state[0] & !internal_state[2])))

	.dataa(internal_state[1]),
	.datab(\state.indexing_s_13522~combout ),
	.datac(internal_state[0]),
	.datad(internal_state[2]),
	.cin(gnd),
	.combout(\delay_read_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \delay_read_en~0 .lut_mask = 16'h0004;
defparam \delay_read_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G14
cycloneive_clkctrl \delay_read_en~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\delay_read_en~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\delay_read_en~0clkctrl_outclk ));
// synopsys translate_off
defparam \delay_read_en~0clkctrl .clock_type = "global clock";
defparam \delay_read_en~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N28
cycloneive_lcell_comb \delay_read_addr[0] (
// Equation(s):
// delay_read_addr[0] = (GLOBAL(\delay_read_en~0clkctrl_outclk ) & (k[0])) # (!GLOBAL(\delay_read_en~0clkctrl_outclk ) & ((delay_read_addr[0])))

	.dataa(\delay_read_en~0clkctrl_outclk ),
	.datab(gnd),
	.datac(k[0]),
	.datad(delay_read_addr[0]),
	.cin(gnd),
	.combout(delay_read_addr[0]),
	.cout());
// synopsys translate_off
defparam \delay_read_addr[0] .lut_mask = 16'hF5A0;
defparam \delay_read_addr[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y49_N4
cycloneive_lcell_comb \delay_read_addr[1] (
// Equation(s):
// delay_read_addr[1] = (GLOBAL(\delay_read_en~0clkctrl_outclk ) & ((k[1]))) # (!GLOBAL(\delay_read_en~0clkctrl_outclk ) & (delay_read_addr[1]))

	.dataa(gnd),
	.datab(delay_read_addr[1]),
	.datac(k[1]),
	.datad(\delay_read_en~0clkctrl_outclk ),
	.cin(gnd),
	.combout(delay_read_addr[1]),
	.cout());
// synopsys translate_off
defparam \delay_read_addr[1] .lut_mask = 16'hF0CC;
defparam \delay_read_addr[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y49_N30
cycloneive_lcell_comb \delay_read_addr[2] (
// Equation(s):
// delay_read_addr[2] = (GLOBAL(\delay_read_en~0clkctrl_outclk ) & ((k[2]))) # (!GLOBAL(\delay_read_en~0clkctrl_outclk ) & (delay_read_addr[2]))

	.dataa(\delay_read_en~0clkctrl_outclk ),
	.datab(gnd),
	.datac(delay_read_addr[2]),
	.datad(k[2]),
	.cin(gnd),
	.combout(delay_read_addr[2]),
	.cout());
// synopsys translate_off
defparam \delay_read_addr[2] .lut_mask = 16'hFA50;
defparam \delay_read_addr[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N26
cycloneive_lcell_comb \delay_read_addr[3] (
// Equation(s):
// delay_read_addr[3] = (GLOBAL(\delay_read_en~0clkctrl_outclk ) & (k[3])) # (!GLOBAL(\delay_read_en~0clkctrl_outclk ) & ((delay_read_addr[3])))

	.dataa(gnd),
	.datab(k[3]),
	.datac(\delay_read_en~0clkctrl_outclk ),
	.datad(delay_read_addr[3]),
	.cin(gnd),
	.combout(delay_read_addr[3]),
	.cout());
// synopsys translate_off
defparam \delay_read_addr[3] .lut_mask = 16'hCFC0;
defparam \delay_read_addr[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y49_N4
cycloneive_lcell_comb \delay_read_addr[4] (
// Equation(s):
// delay_read_addr[4] = (GLOBAL(\delay_read_en~0clkctrl_outclk ) & ((k[4]))) # (!GLOBAL(\delay_read_en~0clkctrl_outclk ) & (delay_read_addr[4]))

	.dataa(gnd),
	.datab(delay_read_addr[4]),
	.datac(k[4]),
	.datad(\delay_read_en~0clkctrl_outclk ),
	.cin(gnd),
	.combout(delay_read_addr[4]),
	.cout());
// synopsys translate_off
defparam \delay_read_addr[4] .lut_mask = 16'hF0CC;
defparam \delay_read_addr[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N20
cycloneive_lcell_comb \delay_read_addr[5] (
// Equation(s):
// delay_read_addr[5] = (GLOBAL(\delay_read_en~0clkctrl_outclk ) & ((k[5]))) # (!GLOBAL(\delay_read_en~0clkctrl_outclk ) & (delay_read_addr[5]))

	.dataa(gnd),
	.datab(delay_read_addr[5]),
	.datac(k[5]),
	.datad(\delay_read_en~0clkctrl_outclk ),
	.cin(gnd),
	.combout(delay_read_addr[5]),
	.cout());
// synopsys translate_off
defparam \delay_read_addr[5] .lut_mask = 16'hF0CC;
defparam \delay_read_addr[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N16
cycloneive_lcell_comb \delay_read_addr[6] (
// Equation(s):
// delay_read_addr[6] = (GLOBAL(\delay_read_en~0clkctrl_outclk ) & (k[6])) # (!GLOBAL(\delay_read_en~0clkctrl_outclk ) & ((delay_read_addr[6])))

	.dataa(gnd),
	.datab(k[6]),
	.datac(\delay_read_en~0clkctrl_outclk ),
	.datad(delay_read_addr[6]),
	.cin(gnd),
	.combout(delay_read_addr[6]),
	.cout());
// synopsys translate_off
defparam \delay_read_addr[6] .lut_mask = 16'hCFC0;
defparam \delay_read_addr[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N0
cycloneive_lcell_comb \delay_read_addr[7] (
// Equation(s):
// delay_read_addr[7] = (GLOBAL(\delay_read_en~0clkctrl_outclk ) & (k[7])) # (!GLOBAL(\delay_read_en~0clkctrl_outclk ) & ((delay_read_addr[7])))

	.dataa(gnd),
	.datab(k[7]),
	.datac(\delay_read_en~0clkctrl_outclk ),
	.datad(delay_read_addr[7]),
	.cin(gnd),
	.combout(delay_read_addr[7]),
	.cout());
// synopsys translate_off
defparam \delay_read_addr[7] .lut_mask = 16'hCFC0;
defparam \delay_read_addr[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N22
cycloneive_lcell_comb \Add7~0 (
// Equation(s):
// \Add7~0_combout  = (k[8] & (l[0] $ (VCC))) # (!k[8] & (l[0] & VCC))
// \Add7~1  = CARRY((k[8] & l[0]))

	.dataa(k[8]),
	.datab(l[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add7~0_combout ),
	.cout(\Add7~1 ));
// synopsys translate_off
defparam \Add7~0 .lut_mask = 16'h6688;
defparam \Add7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y49_N30
cycloneive_lcell_comb \delay_read_addr[8] (
// Equation(s):
// delay_read_addr[8] = (GLOBAL(\delay_read_en~0clkctrl_outclk ) & (\Add7~0_combout )) # (!GLOBAL(\delay_read_en~0clkctrl_outclk ) & ((delay_read_addr[8])))

	.dataa(\Add7~0_combout ),
	.datab(gnd),
	.datac(delay_read_addr[8]),
	.datad(\delay_read_en~0clkctrl_outclk ),
	.cin(gnd),
	.combout(delay_read_addr[8]),
	.cout());
// synopsys translate_off
defparam \delay_read_addr[8] .lut_mask = 16'hAAF0;
defparam \delay_read_addr[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N14
cycloneive_lcell_comb \Add6~0 (
// Equation(s):
// \Add6~0_combout  = (l[1] & (l[0] $ (VCC))) # (!l[1] & (l[0] & VCC))
// \Add6~1  = CARRY((l[1] & l[0]))

	.dataa(l[1]),
	.datab(l[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add6~0_combout ),
	.cout(\Add6~1 ));
// synopsys translate_off
defparam \Add6~0 .lut_mask = 16'h6688;
defparam \Add6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N24
cycloneive_lcell_comb \Add7~2 (
// Equation(s):
// \Add7~2_combout  = (k[9] & ((\Add6~0_combout  & (\Add7~1  & VCC)) # (!\Add6~0_combout  & (!\Add7~1 )))) # (!k[9] & ((\Add6~0_combout  & (!\Add7~1 )) # (!\Add6~0_combout  & ((\Add7~1 ) # (GND)))))
// \Add7~3  = CARRY((k[9] & (!\Add6~0_combout  & !\Add7~1 )) # (!k[9] & ((!\Add7~1 ) # (!\Add6~0_combout ))))

	.dataa(k[9]),
	.datab(\Add6~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add7~1 ),
	.combout(\Add7~2_combout ),
	.cout(\Add7~3 ));
// synopsys translate_off
defparam \Add7~2 .lut_mask = 16'h9617;
defparam \Add7~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N30
cycloneive_lcell_comb \delay_read_addr[9] (
// Equation(s):
// delay_read_addr[9] = (GLOBAL(\delay_read_en~0clkctrl_outclk ) & ((\Add7~2_combout ))) # (!GLOBAL(\delay_read_en~0clkctrl_outclk ) & (delay_read_addr[9]))

	.dataa(delay_read_addr[9]),
	.datab(gnd),
	.datac(\Add7~2_combout ),
	.datad(\delay_read_en~0clkctrl_outclk ),
	.cin(gnd),
	.combout(delay_read_addr[9]),
	.cout());
// synopsys translate_off
defparam \delay_read_addr[9] .lut_mask = 16'hF0AA;
defparam \delay_read_addr[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N16
cycloneive_lcell_comb \Add6~2 (
// Equation(s):
// \Add6~2_combout  = (l[1] & ((l[2] & (\Add6~1  & VCC)) # (!l[2] & (!\Add6~1 )))) # (!l[1] & ((l[2] & (!\Add6~1 )) # (!l[2] & ((\Add6~1 ) # (GND)))))
// \Add6~3  = CARRY((l[1] & (!l[2] & !\Add6~1 )) # (!l[1] & ((!\Add6~1 ) # (!l[2]))))

	.dataa(l[1]),
	.datab(l[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~1 ),
	.combout(\Add6~2_combout ),
	.cout(\Add6~3 ));
// synopsys translate_off
defparam \Add6~2 .lut_mask = 16'h9617;
defparam \Add6~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N26
cycloneive_lcell_comb \Add7~4 (
// Equation(s):
// \Add7~4_combout  = ((\Add6~2_combout  $ (k[10] $ (!\Add7~3 )))) # (GND)
// \Add7~5  = CARRY((\Add6~2_combout  & ((k[10]) # (!\Add7~3 ))) # (!\Add6~2_combout  & (k[10] & !\Add7~3 )))

	.dataa(\Add6~2_combout ),
	.datab(k[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add7~3 ),
	.combout(\Add7~4_combout ),
	.cout(\Add7~5 ));
// synopsys translate_off
defparam \Add7~4 .lut_mask = 16'h698E;
defparam \Add7~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N0
cycloneive_lcell_comb \delay_read_addr[10] (
// Equation(s):
// delay_read_addr[10] = (GLOBAL(\delay_read_en~0clkctrl_outclk ) & ((\Add7~4_combout ))) # (!GLOBAL(\delay_read_en~0clkctrl_outclk ) & (delay_read_addr[10]))

	.dataa(gnd),
	.datab(delay_read_addr[10]),
	.datac(\delay_read_en~0clkctrl_outclk ),
	.datad(\Add7~4_combout ),
	.cin(gnd),
	.combout(delay_read_addr[10]),
	.cout());
// synopsys translate_off
defparam \delay_read_addr[10] .lut_mask = 16'hFC0C;
defparam \delay_read_addr[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N18
cycloneive_lcell_comb \Add6~4 (
// Equation(s):
// \Add6~4_combout  = ((l[3] $ (l[2] $ (!\Add6~3 )))) # (GND)
// \Add6~5  = CARRY((l[3] & ((l[2]) # (!\Add6~3 ))) # (!l[3] & (l[2] & !\Add6~3 )))

	.dataa(l[3]),
	.datab(l[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~3 ),
	.combout(\Add6~4_combout ),
	.cout(\Add6~5 ));
// synopsys translate_off
defparam \Add6~4 .lut_mask = 16'h698E;
defparam \Add6~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N28
cycloneive_lcell_comb \Add7~6 (
// Equation(s):
// \Add7~6_combout  = (\Add6~4_combout  & ((k[11] & (\Add7~5  & VCC)) # (!k[11] & (!\Add7~5 )))) # (!\Add6~4_combout  & ((k[11] & (!\Add7~5 )) # (!k[11] & ((\Add7~5 ) # (GND)))))
// \Add7~7  = CARRY((\Add6~4_combout  & (!k[11] & !\Add7~5 )) # (!\Add6~4_combout  & ((!\Add7~5 ) # (!k[11]))))

	.dataa(\Add6~4_combout ),
	.datab(k[11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add7~5 ),
	.combout(\Add7~6_combout ),
	.cout(\Add7~7 ));
// synopsys translate_off
defparam \Add7~6 .lut_mask = 16'h9617;
defparam \Add7~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N8
cycloneive_lcell_comb \delay_read_addr[11] (
// Equation(s):
// delay_read_addr[11] = (GLOBAL(\delay_read_en~0clkctrl_outclk ) & ((\Add7~6_combout ))) # (!GLOBAL(\delay_read_en~0clkctrl_outclk ) & (delay_read_addr[11]))

	.dataa(gnd),
	.datab(delay_read_addr[11]),
	.datac(\delay_read_en~0clkctrl_outclk ),
	.datad(\Add7~6_combout ),
	.cin(gnd),
	.combout(delay_read_addr[11]),
	.cout());
// synopsys translate_off
defparam \delay_read_addr[11] .lut_mask = 16'hFC0C;
defparam \delay_read_addr[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N20
cycloneive_lcell_comb \Add6~6 (
// Equation(s):
// \Add6~6_combout  = l[3] $ (l[4] $ (\Add6~5 ))

	.dataa(l[3]),
	.datab(l[4]),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add6~5 ),
	.combout(\Add6~6_combout ),
	.cout());
// synopsys translate_off
defparam \Add6~6 .lut_mask = 16'h9696;
defparam \Add6~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N30
cycloneive_lcell_comb \Add7~8 (
// Equation(s):
// \Add7~8_combout  = \Add6~6_combout  $ (\Add7~7  $ (!k[12]))

	.dataa(gnd),
	.datab(\Add6~6_combout ),
	.datac(gnd),
	.datad(k[12]),
	.cin(\Add7~7 ),
	.combout(\Add7~8_combout ),
	.cout());
// synopsys translate_off
defparam \Add7~8 .lut_mask = 16'h3CC3;
defparam \Add7~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N6
cycloneive_lcell_comb \delay_read_addr[12] (
// Equation(s):
// delay_read_addr[12] = (GLOBAL(\delay_read_en~0clkctrl_outclk ) & ((\Add7~8_combout ))) # (!GLOBAL(\delay_read_en~0clkctrl_outclk ) & (delay_read_addr[12]))

	.dataa(delay_read_addr[12]),
	.datab(gnd),
	.datac(\delay_read_en~0clkctrl_outclk ),
	.datad(\Add7~8_combout ),
	.cin(gnd),
	.combout(delay_read_addr[12]),
	.cout());
// synopsys translate_off
defparam \delay_read_addr[12] .lut_mask = 16'hFA0A;
defparam \delay_read_addr[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y54_N0
cycloneive_ram_block \rr4|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({delay_read_addr[12],delay_read_addr[11],delay_read_addr[10],delay_read_addr[9],delay_read_addr[8],delay_read_addr[7],delay_read_addr[6],delay_read_addr[5],delay_read_addr[4],delay_read_addr[3],delay_read_addr[2],delay_read_addr[1],delay_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr4|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr4|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a0 .init_file = "/home/manav/intelFPGA_lite/Projects/IC_design/delays.mif";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "delays_ram:rr4|altsyncram:altsyncram_component|altsyncram_q412:auto_generated|ALTSYNCRAM";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 6144;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 13;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 6144;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 13;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000002D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D296969696969696969696969696969696B4B4B4B4B4B4B5A5A5A52D2D696B0000000000000000000000000000000000000000000000000000000002D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2969696969696969694B4B4B500000000000000000000000000000000000000000000000000000000025A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h5A5A5A5A5A5A5A52D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D200000000000000000000000000000000000000000000000000000000025A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A00000000000000000000000000000000000000000000000000000000025A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A00000000000000000000000000000000000000000000000000000000025A5A5A;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A52D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D20000000000000000000000000000000000000000000000000000000002D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2969696969696969694B4B4B50000000000000000000000000000000000000000000000000000000002D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D296969696969696969696969696969696B4B4B4B4B4B4B5A5A5A52D2D696B;
// synopsys translate_on

// Location: LCCOMB_X58_Y53_N30
cycloneive_lcell_comb \Selector83~1 (
// Equation(s):
// \Selector83~1_combout  = (internal_state[1] & (\state.indexing_s_13522~combout  & (internal_state[0] & !internal_state[2])))

	.dataa(internal_state[1]),
	.datab(\state.indexing_s_13522~combout ),
	.datac(internal_state[0]),
	.datad(internal_state[2]),
	.cin(gnd),
	.combout(\Selector83~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector83~1 .lut_mask = 16'h0080;
defparam \Selector83~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G6
cycloneive_clkctrl \Selector83~1clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Selector83~1_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Selector83~1clkctrl_outclk ));
// synopsys translate_off
defparam \Selector83~1clkctrl .clock_type = "global clock";
defparam \Selector83~1clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X50_Y62_N22
cycloneive_lcell_comb \proc_read_addr[0] (
// Equation(s):
// proc_read_addr[0] = (GLOBAL(\Selector83~1clkctrl_outclk ) & ((\rr4|altsyncram_component|auto_generated|q_b [0]))) # (!GLOBAL(\Selector83~1clkctrl_outclk ) & (proc_read_addr[0]))

	.dataa(proc_read_addr[0]),
	.datab(gnd),
	.datac(\rr4|altsyncram_component|auto_generated|q_b [0]),
	.datad(\Selector83~1clkctrl_outclk ),
	.cin(gnd),
	.combout(proc_read_addr[0]),
	.cout());
// synopsys translate_off
defparam \proc_read_addr[0] .lut_mask = 16'hF0AA;
defparam \proc_read_addr[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y42_N0
cycloneive_ram_block \rr4|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({delay_read_addr[12],delay_read_addr[11],delay_read_addr[10],delay_read_addr[9],delay_read_addr[8],delay_read_addr[7],delay_read_addr[6],delay_read_addr[5],delay_read_addr[4],delay_read_addr[3],delay_read_addr[2],delay_read_addr[1],delay_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr4|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr4|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a1 .init_file = "/home/manav/intelFPGA_lite/Projects/IC_design/delays.mif";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "delays_ram:rr4|altsyncram:altsyncram_component|altsyncram_q412:auto_generated|ALTSYNCRAM";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 6144;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 13;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 6144;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_width = 13;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000231CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE318E718E718E718E718E718E718E718E718C738C738C738C639C631CE318E7000000000000000000000000000000000000000000000000000000000231CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE318E718E718E718E718C738C73000000000000000000000000000000000000000000000000000000000239C639C639C639C639C639C639C639C639C639C639C639C639C639C639C639C639C639;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'hC639C639C639C631CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31000000000000000000000000000000000000000000000000000000000239C639C639C639C639C639C639C639C639C639C639C639C639C639C639C639C639C639C639C639C639C639C639C639C639C639C639C639C639C639C639C639C639C639000000000000000000000000000000000000000000000000000000000239C639C639C639C639C639C639C639C639C639C639C639C639C639C639C639C639C639C639C639C639C639C639C639C639C639C639C639C639C639C639C639C639C639000000000000000000000000000000000000000000000000000000000239C639;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'hC639C639C639C639C639C639C639C639C639C639C639C639C639C639C639C639C639C639C639C631CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31000000000000000000000000000000000000000000000000000000000231CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE318E718E718E718E718C738C73000000000000000000000000000000000000000000000000000000000231CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE31CE318E718E718E718E718E718E718E718E718C738C738C738C639C631CE318E7;
// synopsys translate_on

// Location: LCCOMB_X50_Y62_N28
cycloneive_lcell_comb \proc_read_addr[1] (
// Equation(s):
// proc_read_addr[1] = (GLOBAL(\Selector83~1clkctrl_outclk ) & ((\rr4|altsyncram_component|auto_generated|q_b [1]))) # (!GLOBAL(\Selector83~1clkctrl_outclk ) & (proc_read_addr[1]))

	.dataa(gnd),
	.datab(proc_read_addr[1]),
	.datac(\rr4|altsyncram_component|auto_generated|q_b [1]),
	.datad(\Selector83~1clkctrl_outclk ),
	.cin(gnd),
	.combout(proc_read_addr[1]),
	.cout());
// synopsys translate_off
defparam \proc_read_addr[1] .lut_mask = 16'hF0CC;
defparam \proc_read_addr[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y46_N0
cycloneive_ram_block \rr4|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({delay_read_addr[12],delay_read_addr[11],delay_read_addr[10],delay_read_addr[9],delay_read_addr[8],delay_read_addr[7],delay_read_addr[6],delay_read_addr[5],delay_read_addr[4],delay_read_addr[3],delay_read_addr[2],delay_read_addr[1],delay_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr4|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr4|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a2 .init_file = "/home/manav/intelFPGA_lite/Projects/IC_design/delays.mif";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "delays_ram:rr4|altsyncram:altsyncram_component|altsyncram_q412:auto_generated|ALTSYNCRAM";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 6144;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 13;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 6144;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 13;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000A56B5A94A56B5A94A56B5A94A56B5A94A56B5A94A56B5A94A56B5A94A56B5A94A56B5A94A52B5AD4A52B5AD4A52B5AD4A52B5AD4A5295AD6A5295AD6B5294A56B5AD4A0000000000000000000000000000000000000000000000000000000000A56B5A94A56B5A94A56B5A94A56B5A94A56B5A94A56B5A94A56B5A94A56B5A94A56B5A94A56B5A94A56B5A94A56B5A94A56B5A94A56B5AD4A52B5AD4A52B5AD6A5295A0000000000000000000000000000000000000000000000000000000000AD6B5294AD6B5294AD6B5294AD6B5294AD6B5294AD6B5294AD6B5294AD6B5294AD6B52;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h94AD6B5294AD6B5A94A56B5A94A56B5A94A56B5A94A56B5A94A56B5A94A56B5A0000000000000000000000000000000000000000000000000000000000AD6B5294AD6B5294AD6B5294AD6B5294AD6B5294AD6B5294AD6B5294AD6B5294AD6B5294AD6B5294AD6B5294AD6B5294AD6B5294AD6B5294AD6B5294AD6B5294AD6B520000000000000000000000000000000000000000000000000000000000AD6B5294AD6B5294AD6B5294AD6B5294AD6B5294AD6B5294AD6B5294AD6B5294AD6B5294AD6B5294AD6B5294AD6B5294AD6B5294AD6B5294AD6B5294AD6B5294AD6B520000000000000000000000000000000000000000000000000000000000AD6B52;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h94AD6B5294AD6B5294AD6B5294AD6B5294AD6B5294AD6B5294AD6B5294AD6B5294AD6B5294AD6B5A94A56B5A94A56B5A94A56B5A94A56B5A94A56B5A94A56B5A0000000000000000000000000000000000000000000000000000000000A56B5A94A56B5A94A56B5A94A56B5A94A56B5A94A56B5A94A56B5A94A56B5A94A56B5A94A56B5A94A56B5A94A56B5A94A56B5A94A56B5AD4A52B5AD4A52B5AD6A5295A0000000000000000000000000000000000000000000000000000000000A56B5A94A56B5A94A56B5A94A56B5A94A56B5A94A56B5A94A56B5A94A56B5A94A56B5A94A52B5AD4A52B5AD4A52B5AD4A52B5AD4A5295AD6A5295AD6B5294A56B5AD4A;
// synopsys translate_on

// Location: LCCOMB_X38_Y60_N4
cycloneive_lcell_comb \proc_read_addr[2] (
// Equation(s):
// proc_read_addr[2] = (GLOBAL(\Selector83~1clkctrl_outclk ) & ((\rr4|altsyncram_component|auto_generated|q_b [2]))) # (!GLOBAL(\Selector83~1clkctrl_outclk ) & (proc_read_addr[2]))

	.dataa(gnd),
	.datab(proc_read_addr[2]),
	.datac(\rr4|altsyncram_component|auto_generated|q_b [2]),
	.datad(\Selector83~1clkctrl_outclk ),
	.cin(gnd),
	.combout(proc_read_addr[2]),
	.cout());
// synopsys translate_off
defparam \proc_read_addr[2] .lut_mask = 16'hF0CC;
defparam \proc_read_addr[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y43_N0
cycloneive_ram_block \rr4|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({delay_read_addr[12],delay_read_addr[11],delay_read_addr[10],delay_read_addr[9],delay_read_addr[8],delay_read_addr[7],delay_read_addr[6],delay_read_addr[5],delay_read_addr[4],delay_read_addr[3],delay_read_addr[2],delay_read_addr[1],delay_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr4|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr4|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a3 .init_file = "/home/manav/intelFPGA_lite/Projects/IC_design/delays.mif";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "delays_ram:rr4|altsyncram:altsyncram_component|altsyncram_q412:auto_generated|ALTSYNCRAM";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 6144;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 13;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 6144;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_width = 13;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000026CD9364D9326C9B26CD9364D9326C9B26CD9364D9326C9B26CD9364D9326C9B26CD9364D9366C9B26C99364D9366C9B26C99364D9364C9B26C9B364D9364D9326C9B2600000000000000000000000000000000000000000000000000000000026CD9364D9326C9B26CD9364D9326C9B26CD9364D9326C9B26CD9364D9326C9B26CD9364D9326C9B26CD9364D9326C9B26CD9364D9326C9B26C99364D9366C9B26C9B36000000000000000000000000000000000000000000000000000000000264D9364D9B26C9B264D9364D9B26C9B264D9364D9B26C9B264D9364D9B26C9B264D936;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'h4D9B26C9B264D9364D9326C9B26CD9364D9326C9B26CD9364D9326C9B26CD936000000000000000000000000000000000000000000000000000000000264D9364D9B26C9B264D9364D9B26C9B264D9364D9B26C9B264D9364D9B26C9B264D9364D9B26C9B264D9364D9B26C9B264D9364D9B26C9B264D9364D9B26C9B264D936000000000000000000000000000000000000000000000000000000000264D9364D9B26C9B264D9364D9B26C9B264D9364D9B26C9B264D9364D9B26C9B264D9364D9B26C9B264D9364D9B26C9B264D9364D9B26C9B264D9364D9B26C9B264D936000000000000000000000000000000000000000000000000000000000264D936;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'h4D9B26C9B264D9364D9B26C9B264D9364D9B26C9B264D9364D9B26C9B264D9364D9B26C9B264D9364D9326C9B26CD9364D9326C9B26CD9364D9326C9B26CD93600000000000000000000000000000000000000000000000000000000026CD9364D9326C9B26CD9364D9326C9B26CD9364D9326C9B26CD9364D9326C9B26CD9364D9326C9B26CD9364D9326C9B26CD9364D9326C9B26C99364D9366C9B26C9B3600000000000000000000000000000000000000000000000000000000026CD9364D9326C9B26CD9364D9326C9B26CD9364D9326C9B26CD9364D9326C9B26CD9364D9366C9B26C99364D9366C9B26C99364D9364C9B26C9B364D9364D9326C9B26;
// synopsys translate_on

// Location: LCCOMB_X50_Y59_N12
cycloneive_lcell_comb \proc_read_addr[3] (
// Equation(s):
// proc_read_addr[3] = (GLOBAL(\Selector83~1clkctrl_outclk ) & ((\rr4|altsyncram_component|auto_generated|q_b [3]))) # (!GLOBAL(\Selector83~1clkctrl_outclk ) & (proc_read_addr[3]))

	.dataa(proc_read_addr[3]),
	.datab(gnd),
	.datac(\rr4|altsyncram_component|auto_generated|q_b [3]),
	.datad(\Selector83~1clkctrl_outclk ),
	.cin(gnd),
	.combout(proc_read_addr[3]),
	.cout());
// synopsys translate_off
defparam \proc_read_addr[3] .lut_mask = 16'hF0AA;
defparam \proc_read_addr[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y52_N0
cycloneive_ram_block \rr4|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({delay_read_addr[12],delay_read_addr[11],delay_read_addr[10],delay_read_addr[9],delay_read_addr[8],delay_read_addr[7],delay_read_addr[6],delay_read_addr[5],delay_read_addr[4],delay_read_addr[3],delay_read_addr[2],delay_read_addr[1],delay_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr4|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr4|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a4 .init_file = "/home/manav/intelFPGA_lite/Projects/IC_design/delays.mif";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "delays_ram:rr4|altsyncram:altsyncram_component|altsyncram_q412:auto_generated|ALTSYNCRAM";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 6144;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 13;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 6144;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 13;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000003496DA496DA4B6D24B6925B6925B492DB496DA496DA4B6D24B6925B6925B492DB496DA496DA4B6D24B6D25B6925B492DB492DA496DA496D24B6D25B6925B6925B492DB40000000000000000000000000000000000000000000000000000000003496DA496DA4B6D24B6925B6925B492DB496DA496DA4B6D24B6925B6925B492DB496DA496DA4B6D24B6925B6925B492DB496DA496DA4B6D24B6D25B6925B492DB492DA40000000000000000000000000000000000000000000000000000000003496DA496D24B6D24B6925B692DB492DB496DA496D24B6D24B6925B692DB492DB496DA4;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'h96D24B6D24B6925B6925B492DB496DA496DA4B6D24B6925B6925B492DB496DA40000000000000000000000000000000000000000000000000000000003496DA496D24B6D24B6925B692DB492DB496DA496D24B6D24B6925B692DB492DB496DA496D24B6D24B6925B692DB492DB496DA496D24B6D24B6925B692DB492DB496DA40000000000000000000000000000000000000000000000000000000003496DA496D24B6D24B6925B692DB492DB496DA496D24B6D24B6925B692DB492DB496DA496D24B6D24B6925B692DB492DB496DA496D24B6D24B6925B692DB492DB496DA40000000000000000000000000000000000000000000000000000000003496DA4;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h96D24B6D24B6925B692DB492DB496DA496D24B6D24B6925B692DB492DB496DA496D24B6D24B6925B6925B492DB496DA496DA4B6D24B6925B6925B492DB496DA40000000000000000000000000000000000000000000000000000000003496DA496DA4B6D24B6925B6925B492DB496DA496DA4B6D24B6925B6925B492DB496DA496DA4B6D24B6925B6925B492DB496DA496DA4B6D24B6D25B6925B492DB492DA40000000000000000000000000000000000000000000000000000000003496DA496DA4B6D24B6925B6925B492DB496DA496DA4B6D24B6925B6925B492DB496DA496DA4B6D24B6D25B6925B492DB492DA496DA496D24B6D25B6925B6925B492DB4;
// synopsys translate_on

// Location: LCCOMB_X50_Y63_N0
cycloneive_lcell_comb \proc_read_addr[4] (
// Equation(s):
// proc_read_addr[4] = (GLOBAL(\Selector83~1clkctrl_outclk ) & (\rr4|altsyncram_component|auto_generated|q_b [4])) # (!GLOBAL(\Selector83~1clkctrl_outclk ) & ((proc_read_addr[4])))

	.dataa(\Selector83~1clkctrl_outclk ),
	.datab(gnd),
	.datac(\rr4|altsyncram_component|auto_generated|q_b [4]),
	.datad(proc_read_addr[4]),
	.cin(gnd),
	.combout(proc_read_addr[4]),
	.cout());
// synopsys translate_off
defparam \proc_read_addr[4] .lut_mask = 16'hF5A0;
defparam \proc_read_addr[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y45_N0
cycloneive_ram_block \rr4|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({delay_read_addr[12],delay_read_addr[11],delay_read_addr[10],delay_read_addr[9],delay_read_addr[8],delay_read_addr[7],delay_read_addr[6],delay_read_addr[5],delay_read_addr[4],delay_read_addr[3],delay_read_addr[2],delay_read_addr[1],delay_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr4|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr4|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a5 .init_file = "/home/manav/intelFPGA_lite/Projects/IC_design/delays.mif";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "delays_ram:rr4|altsyncram:altsyncram_component|altsyncram_q412:auto_generated|ALTSYNCRAM";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 6144;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 13;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 6144;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_width = 13;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000038E71C718E38C71C738E39C71C638E31C718E38E71C738E38C71C638E39C71CE38E71C718E38C71C738E39C71C638E31C71CE38E71C718E38C71C638E39C71C638E31C700000000000000000000000000000000000000000000000000000000038E71C718E38C71C738E39C71C638E31C718E38E71C738E38C71C638E39C71CE38E71C718E38C71C738E39C71C638E31C718E38E71C738E38C71C638E39C71CE38E31C700000000000000000000000000000000000000000000000000000000038E71C718E38C71C738E39C71CE38E31C718E38E71C738E38C71C638E31C71CE38E71C7;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'h18E38C71C738E39C71C638E31C718E38E71C738E38C71C638E39C71CE38E71C700000000000000000000000000000000000000000000000000000000038E71C718E38C71C738E39C71CE38E31C718E38E71C738E38C71C638E31C71CE38E71C718E38C71C738E39C71CE38E31C718E38E71C738E38C71C638E31C71CE38E71C700000000000000000000000000000000000000000000000000000000038E71C718E38C71C738E39C71CE38E31C718E38E71C738E38C71C638E31C71CE38E71C718E38C71C738E39C71CE38E31C718E38E71C738E38C71C638E31C71CE38E71C700000000000000000000000000000000000000000000000000000000038E71C7;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'h18E38C71C738E39C71CE38E31C718E38E71C738E38C71C638E31C71CE38E71C718E38C71C738E39C71C638E31C718E38E71C738E38C71C638E39C71CE38E71C700000000000000000000000000000000000000000000000000000000038E71C718E38C71C738E39C71C638E31C718E38E71C738E38C71C638E39C71CE38E71C718E38C71C738E39C71C638E31C718E38E71C738E38C71C638E39C71CE38E31C700000000000000000000000000000000000000000000000000000000038E71C718E38C71C738E39C71C638E31C718E38E71C738E38C71C638E39C71CE38E71C718E38C71C738E39C71C638E31C71CE38E71C718E38C71C638E39C71C638E31C7;
// synopsys translate_on

// Location: LCCOMB_X50_Y63_N14
cycloneive_lcell_comb \proc_read_addr[5] (
// Equation(s):
// proc_read_addr[5] = (GLOBAL(\Selector83~1clkctrl_outclk ) & ((\rr4|altsyncram_component|auto_generated|q_b [5]))) # (!GLOBAL(\Selector83~1clkctrl_outclk ) & (proc_read_addr[5]))

	.dataa(gnd),
	.datab(proc_read_addr[5]),
	.datac(\rr4|altsyncram_component|auto_generated|q_b [5]),
	.datad(\Selector83~1clkctrl_outclk ),
	.cin(gnd),
	.combout(proc_read_addr[5]),
	.cout());
// synopsys translate_off
defparam \proc_read_addr[5] .lut_mask = 16'hF0CC;
defparam \proc_read_addr[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y55_N0
cycloneive_ram_block \rr4|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({delay_read_addr[12],delay_read_addr[11],delay_read_addr[10],delay_read_addr[9],delay_read_addr[8],delay_read_addr[7],delay_read_addr[6],delay_read_addr[5],delay_read_addr[4],delay_read_addr[3],delay_read_addr[2],delay_read_addr[1],delay_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr4|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr4|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a6 .init_file = "/home/manav/intelFPGA_lite/Projects/IC_design/delays.mif";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "delays_ram:rr4|altsyncram:altsyncram_component|altsyncram_q412:auto_generated|ALTSYNCRAM";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 6144;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 13;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 6144;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_width = 13;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000003F07E07E0FC0F81F83F03E07E07C0FC1F81F03F07E07C0FC0F81F83F03E07E0FC0F81F81F03F07E07C0FC1F81F83F03E07E0FC0F81F81F03F07E07C0FC1F81F83F03E070000000000000000000000000000000000000000000000000000000003F07E07E0FC0F81F83F03E07E07C0FC1F81F03F07E07C0FC0F81F83F03E07E0FC0F81F81F03F07E07C0FC1F81F83F03E07E0FC0F81F83F03F07E07C0FC1F81F03F03E070000000000000000000000000000000000000000000000000000000003F07E07E0FC0F81F83F03E07E0FC0FC1F81F03F07E07C0FC0F81F83F03E07E0FC0F81F8;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h1F03F07E07C0FC1F81F83F03E07E0FC0F81F83F03F07E07C0FC1F81F03F07E070000000000000000000000000000000000000000000000000000000003F07E07E0FC0F81F83F03E07E0FC0FC1F81F03F07E07C0FC0F81F83F03E07E0FC0F81F81F03F07E07C0FC1F81F03F03E07E0FC0F81F83F03F07E07C0FC1F81F03F07E070000000000000000000000000000000000000000000000000000000003F07E07E0FC0F81F83F03E07E0FC0FC1F81F03F07E07C0FC0F81F83F03E07E0FC0F81F81F03F07E07C0FC1F81F03F03E07E0FC0F81F83F03F07E07C0FC1F81F03F07E070000000000000000000000000000000000000000000000000000000003F07E07;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'hE0FC0F81F83F03E07E0FC0FC1F81F03F07E07C0FC0F81F83F03E07E0FC0F81F81F03F07E07C0FC1F81F83F03E07E0FC0F81F83F03F07E07C0FC1F81F03F07E070000000000000000000000000000000000000000000000000000000003F07E07E0FC0F81F83F03E07E07C0FC1F81F03F07E07C0FC0F81F83F03E07E0FC0F81F81F03F07E07C0FC1F81F83F03E07E0FC0F81F83F03F07E07C0FC1F81F03F03E070000000000000000000000000000000000000000000000000000000003F07E07E0FC0F81F83F03E07E07C0FC1F81F03F07E07C0FC0F81F83F03E07E0FC0F81F81F03F07E07C0FC1F81F83F03E07E0FC0F81F81F03F07E07C0FC1F81F83F03E07;
// synopsys translate_on

// Location: LCCOMB_X50_Y60_N4
cycloneive_lcell_comb \proc_read_addr[6] (
// Equation(s):
// proc_read_addr[6] = (GLOBAL(\Selector83~1clkctrl_outclk ) & ((\rr4|altsyncram_component|auto_generated|q_b [6]))) # (!GLOBAL(\Selector83~1clkctrl_outclk ) & (proc_read_addr[6]))

	.dataa(gnd),
	.datab(proc_read_addr[6]),
	.datac(\rr4|altsyncram_component|auto_generated|q_b [6]),
	.datad(\Selector83~1clkctrl_outclk ),
	.cin(gnd),
	.combout(proc_read_addr[6]),
	.cout());
// synopsys translate_off
defparam \proc_read_addr[6] .lut_mask = 16'hF0CC;
defparam \proc_read_addr[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y53_N0
cycloneive_ram_block \rr4|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({delay_read_addr[12],delay_read_addr[11],delay_read_addr[10],delay_read_addr[9],delay_read_addr[8],delay_read_addr[7],delay_read_addr[6],delay_read_addr[5],delay_read_addr[4],delay_read_addr[3],delay_read_addr[2],delay_read_addr[1],delay_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr4|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr4|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a7 .init_file = "/home/manav/intelFPGA_lite/Projects/IC_design/delays.mif";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "delays_ram:rr4|altsyncram:altsyncram_component|altsyncram_q412:auto_generated|ALTSYNCRAM";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 6144;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 13;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 6144;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_width = 13;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000003FF8007FF000FFE003FFC007FF800FFE001FFC007FF800FFF001FFC003FF800FFF001FFE003FF8007FF001FFE003FFC007FF000FFE001FFC007FF800FFE001FFC003FF80000000000000000000000000000000000000000000000000000000003FF8007FF000FFE003FFC007FF800FFE001FFC007FF800FFF001FFC003FF800FFF001FFE003FF8007FF001FFE003FFC007FF000FFE003FFC007FF800FFE001FFC003FF80000000000000000000000000000000000000000000000000000000003FF8007FF000FFE003FFC007FF000FFE001FFC007FF800FFF001FFC003FF800FFF001FF;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'hE003FF8007FF001FFE003FFC007FF000FFE003FFC007FF800FFE001FFC007FF80000000000000000000000000000000000000000000000000000000003FF8007FF000FFE003FFC007FF000FFE001FFC007FF800FFF001FFC003FF800FFF001FFE003FF8007FF001FFE003FFC007FF000FFE003FFC007FF800FFE001FFC007FF80000000000000000000000000000000000000000000000000000000003FF8007FF000FFE003FFC007FF000FFE001FFC007FF800FFF001FFC003FF800FFF001FFE003FF8007FF001FFE003FFC007FF000FFE003FFC007FF800FFE001FFC007FF80000000000000000000000000000000000000000000000000000000003FF8007;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'hFF000FFE003FFC007FF000FFE001FFC007FF800FFF001FFC003FF800FFF001FFE003FF8007FF001FFE003FFC007FF000FFE003FFC007FF800FFE001FFC007FF80000000000000000000000000000000000000000000000000000000003FF8007FF000FFE003FFC007FF800FFE001FFC007FF800FFF001FFC003FF800FFF001FFE003FF8007FF001FFE003FFC007FF000FFE003FFC007FF800FFE001FFC003FF80000000000000000000000000000000000000000000000000000000003FF8007FF000FFE003FFC007FF800FFE001FFC007FF800FFF001FFC003FF800FFF001FFE003FF8007FF001FFE003FFC007FF000FFE001FFC007FF800FFE001FFC003FF8;
// synopsys translate_on

// Location: LCCOMB_X45_Y61_N0
cycloneive_lcell_comb \proc_read_addr[7] (
// Equation(s):
// proc_read_addr[7] = (GLOBAL(\Selector83~1clkctrl_outclk ) & ((\rr4|altsyncram_component|auto_generated|q_b [7]))) # (!GLOBAL(\Selector83~1clkctrl_outclk ) & (proc_read_addr[7]))

	.dataa(gnd),
	.datab(proc_read_addr[7]),
	.datac(\rr4|altsyncram_component|auto_generated|q_b [7]),
	.datad(\Selector83~1clkctrl_outclk ),
	.cin(gnd),
	.combout(proc_read_addr[7]),
	.cout());
// synopsys translate_off
defparam \proc_read_addr[7] .lut_mask = 16'hF0CC;
defparam \proc_read_addr[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y48_N0
cycloneive_ram_block \rr4|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({delay_read_addr[12],delay_read_addr[11],delay_read_addr[10],delay_read_addr[9],delay_read_addr[8],delay_read_addr[7],delay_read_addr[6],delay_read_addr[5],delay_read_addr[4],delay_read_addr[3],delay_read_addr[2],delay_read_addr[1],delay_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr4|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr4|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a8 .init_file = "/home/manav/intelFPGA_lite/Projects/IC_design/delays.mif";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "delays_ram:rr4|altsyncram:altsyncram_component|altsyncram_q412:auto_generated|ALTSYNCRAM";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 6144;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 13;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clock = "clock1";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 6144;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_width = 13;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000003FFFFF800000FFFFFC000007FFFFF000001FFFFF800000FFFFFE000003FFFFF000001FFFFFC000007FFFFE000003FFFFF800000FFFFFE000007FFFFF000001FFFFFC0000000000000000000000000000000000000000000000000000000000003FFFFF800000FFFFFC000007FFFFF000001FFFFF800000FFFFFE000003FFFFF000001FFFFFC000007FFFFE000003FFFFF800000FFFFFC000007FFFFF000001FFFFFC0000000000000000000000000000000000000000000000000000000000003FFFFF800000FFFFFC000007FFFFF000001FFFFF800000FFFFFE000003FFFFF000001FF;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'hFFFC000007FFFFE000003FFFFF800000FFFFFC000007FFFFF000001FFFFF80000000000000000000000000000000000000000000000000000000000003FFFFF800000FFFFFC000007FFFFF000001FFFFF800000FFFFFE000003FFFFF000001FFFFFC000007FFFFE000003FFFFF800000FFFFFC000007FFFFF000001FFFFF80000000000000000000000000000000000000000000000000000000000003FFFFF800000FFFFFC000007FFFFF000001FFFFF800000FFFFFE000003FFFFF000001FFFFFC000007FFFFE000003FFFFF800000FFFFFC000007FFFFF000001FFFFF80000000000000000000000000000000000000000000000000000000000003FFFFF8;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000FFFFFC000007FFFFF000001FFFFF800000FFFFFE000003FFFFF000001FFFFFC000007FFFFE000003FFFFF800000FFFFFC000007FFFFF000001FFFFF80000000000000000000000000000000000000000000000000000000000003FFFFF800000FFFFFC000007FFFFF000001FFFFF800000FFFFFE000003FFFFF000001FFFFFC000007FFFFE000003FFFFF800000FFFFFC000007FFFFF000001FFFFFC0000000000000000000000000000000000000000000000000000000000003FFFFF800000FFFFFC000007FFFFF000001FFFFF800000FFFFFE000003FFFFF000001FFFFFC000007FFFFE000003FFFFF800000FFFFFE000007FFFFF000001FFFFFC000;
// synopsys translate_on

// Location: LCCOMB_X38_Y61_N24
cycloneive_lcell_comb \proc_read_addr[8] (
// Equation(s):
// proc_read_addr[8] = (GLOBAL(\Selector83~1clkctrl_outclk ) & (\rr4|altsyncram_component|auto_generated|q_b [8])) # (!GLOBAL(\Selector83~1clkctrl_outclk ) & ((proc_read_addr[8])))

	.dataa(\Selector83~1clkctrl_outclk ),
	.datab(gnd),
	.datac(\rr4|altsyncram_component|auto_generated|q_b [8]),
	.datad(proc_read_addr[8]),
	.cin(gnd),
	.combout(proc_read_addr[8]),
	.cout());
// synopsys translate_off
defparam \proc_read_addr[8] .lut_mask = 16'hF5A0;
defparam \proc_read_addr[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y44_N0
cycloneive_ram_block \rr4|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({delay_read_addr[12],delay_read_addr[11],delay_read_addr[10],delay_read_addr[9],delay_read_addr[8],delay_read_addr[7],delay_read_addr[6],delay_read_addr[5],delay_read_addr[4],delay_read_addr[3],delay_read_addr[2],delay_read_addr[1],delay_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr4|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr4|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a9 .init_file = "/home/manav/intelFPGA_lite/Projects/IC_design/delays.mif";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "delays_ram:rr4|altsyncram:altsyncram_component|altsyncram_q412:auto_generated|ALTSYNCRAM";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 6144;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 13;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clock = "clock1";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 6144;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_width = 13;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000003FFFFFFFFFFF000000000007FFFFFFFFFFE00000000000FFFFFFFFFFFC00000000001FFFFFFFFFFF800000000003FFFFFFFFFFF000000000007FFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFF000000000007FFFFFFFFFFE00000000000FFFFFFFFFFFC00000000001FFFFFFFFFFF800000000003FFFFFFFFFFF000000000007FFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFF000000000007FFFFFFFFFFE00000000000FFFFFFFFFFFC00000000001FF;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = 2048'hFFFFFFFFF800000000003FFFFFFFFFFF000000000007FFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFF000000000007FFFFFFFFFFE00000000000FFFFFFFFFFFC00000000001FFFFFFFFFFF800000000003FFFFFFFFFFF000000000007FFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFF000000000007FFFFFFFFFFE00000000000FFFFFFFFFFFC00000000001FFFFFFFFFFF800000000003FFFFFFFFFFF000000000007FFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000003FFFFFF;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 2048'hFFFFF000000000007FFFFFFFFFFE00000000000FFFFFFFFFFFC00000000001FFFFFFFFFFF800000000003FFFFFFFFFFF000000000007FFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFF000000000007FFFFFFFFFFE00000000000FFFFFFFFFFFC00000000001FFFFFFFFFFF800000000003FFFFFFFFFFF000000000007FFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFF000000000007FFFFFFFFFFE00000000000FFFFFFFFFFFC00000000001FFFFFFFFFFF800000000003FFFFFFFFFFF000000000007FFFFFFFFFFE000000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y60_N8
cycloneive_lcell_comb \proc_read_addr[9] (
// Equation(s):
// proc_read_addr[9] = (GLOBAL(\Selector83~1clkctrl_outclk ) & (\rr4|altsyncram_component|auto_generated|q_b [9])) # (!GLOBAL(\Selector83~1clkctrl_outclk ) & ((proc_read_addr[9])))

	.dataa(gnd),
	.datab(\rr4|altsyncram_component|auto_generated|q_b [9]),
	.datac(proc_read_addr[9]),
	.datad(\Selector83~1clkctrl_outclk ),
	.cin(gnd),
	.combout(proc_read_addr[9]),
	.cout());
// synopsys translate_off
defparam \proc_read_addr[9] .lut_mask = 16'hCCF0;
defparam \proc_read_addr[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y50_N0
cycloneive_ram_block \rr4|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({delay_read_addr[12],delay_read_addr[11],delay_read_addr[10],delay_read_addr[9],delay_read_addr[8],delay_read_addr[7],delay_read_addr[6],delay_read_addr[5],delay_read_addr[4],delay_read_addr[3],delay_read_addr[2],delay_read_addr[1],delay_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr4|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr4|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a10 .init_file = "/home/manav/intelFPGA_lite/Projects/IC_design/delays.mif";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "delays_ram:rr4|altsyncram:altsyncram_component|altsyncram_q412:auto_generated|ALTSYNCRAM";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 6144;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 13;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clock = "clock1";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 6144;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_width = 13;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFF80000000000000000000000FFFFFFFFFFFFFFFFFFFFFFE00000000000000000000003FFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFF80000000000000000000000FFFFFFFFFFFFFFFFFFFFFFE00000000000000000000003FFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFF80000000000000000000000FFFFFFFFFFFFFFFFFFFFFFE00;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'h000000000000000000003FFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFF80000000000000000000000FFFFFFFFFFFFFFFFFFFFFFE00000000000000000000003FFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFF80000000000000000000000FFFFFFFFFFFFFFFFFFFFFFE00000000000000000000003FFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFF;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'hFFFFFFFFFFFFFFFF80000000000000000000000FFFFFFFFFFFFFFFFFFFFFFE00000000000000000000003FFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFF80000000000000000000000FFFFFFFFFFFFFFFFFFFFFFE00000000000000000000003FFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFF80000000000000000000000FFFFFFFFFFFFFFFFFFFFFFE00000000000000000000003FFFFFFFFFFFFFFFFFFFFFF800000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X41_Y61_N0
cycloneive_lcell_comb \proc_read_addr[10] (
// Equation(s):
// proc_read_addr[10] = (GLOBAL(\Selector83~1clkctrl_outclk ) & ((\rr4|altsyncram_component|auto_generated|q_b [10]))) # (!GLOBAL(\Selector83~1clkctrl_outclk ) & (proc_read_addr[10]))

	.dataa(gnd),
	.datab(proc_read_addr[10]),
	.datac(\rr4|altsyncram_component|auto_generated|q_b [10]),
	.datad(\Selector83~1clkctrl_outclk ),
	.cin(gnd),
	.combout(proc_read_addr[10]),
	.cout());
// synopsys translate_off
defparam \proc_read_addr[10] .lut_mask = 16'hF0CC;
defparam \proc_read_addr[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y49_N0
cycloneive_ram_block \rr4|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({delay_read_addr[12],delay_read_addr[11],delay_read_addr[10],delay_read_addr[9],delay_read_addr[8],delay_read_addr[7],delay_read_addr[6],delay_read_addr[5],delay_read_addr[4],delay_read_addr[3],delay_read_addr[2],delay_read_addr[1],delay_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr4|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr4|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a11 .init_file = "/home/manav/intelFPGA_lite/Projects/IC_design/delays.mif";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "delays_ram:rr4|altsyncram:altsyncram_component|altsyncram_q412:auto_generated|ALTSYNCRAM";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 6144;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 13;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clock = "clock1";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 6144;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_width = 13;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 2048'h000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y61_N30
cycloneive_lcell_comb \proc_read_addr[11] (
// Equation(s):
// proc_read_addr[11] = (GLOBAL(\Selector83~1clkctrl_outclk ) & ((\rr4|altsyncram_component|auto_generated|q_b [11]))) # (!GLOBAL(\Selector83~1clkctrl_outclk ) & (proc_read_addr[11]))

	.dataa(gnd),
	.datab(\Selector83~1clkctrl_outclk ),
	.datac(proc_read_addr[11]),
	.datad(\rr4|altsyncram_component|auto_generated|q_b [11]),
	.cin(gnd),
	.combout(proc_read_addr[11]),
	.cout());
// synopsys translate_off
defparam \proc_read_addr[11] .lut_mask = 16'hFC30;
defparam \proc_read_addr[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y51_N0
cycloneive_ram_block \rr4|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({delay_read_addr[12],delay_read_addr[11],delay_read_addr[10],delay_read_addr[9],delay_read_addr[8],delay_read_addr[7],delay_read_addr[6],delay_read_addr[5],delay_read_addr[4],delay_read_addr[3],delay_read_addr[2],delay_read_addr[1],delay_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr4|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr4|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a12 .init_file = "/home/manav/intelFPGA_lite/Projects/IC_design/delays.mif";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "delays_ram:rr4|altsyncram:altsyncram_component|altsyncram_q412:auto_generated|ALTSYNCRAM";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 6144;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 13;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clock = "clock1";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 6144;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_width = 13;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \rr4|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rr4|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y64_N28
cycloneive_lcell_comb \proc_read_addr[12] (
// Equation(s):
// proc_read_addr[12] = (GLOBAL(\Selector83~1clkctrl_outclk ) & (\rr4|altsyncram_component|auto_generated|q_b [12])) # (!GLOBAL(\Selector83~1clkctrl_outclk ) & ((proc_read_addr[12])))

	.dataa(\rr4|altsyncram_component|auto_generated|q_b [12]),
	.datab(proc_read_addr[12]),
	.datac(gnd),
	.datad(\Selector83~1clkctrl_outclk ),
	.cin(gnd),
	.combout(proc_read_addr[12]),
	.cout());
// synopsys translate_off
defparam \proc_read_addr[12] .lut_mask = 16'hAACC;
defparam \proc_read_addr[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y57_N0
cycloneive_ram_block \rr3|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\proc_write_en~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\proc_read_en~combout ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\proc_write_en~combout ),
	.ena1(\rr3|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({proc_ram_data_in[0]}),
	.portaaddr({proc_write_addr[12],proc_write_addr[11],proc_write_addr[10],proc_write_addr[9],proc_write_addr[8],proc_write_addr[7],proc_write_addr[6],proc_write_addr[5],proc_write_addr[4],proc_write_addr[3],proc_write_addr[2],proc_write_addr[1],proc_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({proc_read_addr[12],proc_read_addr[11],proc_read_addr[10],proc_read_addr[9],proc_read_addr[8],proc_read_addr[7],proc_read_addr[6],proc_read_addr[5],proc_read_addr[4],proc_read_addr[3],proc_read_addr[2],proc_read_addr[1],proc_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr3|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "processed_ram:rr3|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X38_Y45_N12
cycloneive_lcell_comb \output_ram_data_in[0] (
// Equation(s):
// output_ram_data_in[0] = (GLOBAL(\output_ram_data_in[0]~0clkctrl_outclk ) & (\rr3|altsyncram_component|auto_generated|q_b [0])) # (!GLOBAL(\output_ram_data_in[0]~0clkctrl_outclk ) & ((output_ram_data_in[0])))

	.dataa(\output_ram_data_in[0]~0clkctrl_outclk ),
	.datab(gnd),
	.datac(\rr3|altsyncram_component|auto_generated|q_b [0]),
	.datad(output_ram_data_in[0]),
	.cin(gnd),
	.combout(output_ram_data_in[0]),
	.cout());
// synopsys translate_off
defparam \output_ram_data_in[0] .lut_mask = 16'hF5A0;
defparam \output_ram_data_in[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y53_N12
cycloneive_lcell_comb \Selector71~1 (
// Equation(s):
// \Selector71~1_combout  = (!internal_state[1] & (\state.indexing_s_13522~combout  & (internal_state[0] & internal_state[2])))

	.dataa(internal_state[1]),
	.datab(\state.indexing_s_13522~combout ),
	.datac(internal_state[0]),
	.datad(internal_state[2]),
	.cin(gnd),
	.combout(\Selector71~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector71~1 .lut_mask = 16'h4000;
defparam \Selector71~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G12
cycloneive_clkctrl \Selector71~1clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Selector71~1_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Selector71~1clkctrl_outclk ));
// synopsys translate_off
defparam \Selector71~1clkctrl .clock_type = "global clock";
defparam \Selector71~1clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N24
cycloneive_lcell_comb \output_write_addr[0] (
// Equation(s):
// output_write_addr[0] = (GLOBAL(\Selector71~1clkctrl_outclk ) & ((k[0]))) # (!GLOBAL(\Selector71~1clkctrl_outclk ) & (output_write_addr[0]))

	.dataa(gnd),
	.datab(output_write_addr[0]),
	.datac(k[0]),
	.datad(\Selector71~1clkctrl_outclk ),
	.cin(gnd),
	.combout(output_write_addr[0]),
	.cout());
// synopsys translate_off
defparam \output_write_addr[0] .lut_mask = 16'hF0CC;
defparam \output_write_addr[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N6
cycloneive_lcell_comb \output_write_addr[1] (
// Equation(s):
// output_write_addr[1] = (GLOBAL(\Selector71~1clkctrl_outclk ) & ((k[1]))) # (!GLOBAL(\Selector71~1clkctrl_outclk ) & (output_write_addr[1]))

	.dataa(output_write_addr[1]),
	.datab(gnd),
	.datac(k[1]),
	.datad(\Selector71~1clkctrl_outclk ),
	.cin(gnd),
	.combout(output_write_addr[1]),
	.cout());
// synopsys translate_off
defparam \output_write_addr[1] .lut_mask = 16'hF0AA;
defparam \output_write_addr[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N26
cycloneive_lcell_comb \output_write_addr[2] (
// Equation(s):
// output_write_addr[2] = (GLOBAL(\Selector71~1clkctrl_outclk ) & ((k[2]))) # (!GLOBAL(\Selector71~1clkctrl_outclk ) & (output_write_addr[2]))

	.dataa(output_write_addr[2]),
	.datab(gnd),
	.datac(k[2]),
	.datad(\Selector71~1clkctrl_outclk ),
	.cin(gnd),
	.combout(output_write_addr[2]),
	.cout());
// synopsys translate_off
defparam \output_write_addr[2] .lut_mask = 16'hF0AA;
defparam \output_write_addr[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N2
cycloneive_lcell_comb \output_write_addr[3] (
// Equation(s):
// output_write_addr[3] = (GLOBAL(\Selector71~1clkctrl_outclk ) & ((k[3]))) # (!GLOBAL(\Selector71~1clkctrl_outclk ) & (output_write_addr[3]))

	.dataa(gnd),
	.datab(output_write_addr[3]),
	.datac(k[3]),
	.datad(\Selector71~1clkctrl_outclk ),
	.cin(gnd),
	.combout(output_write_addr[3]),
	.cout());
// synopsys translate_off
defparam \output_write_addr[3] .lut_mask = 16'hF0CC;
defparam \output_write_addr[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N12
cycloneive_lcell_comb \output_write_addr[4] (
// Equation(s):
// output_write_addr[4] = (GLOBAL(\Selector71~1clkctrl_outclk ) & ((k[4]))) # (!GLOBAL(\Selector71~1clkctrl_outclk ) & (output_write_addr[4]))

	.dataa(output_write_addr[4]),
	.datab(k[4]),
	.datac(gnd),
	.datad(\Selector71~1clkctrl_outclk ),
	.cin(gnd),
	.combout(output_write_addr[4]),
	.cout());
// synopsys translate_off
defparam \output_write_addr[4] .lut_mask = 16'hCCAA;
defparam \output_write_addr[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N16
cycloneive_lcell_comb \output_write_addr[5] (
// Equation(s):
// output_write_addr[5] = (GLOBAL(\Selector71~1clkctrl_outclk ) & ((k[5]))) # (!GLOBAL(\Selector71~1clkctrl_outclk ) & (output_write_addr[5]))

	.dataa(gnd),
	.datab(output_write_addr[5]),
	.datac(k[5]),
	.datad(\Selector71~1clkctrl_outclk ),
	.cin(gnd),
	.combout(output_write_addr[5]),
	.cout());
// synopsys translate_off
defparam \output_write_addr[5] .lut_mask = 16'hF0CC;
defparam \output_write_addr[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N30
cycloneive_lcell_comb \output_write_addr[6] (
// Equation(s):
// output_write_addr[6] = (GLOBAL(\Selector71~1clkctrl_outclk ) & ((k[6]))) # (!GLOBAL(\Selector71~1clkctrl_outclk ) & (output_write_addr[6]))

	.dataa(\Selector71~1clkctrl_outclk ),
	.datab(gnd),
	.datac(output_write_addr[6]),
	.datad(k[6]),
	.cin(gnd),
	.combout(output_write_addr[6]),
	.cout());
// synopsys translate_off
defparam \output_write_addr[6] .lut_mask = 16'hFA50;
defparam \output_write_addr[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N20
cycloneive_lcell_comb \output_write_addr[7] (
// Equation(s):
// output_write_addr[7] = (GLOBAL(\Selector71~1clkctrl_outclk ) & ((k[7]))) # (!GLOBAL(\Selector71~1clkctrl_outclk ) & (output_write_addr[7]))

	.dataa(gnd),
	.datab(output_write_addr[7]),
	.datac(k[7]),
	.datad(\Selector71~1clkctrl_outclk ),
	.cin(gnd),
	.combout(output_write_addr[7]),
	.cout());
// synopsys translate_off
defparam \output_write_addr[7] .lut_mask = 16'hF0CC;
defparam \output_write_addr[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N4
cycloneive_lcell_comb \output_write_addr[8] (
// Equation(s):
// output_write_addr[8] = (GLOBAL(\Selector71~1clkctrl_outclk ) & (\Add7~0_combout )) # (!GLOBAL(\Selector71~1clkctrl_outclk ) & ((output_write_addr[8])))

	.dataa(\Add7~0_combout ),
	.datab(gnd),
	.datac(output_write_addr[8]),
	.datad(\Selector71~1clkctrl_outclk ),
	.cin(gnd),
	.combout(output_write_addr[8]),
	.cout());
// synopsys translate_off
defparam \output_write_addr[8] .lut_mask = 16'hAAF0;
defparam \output_write_addr[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N14
cycloneive_lcell_comb \output_write_addr[9] (
// Equation(s):
// output_write_addr[9] = (GLOBAL(\Selector71~1clkctrl_outclk ) & (\Add7~2_combout )) # (!GLOBAL(\Selector71~1clkctrl_outclk ) & ((output_write_addr[9])))

	.dataa(\Add7~2_combout ),
	.datab(gnd),
	.datac(output_write_addr[9]),
	.datad(\Selector71~1clkctrl_outclk ),
	.cin(gnd),
	.combout(output_write_addr[9]),
	.cout());
// synopsys translate_off
defparam \output_write_addr[9] .lut_mask = 16'hAAF0;
defparam \output_write_addr[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N2
cycloneive_lcell_comb \output_write_addr[10] (
// Equation(s):
// output_write_addr[10] = (GLOBAL(\Selector71~1clkctrl_outclk ) & (\Add7~4_combout )) # (!GLOBAL(\Selector71~1clkctrl_outclk ) & ((output_write_addr[10])))

	.dataa(\Add7~4_combout ),
	.datab(output_write_addr[10]),
	.datac(gnd),
	.datad(\Selector71~1clkctrl_outclk ),
	.cin(gnd),
	.combout(output_write_addr[10]),
	.cout());
// synopsys translate_off
defparam \output_write_addr[10] .lut_mask = 16'hAACC;
defparam \output_write_addr[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N18
cycloneive_lcell_comb \output_write_addr[11] (
// Equation(s):
// output_write_addr[11] = (GLOBAL(\Selector71~1clkctrl_outclk ) & ((\Add7~6_combout ))) # (!GLOBAL(\Selector71~1clkctrl_outclk ) & (output_write_addr[11]))

	.dataa(gnd),
	.datab(output_write_addr[11]),
	.datac(\Add7~6_combout ),
	.datad(\Selector71~1clkctrl_outclk ),
	.cin(gnd),
	.combout(output_write_addr[11]),
	.cout());
// synopsys translate_off
defparam \output_write_addr[11] .lut_mask = 16'hF0CC;
defparam \output_write_addr[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N12
cycloneive_lcell_comb \output_write_addr[12] (
// Equation(s):
// output_write_addr[12] = (GLOBAL(\Selector71~1clkctrl_outclk ) & ((\Add7~8_combout ))) # (!GLOBAL(\Selector71~1clkctrl_outclk ) & (output_write_addr[12]))

	.dataa(output_write_addr[12]),
	.datab(\Add7~8_combout ),
	.datac(gnd),
	.datad(\Selector71~1clkctrl_outclk ),
	.cin(gnd),
	.combout(output_write_addr[12]),
	.cout());
// synopsys translate_off
defparam \output_write_addr[12] .lut_mask = 16'hCCAA;
defparam \output_write_addr[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G16
cycloneive_clkctrl \output_read_addr[0]~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\output_read_addr[0]~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\output_read_addr[0]~0clkctrl_outclk ));
// synopsys translate_off
defparam \output_read_addr[0]~0clkctrl .clock_type = "global clock";
defparam \output_read_addr[0]~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X50_Y47_N20
cycloneive_lcell_comb \output_read_addr[0] (
// Equation(s):
// output_read_addr[0] = (GLOBAL(\output_read_addr[0]~0clkctrl_outclk ) & ((t[0]))) # (!GLOBAL(\output_read_addr[0]~0clkctrl_outclk ) & (output_read_addr[0]))

	.dataa(gnd),
	.datab(output_read_addr[0]),
	.datac(\output_read_addr[0]~0clkctrl_outclk ),
	.datad(t[0]),
	.cin(gnd),
	.combout(output_read_addr[0]),
	.cout());
// synopsys translate_off
defparam \output_read_addr[0] .lut_mask = 16'hFC0C;
defparam \output_read_addr[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y47_N12
cycloneive_lcell_comb \output_read_addr[1] (
// Equation(s):
// output_read_addr[1] = (GLOBAL(\output_read_addr[0]~0clkctrl_outclk ) & ((t[1]))) # (!GLOBAL(\output_read_addr[0]~0clkctrl_outclk ) & (output_read_addr[1]))

	.dataa(output_read_addr[1]),
	.datab(gnd),
	.datac(\output_read_addr[0]~0clkctrl_outclk ),
	.datad(t[1]),
	.cin(gnd),
	.combout(output_read_addr[1]),
	.cout());
// synopsys translate_off
defparam \output_read_addr[1] .lut_mask = 16'hFA0A;
defparam \output_read_addr[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y47_N8
cycloneive_lcell_comb \output_read_addr[2] (
// Equation(s):
// output_read_addr[2] = (GLOBAL(\output_read_addr[0]~0clkctrl_outclk ) & ((t[2]))) # (!GLOBAL(\output_read_addr[0]~0clkctrl_outclk ) & (output_read_addr[2]))

	.dataa(gnd),
	.datab(output_read_addr[2]),
	.datac(\output_read_addr[0]~0clkctrl_outclk ),
	.datad(t[2]),
	.cin(gnd),
	.combout(output_read_addr[2]),
	.cout());
// synopsys translate_off
defparam \output_read_addr[2] .lut_mask = 16'hFC0C;
defparam \output_read_addr[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y47_N24
cycloneive_lcell_comb \output_read_addr[3] (
// Equation(s):
// output_read_addr[3] = (GLOBAL(\output_read_addr[0]~0clkctrl_outclk ) & ((t[3]))) # (!GLOBAL(\output_read_addr[0]~0clkctrl_outclk ) & (output_read_addr[3]))

	.dataa(gnd),
	.datab(output_read_addr[3]),
	.datac(\output_read_addr[0]~0clkctrl_outclk ),
	.datad(t[3]),
	.cin(gnd),
	.combout(output_read_addr[3]),
	.cout());
// synopsys translate_off
defparam \output_read_addr[3] .lut_mask = 16'hFC0C;
defparam \output_read_addr[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y47_N2
cycloneive_lcell_comb \output_read_addr[4] (
// Equation(s):
// output_read_addr[4] = (GLOBAL(\output_read_addr[0]~0clkctrl_outclk ) & ((t[4]))) # (!GLOBAL(\output_read_addr[0]~0clkctrl_outclk ) & (output_read_addr[4]))

	.dataa(gnd),
	.datab(output_read_addr[4]),
	.datac(\output_read_addr[0]~0clkctrl_outclk ),
	.datad(t[4]),
	.cin(gnd),
	.combout(output_read_addr[4]),
	.cout());
// synopsys translate_off
defparam \output_read_addr[4] .lut_mask = 16'hFC0C;
defparam \output_read_addr[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y47_N2
cycloneive_lcell_comb \output_read_addr[5] (
// Equation(s):
// output_read_addr[5] = (GLOBAL(\output_read_addr[0]~0clkctrl_outclk ) & ((t[5]))) # (!GLOBAL(\output_read_addr[0]~0clkctrl_outclk ) & (output_read_addr[5]))

	.dataa(gnd),
	.datab(output_read_addr[5]),
	.datac(t[5]),
	.datad(\output_read_addr[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(output_read_addr[5]),
	.cout());
// synopsys translate_off
defparam \output_read_addr[5] .lut_mask = 16'hF0CC;
defparam \output_read_addr[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y47_N28
cycloneive_lcell_comb \output_read_addr[6] (
// Equation(s):
// output_read_addr[6] = (GLOBAL(\output_read_addr[0]~0clkctrl_outclk ) & ((t[6]))) # (!GLOBAL(\output_read_addr[0]~0clkctrl_outclk ) & (output_read_addr[6]))

	.dataa(gnd),
	.datab(output_read_addr[6]),
	.datac(t[6]),
	.datad(\output_read_addr[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(output_read_addr[6]),
	.cout());
// synopsys translate_off
defparam \output_read_addr[6] .lut_mask = 16'hF0CC;
defparam \output_read_addr[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y47_N4
cycloneive_lcell_comb \output_read_addr[7] (
// Equation(s):
// output_read_addr[7] = (GLOBAL(\output_read_addr[0]~0clkctrl_outclk ) & (t[7])) # (!GLOBAL(\output_read_addr[0]~0clkctrl_outclk ) & ((output_read_addr[7])))

	.dataa(t[7]),
	.datab(gnd),
	.datac(output_read_addr[7]),
	.datad(\output_read_addr[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(output_read_addr[7]),
	.cout());
// synopsys translate_off
defparam \output_read_addr[7] .lut_mask = 16'hAAF0;
defparam \output_read_addr[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N22
cycloneive_lcell_comb \Add11~0 (
// Equation(s):
// \Add11~0_combout  = (s[0] & (t[8] $ (VCC))) # (!s[0] & (t[8] & VCC))
// \Add11~1  = CARRY((s[0] & t[8]))

	.dataa(s[0]),
	.datab(t[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add11~0_combout ),
	.cout(\Add11~1 ));
// synopsys translate_off
defparam \Add11~0 .lut_mask = 16'h6688;
defparam \Add11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N0
cycloneive_lcell_comb \output_read_addr[8] (
// Equation(s):
// output_read_addr[8] = (GLOBAL(\output_read_addr[0]~0clkctrl_outclk ) & ((\Add11~0_combout ))) # (!GLOBAL(\output_read_addr[0]~0clkctrl_outclk ) & (output_read_addr[8]))

	.dataa(gnd),
	.datab(output_read_addr[8]),
	.datac(\Add11~0_combout ),
	.datad(\output_read_addr[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(output_read_addr[8]),
	.cout());
// synopsys translate_off
defparam \output_read_addr[8] .lut_mask = 16'hF0CC;
defparam \output_read_addr[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N10
cycloneive_lcell_comb \Add10~0 (
// Equation(s):
// \Add10~0_combout  = s[0] $ (s[1])

	.dataa(s[0]),
	.datab(gnd),
	.datac(s[1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Add10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Add10~0 .lut_mask = 16'h5A5A;
defparam \Add10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N24
cycloneive_lcell_comb \Add11~2 (
// Equation(s):
// \Add11~2_combout  = (\Add10~0_combout  & ((t[9] & (\Add11~1  & VCC)) # (!t[9] & (!\Add11~1 )))) # (!\Add10~0_combout  & ((t[9] & (!\Add11~1 )) # (!t[9] & ((\Add11~1 ) # (GND)))))
// \Add11~3  = CARRY((\Add10~0_combout  & (!t[9] & !\Add11~1 )) # (!\Add10~0_combout  & ((!\Add11~1 ) # (!t[9]))))

	.dataa(\Add10~0_combout ),
	.datab(t[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add11~1 ),
	.combout(\Add11~2_combout ),
	.cout(\Add11~3 ));
// synopsys translate_off
defparam \Add11~2 .lut_mask = 16'h9617;
defparam \Add11~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y45_N4
cycloneive_lcell_comb \output_read_addr[9] (
// Equation(s):
// output_read_addr[9] = (GLOBAL(\output_read_addr[0]~0clkctrl_outclk ) & (\Add11~2_combout )) # (!GLOBAL(\output_read_addr[0]~0clkctrl_outclk ) & ((output_read_addr[9])))

	.dataa(\Add11~2_combout ),
	.datab(output_read_addr[9]),
	.datac(gnd),
	.datad(\output_read_addr[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(output_read_addr[9]),
	.cout());
// synopsys translate_off
defparam \output_read_addr[9] .lut_mask = 16'hAACC;
defparam \output_read_addr[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N4
cycloneive_lcell_comb \Add10~1 (
// Equation(s):
// \Add10~1_combout  = s[2] $ (((!s[0] & s[1])))

	.dataa(s[0]),
	.datab(gnd),
	.datac(s[2]),
	.datad(s[1]),
	.cin(gnd),
	.combout(\Add10~1_combout ),
	.cout());
// synopsys translate_off
defparam \Add10~1 .lut_mask = 16'hA5F0;
defparam \Add10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N26
cycloneive_lcell_comb \Add11~4 (
// Equation(s):
// \Add11~4_combout  = ((\Add10~1_combout  $ (t[10] $ (!\Add11~3 )))) # (GND)
// \Add11~5  = CARRY((\Add10~1_combout  & ((t[10]) # (!\Add11~3 ))) # (!\Add10~1_combout  & (t[10] & !\Add11~3 )))

	.dataa(\Add10~1_combout ),
	.datab(t[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add11~3 ),
	.combout(\Add11~4_combout ),
	.cout(\Add11~5 ));
// synopsys translate_off
defparam \Add11~4 .lut_mask = 16'h698E;
defparam \Add11~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N6
cycloneive_lcell_comb \output_read_addr[10] (
// Equation(s):
// output_read_addr[10] = (GLOBAL(\output_read_addr[0]~0clkctrl_outclk ) & ((\Add11~4_combout ))) # (!GLOBAL(\output_read_addr[0]~0clkctrl_outclk ) & (output_read_addr[10]))

	.dataa(output_read_addr[10]),
	.datab(gnd),
	.datac(\Add11~4_combout ),
	.datad(\output_read_addr[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(output_read_addr[10]),
	.cout());
// synopsys translate_off
defparam \output_read_addr[10] .lut_mask = 16'hF0AA;
defparam \output_read_addr[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N12
cycloneive_lcell_comb \Add10~2 (
// Equation(s):
// \Add10~2_combout  = s[3] $ (((s[1] & (s[0] & !s[2])) # (!s[1] & ((s[2])))))

	.dataa(s[1]),
	.datab(s[0]),
	.datac(s[2]),
	.datad(s[3]),
	.cin(gnd),
	.combout(\Add10~2_combout ),
	.cout());
// synopsys translate_off
defparam \Add10~2 .lut_mask = 16'hA758;
defparam \Add10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N28
cycloneive_lcell_comb \Add11~6 (
// Equation(s):
// \Add11~6_combout  = (\Add10~2_combout  & ((t[11] & (\Add11~5  & VCC)) # (!t[11] & (!\Add11~5 )))) # (!\Add10~2_combout  & ((t[11] & (!\Add11~5 )) # (!t[11] & ((\Add11~5 ) # (GND)))))
// \Add11~7  = CARRY((\Add10~2_combout  & (!t[11] & !\Add11~5 )) # (!\Add10~2_combout  & ((!\Add11~5 ) # (!t[11]))))

	.dataa(\Add10~2_combout ),
	.datab(t[11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add11~5 ),
	.combout(\Add11~6_combout ),
	.cout(\Add11~7 ));
// synopsys translate_off
defparam \Add11~6 .lut_mask = 16'h9617;
defparam \Add11~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N2
cycloneive_lcell_comb \output_read_addr[11] (
// Equation(s):
// output_read_addr[11] = (GLOBAL(\output_read_addr[0]~0clkctrl_outclk ) & (\Add11~6_combout )) # (!GLOBAL(\output_read_addr[0]~0clkctrl_outclk ) & ((output_read_addr[11])))

	.dataa(\Add11~6_combout ),
	.datab(output_read_addr[11]),
	.datac(gnd),
	.datad(\output_read_addr[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(output_read_addr[11]),
	.cout());
// synopsys translate_off
defparam \output_read_addr[11] .lut_mask = 16'hAACC;
defparam \output_read_addr[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N10
cycloneive_lcell_comb \Add10~3 (
// Equation(s):
// \Add10~3_combout  = (s[2] & (((s[1] & !s[3])))) # (!s[2] & (s[3] & ((!s[1]) # (!s[0]))))

	.dataa(s[0]),
	.datab(s[2]),
	.datac(s[1]),
	.datad(s[3]),
	.cin(gnd),
	.combout(\Add10~3_combout ),
	.cout());
// synopsys translate_off
defparam \Add10~3 .lut_mask = 16'h13C0;
defparam \Add10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N30
cycloneive_lcell_comb \Add11~8 (
// Equation(s):
// \Add11~8_combout  = \Add10~3_combout  $ (\Add11~7  $ (!t[12]))

	.dataa(\Add10~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(t[12]),
	.cin(\Add11~7 ),
	.combout(\Add11~8_combout ),
	.cout());
// synopsys translate_off
defparam \Add11~8 .lut_mask = 16'h5AA5;
defparam \Add11~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N14
cycloneive_lcell_comb \output_read_addr[12] (
// Equation(s):
// output_read_addr[12] = (GLOBAL(\output_read_addr[0]~0clkctrl_outclk ) & ((\Add11~8_combout ))) # (!GLOBAL(\output_read_addr[0]~0clkctrl_outclk ) & (output_read_addr[12]))

	.dataa(gnd),
	.datab(output_read_addr[12]),
	.datac(\Add11~8_combout ),
	.datad(\output_read_addr[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(output_read_addr[12]),
	.cout());
// synopsys translate_off
defparam \output_read_addr[12] .lut_mask = 16'hF0CC;
defparam \output_read_addr[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y45_N0
cycloneive_ram_block \rr5|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\output_write_en~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\output_read_en~combout ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\output_write_en~combout ),
	.ena1(\rr5|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({output_ram_data_in[0]}),
	.portaaddr({output_write_addr[12],output_write_addr[11],output_write_addr[10],output_write_addr[9],output_write_addr[8],output_write_addr[7],output_write_addr[6],output_write_addr[5],output_write_addr[4],output_write_addr[3],output_write_addr[2],output_write_addr[1],output_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({output_read_addr[12],output_read_addr[11],output_read_addr[10],output_read_addr[9],output_read_addr[8],output_read_addr[7],output_read_addr[6],output_read_addr[5],output_read_addr[4],output_read_addr[3],output_read_addr[2],output_read_addr[1],output_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr5|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr5|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N22
cycloneive_lcell_comb \data_2[0]~0 (
// Equation(s):
// \data_2[0]~0_combout  = (s[1] & (!s[0] & (!s[2] & \output_read_addr[0]~0_combout )))

	.dataa(s[1]),
	.datab(s[0]),
	.datac(s[2]),
	.datad(\output_read_addr[0]~0_combout ),
	.cin(gnd),
	.combout(\data_2[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_2[0]~0 .lut_mask = 16'h0200;
defparam \data_2[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneive_clkctrl \data_2[0]~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\data_2[0]~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\data_2[0]~0clkctrl_outclk ));
// synopsys translate_off
defparam \data_2[0]~0clkctrl .clock_type = "global clock";
defparam \data_2[0]~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N6
cycloneive_lcell_comb \data_2[0] (
// Equation(s):
// data_2[0] = (GLOBAL(\data_2[0]~0clkctrl_outclk ) & (\rr5|altsyncram_component|auto_generated|q_b [0])) # (!GLOBAL(\data_2[0]~0clkctrl_outclk ) & ((data_2[0])))

	.dataa(gnd),
	.datab(\rr5|altsyncram_component|auto_generated|q_b [0]),
	.datac(\data_2[0]~0clkctrl_outclk ),
	.datad(data_2[0]),
	.cin(gnd),
	.combout(data_2[0]),
	.cout());
// synopsys translate_off
defparam \data_2[0] .lut_mask = 16'hCFC0;
defparam \data_2[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N4
cycloneive_lcell_comb \data_1[0]~0 (
// Equation(s):
// \data_1[0]~0_combout  = (!s[1] & (s[0] & (!s[2] & \output_read_addr[0]~0_combout )))

	.dataa(s[1]),
	.datab(s[0]),
	.datac(s[2]),
	.datad(\output_read_addr[0]~0_combout ),
	.cin(gnd),
	.combout(\data_1[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_1[0]~0 .lut_mask = 16'h0400;
defparam \data_1[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G0
cycloneive_clkctrl \data_1[0]~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\data_1[0]~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\data_1[0]~0clkctrl_outclk ));
// synopsys translate_off
defparam \data_1[0]~0clkctrl .clock_type = "global clock";
defparam \data_1[0]~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N8
cycloneive_lcell_comb \data_1[0] (
// Equation(s):
// data_1[0] = (GLOBAL(\data_1[0]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [0]))) # (!GLOBAL(\data_1[0]~0clkctrl_outclk ) & (data_1[0]))

	.dataa(gnd),
	.datab(data_1[0]),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [0]),
	.datad(\data_1[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_1[0]),
	.cout());
// synopsys translate_off
defparam \data_1[0] .lut_mask = 16'hF0CC;
defparam \data_1[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N16
cycloneive_lcell_comb \Add12~0 (
// Equation(s):
// \Add12~0_combout  = (data_2[0] & (data_1[0] $ (VCC))) # (!data_2[0] & (data_1[0] & VCC))
// \Add12~1  = CARRY((data_2[0] & data_1[0]))

	.dataa(data_2[0]),
	.datab(data_1[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add12~0_combout ),
	.cout(\Add12~1 ));
// synopsys translate_off
defparam \Add12~0 .lut_mask = 16'h6688;
defparam \Add12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N0
cycloneive_lcell_comb \data_3[0]~0 (
// Equation(s):
// \data_3[0]~0_combout  = (s[1] & (!s[2] & (s[0] & \output_read_addr[0]~0_combout )))

	.dataa(s[1]),
	.datab(s[2]),
	.datac(s[0]),
	.datad(\output_read_addr[0]~0_combout ),
	.cin(gnd),
	.combout(\data_3[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_3[0]~0 .lut_mask = 16'h2000;
defparam \data_3[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \data_3[0]~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\data_3[0]~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\data_3[0]~0clkctrl_outclk ));
// synopsys translate_off
defparam \data_3[0]~0clkctrl .clock_type = "global clock";
defparam \data_3[0]~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N0
cycloneive_lcell_comb \data_3[0] (
// Equation(s):
// data_3[0] = (GLOBAL(\data_3[0]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [0]))) # (!GLOBAL(\data_3[0]~0clkctrl_outclk ) & (data_3[0]))

	.dataa(gnd),
	.datab(data_3[0]),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [0]),
	.datad(\data_3[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_3[0]),
	.cout());
// synopsys translate_off
defparam \data_3[0] .lut_mask = 16'hF0CC;
defparam \data_3[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N14
cycloneive_lcell_comb \Add13~0 (
// Equation(s):
// \Add13~0_combout  = (\Add12~0_combout  & (data_3[0] $ (VCC))) # (!\Add12~0_combout  & (data_3[0] & VCC))
// \Add13~1  = CARRY((\Add12~0_combout  & data_3[0]))

	.dataa(\Add12~0_combout ),
	.datab(data_3[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add13~0_combout ),
	.cout(\Add13~1 ));
// synopsys translate_off
defparam \Add13~0 .lut_mask = 16'h6688;
defparam \Add13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N24
cycloneive_lcell_comb \data_4[0]~0 (
// Equation(s):
// \data_4[0]~0_combout  = (!s[0] & (!s[1] & (s[2] & \output_read_addr[0]~0_combout )))

	.dataa(s[0]),
	.datab(s[1]),
	.datac(s[2]),
	.datad(\output_read_addr[0]~0_combout ),
	.cin(gnd),
	.combout(\data_4[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_4[0]~0 .lut_mask = 16'h1000;
defparam \data_4[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G18
cycloneive_clkctrl \data_4[0]~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\data_4[0]~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\data_4[0]~0clkctrl_outclk ));
// synopsys translate_off
defparam \data_4[0]~0clkctrl .clock_type = "global clock";
defparam \data_4[0]~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N8
cycloneive_lcell_comb \data_4[0] (
// Equation(s):
// data_4[0] = (GLOBAL(\data_4[0]~0clkctrl_outclk ) & (\rr5|altsyncram_component|auto_generated|q_b [0])) # (!GLOBAL(\data_4[0]~0clkctrl_outclk ) & ((data_4[0])))

	.dataa(\rr5|altsyncram_component|auto_generated|q_b [0]),
	.datab(gnd),
	.datac(data_4[0]),
	.datad(\data_4[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_4[0]),
	.cout());
// synopsys translate_off
defparam \data_4[0] .lut_mask = 16'hAAF0;
defparam \data_4[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N14
cycloneive_lcell_comb \Add14~0 (
// Equation(s):
// \Add14~0_combout  = (\Add13~0_combout  & (data_4[0] $ (VCC))) # (!\Add13~0_combout  & (data_4[0] & VCC))
// \Add14~1  = CARRY((\Add13~0_combout  & data_4[0]))

	.dataa(\Add13~0_combout ),
	.datab(data_4[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add14~0_combout ),
	.cout(\Add14~1 ));
// synopsys translate_off
defparam \Add14~0 .lut_mask = 16'h6688;
defparam \Add14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N14
cycloneive_lcell_comb \data_5[0]~0 (
// Equation(s):
// \data_5[0]~0_combout  = (s[0] & (!s[1] & (s[2] & \output_read_addr[0]~0_combout )))

	.dataa(s[0]),
	.datab(s[1]),
	.datac(s[2]),
	.datad(\output_read_addr[0]~0_combout ),
	.cin(gnd),
	.combout(\data_5[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_5[0]~0 .lut_mask = 16'h2000;
defparam \data_5[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \data_5[0]~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\data_5[0]~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\data_5[0]~0clkctrl_outclk ));
// synopsys translate_off
defparam \data_5[0]~0clkctrl .clock_type = "global clock";
defparam \data_5[0]~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N4
cycloneive_lcell_comb \data_5[0] (
// Equation(s):
// data_5[0] = (GLOBAL(\data_5[0]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [0]))) # (!GLOBAL(\data_5[0]~0clkctrl_outclk ) & (data_5[0]))

	.dataa(\data_5[0]~0clkctrl_outclk ),
	.datab(gnd),
	.datac(data_5[0]),
	.datad(\rr5|altsyncram_component|auto_generated|q_b [0]),
	.cin(gnd),
	.combout(data_5[0]),
	.cout());
// synopsys translate_off
defparam \data_5[0] .lut_mask = 16'hFA50;
defparam \data_5[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N12
cycloneive_lcell_comb \Add15~0 (
// Equation(s):
// \Add15~0_combout  = (\Add14~0_combout  & (data_5[0] $ (VCC))) # (!\Add14~0_combout  & (data_5[0] & VCC))
// \Add15~1  = CARRY((\Add14~0_combout  & data_5[0]))

	.dataa(\Add14~0_combout ),
	.datab(data_5[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add15~0_combout ),
	.cout(\Add15~1 ));
// synopsys translate_off
defparam \Add15~0 .lut_mask = 16'h6688;
defparam \Add15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N16
cycloneive_lcell_comb \data_6[16]~0 (
// Equation(s):
// \data_6[16]~0_combout  = (\output_read_addr[0]~0_combout  & (!s[0] & (s[1] & s[2])))

	.dataa(\output_read_addr[0]~0_combout ),
	.datab(s[0]),
	.datac(s[1]),
	.datad(s[2]),
	.cin(gnd),
	.combout(\data_6[16]~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_6[16]~0 .lut_mask = 16'h2000;
defparam \data_6[16]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G19
cycloneive_clkctrl \data_6[16]~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\data_6[16]~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\data_6[16]~0clkctrl_outclk ));
// synopsys translate_off
defparam \data_6[16]~0clkctrl .clock_type = "global clock";
defparam \data_6[16]~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N0
cycloneive_lcell_comb \data_6[0] (
// Equation(s):
// data_6[0] = (GLOBAL(\data_6[16]~0clkctrl_outclk ) & (\rr5|altsyncram_component|auto_generated|q_b [0])) # (!GLOBAL(\data_6[16]~0clkctrl_outclk ) & ((data_6[0])))

	.dataa(\data_6[16]~0clkctrl_outclk ),
	.datab(gnd),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [0]),
	.datad(data_6[0]),
	.cin(gnd),
	.combout(data_6[0]),
	.cout());
// synopsys translate_off
defparam \data_6[0] .lut_mask = 16'hF5A0;
defparam \data_6[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N12
cycloneive_lcell_comb \Add16~0 (
// Equation(s):
// \Add16~0_combout  = (\Add15~0_combout  & (data_6[0] $ (VCC))) # (!\Add15~0_combout  & (data_6[0] & VCC))
// \Add16~1  = CARRY((\Add15~0_combout  & data_6[0]))

	.dataa(\Add15~0_combout ),
	.datab(data_6[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add16~0_combout ),
	.cout(\Add16~1 ));
// synopsys translate_off
defparam \Add16~0 .lut_mask = 16'h6688;
defparam \Add16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N18
cycloneive_lcell_comb \data_7[31]~0 (
// Equation(s):
// \data_7[31]~0_combout  = (s[0] & (s[1] & (s[2] & \output_read_addr[0]~0_combout )))

	.dataa(s[0]),
	.datab(s[1]),
	.datac(s[2]),
	.datad(\output_read_addr[0]~0_combout ),
	.cin(gnd),
	.combout(\data_7[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_7[31]~0 .lut_mask = 16'h8000;
defparam \data_7[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G17
cycloneive_clkctrl \data_7[31]~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\data_7[31]~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\data_7[31]~0clkctrl_outclk ));
// synopsys translate_off
defparam \data_7[31]~0clkctrl .clock_type = "global clock";
defparam \data_7[31]~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N10
cycloneive_lcell_comb \data_7[0] (
// Equation(s):
// data_7[0] = (GLOBAL(\data_7[31]~0clkctrl_outclk ) & (\rr5|altsyncram_component|auto_generated|q_b [0])) # (!GLOBAL(\data_7[31]~0clkctrl_outclk ) & ((data_7[0])))

	.dataa(\rr5|altsyncram_component|auto_generated|q_b [0]),
	.datab(gnd),
	.datac(data_7[0]),
	.datad(\data_7[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_7[0]),
	.cout());
// synopsys translate_off
defparam \data_7[0] .lut_mask = 16'hAAF0;
defparam \data_7[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N10
cycloneive_lcell_comb \Add17~0 (
// Equation(s):
// \Add17~0_combout  = (\Add16~0_combout  & (data_7[0] $ (VCC))) # (!\Add16~0_combout  & (data_7[0] & VCC))
// \Add17~1  = CARRY((\Add16~0_combout  & data_7[0]))

	.dataa(\Add16~0_combout ),
	.datab(data_7[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add17~0_combout ),
	.cout(\Add17~1 ));
// synopsys translate_off
defparam \Add17~0 .lut_mask = 16'h6688;
defparam \Add17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y42_N8
cycloneive_lcell_comb \data_8[31]~0 (
// Equation(s):
// \data_8[31]~0_combout  = (s[3] & \state.summing_s_13502~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(s[3]),
	.datad(\state.summing_s_13502~combout ),
	.cin(gnd),
	.combout(\data_8[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_8[31]~0 .lut_mask = 16'hF000;
defparam \data_8[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G9
cycloneive_clkctrl \data_8[31]~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\data_8[31]~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\data_8[31]~0clkctrl_outclk ));
// synopsys translate_off
defparam \data_8[31]~0clkctrl .clock_type = "global clock";
defparam \data_8[31]~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N8
cycloneive_lcell_comb \data_8[0] (
// Equation(s):
// data_8[0] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & (\rr5|altsyncram_component|auto_generated|q_b [0])) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((data_8[0])))

	.dataa(\rr5|altsyncram_component|auto_generated|q_b [0]),
	.datab(data_8[0]),
	.datac(gnd),
	.datad(\data_8[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_8[0]),
	.cout());
// synopsys translate_off
defparam \data_8[0] .lut_mask = 16'hAACC;
defparam \data_8[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N10
cycloneive_lcell_comb \Add18~0 (
// Equation(s):
// \Add18~0_combout  = (\Add17~0_combout  & (data_8[0] $ (VCC))) # (!\Add17~0_combout  & (data_8[0] & VCC))
// \Add18~1  = CARRY((\Add17~0_combout  & data_8[0]))

	.dataa(\Add17~0_combout ),
	.datab(data_8[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add18~0_combout ),
	.cout(\Add18~1 ));
// synopsys translate_off
defparam \Add18~0 .lut_mask = 16'h6688;
defparam \Add18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y49_N4
cycloneive_lcell_comb \sum[0] (
// Equation(s):
// sum[0] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & (\Add18~0_combout )) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((sum[0])))

	.dataa(\Add18~0_combout ),
	.datab(gnd),
	.datac(sum[0]),
	.datad(\data_8[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(sum[0]),
	.cout());
// synopsys translate_off
defparam \sum[0] .lut_mask = 16'hAAF0;
defparam \sum[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y49_N26
cycloneive_lcell_comb \sum_ram_data_in[0] (
// Equation(s):
// sum_ram_data_in[0] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & (sum[0])) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((sum_ram_data_in[0])))

	.dataa(sum[0]),
	.datab(gnd),
	.datac(sum_ram_data_in[0]),
	.datad(\data_8[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(sum_ram_data_in[0]),
	.cout());
// synopsys translate_off
defparam \sum_ram_data_in[0] .lut_mask = 16'hAAF0;
defparam \sum_ram_data_in[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y48_N12
cycloneive_lcell_comb \sum_write_addr[0] (
// Equation(s):
// sum_write_addr[0] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & (t[0])) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((sum_write_addr[0])))

	.dataa(gnd),
	.datab(t[0]),
	.datac(\data_8[31]~0clkctrl_outclk ),
	.datad(sum_write_addr[0]),
	.cin(gnd),
	.combout(sum_write_addr[0]),
	.cout());
// synopsys translate_off
defparam \sum_write_addr[0] .lut_mask = 16'hCFC0;
defparam \sum_write_addr[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y48_N26
cycloneive_lcell_comb \sum_write_addr[1] (
// Equation(s):
// sum_write_addr[1] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((t[1]))) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & (sum_write_addr[1]))

	.dataa(sum_write_addr[1]),
	.datab(gnd),
	.datac(\data_8[31]~0clkctrl_outclk ),
	.datad(t[1]),
	.cin(gnd),
	.combout(sum_write_addr[1]),
	.cout());
// synopsys translate_off
defparam \sum_write_addr[1] .lut_mask = 16'hFA0A;
defparam \sum_write_addr[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y47_N8
cycloneive_lcell_comb \sum_write_addr[2] (
// Equation(s):
// sum_write_addr[2] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & (t[2])) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((sum_write_addr[2])))

	.dataa(gnd),
	.datab(t[2]),
	.datac(sum_write_addr[2]),
	.datad(\data_8[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(sum_write_addr[2]),
	.cout());
// synopsys translate_off
defparam \sum_write_addr[2] .lut_mask = 16'hCCF0;
defparam \sum_write_addr[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y47_N30
cycloneive_lcell_comb \sum_write_addr[3] (
// Equation(s):
// sum_write_addr[3] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & (t[3])) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((sum_write_addr[3])))

	.dataa(t[3]),
	.datab(gnd),
	.datac(sum_write_addr[3]),
	.datad(\data_8[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(sum_write_addr[3]),
	.cout());
// synopsys translate_off
defparam \sum_write_addr[3] .lut_mask = 16'hAAF0;
defparam \sum_write_addr[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y49_N10
cycloneive_lcell_comb \sum_write_addr[4] (
// Equation(s):
// sum_write_addr[4] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((t[4]))) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & (sum_write_addr[4]))

	.dataa(sum_write_addr[4]),
	.datab(gnd),
	.datac(t[4]),
	.datad(\data_8[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(sum_write_addr[4]),
	.cout());
// synopsys translate_off
defparam \sum_write_addr[4] .lut_mask = 16'hF0AA;
defparam \sum_write_addr[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y48_N20
cycloneive_lcell_comb \sum_write_addr[5] (
// Equation(s):
// sum_write_addr[5] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & (t[5])) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((sum_write_addr[5])))

	.dataa(gnd),
	.datab(t[5]),
	.datac(\data_8[31]~0clkctrl_outclk ),
	.datad(sum_write_addr[5]),
	.cin(gnd),
	.combout(sum_write_addr[5]),
	.cout());
// synopsys translate_off
defparam \sum_write_addr[5] .lut_mask = 16'hCFC0;
defparam \sum_write_addr[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y49_N2
cycloneive_lcell_comb \sum_write_addr[6] (
// Equation(s):
// sum_write_addr[6] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((t[6]))) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & (sum_write_addr[6]))

	.dataa(gnd),
	.datab(sum_write_addr[6]),
	.datac(t[6]),
	.datad(\data_8[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(sum_write_addr[6]),
	.cout());
// synopsys translate_off
defparam \sum_write_addr[6] .lut_mask = 16'hF0CC;
defparam \sum_write_addr[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y49_N28
cycloneive_lcell_comb \sum_write_addr[7] (
// Equation(s):
// sum_write_addr[7] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & (t[7])) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((sum_write_addr[7])))

	.dataa(gnd),
	.datab(t[7]),
	.datac(sum_write_addr[7]),
	.datad(\data_8[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(sum_write_addr[7]),
	.cout());
// synopsys translate_off
defparam \sum_write_addr[7] .lut_mask = 16'hCCF0;
defparam \sum_write_addr[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y48_N30
cycloneive_lcell_comb \sum_write_addr[8] (
// Equation(s):
// sum_write_addr[8] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & (t[8])) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((sum_write_addr[8])))

	.dataa(t[8]),
	.datab(gnd),
	.datac(\data_8[31]~0clkctrl_outclk ),
	.datad(sum_write_addr[8]),
	.cin(gnd),
	.combout(sum_write_addr[8]),
	.cout());
// synopsys translate_off
defparam \sum_write_addr[8] .lut_mask = 16'hAFA0;
defparam \sum_write_addr[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y47_N28
cycloneive_lcell_comb \sum_write_addr[9] (
// Equation(s):
// sum_write_addr[9] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((t[9]))) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & (sum_write_addr[9]))

	.dataa(gnd),
	.datab(sum_write_addr[9]),
	.datac(t[9]),
	.datad(\data_8[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(sum_write_addr[9]),
	.cout());
// synopsys translate_off
defparam \sum_write_addr[9] .lut_mask = 16'hF0CC;
defparam \sum_write_addr[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G7
cycloneive_clkctrl \Selector55~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Selector55~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Selector55~0clkctrl_outclk ));
// synopsys translate_off
defparam \Selector55~0clkctrl .clock_type = "global clock";
defparam \Selector55~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X77_Y48_N6
cycloneive_lcell_comb \sum_read_addr[0] (
// Equation(s):
// sum_read_addr[0] = (GLOBAL(\Selector55~0clkctrl_outclk ) & ((i[0]))) # (!GLOBAL(\Selector55~0clkctrl_outclk ) & (sum_read_addr[0]))

	.dataa(sum_read_addr[0]),
	.datab(gnd),
	.datac(i[0]),
	.datad(\Selector55~0clkctrl_outclk ),
	.cin(gnd),
	.combout(sum_read_addr[0]),
	.cout());
// synopsys translate_off
defparam \sum_read_addr[0] .lut_mask = 16'hF0AA;
defparam \sum_read_addr[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y49_N20
cycloneive_lcell_comb \sum_read_addr[1] (
// Equation(s):
// sum_read_addr[1] = (GLOBAL(\Selector55~0clkctrl_outclk ) & ((i[1]))) # (!GLOBAL(\Selector55~0clkctrl_outclk ) & (sum_read_addr[1]))

	.dataa(gnd),
	.datab(sum_read_addr[1]),
	.datac(i[1]),
	.datad(\Selector55~0clkctrl_outclk ),
	.cin(gnd),
	.combout(sum_read_addr[1]),
	.cout());
// synopsys translate_off
defparam \sum_read_addr[1] .lut_mask = 16'hF0CC;
defparam \sum_read_addr[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y48_N12
cycloneive_lcell_comb \sum_read_addr[2] (
// Equation(s):
// sum_read_addr[2] = (GLOBAL(\Selector55~0clkctrl_outclk ) & ((i[2]))) # (!GLOBAL(\Selector55~0clkctrl_outclk ) & (sum_read_addr[2]))

	.dataa(sum_read_addr[2]),
	.datab(gnd),
	.datac(i[2]),
	.datad(\Selector55~0clkctrl_outclk ),
	.cin(gnd),
	.combout(sum_read_addr[2]),
	.cout());
// synopsys translate_off
defparam \sum_read_addr[2] .lut_mask = 16'hF0AA;
defparam \sum_read_addr[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y50_N20
cycloneive_lcell_comb \sum_read_addr[3] (
// Equation(s):
// sum_read_addr[3] = (GLOBAL(\Selector55~0clkctrl_outclk ) & ((i[3]))) # (!GLOBAL(\Selector55~0clkctrl_outclk ) & (sum_read_addr[3]))

	.dataa(gnd),
	.datab(sum_read_addr[3]),
	.datac(i[3]),
	.datad(\Selector55~0clkctrl_outclk ),
	.cin(gnd),
	.combout(sum_read_addr[3]),
	.cout());
// synopsys translate_off
defparam \sum_read_addr[3] .lut_mask = 16'hF0CC;
defparam \sum_read_addr[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y49_N24
cycloneive_lcell_comb \sum_read_addr[4] (
// Equation(s):
// sum_read_addr[4] = (GLOBAL(\Selector55~0clkctrl_outclk ) & ((i[4]))) # (!GLOBAL(\Selector55~0clkctrl_outclk ) & (sum_read_addr[4]))

	.dataa(gnd),
	.datab(sum_read_addr[4]),
	.datac(i[4]),
	.datad(\Selector55~0clkctrl_outclk ),
	.cin(gnd),
	.combout(sum_read_addr[4]),
	.cout());
// synopsys translate_off
defparam \sum_read_addr[4] .lut_mask = 16'hF0CC;
defparam \sum_read_addr[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y49_N30
cycloneive_lcell_comb \sum_read_addr[5] (
// Equation(s):
// sum_read_addr[5] = (GLOBAL(\Selector55~0clkctrl_outclk ) & ((i[5]))) # (!GLOBAL(\Selector55~0clkctrl_outclk ) & (sum_read_addr[5]))

	.dataa(sum_read_addr[5]),
	.datab(gnd),
	.datac(i[5]),
	.datad(\Selector55~0clkctrl_outclk ),
	.cin(gnd),
	.combout(sum_read_addr[5]),
	.cout());
// synopsys translate_off
defparam \sum_read_addr[5] .lut_mask = 16'hF0AA;
defparam \sum_read_addr[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y48_N28
cycloneive_lcell_comb \sum_read_addr[6] (
// Equation(s):
// sum_read_addr[6] = (GLOBAL(\Selector55~0clkctrl_outclk ) & ((i[6]))) # (!GLOBAL(\Selector55~0clkctrl_outclk ) & (sum_read_addr[6]))

	.dataa(gnd),
	.datab(sum_read_addr[6]),
	.datac(i[6]),
	.datad(\Selector55~0clkctrl_outclk ),
	.cin(gnd),
	.combout(sum_read_addr[6]),
	.cout());
// synopsys translate_off
defparam \sum_read_addr[6] .lut_mask = 16'hF0CC;
defparam \sum_read_addr[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y48_N14
cycloneive_lcell_comb \sum_read_addr[7] (
// Equation(s):
// sum_read_addr[7] = (GLOBAL(\Selector55~0clkctrl_outclk ) & ((i[7]))) # (!GLOBAL(\Selector55~0clkctrl_outclk ) & (sum_read_addr[7]))

	.dataa(gnd),
	.datab(sum_read_addr[7]),
	.datac(i[7]),
	.datad(\Selector55~0clkctrl_outclk ),
	.cin(gnd),
	.combout(sum_read_addr[7]),
	.cout());
// synopsys translate_off
defparam \sum_read_addr[7] .lut_mask = 16'hF0CC;
defparam \sum_read_addr[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y50_N12
cycloneive_lcell_comb \sum_read_addr[8] (
// Equation(s):
// sum_read_addr[8] = (GLOBAL(\Selector55~0clkctrl_outclk ) & ((i[8]))) # (!GLOBAL(\Selector55~0clkctrl_outclk ) & (sum_read_addr[8]))

	.dataa(sum_read_addr[8]),
	.datab(gnd),
	.datac(i[8]),
	.datad(\Selector55~0clkctrl_outclk ),
	.cin(gnd),
	.combout(sum_read_addr[8]),
	.cout());
// synopsys translate_off
defparam \sum_read_addr[8] .lut_mask = 16'hF0AA;
defparam \sum_read_addr[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y50_N30
cycloneive_lcell_comb \sum_read_addr[9] (
// Equation(s):
// sum_read_addr[9] = (GLOBAL(\Selector55~0clkctrl_outclk ) & ((i[9]))) # (!GLOBAL(\Selector55~0clkctrl_outclk ) & (sum_read_addr[9]))

	.dataa(sum_read_addr[9]),
	.datab(gnd),
	.datac(i[9]),
	.datad(\Selector55~0clkctrl_outclk ),
	.cin(gnd),
	.combout(sum_read_addr[9]),
	.cout());
// synopsys translate_off
defparam \sum_read_addr[9] .lut_mask = 16'hF0AA;
defparam \sum_read_addr[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y59_N0
cycloneive_ram_block \rr2|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({filt_write_addr[10],filt_write_addr[9],filt_write_addr[8],filt_write_addr[7],filt_write_addr[6],filt_write_addr[5],filt_write_addr[4],filt_write_addr[3],filt_write_addr[2],filt_write_addr[1],filt_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({filt_read_addr[10],filt_read_addr[9],filt_read_addr[8],filt_read_addr[7],filt_read_addr[6],filt_read_addr[5],filt_read_addr[4],filt_read_addr[3],filt_read_addr[2],filt_read_addr[1],filt_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr2|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr2|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ALTSYNCRAM";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 11;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 4;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 2047;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 2048;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 96;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 11;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 4;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a1 .port_b_last_address = 2047;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 2048;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_width = 96;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y59_N4
cycloneive_lcell_comb \Selector101~0 (
// Equation(s):
// \Selector101~0_combout  = (!\Equal2~0_combout  & ((\Equal2~1_combout  & (\rr2|altsyncram_component|auto_generated|q_b [33])) # (!\Equal2~1_combout  & ((\rr2|altsyncram_component|auto_generated|q_b [1])))))

	.dataa(\rr2|altsyncram_component|auto_generated|q_b [33]),
	.datab(\Equal2~1_combout ),
	.datac(\rr2|altsyncram_component|auto_generated|q_b [1]),
	.datad(\Equal2~0_combout ),
	.cin(gnd),
	.combout(\Selector101~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector101~0 .lut_mask = 16'h00B8;
defparam \Selector101~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y59_N18
cycloneive_lcell_comb \Selector101~1 (
// Equation(s):
// \Selector101~1_combout  = (\Selector101~0_combout ) # ((\rr2|altsyncram_component|auto_generated|q_b [65] & \Equal2~0_combout ))

	.dataa(gnd),
	.datab(\rr2|altsyncram_component|auto_generated|q_b [65]),
	.datac(\Equal2~0_combout ),
	.datad(\Selector101~0_combout ),
	.cin(gnd),
	.combout(\Selector101~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector101~1 .lut_mask = 16'hFFC0;
defparam \Selector101~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y59_N12
cycloneive_lcell_comb \proc_ram_data_in[1] (
// Equation(s):
// proc_ram_data_in[1] = (GLOBAL(\proc_write_addr[1]~0clkctrl_outclk ) & ((\Selector101~1_combout ))) # (!GLOBAL(\proc_write_addr[1]~0clkctrl_outclk ) & (proc_ram_data_in[1]))

	.dataa(proc_ram_data_in[1]),
	.datab(gnd),
	.datac(\Selector101~1_combout ),
	.datad(\proc_write_addr[1]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(proc_ram_data_in[1]),
	.cout());
// synopsys translate_off
defparam \proc_ram_data_in[1] .lut_mask = 16'hF0AA;
defparam \proc_ram_data_in[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y55_N0
cycloneive_ram_block \rr3|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\proc_write_en~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\proc_read_en~combout ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\proc_write_en~combout ),
	.ena1(\rr3|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({proc_ram_data_in[1]}),
	.portaaddr({proc_write_addr[12],proc_write_addr[11],proc_write_addr[10],proc_write_addr[9],proc_write_addr[8],proc_write_addr[7],proc_write_addr[6],proc_write_addr[5],proc_write_addr[4],proc_write_addr[3],proc_write_addr[2],proc_write_addr[1],proc_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({proc_read_addr[12],proc_read_addr[11],proc_read_addr[10],proc_read_addr[9],proc_read_addr[8],proc_read_addr[7],proc_read_addr[6],proc_read_addr[5],proc_read_addr[4],proc_read_addr[3],proc_read_addr[2],proc_read_addr[1],proc_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr3|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr3|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "processed_ram:rr3|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X38_Y53_N12
cycloneive_lcell_comb \output_ram_data_in[1] (
// Equation(s):
// output_ram_data_in[1] = (GLOBAL(\output_ram_data_in[0]~0clkctrl_outclk ) & ((\rr3|altsyncram_component|auto_generated|q_b [1]))) # (!GLOBAL(\output_ram_data_in[0]~0clkctrl_outclk ) & (output_ram_data_in[1]))

	.dataa(output_ram_data_in[1]),
	.datab(gnd),
	.datac(\output_ram_data_in[0]~0clkctrl_outclk ),
	.datad(\rr3|altsyncram_component|auto_generated|q_b [1]),
	.cin(gnd),
	.combout(output_ram_data_in[1]),
	.cout());
// synopsys translate_off
defparam \output_ram_data_in[1] .lut_mask = 16'hFA0A;
defparam \output_ram_data_in[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y53_N0
cycloneive_ram_block \rr5|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\output_write_en~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\output_read_en~combout ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\output_write_en~combout ),
	.ena1(\rr5|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({output_ram_data_in[1]}),
	.portaaddr({output_write_addr[12],output_write_addr[11],output_write_addr[10],output_write_addr[9],output_write_addr[8],output_write_addr[7],output_write_addr[6],output_write_addr[5],output_write_addr[4],output_write_addr[3],output_write_addr[2],output_write_addr[1],output_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({output_read_addr[12],output_read_addr[11],output_read_addr[10],output_read_addr[9],output_read_addr[8],output_read_addr[7],output_read_addr[6],output_read_addr[5],output_read_addr[4],output_read_addr[3],output_read_addr[2],output_read_addr[1],output_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr5|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr5|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N4
cycloneive_lcell_comb \data_3[1] (
// Equation(s):
// data_3[1] = (GLOBAL(\data_3[0]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [1]))) # (!GLOBAL(\data_3[0]~0clkctrl_outclk ) & (data_3[1]))

	.dataa(gnd),
	.datab(data_3[1]),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [1]),
	.datad(\data_3[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_3[1]),
	.cout());
// synopsys translate_off
defparam \data_3[1] .lut_mask = 16'hF0CC;
defparam \data_3[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N10
cycloneive_lcell_comb \data_2[1] (
// Equation(s):
// data_2[1] = (GLOBAL(\data_2[0]~0clkctrl_outclk ) & (\rr5|altsyncram_component|auto_generated|q_b [1])) # (!GLOBAL(\data_2[0]~0clkctrl_outclk ) & ((data_2[1])))

	.dataa(gnd),
	.datab(\rr5|altsyncram_component|auto_generated|q_b [1]),
	.datac(\data_2[0]~0clkctrl_outclk ),
	.datad(data_2[1]),
	.cin(gnd),
	.combout(data_2[1]),
	.cout());
// synopsys translate_off
defparam \data_2[1] .lut_mask = 16'hCFC0;
defparam \data_2[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N4
cycloneive_lcell_comb \data_1[1] (
// Equation(s):
// data_1[1] = (GLOBAL(\data_1[0]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [1]))) # (!GLOBAL(\data_1[0]~0clkctrl_outclk ) & (data_1[1]))

	.dataa(gnd),
	.datab(data_1[1]),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [1]),
	.datad(\data_1[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_1[1]),
	.cout());
// synopsys translate_off
defparam \data_1[1] .lut_mask = 16'hF0CC;
defparam \data_1[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N18
cycloneive_lcell_comb \Add12~2 (
// Equation(s):
// \Add12~2_combout  = (data_2[1] & ((data_1[1] & (\Add12~1  & VCC)) # (!data_1[1] & (!\Add12~1 )))) # (!data_2[1] & ((data_1[1] & (!\Add12~1 )) # (!data_1[1] & ((\Add12~1 ) # (GND)))))
// \Add12~3  = CARRY((data_2[1] & (!data_1[1] & !\Add12~1 )) # (!data_2[1] & ((!\Add12~1 ) # (!data_1[1]))))

	.dataa(data_2[1]),
	.datab(data_1[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add12~1 ),
	.combout(\Add12~2_combout ),
	.cout(\Add12~3 ));
// synopsys translate_off
defparam \Add12~2 .lut_mask = 16'h9617;
defparam \Add12~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N16
cycloneive_lcell_comb \Add13~2 (
// Equation(s):
// \Add13~2_combout  = (data_3[1] & ((\Add12~2_combout  & (\Add13~1  & VCC)) # (!\Add12~2_combout  & (!\Add13~1 )))) # (!data_3[1] & ((\Add12~2_combout  & (!\Add13~1 )) # (!\Add12~2_combout  & ((\Add13~1 ) # (GND)))))
// \Add13~3  = CARRY((data_3[1] & (!\Add12~2_combout  & !\Add13~1 )) # (!data_3[1] & ((!\Add13~1 ) # (!\Add12~2_combout ))))

	.dataa(data_3[1]),
	.datab(\Add12~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add13~1 ),
	.combout(\Add13~2_combout ),
	.cout(\Add13~3 ));
// synopsys translate_off
defparam \Add13~2 .lut_mask = 16'h9617;
defparam \Add13~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N0
cycloneive_lcell_comb \data_4[1] (
// Equation(s):
// data_4[1] = (GLOBAL(\data_4[0]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [1]))) # (!GLOBAL(\data_4[0]~0clkctrl_outclk ) & (data_4[1]))

	.dataa(gnd),
	.datab(data_4[1]),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [1]),
	.datad(\data_4[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_4[1]),
	.cout());
// synopsys translate_off
defparam \data_4[1] .lut_mask = 16'hF0CC;
defparam \data_4[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N16
cycloneive_lcell_comb \Add14~2 (
// Equation(s):
// \Add14~2_combout  = (\Add13~2_combout  & ((data_4[1] & (\Add14~1  & VCC)) # (!data_4[1] & (!\Add14~1 )))) # (!\Add13~2_combout  & ((data_4[1] & (!\Add14~1 )) # (!data_4[1] & ((\Add14~1 ) # (GND)))))
// \Add14~3  = CARRY((\Add13~2_combout  & (!data_4[1] & !\Add14~1 )) # (!\Add13~2_combout  & ((!\Add14~1 ) # (!data_4[1]))))

	.dataa(\Add13~2_combout ),
	.datab(data_4[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add14~1 ),
	.combout(\Add14~2_combout ),
	.cout(\Add14~3 ));
// synopsys translate_off
defparam \Add14~2 .lut_mask = 16'h9617;
defparam \Add14~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N2
cycloneive_lcell_comb \data_5[1] (
// Equation(s):
// data_5[1] = (GLOBAL(\data_5[0]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [1]))) # (!GLOBAL(\data_5[0]~0clkctrl_outclk ) & (data_5[1]))

	.dataa(\data_5[0]~0clkctrl_outclk ),
	.datab(data_5[1]),
	.datac(gnd),
	.datad(\rr5|altsyncram_component|auto_generated|q_b [1]),
	.cin(gnd),
	.combout(data_5[1]),
	.cout());
// synopsys translate_off
defparam \data_5[1] .lut_mask = 16'hEE44;
defparam \data_5[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N14
cycloneive_lcell_comb \Add15~2 (
// Equation(s):
// \Add15~2_combout  = (\Add14~2_combout  & ((data_5[1] & (\Add15~1  & VCC)) # (!data_5[1] & (!\Add15~1 )))) # (!\Add14~2_combout  & ((data_5[1] & (!\Add15~1 )) # (!data_5[1] & ((\Add15~1 ) # (GND)))))
// \Add15~3  = CARRY((\Add14~2_combout  & (!data_5[1] & !\Add15~1 )) # (!\Add14~2_combout  & ((!\Add15~1 ) # (!data_5[1]))))

	.dataa(\Add14~2_combout ),
	.datab(data_5[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add15~1 ),
	.combout(\Add15~2_combout ),
	.cout(\Add15~3 ));
// synopsys translate_off
defparam \Add15~2 .lut_mask = 16'h9617;
defparam \Add15~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N4
cycloneive_lcell_comb \data_6[1] (
// Equation(s):
// data_6[1] = (GLOBAL(\data_6[16]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [1]))) # (!GLOBAL(\data_6[16]~0clkctrl_outclk ) & (data_6[1]))

	.dataa(gnd),
	.datab(data_6[1]),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [1]),
	.datad(\data_6[16]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_6[1]),
	.cout());
// synopsys translate_off
defparam \data_6[1] .lut_mask = 16'hF0CC;
defparam \data_6[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N14
cycloneive_lcell_comb \Add16~2 (
// Equation(s):
// \Add16~2_combout  = (\Add15~2_combout  & ((data_6[1] & (\Add16~1  & VCC)) # (!data_6[1] & (!\Add16~1 )))) # (!\Add15~2_combout  & ((data_6[1] & (!\Add16~1 )) # (!data_6[1] & ((\Add16~1 ) # (GND)))))
// \Add16~3  = CARRY((\Add15~2_combout  & (!data_6[1] & !\Add16~1 )) # (!\Add15~2_combout  & ((!\Add16~1 ) # (!data_6[1]))))

	.dataa(\Add15~2_combout ),
	.datab(data_6[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add16~1 ),
	.combout(\Add16~2_combout ),
	.cout(\Add16~3 ));
// synopsys translate_off
defparam \Add16~2 .lut_mask = 16'h9617;
defparam \Add16~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N6
cycloneive_lcell_comb \data_7[1] (
// Equation(s):
// data_7[1] = (GLOBAL(\data_7[31]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [1]))) # (!GLOBAL(\data_7[31]~0clkctrl_outclk ) & (data_7[1]))

	.dataa(data_7[1]),
	.datab(gnd),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [1]),
	.datad(\data_7[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_7[1]),
	.cout());
// synopsys translate_off
defparam \data_7[1] .lut_mask = 16'hF0AA;
defparam \data_7[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N12
cycloneive_lcell_comb \Add17~2 (
// Equation(s):
// \Add17~2_combout  = (\Add16~2_combout  & ((data_7[1] & (\Add17~1  & VCC)) # (!data_7[1] & (!\Add17~1 )))) # (!\Add16~2_combout  & ((data_7[1] & (!\Add17~1 )) # (!data_7[1] & ((\Add17~1 ) # (GND)))))
// \Add17~3  = CARRY((\Add16~2_combout  & (!data_7[1] & !\Add17~1 )) # (!\Add16~2_combout  & ((!\Add17~1 ) # (!data_7[1]))))

	.dataa(\Add16~2_combout ),
	.datab(data_7[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add17~1 ),
	.combout(\Add17~2_combout ),
	.cout(\Add17~3 ));
// synopsys translate_off
defparam \Add17~2 .lut_mask = 16'h9617;
defparam \Add17~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N10
cycloneive_lcell_comb \data_8[1] (
// Equation(s):
// data_8[1] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [1]))) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & (data_8[1]))

	.dataa(gnd),
	.datab(data_8[1]),
	.datac(\data_8[31]~0clkctrl_outclk ),
	.datad(\rr5|altsyncram_component|auto_generated|q_b [1]),
	.cin(gnd),
	.combout(data_8[1]),
	.cout());
// synopsys translate_off
defparam \data_8[1] .lut_mask = 16'hFC0C;
defparam \data_8[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N12
cycloneive_lcell_comb \Add18~2 (
// Equation(s):
// \Add18~2_combout  = (\Add17~2_combout  & ((data_8[1] & (\Add18~1  & VCC)) # (!data_8[1] & (!\Add18~1 )))) # (!\Add17~2_combout  & ((data_8[1] & (!\Add18~1 )) # (!data_8[1] & ((\Add18~1 ) # (GND)))))
// \Add18~3  = CARRY((\Add17~2_combout  & (!data_8[1] & !\Add18~1 )) # (!\Add17~2_combout  & ((!\Add18~1 ) # (!data_8[1]))))

	.dataa(\Add17~2_combout ),
	.datab(data_8[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add18~1 ),
	.combout(\Add18~2_combout ),
	.cout(\Add18~3 ));
// synopsys translate_off
defparam \Add18~2 .lut_mask = 16'h9617;
defparam \Add18~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y49_N8
cycloneive_lcell_comb \sum[1] (
// Equation(s):
// sum[1] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & (\Add18~2_combout )) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((sum[1])))

	.dataa(\Add18~2_combout ),
	.datab(gnd),
	.datac(sum[1]),
	.datad(\data_8[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(sum[1]),
	.cout());
// synopsys translate_off
defparam \sum[1] .lut_mask = 16'hAAF0;
defparam \sum[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y49_N6
cycloneive_lcell_comb \sum_ram_data_in[1] (
// Equation(s):
// sum_ram_data_in[1] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & (sum[1])) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((sum_ram_data_in[1])))

	.dataa(gnd),
	.datab(sum[1]),
	.datac(\data_8[31]~0clkctrl_outclk ),
	.datad(sum_ram_data_in[1]),
	.cin(gnd),
	.combout(sum_ram_data_in[1]),
	.cout());
// synopsys translate_off
defparam \sum_ram_data_in[1] .lut_mask = 16'hCFC0;
defparam \sum_ram_data_in[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y57_N0
cycloneive_ram_block \rr2|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({filt_write_addr[10],filt_write_addr[9],filt_write_addr[8],filt_write_addr[7],filt_write_addr[6],filt_write_addr[5],filt_write_addr[4],filt_write_addr[3],filt_write_addr[2],filt_write_addr[1],filt_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({filt_read_addr[10],filt_read_addr[9],filt_read_addr[8],filt_read_addr[7],filt_read_addr[6],filt_read_addr[5],filt_read_addr[4],filt_read_addr[3],filt_read_addr[2],filt_read_addr[1],filt_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr2|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr2|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ALTSYNCRAM";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 11;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 4;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 2047;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 2048;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 96;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 11;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 4;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a7 .port_b_last_address = 2047;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 2048;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_width = 96;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X66_Y57_N8
cycloneive_lcell_comb \Selector108~0 (
// Equation(s):
// \Selector108~0_combout  = (!\Equal2~0_combout  & ((\Equal2~1_combout  & (\rr2|altsyncram_component|auto_generated|q_b [40])) # (!\Equal2~1_combout  & ((\rr2|altsyncram_component|auto_generated|q_b [8])))))

	.dataa(\Equal2~0_combout ),
	.datab(\Equal2~1_combout ),
	.datac(\rr2|altsyncram_component|auto_generated|q_b [40]),
	.datad(\rr2|altsyncram_component|auto_generated|q_b [8]),
	.cin(gnd),
	.combout(\Selector108~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector108~0 .lut_mask = 16'h5140;
defparam \Selector108~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y57_N18
cycloneive_lcell_comb \Selector108~1 (
// Equation(s):
// \Selector108~1_combout  = (\Selector108~0_combout ) # ((\Equal2~0_combout  & \rr2|altsyncram_component|auto_generated|q_b [72]))

	.dataa(\Selector108~0_combout ),
	.datab(gnd),
	.datac(\Equal2~0_combout ),
	.datad(\rr2|altsyncram_component|auto_generated|q_b [72]),
	.cin(gnd),
	.combout(\Selector108~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector108~1 .lut_mask = 16'hFAAA;
defparam \Selector108~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y57_N20
cycloneive_lcell_comb \proc_ram_data_in[8] (
// Equation(s):
// proc_ram_data_in[8] = (GLOBAL(\proc_write_addr[1]~0clkctrl_outclk ) & ((\Selector108~1_combout ))) # (!GLOBAL(\proc_write_addr[1]~0clkctrl_outclk ) & (proc_ram_data_in[8]))

	.dataa(gnd),
	.datab(proc_ram_data_in[8]),
	.datac(\Selector108~1_combout ),
	.datad(\proc_write_addr[1]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(proc_ram_data_in[8]),
	.cout());
// synopsys translate_off
defparam \proc_ram_data_in[8] .lut_mask = 16'hF0CC;
defparam \proc_ram_data_in[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y60_N0
cycloneive_ram_block \rr3|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\proc_write_en~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\proc_read_en~combout ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\proc_write_en~combout ),
	.ena1(\rr3|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({proc_ram_data_in[8]}),
	.portaaddr({proc_write_addr[12],proc_write_addr[11],proc_write_addr[10],proc_write_addr[9],proc_write_addr[8],proc_write_addr[7],proc_write_addr[6],proc_write_addr[5],proc_write_addr[4],proc_write_addr[3],proc_write_addr[2],proc_write_addr[1],proc_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({proc_read_addr[12],proc_read_addr[11],proc_read_addr[10],proc_read_addr[9],proc_read_addr[8],proc_read_addr[7],proc_read_addr[6],proc_read_addr[5],proc_read_addr[4],proc_read_addr[3],proc_read_addr[2],proc_read_addr[1],proc_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr3|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr3|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "processed_ram:rr3|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N22
cycloneive_lcell_comb \output_ram_data_in[8] (
// Equation(s):
// output_ram_data_in[8] = (GLOBAL(\output_ram_data_in[0]~0clkctrl_outclk ) & ((\rr3|altsyncram_component|auto_generated|q_b [8]))) # (!GLOBAL(\output_ram_data_in[0]~0clkctrl_outclk ) & (output_ram_data_in[8]))

	.dataa(output_ram_data_in[8]),
	.datab(gnd),
	.datac(\rr3|altsyncram_component|auto_generated|q_b [8]),
	.datad(\output_ram_data_in[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(output_ram_data_in[8]),
	.cout());
// synopsys translate_off
defparam \output_ram_data_in[8] .lut_mask = 16'hF0AA;
defparam \output_ram_data_in[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y49_N0
cycloneive_ram_block \rr5|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\output_write_en~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\output_read_en~combout ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\output_write_en~combout ),
	.ena1(\rr5|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({output_ram_data_in[8]}),
	.portaaddr({output_write_addr[12],output_write_addr[11],output_write_addr[10],output_write_addr[9],output_write_addr[8],output_write_addr[7],output_write_addr[6],output_write_addr[5],output_write_addr[4],output_write_addr[3],output_write_addr[2],output_write_addr[1],output_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({output_read_addr[12],output_read_addr[11],output_read_addr[10],output_read_addr[9],output_read_addr[8],output_read_addr[7],output_read_addr[6],output_read_addr[5],output_read_addr[4],output_read_addr[3],output_read_addr[2],output_read_addr[1],output_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr5|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr5|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N8
cycloneive_lcell_comb \data_7[8] (
// Equation(s):
// data_7[8] = (GLOBAL(\data_7[31]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [8]))) # (!GLOBAL(\data_7[31]~0clkctrl_outclk ) & (data_7[8]))

	.dataa(gnd),
	.datab(data_7[8]),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [8]),
	.datad(\data_7[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_7[8]),
	.cout());
// synopsys translate_off
defparam \data_7[8] .lut_mask = 16'hF0CC;
defparam \data_7[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N26
cycloneive_lcell_comb \data_6[8] (
// Equation(s):
// data_6[8] = (GLOBAL(\data_6[16]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [8]))) # (!GLOBAL(\data_6[16]~0clkctrl_outclk ) & (data_6[8]))

	.dataa(data_6[8]),
	.datab(gnd),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [8]),
	.datad(\data_6[16]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_6[8]),
	.cout());
// synopsys translate_off
defparam \data_6[8] .lut_mask = 16'hF0AA;
defparam \data_6[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N16
cycloneive_lcell_comb \data_5[8] (
// Equation(s):
// data_5[8] = (GLOBAL(\data_5[0]~0clkctrl_outclk ) & (\rr5|altsyncram_component|auto_generated|q_b [8])) # (!GLOBAL(\data_5[0]~0clkctrl_outclk ) & ((data_5[8])))

	.dataa(gnd),
	.datab(\rr5|altsyncram_component|auto_generated|q_b [8]),
	.datac(\data_5[0]~0clkctrl_outclk ),
	.datad(data_5[8]),
	.cin(gnd),
	.combout(data_5[8]),
	.cout());
// synopsys translate_off
defparam \data_5[8] .lut_mask = 16'hCFC0;
defparam \data_5[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N4
cycloneive_lcell_comb \data_4[8] (
// Equation(s):
// data_4[8] = (GLOBAL(\data_4[0]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [8]))) # (!GLOBAL(\data_4[0]~0clkctrl_outclk ) & (data_4[8]))

	.dataa(gnd),
	.datab(data_4[8]),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [8]),
	.datad(\data_4[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_4[8]),
	.cout());
// synopsys translate_off
defparam \data_4[8] .lut_mask = 16'hF0CC;
defparam \data_4[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N2
cycloneive_lcell_comb \data_3[8] (
// Equation(s):
// data_3[8] = (GLOBAL(\data_3[0]~0clkctrl_outclk ) & (\rr5|altsyncram_component|auto_generated|q_b [8])) # (!GLOBAL(\data_3[0]~0clkctrl_outclk ) & ((data_3[8])))

	.dataa(\rr5|altsyncram_component|auto_generated|q_b [8]),
	.datab(data_3[8]),
	.datac(gnd),
	.datad(\data_3[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_3[8]),
	.cout());
// synopsys translate_off
defparam \data_3[8] .lut_mask = 16'hAACC;
defparam \data_3[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N16
cycloneive_lcell_comb \data_1[8] (
// Equation(s):
// data_1[8] = (GLOBAL(\data_1[0]~0clkctrl_outclk ) & (\rr5|altsyncram_component|auto_generated|q_b [8])) # (!GLOBAL(\data_1[0]~0clkctrl_outclk ) & ((data_1[8])))

	.dataa(\rr5|altsyncram_component|auto_generated|q_b [8]),
	.datab(data_1[8]),
	.datac(\data_1[0]~0clkctrl_outclk ),
	.datad(gnd),
	.cin(gnd),
	.combout(data_1[8]),
	.cout());
// synopsys translate_off
defparam \data_1[8] .lut_mask = 16'hACAC;
defparam \data_1[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N6
cycloneive_lcell_comb \data_2[8] (
// Equation(s):
// data_2[8] = (GLOBAL(\data_2[0]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [8]))) # (!GLOBAL(\data_2[0]~0clkctrl_outclk ) & (data_2[8]))

	.dataa(data_2[8]),
	.datab(\rr5|altsyncram_component|auto_generated|q_b [8]),
	.datac(gnd),
	.datad(\data_2[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_2[8]),
	.cout());
// synopsys translate_off
defparam \data_2[8] .lut_mask = 16'hCCAA;
defparam \data_2[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y57_N4
cycloneive_lcell_comb \Selector107~0 (
// Equation(s):
// \Selector107~0_combout  = (!\Equal2~0_combout  & ((\Equal2~1_combout  & (\rr2|altsyncram_component|auto_generated|q_b [39])) # (!\Equal2~1_combout  & ((\rr2|altsyncram_component|auto_generated|q_b [7])))))

	.dataa(\rr2|altsyncram_component|auto_generated|q_b [39]),
	.datab(\Equal2~0_combout ),
	.datac(\rr2|altsyncram_component|auto_generated|q_b [7]),
	.datad(\Equal2~1_combout ),
	.cin(gnd),
	.combout(\Selector107~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector107~0 .lut_mask = 16'h2230;
defparam \Selector107~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y61_N0
cycloneive_ram_block \rr2|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({filt_write_addr[10],filt_write_addr[9],filt_write_addr[8],filt_write_addr[7],filt_write_addr[6],filt_write_addr[5],filt_write_addr[4],filt_write_addr[3],filt_write_addr[2],filt_write_addr[1],filt_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({filt_read_addr[10],filt_read_addr[9],filt_read_addr[8],filt_read_addr[7],filt_read_addr[6],filt_read_addr[5],filt_read_addr[4],filt_read_addr[3],filt_read_addr[2],filt_read_addr[1],filt_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr2|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr2|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ALTSYNCRAM";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 11;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 4;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 2047;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 2048;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 96;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 11;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 4;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a6 .port_b_last_address = 2047;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 2048;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_width = 96;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X69_Y57_N8
cycloneive_lcell_comb \Selector107~1 (
// Equation(s):
// \Selector107~1_combout  = (\Selector107~0_combout ) # ((\Equal2~0_combout  & \rr2|altsyncram_component|auto_generated|q_b [71]))

	.dataa(\Equal2~0_combout ),
	.datab(gnd),
	.datac(\Selector107~0_combout ),
	.datad(\rr2|altsyncram_component|auto_generated|q_b [71]),
	.cin(gnd),
	.combout(\Selector107~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector107~1 .lut_mask = 16'hFAF0;
defparam \Selector107~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y57_N14
cycloneive_lcell_comb \proc_ram_data_in[7] (
// Equation(s):
// proc_ram_data_in[7] = (GLOBAL(\proc_write_addr[1]~0clkctrl_outclk ) & (\Selector107~1_combout )) # (!GLOBAL(\proc_write_addr[1]~0clkctrl_outclk ) & ((proc_ram_data_in[7])))

	.dataa(gnd),
	.datab(\Selector107~1_combout ),
	.datac(proc_ram_data_in[7]),
	.datad(\proc_write_addr[1]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(proc_ram_data_in[7]),
	.cout());
// synopsys translate_off
defparam \proc_ram_data_in[7] .lut_mask = 16'hCCF0;
defparam \proc_ram_data_in[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y63_N0
cycloneive_ram_block \rr3|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\proc_write_en~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\proc_read_en~combout ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\proc_write_en~combout ),
	.ena1(\rr3|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({proc_ram_data_in[7]}),
	.portaaddr({proc_write_addr[12],proc_write_addr[11],proc_write_addr[10],proc_write_addr[9],proc_write_addr[8],proc_write_addr[7],proc_write_addr[6],proc_write_addr[5],proc_write_addr[4],proc_write_addr[3],proc_write_addr[2],proc_write_addr[1],proc_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({proc_read_addr[12],proc_read_addr[11],proc_read_addr[10],proc_read_addr[9],proc_read_addr[8],proc_read_addr[7],proc_read_addr[6],proc_read_addr[5],proc_read_addr[4],proc_read_addr[3],proc_read_addr[2],proc_read_addr[1],proc_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr3|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr3|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "processed_ram:rr3|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N12
cycloneive_lcell_comb \output_ram_data_in[7] (
// Equation(s):
// output_ram_data_in[7] = (GLOBAL(\output_ram_data_in[0]~0clkctrl_outclk ) & (\rr3|altsyncram_component|auto_generated|q_b [7])) # (!GLOBAL(\output_ram_data_in[0]~0clkctrl_outclk ) & ((output_ram_data_in[7])))

	.dataa(\output_ram_data_in[0]~0clkctrl_outclk ),
	.datab(gnd),
	.datac(\rr3|altsyncram_component|auto_generated|q_b [7]),
	.datad(output_ram_data_in[7]),
	.cin(gnd),
	.combout(output_ram_data_in[7]),
	.cout());
// synopsys translate_off
defparam \output_ram_data_in[7] .lut_mask = 16'hF5A0;
defparam \output_ram_data_in[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y39_N0
cycloneive_ram_block \rr5|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\output_write_en~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\output_read_en~combout ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\output_write_en~combout ),
	.ena1(\rr5|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({output_ram_data_in[7]}),
	.portaaddr({output_write_addr[12],output_write_addr[11],output_write_addr[10],output_write_addr[9],output_write_addr[8],output_write_addr[7],output_write_addr[6],output_write_addr[5],output_write_addr[4],output_write_addr[3],output_write_addr[2],output_write_addr[1],output_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({output_read_addr[12],output_read_addr[11],output_read_addr[10],output_read_addr[9],output_read_addr[8],output_read_addr[7],output_read_addr[6],output_read_addr[5],output_read_addr[4],output_read_addr[3],output_read_addr[2],output_read_addr[1],output_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr5|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr5|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N24
cycloneive_lcell_comb \data_2[7] (
// Equation(s):
// data_2[7] = (GLOBAL(\data_2[0]~0clkctrl_outclk ) & (\rr5|altsyncram_component|auto_generated|q_b [7])) # (!GLOBAL(\data_2[0]~0clkctrl_outclk ) & ((data_2[7])))

	.dataa(\rr5|altsyncram_component|auto_generated|q_b [7]),
	.datab(data_2[7]),
	.datac(gnd),
	.datad(\data_2[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_2[7]),
	.cout());
// synopsys translate_off
defparam \data_2[7] .lut_mask = 16'hAACC;
defparam \data_2[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N20
cycloneive_lcell_comb \data_1[7] (
// Equation(s):
// data_1[7] = (GLOBAL(\data_1[0]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [7]))) # (!GLOBAL(\data_1[0]~0clkctrl_outclk ) & (data_1[7]))

	.dataa(gnd),
	.datab(data_1[7]),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [7]),
	.datad(\data_1[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_1[7]),
	.cout());
// synopsys translate_off
defparam \data_1[7] .lut_mask = 16'hF0CC;
defparam \data_1[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y61_N0
cycloneive_lcell_comb \Selector106~0 (
// Equation(s):
// \Selector106~0_combout  = (!\Equal2~0_combout  & ((\Equal2~1_combout  & ((\rr2|altsyncram_component|auto_generated|q_b [38]))) # (!\Equal2~1_combout  & (\rr2|altsyncram_component|auto_generated|q_b [6]))))

	.dataa(\Equal2~0_combout ),
	.datab(\rr2|altsyncram_component|auto_generated|q_b [6]),
	.datac(\rr2|altsyncram_component|auto_generated|q_b [38]),
	.datad(\Equal2~1_combout ),
	.cin(gnd),
	.combout(\Selector106~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector106~0 .lut_mask = 16'h5044;
defparam \Selector106~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y61_N22
cycloneive_lcell_comb \Selector106~1 (
// Equation(s):
// \Selector106~1_combout  = (\Selector106~0_combout ) # ((\rr2|altsyncram_component|auto_generated|q_b [70] & \Equal2~0_combout ))

	.dataa(\Selector106~0_combout ),
	.datab(gnd),
	.datac(\rr2|altsyncram_component|auto_generated|q_b [70]),
	.datad(\Equal2~0_combout ),
	.cin(gnd),
	.combout(\Selector106~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector106~1 .lut_mask = 16'hFAAA;
defparam \Selector106~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y61_N24
cycloneive_lcell_comb \proc_ram_data_in[6] (
// Equation(s):
// proc_ram_data_in[6] = (GLOBAL(\proc_write_addr[1]~0clkctrl_outclk ) & ((\Selector106~1_combout ))) # (!GLOBAL(\proc_write_addr[1]~0clkctrl_outclk ) & (proc_ram_data_in[6]))

	.dataa(gnd),
	.datab(proc_ram_data_in[6]),
	.datac(\Selector106~1_combout ),
	.datad(\proc_write_addr[1]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(proc_ram_data_in[6]),
	.cout());
// synopsys translate_off
defparam \proc_ram_data_in[6] .lut_mask = 16'hF0CC;
defparam \proc_ram_data_in[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y54_N0
cycloneive_ram_block \rr3|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\proc_write_en~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\proc_read_en~combout ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\proc_write_en~combout ),
	.ena1(\rr3|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({proc_ram_data_in[6]}),
	.portaaddr({proc_write_addr[12],proc_write_addr[11],proc_write_addr[10],proc_write_addr[9],proc_write_addr[8],proc_write_addr[7],proc_write_addr[6],proc_write_addr[5],proc_write_addr[4],proc_write_addr[3],proc_write_addr[2],proc_write_addr[1],proc_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({proc_read_addr[12],proc_read_addr[11],proc_read_addr[10],proc_read_addr[9],proc_read_addr[8],proc_read_addr[7],proc_read_addr[6],proc_read_addr[5],proc_read_addr[4],proc_read_addr[3],proc_read_addr[2],proc_read_addr[1],proc_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr3|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr3|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "processed_ram:rr3|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N12
cycloneive_lcell_comb \output_ram_data_in[6] (
// Equation(s):
// output_ram_data_in[6] = (GLOBAL(\output_ram_data_in[0]~0clkctrl_outclk ) & ((\rr3|altsyncram_component|auto_generated|q_b [6]))) # (!GLOBAL(\output_ram_data_in[0]~0clkctrl_outclk ) & (output_ram_data_in[6]))

	.dataa(output_ram_data_in[6]),
	.datab(gnd),
	.datac(\rr3|altsyncram_component|auto_generated|q_b [6]),
	.datad(\output_ram_data_in[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(output_ram_data_in[6]),
	.cout());
// synopsys translate_off
defparam \output_ram_data_in[6] .lut_mask = 16'hF0AA;
defparam \output_ram_data_in[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y43_N0
cycloneive_ram_block \rr5|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\output_write_en~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\output_read_en~combout ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\output_write_en~combout ),
	.ena1(\rr5|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({output_ram_data_in[6]}),
	.portaaddr({output_write_addr[12],output_write_addr[11],output_write_addr[10],output_write_addr[9],output_write_addr[8],output_write_addr[7],output_write_addr[6],output_write_addr[5],output_write_addr[4],output_write_addr[3],output_write_addr[2],output_write_addr[1],output_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({output_read_addr[12],output_read_addr[11],output_read_addr[10],output_read_addr[9],output_read_addr[8],output_read_addr[7],output_read_addr[6],output_read_addr[5],output_read_addr[4],output_read_addr[3],output_read_addr[2],output_read_addr[1],output_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr5|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr5|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N10
cycloneive_lcell_comb \data_1[6] (
// Equation(s):
// data_1[6] = (GLOBAL(\data_1[0]~0clkctrl_outclk ) & (\rr5|altsyncram_component|auto_generated|q_b [6])) # (!GLOBAL(\data_1[0]~0clkctrl_outclk ) & ((data_1[6])))

	.dataa(gnd),
	.datab(\rr5|altsyncram_component|auto_generated|q_b [6]),
	.datac(\data_1[0]~0clkctrl_outclk ),
	.datad(data_1[6]),
	.cin(gnd),
	.combout(data_1[6]),
	.cout());
// synopsys translate_off
defparam \data_1[6] .lut_mask = 16'hCFC0;
defparam \data_1[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N18
cycloneive_lcell_comb \data_2[6] (
// Equation(s):
// data_2[6] = (GLOBAL(\data_2[0]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [6]))) # (!GLOBAL(\data_2[0]~0clkctrl_outclk ) & (data_2[6]))

	.dataa(gnd),
	.datab(data_2[6]),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [6]),
	.datad(\data_2[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_2[6]),
	.cout());
// synopsys translate_off
defparam \data_2[6] .lut_mask = 16'hF0CC;
defparam \data_2[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y66_N0
cycloneive_ram_block \rr2|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({filt_write_addr[10],filt_write_addr[9],filt_write_addr[8],filt_write_addr[7],filt_write_addr[6],filt_write_addr[5],filt_write_addr[4],filt_write_addr[3],filt_write_addr[2],filt_write_addr[1],filt_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({filt_read_addr[10],filt_read_addr[9],filt_read_addr[8],filt_read_addr[7],filt_read_addr[6],filt_read_addr[5],filt_read_addr[4],filt_read_addr[3],filt_read_addr[2],filt_read_addr[1],filt_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr2|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr2|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ALTSYNCRAM";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 11;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 4;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 2047;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 2048;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 96;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 11;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 4;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a5 .port_b_last_address = 2047;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 2048;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_width = 96;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y66_N20
cycloneive_lcell_comb \Selector105~0 (
// Equation(s):
// \Selector105~0_combout  = (!\Equal2~0_combout  & ((\Equal2~1_combout  & ((\rr2|altsyncram_component|auto_generated|q_b [37]))) # (!\Equal2~1_combout  & (\rr2|altsyncram_component|auto_generated|q_b [5]))))

	.dataa(\rr2|altsyncram_component|auto_generated|q_b [5]),
	.datab(\Equal2~1_combout ),
	.datac(\Equal2~0_combout ),
	.datad(\rr2|altsyncram_component|auto_generated|q_b [37]),
	.cin(gnd),
	.combout(\Selector105~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector105~0 .lut_mask = 16'h0E02;
defparam \Selector105~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y67_N0
cycloneive_lcell_comb \Selector105~1 (
// Equation(s):
// \Selector105~1_combout  = (\Selector105~0_combout ) # ((\Equal2~0_combout  & \rr2|altsyncram_component|auto_generated|q_b [69]))

	.dataa(\Equal2~0_combout ),
	.datab(\rr2|altsyncram_component|auto_generated|q_b [69]),
	.datac(gnd),
	.datad(\Selector105~0_combout ),
	.cin(gnd),
	.combout(\Selector105~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector105~1 .lut_mask = 16'hFF88;
defparam \Selector105~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y67_N6
cycloneive_lcell_comb \proc_ram_data_in[5] (
// Equation(s):
// proc_ram_data_in[5] = (GLOBAL(\proc_write_addr[1]~0clkctrl_outclk ) & ((\Selector105~1_combout ))) # (!GLOBAL(\proc_write_addr[1]~0clkctrl_outclk ) & (proc_ram_data_in[5]))

	.dataa(proc_ram_data_in[5]),
	.datab(\Selector105~1_combout ),
	.datac(\proc_write_addr[1]~0clkctrl_outclk ),
	.datad(gnd),
	.cin(gnd),
	.combout(proc_ram_data_in[5]),
	.cout());
// synopsys translate_off
defparam \proc_ram_data_in[5] .lut_mask = 16'hCACA;
defparam \proc_ram_data_in[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y64_N0
cycloneive_ram_block \rr3|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\proc_write_en~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\proc_read_en~combout ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\proc_write_en~combout ),
	.ena1(\rr3|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({proc_ram_data_in[5]}),
	.portaaddr({proc_write_addr[12],proc_write_addr[11],proc_write_addr[10],proc_write_addr[9],proc_write_addr[8],proc_write_addr[7],proc_write_addr[6],proc_write_addr[5],proc_write_addr[4],proc_write_addr[3],proc_write_addr[2],proc_write_addr[1],proc_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({proc_read_addr[12],proc_read_addr[11],proc_read_addr[10],proc_read_addr[9],proc_read_addr[8],proc_read_addr[7],proc_read_addr[6],proc_read_addr[5],proc_read_addr[4],proc_read_addr[3],proc_read_addr[2],proc_read_addr[1],proc_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr3|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr3|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "processed_ram:rr3|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X50_Y45_N30
cycloneive_lcell_comb \output_ram_data_in[5] (
// Equation(s):
// output_ram_data_in[5] = (GLOBAL(\output_ram_data_in[0]~0clkctrl_outclk ) & ((\rr3|altsyncram_component|auto_generated|q_b [5]))) # (!GLOBAL(\output_ram_data_in[0]~0clkctrl_outclk ) & (output_ram_data_in[5]))

	.dataa(output_ram_data_in[5]),
	.datab(\rr3|altsyncram_component|auto_generated|q_b [5]),
	.datac(gnd),
	.datad(\output_ram_data_in[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(output_ram_data_in[5]),
	.cout());
// synopsys translate_off
defparam \output_ram_data_in[5] .lut_mask = 16'hCCAA;
defparam \output_ram_data_in[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y45_N0
cycloneive_ram_block \rr5|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\output_write_en~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\output_read_en~combout ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\output_write_en~combout ),
	.ena1(\rr5|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({output_ram_data_in[5]}),
	.portaaddr({output_write_addr[12],output_write_addr[11],output_write_addr[10],output_write_addr[9],output_write_addr[8],output_write_addr[7],output_write_addr[6],output_write_addr[5],output_write_addr[4],output_write_addr[3],output_write_addr[2],output_write_addr[1],output_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({output_read_addr[12],output_read_addr[11],output_read_addr[10],output_read_addr[9],output_read_addr[8],output_read_addr[7],output_read_addr[6],output_read_addr[5],output_read_addr[4],output_read_addr[3],output_read_addr[2],output_read_addr[1],output_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr5|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr5|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N12
cycloneive_lcell_comb \data_1[5] (
// Equation(s):
// data_1[5] = (GLOBAL(\data_1[0]~0clkctrl_outclk ) & (\rr5|altsyncram_component|auto_generated|q_b [5])) # (!GLOBAL(\data_1[0]~0clkctrl_outclk ) & ((data_1[5])))

	.dataa(gnd),
	.datab(\rr5|altsyncram_component|auto_generated|q_b [5]),
	.datac(\data_1[0]~0clkctrl_outclk ),
	.datad(data_1[5]),
	.cin(gnd),
	.combout(data_1[5]),
	.cout());
// synopsys translate_off
defparam \data_1[5] .lut_mask = 16'hCFC0;
defparam \data_1[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N0
cycloneive_lcell_comb \data_2[5] (
// Equation(s):
// data_2[5] = (GLOBAL(\data_2[0]~0clkctrl_outclk ) & (\rr5|altsyncram_component|auto_generated|q_b [5])) # (!GLOBAL(\data_2[0]~0clkctrl_outclk ) & ((data_2[5])))

	.dataa(\rr5|altsyncram_component|auto_generated|q_b [5]),
	.datab(gnd),
	.datac(\data_2[0]~0clkctrl_outclk ),
	.datad(data_2[5]),
	.cin(gnd),
	.combout(data_2[5]),
	.cout());
// synopsys translate_off
defparam \data_2[5] .lut_mask = 16'hAFA0;
defparam \data_2[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y62_N0
cycloneive_ram_block \rr2|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({filt_write_addr[10],filt_write_addr[9],filt_write_addr[8],filt_write_addr[7],filt_write_addr[6],filt_write_addr[5],filt_write_addr[4],filt_write_addr[3],filt_write_addr[2],filt_write_addr[1],filt_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({filt_read_addr[10],filt_read_addr[9],filt_read_addr[8],filt_read_addr[7],filt_read_addr[6],filt_read_addr[5],filt_read_addr[4],filt_read_addr[3],filt_read_addr[2],filt_read_addr[1],filt_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr2|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr2|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ALTSYNCRAM";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 11;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 4;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 2047;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 2048;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 96;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 11;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 4;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a3 .port_b_last_address = 2047;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 2048;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_width = 96;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y63_N24
cycloneive_lcell_comb \Selector104~0 (
// Equation(s):
// \Selector104~0_combout  = (!\Equal2~0_combout  & ((\Equal2~1_combout  & ((\rr2|altsyncram_component|auto_generated|q_b [36]))) # (!\Equal2~1_combout  & (\rr2|altsyncram_component|auto_generated|q_b [4]))))

	.dataa(\Equal2~1_combout ),
	.datab(\Equal2~0_combout ),
	.datac(\rr2|altsyncram_component|auto_generated|q_b [4]),
	.datad(\rr2|altsyncram_component|auto_generated|q_b [36]),
	.cin(gnd),
	.combout(\Selector104~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector104~0 .lut_mask = 16'h3210;
defparam \Selector104~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y63_N30
cycloneive_lcell_comb \Selector104~1 (
// Equation(s):
// \Selector104~1_combout  = (\Selector104~0_combout ) # ((\rr2|altsyncram_component|auto_generated|q_b [68] & \Equal2~0_combout ))

	.dataa(\Selector104~0_combout ),
	.datab(\rr2|altsyncram_component|auto_generated|q_b [68]),
	.datac(gnd),
	.datad(\Equal2~0_combout ),
	.cin(gnd),
	.combout(\Selector104~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector104~1 .lut_mask = 16'hEEAA;
defparam \Selector104~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y63_N28
cycloneive_lcell_comb \proc_ram_data_in[4] (
// Equation(s):
// proc_ram_data_in[4] = (GLOBAL(\proc_write_addr[1]~0clkctrl_outclk ) & ((\Selector104~1_combout ))) # (!GLOBAL(\proc_write_addr[1]~0clkctrl_outclk ) & (proc_ram_data_in[4]))

	.dataa(gnd),
	.datab(proc_ram_data_in[4]),
	.datac(\Selector104~1_combout ),
	.datad(\proc_write_addr[1]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(proc_ram_data_in[4]),
	.cout());
// synopsys translate_off
defparam \proc_ram_data_in[4] .lut_mask = 16'hF0CC;
defparam \proc_ram_data_in[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y65_N0
cycloneive_ram_block \rr3|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\proc_write_en~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\proc_read_en~combout ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\proc_write_en~combout ),
	.ena1(\rr3|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({proc_ram_data_in[4]}),
	.portaaddr({proc_write_addr[12],proc_write_addr[11],proc_write_addr[10],proc_write_addr[9],proc_write_addr[8],proc_write_addr[7],proc_write_addr[6],proc_write_addr[5],proc_write_addr[4],proc_write_addr[3],proc_write_addr[2],proc_write_addr[1],proc_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({proc_read_addr[12],proc_read_addr[11],proc_read_addr[10],proc_read_addr[9],proc_read_addr[8],proc_read_addr[7],proc_read_addr[6],proc_read_addr[5],proc_read_addr[4],proc_read_addr[3],proc_read_addr[2],proc_read_addr[1],proc_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr3|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr3|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "processed_ram:rr3|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N4
cycloneive_lcell_comb \output_ram_data_in[4] (
// Equation(s):
// output_ram_data_in[4] = (GLOBAL(\output_ram_data_in[0]~0clkctrl_outclk ) & ((\rr3|altsyncram_component|auto_generated|q_b [4]))) # (!GLOBAL(\output_ram_data_in[0]~0clkctrl_outclk ) & (output_ram_data_in[4]))

	.dataa(gnd),
	.datab(output_ram_data_in[4]),
	.datac(\rr3|altsyncram_component|auto_generated|q_b [4]),
	.datad(\output_ram_data_in[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(output_ram_data_in[4]),
	.cout());
// synopsys translate_off
defparam \output_ram_data_in[4] .lut_mask = 16'hF0CC;
defparam \output_ram_data_in[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y47_N0
cycloneive_ram_block \rr5|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\output_write_en~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\output_read_en~combout ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\output_write_en~combout ),
	.ena1(\rr5|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({output_ram_data_in[4]}),
	.portaaddr({output_write_addr[12],output_write_addr[11],output_write_addr[10],output_write_addr[9],output_write_addr[8],output_write_addr[7],output_write_addr[6],output_write_addr[5],output_write_addr[4],output_write_addr[3],output_write_addr[2],output_write_addr[1],output_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({output_read_addr[12],output_read_addr[11],output_read_addr[10],output_read_addr[9],output_read_addr[8],output_read_addr[7],output_read_addr[6],output_read_addr[5],output_read_addr[4],output_read_addr[3],output_read_addr[2],output_read_addr[1],output_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr5|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr5|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N12
cycloneive_lcell_comb \data_2[4] (
// Equation(s):
// data_2[4] = (GLOBAL(\data_2[0]~0clkctrl_outclk ) & (\rr5|altsyncram_component|auto_generated|q_b [4])) # (!GLOBAL(\data_2[0]~0clkctrl_outclk ) & ((data_2[4])))

	.dataa(\rr5|altsyncram_component|auto_generated|q_b [4]),
	.datab(gnd),
	.datac(\data_2[0]~0clkctrl_outclk ),
	.datad(data_2[4]),
	.cin(gnd),
	.combout(data_2[4]),
	.cout());
// synopsys translate_off
defparam \data_2[4] .lut_mask = 16'hAFA0;
defparam \data_2[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N2
cycloneive_lcell_comb \data_1[4] (
// Equation(s):
// data_1[4] = (GLOBAL(\data_1[0]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [4]))) # (!GLOBAL(\data_1[0]~0clkctrl_outclk ) & (data_1[4]))

	.dataa(gnd),
	.datab(data_1[4]),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [4]),
	.datad(\data_1[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_1[4]),
	.cout());
// synopsys translate_off
defparam \data_1[4] .lut_mask = 16'hF0CC;
defparam \data_1[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y62_N8
cycloneive_lcell_comb \Selector103~0 (
// Equation(s):
// \Selector103~0_combout  = (!\Equal2~0_combout  & ((\Equal2~1_combout  & ((\rr2|altsyncram_component|auto_generated|q_b [35]))) # (!\Equal2~1_combout  & (\rr2|altsyncram_component|auto_generated|q_b [3]))))

	.dataa(\Equal2~0_combout ),
	.datab(\rr2|altsyncram_component|auto_generated|q_b [3]),
	.datac(\Equal2~1_combout ),
	.datad(\rr2|altsyncram_component|auto_generated|q_b [35]),
	.cin(gnd),
	.combout(\Selector103~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector103~0 .lut_mask = 16'h5404;
defparam \Selector103~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y64_N0
cycloneive_ram_block \rr2|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({filt_write_addr[10],filt_write_addr[9],filt_write_addr[8],filt_write_addr[7],filt_write_addr[6],filt_write_addr[5],filt_write_addr[4],filt_write_addr[3],filt_write_addr[2],filt_write_addr[1],filt_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({filt_read_addr[10],filt_read_addr[9],filt_read_addr[8],filt_read_addr[7],filt_read_addr[6],filt_read_addr[5],filt_read_addr[4],filt_read_addr[3],filt_read_addr[2],filt_read_addr[1],filt_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr2|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr2|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ALTSYNCRAM";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 11;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 4;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 2047;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 2048;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 96;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 11;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 4;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 2047;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 2048;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 96;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X77_Y62_N2
cycloneive_lcell_comb \Selector103~1 (
// Equation(s):
// \Selector103~1_combout  = (\Selector103~0_combout ) # ((\Equal2~0_combout  & \rr2|altsyncram_component|auto_generated|q_b [67]))

	.dataa(gnd),
	.datab(\Equal2~0_combout ),
	.datac(\Selector103~0_combout ),
	.datad(\rr2|altsyncram_component|auto_generated|q_b [67]),
	.cin(gnd),
	.combout(\Selector103~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector103~1 .lut_mask = 16'hFCF0;
defparam \Selector103~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y62_N12
cycloneive_lcell_comb \proc_ram_data_in[3] (
// Equation(s):
// proc_ram_data_in[3] = (GLOBAL(\proc_write_addr[1]~0clkctrl_outclk ) & ((\Selector103~1_combout ))) # (!GLOBAL(\proc_write_addr[1]~0clkctrl_outclk ) & (proc_ram_data_in[3]))

	.dataa(proc_ram_data_in[3]),
	.datab(gnd),
	.datac(\Selector103~1_combout ),
	.datad(\proc_write_addr[1]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(proc_ram_data_in[3]),
	.cout());
// synopsys translate_off
defparam \proc_ram_data_in[3] .lut_mask = 16'hF0AA;
defparam \proc_ram_data_in[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y58_N0
cycloneive_ram_block \rr3|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\proc_write_en~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\proc_read_en~combout ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\proc_write_en~combout ),
	.ena1(\rr3|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({proc_ram_data_in[3]}),
	.portaaddr({proc_write_addr[12],proc_write_addr[11],proc_write_addr[10],proc_write_addr[9],proc_write_addr[8],proc_write_addr[7],proc_write_addr[6],proc_write_addr[5],proc_write_addr[4],proc_write_addr[3],proc_write_addr[2],proc_write_addr[1],proc_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({proc_read_addr[12],proc_read_addr[11],proc_read_addr[10],proc_read_addr[9],proc_read_addr[8],proc_read_addr[7],proc_read_addr[6],proc_read_addr[5],proc_read_addr[4],proc_read_addr[3],proc_read_addr[2],proc_read_addr[1],proc_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr3|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr3|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "processed_ram:rr3|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y46_N24
cycloneive_lcell_comb \output_ram_data_in[3] (
// Equation(s):
// output_ram_data_in[3] = (GLOBAL(\output_ram_data_in[0]~0clkctrl_outclk ) & (\rr3|altsyncram_component|auto_generated|q_b [3])) # (!GLOBAL(\output_ram_data_in[0]~0clkctrl_outclk ) & ((output_ram_data_in[3])))

	.dataa(\output_ram_data_in[0]~0clkctrl_outclk ),
	.datab(gnd),
	.datac(\rr3|altsyncram_component|auto_generated|q_b [3]),
	.datad(output_ram_data_in[3]),
	.cin(gnd),
	.combout(output_ram_data_in[3]),
	.cout());
// synopsys translate_off
defparam \output_ram_data_in[3] .lut_mask = 16'hF5A0;
defparam \output_ram_data_in[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y46_N0
cycloneive_ram_block \rr5|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\output_write_en~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\output_read_en~combout ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\output_write_en~combout ),
	.ena1(\rr5|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({output_ram_data_in[3]}),
	.portaaddr({output_write_addr[12],output_write_addr[11],output_write_addr[10],output_write_addr[9],output_write_addr[8],output_write_addr[7],output_write_addr[6],output_write_addr[5],output_write_addr[4],output_write_addr[3],output_write_addr[2],output_write_addr[1],output_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({output_read_addr[12],output_read_addr[11],output_read_addr[10],output_read_addr[9],output_read_addr[8],output_read_addr[7],output_read_addr[6],output_read_addr[5],output_read_addr[4],output_read_addr[3],output_read_addr[2],output_read_addr[1],output_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr5|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr5|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N16
cycloneive_lcell_comb \data_2[3] (
// Equation(s):
// data_2[3] = (GLOBAL(\data_2[0]~0clkctrl_outclk ) & (\rr5|altsyncram_component|auto_generated|q_b [3])) # (!GLOBAL(\data_2[0]~0clkctrl_outclk ) & ((data_2[3])))

	.dataa(\rr5|altsyncram_component|auto_generated|q_b [3]),
	.datab(gnd),
	.datac(\data_2[0]~0clkctrl_outclk ),
	.datad(data_2[3]),
	.cin(gnd),
	.combout(data_2[3]),
	.cout());
// synopsys translate_off
defparam \data_2[3] .lut_mask = 16'hAFA0;
defparam \data_2[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N6
cycloneive_lcell_comb \data_1[3] (
// Equation(s):
// data_1[3] = (GLOBAL(\data_1[0]~0clkctrl_outclk ) & (\rr5|altsyncram_component|auto_generated|q_b [3])) # (!GLOBAL(\data_1[0]~0clkctrl_outclk ) & ((data_1[3])))

	.dataa(\rr5|altsyncram_component|auto_generated|q_b [3]),
	.datab(gnd),
	.datac(data_1[3]),
	.datad(\data_1[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_1[3]),
	.cout());
// synopsys translate_off
defparam \data_1[3] .lut_mask = 16'hAAF0;
defparam \data_1[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y64_N12
cycloneive_lcell_comb \Selector102~0 (
// Equation(s):
// \Selector102~0_combout  = (!\Equal2~0_combout  & ((\Equal2~1_combout  & ((\rr2|altsyncram_component|auto_generated|q_b [34]))) # (!\Equal2~1_combout  & (\rr2|altsyncram_component|auto_generated|q_b [2]))))

	.dataa(\Equal2~0_combout ),
	.datab(\rr2|altsyncram_component|auto_generated|q_b [2]),
	.datac(\rr2|altsyncram_component|auto_generated|q_b [34]),
	.datad(\Equal2~1_combout ),
	.cin(gnd),
	.combout(\Selector102~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector102~0 .lut_mask = 16'h5044;
defparam \Selector102~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y66_N20
cycloneive_lcell_comb \Selector102~1 (
// Equation(s):
// \Selector102~1_combout  = (\Selector102~0_combout ) # ((\rr2|altsyncram_component|auto_generated|q_b [66] & \Equal2~0_combout ))

	.dataa(\Selector102~0_combout ),
	.datab(gnd),
	.datac(\rr2|altsyncram_component|auto_generated|q_b [66]),
	.datad(\Equal2~0_combout ),
	.cin(gnd),
	.combout(\Selector102~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector102~1 .lut_mask = 16'hFAAA;
defparam \Selector102~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y66_N26
cycloneive_lcell_comb \proc_ram_data_in[2] (
// Equation(s):
// proc_ram_data_in[2] = (GLOBAL(\proc_write_addr[1]~0clkctrl_outclk ) & (\Selector102~1_combout )) # (!GLOBAL(\proc_write_addr[1]~0clkctrl_outclk ) & ((proc_ram_data_in[2])))

	.dataa(\Selector102~1_combout ),
	.datab(gnd),
	.datac(proc_ram_data_in[2]),
	.datad(\proc_write_addr[1]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(proc_ram_data_in[2]),
	.cout());
// synopsys translate_off
defparam \proc_ram_data_in[2] .lut_mask = 16'hAAF0;
defparam \proc_ram_data_in[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y69_N0
cycloneive_ram_block \rr3|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\proc_write_en~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\proc_read_en~combout ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\proc_write_en~combout ),
	.ena1(\rr3|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({proc_ram_data_in[2]}),
	.portaaddr({proc_write_addr[12],proc_write_addr[11],proc_write_addr[10],proc_write_addr[9],proc_write_addr[8],proc_write_addr[7],proc_write_addr[6],proc_write_addr[5],proc_write_addr[4],proc_write_addr[3],proc_write_addr[2],proc_write_addr[1],proc_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({proc_read_addr[12],proc_read_addr[11],proc_read_addr[10],proc_read_addr[9],proc_read_addr[8],proc_read_addr[7],proc_read_addr[6],proc_read_addr[5],proc_read_addr[4],proc_read_addr[3],proc_read_addr[2],proc_read_addr[1],proc_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr3|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr3|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "processed_ram:rr3|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N12
cycloneive_lcell_comb \output_ram_data_in[2] (
// Equation(s):
// output_ram_data_in[2] = (GLOBAL(\output_ram_data_in[0]~0clkctrl_outclk ) & (\rr3|altsyncram_component|auto_generated|q_b [2])) # (!GLOBAL(\output_ram_data_in[0]~0clkctrl_outclk ) & ((output_ram_data_in[2])))

	.dataa(gnd),
	.datab(\rr3|altsyncram_component|auto_generated|q_b [2]),
	.datac(\output_ram_data_in[0]~0clkctrl_outclk ),
	.datad(output_ram_data_in[2]),
	.cin(gnd),
	.combout(output_ram_data_in[2]),
	.cout());
// synopsys translate_off
defparam \output_ram_data_in[2] .lut_mask = 16'hCFC0;
defparam \output_ram_data_in[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y51_N0
cycloneive_ram_block \rr5|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\output_write_en~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\output_read_en~combout ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\output_write_en~combout ),
	.ena1(\rr5|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({output_ram_data_in[2]}),
	.portaaddr({output_write_addr[12],output_write_addr[11],output_write_addr[10],output_write_addr[9],output_write_addr[8],output_write_addr[7],output_write_addr[6],output_write_addr[5],output_write_addr[4],output_write_addr[3],output_write_addr[2],output_write_addr[1],output_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({output_read_addr[12],output_read_addr[11],output_read_addr[10],output_read_addr[9],output_read_addr[8],output_read_addr[7],output_read_addr[6],output_read_addr[5],output_read_addr[4],output_read_addr[3],output_read_addr[2],output_read_addr[1],output_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr5|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr5|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N14
cycloneive_lcell_comb \data_1[2] (
// Equation(s):
// data_1[2] = (GLOBAL(\data_1[0]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [2]))) # (!GLOBAL(\data_1[0]~0clkctrl_outclk ) & (data_1[2]))

	.dataa(gnd),
	.datab(data_1[2]),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [2]),
	.datad(\data_1[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_1[2]),
	.cout());
// synopsys translate_off
defparam \data_1[2] .lut_mask = 16'hF0CC;
defparam \data_1[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N14
cycloneive_lcell_comb \data_2[2] (
// Equation(s):
// data_2[2] = (GLOBAL(\data_2[0]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [2]))) # (!GLOBAL(\data_2[0]~0clkctrl_outclk ) & (data_2[2]))

	.dataa(gnd),
	.datab(data_2[2]),
	.datac(\data_2[0]~0clkctrl_outclk ),
	.datad(\rr5|altsyncram_component|auto_generated|q_b [2]),
	.cin(gnd),
	.combout(data_2[2]),
	.cout());
// synopsys translate_off
defparam \data_2[2] .lut_mask = 16'hFC0C;
defparam \data_2[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N20
cycloneive_lcell_comb \Add12~4 (
// Equation(s):
// \Add12~4_combout  = ((data_1[2] $ (data_2[2] $ (!\Add12~3 )))) # (GND)
// \Add12~5  = CARRY((data_1[2] & ((data_2[2]) # (!\Add12~3 ))) # (!data_1[2] & (data_2[2] & !\Add12~3 )))

	.dataa(data_1[2]),
	.datab(data_2[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add12~3 ),
	.combout(\Add12~4_combout ),
	.cout(\Add12~5 ));
// synopsys translate_off
defparam \Add12~4 .lut_mask = 16'h698E;
defparam \Add12~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N22
cycloneive_lcell_comb \Add12~6 (
// Equation(s):
// \Add12~6_combout  = (data_2[3] & ((data_1[3] & (\Add12~5  & VCC)) # (!data_1[3] & (!\Add12~5 )))) # (!data_2[3] & ((data_1[3] & (!\Add12~5 )) # (!data_1[3] & ((\Add12~5 ) # (GND)))))
// \Add12~7  = CARRY((data_2[3] & (!data_1[3] & !\Add12~5 )) # (!data_2[3] & ((!\Add12~5 ) # (!data_1[3]))))

	.dataa(data_2[3]),
	.datab(data_1[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add12~5 ),
	.combout(\Add12~6_combout ),
	.cout(\Add12~7 ));
// synopsys translate_off
defparam \Add12~6 .lut_mask = 16'h9617;
defparam \Add12~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N24
cycloneive_lcell_comb \Add12~8 (
// Equation(s):
// \Add12~8_combout  = ((data_2[4] $ (data_1[4] $ (!\Add12~7 )))) # (GND)
// \Add12~9  = CARRY((data_2[4] & ((data_1[4]) # (!\Add12~7 ))) # (!data_2[4] & (data_1[4] & !\Add12~7 )))

	.dataa(data_2[4]),
	.datab(data_1[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add12~7 ),
	.combout(\Add12~8_combout ),
	.cout(\Add12~9 ));
// synopsys translate_off
defparam \Add12~8 .lut_mask = 16'h698E;
defparam \Add12~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N26
cycloneive_lcell_comb \Add12~10 (
// Equation(s):
// \Add12~10_combout  = (data_1[5] & ((data_2[5] & (\Add12~9  & VCC)) # (!data_2[5] & (!\Add12~9 )))) # (!data_1[5] & ((data_2[5] & (!\Add12~9 )) # (!data_2[5] & ((\Add12~9 ) # (GND)))))
// \Add12~11  = CARRY((data_1[5] & (!data_2[5] & !\Add12~9 )) # (!data_1[5] & ((!\Add12~9 ) # (!data_2[5]))))

	.dataa(data_1[5]),
	.datab(data_2[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add12~9 ),
	.combout(\Add12~10_combout ),
	.cout(\Add12~11 ));
// synopsys translate_off
defparam \Add12~10 .lut_mask = 16'h9617;
defparam \Add12~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N28
cycloneive_lcell_comb \Add12~12 (
// Equation(s):
// \Add12~12_combout  = ((data_1[6] $ (data_2[6] $ (!\Add12~11 )))) # (GND)
// \Add12~13  = CARRY((data_1[6] & ((data_2[6]) # (!\Add12~11 ))) # (!data_1[6] & (data_2[6] & !\Add12~11 )))

	.dataa(data_1[6]),
	.datab(data_2[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add12~11 ),
	.combout(\Add12~12_combout ),
	.cout(\Add12~13 ));
// synopsys translate_off
defparam \Add12~12 .lut_mask = 16'h698E;
defparam \Add12~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N30
cycloneive_lcell_comb \Add12~14 (
// Equation(s):
// \Add12~14_combout  = (data_2[7] & ((data_1[7] & (\Add12~13  & VCC)) # (!data_1[7] & (!\Add12~13 )))) # (!data_2[7] & ((data_1[7] & (!\Add12~13 )) # (!data_1[7] & ((\Add12~13 ) # (GND)))))
// \Add12~15  = CARRY((data_2[7] & (!data_1[7] & !\Add12~13 )) # (!data_2[7] & ((!\Add12~13 ) # (!data_1[7]))))

	.dataa(data_2[7]),
	.datab(data_1[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add12~13 ),
	.combout(\Add12~14_combout ),
	.cout(\Add12~15 ));
// synopsys translate_off
defparam \Add12~14 .lut_mask = 16'h9617;
defparam \Add12~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N0
cycloneive_lcell_comb \Add12~16 (
// Equation(s):
// \Add12~16_combout  = ((data_1[8] $ (data_2[8] $ (!\Add12~15 )))) # (GND)
// \Add12~17  = CARRY((data_1[8] & ((data_2[8]) # (!\Add12~15 ))) # (!data_1[8] & (data_2[8] & !\Add12~15 )))

	.dataa(data_1[8]),
	.datab(data_2[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add12~15 ),
	.combout(\Add12~16_combout ),
	.cout(\Add12~17 ));
// synopsys translate_off
defparam \Add12~16 .lut_mask = 16'h698E;
defparam \Add12~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N8
cycloneive_lcell_comb \data_3[7] (
// Equation(s):
// data_3[7] = (GLOBAL(\data_3[0]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [7]))) # (!GLOBAL(\data_3[0]~0clkctrl_outclk ) & (data_3[7]))

	.dataa(gnd),
	.datab(data_3[7]),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [7]),
	.datad(\data_3[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_3[7]),
	.cout());
// synopsys translate_off
defparam \data_3[7] .lut_mask = 16'hF0CC;
defparam \data_3[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N4
cycloneive_lcell_comb \data_3[6] (
// Equation(s):
// data_3[6] = (GLOBAL(\data_3[0]~0clkctrl_outclk ) & (\rr5|altsyncram_component|auto_generated|q_b [6])) # (!GLOBAL(\data_3[0]~0clkctrl_outclk ) & ((data_3[6])))

	.dataa(gnd),
	.datab(\rr5|altsyncram_component|auto_generated|q_b [6]),
	.datac(data_3[6]),
	.datad(\data_3[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_3[6]),
	.cout());
// synopsys translate_off
defparam \data_3[6] .lut_mask = 16'hCCF0;
defparam \data_3[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N10
cycloneive_lcell_comb \data_3[5] (
// Equation(s):
// data_3[5] = (GLOBAL(\data_3[0]~0clkctrl_outclk ) & (\rr5|altsyncram_component|auto_generated|q_b [5])) # (!GLOBAL(\data_3[0]~0clkctrl_outclk ) & ((data_3[5])))

	.dataa(gnd),
	.datab(\rr5|altsyncram_component|auto_generated|q_b [5]),
	.datac(data_3[5]),
	.datad(\data_3[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_3[5]),
	.cout());
// synopsys translate_off
defparam \data_3[5] .lut_mask = 16'hCCF0;
defparam \data_3[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N18
cycloneive_lcell_comb \data_3[4] (
// Equation(s):
// data_3[4] = (GLOBAL(\data_3[0]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [4]))) # (!GLOBAL(\data_3[0]~0clkctrl_outclk ) & (data_3[4]))

	.dataa(gnd),
	.datab(data_3[4]),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [4]),
	.datad(\data_3[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_3[4]),
	.cout());
// synopsys translate_off
defparam \data_3[4] .lut_mask = 16'hF0CC;
defparam \data_3[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N12
cycloneive_lcell_comb \data_3[3] (
// Equation(s):
// data_3[3] = (GLOBAL(\data_3[0]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [3]))) # (!GLOBAL(\data_3[0]~0clkctrl_outclk ) & (data_3[3]))

	.dataa(data_3[3]),
	.datab(gnd),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [3]),
	.datad(\data_3[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_3[3]),
	.cout());
// synopsys translate_off
defparam \data_3[3] .lut_mask = 16'hF0AA;
defparam \data_3[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N6
cycloneive_lcell_comb \data_3[2] (
// Equation(s):
// data_3[2] = (GLOBAL(\data_3[0]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [2]))) # (!GLOBAL(\data_3[0]~0clkctrl_outclk ) & (data_3[2]))

	.dataa(data_3[2]),
	.datab(\rr5|altsyncram_component|auto_generated|q_b [2]),
	.datac(gnd),
	.datad(\data_3[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_3[2]),
	.cout());
// synopsys translate_off
defparam \data_3[2] .lut_mask = 16'hCCAA;
defparam \data_3[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N18
cycloneive_lcell_comb \Add13~4 (
// Equation(s):
// \Add13~4_combout  = ((data_3[2] $ (\Add12~4_combout  $ (!\Add13~3 )))) # (GND)
// \Add13~5  = CARRY((data_3[2] & ((\Add12~4_combout ) # (!\Add13~3 ))) # (!data_3[2] & (\Add12~4_combout  & !\Add13~3 )))

	.dataa(data_3[2]),
	.datab(\Add12~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add13~3 ),
	.combout(\Add13~4_combout ),
	.cout(\Add13~5 ));
// synopsys translate_off
defparam \Add13~4 .lut_mask = 16'h698E;
defparam \Add13~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N20
cycloneive_lcell_comb \Add13~6 (
// Equation(s):
// \Add13~6_combout  = (data_3[3] & ((\Add12~6_combout  & (\Add13~5  & VCC)) # (!\Add12~6_combout  & (!\Add13~5 )))) # (!data_3[3] & ((\Add12~6_combout  & (!\Add13~5 )) # (!\Add12~6_combout  & ((\Add13~5 ) # (GND)))))
// \Add13~7  = CARRY((data_3[3] & (!\Add12~6_combout  & !\Add13~5 )) # (!data_3[3] & ((!\Add13~5 ) # (!\Add12~6_combout ))))

	.dataa(data_3[3]),
	.datab(\Add12~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add13~5 ),
	.combout(\Add13~6_combout ),
	.cout(\Add13~7 ));
// synopsys translate_off
defparam \Add13~6 .lut_mask = 16'h9617;
defparam \Add13~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N22
cycloneive_lcell_comb \Add13~8 (
// Equation(s):
// \Add13~8_combout  = ((\Add12~8_combout  $ (data_3[4] $ (!\Add13~7 )))) # (GND)
// \Add13~9  = CARRY((\Add12~8_combout  & ((data_3[4]) # (!\Add13~7 ))) # (!\Add12~8_combout  & (data_3[4] & !\Add13~7 )))

	.dataa(\Add12~8_combout ),
	.datab(data_3[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add13~7 ),
	.combout(\Add13~8_combout ),
	.cout(\Add13~9 ));
// synopsys translate_off
defparam \Add13~8 .lut_mask = 16'h698E;
defparam \Add13~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N24
cycloneive_lcell_comb \Add13~10 (
// Equation(s):
// \Add13~10_combout  = (\Add12~10_combout  & ((data_3[5] & (\Add13~9  & VCC)) # (!data_3[5] & (!\Add13~9 )))) # (!\Add12~10_combout  & ((data_3[5] & (!\Add13~9 )) # (!data_3[5] & ((\Add13~9 ) # (GND)))))
// \Add13~11  = CARRY((\Add12~10_combout  & (!data_3[5] & !\Add13~9 )) # (!\Add12~10_combout  & ((!\Add13~9 ) # (!data_3[5]))))

	.dataa(\Add12~10_combout ),
	.datab(data_3[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add13~9 ),
	.combout(\Add13~10_combout ),
	.cout(\Add13~11 ));
// synopsys translate_off
defparam \Add13~10 .lut_mask = 16'h9617;
defparam \Add13~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N26
cycloneive_lcell_comb \Add13~12 (
// Equation(s):
// \Add13~12_combout  = ((data_3[6] $ (\Add12~12_combout  $ (!\Add13~11 )))) # (GND)
// \Add13~13  = CARRY((data_3[6] & ((\Add12~12_combout ) # (!\Add13~11 ))) # (!data_3[6] & (\Add12~12_combout  & !\Add13~11 )))

	.dataa(data_3[6]),
	.datab(\Add12~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add13~11 ),
	.combout(\Add13~12_combout ),
	.cout(\Add13~13 ));
// synopsys translate_off
defparam \Add13~12 .lut_mask = 16'h698E;
defparam \Add13~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N28
cycloneive_lcell_comb \Add13~14 (
// Equation(s):
// \Add13~14_combout  = (data_3[7] & ((\Add12~14_combout  & (\Add13~13  & VCC)) # (!\Add12~14_combout  & (!\Add13~13 )))) # (!data_3[7] & ((\Add12~14_combout  & (!\Add13~13 )) # (!\Add12~14_combout  & ((\Add13~13 ) # (GND)))))
// \Add13~15  = CARRY((data_3[7] & (!\Add12~14_combout  & !\Add13~13 )) # (!data_3[7] & ((!\Add13~13 ) # (!\Add12~14_combout ))))

	.dataa(data_3[7]),
	.datab(\Add12~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add13~13 ),
	.combout(\Add13~14_combout ),
	.cout(\Add13~15 ));
// synopsys translate_off
defparam \Add13~14 .lut_mask = 16'h9617;
defparam \Add13~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N30
cycloneive_lcell_comb \Add13~16 (
// Equation(s):
// \Add13~16_combout  = ((data_3[8] $ (\Add12~16_combout  $ (!\Add13~15 )))) # (GND)
// \Add13~17  = CARRY((data_3[8] & ((\Add12~16_combout ) # (!\Add13~15 ))) # (!data_3[8] & (\Add12~16_combout  & !\Add13~15 )))

	.dataa(data_3[8]),
	.datab(\Add12~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add13~15 ),
	.combout(\Add13~16_combout ),
	.cout(\Add13~17 ));
// synopsys translate_off
defparam \Add13~16 .lut_mask = 16'h698E;
defparam \Add13~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N10
cycloneive_lcell_comb \data_4[7] (
// Equation(s):
// data_4[7] = (GLOBAL(\data_4[0]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [7]))) # (!GLOBAL(\data_4[0]~0clkctrl_outclk ) & (data_4[7]))

	.dataa(data_4[7]),
	.datab(gnd),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [7]),
	.datad(\data_4[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_4[7]),
	.cout());
// synopsys translate_off
defparam \data_4[7] .lut_mask = 16'hF0AA;
defparam \data_4[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N22
cycloneive_lcell_comb \data_4[6] (
// Equation(s):
// data_4[6] = (GLOBAL(\data_4[0]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [6]))) # (!GLOBAL(\data_4[0]~0clkctrl_outclk ) & (data_4[6]))

	.dataa(data_4[6]),
	.datab(gnd),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [6]),
	.datad(\data_4[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_4[6]),
	.cout());
// synopsys translate_off
defparam \data_4[6] .lut_mask = 16'hF0AA;
defparam \data_4[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N4
cycloneive_lcell_comb \data_4[5] (
// Equation(s):
// data_4[5] = (GLOBAL(\data_4[0]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [5]))) # (!GLOBAL(\data_4[0]~0clkctrl_outclk ) & (data_4[5]))

	.dataa(gnd),
	.datab(data_4[5]),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [5]),
	.datad(\data_4[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_4[5]),
	.cout());
// synopsys translate_off
defparam \data_4[5] .lut_mask = 16'hF0CC;
defparam \data_4[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N2
cycloneive_lcell_comb \data_4[4] (
// Equation(s):
// data_4[4] = (GLOBAL(\data_4[0]~0clkctrl_outclk ) & (\rr5|altsyncram_component|auto_generated|q_b [4])) # (!GLOBAL(\data_4[0]~0clkctrl_outclk ) & ((data_4[4])))

	.dataa(\rr5|altsyncram_component|auto_generated|q_b [4]),
	.datab(data_4[4]),
	.datac(gnd),
	.datad(\data_4[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_4[4]),
	.cout());
// synopsys translate_off
defparam \data_4[4] .lut_mask = 16'hAACC;
defparam \data_4[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N12
cycloneive_lcell_comb \data_4[3] (
// Equation(s):
// data_4[3] = (GLOBAL(\data_4[0]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [3]))) # (!GLOBAL(\data_4[0]~0clkctrl_outclk ) & (data_4[3]))

	.dataa(data_4[3]),
	.datab(gnd),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [3]),
	.datad(\data_4[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_4[3]),
	.cout());
// synopsys translate_off
defparam \data_4[3] .lut_mask = 16'hF0AA;
defparam \data_4[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N6
cycloneive_lcell_comb \data_4[2] (
// Equation(s):
// data_4[2] = (GLOBAL(\data_4[0]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [2]))) # (!GLOBAL(\data_4[0]~0clkctrl_outclk ) & (data_4[2]))

	.dataa(data_4[2]),
	.datab(gnd),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [2]),
	.datad(\data_4[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_4[2]),
	.cout());
// synopsys translate_off
defparam \data_4[2] .lut_mask = 16'hF0AA;
defparam \data_4[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N18
cycloneive_lcell_comb \Add14~4 (
// Equation(s):
// \Add14~4_combout  = ((data_4[2] $ (\Add13~4_combout  $ (!\Add14~3 )))) # (GND)
// \Add14~5  = CARRY((data_4[2] & ((\Add13~4_combout ) # (!\Add14~3 ))) # (!data_4[2] & (\Add13~4_combout  & !\Add14~3 )))

	.dataa(data_4[2]),
	.datab(\Add13~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add14~3 ),
	.combout(\Add14~4_combout ),
	.cout(\Add14~5 ));
// synopsys translate_off
defparam \Add14~4 .lut_mask = 16'h698E;
defparam \Add14~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N20
cycloneive_lcell_comb \Add14~6 (
// Equation(s):
// \Add14~6_combout  = (data_4[3] & ((\Add13~6_combout  & (\Add14~5  & VCC)) # (!\Add13~6_combout  & (!\Add14~5 )))) # (!data_4[3] & ((\Add13~6_combout  & (!\Add14~5 )) # (!\Add13~6_combout  & ((\Add14~5 ) # (GND)))))
// \Add14~7  = CARRY((data_4[3] & (!\Add13~6_combout  & !\Add14~5 )) # (!data_4[3] & ((!\Add14~5 ) # (!\Add13~6_combout ))))

	.dataa(data_4[3]),
	.datab(\Add13~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add14~5 ),
	.combout(\Add14~6_combout ),
	.cout(\Add14~7 ));
// synopsys translate_off
defparam \Add14~6 .lut_mask = 16'h9617;
defparam \Add14~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N22
cycloneive_lcell_comb \Add14~8 (
// Equation(s):
// \Add14~8_combout  = ((data_4[4] $ (\Add13~8_combout  $ (!\Add14~7 )))) # (GND)
// \Add14~9  = CARRY((data_4[4] & ((\Add13~8_combout ) # (!\Add14~7 ))) # (!data_4[4] & (\Add13~8_combout  & !\Add14~7 )))

	.dataa(data_4[4]),
	.datab(\Add13~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add14~7 ),
	.combout(\Add14~8_combout ),
	.cout(\Add14~9 ));
// synopsys translate_off
defparam \Add14~8 .lut_mask = 16'h698E;
defparam \Add14~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N24
cycloneive_lcell_comb \Add14~10 (
// Equation(s):
// \Add14~10_combout  = (data_4[5] & ((\Add13~10_combout  & (\Add14~9  & VCC)) # (!\Add13~10_combout  & (!\Add14~9 )))) # (!data_4[5] & ((\Add13~10_combout  & (!\Add14~9 )) # (!\Add13~10_combout  & ((\Add14~9 ) # (GND)))))
// \Add14~11  = CARRY((data_4[5] & (!\Add13~10_combout  & !\Add14~9 )) # (!data_4[5] & ((!\Add14~9 ) # (!\Add13~10_combout ))))

	.dataa(data_4[5]),
	.datab(\Add13~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add14~9 ),
	.combout(\Add14~10_combout ),
	.cout(\Add14~11 ));
// synopsys translate_off
defparam \Add14~10 .lut_mask = 16'h9617;
defparam \Add14~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N26
cycloneive_lcell_comb \Add14~12 (
// Equation(s):
// \Add14~12_combout  = ((\Add13~12_combout  $ (data_4[6] $ (!\Add14~11 )))) # (GND)
// \Add14~13  = CARRY((\Add13~12_combout  & ((data_4[6]) # (!\Add14~11 ))) # (!\Add13~12_combout  & (data_4[6] & !\Add14~11 )))

	.dataa(\Add13~12_combout ),
	.datab(data_4[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add14~11 ),
	.combout(\Add14~12_combout ),
	.cout(\Add14~13 ));
// synopsys translate_off
defparam \Add14~12 .lut_mask = 16'h698E;
defparam \Add14~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N28
cycloneive_lcell_comb \Add14~14 (
// Equation(s):
// \Add14~14_combout  = (data_4[7] & ((\Add13~14_combout  & (\Add14~13  & VCC)) # (!\Add13~14_combout  & (!\Add14~13 )))) # (!data_4[7] & ((\Add13~14_combout  & (!\Add14~13 )) # (!\Add13~14_combout  & ((\Add14~13 ) # (GND)))))
// \Add14~15  = CARRY((data_4[7] & (!\Add13~14_combout  & !\Add14~13 )) # (!data_4[7] & ((!\Add14~13 ) # (!\Add13~14_combout ))))

	.dataa(data_4[7]),
	.datab(\Add13~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add14~13 ),
	.combout(\Add14~14_combout ),
	.cout(\Add14~15 ));
// synopsys translate_off
defparam \Add14~14 .lut_mask = 16'h9617;
defparam \Add14~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N30
cycloneive_lcell_comb \Add14~16 (
// Equation(s):
// \Add14~16_combout  = ((data_4[8] $ (\Add13~16_combout  $ (!\Add14~15 )))) # (GND)
// \Add14~17  = CARRY((data_4[8] & ((\Add13~16_combout ) # (!\Add14~15 ))) # (!data_4[8] & (\Add13~16_combout  & !\Add14~15 )))

	.dataa(data_4[8]),
	.datab(\Add13~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add14~15 ),
	.combout(\Add14~16_combout ),
	.cout(\Add14~17 ));
// synopsys translate_off
defparam \Add14~16 .lut_mask = 16'h698E;
defparam \Add14~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N18
cycloneive_lcell_comb \data_5[7] (
// Equation(s):
// data_5[7] = (GLOBAL(\data_5[0]~0clkctrl_outclk ) & (\rr5|altsyncram_component|auto_generated|q_b [7])) # (!GLOBAL(\data_5[0]~0clkctrl_outclk ) & ((data_5[7])))

	.dataa(gnd),
	.datab(\rr5|altsyncram_component|auto_generated|q_b [7]),
	.datac(\data_5[0]~0clkctrl_outclk ),
	.datad(data_5[7]),
	.cin(gnd),
	.combout(data_5[7]),
	.cout());
// synopsys translate_off
defparam \data_5[7] .lut_mask = 16'hCFC0;
defparam \data_5[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N24
cycloneive_lcell_comb \data_5[6] (
// Equation(s):
// data_5[6] = (GLOBAL(\data_5[0]~0clkctrl_outclk ) & (\rr5|altsyncram_component|auto_generated|q_b [6])) # (!GLOBAL(\data_5[0]~0clkctrl_outclk ) & ((data_5[6])))

	.dataa(\rr5|altsyncram_component|auto_generated|q_b [6]),
	.datab(gnd),
	.datac(\data_5[0]~0clkctrl_outclk ),
	.datad(data_5[6]),
	.cin(gnd),
	.combout(data_5[6]),
	.cout());
// synopsys translate_off
defparam \data_5[6] .lut_mask = 16'hAFA0;
defparam \data_5[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N6
cycloneive_lcell_comb \data_5[5] (
// Equation(s):
// data_5[5] = (GLOBAL(\data_5[0]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [5]))) # (!GLOBAL(\data_5[0]~0clkctrl_outclk ) & (data_5[5]))

	.dataa(data_5[5]),
	.datab(\rr5|altsyncram_component|auto_generated|q_b [5]),
	.datac(\data_5[0]~0clkctrl_outclk ),
	.datad(gnd),
	.cin(gnd),
	.combout(data_5[5]),
	.cout());
// synopsys translate_off
defparam \data_5[5] .lut_mask = 16'hCACA;
defparam \data_5[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N8
cycloneive_lcell_comb \data_5[4] (
// Equation(s):
// data_5[4] = (GLOBAL(\data_5[0]~0clkctrl_outclk ) & (\rr5|altsyncram_component|auto_generated|q_b [4])) # (!GLOBAL(\data_5[0]~0clkctrl_outclk ) & ((data_5[4])))

	.dataa(\data_5[0]~0clkctrl_outclk ),
	.datab(\rr5|altsyncram_component|auto_generated|q_b [4]),
	.datac(data_5[4]),
	.datad(gnd),
	.cin(gnd),
	.combout(data_5[4]),
	.cout());
// synopsys translate_off
defparam \data_5[4] .lut_mask = 16'hD8D8;
defparam \data_5[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N10
cycloneive_lcell_comb \data_5[3] (
// Equation(s):
// data_5[3] = (GLOBAL(\data_5[0]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [3]))) # (!GLOBAL(\data_5[0]~0clkctrl_outclk ) & (data_5[3]))

	.dataa(data_5[3]),
	.datab(gnd),
	.datac(\data_5[0]~0clkctrl_outclk ),
	.datad(\rr5|altsyncram_component|auto_generated|q_b [3]),
	.cin(gnd),
	.combout(data_5[3]),
	.cout());
// synopsys translate_off
defparam \data_5[3] .lut_mask = 16'hFA0A;
defparam \data_5[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N0
cycloneive_lcell_comb \data_5[2] (
// Equation(s):
// data_5[2] = (GLOBAL(\data_5[0]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [2]))) # (!GLOBAL(\data_5[0]~0clkctrl_outclk ) & (data_5[2]))

	.dataa(\data_5[0]~0clkctrl_outclk ),
	.datab(data_5[2]),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(data_5[2]),
	.cout());
// synopsys translate_off
defparam \data_5[2] .lut_mask = 16'hE4E4;
defparam \data_5[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N16
cycloneive_lcell_comb \Add15~4 (
// Equation(s):
// \Add15~4_combout  = ((\Add14~4_combout  $ (data_5[2] $ (!\Add15~3 )))) # (GND)
// \Add15~5  = CARRY((\Add14~4_combout  & ((data_5[2]) # (!\Add15~3 ))) # (!\Add14~4_combout  & (data_5[2] & !\Add15~3 )))

	.dataa(\Add14~4_combout ),
	.datab(data_5[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add15~3 ),
	.combout(\Add15~4_combout ),
	.cout(\Add15~5 ));
// synopsys translate_off
defparam \Add15~4 .lut_mask = 16'h698E;
defparam \Add15~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N18
cycloneive_lcell_comb \Add15~6 (
// Equation(s):
// \Add15~6_combout  = (\Add14~6_combout  & ((data_5[3] & (\Add15~5  & VCC)) # (!data_5[3] & (!\Add15~5 )))) # (!\Add14~6_combout  & ((data_5[3] & (!\Add15~5 )) # (!data_5[3] & ((\Add15~5 ) # (GND)))))
// \Add15~7  = CARRY((\Add14~6_combout  & (!data_5[3] & !\Add15~5 )) # (!\Add14~6_combout  & ((!\Add15~5 ) # (!data_5[3]))))

	.dataa(\Add14~6_combout ),
	.datab(data_5[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add15~5 ),
	.combout(\Add15~6_combout ),
	.cout(\Add15~7 ));
// synopsys translate_off
defparam \Add15~6 .lut_mask = 16'h9617;
defparam \Add15~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N20
cycloneive_lcell_comb \Add15~8 (
// Equation(s):
// \Add15~8_combout  = ((data_5[4] $ (\Add14~8_combout  $ (!\Add15~7 )))) # (GND)
// \Add15~9  = CARRY((data_5[4] & ((\Add14~8_combout ) # (!\Add15~7 ))) # (!data_5[4] & (\Add14~8_combout  & !\Add15~7 )))

	.dataa(data_5[4]),
	.datab(\Add14~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add15~7 ),
	.combout(\Add15~8_combout ),
	.cout(\Add15~9 ));
// synopsys translate_off
defparam \Add15~8 .lut_mask = 16'h698E;
defparam \Add15~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N22
cycloneive_lcell_comb \Add15~10 (
// Equation(s):
// \Add15~10_combout  = (data_5[5] & ((\Add14~10_combout  & (\Add15~9  & VCC)) # (!\Add14~10_combout  & (!\Add15~9 )))) # (!data_5[5] & ((\Add14~10_combout  & (!\Add15~9 )) # (!\Add14~10_combout  & ((\Add15~9 ) # (GND)))))
// \Add15~11  = CARRY((data_5[5] & (!\Add14~10_combout  & !\Add15~9 )) # (!data_5[5] & ((!\Add15~9 ) # (!\Add14~10_combout ))))

	.dataa(data_5[5]),
	.datab(\Add14~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add15~9 ),
	.combout(\Add15~10_combout ),
	.cout(\Add15~11 ));
// synopsys translate_off
defparam \Add15~10 .lut_mask = 16'h9617;
defparam \Add15~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N24
cycloneive_lcell_comb \Add15~12 (
// Equation(s):
// \Add15~12_combout  = ((\Add14~12_combout  $ (data_5[6] $ (!\Add15~11 )))) # (GND)
// \Add15~13  = CARRY((\Add14~12_combout  & ((data_5[6]) # (!\Add15~11 ))) # (!\Add14~12_combout  & (data_5[6] & !\Add15~11 )))

	.dataa(\Add14~12_combout ),
	.datab(data_5[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add15~11 ),
	.combout(\Add15~12_combout ),
	.cout(\Add15~13 ));
// synopsys translate_off
defparam \Add15~12 .lut_mask = 16'h698E;
defparam \Add15~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N26
cycloneive_lcell_comb \Add15~14 (
// Equation(s):
// \Add15~14_combout  = (\Add14~14_combout  & ((data_5[7] & (\Add15~13  & VCC)) # (!data_5[7] & (!\Add15~13 )))) # (!\Add14~14_combout  & ((data_5[7] & (!\Add15~13 )) # (!data_5[7] & ((\Add15~13 ) # (GND)))))
// \Add15~15  = CARRY((\Add14~14_combout  & (!data_5[7] & !\Add15~13 )) # (!\Add14~14_combout  & ((!\Add15~13 ) # (!data_5[7]))))

	.dataa(\Add14~14_combout ),
	.datab(data_5[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add15~13 ),
	.combout(\Add15~14_combout ),
	.cout(\Add15~15 ));
// synopsys translate_off
defparam \Add15~14 .lut_mask = 16'h9617;
defparam \Add15~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N28
cycloneive_lcell_comb \Add15~16 (
// Equation(s):
// \Add15~16_combout  = ((data_5[8] $ (\Add14~16_combout  $ (!\Add15~15 )))) # (GND)
// \Add15~17  = CARRY((data_5[8] & ((\Add14~16_combout ) # (!\Add15~15 ))) # (!data_5[8] & (\Add14~16_combout  & !\Add15~15 )))

	.dataa(data_5[8]),
	.datab(\Add14~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add15~15 ),
	.combout(\Add15~16_combout ),
	.cout(\Add15~17 ));
// synopsys translate_off
defparam \Add15~16 .lut_mask = 16'h698E;
defparam \Add15~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N8
cycloneive_lcell_comb \data_6[7] (
// Equation(s):
// data_6[7] = (GLOBAL(\data_6[16]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [7]))) # (!GLOBAL(\data_6[16]~0clkctrl_outclk ) & (data_6[7]))

	.dataa(gnd),
	.datab(data_6[7]),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [7]),
	.datad(\data_6[16]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_6[7]),
	.cout());
// synopsys translate_off
defparam \data_6[7] .lut_mask = 16'hF0CC;
defparam \data_6[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N18
cycloneive_lcell_comb \data_6[6] (
// Equation(s):
// data_6[6] = (GLOBAL(\data_6[16]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [6]))) # (!GLOBAL(\data_6[16]~0clkctrl_outclk ) & (data_6[6]))

	.dataa(\data_6[16]~0clkctrl_outclk ),
	.datab(data_6[6]),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(data_6[6]),
	.cout());
// synopsys translate_off
defparam \data_6[6] .lut_mask = 16'hE4E4;
defparam \data_6[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N4
cycloneive_lcell_comb \data_6[5] (
// Equation(s):
// data_6[5] = (GLOBAL(\data_6[16]~0clkctrl_outclk ) & (\rr5|altsyncram_component|auto_generated|q_b [5])) # (!GLOBAL(\data_6[16]~0clkctrl_outclk ) & ((data_6[5])))

	.dataa(\rr5|altsyncram_component|auto_generated|q_b [5]),
	.datab(data_6[5]),
	.datac(gnd),
	.datad(\data_6[16]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_6[5]),
	.cout());
// synopsys translate_off
defparam \data_6[5] .lut_mask = 16'hAACC;
defparam \data_6[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N2
cycloneive_lcell_comb \data_6[4] (
// Equation(s):
// data_6[4] = (GLOBAL(\data_6[16]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [4]))) # (!GLOBAL(\data_6[16]~0clkctrl_outclk ) & (data_6[4]))

	.dataa(gnd),
	.datab(data_6[4]),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [4]),
	.datad(\data_6[16]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_6[4]),
	.cout());
// synopsys translate_off
defparam \data_6[4] .lut_mask = 16'hF0CC;
defparam \data_6[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N8
cycloneive_lcell_comb \data_6[3] (
// Equation(s):
// data_6[3] = (GLOBAL(\data_6[16]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [3]))) # (!GLOBAL(\data_6[16]~0clkctrl_outclk ) & (data_6[3]))

	.dataa(gnd),
	.datab(data_6[3]),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [3]),
	.datad(\data_6[16]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_6[3]),
	.cout());
// synopsys translate_off
defparam \data_6[3] .lut_mask = 16'hF0CC;
defparam \data_6[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N2
cycloneive_lcell_comb \data_6[2] (
// Equation(s):
// data_6[2] = (GLOBAL(\data_6[16]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [2]))) # (!GLOBAL(\data_6[16]~0clkctrl_outclk ) & (data_6[2]))

	.dataa(gnd),
	.datab(data_6[2]),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [2]),
	.datad(\data_6[16]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_6[2]),
	.cout());
// synopsys translate_off
defparam \data_6[2] .lut_mask = 16'hF0CC;
defparam \data_6[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N16
cycloneive_lcell_comb \Add16~4 (
// Equation(s):
// \Add16~4_combout  = ((\Add15~4_combout  $ (data_6[2] $ (!\Add16~3 )))) # (GND)
// \Add16~5  = CARRY((\Add15~4_combout  & ((data_6[2]) # (!\Add16~3 ))) # (!\Add15~4_combout  & (data_6[2] & !\Add16~3 )))

	.dataa(\Add15~4_combout ),
	.datab(data_6[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add16~3 ),
	.combout(\Add16~4_combout ),
	.cout(\Add16~5 ));
// synopsys translate_off
defparam \Add16~4 .lut_mask = 16'h698E;
defparam \Add16~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N18
cycloneive_lcell_comb \Add16~6 (
// Equation(s):
// \Add16~6_combout  = (data_6[3] & ((\Add15~6_combout  & (\Add16~5  & VCC)) # (!\Add15~6_combout  & (!\Add16~5 )))) # (!data_6[3] & ((\Add15~6_combout  & (!\Add16~5 )) # (!\Add15~6_combout  & ((\Add16~5 ) # (GND)))))
// \Add16~7  = CARRY((data_6[3] & (!\Add15~6_combout  & !\Add16~5 )) # (!data_6[3] & ((!\Add16~5 ) # (!\Add15~6_combout ))))

	.dataa(data_6[3]),
	.datab(\Add15~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add16~5 ),
	.combout(\Add16~6_combout ),
	.cout(\Add16~7 ));
// synopsys translate_off
defparam \Add16~6 .lut_mask = 16'h9617;
defparam \Add16~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N20
cycloneive_lcell_comb \Add16~8 (
// Equation(s):
// \Add16~8_combout  = ((data_6[4] $ (\Add15~8_combout  $ (!\Add16~7 )))) # (GND)
// \Add16~9  = CARRY((data_6[4] & ((\Add15~8_combout ) # (!\Add16~7 ))) # (!data_6[4] & (\Add15~8_combout  & !\Add16~7 )))

	.dataa(data_6[4]),
	.datab(\Add15~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add16~7 ),
	.combout(\Add16~8_combout ),
	.cout(\Add16~9 ));
// synopsys translate_off
defparam \Add16~8 .lut_mask = 16'h698E;
defparam \Add16~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N22
cycloneive_lcell_comb \Add16~10 (
// Equation(s):
// \Add16~10_combout  = (data_6[5] & ((\Add15~10_combout  & (\Add16~9  & VCC)) # (!\Add15~10_combout  & (!\Add16~9 )))) # (!data_6[5] & ((\Add15~10_combout  & (!\Add16~9 )) # (!\Add15~10_combout  & ((\Add16~9 ) # (GND)))))
// \Add16~11  = CARRY((data_6[5] & (!\Add15~10_combout  & !\Add16~9 )) # (!data_6[5] & ((!\Add16~9 ) # (!\Add15~10_combout ))))

	.dataa(data_6[5]),
	.datab(\Add15~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add16~9 ),
	.combout(\Add16~10_combout ),
	.cout(\Add16~11 ));
// synopsys translate_off
defparam \Add16~10 .lut_mask = 16'h9617;
defparam \Add16~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N24
cycloneive_lcell_comb \Add16~12 (
// Equation(s):
// \Add16~12_combout  = ((data_6[6] $ (\Add15~12_combout  $ (!\Add16~11 )))) # (GND)
// \Add16~13  = CARRY((data_6[6] & ((\Add15~12_combout ) # (!\Add16~11 ))) # (!data_6[6] & (\Add15~12_combout  & !\Add16~11 )))

	.dataa(data_6[6]),
	.datab(\Add15~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add16~11 ),
	.combout(\Add16~12_combout ),
	.cout(\Add16~13 ));
// synopsys translate_off
defparam \Add16~12 .lut_mask = 16'h698E;
defparam \Add16~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N26
cycloneive_lcell_comb \Add16~14 (
// Equation(s):
// \Add16~14_combout  = (\Add15~14_combout  & ((data_6[7] & (\Add16~13  & VCC)) # (!data_6[7] & (!\Add16~13 )))) # (!\Add15~14_combout  & ((data_6[7] & (!\Add16~13 )) # (!data_6[7] & ((\Add16~13 ) # (GND)))))
// \Add16~15  = CARRY((\Add15~14_combout  & (!data_6[7] & !\Add16~13 )) # (!\Add15~14_combout  & ((!\Add16~13 ) # (!data_6[7]))))

	.dataa(\Add15~14_combout ),
	.datab(data_6[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add16~13 ),
	.combout(\Add16~14_combout ),
	.cout(\Add16~15 ));
// synopsys translate_off
defparam \Add16~14 .lut_mask = 16'h9617;
defparam \Add16~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N28
cycloneive_lcell_comb \Add16~16 (
// Equation(s):
// \Add16~16_combout  = ((data_6[8] $ (\Add15~16_combout  $ (!\Add16~15 )))) # (GND)
// \Add16~17  = CARRY((data_6[8] & ((\Add15~16_combout ) # (!\Add16~15 ))) # (!data_6[8] & (\Add15~16_combout  & !\Add16~15 )))

	.dataa(data_6[8]),
	.datab(\Add15~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add16~15 ),
	.combout(\Add16~16_combout ),
	.cout(\Add16~17 ));
// synopsys translate_off
defparam \Add16~16 .lut_mask = 16'h698E;
defparam \Add16~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N4
cycloneive_lcell_comb \data_7[7] (
// Equation(s):
// data_7[7] = (GLOBAL(\data_7[31]~0clkctrl_outclk ) & (\rr5|altsyncram_component|auto_generated|q_b [7])) # (!GLOBAL(\data_7[31]~0clkctrl_outclk ) & ((data_7[7])))

	.dataa(\rr5|altsyncram_component|auto_generated|q_b [7]),
	.datab(gnd),
	.datac(data_7[7]),
	.datad(\data_7[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_7[7]),
	.cout());
// synopsys translate_off
defparam \data_7[7] .lut_mask = 16'hAAF0;
defparam \data_7[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N22
cycloneive_lcell_comb \data_7[6] (
// Equation(s):
// data_7[6] = (GLOBAL(\data_7[31]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [6]))) # (!GLOBAL(\data_7[31]~0clkctrl_outclk ) & (data_7[6]))

	.dataa(data_7[6]),
	.datab(gnd),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [6]),
	.datad(\data_7[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_7[6]),
	.cout());
// synopsys translate_off
defparam \data_7[6] .lut_mask = 16'hF0AA;
defparam \data_7[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N8
cycloneive_lcell_comb \data_7[5] (
// Equation(s):
// data_7[5] = (GLOBAL(\data_7[31]~0clkctrl_outclk ) & (\rr5|altsyncram_component|auto_generated|q_b [5])) # (!GLOBAL(\data_7[31]~0clkctrl_outclk ) & ((data_7[5])))

	.dataa(\rr5|altsyncram_component|auto_generated|q_b [5]),
	.datab(data_7[5]),
	.datac(gnd),
	.datad(\data_7[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_7[5]),
	.cout());
// synopsys translate_off
defparam \data_7[5] .lut_mask = 16'hAACC;
defparam \data_7[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N6
cycloneive_lcell_comb \data_7[4] (
// Equation(s):
// data_7[4] = (GLOBAL(\data_7[31]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [4]))) # (!GLOBAL(\data_7[31]~0clkctrl_outclk ) & (data_7[4]))

	.dataa(data_7[4]),
	.datab(gnd),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [4]),
	.datad(\data_7[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_7[4]),
	.cout());
// synopsys translate_off
defparam \data_7[4] .lut_mask = 16'hF0AA;
defparam \data_7[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N14
cycloneive_lcell_comb \data_7[3] (
// Equation(s):
// data_7[3] = (GLOBAL(\data_7[31]~0clkctrl_outclk ) & (\rr5|altsyncram_component|auto_generated|q_b [3])) # (!GLOBAL(\data_7[31]~0clkctrl_outclk ) & ((data_7[3])))

	.dataa(gnd),
	.datab(\rr5|altsyncram_component|auto_generated|q_b [3]),
	.datac(data_7[3]),
	.datad(\data_7[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_7[3]),
	.cout());
// synopsys translate_off
defparam \data_7[3] .lut_mask = 16'hCCF0;
defparam \data_7[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N24
cycloneive_lcell_comb \data_7[2] (
// Equation(s):
// data_7[2] = (GLOBAL(\data_7[31]~0clkctrl_outclk ) & (\rr5|altsyncram_component|auto_generated|q_b [2])) # (!GLOBAL(\data_7[31]~0clkctrl_outclk ) & ((data_7[2])))

	.dataa(gnd),
	.datab(\rr5|altsyncram_component|auto_generated|q_b [2]),
	.datac(\data_7[31]~0clkctrl_outclk ),
	.datad(data_7[2]),
	.cin(gnd),
	.combout(data_7[2]),
	.cout());
// synopsys translate_off
defparam \data_7[2] .lut_mask = 16'hCFC0;
defparam \data_7[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N14
cycloneive_lcell_comb \Add17~4 (
// Equation(s):
// \Add17~4_combout  = ((\Add16~4_combout  $ (data_7[2] $ (!\Add17~3 )))) # (GND)
// \Add17~5  = CARRY((\Add16~4_combout  & ((data_7[2]) # (!\Add17~3 ))) # (!\Add16~4_combout  & (data_7[2] & !\Add17~3 )))

	.dataa(\Add16~4_combout ),
	.datab(data_7[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add17~3 ),
	.combout(\Add17~4_combout ),
	.cout(\Add17~5 ));
// synopsys translate_off
defparam \Add17~4 .lut_mask = 16'h698E;
defparam \Add17~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N16
cycloneive_lcell_comb \Add17~6 (
// Equation(s):
// \Add17~6_combout  = (data_7[3] & ((\Add16~6_combout  & (\Add17~5  & VCC)) # (!\Add16~6_combout  & (!\Add17~5 )))) # (!data_7[3] & ((\Add16~6_combout  & (!\Add17~5 )) # (!\Add16~6_combout  & ((\Add17~5 ) # (GND)))))
// \Add17~7  = CARRY((data_7[3] & (!\Add16~6_combout  & !\Add17~5 )) # (!data_7[3] & ((!\Add17~5 ) # (!\Add16~6_combout ))))

	.dataa(data_7[3]),
	.datab(\Add16~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add17~5 ),
	.combout(\Add17~6_combout ),
	.cout(\Add17~7 ));
// synopsys translate_off
defparam \Add17~6 .lut_mask = 16'h9617;
defparam \Add17~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N18
cycloneive_lcell_comb \Add17~8 (
// Equation(s):
// \Add17~8_combout  = ((data_7[4] $ (\Add16~8_combout  $ (!\Add17~7 )))) # (GND)
// \Add17~9  = CARRY((data_7[4] & ((\Add16~8_combout ) # (!\Add17~7 ))) # (!data_7[4] & (\Add16~8_combout  & !\Add17~7 )))

	.dataa(data_7[4]),
	.datab(\Add16~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add17~7 ),
	.combout(\Add17~8_combout ),
	.cout(\Add17~9 ));
// synopsys translate_off
defparam \Add17~8 .lut_mask = 16'h698E;
defparam \Add17~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N20
cycloneive_lcell_comb \Add17~10 (
// Equation(s):
// \Add17~10_combout  = (data_7[5] & ((\Add16~10_combout  & (\Add17~9  & VCC)) # (!\Add16~10_combout  & (!\Add17~9 )))) # (!data_7[5] & ((\Add16~10_combout  & (!\Add17~9 )) # (!\Add16~10_combout  & ((\Add17~9 ) # (GND)))))
// \Add17~11  = CARRY((data_7[5] & (!\Add16~10_combout  & !\Add17~9 )) # (!data_7[5] & ((!\Add17~9 ) # (!\Add16~10_combout ))))

	.dataa(data_7[5]),
	.datab(\Add16~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add17~9 ),
	.combout(\Add17~10_combout ),
	.cout(\Add17~11 ));
// synopsys translate_off
defparam \Add17~10 .lut_mask = 16'h9617;
defparam \Add17~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N22
cycloneive_lcell_comb \Add17~12 (
// Equation(s):
// \Add17~12_combout  = ((data_7[6] $ (\Add16~12_combout  $ (!\Add17~11 )))) # (GND)
// \Add17~13  = CARRY((data_7[6] & ((\Add16~12_combout ) # (!\Add17~11 ))) # (!data_7[6] & (\Add16~12_combout  & !\Add17~11 )))

	.dataa(data_7[6]),
	.datab(\Add16~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add17~11 ),
	.combout(\Add17~12_combout ),
	.cout(\Add17~13 ));
// synopsys translate_off
defparam \Add17~12 .lut_mask = 16'h698E;
defparam \Add17~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N24
cycloneive_lcell_comb \Add17~14 (
// Equation(s):
// \Add17~14_combout  = (\Add16~14_combout  & ((data_7[7] & (\Add17~13  & VCC)) # (!data_7[7] & (!\Add17~13 )))) # (!\Add16~14_combout  & ((data_7[7] & (!\Add17~13 )) # (!data_7[7] & ((\Add17~13 ) # (GND)))))
// \Add17~15  = CARRY((\Add16~14_combout  & (!data_7[7] & !\Add17~13 )) # (!\Add16~14_combout  & ((!\Add17~13 ) # (!data_7[7]))))

	.dataa(\Add16~14_combout ),
	.datab(data_7[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add17~13 ),
	.combout(\Add17~14_combout ),
	.cout(\Add17~15 ));
// synopsys translate_off
defparam \Add17~14 .lut_mask = 16'h9617;
defparam \Add17~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N26
cycloneive_lcell_comb \Add17~16 (
// Equation(s):
// \Add17~16_combout  = ((data_7[8] $ (\Add16~16_combout  $ (!\Add17~15 )))) # (GND)
// \Add17~17  = CARRY((data_7[8] & ((\Add16~16_combout ) # (!\Add17~15 ))) # (!data_7[8] & (\Add16~16_combout  & !\Add17~15 )))

	.dataa(data_7[8]),
	.datab(\Add16~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add17~15 ),
	.combout(\Add17~16_combout ),
	.cout(\Add17~17 ));
// synopsys translate_off
defparam \Add17~16 .lut_mask = 16'h698E;
defparam \Add17~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N28
cycloneive_lcell_comb \data_8[8] (
// Equation(s):
// data_8[8] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [8]))) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & (data_8[8]))

	.dataa(gnd),
	.datab(data_8[8]),
	.datac(\data_8[31]~0clkctrl_outclk ),
	.datad(\rr5|altsyncram_component|auto_generated|q_b [8]),
	.cin(gnd),
	.combout(data_8[8]),
	.cout());
// synopsys translate_off
defparam \data_8[8] .lut_mask = 16'hFC0C;
defparam \data_8[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N6
cycloneive_lcell_comb \data_8[7] (
// Equation(s):
// data_8[7] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [7]))) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & (data_8[7]))

	.dataa(data_8[7]),
	.datab(gnd),
	.datac(\data_8[31]~0clkctrl_outclk ),
	.datad(\rr5|altsyncram_component|auto_generated|q_b [7]),
	.cin(gnd),
	.combout(data_8[7]),
	.cout());
// synopsys translate_off
defparam \data_8[7] .lut_mask = 16'hFA0A;
defparam \data_8[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N20
cycloneive_lcell_comb \data_8[6] (
// Equation(s):
// data_8[6] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [6]))) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & (data_8[6]))

	.dataa(gnd),
	.datab(data_8[6]),
	.datac(\data_8[31]~0clkctrl_outclk ),
	.datad(\rr5|altsyncram_component|auto_generated|q_b [6]),
	.cin(gnd),
	.combout(data_8[6]),
	.cout());
// synopsys translate_off
defparam \data_8[6] .lut_mask = 16'hFC0C;
defparam \data_8[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N2
cycloneive_lcell_comb \data_8[5] (
// Equation(s):
// data_8[5] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [5]))) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & (data_8[5]))

	.dataa(\data_8[31]~0clkctrl_outclk ),
	.datab(data_8[5]),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(data_8[5]),
	.cout());
// synopsys translate_off
defparam \data_8[5] .lut_mask = 16'hE4E4;
defparam \data_8[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N4
cycloneive_lcell_comb \data_8[4] (
// Equation(s):
// data_8[4] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [4]))) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & (data_8[4]))

	.dataa(\data_8[31]~0clkctrl_outclk ),
	.datab(gnd),
	.datac(data_8[4]),
	.datad(\rr5|altsyncram_component|auto_generated|q_b [4]),
	.cin(gnd),
	.combout(data_8[4]),
	.cout());
// synopsys translate_off
defparam \data_8[4] .lut_mask = 16'hFA50;
defparam \data_8[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N22
cycloneive_lcell_comb \data_8[3] (
// Equation(s):
// data_8[3] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [3]))) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & (data_8[3]))

	.dataa(data_8[3]),
	.datab(gnd),
	.datac(\data_8[31]~0clkctrl_outclk ),
	.datad(\rr5|altsyncram_component|auto_generated|q_b [3]),
	.cin(gnd),
	.combout(data_8[3]),
	.cout());
// synopsys translate_off
defparam \data_8[3] .lut_mask = 16'hFA0A;
defparam \data_8[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N24
cycloneive_lcell_comb \data_8[2] (
// Equation(s):
// data_8[2] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & (\rr5|altsyncram_component|auto_generated|q_b [2])) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((data_8[2])))

	.dataa(\rr5|altsyncram_component|auto_generated|q_b [2]),
	.datab(data_8[2]),
	.datac(\data_8[31]~0clkctrl_outclk ),
	.datad(gnd),
	.cin(gnd),
	.combout(data_8[2]),
	.cout());
// synopsys translate_off
defparam \data_8[2] .lut_mask = 16'hACAC;
defparam \data_8[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N14
cycloneive_lcell_comb \Add18~4 (
// Equation(s):
// \Add18~4_combout  = ((\Add17~4_combout  $ (data_8[2] $ (!\Add18~3 )))) # (GND)
// \Add18~5  = CARRY((\Add17~4_combout  & ((data_8[2]) # (!\Add18~3 ))) # (!\Add17~4_combout  & (data_8[2] & !\Add18~3 )))

	.dataa(\Add17~4_combout ),
	.datab(data_8[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add18~3 ),
	.combout(\Add18~4_combout ),
	.cout(\Add18~5 ));
// synopsys translate_off
defparam \Add18~4 .lut_mask = 16'h698E;
defparam \Add18~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N16
cycloneive_lcell_comb \Add18~6 (
// Equation(s):
// \Add18~6_combout  = (\Add17~6_combout  & ((data_8[3] & (\Add18~5  & VCC)) # (!data_8[3] & (!\Add18~5 )))) # (!\Add17~6_combout  & ((data_8[3] & (!\Add18~5 )) # (!data_8[3] & ((\Add18~5 ) # (GND)))))
// \Add18~7  = CARRY((\Add17~6_combout  & (!data_8[3] & !\Add18~5 )) # (!\Add17~6_combout  & ((!\Add18~5 ) # (!data_8[3]))))

	.dataa(\Add17~6_combout ),
	.datab(data_8[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add18~5 ),
	.combout(\Add18~6_combout ),
	.cout(\Add18~7 ));
// synopsys translate_off
defparam \Add18~6 .lut_mask = 16'h9617;
defparam \Add18~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N18
cycloneive_lcell_comb \Add18~8 (
// Equation(s):
// \Add18~8_combout  = ((data_8[4] $ (\Add17~8_combout  $ (!\Add18~7 )))) # (GND)
// \Add18~9  = CARRY((data_8[4] & ((\Add17~8_combout ) # (!\Add18~7 ))) # (!data_8[4] & (\Add17~8_combout  & !\Add18~7 )))

	.dataa(data_8[4]),
	.datab(\Add17~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add18~7 ),
	.combout(\Add18~8_combout ),
	.cout(\Add18~9 ));
// synopsys translate_off
defparam \Add18~8 .lut_mask = 16'h698E;
defparam \Add18~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N20
cycloneive_lcell_comb \Add18~10 (
// Equation(s):
// \Add18~10_combout  = (data_8[5] & ((\Add17~10_combout  & (\Add18~9  & VCC)) # (!\Add17~10_combout  & (!\Add18~9 )))) # (!data_8[5] & ((\Add17~10_combout  & (!\Add18~9 )) # (!\Add17~10_combout  & ((\Add18~9 ) # (GND)))))
// \Add18~11  = CARRY((data_8[5] & (!\Add17~10_combout  & !\Add18~9 )) # (!data_8[5] & ((!\Add18~9 ) # (!\Add17~10_combout ))))

	.dataa(data_8[5]),
	.datab(\Add17~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add18~9 ),
	.combout(\Add18~10_combout ),
	.cout(\Add18~11 ));
// synopsys translate_off
defparam \Add18~10 .lut_mask = 16'h9617;
defparam \Add18~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N22
cycloneive_lcell_comb \Add18~12 (
// Equation(s):
// \Add18~12_combout  = ((data_8[6] $ (\Add17~12_combout  $ (!\Add18~11 )))) # (GND)
// \Add18~13  = CARRY((data_8[6] & ((\Add17~12_combout ) # (!\Add18~11 ))) # (!data_8[6] & (\Add17~12_combout  & !\Add18~11 )))

	.dataa(data_8[6]),
	.datab(\Add17~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add18~11 ),
	.combout(\Add18~12_combout ),
	.cout(\Add18~13 ));
// synopsys translate_off
defparam \Add18~12 .lut_mask = 16'h698E;
defparam \Add18~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N24
cycloneive_lcell_comb \Add18~14 (
// Equation(s):
// \Add18~14_combout  = (data_8[7] & ((\Add17~14_combout  & (\Add18~13  & VCC)) # (!\Add17~14_combout  & (!\Add18~13 )))) # (!data_8[7] & ((\Add17~14_combout  & (!\Add18~13 )) # (!\Add17~14_combout  & ((\Add18~13 ) # (GND)))))
// \Add18~15  = CARRY((data_8[7] & (!\Add17~14_combout  & !\Add18~13 )) # (!data_8[7] & ((!\Add18~13 ) # (!\Add17~14_combout ))))

	.dataa(data_8[7]),
	.datab(\Add17~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add18~13 ),
	.combout(\Add18~14_combout ),
	.cout(\Add18~15 ));
// synopsys translate_off
defparam \Add18~14 .lut_mask = 16'h9617;
defparam \Add18~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N26
cycloneive_lcell_comb \Add18~16 (
// Equation(s):
// \Add18~16_combout  = ((\Add17~16_combout  $ (data_8[8] $ (!\Add18~15 )))) # (GND)
// \Add18~17  = CARRY((\Add17~16_combout  & ((data_8[8]) # (!\Add18~15 ))) # (!\Add17~16_combout  & (data_8[8] & !\Add18~15 )))

	.dataa(\Add17~16_combout ),
	.datab(data_8[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add18~15 ),
	.combout(\Add18~16_combout ),
	.cout(\Add18~17 ));
// synopsys translate_off
defparam \Add18~16 .lut_mask = 16'h698E;
defparam \Add18~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N4
cycloneive_lcell_comb \sum[8] (
// Equation(s):
// sum[8] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & (\Add18~16_combout )) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((sum[8])))

	.dataa(\Add18~16_combout ),
	.datab(gnd),
	.datac(sum[8]),
	.datad(\data_8[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(sum[8]),
	.cout());
// synopsys translate_off
defparam \sum[8] .lut_mask = 16'hAAF0;
defparam \sum[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y49_N22
cycloneive_lcell_comb \sum_ram_data_in[8] (
// Equation(s):
// sum_ram_data_in[8] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & (sum[8])) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((sum_ram_data_in[8])))

	.dataa(gnd),
	.datab(sum[8]),
	.datac(sum_ram_data_in[8]),
	.datad(\data_8[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(sum_ram_data_in[8]),
	.cout());
// synopsys translate_off
defparam \sum_ram_data_in[8] .lut_mask = 16'hCCF0;
defparam \sum_ram_data_in[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y60_N0
cycloneive_ram_block \rr2|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({filt_write_addr[10],filt_write_addr[9],filt_write_addr[8],filt_write_addr[7],filt_write_addr[6],filt_write_addr[5],filt_write_addr[4],filt_write_addr[3],filt_write_addr[2],filt_write_addr[1],filt_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({filt_read_addr[10],filt_read_addr[9],filt_read_addr[8],filt_read_addr[7],filt_read_addr[6],filt_read_addr[5],filt_read_addr[4],filt_read_addr[3],filt_read_addr[2],filt_read_addr[1],filt_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr2|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr2|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ALTSYNCRAM";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 11;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 4;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 2047;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 2048;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 96;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 11;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 4;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a9 .port_b_last_address = 2047;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 2048;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_width = 96;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X77_Y61_N6
cycloneive_lcell_comb \Selector109~0 (
// Equation(s):
// \Selector109~0_combout  = (!\Equal2~0_combout  & ((\Equal2~1_combout  & (\rr2|altsyncram_component|auto_generated|q_b [41])) # (!\Equal2~1_combout  & ((\rr2|altsyncram_component|auto_generated|q_b [9])))))

	.dataa(\rr2|altsyncram_component|auto_generated|q_b [41]),
	.datab(\Equal2~0_combout ),
	.datac(\rr2|altsyncram_component|auto_generated|q_b [9]),
	.datad(\Equal2~1_combout ),
	.cin(gnd),
	.combout(\Selector109~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector109~0 .lut_mask = 16'h2230;
defparam \Selector109~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y61_N0
cycloneive_lcell_comb \Selector109~1 (
// Equation(s):
// \Selector109~1_combout  = (\Selector109~0_combout ) # ((\rr2|altsyncram_component|auto_generated|q_b [73] & \Equal2~0_combout ))

	.dataa(\rr2|altsyncram_component|auto_generated|q_b [73]),
	.datab(gnd),
	.datac(\Selector109~0_combout ),
	.datad(\Equal2~0_combout ),
	.cin(gnd),
	.combout(\Selector109~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector109~1 .lut_mask = 16'hFAF0;
defparam \Selector109~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y61_N14
cycloneive_lcell_comb \proc_ram_data_in[9] (
// Equation(s):
// proc_ram_data_in[9] = (GLOBAL(\proc_write_addr[1]~0clkctrl_outclk ) & (\Selector109~1_combout )) # (!GLOBAL(\proc_write_addr[1]~0clkctrl_outclk ) & ((proc_ram_data_in[9])))

	.dataa(gnd),
	.datab(\Selector109~1_combout ),
	.datac(proc_ram_data_in[9]),
	.datad(\proc_write_addr[1]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(proc_ram_data_in[9]),
	.cout());
// synopsys translate_off
defparam \proc_ram_data_in[9] .lut_mask = 16'hCCF0;
defparam \proc_ram_data_in[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y57_N0
cycloneive_ram_block \rr3|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\proc_write_en~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\proc_read_en~combout ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\proc_write_en~combout ),
	.ena1(\rr3|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({proc_ram_data_in[9]}),
	.portaaddr({proc_write_addr[12],proc_write_addr[11],proc_write_addr[10],proc_write_addr[9],proc_write_addr[8],proc_write_addr[7],proc_write_addr[6],proc_write_addr[5],proc_write_addr[4],proc_write_addr[3],proc_write_addr[2],proc_write_addr[1],proc_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({proc_read_addr[12],proc_read_addr[11],proc_read_addr[10],proc_read_addr[9],proc_read_addr[8],proc_read_addr[7],proc_read_addr[6],proc_read_addr[5],proc_read_addr[4],proc_read_addr[3],proc_read_addr[2],proc_read_addr[1],proc_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr3|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr3|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "processed_ram:rr3|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X50_Y53_N12
cycloneive_lcell_comb \output_ram_data_in[9] (
// Equation(s):
// output_ram_data_in[9] = (GLOBAL(\output_ram_data_in[0]~0clkctrl_outclk ) & ((\rr3|altsyncram_component|auto_generated|q_b [9]))) # (!GLOBAL(\output_ram_data_in[0]~0clkctrl_outclk ) & (output_ram_data_in[9]))

	.dataa(output_ram_data_in[9]),
	.datab(gnd),
	.datac(\output_ram_data_in[0]~0clkctrl_outclk ),
	.datad(\rr3|altsyncram_component|auto_generated|q_b [9]),
	.cin(gnd),
	.combout(output_ram_data_in[9]),
	.cout());
// synopsys translate_off
defparam \output_ram_data_in[9] .lut_mask = 16'hFA0A;
defparam \output_ram_data_in[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y53_N0
cycloneive_ram_block \rr5|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\output_write_en~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\output_read_en~combout ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\output_write_en~combout ),
	.ena1(\rr5|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({output_ram_data_in[9]}),
	.portaaddr({output_write_addr[12],output_write_addr[11],output_write_addr[10],output_write_addr[9],output_write_addr[8],output_write_addr[7],output_write_addr[6],output_write_addr[5],output_write_addr[4],output_write_addr[3],output_write_addr[2],output_write_addr[1],output_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({output_read_addr[12],output_read_addr[11],output_read_addr[10],output_read_addr[9],output_read_addr[8],output_read_addr[7],output_read_addr[6],output_read_addr[5],output_read_addr[4],output_read_addr[3],output_read_addr[2],output_read_addr[1],output_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr5|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr5|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N14
cycloneive_lcell_comb \data_8[9] (
// Equation(s):
// data_8[9] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [9]))) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & (data_8[9]))

	.dataa(gnd),
	.datab(data_8[9]),
	.datac(\data_8[31]~0clkctrl_outclk ),
	.datad(\rr5|altsyncram_component|auto_generated|q_b [9]),
	.cin(gnd),
	.combout(data_8[9]),
	.cout());
// synopsys translate_off
defparam \data_8[9] .lut_mask = 16'hFC0C;
defparam \data_8[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N18
cycloneive_lcell_comb \data_7[9] (
// Equation(s):
// data_7[9] = (GLOBAL(\data_7[31]~0clkctrl_outclk ) & (\rr5|altsyncram_component|auto_generated|q_b [9])) # (!GLOBAL(\data_7[31]~0clkctrl_outclk ) & ((data_7[9])))

	.dataa(\rr5|altsyncram_component|auto_generated|q_b [9]),
	.datab(data_7[9]),
	.datac(gnd),
	.datad(\data_7[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_7[9]),
	.cout());
// synopsys translate_off
defparam \data_7[9] .lut_mask = 16'hAACC;
defparam \data_7[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N4
cycloneive_lcell_comb \data_6[9] (
// Equation(s):
// data_6[9] = (GLOBAL(\data_6[16]~0clkctrl_outclk ) & (\rr5|altsyncram_component|auto_generated|q_b [9])) # (!GLOBAL(\data_6[16]~0clkctrl_outclk ) & ((data_6[9])))

	.dataa(\rr5|altsyncram_component|auto_generated|q_b [9]),
	.datab(data_6[9]),
	.datac(gnd),
	.datad(\data_6[16]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_6[9]),
	.cout());
// synopsys translate_off
defparam \data_6[9] .lut_mask = 16'hAACC;
defparam \data_6[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N20
cycloneive_lcell_comb \data_1[9] (
// Equation(s):
// data_1[9] = (GLOBAL(\data_1[0]~0clkctrl_outclk ) & (\rr5|altsyncram_component|auto_generated|q_b [9])) # (!GLOBAL(\data_1[0]~0clkctrl_outclk ) & ((data_1[9])))

	.dataa(gnd),
	.datab(\rr5|altsyncram_component|auto_generated|q_b [9]),
	.datac(\data_1[0]~0clkctrl_outclk ),
	.datad(data_1[9]),
	.cin(gnd),
	.combout(data_1[9]),
	.cout());
// synopsys translate_off
defparam \data_1[9] .lut_mask = 16'hCFC0;
defparam \data_1[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N24
cycloneive_lcell_comb \data_2[9] (
// Equation(s):
// data_2[9] = (GLOBAL(\data_2[0]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [9]))) # (!GLOBAL(\data_2[0]~0clkctrl_outclk ) & (data_2[9]))

	.dataa(gnd),
	.datab(data_2[9]),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [9]),
	.datad(\data_2[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_2[9]),
	.cout());
// synopsys translate_off
defparam \data_2[9] .lut_mask = 16'hF0CC;
defparam \data_2[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N2
cycloneive_lcell_comb \Add12~18 (
// Equation(s):
// \Add12~18_combout  = (data_1[9] & ((data_2[9] & (\Add12~17  & VCC)) # (!data_2[9] & (!\Add12~17 )))) # (!data_1[9] & ((data_2[9] & (!\Add12~17 )) # (!data_2[9] & ((\Add12~17 ) # (GND)))))
// \Add12~19  = CARRY((data_1[9] & (!data_2[9] & !\Add12~17 )) # (!data_1[9] & ((!\Add12~17 ) # (!data_2[9]))))

	.dataa(data_1[9]),
	.datab(data_2[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add12~17 ),
	.combout(\Add12~18_combout ),
	.cout(\Add12~19 ));
// synopsys translate_off
defparam \Add12~18 .lut_mask = 16'h9617;
defparam \Add12~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N30
cycloneive_lcell_comb \data_3[9] (
// Equation(s):
// data_3[9] = (GLOBAL(\data_3[0]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [9]))) # (!GLOBAL(\data_3[0]~0clkctrl_outclk ) & (data_3[9]))

	.dataa(data_3[9]),
	.datab(gnd),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [9]),
	.datad(\data_3[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_3[9]),
	.cout());
// synopsys translate_off
defparam \data_3[9] .lut_mask = 16'hF0AA;
defparam \data_3[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N0
cycloneive_lcell_comb \Add13~18 (
// Equation(s):
// \Add13~18_combout  = (\Add12~18_combout  & ((data_3[9] & (\Add13~17  & VCC)) # (!data_3[9] & (!\Add13~17 )))) # (!\Add12~18_combout  & ((data_3[9] & (!\Add13~17 )) # (!data_3[9] & ((\Add13~17 ) # (GND)))))
// \Add13~19  = CARRY((\Add12~18_combout  & (!data_3[9] & !\Add13~17 )) # (!\Add12~18_combout  & ((!\Add13~17 ) # (!data_3[9]))))

	.dataa(\Add12~18_combout ),
	.datab(data_3[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add13~17 ),
	.combout(\Add13~18_combout ),
	.cout(\Add13~19 ));
// synopsys translate_off
defparam \Add13~18 .lut_mask = 16'h9617;
defparam \Add13~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N18
cycloneive_lcell_comb \data_4[9] (
// Equation(s):
// data_4[9] = (GLOBAL(\data_4[0]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [9]))) # (!GLOBAL(\data_4[0]~0clkctrl_outclk ) & (data_4[9]))

	.dataa(gnd),
	.datab(data_4[9]),
	.datac(\data_4[0]~0clkctrl_outclk ),
	.datad(\rr5|altsyncram_component|auto_generated|q_b [9]),
	.cin(gnd),
	.combout(data_4[9]),
	.cout());
// synopsys translate_off
defparam \data_4[9] .lut_mask = 16'hFC0C;
defparam \data_4[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N0
cycloneive_lcell_comb \Add14~18 (
// Equation(s):
// \Add14~18_combout  = (\Add13~18_combout  & ((data_4[9] & (\Add14~17  & VCC)) # (!data_4[9] & (!\Add14~17 )))) # (!\Add13~18_combout  & ((data_4[9] & (!\Add14~17 )) # (!data_4[9] & ((\Add14~17 ) # (GND)))))
// \Add14~19  = CARRY((\Add13~18_combout  & (!data_4[9] & !\Add14~17 )) # (!\Add13~18_combout  & ((!\Add14~17 ) # (!data_4[9]))))

	.dataa(\Add13~18_combout ),
	.datab(data_4[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add14~17 ),
	.combout(\Add14~18_combout ),
	.cout(\Add14~19 ));
// synopsys translate_off
defparam \Add14~18 .lut_mask = 16'h9617;
defparam \Add14~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N10
cycloneive_lcell_comb \data_5[9] (
// Equation(s):
// data_5[9] = (GLOBAL(\data_5[0]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [9]))) # (!GLOBAL(\data_5[0]~0clkctrl_outclk ) & (data_5[9]))

	.dataa(data_5[9]),
	.datab(gnd),
	.datac(\data_5[0]~0clkctrl_outclk ),
	.datad(\rr5|altsyncram_component|auto_generated|q_b [9]),
	.cin(gnd),
	.combout(data_5[9]),
	.cout());
// synopsys translate_off
defparam \data_5[9] .lut_mask = 16'hFA0A;
defparam \data_5[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N30
cycloneive_lcell_comb \Add15~18 (
// Equation(s):
// \Add15~18_combout  = (\Add14~18_combout  & ((data_5[9] & (\Add15~17  & VCC)) # (!data_5[9] & (!\Add15~17 )))) # (!\Add14~18_combout  & ((data_5[9] & (!\Add15~17 )) # (!data_5[9] & ((\Add15~17 ) # (GND)))))
// \Add15~19  = CARRY((\Add14~18_combout  & (!data_5[9] & !\Add15~17 )) # (!\Add14~18_combout  & ((!\Add15~17 ) # (!data_5[9]))))

	.dataa(\Add14~18_combout ),
	.datab(data_5[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add15~17 ),
	.combout(\Add15~18_combout ),
	.cout(\Add15~19 ));
// synopsys translate_off
defparam \Add15~18 .lut_mask = 16'h9617;
defparam \Add15~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N30
cycloneive_lcell_comb \Add16~18 (
// Equation(s):
// \Add16~18_combout  = (data_6[9] & ((\Add15~18_combout  & (\Add16~17  & VCC)) # (!\Add15~18_combout  & (!\Add16~17 )))) # (!data_6[9] & ((\Add15~18_combout  & (!\Add16~17 )) # (!\Add15~18_combout  & ((\Add16~17 ) # (GND)))))
// \Add16~19  = CARRY((data_6[9] & (!\Add15~18_combout  & !\Add16~17 )) # (!data_6[9] & ((!\Add16~17 ) # (!\Add15~18_combout ))))

	.dataa(data_6[9]),
	.datab(\Add15~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add16~17 ),
	.combout(\Add16~18_combout ),
	.cout(\Add16~19 ));
// synopsys translate_off
defparam \Add16~18 .lut_mask = 16'h9617;
defparam \Add16~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N28
cycloneive_lcell_comb \Add17~18 (
// Equation(s):
// \Add17~18_combout  = (data_7[9] & ((\Add16~18_combout  & (\Add17~17  & VCC)) # (!\Add16~18_combout  & (!\Add17~17 )))) # (!data_7[9] & ((\Add16~18_combout  & (!\Add17~17 )) # (!\Add16~18_combout  & ((\Add17~17 ) # (GND)))))
// \Add17~19  = CARRY((data_7[9] & (!\Add16~18_combout  & !\Add17~17 )) # (!data_7[9] & ((!\Add17~17 ) # (!\Add16~18_combout ))))

	.dataa(data_7[9]),
	.datab(\Add16~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add17~17 ),
	.combout(\Add17~18_combout ),
	.cout(\Add17~19 ));
// synopsys translate_off
defparam \Add17~18 .lut_mask = 16'h9617;
defparam \Add17~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N28
cycloneive_lcell_comb \Add18~18 (
// Equation(s):
// \Add18~18_combout  = (data_8[9] & ((\Add17~18_combout  & (\Add18~17  & VCC)) # (!\Add17~18_combout  & (!\Add18~17 )))) # (!data_8[9] & ((\Add17~18_combout  & (!\Add18~17 )) # (!\Add17~18_combout  & ((\Add18~17 ) # (GND)))))
// \Add18~19  = CARRY((data_8[9] & (!\Add17~18_combout  & !\Add18~17 )) # (!data_8[9] & ((!\Add18~17 ) # (!\Add17~18_combout ))))

	.dataa(data_8[9]),
	.datab(\Add17~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add18~17 ),
	.combout(\Add18~18_combout ),
	.cout(\Add18~19 ));
// synopsys translate_off
defparam \Add18~18 .lut_mask = 16'h9617;
defparam \Add18~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N2
cycloneive_lcell_comb \sum[9] (
// Equation(s):
// sum[9] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & (\Add18~18_combout )) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((sum[9])))

	.dataa(\Add18~18_combout ),
	.datab(sum[9]),
	.datac(gnd),
	.datad(\data_8[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(sum[9]),
	.cout());
// synopsys translate_off
defparam \sum[9] .lut_mask = 16'hAACC;
defparam \sum[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y49_N4
cycloneive_lcell_comb \sum_ram_data_in[9] (
// Equation(s):
// sum_ram_data_in[9] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & (sum[9])) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((sum_ram_data_in[9])))

	.dataa(sum[9]),
	.datab(gnd),
	.datac(sum_ram_data_in[9]),
	.datad(\data_8[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(sum_ram_data_in[9]),
	.cout());
// synopsys translate_off
defparam \sum_ram_data_in[9] .lut_mask = 16'hAAF0;
defparam \sum_ram_data_in[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y63_N0
cycloneive_ram_block \rr2|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({filt_write_addr[10],filt_write_addr[9],filt_write_addr[8],filt_write_addr[7],filt_write_addr[6],filt_write_addr[5],filt_write_addr[4],filt_write_addr[3],filt_write_addr[2],filt_write_addr[1],filt_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({filt_read_addr[10],filt_read_addr[9],filt_read_addr[8],filt_read_addr[7],filt_read_addr[6],filt_read_addr[5],filt_read_addr[4],filt_read_addr[3],filt_read_addr[2],filt_read_addr[1],filt_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr2|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr2|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ALTSYNCRAM";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 11;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 4;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 2047;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 2048;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 96;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 11;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 4;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a15 .port_b_last_address = 2047;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 2048;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_width = 96;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y67_N0
cycloneive_ram_block \rr2|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({filt_write_addr[10],filt_write_addr[9],filt_write_addr[8],filt_write_addr[7],filt_write_addr[6],filt_write_addr[5],filt_write_addr[4],filt_write_addr[3],filt_write_addr[2],filt_write_addr[1],filt_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({filt_read_addr[10],filt_read_addr[9],filt_read_addr[8],filt_read_addr[7],filt_read_addr[6],filt_read_addr[5],filt_read_addr[4],filt_read_addr[3],filt_read_addr[2],filt_read_addr[1],filt_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr2|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr2|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ALTSYNCRAM";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 11;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 4;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 2047;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 2048;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 96;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 11;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 4;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_bit_number = 17;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a17 .port_b_last_address = 2047;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 2048;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_width = 96;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y66_N28
cycloneive_lcell_comb \Selector116~0 (
// Equation(s):
// \Selector116~0_combout  = (!\Equal2~0_combout  & ((\Equal2~1_combout  & ((\rr2|altsyncram_component|auto_generated|q_b [48]))) # (!\Equal2~1_combout  & (\rr2|altsyncram_component|auto_generated|q_b [16]))))

	.dataa(\Equal2~0_combout ),
	.datab(\Equal2~1_combout ),
	.datac(\rr2|altsyncram_component|auto_generated|q_b [16]),
	.datad(\rr2|altsyncram_component|auto_generated|q_b [48]),
	.cin(gnd),
	.combout(\Selector116~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector116~0 .lut_mask = 16'h5410;
defparam \Selector116~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y66_N6
cycloneive_lcell_comb \Selector116~1 (
// Equation(s):
// \Selector116~1_combout  = (\Selector116~0_combout ) # ((\Equal2~0_combout  & \rr2|altsyncram_component|auto_generated|q_b [80]))

	.dataa(\Selector116~0_combout ),
	.datab(\Equal2~0_combout ),
	.datac(gnd),
	.datad(\rr2|altsyncram_component|auto_generated|q_b [80]),
	.cin(gnd),
	.combout(\Selector116~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector116~1 .lut_mask = 16'hEEAA;
defparam \Selector116~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y66_N30
cycloneive_lcell_comb \proc_ram_data_in[16] (
// Equation(s):
// proc_ram_data_in[16] = (GLOBAL(\proc_write_addr[1]~0clkctrl_outclk ) & ((\Selector116~1_combout ))) # (!GLOBAL(\proc_write_addr[1]~0clkctrl_outclk ) & (proc_ram_data_in[16]))

	.dataa(proc_ram_data_in[16]),
	.datab(gnd),
	.datac(\Selector116~1_combout ),
	.datad(\proc_write_addr[1]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(proc_ram_data_in[16]),
	.cout());
// synopsys translate_off
defparam \proc_ram_data_in[16] .lut_mask = 16'hF0AA;
defparam \proc_ram_data_in[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y66_N0
cycloneive_ram_block \rr3|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\proc_write_en~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\proc_read_en~combout ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\proc_write_en~combout ),
	.ena1(\rr3|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({proc_ram_data_in[16]}),
	.portaaddr({proc_write_addr[12],proc_write_addr[11],proc_write_addr[10],proc_write_addr[9],proc_write_addr[8],proc_write_addr[7],proc_write_addr[6],proc_write_addr[5],proc_write_addr[4],proc_write_addr[3],proc_write_addr[2],proc_write_addr[1],proc_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({proc_read_addr[12],proc_read_addr[11],proc_read_addr[10],proc_read_addr[9],proc_read_addr[8],proc_read_addr[7],proc_read_addr[6],proc_read_addr[5],proc_read_addr[4],proc_read_addr[3],proc_read_addr[2],proc_read_addr[1],proc_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr3|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr3|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "processed_ram:rr3|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_bit_number = 16;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N20
cycloneive_lcell_comb \output_ram_data_in[16] (
// Equation(s):
// output_ram_data_in[16] = (GLOBAL(\output_ram_data_in[0]~0clkctrl_outclk ) & ((\rr3|altsyncram_component|auto_generated|q_b [16]))) # (!GLOBAL(\output_ram_data_in[0]~0clkctrl_outclk ) & (output_ram_data_in[16]))

	.dataa(gnd),
	.datab(output_ram_data_in[16]),
	.datac(\rr3|altsyncram_component|auto_generated|q_b [16]),
	.datad(\output_ram_data_in[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(output_ram_data_in[16]),
	.cout());
// synopsys translate_off
defparam \output_ram_data_in[16] .lut_mask = 16'hF0CC;
defparam \output_ram_data_in[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y48_N0
cycloneive_ram_block \rr5|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\output_write_en~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\output_read_en~combout ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\output_write_en~combout ),
	.ena1(\rr5|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({output_ram_data_in[16]}),
	.portaaddr({output_write_addr[12],output_write_addr[11],output_write_addr[10],output_write_addr[9],output_write_addr[8],output_write_addr[7],output_write_addr[6],output_write_addr[5],output_write_addr[4],output_write_addr[3],output_write_addr[2],output_write_addr[1],output_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({output_read_addr[12],output_read_addr[11],output_read_addr[10],output_read_addr[9],output_read_addr[8],output_read_addr[7],output_read_addr[6],output_read_addr[5],output_read_addr[4],output_read_addr[3],output_read_addr[2],output_read_addr[1],output_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr5|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr5|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_bit_number = 16;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N8
cycloneive_lcell_comb \data_2[16] (
// Equation(s):
// data_2[16] = (GLOBAL(\data_2[0]~0clkctrl_outclk ) & (\rr5|altsyncram_component|auto_generated|q_b [16])) # (!GLOBAL(\data_2[0]~0clkctrl_outclk ) & ((data_2[16])))

	.dataa(\rr5|altsyncram_component|auto_generated|q_b [16]),
	.datab(data_2[16]),
	.datac(gnd),
	.datad(\data_2[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_2[16]),
	.cout());
// synopsys translate_off
defparam \data_2[16] .lut_mask = 16'hAACC;
defparam \data_2[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N16
cycloneive_lcell_comb \data_1[16] (
// Equation(s):
// data_1[16] = (GLOBAL(\data_1[0]~0clkctrl_outclk ) & (\rr5|altsyncram_component|auto_generated|q_b [16])) # (!GLOBAL(\data_1[0]~0clkctrl_outclk ) & ((data_1[16])))

	.dataa(gnd),
	.datab(\rr5|altsyncram_component|auto_generated|q_b [16]),
	.datac(\data_1[0]~0clkctrl_outclk ),
	.datad(data_1[16]),
	.cin(gnd),
	.combout(data_1[16]),
	.cout());
// synopsys translate_off
defparam \data_1[16] .lut_mask = 16'hCFC0;
defparam \data_1[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y63_N20
cycloneive_lcell_comb \Selector115~0 (
// Equation(s):
// \Selector115~0_combout  = (!\Equal2~0_combout  & ((\Equal2~1_combout  & (\rr2|altsyncram_component|auto_generated|q_b [47])) # (!\Equal2~1_combout  & ((\rr2|altsyncram_component|auto_generated|q_b [15])))))

	.dataa(\Equal2~0_combout ),
	.datab(\rr2|altsyncram_component|auto_generated|q_b [47]),
	.datac(\Equal2~1_combout ),
	.datad(\rr2|altsyncram_component|auto_generated|q_b [15]),
	.cin(gnd),
	.combout(\Selector115~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector115~0 .lut_mask = 16'h4540;
defparam \Selector115~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y65_N0
cycloneive_ram_block \rr2|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({filt_write_addr[10],filt_write_addr[9],filt_write_addr[8],filt_write_addr[7],filt_write_addr[6],filt_write_addr[5],filt_write_addr[4],filt_write_addr[3],filt_write_addr[2],filt_write_addr[1],filt_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({filt_read_addr[10],filt_read_addr[9],filt_read_addr[8],filt_read_addr[7],filt_read_addr[6],filt_read_addr[5],filt_read_addr[4],filt_read_addr[3],filt_read_addr[2],filt_read_addr[1],filt_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr2|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr2|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ALTSYNCRAM";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 11;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 4;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 2047;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 2048;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 96;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 11;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 4;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a14 .port_b_last_address = 2047;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 2048;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_width = 96;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X77_Y62_N20
cycloneive_lcell_comb \Selector115~1 (
// Equation(s):
// \Selector115~1_combout  = (\Selector115~0_combout ) # ((\Equal2~0_combout  & \rr2|altsyncram_component|auto_generated|q_b [79]))

	.dataa(\Equal2~0_combout ),
	.datab(\Selector115~0_combout ),
	.datac(\rr2|altsyncram_component|auto_generated|q_b [79]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector115~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector115~1 .lut_mask = 16'hECEC;
defparam \Selector115~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y62_N30
cycloneive_lcell_comb \proc_ram_data_in[15] (
// Equation(s):
// proc_ram_data_in[15] = (GLOBAL(\proc_write_addr[1]~0clkctrl_outclk ) & (\Selector115~1_combout )) # (!GLOBAL(\proc_write_addr[1]~0clkctrl_outclk ) & ((proc_ram_data_in[15])))

	.dataa(\Selector115~1_combout ),
	.datab(gnd),
	.datac(proc_ram_data_in[15]),
	.datad(\proc_write_addr[1]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(proc_ram_data_in[15]),
	.cout());
// synopsys translate_off
defparam \proc_ram_data_in[15] .lut_mask = 16'hAAF0;
defparam \proc_ram_data_in[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y58_N0
cycloneive_ram_block \rr3|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\proc_write_en~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\proc_read_en~combout ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\proc_write_en~combout ),
	.ena1(\rr3|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({proc_ram_data_in[15]}),
	.portaaddr({proc_write_addr[12],proc_write_addr[11],proc_write_addr[10],proc_write_addr[9],proc_write_addr[8],proc_write_addr[7],proc_write_addr[6],proc_write_addr[5],proc_write_addr[4],proc_write_addr[3],proc_write_addr[2],proc_write_addr[1],proc_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({proc_read_addr[12],proc_read_addr[11],proc_read_addr[10],proc_read_addr[9],proc_read_addr[8],proc_read_addr[7],proc_read_addr[6],proc_read_addr[5],proc_read_addr[4],proc_read_addr[3],proc_read_addr[2],proc_read_addr[1],proc_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr3|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr3|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "processed_ram:rr3|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X38_Y46_N28
cycloneive_lcell_comb \output_ram_data_in[15] (
// Equation(s):
// output_ram_data_in[15] = (GLOBAL(\output_ram_data_in[0]~0clkctrl_outclk ) & ((\rr3|altsyncram_component|auto_generated|q_b [15]))) # (!GLOBAL(\output_ram_data_in[0]~0clkctrl_outclk ) & (output_ram_data_in[15]))

	.dataa(gnd),
	.datab(output_ram_data_in[15]),
	.datac(\rr3|altsyncram_component|auto_generated|q_b [15]),
	.datad(\output_ram_data_in[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(output_ram_data_in[15]),
	.cout());
// synopsys translate_off
defparam \output_ram_data_in[15] .lut_mask = 16'hF0CC;
defparam \output_ram_data_in[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y46_N0
cycloneive_ram_block \rr5|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\output_write_en~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\output_read_en~combout ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\output_write_en~combout ),
	.ena1(\rr5|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({output_ram_data_in[15]}),
	.portaaddr({output_write_addr[12],output_write_addr[11],output_write_addr[10],output_write_addr[9],output_write_addr[8],output_write_addr[7],output_write_addr[6],output_write_addr[5],output_write_addr[4],output_write_addr[3],output_write_addr[2],output_write_addr[1],output_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({output_read_addr[12],output_read_addr[11],output_read_addr[10],output_read_addr[9],output_read_addr[8],output_read_addr[7],output_read_addr[6],output_read_addr[5],output_read_addr[4],output_read_addr[3],output_read_addr[2],output_read_addr[1],output_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr5|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr5|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N2
cycloneive_lcell_comb \data_1[15] (
// Equation(s):
// data_1[15] = (GLOBAL(\data_1[0]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [15]))) # (!GLOBAL(\data_1[0]~0clkctrl_outclk ) & (data_1[15]))

	.dataa(gnd),
	.datab(data_1[15]),
	.datac(\data_1[0]~0clkctrl_outclk ),
	.datad(\rr5|altsyncram_component|auto_generated|q_b [15]),
	.cin(gnd),
	.combout(data_1[15]),
	.cout());
// synopsys translate_off
defparam \data_1[15] .lut_mask = 16'hFC0C;
defparam \data_1[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N6
cycloneive_lcell_comb \data_2[15] (
// Equation(s):
// data_2[15] = (GLOBAL(\data_2[0]~0clkctrl_outclk ) & (\rr5|altsyncram_component|auto_generated|q_b [15])) # (!GLOBAL(\data_2[0]~0clkctrl_outclk ) & ((data_2[15])))

	.dataa(gnd),
	.datab(\rr5|altsyncram_component|auto_generated|q_b [15]),
	.datac(data_2[15]),
	.datad(\data_2[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_2[15]),
	.cout());
// synopsys translate_off
defparam \data_2[15] .lut_mask = 16'hCCF0;
defparam \data_2[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y65_N0
cycloneive_lcell_comb \Selector114~0 (
// Equation(s):
// \Selector114~0_combout  = (!\Equal2~0_combout  & ((\Equal2~1_combout  & (\rr2|altsyncram_component|auto_generated|q_b [46])) # (!\Equal2~1_combout  & ((\rr2|altsyncram_component|auto_generated|q_b [14])))))

	.dataa(\Equal2~1_combout ),
	.datab(\rr2|altsyncram_component|auto_generated|q_b [46]),
	.datac(\Equal2~0_combout ),
	.datad(\rr2|altsyncram_component|auto_generated|q_b [14]),
	.cin(gnd),
	.combout(\Selector114~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector114~0 .lut_mask = 16'h0D08;
defparam \Selector114~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y65_N14
cycloneive_lcell_comb \Selector114~1 (
// Equation(s):
// \Selector114~1_combout  = (\Selector114~0_combout ) # ((\rr2|altsyncram_component|auto_generated|q_b [78] & \Equal2~0_combout ))

	.dataa(\rr2|altsyncram_component|auto_generated|q_b [78]),
	.datab(gnd),
	.datac(\Selector114~0_combout ),
	.datad(\Equal2~0_combout ),
	.cin(gnd),
	.combout(\Selector114~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector114~1 .lut_mask = 16'hFAF0;
defparam \Selector114~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y65_N28
cycloneive_lcell_comb \proc_ram_data_in[14] (
// Equation(s):
// proc_ram_data_in[14] = (GLOBAL(\proc_write_addr[1]~0clkctrl_outclk ) & ((\Selector114~1_combout ))) # (!GLOBAL(\proc_write_addr[1]~0clkctrl_outclk ) & (proc_ram_data_in[14]))

	.dataa(gnd),
	.datab(proc_ram_data_in[14]),
	.datac(\Selector114~1_combout ),
	.datad(\proc_write_addr[1]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(proc_ram_data_in[14]),
	.cout());
// synopsys translate_off
defparam \proc_ram_data_in[14] .lut_mask = 16'hF0CC;
defparam \proc_ram_data_in[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y65_N0
cycloneive_ram_block \rr3|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\proc_write_en~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\proc_read_en~combout ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\proc_write_en~combout ),
	.ena1(\rr3|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({proc_ram_data_in[14]}),
	.portaaddr({proc_write_addr[12],proc_write_addr[11],proc_write_addr[10],proc_write_addr[9],proc_write_addr[8],proc_write_addr[7],proc_write_addr[6],proc_write_addr[5],proc_write_addr[4],proc_write_addr[3],proc_write_addr[2],proc_write_addr[1],proc_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({proc_read_addr[12],proc_read_addr[11],proc_read_addr[10],proc_read_addr[9],proc_read_addr[8],proc_read_addr[7],proc_read_addr[6],proc_read_addr[5],proc_read_addr[4],proc_read_addr[3],proc_read_addr[2],proc_read_addr[1],proc_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr3|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr3|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "processed_ram:rr3|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X38_Y51_N24
cycloneive_lcell_comb \output_ram_data_in[14] (
// Equation(s):
// output_ram_data_in[14] = (GLOBAL(\output_ram_data_in[0]~0clkctrl_outclk ) & (\rr3|altsyncram_component|auto_generated|q_b [14])) # (!GLOBAL(\output_ram_data_in[0]~0clkctrl_outclk ) & ((output_ram_data_in[14])))

	.dataa(\output_ram_data_in[0]~0clkctrl_outclk ),
	.datab(gnd),
	.datac(\rr3|altsyncram_component|auto_generated|q_b [14]),
	.datad(output_ram_data_in[14]),
	.cin(gnd),
	.combout(output_ram_data_in[14]),
	.cout());
// synopsys translate_off
defparam \output_ram_data_in[14] .lut_mask = 16'hF5A0;
defparam \output_ram_data_in[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y51_N0
cycloneive_ram_block \rr5|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\output_write_en~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\output_read_en~combout ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\output_write_en~combout ),
	.ena1(\rr5|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({output_ram_data_in[14]}),
	.portaaddr({output_write_addr[12],output_write_addr[11],output_write_addr[10],output_write_addr[9],output_write_addr[8],output_write_addr[7],output_write_addr[6],output_write_addr[5],output_write_addr[4],output_write_addr[3],output_write_addr[2],output_write_addr[1],output_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({output_read_addr[12],output_read_addr[11],output_read_addr[10],output_read_addr[9],output_read_addr[8],output_read_addr[7],output_read_addr[6],output_read_addr[5],output_read_addr[4],output_read_addr[3],output_read_addr[2],output_read_addr[1],output_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr5|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr5|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N30
cycloneive_lcell_comb \data_1[14] (
// Equation(s):
// data_1[14] = (GLOBAL(\data_1[0]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [14]))) # (!GLOBAL(\data_1[0]~0clkctrl_outclk ) & (data_1[14]))

	.dataa(data_1[14]),
	.datab(gnd),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [14]),
	.datad(\data_1[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_1[14]),
	.cout());
// synopsys translate_off
defparam \data_1[14] .lut_mask = 16'hF0AA;
defparam \data_1[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N4
cycloneive_lcell_comb \data_2[14] (
// Equation(s):
// data_2[14] = (GLOBAL(\data_2[0]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [14]))) # (!GLOBAL(\data_2[0]~0clkctrl_outclk ) & (data_2[14]))

	.dataa(gnd),
	.datab(\data_2[0]~0clkctrl_outclk ),
	.datac(data_2[14]),
	.datad(\rr5|altsyncram_component|auto_generated|q_b [14]),
	.cin(gnd),
	.combout(data_2[14]),
	.cout());
// synopsys translate_off
defparam \data_2[14] .lut_mask = 16'hFC30;
defparam \data_2[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y66_N0
cycloneive_ram_block \rr2|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({filt_write_addr[10],filt_write_addr[9],filt_write_addr[8],filt_write_addr[7],filt_write_addr[6],filt_write_addr[5],filt_write_addr[4],filt_write_addr[3],filt_write_addr[2],filt_write_addr[1],filt_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({filt_read_addr[10],filt_read_addr[9],filt_read_addr[8],filt_read_addr[7],filt_read_addr[6],filt_read_addr[5],filt_read_addr[4],filt_read_addr[3],filt_read_addr[2],filt_read_addr[1],filt_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr2|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr2|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ALTSYNCRAM";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 11;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 4;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 2047;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 2048;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 96;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 11;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 4;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a13 .port_b_last_address = 2047;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 2048;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_width = 96;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X77_Y67_N16
cycloneive_lcell_comb \Selector113~0 (
// Equation(s):
// \Selector113~0_combout  = (!\Equal2~0_combout  & ((\Equal2~1_combout  & (\rr2|altsyncram_component|auto_generated|q_b [45])) # (!\Equal2~1_combout  & ((\rr2|altsyncram_component|auto_generated|q_b [13])))))

	.dataa(\rr2|altsyncram_component|auto_generated|q_b [45]),
	.datab(\Equal2~0_combout ),
	.datac(\rr2|altsyncram_component|auto_generated|q_b [13]),
	.datad(\Equal2~1_combout ),
	.cin(gnd),
	.combout(\Selector113~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector113~0 .lut_mask = 16'h2230;
defparam \Selector113~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y67_N14
cycloneive_lcell_comb \Selector113~1 (
// Equation(s):
// \Selector113~1_combout  = (\Selector113~0_combout ) # ((\rr2|altsyncram_component|auto_generated|q_b [77] & \Equal2~0_combout ))

	.dataa(gnd),
	.datab(\rr2|altsyncram_component|auto_generated|q_b [77]),
	.datac(\Selector113~0_combout ),
	.datad(\Equal2~0_combout ),
	.cin(gnd),
	.combout(\Selector113~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector113~1 .lut_mask = 16'hFCF0;
defparam \Selector113~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y67_N8
cycloneive_lcell_comb \proc_ram_data_in[13] (
// Equation(s):
// proc_ram_data_in[13] = (GLOBAL(\proc_write_addr[1]~0clkctrl_outclk ) & (\Selector113~1_combout )) # (!GLOBAL(\proc_write_addr[1]~0clkctrl_outclk ) & ((proc_ram_data_in[13])))

	.dataa(\Selector113~1_combout ),
	.datab(gnd),
	.datac(proc_ram_data_in[13]),
	.datad(\proc_write_addr[1]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(proc_ram_data_in[13]),
	.cout());
// synopsys translate_off
defparam \proc_ram_data_in[13] .lut_mask = 16'hAAF0;
defparam \proc_ram_data_in[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y55_N0
cycloneive_ram_block \rr3|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\proc_write_en~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\proc_read_en~combout ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\proc_write_en~combout ),
	.ena1(\rr3|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({proc_ram_data_in[13]}),
	.portaaddr({proc_write_addr[12],proc_write_addr[11],proc_write_addr[10],proc_write_addr[9],proc_write_addr[8],proc_write_addr[7],proc_write_addr[6],proc_write_addr[5],proc_write_addr[4],proc_write_addr[3],proc_write_addr[2],proc_write_addr[1],proc_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({proc_read_addr[12],proc_read_addr[11],proc_read_addr[10],proc_read_addr[9],proc_read_addr[8],proc_read_addr[7],proc_read_addr[6],proc_read_addr[5],proc_read_addr[4],proc_read_addr[3],proc_read_addr[2],proc_read_addr[1],proc_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr3|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr3|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "processed_ram:rr3|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N12
cycloneive_lcell_comb \output_ram_data_in[13] (
// Equation(s):
// output_ram_data_in[13] = (GLOBAL(\output_ram_data_in[0]~0clkctrl_outclk ) & ((\rr3|altsyncram_component|auto_generated|q_b [13]))) # (!GLOBAL(\output_ram_data_in[0]~0clkctrl_outclk ) & (output_ram_data_in[13]))

	.dataa(\output_ram_data_in[0]~0clkctrl_outclk ),
	.datab(gnd),
	.datac(output_ram_data_in[13]),
	.datad(\rr3|altsyncram_component|auto_generated|q_b [13]),
	.cin(gnd),
	.combout(output_ram_data_in[13]),
	.cout());
// synopsys translate_off
defparam \output_ram_data_in[13] .lut_mask = 16'hFA50;
defparam \output_ram_data_in[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y41_N0
cycloneive_ram_block \rr5|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\output_write_en~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\output_read_en~combout ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\output_write_en~combout ),
	.ena1(\rr5|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({output_ram_data_in[13]}),
	.portaaddr({output_write_addr[12],output_write_addr[11],output_write_addr[10],output_write_addr[9],output_write_addr[8],output_write_addr[7],output_write_addr[6],output_write_addr[5],output_write_addr[4],output_write_addr[3],output_write_addr[2],output_write_addr[1],output_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({output_read_addr[12],output_read_addr[11],output_read_addr[10],output_read_addr[9],output_read_addr[8],output_read_addr[7],output_read_addr[6],output_read_addr[5],output_read_addr[4],output_read_addr[3],output_read_addr[2],output_read_addr[1],output_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr5|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr5|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N0
cycloneive_lcell_comb \data_2[13] (
// Equation(s):
// data_2[13] = (GLOBAL(\data_2[0]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [13]))) # (!GLOBAL(\data_2[0]~0clkctrl_outclk ) & (data_2[13]))

	.dataa(gnd),
	.datab(data_2[13]),
	.datac(\data_2[0]~0clkctrl_outclk ),
	.datad(\rr5|altsyncram_component|auto_generated|q_b [13]),
	.cin(gnd),
	.combout(data_2[13]),
	.cout());
// synopsys translate_off
defparam \data_2[13] .lut_mask = 16'hFC0C;
defparam \data_2[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N24
cycloneive_lcell_comb \data_1[13] (
// Equation(s):
// data_1[13] = (GLOBAL(\data_1[0]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [13]))) # (!GLOBAL(\data_1[0]~0clkctrl_outclk ) & (data_1[13]))

	.dataa(gnd),
	.datab(data_1[13]),
	.datac(\data_1[0]~0clkctrl_outclk ),
	.datad(\rr5|altsyncram_component|auto_generated|q_b [13]),
	.cin(gnd),
	.combout(data_1[13]),
	.cout());
// synopsys translate_off
defparam \data_1[13] .lut_mask = 16'hFC0C;
defparam \data_1[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y67_N0
cycloneive_ram_block \rr2|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({filt_write_addr[10],filt_write_addr[9],filt_write_addr[8],filt_write_addr[7],filt_write_addr[6],filt_write_addr[5],filt_write_addr[4],filt_write_addr[3],filt_write_addr[2],filt_write_addr[1],filt_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({filt_read_addr[10],filt_read_addr[9],filt_read_addr[8],filt_read_addr[7],filt_read_addr[6],filt_read_addr[5],filt_read_addr[4],filt_read_addr[3],filt_read_addr[2],filt_read_addr[1],filt_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr2|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr2|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ALTSYNCRAM";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 11;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 4;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 2047;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 2048;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 96;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 11;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 4;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a11 .port_b_last_address = 2047;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 2048;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_width = 96;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X77_Y64_N18
cycloneive_lcell_comb \Selector112~0 (
// Equation(s):
// \Selector112~0_combout  = (!\Equal2~0_combout  & ((\Equal2~1_combout  & (\rr2|altsyncram_component|auto_generated|q_b [44])) # (!\Equal2~1_combout  & ((\rr2|altsyncram_component|auto_generated|q_b [12])))))

	.dataa(\rr2|altsyncram_component|auto_generated|q_b [44]),
	.datab(\rr2|altsyncram_component|auto_generated|q_b [12]),
	.datac(\Equal2~0_combout ),
	.datad(\Equal2~1_combout ),
	.cin(gnd),
	.combout(\Selector112~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector112~0 .lut_mask = 16'h0A0C;
defparam \Selector112~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y64_N0
cycloneive_lcell_comb \Selector112~1 (
// Equation(s):
// \Selector112~1_combout  = (\Selector112~0_combout ) # ((\rr2|altsyncram_component|auto_generated|q_b [76] & \Equal2~0_combout ))

	.dataa(\rr2|altsyncram_component|auto_generated|q_b [76]),
	.datab(\Equal2~0_combout ),
	.datac(\Selector112~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector112~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector112~1 .lut_mask = 16'hF8F8;
defparam \Selector112~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y64_N22
cycloneive_lcell_comb \proc_ram_data_in[12] (
// Equation(s):
// proc_ram_data_in[12] = (GLOBAL(\proc_write_addr[1]~0clkctrl_outclk ) & (\Selector112~1_combout )) # (!GLOBAL(\proc_write_addr[1]~0clkctrl_outclk ) & ((proc_ram_data_in[12])))

	.dataa(\Selector112~1_combout ),
	.datab(gnd),
	.datac(proc_ram_data_in[12]),
	.datad(\proc_write_addr[1]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(proc_ram_data_in[12]),
	.cout());
// synopsys translate_off
defparam \proc_ram_data_in[12] .lut_mask = 16'hAAF0;
defparam \proc_ram_data_in[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y64_N0
cycloneive_ram_block \rr3|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\proc_write_en~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\proc_read_en~combout ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\proc_write_en~combout ),
	.ena1(\rr3|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({proc_ram_data_in[12]}),
	.portaaddr({proc_write_addr[12],proc_write_addr[11],proc_write_addr[10],proc_write_addr[9],proc_write_addr[8],proc_write_addr[7],proc_write_addr[6],proc_write_addr[5],proc_write_addr[4],proc_write_addr[3],proc_write_addr[2],proc_write_addr[1],proc_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({proc_read_addr[12],proc_read_addr[11],proc_read_addr[10],proc_read_addr[9],proc_read_addr[8],proc_read_addr[7],proc_read_addr[6],proc_read_addr[5],proc_read_addr[4],proc_read_addr[3],proc_read_addr[2],proc_read_addr[1],proc_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr3|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr3|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "processed_ram:rr3|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X38_Y52_N24
cycloneive_lcell_comb \output_ram_data_in[12] (
// Equation(s):
// output_ram_data_in[12] = (GLOBAL(\output_ram_data_in[0]~0clkctrl_outclk ) & (\rr3|altsyncram_component|auto_generated|q_b [12])) # (!GLOBAL(\output_ram_data_in[0]~0clkctrl_outclk ) & ((output_ram_data_in[12])))

	.dataa(\output_ram_data_in[0]~0clkctrl_outclk ),
	.datab(gnd),
	.datac(\rr3|altsyncram_component|auto_generated|q_b [12]),
	.datad(output_ram_data_in[12]),
	.cin(gnd),
	.combout(output_ram_data_in[12]),
	.cout());
// synopsys translate_off
defparam \output_ram_data_in[12] .lut_mask = 16'hF5A0;
defparam \output_ram_data_in[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y52_N0
cycloneive_ram_block \rr5|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\output_write_en~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\output_read_en~combout ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\output_write_en~combout ),
	.ena1(\rr5|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({output_ram_data_in[12]}),
	.portaaddr({output_write_addr[12],output_write_addr[11],output_write_addr[10],output_write_addr[9],output_write_addr[8],output_write_addr[7],output_write_addr[6],output_write_addr[5],output_write_addr[4],output_write_addr[3],output_write_addr[2],output_write_addr[1],output_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({output_read_addr[12],output_read_addr[11],output_read_addr[10],output_read_addr[9],output_read_addr[8],output_read_addr[7],output_read_addr[6],output_read_addr[5],output_read_addr[4],output_read_addr[3],output_read_addr[2],output_read_addr[1],output_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr5|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr5|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N10
cycloneive_lcell_comb \data_2[12] (
// Equation(s):
// data_2[12] = (GLOBAL(\data_2[0]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [12]))) # (!GLOBAL(\data_2[0]~0clkctrl_outclk ) & (data_2[12]))

	.dataa(data_2[12]),
	.datab(gnd),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [12]),
	.datad(\data_2[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_2[12]),
	.cout());
// synopsys translate_off
defparam \data_2[12] .lut_mask = 16'hF0AA;
defparam \data_2[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N14
cycloneive_lcell_comb \data_1[12] (
// Equation(s):
// data_1[12] = (GLOBAL(\data_1[0]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [12]))) # (!GLOBAL(\data_1[0]~0clkctrl_outclk ) & (data_1[12]))

	.dataa(gnd),
	.datab(data_1[12]),
	.datac(\data_1[0]~0clkctrl_outclk ),
	.datad(\rr5|altsyncram_component|auto_generated|q_b [12]),
	.cin(gnd),
	.combout(data_1[12]),
	.cout());
// synopsys translate_off
defparam \data_1[12] .lut_mask = 16'hFC0C;
defparam \data_1[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y68_N0
cycloneive_ram_block \rr2|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({filt_write_addr[10],filt_write_addr[9],filt_write_addr[8],filt_write_addr[7],filt_write_addr[6],filt_write_addr[5],filt_write_addr[4],filt_write_addr[3],filt_write_addr[2],filt_write_addr[1],filt_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({filt_read_addr[10],filt_read_addr[9],filt_read_addr[8],filt_read_addr[7],filt_read_addr[6],filt_read_addr[5],filt_read_addr[4],filt_read_addr[3],filt_read_addr[2],filt_read_addr[1],filt_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr2|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr2|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ALTSYNCRAM";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 11;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 4;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 2047;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 2048;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 96;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 11;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 4;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a10 .port_b_last_address = 2047;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 2048;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_width = 96;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X74_Y67_N8
cycloneive_lcell_comb \Selector111~0 (
// Equation(s):
// \Selector111~0_combout  = (!\Equal2~0_combout  & ((\Equal2~1_combout  & ((\rr2|altsyncram_component|auto_generated|q_b [43]))) # (!\Equal2~1_combout  & (\rr2|altsyncram_component|auto_generated|q_b [11]))))

	.dataa(\Equal2~0_combout ),
	.datab(\Equal2~1_combout ),
	.datac(\rr2|altsyncram_component|auto_generated|q_b [11]),
	.datad(\rr2|altsyncram_component|auto_generated|q_b [43]),
	.cin(gnd),
	.combout(\Selector111~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector111~0 .lut_mask = 16'h5410;
defparam \Selector111~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y66_N0
cycloneive_lcell_comb \Selector111~1 (
// Equation(s):
// \Selector111~1_combout  = (\Selector111~0_combout ) # ((\rr2|altsyncram_component|auto_generated|q_b [75] & \Equal2~0_combout ))

	.dataa(\rr2|altsyncram_component|auto_generated|q_b [75]),
	.datab(\Selector111~0_combout ),
	.datac(gnd),
	.datad(\Equal2~0_combout ),
	.cin(gnd),
	.combout(\Selector111~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector111~1 .lut_mask = 16'hEECC;
defparam \Selector111~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y66_N22
cycloneive_lcell_comb \proc_ram_data_in[11] (
// Equation(s):
// proc_ram_data_in[11] = (GLOBAL(\proc_write_addr[1]~0clkctrl_outclk ) & ((\Selector111~1_combout ))) # (!GLOBAL(\proc_write_addr[1]~0clkctrl_outclk ) & (proc_ram_data_in[11]))

	.dataa(proc_ram_data_in[11]),
	.datab(gnd),
	.datac(\Selector111~1_combout ),
	.datad(\proc_write_addr[1]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(proc_ram_data_in[11]),
	.cout());
// synopsys translate_off
defparam \proc_ram_data_in[11] .lut_mask = 16'hF0AA;
defparam \proc_ram_data_in[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y68_N0
cycloneive_ram_block \rr3|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\proc_write_en~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\proc_read_en~combout ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\proc_write_en~combout ),
	.ena1(\rr3|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({proc_ram_data_in[11]}),
	.portaaddr({proc_write_addr[12],proc_write_addr[11],proc_write_addr[10],proc_write_addr[9],proc_write_addr[8],proc_write_addr[7],proc_write_addr[6],proc_write_addr[5],proc_write_addr[4],proc_write_addr[3],proc_write_addr[2],proc_write_addr[1],proc_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({proc_read_addr[12],proc_read_addr[11],proc_read_addr[10],proc_read_addr[9],proc_read_addr[8],proc_read_addr[7],proc_read_addr[6],proc_read_addr[5],proc_read_addr[4],proc_read_addr[3],proc_read_addr[2],proc_read_addr[1],proc_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr3|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr3|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "processed_ram:rr3|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X36_Y44_N12
cycloneive_lcell_comb \output_ram_data_in[11] (
// Equation(s):
// output_ram_data_in[11] = (GLOBAL(\output_ram_data_in[0]~0clkctrl_outclk ) & ((\rr3|altsyncram_component|auto_generated|q_b [11]))) # (!GLOBAL(\output_ram_data_in[0]~0clkctrl_outclk ) & (output_ram_data_in[11]))

	.dataa(output_ram_data_in[11]),
	.datab(\rr3|altsyncram_component|auto_generated|q_b [11]),
	.datac(gnd),
	.datad(\output_ram_data_in[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(output_ram_data_in[11]),
	.cout());
// synopsys translate_off
defparam \output_ram_data_in[11] .lut_mask = 16'hCCAA;
defparam \output_ram_data_in[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y44_N0
cycloneive_ram_block \rr5|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\output_write_en~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\output_read_en~combout ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\output_write_en~combout ),
	.ena1(\rr5|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({output_ram_data_in[11]}),
	.portaaddr({output_write_addr[12],output_write_addr[11],output_write_addr[10],output_write_addr[9],output_write_addr[8],output_write_addr[7],output_write_addr[6],output_write_addr[5],output_write_addr[4],output_write_addr[3],output_write_addr[2],output_write_addr[1],output_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({output_read_addr[12],output_read_addr[11],output_read_addr[10],output_read_addr[9],output_read_addr[8],output_read_addr[7],output_read_addr[6],output_read_addr[5],output_read_addr[4],output_read_addr[3],output_read_addr[2],output_read_addr[1],output_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr5|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr5|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N28
cycloneive_lcell_comb \data_1[11] (
// Equation(s):
// data_1[11] = (GLOBAL(\data_1[0]~0clkctrl_outclk ) & (\rr5|altsyncram_component|auto_generated|q_b [11])) # (!GLOBAL(\data_1[0]~0clkctrl_outclk ) & ((data_1[11])))

	.dataa(\rr5|altsyncram_component|auto_generated|q_b [11]),
	.datab(gnd),
	.datac(\data_1[0]~0clkctrl_outclk ),
	.datad(data_1[11]),
	.cin(gnd),
	.combout(data_1[11]),
	.cout());
// synopsys translate_off
defparam \data_1[11] .lut_mask = 16'hAFA0;
defparam \data_1[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N28
cycloneive_lcell_comb \data_2[11] (
// Equation(s):
// data_2[11] = (GLOBAL(\data_2[0]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [11]))) # (!GLOBAL(\data_2[0]~0clkctrl_outclk ) & (data_2[11]))

	.dataa(gnd),
	.datab(data_2[11]),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [11]),
	.datad(\data_2[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_2[11]),
	.cout());
// synopsys translate_off
defparam \data_2[11] .lut_mask = 16'hF0CC;
defparam \data_2[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y66_N0
cycloneive_lcell_comb \Selector110~0 (
// Equation(s):
// \Selector110~0_combout  = (!\Equal2~0_combout  & ((\Equal2~1_combout  & ((\rr2|altsyncram_component|auto_generated|q_b [42]))) # (!\Equal2~1_combout  & (\rr2|altsyncram_component|auto_generated|q_b [10]))))

	.dataa(\rr2|altsyncram_component|auto_generated|q_b [10]),
	.datab(\Equal2~1_combout ),
	.datac(\rr2|altsyncram_component|auto_generated|q_b [42]),
	.datad(\Equal2~0_combout ),
	.cin(gnd),
	.combout(\Selector110~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector110~0 .lut_mask = 16'h00E2;
defparam \Selector110~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y66_N22
cycloneive_lcell_comb \Selector110~1 (
// Equation(s):
// \Selector110~1_combout  = (\Selector110~0_combout ) # ((\rr2|altsyncram_component|auto_generated|q_b [74] & \Equal2~0_combout ))

	.dataa(\rr2|altsyncram_component|auto_generated|q_b [74]),
	.datab(\Selector110~0_combout ),
	.datac(gnd),
	.datad(\Equal2~0_combout ),
	.cin(gnd),
	.combout(\Selector110~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector110~1 .lut_mask = 16'hEECC;
defparam \Selector110~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y66_N4
cycloneive_lcell_comb \proc_ram_data_in[10] (
// Equation(s):
// proc_ram_data_in[10] = (GLOBAL(\proc_write_addr[1]~0clkctrl_outclk ) & (\Selector110~1_combout )) # (!GLOBAL(\proc_write_addr[1]~0clkctrl_outclk ) & ((proc_ram_data_in[10])))

	.dataa(gnd),
	.datab(\Selector110~1_combout ),
	.datac(proc_ram_data_in[10]),
	.datad(\proc_write_addr[1]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(proc_ram_data_in[10]),
	.cout());
// synopsys translate_off
defparam \proc_ram_data_in[10] .lut_mask = 16'hCCF0;
defparam \proc_ram_data_in[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y56_N0
cycloneive_ram_block \rr3|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\proc_write_en~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\proc_read_en~combout ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\proc_write_en~combout ),
	.ena1(\rr3|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({proc_ram_data_in[10]}),
	.portaaddr({proc_write_addr[12],proc_write_addr[11],proc_write_addr[10],proc_write_addr[9],proc_write_addr[8],proc_write_addr[7],proc_write_addr[6],proc_write_addr[5],proc_write_addr[4],proc_write_addr[3],proc_write_addr[2],proc_write_addr[1],proc_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({proc_read_addr[12],proc_read_addr[11],proc_read_addr[10],proc_read_addr[9],proc_read_addr[8],proc_read_addr[7],proc_read_addr[6],proc_read_addr[5],proc_read_addr[4],proc_read_addr[3],proc_read_addr[2],proc_read_addr[1],proc_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr3|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr3|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "processed_ram:rr3|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N12
cycloneive_lcell_comb \output_ram_data_in[10] (
// Equation(s):
// output_ram_data_in[10] = (GLOBAL(\output_ram_data_in[0]~0clkctrl_outclk ) & (\rr3|altsyncram_component|auto_generated|q_b [10])) # (!GLOBAL(\output_ram_data_in[0]~0clkctrl_outclk ) & ((output_ram_data_in[10])))

	.dataa(\output_ram_data_in[0]~0clkctrl_outclk ),
	.datab(gnd),
	.datac(\rr3|altsyncram_component|auto_generated|q_b [10]),
	.datad(output_ram_data_in[10]),
	.cin(gnd),
	.combout(output_ram_data_in[10]),
	.cout());
// synopsys translate_off
defparam \output_ram_data_in[10] .lut_mask = 16'hF5A0;
defparam \output_ram_data_in[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y44_N0
cycloneive_ram_block \rr5|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\output_write_en~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\output_read_en~combout ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\output_write_en~combout ),
	.ena1(\rr5|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({output_ram_data_in[10]}),
	.portaaddr({output_write_addr[12],output_write_addr[11],output_write_addr[10],output_write_addr[9],output_write_addr[8],output_write_addr[7],output_write_addr[6],output_write_addr[5],output_write_addr[4],output_write_addr[3],output_write_addr[2],output_write_addr[1],output_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({output_read_addr[12],output_read_addr[11],output_read_addr[10],output_read_addr[9],output_read_addr[8],output_read_addr[7],output_read_addr[6],output_read_addr[5],output_read_addr[4],output_read_addr[3],output_read_addr[2],output_read_addr[1],output_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr5|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr5|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N14
cycloneive_lcell_comb \data_2[10] (
// Equation(s):
// data_2[10] = (GLOBAL(\data_2[0]~0clkctrl_outclk ) & (\rr5|altsyncram_component|auto_generated|q_b [10])) # (!GLOBAL(\data_2[0]~0clkctrl_outclk ) & ((data_2[10])))

	.dataa(\rr5|altsyncram_component|auto_generated|q_b [10]),
	.datab(gnd),
	.datac(data_2[10]),
	.datad(\data_2[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_2[10]),
	.cout());
// synopsys translate_off
defparam \data_2[10] .lut_mask = 16'hAAF0;
defparam \data_2[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N2
cycloneive_lcell_comb \data_1[10] (
// Equation(s):
// data_1[10] = (GLOBAL(\data_1[0]~0clkctrl_outclk ) & (\rr5|altsyncram_component|auto_generated|q_b [10])) # (!GLOBAL(\data_1[0]~0clkctrl_outclk ) & ((data_1[10])))

	.dataa(\rr5|altsyncram_component|auto_generated|q_b [10]),
	.datab(gnd),
	.datac(\data_1[0]~0clkctrl_outclk ),
	.datad(data_1[10]),
	.cin(gnd),
	.combout(data_1[10]),
	.cout());
// synopsys translate_off
defparam \data_1[10] .lut_mask = 16'hAFA0;
defparam \data_1[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N4
cycloneive_lcell_comb \Add12~20 (
// Equation(s):
// \Add12~20_combout  = ((data_2[10] $ (data_1[10] $ (!\Add12~19 )))) # (GND)
// \Add12~21  = CARRY((data_2[10] & ((data_1[10]) # (!\Add12~19 ))) # (!data_2[10] & (data_1[10] & !\Add12~19 )))

	.dataa(data_2[10]),
	.datab(data_1[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add12~19 ),
	.combout(\Add12~20_combout ),
	.cout(\Add12~21 ));
// synopsys translate_off
defparam \Add12~20 .lut_mask = 16'h698E;
defparam \Add12~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N6
cycloneive_lcell_comb \Add12~22 (
// Equation(s):
// \Add12~22_combout  = (data_1[11] & ((data_2[11] & (\Add12~21  & VCC)) # (!data_2[11] & (!\Add12~21 )))) # (!data_1[11] & ((data_2[11] & (!\Add12~21 )) # (!data_2[11] & ((\Add12~21 ) # (GND)))))
// \Add12~23  = CARRY((data_1[11] & (!data_2[11] & !\Add12~21 )) # (!data_1[11] & ((!\Add12~21 ) # (!data_2[11]))))

	.dataa(data_1[11]),
	.datab(data_2[11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add12~21 ),
	.combout(\Add12~22_combout ),
	.cout(\Add12~23 ));
// synopsys translate_off
defparam \Add12~22 .lut_mask = 16'h9617;
defparam \Add12~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N8
cycloneive_lcell_comb \Add12~24 (
// Equation(s):
// \Add12~24_combout  = ((data_2[12] $ (data_1[12] $ (!\Add12~23 )))) # (GND)
// \Add12~25  = CARRY((data_2[12] & ((data_1[12]) # (!\Add12~23 ))) # (!data_2[12] & (data_1[12] & !\Add12~23 )))

	.dataa(data_2[12]),
	.datab(data_1[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add12~23 ),
	.combout(\Add12~24_combout ),
	.cout(\Add12~25 ));
// synopsys translate_off
defparam \Add12~24 .lut_mask = 16'h698E;
defparam \Add12~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N10
cycloneive_lcell_comb \Add12~26 (
// Equation(s):
// \Add12~26_combout  = (data_2[13] & ((data_1[13] & (\Add12~25  & VCC)) # (!data_1[13] & (!\Add12~25 )))) # (!data_2[13] & ((data_1[13] & (!\Add12~25 )) # (!data_1[13] & ((\Add12~25 ) # (GND)))))
// \Add12~27  = CARRY((data_2[13] & (!data_1[13] & !\Add12~25 )) # (!data_2[13] & ((!\Add12~25 ) # (!data_1[13]))))

	.dataa(data_2[13]),
	.datab(data_1[13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add12~25 ),
	.combout(\Add12~26_combout ),
	.cout(\Add12~27 ));
// synopsys translate_off
defparam \Add12~26 .lut_mask = 16'h9617;
defparam \Add12~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N12
cycloneive_lcell_comb \Add12~28 (
// Equation(s):
// \Add12~28_combout  = ((data_1[14] $ (data_2[14] $ (!\Add12~27 )))) # (GND)
// \Add12~29  = CARRY((data_1[14] & ((data_2[14]) # (!\Add12~27 ))) # (!data_1[14] & (data_2[14] & !\Add12~27 )))

	.dataa(data_1[14]),
	.datab(data_2[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add12~27 ),
	.combout(\Add12~28_combout ),
	.cout(\Add12~29 ));
// synopsys translate_off
defparam \Add12~28 .lut_mask = 16'h698E;
defparam \Add12~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N14
cycloneive_lcell_comb \Add12~30 (
// Equation(s):
// \Add12~30_combout  = (data_1[15] & ((data_2[15] & (\Add12~29  & VCC)) # (!data_2[15] & (!\Add12~29 )))) # (!data_1[15] & ((data_2[15] & (!\Add12~29 )) # (!data_2[15] & ((\Add12~29 ) # (GND)))))
// \Add12~31  = CARRY((data_1[15] & (!data_2[15] & !\Add12~29 )) # (!data_1[15] & ((!\Add12~29 ) # (!data_2[15]))))

	.dataa(data_1[15]),
	.datab(data_2[15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add12~29 ),
	.combout(\Add12~30_combout ),
	.cout(\Add12~31 ));
// synopsys translate_off
defparam \Add12~30 .lut_mask = 16'h9617;
defparam \Add12~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N16
cycloneive_lcell_comb \Add12~32 (
// Equation(s):
// \Add12~32_combout  = ((data_2[16] $ (data_1[16] $ (!\Add12~31 )))) # (GND)
// \Add12~33  = CARRY((data_2[16] & ((data_1[16]) # (!\Add12~31 ))) # (!data_2[16] & (data_1[16] & !\Add12~31 )))

	.dataa(data_2[16]),
	.datab(data_1[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add12~31 ),
	.combout(\Add12~32_combout ),
	.cout(\Add12~33 ));
// synopsys translate_off
defparam \Add12~32 .lut_mask = 16'h698E;
defparam \Add12~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N4
cycloneive_lcell_comb \data_3[16] (
// Equation(s):
// data_3[16] = (GLOBAL(\data_3[0]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [16]))) # (!GLOBAL(\data_3[0]~0clkctrl_outclk ) & (data_3[16]))

	.dataa(gnd),
	.datab(data_3[16]),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [16]),
	.datad(\data_3[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_3[16]),
	.cout());
// synopsys translate_off
defparam \data_3[16] .lut_mask = 16'hF0CC;
defparam \data_3[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N20
cycloneive_lcell_comb \data_3[15] (
// Equation(s):
// data_3[15] = (GLOBAL(\data_3[0]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [15]))) # (!GLOBAL(\data_3[0]~0clkctrl_outclk ) & (data_3[15]))

	.dataa(gnd),
	.datab(data_3[15]),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [15]),
	.datad(\data_3[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_3[15]),
	.cout());
// synopsys translate_off
defparam \data_3[15] .lut_mask = 16'hF0CC;
defparam \data_3[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N24
cycloneive_lcell_comb \data_3[14] (
// Equation(s):
// data_3[14] = (GLOBAL(\data_3[0]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [14]))) # (!GLOBAL(\data_3[0]~0clkctrl_outclk ) & (data_3[14]))

	.dataa(gnd),
	.datab(data_3[14]),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [14]),
	.datad(\data_3[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_3[14]),
	.cout());
// synopsys translate_off
defparam \data_3[14] .lut_mask = 16'hF0CC;
defparam \data_3[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N20
cycloneive_lcell_comb \data_3[13] (
// Equation(s):
// data_3[13] = (GLOBAL(\data_3[0]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [13]))) # (!GLOBAL(\data_3[0]~0clkctrl_outclk ) & (data_3[13]))

	.dataa(gnd),
	.datab(data_3[13]),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [13]),
	.datad(\data_3[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_3[13]),
	.cout());
// synopsys translate_off
defparam \data_3[13] .lut_mask = 16'hF0CC;
defparam \data_3[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N28
cycloneive_lcell_comb \data_3[12] (
// Equation(s):
// data_3[12] = (GLOBAL(\data_3[0]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [12]))) # (!GLOBAL(\data_3[0]~0clkctrl_outclk ) & (data_3[12]))

	.dataa(gnd),
	.datab(data_3[12]),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [12]),
	.datad(\data_3[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_3[12]),
	.cout());
// synopsys translate_off
defparam \data_3[12] .lut_mask = 16'hF0CC;
defparam \data_3[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N30
cycloneive_lcell_comb \data_3[11] (
// Equation(s):
// data_3[11] = (GLOBAL(\data_3[0]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [11]))) # (!GLOBAL(\data_3[0]~0clkctrl_outclk ) & (data_3[11]))

	.dataa(data_3[11]),
	.datab(\rr5|altsyncram_component|auto_generated|q_b [11]),
	.datac(gnd),
	.datad(\data_3[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_3[11]),
	.cout());
// synopsys translate_off
defparam \data_3[11] .lut_mask = 16'hCCAA;
defparam \data_3[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N14
cycloneive_lcell_comb \data_3[10] (
// Equation(s):
// data_3[10] = (GLOBAL(\data_3[0]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [10]))) # (!GLOBAL(\data_3[0]~0clkctrl_outclk ) & (data_3[10]))

	.dataa(gnd),
	.datab(data_3[10]),
	.datac(\data_3[0]~0clkctrl_outclk ),
	.datad(\rr5|altsyncram_component|auto_generated|q_b [10]),
	.cin(gnd),
	.combout(data_3[10]),
	.cout());
// synopsys translate_off
defparam \data_3[10] .lut_mask = 16'hFC0C;
defparam \data_3[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N2
cycloneive_lcell_comb \Add13~20 (
// Equation(s):
// \Add13~20_combout  = ((data_3[10] $ (\Add12~20_combout  $ (!\Add13~19 )))) # (GND)
// \Add13~21  = CARRY((data_3[10] & ((\Add12~20_combout ) # (!\Add13~19 ))) # (!data_3[10] & (\Add12~20_combout  & !\Add13~19 )))

	.dataa(data_3[10]),
	.datab(\Add12~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add13~19 ),
	.combout(\Add13~20_combout ),
	.cout(\Add13~21 ));
// synopsys translate_off
defparam \Add13~20 .lut_mask = 16'h698E;
defparam \Add13~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N4
cycloneive_lcell_comb \Add13~22 (
// Equation(s):
// \Add13~22_combout  = (data_3[11] & ((\Add12~22_combout  & (\Add13~21  & VCC)) # (!\Add12~22_combout  & (!\Add13~21 )))) # (!data_3[11] & ((\Add12~22_combout  & (!\Add13~21 )) # (!\Add12~22_combout  & ((\Add13~21 ) # (GND)))))
// \Add13~23  = CARRY((data_3[11] & (!\Add12~22_combout  & !\Add13~21 )) # (!data_3[11] & ((!\Add13~21 ) # (!\Add12~22_combout ))))

	.dataa(data_3[11]),
	.datab(\Add12~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add13~21 ),
	.combout(\Add13~22_combout ),
	.cout(\Add13~23 ));
// synopsys translate_off
defparam \Add13~22 .lut_mask = 16'h9617;
defparam \Add13~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N6
cycloneive_lcell_comb \Add13~24 (
// Equation(s):
// \Add13~24_combout  = ((\Add12~24_combout  $ (data_3[12] $ (!\Add13~23 )))) # (GND)
// \Add13~25  = CARRY((\Add12~24_combout  & ((data_3[12]) # (!\Add13~23 ))) # (!\Add12~24_combout  & (data_3[12] & !\Add13~23 )))

	.dataa(\Add12~24_combout ),
	.datab(data_3[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add13~23 ),
	.combout(\Add13~24_combout ),
	.cout(\Add13~25 ));
// synopsys translate_off
defparam \Add13~24 .lut_mask = 16'h698E;
defparam \Add13~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N8
cycloneive_lcell_comb \Add13~26 (
// Equation(s):
// \Add13~26_combout  = (\Add12~26_combout  & ((data_3[13] & (\Add13~25  & VCC)) # (!data_3[13] & (!\Add13~25 )))) # (!\Add12~26_combout  & ((data_3[13] & (!\Add13~25 )) # (!data_3[13] & ((\Add13~25 ) # (GND)))))
// \Add13~27  = CARRY((\Add12~26_combout  & (!data_3[13] & !\Add13~25 )) # (!\Add12~26_combout  & ((!\Add13~25 ) # (!data_3[13]))))

	.dataa(\Add12~26_combout ),
	.datab(data_3[13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add13~25 ),
	.combout(\Add13~26_combout ),
	.cout(\Add13~27 ));
// synopsys translate_off
defparam \Add13~26 .lut_mask = 16'h9617;
defparam \Add13~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N10
cycloneive_lcell_comb \Add13~28 (
// Equation(s):
// \Add13~28_combout  = ((\Add12~28_combout  $ (data_3[14] $ (!\Add13~27 )))) # (GND)
// \Add13~29  = CARRY((\Add12~28_combout  & ((data_3[14]) # (!\Add13~27 ))) # (!\Add12~28_combout  & (data_3[14] & !\Add13~27 )))

	.dataa(\Add12~28_combout ),
	.datab(data_3[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add13~27 ),
	.combout(\Add13~28_combout ),
	.cout(\Add13~29 ));
// synopsys translate_off
defparam \Add13~28 .lut_mask = 16'h698E;
defparam \Add13~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N12
cycloneive_lcell_comb \Add13~30 (
// Equation(s):
// \Add13~30_combout  = (\Add12~30_combout  & ((data_3[15] & (\Add13~29  & VCC)) # (!data_3[15] & (!\Add13~29 )))) # (!\Add12~30_combout  & ((data_3[15] & (!\Add13~29 )) # (!data_3[15] & ((\Add13~29 ) # (GND)))))
// \Add13~31  = CARRY((\Add12~30_combout  & (!data_3[15] & !\Add13~29 )) # (!\Add12~30_combout  & ((!\Add13~29 ) # (!data_3[15]))))

	.dataa(\Add12~30_combout ),
	.datab(data_3[15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add13~29 ),
	.combout(\Add13~30_combout ),
	.cout(\Add13~31 ));
// synopsys translate_off
defparam \Add13~30 .lut_mask = 16'h9617;
defparam \Add13~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N14
cycloneive_lcell_comb \Add13~32 (
// Equation(s):
// \Add13~32_combout  = ((\Add12~32_combout  $ (data_3[16] $ (!\Add13~31 )))) # (GND)
// \Add13~33  = CARRY((\Add12~32_combout  & ((data_3[16]) # (!\Add13~31 ))) # (!\Add12~32_combout  & (data_3[16] & !\Add13~31 )))

	.dataa(\Add12~32_combout ),
	.datab(data_3[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add13~31 ),
	.combout(\Add13~32_combout ),
	.cout(\Add13~33 ));
// synopsys translate_off
defparam \Add13~32 .lut_mask = 16'h698E;
defparam \Add13~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N22
cycloneive_lcell_comb \data_4[16] (
// Equation(s):
// data_4[16] = (GLOBAL(\data_4[0]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [16]))) # (!GLOBAL(\data_4[0]~0clkctrl_outclk ) & (data_4[16]))

	.dataa(data_4[16]),
	.datab(gnd),
	.datac(\data_4[0]~0clkctrl_outclk ),
	.datad(\rr5|altsyncram_component|auto_generated|q_b [16]),
	.cin(gnd),
	.combout(data_4[16]),
	.cout());
// synopsys translate_off
defparam \data_4[16] .lut_mask = 16'hFA0A;
defparam \data_4[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N12
cycloneive_lcell_comb \data_4[15] (
// Equation(s):
// data_4[15] = (GLOBAL(\data_4[0]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [15]))) # (!GLOBAL(\data_4[0]~0clkctrl_outclk ) & (data_4[15]))

	.dataa(data_4[15]),
	.datab(gnd),
	.datac(\data_4[0]~0clkctrl_outclk ),
	.datad(\rr5|altsyncram_component|auto_generated|q_b [15]),
	.cin(gnd),
	.combout(data_4[15]),
	.cout());
// synopsys translate_off
defparam \data_4[15] .lut_mask = 16'hFA0A;
defparam \data_4[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N26
cycloneive_lcell_comb \data_4[14] (
// Equation(s):
// data_4[14] = (GLOBAL(\data_4[0]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [14]))) # (!GLOBAL(\data_4[0]~0clkctrl_outclk ) & (data_4[14]))

	.dataa(data_4[14]),
	.datab(gnd),
	.datac(\data_4[0]~0clkctrl_outclk ),
	.datad(\rr5|altsyncram_component|auto_generated|q_b [14]),
	.cin(gnd),
	.combout(data_4[14]),
	.cout());
// synopsys translate_off
defparam \data_4[14] .lut_mask = 16'hFA0A;
defparam \data_4[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N4
cycloneive_lcell_comb \data_4[13] (
// Equation(s):
// data_4[13] = (GLOBAL(\data_4[0]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [13]))) # (!GLOBAL(\data_4[0]~0clkctrl_outclk ) & (data_4[13]))

	.dataa(gnd),
	.datab(data_4[13]),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [13]),
	.datad(\data_4[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_4[13]),
	.cout());
// synopsys translate_off
defparam \data_4[13] .lut_mask = 16'hF0CC;
defparam \data_4[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N20
cycloneive_lcell_comb \data_4[12] (
// Equation(s):
// data_4[12] = (GLOBAL(\data_4[0]~0clkctrl_outclk ) & (\rr5|altsyncram_component|auto_generated|q_b [12])) # (!GLOBAL(\data_4[0]~0clkctrl_outclk ) & ((data_4[12])))

	.dataa(\rr5|altsyncram_component|auto_generated|q_b [12]),
	.datab(gnd),
	.datac(\data_4[0]~0clkctrl_outclk ),
	.datad(data_4[12]),
	.cin(gnd),
	.combout(data_4[12]),
	.cout());
// synopsys translate_off
defparam \data_4[12] .lut_mask = 16'hAFA0;
defparam \data_4[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N6
cycloneive_lcell_comb \data_4[11] (
// Equation(s):
// data_4[11] = (GLOBAL(\data_4[0]~0clkctrl_outclk ) & (\rr5|altsyncram_component|auto_generated|q_b [11])) # (!GLOBAL(\data_4[0]~0clkctrl_outclk ) & ((data_4[11])))

	.dataa(\rr5|altsyncram_component|auto_generated|q_b [11]),
	.datab(gnd),
	.datac(\data_4[0]~0clkctrl_outclk ),
	.datad(data_4[11]),
	.cin(gnd),
	.combout(data_4[11]),
	.cout());
// synopsys translate_off
defparam \data_4[11] .lut_mask = 16'hAFA0;
defparam \data_4[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N0
cycloneive_lcell_comb \data_4[10] (
// Equation(s):
// data_4[10] = (GLOBAL(\data_4[0]~0clkctrl_outclk ) & (\rr5|altsyncram_component|auto_generated|q_b [10])) # (!GLOBAL(\data_4[0]~0clkctrl_outclk ) & ((data_4[10])))

	.dataa(gnd),
	.datab(\rr5|altsyncram_component|auto_generated|q_b [10]),
	.datac(\data_4[0]~0clkctrl_outclk ),
	.datad(data_4[10]),
	.cin(gnd),
	.combout(data_4[10]),
	.cout());
// synopsys translate_off
defparam \data_4[10] .lut_mask = 16'hCFC0;
defparam \data_4[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N2
cycloneive_lcell_comb \Add14~20 (
// Equation(s):
// \Add14~20_combout  = ((\Add13~20_combout  $ (data_4[10] $ (!\Add14~19 )))) # (GND)
// \Add14~21  = CARRY((\Add13~20_combout  & ((data_4[10]) # (!\Add14~19 ))) # (!\Add13~20_combout  & (data_4[10] & !\Add14~19 )))

	.dataa(\Add13~20_combout ),
	.datab(data_4[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add14~19 ),
	.combout(\Add14~20_combout ),
	.cout(\Add14~21 ));
// synopsys translate_off
defparam \Add14~20 .lut_mask = 16'h698E;
defparam \Add14~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N4
cycloneive_lcell_comb \Add14~22 (
// Equation(s):
// \Add14~22_combout  = (data_4[11] & ((\Add13~22_combout  & (\Add14~21  & VCC)) # (!\Add13~22_combout  & (!\Add14~21 )))) # (!data_4[11] & ((\Add13~22_combout  & (!\Add14~21 )) # (!\Add13~22_combout  & ((\Add14~21 ) # (GND)))))
// \Add14~23  = CARRY((data_4[11] & (!\Add13~22_combout  & !\Add14~21 )) # (!data_4[11] & ((!\Add14~21 ) # (!\Add13~22_combout ))))

	.dataa(data_4[11]),
	.datab(\Add13~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add14~21 ),
	.combout(\Add14~22_combout ),
	.cout(\Add14~23 ));
// synopsys translate_off
defparam \Add14~22 .lut_mask = 16'h9617;
defparam \Add14~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N6
cycloneive_lcell_comb \Add14~24 (
// Equation(s):
// \Add14~24_combout  = ((data_4[12] $ (\Add13~24_combout  $ (!\Add14~23 )))) # (GND)
// \Add14~25  = CARRY((data_4[12] & ((\Add13~24_combout ) # (!\Add14~23 ))) # (!data_4[12] & (\Add13~24_combout  & !\Add14~23 )))

	.dataa(data_4[12]),
	.datab(\Add13~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add14~23 ),
	.combout(\Add14~24_combout ),
	.cout(\Add14~25 ));
// synopsys translate_off
defparam \Add14~24 .lut_mask = 16'h698E;
defparam \Add14~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N8
cycloneive_lcell_comb \Add14~26 (
// Equation(s):
// \Add14~26_combout  = (\Add13~26_combout  & ((data_4[13] & (\Add14~25  & VCC)) # (!data_4[13] & (!\Add14~25 )))) # (!\Add13~26_combout  & ((data_4[13] & (!\Add14~25 )) # (!data_4[13] & ((\Add14~25 ) # (GND)))))
// \Add14~27  = CARRY((\Add13~26_combout  & (!data_4[13] & !\Add14~25 )) # (!\Add13~26_combout  & ((!\Add14~25 ) # (!data_4[13]))))

	.dataa(\Add13~26_combout ),
	.datab(data_4[13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add14~25 ),
	.combout(\Add14~26_combout ),
	.cout(\Add14~27 ));
// synopsys translate_off
defparam \Add14~26 .lut_mask = 16'h9617;
defparam \Add14~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N10
cycloneive_lcell_comb \Add14~28 (
// Equation(s):
// \Add14~28_combout  = ((\Add13~28_combout  $ (data_4[14] $ (!\Add14~27 )))) # (GND)
// \Add14~29  = CARRY((\Add13~28_combout  & ((data_4[14]) # (!\Add14~27 ))) # (!\Add13~28_combout  & (data_4[14] & !\Add14~27 )))

	.dataa(\Add13~28_combout ),
	.datab(data_4[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add14~27 ),
	.combout(\Add14~28_combout ),
	.cout(\Add14~29 ));
// synopsys translate_off
defparam \Add14~28 .lut_mask = 16'h698E;
defparam \Add14~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N12
cycloneive_lcell_comb \Add14~30 (
// Equation(s):
// \Add14~30_combout  = (\Add13~30_combout  & ((data_4[15] & (\Add14~29  & VCC)) # (!data_4[15] & (!\Add14~29 )))) # (!\Add13~30_combout  & ((data_4[15] & (!\Add14~29 )) # (!data_4[15] & ((\Add14~29 ) # (GND)))))
// \Add14~31  = CARRY((\Add13~30_combout  & (!data_4[15] & !\Add14~29 )) # (!\Add13~30_combout  & ((!\Add14~29 ) # (!data_4[15]))))

	.dataa(\Add13~30_combout ),
	.datab(data_4[15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add14~29 ),
	.combout(\Add14~30_combout ),
	.cout(\Add14~31 ));
// synopsys translate_off
defparam \Add14~30 .lut_mask = 16'h9617;
defparam \Add14~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N14
cycloneive_lcell_comb \Add14~32 (
// Equation(s):
// \Add14~32_combout  = ((\Add13~32_combout  $ (data_4[16] $ (!\Add14~31 )))) # (GND)
// \Add14~33  = CARRY((\Add13~32_combout  & ((data_4[16]) # (!\Add14~31 ))) # (!\Add13~32_combout  & (data_4[16] & !\Add14~31 )))

	.dataa(\Add13~32_combout ),
	.datab(data_4[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add14~31 ),
	.combout(\Add14~32_combout ),
	.cout(\Add14~33 ));
// synopsys translate_off
defparam \Add14~32 .lut_mask = 16'h698E;
defparam \Add14~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N4
cycloneive_lcell_comb \data_5[16] (
// Equation(s):
// data_5[16] = (GLOBAL(\data_5[0]~0clkctrl_outclk ) & (\rr5|altsyncram_component|auto_generated|q_b [16])) # (!GLOBAL(\data_5[0]~0clkctrl_outclk ) & ((data_5[16])))

	.dataa(\rr5|altsyncram_component|auto_generated|q_b [16]),
	.datab(data_5[16]),
	.datac(\data_5[0]~0clkctrl_outclk ),
	.datad(gnd),
	.cin(gnd),
	.combout(data_5[16]),
	.cout());
// synopsys translate_off
defparam \data_5[16] .lut_mask = 16'hACAC;
defparam \data_5[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N6
cycloneive_lcell_comb \data_5[15] (
// Equation(s):
// data_5[15] = (GLOBAL(\data_5[0]~0clkctrl_outclk ) & (\rr5|altsyncram_component|auto_generated|q_b [15])) # (!GLOBAL(\data_5[0]~0clkctrl_outclk ) & ((data_5[15])))

	.dataa(\rr5|altsyncram_component|auto_generated|q_b [15]),
	.datab(gnd),
	.datac(\data_5[0]~0clkctrl_outclk ),
	.datad(data_5[15]),
	.cin(gnd),
	.combout(data_5[15]),
	.cout());
// synopsys translate_off
defparam \data_5[15] .lut_mask = 16'hAFA0;
defparam \data_5[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N20
cycloneive_lcell_comb \data_5[14] (
// Equation(s):
// data_5[14] = (GLOBAL(\data_5[0]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [14]))) # (!GLOBAL(\data_5[0]~0clkctrl_outclk ) & (data_5[14]))

	.dataa(gnd),
	.datab(data_5[14]),
	.datac(\data_5[0]~0clkctrl_outclk ),
	.datad(\rr5|altsyncram_component|auto_generated|q_b [14]),
	.cin(gnd),
	.combout(data_5[14]),
	.cout());
// synopsys translate_off
defparam \data_5[14] .lut_mask = 16'hFC0C;
defparam \data_5[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N10
cycloneive_lcell_comb \data_5[13] (
// Equation(s):
// data_5[13] = (GLOBAL(\data_5[0]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [13]))) # (!GLOBAL(\data_5[0]~0clkctrl_outclk ) & (data_5[13]))

	.dataa(data_5[13]),
	.datab(\rr5|altsyncram_component|auto_generated|q_b [13]),
	.datac(\data_5[0]~0clkctrl_outclk ),
	.datad(gnd),
	.cin(gnd),
	.combout(data_5[13]),
	.cout());
// synopsys translate_off
defparam \data_5[13] .lut_mask = 16'hCACA;
defparam \data_5[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N4
cycloneive_lcell_comb \data_5[12] (
// Equation(s):
// data_5[12] = (GLOBAL(\data_5[0]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [12]))) # (!GLOBAL(\data_5[0]~0clkctrl_outclk ) & (data_5[12]))

	.dataa(gnd),
	.datab(data_5[12]),
	.datac(\data_5[0]~0clkctrl_outclk ),
	.datad(\rr5|altsyncram_component|auto_generated|q_b [12]),
	.cin(gnd),
	.combout(data_5[12]),
	.cout());
// synopsys translate_off
defparam \data_5[12] .lut_mask = 16'hFC0C;
defparam \data_5[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N28
cycloneive_lcell_comb \data_5[11] (
// Equation(s):
// data_5[11] = (GLOBAL(\data_5[0]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [11]))) # (!GLOBAL(\data_5[0]~0clkctrl_outclk ) & (data_5[11]))

	.dataa(gnd),
	.datab(data_5[11]),
	.datac(\data_5[0]~0clkctrl_outclk ),
	.datad(\rr5|altsyncram_component|auto_generated|q_b [11]),
	.cin(gnd),
	.combout(data_5[11]),
	.cout());
// synopsys translate_off
defparam \data_5[11] .lut_mask = 16'hFC0C;
defparam \data_5[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N2
cycloneive_lcell_comb \data_5[10] (
// Equation(s):
// data_5[10] = (GLOBAL(\data_5[0]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [10]))) # (!GLOBAL(\data_5[0]~0clkctrl_outclk ) & (data_5[10]))

	.dataa(gnd),
	.datab(data_5[10]),
	.datac(\data_5[0]~0clkctrl_outclk ),
	.datad(\rr5|altsyncram_component|auto_generated|q_b [10]),
	.cin(gnd),
	.combout(data_5[10]),
	.cout());
// synopsys translate_off
defparam \data_5[10] .lut_mask = 16'hFC0C;
defparam \data_5[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N0
cycloneive_lcell_comb \Add15~20 (
// Equation(s):
// \Add15~20_combout  = ((\Add14~20_combout  $ (data_5[10] $ (!\Add15~19 )))) # (GND)
// \Add15~21  = CARRY((\Add14~20_combout  & ((data_5[10]) # (!\Add15~19 ))) # (!\Add14~20_combout  & (data_5[10] & !\Add15~19 )))

	.dataa(\Add14~20_combout ),
	.datab(data_5[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add15~19 ),
	.combout(\Add15~20_combout ),
	.cout(\Add15~21 ));
// synopsys translate_off
defparam \Add15~20 .lut_mask = 16'h698E;
defparam \Add15~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N2
cycloneive_lcell_comb \Add15~22 (
// Equation(s):
// \Add15~22_combout  = (\Add14~22_combout  & ((data_5[11] & (\Add15~21  & VCC)) # (!data_5[11] & (!\Add15~21 )))) # (!\Add14~22_combout  & ((data_5[11] & (!\Add15~21 )) # (!data_5[11] & ((\Add15~21 ) # (GND)))))
// \Add15~23  = CARRY((\Add14~22_combout  & (!data_5[11] & !\Add15~21 )) # (!\Add14~22_combout  & ((!\Add15~21 ) # (!data_5[11]))))

	.dataa(\Add14~22_combout ),
	.datab(data_5[11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add15~21 ),
	.combout(\Add15~22_combout ),
	.cout(\Add15~23 ));
// synopsys translate_off
defparam \Add15~22 .lut_mask = 16'h9617;
defparam \Add15~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N4
cycloneive_lcell_comb \Add15~24 (
// Equation(s):
// \Add15~24_combout  = ((data_5[12] $ (\Add14~24_combout  $ (!\Add15~23 )))) # (GND)
// \Add15~25  = CARRY((data_5[12] & ((\Add14~24_combout ) # (!\Add15~23 ))) # (!data_5[12] & (\Add14~24_combout  & !\Add15~23 )))

	.dataa(data_5[12]),
	.datab(\Add14~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add15~23 ),
	.combout(\Add15~24_combout ),
	.cout(\Add15~25 ));
// synopsys translate_off
defparam \Add15~24 .lut_mask = 16'h698E;
defparam \Add15~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N6
cycloneive_lcell_comb \Add15~26 (
// Equation(s):
// \Add15~26_combout  = (data_5[13] & ((\Add14~26_combout  & (\Add15~25  & VCC)) # (!\Add14~26_combout  & (!\Add15~25 )))) # (!data_5[13] & ((\Add14~26_combout  & (!\Add15~25 )) # (!\Add14~26_combout  & ((\Add15~25 ) # (GND)))))
// \Add15~27  = CARRY((data_5[13] & (!\Add14~26_combout  & !\Add15~25 )) # (!data_5[13] & ((!\Add15~25 ) # (!\Add14~26_combout ))))

	.dataa(data_5[13]),
	.datab(\Add14~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add15~25 ),
	.combout(\Add15~26_combout ),
	.cout(\Add15~27 ));
// synopsys translate_off
defparam \Add15~26 .lut_mask = 16'h9617;
defparam \Add15~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N8
cycloneive_lcell_comb \Add15~28 (
// Equation(s):
// \Add15~28_combout  = ((data_5[14] $ (\Add14~28_combout  $ (!\Add15~27 )))) # (GND)
// \Add15~29  = CARRY((data_5[14] & ((\Add14~28_combout ) # (!\Add15~27 ))) # (!data_5[14] & (\Add14~28_combout  & !\Add15~27 )))

	.dataa(data_5[14]),
	.datab(\Add14~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add15~27 ),
	.combout(\Add15~28_combout ),
	.cout(\Add15~29 ));
// synopsys translate_off
defparam \Add15~28 .lut_mask = 16'h698E;
defparam \Add15~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N10
cycloneive_lcell_comb \Add15~30 (
// Equation(s):
// \Add15~30_combout  = (data_5[15] & ((\Add14~30_combout  & (\Add15~29  & VCC)) # (!\Add14~30_combout  & (!\Add15~29 )))) # (!data_5[15] & ((\Add14~30_combout  & (!\Add15~29 )) # (!\Add14~30_combout  & ((\Add15~29 ) # (GND)))))
// \Add15~31  = CARRY((data_5[15] & (!\Add14~30_combout  & !\Add15~29 )) # (!data_5[15] & ((!\Add15~29 ) # (!\Add14~30_combout ))))

	.dataa(data_5[15]),
	.datab(\Add14~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add15~29 ),
	.combout(\Add15~30_combout ),
	.cout(\Add15~31 ));
// synopsys translate_off
defparam \Add15~30 .lut_mask = 16'h9617;
defparam \Add15~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N12
cycloneive_lcell_comb \Add15~32 (
// Equation(s):
// \Add15~32_combout  = ((\Add14~32_combout  $ (data_5[16] $ (!\Add15~31 )))) # (GND)
// \Add15~33  = CARRY((\Add14~32_combout  & ((data_5[16]) # (!\Add15~31 ))) # (!\Add14~32_combout  & (data_5[16] & !\Add15~31 )))

	.dataa(\Add14~32_combout ),
	.datab(data_5[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add15~31 ),
	.combout(\Add15~32_combout ),
	.cout(\Add15~33 ));
// synopsys translate_off
defparam \Add15~32 .lut_mask = 16'h698E;
defparam \Add15~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N14
cycloneive_lcell_comb \data_6[16] (
// Equation(s):
// data_6[16] = (GLOBAL(\data_6[16]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [16]))) # (!GLOBAL(\data_6[16]~0clkctrl_outclk ) & (data_6[16]))

	.dataa(gnd),
	.datab(data_6[16]),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [16]),
	.datad(\data_6[16]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_6[16]),
	.cout());
// synopsys translate_off
defparam \data_6[16] .lut_mask = 16'hF0CC;
defparam \data_6[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N8
cycloneive_lcell_comb \data_6[15] (
// Equation(s):
// data_6[15] = (GLOBAL(\data_6[16]~0clkctrl_outclk ) & (\rr5|altsyncram_component|auto_generated|q_b [15])) # (!GLOBAL(\data_6[16]~0clkctrl_outclk ) & ((data_6[15])))

	.dataa(\rr5|altsyncram_component|auto_generated|q_b [15]),
	.datab(gnd),
	.datac(data_6[15]),
	.datad(\data_6[16]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_6[15]),
	.cout());
// synopsys translate_off
defparam \data_6[15] .lut_mask = 16'hAAF0;
defparam \data_6[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N12
cycloneive_lcell_comb \data_6[14] (
// Equation(s):
// data_6[14] = (GLOBAL(\data_6[16]~0clkctrl_outclk ) & (\rr5|altsyncram_component|auto_generated|q_b [14])) # (!GLOBAL(\data_6[16]~0clkctrl_outclk ) & ((data_6[14])))

	.dataa(\data_6[16]~0clkctrl_outclk ),
	.datab(gnd),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [14]),
	.datad(data_6[14]),
	.cin(gnd),
	.combout(data_6[14]),
	.cout());
// synopsys translate_off
defparam \data_6[14] .lut_mask = 16'hF5A0;
defparam \data_6[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N26
cycloneive_lcell_comb \data_6[13] (
// Equation(s):
// data_6[13] = (GLOBAL(\data_6[16]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [13]))) # (!GLOBAL(\data_6[16]~0clkctrl_outclk ) & (data_6[13]))

	.dataa(data_6[13]),
	.datab(\rr5|altsyncram_component|auto_generated|q_b [13]),
	.datac(gnd),
	.datad(\data_6[16]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_6[13]),
	.cout());
// synopsys translate_off
defparam \data_6[13] .lut_mask = 16'hCCAA;
defparam \data_6[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N30
cycloneive_lcell_comb \data_6[12] (
// Equation(s):
// data_6[12] = (GLOBAL(\data_6[16]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [12]))) # (!GLOBAL(\data_6[16]~0clkctrl_outclk ) & (data_6[12]))

	.dataa(data_6[12]),
	.datab(gnd),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [12]),
	.datad(\data_6[16]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_6[12]),
	.cout());
// synopsys translate_off
defparam \data_6[12] .lut_mask = 16'hF0AA;
defparam \data_6[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N12
cycloneive_lcell_comb \data_6[11] (
// Equation(s):
// data_6[11] = (GLOBAL(\data_6[16]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [11]))) # (!GLOBAL(\data_6[16]~0clkctrl_outclk ) & (data_6[11]))

	.dataa(data_6[11]),
	.datab(gnd),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [11]),
	.datad(\data_6[16]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_6[11]),
	.cout());
// synopsys translate_off
defparam \data_6[11] .lut_mask = 16'hF0AA;
defparam \data_6[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N0
cycloneive_lcell_comb \data_6[10] (
// Equation(s):
// data_6[10] = (GLOBAL(\data_6[16]~0clkctrl_outclk ) & (\rr5|altsyncram_component|auto_generated|q_b [10])) # (!GLOBAL(\data_6[16]~0clkctrl_outclk ) & ((data_6[10])))

	.dataa(\rr5|altsyncram_component|auto_generated|q_b [10]),
	.datab(data_6[10]),
	.datac(gnd),
	.datad(\data_6[16]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_6[10]),
	.cout());
// synopsys translate_off
defparam \data_6[10] .lut_mask = 16'hAACC;
defparam \data_6[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N0
cycloneive_lcell_comb \Add16~20 (
// Equation(s):
// \Add16~20_combout  = ((\Add15~20_combout  $ (data_6[10] $ (!\Add16~19 )))) # (GND)
// \Add16~21  = CARRY((\Add15~20_combout  & ((data_6[10]) # (!\Add16~19 ))) # (!\Add15~20_combout  & (data_6[10] & !\Add16~19 )))

	.dataa(\Add15~20_combout ),
	.datab(data_6[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add16~19 ),
	.combout(\Add16~20_combout ),
	.cout(\Add16~21 ));
// synopsys translate_off
defparam \Add16~20 .lut_mask = 16'h698E;
defparam \Add16~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N2
cycloneive_lcell_comb \Add16~22 (
// Equation(s):
// \Add16~22_combout  = (\Add15~22_combout  & ((data_6[11] & (\Add16~21  & VCC)) # (!data_6[11] & (!\Add16~21 )))) # (!\Add15~22_combout  & ((data_6[11] & (!\Add16~21 )) # (!data_6[11] & ((\Add16~21 ) # (GND)))))
// \Add16~23  = CARRY((\Add15~22_combout  & (!data_6[11] & !\Add16~21 )) # (!\Add15~22_combout  & ((!\Add16~21 ) # (!data_6[11]))))

	.dataa(\Add15~22_combout ),
	.datab(data_6[11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add16~21 ),
	.combout(\Add16~22_combout ),
	.cout(\Add16~23 ));
// synopsys translate_off
defparam \Add16~22 .lut_mask = 16'h9617;
defparam \Add16~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N4
cycloneive_lcell_comb \Add16~24 (
// Equation(s):
// \Add16~24_combout  = ((data_6[12] $ (\Add15~24_combout  $ (!\Add16~23 )))) # (GND)
// \Add16~25  = CARRY((data_6[12] & ((\Add15~24_combout ) # (!\Add16~23 ))) # (!data_6[12] & (\Add15~24_combout  & !\Add16~23 )))

	.dataa(data_6[12]),
	.datab(\Add15~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add16~23 ),
	.combout(\Add16~24_combout ),
	.cout(\Add16~25 ));
// synopsys translate_off
defparam \Add16~24 .lut_mask = 16'h698E;
defparam \Add16~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N6
cycloneive_lcell_comb \Add16~26 (
// Equation(s):
// \Add16~26_combout  = (data_6[13] & ((\Add15~26_combout  & (\Add16~25  & VCC)) # (!\Add15~26_combout  & (!\Add16~25 )))) # (!data_6[13] & ((\Add15~26_combout  & (!\Add16~25 )) # (!\Add15~26_combout  & ((\Add16~25 ) # (GND)))))
// \Add16~27  = CARRY((data_6[13] & (!\Add15~26_combout  & !\Add16~25 )) # (!data_6[13] & ((!\Add16~25 ) # (!\Add15~26_combout ))))

	.dataa(data_6[13]),
	.datab(\Add15~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add16~25 ),
	.combout(\Add16~26_combout ),
	.cout(\Add16~27 ));
// synopsys translate_off
defparam \Add16~26 .lut_mask = 16'h9617;
defparam \Add16~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N8
cycloneive_lcell_comb \Add16~28 (
// Equation(s):
// \Add16~28_combout  = ((\Add15~28_combout  $ (data_6[14] $ (!\Add16~27 )))) # (GND)
// \Add16~29  = CARRY((\Add15~28_combout  & ((data_6[14]) # (!\Add16~27 ))) # (!\Add15~28_combout  & (data_6[14] & !\Add16~27 )))

	.dataa(\Add15~28_combout ),
	.datab(data_6[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add16~27 ),
	.combout(\Add16~28_combout ),
	.cout(\Add16~29 ));
// synopsys translate_off
defparam \Add16~28 .lut_mask = 16'h698E;
defparam \Add16~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N10
cycloneive_lcell_comb \Add16~30 (
// Equation(s):
// \Add16~30_combout  = (\Add15~30_combout  & ((data_6[15] & (\Add16~29  & VCC)) # (!data_6[15] & (!\Add16~29 )))) # (!\Add15~30_combout  & ((data_6[15] & (!\Add16~29 )) # (!data_6[15] & ((\Add16~29 ) # (GND)))))
// \Add16~31  = CARRY((\Add15~30_combout  & (!data_6[15] & !\Add16~29 )) # (!\Add15~30_combout  & ((!\Add16~29 ) # (!data_6[15]))))

	.dataa(\Add15~30_combout ),
	.datab(data_6[15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add16~29 ),
	.combout(\Add16~30_combout ),
	.cout(\Add16~31 ));
// synopsys translate_off
defparam \Add16~30 .lut_mask = 16'h9617;
defparam \Add16~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N12
cycloneive_lcell_comb \Add16~32 (
// Equation(s):
// \Add16~32_combout  = ((\Add15~32_combout  $ (data_6[16] $ (!\Add16~31 )))) # (GND)
// \Add16~33  = CARRY((\Add15~32_combout  & ((data_6[16]) # (!\Add16~31 ))) # (!\Add15~32_combout  & (data_6[16] & !\Add16~31 )))

	.dataa(\Add15~32_combout ),
	.datab(data_6[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add16~31 ),
	.combout(\Add16~32_combout ),
	.cout(\Add16~33 ));
// synopsys translate_off
defparam \Add16~32 .lut_mask = 16'h698E;
defparam \Add16~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N20
cycloneive_lcell_comb \data_7[16] (
// Equation(s):
// data_7[16] = (GLOBAL(\data_7[31]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [16]))) # (!GLOBAL(\data_7[31]~0clkctrl_outclk ) & (data_7[16]))

	.dataa(gnd),
	.datab(data_7[16]),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [16]),
	.datad(\data_7[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_7[16]),
	.cout());
// synopsys translate_off
defparam \data_7[16] .lut_mask = 16'hF0CC;
defparam \data_7[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N8
cycloneive_lcell_comb \data_7[15] (
// Equation(s):
// data_7[15] = (GLOBAL(\data_7[31]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [15]))) # (!GLOBAL(\data_7[31]~0clkctrl_outclk ) & (data_7[15]))

	.dataa(gnd),
	.datab(data_7[15]),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [15]),
	.datad(\data_7[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_7[15]),
	.cout());
// synopsys translate_off
defparam \data_7[15] .lut_mask = 16'hF0CC;
defparam \data_7[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N30
cycloneive_lcell_comb \data_7[14] (
// Equation(s):
// data_7[14] = (GLOBAL(\data_7[31]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [14]))) # (!GLOBAL(\data_7[31]~0clkctrl_outclk ) & (data_7[14]))

	.dataa(data_7[14]),
	.datab(gnd),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [14]),
	.datad(\data_7[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_7[14]),
	.cout());
// synopsys translate_off
defparam \data_7[14] .lut_mask = 16'hF0AA;
defparam \data_7[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N8
cycloneive_lcell_comb \data_7[13] (
// Equation(s):
// data_7[13] = (GLOBAL(\data_7[31]~0clkctrl_outclk ) & (\rr5|altsyncram_component|auto_generated|q_b [13])) # (!GLOBAL(\data_7[31]~0clkctrl_outclk ) & ((data_7[13])))

	.dataa(\rr5|altsyncram_component|auto_generated|q_b [13]),
	.datab(gnd),
	.datac(data_7[13]),
	.datad(\data_7[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_7[13]),
	.cout());
// synopsys translate_off
defparam \data_7[13] .lut_mask = 16'hAAF0;
defparam \data_7[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N22
cycloneive_lcell_comb \data_7[12] (
// Equation(s):
// data_7[12] = (GLOBAL(\data_7[31]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [12]))) # (!GLOBAL(\data_7[31]~0clkctrl_outclk ) & (data_7[12]))

	.dataa(data_7[12]),
	.datab(gnd),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [12]),
	.datad(\data_7[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_7[12]),
	.cout());
// synopsys translate_off
defparam \data_7[12] .lut_mask = 16'hF0AA;
defparam \data_7[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N4
cycloneive_lcell_comb \data_7[11] (
// Equation(s):
// data_7[11] = (GLOBAL(\data_7[31]~0clkctrl_outclk ) & (\rr5|altsyncram_component|auto_generated|q_b [11])) # (!GLOBAL(\data_7[31]~0clkctrl_outclk ) & ((data_7[11])))

	.dataa(\rr5|altsyncram_component|auto_generated|q_b [11]),
	.datab(data_7[11]),
	.datac(gnd),
	.datad(\data_7[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_7[11]),
	.cout());
// synopsys translate_off
defparam \data_7[11] .lut_mask = 16'hAACC;
defparam \data_7[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N0
cycloneive_lcell_comb \data_7[10] (
// Equation(s):
// data_7[10] = (GLOBAL(\data_7[31]~0clkctrl_outclk ) & (\rr5|altsyncram_component|auto_generated|q_b [10])) # (!GLOBAL(\data_7[31]~0clkctrl_outclk ) & ((data_7[10])))

	.dataa(\rr5|altsyncram_component|auto_generated|q_b [10]),
	.datab(data_7[10]),
	.datac(gnd),
	.datad(\data_7[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_7[10]),
	.cout());
// synopsys translate_off
defparam \data_7[10] .lut_mask = 16'hAACC;
defparam \data_7[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N30
cycloneive_lcell_comb \Add17~20 (
// Equation(s):
// \Add17~20_combout  = ((\Add16~20_combout  $ (data_7[10] $ (!\Add17~19 )))) # (GND)
// \Add17~21  = CARRY((\Add16~20_combout  & ((data_7[10]) # (!\Add17~19 ))) # (!\Add16~20_combout  & (data_7[10] & !\Add17~19 )))

	.dataa(\Add16~20_combout ),
	.datab(data_7[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add17~19 ),
	.combout(\Add17~20_combout ),
	.cout(\Add17~21 ));
// synopsys translate_off
defparam \Add17~20 .lut_mask = 16'h698E;
defparam \Add17~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N0
cycloneive_lcell_comb \Add17~22 (
// Equation(s):
// \Add17~22_combout  = (\Add16~22_combout  & ((data_7[11] & (\Add17~21  & VCC)) # (!data_7[11] & (!\Add17~21 )))) # (!\Add16~22_combout  & ((data_7[11] & (!\Add17~21 )) # (!data_7[11] & ((\Add17~21 ) # (GND)))))
// \Add17~23  = CARRY((\Add16~22_combout  & (!data_7[11] & !\Add17~21 )) # (!\Add16~22_combout  & ((!\Add17~21 ) # (!data_7[11]))))

	.dataa(\Add16~22_combout ),
	.datab(data_7[11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add17~21 ),
	.combout(\Add17~22_combout ),
	.cout(\Add17~23 ));
// synopsys translate_off
defparam \Add17~22 .lut_mask = 16'h9617;
defparam \Add17~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N2
cycloneive_lcell_comb \Add17~24 (
// Equation(s):
// \Add17~24_combout  = ((data_7[12] $ (\Add16~24_combout  $ (!\Add17~23 )))) # (GND)
// \Add17~25  = CARRY((data_7[12] & ((\Add16~24_combout ) # (!\Add17~23 ))) # (!data_7[12] & (\Add16~24_combout  & !\Add17~23 )))

	.dataa(data_7[12]),
	.datab(\Add16~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add17~23 ),
	.combout(\Add17~24_combout ),
	.cout(\Add17~25 ));
// synopsys translate_off
defparam \Add17~24 .lut_mask = 16'h698E;
defparam \Add17~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N4
cycloneive_lcell_comb \Add17~26 (
// Equation(s):
// \Add17~26_combout  = (data_7[13] & ((\Add16~26_combout  & (\Add17~25  & VCC)) # (!\Add16~26_combout  & (!\Add17~25 )))) # (!data_7[13] & ((\Add16~26_combout  & (!\Add17~25 )) # (!\Add16~26_combout  & ((\Add17~25 ) # (GND)))))
// \Add17~27  = CARRY((data_7[13] & (!\Add16~26_combout  & !\Add17~25 )) # (!data_7[13] & ((!\Add17~25 ) # (!\Add16~26_combout ))))

	.dataa(data_7[13]),
	.datab(\Add16~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add17~25 ),
	.combout(\Add17~26_combout ),
	.cout(\Add17~27 ));
// synopsys translate_off
defparam \Add17~26 .lut_mask = 16'h9617;
defparam \Add17~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N6
cycloneive_lcell_comb \Add17~28 (
// Equation(s):
// \Add17~28_combout  = ((\Add16~28_combout  $ (data_7[14] $ (!\Add17~27 )))) # (GND)
// \Add17~29  = CARRY((\Add16~28_combout  & ((data_7[14]) # (!\Add17~27 ))) # (!\Add16~28_combout  & (data_7[14] & !\Add17~27 )))

	.dataa(\Add16~28_combout ),
	.datab(data_7[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add17~27 ),
	.combout(\Add17~28_combout ),
	.cout(\Add17~29 ));
// synopsys translate_off
defparam \Add17~28 .lut_mask = 16'h698E;
defparam \Add17~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N8
cycloneive_lcell_comb \Add17~30 (
// Equation(s):
// \Add17~30_combout  = (\Add16~30_combout  & ((data_7[15] & (\Add17~29  & VCC)) # (!data_7[15] & (!\Add17~29 )))) # (!\Add16~30_combout  & ((data_7[15] & (!\Add17~29 )) # (!data_7[15] & ((\Add17~29 ) # (GND)))))
// \Add17~31  = CARRY((\Add16~30_combout  & (!data_7[15] & !\Add17~29 )) # (!\Add16~30_combout  & ((!\Add17~29 ) # (!data_7[15]))))

	.dataa(\Add16~30_combout ),
	.datab(data_7[15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add17~29 ),
	.combout(\Add17~30_combout ),
	.cout(\Add17~31 ));
// synopsys translate_off
defparam \Add17~30 .lut_mask = 16'h9617;
defparam \Add17~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N10
cycloneive_lcell_comb \Add17~32 (
// Equation(s):
// \Add17~32_combout  = ((\Add16~32_combout  $ (data_7[16] $ (!\Add17~31 )))) # (GND)
// \Add17~33  = CARRY((\Add16~32_combout  & ((data_7[16]) # (!\Add17~31 ))) # (!\Add16~32_combout  & (data_7[16] & !\Add17~31 )))

	.dataa(\Add16~32_combout ),
	.datab(data_7[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add17~31 ),
	.combout(\Add17~32_combout ),
	.cout(\Add17~33 ));
// synopsys translate_off
defparam \Add17~32 .lut_mask = 16'h698E;
defparam \Add17~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N4
cycloneive_lcell_comb \data_8[16] (
// Equation(s):
// data_8[16] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [16]))) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & (data_8[16]))

	.dataa(gnd),
	.datab(data_8[16]),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [16]),
	.datad(\data_8[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_8[16]),
	.cout());
// synopsys translate_off
defparam \data_8[16] .lut_mask = 16'hF0CC;
defparam \data_8[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N2
cycloneive_lcell_comb \data_8[15] (
// Equation(s):
// data_8[15] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & (\rr5|altsyncram_component|auto_generated|q_b [15])) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((data_8[15])))

	.dataa(\rr5|altsyncram_component|auto_generated|q_b [15]),
	.datab(data_8[15]),
	.datac(gnd),
	.datad(\data_8[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_8[15]),
	.cout());
// synopsys translate_off
defparam \data_8[15] .lut_mask = 16'hAACC;
defparam \data_8[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N6
cycloneive_lcell_comb \data_8[14] (
// Equation(s):
// data_8[14] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [14]))) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & (data_8[14]))

	.dataa(data_8[14]),
	.datab(gnd),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [14]),
	.datad(\data_8[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_8[14]),
	.cout());
// synopsys translate_off
defparam \data_8[14] .lut_mask = 16'hF0AA;
defparam \data_8[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N16
cycloneive_lcell_comb \data_8[13] (
// Equation(s):
// data_8[13] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [13]))) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & (data_8[13]))

	.dataa(gnd),
	.datab(data_8[13]),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [13]),
	.datad(\data_8[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_8[13]),
	.cout());
// synopsys translate_off
defparam \data_8[13] .lut_mask = 16'hF0CC;
defparam \data_8[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N16
cycloneive_lcell_comb \data_8[12] (
// Equation(s):
// data_8[12] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [12]))) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & (data_8[12]))

	.dataa(gnd),
	.datab(data_8[12]),
	.datac(\data_8[31]~0clkctrl_outclk ),
	.datad(\rr5|altsyncram_component|auto_generated|q_b [12]),
	.cin(gnd),
	.combout(data_8[12]),
	.cout());
// synopsys translate_off
defparam \data_8[12] .lut_mask = 16'hFC0C;
defparam \data_8[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N14
cycloneive_lcell_comb \data_8[11] (
// Equation(s):
// data_8[11] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [11]))) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & (data_8[11]))

	.dataa(gnd),
	.datab(data_8[11]),
	.datac(\data_8[31]~0clkctrl_outclk ),
	.datad(\rr5|altsyncram_component|auto_generated|q_b [11]),
	.cin(gnd),
	.combout(data_8[11]),
	.cout());
// synopsys translate_off
defparam \data_8[11] .lut_mask = 16'hFC0C;
defparam \data_8[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N16
cycloneive_lcell_comb \data_8[10] (
// Equation(s):
// data_8[10] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [10]))) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & (data_8[10]))

	.dataa(gnd),
	.datab(data_8[10]),
	.datac(\data_8[31]~0clkctrl_outclk ),
	.datad(\rr5|altsyncram_component|auto_generated|q_b [10]),
	.cin(gnd),
	.combout(data_8[10]),
	.cout());
// synopsys translate_off
defparam \data_8[10] .lut_mask = 16'hFC0C;
defparam \data_8[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N30
cycloneive_lcell_comb \Add18~20 (
// Equation(s):
// \Add18~20_combout  = ((data_8[10] $ (\Add17~20_combout  $ (!\Add18~19 )))) # (GND)
// \Add18~21  = CARRY((data_8[10] & ((\Add17~20_combout ) # (!\Add18~19 ))) # (!data_8[10] & (\Add17~20_combout  & !\Add18~19 )))

	.dataa(data_8[10]),
	.datab(\Add17~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add18~19 ),
	.combout(\Add18~20_combout ),
	.cout(\Add18~21 ));
// synopsys translate_off
defparam \Add18~20 .lut_mask = 16'h698E;
defparam \Add18~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N0
cycloneive_lcell_comb \Add18~22 (
// Equation(s):
// \Add18~22_combout  = (\Add17~22_combout  & ((data_8[11] & (\Add18~21  & VCC)) # (!data_8[11] & (!\Add18~21 )))) # (!\Add17~22_combout  & ((data_8[11] & (!\Add18~21 )) # (!data_8[11] & ((\Add18~21 ) # (GND)))))
// \Add18~23  = CARRY((\Add17~22_combout  & (!data_8[11] & !\Add18~21 )) # (!\Add17~22_combout  & ((!\Add18~21 ) # (!data_8[11]))))

	.dataa(\Add17~22_combout ),
	.datab(data_8[11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add18~21 ),
	.combout(\Add18~22_combout ),
	.cout(\Add18~23 ));
// synopsys translate_off
defparam \Add18~22 .lut_mask = 16'h9617;
defparam \Add18~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N2
cycloneive_lcell_comb \Add18~24 (
// Equation(s):
// \Add18~24_combout  = ((\Add17~24_combout  $ (data_8[12] $ (!\Add18~23 )))) # (GND)
// \Add18~25  = CARRY((\Add17~24_combout  & ((data_8[12]) # (!\Add18~23 ))) # (!\Add17~24_combout  & (data_8[12] & !\Add18~23 )))

	.dataa(\Add17~24_combout ),
	.datab(data_8[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add18~23 ),
	.combout(\Add18~24_combout ),
	.cout(\Add18~25 ));
// synopsys translate_off
defparam \Add18~24 .lut_mask = 16'h698E;
defparam \Add18~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N4
cycloneive_lcell_comb \Add18~26 (
// Equation(s):
// \Add18~26_combout  = (data_8[13] & ((\Add17~26_combout  & (\Add18~25  & VCC)) # (!\Add17~26_combout  & (!\Add18~25 )))) # (!data_8[13] & ((\Add17~26_combout  & (!\Add18~25 )) # (!\Add17~26_combout  & ((\Add18~25 ) # (GND)))))
// \Add18~27  = CARRY((data_8[13] & (!\Add17~26_combout  & !\Add18~25 )) # (!data_8[13] & ((!\Add18~25 ) # (!\Add17~26_combout ))))

	.dataa(data_8[13]),
	.datab(\Add17~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add18~25 ),
	.combout(\Add18~26_combout ),
	.cout(\Add18~27 ));
// synopsys translate_off
defparam \Add18~26 .lut_mask = 16'h9617;
defparam \Add18~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N6
cycloneive_lcell_comb \Add18~28 (
// Equation(s):
// \Add18~28_combout  = ((data_8[14] $ (\Add17~28_combout  $ (!\Add18~27 )))) # (GND)
// \Add18~29  = CARRY((data_8[14] & ((\Add17~28_combout ) # (!\Add18~27 ))) # (!data_8[14] & (\Add17~28_combout  & !\Add18~27 )))

	.dataa(data_8[14]),
	.datab(\Add17~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add18~27 ),
	.combout(\Add18~28_combout ),
	.cout(\Add18~29 ));
// synopsys translate_off
defparam \Add18~28 .lut_mask = 16'h698E;
defparam \Add18~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N8
cycloneive_lcell_comb \Add18~30 (
// Equation(s):
// \Add18~30_combout  = (\Add17~30_combout  & ((data_8[15] & (\Add18~29  & VCC)) # (!data_8[15] & (!\Add18~29 )))) # (!\Add17~30_combout  & ((data_8[15] & (!\Add18~29 )) # (!data_8[15] & ((\Add18~29 ) # (GND)))))
// \Add18~31  = CARRY((\Add17~30_combout  & (!data_8[15] & !\Add18~29 )) # (!\Add17~30_combout  & ((!\Add18~29 ) # (!data_8[15]))))

	.dataa(\Add17~30_combout ),
	.datab(data_8[15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add18~29 ),
	.combout(\Add18~30_combout ),
	.cout(\Add18~31 ));
// synopsys translate_off
defparam \Add18~30 .lut_mask = 16'h9617;
defparam \Add18~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N10
cycloneive_lcell_comb \Add18~32 (
// Equation(s):
// \Add18~32_combout  = ((\Add17~32_combout  $ (data_8[16] $ (!\Add18~31 )))) # (GND)
// \Add18~33  = CARRY((\Add17~32_combout  & ((data_8[16]) # (!\Add18~31 ))) # (!\Add17~32_combout  & (data_8[16] & !\Add18~31 )))

	.dataa(\Add17~32_combout ),
	.datab(data_8[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add18~31 ),
	.combout(\Add18~32_combout ),
	.cout(\Add18~33 ));
// synopsys translate_off
defparam \Add18~32 .lut_mask = 16'h698E;
defparam \Add18~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N22
cycloneive_lcell_comb \sum[16] (
// Equation(s):
// sum[16] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & (\Add18~32_combout )) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((sum[16])))

	.dataa(\Add18~32_combout ),
	.datab(gnd),
	.datac(sum[16]),
	.datad(\data_8[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(sum[16]),
	.cout());
// synopsys translate_off
defparam \sum[16] .lut_mask = 16'hAAF0;
defparam \sum[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y49_N22
cycloneive_lcell_comb \sum_ram_data_in[16] (
// Equation(s):
// sum_ram_data_in[16] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & (sum[16])) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((sum_ram_data_in[16])))

	.dataa(sum[16]),
	.datab(gnd),
	.datac(sum_ram_data_in[16]),
	.datad(\data_8[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(sum_ram_data_in[16]),
	.cout());
// synopsys translate_off
defparam \sum_ram_data_in[16] .lut_mask = 16'hAAF0;
defparam \sum_ram_data_in[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y66_N24
cycloneive_lcell_comb \Selector117~0 (
// Equation(s):
// \Selector117~0_combout  = (!\Equal2~0_combout  & ((\Equal2~1_combout  & ((\rr2|altsyncram_component|auto_generated|q_b [49]))) # (!\Equal2~1_combout  & (\rr2|altsyncram_component|auto_generated|q_b [17]))))

	.dataa(\Equal2~0_combout ),
	.datab(\Equal2~1_combout ),
	.datac(\rr2|altsyncram_component|auto_generated|q_b [17]),
	.datad(\rr2|altsyncram_component|auto_generated|q_b [49]),
	.cin(gnd),
	.combout(\Selector117~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector117~0 .lut_mask = 16'h5410;
defparam \Selector117~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y66_N26
cycloneive_lcell_comb \Selector117~1 (
// Equation(s):
// \Selector117~1_combout  = (\Selector117~0_combout ) # ((\rr2|altsyncram_component|auto_generated|q_b [81] & \Equal2~0_combout ))

	.dataa(gnd),
	.datab(\Selector117~0_combout ),
	.datac(\rr2|altsyncram_component|auto_generated|q_b [81]),
	.datad(\Equal2~0_combout ),
	.cin(gnd),
	.combout(\Selector117~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector117~1 .lut_mask = 16'hFCCC;
defparam \Selector117~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y66_N8
cycloneive_lcell_comb \proc_ram_data_in[17] (
// Equation(s):
// proc_ram_data_in[17] = (GLOBAL(\proc_write_addr[1]~0clkctrl_outclk ) & (\Selector117~1_combout )) # (!GLOBAL(\proc_write_addr[1]~0clkctrl_outclk ) & ((proc_ram_data_in[17])))

	.dataa(gnd),
	.datab(\Selector117~1_combout ),
	.datac(proc_ram_data_in[17]),
	.datad(\proc_write_addr[1]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(proc_ram_data_in[17]),
	.cout());
// synopsys translate_off
defparam \proc_ram_data_in[17] .lut_mask = 16'hCCF0;
defparam \proc_ram_data_in[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y66_N0
cycloneive_ram_block \rr3|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(\proc_write_en~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\proc_read_en~combout ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\proc_write_en~combout ),
	.ena1(\rr3|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({proc_ram_data_in[17]}),
	.portaaddr({proc_write_addr[12],proc_write_addr[11],proc_write_addr[10],proc_write_addr[9],proc_write_addr[8],proc_write_addr[7],proc_write_addr[6],proc_write_addr[5],proc_write_addr[4],proc_write_addr[3],proc_write_addr[2],proc_write_addr[1],proc_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({proc_read_addr[12],proc_read_addr[11],proc_read_addr[10],proc_read_addr[9],proc_read_addr[8],proc_read_addr[7],proc_read_addr[6],proc_read_addr[5],proc_read_addr[4],proc_read_addr[3],proc_read_addr[2],proc_read_addr[1],proc_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr3|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr3|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "processed_ram:rr3|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_bit_number = 17;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X36_Y47_N12
cycloneive_lcell_comb \output_ram_data_in[17] (
// Equation(s):
// output_ram_data_in[17] = (GLOBAL(\output_ram_data_in[0]~0clkctrl_outclk ) & ((\rr3|altsyncram_component|auto_generated|q_b [17]))) # (!GLOBAL(\output_ram_data_in[0]~0clkctrl_outclk ) & (output_ram_data_in[17]))

	.dataa(output_ram_data_in[17]),
	.datab(gnd),
	.datac(\rr3|altsyncram_component|auto_generated|q_b [17]),
	.datad(\output_ram_data_in[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(output_ram_data_in[17]),
	.cout());
// synopsys translate_off
defparam \output_ram_data_in[17] .lut_mask = 16'hF0AA;
defparam \output_ram_data_in[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y47_N0
cycloneive_ram_block \rr5|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(\output_write_en~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\output_read_en~combout ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\output_write_en~combout ),
	.ena1(\rr5|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({output_ram_data_in[17]}),
	.portaaddr({output_write_addr[12],output_write_addr[11],output_write_addr[10],output_write_addr[9],output_write_addr[8],output_write_addr[7],output_write_addr[6],output_write_addr[5],output_write_addr[4],output_write_addr[3],output_write_addr[2],output_write_addr[1],output_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({output_read_addr[12],output_read_addr[11],output_read_addr[10],output_read_addr[9],output_read_addr[8],output_read_addr[7],output_read_addr[6],output_read_addr[5],output_read_addr[4],output_read_addr[3],output_read_addr[2],output_read_addr[1],output_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr5|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr5|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_bit_number = 17;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N14
cycloneive_lcell_comb \data_3[17] (
// Equation(s):
// data_3[17] = (GLOBAL(\data_3[0]~0clkctrl_outclk ) & (\rr5|altsyncram_component|auto_generated|q_b [17])) # (!GLOBAL(\data_3[0]~0clkctrl_outclk ) & ((data_3[17])))

	.dataa(gnd),
	.datab(\rr5|altsyncram_component|auto_generated|q_b [17]),
	.datac(data_3[17]),
	.datad(\data_3[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_3[17]),
	.cout());
// synopsys translate_off
defparam \data_3[17] .lut_mask = 16'hCCF0;
defparam \data_3[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N30
cycloneive_lcell_comb \data_1[17] (
// Equation(s):
// data_1[17] = (GLOBAL(\data_1[0]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [17]))) # (!GLOBAL(\data_1[0]~0clkctrl_outclk ) & (data_1[17]))

	.dataa(data_1[17]),
	.datab(\rr5|altsyncram_component|auto_generated|q_b [17]),
	.datac(\data_1[0]~0clkctrl_outclk ),
	.datad(gnd),
	.cin(gnd),
	.combout(data_1[17]),
	.cout());
// synopsys translate_off
defparam \data_1[17] .lut_mask = 16'hCACA;
defparam \data_1[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N30
cycloneive_lcell_comb \data_2[17] (
// Equation(s):
// data_2[17] = (GLOBAL(\data_2[0]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [17]))) # (!GLOBAL(\data_2[0]~0clkctrl_outclk ) & (data_2[17]))

	.dataa(data_2[17]),
	.datab(gnd),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [17]),
	.datad(\data_2[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_2[17]),
	.cout());
// synopsys translate_off
defparam \data_2[17] .lut_mask = 16'hF0AA;
defparam \data_2[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N18
cycloneive_lcell_comb \Add12~34 (
// Equation(s):
// \Add12~34_combout  = (data_1[17] & ((data_2[17] & (\Add12~33  & VCC)) # (!data_2[17] & (!\Add12~33 )))) # (!data_1[17] & ((data_2[17] & (!\Add12~33 )) # (!data_2[17] & ((\Add12~33 ) # (GND)))))
// \Add12~35  = CARRY((data_1[17] & (!data_2[17] & !\Add12~33 )) # (!data_1[17] & ((!\Add12~33 ) # (!data_2[17]))))

	.dataa(data_1[17]),
	.datab(data_2[17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add12~33 ),
	.combout(\Add12~34_combout ),
	.cout(\Add12~35 ));
// synopsys translate_off
defparam \Add12~34 .lut_mask = 16'h9617;
defparam \Add12~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N16
cycloneive_lcell_comb \Add13~34 (
// Equation(s):
// \Add13~34_combout  = (data_3[17] & ((\Add12~34_combout  & (\Add13~33  & VCC)) # (!\Add12~34_combout  & (!\Add13~33 )))) # (!data_3[17] & ((\Add12~34_combout  & (!\Add13~33 )) # (!\Add12~34_combout  & ((\Add13~33 ) # (GND)))))
// \Add13~35  = CARRY((data_3[17] & (!\Add12~34_combout  & !\Add13~33 )) # (!data_3[17] & ((!\Add13~33 ) # (!\Add12~34_combout ))))

	.dataa(data_3[17]),
	.datab(\Add12~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add13~33 ),
	.combout(\Add13~34_combout ),
	.cout(\Add13~35 ));
// synopsys translate_off
defparam \Add13~34 .lut_mask = 16'h9617;
defparam \Add13~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N8
cycloneive_lcell_comb \data_4[17] (
// Equation(s):
// data_4[17] = (GLOBAL(\data_4[0]~0clkctrl_outclk ) & (\rr5|altsyncram_component|auto_generated|q_b [17])) # (!GLOBAL(\data_4[0]~0clkctrl_outclk ) & ((data_4[17])))

	.dataa(\rr5|altsyncram_component|auto_generated|q_b [17]),
	.datab(data_4[17]),
	.datac(\data_4[0]~0clkctrl_outclk ),
	.datad(gnd),
	.cin(gnd),
	.combout(data_4[17]),
	.cout());
// synopsys translate_off
defparam \data_4[17] .lut_mask = 16'hACAC;
defparam \data_4[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N16
cycloneive_lcell_comb \Add14~34 (
// Equation(s):
// \Add14~34_combout  = (\Add13~34_combout  & ((data_4[17] & (\Add14~33  & VCC)) # (!data_4[17] & (!\Add14~33 )))) # (!\Add13~34_combout  & ((data_4[17] & (!\Add14~33 )) # (!data_4[17] & ((\Add14~33 ) # (GND)))))
// \Add14~35  = CARRY((\Add13~34_combout  & (!data_4[17] & !\Add14~33 )) # (!\Add13~34_combout  & ((!\Add14~33 ) # (!data_4[17]))))

	.dataa(\Add13~34_combout ),
	.datab(data_4[17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add14~33 ),
	.combout(\Add14~34_combout ),
	.cout(\Add14~35 ));
// synopsys translate_off
defparam \Add14~34 .lut_mask = 16'h9617;
defparam \Add14~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N30
cycloneive_lcell_comb \data_5[17] (
// Equation(s):
// data_5[17] = (GLOBAL(\data_5[0]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [17]))) # (!GLOBAL(\data_5[0]~0clkctrl_outclk ) & (data_5[17]))

	.dataa(data_5[17]),
	.datab(gnd),
	.datac(\data_5[0]~0clkctrl_outclk ),
	.datad(\rr5|altsyncram_component|auto_generated|q_b [17]),
	.cin(gnd),
	.combout(data_5[17]),
	.cout());
// synopsys translate_off
defparam \data_5[17] .lut_mask = 16'hFA0A;
defparam \data_5[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N14
cycloneive_lcell_comb \Add15~34 (
// Equation(s):
// \Add15~34_combout  = (\Add14~34_combout  & ((data_5[17] & (\Add15~33  & VCC)) # (!data_5[17] & (!\Add15~33 )))) # (!\Add14~34_combout  & ((data_5[17] & (!\Add15~33 )) # (!data_5[17] & ((\Add15~33 ) # (GND)))))
// \Add15~35  = CARRY((\Add14~34_combout  & (!data_5[17] & !\Add15~33 )) # (!\Add14~34_combout  & ((!\Add15~33 ) # (!data_5[17]))))

	.dataa(\Add14~34_combout ),
	.datab(data_5[17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add15~33 ),
	.combout(\Add15~34_combout ),
	.cout(\Add15~35 ));
// synopsys translate_off
defparam \Add15~34 .lut_mask = 16'h9617;
defparam \Add15~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N8
cycloneive_lcell_comb \data_6[17] (
// Equation(s):
// data_6[17] = (GLOBAL(\data_6[16]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [17]))) # (!GLOBAL(\data_6[16]~0clkctrl_outclk ) & (data_6[17]))

	.dataa(gnd),
	.datab(data_6[17]),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [17]),
	.datad(\data_6[16]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_6[17]),
	.cout());
// synopsys translate_off
defparam \data_6[17] .lut_mask = 16'hF0CC;
defparam \data_6[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N14
cycloneive_lcell_comb \Add16~34 (
// Equation(s):
// \Add16~34_combout  = (\Add15~34_combout  & ((data_6[17] & (\Add16~33  & VCC)) # (!data_6[17] & (!\Add16~33 )))) # (!\Add15~34_combout  & ((data_6[17] & (!\Add16~33 )) # (!data_6[17] & ((\Add16~33 ) # (GND)))))
// \Add16~35  = CARRY((\Add15~34_combout  & (!data_6[17] & !\Add16~33 )) # (!\Add15~34_combout  & ((!\Add16~33 ) # (!data_6[17]))))

	.dataa(\Add15~34_combout ),
	.datab(data_6[17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add16~33 ),
	.combout(\Add16~34_combout ),
	.cout(\Add16~35 ));
// synopsys translate_off
defparam \Add16~34 .lut_mask = 16'h9617;
defparam \Add16~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N26
cycloneive_lcell_comb \data_7[17] (
// Equation(s):
// data_7[17] = (GLOBAL(\data_7[31]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [17]))) # (!GLOBAL(\data_7[31]~0clkctrl_outclk ) & (data_7[17]))

	.dataa(data_7[17]),
	.datab(gnd),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [17]),
	.datad(\data_7[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_7[17]),
	.cout());
// synopsys translate_off
defparam \data_7[17] .lut_mask = 16'hF0AA;
defparam \data_7[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N12
cycloneive_lcell_comb \Add17~34 (
// Equation(s):
// \Add17~34_combout  = (\Add16~34_combout  & ((data_7[17] & (\Add17~33  & VCC)) # (!data_7[17] & (!\Add17~33 )))) # (!\Add16~34_combout  & ((data_7[17] & (!\Add17~33 )) # (!data_7[17] & ((\Add17~33 ) # (GND)))))
// \Add17~35  = CARRY((\Add16~34_combout  & (!data_7[17] & !\Add17~33 )) # (!\Add16~34_combout  & ((!\Add17~33 ) # (!data_7[17]))))

	.dataa(\Add16~34_combout ),
	.datab(data_7[17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add17~33 ),
	.combout(\Add17~34_combout ),
	.cout(\Add17~35 ));
// synopsys translate_off
defparam \Add17~34 .lut_mask = 16'h9617;
defparam \Add17~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N30
cycloneive_lcell_comb \data_8[17] (
// Equation(s):
// data_8[17] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [17]))) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & (data_8[17]))

	.dataa(data_8[17]),
	.datab(gnd),
	.datac(\data_8[31]~0clkctrl_outclk ),
	.datad(\rr5|altsyncram_component|auto_generated|q_b [17]),
	.cin(gnd),
	.combout(data_8[17]),
	.cout());
// synopsys translate_off
defparam \data_8[17] .lut_mask = 16'hFA0A;
defparam \data_8[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N12
cycloneive_lcell_comb \Add18~34 (
// Equation(s):
// \Add18~34_combout  = (\Add17~34_combout  & ((data_8[17] & (\Add18~33  & VCC)) # (!data_8[17] & (!\Add18~33 )))) # (!\Add17~34_combout  & ((data_8[17] & (!\Add18~33 )) # (!data_8[17] & ((\Add18~33 ) # (GND)))))
// \Add18~35  = CARRY((\Add17~34_combout  & (!data_8[17] & !\Add18~33 )) # (!\Add17~34_combout  & ((!\Add18~33 ) # (!data_8[17]))))

	.dataa(\Add17~34_combout ),
	.datab(data_8[17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add18~33 ),
	.combout(\Add18~34_combout ),
	.cout(\Add18~35 ));
// synopsys translate_off
defparam \Add18~34 .lut_mask = 16'h9617;
defparam \Add18~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N0
cycloneive_lcell_comb \sum[17] (
// Equation(s):
// sum[17] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & (\Add18~34_combout )) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((sum[17])))

	.dataa(\Add18~34_combout ),
	.datab(sum[17]),
	.datac(gnd),
	.datad(\data_8[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(sum[17]),
	.cout());
// synopsys translate_off
defparam \sum[17] .lut_mask = 16'hAACC;
defparam \sum[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y49_N16
cycloneive_lcell_comb \sum_ram_data_in[17] (
// Equation(s):
// sum_ram_data_in[17] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & (sum[17])) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((sum_ram_data_in[17])))

	.dataa(gnd),
	.datab(sum[17]),
	.datac(\data_8[31]~0clkctrl_outclk ),
	.datad(sum_ram_data_in[17]),
	.cin(gnd),
	.combout(sum_ram_data_in[17]),
	.cout());
// synopsys translate_off
defparam \sum_ram_data_in[17] .lut_mask = 16'hCFC0;
defparam \sum_ram_data_in[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y58_N0
cycloneive_ram_block \rr2|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({filt_write_addr[10],filt_write_addr[9],filt_write_addr[8],filt_write_addr[7],filt_write_addr[6],filt_write_addr[5],filt_write_addr[4],filt_write_addr[3],filt_write_addr[2],filt_write_addr[1],filt_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({filt_read_addr[10],filt_read_addr[9],filt_read_addr[8],filt_read_addr[7],filt_read_addr[6],filt_read_addr[5],filt_read_addr[4],filt_read_addr[3],filt_read_addr[2],filt_read_addr[1],filt_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr2|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr2|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ALTSYNCRAM";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 11;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 4;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 2047;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 2048;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 96;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 11;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 4;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_bit_number = 23;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a23 .port_b_last_address = 2047;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 2048;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_width = 96;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y59_N24
cycloneive_lcell_comb \Selector124~0 (
// Equation(s):
// \Selector124~0_combout  = (!\Equal2~0_combout  & ((\Equal2~1_combout  & (\rr2|altsyncram_component|auto_generated|q_b [56])) # (!\Equal2~1_combout  & ((\rr2|altsyncram_component|auto_generated|q_b [24])))))

	.dataa(\Equal2~0_combout ),
	.datab(\Equal2~1_combout ),
	.datac(\rr2|altsyncram_component|auto_generated|q_b [56]),
	.datad(\rr2|altsyncram_component|auto_generated|q_b [24]),
	.cin(gnd),
	.combout(\Selector124~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector124~0 .lut_mask = 16'h5140;
defparam \Selector124~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y59_N6
cycloneive_lcell_comb \Selector124~1 (
// Equation(s):
// \Selector124~1_combout  = (\Selector124~0_combout ) # ((\Equal2~0_combout  & \rr2|altsyncram_component|auto_generated|q_b [88]))

	.dataa(\Selector124~0_combout ),
	.datab(gnd),
	.datac(\Equal2~0_combout ),
	.datad(\rr2|altsyncram_component|auto_generated|q_b [88]),
	.cin(gnd),
	.combout(\Selector124~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector124~1 .lut_mask = 16'hFAAA;
defparam \Selector124~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y59_N10
cycloneive_lcell_comb \proc_ram_data_in[24] (
// Equation(s):
// proc_ram_data_in[24] = (GLOBAL(\proc_write_addr[1]~0clkctrl_outclk ) & ((\Selector124~1_combout ))) # (!GLOBAL(\proc_write_addr[1]~0clkctrl_outclk ) & (proc_ram_data_in[24]))

	.dataa(proc_ram_data_in[24]),
	.datab(gnd),
	.datac(\Selector124~1_combout ),
	.datad(\proc_write_addr[1]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(proc_ram_data_in[24]),
	.cout());
// synopsys translate_off
defparam \proc_ram_data_in[24] .lut_mask = 16'hF0AA;
defparam \proc_ram_data_in[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y70_N0
cycloneive_ram_block \rr3|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\proc_write_en~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\proc_read_en~combout ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\proc_write_en~combout ),
	.ena1(\rr3|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({proc_ram_data_in[24]}),
	.portaaddr({proc_write_addr[12],proc_write_addr[11],proc_write_addr[10],proc_write_addr[9],proc_write_addr[8],proc_write_addr[7],proc_write_addr[6],proc_write_addr[5],proc_write_addr[4],proc_write_addr[3],proc_write_addr[2],proc_write_addr[1],proc_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({proc_read_addr[12],proc_read_addr[11],proc_read_addr[10],proc_read_addr[9],proc_read_addr[8],proc_read_addr[7],proc_read_addr[6],proc_read_addr[5],proc_read_addr[4],proc_read_addr[3],proc_read_addr[2],proc_read_addr[1],proc_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr3|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr3|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "processed_ram:rr3|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_bit_number = 24;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N24
cycloneive_lcell_comb \output_ram_data_in[24] (
// Equation(s):
// output_ram_data_in[24] = (GLOBAL(\output_ram_data_in[0]~0clkctrl_outclk ) & (\rr3|altsyncram_component|auto_generated|q_b [24])) # (!GLOBAL(\output_ram_data_in[0]~0clkctrl_outclk ) & ((output_ram_data_in[24])))

	.dataa(\output_ram_data_in[0]~0clkctrl_outclk ),
	.datab(gnd),
	.datac(\rr3|altsyncram_component|auto_generated|q_b [24]),
	.datad(output_ram_data_in[24]),
	.cin(gnd),
	.combout(output_ram_data_in[24]),
	.cout());
// synopsys translate_off
defparam \output_ram_data_in[24] .lut_mask = 16'hF5A0;
defparam \output_ram_data_in[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y50_N0
cycloneive_ram_block \rr5|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\output_write_en~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\output_read_en~combout ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\output_write_en~combout ),
	.ena1(\rr5|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({output_ram_data_in[24]}),
	.portaaddr({output_write_addr[12],output_write_addr[11],output_write_addr[10],output_write_addr[9],output_write_addr[8],output_write_addr[7],output_write_addr[6],output_write_addr[5],output_write_addr[4],output_write_addr[3],output_write_addr[2],output_write_addr[1],output_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({output_read_addr[12],output_read_addr[11],output_read_addr[10],output_read_addr[9],output_read_addr[8],output_read_addr[7],output_read_addr[6],output_read_addr[5],output_read_addr[4],output_read_addr[3],output_read_addr[2],output_read_addr[1],output_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr5|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr5|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_bit_number = 24;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N8
cycloneive_lcell_comb \data_7[24] (
// Equation(s):
// data_7[24] = (GLOBAL(\data_7[31]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [24]))) # (!GLOBAL(\data_7[31]~0clkctrl_outclk ) & (data_7[24]))

	.dataa(gnd),
	.datab(data_7[24]),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [24]),
	.datad(\data_7[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_7[24]),
	.cout());
// synopsys translate_off
defparam \data_7[24] .lut_mask = 16'hF0CC;
defparam \data_7[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N8
cycloneive_lcell_comb \data_6[24] (
// Equation(s):
// data_6[24] = (GLOBAL(\data_6[16]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [24]))) # (!GLOBAL(\data_6[16]~0clkctrl_outclk ) & (data_6[24]))

	.dataa(gnd),
	.datab(data_6[24]),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [24]),
	.datad(\data_6[16]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_6[24]),
	.cout());
// synopsys translate_off
defparam \data_6[24] .lut_mask = 16'hF0CC;
defparam \data_6[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N16
cycloneive_lcell_comb \data_5[24] (
// Equation(s):
// data_5[24] = (GLOBAL(\data_5[0]~0clkctrl_outclk ) & (\rr5|altsyncram_component|auto_generated|q_b [24])) # (!GLOBAL(\data_5[0]~0clkctrl_outclk ) & ((data_5[24])))

	.dataa(\rr5|altsyncram_component|auto_generated|q_b [24]),
	.datab(data_5[24]),
	.datac(\data_5[0]~0clkctrl_outclk ),
	.datad(gnd),
	.cin(gnd),
	.combout(data_5[24]),
	.cout());
// synopsys translate_off
defparam \data_5[24] .lut_mask = 16'hACAC;
defparam \data_5[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N28
cycloneive_lcell_comb \data_4[24] (
// Equation(s):
// data_4[24] = (GLOBAL(\data_4[0]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [24]))) # (!GLOBAL(\data_4[0]~0clkctrl_outclk ) & (data_4[24]))

	.dataa(gnd),
	.datab(data_4[24]),
	.datac(\data_4[0]~0clkctrl_outclk ),
	.datad(\rr5|altsyncram_component|auto_generated|q_b [24]),
	.cin(gnd),
	.combout(data_4[24]),
	.cout());
// synopsys translate_off
defparam \data_4[24] .lut_mask = 16'hFC0C;
defparam \data_4[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N30
cycloneive_lcell_comb \data_1[24] (
// Equation(s):
// data_1[24] = (GLOBAL(\data_1[0]~0clkctrl_outclk ) & (\rr5|altsyncram_component|auto_generated|q_b [24])) # (!GLOBAL(\data_1[0]~0clkctrl_outclk ) & ((data_1[24])))

	.dataa(\rr5|altsyncram_component|auto_generated|q_b [24]),
	.datab(gnd),
	.datac(data_1[24]),
	.datad(\data_1[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_1[24]),
	.cout());
// synopsys translate_off
defparam \data_1[24] .lut_mask = 16'hAAF0;
defparam \data_1[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N20
cycloneive_lcell_comb \data_2[24] (
// Equation(s):
// data_2[24] = (GLOBAL(\data_2[0]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [24]))) # (!GLOBAL(\data_2[0]~0clkctrl_outclk ) & (data_2[24]))

	.dataa(gnd),
	.datab(data_2[24]),
	.datac(\data_2[0]~0clkctrl_outclk ),
	.datad(\rr5|altsyncram_component|auto_generated|q_b [24]),
	.cin(gnd),
	.combout(data_2[24]),
	.cout());
// synopsys translate_off
defparam \data_2[24] .lut_mask = 16'hFC0C;
defparam \data_2[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y58_N0
cycloneive_lcell_comb \Selector123~0 (
// Equation(s):
// \Selector123~0_combout  = (!\Equal2~0_combout  & ((\Equal2~1_combout  & ((\rr2|altsyncram_component|auto_generated|q_b [55]))) # (!\Equal2~1_combout  & (\rr2|altsyncram_component|auto_generated|q_b [23]))))

	.dataa(\Equal2~0_combout ),
	.datab(\Equal2~1_combout ),
	.datac(\rr2|altsyncram_component|auto_generated|q_b [23]),
	.datad(\rr2|altsyncram_component|auto_generated|q_b [55]),
	.cin(gnd),
	.combout(\Selector123~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector123~0 .lut_mask = 16'h5410;
defparam \Selector123~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y58_N0
cycloneive_ram_block \rr2|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({filt_write_addr[10],filt_write_addr[9],filt_write_addr[8],filt_write_addr[7],filt_write_addr[6],filt_write_addr[5],filt_write_addr[4],filt_write_addr[3],filt_write_addr[2],filt_write_addr[1],filt_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({filt_read_addr[10],filt_read_addr[9],filt_read_addr[8],filt_read_addr[7],filt_read_addr[6],filt_read_addr[5],filt_read_addr[4],filt_read_addr[3],filt_read_addr[2],filt_read_addr[1],filt_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr2|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr2|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ALTSYNCRAM";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 11;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 4;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 2047;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 2048;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 96;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 11;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 4;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_bit_number = 22;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a22 .port_b_last_address = 2047;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 2048;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_width = 96;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y62_N0
cycloneive_lcell_comb \Selector123~1 (
// Equation(s):
// \Selector123~1_combout  = (\Selector123~0_combout ) # ((\Equal2~0_combout  & \rr2|altsyncram_component|auto_generated|q_b [87]))

	.dataa(\Selector123~0_combout ),
	.datab(\Equal2~0_combout ),
	.datac(\rr2|altsyncram_component|auto_generated|q_b [87]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector123~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector123~1 .lut_mask = 16'hEAEA;
defparam \Selector123~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y62_N22
cycloneive_lcell_comb \proc_ram_data_in[23] (
// Equation(s):
// proc_ram_data_in[23] = (GLOBAL(\proc_write_addr[1]~0clkctrl_outclk ) & (\Selector123~1_combout )) # (!GLOBAL(\proc_write_addr[1]~0clkctrl_outclk ) & ((proc_ram_data_in[23])))

	.dataa(gnd),
	.datab(\Selector123~1_combout ),
	.datac(proc_ram_data_in[23]),
	.datad(\proc_write_addr[1]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(proc_ram_data_in[23]),
	.cout());
// synopsys translate_off
defparam \proc_ram_data_in[23] .lut_mask = 16'hCCF0;
defparam \proc_ram_data_in[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y68_N0
cycloneive_ram_block \rr3|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(\proc_write_en~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\proc_read_en~combout ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\proc_write_en~combout ),
	.ena1(\rr3|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({proc_ram_data_in[23]}),
	.portaaddr({proc_write_addr[12],proc_write_addr[11],proc_write_addr[10],proc_write_addr[9],proc_write_addr[8],proc_write_addr[7],proc_write_addr[6],proc_write_addr[5],proc_write_addr[4],proc_write_addr[3],proc_write_addr[2],proc_write_addr[1],proc_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({proc_read_addr[12],proc_read_addr[11],proc_read_addr[10],proc_read_addr[9],proc_read_addr[8],proc_read_addr[7],proc_read_addr[6],proc_read_addr[5],proc_read_addr[4],proc_read_addr[3],proc_read_addr[2],proc_read_addr[1],proc_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr3|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr3|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "processed_ram:rr3|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_bit_number = 23;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X38_Y41_N12
cycloneive_lcell_comb \output_ram_data_in[23] (
// Equation(s):
// output_ram_data_in[23] = (GLOBAL(\output_ram_data_in[0]~0clkctrl_outclk ) & ((\rr3|altsyncram_component|auto_generated|q_b [23]))) # (!GLOBAL(\output_ram_data_in[0]~0clkctrl_outclk ) & (output_ram_data_in[23]))

	.dataa(output_ram_data_in[23]),
	.datab(gnd),
	.datac(\rr3|altsyncram_component|auto_generated|q_b [23]),
	.datad(\output_ram_data_in[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(output_ram_data_in[23]),
	.cout());
// synopsys translate_off
defparam \output_ram_data_in[23] .lut_mask = 16'hF0AA;
defparam \output_ram_data_in[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y41_N0
cycloneive_ram_block \rr5|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(\output_write_en~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\output_read_en~combout ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\output_write_en~combout ),
	.ena1(\rr5|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({output_ram_data_in[23]}),
	.portaaddr({output_write_addr[12],output_write_addr[11],output_write_addr[10],output_write_addr[9],output_write_addr[8],output_write_addr[7],output_write_addr[6],output_write_addr[5],output_write_addr[4],output_write_addr[3],output_write_addr[2],output_write_addr[1],output_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({output_read_addr[12],output_read_addr[11],output_read_addr[10],output_read_addr[9],output_read_addr[8],output_read_addr[7],output_read_addr[6],output_read_addr[5],output_read_addr[4],output_read_addr[3],output_read_addr[2],output_read_addr[1],output_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr5|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr5|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_bit_number = 23;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N8
cycloneive_lcell_comb \data_1[23] (
// Equation(s):
// data_1[23] = (GLOBAL(\data_1[0]~0clkctrl_outclk ) & (\rr5|altsyncram_component|auto_generated|q_b [23])) # (!GLOBAL(\data_1[0]~0clkctrl_outclk ) & ((data_1[23])))

	.dataa(\rr5|altsyncram_component|auto_generated|q_b [23]),
	.datab(gnd),
	.datac(data_1[23]),
	.datad(\data_1[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_1[23]),
	.cout());
// synopsys translate_off
defparam \data_1[23] .lut_mask = 16'hAAF0;
defparam \data_1[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N20
cycloneive_lcell_comb \data_2[23] (
// Equation(s):
// data_2[23] = (GLOBAL(\data_2[0]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [23]))) # (!GLOBAL(\data_2[0]~0clkctrl_outclk ) & (data_2[23]))

	.dataa(gnd),
	.datab(data_2[23]),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [23]),
	.datad(\data_2[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_2[23]),
	.cout());
// synopsys translate_off
defparam \data_2[23] .lut_mask = 16'hF0CC;
defparam \data_2[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y58_N8
cycloneive_lcell_comb \Selector122~0 (
// Equation(s):
// \Selector122~0_combout  = (!\Equal2~0_combout  & ((\Equal2~1_combout  & ((\rr2|altsyncram_component|auto_generated|q_b [54]))) # (!\Equal2~1_combout  & (\rr2|altsyncram_component|auto_generated|q_b [22]))))

	.dataa(\rr2|altsyncram_component|auto_generated|q_b [22]),
	.datab(\rr2|altsyncram_component|auto_generated|q_b [54]),
	.datac(\Equal2~1_combout ),
	.datad(\Equal2~0_combout ),
	.cin(gnd),
	.combout(\Selector122~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector122~0 .lut_mask = 16'h00CA;
defparam \Selector122~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y58_N30
cycloneive_lcell_comb \Selector122~1 (
// Equation(s):
// \Selector122~1_combout  = (\Selector122~0_combout ) # ((\rr2|altsyncram_component|auto_generated|q_b [86] & \Equal2~0_combout ))

	.dataa(\Selector122~0_combout ),
	.datab(\rr2|altsyncram_component|auto_generated|q_b [86]),
	.datac(gnd),
	.datad(\Equal2~0_combout ),
	.cin(gnd),
	.combout(\Selector122~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector122~1 .lut_mask = 16'hEEAA;
defparam \Selector122~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y58_N12
cycloneive_lcell_comb \proc_ram_data_in[22] (
// Equation(s):
// proc_ram_data_in[22] = (GLOBAL(\proc_write_addr[1]~0clkctrl_outclk ) & ((\Selector122~1_combout ))) # (!GLOBAL(\proc_write_addr[1]~0clkctrl_outclk ) & (proc_ram_data_in[22]))

	.dataa(proc_ram_data_in[22]),
	.datab(gnd),
	.datac(\Selector122~1_combout ),
	.datad(\proc_write_addr[1]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(proc_ram_data_in[22]),
	.cout());
// synopsys translate_off
defparam \proc_ram_data_in[22] .lut_mask = 16'hF0AA;
defparam \proc_ram_data_in[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y54_N0
cycloneive_ram_block \rr3|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\proc_write_en~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\proc_read_en~combout ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\proc_write_en~combout ),
	.ena1(\rr3|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({proc_ram_data_in[22]}),
	.portaaddr({proc_write_addr[12],proc_write_addr[11],proc_write_addr[10],proc_write_addr[9],proc_write_addr[8],proc_write_addr[7],proc_write_addr[6],proc_write_addr[5],proc_write_addr[4],proc_write_addr[3],proc_write_addr[2],proc_write_addr[1],proc_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({proc_read_addr[12],proc_read_addr[11],proc_read_addr[10],proc_read_addr[9],proc_read_addr[8],proc_read_addr[7],proc_read_addr[6],proc_read_addr[5],proc_read_addr[4],proc_read_addr[3],proc_read_addr[2],proc_read_addr[1],proc_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr3|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr3|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "processed_ram:rr3|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_bit_number = 22;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X38_Y49_N12
cycloneive_lcell_comb \output_ram_data_in[22] (
// Equation(s):
// output_ram_data_in[22] = (GLOBAL(\output_ram_data_in[0]~0clkctrl_outclk ) & ((\rr3|altsyncram_component|auto_generated|q_b [22]))) # (!GLOBAL(\output_ram_data_in[0]~0clkctrl_outclk ) & (output_ram_data_in[22]))

	.dataa(output_ram_data_in[22]),
	.datab(\rr3|altsyncram_component|auto_generated|q_b [22]),
	.datac(gnd),
	.datad(\output_ram_data_in[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(output_ram_data_in[22]),
	.cout());
// synopsys translate_off
defparam \output_ram_data_in[22] .lut_mask = 16'hCCAA;
defparam \output_ram_data_in[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y49_N0
cycloneive_ram_block \rr5|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\output_write_en~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\output_read_en~combout ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\output_write_en~combout ),
	.ena1(\rr5|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({output_ram_data_in[22]}),
	.portaaddr({output_write_addr[12],output_write_addr[11],output_write_addr[10],output_write_addr[9],output_write_addr[8],output_write_addr[7],output_write_addr[6],output_write_addr[5],output_write_addr[4],output_write_addr[3],output_write_addr[2],output_write_addr[1],output_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({output_read_addr[12],output_read_addr[11],output_read_addr[10],output_read_addr[9],output_read_addr[8],output_read_addr[7],output_read_addr[6],output_read_addr[5],output_read_addr[4],output_read_addr[3],output_read_addr[2],output_read_addr[1],output_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr5|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr5|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_bit_number = 22;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N18
cycloneive_lcell_comb \data_1[22] (
// Equation(s):
// data_1[22] = (GLOBAL(\data_1[0]~0clkctrl_outclk ) & (\rr5|altsyncram_component|auto_generated|q_b [22])) # (!GLOBAL(\data_1[0]~0clkctrl_outclk ) & ((data_1[22])))

	.dataa(gnd),
	.datab(\rr5|altsyncram_component|auto_generated|q_b [22]),
	.datac(\data_1[0]~0clkctrl_outclk ),
	.datad(data_1[22]),
	.cin(gnd),
	.combout(data_1[22]),
	.cout());
// synopsys translate_off
defparam \data_1[22] .lut_mask = 16'hCFC0;
defparam \data_1[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N22
cycloneive_lcell_comb \data_2[22] (
// Equation(s):
// data_2[22] = (GLOBAL(\data_2[0]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [22]))) # (!GLOBAL(\data_2[0]~0clkctrl_outclk ) & (data_2[22]))

	.dataa(data_2[22]),
	.datab(\rr5|altsyncram_component|auto_generated|q_b [22]),
	.datac(gnd),
	.datad(\data_2[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_2[22]),
	.cout());
// synopsys translate_off
defparam \data_2[22] .lut_mask = 16'hCCAA;
defparam \data_2[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y57_N0
cycloneive_ram_block \rr2|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({filt_write_addr[10],filt_write_addr[9],filt_write_addr[8],filt_write_addr[7],filt_write_addr[6],filt_write_addr[5],filt_write_addr[4],filt_write_addr[3],filt_write_addr[2],filt_write_addr[1],filt_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({filt_read_addr[10],filt_read_addr[9],filt_read_addr[8],filt_read_addr[7],filt_read_addr[6],filt_read_addr[5],filt_read_addr[4],filt_read_addr[3],filt_read_addr[2],filt_read_addr[1],filt_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr2|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr2|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ALTSYNCRAM";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 11;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 4;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 2047;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 2048;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 96;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 11;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 4;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_bit_number = 21;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a21 .port_b_last_address = 2047;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 2048;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_width = 96;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y57_N0
cycloneive_lcell_comb \Selector121~0 (
// Equation(s):
// \Selector121~0_combout  = (!\Equal2~0_combout  & ((\Equal2~1_combout  & (\rr2|altsyncram_component|auto_generated|q_b [53])) # (!\Equal2~1_combout  & ((\rr2|altsyncram_component|auto_generated|q_b [21])))))

	.dataa(\Equal2~0_combout ),
	.datab(\Equal2~1_combout ),
	.datac(\rr2|altsyncram_component|auto_generated|q_b [53]),
	.datad(\rr2|altsyncram_component|auto_generated|q_b [21]),
	.cin(gnd),
	.combout(\Selector121~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector121~0 .lut_mask = 16'h5140;
defparam \Selector121~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y57_N30
cycloneive_lcell_comb \Selector121~1 (
// Equation(s):
// \Selector121~1_combout  = (\Selector121~0_combout ) # ((\rr2|altsyncram_component|auto_generated|q_b [85] & \Equal2~0_combout ))

	.dataa(\Selector121~0_combout ),
	.datab(\rr2|altsyncram_component|auto_generated|q_b [85]),
	.datac(gnd),
	.datad(\Equal2~0_combout ),
	.cin(gnd),
	.combout(\Selector121~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector121~1 .lut_mask = 16'hEEAA;
defparam \Selector121~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y57_N24
cycloneive_lcell_comb \proc_ram_data_in[21] (
// Equation(s):
// proc_ram_data_in[21] = (GLOBAL(\proc_write_addr[1]~0clkctrl_outclk ) & ((\Selector121~1_combout ))) # (!GLOBAL(\proc_write_addr[1]~0clkctrl_outclk ) & (proc_ram_data_in[21]))

	.dataa(gnd),
	.datab(proc_ram_data_in[21]),
	.datac(\Selector121~1_combout ),
	.datad(\proc_write_addr[1]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(proc_ram_data_in[21]),
	.cout());
// synopsys translate_off
defparam \proc_ram_data_in[21] .lut_mask = 16'hF0CC;
defparam \proc_ram_data_in[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y62_N0
cycloneive_ram_block \rr3|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(\proc_write_en~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\proc_read_en~combout ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\proc_write_en~combout ),
	.ena1(\rr3|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({proc_ram_data_in[21]}),
	.portaaddr({proc_write_addr[12],proc_write_addr[11],proc_write_addr[10],proc_write_addr[9],proc_write_addr[8],proc_write_addr[7],proc_write_addr[6],proc_write_addr[5],proc_write_addr[4],proc_write_addr[3],proc_write_addr[2],proc_write_addr[1],proc_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({proc_read_addr[12],proc_read_addr[11],proc_read_addr[10],proc_read_addr[9],proc_read_addr[8],proc_read_addr[7],proc_read_addr[6],proc_read_addr[5],proc_read_addr[4],proc_read_addr[3],proc_read_addr[2],proc_read_addr[1],proc_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr3|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr3|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "processed_ram:rr3|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_bit_number = 21;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X38_Y50_N28
cycloneive_lcell_comb \output_ram_data_in[21] (
// Equation(s):
// output_ram_data_in[21] = (GLOBAL(\output_ram_data_in[0]~0clkctrl_outclk ) & (\rr3|altsyncram_component|auto_generated|q_b [21])) # (!GLOBAL(\output_ram_data_in[0]~0clkctrl_outclk ) & ((output_ram_data_in[21])))

	.dataa(\output_ram_data_in[0]~0clkctrl_outclk ),
	.datab(gnd),
	.datac(\rr3|altsyncram_component|auto_generated|q_b [21]),
	.datad(output_ram_data_in[21]),
	.cin(gnd),
	.combout(output_ram_data_in[21]),
	.cout());
// synopsys translate_off
defparam \output_ram_data_in[21] .lut_mask = 16'hF5A0;
defparam \output_ram_data_in[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y50_N0
cycloneive_ram_block \rr5|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(\output_write_en~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\output_read_en~combout ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\output_write_en~combout ),
	.ena1(\rr5|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({output_ram_data_in[21]}),
	.portaaddr({output_write_addr[12],output_write_addr[11],output_write_addr[10],output_write_addr[9],output_write_addr[8],output_write_addr[7],output_write_addr[6],output_write_addr[5],output_write_addr[4],output_write_addr[3],output_write_addr[2],output_write_addr[1],output_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({output_read_addr[12],output_read_addr[11],output_read_addr[10],output_read_addr[9],output_read_addr[8],output_read_addr[7],output_read_addr[6],output_read_addr[5],output_read_addr[4],output_read_addr[3],output_read_addr[2],output_read_addr[1],output_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr5|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr5|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_bit_number = 21;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N12
cycloneive_lcell_comb \data_2[21] (
// Equation(s):
// data_2[21] = (GLOBAL(\data_2[0]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [21]))) # (!GLOBAL(\data_2[0]~0clkctrl_outclk ) & (data_2[21]))

	.dataa(data_2[21]),
	.datab(gnd),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [21]),
	.datad(\data_2[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_2[21]),
	.cout());
// synopsys translate_off
defparam \data_2[21] .lut_mask = 16'hF0AA;
defparam \data_2[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N28
cycloneive_lcell_comb \data_1[21] (
// Equation(s):
// data_1[21] = (GLOBAL(\data_1[0]~0clkctrl_outclk ) & (\rr5|altsyncram_component|auto_generated|q_b [21])) # (!GLOBAL(\data_1[0]~0clkctrl_outclk ) & ((data_1[21])))

	.dataa(\rr5|altsyncram_component|auto_generated|q_b [21]),
	.datab(gnd),
	.datac(\data_1[0]~0clkctrl_outclk ),
	.datad(data_1[21]),
	.cin(gnd),
	.combout(data_1[21]),
	.cout());
// synopsys translate_off
defparam \data_1[21] .lut_mask = 16'hAFA0;
defparam \data_1[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y56_N0
cycloneive_ram_block \rr2|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({filt_write_addr[10],filt_write_addr[9],filt_write_addr[8],filt_write_addr[7],filt_write_addr[6],filt_write_addr[5],filt_write_addr[4],filt_write_addr[3],filt_write_addr[2],filt_write_addr[1],filt_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({filt_read_addr[10],filt_read_addr[9],filt_read_addr[8],filt_read_addr[7],filt_read_addr[6],filt_read_addr[5],filt_read_addr[4],filt_read_addr[3],filt_read_addr[2],filt_read_addr[1],filt_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr2|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr2|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ALTSYNCRAM";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 11;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 4;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 2047;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 2048;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 96;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 11;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 4;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_bit_number = 19;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a19 .port_b_last_address = 2047;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 2048;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_width = 96;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y59_N16
cycloneive_lcell_comb \Selector120~0 (
// Equation(s):
// \Selector120~0_combout  = (!\Equal2~0_combout  & ((\Equal2~1_combout  & (\rr2|altsyncram_component|auto_generated|q_b [52])) # (!\Equal2~1_combout  & ((\rr2|altsyncram_component|auto_generated|q_b [20])))))

	.dataa(\rr2|altsyncram_component|auto_generated|q_b [52]),
	.datab(\Equal2~1_combout ),
	.datac(\rr2|altsyncram_component|auto_generated|q_b [20]),
	.datad(\Equal2~0_combout ),
	.cin(gnd),
	.combout(\Selector120~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector120~0 .lut_mask = 16'h00B8;
defparam \Selector120~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y59_N30
cycloneive_lcell_comb \Selector120~1 (
// Equation(s):
// \Selector120~1_combout  = (\Selector120~0_combout ) # ((\Equal2~0_combout  & \rr2|altsyncram_component|auto_generated|q_b [84]))

	.dataa(gnd),
	.datab(\Selector120~0_combout ),
	.datac(\Equal2~0_combout ),
	.datad(\rr2|altsyncram_component|auto_generated|q_b [84]),
	.cin(gnd),
	.combout(\Selector120~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector120~1 .lut_mask = 16'hFCCC;
defparam \Selector120~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y59_N28
cycloneive_lcell_comb \proc_ram_data_in[20] (
// Equation(s):
// proc_ram_data_in[20] = (GLOBAL(\proc_write_addr[1]~0clkctrl_outclk ) & ((\Selector120~1_combout ))) # (!GLOBAL(\proc_write_addr[1]~0clkctrl_outclk ) & (proc_ram_data_in[20]))

	.dataa(gnd),
	.datab(proc_ram_data_in[20]),
	.datac(\Selector120~1_combout ),
	.datad(\proc_write_addr[1]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(proc_ram_data_in[20]),
	.cout());
// synopsys translate_off
defparam \proc_ram_data_in[20] .lut_mask = 16'hF0CC;
defparam \proc_ram_data_in[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y59_N0
cycloneive_ram_block \rr3|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\proc_write_en~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\proc_read_en~combout ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\proc_write_en~combout ),
	.ena1(\rr3|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({proc_ram_data_in[20]}),
	.portaaddr({proc_write_addr[12],proc_write_addr[11],proc_write_addr[10],proc_write_addr[9],proc_write_addr[8],proc_write_addr[7],proc_write_addr[6],proc_write_addr[5],proc_write_addr[4],proc_write_addr[3],proc_write_addr[2],proc_write_addr[1],proc_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({proc_read_addr[12],proc_read_addr[11],proc_read_addr[10],proc_read_addr[9],proc_read_addr[8],proc_read_addr[7],proc_read_addr[6],proc_read_addr[5],proc_read_addr[4],proc_read_addr[3],proc_read_addr[2],proc_read_addr[1],proc_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr3|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr3|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "processed_ram:rr3|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_bit_number = 20;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X38_Y48_N24
cycloneive_lcell_comb \output_ram_data_in[20] (
// Equation(s):
// output_ram_data_in[20] = (GLOBAL(\output_ram_data_in[0]~0clkctrl_outclk ) & ((\rr3|altsyncram_component|auto_generated|q_b [20]))) # (!GLOBAL(\output_ram_data_in[0]~0clkctrl_outclk ) & (output_ram_data_in[20]))

	.dataa(gnd),
	.datab(output_ram_data_in[20]),
	.datac(\rr3|altsyncram_component|auto_generated|q_b [20]),
	.datad(\output_ram_data_in[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(output_ram_data_in[20]),
	.cout());
// synopsys translate_off
defparam \output_ram_data_in[20] .lut_mask = 16'hF0CC;
defparam \output_ram_data_in[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y48_N0
cycloneive_ram_block \rr5|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\output_write_en~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\output_read_en~combout ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\output_write_en~combout ),
	.ena1(\rr5|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({output_ram_data_in[20]}),
	.portaaddr({output_write_addr[12],output_write_addr[11],output_write_addr[10],output_write_addr[9],output_write_addr[8],output_write_addr[7],output_write_addr[6],output_write_addr[5],output_write_addr[4],output_write_addr[3],output_write_addr[2],output_write_addr[1],output_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({output_read_addr[12],output_read_addr[11],output_read_addr[10],output_read_addr[9],output_read_addr[8],output_read_addr[7],output_read_addr[6],output_read_addr[5],output_read_addr[4],output_read_addr[3],output_read_addr[2],output_read_addr[1],output_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr5|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr5|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_bit_number = 20;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N26
cycloneive_lcell_comb \data_1[20] (
// Equation(s):
// data_1[20] = (GLOBAL(\data_1[0]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [20]))) # (!GLOBAL(\data_1[0]~0clkctrl_outclk ) & (data_1[20]))

	.dataa(data_1[20]),
	.datab(gnd),
	.datac(\data_1[0]~0clkctrl_outclk ),
	.datad(\rr5|altsyncram_component|auto_generated|q_b [20]),
	.cin(gnd),
	.combout(data_1[20]),
	.cout());
// synopsys translate_off
defparam \data_1[20] .lut_mask = 16'hFA0A;
defparam \data_1[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N18
cycloneive_lcell_comb \data_2[20] (
// Equation(s):
// data_2[20] = (GLOBAL(\data_2[0]~0clkctrl_outclk ) & (\rr5|altsyncram_component|auto_generated|q_b [20])) # (!GLOBAL(\data_2[0]~0clkctrl_outclk ) & ((data_2[20])))

	.dataa(\rr5|altsyncram_component|auto_generated|q_b [20]),
	.datab(data_2[20]),
	.datac(gnd),
	.datad(\data_2[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_2[20]),
	.cout());
// synopsys translate_off
defparam \data_2[20] .lut_mask = 16'hAACC;
defparam \data_2[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y60_N0
cycloneive_ram_block \rr2|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({filt_write_addr[10],filt_write_addr[9],filt_write_addr[8],filt_write_addr[7],filt_write_addr[6],filt_write_addr[5],filt_write_addr[4],filt_write_addr[3],filt_write_addr[2],filt_write_addr[1],filt_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({filt_read_addr[10],filt_read_addr[9],filt_read_addr[8],filt_read_addr[7],filt_read_addr[6],filt_read_addr[5],filt_read_addr[4],filt_read_addr[3],filt_read_addr[2],filt_read_addr[1],filt_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr2|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr2|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ALTSYNCRAM";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 11;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 4;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 2047;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 2048;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 96;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 11;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 4;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_bit_number = 18;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a18 .port_b_last_address = 2047;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 2048;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_width = 96;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y56_N12
cycloneive_lcell_comb \Selector119~0 (
// Equation(s):
// \Selector119~0_combout  = (!\Equal2~0_combout  & ((\Equal2~1_combout  & (\rr2|altsyncram_component|auto_generated|q_b [51])) # (!\Equal2~1_combout  & ((\rr2|altsyncram_component|auto_generated|q_b [19])))))

	.dataa(\rr2|altsyncram_component|auto_generated|q_b [51]),
	.datab(\rr2|altsyncram_component|auto_generated|q_b [19]),
	.datac(\Equal2~1_combout ),
	.datad(\Equal2~0_combout ),
	.cin(gnd),
	.combout(\Selector119~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector119~0 .lut_mask = 16'h00AC;
defparam \Selector119~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y56_N16
cycloneive_lcell_comb \Selector119~1 (
// Equation(s):
// \Selector119~1_combout  = (\Selector119~0_combout ) # ((\rr2|altsyncram_component|auto_generated|q_b [83] & \Equal2~0_combout ))

	.dataa(\rr2|altsyncram_component|auto_generated|q_b [83]),
	.datab(gnd),
	.datac(\Selector119~0_combout ),
	.datad(\Equal2~0_combout ),
	.cin(gnd),
	.combout(\Selector119~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector119~1 .lut_mask = 16'hFAF0;
defparam \Selector119~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y56_N14
cycloneive_lcell_comb \proc_ram_data_in[19] (
// Equation(s):
// proc_ram_data_in[19] = (GLOBAL(\proc_write_addr[1]~0clkctrl_outclk ) & ((\Selector119~1_combout ))) # (!GLOBAL(\proc_write_addr[1]~0clkctrl_outclk ) & (proc_ram_data_in[19]))

	.dataa(gnd),
	.datab(proc_ram_data_in[19]),
	.datac(\Selector119~1_combout ),
	.datad(\proc_write_addr[1]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(proc_ram_data_in[19]),
	.cout());
// synopsys translate_off
defparam \proc_ram_data_in[19] .lut_mask = 16'hF0CC;
defparam \proc_ram_data_in[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y56_N0
cycloneive_ram_block \rr3|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(\proc_write_en~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\proc_read_en~combout ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\proc_write_en~combout ),
	.ena1(\rr3|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({proc_ram_data_in[19]}),
	.portaaddr({proc_write_addr[12],proc_write_addr[11],proc_write_addr[10],proc_write_addr[9],proc_write_addr[8],proc_write_addr[7],proc_write_addr[6],proc_write_addr[5],proc_write_addr[4],proc_write_addr[3],proc_write_addr[2],proc_write_addr[1],proc_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({proc_read_addr[12],proc_read_addr[11],proc_read_addr[10],proc_read_addr[9],proc_read_addr[8],proc_read_addr[7],proc_read_addr[6],proc_read_addr[5],proc_read_addr[4],proc_read_addr[3],proc_read_addr[2],proc_read_addr[1],proc_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr3|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr3|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "processed_ram:rr3|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_bit_number = 19;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N12
cycloneive_lcell_comb \output_ram_data_in[19] (
// Equation(s):
// output_ram_data_in[19] = (GLOBAL(\output_ram_data_in[0]~0clkctrl_outclk ) & ((\rr3|altsyncram_component|auto_generated|q_b [19]))) # (!GLOBAL(\output_ram_data_in[0]~0clkctrl_outclk ) & (output_ram_data_in[19]))

	.dataa(output_ram_data_in[19]),
	.datab(gnd),
	.datac(\rr3|altsyncram_component|auto_generated|q_b [19]),
	.datad(\output_ram_data_in[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(output_ram_data_in[19]),
	.cout());
// synopsys translate_off
defparam \output_ram_data_in[19] .lut_mask = 16'hF0AA;
defparam \output_ram_data_in[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y36_N0
cycloneive_ram_block \rr5|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(\output_write_en~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\output_read_en~combout ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\output_write_en~combout ),
	.ena1(\rr5|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({output_ram_data_in[19]}),
	.portaaddr({output_write_addr[12],output_write_addr[11],output_write_addr[10],output_write_addr[9],output_write_addr[8],output_write_addr[7],output_write_addr[6],output_write_addr[5],output_write_addr[4],output_write_addr[3],output_write_addr[2],output_write_addr[1],output_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({output_read_addr[12],output_read_addr[11],output_read_addr[10],output_read_addr[9],output_read_addr[8],output_read_addr[7],output_read_addr[6],output_read_addr[5],output_read_addr[4],output_read_addr[3],output_read_addr[2],output_read_addr[1],output_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr5|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr5|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_bit_number = 19;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N0
cycloneive_lcell_comb \data_2[19] (
// Equation(s):
// data_2[19] = (GLOBAL(\data_2[0]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [19]))) # (!GLOBAL(\data_2[0]~0clkctrl_outclk ) & (data_2[19]))

	.dataa(gnd),
	.datab(data_2[19]),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [19]),
	.datad(\data_2[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_2[19]),
	.cout());
// synopsys translate_off
defparam \data_2[19] .lut_mask = 16'hF0CC;
defparam \data_2[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N12
cycloneive_lcell_comb \data_1[19] (
// Equation(s):
// data_1[19] = (GLOBAL(\data_1[0]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [19]))) # (!GLOBAL(\data_1[0]~0clkctrl_outclk ) & (data_1[19]))

	.dataa(data_1[19]),
	.datab(gnd),
	.datac(\data_1[0]~0clkctrl_outclk ),
	.datad(\rr5|altsyncram_component|auto_generated|q_b [19]),
	.cin(gnd),
	.combout(data_1[19]),
	.cout());
// synopsys translate_off
defparam \data_1[19] .lut_mask = 16'hFA0A;
defparam \data_1[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y60_N4
cycloneive_lcell_comb \Selector118~0 (
// Equation(s):
// \Selector118~0_combout  = (!\Equal2~0_combout  & ((\Equal2~1_combout  & ((\rr2|altsyncram_component|auto_generated|q_b [50]))) # (!\Equal2~1_combout  & (\rr2|altsyncram_component|auto_generated|q_b [18]))))

	.dataa(\rr2|altsyncram_component|auto_generated|q_b [18]),
	.datab(\rr2|altsyncram_component|auto_generated|q_b [50]),
	.datac(\Equal2~0_combout ),
	.datad(\Equal2~1_combout ),
	.cin(gnd),
	.combout(\Selector118~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector118~0 .lut_mask = 16'h0C0A;
defparam \Selector118~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y60_N12
cycloneive_lcell_comb \Selector118~1 (
// Equation(s):
// \Selector118~1_combout  = (\Selector118~0_combout ) # ((\rr2|altsyncram_component|auto_generated|q_b [82] & \Equal2~0_combout ))

	.dataa(\rr2|altsyncram_component|auto_generated|q_b [82]),
	.datab(\Selector118~0_combout ),
	.datac(gnd),
	.datad(\Equal2~0_combout ),
	.cin(gnd),
	.combout(\Selector118~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector118~1 .lut_mask = 16'hEECC;
defparam \Selector118~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y60_N2
cycloneive_lcell_comb \proc_ram_data_in[18] (
// Equation(s):
// proc_ram_data_in[18] = (GLOBAL(\proc_write_addr[1]~0clkctrl_outclk ) & (\Selector118~1_combout )) # (!GLOBAL(\proc_write_addr[1]~0clkctrl_outclk ) & ((proc_ram_data_in[18])))

	.dataa(gnd),
	.datab(\Selector118~1_combout ),
	.datac(\proc_write_addr[1]~0clkctrl_outclk ),
	.datad(proc_ram_data_in[18]),
	.cin(gnd),
	.combout(proc_ram_data_in[18]),
	.cout());
// synopsys translate_off
defparam \proc_ram_data_in[18] .lut_mask = 16'hCFC0;
defparam \proc_ram_data_in[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y60_N0
cycloneive_ram_block \rr3|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\proc_write_en~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\proc_read_en~combout ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\proc_write_en~combout ),
	.ena1(\rr3|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({proc_ram_data_in[18]}),
	.portaaddr({proc_write_addr[12],proc_write_addr[11],proc_write_addr[10],proc_write_addr[9],proc_write_addr[8],proc_write_addr[7],proc_write_addr[6],proc_write_addr[5],proc_write_addr[4],proc_write_addr[3],proc_write_addr[2],proc_write_addr[1],proc_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({proc_read_addr[12],proc_read_addr[11],proc_read_addr[10],proc_read_addr[9],proc_read_addr[8],proc_read_addr[7],proc_read_addr[6],proc_read_addr[5],proc_read_addr[4],proc_read_addr[3],proc_read_addr[2],proc_read_addr[1],proc_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr3|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr3|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "processed_ram:rr3|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_bit_number = 18;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N12
cycloneive_lcell_comb \output_ram_data_in[18] (
// Equation(s):
// output_ram_data_in[18] = (GLOBAL(\output_ram_data_in[0]~0clkctrl_outclk ) & ((\rr3|altsyncram_component|auto_generated|q_b [18]))) # (!GLOBAL(\output_ram_data_in[0]~0clkctrl_outclk ) & (output_ram_data_in[18]))

	.dataa(output_ram_data_in[18]),
	.datab(gnd),
	.datac(\rr3|altsyncram_component|auto_generated|q_b [18]),
	.datad(\output_ram_data_in[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(output_ram_data_in[18]),
	.cout());
// synopsys translate_off
defparam \output_ram_data_in[18] .lut_mask = 16'hF0AA;
defparam \output_ram_data_in[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y41_N0
cycloneive_ram_block \rr5|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\output_write_en~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\output_read_en~combout ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\output_write_en~combout ),
	.ena1(\rr5|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({output_ram_data_in[18]}),
	.portaaddr({output_write_addr[12],output_write_addr[11],output_write_addr[10],output_write_addr[9],output_write_addr[8],output_write_addr[7],output_write_addr[6],output_write_addr[5],output_write_addr[4],output_write_addr[3],output_write_addr[2],output_write_addr[1],output_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({output_read_addr[12],output_read_addr[11],output_read_addr[10],output_read_addr[9],output_read_addr[8],output_read_addr[7],output_read_addr[6],output_read_addr[5],output_read_addr[4],output_read_addr[3],output_read_addr[2],output_read_addr[1],output_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr5|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr5|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_bit_number = 18;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N28
cycloneive_lcell_comb \data_1[18] (
// Equation(s):
// data_1[18] = (GLOBAL(\data_1[0]~0clkctrl_outclk ) & (\rr5|altsyncram_component|auto_generated|q_b [18])) # (!GLOBAL(\data_1[0]~0clkctrl_outclk ) & ((data_1[18])))

	.dataa(gnd),
	.datab(\rr5|altsyncram_component|auto_generated|q_b [18]),
	.datac(\data_1[0]~0clkctrl_outclk ),
	.datad(data_1[18]),
	.cin(gnd),
	.combout(data_1[18]),
	.cout());
// synopsys translate_off
defparam \data_1[18] .lut_mask = 16'hCFC0;
defparam \data_1[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N12
cycloneive_lcell_comb \data_2[18] (
// Equation(s):
// data_2[18] = (GLOBAL(\data_2[0]~0clkctrl_outclk ) & (\rr5|altsyncram_component|auto_generated|q_b [18])) # (!GLOBAL(\data_2[0]~0clkctrl_outclk ) & ((data_2[18])))

	.dataa(gnd),
	.datab(\rr5|altsyncram_component|auto_generated|q_b [18]),
	.datac(\data_2[0]~0clkctrl_outclk ),
	.datad(data_2[18]),
	.cin(gnd),
	.combout(data_2[18]),
	.cout());
// synopsys translate_off
defparam \data_2[18] .lut_mask = 16'hCFC0;
defparam \data_2[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N20
cycloneive_lcell_comb \Add12~36 (
// Equation(s):
// \Add12~36_combout  = ((data_1[18] $ (data_2[18] $ (!\Add12~35 )))) # (GND)
// \Add12~37  = CARRY((data_1[18] & ((data_2[18]) # (!\Add12~35 ))) # (!data_1[18] & (data_2[18] & !\Add12~35 )))

	.dataa(data_1[18]),
	.datab(data_2[18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add12~35 ),
	.combout(\Add12~36_combout ),
	.cout(\Add12~37 ));
// synopsys translate_off
defparam \Add12~36 .lut_mask = 16'h698E;
defparam \Add12~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N22
cycloneive_lcell_comb \Add12~38 (
// Equation(s):
// \Add12~38_combout  = (data_2[19] & ((data_1[19] & (\Add12~37  & VCC)) # (!data_1[19] & (!\Add12~37 )))) # (!data_2[19] & ((data_1[19] & (!\Add12~37 )) # (!data_1[19] & ((\Add12~37 ) # (GND)))))
// \Add12~39  = CARRY((data_2[19] & (!data_1[19] & !\Add12~37 )) # (!data_2[19] & ((!\Add12~37 ) # (!data_1[19]))))

	.dataa(data_2[19]),
	.datab(data_1[19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add12~37 ),
	.combout(\Add12~38_combout ),
	.cout(\Add12~39 ));
// synopsys translate_off
defparam \Add12~38 .lut_mask = 16'h9617;
defparam \Add12~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N24
cycloneive_lcell_comb \Add12~40 (
// Equation(s):
// \Add12~40_combout  = ((data_1[20] $ (data_2[20] $ (!\Add12~39 )))) # (GND)
// \Add12~41  = CARRY((data_1[20] & ((data_2[20]) # (!\Add12~39 ))) # (!data_1[20] & (data_2[20] & !\Add12~39 )))

	.dataa(data_1[20]),
	.datab(data_2[20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add12~39 ),
	.combout(\Add12~40_combout ),
	.cout(\Add12~41 ));
// synopsys translate_off
defparam \Add12~40 .lut_mask = 16'h698E;
defparam \Add12~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N26
cycloneive_lcell_comb \Add12~42 (
// Equation(s):
// \Add12~42_combout  = (data_2[21] & ((data_1[21] & (\Add12~41  & VCC)) # (!data_1[21] & (!\Add12~41 )))) # (!data_2[21] & ((data_1[21] & (!\Add12~41 )) # (!data_1[21] & ((\Add12~41 ) # (GND)))))
// \Add12~43  = CARRY((data_2[21] & (!data_1[21] & !\Add12~41 )) # (!data_2[21] & ((!\Add12~41 ) # (!data_1[21]))))

	.dataa(data_2[21]),
	.datab(data_1[21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add12~41 ),
	.combout(\Add12~42_combout ),
	.cout(\Add12~43 ));
// synopsys translate_off
defparam \Add12~42 .lut_mask = 16'h9617;
defparam \Add12~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N28
cycloneive_lcell_comb \Add12~44 (
// Equation(s):
// \Add12~44_combout  = ((data_1[22] $ (data_2[22] $ (!\Add12~43 )))) # (GND)
// \Add12~45  = CARRY((data_1[22] & ((data_2[22]) # (!\Add12~43 ))) # (!data_1[22] & (data_2[22] & !\Add12~43 )))

	.dataa(data_1[22]),
	.datab(data_2[22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add12~43 ),
	.combout(\Add12~44_combout ),
	.cout(\Add12~45 ));
// synopsys translate_off
defparam \Add12~44 .lut_mask = 16'h698E;
defparam \Add12~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N30
cycloneive_lcell_comb \Add12~46 (
// Equation(s):
// \Add12~46_combout  = (data_1[23] & ((data_2[23] & (\Add12~45  & VCC)) # (!data_2[23] & (!\Add12~45 )))) # (!data_1[23] & ((data_2[23] & (!\Add12~45 )) # (!data_2[23] & ((\Add12~45 ) # (GND)))))
// \Add12~47  = CARRY((data_1[23] & (!data_2[23] & !\Add12~45 )) # (!data_1[23] & ((!\Add12~45 ) # (!data_2[23]))))

	.dataa(data_1[23]),
	.datab(data_2[23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add12~45 ),
	.combout(\Add12~46_combout ),
	.cout(\Add12~47 ));
// synopsys translate_off
defparam \Add12~46 .lut_mask = 16'h9617;
defparam \Add12~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N0
cycloneive_lcell_comb \Add12~48 (
// Equation(s):
// \Add12~48_combout  = ((data_1[24] $ (data_2[24] $ (!\Add12~47 )))) # (GND)
// \Add12~49  = CARRY((data_1[24] & ((data_2[24]) # (!\Add12~47 ))) # (!data_1[24] & (data_2[24] & !\Add12~47 )))

	.dataa(data_1[24]),
	.datab(data_2[24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add12~47 ),
	.combout(\Add12~48_combout ),
	.cout(\Add12~49 ));
// synopsys translate_off
defparam \Add12~48 .lut_mask = 16'h698E;
defparam \Add12~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N8
cycloneive_lcell_comb \data_3[24] (
// Equation(s):
// data_3[24] = (GLOBAL(\data_3[0]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [24]))) # (!GLOBAL(\data_3[0]~0clkctrl_outclk ) & (data_3[24]))

	.dataa(gnd),
	.datab(data_3[24]),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [24]),
	.datad(\data_3[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_3[24]),
	.cout());
// synopsys translate_off
defparam \data_3[24] .lut_mask = 16'hF0CC;
defparam \data_3[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N4
cycloneive_lcell_comb \data_3[23] (
// Equation(s):
// data_3[23] = (GLOBAL(\data_3[0]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [23]))) # (!GLOBAL(\data_3[0]~0clkctrl_outclk ) & (data_3[23]))

	.dataa(gnd),
	.datab(data_3[23]),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [23]),
	.datad(\data_3[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_3[23]),
	.cout());
// synopsys translate_off
defparam \data_3[23] .lut_mask = 16'hF0CC;
defparam \data_3[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N22
cycloneive_lcell_comb \data_3[22] (
// Equation(s):
// data_3[22] = (GLOBAL(\data_3[0]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [22]))) # (!GLOBAL(\data_3[0]~0clkctrl_outclk ) & (data_3[22]))

	.dataa(data_3[22]),
	.datab(\rr5|altsyncram_component|auto_generated|q_b [22]),
	.datac(gnd),
	.datad(\data_3[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_3[22]),
	.cout());
// synopsys translate_off
defparam \data_3[22] .lut_mask = 16'hCCAA;
defparam \data_3[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N24
cycloneive_lcell_comb \data_3[21] (
// Equation(s):
// data_3[21] = (GLOBAL(\data_3[0]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [21]))) # (!GLOBAL(\data_3[0]~0clkctrl_outclk ) & (data_3[21]))

	.dataa(gnd),
	.datab(data_3[21]),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [21]),
	.datad(\data_3[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_3[21]),
	.cout());
// synopsys translate_off
defparam \data_3[21] .lut_mask = 16'hF0CC;
defparam \data_3[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N22
cycloneive_lcell_comb \data_3[20] (
// Equation(s):
// data_3[20] = (GLOBAL(\data_3[0]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [20]))) # (!GLOBAL(\data_3[0]~0clkctrl_outclk ) & (data_3[20]))

	.dataa(data_3[20]),
	.datab(gnd),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [20]),
	.datad(\data_3[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_3[20]),
	.cout());
// synopsys translate_off
defparam \data_3[20] .lut_mask = 16'hF0AA;
defparam \data_3[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N26
cycloneive_lcell_comb \data_3[19] (
// Equation(s):
// data_3[19] = (GLOBAL(\data_3[0]~0clkctrl_outclk ) & (\rr5|altsyncram_component|auto_generated|q_b [19])) # (!GLOBAL(\data_3[0]~0clkctrl_outclk ) & ((data_3[19])))

	.dataa(gnd),
	.datab(\rr5|altsyncram_component|auto_generated|q_b [19]),
	.datac(data_3[19]),
	.datad(\data_3[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_3[19]),
	.cout());
// synopsys translate_off
defparam \data_3[19] .lut_mask = 16'hCCF0;
defparam \data_3[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N4
cycloneive_lcell_comb \data_3[18] (
// Equation(s):
// data_3[18] = (GLOBAL(\data_3[0]~0clkctrl_outclk ) & (\rr5|altsyncram_component|auto_generated|q_b [18])) # (!GLOBAL(\data_3[0]~0clkctrl_outclk ) & ((data_3[18])))

	.dataa(\rr5|altsyncram_component|auto_generated|q_b [18]),
	.datab(gnd),
	.datac(data_3[18]),
	.datad(\data_3[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_3[18]),
	.cout());
// synopsys translate_off
defparam \data_3[18] .lut_mask = 16'hAAF0;
defparam \data_3[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N18
cycloneive_lcell_comb \Add13~36 (
// Equation(s):
// \Add13~36_combout  = ((data_3[18] $ (\Add12~36_combout  $ (!\Add13~35 )))) # (GND)
// \Add13~37  = CARRY((data_3[18] & ((\Add12~36_combout ) # (!\Add13~35 ))) # (!data_3[18] & (\Add12~36_combout  & !\Add13~35 )))

	.dataa(data_3[18]),
	.datab(\Add12~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add13~35 ),
	.combout(\Add13~36_combout ),
	.cout(\Add13~37 ));
// synopsys translate_off
defparam \Add13~36 .lut_mask = 16'h698E;
defparam \Add13~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N20
cycloneive_lcell_comb \Add13~38 (
// Equation(s):
// \Add13~38_combout  = (data_3[19] & ((\Add12~38_combout  & (\Add13~37  & VCC)) # (!\Add12~38_combout  & (!\Add13~37 )))) # (!data_3[19] & ((\Add12~38_combout  & (!\Add13~37 )) # (!\Add12~38_combout  & ((\Add13~37 ) # (GND)))))
// \Add13~39  = CARRY((data_3[19] & (!\Add12~38_combout  & !\Add13~37 )) # (!data_3[19] & ((!\Add13~37 ) # (!\Add12~38_combout ))))

	.dataa(data_3[19]),
	.datab(\Add12~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add13~37 ),
	.combout(\Add13~38_combout ),
	.cout(\Add13~39 ));
// synopsys translate_off
defparam \Add13~38 .lut_mask = 16'h9617;
defparam \Add13~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N22
cycloneive_lcell_comb \Add13~40 (
// Equation(s):
// \Add13~40_combout  = ((data_3[20] $ (\Add12~40_combout  $ (!\Add13~39 )))) # (GND)
// \Add13~41  = CARRY((data_3[20] & ((\Add12~40_combout ) # (!\Add13~39 ))) # (!data_3[20] & (\Add12~40_combout  & !\Add13~39 )))

	.dataa(data_3[20]),
	.datab(\Add12~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add13~39 ),
	.combout(\Add13~40_combout ),
	.cout(\Add13~41 ));
// synopsys translate_off
defparam \Add13~40 .lut_mask = 16'h698E;
defparam \Add13~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N24
cycloneive_lcell_comb \Add13~42 (
// Equation(s):
// \Add13~42_combout  = (\Add12~42_combout  & ((data_3[21] & (\Add13~41  & VCC)) # (!data_3[21] & (!\Add13~41 )))) # (!\Add12~42_combout  & ((data_3[21] & (!\Add13~41 )) # (!data_3[21] & ((\Add13~41 ) # (GND)))))
// \Add13~43  = CARRY((\Add12~42_combout  & (!data_3[21] & !\Add13~41 )) # (!\Add12~42_combout  & ((!\Add13~41 ) # (!data_3[21]))))

	.dataa(\Add12~42_combout ),
	.datab(data_3[21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add13~41 ),
	.combout(\Add13~42_combout ),
	.cout(\Add13~43 ));
// synopsys translate_off
defparam \Add13~42 .lut_mask = 16'h9617;
defparam \Add13~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N26
cycloneive_lcell_comb \Add13~44 (
// Equation(s):
// \Add13~44_combout  = ((data_3[22] $ (\Add12~44_combout  $ (!\Add13~43 )))) # (GND)
// \Add13~45  = CARRY((data_3[22] & ((\Add12~44_combout ) # (!\Add13~43 ))) # (!data_3[22] & (\Add12~44_combout  & !\Add13~43 )))

	.dataa(data_3[22]),
	.datab(\Add12~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add13~43 ),
	.combout(\Add13~44_combout ),
	.cout(\Add13~45 ));
// synopsys translate_off
defparam \Add13~44 .lut_mask = 16'h698E;
defparam \Add13~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N28
cycloneive_lcell_comb \Add13~46 (
// Equation(s):
// \Add13~46_combout  = (data_3[23] & ((\Add12~46_combout  & (\Add13~45  & VCC)) # (!\Add12~46_combout  & (!\Add13~45 )))) # (!data_3[23] & ((\Add12~46_combout  & (!\Add13~45 )) # (!\Add12~46_combout  & ((\Add13~45 ) # (GND)))))
// \Add13~47  = CARRY((data_3[23] & (!\Add12~46_combout  & !\Add13~45 )) # (!data_3[23] & ((!\Add13~45 ) # (!\Add12~46_combout ))))

	.dataa(data_3[23]),
	.datab(\Add12~46_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add13~45 ),
	.combout(\Add13~46_combout ),
	.cout(\Add13~47 ));
// synopsys translate_off
defparam \Add13~46 .lut_mask = 16'h9617;
defparam \Add13~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N30
cycloneive_lcell_comb \Add13~48 (
// Equation(s):
// \Add13~48_combout  = ((\Add12~48_combout  $ (data_3[24] $ (!\Add13~47 )))) # (GND)
// \Add13~49  = CARRY((\Add12~48_combout  & ((data_3[24]) # (!\Add13~47 ))) # (!\Add12~48_combout  & (data_3[24] & !\Add13~47 )))

	.dataa(\Add12~48_combout ),
	.datab(data_3[24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add13~47 ),
	.combout(\Add13~48_combout ),
	.cout(\Add13~49 ));
// synopsys translate_off
defparam \Add13~48 .lut_mask = 16'h698E;
defparam \Add13~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N24
cycloneive_lcell_comb \data_4[23] (
// Equation(s):
// data_4[23] = (GLOBAL(\data_4[0]~0clkctrl_outclk ) & (\rr5|altsyncram_component|auto_generated|q_b [23])) # (!GLOBAL(\data_4[0]~0clkctrl_outclk ) & ((data_4[23])))

	.dataa(gnd),
	.datab(\rr5|altsyncram_component|auto_generated|q_b [23]),
	.datac(\data_4[0]~0clkctrl_outclk ),
	.datad(data_4[23]),
	.cin(gnd),
	.combout(data_4[23]),
	.cout());
// synopsys translate_off
defparam \data_4[23] .lut_mask = 16'hCFC0;
defparam \data_4[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N10
cycloneive_lcell_comb \data_4[22] (
// Equation(s):
// data_4[22] = (GLOBAL(\data_4[0]~0clkctrl_outclk ) & (\rr5|altsyncram_component|auto_generated|q_b [22])) # (!GLOBAL(\data_4[0]~0clkctrl_outclk ) & ((data_4[22])))

	.dataa(\data_4[0]~0clkctrl_outclk ),
	.datab(gnd),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [22]),
	.datad(data_4[22]),
	.cin(gnd),
	.combout(data_4[22]),
	.cout());
// synopsys translate_off
defparam \data_4[22] .lut_mask = 16'hF5A0;
defparam \data_4[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N16
cycloneive_lcell_comb \data_4[21] (
// Equation(s):
// data_4[21] = (GLOBAL(\data_4[0]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [21]))) # (!GLOBAL(\data_4[0]~0clkctrl_outclk ) & (data_4[21]))

	.dataa(\data_4[0]~0clkctrl_outclk ),
	.datab(data_4[21]),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [21]),
	.datad(gnd),
	.cin(gnd),
	.combout(data_4[21]),
	.cout());
// synopsys translate_off
defparam \data_4[21] .lut_mask = 16'hE4E4;
defparam \data_4[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N2
cycloneive_lcell_comb \data_4[20] (
// Equation(s):
// data_4[20] = (GLOBAL(\data_4[0]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [20]))) # (!GLOBAL(\data_4[0]~0clkctrl_outclk ) & (data_4[20]))

	.dataa(gnd),
	.datab(data_4[20]),
	.datac(\data_4[0]~0clkctrl_outclk ),
	.datad(\rr5|altsyncram_component|auto_generated|q_b [20]),
	.cin(gnd),
	.combout(data_4[20]),
	.cout());
// synopsys translate_off
defparam \data_4[20] .lut_mask = 16'hFC0C;
defparam \data_4[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N4
cycloneive_lcell_comb \data_4[19] (
// Equation(s):
// data_4[19] = (GLOBAL(\data_4[0]~0clkctrl_outclk ) & (\rr5|altsyncram_component|auto_generated|q_b [19])) # (!GLOBAL(\data_4[0]~0clkctrl_outclk ) & ((data_4[19])))

	.dataa(\rr5|altsyncram_component|auto_generated|q_b [19]),
	.datab(data_4[19]),
	.datac(\data_4[0]~0clkctrl_outclk ),
	.datad(gnd),
	.cin(gnd),
	.combout(data_4[19]),
	.cout());
// synopsys translate_off
defparam \data_4[19] .lut_mask = 16'hACAC;
defparam \data_4[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N30
cycloneive_lcell_comb \data_4[18] (
// Equation(s):
// data_4[18] = (GLOBAL(\data_4[0]~0clkctrl_outclk ) & (\rr5|altsyncram_component|auto_generated|q_b [18])) # (!GLOBAL(\data_4[0]~0clkctrl_outclk ) & ((data_4[18])))

	.dataa(gnd),
	.datab(\rr5|altsyncram_component|auto_generated|q_b [18]),
	.datac(\data_4[0]~0clkctrl_outclk ),
	.datad(data_4[18]),
	.cin(gnd),
	.combout(data_4[18]),
	.cout());
// synopsys translate_off
defparam \data_4[18] .lut_mask = 16'hCFC0;
defparam \data_4[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N18
cycloneive_lcell_comb \Add14~36 (
// Equation(s):
// \Add14~36_combout  = ((data_4[18] $ (\Add13~36_combout  $ (!\Add14~35 )))) # (GND)
// \Add14~37  = CARRY((data_4[18] & ((\Add13~36_combout ) # (!\Add14~35 ))) # (!data_4[18] & (\Add13~36_combout  & !\Add14~35 )))

	.dataa(data_4[18]),
	.datab(\Add13~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add14~35 ),
	.combout(\Add14~36_combout ),
	.cout(\Add14~37 ));
// synopsys translate_off
defparam \Add14~36 .lut_mask = 16'h698E;
defparam \Add14~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N20
cycloneive_lcell_comb \Add14~38 (
// Equation(s):
// \Add14~38_combout  = (data_4[19] & ((\Add13~38_combout  & (\Add14~37  & VCC)) # (!\Add13~38_combout  & (!\Add14~37 )))) # (!data_4[19] & ((\Add13~38_combout  & (!\Add14~37 )) # (!\Add13~38_combout  & ((\Add14~37 ) # (GND)))))
// \Add14~39  = CARRY((data_4[19] & (!\Add13~38_combout  & !\Add14~37 )) # (!data_4[19] & ((!\Add14~37 ) # (!\Add13~38_combout ))))

	.dataa(data_4[19]),
	.datab(\Add13~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add14~37 ),
	.combout(\Add14~38_combout ),
	.cout(\Add14~39 ));
// synopsys translate_off
defparam \Add14~38 .lut_mask = 16'h9617;
defparam \Add14~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N22
cycloneive_lcell_comb \Add14~40 (
// Equation(s):
// \Add14~40_combout  = ((data_4[20] $ (\Add13~40_combout  $ (!\Add14~39 )))) # (GND)
// \Add14~41  = CARRY((data_4[20] & ((\Add13~40_combout ) # (!\Add14~39 ))) # (!data_4[20] & (\Add13~40_combout  & !\Add14~39 )))

	.dataa(data_4[20]),
	.datab(\Add13~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add14~39 ),
	.combout(\Add14~40_combout ),
	.cout(\Add14~41 ));
// synopsys translate_off
defparam \Add14~40 .lut_mask = 16'h698E;
defparam \Add14~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N24
cycloneive_lcell_comb \Add14~42 (
// Equation(s):
// \Add14~42_combout  = (data_4[21] & ((\Add13~42_combout  & (\Add14~41  & VCC)) # (!\Add13~42_combout  & (!\Add14~41 )))) # (!data_4[21] & ((\Add13~42_combout  & (!\Add14~41 )) # (!\Add13~42_combout  & ((\Add14~41 ) # (GND)))))
// \Add14~43  = CARRY((data_4[21] & (!\Add13~42_combout  & !\Add14~41 )) # (!data_4[21] & ((!\Add14~41 ) # (!\Add13~42_combout ))))

	.dataa(data_4[21]),
	.datab(\Add13~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add14~41 ),
	.combout(\Add14~42_combout ),
	.cout(\Add14~43 ));
// synopsys translate_off
defparam \Add14~42 .lut_mask = 16'h9617;
defparam \Add14~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N26
cycloneive_lcell_comb \Add14~44 (
// Equation(s):
// \Add14~44_combout  = ((\Add13~44_combout  $ (data_4[22] $ (!\Add14~43 )))) # (GND)
// \Add14~45  = CARRY((\Add13~44_combout  & ((data_4[22]) # (!\Add14~43 ))) # (!\Add13~44_combout  & (data_4[22] & !\Add14~43 )))

	.dataa(\Add13~44_combout ),
	.datab(data_4[22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add14~43 ),
	.combout(\Add14~44_combout ),
	.cout(\Add14~45 ));
// synopsys translate_off
defparam \Add14~44 .lut_mask = 16'h698E;
defparam \Add14~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N28
cycloneive_lcell_comb \Add14~46 (
// Equation(s):
// \Add14~46_combout  = (data_4[23] & ((\Add13~46_combout  & (\Add14~45  & VCC)) # (!\Add13~46_combout  & (!\Add14~45 )))) # (!data_4[23] & ((\Add13~46_combout  & (!\Add14~45 )) # (!\Add13~46_combout  & ((\Add14~45 ) # (GND)))))
// \Add14~47  = CARRY((data_4[23] & (!\Add13~46_combout  & !\Add14~45 )) # (!data_4[23] & ((!\Add14~45 ) # (!\Add13~46_combout ))))

	.dataa(data_4[23]),
	.datab(\Add13~46_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add14~45 ),
	.combout(\Add14~46_combout ),
	.cout(\Add14~47 ));
// synopsys translate_off
defparam \Add14~46 .lut_mask = 16'h9617;
defparam \Add14~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N30
cycloneive_lcell_comb \Add14~48 (
// Equation(s):
// \Add14~48_combout  = ((data_4[24] $ (\Add13~48_combout  $ (!\Add14~47 )))) # (GND)
// \Add14~49  = CARRY((data_4[24] & ((\Add13~48_combout ) # (!\Add14~47 ))) # (!data_4[24] & (\Add13~48_combout  & !\Add14~47 )))

	.dataa(data_4[24]),
	.datab(\Add13~48_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add14~47 ),
	.combout(\Add14~48_combout ),
	.cout(\Add14~49 ));
// synopsys translate_off
defparam \Add14~48 .lut_mask = 16'h698E;
defparam \Add14~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N22
cycloneive_lcell_comb \data_5[23] (
// Equation(s):
// data_5[23] = (GLOBAL(\data_5[0]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [23]))) # (!GLOBAL(\data_5[0]~0clkctrl_outclk ) & (data_5[23]))

	.dataa(data_5[23]),
	.datab(gnd),
	.datac(\data_5[0]~0clkctrl_outclk ),
	.datad(\rr5|altsyncram_component|auto_generated|q_b [23]),
	.cin(gnd),
	.combout(data_5[23]),
	.cout());
// synopsys translate_off
defparam \data_5[23] .lut_mask = 16'hFA0A;
defparam \data_5[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N12
cycloneive_lcell_comb \data_5[22] (
// Equation(s):
// data_5[22] = (GLOBAL(\data_5[0]~0clkctrl_outclk ) & (\rr5|altsyncram_component|auto_generated|q_b [22])) # (!GLOBAL(\data_5[0]~0clkctrl_outclk ) & ((data_5[22])))

	.dataa(gnd),
	.datab(\rr5|altsyncram_component|auto_generated|q_b [22]),
	.datac(\data_5[0]~0clkctrl_outclk ),
	.datad(data_5[22]),
	.cin(gnd),
	.combout(data_5[22]),
	.cout());
// synopsys translate_off
defparam \data_5[22] .lut_mask = 16'hCFC0;
defparam \data_5[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N24
cycloneive_lcell_comb \data_5[21] (
// Equation(s):
// data_5[21] = (GLOBAL(\data_5[0]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [21]))) # (!GLOBAL(\data_5[0]~0clkctrl_outclk ) & (data_5[21]))

	.dataa(gnd),
	.datab(data_5[21]),
	.datac(\data_5[0]~0clkctrl_outclk ),
	.datad(\rr5|altsyncram_component|auto_generated|q_b [21]),
	.cin(gnd),
	.combout(data_5[21]),
	.cout());
// synopsys translate_off
defparam \data_5[21] .lut_mask = 16'hFC0C;
defparam \data_5[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N18
cycloneive_lcell_comb \data_5[20] (
// Equation(s):
// data_5[20] = (GLOBAL(\data_5[0]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [20]))) # (!GLOBAL(\data_5[0]~0clkctrl_outclk ) & (data_5[20]))

	.dataa(gnd),
	.datab(data_5[20]),
	.datac(\data_5[0]~0clkctrl_outclk ),
	.datad(\rr5|altsyncram_component|auto_generated|q_b [20]),
	.cin(gnd),
	.combout(data_5[20]),
	.cout());
// synopsys translate_off
defparam \data_5[20] .lut_mask = 16'hFC0C;
defparam \data_5[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N0
cycloneive_lcell_comb \data_5[19] (
// Equation(s):
// data_5[19] = (GLOBAL(\data_5[0]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [19]))) # (!GLOBAL(\data_5[0]~0clkctrl_outclk ) & (data_5[19]))

	.dataa(gnd),
	.datab(data_5[19]),
	.datac(\data_5[0]~0clkctrl_outclk ),
	.datad(\rr5|altsyncram_component|auto_generated|q_b [19]),
	.cin(gnd),
	.combout(data_5[19]),
	.cout());
// synopsys translate_off
defparam \data_5[19] .lut_mask = 16'hFC0C;
defparam \data_5[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N20
cycloneive_lcell_comb \data_5[18] (
// Equation(s):
// data_5[18] = (GLOBAL(\data_5[0]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [18]))) # (!GLOBAL(\data_5[0]~0clkctrl_outclk ) & (data_5[18]))

	.dataa(gnd),
	.datab(data_5[18]),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [18]),
	.datad(\data_5[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_5[18]),
	.cout());
// synopsys translate_off
defparam \data_5[18] .lut_mask = 16'hF0CC;
defparam \data_5[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N16
cycloneive_lcell_comb \Add15~36 (
// Equation(s):
// \Add15~36_combout  = ((\Add14~36_combout  $ (data_5[18] $ (!\Add15~35 )))) # (GND)
// \Add15~37  = CARRY((\Add14~36_combout  & ((data_5[18]) # (!\Add15~35 ))) # (!\Add14~36_combout  & (data_5[18] & !\Add15~35 )))

	.dataa(\Add14~36_combout ),
	.datab(data_5[18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add15~35 ),
	.combout(\Add15~36_combout ),
	.cout(\Add15~37 ));
// synopsys translate_off
defparam \Add15~36 .lut_mask = 16'h698E;
defparam \Add15~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N18
cycloneive_lcell_comb \Add15~38 (
// Equation(s):
// \Add15~38_combout  = (data_5[19] & ((\Add14~38_combout  & (\Add15~37  & VCC)) # (!\Add14~38_combout  & (!\Add15~37 )))) # (!data_5[19] & ((\Add14~38_combout  & (!\Add15~37 )) # (!\Add14~38_combout  & ((\Add15~37 ) # (GND)))))
// \Add15~39  = CARRY((data_5[19] & (!\Add14~38_combout  & !\Add15~37 )) # (!data_5[19] & ((!\Add15~37 ) # (!\Add14~38_combout ))))

	.dataa(data_5[19]),
	.datab(\Add14~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add15~37 ),
	.combout(\Add15~38_combout ),
	.cout(\Add15~39 ));
// synopsys translate_off
defparam \Add15~38 .lut_mask = 16'h9617;
defparam \Add15~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N20
cycloneive_lcell_comb \Add15~40 (
// Equation(s):
// \Add15~40_combout  = ((data_5[20] $ (\Add14~40_combout  $ (!\Add15~39 )))) # (GND)
// \Add15~41  = CARRY((data_5[20] & ((\Add14~40_combout ) # (!\Add15~39 ))) # (!data_5[20] & (\Add14~40_combout  & !\Add15~39 )))

	.dataa(data_5[20]),
	.datab(\Add14~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add15~39 ),
	.combout(\Add15~40_combout ),
	.cout(\Add15~41 ));
// synopsys translate_off
defparam \Add15~40 .lut_mask = 16'h698E;
defparam \Add15~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N22
cycloneive_lcell_comb \Add15~42 (
// Equation(s):
// \Add15~42_combout  = (data_5[21] & ((\Add14~42_combout  & (\Add15~41  & VCC)) # (!\Add14~42_combout  & (!\Add15~41 )))) # (!data_5[21] & ((\Add14~42_combout  & (!\Add15~41 )) # (!\Add14~42_combout  & ((\Add15~41 ) # (GND)))))
// \Add15~43  = CARRY((data_5[21] & (!\Add14~42_combout  & !\Add15~41 )) # (!data_5[21] & ((!\Add15~41 ) # (!\Add14~42_combout ))))

	.dataa(data_5[21]),
	.datab(\Add14~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add15~41 ),
	.combout(\Add15~42_combout ),
	.cout(\Add15~43 ));
// synopsys translate_off
defparam \Add15~42 .lut_mask = 16'h9617;
defparam \Add15~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N24
cycloneive_lcell_comb \Add15~44 (
// Equation(s):
// \Add15~44_combout  = ((\Add14~44_combout  $ (data_5[22] $ (!\Add15~43 )))) # (GND)
// \Add15~45  = CARRY((\Add14~44_combout  & ((data_5[22]) # (!\Add15~43 ))) # (!\Add14~44_combout  & (data_5[22] & !\Add15~43 )))

	.dataa(\Add14~44_combout ),
	.datab(data_5[22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add15~43 ),
	.combout(\Add15~44_combout ),
	.cout(\Add15~45 ));
// synopsys translate_off
defparam \Add15~44 .lut_mask = 16'h698E;
defparam \Add15~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N26
cycloneive_lcell_comb \Add15~46 (
// Equation(s):
// \Add15~46_combout  = (\Add14~46_combout  & ((data_5[23] & (\Add15~45  & VCC)) # (!data_5[23] & (!\Add15~45 )))) # (!\Add14~46_combout  & ((data_5[23] & (!\Add15~45 )) # (!data_5[23] & ((\Add15~45 ) # (GND)))))
// \Add15~47  = CARRY((\Add14~46_combout  & (!data_5[23] & !\Add15~45 )) # (!\Add14~46_combout  & ((!\Add15~45 ) # (!data_5[23]))))

	.dataa(\Add14~46_combout ),
	.datab(data_5[23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add15~45 ),
	.combout(\Add15~46_combout ),
	.cout(\Add15~47 ));
// synopsys translate_off
defparam \Add15~46 .lut_mask = 16'h9617;
defparam \Add15~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N28
cycloneive_lcell_comb \Add15~48 (
// Equation(s):
// \Add15~48_combout  = ((data_5[24] $ (\Add14~48_combout  $ (!\Add15~47 )))) # (GND)
// \Add15~49  = CARRY((data_5[24] & ((\Add14~48_combout ) # (!\Add15~47 ))) # (!data_5[24] & (\Add14~48_combout  & !\Add15~47 )))

	.dataa(data_5[24]),
	.datab(\Add14~48_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add15~47 ),
	.combout(\Add15~48_combout ),
	.cout(\Add15~49 ));
// synopsys translate_off
defparam \Add15~48 .lut_mask = 16'h698E;
defparam \Add15~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N28
cycloneive_lcell_comb \data_6[23] (
// Equation(s):
// data_6[23] = (GLOBAL(\data_6[16]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [23]))) # (!GLOBAL(\data_6[16]~0clkctrl_outclk ) & (data_6[23]))

	.dataa(gnd),
	.datab(data_6[23]),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [23]),
	.datad(\data_6[16]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_6[23]),
	.cout());
// synopsys translate_off
defparam \data_6[23] .lut_mask = 16'hF0CC;
defparam \data_6[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N14
cycloneive_lcell_comb \data_6[22] (
// Equation(s):
// data_6[22] = (GLOBAL(\data_6[16]~0clkctrl_outclk ) & (\rr5|altsyncram_component|auto_generated|q_b [22])) # (!GLOBAL(\data_6[16]~0clkctrl_outclk ) & ((data_6[22])))

	.dataa(\rr5|altsyncram_component|auto_generated|q_b [22]),
	.datab(gnd),
	.datac(data_6[22]),
	.datad(\data_6[16]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_6[22]),
	.cout());
// synopsys translate_off
defparam \data_6[22] .lut_mask = 16'hAAF0;
defparam \data_6[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N4
cycloneive_lcell_comb \data_6[21] (
// Equation(s):
// data_6[21] = (GLOBAL(\data_6[16]~0clkctrl_outclk ) & (\rr5|altsyncram_component|auto_generated|q_b [21])) # (!GLOBAL(\data_6[16]~0clkctrl_outclk ) & ((data_6[21])))

	.dataa(\rr5|altsyncram_component|auto_generated|q_b [21]),
	.datab(data_6[21]),
	.datac(gnd),
	.datad(\data_6[16]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_6[21]),
	.cout());
// synopsys translate_off
defparam \data_6[21] .lut_mask = 16'hAACC;
defparam \data_6[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N4
cycloneive_lcell_comb \data_6[20] (
// Equation(s):
// data_6[20] = (GLOBAL(\data_6[16]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [20]))) # (!GLOBAL(\data_6[16]~0clkctrl_outclk ) & (data_6[20]))

	.dataa(gnd),
	.datab(data_6[20]),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [20]),
	.datad(\data_6[16]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_6[20]),
	.cout());
// synopsys translate_off
defparam \data_6[20] .lut_mask = 16'hF0CC;
defparam \data_6[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N14
cycloneive_lcell_comb \data_6[19] (
// Equation(s):
// data_6[19] = (GLOBAL(\data_6[16]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [19]))) # (!GLOBAL(\data_6[16]~0clkctrl_outclk ) & (data_6[19]))

	.dataa(gnd),
	.datab(data_6[19]),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [19]),
	.datad(\data_6[16]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_6[19]),
	.cout());
// synopsys translate_off
defparam \data_6[19] .lut_mask = 16'hF0CC;
defparam \data_6[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N30
cycloneive_lcell_comb \data_6[18] (
// Equation(s):
// data_6[18] = (GLOBAL(\data_6[16]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [18]))) # (!GLOBAL(\data_6[16]~0clkctrl_outclk ) & (data_6[18]))

	.dataa(data_6[18]),
	.datab(gnd),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [18]),
	.datad(\data_6[16]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_6[18]),
	.cout());
// synopsys translate_off
defparam \data_6[18] .lut_mask = 16'hF0AA;
defparam \data_6[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N16
cycloneive_lcell_comb \Add16~36 (
// Equation(s):
// \Add16~36_combout  = ((\Add15~36_combout  $ (data_6[18] $ (!\Add16~35 )))) # (GND)
// \Add16~37  = CARRY((\Add15~36_combout  & ((data_6[18]) # (!\Add16~35 ))) # (!\Add15~36_combout  & (data_6[18] & !\Add16~35 )))

	.dataa(\Add15~36_combout ),
	.datab(data_6[18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add16~35 ),
	.combout(\Add16~36_combout ),
	.cout(\Add16~37 ));
// synopsys translate_off
defparam \Add16~36 .lut_mask = 16'h698E;
defparam \Add16~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N18
cycloneive_lcell_comb \Add16~38 (
// Equation(s):
// \Add16~38_combout  = (data_6[19] & ((\Add15~38_combout  & (\Add16~37  & VCC)) # (!\Add15~38_combout  & (!\Add16~37 )))) # (!data_6[19] & ((\Add15~38_combout  & (!\Add16~37 )) # (!\Add15~38_combout  & ((\Add16~37 ) # (GND)))))
// \Add16~39  = CARRY((data_6[19] & (!\Add15~38_combout  & !\Add16~37 )) # (!data_6[19] & ((!\Add16~37 ) # (!\Add15~38_combout ))))

	.dataa(data_6[19]),
	.datab(\Add15~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add16~37 ),
	.combout(\Add16~38_combout ),
	.cout(\Add16~39 ));
// synopsys translate_off
defparam \Add16~38 .lut_mask = 16'h9617;
defparam \Add16~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N20
cycloneive_lcell_comb \Add16~40 (
// Equation(s):
// \Add16~40_combout  = ((data_6[20] $ (\Add15~40_combout  $ (!\Add16~39 )))) # (GND)
// \Add16~41  = CARRY((data_6[20] & ((\Add15~40_combout ) # (!\Add16~39 ))) # (!data_6[20] & (\Add15~40_combout  & !\Add16~39 )))

	.dataa(data_6[20]),
	.datab(\Add15~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add16~39 ),
	.combout(\Add16~40_combout ),
	.cout(\Add16~41 ));
// synopsys translate_off
defparam \Add16~40 .lut_mask = 16'h698E;
defparam \Add16~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N22
cycloneive_lcell_comb \Add16~42 (
// Equation(s):
// \Add16~42_combout  = (data_6[21] & ((\Add15~42_combout  & (\Add16~41  & VCC)) # (!\Add15~42_combout  & (!\Add16~41 )))) # (!data_6[21] & ((\Add15~42_combout  & (!\Add16~41 )) # (!\Add15~42_combout  & ((\Add16~41 ) # (GND)))))
// \Add16~43  = CARRY((data_6[21] & (!\Add15~42_combout  & !\Add16~41 )) # (!data_6[21] & ((!\Add16~41 ) # (!\Add15~42_combout ))))

	.dataa(data_6[21]),
	.datab(\Add15~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add16~41 ),
	.combout(\Add16~42_combout ),
	.cout(\Add16~43 ));
// synopsys translate_off
defparam \Add16~42 .lut_mask = 16'h9617;
defparam \Add16~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N24
cycloneive_lcell_comb \Add16~44 (
// Equation(s):
// \Add16~44_combout  = ((data_6[22] $ (\Add15~44_combout  $ (!\Add16~43 )))) # (GND)
// \Add16~45  = CARRY((data_6[22] & ((\Add15~44_combout ) # (!\Add16~43 ))) # (!data_6[22] & (\Add15~44_combout  & !\Add16~43 )))

	.dataa(data_6[22]),
	.datab(\Add15~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add16~43 ),
	.combout(\Add16~44_combout ),
	.cout(\Add16~45 ));
// synopsys translate_off
defparam \Add16~44 .lut_mask = 16'h698E;
defparam \Add16~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N26
cycloneive_lcell_comb \Add16~46 (
// Equation(s):
// \Add16~46_combout  = (\Add15~46_combout  & ((data_6[23] & (\Add16~45  & VCC)) # (!data_6[23] & (!\Add16~45 )))) # (!\Add15~46_combout  & ((data_6[23] & (!\Add16~45 )) # (!data_6[23] & ((\Add16~45 ) # (GND)))))
// \Add16~47  = CARRY((\Add15~46_combout  & (!data_6[23] & !\Add16~45 )) # (!\Add15~46_combout  & ((!\Add16~45 ) # (!data_6[23]))))

	.dataa(\Add15~46_combout ),
	.datab(data_6[23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add16~45 ),
	.combout(\Add16~46_combout ),
	.cout(\Add16~47 ));
// synopsys translate_off
defparam \Add16~46 .lut_mask = 16'h9617;
defparam \Add16~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N28
cycloneive_lcell_comb \Add16~48 (
// Equation(s):
// \Add16~48_combout  = ((data_6[24] $ (\Add15~48_combout  $ (!\Add16~47 )))) # (GND)
// \Add16~49  = CARRY((data_6[24] & ((\Add15~48_combout ) # (!\Add16~47 ))) # (!data_6[24] & (\Add15~48_combout  & !\Add16~47 )))

	.dataa(data_6[24]),
	.datab(\Add15~48_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add16~47 ),
	.combout(\Add16~48_combout ),
	.cout(\Add16~49 ));
// synopsys translate_off
defparam \Add16~48 .lut_mask = 16'h698E;
defparam \Add16~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N8
cycloneive_lcell_comb \data_7[23] (
// Equation(s):
// data_7[23] = (GLOBAL(\data_7[31]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [23]))) # (!GLOBAL(\data_7[31]~0clkctrl_outclk ) & (data_7[23]))

	.dataa(gnd),
	.datab(data_7[23]),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [23]),
	.datad(\data_7[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_7[23]),
	.cout());
// synopsys translate_off
defparam \data_7[23] .lut_mask = 16'hF0CC;
defparam \data_7[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N30
cycloneive_lcell_comb \data_7[22] (
// Equation(s):
// data_7[22] = (GLOBAL(\data_7[31]~0clkctrl_outclk ) & (\rr5|altsyncram_component|auto_generated|q_b [22])) # (!GLOBAL(\data_7[31]~0clkctrl_outclk ) & ((data_7[22])))

	.dataa(\rr5|altsyncram_component|auto_generated|q_b [22]),
	.datab(gnd),
	.datac(data_7[22]),
	.datad(\data_7[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_7[22]),
	.cout());
// synopsys translate_off
defparam \data_7[22] .lut_mask = 16'hAAF0;
defparam \data_7[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N30
cycloneive_lcell_comb \data_7[21] (
// Equation(s):
// data_7[21] = (GLOBAL(\data_7[31]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [21]))) # (!GLOBAL(\data_7[31]~0clkctrl_outclk ) & (data_7[21]))

	.dataa(data_7[21]),
	.datab(\rr5|altsyncram_component|auto_generated|q_b [21]),
	.datac(gnd),
	.datad(\data_7[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_7[21]),
	.cout());
// synopsys translate_off
defparam \data_7[21] .lut_mask = 16'hCCAA;
defparam \data_7[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N8
cycloneive_lcell_comb \data_7[20] (
// Equation(s):
// data_7[20] = (GLOBAL(\data_7[31]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [20]))) # (!GLOBAL(\data_7[31]~0clkctrl_outclk ) & (data_7[20]))

	.dataa(gnd),
	.datab(data_7[20]),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [20]),
	.datad(\data_7[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_7[20]),
	.cout());
// synopsys translate_off
defparam \data_7[20] .lut_mask = 16'hF0CC;
defparam \data_7[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N24
cycloneive_lcell_comb \data_7[19] (
// Equation(s):
// data_7[19] = (GLOBAL(\data_7[31]~0clkctrl_outclk ) & (\rr5|altsyncram_component|auto_generated|q_b [19])) # (!GLOBAL(\data_7[31]~0clkctrl_outclk ) & ((data_7[19])))

	.dataa(\rr5|altsyncram_component|auto_generated|q_b [19]),
	.datab(gnd),
	.datac(\data_7[31]~0clkctrl_outclk ),
	.datad(data_7[19]),
	.cin(gnd),
	.combout(data_7[19]),
	.cout());
// synopsys translate_off
defparam \data_7[19] .lut_mask = 16'hAFA0;
defparam \data_7[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N30
cycloneive_lcell_comb \data_7[18] (
// Equation(s):
// data_7[18] = (GLOBAL(\data_7[31]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [18]))) # (!GLOBAL(\data_7[31]~0clkctrl_outclk ) & (data_7[18]))

	.dataa(data_7[18]),
	.datab(gnd),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [18]),
	.datad(\data_7[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_7[18]),
	.cout());
// synopsys translate_off
defparam \data_7[18] .lut_mask = 16'hF0AA;
defparam \data_7[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N14
cycloneive_lcell_comb \Add17~36 (
// Equation(s):
// \Add17~36_combout  = ((\Add16~36_combout  $ (data_7[18] $ (!\Add17~35 )))) # (GND)
// \Add17~37  = CARRY((\Add16~36_combout  & ((data_7[18]) # (!\Add17~35 ))) # (!\Add16~36_combout  & (data_7[18] & !\Add17~35 )))

	.dataa(\Add16~36_combout ),
	.datab(data_7[18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add17~35 ),
	.combout(\Add17~36_combout ),
	.cout(\Add17~37 ));
// synopsys translate_off
defparam \Add17~36 .lut_mask = 16'h698E;
defparam \Add17~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N16
cycloneive_lcell_comb \Add17~38 (
// Equation(s):
// \Add17~38_combout  = (data_7[19] & ((\Add16~38_combout  & (\Add17~37  & VCC)) # (!\Add16~38_combout  & (!\Add17~37 )))) # (!data_7[19] & ((\Add16~38_combout  & (!\Add17~37 )) # (!\Add16~38_combout  & ((\Add17~37 ) # (GND)))))
// \Add17~39  = CARRY((data_7[19] & (!\Add16~38_combout  & !\Add17~37 )) # (!data_7[19] & ((!\Add17~37 ) # (!\Add16~38_combout ))))

	.dataa(data_7[19]),
	.datab(\Add16~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add17~37 ),
	.combout(\Add17~38_combout ),
	.cout(\Add17~39 ));
// synopsys translate_off
defparam \Add17~38 .lut_mask = 16'h9617;
defparam \Add17~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N18
cycloneive_lcell_comb \Add17~40 (
// Equation(s):
// \Add17~40_combout  = ((data_7[20] $ (\Add16~40_combout  $ (!\Add17~39 )))) # (GND)
// \Add17~41  = CARRY((data_7[20] & ((\Add16~40_combout ) # (!\Add17~39 ))) # (!data_7[20] & (\Add16~40_combout  & !\Add17~39 )))

	.dataa(data_7[20]),
	.datab(\Add16~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add17~39 ),
	.combout(\Add17~40_combout ),
	.cout(\Add17~41 ));
// synopsys translate_off
defparam \Add17~40 .lut_mask = 16'h698E;
defparam \Add17~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N20
cycloneive_lcell_comb \Add17~42 (
// Equation(s):
// \Add17~42_combout  = (data_7[21] & ((\Add16~42_combout  & (\Add17~41  & VCC)) # (!\Add16~42_combout  & (!\Add17~41 )))) # (!data_7[21] & ((\Add16~42_combout  & (!\Add17~41 )) # (!\Add16~42_combout  & ((\Add17~41 ) # (GND)))))
// \Add17~43  = CARRY((data_7[21] & (!\Add16~42_combout  & !\Add17~41 )) # (!data_7[21] & ((!\Add17~41 ) # (!\Add16~42_combout ))))

	.dataa(data_7[21]),
	.datab(\Add16~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add17~41 ),
	.combout(\Add17~42_combout ),
	.cout(\Add17~43 ));
// synopsys translate_off
defparam \Add17~42 .lut_mask = 16'h9617;
defparam \Add17~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N22
cycloneive_lcell_comb \Add17~44 (
// Equation(s):
// \Add17~44_combout  = ((\Add16~44_combout  $ (data_7[22] $ (!\Add17~43 )))) # (GND)
// \Add17~45  = CARRY((\Add16~44_combout  & ((data_7[22]) # (!\Add17~43 ))) # (!\Add16~44_combout  & (data_7[22] & !\Add17~43 )))

	.dataa(\Add16~44_combout ),
	.datab(data_7[22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add17~43 ),
	.combout(\Add17~44_combout ),
	.cout(\Add17~45 ));
// synopsys translate_off
defparam \Add17~44 .lut_mask = 16'h698E;
defparam \Add17~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N24
cycloneive_lcell_comb \Add17~46 (
// Equation(s):
// \Add17~46_combout  = (\Add16~46_combout  & ((data_7[23] & (\Add17~45  & VCC)) # (!data_7[23] & (!\Add17~45 )))) # (!\Add16~46_combout  & ((data_7[23] & (!\Add17~45 )) # (!data_7[23] & ((\Add17~45 ) # (GND)))))
// \Add17~47  = CARRY((\Add16~46_combout  & (!data_7[23] & !\Add17~45 )) # (!\Add16~46_combout  & ((!\Add17~45 ) # (!data_7[23]))))

	.dataa(\Add16~46_combout ),
	.datab(data_7[23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add17~45 ),
	.combout(\Add17~46_combout ),
	.cout(\Add17~47 ));
// synopsys translate_off
defparam \Add17~46 .lut_mask = 16'h9617;
defparam \Add17~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N26
cycloneive_lcell_comb \Add17~48 (
// Equation(s):
// \Add17~48_combout  = ((data_7[24] $ (\Add16~48_combout  $ (!\Add17~47 )))) # (GND)
// \Add17~49  = CARRY((data_7[24] & ((\Add16~48_combout ) # (!\Add17~47 ))) # (!data_7[24] & (\Add16~48_combout  & !\Add17~47 )))

	.dataa(data_7[24]),
	.datab(\Add16~48_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add17~47 ),
	.combout(\Add17~48_combout ),
	.cout(\Add17~49 ));
// synopsys translate_off
defparam \Add17~48 .lut_mask = 16'h698E;
defparam \Add17~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N4
cycloneive_lcell_comb \data_8[24] (
// Equation(s):
// data_8[24] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [24]))) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & (data_8[24]))

	.dataa(gnd),
	.datab(\data_8[31]~0clkctrl_outclk ),
	.datac(data_8[24]),
	.datad(\rr5|altsyncram_component|auto_generated|q_b [24]),
	.cin(gnd),
	.combout(data_8[24]),
	.cout());
// synopsys translate_off
defparam \data_8[24] .lut_mask = 16'hFC30;
defparam \data_8[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N4
cycloneive_lcell_comb \data_8[23] (
// Equation(s):
// data_8[23] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & (\rr5|altsyncram_component|auto_generated|q_b [23])) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((data_8[23])))

	.dataa(\rr5|altsyncram_component|auto_generated|q_b [23]),
	.datab(gnd),
	.datac(data_8[23]),
	.datad(\data_8[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_8[23]),
	.cout());
// synopsys translate_off
defparam \data_8[23] .lut_mask = 16'hAAF0;
defparam \data_8[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N10
cycloneive_lcell_comb \data_8[22] (
// Equation(s):
// data_8[22] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [22]))) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & (data_8[22]))

	.dataa(data_8[22]),
	.datab(gnd),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [22]),
	.datad(\data_8[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_8[22]),
	.cout());
// synopsys translate_off
defparam \data_8[22] .lut_mask = 16'hF0AA;
defparam \data_8[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N26
cycloneive_lcell_comb \data_8[21] (
// Equation(s):
// data_8[21] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [21]))) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & (data_8[21]))

	.dataa(data_8[21]),
	.datab(gnd),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [21]),
	.datad(\data_8[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_8[21]),
	.cout());
// synopsys translate_off
defparam \data_8[21] .lut_mask = 16'hF0AA;
defparam \data_8[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N12
cycloneive_lcell_comb \data_8[20] (
// Equation(s):
// data_8[20] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [20]))) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & (data_8[20]))

	.dataa(data_8[20]),
	.datab(gnd),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [20]),
	.datad(\data_8[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_8[20]),
	.cout());
// synopsys translate_off
defparam \data_8[20] .lut_mask = 16'hF0AA;
defparam \data_8[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N26
cycloneive_lcell_comb \data_8[19] (
// Equation(s):
// data_8[19] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [19]))) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & (data_8[19]))

	.dataa(data_8[19]),
	.datab(\data_8[31]~0clkctrl_outclk ),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [19]),
	.datad(gnd),
	.cin(gnd),
	.combout(data_8[19]),
	.cout());
// synopsys translate_off
defparam \data_8[19] .lut_mask = 16'hE2E2;
defparam \data_8[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N20
cycloneive_lcell_comb \data_8[18] (
// Equation(s):
// data_8[18] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [18]))) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & (data_8[18]))

	.dataa(gnd),
	.datab(data_8[18]),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [18]),
	.datad(\data_8[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_8[18]),
	.cout());
// synopsys translate_off
defparam \data_8[18] .lut_mask = 16'hF0CC;
defparam \data_8[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N14
cycloneive_lcell_comb \Add18~36 (
// Equation(s):
// \Add18~36_combout  = ((\Add17~36_combout  $ (data_8[18] $ (!\Add18~35 )))) # (GND)
// \Add18~37  = CARRY((\Add17~36_combout  & ((data_8[18]) # (!\Add18~35 ))) # (!\Add17~36_combout  & (data_8[18] & !\Add18~35 )))

	.dataa(\Add17~36_combout ),
	.datab(data_8[18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add18~35 ),
	.combout(\Add18~36_combout ),
	.cout(\Add18~37 ));
// synopsys translate_off
defparam \Add18~36 .lut_mask = 16'h698E;
defparam \Add18~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N16
cycloneive_lcell_comb \Add18~38 (
// Equation(s):
// \Add18~38_combout  = (\Add17~38_combout  & ((data_8[19] & (\Add18~37  & VCC)) # (!data_8[19] & (!\Add18~37 )))) # (!\Add17~38_combout  & ((data_8[19] & (!\Add18~37 )) # (!data_8[19] & ((\Add18~37 ) # (GND)))))
// \Add18~39  = CARRY((\Add17~38_combout  & (!data_8[19] & !\Add18~37 )) # (!\Add17~38_combout  & ((!\Add18~37 ) # (!data_8[19]))))

	.dataa(\Add17~38_combout ),
	.datab(data_8[19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add18~37 ),
	.combout(\Add18~38_combout ),
	.cout(\Add18~39 ));
// synopsys translate_off
defparam \Add18~38 .lut_mask = 16'h9617;
defparam \Add18~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N18
cycloneive_lcell_comb \Add18~40 (
// Equation(s):
// \Add18~40_combout  = ((data_8[20] $ (\Add17~40_combout  $ (!\Add18~39 )))) # (GND)
// \Add18~41  = CARRY((data_8[20] & ((\Add17~40_combout ) # (!\Add18~39 ))) # (!data_8[20] & (\Add17~40_combout  & !\Add18~39 )))

	.dataa(data_8[20]),
	.datab(\Add17~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add18~39 ),
	.combout(\Add18~40_combout ),
	.cout(\Add18~41 ));
// synopsys translate_off
defparam \Add18~40 .lut_mask = 16'h698E;
defparam \Add18~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N20
cycloneive_lcell_comb \Add18~42 (
// Equation(s):
// \Add18~42_combout  = (data_8[21] & ((\Add17~42_combout  & (\Add18~41  & VCC)) # (!\Add17~42_combout  & (!\Add18~41 )))) # (!data_8[21] & ((\Add17~42_combout  & (!\Add18~41 )) # (!\Add17~42_combout  & ((\Add18~41 ) # (GND)))))
// \Add18~43  = CARRY((data_8[21] & (!\Add17~42_combout  & !\Add18~41 )) # (!data_8[21] & ((!\Add18~41 ) # (!\Add17~42_combout ))))

	.dataa(data_8[21]),
	.datab(\Add17~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add18~41 ),
	.combout(\Add18~42_combout ),
	.cout(\Add18~43 ));
// synopsys translate_off
defparam \Add18~42 .lut_mask = 16'h9617;
defparam \Add18~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N22
cycloneive_lcell_comb \Add18~44 (
// Equation(s):
// \Add18~44_combout  = ((data_8[22] $ (\Add17~44_combout  $ (!\Add18~43 )))) # (GND)
// \Add18~45  = CARRY((data_8[22] & ((\Add17~44_combout ) # (!\Add18~43 ))) # (!data_8[22] & (\Add17~44_combout  & !\Add18~43 )))

	.dataa(data_8[22]),
	.datab(\Add17~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add18~43 ),
	.combout(\Add18~44_combout ),
	.cout(\Add18~45 ));
// synopsys translate_off
defparam \Add18~44 .lut_mask = 16'h698E;
defparam \Add18~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N24
cycloneive_lcell_comb \Add18~46 (
// Equation(s):
// \Add18~46_combout  = (data_8[23] & ((\Add17~46_combout  & (\Add18~45  & VCC)) # (!\Add17~46_combout  & (!\Add18~45 )))) # (!data_8[23] & ((\Add17~46_combout  & (!\Add18~45 )) # (!\Add17~46_combout  & ((\Add18~45 ) # (GND)))))
// \Add18~47  = CARRY((data_8[23] & (!\Add17~46_combout  & !\Add18~45 )) # (!data_8[23] & ((!\Add18~45 ) # (!\Add17~46_combout ))))

	.dataa(data_8[23]),
	.datab(\Add17~46_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add18~45 ),
	.combout(\Add18~46_combout ),
	.cout(\Add18~47 ));
// synopsys translate_off
defparam \Add18~46 .lut_mask = 16'h9617;
defparam \Add18~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N26
cycloneive_lcell_comb \Add18~48 (
// Equation(s):
// \Add18~48_combout  = ((\Add17~48_combout  $ (data_8[24] $ (!\Add18~47 )))) # (GND)
// \Add18~49  = CARRY((\Add17~48_combout  & ((data_8[24]) # (!\Add18~47 ))) # (!\Add17~48_combout  & (data_8[24] & !\Add18~47 )))

	.dataa(\Add17~48_combout ),
	.datab(data_8[24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add18~47 ),
	.combout(\Add18~48_combout ),
	.cout(\Add18~49 ));
// synopsys translate_off
defparam \Add18~48 .lut_mask = 16'h698E;
defparam \Add18~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N12
cycloneive_lcell_comb \sum[24] (
// Equation(s):
// sum[24] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((\Add18~48_combout ))) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & (sum[24]))

	.dataa(sum[24]),
	.datab(gnd),
	.datac(\Add18~48_combout ),
	.datad(\data_8[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(sum[24]),
	.cout());
// synopsys translate_off
defparam \sum[24] .lut_mask = 16'hF0AA;
defparam \sum[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y49_N8
cycloneive_lcell_comb \sum_ram_data_in[24] (
// Equation(s):
// sum_ram_data_in[24] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & (sum[24])) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((sum_ram_data_in[24])))

	.dataa(sum[24]),
	.datab(gnd),
	.datac(sum_ram_data_in[24]),
	.datad(\data_8[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(sum_ram_data_in[24]),
	.cout());
// synopsys translate_off
defparam \sum_ram_data_in[24] .lut_mask = 16'hAAF0;
defparam \sum_ram_data_in[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y64_N0
cycloneive_ram_block \rr2|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({filt_write_addr[10],filt_write_addr[9],filt_write_addr[8],filt_write_addr[7],filt_write_addr[6],filt_write_addr[5],filt_write_addr[4],filt_write_addr[3],filt_write_addr[2],filt_write_addr[1],filt_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({filt_read_addr[10],filt_read_addr[9],filt_read_addr[8],filt_read_addr[7],filt_read_addr[6],filt_read_addr[5],filt_read_addr[4],filt_read_addr[3],filt_read_addr[2],filt_read_addr[1],filt_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr2|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr2|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ALTSYNCRAM";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 11;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 4;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 2047;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 2048;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 96;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 11;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 4;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_bit_number = 30;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a30 .port_b_last_address = 2047;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 2048;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_width = 96;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y60_N30
cycloneive_lcell_comb \Selector131~0 (
// Equation(s):
// \Selector131~0_combout  = (!\Equal2~0_combout  & ((\Equal2~1_combout  & ((\rr2|altsyncram_component|auto_generated|q_b [63]))) # (!\Equal2~1_combout  & (\rr2|altsyncram_component|auto_generated|q_b [31]))))

	.dataa(\Equal2~1_combout ),
	.datab(\rr2|altsyncram_component|auto_generated|q_b [31]),
	.datac(\Equal2~0_combout ),
	.datad(\rr2|altsyncram_component|auto_generated|q_b [63]),
	.cin(gnd),
	.combout(\Selector131~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector131~0 .lut_mask = 16'h0E04;
defparam \Selector131~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y60_N20
cycloneive_lcell_comb \Selector131~1 (
// Equation(s):
// \Selector131~1_combout  = (\Selector131~0_combout ) # ((\rr2|altsyncram_component|auto_generated|q_b [95] & \Equal2~0_combout ))

	.dataa(gnd),
	.datab(\Selector131~0_combout ),
	.datac(\rr2|altsyncram_component|auto_generated|q_b [95]),
	.datad(\Equal2~0_combout ),
	.cin(gnd),
	.combout(\Selector131~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector131~1 .lut_mask = 16'hFCCC;
defparam \Selector131~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y60_N22
cycloneive_lcell_comb \proc_ram_data_in[31] (
// Equation(s):
// proc_ram_data_in[31] = (GLOBAL(\proc_write_addr[1]~0clkctrl_outclk ) & (\Selector131~1_combout )) # (!GLOBAL(\proc_write_addr[1]~0clkctrl_outclk ) & ((proc_ram_data_in[31])))

	.dataa(\Selector131~1_combout ),
	.datab(gnd),
	.datac(proc_ram_data_in[31]),
	.datad(\proc_write_addr[1]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(proc_ram_data_in[31]),
	.cout());
// synopsys translate_off
defparam \proc_ram_data_in[31] .lut_mask = 16'hAAF0;
defparam \proc_ram_data_in[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y61_N0
cycloneive_ram_block \rr3|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(\proc_write_en~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\proc_read_en~combout ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\proc_write_en~combout ),
	.ena1(\rr3|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({proc_ram_data_in[31]}),
	.portaaddr({proc_write_addr[12],proc_write_addr[11],proc_write_addr[10],proc_write_addr[9],proc_write_addr[8],proc_write_addr[7],proc_write_addr[6],proc_write_addr[5],proc_write_addr[4],proc_write_addr[3],proc_write_addr[2],proc_write_addr[1],proc_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({proc_read_addr[12],proc_read_addr[11],proc_read_addr[10],proc_read_addr[9],proc_read_addr[8],proc_read_addr[7],proc_read_addr[6],proc_read_addr[5],proc_read_addr[4],proc_read_addr[3],proc_read_addr[2],proc_read_addr[1],proc_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr3|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr3|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a31 .clk1_core_clock_enable = "ena1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "processed_ram:rr3|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_bit_number = 31;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N4
cycloneive_lcell_comb \output_ram_data_in[31] (
// Equation(s):
// output_ram_data_in[31] = (GLOBAL(\output_ram_data_in[0]~0clkctrl_outclk ) & ((\rr3|altsyncram_component|auto_generated|q_b [31]))) # (!GLOBAL(\output_ram_data_in[0]~0clkctrl_outclk ) & (output_ram_data_in[31]))

	.dataa(gnd),
	.datab(output_ram_data_in[31]),
	.datac(\rr3|altsyncram_component|auto_generated|q_b [31]),
	.datad(\output_ram_data_in[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(output_ram_data_in[31]),
	.cout());
// synopsys translate_off
defparam \output_ram_data_in[31] .lut_mask = 16'hF0CC;
defparam \output_ram_data_in[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y42_N0
cycloneive_ram_block \rr5|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(\output_write_en~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\output_read_en~combout ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\output_write_en~combout ),
	.ena1(\rr5|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({output_ram_data_in[31]}),
	.portaaddr({output_write_addr[12],output_write_addr[11],output_write_addr[10],output_write_addr[9],output_write_addr[8],output_write_addr[7],output_write_addr[6],output_write_addr[5],output_write_addr[4],output_write_addr[3],output_write_addr[2],output_write_addr[1],output_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({output_read_addr[12],output_read_addr[11],output_read_addr[10],output_read_addr[9],output_read_addr[8],output_read_addr[7],output_read_addr[6],output_read_addr[5],output_read_addr[4],output_read_addr[3],output_read_addr[2],output_read_addr[1],output_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr5|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr5|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a31 .clk1_core_clock_enable = "ena1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_bit_number = 31;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N26
cycloneive_lcell_comb \data_1[31] (
// Equation(s):
// data_1[31] = (GLOBAL(\data_1[0]~0clkctrl_outclk ) & (\rr5|altsyncram_component|auto_generated|q_b [31])) # (!GLOBAL(\data_1[0]~0clkctrl_outclk ) & ((data_1[31])))

	.dataa(\rr5|altsyncram_component|auto_generated|q_b [31]),
	.datab(gnd),
	.datac(data_1[31]),
	.datad(\data_1[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_1[31]),
	.cout());
// synopsys translate_off
defparam \data_1[31] .lut_mask = 16'hAAF0;
defparam \data_1[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N8
cycloneive_lcell_comb \data_2[31] (
// Equation(s):
// data_2[31] = (GLOBAL(\data_2[0]~0clkctrl_outclk ) & (\rr5|altsyncram_component|auto_generated|q_b [31])) # (!GLOBAL(\data_2[0]~0clkctrl_outclk ) & ((data_2[31])))

	.dataa(\rr5|altsyncram_component|auto_generated|q_b [31]),
	.datab(data_2[31]),
	.datac(\data_2[0]~0clkctrl_outclk ),
	.datad(gnd),
	.cin(gnd),
	.combout(data_2[31]),
	.cout());
// synopsys translate_off
defparam \data_2[31] .lut_mask = 16'hACAC;
defparam \data_2[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y64_N12
cycloneive_lcell_comb \Selector130~0 (
// Equation(s):
// \Selector130~0_combout  = (!\Equal2~0_combout  & ((\Equal2~1_combout  & (\rr2|altsyncram_component|auto_generated|q_b [62])) # (!\Equal2~1_combout  & ((\rr2|altsyncram_component|auto_generated|q_b [30])))))

	.dataa(\rr2|altsyncram_component|auto_generated|q_b [62]),
	.datab(\Equal2~0_combout ),
	.datac(\rr2|altsyncram_component|auto_generated|q_b [30]),
	.datad(\Equal2~1_combout ),
	.cin(gnd),
	.combout(\Selector130~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector130~0 .lut_mask = 16'h2230;
defparam \Selector130~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y62_N0
cycloneive_ram_block \rr2|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({filt_write_addr[10],filt_write_addr[9],filt_write_addr[8],filt_write_addr[7],filt_write_addr[6],filt_write_addr[5],filt_write_addr[4],filt_write_addr[3],filt_write_addr[2],filt_write_addr[1],filt_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({filt_read_addr[10],filt_read_addr[9],filt_read_addr[8],filt_read_addr[7],filt_read_addr[6],filt_read_addr[5],filt_read_addr[4],filt_read_addr[3],filt_read_addr[2],filt_read_addr[1],filt_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr2|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr2|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ALTSYNCRAM";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 11;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 4;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 2047;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 2048;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 96;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 11;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 4;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_bit_number = 29;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a29 .port_b_last_address = 2047;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 2048;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_width = 96;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y62_N20
cycloneive_lcell_comb \Selector130~1 (
// Equation(s):
// \Selector130~1_combout  = (\Selector130~0_combout ) # ((\Equal2~0_combout  & \rr2|altsyncram_component|auto_generated|q_b [94]))

	.dataa(\Selector130~0_combout ),
	.datab(\Equal2~0_combout ),
	.datac(gnd),
	.datad(\rr2|altsyncram_component|auto_generated|q_b [94]),
	.cin(gnd),
	.combout(\Selector130~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector130~1 .lut_mask = 16'hEEAA;
defparam \Selector130~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y62_N22
cycloneive_lcell_comb \proc_ram_data_in[30] (
// Equation(s):
// proc_ram_data_in[30] = (GLOBAL(\proc_write_addr[1]~0clkctrl_outclk ) & (\Selector130~1_combout )) # (!GLOBAL(\proc_write_addr[1]~0clkctrl_outclk ) & ((proc_ram_data_in[30])))

	.dataa(\Selector130~1_combout ),
	.datab(gnd),
	.datac(proc_ram_data_in[30]),
	.datad(\proc_write_addr[1]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(proc_ram_data_in[30]),
	.cout());
// synopsys translate_off
defparam \proc_ram_data_in[30] .lut_mask = 16'hAAF0;
defparam \proc_ram_data_in[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y59_N0
cycloneive_ram_block \rr3|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\proc_write_en~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\proc_read_en~combout ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\proc_write_en~combout ),
	.ena1(\rr3|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({proc_ram_data_in[30]}),
	.portaaddr({proc_write_addr[12],proc_write_addr[11],proc_write_addr[10],proc_write_addr[9],proc_write_addr[8],proc_write_addr[7],proc_write_addr[6],proc_write_addr[5],proc_write_addr[4],proc_write_addr[3],proc_write_addr[2],proc_write_addr[1],proc_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({proc_read_addr[12],proc_read_addr[11],proc_read_addr[10],proc_read_addr[9],proc_read_addr[8],proc_read_addr[7],proc_read_addr[6],proc_read_addr[5],proc_read_addr[4],proc_read_addr[3],proc_read_addr[2],proc_read_addr[1],proc_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr3|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr3|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a30 .clk1_core_clock_enable = "ena1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "processed_ram:rr3|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_bit_number = 30;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N12
cycloneive_lcell_comb \output_ram_data_in[30] (
// Equation(s):
// output_ram_data_in[30] = (GLOBAL(\output_ram_data_in[0]~0clkctrl_outclk ) & ((\rr3|altsyncram_component|auto_generated|q_b [30]))) # (!GLOBAL(\output_ram_data_in[0]~0clkctrl_outclk ) & (output_ram_data_in[30]))

	.dataa(output_ram_data_in[30]),
	.datab(gnd),
	.datac(\rr3|altsyncram_component|auto_generated|q_b [30]),
	.datad(\output_ram_data_in[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(output_ram_data_in[30]),
	.cout());
// synopsys translate_off
defparam \output_ram_data_in[30] .lut_mask = 16'hF0AA;
defparam \output_ram_data_in[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y37_N0
cycloneive_ram_block \rr5|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\output_write_en~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\output_read_en~combout ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\output_write_en~combout ),
	.ena1(\rr5|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({output_ram_data_in[30]}),
	.portaaddr({output_write_addr[12],output_write_addr[11],output_write_addr[10],output_write_addr[9],output_write_addr[8],output_write_addr[7],output_write_addr[6],output_write_addr[5],output_write_addr[4],output_write_addr[3],output_write_addr[2],output_write_addr[1],output_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({output_read_addr[12],output_read_addr[11],output_read_addr[10],output_read_addr[9],output_read_addr[8],output_read_addr[7],output_read_addr[6],output_read_addr[5],output_read_addr[4],output_read_addr[3],output_read_addr[2],output_read_addr[1],output_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr5|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr5|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a30 .clk1_core_clock_enable = "ena1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_bit_number = 30;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N20
cycloneive_lcell_comb \data_2[30] (
// Equation(s):
// data_2[30] = (GLOBAL(\data_2[0]~0clkctrl_outclk ) & (\rr5|altsyncram_component|auto_generated|q_b [30])) # (!GLOBAL(\data_2[0]~0clkctrl_outclk ) & ((data_2[30])))

	.dataa(\rr5|altsyncram_component|auto_generated|q_b [30]),
	.datab(data_2[30]),
	.datac(\data_2[0]~0clkctrl_outclk ),
	.datad(gnd),
	.cin(gnd),
	.combout(data_2[30]),
	.cout());
// synopsys translate_off
defparam \data_2[30] .lut_mask = 16'hACAC;
defparam \data_2[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N22
cycloneive_lcell_comb \data_1[30] (
// Equation(s):
// data_1[30] = (GLOBAL(\data_1[0]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [30]))) # (!GLOBAL(\data_1[0]~0clkctrl_outclk ) & (data_1[30]))

	.dataa(data_1[30]),
	.datab(gnd),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [30]),
	.datad(\data_1[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_1[30]),
	.cout());
// synopsys translate_off
defparam \data_1[30] .lut_mask = 16'hF0AA;
defparam \data_1[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y62_N6
cycloneive_lcell_comb \Selector129~0 (
// Equation(s):
// \Selector129~0_combout  = (!\Equal2~0_combout  & ((\Equal2~1_combout  & (\rr2|altsyncram_component|auto_generated|q_b [61])) # (!\Equal2~1_combout  & ((\rr2|altsyncram_component|auto_generated|q_b [29])))))

	.dataa(\Equal2~1_combout ),
	.datab(\Equal2~0_combout ),
	.datac(\rr2|altsyncram_component|auto_generated|q_b [61]),
	.datad(\rr2|altsyncram_component|auto_generated|q_b [29]),
	.cin(gnd),
	.combout(\Selector129~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector129~0 .lut_mask = 16'h3120;
defparam \Selector129~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y62_N28
cycloneive_lcell_comb \Selector129~1 (
// Equation(s):
// \Selector129~1_combout  = (\Selector129~0_combout ) # ((\Equal2~0_combout  & \rr2|altsyncram_component|auto_generated|q_b [93]))

	.dataa(gnd),
	.datab(\Selector129~0_combout ),
	.datac(\Equal2~0_combout ),
	.datad(\rr2|altsyncram_component|auto_generated|q_b [93]),
	.cin(gnd),
	.combout(\Selector129~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector129~1 .lut_mask = 16'hFCCC;
defparam \Selector129~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y62_N24
cycloneive_lcell_comb \proc_ram_data_in[29] (
// Equation(s):
// proc_ram_data_in[29] = (GLOBAL(\proc_write_addr[1]~0clkctrl_outclk ) & (\Selector129~1_combout )) # (!GLOBAL(\proc_write_addr[1]~0clkctrl_outclk ) & ((proc_ram_data_in[29])))

	.dataa(gnd),
	.datab(\Selector129~1_combout ),
	.datac(\proc_write_addr[1]~0clkctrl_outclk ),
	.datad(proc_ram_data_in[29]),
	.cin(gnd),
	.combout(proc_ram_data_in[29]),
	.cout());
// synopsys translate_off
defparam \proc_ram_data_in[29] .lut_mask = 16'hCFC0;
defparam \proc_ram_data_in[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y62_N0
cycloneive_ram_block \rr3|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(\proc_write_en~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\proc_read_en~combout ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\proc_write_en~combout ),
	.ena1(\rr3|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({proc_ram_data_in[29]}),
	.portaaddr({proc_write_addr[12],proc_write_addr[11],proc_write_addr[10],proc_write_addr[9],proc_write_addr[8],proc_write_addr[7],proc_write_addr[6],proc_write_addr[5],proc_write_addr[4],proc_write_addr[3],proc_write_addr[2],proc_write_addr[1],proc_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({proc_read_addr[12],proc_read_addr[11],proc_read_addr[10],proc_read_addr[9],proc_read_addr[8],proc_read_addr[7],proc_read_addr[6],proc_read_addr[5],proc_read_addr[4],proc_read_addr[3],proc_read_addr[2],proc_read_addr[1],proc_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr3|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr3|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a29 .clk1_core_clock_enable = "ena1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "processed_ram:rr3|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_bit_number = 29;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N12
cycloneive_lcell_comb \output_ram_data_in[29] (
// Equation(s):
// output_ram_data_in[29] = (GLOBAL(\output_ram_data_in[0]~0clkctrl_outclk ) & ((\rr3|altsyncram_component|auto_generated|q_b [29]))) # (!GLOBAL(\output_ram_data_in[0]~0clkctrl_outclk ) & (output_ram_data_in[29]))

	.dataa(output_ram_data_in[29]),
	.datab(\rr3|altsyncram_component|auto_generated|q_b [29]),
	.datac(gnd),
	.datad(\output_ram_data_in[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(output_ram_data_in[29]),
	.cout());
// synopsys translate_off
defparam \output_ram_data_in[29] .lut_mask = 16'hCCAA;
defparam \output_ram_data_in[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y52_N0
cycloneive_ram_block \rr5|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(\output_write_en~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\output_read_en~combout ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\output_write_en~combout ),
	.ena1(\rr5|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({output_ram_data_in[29]}),
	.portaaddr({output_write_addr[12],output_write_addr[11],output_write_addr[10],output_write_addr[9],output_write_addr[8],output_write_addr[7],output_write_addr[6],output_write_addr[5],output_write_addr[4],output_write_addr[3],output_write_addr[2],output_write_addr[1],output_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({output_read_addr[12],output_read_addr[11],output_read_addr[10],output_read_addr[9],output_read_addr[8],output_read_addr[7],output_read_addr[6],output_read_addr[5],output_read_addr[4],output_read_addr[3],output_read_addr[2],output_read_addr[1],output_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr5|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr5|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a29 .clk1_core_clock_enable = "ena1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_bit_number = 29;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N18
cycloneive_lcell_comb \data_1[29] (
// Equation(s):
// data_1[29] = (GLOBAL(\data_1[0]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [29]))) # (!GLOBAL(\data_1[0]~0clkctrl_outclk ) & (data_1[29]))

	.dataa(gnd),
	.datab(data_1[29]),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [29]),
	.datad(\data_1[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_1[29]),
	.cout());
// synopsys translate_off
defparam \data_1[29] .lut_mask = 16'hF0CC;
defparam \data_1[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N24
cycloneive_lcell_comb \data_2[29] (
// Equation(s):
// data_2[29] = (GLOBAL(\data_2[0]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [29]))) # (!GLOBAL(\data_2[0]~0clkctrl_outclk ) & (data_2[29]))

	.dataa(gnd),
	.datab(data_2[29]),
	.datac(\data_2[0]~0clkctrl_outclk ),
	.datad(\rr5|altsyncram_component|auto_generated|q_b [29]),
	.cin(gnd),
	.combout(data_2[29]),
	.cout());
// synopsys translate_off
defparam \data_2[29] .lut_mask = 16'hFC0C;
defparam \data_2[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y63_N0
cycloneive_ram_block \rr2|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({filt_write_addr[10],filt_write_addr[9],filt_write_addr[8],filt_write_addr[7],filt_write_addr[6],filt_write_addr[5],filt_write_addr[4],filt_write_addr[3],filt_write_addr[2],filt_write_addr[1],filt_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({filt_read_addr[10],filt_read_addr[9],filt_read_addr[8],filt_read_addr[7],filt_read_addr[6],filt_read_addr[5],filt_read_addr[4],filt_read_addr[3],filt_read_addr[2],filt_read_addr[1],filt_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr2|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr2|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ALTSYNCRAM";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 11;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 4;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 2047;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 2048;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 96;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 11;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 4;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_bit_number = 28;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a28 .port_b_last_address = 2047;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 2048;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_width = 96;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y63_N0
cycloneive_lcell_comb \Selector128~0 (
// Equation(s):
// \Selector128~0_combout  = (!\Equal2~0_combout  & ((\Equal2~1_combout  & ((\rr2|altsyncram_component|auto_generated|q_b [60]))) # (!\Equal2~1_combout  & (\rr2|altsyncram_component|auto_generated|q_b [28]))))

	.dataa(\Equal2~0_combout ),
	.datab(\rr2|altsyncram_component|auto_generated|q_b [28]),
	.datac(\Equal2~1_combout ),
	.datad(\rr2|altsyncram_component|auto_generated|q_b [60]),
	.cin(gnd),
	.combout(\Selector128~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector128~0 .lut_mask = 16'h5404;
defparam \Selector128~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y63_N18
cycloneive_lcell_comb \Selector128~1 (
// Equation(s):
// \Selector128~1_combout  = (\Selector128~0_combout ) # ((\Equal2~0_combout  & \rr2|altsyncram_component|auto_generated|q_b [92]))

	.dataa(gnd),
	.datab(\Equal2~0_combout ),
	.datac(\rr2|altsyncram_component|auto_generated|q_b [92]),
	.datad(\Selector128~0_combout ),
	.cin(gnd),
	.combout(\Selector128~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector128~1 .lut_mask = 16'hFFC0;
defparam \Selector128~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y63_N28
cycloneive_lcell_comb \proc_ram_data_in[28] (
// Equation(s):
// proc_ram_data_in[28] = (GLOBAL(\proc_write_addr[1]~0clkctrl_outclk ) & ((\Selector128~1_combout ))) # (!GLOBAL(\proc_write_addr[1]~0clkctrl_outclk ) & (proc_ram_data_in[28]))

	.dataa(gnd),
	.datab(proc_ram_data_in[28]),
	.datac(\Selector128~1_combout ),
	.datad(\proc_write_addr[1]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(proc_ram_data_in[28]),
	.cout());
// synopsys translate_off
defparam \proc_ram_data_in[28] .lut_mask = 16'hF0CC;
defparam \proc_ram_data_in[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y61_N0
cycloneive_ram_block \rr3|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\proc_write_en~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\proc_read_en~combout ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\proc_write_en~combout ),
	.ena1(\rr3|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({proc_ram_data_in[28]}),
	.portaaddr({proc_write_addr[12],proc_write_addr[11],proc_write_addr[10],proc_write_addr[9],proc_write_addr[8],proc_write_addr[7],proc_write_addr[6],proc_write_addr[5],proc_write_addr[4],proc_write_addr[3],proc_write_addr[2],proc_write_addr[1],proc_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({proc_read_addr[12],proc_read_addr[11],proc_read_addr[10],proc_read_addr[9],proc_read_addr[8],proc_read_addr[7],proc_read_addr[6],proc_read_addr[5],proc_read_addr[4],proc_read_addr[3],proc_read_addr[2],proc_read_addr[1],proc_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr3|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr3|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "processed_ram:rr3|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_bit_number = 28;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y47_N16
cycloneive_lcell_comb \output_ram_data_in[28] (
// Equation(s):
// output_ram_data_in[28] = (GLOBAL(\output_ram_data_in[0]~0clkctrl_outclk ) & ((\rr3|altsyncram_component|auto_generated|q_b [28]))) # (!GLOBAL(\output_ram_data_in[0]~0clkctrl_outclk ) & (output_ram_data_in[28]))

	.dataa(gnd),
	.datab(output_ram_data_in[28]),
	.datac(\rr3|altsyncram_component|auto_generated|q_b [28]),
	.datad(\output_ram_data_in[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(output_ram_data_in[28]),
	.cout());
// synopsys translate_off
defparam \output_ram_data_in[28] .lut_mask = 16'hF0CC;
defparam \output_ram_data_in[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y47_N0
cycloneive_ram_block \rr5|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\output_write_en~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\output_read_en~combout ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\output_write_en~combout ),
	.ena1(\rr5|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({output_ram_data_in[28]}),
	.portaaddr({output_write_addr[12],output_write_addr[11],output_write_addr[10],output_write_addr[9],output_write_addr[8],output_write_addr[7],output_write_addr[6],output_write_addr[5],output_write_addr[4],output_write_addr[3],output_write_addr[2],output_write_addr[1],output_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({output_read_addr[12],output_read_addr[11],output_read_addr[10],output_read_addr[9],output_read_addr[8],output_read_addr[7],output_read_addr[6],output_read_addr[5],output_read_addr[4],output_read_addr[3],output_read_addr[2],output_read_addr[1],output_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr5|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr5|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_bit_number = 28;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N14
cycloneive_lcell_comb \data_1[28] (
// Equation(s):
// data_1[28] = (GLOBAL(\data_1[0]~0clkctrl_outclk ) & (\rr5|altsyncram_component|auto_generated|q_b [28])) # (!GLOBAL(\data_1[0]~0clkctrl_outclk ) & ((data_1[28])))

	.dataa(gnd),
	.datab(\rr5|altsyncram_component|auto_generated|q_b [28]),
	.datac(data_1[28]),
	.datad(\data_1[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_1[28]),
	.cout());
// synopsys translate_off
defparam \data_1[28] .lut_mask = 16'hCCF0;
defparam \data_1[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N4
cycloneive_lcell_comb \data_2[28] (
// Equation(s):
// data_2[28] = (GLOBAL(\data_2[0]~0clkctrl_outclk ) & (\rr5|altsyncram_component|auto_generated|q_b [28])) # (!GLOBAL(\data_2[0]~0clkctrl_outclk ) & ((data_2[28])))

	.dataa(gnd),
	.datab(\rr5|altsyncram_component|auto_generated|q_b [28]),
	.datac(\data_2[0]~0clkctrl_outclk ),
	.datad(data_2[28]),
	.cin(gnd),
	.combout(data_2[28]),
	.cout());
// synopsys translate_off
defparam \data_2[28] .lut_mask = 16'hCFC0;
defparam \data_2[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y59_N0
cycloneive_ram_block \rr2|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({filt_write_addr[10],filt_write_addr[9],filt_write_addr[8],filt_write_addr[7],filt_write_addr[6],filt_write_addr[5],filt_write_addr[4],filt_write_addr[3],filt_write_addr[2],filt_write_addr[1],filt_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({filt_read_addr[10],filt_read_addr[9],filt_read_addr[8],filt_read_addr[7],filt_read_addr[6],filt_read_addr[5],filt_read_addr[4],filt_read_addr[3],filt_read_addr[2],filt_read_addr[1],filt_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr2|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr2|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ALTSYNCRAM";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 11;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 4;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 2047;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 2048;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 96;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 11;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 4;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_bit_number = 26;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a26 .port_b_last_address = 2047;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 2048;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_width = 96;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X72_Y63_N0
cycloneive_lcell_comb \Selector127~0 (
// Equation(s):
// \Selector127~0_combout  = (!\Equal2~0_combout  & ((\Equal2~1_combout  & ((\rr2|altsyncram_component|auto_generated|q_b [59]))) # (!\Equal2~1_combout  & (\rr2|altsyncram_component|auto_generated|q_b [27]))))

	.dataa(\Equal2~0_combout ),
	.datab(\rr2|altsyncram_component|auto_generated|q_b [27]),
	.datac(\rr2|altsyncram_component|auto_generated|q_b [59]),
	.datad(\Equal2~1_combout ),
	.cin(gnd),
	.combout(\Selector127~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector127~0 .lut_mask = 16'h5044;
defparam \Selector127~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y63_N30
cycloneive_lcell_comb \Selector127~1 (
// Equation(s):
// \Selector127~1_combout  = (\Selector127~0_combout ) # ((\rr2|altsyncram_component|auto_generated|q_b [91] & \Equal2~0_combout ))

	.dataa(\rr2|altsyncram_component|auto_generated|q_b [91]),
	.datab(\Selector127~0_combout ),
	.datac(\Equal2~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector127~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector127~1 .lut_mask = 16'hECEC;
defparam \Selector127~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y63_N4
cycloneive_lcell_comb \proc_ram_data_in[27] (
// Equation(s):
// proc_ram_data_in[27] = (GLOBAL(\proc_write_addr[1]~0clkctrl_outclk ) & (\Selector127~1_combout )) # (!GLOBAL(\proc_write_addr[1]~0clkctrl_outclk ) & ((proc_ram_data_in[27])))

	.dataa(gnd),
	.datab(\Selector127~1_combout ),
	.datac(proc_ram_data_in[27]),
	.datad(\proc_write_addr[1]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(proc_ram_data_in[27]),
	.cout());
// synopsys translate_off
defparam \proc_ram_data_in[27] .lut_mask = 16'hCCF0;
defparam \proc_ram_data_in[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y67_N0
cycloneive_ram_block \rr3|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(\proc_write_en~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\proc_read_en~combout ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\proc_write_en~combout ),
	.ena1(\rr3|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({proc_ram_data_in[27]}),
	.portaaddr({proc_write_addr[12],proc_write_addr[11],proc_write_addr[10],proc_write_addr[9],proc_write_addr[8],proc_write_addr[7],proc_write_addr[6],proc_write_addr[5],proc_write_addr[4],proc_write_addr[3],proc_write_addr[2],proc_write_addr[1],proc_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({proc_read_addr[12],proc_read_addr[11],proc_read_addr[10],proc_read_addr[9],proc_read_addr[8],proc_read_addr[7],proc_read_addr[6],proc_read_addr[5],proc_read_addr[4],proc_read_addr[3],proc_read_addr[2],proc_read_addr[1],proc_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr3|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr3|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "processed_ram:rr3|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_bit_number = 27;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N24
cycloneive_lcell_comb \output_ram_data_in[27] (
// Equation(s):
// output_ram_data_in[27] = (GLOBAL(\output_ram_data_in[0]~0clkctrl_outclk ) & ((\rr3|altsyncram_component|auto_generated|q_b [27]))) # (!GLOBAL(\output_ram_data_in[0]~0clkctrl_outclk ) & (output_ram_data_in[27]))

	.dataa(gnd),
	.datab(output_ram_data_in[27]),
	.datac(\rr3|altsyncram_component|auto_generated|q_b [27]),
	.datad(\output_ram_data_in[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(output_ram_data_in[27]),
	.cout());
// synopsys translate_off
defparam \output_ram_data_in[27] .lut_mask = 16'hF0CC;
defparam \output_ram_data_in[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y40_N0
cycloneive_ram_block \rr5|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(\output_write_en~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\output_read_en~combout ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\output_write_en~combout ),
	.ena1(\rr5|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({output_ram_data_in[27]}),
	.portaaddr({output_write_addr[12],output_write_addr[11],output_write_addr[10],output_write_addr[9],output_write_addr[8],output_write_addr[7],output_write_addr[6],output_write_addr[5],output_write_addr[4],output_write_addr[3],output_write_addr[2],output_write_addr[1],output_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({output_read_addr[12],output_read_addr[11],output_read_addr[10],output_read_addr[9],output_read_addr[8],output_read_addr[7],output_read_addr[6],output_read_addr[5],output_read_addr[4],output_read_addr[3],output_read_addr[2],output_read_addr[1],output_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr5|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr5|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_bit_number = 27;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N26
cycloneive_lcell_comb \data_1[27] (
// Equation(s):
// data_1[27] = (GLOBAL(\data_1[0]~0clkctrl_outclk ) & (\rr5|altsyncram_component|auto_generated|q_b [27])) # (!GLOBAL(\data_1[0]~0clkctrl_outclk ) & ((data_1[27])))

	.dataa(\rr5|altsyncram_component|auto_generated|q_b [27]),
	.datab(gnd),
	.datac(data_1[27]),
	.datad(\data_1[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_1[27]),
	.cout());
// synopsys translate_off
defparam \data_1[27] .lut_mask = 16'hAAF0;
defparam \data_1[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N30
cycloneive_lcell_comb \data_2[27] (
// Equation(s):
// data_2[27] = (GLOBAL(\data_2[0]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [27]))) # (!GLOBAL(\data_2[0]~0clkctrl_outclk ) & (data_2[27]))

	.dataa(data_2[27]),
	.datab(gnd),
	.datac(\data_2[0]~0clkctrl_outclk ),
	.datad(\rr5|altsyncram_component|auto_generated|q_b [27]),
	.cin(gnd),
	.combout(data_2[27]),
	.cout());
// synopsys translate_off
defparam \data_2[27] .lut_mask = 16'hFA0A;
defparam \data_2[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y59_N12
cycloneive_lcell_comb \Selector126~0 (
// Equation(s):
// \Selector126~0_combout  = (!\Equal2~0_combout  & ((\Equal2~1_combout  & (\rr2|altsyncram_component|auto_generated|q_b [58])) # (!\Equal2~1_combout  & ((\rr2|altsyncram_component|auto_generated|q_b [26])))))

	.dataa(\rr2|altsyncram_component|auto_generated|q_b [58]),
	.datab(\rr2|altsyncram_component|auto_generated|q_b [26]),
	.datac(\Equal2~0_combout ),
	.datad(\Equal2~1_combout ),
	.cin(gnd),
	.combout(\Selector126~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector126~0 .lut_mask = 16'h0A0C;
defparam \Selector126~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y65_N0
cycloneive_ram_block \rr2|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({filt_write_addr[10],filt_write_addr[9],filt_write_addr[8],filt_write_addr[7],filt_write_addr[6],filt_write_addr[5],filt_write_addr[4],filt_write_addr[3],filt_write_addr[2],filt_write_addr[1],filt_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({filt_read_addr[10],filt_read_addr[9],filt_read_addr[8],filt_read_addr[7],filt_read_addr[6],filt_read_addr[5],filt_read_addr[4],filt_read_addr[3],filt_read_addr[2],filt_read_addr[1],filt_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr2|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr2|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "filtered_ram:rr2|altsyncram:altsyncram_component|altsyncram_ulq1:auto_generated|ALTSYNCRAM";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 11;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 4;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 2047;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 2048;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 96;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 11;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 4;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_bit_number = 25;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a25 .port_b_last_address = 2047;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 2048;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_width = 96;
defparam \rr2|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \rr2|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X76_Y63_N0
cycloneive_lcell_comb \Selector126~1 (
// Equation(s):
// \Selector126~1_combout  = (\Selector126~0_combout ) # ((\Equal2~0_combout  & \rr2|altsyncram_component|auto_generated|q_b [90]))

	.dataa(gnd),
	.datab(\Selector126~0_combout ),
	.datac(\Equal2~0_combout ),
	.datad(\rr2|altsyncram_component|auto_generated|q_b [90]),
	.cin(gnd),
	.combout(\Selector126~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector126~1 .lut_mask = 16'hFCCC;
defparam \Selector126~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y63_N26
cycloneive_lcell_comb \proc_ram_data_in[26] (
// Equation(s):
// proc_ram_data_in[26] = (GLOBAL(\proc_write_addr[1]~0clkctrl_outclk ) & ((\Selector126~1_combout ))) # (!GLOBAL(\proc_write_addr[1]~0clkctrl_outclk ) & (proc_ram_data_in[26]))

	.dataa(proc_ram_data_in[26]),
	.datab(gnd),
	.datac(\Selector126~1_combout ),
	.datad(\proc_write_addr[1]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(proc_ram_data_in[26]),
	.cout());
// synopsys translate_off
defparam \proc_ram_data_in[26] .lut_mask = 16'hF0AA;
defparam \proc_ram_data_in[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y63_N0
cycloneive_ram_block \rr3|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\proc_write_en~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\proc_read_en~combout ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\proc_write_en~combout ),
	.ena1(\rr3|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({proc_ram_data_in[26]}),
	.portaaddr({proc_write_addr[12],proc_write_addr[11],proc_write_addr[10],proc_write_addr[9],proc_write_addr[8],proc_write_addr[7],proc_write_addr[6],proc_write_addr[5],proc_write_addr[4],proc_write_addr[3],proc_write_addr[2],proc_write_addr[1],proc_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({proc_read_addr[12],proc_read_addr[11],proc_read_addr[10],proc_read_addr[9],proc_read_addr[8],proc_read_addr[7],proc_read_addr[6],proc_read_addr[5],proc_read_addr[4],proc_read_addr[3],proc_read_addr[2],proc_read_addr[1],proc_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr3|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr3|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "processed_ram:rr3|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_bit_number = 26;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N24
cycloneive_lcell_comb \output_ram_data_in[26] (
// Equation(s):
// output_ram_data_in[26] = (GLOBAL(\output_ram_data_in[0]~0clkctrl_outclk ) & (\rr3|altsyncram_component|auto_generated|q_b [26])) # (!GLOBAL(\output_ram_data_in[0]~0clkctrl_outclk ) & ((output_ram_data_in[26])))

	.dataa(\rr3|altsyncram_component|auto_generated|q_b [26]),
	.datab(output_ram_data_in[26]),
	.datac(gnd),
	.datad(\output_ram_data_in[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(output_ram_data_in[26]),
	.cout());
// synopsys translate_off
defparam \output_ram_data_in[26] .lut_mask = 16'hAACC;
defparam \output_ram_data_in[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y38_N0
cycloneive_ram_block \rr5|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\output_write_en~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\output_read_en~combout ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\output_write_en~combout ),
	.ena1(\rr5|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({output_ram_data_in[26]}),
	.portaaddr({output_write_addr[12],output_write_addr[11],output_write_addr[10],output_write_addr[9],output_write_addr[8],output_write_addr[7],output_write_addr[6],output_write_addr[5],output_write_addr[4],output_write_addr[3],output_write_addr[2],output_write_addr[1],output_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({output_read_addr[12],output_read_addr[11],output_read_addr[10],output_read_addr[9],output_read_addr[8],output_read_addr[7],output_read_addr[6],output_read_addr[5],output_read_addr[4],output_read_addr[3],output_read_addr[2],output_read_addr[1],output_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr5|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr5|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_bit_number = 26;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N18
cycloneive_lcell_comb \data_2[26] (
// Equation(s):
// data_2[26] = (GLOBAL(\data_2[0]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [26]))) # (!GLOBAL(\data_2[0]~0clkctrl_outclk ) & (data_2[26]))

	.dataa(gnd),
	.datab(data_2[26]),
	.datac(\data_2[0]~0clkctrl_outclk ),
	.datad(\rr5|altsyncram_component|auto_generated|q_b [26]),
	.cin(gnd),
	.combout(data_2[26]),
	.cout());
// synopsys translate_off
defparam \data_2[26] .lut_mask = 16'hFC0C;
defparam \data_2[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N24
cycloneive_lcell_comb \data_1[26] (
// Equation(s):
// data_1[26] = (GLOBAL(\data_1[0]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [26]))) # (!GLOBAL(\data_1[0]~0clkctrl_outclk ) & (data_1[26]))

	.dataa(gnd),
	.datab(data_1[26]),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [26]),
	.datad(\data_1[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_1[26]),
	.cout());
// synopsys translate_off
defparam \data_1[26] .lut_mask = 16'hF0CC;
defparam \data_1[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y65_N28
cycloneive_lcell_comb \Selector125~0 (
// Equation(s):
// \Selector125~0_combout  = (!\Equal2~0_combout  & ((\Equal2~1_combout  & (\rr2|altsyncram_component|auto_generated|q_b [57])) # (!\Equal2~1_combout  & ((\rr2|altsyncram_component|auto_generated|q_b [25])))))

	.dataa(\rr2|altsyncram_component|auto_generated|q_b [57]),
	.datab(\rr2|altsyncram_component|auto_generated|q_b [25]),
	.datac(\Equal2~1_combout ),
	.datad(\Equal2~0_combout ),
	.cin(gnd),
	.combout(\Selector125~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector125~0 .lut_mask = 16'h00AC;
defparam \Selector125~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y63_N30
cycloneive_lcell_comb \Selector125~1 (
// Equation(s):
// \Selector125~1_combout  = (\Selector125~0_combout ) # ((\rr2|altsyncram_component|auto_generated|q_b [89] & \Equal2~0_combout ))

	.dataa(\Selector125~0_combout ),
	.datab(\rr2|altsyncram_component|auto_generated|q_b [89]),
	.datac(gnd),
	.datad(\Equal2~0_combout ),
	.cin(gnd),
	.combout(\Selector125~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector125~1 .lut_mask = 16'hEEAA;
defparam \Selector125~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y63_N16
cycloneive_lcell_comb \proc_ram_data_in[25] (
// Equation(s):
// proc_ram_data_in[25] = (GLOBAL(\proc_write_addr[1]~0clkctrl_outclk ) & (\Selector125~1_combout )) # (!GLOBAL(\proc_write_addr[1]~0clkctrl_outclk ) & ((proc_ram_data_in[25])))

	.dataa(\Selector125~1_combout ),
	.datab(gnd),
	.datac(\proc_write_addr[1]~0clkctrl_outclk ),
	.datad(proc_ram_data_in[25]),
	.cin(gnd),
	.combout(proc_ram_data_in[25]),
	.cout());
// synopsys translate_off
defparam \proc_ram_data_in[25] .lut_mask = 16'hAFA0;
defparam \proc_ram_data_in[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y67_N0
cycloneive_ram_block \rr3|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(\proc_write_en~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\proc_read_en~combout ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\proc_write_en~combout ),
	.ena1(\rr3|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({proc_ram_data_in[25]}),
	.portaaddr({proc_write_addr[12],proc_write_addr[11],proc_write_addr[10],proc_write_addr[9],proc_write_addr[8],proc_write_addr[7],proc_write_addr[6],proc_write_addr[5],proc_write_addr[4],proc_write_addr[3],proc_write_addr[2],proc_write_addr[1],proc_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({proc_read_addr[12],proc_read_addr[11],proc_read_addr[10],proc_read_addr[9],proc_read_addr[8],proc_read_addr[7],proc_read_addr[6],proc_read_addr[5],proc_read_addr[4],proc_read_addr[3],proc_read_addr[2],proc_read_addr[1],proc_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr3|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr3|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a25 .clk1_core_clock_enable = "ena1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "processed_ram:rr3|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_bit_number = 25;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 6144;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_width = 32;
defparam \rr3|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \rr3|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X36_Y43_N12
cycloneive_lcell_comb \output_ram_data_in[25] (
// Equation(s):
// output_ram_data_in[25] = (GLOBAL(\output_ram_data_in[0]~0clkctrl_outclk ) & (\rr3|altsyncram_component|auto_generated|q_b [25])) # (!GLOBAL(\output_ram_data_in[0]~0clkctrl_outclk ) & ((output_ram_data_in[25])))

	.dataa(gnd),
	.datab(\rr3|altsyncram_component|auto_generated|q_b [25]),
	.datac(\output_ram_data_in[0]~0clkctrl_outclk ),
	.datad(output_ram_data_in[25]),
	.cin(gnd),
	.combout(output_ram_data_in[25]),
	.cout());
// synopsys translate_off
defparam \output_ram_data_in[25] .lut_mask = 16'hCFC0;
defparam \output_ram_data_in[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y43_N0
cycloneive_ram_block \rr5|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(\output_write_en~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\output_read_en~combout ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\output_write_en~combout ),
	.ena1(\rr5|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({output_ram_data_in[25]}),
	.portaaddr({output_write_addr[12],output_write_addr[11],output_write_addr[10],output_write_addr[9],output_write_addr[8],output_write_addr[7],output_write_addr[6],output_write_addr[5],output_write_addr[4],output_write_addr[3],output_write_addr[2],output_write_addr[1],output_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({output_read_addr[12],output_read_addr[11],output_read_addr[10],output_read_addr[9],output_read_addr[8],output_read_addr[7],output_read_addr[6],output_read_addr[5],output_read_addr[4],output_read_addr[3],output_read_addr[2],output_read_addr[1],output_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr5|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr5|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a25 .clk1_core_clock_enable = "ena1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "output_ram:rr5|altsyncram:altsyncram_component|altsyncram_glq1:auto_generated|ALTSYNCRAM";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_bit_number = 25;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 6144;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_width = 32;
defparam \rr5|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \rr5|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N22
cycloneive_lcell_comb \data_2[25] (
// Equation(s):
// data_2[25] = (GLOBAL(\data_2[0]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [25]))) # (!GLOBAL(\data_2[0]~0clkctrl_outclk ) & (data_2[25]))

	.dataa(data_2[25]),
	.datab(gnd),
	.datac(\data_2[0]~0clkctrl_outclk ),
	.datad(\rr5|altsyncram_component|auto_generated|q_b [25]),
	.cin(gnd),
	.combout(data_2[25]),
	.cout());
// synopsys translate_off
defparam \data_2[25] .lut_mask = 16'hFA0A;
defparam \data_2[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N28
cycloneive_lcell_comb \data_1[25] (
// Equation(s):
// data_1[25] = (GLOBAL(\data_1[0]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [25]))) # (!GLOBAL(\data_1[0]~0clkctrl_outclk ) & (data_1[25]))

	.dataa(gnd),
	.datab(data_1[25]),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [25]),
	.datad(\data_1[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_1[25]),
	.cout());
// synopsys translate_off
defparam \data_1[25] .lut_mask = 16'hF0CC;
defparam \data_1[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N2
cycloneive_lcell_comb \Add12~50 (
// Equation(s):
// \Add12~50_combout  = (data_2[25] & ((data_1[25] & (\Add12~49  & VCC)) # (!data_1[25] & (!\Add12~49 )))) # (!data_2[25] & ((data_1[25] & (!\Add12~49 )) # (!data_1[25] & ((\Add12~49 ) # (GND)))))
// \Add12~51  = CARRY((data_2[25] & (!data_1[25] & !\Add12~49 )) # (!data_2[25] & ((!\Add12~49 ) # (!data_1[25]))))

	.dataa(data_2[25]),
	.datab(data_1[25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add12~49 ),
	.combout(\Add12~50_combout ),
	.cout(\Add12~51 ));
// synopsys translate_off
defparam \Add12~50 .lut_mask = 16'h9617;
defparam \Add12~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N4
cycloneive_lcell_comb \Add12~52 (
// Equation(s):
// \Add12~52_combout  = ((data_2[26] $ (data_1[26] $ (!\Add12~51 )))) # (GND)
// \Add12~53  = CARRY((data_2[26] & ((data_1[26]) # (!\Add12~51 ))) # (!data_2[26] & (data_1[26] & !\Add12~51 )))

	.dataa(data_2[26]),
	.datab(data_1[26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add12~51 ),
	.combout(\Add12~52_combout ),
	.cout(\Add12~53 ));
// synopsys translate_off
defparam \Add12~52 .lut_mask = 16'h698E;
defparam \Add12~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N6
cycloneive_lcell_comb \Add12~54 (
// Equation(s):
// \Add12~54_combout  = (data_1[27] & ((data_2[27] & (\Add12~53  & VCC)) # (!data_2[27] & (!\Add12~53 )))) # (!data_1[27] & ((data_2[27] & (!\Add12~53 )) # (!data_2[27] & ((\Add12~53 ) # (GND)))))
// \Add12~55  = CARRY((data_1[27] & (!data_2[27] & !\Add12~53 )) # (!data_1[27] & ((!\Add12~53 ) # (!data_2[27]))))

	.dataa(data_1[27]),
	.datab(data_2[27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add12~53 ),
	.combout(\Add12~54_combout ),
	.cout(\Add12~55 ));
// synopsys translate_off
defparam \Add12~54 .lut_mask = 16'h9617;
defparam \Add12~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N8
cycloneive_lcell_comb \Add12~56 (
// Equation(s):
// \Add12~56_combout  = ((data_1[28] $ (data_2[28] $ (!\Add12~55 )))) # (GND)
// \Add12~57  = CARRY((data_1[28] & ((data_2[28]) # (!\Add12~55 ))) # (!data_1[28] & (data_2[28] & !\Add12~55 )))

	.dataa(data_1[28]),
	.datab(data_2[28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add12~55 ),
	.combout(\Add12~56_combout ),
	.cout(\Add12~57 ));
// synopsys translate_off
defparam \Add12~56 .lut_mask = 16'h698E;
defparam \Add12~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N10
cycloneive_lcell_comb \Add12~58 (
// Equation(s):
// \Add12~58_combout  = (data_1[29] & ((data_2[29] & (\Add12~57  & VCC)) # (!data_2[29] & (!\Add12~57 )))) # (!data_1[29] & ((data_2[29] & (!\Add12~57 )) # (!data_2[29] & ((\Add12~57 ) # (GND)))))
// \Add12~59  = CARRY((data_1[29] & (!data_2[29] & !\Add12~57 )) # (!data_1[29] & ((!\Add12~57 ) # (!data_2[29]))))

	.dataa(data_1[29]),
	.datab(data_2[29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add12~57 ),
	.combout(\Add12~58_combout ),
	.cout(\Add12~59 ));
// synopsys translate_off
defparam \Add12~58 .lut_mask = 16'h9617;
defparam \Add12~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N12
cycloneive_lcell_comb \Add12~60 (
// Equation(s):
// \Add12~60_combout  = ((data_2[30] $ (data_1[30] $ (!\Add12~59 )))) # (GND)
// \Add12~61  = CARRY((data_2[30] & ((data_1[30]) # (!\Add12~59 ))) # (!data_2[30] & (data_1[30] & !\Add12~59 )))

	.dataa(data_2[30]),
	.datab(data_1[30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add12~59 ),
	.combout(\Add12~60_combout ),
	.cout(\Add12~61 ));
// synopsys translate_off
defparam \Add12~60 .lut_mask = 16'h698E;
defparam \Add12~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N14
cycloneive_lcell_comb \Add12~62 (
// Equation(s):
// \Add12~62_combout  = (data_1[31] & ((data_2[31] & (\Add12~61  & VCC)) # (!data_2[31] & (!\Add12~61 )))) # (!data_1[31] & ((data_2[31] & (!\Add12~61 )) # (!data_2[31] & ((\Add12~61 ) # (GND)))))
// \Add12~63  = CARRY((data_1[31] & (!data_2[31] & !\Add12~61 )) # (!data_1[31] & ((!\Add12~61 ) # (!data_2[31]))))

	.dataa(data_1[31]),
	.datab(data_2[31]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add12~61 ),
	.combout(\Add12~62_combout ),
	.cout(\Add12~63 ));
// synopsys translate_off
defparam \Add12~62 .lut_mask = 16'h9617;
defparam \Add12~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N16
cycloneive_lcell_comb \Add12~64 (
// Equation(s):
// \Add12~64_combout  = !\Add12~63 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add12~63 ),
	.combout(\Add12~64_combout ),
	.cout());
// synopsys translate_off
defparam \Add12~64 .lut_mask = 16'h0F0F;
defparam \Add12~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N26
cycloneive_lcell_comb \data_3[31] (
// Equation(s):
// data_3[31] = (GLOBAL(\data_3[0]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [31]))) # (!GLOBAL(\data_3[0]~0clkctrl_outclk ) & (data_3[31]))

	.dataa(data_3[31]),
	.datab(gnd),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [31]),
	.datad(\data_3[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_3[31]),
	.cout());
// synopsys translate_off
defparam \data_3[31] .lut_mask = 16'hF0AA;
defparam \data_3[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N28
cycloneive_lcell_comb \data_3[30] (
// Equation(s):
// data_3[30] = (GLOBAL(\data_3[0]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [30]))) # (!GLOBAL(\data_3[0]~0clkctrl_outclk ) & (data_3[30]))

	.dataa(gnd),
	.datab(data_3[30]),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [30]),
	.datad(\data_3[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_3[30]),
	.cout());
// synopsys translate_off
defparam \data_3[30] .lut_mask = 16'hF0CC;
defparam \data_3[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N22
cycloneive_lcell_comb \data_3[29] (
// Equation(s):
// data_3[29] = (GLOBAL(\data_3[0]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [29]))) # (!GLOBAL(\data_3[0]~0clkctrl_outclk ) & (data_3[29]))

	.dataa(data_3[29]),
	.datab(gnd),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [29]),
	.datad(\data_3[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_3[29]),
	.cout());
// synopsys translate_off
defparam \data_3[29] .lut_mask = 16'hF0AA;
defparam \data_3[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N20
cycloneive_lcell_comb \data_3[28] (
// Equation(s):
// data_3[28] = (GLOBAL(\data_3[0]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [28]))) # (!GLOBAL(\data_3[0]~0clkctrl_outclk ) & (data_3[28]))

	.dataa(gnd),
	.datab(data_3[28]),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [28]),
	.datad(\data_3[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_3[28]),
	.cout());
// synopsys translate_off
defparam \data_3[28] .lut_mask = 16'hF0CC;
defparam \data_3[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N30
cycloneive_lcell_comb \data_3[27] (
// Equation(s):
// data_3[27] = (GLOBAL(\data_3[0]~0clkctrl_outclk ) & (\rr5|altsyncram_component|auto_generated|q_b [27])) # (!GLOBAL(\data_3[0]~0clkctrl_outclk ) & ((data_3[27])))

	.dataa(gnd),
	.datab(\rr5|altsyncram_component|auto_generated|q_b [27]),
	.datac(data_3[27]),
	.datad(\data_3[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_3[27]),
	.cout());
// synopsys translate_off
defparam \data_3[27] .lut_mask = 16'hCCF0;
defparam \data_3[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N24
cycloneive_lcell_comb \data_3[26] (
// Equation(s):
// data_3[26] = (GLOBAL(\data_3[0]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [26]))) # (!GLOBAL(\data_3[0]~0clkctrl_outclk ) & (data_3[26]))

	.dataa(gnd),
	.datab(data_3[26]),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [26]),
	.datad(\data_3[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_3[26]),
	.cout());
// synopsys translate_off
defparam \data_3[26] .lut_mask = 16'hF0CC;
defparam \data_3[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N18
cycloneive_lcell_comb \data_3[25] (
// Equation(s):
// data_3[25] = (GLOBAL(\data_3[0]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [25]))) # (!GLOBAL(\data_3[0]~0clkctrl_outclk ) & (data_3[25]))

	.dataa(gnd),
	.datab(data_3[25]),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [25]),
	.datad(\data_3[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_3[25]),
	.cout());
// synopsys translate_off
defparam \data_3[25] .lut_mask = 16'hF0CC;
defparam \data_3[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N0
cycloneive_lcell_comb \Add13~50 (
// Equation(s):
// \Add13~50_combout  = (\Add12~50_combout  & ((data_3[25] & (\Add13~49  & VCC)) # (!data_3[25] & (!\Add13~49 )))) # (!\Add12~50_combout  & ((data_3[25] & (!\Add13~49 )) # (!data_3[25] & ((\Add13~49 ) # (GND)))))
// \Add13~51  = CARRY((\Add12~50_combout  & (!data_3[25] & !\Add13~49 )) # (!\Add12~50_combout  & ((!\Add13~49 ) # (!data_3[25]))))

	.dataa(\Add12~50_combout ),
	.datab(data_3[25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add13~49 ),
	.combout(\Add13~50_combout ),
	.cout(\Add13~51 ));
// synopsys translate_off
defparam \Add13~50 .lut_mask = 16'h9617;
defparam \Add13~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N2
cycloneive_lcell_comb \Add13~52 (
// Equation(s):
// \Add13~52_combout  = ((data_3[26] $ (\Add12~52_combout  $ (!\Add13~51 )))) # (GND)
// \Add13~53  = CARRY((data_3[26] & ((\Add12~52_combout ) # (!\Add13~51 ))) # (!data_3[26] & (\Add12~52_combout  & !\Add13~51 )))

	.dataa(data_3[26]),
	.datab(\Add12~52_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add13~51 ),
	.combout(\Add13~52_combout ),
	.cout(\Add13~53 ));
// synopsys translate_off
defparam \Add13~52 .lut_mask = 16'h698E;
defparam \Add13~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N4
cycloneive_lcell_comb \Add13~54 (
// Equation(s):
// \Add13~54_combout  = (data_3[27] & ((\Add12~54_combout  & (\Add13~53  & VCC)) # (!\Add12~54_combout  & (!\Add13~53 )))) # (!data_3[27] & ((\Add12~54_combout  & (!\Add13~53 )) # (!\Add12~54_combout  & ((\Add13~53 ) # (GND)))))
// \Add13~55  = CARRY((data_3[27] & (!\Add12~54_combout  & !\Add13~53 )) # (!data_3[27] & ((!\Add13~53 ) # (!\Add12~54_combout ))))

	.dataa(data_3[27]),
	.datab(\Add12~54_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add13~53 ),
	.combout(\Add13~54_combout ),
	.cout(\Add13~55 ));
// synopsys translate_off
defparam \Add13~54 .lut_mask = 16'h9617;
defparam \Add13~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N6
cycloneive_lcell_comb \Add13~56 (
// Equation(s):
// \Add13~56_combout  = ((\Add12~56_combout  $ (data_3[28] $ (!\Add13~55 )))) # (GND)
// \Add13~57  = CARRY((\Add12~56_combout  & ((data_3[28]) # (!\Add13~55 ))) # (!\Add12~56_combout  & (data_3[28] & !\Add13~55 )))

	.dataa(\Add12~56_combout ),
	.datab(data_3[28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add13~55 ),
	.combout(\Add13~56_combout ),
	.cout(\Add13~57 ));
// synopsys translate_off
defparam \Add13~56 .lut_mask = 16'h698E;
defparam \Add13~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N8
cycloneive_lcell_comb \Add13~58 (
// Equation(s):
// \Add13~58_combout  = (\Add12~58_combout  & ((data_3[29] & (\Add13~57  & VCC)) # (!data_3[29] & (!\Add13~57 )))) # (!\Add12~58_combout  & ((data_3[29] & (!\Add13~57 )) # (!data_3[29] & ((\Add13~57 ) # (GND)))))
// \Add13~59  = CARRY((\Add12~58_combout  & (!data_3[29] & !\Add13~57 )) # (!\Add12~58_combout  & ((!\Add13~57 ) # (!data_3[29]))))

	.dataa(\Add12~58_combout ),
	.datab(data_3[29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add13~57 ),
	.combout(\Add13~58_combout ),
	.cout(\Add13~59 ));
// synopsys translate_off
defparam \Add13~58 .lut_mask = 16'h9617;
defparam \Add13~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N10
cycloneive_lcell_comb \Add13~60 (
// Equation(s):
// \Add13~60_combout  = ((\Add12~60_combout  $ (data_3[30] $ (!\Add13~59 )))) # (GND)
// \Add13~61  = CARRY((\Add12~60_combout  & ((data_3[30]) # (!\Add13~59 ))) # (!\Add12~60_combout  & (data_3[30] & !\Add13~59 )))

	.dataa(\Add12~60_combout ),
	.datab(data_3[30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add13~59 ),
	.combout(\Add13~60_combout ),
	.cout(\Add13~61 ));
// synopsys translate_off
defparam \Add13~60 .lut_mask = 16'h698E;
defparam \Add13~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N12
cycloneive_lcell_comb \Add13~62 (
// Equation(s):
// \Add13~62_combout  = (\Add12~62_combout  & ((data_3[31] & (\Add13~61  & VCC)) # (!data_3[31] & (!\Add13~61 )))) # (!\Add12~62_combout  & ((data_3[31] & (!\Add13~61 )) # (!data_3[31] & ((\Add13~61 ) # (GND)))))
// \Add13~63  = CARRY((\Add12~62_combout  & (!data_3[31] & !\Add13~61 )) # (!\Add12~62_combout  & ((!\Add13~61 ) # (!data_3[31]))))

	.dataa(\Add12~62_combout ),
	.datab(data_3[31]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add13~61 ),
	.combout(\Add13~62_combout ),
	.cout(\Add13~63 ));
// synopsys translate_off
defparam \Add13~62 .lut_mask = 16'h9617;
defparam \Add13~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N14
cycloneive_lcell_comb \Add13~64 (
// Equation(s):
// \Add13~64_combout  = (\Add12~64_combout  & (\Add13~63  $ (GND))) # (!\Add12~64_combout  & (!\Add13~63  & VCC))
// \Add13~65  = CARRY((\Add12~64_combout  & !\Add13~63 ))

	.dataa(\Add12~64_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add13~63 ),
	.combout(\Add13~64_combout ),
	.cout(\Add13~65 ));
// synopsys translate_off
defparam \Add13~64 .lut_mask = 16'hA50A;
defparam \Add13~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N20
cycloneive_lcell_comb \data_4[31] (
// Equation(s):
// data_4[31] = (GLOBAL(\data_4[0]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [31]))) # (!GLOBAL(\data_4[0]~0clkctrl_outclk ) & (data_4[31]))

	.dataa(gnd),
	.datab(data_4[31]),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [31]),
	.datad(\data_4[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_4[31]),
	.cout());
// synopsys translate_off
defparam \data_4[31] .lut_mask = 16'hF0CC;
defparam \data_4[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N22
cycloneive_lcell_comb \data_4[30] (
// Equation(s):
// data_4[30] = (GLOBAL(\data_4[0]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [30]))) # (!GLOBAL(\data_4[0]~0clkctrl_outclk ) & (data_4[30]))

	.dataa(data_4[30]),
	.datab(\rr5|altsyncram_component|auto_generated|q_b [30]),
	.datac(gnd),
	.datad(\data_4[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_4[30]),
	.cout());
// synopsys translate_off
defparam \data_4[30] .lut_mask = 16'hCCAA;
defparam \data_4[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N26
cycloneive_lcell_comb \data_4[29] (
// Equation(s):
// data_4[29] = (GLOBAL(\data_4[0]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [29]))) # (!GLOBAL(\data_4[0]~0clkctrl_outclk ) & (data_4[29]))

	.dataa(data_4[29]),
	.datab(\rr5|altsyncram_component|auto_generated|q_b [29]),
	.datac(gnd),
	.datad(\data_4[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_4[29]),
	.cout());
// synopsys translate_off
defparam \data_4[29] .lut_mask = 16'hCCAA;
defparam \data_4[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N24
cycloneive_lcell_comb \data_4[28] (
// Equation(s):
// data_4[28] = (GLOBAL(\data_4[0]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [28]))) # (!GLOBAL(\data_4[0]~0clkctrl_outclk ) & (data_4[28]))

	.dataa(gnd),
	.datab(data_4[28]),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [28]),
	.datad(\data_4[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_4[28]),
	.cout());
// synopsys translate_off
defparam \data_4[28] .lut_mask = 16'hF0CC;
defparam \data_4[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N30
cycloneive_lcell_comb \data_4[27] (
// Equation(s):
// data_4[27] = (GLOBAL(\data_4[0]~0clkctrl_outclk ) & (\rr5|altsyncram_component|auto_generated|q_b [27])) # (!GLOBAL(\data_4[0]~0clkctrl_outclk ) & ((data_4[27])))

	.dataa(\rr5|altsyncram_component|auto_generated|q_b [27]),
	.datab(gnd),
	.datac(data_4[27]),
	.datad(\data_4[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_4[27]),
	.cout());
// synopsys translate_off
defparam \data_4[27] .lut_mask = 16'hAAF0;
defparam \data_4[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N28
cycloneive_lcell_comb \data_4[26] (
// Equation(s):
// data_4[26] = (GLOBAL(\data_4[0]~0clkctrl_outclk ) & (\rr5|altsyncram_component|auto_generated|q_b [26])) # (!GLOBAL(\data_4[0]~0clkctrl_outclk ) & ((data_4[26])))

	.dataa(gnd),
	.datab(\rr5|altsyncram_component|auto_generated|q_b [26]),
	.datac(\data_4[0]~0clkctrl_outclk ),
	.datad(data_4[26]),
	.cin(gnd),
	.combout(data_4[26]),
	.cout());
// synopsys translate_off
defparam \data_4[26] .lut_mask = 16'hCFC0;
defparam \data_4[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N22
cycloneive_lcell_comb \data_4[25] (
// Equation(s):
// data_4[25] = (GLOBAL(\data_4[0]~0clkctrl_outclk ) & (\rr5|altsyncram_component|auto_generated|q_b [25])) # (!GLOBAL(\data_4[0]~0clkctrl_outclk ) & ((data_4[25])))

	.dataa(gnd),
	.datab(\rr5|altsyncram_component|auto_generated|q_b [25]),
	.datac(data_4[25]),
	.datad(\data_4[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_4[25]),
	.cout());
// synopsys translate_off
defparam \data_4[25] .lut_mask = 16'hCCF0;
defparam \data_4[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N0
cycloneive_lcell_comb \Add14~50 (
// Equation(s):
// \Add14~50_combout  = (\Add13~50_combout  & ((data_4[25] & (\Add14~49  & VCC)) # (!data_4[25] & (!\Add14~49 )))) # (!\Add13~50_combout  & ((data_4[25] & (!\Add14~49 )) # (!data_4[25] & ((\Add14~49 ) # (GND)))))
// \Add14~51  = CARRY((\Add13~50_combout  & (!data_4[25] & !\Add14~49 )) # (!\Add13~50_combout  & ((!\Add14~49 ) # (!data_4[25]))))

	.dataa(\Add13~50_combout ),
	.datab(data_4[25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add14~49 ),
	.combout(\Add14~50_combout ),
	.cout(\Add14~51 ));
// synopsys translate_off
defparam \Add14~50 .lut_mask = 16'h9617;
defparam \Add14~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N2
cycloneive_lcell_comb \Add14~52 (
// Equation(s):
// \Add14~52_combout  = ((\Add13~52_combout  $ (data_4[26] $ (!\Add14~51 )))) # (GND)
// \Add14~53  = CARRY((\Add13~52_combout  & ((data_4[26]) # (!\Add14~51 ))) # (!\Add13~52_combout  & (data_4[26] & !\Add14~51 )))

	.dataa(\Add13~52_combout ),
	.datab(data_4[26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add14~51 ),
	.combout(\Add14~52_combout ),
	.cout(\Add14~53 ));
// synopsys translate_off
defparam \Add14~52 .lut_mask = 16'h698E;
defparam \Add14~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N4
cycloneive_lcell_comb \Add14~54 (
// Equation(s):
// \Add14~54_combout  = (data_4[27] & ((\Add13~54_combout  & (\Add14~53  & VCC)) # (!\Add13~54_combout  & (!\Add14~53 )))) # (!data_4[27] & ((\Add13~54_combout  & (!\Add14~53 )) # (!\Add13~54_combout  & ((\Add14~53 ) # (GND)))))
// \Add14~55  = CARRY((data_4[27] & (!\Add13~54_combout  & !\Add14~53 )) # (!data_4[27] & ((!\Add14~53 ) # (!\Add13~54_combout ))))

	.dataa(data_4[27]),
	.datab(\Add13~54_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add14~53 ),
	.combout(\Add14~54_combout ),
	.cout(\Add14~55 ));
// synopsys translate_off
defparam \Add14~54 .lut_mask = 16'h9617;
defparam \Add14~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N6
cycloneive_lcell_comb \Add14~56 (
// Equation(s):
// \Add14~56_combout  = ((data_4[28] $ (\Add13~56_combout  $ (!\Add14~55 )))) # (GND)
// \Add14~57  = CARRY((data_4[28] & ((\Add13~56_combout ) # (!\Add14~55 ))) # (!data_4[28] & (\Add13~56_combout  & !\Add14~55 )))

	.dataa(data_4[28]),
	.datab(\Add13~56_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add14~55 ),
	.combout(\Add14~56_combout ),
	.cout(\Add14~57 ));
// synopsys translate_off
defparam \Add14~56 .lut_mask = 16'h698E;
defparam \Add14~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N8
cycloneive_lcell_comb \Add14~58 (
// Equation(s):
// \Add14~58_combout  = (\Add13~58_combout  & ((data_4[29] & (\Add14~57  & VCC)) # (!data_4[29] & (!\Add14~57 )))) # (!\Add13~58_combout  & ((data_4[29] & (!\Add14~57 )) # (!data_4[29] & ((\Add14~57 ) # (GND)))))
// \Add14~59  = CARRY((\Add13~58_combout  & (!data_4[29] & !\Add14~57 )) # (!\Add13~58_combout  & ((!\Add14~57 ) # (!data_4[29]))))

	.dataa(\Add13~58_combout ),
	.datab(data_4[29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add14~57 ),
	.combout(\Add14~58_combout ),
	.cout(\Add14~59 ));
// synopsys translate_off
defparam \Add14~58 .lut_mask = 16'h9617;
defparam \Add14~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N10
cycloneive_lcell_comb \Add14~60 (
// Equation(s):
// \Add14~60_combout  = ((\Add13~60_combout  $ (data_4[30] $ (!\Add14~59 )))) # (GND)
// \Add14~61  = CARRY((\Add13~60_combout  & ((data_4[30]) # (!\Add14~59 ))) # (!\Add13~60_combout  & (data_4[30] & !\Add14~59 )))

	.dataa(\Add13~60_combout ),
	.datab(data_4[30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add14~59 ),
	.combout(\Add14~60_combout ),
	.cout(\Add14~61 ));
// synopsys translate_off
defparam \Add14~60 .lut_mask = 16'h698E;
defparam \Add14~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N12
cycloneive_lcell_comb \Add14~62 (
// Equation(s):
// \Add14~62_combout  = (\Add13~62_combout  & ((data_4[31] & (\Add14~61  & VCC)) # (!data_4[31] & (!\Add14~61 )))) # (!\Add13~62_combout  & ((data_4[31] & (!\Add14~61 )) # (!data_4[31] & ((\Add14~61 ) # (GND)))))
// \Add14~63  = CARRY((\Add13~62_combout  & (!data_4[31] & !\Add14~61 )) # (!\Add13~62_combout  & ((!\Add14~61 ) # (!data_4[31]))))

	.dataa(\Add13~62_combout ),
	.datab(data_4[31]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add14~61 ),
	.combout(\Add14~62_combout ),
	.cout(\Add14~63 ));
// synopsys translate_off
defparam \Add14~62 .lut_mask = 16'h9617;
defparam \Add14~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N14
cycloneive_lcell_comb \Add14~64 (
// Equation(s):
// \Add14~64_combout  = (\Add13~64_combout  & (\Add14~63  $ (GND))) # (!\Add13~64_combout  & (!\Add14~63  & VCC))
// \Add14~65  = CARRY((\Add13~64_combout  & !\Add14~63 ))

	.dataa(\Add13~64_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add14~63 ),
	.combout(\Add14~64_combout ),
	.cout(\Add14~65 ));
// synopsys translate_off
defparam \Add14~64 .lut_mask = 16'hA50A;
defparam \Add14~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N22
cycloneive_lcell_comb \data_5[31] (
// Equation(s):
// data_5[31] = (GLOBAL(\data_5[0]~0clkctrl_outclk ) & (\rr5|altsyncram_component|auto_generated|q_b [31])) # (!GLOBAL(\data_5[0]~0clkctrl_outclk ) & ((data_5[31])))

	.dataa(gnd),
	.datab(\rr5|altsyncram_component|auto_generated|q_b [31]),
	.datac(data_5[31]),
	.datad(\data_5[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_5[31]),
	.cout());
// synopsys translate_off
defparam \data_5[31] .lut_mask = 16'hCCF0;
defparam \data_5[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N28
cycloneive_lcell_comb \data_5[30] (
// Equation(s):
// data_5[30] = (GLOBAL(\data_5[0]~0clkctrl_outclk ) & (\rr5|altsyncram_component|auto_generated|q_b [30])) # (!GLOBAL(\data_5[0]~0clkctrl_outclk ) & ((data_5[30])))

	.dataa(\rr5|altsyncram_component|auto_generated|q_b [30]),
	.datab(data_5[30]),
	.datac(gnd),
	.datad(\data_5[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_5[30]),
	.cout());
// synopsys translate_off
defparam \data_5[30] .lut_mask = 16'hAACC;
defparam \data_5[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N4
cycloneive_lcell_comb \data_5[29] (
// Equation(s):
// data_5[29] = (GLOBAL(\data_5[0]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [29]))) # (!GLOBAL(\data_5[0]~0clkctrl_outclk ) & (data_5[29]))

	.dataa(gnd),
	.datab(data_5[29]),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [29]),
	.datad(\data_5[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_5[29]),
	.cout());
// synopsys translate_off
defparam \data_5[29] .lut_mask = 16'hF0CC;
defparam \data_5[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N26
cycloneive_lcell_comb \data_5[28] (
// Equation(s):
// data_5[28] = (GLOBAL(\data_5[0]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [28]))) # (!GLOBAL(\data_5[0]~0clkctrl_outclk ) & (data_5[28]))

	.dataa(data_5[28]),
	.datab(gnd),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [28]),
	.datad(\data_5[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_5[28]),
	.cout());
// synopsys translate_off
defparam \data_5[28] .lut_mask = 16'hF0AA;
defparam \data_5[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N24
cycloneive_lcell_comb \data_5[27] (
// Equation(s):
// data_5[27] = (GLOBAL(\data_5[0]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [27]))) # (!GLOBAL(\data_5[0]~0clkctrl_outclk ) & (data_5[27]))

	.dataa(gnd),
	.datab(data_5[27]),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [27]),
	.datad(\data_5[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_5[27]),
	.cout());
// synopsys translate_off
defparam \data_5[27] .lut_mask = 16'hF0CC;
defparam \data_5[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N30
cycloneive_lcell_comb \data_5[26] (
// Equation(s):
// data_5[26] = (GLOBAL(\data_5[0]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [26]))) # (!GLOBAL(\data_5[0]~0clkctrl_outclk ) & (data_5[26]))

	.dataa(data_5[26]),
	.datab(gnd),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [26]),
	.datad(\data_5[0]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_5[26]),
	.cout());
// synopsys translate_off
defparam \data_5[26] .lut_mask = 16'hF0AA;
defparam \data_5[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N26
cycloneive_lcell_comb \data_5[25] (
// Equation(s):
// data_5[25] = (GLOBAL(\data_5[0]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [25]))) # (!GLOBAL(\data_5[0]~0clkctrl_outclk ) & (data_5[25]))

	.dataa(data_5[25]),
	.datab(gnd),
	.datac(\data_5[0]~0clkctrl_outclk ),
	.datad(\rr5|altsyncram_component|auto_generated|q_b [25]),
	.cin(gnd),
	.combout(data_5[25]),
	.cout());
// synopsys translate_off
defparam \data_5[25] .lut_mask = 16'hFA0A;
defparam \data_5[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N30
cycloneive_lcell_comb \Add15~50 (
// Equation(s):
// \Add15~50_combout  = (\Add14~50_combout  & ((data_5[25] & (\Add15~49  & VCC)) # (!data_5[25] & (!\Add15~49 )))) # (!\Add14~50_combout  & ((data_5[25] & (!\Add15~49 )) # (!data_5[25] & ((\Add15~49 ) # (GND)))))
// \Add15~51  = CARRY((\Add14~50_combout  & (!data_5[25] & !\Add15~49 )) # (!\Add14~50_combout  & ((!\Add15~49 ) # (!data_5[25]))))

	.dataa(\Add14~50_combout ),
	.datab(data_5[25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add15~49 ),
	.combout(\Add15~50_combout ),
	.cout(\Add15~51 ));
// synopsys translate_off
defparam \Add15~50 .lut_mask = 16'h9617;
defparam \Add15~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N0
cycloneive_lcell_comb \Add15~52 (
// Equation(s):
// \Add15~52_combout  = ((\Add14~52_combout  $ (data_5[26] $ (!\Add15~51 )))) # (GND)
// \Add15~53  = CARRY((\Add14~52_combout  & ((data_5[26]) # (!\Add15~51 ))) # (!\Add14~52_combout  & (data_5[26] & !\Add15~51 )))

	.dataa(\Add14~52_combout ),
	.datab(data_5[26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add15~51 ),
	.combout(\Add15~52_combout ),
	.cout(\Add15~53 ));
// synopsys translate_off
defparam \Add15~52 .lut_mask = 16'h698E;
defparam \Add15~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N2
cycloneive_lcell_comb \Add15~54 (
// Equation(s):
// \Add15~54_combout  = (\Add14~54_combout  & ((data_5[27] & (\Add15~53  & VCC)) # (!data_5[27] & (!\Add15~53 )))) # (!\Add14~54_combout  & ((data_5[27] & (!\Add15~53 )) # (!data_5[27] & ((\Add15~53 ) # (GND)))))
// \Add15~55  = CARRY((\Add14~54_combout  & (!data_5[27] & !\Add15~53 )) # (!\Add14~54_combout  & ((!\Add15~53 ) # (!data_5[27]))))

	.dataa(\Add14~54_combout ),
	.datab(data_5[27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add15~53 ),
	.combout(\Add15~54_combout ),
	.cout(\Add15~55 ));
// synopsys translate_off
defparam \Add15~54 .lut_mask = 16'h9617;
defparam \Add15~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N4
cycloneive_lcell_comb \Add15~56 (
// Equation(s):
// \Add15~56_combout  = ((\Add14~56_combout  $ (data_5[28] $ (!\Add15~55 )))) # (GND)
// \Add15~57  = CARRY((\Add14~56_combout  & ((data_5[28]) # (!\Add15~55 ))) # (!\Add14~56_combout  & (data_5[28] & !\Add15~55 )))

	.dataa(\Add14~56_combout ),
	.datab(data_5[28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add15~55 ),
	.combout(\Add15~56_combout ),
	.cout(\Add15~57 ));
// synopsys translate_off
defparam \Add15~56 .lut_mask = 16'h698E;
defparam \Add15~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N6
cycloneive_lcell_comb \Add15~58 (
// Equation(s):
// \Add15~58_combout  = (data_5[29] & ((\Add14~58_combout  & (\Add15~57  & VCC)) # (!\Add14~58_combout  & (!\Add15~57 )))) # (!data_5[29] & ((\Add14~58_combout  & (!\Add15~57 )) # (!\Add14~58_combout  & ((\Add15~57 ) # (GND)))))
// \Add15~59  = CARRY((data_5[29] & (!\Add14~58_combout  & !\Add15~57 )) # (!data_5[29] & ((!\Add15~57 ) # (!\Add14~58_combout ))))

	.dataa(data_5[29]),
	.datab(\Add14~58_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add15~57 ),
	.combout(\Add15~58_combout ),
	.cout(\Add15~59 ));
// synopsys translate_off
defparam \Add15~58 .lut_mask = 16'h9617;
defparam \Add15~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N8
cycloneive_lcell_comb \Add15~60 (
// Equation(s):
// \Add15~60_combout  = ((data_5[30] $ (\Add14~60_combout  $ (!\Add15~59 )))) # (GND)
// \Add15~61  = CARRY((data_5[30] & ((\Add14~60_combout ) # (!\Add15~59 ))) # (!data_5[30] & (\Add14~60_combout  & !\Add15~59 )))

	.dataa(data_5[30]),
	.datab(\Add14~60_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add15~59 ),
	.combout(\Add15~60_combout ),
	.cout(\Add15~61 ));
// synopsys translate_off
defparam \Add15~60 .lut_mask = 16'h698E;
defparam \Add15~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N10
cycloneive_lcell_comb \Add15~62 (
// Equation(s):
// \Add15~62_combout  = (data_5[31] & ((\Add14~62_combout  & (\Add15~61  & VCC)) # (!\Add14~62_combout  & (!\Add15~61 )))) # (!data_5[31] & ((\Add14~62_combout  & (!\Add15~61 )) # (!\Add14~62_combout  & ((\Add15~61 ) # (GND)))))
// \Add15~63  = CARRY((data_5[31] & (!\Add14~62_combout  & !\Add15~61 )) # (!data_5[31] & ((!\Add15~61 ) # (!\Add14~62_combout ))))

	.dataa(data_5[31]),
	.datab(\Add14~62_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add15~61 ),
	.combout(\Add15~62_combout ),
	.cout(\Add15~63 ));
// synopsys translate_off
defparam \Add15~62 .lut_mask = 16'h9617;
defparam \Add15~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N12
cycloneive_lcell_comb \Add15~64 (
// Equation(s):
// \Add15~64_combout  = (\Add14~64_combout  & (\Add15~63  $ (GND))) # (!\Add14~64_combout  & (!\Add15~63  & VCC))
// \Add15~65  = CARRY((\Add14~64_combout  & !\Add15~63 ))

	.dataa(\Add14~64_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add15~63 ),
	.combout(\Add15~64_combout ),
	.cout(\Add15~65 ));
// synopsys translate_off
defparam \Add15~64 .lut_mask = 16'hA50A;
defparam \Add15~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N30
cycloneive_lcell_comb \data_6[31] (
// Equation(s):
// data_6[31] = (GLOBAL(\data_6[16]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [31]))) # (!GLOBAL(\data_6[16]~0clkctrl_outclk ) & (data_6[31]))

	.dataa(data_6[31]),
	.datab(gnd),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [31]),
	.datad(\data_6[16]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_6[31]),
	.cout());
// synopsys translate_off
defparam \data_6[31] .lut_mask = 16'hF0AA;
defparam \data_6[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N26
cycloneive_lcell_comb \data_6[30] (
// Equation(s):
// data_6[30] = (GLOBAL(\data_6[16]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [30]))) # (!GLOBAL(\data_6[16]~0clkctrl_outclk ) & (data_6[30]))

	.dataa(data_6[30]),
	.datab(gnd),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [30]),
	.datad(\data_6[16]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_6[30]),
	.cout());
// synopsys translate_off
defparam \data_6[30] .lut_mask = 16'hF0AA;
defparam \data_6[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N24
cycloneive_lcell_comb \data_6[29] (
// Equation(s):
// data_6[29] = (GLOBAL(\data_6[16]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [29]))) # (!GLOBAL(\data_6[16]~0clkctrl_outclk ) & (data_6[29]))

	.dataa(gnd),
	.datab(data_6[29]),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [29]),
	.datad(\data_6[16]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_6[29]),
	.cout());
// synopsys translate_off
defparam \data_6[29] .lut_mask = 16'hF0CC;
defparam \data_6[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N28
cycloneive_lcell_comb \data_6[28] (
// Equation(s):
// data_6[28] = (GLOBAL(\data_6[16]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [28]))) # (!GLOBAL(\data_6[16]~0clkctrl_outclk ) & (data_6[28]))

	.dataa(gnd),
	.datab(data_6[28]),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [28]),
	.datad(\data_6[16]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_6[28]),
	.cout());
// synopsys translate_off
defparam \data_6[28] .lut_mask = 16'hF0CC;
defparam \data_6[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N30
cycloneive_lcell_comb \data_6[27] (
// Equation(s):
// data_6[27] = (GLOBAL(\data_6[16]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [27]))) # (!GLOBAL(\data_6[16]~0clkctrl_outclk ) & (data_6[27]))

	.dataa(data_6[27]),
	.datab(gnd),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [27]),
	.datad(\data_6[16]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_6[27]),
	.cout());
// synopsys translate_off
defparam \data_6[27] .lut_mask = 16'hF0AA;
defparam \data_6[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N22
cycloneive_lcell_comb \data_6[26] (
// Equation(s):
// data_6[26] = (GLOBAL(\data_6[16]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [26]))) # (!GLOBAL(\data_6[16]~0clkctrl_outclk ) & (data_6[26]))

	.dataa(data_6[26]),
	.datab(gnd),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [26]),
	.datad(\data_6[16]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_6[26]),
	.cout());
// synopsys translate_off
defparam \data_6[26] .lut_mask = 16'hF0AA;
defparam \data_6[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N4
cycloneive_lcell_comb \data_6[25] (
// Equation(s):
// data_6[25] = (GLOBAL(\data_6[16]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [25]))) # (!GLOBAL(\data_6[16]~0clkctrl_outclk ) & (data_6[25]))

	.dataa(gnd),
	.datab(data_6[25]),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [25]),
	.datad(\data_6[16]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_6[25]),
	.cout());
// synopsys translate_off
defparam \data_6[25] .lut_mask = 16'hF0CC;
defparam \data_6[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N30
cycloneive_lcell_comb \Add16~50 (
// Equation(s):
// \Add16~50_combout  = (data_6[25] & ((\Add15~50_combout  & (\Add16~49  & VCC)) # (!\Add15~50_combout  & (!\Add16~49 )))) # (!data_6[25] & ((\Add15~50_combout  & (!\Add16~49 )) # (!\Add15~50_combout  & ((\Add16~49 ) # (GND)))))
// \Add16~51  = CARRY((data_6[25] & (!\Add15~50_combout  & !\Add16~49 )) # (!data_6[25] & ((!\Add16~49 ) # (!\Add15~50_combout ))))

	.dataa(data_6[25]),
	.datab(\Add15~50_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add16~49 ),
	.combout(\Add16~50_combout ),
	.cout(\Add16~51 ));
// synopsys translate_off
defparam \Add16~50 .lut_mask = 16'h9617;
defparam \Add16~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N0
cycloneive_lcell_comb \Add16~52 (
// Equation(s):
// \Add16~52_combout  = ((\Add15~52_combout  $ (data_6[26] $ (!\Add16~51 )))) # (GND)
// \Add16~53  = CARRY((\Add15~52_combout  & ((data_6[26]) # (!\Add16~51 ))) # (!\Add15~52_combout  & (data_6[26] & !\Add16~51 )))

	.dataa(\Add15~52_combout ),
	.datab(data_6[26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add16~51 ),
	.combout(\Add16~52_combout ),
	.cout(\Add16~53 ));
// synopsys translate_off
defparam \Add16~52 .lut_mask = 16'h698E;
defparam \Add16~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N2
cycloneive_lcell_comb \Add16~54 (
// Equation(s):
// \Add16~54_combout  = (\Add15~54_combout  & ((data_6[27] & (\Add16~53  & VCC)) # (!data_6[27] & (!\Add16~53 )))) # (!\Add15~54_combout  & ((data_6[27] & (!\Add16~53 )) # (!data_6[27] & ((\Add16~53 ) # (GND)))))
// \Add16~55  = CARRY((\Add15~54_combout  & (!data_6[27] & !\Add16~53 )) # (!\Add15~54_combout  & ((!\Add16~53 ) # (!data_6[27]))))

	.dataa(\Add15~54_combout ),
	.datab(data_6[27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add16~53 ),
	.combout(\Add16~54_combout ),
	.cout(\Add16~55 ));
// synopsys translate_off
defparam \Add16~54 .lut_mask = 16'h9617;
defparam \Add16~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N4
cycloneive_lcell_comb \Add16~56 (
// Equation(s):
// \Add16~56_combout  = ((data_6[28] $ (\Add15~56_combout  $ (!\Add16~55 )))) # (GND)
// \Add16~57  = CARRY((data_6[28] & ((\Add15~56_combout ) # (!\Add16~55 ))) # (!data_6[28] & (\Add15~56_combout  & !\Add16~55 )))

	.dataa(data_6[28]),
	.datab(\Add15~56_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add16~55 ),
	.combout(\Add16~56_combout ),
	.cout(\Add16~57 ));
// synopsys translate_off
defparam \Add16~56 .lut_mask = 16'h698E;
defparam \Add16~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N6
cycloneive_lcell_comb \Add16~58 (
// Equation(s):
// \Add16~58_combout  = (data_6[29] & ((\Add15~58_combout  & (\Add16~57  & VCC)) # (!\Add15~58_combout  & (!\Add16~57 )))) # (!data_6[29] & ((\Add15~58_combout  & (!\Add16~57 )) # (!\Add15~58_combout  & ((\Add16~57 ) # (GND)))))
// \Add16~59  = CARRY((data_6[29] & (!\Add15~58_combout  & !\Add16~57 )) # (!data_6[29] & ((!\Add16~57 ) # (!\Add15~58_combout ))))

	.dataa(data_6[29]),
	.datab(\Add15~58_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add16~57 ),
	.combout(\Add16~58_combout ),
	.cout(\Add16~59 ));
// synopsys translate_off
defparam \Add16~58 .lut_mask = 16'h9617;
defparam \Add16~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N8
cycloneive_lcell_comb \Add16~60 (
// Equation(s):
// \Add16~60_combout  = ((\Add15~60_combout  $ (data_6[30] $ (!\Add16~59 )))) # (GND)
// \Add16~61  = CARRY((\Add15~60_combout  & ((data_6[30]) # (!\Add16~59 ))) # (!\Add15~60_combout  & (data_6[30] & !\Add16~59 )))

	.dataa(\Add15~60_combout ),
	.datab(data_6[30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add16~59 ),
	.combout(\Add16~60_combout ),
	.cout(\Add16~61 ));
// synopsys translate_off
defparam \Add16~60 .lut_mask = 16'h698E;
defparam \Add16~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N10
cycloneive_lcell_comb \Add16~62 (
// Equation(s):
// \Add16~62_combout  = (\Add15~62_combout  & ((data_6[31] & (\Add16~61  & VCC)) # (!data_6[31] & (!\Add16~61 )))) # (!\Add15~62_combout  & ((data_6[31] & (!\Add16~61 )) # (!data_6[31] & ((\Add16~61 ) # (GND)))))
// \Add16~63  = CARRY((\Add15~62_combout  & (!data_6[31] & !\Add16~61 )) # (!\Add15~62_combout  & ((!\Add16~61 ) # (!data_6[31]))))

	.dataa(\Add15~62_combout ),
	.datab(data_6[31]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add16~61 ),
	.combout(\Add16~62_combout ),
	.cout(\Add16~63 ));
// synopsys translate_off
defparam \Add16~62 .lut_mask = 16'h9617;
defparam \Add16~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N12
cycloneive_lcell_comb \Add16~64 (
// Equation(s):
// \Add16~64_combout  = (\Add15~64_combout  & (\Add16~63  $ (GND))) # (!\Add15~64_combout  & (!\Add16~63  & VCC))
// \Add16~65  = CARRY((\Add15~64_combout  & !\Add16~63 ))

	.dataa(\Add15~64_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add16~63 ),
	.combout(\Add16~64_combout ),
	.cout(\Add16~65 ));
// synopsys translate_off
defparam \Add16~64 .lut_mask = 16'hA50A;
defparam \Add16~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N24
cycloneive_lcell_comb \data_7[31] (
// Equation(s):
// data_7[31] = (GLOBAL(\data_7[31]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [31]))) # (!GLOBAL(\data_7[31]~0clkctrl_outclk ) & (data_7[31]))

	.dataa(gnd),
	.datab(data_7[31]),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [31]),
	.datad(\data_7[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_7[31]),
	.cout());
// synopsys translate_off
defparam \data_7[31] .lut_mask = 16'hF0CC;
defparam \data_7[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N30
cycloneive_lcell_comb \data_7[30] (
// Equation(s):
// data_7[30] = (GLOBAL(\data_7[31]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [30]))) # (!GLOBAL(\data_7[31]~0clkctrl_outclk ) & (data_7[30]))

	.dataa(data_7[30]),
	.datab(gnd),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [30]),
	.datad(\data_7[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_7[30]),
	.cout());
// synopsys translate_off
defparam \data_7[30] .lut_mask = 16'hF0AA;
defparam \data_7[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N20
cycloneive_lcell_comb \data_7[29] (
// Equation(s):
// data_7[29] = (GLOBAL(\data_7[31]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [29]))) # (!GLOBAL(\data_7[31]~0clkctrl_outclk ) & (data_7[29]))

	.dataa(gnd),
	.datab(data_7[29]),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [29]),
	.datad(\data_7[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_7[29]),
	.cout());
// synopsys translate_off
defparam \data_7[29] .lut_mask = 16'hF0CC;
defparam \data_7[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N26
cycloneive_lcell_comb \data_7[28] (
// Equation(s):
// data_7[28] = (GLOBAL(\data_7[31]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [28]))) # (!GLOBAL(\data_7[31]~0clkctrl_outclk ) & (data_7[28]))

	.dataa(data_7[28]),
	.datab(gnd),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [28]),
	.datad(\data_7[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_7[28]),
	.cout());
// synopsys translate_off
defparam \data_7[28] .lut_mask = 16'hF0AA;
defparam \data_7[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N24
cycloneive_lcell_comb \data_7[27] (
// Equation(s):
// data_7[27] = (GLOBAL(\data_7[31]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [27]))) # (!GLOBAL(\data_7[31]~0clkctrl_outclk ) & (data_7[27]))

	.dataa(gnd),
	.datab(data_7[27]),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [27]),
	.datad(\data_7[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_7[27]),
	.cout());
// synopsys translate_off
defparam \data_7[27] .lut_mask = 16'hF0CC;
defparam \data_7[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N26
cycloneive_lcell_comb \data_7[26] (
// Equation(s):
// data_7[26] = (GLOBAL(\data_7[31]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [26]))) # (!GLOBAL(\data_7[31]~0clkctrl_outclk ) & (data_7[26]))

	.dataa(data_7[26]),
	.datab(gnd),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [26]),
	.datad(\data_7[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_7[26]),
	.cout());
// synopsys translate_off
defparam \data_7[26] .lut_mask = 16'hF0AA;
defparam \data_7[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N22
cycloneive_lcell_comb \data_7[25] (
// Equation(s):
// data_7[25] = (GLOBAL(\data_7[31]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [25]))) # (!GLOBAL(\data_7[31]~0clkctrl_outclk ) & (data_7[25]))

	.dataa(data_7[25]),
	.datab(gnd),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [25]),
	.datad(\data_7[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_7[25]),
	.cout());
// synopsys translate_off
defparam \data_7[25] .lut_mask = 16'hF0AA;
defparam \data_7[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N28
cycloneive_lcell_comb \Add17~50 (
// Equation(s):
// \Add17~50_combout  = (data_7[25] & ((\Add16~50_combout  & (\Add17~49  & VCC)) # (!\Add16~50_combout  & (!\Add17~49 )))) # (!data_7[25] & ((\Add16~50_combout  & (!\Add17~49 )) # (!\Add16~50_combout  & ((\Add17~49 ) # (GND)))))
// \Add17~51  = CARRY((data_7[25] & (!\Add16~50_combout  & !\Add17~49 )) # (!data_7[25] & ((!\Add17~49 ) # (!\Add16~50_combout ))))

	.dataa(data_7[25]),
	.datab(\Add16~50_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add17~49 ),
	.combout(\Add17~50_combout ),
	.cout(\Add17~51 ));
// synopsys translate_off
defparam \Add17~50 .lut_mask = 16'h9617;
defparam \Add17~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N30
cycloneive_lcell_comb \Add17~52 (
// Equation(s):
// \Add17~52_combout  = ((data_7[26] $ (\Add16~52_combout  $ (!\Add17~51 )))) # (GND)
// \Add17~53  = CARRY((data_7[26] & ((\Add16~52_combout ) # (!\Add17~51 ))) # (!data_7[26] & (\Add16~52_combout  & !\Add17~51 )))

	.dataa(data_7[26]),
	.datab(\Add16~52_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add17~51 ),
	.combout(\Add17~52_combout ),
	.cout(\Add17~53 ));
// synopsys translate_off
defparam \Add17~52 .lut_mask = 16'h698E;
defparam \Add17~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N0
cycloneive_lcell_comb \Add17~54 (
// Equation(s):
// \Add17~54_combout  = (\Add16~54_combout  & ((data_7[27] & (\Add17~53  & VCC)) # (!data_7[27] & (!\Add17~53 )))) # (!\Add16~54_combout  & ((data_7[27] & (!\Add17~53 )) # (!data_7[27] & ((\Add17~53 ) # (GND)))))
// \Add17~55  = CARRY((\Add16~54_combout  & (!data_7[27] & !\Add17~53 )) # (!\Add16~54_combout  & ((!\Add17~53 ) # (!data_7[27]))))

	.dataa(\Add16~54_combout ),
	.datab(data_7[27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add17~53 ),
	.combout(\Add17~54_combout ),
	.cout(\Add17~55 ));
// synopsys translate_off
defparam \Add17~54 .lut_mask = 16'h9617;
defparam \Add17~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N2
cycloneive_lcell_comb \Add17~56 (
// Equation(s):
// \Add17~56_combout  = ((data_7[28] $ (\Add16~56_combout  $ (!\Add17~55 )))) # (GND)
// \Add17~57  = CARRY((data_7[28] & ((\Add16~56_combout ) # (!\Add17~55 ))) # (!data_7[28] & (\Add16~56_combout  & !\Add17~55 )))

	.dataa(data_7[28]),
	.datab(\Add16~56_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add17~55 ),
	.combout(\Add17~56_combout ),
	.cout(\Add17~57 ));
// synopsys translate_off
defparam \Add17~56 .lut_mask = 16'h698E;
defparam \Add17~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N4
cycloneive_lcell_comb \Add17~58 (
// Equation(s):
// \Add17~58_combout  = (data_7[29] & ((\Add16~58_combout  & (\Add17~57  & VCC)) # (!\Add16~58_combout  & (!\Add17~57 )))) # (!data_7[29] & ((\Add16~58_combout  & (!\Add17~57 )) # (!\Add16~58_combout  & ((\Add17~57 ) # (GND)))))
// \Add17~59  = CARRY((data_7[29] & (!\Add16~58_combout  & !\Add17~57 )) # (!data_7[29] & ((!\Add17~57 ) # (!\Add16~58_combout ))))

	.dataa(data_7[29]),
	.datab(\Add16~58_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add17~57 ),
	.combout(\Add17~58_combout ),
	.cout(\Add17~59 ));
// synopsys translate_off
defparam \Add17~58 .lut_mask = 16'h9617;
defparam \Add17~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N6
cycloneive_lcell_comb \Add17~60 (
// Equation(s):
// \Add17~60_combout  = ((\Add16~60_combout  $ (data_7[30] $ (!\Add17~59 )))) # (GND)
// \Add17~61  = CARRY((\Add16~60_combout  & ((data_7[30]) # (!\Add17~59 ))) # (!\Add16~60_combout  & (data_7[30] & !\Add17~59 )))

	.dataa(\Add16~60_combout ),
	.datab(data_7[30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add17~59 ),
	.combout(\Add17~60_combout ),
	.cout(\Add17~61 ));
// synopsys translate_off
defparam \Add17~60 .lut_mask = 16'h698E;
defparam \Add17~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N8
cycloneive_lcell_comb \Add17~62 (
// Equation(s):
// \Add17~62_combout  = (\Add16~62_combout  & ((data_7[31] & (\Add17~61  & VCC)) # (!data_7[31] & (!\Add17~61 )))) # (!\Add16~62_combout  & ((data_7[31] & (!\Add17~61 )) # (!data_7[31] & ((\Add17~61 ) # (GND)))))
// \Add17~63  = CARRY((\Add16~62_combout  & (!data_7[31] & !\Add17~61 )) # (!\Add16~62_combout  & ((!\Add17~61 ) # (!data_7[31]))))

	.dataa(\Add16~62_combout ),
	.datab(data_7[31]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add17~61 ),
	.combout(\Add17~62_combout ),
	.cout(\Add17~63 ));
// synopsys translate_off
defparam \Add17~62 .lut_mask = 16'h9617;
defparam \Add17~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N10
cycloneive_lcell_comb \Add17~64 (
// Equation(s):
// \Add17~64_combout  = (\Add16~64_combout  & (\Add17~63  $ (GND))) # (!\Add16~64_combout  & (!\Add17~63  & VCC))
// \Add17~65  = CARRY((\Add16~64_combout  & !\Add17~63 ))

	.dataa(\Add16~64_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add17~63 ),
	.combout(\Add17~64_combout ),
	.cout(\Add17~65 ));
// synopsys translate_off
defparam \Add17~64 .lut_mask = 16'hA50A;
defparam \Add17~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N28
cycloneive_lcell_comb \data_8[31] (
// Equation(s):
// data_8[31] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [31]))) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & (data_8[31]))

	.dataa(gnd),
	.datab(data_8[31]),
	.datac(\data_8[31]~0clkctrl_outclk ),
	.datad(\rr5|altsyncram_component|auto_generated|q_b [31]),
	.cin(gnd),
	.combout(data_8[31]),
	.cout());
// synopsys translate_off
defparam \data_8[31] .lut_mask = 16'hFC0C;
defparam \data_8[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N26
cycloneive_lcell_comb \data_8[30] (
// Equation(s):
// data_8[30] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & (\rr5|altsyncram_component|auto_generated|q_b [30])) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((data_8[30])))

	.dataa(gnd),
	.datab(\rr5|altsyncram_component|auto_generated|q_b [30]),
	.datac(data_8[30]),
	.datad(\data_8[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_8[30]),
	.cout());
// synopsys translate_off
defparam \data_8[30] .lut_mask = 16'hCCF0;
defparam \data_8[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N22
cycloneive_lcell_comb \data_8[29] (
// Equation(s):
// data_8[29] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [29]))) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & (data_8[29]))

	.dataa(data_8[29]),
	.datab(gnd),
	.datac(\data_8[31]~0clkctrl_outclk ),
	.datad(\rr5|altsyncram_component|auto_generated|q_b [29]),
	.cin(gnd),
	.combout(data_8[29]),
	.cout());
// synopsys translate_off
defparam \data_8[29] .lut_mask = 16'hFA0A;
defparam \data_8[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N20
cycloneive_lcell_comb \data_8[28] (
// Equation(s):
// data_8[28] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & (\rr5|altsyncram_component|auto_generated|q_b [28])) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((data_8[28])))

	.dataa(\rr5|altsyncram_component|auto_generated|q_b [28]),
	.datab(data_8[28]),
	.datac(gnd),
	.datad(\data_8[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_8[28]),
	.cout());
// synopsys translate_off
defparam \data_8[28] .lut_mask = 16'hAACC;
defparam \data_8[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N18
cycloneive_lcell_comb \data_8[27] (
// Equation(s):
// data_8[27] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((\rr5|altsyncram_component|auto_generated|q_b [27]))) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & (data_8[27]))

	.dataa(gnd),
	.datab(data_8[27]),
	.datac(\rr5|altsyncram_component|auto_generated|q_b [27]),
	.datad(\data_8[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_8[27]),
	.cout());
// synopsys translate_off
defparam \data_8[27] .lut_mask = 16'hF0CC;
defparam \data_8[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N2
cycloneive_lcell_comb \data_8[26] (
// Equation(s):
// data_8[26] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & (\rr5|altsyncram_component|auto_generated|q_b [26])) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((data_8[26])))

	.dataa(\rr5|altsyncram_component|auto_generated|q_b [26]),
	.datab(gnd),
	.datac(\data_8[31]~0clkctrl_outclk ),
	.datad(data_8[26]),
	.cin(gnd),
	.combout(data_8[26]),
	.cout());
// synopsys translate_off
defparam \data_8[26] .lut_mask = 16'hAFA0;
defparam \data_8[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N28
cycloneive_lcell_comb \data_8[25] (
// Equation(s):
// data_8[25] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & (\rr5|altsyncram_component|auto_generated|q_b [25])) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((data_8[25])))

	.dataa(\rr5|altsyncram_component|auto_generated|q_b [25]),
	.datab(data_8[25]),
	.datac(gnd),
	.datad(\data_8[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(data_8[25]),
	.cout());
// synopsys translate_off
defparam \data_8[25] .lut_mask = 16'hAACC;
defparam \data_8[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N28
cycloneive_lcell_comb \Add18~50 (
// Equation(s):
// \Add18~50_combout  = (data_8[25] & ((\Add17~50_combout  & (\Add18~49  & VCC)) # (!\Add17~50_combout  & (!\Add18~49 )))) # (!data_8[25] & ((\Add17~50_combout  & (!\Add18~49 )) # (!\Add17~50_combout  & ((\Add18~49 ) # (GND)))))
// \Add18~51  = CARRY((data_8[25] & (!\Add17~50_combout  & !\Add18~49 )) # (!data_8[25] & ((!\Add18~49 ) # (!\Add17~50_combout ))))

	.dataa(data_8[25]),
	.datab(\Add17~50_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add18~49 ),
	.combout(\Add18~50_combout ),
	.cout(\Add18~51 ));
// synopsys translate_off
defparam \Add18~50 .lut_mask = 16'h9617;
defparam \Add18~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N30
cycloneive_lcell_comb \Add18~52 (
// Equation(s):
// \Add18~52_combout  = ((data_8[26] $ (\Add17~52_combout  $ (!\Add18~51 )))) # (GND)
// \Add18~53  = CARRY((data_8[26] & ((\Add17~52_combout ) # (!\Add18~51 ))) # (!data_8[26] & (\Add17~52_combout  & !\Add18~51 )))

	.dataa(data_8[26]),
	.datab(\Add17~52_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add18~51 ),
	.combout(\Add18~52_combout ),
	.cout(\Add18~53 ));
// synopsys translate_off
defparam \Add18~52 .lut_mask = 16'h698E;
defparam \Add18~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N0
cycloneive_lcell_comb \Add18~54 (
// Equation(s):
// \Add18~54_combout  = (\Add17~54_combout  & ((data_8[27] & (\Add18~53  & VCC)) # (!data_8[27] & (!\Add18~53 )))) # (!\Add17~54_combout  & ((data_8[27] & (!\Add18~53 )) # (!data_8[27] & ((\Add18~53 ) # (GND)))))
// \Add18~55  = CARRY((\Add17~54_combout  & (!data_8[27] & !\Add18~53 )) # (!\Add17~54_combout  & ((!\Add18~53 ) # (!data_8[27]))))

	.dataa(\Add17~54_combout ),
	.datab(data_8[27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add18~53 ),
	.combout(\Add18~54_combout ),
	.cout(\Add18~55 ));
// synopsys translate_off
defparam \Add18~54 .lut_mask = 16'h9617;
defparam \Add18~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N2
cycloneive_lcell_comb \Add18~56 (
// Equation(s):
// \Add18~56_combout  = ((\Add17~56_combout  $ (data_8[28] $ (!\Add18~55 )))) # (GND)
// \Add18~57  = CARRY((\Add17~56_combout  & ((data_8[28]) # (!\Add18~55 ))) # (!\Add17~56_combout  & (data_8[28] & !\Add18~55 )))

	.dataa(\Add17~56_combout ),
	.datab(data_8[28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add18~55 ),
	.combout(\Add18~56_combout ),
	.cout(\Add18~57 ));
// synopsys translate_off
defparam \Add18~56 .lut_mask = 16'h698E;
defparam \Add18~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N4
cycloneive_lcell_comb \Add18~58 (
// Equation(s):
// \Add18~58_combout  = (data_8[29] & ((\Add17~58_combout  & (\Add18~57  & VCC)) # (!\Add17~58_combout  & (!\Add18~57 )))) # (!data_8[29] & ((\Add17~58_combout  & (!\Add18~57 )) # (!\Add17~58_combout  & ((\Add18~57 ) # (GND)))))
// \Add18~59  = CARRY((data_8[29] & (!\Add17~58_combout  & !\Add18~57 )) # (!data_8[29] & ((!\Add18~57 ) # (!\Add17~58_combout ))))

	.dataa(data_8[29]),
	.datab(\Add17~58_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add18~57 ),
	.combout(\Add18~58_combout ),
	.cout(\Add18~59 ));
// synopsys translate_off
defparam \Add18~58 .lut_mask = 16'h9617;
defparam \Add18~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N6
cycloneive_lcell_comb \Add18~60 (
// Equation(s):
// \Add18~60_combout  = ((data_8[30] $ (\Add17~60_combout  $ (!\Add18~59 )))) # (GND)
// \Add18~61  = CARRY((data_8[30] & ((\Add17~60_combout ) # (!\Add18~59 ))) # (!data_8[30] & (\Add17~60_combout  & !\Add18~59 )))

	.dataa(data_8[30]),
	.datab(\Add17~60_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add18~59 ),
	.combout(\Add18~60_combout ),
	.cout(\Add18~61 ));
// synopsys translate_off
defparam \Add18~60 .lut_mask = 16'h698E;
defparam \Add18~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N8
cycloneive_lcell_comb \Add18~62 (
// Equation(s):
// \Add18~62_combout  = (\Add17~62_combout  & ((data_8[31] & (\Add18~61  & VCC)) # (!data_8[31] & (!\Add18~61 )))) # (!\Add17~62_combout  & ((data_8[31] & (!\Add18~61 )) # (!data_8[31] & ((\Add18~61 ) # (GND)))))
// \Add18~63  = CARRY((\Add17~62_combout  & (!data_8[31] & !\Add18~61 )) # (!\Add17~62_combout  & ((!\Add18~61 ) # (!data_8[31]))))

	.dataa(\Add17~62_combout ),
	.datab(data_8[31]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add18~61 ),
	.combout(\Add18~62_combout ),
	.cout(\Add18~63 ));
// synopsys translate_off
defparam \Add18~62 .lut_mask = 16'h9617;
defparam \Add18~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N10
cycloneive_lcell_comb \Add18~64 (
// Equation(s):
// \Add18~64_combout  = (\Add17~64_combout  & (\Add18~63  $ (GND))) # (!\Add17~64_combout  & (!\Add18~63  & VCC))
// \Add18~65  = CARRY((\Add17~64_combout  & !\Add18~63 ))

	.dataa(\Add17~64_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add18~63 ),
	.combout(\Add18~64_combout ),
	.cout(\Add18~65 ));
// synopsys translate_off
defparam \Add18~64 .lut_mask = 16'hA50A;
defparam \Add18~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N8
cycloneive_lcell_comb \sum[32] (
// Equation(s):
// sum[32] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((\Add18~64_combout ))) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & (sum[32]))

	.dataa(gnd),
	.datab(sum[32]),
	.datac(\data_8[31]~0clkctrl_outclk ),
	.datad(\Add18~64_combout ),
	.cin(gnd),
	.combout(sum[32]),
	.cout());
// synopsys translate_off
defparam \sum[32] .lut_mask = 16'hFC0C;
defparam \sum[32] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y49_N14
cycloneive_lcell_comb \sum_ram_data_in[32] (
// Equation(s):
// sum_ram_data_in[32] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & (sum[32])) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((sum_ram_data_in[32])))

	.dataa(sum[32]),
	.datab(gnd),
	.datac(sum_ram_data_in[32]),
	.datad(\data_8[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(sum_ram_data_in[32]),
	.cout());
// synopsys translate_off
defparam \sum_ram_data_in[32] .lut_mask = 16'hAAF0;
defparam \sum_ram_data_in[32] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N16
cycloneive_lcell_comb \Add13~66 (
// Equation(s):
// \Add13~66_combout  = \Add13~65 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add13~65 ),
	.combout(\Add13~66_combout ),
	.cout());
// synopsys translate_off
defparam \Add13~66 .lut_mask = 16'hF0F0;
defparam \Add13~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N16
cycloneive_lcell_comb \Add14~66 (
// Equation(s):
// \Add14~66_combout  = (\Add13~66_combout  & (!\Add14~65 )) # (!\Add13~66_combout  & ((\Add14~65 ) # (GND)))
// \Add14~67  = CARRY((!\Add14~65 ) # (!\Add13~66_combout ))

	.dataa(\Add13~66_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add14~65 ),
	.combout(\Add14~66_combout ),
	.cout(\Add14~67 ));
// synopsys translate_off
defparam \Add14~66 .lut_mask = 16'h5A5F;
defparam \Add14~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N14
cycloneive_lcell_comb \Add15~66 (
// Equation(s):
// \Add15~66_combout  = (\Add14~66_combout  & (!\Add15~65 )) # (!\Add14~66_combout  & ((\Add15~65 ) # (GND)))
// \Add15~67  = CARRY((!\Add15~65 ) # (!\Add14~66_combout ))

	.dataa(\Add14~66_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add15~65 ),
	.combout(\Add15~66_combout ),
	.cout(\Add15~67 ));
// synopsys translate_off
defparam \Add15~66 .lut_mask = 16'h5A5F;
defparam \Add15~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N14
cycloneive_lcell_comb \Add16~66 (
// Equation(s):
// \Add16~66_combout  = (\Add15~66_combout  & (!\Add16~65 )) # (!\Add15~66_combout  & ((\Add16~65 ) # (GND)))
// \Add16~67  = CARRY((!\Add16~65 ) # (!\Add15~66_combout ))

	.dataa(\Add15~66_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add16~65 ),
	.combout(\Add16~66_combout ),
	.cout(\Add16~67 ));
// synopsys translate_off
defparam \Add16~66 .lut_mask = 16'h5A5F;
defparam \Add16~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N12
cycloneive_lcell_comb \Add17~66 (
// Equation(s):
// \Add17~66_combout  = (\Add16~66_combout  & (!\Add17~65 )) # (!\Add16~66_combout  & ((\Add17~65 ) # (GND)))
// \Add17~67  = CARRY((!\Add17~65 ) # (!\Add16~66_combout ))

	.dataa(\Add16~66_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add17~65 ),
	.combout(\Add17~66_combout ),
	.cout(\Add17~67 ));
// synopsys translate_off
defparam \Add17~66 .lut_mask = 16'h5A5F;
defparam \Add17~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N12
cycloneive_lcell_comb \Add18~66 (
// Equation(s):
// \Add18~66_combout  = (\Add17~66_combout  & (!\Add18~65 )) # (!\Add17~66_combout  & ((\Add18~65 ) # (GND)))
// \Add18~67  = CARRY((!\Add18~65 ) # (!\Add17~66_combout ))

	.dataa(\Add17~66_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add18~65 ),
	.combout(\Add18~66_combout ),
	.cout(\Add18~67 ));
// synopsys translate_off
defparam \Add18~66 .lut_mask = 16'h5A5F;
defparam \Add18~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N22
cycloneive_lcell_comb \sum[33] (
// Equation(s):
// sum[33] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((\Add18~66_combout ))) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & (sum[33]))

	.dataa(sum[33]),
	.datab(gnd),
	.datac(\data_8[31]~0clkctrl_outclk ),
	.datad(\Add18~66_combout ),
	.cin(gnd),
	.combout(sum[33]),
	.cout());
// synopsys translate_off
defparam \sum[33] .lut_mask = 16'hFA0A;
defparam \sum[33] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y49_N28
cycloneive_lcell_comb \sum_ram_data_in[33] (
// Equation(s):
// sum_ram_data_in[33] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & (sum[33])) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((sum_ram_data_in[33])))

	.dataa(sum[33]),
	.datab(gnd),
	.datac(\data_8[31]~0clkctrl_outclk ),
	.datad(sum_ram_data_in[33]),
	.cin(gnd),
	.combout(sum_ram_data_in[33]),
	.cout());
// synopsys translate_off
defparam \sum_ram_data_in[33] .lut_mask = 16'hAFA0;
defparam \sum_ram_data_in[33] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y49_N0
cycloneive_ram_block \rr6|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\sum_write_en~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\sum_read_en~combout ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\sum_write_en~combout ),
	.ena1(\rr6|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({sum_ram_data_in[33],sum_ram_data_in[32],sum_ram_data_in[24],sum_ram_data_in[17],sum_ram_data_in[16],sum_ram_data_in[9],sum_ram_data_in[8],sum_ram_data_in[1],sum_ram_data_in[0]}),
	.portaaddr({sum_write_addr[9],sum_write_addr[8],sum_write_addr[7],sum_write_addr[6],sum_write_addr[5],sum_write_addr[4],sum_write_addr[3],sum_write_addr[2],sum_write_addr[1],sum_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({sum_read_addr[9],sum_read_addr[8],sum_read_addr[7],sum_read_addr[6],sum_read_addr[5],sum_read_addr[4],sum_read_addr[3],sum_read_addr[2],sum_read_addr[1],sum_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr6|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr6|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ALTSYNCRAM";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 9;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 768;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 40;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 9;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 1023;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 768;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 40;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X76_Y53_N30
cycloneive_lcell_comb \Selector59~0 (
// Equation(s):
// \Selector59~0_combout  = (internal_state[2]) # ((internal_state[1] & internal_state[0]))

	.dataa(internal_state[1]),
	.datab(gnd),
	.datac(internal_state[0]),
	.datad(internal_state[2]),
	.cin(gnd),
	.combout(\Selector59~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector59~0 .lut_mask = 16'hFFA0;
defparam \Selector59~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y53_N18
cycloneive_lcell_comb \Selector59~3 (
// Equation(s):
// \Selector59~3_combout  = (\Selector59~0_combout  & ((\rr6|altsyncram_component|auto_generated|q_b [16]) # ((!\Selector59~1_combout )))) # (!\Selector59~0_combout  & (((\rr6|altsyncram_component|auto_generated|q_b [32]) # (\Selector59~1_combout ))))

	.dataa(\rr6|altsyncram_component|auto_generated|q_b [16]),
	.datab(\rr6|altsyncram_component|auto_generated|q_b [32]),
	.datac(\Selector59~0_combout ),
	.datad(\Selector59~1_combout ),
	.cin(gnd),
	.combout(\Selector59~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector59~3 .lut_mask = 16'hAFFC;
defparam \Selector59~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y53_N28
cycloneive_lcell_comb \Selector59~2 (
// Equation(s):
// \Selector59~2_combout  = (\Selector59~0_combout  & (((\Selector59~1_combout ) # (\rr6|altsyncram_component|auto_generated|q_b [8])))) # (!\Selector59~0_combout  & ((\rr6|altsyncram_component|auto_generated|q_b [24]) # ((!\Selector59~1_combout ))))

	.dataa(\Selector59~0_combout ),
	.datab(\rr6|altsyncram_component|auto_generated|q_b [24]),
	.datac(\Selector59~1_combout ),
	.datad(\rr6|altsyncram_component|auto_generated|q_b [8]),
	.cin(gnd),
	.combout(\Selector59~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector59~2 .lut_mask = 16'hEFE5;
defparam \Selector59~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y53_N8
cycloneive_lcell_comb \Selector59~4 (
// Equation(s):
// \Selector59~4_combout  = (\Equal8~0_combout  & (((\rr6|altsyncram_component|auto_generated|q_b [0])))) # (!\Equal8~0_combout  & (\Selector59~3_combout  & (\Selector59~2_combout )))

	.dataa(\Selector59~3_combout ),
	.datab(\Selector59~2_combout ),
	.datac(\rr6|altsyncram_component|auto_generated|q_b [0]),
	.datad(\Equal8~0_combout ),
	.cin(gnd),
	.combout(\Selector59~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector59~4 .lut_mask = 16'hF088;
defparam \Selector59~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y53_N26
cycloneive_lcell_comb \com_tx_data[7]~1 (
// Equation(s):
// \com_tx_data[7]~1_combout  = (\com_tx_data[7]~0_combout  & ((internal_state[2] & (!internal_state[1])) # (!internal_state[2] & ((internal_state[1]) # (internal_state[0])))))

	.dataa(internal_state[2]),
	.datab(internal_state[1]),
	.datac(internal_state[0]),
	.datad(\com_tx_data[7]~0_combout ),
	.cin(gnd),
	.combout(\com_tx_data[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \com_tx_data[7]~1 .lut_mask = 16'h7600;
defparam \com_tx_data[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G5
cycloneive_clkctrl \com_tx_data[7]~1clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\com_tx_data[7]~1_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\com_tx_data[7]~1clkctrl_outclk ));
// synopsys translate_off
defparam \com_tx_data[7]~1clkctrl .clock_type = "global clock";
defparam \com_tx_data[7]~1clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X74_Y53_N12
cycloneive_lcell_comb \com_tx_data[0] (
// Equation(s):
// com_tx_data[0] = (GLOBAL(\com_tx_data[7]~1clkctrl_outclk ) & ((\Selector59~4_combout ))) # (!GLOBAL(\com_tx_data[7]~1clkctrl_outclk ) & (com_tx_data[0]))

	.dataa(com_tx_data[0]),
	.datab(gnd),
	.datac(\Selector59~4_combout ),
	.datad(\com_tx_data[7]~1clkctrl_outclk ),
	.cin(gnd),
	.combout(com_tx_data[0]),
	.cout());
// synopsys translate_off
defparam \com_tx_data[0] .lut_mask = 16'hF0AA;
defparam \com_tx_data[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y53_N13
dffeas \com|LEDG[0] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(com_tx_data[0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\com|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\com|LEDG [0]),
	.prn(vcc));
// synopsys translate_off
defparam \com|LEDG[0] .is_wysiwyg = "true";
defparam \com|LEDG[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N4
cycloneive_lcell_comb \sum[2] (
// Equation(s):
// sum[2] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & (\Add18~4_combout )) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((sum[2])))

	.dataa(gnd),
	.datab(\Add18~4_combout ),
	.datac(sum[2]),
	.datad(\data_8[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(sum[2]),
	.cout());
// synopsys translate_off
defparam \sum[2] .lut_mask = 16'hCCF0;
defparam \sum[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y48_N4
cycloneive_lcell_comb \sum_ram_data_in[2] (
// Equation(s):
// sum_ram_data_in[2] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & (sum[2])) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((sum_ram_data_in[2])))

	.dataa(gnd),
	.datab(sum[2]),
	.datac(\data_8[31]~0clkctrl_outclk ),
	.datad(sum_ram_data_in[2]),
	.cin(gnd),
	.combout(sum_ram_data_in[2]),
	.cout());
// synopsys translate_off
defparam \sum_ram_data_in[2] .lut_mask = 16'hCFC0;
defparam \sum_ram_data_in[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N8
cycloneive_lcell_comb \sum[3] (
// Equation(s):
// sum[3] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & (\Add18~6_combout )) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((sum[3])))

	.dataa(gnd),
	.datab(\Add18~6_combout ),
	.datac(sum[3]),
	.datad(\data_8[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(sum[3]),
	.cout());
// synopsys translate_off
defparam \sum[3] .lut_mask = 16'hCCF0;
defparam \sum[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y48_N30
cycloneive_lcell_comb \sum_ram_data_in[3] (
// Equation(s):
// sum_ram_data_in[3] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & (sum[3])) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((sum_ram_data_in[3])))

	.dataa(sum[3]),
	.datab(gnd),
	.datac(\data_8[31]~0clkctrl_outclk ),
	.datad(sum_ram_data_in[3]),
	.cin(gnd),
	.combout(sum_ram_data_in[3]),
	.cout());
// synopsys translate_off
defparam \sum_ram_data_in[3] .lut_mask = 16'hAFA0;
defparam \sum_ram_data_in[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N0
cycloneive_lcell_comb \sum[10] (
// Equation(s):
// sum[10] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((\Add18~20_combout ))) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & (sum[10]))

	.dataa(gnd),
	.datab(sum[10]),
	.datac(\Add18~20_combout ),
	.datad(\data_8[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(sum[10]),
	.cout());
// synopsys translate_off
defparam \sum[10] .lut_mask = 16'hF0CC;
defparam \sum[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y48_N26
cycloneive_lcell_comb \sum_ram_data_in[10] (
// Equation(s):
// sum_ram_data_in[10] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & (sum[10])) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((sum_ram_data_in[10])))

	.dataa(sum[10]),
	.datab(gnd),
	.datac(\data_8[31]~0clkctrl_outclk ),
	.datad(sum_ram_data_in[10]),
	.cin(gnd),
	.combout(sum_ram_data_in[10]),
	.cout());
// synopsys translate_off
defparam \sum_ram_data_in[10] .lut_mask = 16'hAFA0;
defparam \sum_ram_data_in[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N26
cycloneive_lcell_comb \sum[11] (
// Equation(s):
// sum[11] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & (\Add18~22_combout )) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((sum[11])))

	.dataa(\Add18~22_combout ),
	.datab(gnd),
	.datac(sum[11]),
	.datad(\data_8[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(sum[11]),
	.cout());
// synopsys translate_off
defparam \sum[11] .lut_mask = 16'hAAF0;
defparam \sum[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y48_N24
cycloneive_lcell_comb \sum_ram_data_in[11] (
// Equation(s):
// sum_ram_data_in[11] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & (sum[11])) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((sum_ram_data_in[11])))

	.dataa(sum[11]),
	.datab(gnd),
	.datac(\data_8[31]~0clkctrl_outclk ),
	.datad(sum_ram_data_in[11]),
	.cin(gnd),
	.combout(sum_ram_data_in[11]),
	.cout());
// synopsys translate_off
defparam \sum_ram_data_in[11] .lut_mask = 16'hAFA0;
defparam \sum_ram_data_in[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N28
cycloneive_lcell_comb \sum[18] (
// Equation(s):
// sum[18] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & (\Add18~36_combout )) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((sum[18])))

	.dataa(\Add18~36_combout ),
	.datab(gnd),
	.datac(\data_8[31]~0clkctrl_outclk ),
	.datad(sum[18]),
	.cin(gnd),
	.combout(sum[18]),
	.cout());
// synopsys translate_off
defparam \sum[18] .lut_mask = 16'hAFA0;
defparam \sum[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y48_N8
cycloneive_lcell_comb \sum_ram_data_in[18] (
// Equation(s):
// sum_ram_data_in[18] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & (sum[18])) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((sum_ram_data_in[18])))

	.dataa(gnd),
	.datab(sum[18]),
	.datac(\data_8[31]~0clkctrl_outclk ),
	.datad(sum_ram_data_in[18]),
	.cin(gnd),
	.combout(sum_ram_data_in[18]),
	.cout());
// synopsys translate_off
defparam \sum_ram_data_in[18] .lut_mask = 16'hCFC0;
defparam \sum_ram_data_in[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y48_N24
cycloneive_lcell_comb \sum[25] (
// Equation(s):
// sum[25] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((\Add18~50_combout ))) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & (sum[25]))

	.dataa(gnd),
	.datab(sum[25]),
	.datac(\Add18~50_combout ),
	.datad(\data_8[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(sum[25]),
	.cout());
// synopsys translate_off
defparam \sum[25] .lut_mask = 16'hF0CC;
defparam \sum[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y48_N8
cycloneive_lcell_comb \sum_ram_data_in[25] (
// Equation(s):
// sum_ram_data_in[25] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & (sum[25])) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((sum_ram_data_in[25])))

	.dataa(gnd),
	.datab(sum[25]),
	.datac(sum_ram_data_in[25]),
	.datad(\data_8[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(sum_ram_data_in[25]),
	.cout());
// synopsys translate_off
defparam \sum_ram_data_in[25] .lut_mask = 16'hCCF0;
defparam \sum_ram_data_in[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N30
cycloneive_lcell_comb \sum[26] (
// Equation(s):
// sum[26] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & (\Add18~52_combout )) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((sum[26])))

	.dataa(gnd),
	.datab(\Add18~52_combout ),
	.datac(sum[26]),
	.datad(\data_8[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(sum[26]),
	.cout());
// synopsys translate_off
defparam \sum[26] .lut_mask = 16'hCCF0;
defparam \sum[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y48_N10
cycloneive_lcell_comb \sum_ram_data_in[26] (
// Equation(s):
// sum_ram_data_in[26] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & (sum[26])) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((sum_ram_data_in[26])))

	.dataa(sum[26]),
	.datab(gnd),
	.datac(\data_8[31]~0clkctrl_outclk ),
	.datad(sum_ram_data_in[26]),
	.cin(gnd),
	.combout(sum_ram_data_in[26]),
	.cout());
// synopsys translate_off
defparam \sum_ram_data_in[26] .lut_mask = 16'hAFA0;
defparam \sum_ram_data_in[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N10
cycloneive_lcell_comb \sum[27] (
// Equation(s):
// sum[27] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((\Add18~54_combout ))) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & (sum[27]))

	.dataa(sum[27]),
	.datab(gnd),
	.datac(\Add18~54_combout ),
	.datad(\data_8[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(sum[27]),
	.cout());
// synopsys translate_off
defparam \sum[27] .lut_mask = 16'hF0AA;
defparam \sum[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y48_N2
cycloneive_lcell_comb \sum_ram_data_in[27] (
// Equation(s):
// sum_ram_data_in[27] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & (sum[27])) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((sum_ram_data_in[27])))

	.dataa(sum[27]),
	.datab(gnd),
	.datac(\data_8[31]~0clkctrl_outclk ),
	.datad(sum_ram_data_in[27]),
	.cin(gnd),
	.combout(sum_ram_data_in[27]),
	.cout());
// synopsys translate_off
defparam \sum_ram_data_in[27] .lut_mask = 16'hAFA0;
defparam \sum_ram_data_in[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N18
cycloneive_lcell_comb \Add14~68 (
// Equation(s):
// \Add14~68_combout  = !\Add14~67 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add14~67 ),
	.combout(\Add14~68_combout ),
	.cout());
// synopsys translate_off
defparam \Add14~68 .lut_mask = 16'h0F0F;
defparam \Add14~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N16
cycloneive_lcell_comb \Add15~68 (
// Equation(s):
// \Add15~68_combout  = (\Add14~68_combout  & (\Add15~67  $ (GND))) # (!\Add14~68_combout  & (!\Add15~67  & VCC))
// \Add15~69  = CARRY((\Add14~68_combout  & !\Add15~67 ))

	.dataa(\Add14~68_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add15~67 ),
	.combout(\Add15~68_combout ),
	.cout(\Add15~69 ));
// synopsys translate_off
defparam \Add15~68 .lut_mask = 16'hA50A;
defparam \Add15~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N16
cycloneive_lcell_comb \Add16~68 (
// Equation(s):
// \Add16~68_combout  = (\Add15~68_combout  & (\Add16~67  $ (GND))) # (!\Add15~68_combout  & (!\Add16~67  & VCC))
// \Add16~69  = CARRY((\Add15~68_combout  & !\Add16~67 ))

	.dataa(\Add15~68_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add16~67 ),
	.combout(\Add16~68_combout ),
	.cout(\Add16~69 ));
// synopsys translate_off
defparam \Add16~68 .lut_mask = 16'hA50A;
defparam \Add16~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N14
cycloneive_lcell_comb \Add17~68 (
// Equation(s):
// \Add17~68_combout  = (\Add16~68_combout  & (\Add17~67  $ (GND))) # (!\Add16~68_combout  & (!\Add17~67  & VCC))
// \Add17~69  = CARRY((\Add16~68_combout  & !\Add17~67 ))

	.dataa(\Add16~68_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add17~67 ),
	.combout(\Add17~68_combout ),
	.cout(\Add17~69 ));
// synopsys translate_off
defparam \Add17~68 .lut_mask = 16'hA50A;
defparam \Add17~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N14
cycloneive_lcell_comb \Add18~68 (
// Equation(s):
// \Add18~68_combout  = (\Add17~68_combout  & (\Add18~67  $ (GND))) # (!\Add17~68_combout  & (!\Add18~67  & VCC))
// \Add18~69  = CARRY((\Add17~68_combout  & !\Add18~67 ))

	.dataa(\Add17~68_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add18~67 ),
	.combout(\Add18~68_combout ),
	.cout(\Add18~69 ));
// synopsys translate_off
defparam \Add18~68 .lut_mask = 16'hA50A;
defparam \Add18~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N4
cycloneive_lcell_comb \sum[34] (
// Equation(s):
// sum[34] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((\Add18~68_combout ))) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & (sum[34]))

	.dataa(gnd),
	.datab(sum[34]),
	.datac(\data_8[31]~0clkctrl_outclk ),
	.datad(\Add18~68_combout ),
	.cin(gnd),
	.combout(sum[34]),
	.cout());
// synopsys translate_off
defparam \sum[34] .lut_mask = 16'hFC0C;
defparam \sum[34] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y48_N8
cycloneive_lcell_comb \sum_ram_data_in[34] (
// Equation(s):
// sum_ram_data_in[34] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & (sum[34])) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((sum_ram_data_in[34])))

	.dataa(gnd),
	.datab(sum[34]),
	.datac(\data_8[31]~0clkctrl_outclk ),
	.datad(sum_ram_data_in[34]),
	.cin(gnd),
	.combout(sum_ram_data_in[34]),
	.cout());
// synopsys translate_off
defparam \sum_ram_data_in[34] .lut_mask = 16'hCFC0;
defparam \sum_ram_data_in[34] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y48_N0
cycloneive_ram_block \rr6|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\sum_write_en~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\sum_read_en~combout ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\sum_write_en~combout ),
	.ena1(\rr6|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({sum_ram_data_in[34],sum_ram_data_in[27],sum_ram_data_in[26],sum_ram_data_in[25],sum_ram_data_in[18],sum_ram_data_in[11],sum_ram_data_in[10],sum_ram_data_in[3],sum_ram_data_in[2]}),
	.portaaddr({sum_write_addr[9],sum_write_addr[8],sum_write_addr[7],sum_write_addr[6],sum_write_addr[5],sum_write_addr[4],sum_write_addr[3],sum_write_addr[2],sum_write_addr[1],sum_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({sum_read_addr[9],sum_read_addr[8],sum_read_addr[7],sum_read_addr[6],sum_read_addr[5],sum_read_addr[4],sum_read_addr[3],sum_read_addr[2],sum_read_addr[1],sum_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr6|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr6|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ALTSYNCRAM";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 10;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 9;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 1023;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 768;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 40;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 10;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 9;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 1023;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 768;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 40;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X74_Y53_N4
cycloneive_lcell_comb \Selector18~1 (
// Equation(s):
// \Selector18~1_combout  = ((\Selector59~0_combout  & ((\rr6|altsyncram_component|auto_generated|q_b [17]))) # (!\Selector59~0_combout  & (\rr6|altsyncram_component|auto_generated|q_b [25]))) # (!\Selector59~1_combout )

	.dataa(\Selector59~0_combout ),
	.datab(\rr6|altsyncram_component|auto_generated|q_b [25]),
	.datac(\rr6|altsyncram_component|auto_generated|q_b [17]),
	.datad(\Selector59~1_combout ),
	.cin(gnd),
	.combout(\Selector18~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector18~1 .lut_mask = 16'hE4FF;
defparam \Selector18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y53_N26
cycloneive_lcell_comb \Selector18~0 (
// Equation(s):
// \Selector18~0_combout  = (\Selector59~1_combout ) # ((\Selector59~0_combout  & ((\rr6|altsyncram_component|auto_generated|q_b [9]))) # (!\Selector59~0_combout  & (\rr6|altsyncram_component|auto_generated|q_b [33])))

	.dataa(\Selector59~0_combout ),
	.datab(\rr6|altsyncram_component|auto_generated|q_b [33]),
	.datac(\rr6|altsyncram_component|auto_generated|q_b [9]),
	.datad(\Selector59~1_combout ),
	.cin(gnd),
	.combout(\Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector18~0 .lut_mask = 16'hFFE4;
defparam \Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y53_N10
cycloneive_lcell_comb \Selector18~2 (
// Equation(s):
// \Selector18~2_combout  = (\Equal8~0_combout  & (\rr6|altsyncram_component|auto_generated|q_b [1])) # (!\Equal8~0_combout  & (((\Selector18~1_combout  & \Selector18~0_combout ))))

	.dataa(\rr6|altsyncram_component|auto_generated|q_b [1]),
	.datab(\Selector18~1_combout ),
	.datac(\Selector18~0_combout ),
	.datad(\Equal8~0_combout ),
	.cin(gnd),
	.combout(\Selector18~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector18~2 .lut_mask = 16'hAAC0;
defparam \Selector18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y53_N6
cycloneive_lcell_comb \com_tx_data[1] (
// Equation(s):
// com_tx_data[1] = (GLOBAL(\com_tx_data[7]~1clkctrl_outclk ) & ((\Selector18~2_combout ))) # (!GLOBAL(\com_tx_data[7]~1clkctrl_outclk ) & (com_tx_data[1]))

	.dataa(com_tx_data[1]),
	.datab(gnd),
	.datac(\Selector18~2_combout ),
	.datad(\com_tx_data[7]~1clkctrl_outclk ),
	.cin(gnd),
	.combout(com_tx_data[1]),
	.cout());
// synopsys translate_off
defparam \com_tx_data[1] .lut_mask = 16'hF0AA;
defparam \com_tx_data[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y53_N7
dffeas \com|LEDG[1] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(com_tx_data[1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\com|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\com|LEDG [1]),
	.prn(vcc));
// synopsys translate_off
defparam \com|LEDG[1] .is_wysiwyg = "true";
defparam \com|LEDG[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y53_N6
cycloneive_lcell_comb \Selector17~2 (
// Equation(s):
// \Selector17~2_combout  = (\Selector59~0_combout  & ((\rr6|altsyncram_component|auto_generated|q_b [10]) # ((\Selector59~1_combout )))) # (!\Selector59~0_combout  & (((!\Selector59~1_combout  & \rr6|altsyncram_component|auto_generated|q_b [34]))))

	.dataa(\rr6|altsyncram_component|auto_generated|q_b [10]),
	.datab(\Selector59~0_combout ),
	.datac(\Selector59~1_combout ),
	.datad(\rr6|altsyncram_component|auto_generated|q_b [34]),
	.cin(gnd),
	.combout(\Selector17~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector17~2 .lut_mask = 16'hCBC8;
defparam \Selector17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y53_N10
cycloneive_lcell_comb \Selector17~3 (
// Equation(s):
// \Selector17~3_combout  = (\Selector17~2_combout  & ((\rr6|altsyncram_component|auto_generated|q_b [18]) # ((!\Selector59~1_combout )))) # (!\Selector17~2_combout  & (((\rr6|altsyncram_component|auto_generated|q_b [26] & \Selector59~1_combout ))))

	.dataa(\Selector17~2_combout ),
	.datab(\rr6|altsyncram_component|auto_generated|q_b [18]),
	.datac(\rr6|altsyncram_component|auto_generated|q_b [26]),
	.datad(\Selector59~1_combout ),
	.cin(gnd),
	.combout(\Selector17~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector17~3 .lut_mask = 16'hD8AA;
defparam \Selector17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y53_N26
cycloneive_lcell_comb \Selector17~4 (
// Equation(s):
// \Selector17~4_combout  = (internal_state[2] & ((internal_state[0] & (\rr6|altsyncram_component|auto_generated|q_b [2])) # (!internal_state[0] & ((\Selector17~3_combout ))))) # (!internal_state[2] & (((\Selector17~3_combout ))))

	.dataa(internal_state[2]),
	.datab(\rr6|altsyncram_component|auto_generated|q_b [2]),
	.datac(\Selector17~3_combout ),
	.datad(internal_state[0]),
	.cin(gnd),
	.combout(\Selector17~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector17~4 .lut_mask = 16'hD8F0;
defparam \Selector17~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y53_N22
cycloneive_lcell_comb \com_tx_data[2] (
// Equation(s):
// com_tx_data[2] = (GLOBAL(\com_tx_data[7]~1clkctrl_outclk ) & (\Selector17~4_combout )) # (!GLOBAL(\com_tx_data[7]~1clkctrl_outclk ) & ((com_tx_data[2])))

	.dataa(\Selector17~4_combout ),
	.datab(gnd),
	.datac(com_tx_data[2]),
	.datad(\com_tx_data[7]~1clkctrl_outclk ),
	.cin(gnd),
	.combout(com_tx_data[2]),
	.cout());
// synopsys translate_off
defparam \com_tx_data[2] .lut_mask = 16'hAAF0;
defparam \com_tx_data[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y53_N4
cycloneive_lcell_comb \com|LEDG[2]~feeder (
// Equation(s):
// \com|LEDG[2]~feeder_combout  = com_tx_data[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(com_tx_data[2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\com|LEDG[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \com|LEDG[2]~feeder .lut_mask = 16'hF0F0;
defparam \com|LEDG[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y53_N5
dffeas \com|LEDG[2] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\com|LEDG[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\com|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\com|LEDG [2]),
	.prn(vcc));
// synopsys translate_off
defparam \com|LEDG[2] .is_wysiwyg = "true";
defparam \com|LEDG[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N8
cycloneive_lcell_comb \sum[4] (
// Equation(s):
// sum[4] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & (\Add18~8_combout )) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((sum[4])))

	.dataa(\data_8[31]~0clkctrl_outclk ),
	.datab(\Add18~8_combout ),
	.datac(sum[4]),
	.datad(gnd),
	.cin(gnd),
	.combout(sum[4]),
	.cout());
// synopsys translate_off
defparam \sum[4] .lut_mask = 16'hD8D8;
defparam \sum[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y50_N10
cycloneive_lcell_comb \sum_ram_data_in[4] (
// Equation(s):
// sum_ram_data_in[4] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((sum[4]))) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & (sum_ram_data_in[4]))

	.dataa(sum_ram_data_in[4]),
	.datab(gnd),
	.datac(sum[4]),
	.datad(\data_8[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(sum_ram_data_in[4]),
	.cout());
// synopsys translate_off
defparam \sum_ram_data_in[4] .lut_mask = 16'hF0AA;
defparam \sum_ram_data_in[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N30
cycloneive_lcell_comb \sum[5] (
// Equation(s):
// sum[5] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & (\Add18~10_combout )) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((sum[5])))

	.dataa(\Add18~10_combout ),
	.datab(gnd),
	.datac(\data_8[31]~0clkctrl_outclk ),
	.datad(sum[5]),
	.cin(gnd),
	.combout(sum[5]),
	.cout());
// synopsys translate_off
defparam \sum[5] .lut_mask = 16'hAFA0;
defparam \sum[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y50_N20
cycloneive_lcell_comb \sum_ram_data_in[5] (
// Equation(s):
// sum_ram_data_in[5] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((sum[5]))) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & (sum_ram_data_in[5]))

	.dataa(gnd),
	.datab(sum_ram_data_in[5]),
	.datac(sum[5]),
	.datad(\data_8[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(sum_ram_data_in[5]),
	.cout());
// synopsys translate_off
defparam \sum_ram_data_in[5] .lut_mask = 16'hF0CC;
defparam \sum_ram_data_in[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N10
cycloneive_lcell_comb \sum[12] (
// Equation(s):
// sum[12] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((\Add18~24_combout ))) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & (sum[12]))

	.dataa(sum[12]),
	.datab(gnd),
	.datac(\Add18~24_combout ),
	.datad(\data_8[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(sum[12]),
	.cout());
// synopsys translate_off
defparam \sum[12] .lut_mask = 16'hF0AA;
defparam \sum[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y51_N12
cycloneive_lcell_comb \sum_ram_data_in[12] (
// Equation(s):
// sum_ram_data_in[12] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & (sum[12])) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((sum_ram_data_in[12])))

	.dataa(sum[12]),
	.datab(gnd),
	.datac(\data_8[31]~0clkctrl_outclk ),
	.datad(sum_ram_data_in[12]),
	.cin(gnd),
	.combout(sum_ram_data_in[12]),
	.cout());
// synopsys translate_off
defparam \sum_ram_data_in[12] .lut_mask = 16'hAFA0;
defparam \sum_ram_data_in[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N8
cycloneive_lcell_comb \sum[13] (
// Equation(s):
// sum[13] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & (\Add18~26_combout )) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((sum[13])))

	.dataa(gnd),
	.datab(\Add18~26_combout ),
	.datac(sum[13]),
	.datad(\data_8[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(sum[13]),
	.cout());
// synopsys translate_off
defparam \sum[13] .lut_mask = 16'hCCF0;
defparam \sum[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y50_N28
cycloneive_lcell_comb \sum_ram_data_in[13] (
// Equation(s):
// sum_ram_data_in[13] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((sum[13]))) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & (sum_ram_data_in[13]))

	.dataa(gnd),
	.datab(sum_ram_data_in[13]),
	.datac(sum[13]),
	.datad(\data_8[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(sum_ram_data_in[13]),
	.cout());
// synopsys translate_off
defparam \sum_ram_data_in[13] .lut_mask = 16'hF0CC;
defparam \sum_ram_data_in[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N24
cycloneive_lcell_comb \sum[19] (
// Equation(s):
// sum[19] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & (\Add18~38_combout )) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((sum[19])))

	.dataa(\Add18~38_combout ),
	.datab(gnd),
	.datac(\data_8[31]~0clkctrl_outclk ),
	.datad(sum[19]),
	.cin(gnd),
	.combout(sum[19]),
	.cout());
// synopsys translate_off
defparam \sum[19] .lut_mask = 16'hAFA0;
defparam \sum[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y50_N0
cycloneive_lcell_comb \sum_ram_data_in[19] (
// Equation(s):
// sum_ram_data_in[19] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & (sum[19])) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((sum_ram_data_in[19])))

	.dataa(sum[19]),
	.datab(sum_ram_data_in[19]),
	.datac(gnd),
	.datad(\data_8[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(sum_ram_data_in[19]),
	.cout());
// synopsys translate_off
defparam \sum_ram_data_in[19] .lut_mask = 16'hAACC;
defparam \sum_ram_data_in[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N26
cycloneive_lcell_comb \sum[20] (
// Equation(s):
// sum[20] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((\Add18~40_combout ))) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & (sum[20]))

	.dataa(sum[20]),
	.datab(gnd),
	.datac(\data_8[31]~0clkctrl_outclk ),
	.datad(\Add18~40_combout ),
	.cin(gnd),
	.combout(sum[20]),
	.cout());
// synopsys translate_off
defparam \sum[20] .lut_mask = 16'hFA0A;
defparam \sum[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N0
cycloneive_lcell_comb \sum_ram_data_in[20] (
// Equation(s):
// sum_ram_data_in[20] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & (sum[20])) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((sum_ram_data_in[20])))

	.dataa(sum[20]),
	.datab(sum_ram_data_in[20]),
	.datac(gnd),
	.datad(\data_8[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(sum_ram_data_in[20]),
	.cout());
// synopsys translate_off
defparam \sum_ram_data_in[20] .lut_mask = 16'hAACC;
defparam \sum_ram_data_in[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N26
cycloneive_lcell_comb \sum[28] (
// Equation(s):
// sum[28] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & (\Add18~56_combout )) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((sum[28])))

	.dataa(gnd),
	.datab(\Add18~56_combout ),
	.datac(sum[28]),
	.datad(\data_8[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(sum[28]),
	.cout());
// synopsys translate_off
defparam \sum[28] .lut_mask = 16'hCCF0;
defparam \sum[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y46_N0
cycloneive_lcell_comb \sum_ram_data_in[28] (
// Equation(s):
// sum_ram_data_in[28] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & (sum[28])) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((sum_ram_data_in[28])))

	.dataa(sum[28]),
	.datab(gnd),
	.datac(\data_8[31]~0clkctrl_outclk ),
	.datad(sum_ram_data_in[28]),
	.cin(gnd),
	.combout(sum_ram_data_in[28]),
	.cout());
// synopsys translate_off
defparam \sum_ram_data_in[28] .lut_mask = 16'hAFA0;
defparam \sum_ram_data_in[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N18
cycloneive_lcell_comb \Add15~70 (
// Equation(s):
// \Add15~70_combout  = \Add15~69 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add15~69 ),
	.combout(\Add15~70_combout ),
	.cout());
// synopsys translate_off
defparam \Add15~70 .lut_mask = 16'hF0F0;
defparam \Add15~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N18
cycloneive_lcell_comb \Add16~70 (
// Equation(s):
// \Add16~70_combout  = (\Add15~70_combout  & (!\Add16~69 )) # (!\Add15~70_combout  & ((\Add16~69 ) # (GND)))
// \Add16~71  = CARRY((!\Add16~69 ) # (!\Add15~70_combout ))

	.dataa(gnd),
	.datab(\Add15~70_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add16~69 ),
	.combout(\Add16~70_combout ),
	.cout(\Add16~71 ));
// synopsys translate_off
defparam \Add16~70 .lut_mask = 16'h3C3F;
defparam \Add16~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N16
cycloneive_lcell_comb \Add17~70 (
// Equation(s):
// \Add17~70_combout  = (\Add16~70_combout  & (!\Add17~69 )) # (!\Add16~70_combout  & ((\Add17~69 ) # (GND)))
// \Add17~71  = CARRY((!\Add17~69 ) # (!\Add16~70_combout ))

	.dataa(gnd),
	.datab(\Add16~70_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add17~69 ),
	.combout(\Add17~70_combout ),
	.cout(\Add17~71 ));
// synopsys translate_off
defparam \Add17~70 .lut_mask = 16'h3C3F;
defparam \Add17~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N16
cycloneive_lcell_comb \Add18~70 (
// Equation(s):
// \Add18~70_combout  = (\Add17~70_combout  & (!\Add18~69 )) # (!\Add17~70_combout  & ((\Add18~69 ) # (GND)))
// \Add18~71  = CARRY((!\Add18~69 ) # (!\Add17~70_combout ))

	.dataa(\Add17~70_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add18~69 ),
	.combout(\Add18~70_combout ),
	.cout(\Add18~71 ));
// synopsys translate_off
defparam \Add18~70 .lut_mask = 16'h5A5F;
defparam \Add18~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N28
cycloneive_lcell_comb \sum[35] (
// Equation(s):
// sum[35] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((\Add18~70_combout ))) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & (sum[35]))

	.dataa(gnd),
	.datab(sum[35]),
	.datac(\data_8[31]~0clkctrl_outclk ),
	.datad(\Add18~70_combout ),
	.cin(gnd),
	.combout(sum[35]),
	.cout());
// synopsys translate_off
defparam \sum[35] .lut_mask = 16'hFC0C;
defparam \sum[35] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y50_N6
cycloneive_lcell_comb \sum_ram_data_in[35] (
// Equation(s):
// sum_ram_data_in[35] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((sum[35]))) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & (sum_ram_data_in[35]))

	.dataa(sum_ram_data_in[35]),
	.datab(gnd),
	.datac(sum[35]),
	.datad(\data_8[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(sum_ram_data_in[35]),
	.cout());
// synopsys translate_off
defparam \sum_ram_data_in[35] .lut_mask = 16'hF0AA;
defparam \sum_ram_data_in[35] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N20
cycloneive_lcell_comb \Add16~72 (
// Equation(s):
// \Add16~72_combout  = !\Add16~71 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add16~71 ),
	.combout(\Add16~72_combout ),
	.cout());
// synopsys translate_off
defparam \Add16~72 .lut_mask = 16'h0F0F;
defparam \Add16~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N18
cycloneive_lcell_comb \Add17~72 (
// Equation(s):
// \Add17~72_combout  = (\Add16~72_combout  & (\Add17~71  $ (GND))) # (!\Add16~72_combout  & (!\Add17~71  & VCC))
// \Add17~73  = CARRY((\Add16~72_combout  & !\Add17~71 ))

	.dataa(gnd),
	.datab(\Add16~72_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add17~71 ),
	.combout(\Add17~72_combout ),
	.cout(\Add17~73 ));
// synopsys translate_off
defparam \Add17~72 .lut_mask = 16'hC30C;
defparam \Add17~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N18
cycloneive_lcell_comb \Add18~72 (
// Equation(s):
// \Add18~72_combout  = (\Add17~72_combout  & (\Add18~71  $ (GND))) # (!\Add17~72_combout  & (!\Add18~71  & VCC))
// \Add18~73  = CARRY((\Add17~72_combout  & !\Add18~71 ))

	.dataa(gnd),
	.datab(\Add17~72_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add18~71 ),
	.combout(\Add18~72_combout ),
	.cout(\Add18~73 ));
// synopsys translate_off
defparam \Add18~72 .lut_mask = 16'hC30C;
defparam \Add18~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N28
cycloneive_lcell_comb \sum[36] (
// Equation(s):
// sum[36] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((\Add18~72_combout ))) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & (sum[36]))

	.dataa(gnd),
	.datab(sum[36]),
	.datac(\data_8[31]~0clkctrl_outclk ),
	.datad(\Add18~72_combout ),
	.cin(gnd),
	.combout(sum[36]),
	.cout());
// synopsys translate_off
defparam \sum[36] .lut_mask = 16'hFC0C;
defparam \sum[36] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y50_N28
cycloneive_lcell_comb \sum_ram_data_in[36] (
// Equation(s):
// sum_ram_data_in[36] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & (sum[36])) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((sum_ram_data_in[36])))

	.dataa(gnd),
	.datab(sum[36]),
	.datac(\data_8[31]~0clkctrl_outclk ),
	.datad(sum_ram_data_in[36]),
	.cin(gnd),
	.combout(sum_ram_data_in[36]),
	.cout());
// synopsys translate_off
defparam \sum_ram_data_in[36] .lut_mask = 16'hCFC0;
defparam \sum_ram_data_in[36] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y50_N0
cycloneive_ram_block \rr6|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\sum_write_en~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\sum_read_en~combout ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\sum_write_en~combout ),
	.ena1(\rr6|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({sum_ram_data_in[36],sum_ram_data_in[35],sum_ram_data_in[28],sum_ram_data_in[20],sum_ram_data_in[19],sum_ram_data_in[13],sum_ram_data_in[12],sum_ram_data_in[5],sum_ram_data_in[4]}),
	.portaaddr({sum_write_addr[9],sum_write_addr[8],sum_write_addr[7],sum_write_addr[6],sum_write_addr[5],sum_write_addr[4],sum_write_addr[3],sum_write_addr[2],sum_write_addr[1],sum_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({sum_read_addr[9],sum_read_addr[8],sum_read_addr[7],sum_read_addr[6],sum_read_addr[5],sum_read_addr[4],sum_read_addr[3],sum_read_addr[2],sum_read_addr[1],sum_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr6|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr6|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ALTSYNCRAM";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 10;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 9;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 1023;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 768;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 40;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 10;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 9;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 1023;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 768;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 40;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X75_Y53_N30
cycloneive_lcell_comb \Selector16~2 (
// Equation(s):
// \Selector16~2_combout  = (\Selector59~0_combout  & (((\Selector59~1_combout )))) # (!\Selector59~0_combout  & ((\Selector59~1_combout  & ((\rr6|altsyncram_component|auto_generated|q_b [27]))) # (!\Selector59~1_combout  & 
// (\rr6|altsyncram_component|auto_generated|q_b [35]))))

	.dataa(\Selector59~0_combout ),
	.datab(\rr6|altsyncram_component|auto_generated|q_b [35]),
	.datac(\Selector59~1_combout ),
	.datad(\rr6|altsyncram_component|auto_generated|q_b [27]),
	.cin(gnd),
	.combout(\Selector16~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector16~2 .lut_mask = 16'hF4A4;
defparam \Selector16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y53_N14
cycloneive_lcell_comb \Selector16~3 (
// Equation(s):
// \Selector16~3_combout  = (\Selector59~0_combout  & ((\Selector16~2_combout  & (\rr6|altsyncram_component|auto_generated|q_b [19])) # (!\Selector16~2_combout  & ((\rr6|altsyncram_component|auto_generated|q_b [11]))))) # (!\Selector59~0_combout  & 
// (((\Selector16~2_combout ))))

	.dataa(\Selector59~0_combout ),
	.datab(\rr6|altsyncram_component|auto_generated|q_b [19]),
	.datac(\Selector16~2_combout ),
	.datad(\rr6|altsyncram_component|auto_generated|q_b [11]),
	.cin(gnd),
	.combout(\Selector16~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector16~3 .lut_mask = 16'hDAD0;
defparam \Selector16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y53_N18
cycloneive_lcell_comb \Selector16~4 (
// Equation(s):
// \Selector16~4_combout  = (internal_state[2] & ((internal_state[0] & ((\rr6|altsyncram_component|auto_generated|q_b [3]))) # (!internal_state[0] & (\Selector16~3_combout )))) # (!internal_state[2] & (\Selector16~3_combout ))

	.dataa(\Selector16~3_combout ),
	.datab(internal_state[2]),
	.datac(\rr6|altsyncram_component|auto_generated|q_b [3]),
	.datad(internal_state[0]),
	.cin(gnd),
	.combout(\Selector16~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector16~4 .lut_mask = 16'hE2AA;
defparam \Selector16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y53_N16
cycloneive_lcell_comb \com_tx_data[3] (
// Equation(s):
// com_tx_data[3] = (GLOBAL(\com_tx_data[7]~1clkctrl_outclk ) & ((\Selector16~4_combout ))) # (!GLOBAL(\com_tx_data[7]~1clkctrl_outclk ) & (com_tx_data[3]))

	.dataa(gnd),
	.datab(com_tx_data[3]),
	.datac(\Selector16~4_combout ),
	.datad(\com_tx_data[7]~1clkctrl_outclk ),
	.cin(gnd),
	.combout(com_tx_data[3]),
	.cout());
// synopsys translate_off
defparam \com_tx_data[3] .lut_mask = 16'hF0CC;
defparam \com_tx_data[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y53_N12
cycloneive_lcell_comb \com|LEDG[3]~feeder (
// Equation(s):
// \com|LEDG[3]~feeder_combout  = com_tx_data[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(com_tx_data[3]),
	.cin(gnd),
	.combout(\com|LEDG[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \com|LEDG[3]~feeder .lut_mask = 16'hFF00;
defparam \com|LEDG[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y53_N13
dffeas \com|LEDG[3] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\com|LEDG[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\com|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\com|LEDG [3]),
	.prn(vcc));
// synopsys translate_off
defparam \com|LEDG[3] .is_wysiwyg = "true";
defparam \com|LEDG[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y53_N4
cycloneive_lcell_comb \Selector15~2 (
// Equation(s):
// \Selector15~2_combout  = (\Selector59~1_combout  & (((\Selector59~0_combout )))) # (!\Selector59~1_combout  & ((\Selector59~0_combout  & (\rr6|altsyncram_component|auto_generated|q_b [12])) # (!\Selector59~0_combout  & 
// ((\rr6|altsyncram_component|auto_generated|q_b [36])))))

	.dataa(\rr6|altsyncram_component|auto_generated|q_b [12]),
	.datab(\Selector59~1_combout ),
	.datac(\rr6|altsyncram_component|auto_generated|q_b [36]),
	.datad(\Selector59~0_combout ),
	.cin(gnd),
	.combout(\Selector15~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector15~2 .lut_mask = 16'hEE30;
defparam \Selector15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y53_N26
cycloneive_lcell_comb \Selector15~3 (
// Equation(s):
// \Selector15~3_combout  = (\Selector15~2_combout  & (((\rr6|altsyncram_component|auto_generated|q_b [20]) # (!\Selector59~1_combout )))) # (!\Selector15~2_combout  & (\rr6|altsyncram_component|auto_generated|q_b [28] & ((\Selector59~1_combout ))))

	.dataa(\rr6|altsyncram_component|auto_generated|q_b [28]),
	.datab(\rr6|altsyncram_component|auto_generated|q_b [20]),
	.datac(\Selector15~2_combout ),
	.datad(\Selector59~1_combout ),
	.cin(gnd),
	.combout(\Selector15~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector15~3 .lut_mask = 16'hCAF0;
defparam \Selector15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y53_N8
cycloneive_lcell_comb \Selector15~4 (
// Equation(s):
// \Selector15~4_combout  = (internal_state[2] & ((internal_state[0] & ((\rr6|altsyncram_component|auto_generated|q_b [4]))) # (!internal_state[0] & (\Selector15~3_combout )))) # (!internal_state[2] & (\Selector15~3_combout ))

	.dataa(internal_state[2]),
	.datab(\Selector15~3_combout ),
	.datac(\rr6|altsyncram_component|auto_generated|q_b [4]),
	.datad(internal_state[0]),
	.cin(gnd),
	.combout(\Selector15~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector15~4 .lut_mask = 16'hE4CC;
defparam \Selector15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y53_N28
cycloneive_lcell_comb \com_tx_data[4] (
// Equation(s):
// com_tx_data[4] = (GLOBAL(\com_tx_data[7]~1clkctrl_outclk ) & ((\Selector15~4_combout ))) # (!GLOBAL(\com_tx_data[7]~1clkctrl_outclk ) & (com_tx_data[4]))

	.dataa(gnd),
	.datab(com_tx_data[4]),
	.datac(\com_tx_data[7]~1clkctrl_outclk ),
	.datad(\Selector15~4_combout ),
	.cin(gnd),
	.combout(com_tx_data[4]),
	.cout());
// synopsys translate_off
defparam \com_tx_data[4] .lut_mask = 16'hFC0C;
defparam \com_tx_data[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y53_N12
cycloneive_lcell_comb \com|LEDG[4]~feeder (
// Equation(s):
// \com|LEDG[4]~feeder_combout  = com_tx_data[4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(com_tx_data[4]),
	.cin(gnd),
	.combout(\com|LEDG[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \com|LEDG[4]~feeder .lut_mask = 16'hFF00;
defparam \com|LEDG[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y53_N13
dffeas \com|LEDG[4] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\com|LEDG[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\com|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\com|LEDG [4]),
	.prn(vcc));
// synopsys translate_off
defparam \com|LEDG[4] .is_wysiwyg = "true";
defparam \com|LEDG[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N6
cycloneive_lcell_comb \sum[6] (
// Equation(s):
// sum[6] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((\Add18~12_combout ))) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & (sum[6]))

	.dataa(sum[6]),
	.datab(\Add18~12_combout ),
	.datac(gnd),
	.datad(\data_8[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(sum[6]),
	.cout());
// synopsys translate_off
defparam \sum[6] .lut_mask = 16'hCCAA;
defparam \sum[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y47_N20
cycloneive_lcell_comb \sum_ram_data_in[6] (
// Equation(s):
// sum_ram_data_in[6] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & (sum[6])) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((sum_ram_data_in[6])))

	.dataa(gnd),
	.datab(sum[6]),
	.datac(\data_8[31]~0clkctrl_outclk ),
	.datad(sum_ram_data_in[6]),
	.cin(gnd),
	.combout(sum_ram_data_in[6]),
	.cout());
// synopsys translate_off
defparam \sum_ram_data_in[6] .lut_mask = 16'hCFC0;
defparam \sum_ram_data_in[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N12
cycloneive_lcell_comb \sum[7] (
// Equation(s):
// sum[7] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & (\Add18~14_combout )) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((sum[7])))

	.dataa(\Add18~14_combout ),
	.datab(gnd),
	.datac(\data_8[31]~0clkctrl_outclk ),
	.datad(sum[7]),
	.cin(gnd),
	.combout(sum[7]),
	.cout());
// synopsys translate_off
defparam \sum[7] .lut_mask = 16'hAFA0;
defparam \sum[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y47_N12
cycloneive_lcell_comb \sum_ram_data_in[7] (
// Equation(s):
// sum_ram_data_in[7] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & (sum[7])) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((sum_ram_data_in[7])))

	.dataa(sum[7]),
	.datab(gnd),
	.datac(\data_8[31]~0clkctrl_outclk ),
	.datad(sum_ram_data_in[7]),
	.cin(gnd),
	.combout(sum_ram_data_in[7]),
	.cout());
// synopsys translate_off
defparam \sum_ram_data_in[7] .lut_mask = 16'hAFA0;
defparam \sum_ram_data_in[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N18
cycloneive_lcell_comb \sum[14] (
// Equation(s):
// sum[14] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((\Add18~28_combout ))) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & (sum[14]))

	.dataa(gnd),
	.datab(sum[14]),
	.datac(\Add18~28_combout ),
	.datad(\data_8[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(sum[14]),
	.cout());
// synopsys translate_off
defparam \sum[14] .lut_mask = 16'hF0CC;
defparam \sum[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y47_N24
cycloneive_lcell_comb \sum_ram_data_in[14] (
// Equation(s):
// sum_ram_data_in[14] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & (sum[14])) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((sum_ram_data_in[14])))

	.dataa(gnd),
	.datab(sum[14]),
	.datac(\data_8[31]~0clkctrl_outclk ),
	.datad(sum_ram_data_in[14]),
	.cin(gnd),
	.combout(sum_ram_data_in[14]),
	.cout());
// synopsys translate_off
defparam \sum_ram_data_in[14] .lut_mask = 16'hCFC0;
defparam \sum_ram_data_in[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y47_N8
cycloneive_lcell_comb \sum[21] (
// Equation(s):
// sum[21] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((\Add18~42_combout ))) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & (sum[21]))

	.dataa(gnd),
	.datab(sum[21]),
	.datac(\Add18~42_combout ),
	.datad(\data_8[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(sum[21]),
	.cout());
// synopsys translate_off
defparam \sum[21] .lut_mask = 16'hF0CC;
defparam \sum[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N24
cycloneive_lcell_comb \sum_ram_data_in[21] (
// Equation(s):
// sum_ram_data_in[21] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & (sum[21])) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((sum_ram_data_in[21])))

	.dataa(gnd),
	.datab(sum[21]),
	.datac(sum_ram_data_in[21]),
	.datad(\data_8[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(sum_ram_data_in[21]),
	.cout());
// synopsys translate_off
defparam \sum_ram_data_in[21] .lut_mask = 16'hCCF0;
defparam \sum_ram_data_in[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y47_N14
cycloneive_lcell_comb \sum[22] (
// Equation(s):
// sum[22] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((\Add18~44_combout ))) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & (sum[22]))

	.dataa(gnd),
	.datab(sum[22]),
	.datac(\Add18~44_combout ),
	.datad(\data_8[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(sum[22]),
	.cout());
// synopsys translate_off
defparam \sum[22] .lut_mask = 16'hF0CC;
defparam \sum[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N26
cycloneive_lcell_comb \sum_ram_data_in[22] (
// Equation(s):
// sum_ram_data_in[22] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & (sum[22])) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((sum_ram_data_in[22])))

	.dataa(gnd),
	.datab(sum[22]),
	.datac(sum_ram_data_in[22]),
	.datad(\data_8[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(sum_ram_data_in[22]),
	.cout());
// synopsys translate_off
defparam \sum_ram_data_in[22] .lut_mask = 16'hCCF0;
defparam \sum_ram_data_in[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N2
cycloneive_lcell_comb \sum[29] (
// Equation(s):
// sum[29] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((\Add18~58_combout ))) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & (sum[29]))

	.dataa(gnd),
	.datab(sum[29]),
	.datac(\Add18~58_combout ),
	.datad(\data_8[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(sum[29]),
	.cout());
// synopsys translate_off
defparam \sum[29] .lut_mask = 16'hF0CC;
defparam \sum[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y47_N20
cycloneive_lcell_comb \sum_ram_data_in[29] (
// Equation(s):
// sum_ram_data_in[29] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & (sum[29])) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((sum_ram_data_in[29])))

	.dataa(sum[29]),
	.datab(gnd),
	.datac(\data_8[31]~0clkctrl_outclk ),
	.datad(sum_ram_data_in[29]),
	.cin(gnd),
	.combout(sum_ram_data_in[29]),
	.cout());
// synopsys translate_off
defparam \sum_ram_data_in[29] .lut_mask = 16'hAFA0;
defparam \sum_ram_data_in[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N24
cycloneive_lcell_comb \sum[30] (
// Equation(s):
// sum[30] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((\Add18~60_combout ))) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & (sum[30]))

	.dataa(gnd),
	.datab(sum[30]),
	.datac(\data_8[31]~0clkctrl_outclk ),
	.datad(\Add18~60_combout ),
	.cin(gnd),
	.combout(sum[30]),
	.cout());
// synopsys translate_off
defparam \sum[30] .lut_mask = 16'hFC0C;
defparam \sum[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y47_N18
cycloneive_lcell_comb \sum_ram_data_in[30] (
// Equation(s):
// sum_ram_data_in[30] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & (sum[30])) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((sum_ram_data_in[30])))

	.dataa(sum[30]),
	.datab(gnd),
	.datac(\data_8[31]~0clkctrl_outclk ),
	.datad(sum_ram_data_in[30]),
	.cin(gnd),
	.combout(sum_ram_data_in[30]),
	.cout());
// synopsys translate_off
defparam \sum_ram_data_in[30] .lut_mask = 16'hAFA0;
defparam \sum_ram_data_in[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N20
cycloneive_lcell_comb \Add17~74 (
// Equation(s):
// \Add17~74_combout  = \Add17~73 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add17~73 ),
	.combout(\Add17~74_combout ),
	.cout());
// synopsys translate_off
defparam \Add17~74 .lut_mask = 16'hF0F0;
defparam \Add17~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N20
cycloneive_lcell_comb \Add18~74 (
// Equation(s):
// \Add18~74_combout  = (\Add17~74_combout  & (!\Add18~73 )) # (!\Add17~74_combout  & ((\Add18~73 ) # (GND)))
// \Add18~75  = CARRY((!\Add18~73 ) # (!\Add17~74_combout ))

	.dataa(gnd),
	.datab(\Add17~74_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add18~73 ),
	.combout(\Add18~74_combout ),
	.cout(\Add18~75 ));
// synopsys translate_off
defparam \Add18~74 .lut_mask = 16'h3C3F;
defparam \Add18~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N16
cycloneive_lcell_comb \sum[37] (
// Equation(s):
// sum[37] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((\Add18~74_combout ))) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & (sum[37]))

	.dataa(gnd),
	.datab(sum[37]),
	.datac(\data_8[31]~0clkctrl_outclk ),
	.datad(\Add18~74_combout ),
	.cin(gnd),
	.combout(sum[37]),
	.cout());
// synopsys translate_off
defparam \sum[37] .lut_mask = 16'hFC0C;
defparam \sum[37] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y47_N26
cycloneive_lcell_comb \sum_ram_data_in[37] (
// Equation(s):
// sum_ram_data_in[37] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & (sum[37])) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((sum_ram_data_in[37])))

	.dataa(gnd),
	.datab(sum[37]),
	.datac(sum_ram_data_in[37]),
	.datad(\data_8[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(sum_ram_data_in[37]),
	.cout());
// synopsys translate_off
defparam \sum_ram_data_in[37] .lut_mask = 16'hCCF0;
defparam \sum_ram_data_in[37] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N22
cycloneive_lcell_comb \Add18~76 (
// Equation(s):
// \Add18~76_combout  = !\Add18~75 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add18~75 ),
	.combout(\Add18~76_combout ),
	.cout());
// synopsys translate_off
defparam \Add18~76 .lut_mask = 16'h0F0F;
defparam \Add18~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N30
cycloneive_lcell_comb \sum[38] (
// Equation(s):
// sum[38] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((\Add18~76_combout ))) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & (sum[38]))

	.dataa(sum[38]),
	.datab(gnd),
	.datac(\Add18~76_combout ),
	.datad(\data_8[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(sum[38]),
	.cout());
// synopsys translate_off
defparam \sum[38] .lut_mask = 16'hF0AA;
defparam \sum[38] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y47_N22
cycloneive_lcell_comb \sum_ram_data_in[38] (
// Equation(s):
// sum_ram_data_in[38] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & (sum[38])) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((sum_ram_data_in[38])))

	.dataa(gnd),
	.datab(sum[38]),
	.datac(sum_ram_data_in[38]),
	.datad(\data_8[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(sum_ram_data_in[38]),
	.cout());
// synopsys translate_off
defparam \sum_ram_data_in[38] .lut_mask = 16'hCCF0;
defparam \sum_ram_data_in[38] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y47_N0
cycloneive_ram_block \rr6|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\sum_write_en~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\sum_read_en~combout ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\sum_write_en~combout ),
	.ena1(\rr6|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({sum_ram_data_in[38],sum_ram_data_in[37],sum_ram_data_in[30],sum_ram_data_in[29],sum_ram_data_in[22],sum_ram_data_in[21],sum_ram_data_in[14],sum_ram_data_in[7],sum_ram_data_in[6]}),
	.portaaddr({sum_write_addr[9],sum_write_addr[8],sum_write_addr[7],sum_write_addr[6],sum_write_addr[5],sum_write_addr[4],sum_write_addr[3],sum_write_addr[2],sum_write_addr[1],sum_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({sum_read_addr[9],sum_read_addr[8],sum_read_addr[7],sum_read_addr[6],sum_read_addr[5],sum_read_addr[4],sum_read_addr[3],sum_read_addr[2],sum_read_addr[1],sum_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr6|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr6|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ALTSYNCRAM";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 10;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 9;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 1023;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 768;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 40;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 10;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 9;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a6 .port_b_last_address = 1023;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 768;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_width = 40;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X77_Y53_N24
cycloneive_lcell_comb \Selector14~2 (
// Equation(s):
// \Selector14~2_combout  = (\Selector59~0_combout  & (((\Selector59~1_combout )))) # (!\Selector59~0_combout  & ((\Selector59~1_combout  & ((\rr6|altsyncram_component|auto_generated|q_b [29]))) # (!\Selector59~1_combout  & 
// (\rr6|altsyncram_component|auto_generated|q_b [37]))))

	.dataa(\rr6|altsyncram_component|auto_generated|q_b [37]),
	.datab(\Selector59~0_combout ),
	.datac(\Selector59~1_combout ),
	.datad(\rr6|altsyncram_component|auto_generated|q_b [29]),
	.cin(gnd),
	.combout(\Selector14~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector14~2 .lut_mask = 16'hF2C2;
defparam \Selector14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y53_N18
cycloneive_lcell_comb \Selector14~3 (
// Equation(s):
// \Selector14~3_combout  = (\Selector59~0_combout  & ((\Selector14~2_combout  & ((\rr6|altsyncram_component|auto_generated|q_b [21]))) # (!\Selector14~2_combout  & (\rr6|altsyncram_component|auto_generated|q_b [13])))) # (!\Selector59~0_combout  & 
// (\Selector14~2_combout ))

	.dataa(\Selector59~0_combout ),
	.datab(\Selector14~2_combout ),
	.datac(\rr6|altsyncram_component|auto_generated|q_b [13]),
	.datad(\rr6|altsyncram_component|auto_generated|q_b [21]),
	.cin(gnd),
	.combout(\Selector14~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector14~3 .lut_mask = 16'hEC64;
defparam \Selector14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y53_N30
cycloneive_lcell_comb \Selector14~4 (
// Equation(s):
// \Selector14~4_combout  = (internal_state[2] & ((internal_state[0] & (\rr6|altsyncram_component|auto_generated|q_b [5])) # (!internal_state[0] & ((\Selector14~3_combout ))))) # (!internal_state[2] & (((\Selector14~3_combout ))))

	.dataa(internal_state[2]),
	.datab(\rr6|altsyncram_component|auto_generated|q_b [5]),
	.datac(\Selector14~3_combout ),
	.datad(internal_state[0]),
	.cin(gnd),
	.combout(\Selector14~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector14~4 .lut_mask = 16'hD8F0;
defparam \Selector14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y53_N6
cycloneive_lcell_comb \com_tx_data[5] (
// Equation(s):
// com_tx_data[5] = (GLOBAL(\com_tx_data[7]~1clkctrl_outclk ) & (\Selector14~4_combout )) # (!GLOBAL(\com_tx_data[7]~1clkctrl_outclk ) & ((com_tx_data[5])))

	.dataa(\Selector14~4_combout ),
	.datab(gnd),
	.datac(\com_tx_data[7]~1clkctrl_outclk ),
	.datad(com_tx_data[5]),
	.cin(gnd),
	.combout(com_tx_data[5]),
	.cout());
// synopsys translate_off
defparam \com_tx_data[5] .lut_mask = 16'hAFA0;
defparam \com_tx_data[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y53_N14
cycloneive_lcell_comb \com|LEDG[5]~feeder (
// Equation(s):
// \com|LEDG[5]~feeder_combout  = com_tx_data[5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(com_tx_data[5]),
	.cin(gnd),
	.combout(\com|LEDG[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \com|LEDG[5]~feeder .lut_mask = 16'hFF00;
defparam \com|LEDG[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y53_N15
dffeas \com|LEDG[5] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\com|LEDG[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\com|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\com|LEDG [5]),
	.prn(vcc));
// synopsys translate_off
defparam \com|LEDG[5] .is_wysiwyg = "true";
defparam \com|LEDG[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y53_N20
cycloneive_lcell_comb \Selector13~2 (
// Equation(s):
// \Selector13~2_combout  = (\Selector59~0_combout  & ((\rr6|altsyncram_component|auto_generated|q_b [14]) # ((\Selector59~1_combout )))) # (!\Selector59~0_combout  & (((!\Selector59~1_combout  & \rr6|altsyncram_component|auto_generated|q_b [38]))))

	.dataa(\rr6|altsyncram_component|auto_generated|q_b [14]),
	.datab(\Selector59~0_combout ),
	.datac(\Selector59~1_combout ),
	.datad(\rr6|altsyncram_component|auto_generated|q_b [38]),
	.cin(gnd),
	.combout(\Selector13~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector13~2 .lut_mask = 16'hCBC8;
defparam \Selector13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y53_N22
cycloneive_lcell_comb \Selector13~3 (
// Equation(s):
// \Selector13~3_combout  = (\Selector59~1_combout  & ((\Selector13~2_combout  & ((\rr6|altsyncram_component|auto_generated|q_b [22]))) # (!\Selector13~2_combout  & (\rr6|altsyncram_component|auto_generated|q_b [30])))) # (!\Selector59~1_combout  & 
// (\Selector13~2_combout ))

	.dataa(\Selector59~1_combout ),
	.datab(\Selector13~2_combout ),
	.datac(\rr6|altsyncram_component|auto_generated|q_b [30]),
	.datad(\rr6|altsyncram_component|auto_generated|q_b [22]),
	.cin(gnd),
	.combout(\Selector13~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector13~3 .lut_mask = 16'hEC64;
defparam \Selector13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y53_N0
cycloneive_lcell_comb \Selector13~4 (
// Equation(s):
// \Selector13~4_combout  = (internal_state[2] & ((internal_state[0] & ((\rr6|altsyncram_component|auto_generated|q_b [6]))) # (!internal_state[0] & (\Selector13~3_combout )))) # (!internal_state[2] & (\Selector13~3_combout ))

	.dataa(internal_state[2]),
	.datab(\Selector13~3_combout ),
	.datac(\rr6|altsyncram_component|auto_generated|q_b [6]),
	.datad(internal_state[0]),
	.cin(gnd),
	.combout(\Selector13~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector13~4 .lut_mask = 16'hE4CC;
defparam \Selector13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y53_N10
cycloneive_lcell_comb \com_tx_data[6] (
// Equation(s):
// com_tx_data[6] = (GLOBAL(\com_tx_data[7]~1clkctrl_outclk ) & ((\Selector13~4_combout ))) # (!GLOBAL(\com_tx_data[7]~1clkctrl_outclk ) & (com_tx_data[6]))

	.dataa(com_tx_data[6]),
	.datab(\Selector13~4_combout ),
	.datac(gnd),
	.datad(\com_tx_data[7]~1clkctrl_outclk ),
	.cin(gnd),
	.combout(com_tx_data[6]),
	.cout());
// synopsys translate_off
defparam \com_tx_data[6] .lut_mask = 16'hCCAA;
defparam \com_tx_data[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y53_N16
cycloneive_lcell_comb \com|LEDG[6]~feeder (
// Equation(s):
// \com|LEDG[6]~feeder_combout  = com_tx_data[6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(com_tx_data[6]),
	.cin(gnd),
	.combout(\com|LEDG[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \com|LEDG[6]~feeder .lut_mask = 16'hFF00;
defparam \com|LEDG[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y53_N17
dffeas \com|LEDG[6] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\com|LEDG[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\com|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\com|LEDG [6]),
	.prn(vcc));
// synopsys translate_off
defparam \com|LEDG[6] .is_wysiwyg = "true";
defparam \com|LEDG[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N20
cycloneive_lcell_comb \sum[15] (
// Equation(s):
// sum[15] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & (\Add18~30_combout )) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((sum[15])))

	.dataa(\Add18~30_combout ),
	.datab(sum[15]),
	.datac(gnd),
	.datad(\data_8[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(sum[15]),
	.cout());
// synopsys translate_off
defparam \sum[15] .lut_mask = 16'hAACC;
defparam \sum[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y46_N28
cycloneive_lcell_comb \sum_ram_data_in[15] (
// Equation(s):
// sum_ram_data_in[15] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & (sum[15])) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((sum_ram_data_in[15])))

	.dataa(gnd),
	.datab(sum[15]),
	.datac(\data_8[31]~0clkctrl_outclk ),
	.datad(sum_ram_data_in[15]),
	.cin(gnd),
	.combout(sum_ram_data_in[15]),
	.cout());
// synopsys translate_off
defparam \sum_ram_data_in[15] .lut_mask = 16'hCFC0;
defparam \sum_ram_data_in[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N2
cycloneive_lcell_comb \sum[23] (
// Equation(s):
// sum[23] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((\Add18~46_combout ))) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & (sum[23]))

	.dataa(gnd),
	.datab(sum[23]),
	.datac(\Add18~46_combout ),
	.datad(\data_8[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(sum[23]),
	.cout());
// synopsys translate_off
defparam \sum[23] .lut_mask = 16'hF0CC;
defparam \sum[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y46_N20
cycloneive_lcell_comb \sum_ram_data_in[23] (
// Equation(s):
// sum_ram_data_in[23] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & (sum[23])) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((sum_ram_data_in[23])))

	.dataa(gnd),
	.datab(sum[23]),
	.datac(\data_8[31]~0clkctrl_outclk ),
	.datad(sum_ram_data_in[23]),
	.cin(gnd),
	.combout(sum_ram_data_in[23]),
	.cout());
// synopsys translate_off
defparam \sum_ram_data_in[23] .lut_mask = 16'hCFC0;
defparam \sum_ram_data_in[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N30
cycloneive_lcell_comb \sum[31] (
// Equation(s):
// sum[31] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((\Add18~62_combout ))) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & (sum[31]))

	.dataa(sum[31]),
	.datab(gnd),
	.datac(\data_8[31]~0clkctrl_outclk ),
	.datad(\Add18~62_combout ),
	.cin(gnd),
	.combout(sum[31]),
	.cout());
// synopsys translate_off
defparam \sum[31] .lut_mask = 16'hFA0A;
defparam \sum[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y46_N18
cycloneive_lcell_comb \sum_ram_data_in[31] (
// Equation(s):
// sum_ram_data_in[31] = (GLOBAL(\data_8[31]~0clkctrl_outclk ) & (sum[31])) # (!GLOBAL(\data_8[31]~0clkctrl_outclk ) & ((sum_ram_data_in[31])))

	.dataa(sum[31]),
	.datab(gnd),
	.datac(\data_8[31]~0clkctrl_outclk ),
	.datad(sum_ram_data_in[31]),
	.cin(gnd),
	.combout(sum_ram_data_in[31]),
	.cout());
// synopsys translate_off
defparam \sum_ram_data_in[31] .lut_mask = 16'hAFA0;
defparam \sum_ram_data_in[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y46_N0
cycloneive_ram_block \rr6|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\sum_write_en~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\sum_read_en~combout ),
	.portbaddrstall(gnd),
	.clk0(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\sum_write_en~combout ),
	.ena1(\rr6|altsyncram_component|auto_generated|ram_block1a0~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,\~GND~combout ,sum_ram_data_in[31],sum_ram_data_in[23],sum_ram_data_in[15]}),
	.portaaddr({sum_write_addr[9],sum_write_addr[8],sum_write_addr[7],sum_write_addr[6],sum_write_addr[5],sum_write_addr[4],sum_write_addr[3],sum_write_addr[2],sum_write_addr[1],sum_write_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({sum_read_addr[9],sum_read_addr[8],sum_read_addr[7],sum_read_addr[6],sum_read_addr[5],sum_read_addr[4],sum_read_addr[3],sum_read_addr[2],sum_read_addr[1],sum_read_addr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rr6|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rr6|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "sum_ram:rr6|altsyncram:altsyncram_component|altsyncram_kiq1:auto_generated|ALTSYNCRAM";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 10;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 9;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 1023;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 768;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 40;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 10;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clock = "clock1";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 9;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a15 .port_b_last_address = 1023;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 768;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_width = 40;
defparam \rr6|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \rr6|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X77_Y52_N20
cycloneive_lcell_comb \Selector12~2 (
// Equation(s):
// \Selector12~2_combout  = (\Selector59~1_combout  & ((\Selector59~0_combout ) # ((\rr6|altsyncram_component|auto_generated|q_b [31])))) # (!\Selector59~1_combout  & (!\Selector59~0_combout  & (\rr6|altsyncram_component|auto_generated|q_b [39])))

	.dataa(\Selector59~1_combout ),
	.datab(\Selector59~0_combout ),
	.datac(\rr6|altsyncram_component|auto_generated|q_b [39]),
	.datad(\rr6|altsyncram_component|auto_generated|q_b [31]),
	.cin(gnd),
	.combout(\Selector12~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector12~2 .lut_mask = 16'hBA98;
defparam \Selector12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y52_N30
cycloneive_lcell_comb \Selector12~3 (
// Equation(s):
// \Selector12~3_combout  = (\Selector12~2_combout  & (((\rr6|altsyncram_component|auto_generated|q_b [23]) # (!\Selector59~0_combout )))) # (!\Selector12~2_combout  & (\rr6|altsyncram_component|auto_generated|q_b [15] & (\Selector59~0_combout )))

	.dataa(\rr6|altsyncram_component|auto_generated|q_b [15]),
	.datab(\Selector12~2_combout ),
	.datac(\Selector59~0_combout ),
	.datad(\rr6|altsyncram_component|auto_generated|q_b [23]),
	.cin(gnd),
	.combout(\Selector12~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector12~3 .lut_mask = 16'hEC2C;
defparam \Selector12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y52_N24
cycloneive_lcell_comb \Selector12~4 (
// Equation(s):
// \Selector12~4_combout  = (internal_state[2] & ((internal_state[0] & (\rr6|altsyncram_component|auto_generated|q_b [7])) # (!internal_state[0] & ((\Selector12~3_combout ))))) # (!internal_state[2] & (((\Selector12~3_combout ))))

	.dataa(internal_state[2]),
	.datab(\rr6|altsyncram_component|auto_generated|q_b [7]),
	.datac(\Selector12~3_combout ),
	.datad(internal_state[0]),
	.cin(gnd),
	.combout(\Selector12~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector12~4 .lut_mask = 16'hD8F0;
defparam \Selector12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y52_N18
cycloneive_lcell_comb \com_tx_data[7] (
// Equation(s):
// com_tx_data[7] = (GLOBAL(\com_tx_data[7]~1clkctrl_outclk ) & (\Selector12~4_combout )) # (!GLOBAL(\com_tx_data[7]~1clkctrl_outclk ) & ((com_tx_data[7])))

	.dataa(\Selector12~4_combout ),
	.datab(gnd),
	.datac(com_tx_data[7]),
	.datad(\com_tx_data[7]~1clkctrl_outclk ),
	.cin(gnd),
	.combout(com_tx_data[7]),
	.cout());
// synopsys translate_off
defparam \com_tx_data[7] .lut_mask = 16'hAAF0;
defparam \com_tx_data[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y52_N16
cycloneive_lcell_comb \com|LEDG[7]~feeder (
// Equation(s):
// \com|LEDG[7]~feeder_combout  = com_tx_data[7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(com_tx_data[7]),
	.cin(gnd),
	.combout(\com|LEDG[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \com|LEDG[7]~feeder .lut_mask = 16'hFF00;
defparam \com|LEDG[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y52_N17
dffeas \com|LEDG[7] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\com|LEDG[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\com|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\com|LEDG [7]),
	.prn(vcc));
// synopsys translate_off
defparam \com|LEDG[7] .is_wysiwyg = "true";
defparam \com|LEDG[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y53_N20
cycloneive_lcell_comb \com|C1|always0~0 (
// Equation(s):
// \com|C1|always0~0_combout  = (\com|TX_START~q  & !\com|C1|TX_FLG~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\com|TX_START~q ),
	.datad(\com|C1|TX_FLG~q ),
	.cin(gnd),
	.combout(\com|C1|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \com|C1|always0~0 .lut_mask = 16'h00F0;
defparam \com|C1|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y53_N7
dffeas \com|C1|DATAFLL[6] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(com_tx_data[5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\com|C1|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\com|C1|DATAFLL [6]),
	.prn(vcc));
// synopsys translate_off
defparam \com|C1|DATAFLL[6] .is_wysiwyg = "true";
defparam \com|C1|DATAFLL[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y53_N11
dffeas \com|C1|DATAFLL[7] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(com_tx_data[6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\com|C1|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\com|C1|DATAFLL [7]),
	.prn(vcc));
// synopsys translate_off
defparam \com|C1|DATAFLL[7] .is_wysiwyg = "true";
defparam \com|C1|DATAFLL[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y53_N29
dffeas \com|C1|DATAFLL[5] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(com_tx_data[4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\com|C1|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\com|C1|DATAFLL [5]),
	.prn(vcc));
// synopsys translate_off
defparam \com|C1|DATAFLL[5] .is_wysiwyg = "true";
defparam \com|C1|DATAFLL[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y53_N17
dffeas \com|C1|DATAFLL[4] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(com_tx_data[3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\com|C1|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\com|C1|DATAFLL [4]),
	.prn(vcc));
// synopsys translate_off
defparam \com|C1|DATAFLL[4] .is_wysiwyg = "true";
defparam \com|C1|DATAFLL[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y53_N10
cycloneive_lcell_comb \com|C1|Mux0~3 (
// Equation(s):
// \com|C1|Mux0~3_combout  = (\com|C1|INDEX [0] & ((\com|C1|DATAFLL [5]) # ((\com|C1|INDEX [1])))) # (!\com|C1|INDEX [0] & (((\com|C1|DATAFLL [4] & !\com|C1|INDEX [1]))))

	.dataa(\com|C1|DATAFLL [5]),
	.datab(\com|C1|DATAFLL [4]),
	.datac(\com|C1|INDEX [0]),
	.datad(\com|C1|INDEX [1]),
	.cin(gnd),
	.combout(\com|C1|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \com|C1|Mux0~3 .lut_mask = 16'hF0AC;
defparam \com|C1|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y53_N4
cycloneive_lcell_comb \com|C1|Mux0~4 (
// Equation(s):
// \com|C1|Mux0~4_combout  = (\com|C1|INDEX [1] & ((\com|C1|Mux0~3_combout  & ((\com|C1|DATAFLL [7]))) # (!\com|C1|Mux0~3_combout  & (\com|C1|DATAFLL [6])))) # (!\com|C1|INDEX [1] & (((\com|C1|Mux0~3_combout ))))

	.dataa(\com|C1|DATAFLL [6]),
	.datab(\com|C1|INDEX [1]),
	.datac(\com|C1|DATAFLL [7]),
	.datad(\com|C1|Mux0~3_combout ),
	.cin(gnd),
	.combout(\com|C1|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \com|C1|Mux0~4 .lut_mask = 16'hF388;
defparam \com|C1|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y53_N16
cycloneive_lcell_comb \com|C1|DATAFLL[1]~feeder (
// Equation(s):
// \com|C1|DATAFLL[1]~feeder_combout  = com_tx_data[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(com_tx_data[0]),
	.cin(gnd),
	.combout(\com|C1|DATAFLL[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \com|C1|DATAFLL[1]~feeder .lut_mask = 16'hFF00;
defparam \com|C1|DATAFLL[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y53_N17
dffeas \com|C1|DATAFLL[1] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\com|C1|DATAFLL[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\com|C1|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\com|C1|DATAFLL [1]),
	.prn(vcc));
// synopsys translate_off
defparam \com|C1|DATAFLL[1] .is_wysiwyg = "true";
defparam \com|C1|DATAFLL[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y52_N19
dffeas \com|C1|DATAFLL[8] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(com_tx_data[7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\com|C1|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\com|C1|DATAFLL [8]),
	.prn(vcc));
// synopsys translate_off
defparam \com|C1|DATAFLL[8] .is_wysiwyg = "true";
defparam \com|C1|DATAFLL[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y53_N18
cycloneive_lcell_comb \com|C1|Mux0~0 (
// Equation(s):
// \com|C1|Mux0~0_combout  = (\com|C1|INDEX [0] & ((\com|C1|DATAFLL [1]) # ((\com|C1|INDEX [3])))) # (!\com|C1|INDEX [0] & (((\com|C1|DATAFLL [8] & \com|C1|INDEX [3]))))

	.dataa(\com|C1|DATAFLL [1]),
	.datab(\com|C1|DATAFLL [8]),
	.datac(\com|C1|INDEX [0]),
	.datad(\com|C1|INDEX [3]),
	.cin(gnd),
	.combout(\com|C1|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \com|C1|Mux0~0 .lut_mask = 16'hFCA0;
defparam \com|C1|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y53_N30
cycloneive_lcell_comb \com|C1|DATAFLL[2]~feeder (
// Equation(s):
// \com|C1|DATAFLL[2]~feeder_combout  = com_tx_data[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(com_tx_data[1]),
	.cin(gnd),
	.combout(\com|C1|DATAFLL[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \com|C1|DATAFLL[2]~feeder .lut_mask = 16'hFF00;
defparam \com|C1|DATAFLL[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y53_N31
dffeas \com|C1|DATAFLL[2] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\com|C1|DATAFLL[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\com|C1|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\com|C1|DATAFLL [2]),
	.prn(vcc));
// synopsys translate_off
defparam \com|C1|DATAFLL[2] .is_wysiwyg = "true";
defparam \com|C1|DATAFLL[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y53_N23
dffeas \com|C1|DATAFLL[3] (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(com_tx_data[2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\com|C1|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\com|C1|DATAFLL [3]),
	.prn(vcc));
// synopsys translate_off
defparam \com|C1|DATAFLL[3] .is_wysiwyg = "true";
defparam \com|C1|DATAFLL[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y53_N22
cycloneive_lcell_comb \com|C1|Mux0~1 (
// Equation(s):
// \com|C1|Mux0~1_combout  = (\com|C1|INDEX [1] & ((\com|C1|INDEX [0] & ((\com|C1|DATAFLL [3]))) # (!\com|C1|INDEX [0] & (\com|C1|DATAFLL [2]))))

	.dataa(\com|C1|INDEX [0]),
	.datab(\com|C1|DATAFLL [2]),
	.datac(\com|C1|DATAFLL [3]),
	.datad(\com|C1|INDEX [1]),
	.cin(gnd),
	.combout(\com|C1|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \com|C1|Mux0~1 .lut_mask = 16'hE400;
defparam \com|C1|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y53_N28
cycloneive_lcell_comb \com|C1|Mux0~2 (
// Equation(s):
// \com|C1|Mux0~2_combout  = (\com|C1|INDEX [3] & (\com|C1|Mux0~0_combout  & ((!\com|C1|INDEX [1])))) # (!\com|C1|INDEX [3] & ((\com|C1|Mux0~1_combout ) # ((\com|C1|Mux0~0_combout  & !\com|C1|INDEX [1]))))

	.dataa(\com|C1|INDEX [3]),
	.datab(\com|C1|Mux0~0_combout ),
	.datac(\com|C1|Mux0~1_combout ),
	.datad(\com|C1|INDEX [1]),
	.cin(gnd),
	.combout(\com|C1|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \com|C1|Mux0~2 .lut_mask = 16'h50DC;
defparam \com|C1|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y53_N8
cycloneive_lcell_comb \com|C1|Mux0~5 (
// Equation(s):
// \com|C1|Mux0~5_combout  = (\com|C1|INDEX [2] & (!\com|C1|INDEX [3] & (\com|C1|Mux0~4_combout ))) # (!\com|C1|INDEX [2] & (((\com|C1|Mux0~2_combout ))))

	.dataa(\com|C1|INDEX [3]),
	.datab(\com|C1|INDEX [2]),
	.datac(\com|C1|Mux0~4_combout ),
	.datad(\com|C1|Mux0~2_combout ),
	.cin(gnd),
	.combout(\com|C1|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \com|C1|Mux0~5 .lut_mask = 16'h7340;
defparam \com|C1|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y53_N9
dffeas \com|C1|TX_LINE (
	.clk(\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\com|C1|Mux0~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\com|C1|INDEX[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\com|C1|TX_LINE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \com|C1|TX_LINE .is_wysiwyg = "true";
defparam \com|C1|TX_LINE .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y63_N15
cycloneive_io_ibuf \com_start~input (
	.i(com_start),
	.ibar(gnd),
	.o(\com_start~input_o ));
// synopsys translate_off
defparam \com_start~input .bus_hold = "false";
defparam \com_start~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N1
cycloneive_io_ibuf \com_stop~input (
	.i(com_stop),
	.ibar(gnd),
	.o(\com_stop~input_o ));
// synopsys translate_off
defparam \com_stop~input .bus_hold = "false";
defparam \com_stop~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y28_N15
cycloneive_io_ibuf \com_key[0]~input (
	.i(com_key[0]),
	.ibar(gnd),
	.o(\com_key[0]~input_o ));
// synopsys translate_off
defparam \com_key[0]~input .bus_hold = "false";
defparam \com_key[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y52_N22
cycloneive_io_ibuf \com_key[1]~input (
	.i(com_key[1]),
	.ibar(gnd),
	.o(\com_key[1]~input_o ));
// synopsys translate_off
defparam \com_key[1]~input .bus_hold = "false";
defparam \com_key[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X107_Y73_N1
cycloneive_io_ibuf \com_UART_RXD~input (
	.i(com_UART_RXD),
	.ibar(gnd),
	.o(\com_UART_RXD~input_o ));
// synopsys translate_off
defparam \com_UART_RXD~input .bus_hold = "false";
defparam \com_UART_RXD~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
