#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: D:\fpga_competition\FPGA_competition\ziguangtongchuang_file\MES50HP_v3\set_up\set_up_file\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22000
#Hostname: Thecomputerofmartin
Generated by Fabric Compiler (version 2022.1 build 99559) at Thu May 23 10:05:50 2024
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
C: ConstraintEditor-2002: [C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/prj/prj_audio_fpga_top/source/udp_top/audio_udp_top_pytest.fdc(line number: 46)] | Port eth_rst_n_0 has been placed at location B20, whose type is share pin.
C: ConstraintEditor-2002: [C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/prj/prj_audio_fpga_top/source/udp_top/audio_udp_top_pytest.fdc(line number: 53)] | Port eth_rgmii_tx_ctl_0 has been placed at location B18, whose type is share pin.
C: ConstraintEditor-2002: [C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/prj/prj_audio_fpga_top/source/udp_top/audio_udp_top_pytest.fdc(line number: 74)] | Port eth_rgmii_txd_0[1] has been placed at location D17, whose type is share pin.
C: ConstraintEditor-2002: [C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/prj/prj_audio_fpga_top/source/udp_top/audio_udp_top_pytest.fdc(line number: 81)] | Port eth_rgmii_txd_0[2] has been placed at location C18, whose type is share pin.
C: ConstraintEditor-2002: [C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/prj/prj_audio_fpga_top/source/udp_top/audio_udp_top_pytest.fdc(line number: 88)] | Port eth_rgmii_txd_0[3] has been placed at location A18, whose type is share pin.
C: ConstraintEditor-2002: [C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/prj/prj_audio_fpga_top/source/udp_top/audio_udp_top_pytest.fdc(line number: 134)] | Port es1_sdout has been placed at location AB5, whose type is share pin.
E: UserConstraintEditor-0008: [C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/prj/prj_audio_fpga_top/source/udp_top/audio_udp_top_pytest.fdc(line number: 155)] | Package pin B2 can not be placed.
C: ConstraintEditor-2002: [C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/prj/prj_audio_fpga_top/source/udp_top/audio_udp_top_pytest.fdc(line number: 184)] | Port es1_dlrc has been placed at location Y5, whose type is share pin.
C: ConstraintEditor-2002: [C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/prj/prj_audio_fpga_top/source/udp_top/audio_udp_top_pytest.fdc(line number: 199)] | Port key has been placed at location K18, whose type is share pin.
C: ConstraintEditor-2002: [C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/prj/prj_audio_fpga_top/source/udp_top/audio_udp_top_pytest.fdc(line number: 204)] | Port lin_test has been placed at location Y13, whose type is share pin.
W: ConstraintEditor-4019: Port 'iic_tx_sda' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'b_out[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'b_out[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'b_out[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'b_out[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'b_out[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'b_out[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'b_out[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'b_out[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'de_out' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'g_out[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'g_out[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'g_out[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'g_out[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'g_out[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'g_out[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'g_out[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'g_out[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'hs_out' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'iic_tx_scl' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'led_int' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'lin_led' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'pix_clk' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'r_out[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'r_out[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'r_out[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'r_out[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'r_out[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'r_out[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'r_out[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'r_out[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'rstn_out' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'vs_out' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'key1' unspecified I/O constraint.
Constraint check end.
Action synthesize: Real time elapsed is 0h:0m:4s
Action synthesize: CPU time elapsed is 0h:0m:3s
Action synthesize: Process CPU time elapsed is 0h:0m:3s
Current time: Thu May 23 10:05:53 2024
Action synthesize: Peak memory pool usage is 237 MB
