Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Jan 14 16:56:37 2021
| Host         : DESKTOP-9NF4T03 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file reg_par_timing_summary_routed.rpt -pb reg_par_timing_summary_routed.pb -rpx reg_par_timing_summary_routed.rpx -warn_on_violation
| Design       : reg_par
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (16)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (48)
5. checking no_input_delay (12)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (16)
-------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: clk_in_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (48)
-------------------------------------------------
 There are 48 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.181        0.000                      0                   28        0.313        0.000                      0                   28        4.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.181        0.000                      0                   28        0.313        0.000                      0                   28        4.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.181ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.313ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.181ns  (required time - arrival time)
  Source:                 n_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.818ns  (logic 2.388ns (41.044%)  route 3.430ns (58.956%))
  Logic Levels:           11  (CARRY4=7 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.636     5.157    clk_IBUF_BUFG
    SLICE_X1Y10          FDRE                                         r  n_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.456     5.613 f  n_reg[11]/Q
                         net (fo=3, routed)           0.958     6.571    n_reg[11]
    SLICE_X2Y10          LUT5 (Prop_lut5_I0_O)        0.124     6.695 f  clk_in_i_13/O
                         net (fo=1, routed)           0.417     7.113    clk_in_i_13_n_0
    SLICE_X2Y11          LUT6 (Prop_lut6_I0_O)        0.124     7.237 r  clk_in_i_6/O
                         net (fo=1, routed)           0.661     7.898    clk_in_i_6_n_0
    SLICE_X2Y12          LUT5 (Prop_lut5_I1_O)        0.124     8.022 r  clk_in_i_2/O
                         net (fo=29, routed)          1.393     9.415    clk_in_i_2_n_0
    SLICE_X1Y8           LUT3 (Prop_lut3_I1_O)        0.124     9.539 r  n[0]_i_6/O
                         net (fo=1, routed)           0.000     9.539    n[0]_i_6_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.071 r  n_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.071    n_reg[0]_i_1_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.185 r  n_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.185    n_reg[4]_i_1_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.299 r  n_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.299    n_reg[8]_i_1_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.413 r  n_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.413    n_reg[12]_i_1_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.527 r  n_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.527    n_reg[16]_i_1_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.641 r  n_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.641    n_reg[20]_i_1_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.975 r  n_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.975    n_reg[24]_i_1_n_6
    SLICE_X1Y14          FDRE                                         r  n_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.514    14.855    clk_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  n_reg[25]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X1Y14          FDRE (Setup_fdre_C_D)        0.062    15.156    n_reg[25]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                         -10.975    
  -------------------------------------------------------------------
                         slack                                  4.181    

Slack (MET) :             4.276ns  (required time - arrival time)
  Source:                 n_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.723ns  (logic 2.293ns (40.065%)  route 3.430ns (59.934%))
  Logic Levels:           11  (CARRY4=7 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.636     5.157    clk_IBUF_BUFG
    SLICE_X1Y10          FDRE                                         r  n_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.456     5.613 f  n_reg[11]/Q
                         net (fo=3, routed)           0.958     6.571    n_reg[11]
    SLICE_X2Y10          LUT5 (Prop_lut5_I0_O)        0.124     6.695 f  clk_in_i_13/O
                         net (fo=1, routed)           0.417     7.113    clk_in_i_13_n_0
    SLICE_X2Y11          LUT6 (Prop_lut6_I0_O)        0.124     7.237 r  clk_in_i_6/O
                         net (fo=1, routed)           0.661     7.898    clk_in_i_6_n_0
    SLICE_X2Y12          LUT5 (Prop_lut5_I1_O)        0.124     8.022 r  clk_in_i_2/O
                         net (fo=29, routed)          1.393     9.415    clk_in_i_2_n_0
    SLICE_X1Y8           LUT3 (Prop_lut3_I1_O)        0.124     9.539 r  n[0]_i_6/O
                         net (fo=1, routed)           0.000     9.539    n[0]_i_6_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.071 r  n_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.071    n_reg[0]_i_1_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.185 r  n_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.185    n_reg[4]_i_1_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.299 r  n_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.299    n_reg[8]_i_1_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.413 r  n_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.413    n_reg[12]_i_1_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.527 r  n_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.527    n_reg[16]_i_1_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.641 r  n_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.641    n_reg[20]_i_1_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.880 r  n_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.880    n_reg[24]_i_1_n_5
    SLICE_X1Y14          FDRE                                         r  n_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.514    14.855    clk_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  n_reg[26]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X1Y14          FDRE (Setup_fdre_C_D)        0.062    15.156    n_reg[26]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                         -10.880    
  -------------------------------------------------------------------
                         slack                                  4.276    

Slack (MET) :             4.292ns  (required time - arrival time)
  Source:                 n_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.707ns  (logic 2.277ns (39.897%)  route 3.430ns (60.102%))
  Logic Levels:           11  (CARRY4=7 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.636     5.157    clk_IBUF_BUFG
    SLICE_X1Y10          FDRE                                         r  n_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.456     5.613 f  n_reg[11]/Q
                         net (fo=3, routed)           0.958     6.571    n_reg[11]
    SLICE_X2Y10          LUT5 (Prop_lut5_I0_O)        0.124     6.695 f  clk_in_i_13/O
                         net (fo=1, routed)           0.417     7.113    clk_in_i_13_n_0
    SLICE_X2Y11          LUT6 (Prop_lut6_I0_O)        0.124     7.237 r  clk_in_i_6/O
                         net (fo=1, routed)           0.661     7.898    clk_in_i_6_n_0
    SLICE_X2Y12          LUT5 (Prop_lut5_I1_O)        0.124     8.022 r  clk_in_i_2/O
                         net (fo=29, routed)          1.393     9.415    clk_in_i_2_n_0
    SLICE_X1Y8           LUT3 (Prop_lut3_I1_O)        0.124     9.539 r  n[0]_i_6/O
                         net (fo=1, routed)           0.000     9.539    n[0]_i_6_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.071 r  n_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.071    n_reg[0]_i_1_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.185 r  n_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.185    n_reg[4]_i_1_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.299 r  n_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.299    n_reg[8]_i_1_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.413 r  n_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.413    n_reg[12]_i_1_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.527 r  n_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.527    n_reg[16]_i_1_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.641 r  n_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.641    n_reg[20]_i_1_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.864 r  n_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.864    n_reg[24]_i_1_n_7
    SLICE_X1Y14          FDRE                                         r  n_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.514    14.855    clk_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  n_reg[24]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X1Y14          FDRE (Setup_fdre_C_D)        0.062    15.156    n_reg[24]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                         -10.864    
  -------------------------------------------------------------------
                         slack                                  4.292    

Slack (MET) :             4.295ns  (required time - arrival time)
  Source:                 n_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.704ns  (logic 2.274ns (39.866%)  route 3.430ns (60.134%))
  Logic Levels:           10  (CARRY4=6 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.636     5.157    clk_IBUF_BUFG
    SLICE_X1Y10          FDRE                                         r  n_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.456     5.613 f  n_reg[11]/Q
                         net (fo=3, routed)           0.958     6.571    n_reg[11]
    SLICE_X2Y10          LUT5 (Prop_lut5_I0_O)        0.124     6.695 f  clk_in_i_13/O
                         net (fo=1, routed)           0.417     7.113    clk_in_i_13_n_0
    SLICE_X2Y11          LUT6 (Prop_lut6_I0_O)        0.124     7.237 r  clk_in_i_6/O
                         net (fo=1, routed)           0.661     7.898    clk_in_i_6_n_0
    SLICE_X2Y12          LUT5 (Prop_lut5_I1_O)        0.124     8.022 r  clk_in_i_2/O
                         net (fo=29, routed)          1.393     9.415    clk_in_i_2_n_0
    SLICE_X1Y8           LUT3 (Prop_lut3_I1_O)        0.124     9.539 r  n[0]_i_6/O
                         net (fo=1, routed)           0.000     9.539    n[0]_i_6_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.071 r  n_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.071    n_reg[0]_i_1_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.185 r  n_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.185    n_reg[4]_i_1_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.299 r  n_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.299    n_reg[8]_i_1_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.413 r  n_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.413    n_reg[12]_i_1_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.527 r  n_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.527    n_reg[16]_i_1_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.861 r  n_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.861    n_reg[20]_i_1_n_6
    SLICE_X1Y13          FDRE                                         r  n_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.514    14.855    clk_IBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  n_reg[21]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X1Y13          FDRE (Setup_fdre_C_D)        0.062    15.156    n_reg[21]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                         -10.861    
  -------------------------------------------------------------------
                         slack                                  4.295    

Slack (MET) :             4.316ns  (required time - arrival time)
  Source:                 n_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.683ns  (logic 2.253ns (39.644%)  route 3.430ns (60.356%))
  Logic Levels:           10  (CARRY4=6 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.636     5.157    clk_IBUF_BUFG
    SLICE_X1Y10          FDRE                                         r  n_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.456     5.613 f  n_reg[11]/Q
                         net (fo=3, routed)           0.958     6.571    n_reg[11]
    SLICE_X2Y10          LUT5 (Prop_lut5_I0_O)        0.124     6.695 f  clk_in_i_13/O
                         net (fo=1, routed)           0.417     7.113    clk_in_i_13_n_0
    SLICE_X2Y11          LUT6 (Prop_lut6_I0_O)        0.124     7.237 r  clk_in_i_6/O
                         net (fo=1, routed)           0.661     7.898    clk_in_i_6_n_0
    SLICE_X2Y12          LUT5 (Prop_lut5_I1_O)        0.124     8.022 r  clk_in_i_2/O
                         net (fo=29, routed)          1.393     9.415    clk_in_i_2_n_0
    SLICE_X1Y8           LUT3 (Prop_lut3_I1_O)        0.124     9.539 r  n[0]_i_6/O
                         net (fo=1, routed)           0.000     9.539    n[0]_i_6_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.071 r  n_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.071    n_reg[0]_i_1_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.185 r  n_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.185    n_reg[4]_i_1_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.299 r  n_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.299    n_reg[8]_i_1_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.413 r  n_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.413    n_reg[12]_i_1_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.527 r  n_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.527    n_reg[16]_i_1_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.840 r  n_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.840    n_reg[20]_i_1_n_4
    SLICE_X1Y13          FDRE                                         r  n_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.514    14.855    clk_IBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  n_reg[23]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X1Y13          FDRE (Setup_fdre_C_D)        0.062    15.156    n_reg[23]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                         -10.840    
  -------------------------------------------------------------------
                         slack                                  4.316    

Slack (MET) :             4.390ns  (required time - arrival time)
  Source:                 n_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.609ns  (logic 2.179ns (38.847%)  route 3.430ns (61.153%))
  Logic Levels:           10  (CARRY4=6 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.636     5.157    clk_IBUF_BUFG
    SLICE_X1Y10          FDRE                                         r  n_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.456     5.613 f  n_reg[11]/Q
                         net (fo=3, routed)           0.958     6.571    n_reg[11]
    SLICE_X2Y10          LUT5 (Prop_lut5_I0_O)        0.124     6.695 f  clk_in_i_13/O
                         net (fo=1, routed)           0.417     7.113    clk_in_i_13_n_0
    SLICE_X2Y11          LUT6 (Prop_lut6_I0_O)        0.124     7.237 r  clk_in_i_6/O
                         net (fo=1, routed)           0.661     7.898    clk_in_i_6_n_0
    SLICE_X2Y12          LUT5 (Prop_lut5_I1_O)        0.124     8.022 r  clk_in_i_2/O
                         net (fo=29, routed)          1.393     9.415    clk_in_i_2_n_0
    SLICE_X1Y8           LUT3 (Prop_lut3_I1_O)        0.124     9.539 r  n[0]_i_6/O
                         net (fo=1, routed)           0.000     9.539    n[0]_i_6_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.071 r  n_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.071    n_reg[0]_i_1_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.185 r  n_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.185    n_reg[4]_i_1_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.299 r  n_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.299    n_reg[8]_i_1_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.413 r  n_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.413    n_reg[12]_i_1_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.527 r  n_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.527    n_reg[16]_i_1_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.766 r  n_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.766    n_reg[20]_i_1_n_5
    SLICE_X1Y13          FDRE                                         r  n_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.514    14.855    clk_IBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  n_reg[22]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X1Y13          FDRE (Setup_fdre_C_D)        0.062    15.156    n_reg[22]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                         -10.766    
  -------------------------------------------------------------------
                         slack                                  4.390    

Slack (MET) :             4.406ns  (required time - arrival time)
  Source:                 n_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.593ns  (logic 2.163ns (38.672%)  route 3.430ns (61.328%))
  Logic Levels:           10  (CARRY4=6 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.636     5.157    clk_IBUF_BUFG
    SLICE_X1Y10          FDRE                                         r  n_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.456     5.613 f  n_reg[11]/Q
                         net (fo=3, routed)           0.958     6.571    n_reg[11]
    SLICE_X2Y10          LUT5 (Prop_lut5_I0_O)        0.124     6.695 f  clk_in_i_13/O
                         net (fo=1, routed)           0.417     7.113    clk_in_i_13_n_0
    SLICE_X2Y11          LUT6 (Prop_lut6_I0_O)        0.124     7.237 r  clk_in_i_6/O
                         net (fo=1, routed)           0.661     7.898    clk_in_i_6_n_0
    SLICE_X2Y12          LUT5 (Prop_lut5_I1_O)        0.124     8.022 r  clk_in_i_2/O
                         net (fo=29, routed)          1.393     9.415    clk_in_i_2_n_0
    SLICE_X1Y8           LUT3 (Prop_lut3_I1_O)        0.124     9.539 r  n[0]_i_6/O
                         net (fo=1, routed)           0.000     9.539    n[0]_i_6_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.071 r  n_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.071    n_reg[0]_i_1_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.185 r  n_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.185    n_reg[4]_i_1_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.299 r  n_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.299    n_reg[8]_i_1_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.413 r  n_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.413    n_reg[12]_i_1_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.527 r  n_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.527    n_reg[16]_i_1_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.750 r  n_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.750    n_reg[20]_i_1_n_7
    SLICE_X1Y13          FDRE                                         r  n_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.514    14.855    clk_IBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  n_reg[20]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X1Y13          FDRE (Setup_fdre_C_D)        0.062    15.156    n_reg[20]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                         -10.750    
  -------------------------------------------------------------------
                         slack                                  4.406    

Slack (MET) :             4.410ns  (required time - arrival time)
  Source:                 n_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.590ns  (logic 2.160ns (38.640%)  route 3.430ns (61.360%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.636     5.157    clk_IBUF_BUFG
    SLICE_X1Y10          FDRE                                         r  n_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.456     5.613 f  n_reg[11]/Q
                         net (fo=3, routed)           0.958     6.571    n_reg[11]
    SLICE_X2Y10          LUT5 (Prop_lut5_I0_O)        0.124     6.695 f  clk_in_i_13/O
                         net (fo=1, routed)           0.417     7.113    clk_in_i_13_n_0
    SLICE_X2Y11          LUT6 (Prop_lut6_I0_O)        0.124     7.237 r  clk_in_i_6/O
                         net (fo=1, routed)           0.661     7.898    clk_in_i_6_n_0
    SLICE_X2Y12          LUT5 (Prop_lut5_I1_O)        0.124     8.022 r  clk_in_i_2/O
                         net (fo=29, routed)          1.393     9.415    clk_in_i_2_n_0
    SLICE_X1Y8           LUT3 (Prop_lut3_I1_O)        0.124     9.539 r  n[0]_i_6/O
                         net (fo=1, routed)           0.000     9.539    n[0]_i_6_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.071 r  n_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.071    n_reg[0]_i_1_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.185 r  n_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.185    n_reg[4]_i_1_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.299 r  n_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.299    n_reg[8]_i_1_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.413 r  n_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.413    n_reg[12]_i_1_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.747 r  n_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.747    n_reg[16]_i_1_n_6
    SLICE_X1Y12          FDRE                                         r  n_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.515    14.856    clk_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  n_reg[17]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X1Y12          FDRE (Setup_fdre_C_D)        0.062    15.157    n_reg[17]
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                         -10.747    
  -------------------------------------------------------------------
                         slack                                  4.410    

Slack (MET) :             4.431ns  (required time - arrival time)
  Source:                 n_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.569ns  (logic 2.139ns (38.408%)  route 3.430ns (61.592%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.636     5.157    clk_IBUF_BUFG
    SLICE_X1Y10          FDRE                                         r  n_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.456     5.613 f  n_reg[11]/Q
                         net (fo=3, routed)           0.958     6.571    n_reg[11]
    SLICE_X2Y10          LUT5 (Prop_lut5_I0_O)        0.124     6.695 f  clk_in_i_13/O
                         net (fo=1, routed)           0.417     7.113    clk_in_i_13_n_0
    SLICE_X2Y11          LUT6 (Prop_lut6_I0_O)        0.124     7.237 r  clk_in_i_6/O
                         net (fo=1, routed)           0.661     7.898    clk_in_i_6_n_0
    SLICE_X2Y12          LUT5 (Prop_lut5_I1_O)        0.124     8.022 r  clk_in_i_2/O
                         net (fo=29, routed)          1.393     9.415    clk_in_i_2_n_0
    SLICE_X1Y8           LUT3 (Prop_lut3_I1_O)        0.124     9.539 r  n[0]_i_6/O
                         net (fo=1, routed)           0.000     9.539    n[0]_i_6_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.071 r  n_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.071    n_reg[0]_i_1_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.185 r  n_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.185    n_reg[4]_i_1_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.299 r  n_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.299    n_reg[8]_i_1_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.413 r  n_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.413    n_reg[12]_i_1_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.726 r  n_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.726    n_reg[16]_i_1_n_4
    SLICE_X1Y12          FDRE                                         r  n_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.515    14.856    clk_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  n_reg[19]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X1Y12          FDRE (Setup_fdre_C_D)        0.062    15.157    n_reg[19]
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                         -10.726    
  -------------------------------------------------------------------
                         slack                                  4.431    

Slack (MET) :             4.505ns  (required time - arrival time)
  Source:                 n_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.495ns  (logic 2.065ns (37.579%)  route 3.430ns (62.421%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.636     5.157    clk_IBUF_BUFG
    SLICE_X1Y10          FDRE                                         r  n_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.456     5.613 f  n_reg[11]/Q
                         net (fo=3, routed)           0.958     6.571    n_reg[11]
    SLICE_X2Y10          LUT5 (Prop_lut5_I0_O)        0.124     6.695 f  clk_in_i_13/O
                         net (fo=1, routed)           0.417     7.113    clk_in_i_13_n_0
    SLICE_X2Y11          LUT6 (Prop_lut6_I0_O)        0.124     7.237 r  clk_in_i_6/O
                         net (fo=1, routed)           0.661     7.898    clk_in_i_6_n_0
    SLICE_X2Y12          LUT5 (Prop_lut5_I1_O)        0.124     8.022 r  clk_in_i_2/O
                         net (fo=29, routed)          1.393     9.415    clk_in_i_2_n_0
    SLICE_X1Y8           LUT3 (Prop_lut3_I1_O)        0.124     9.539 r  n[0]_i_6/O
                         net (fo=1, routed)           0.000     9.539    n[0]_i_6_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.071 r  n_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.071    n_reg[0]_i_1_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.185 r  n_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.185    n_reg[4]_i_1_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.299 r  n_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.299    n_reg[8]_i_1_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.413 r  n_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.413    n_reg[12]_i_1_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.652 r  n_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.652    n_reg[16]_i_1_n_5
    SLICE_X1Y12          FDRE                                         r  n_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.515    14.856    clk_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  n_reg[18]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X1Y12          FDRE (Setup_fdre_C_D)        0.062    15.157    n_reg[18]
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                         -10.652    
  -------------------------------------------------------------------
                         slack                                  4.505    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 n_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.569%)  route 0.169ns (40.431%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X1Y8           FDRE                                         r  n_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  n_reg[3]/Q
                         net (fo=2, routed)           0.169     1.787    n_reg[3]
    SLICE_X1Y8           LUT3 (Prop_lut3_I2_O)        0.045     1.832 r  n[0]_i_3/O
                         net (fo=1, routed)           0.000     1.832    n[0]_i_3_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.895 r  n_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.895    n_reg[0]_i_1_n_4
    SLICE_X1Y8           FDRE                                         r  n_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.865     1.992    clk_IBUF_BUFG
    SLICE_X1Y8           FDRE                                         r  n_reg[3]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X1Y8           FDRE (Hold_fdre_C_D)         0.105     1.582    n_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 n_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.569%)  route 0.169ns (40.431%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X1Y9           FDRE                                         r  n_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  n_reg[7]/Q
                         net (fo=2, routed)           0.169     1.787    n_reg[7]
    SLICE_X1Y9           LUT3 (Prop_lut3_I2_O)        0.045     1.832 r  n[4]_i_2/O
                         net (fo=1, routed)           0.000     1.832    n[4]_i_2_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.895 r  n_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.895    n_reg[4]_i_1_n_4
    SLICE_X1Y9           FDRE                                         r  n_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.865     1.992    clk_IBUF_BUFG
    SLICE_X1Y9           FDRE                                         r  n_reg[7]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X1Y9           FDRE (Hold_fdre_C_D)         0.105     1.582    n_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 n_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.251ns (57.682%)  route 0.184ns (42.318%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  n_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.141     1.615 f  n_reg[26]/Q
                         net (fo=30, routed)          0.184     1.799    n_reg[26]
    SLICE_X1Y13          LUT3 (Prop_lut3_I0_O)        0.045     1.844 r  n[20]_i_4/O
                         net (fo=1, routed)           0.000     1.844    n[20]_i_4_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.909 r  n_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.909    n_reg[20]_i_1_n_6
    SLICE_X1Y13          FDRE                                         r  n_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  n_reg[21]/C
                         clock pessimism             -0.499     1.489    
    SLICE_X1Y13          FDRE (Hold_fdre_C_D)         0.105     1.594    n_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 n_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.256ns (60.343%)  route 0.168ns (39.657%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X1Y9           FDRE                                         r  n_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  n_reg[4]/Q
                         net (fo=2, routed)           0.168     1.786    n_reg[4]
    SLICE_X1Y9           LUT3 (Prop_lut3_I2_O)        0.045     1.831 r  n[4]_i_5/O
                         net (fo=1, routed)           0.000     1.831    n[4]_i_5_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.901 r  n_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.901    n_reg[4]_i_1_n_7
    SLICE_X1Y9           FDRE                                         r  n_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.865     1.992    clk_IBUF_BUFG
    SLICE_X1Y9           FDRE                                         r  n_reg[4]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X1Y9           FDRE (Hold_fdre_C_D)         0.105     1.582    n_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 n_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.256ns (60.343%)  route 0.168ns (39.657%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.593     1.476    clk_IBUF_BUFG
    SLICE_X1Y10          FDRE                                         r  n_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  n_reg[8]/Q
                         net (fo=3, routed)           0.168     1.785    n_reg[8]
    SLICE_X1Y10          LUT3 (Prop_lut3_I2_O)        0.045     1.830 r  n[8]_i_5/O
                         net (fo=1, routed)           0.000     1.830    n[8]_i_5_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.900 r  n_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.900    n_reg[8]_i_1_n_7
    SLICE_X1Y10          FDRE                                         r  n_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.864     1.991    clk_IBUF_BUFG
    SLICE_X1Y10          FDRE                                         r  n_reg[8]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X1Y10          FDRE (Hold_fdre_C_D)         0.105     1.581    n_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 n_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.256ns (58.031%)  route 0.185ns (41.969%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  n_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.141     1.615 f  n_reg[26]/Q
                         net (fo=30, routed)          0.185     1.800    n_reg[26]
    SLICE_X1Y13          LUT3 (Prop_lut3_I0_O)        0.045     1.845 r  n[20]_i_5/O
                         net (fo=1, routed)           0.000     1.845    n[20]_i_5_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.915 r  n_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.915    n_reg[20]_i_1_n_7
    SLICE_X1Y13          FDRE                                         r  n_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  n_reg[20]/C
                         clock pessimism             -0.499     1.489    
    SLICE_X1Y13          FDRE (Hold_fdre_C_D)         0.105     1.594    n_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 n_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.249ns (57.889%)  route 0.181ns (42.111%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.593     1.476    clk_IBUF_BUFG
    SLICE_X1Y10          FDRE                                         r  n_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  n_reg[11]/Q
                         net (fo=3, routed)           0.181     1.798    n_reg[11]
    SLICE_X1Y10          LUT3 (Prop_lut3_I2_O)        0.045     1.843 r  n[8]_i_2/O
                         net (fo=1, routed)           0.000     1.843    n[8]_i_2_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.906 r  n_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.906    n_reg[8]_i_1_n_4
    SLICE_X1Y10          FDRE                                         r  n_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.864     1.991    clk_IBUF_BUFG
    SLICE_X1Y10          FDRE                                         r  n_reg[11]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X1Y10          FDRE (Hold_fdre_C_D)         0.105     1.581    n_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 n_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.249ns (57.889%)  route 0.181ns (42.111%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.593     1.476    clk_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  n_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  n_reg[15]/Q
                         net (fo=3, routed)           0.181     1.798    n_reg[15]
    SLICE_X1Y11          LUT3 (Prop_lut3_I2_O)        0.045     1.843 r  n[12]_i_2/O
                         net (fo=1, routed)           0.000     1.843    n[12]_i_2_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.906 r  n_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.906    n_reg[12]_i_1_n_4
    SLICE_X1Y11          FDRE                                         r  n_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.864     1.991    clk_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  n_reg[15]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X1Y11          FDRE (Hold_fdre_C_D)         0.105     1.581    n_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 n_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.249ns (57.861%)  route 0.181ns (42.139%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.592     1.475    clk_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  n_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  n_reg[19]/Q
                         net (fo=3, routed)           0.181     1.797    n_reg[19]
    SLICE_X1Y12          LUT3 (Prop_lut3_I2_O)        0.045     1.842 r  n[16]_i_2/O
                         net (fo=1, routed)           0.000     1.842    n[16]_i_2_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.905 r  n_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.905    n_reg[16]_i_1_n_4
    SLICE_X1Y12          FDRE                                         r  n_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.862     1.989    clk_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  n_reg[19]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X1Y12          FDRE (Hold_fdre_C_D)         0.105     1.580    n_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 n_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.249ns (57.861%)  route 0.181ns (42.139%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  n_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  n_reg[23]/Q
                         net (fo=3, routed)           0.181     1.796    n_reg[23]
    SLICE_X1Y13          LUT3 (Prop_lut3_I2_O)        0.045     1.841 r  n[20]_i_2/O
                         net (fo=1, routed)           0.000     1.841    n[20]_i_2_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.904 r  n_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.904    n_reg[20]_i_1_n_4
    SLICE_X1Y13          FDRE                                         r  n_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  n_reg[23]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X1Y13          FDRE (Hold_fdre_C_D)         0.105     1.579    n_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.325    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y13    clk_in_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y8     n_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y10    n_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y10    n_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y11    n_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y11    n_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y11    n_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y11    n_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y12    n_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y13    clk_in_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y8     n_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y10    n_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y10    n_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y11    n_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y11    n_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y11    n_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y11    n_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y12    n_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y12    n_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y13    clk_in_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y13    clk_in_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y8     n_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y12    n_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y12    n_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y12    n_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y12    n_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y12    n_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y12    n_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y12    n_reg[19]/C



