/**
 * @file spi_configs.c
 * @brief Definitions of SPI configs, AD7172-2 channel/setup/filter tables, and DAC configs.
 */

#include "spi_configs.h"
#include "pin_config.h"
#include "no_os_esp32_spi.h"

#define AD7172_2_INIT
#include "ad7172_2_regs.h"

gpio_config_t cs_high = {
  .pin_bit_mask  = (1ULL << CS_ADC) | (1ULL << CS_DAC0) | 
    (1ULL << CS_DAC1) | (1ULL << CS_DAC2) | (1ULL << CS_DAC3),
  .mode = GPIO_MODE_OUTPUT,
  .pull_up_en = GPIO_PULLUP_ENABLE,
  .pull_down_en = GPIO_PULLDOWN_DISABLE,
  .intr_type = GPIO_INTR_DISABLE
};

esp32_spi_config_t spi_config = {
  .host = SPI3_HOST,
  .bus = {
    .sclk_io_num = SPI_SCLK,
    .mosi_io_num = SPI_MOSI,
    .miso_io_num = SPI_MISO,
    .quadwp_io_num = -1,
    .quadhd_io_num = -1,
    .max_transfer_sz = 0
  }
};

struct no_os_spi_platform_ops platform_ops = {
  .init = esp32_spi_init,
  .write_and_read = esp32_spi_write_read,
  .transfer = NULL,
  .transfer_dma = NULL,
  .transfer_dma_async = NULL,
  .remove = esp32_spi_remove,
  .transfer_abort = NULL
};

struct no_os_spi_init_param dac0_config = {
  .device_id = 0,
  .max_speed_hz = DAC_FREQ,
  .chip_select = CS_DAC0,
  .mode = NO_OS_SPI_MODE_1,
  .bit_order = NO_OS_SPI_BIT_ORDER_MSB_FIRST,
  .lanes = NO_OS_SPI_SINGLE_LANE,
  .platform_ops = &platform_ops,
  .platform_delays = {
    .cs_delay_first = 0,
    .cs_delay_last = 0
  },
  .parent = NULL,
  .extra = &spi_config
};

struct no_os_spi_init_param dac1_config = {
  .device_id = 1,
  .max_speed_hz = DAC_FREQ,
  .chip_select = CS_DAC1,
  .mode = NO_OS_SPI_MODE_1,
  .bit_order = NO_OS_SPI_BIT_ORDER_MSB_FIRST,
  .lanes = NO_OS_SPI_SINGLE_LANE,
  .platform_ops = &platform_ops,
  .platform_delays = {
    .cs_delay_first = 0,
    .cs_delay_last = 0
  },
  .parent = NULL,
  .extra = &spi_config
};

struct no_os_spi_init_param dac2_config = {
  .device_id = 2,
  .max_speed_hz = DAC_FREQ,
  .chip_select = CS_DAC2,
  .mode = NO_OS_SPI_MODE_1,
  .bit_order = NO_OS_SPI_BIT_ORDER_MSB_FIRST,
  .lanes = NO_OS_SPI_SINGLE_LANE,
  .platform_ops = &platform_ops,
  .platform_delays = {
    .cs_delay_first = 0,
    .cs_delay_last = 0
  },
  .parent = NULL,
  .extra = &spi_config
};

struct no_os_spi_init_param dac3_config = {
  .device_id = 3,
  .max_speed_hz = DAC_FREQ,
  .chip_select = CS_DAC3,
  .mode = NO_OS_SPI_MODE_1,
  .bit_order = NO_OS_SPI_BIT_ORDER_MSB_FIRST,
  .lanes = NO_OS_SPI_SINGLE_LANE,
  .platform_ops = &platform_ops,
  .platform_delays = {
    .cs_delay_first = 0,
    .cs_delay_last = 0
  },
  .parent = NULL,
  .extra = &spi_config
};

struct no_os_spi_init_param *dac_config[NUM_CHANNELS] = {
 &dac0_config,
 &dac1_config,
 &dac2_config,
 &dac3_config 
};

//ADC config
struct no_os_spi_init_param adc_config = {
  .device_id = 5,
  .max_speed_hz = ADC_FREQ,
  .chip_select = CS_ADC,
  .mode = NO_OS_SPI_MODE_3,
  .bit_order = NO_OS_SPI_BIT_ORDER_MSB_FIRST,
  .lanes = NO_OS_SPI_SINGLE_LANE,
  .platform_ops = &platform_ops,
  .platform_delays = {
    .cs_delay_first = 0,
    .cs_delay_last = 0
  },
  .parent = NULL,
  .extra = &spi_config
};

const uint8_t ad7172_2_num_regs = sizeof(ad7172_2_regs) / sizeof(ad7172_2_regs[0]);


struct ad717x_channel_map chan_map[NUM_CHANNELS] = {
  [0] = {
    .channel_enable = true,
    .setup_sel = 0,
    .analog_inputs = {
      .ainp = {
        .pos_analog_input = AIN0,
        .neg_analog_input = AIN4
      }
    }
  }, 
  [1] = {
    .channel_enable = true,
    .setup_sel = 1,
    .analog_inputs = {
      .ainp = {
        .pos_analog_input = AIN1,
        .neg_analog_input = AIN4
      }
    }
  }, 
  [2] = {
    .channel_enable = true,
    .setup_sel = 2,
    .analog_inputs = {
      .ainp = {
        .pos_analog_input = AIN2,
        .neg_analog_input = AIN4
      }
    }
  }, 
  [3] = {
    .channel_enable = true,
    .setup_sel = 3,
    .analog_inputs = {
      .ainp = {
        .pos_analog_input = AIN3,
        .neg_analog_input = AIN4
      }
    } 
  }
};


struct ad717x_channel_setup setup[NUM_CHANNELS] = {
  [0] = {
    .bi_unipolar = true,
    .ref_buff = false,
    .input_buff = false,
    .ref_source = INTERNAL_REF
  },
  [1] = {
    .bi_unipolar = true,
    .ref_buff = false,
    .input_buff = false,
    .ref_source = INTERNAL_REF
  },
  [2] = {
    .bi_unipolar = true,
    .ref_buff = false,
    .input_buff = false,
    .ref_source = INTERNAL_REF
  },
  [3] = {
    .bi_unipolar = true,
    .ref_buff = false,
    .input_buff = false,
    .ref_source = INTERNAL_REF
  }
};


struct ad717x_filtcon filtcon[NUM_CHANNELS] = {
  [0] = {
    .sinc3_map = false,
    .enhfilten = true,
    .oder = sinc5_sinc1,
    .odr = sps_5
  },
  [1] = {
    .sinc3_map = false,
    .enhfilten = true,
    .oder = sinc5_sinc1,
    .odr = sps_5
  },
  [2] = {
    .sinc3_map = false,
    .enhfilten = true,
    .oder = sinc5_sinc1,
    .odr = sps_5
  },
  [3] = {
    .sinc3_map = false,
    .enhfilten = true,
    .oder = sinc5_sinc1,
    .odr = sps_5
  }
};


