--
--	Conversion of ColorBowlRobot_G15.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Fri Sep 01 11:05:01 2023
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL tmpOE__MOTOR_EN_RIGHT_net_0 : bit;
SIGNAL Net_190 : bit;
SIGNAL tmpFB_0__MOTOR_EN_RIGHT_net_0 : bit;
SIGNAL tmpIO_0__MOTOR_EN_RIGHT_net_0 : bit;
TERMINAL tmpSIOVREF__MOTOR_EN_RIGHT_net_0 : bit;
SIGNAL zero : bit;
SIGNAL one : bit;
SIGNAL tmpINTERRUPT_0__MOTOR_EN_RIGHT_net_0 : bit;
SIGNAL Net_33 : bit;
SIGNAL \PWM_RIGHT:Net_107\ : bit;
SIGNAL \PWM_RIGHT:Net_113\ : bit;
SIGNAL Net_65 : bit;
SIGNAL \PWM_RIGHT:Net_63\ : bit;
SIGNAL \PWM_RIGHT:Net_57\ : bit;
SIGNAL \PWM_RIGHT:Net_54\ : bit;
SIGNAL Net_941 : bit;
SIGNAL Net_946 : bit;
SIGNAL \PWM_RIGHT:Net_114\ : bit;
SIGNAL tmpOE__MOTOR_RIGHT_PHASE_B_net_0 : bit;
SIGNAL Net_183 : bit;
SIGNAL tmpIO_0__MOTOR_RIGHT_PHASE_B_net_0 : bit;
TERMINAL tmpSIOVREF__MOTOR_RIGHT_PHASE_B_net_0 : bit;
SIGNAL tmpINTERRUPT_0__MOTOR_RIGHT_PHASE_B_net_0 : bit;
SIGNAL tmpOE__MOTOR_RIGHT_PHASE_A_net_0 : bit;
SIGNAL Net_182 : bit;
SIGNAL tmpIO_0__MOTOR_RIGHT_PHASE_A_net_0 : bit;
TERMINAL tmpSIOVREF__MOTOR_RIGHT_PHASE_A_net_0 : bit;
SIGNAL tmpINTERRUPT_0__MOTOR_RIGHT_PHASE_A_net_0 : bit;
SIGNAL Net_181 : bit;
SIGNAL \QuadDec_RIGHT:Net_1129\ : bit;
SIGNAL \QuadDec_RIGHT:Cnt16:Net_43\ : bit;
SIGNAL \QuadDec_RIGHT:Net_1275\ : bit;
SIGNAL \QuadDec_RIGHT:Cnt16:Net_49\ : bit;
SIGNAL \QuadDec_RIGHT:Cnt16:Net_82\ : bit;
SIGNAL \QuadDec_RIGHT:Cnt16:Net_89\ : bit;
SIGNAL \QuadDec_RIGHT:Net_1251\ : bit;
SIGNAL \QuadDec_RIGHT:Cnt16:Net_95\ : bit;
SIGNAL \QuadDec_RIGHT:Cnt16:Net_91\ : bit;
SIGNAL \QuadDec_RIGHT:Cnt16:Net_102\ : bit;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:Clk_Ctl_i\ : bit;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:control_7\ : bit;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:control_6\ : bit;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:control_5\ : bit;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:control_4\ : bit;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:control_3\ : bit;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:control_2\ : bit;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:control_1\ : bit;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:control_0\ : bit;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:ctrl_enable\ : bit;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:prevCapture\ : bit;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:capt_rising\ : bit;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:capt_falling\ : bit;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:capt_either_edge\ : bit;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:hwCapture\ : bit;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:reload\ : bit;
SIGNAL \QuadDec_RIGHT:Net_1260\ : bit;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:reload_tc\ : bit;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:final_enable\ : bit;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:counter_enable\ : bit;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:status_0\ : bit;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:cmp_out_status\ : bit;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:status_1\ : bit;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:per_zero\ : bit;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:status_2\ : bit;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:overflow_status\ : bit;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:status_3\ : bit;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:underflow_status\ : bit;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:status_4\ : bit;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:status_5\ : bit;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:fifo_full\ : bit;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:status_6\ : bit;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:fifo_nempty\ : bit;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:overflow\ : bit;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:per_FF\ : bit;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:underflow\ : bit;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:tc_i\ : bit;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:tc_reg_i\ : bit;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:cmp_out_i\ : bit;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:cmp_equal\ : bit;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:prevCompare\ : bit;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL \QuadDec_RIGHT:Net_1264\ : bit;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:count_stored_i\ : bit;
SIGNAL \QuadDec_RIGHT:Net_1203\ : bit;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:count_enable\ : bit;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:dp_dir\ : bit;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:cs_addr_2\ : bit;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:cs_addr_1\ : bit;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:cs_addr_0\ : bit;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:nc16\ : bit;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:nc17\ : bit;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:nc1\ : bit;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:nc10\ : bit;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:nc2\ : bit;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:nc3\ : bit;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:z1_0\:SIGNAL IS 2;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:ff1_0\:SIGNAL IS 2;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:so_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:so_0\:SIGNAL IS 2;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:nc30\ : bit;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:nc31\ : bit;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:carry\ : bit;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:sh_right\ : bit;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:sh_left\ : bit;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:msb\ : bit;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\ : bit;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\ : bit;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\ : bit;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\ : bit;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\ : bit;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\ : bit;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\ : bit;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\ : bit;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:cap_1\ : bit;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:cap_0\ : bit;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:cfb\ : bit;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:per_equal\ : bit;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:nc43\ : bit;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:cmp_less\ : bit;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:z1_1\:SIGNAL IS 2;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:ff1_1\:SIGNAL IS 2;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:so_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:so_1\:SIGNAL IS 2;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_RIGHT:Net_1290\ : bit;
SIGNAL \QuadDec_RIGHT:bQuadDec:sync_clock\ : bit;
SIGNAL \QuadDec_RIGHT:bQuadDec:quad_A_delayed_0\ : bit;
SIGNAL \QuadDec_RIGHT:bQuadDec:quad_A_delayed_1\ : bit;
SIGNAL \QuadDec_RIGHT:bQuadDec:quad_A_delayed_2\ : bit;
SIGNAL \QuadDec_RIGHT:bQuadDec:A_j\ : bit;
SIGNAL \QuadDec_RIGHT:bQuadDec:A_k\ : bit;
SIGNAL \QuadDec_RIGHT:bQuadDec:quad_A_filt\ : bit;
SIGNAL \QuadDec_RIGHT:bQuadDec:quad_B_delayed_0\ : bit;
SIGNAL \QuadDec_RIGHT:bQuadDec:quad_B_delayed_1\ : bit;
SIGNAL \QuadDec_RIGHT:bQuadDec:quad_B_delayed_2\ : bit;
SIGNAL \QuadDec_RIGHT:bQuadDec:B_j\ : bit;
SIGNAL \QuadDec_RIGHT:bQuadDec:B_k\ : bit;
SIGNAL \QuadDec_RIGHT:bQuadDec:quad_B_filt\ : bit;
SIGNAL \QuadDec_RIGHT:bQuadDec:index_filt\ : bit;
SIGNAL \QuadDec_RIGHT:Net_1232\ : bit;
SIGNAL \QuadDec_RIGHT:bQuadDec:state_2\ : bit;
SIGNAL \QuadDec_RIGHT:bQuadDec:error\ : bit;
SIGNAL \QuadDec_RIGHT:bQuadDec:state_3\ : bit;
SIGNAL \QuadDec_RIGHT:bQuadDec:state_1\ : bit;
SIGNAL \QuadDec_RIGHT:bQuadDec:state_0\ : bit;
SIGNAL \QuadDec_RIGHT:bQuadDec:status_0\ : bit;
SIGNAL \QuadDec_RIGHT:Net_530\ : bit;
SIGNAL \QuadDec_RIGHT:bQuadDec:status_1\ : bit;
SIGNAL \QuadDec_RIGHT:Net_611\ : bit;
SIGNAL \QuadDec_RIGHT:bQuadDec:status_2\ : bit;
SIGNAL \QuadDec_RIGHT:bQuadDec:status_3\ : bit;
SIGNAL \QuadDec_RIGHT:bQuadDec:status_4\ : bit;
SIGNAL \QuadDec_RIGHT:bQuadDec:status_5\ : bit;
SIGNAL \QuadDec_RIGHT:bQuadDec:status_6\ : bit;
SIGNAL \QuadDec_RIGHT:Net_1151\ : bit;
SIGNAL \QuadDec_RIGHT:Net_1248\ : bit;
SIGNAL \QuadDec_RIGHT:Net_1229\ : bit;
SIGNAL \QuadDec_RIGHT:Net_1272\ : bit;
SIGNAL \QuadDec_RIGHT:Net_1287\ : bit;
SIGNAL tmpOE__MOTOR_LEFT_PHASE_B_net_0 : bit;
SIGNAL Net_179 : bit;
SIGNAL tmpIO_0__MOTOR_LEFT_PHASE_B_net_0 : bit;
TERMINAL tmpSIOVREF__MOTOR_LEFT_PHASE_B_net_0 : bit;
SIGNAL tmpINTERRUPT_0__MOTOR_LEFT_PHASE_B_net_0 : bit;
SIGNAL tmpOE__MOTOR_LEFT_PHASE_A_net_0 : bit;
SIGNAL Net_178 : bit;
SIGNAL tmpIO_0__MOTOR_LEFT_PHASE_A_net_0 : bit;
TERMINAL tmpSIOVREF__MOTOR_LEFT_PHASE_A_net_0 : bit;
SIGNAL tmpINTERRUPT_0__MOTOR_LEFT_PHASE_A_net_0 : bit;
SIGNAL Net_177 : bit;
SIGNAL \QuadDec_LEFT:Net_1129\ : bit;
SIGNAL \QuadDec_LEFT:Cnt16:Net_43\ : bit;
SIGNAL \QuadDec_LEFT:Net_1275\ : bit;
SIGNAL \QuadDec_LEFT:Cnt16:Net_49\ : bit;
SIGNAL \QuadDec_LEFT:Cnt16:Net_82\ : bit;
SIGNAL \QuadDec_LEFT:Cnt16:Net_89\ : bit;
SIGNAL \QuadDec_LEFT:Net_1251\ : bit;
SIGNAL \QuadDec_LEFT:Cnt16:Net_95\ : bit;
SIGNAL \QuadDec_LEFT:Cnt16:Net_91\ : bit;
SIGNAL \QuadDec_LEFT:Cnt16:Net_102\ : bit;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:Clk_Ctl_i\ : bit;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:control_7\ : bit;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:control_6\ : bit;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:control_5\ : bit;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:control_4\ : bit;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:control_3\ : bit;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:control_2\ : bit;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:control_1\ : bit;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:control_0\ : bit;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:ctrl_enable\ : bit;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:prevCapture\ : bit;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:capt_rising\ : bit;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:capt_falling\ : bit;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:capt_either_edge\ : bit;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:hwCapture\ : bit;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:reload\ : bit;
SIGNAL \QuadDec_LEFT:Net_1260\ : bit;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:reload_tc\ : bit;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:final_enable\ : bit;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:counter_enable\ : bit;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:status_0\ : bit;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:cmp_out_status\ : bit;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:status_1\ : bit;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:per_zero\ : bit;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:status_2\ : bit;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:overflow_status\ : bit;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:status_3\ : bit;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:underflow_status\ : bit;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:status_4\ : bit;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:status_5\ : bit;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:fifo_full\ : bit;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:status_6\ : bit;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:fifo_nempty\ : bit;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:overflow\ : bit;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:per_FF\ : bit;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:underflow\ : bit;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:tc_i\ : bit;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:tc_reg_i\ : bit;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:cmp_out_i\ : bit;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:cmp_equal\ : bit;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:prevCompare\ : bit;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL \QuadDec_LEFT:Net_1264\ : bit;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:count_stored_i\ : bit;
SIGNAL \QuadDec_LEFT:Net_1203\ : bit;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:count_enable\ : bit;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:dp_dir\ : bit;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:cs_addr_2\ : bit;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:cs_addr_1\ : bit;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:cs_addr_0\ : bit;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:nc16\ : bit;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:nc17\ : bit;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:nc1\ : bit;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:nc10\ : bit;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:nc2\ : bit;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:nc3\ : bit;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:z1_0\:SIGNAL IS 2;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:ff1_0\:SIGNAL IS 2;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:so_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:so_0\:SIGNAL IS 2;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:nc30\ : bit;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:nc31\ : bit;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:carry\ : bit;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:sh_right\ : bit;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:sh_left\ : bit;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:msb\ : bit;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\ : bit;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\ : bit;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\ : bit;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\ : bit;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\ : bit;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\ : bit;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\ : bit;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\ : bit;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:cap_1\ : bit;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:cap_0\ : bit;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:cfb\ : bit;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:per_equal\ : bit;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:nc43\ : bit;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:cmp_less\ : bit;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:z1_1\:SIGNAL IS 2;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:ff1_1\:SIGNAL IS 2;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:so_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:so_1\:SIGNAL IS 2;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_LEFT:Net_1290\ : bit;
SIGNAL \QuadDec_LEFT:bQuadDec:sync_clock\ : bit;
SIGNAL \QuadDec_LEFT:bQuadDec:quad_A_delayed_0\ : bit;
SIGNAL \QuadDec_LEFT:bQuadDec:quad_A_delayed_1\ : bit;
SIGNAL \QuadDec_LEFT:bQuadDec:quad_A_delayed_2\ : bit;
SIGNAL \QuadDec_LEFT:bQuadDec:A_j\ : bit;
SIGNAL \QuadDec_LEFT:bQuadDec:A_k\ : bit;
SIGNAL \QuadDec_LEFT:bQuadDec:quad_A_filt\ : bit;
SIGNAL \QuadDec_LEFT:bQuadDec:quad_B_delayed_0\ : bit;
SIGNAL \QuadDec_LEFT:bQuadDec:quad_B_delayed_1\ : bit;
SIGNAL \QuadDec_LEFT:bQuadDec:quad_B_delayed_2\ : bit;
SIGNAL \QuadDec_LEFT:bQuadDec:B_j\ : bit;
SIGNAL \QuadDec_LEFT:bQuadDec:B_k\ : bit;
SIGNAL \QuadDec_LEFT:bQuadDec:quad_B_filt\ : bit;
SIGNAL \QuadDec_LEFT:bQuadDec:index_filt\ : bit;
SIGNAL \QuadDec_LEFT:Net_1232\ : bit;
SIGNAL \QuadDec_LEFT:bQuadDec:state_2\ : bit;
SIGNAL \QuadDec_LEFT:bQuadDec:error\ : bit;
SIGNAL \QuadDec_LEFT:bQuadDec:state_3\ : bit;
SIGNAL \QuadDec_LEFT:bQuadDec:state_1\ : bit;
SIGNAL \QuadDec_LEFT:bQuadDec:state_0\ : bit;
SIGNAL \QuadDec_LEFT:bQuadDec:status_0\ : bit;
SIGNAL \QuadDec_LEFT:Net_530\ : bit;
SIGNAL \QuadDec_LEFT:bQuadDec:status_1\ : bit;
SIGNAL \QuadDec_LEFT:Net_611\ : bit;
SIGNAL \QuadDec_LEFT:bQuadDec:status_2\ : bit;
SIGNAL \QuadDec_LEFT:bQuadDec:status_3\ : bit;
SIGNAL \QuadDec_LEFT:bQuadDec:status_4\ : bit;
SIGNAL \QuadDec_LEFT:bQuadDec:status_5\ : bit;
SIGNAL \QuadDec_LEFT:bQuadDec:status_6\ : bit;
SIGNAL \QuadDec_LEFT:Net_1151\ : bit;
SIGNAL \QuadDec_LEFT:Net_1248\ : bit;
SIGNAL \QuadDec_LEFT:Net_1229\ : bit;
SIGNAL \QuadDec_LEFT:Net_1272\ : bit;
SIGNAL \QuadDec_LEFT:Net_1287\ : bit;
SIGNAL tmpOE__MOTOR_RIGHT_IN_4_net_0 : bit;
SIGNAL tmpFB_0__MOTOR_RIGHT_IN_4_net_0 : bit;
SIGNAL tmpIO_0__MOTOR_RIGHT_IN_4_net_0 : bit;
TERMINAL tmpSIOVREF__MOTOR_RIGHT_IN_4_net_0 : bit;
SIGNAL tmpINTERRUPT_0__MOTOR_RIGHT_IN_4_net_0 : bit;
SIGNAL tmpOE__MOTOR_RIGHT_IN_3_net_0 : bit;
SIGNAL tmpFB_0__MOTOR_RIGHT_IN_3_net_0 : bit;
SIGNAL tmpIO_0__MOTOR_RIGHT_IN_3_net_0 : bit;
TERMINAL tmpSIOVREF__MOTOR_RIGHT_IN_3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__MOTOR_RIGHT_IN_3_net_0 : bit;
SIGNAL tmpOE__MOTOR_EN_LEFT_net_0 : bit;
SIGNAL Net_74 : bit;
SIGNAL tmpFB_0__MOTOR_EN_LEFT_net_0 : bit;
SIGNAL tmpIO_0__MOTOR_EN_LEFT_net_0 : bit;
TERMINAL tmpSIOVREF__MOTOR_EN_LEFT_net_0 : bit;
SIGNAL tmpINTERRUPT_0__MOTOR_EN_LEFT_net_0 : bit;
SIGNAL \PWM_LEFT:Net_107\ : bit;
SIGNAL \PWM_LEFT:Net_113\ : bit;
SIGNAL \PWM_LEFT:Net_63\ : bit;
SIGNAL \PWM_LEFT:Net_57\ : bit;
SIGNAL \PWM_LEFT:Net_54\ : bit;
SIGNAL Net_951 : bit;
SIGNAL Net_956 : bit;
SIGNAL \PWM_LEFT:Net_114\ : bit;
SIGNAL Net_618 : bit;
SIGNAL Net_70 : bit;
SIGNAL Net_631 : bit;
SIGNAL \Counter_Color_Sensor:Net_43\ : bit;
SIGNAL Net_632 : bit;
SIGNAL \Counter_Color_Sensor:Net_49\ : bit;
SIGNAL \Counter_Color_Sensor:Net_82\ : bit;
SIGNAL \Counter_Color_Sensor:Net_89\ : bit;
SIGNAL \Counter_Color_Sensor:Net_95\ : bit;
SIGNAL \Counter_Color_Sensor:Net_91\ : bit;
SIGNAL \Counter_Color_Sensor:Net_102\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:Clk_Ctl_i\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:control_7\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:control_6\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:control_5\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:control_4\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:control_3\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:control_2\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:control_1\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:control_0\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:ctrl_enable\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:prevCapture\ : bit;
SIGNAL Net_622 : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:capt_rising\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:capt_falling\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:capt_either_edge\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:hwCapture\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:reload\ : bit;
SIGNAL Net_169 : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:reload_tc\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:final_enable\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:disable_run_i\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:overflow_status\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:underflow_status\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:counter_enable\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:status_0\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:cmp_out_status\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:status_1\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:per_zero\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:status_2\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:status_3\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:status_4\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:status_5\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:fifo_full\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:status_6\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:fifo_nempty\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:overflow\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:dp_dir\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:per_equal\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:underflow\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:tc_i\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:tc_reg_i\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:cmp_out_i\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:cmp_less\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:prevCompare\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL Net_627 : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:count_stored_i\ : bit;
SIGNAL Net_628 : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:count_enable\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:cs_addr_2\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:cs_addr_1\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:cs_addr_0\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:nc26\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:nc29\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:nc7\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:nc15\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:nc8\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:nc9\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Counter_Color_Sensor:CounterUDB:sC32:counterdp:z1_0\:SIGNAL IS 2;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Counter_Color_Sensor:CounterUDB:sC32:counterdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Counter_Color_Sensor:CounterUDB:sC32:counterdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Counter_Color_Sensor:CounterUDB:sC32:counterdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Counter_Color_Sensor:CounterUDB:sC32:counterdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Counter_Color_Sensor:CounterUDB:sC32:counterdp:so_0\:SIGNAL IS 2;
SIGNAL \Counter_Color_Sensor:CounterUDB:nc38\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:nc41\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Counter_Color_Sensor:CounterUDB:sC32:counterdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Counter_Color_Sensor:CounterUDB:sC32:counterdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_Color_Sensor:CounterUDB:sC32:counterdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_Color_Sensor:CounterUDB:sC32:counterdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_Color_Sensor:CounterUDB:sC32:counterdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_Color_Sensor:CounterUDB:sC32:counterdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_Color_Sensor:CounterUDB:sC32:counterdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_Color_Sensor:CounterUDB:sC32:counterdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_Color_Sensor:CounterUDB:sC32:counterdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_Color_Sensor:CounterUDB:sC32:counterdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_Color_Sensor:CounterUDB:sC32:counterdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_Color_Sensor:CounterUDB:sC32:counterdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_Color_Sensor:CounterUDB:sC32:counterdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_Color_Sensor:CounterUDB:sC32:counterdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_Color_Sensor:CounterUDB:sC32:counterdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_Color_Sensor:CounterUDB:sC32:counterdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_Color_Sensor:CounterUDB:sC32:counterdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Counter_Color_Sensor:CounterUDB:sC32:counterdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:carry0\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:sh_right0\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:sh_left0\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:msb0\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:cmp_eq0_1\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:cmp_eq0_0\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:cmp_lt0_1\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:cmp_lt0_0\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:cmp_zero0_1\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:cmp_zero0_0\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:cmp_ff0_1\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:cmp_ff0_0\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:cap0_1\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:cap0_0\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:cfb0\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:nc25\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:nc28\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:nc2\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:nc14\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:nc4\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:nc6\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Counter_Color_Sensor:CounterUDB:sC32:counterdp:z1_1\:SIGNAL IS 2;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Counter_Color_Sensor:CounterUDB:sC32:counterdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Counter_Color_Sensor:CounterUDB:sC32:counterdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Counter_Color_Sensor:CounterUDB:sC32:counterdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Counter_Color_Sensor:CounterUDB:sC32:counterdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Counter_Color_Sensor:CounterUDB:sC32:counterdp:so_1\:SIGNAL IS 2;
SIGNAL \Counter_Color_Sensor:CounterUDB:nc37\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:nc40\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Counter_Color_Sensor:CounterUDB:sC32:counterdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Counter_Color_Sensor:CounterUDB:sC32:counterdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_Color_Sensor:CounterUDB:sC32:counterdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_Color_Sensor:CounterUDB:sC32:counterdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_Color_Sensor:CounterUDB:sC32:counterdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_Color_Sensor:CounterUDB:sC32:counterdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_Color_Sensor:CounterUDB:sC32:counterdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_Color_Sensor:CounterUDB:sC32:counterdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_Color_Sensor:CounterUDB:sC32:counterdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_Color_Sensor:CounterUDB:sC32:counterdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_Color_Sensor:CounterUDB:sC32:counterdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_Color_Sensor:CounterUDB:sC32:counterdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_Color_Sensor:CounterUDB:sC32:counterdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_Color_Sensor:CounterUDB:sC32:counterdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_Color_Sensor:CounterUDB:sC32:counterdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_Color_Sensor:CounterUDB:sC32:counterdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_Color_Sensor:CounterUDB:sC32:counterdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Counter_Color_Sensor:CounterUDB:sC32:counterdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:carry1\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:sh_right1\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:sh_left1\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:msb1\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:cmp_eq1_1\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:cmp_eq1_0\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:cmp_lt1_1\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:cmp_lt1_0\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:cmp_zero1_1\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:cmp_zero1_0\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:cmp_ff1_1\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:cmp_ff1_0\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:cap1_1\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:cap1_0\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:cfb1\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:nc24\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:nc27\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:nc1\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:nc13\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:nc3\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:nc5\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:z1_2\ : bit;
ATTRIBUTE port_state_att of \Counter_Color_Sensor:CounterUDB:sC32:counterdp:z1_2\:SIGNAL IS 2;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:ff1_2\ : bit;
ATTRIBUTE port_state_att of \Counter_Color_Sensor:CounterUDB:sC32:counterdp:ff1_2\:SIGNAL IS 2;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:ov_msb_2\ : bit;
ATTRIBUTE port_state_att of \Counter_Color_Sensor:CounterUDB:sC32:counterdp:ov_msb_2\:SIGNAL IS 2;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:co_msb_2\ : bit;
ATTRIBUTE port_state_att of \Counter_Color_Sensor:CounterUDB:sC32:counterdp:co_msb_2\:SIGNAL IS 2;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:cmsb_2\ : bit;
ATTRIBUTE port_state_att of \Counter_Color_Sensor:CounterUDB:sC32:counterdp:cmsb_2\:SIGNAL IS 2;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:so_2\ : bit;
ATTRIBUTE port_state_att of \Counter_Color_Sensor:CounterUDB:sC32:counterdp:so_2\:SIGNAL IS 2;
SIGNAL \Counter_Color_Sensor:CounterUDB:nc36\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:nc39\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:f1_bus_stat_2\ : bit;
ATTRIBUTE port_state_att of \Counter_Color_Sensor:CounterUDB:sC32:counterdp:f1_bus_stat_2\:SIGNAL IS 2;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:f1_blk_stat_2\ : bit;
ATTRIBUTE port_state_att of \Counter_Color_Sensor:CounterUDB:sC32:counterdp:f1_blk_stat_2\:SIGNAL IS 2;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:ce0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Counter_Color_Sensor:CounterUDB:sC32:counterdp:ce0_reg_2\:SIGNAL IS 2;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:cl0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Counter_Color_Sensor:CounterUDB:sC32:counterdp:cl0_reg_2\:SIGNAL IS 2;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:z0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Counter_Color_Sensor:CounterUDB:sC32:counterdp:z0_reg_2\:SIGNAL IS 2;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:ff0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Counter_Color_Sensor:CounterUDB:sC32:counterdp:ff0_reg_2\:SIGNAL IS 2;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:ce1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Counter_Color_Sensor:CounterUDB:sC32:counterdp:ce1_reg_2\:SIGNAL IS 2;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:cl1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Counter_Color_Sensor:CounterUDB:sC32:counterdp:cl1_reg_2\:SIGNAL IS 2;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:z1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Counter_Color_Sensor:CounterUDB:sC32:counterdp:z1_reg_2\:SIGNAL IS 2;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:ff1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Counter_Color_Sensor:CounterUDB:sC32:counterdp:ff1_reg_2\:SIGNAL IS 2;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:ov_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Counter_Color_Sensor:CounterUDB:sC32:counterdp:ov_msb_reg_2\:SIGNAL IS 2;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:co_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Counter_Color_Sensor:CounterUDB:sC32:counterdp:co_msb_reg_2\:SIGNAL IS 2;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:cmsb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Counter_Color_Sensor:CounterUDB:sC32:counterdp:cmsb_reg_2\:SIGNAL IS 2;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:so_reg_2\ : bit;
ATTRIBUTE port_state_att of \Counter_Color_Sensor:CounterUDB:sC32:counterdp:so_reg_2\:SIGNAL IS 2;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:f0_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Counter_Color_Sensor:CounterUDB:sC32:counterdp:f0_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:f0_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Counter_Color_Sensor:CounterUDB:sC32:counterdp:f0_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:f1_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Counter_Color_Sensor:CounterUDB:sC32:counterdp:f1_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:f1_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Counter_Color_Sensor:CounterUDB:sC32:counterdp:f1_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:carry2\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:sh_right2\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:sh_left2\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:msb2\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:cmp_eq2_1\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:cmp_eq2_0\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:cmp_lt2_1\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:cmp_lt2_0\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:cmp_zero2_1\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:cmp_zero2_0\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:cmp_ff2_1\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:cmp_ff2_0\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:cap2_1\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:cap2_0\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:cfb2\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:nc45\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:per_FF\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:cmp_equal\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:z1_3\ : bit;
ATTRIBUTE port_state_att of \Counter_Color_Sensor:CounterUDB:sC32:counterdp:z1_3\:SIGNAL IS 2;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:ff1_3\ : bit;
ATTRIBUTE port_state_att of \Counter_Color_Sensor:CounterUDB:sC32:counterdp:ff1_3\:SIGNAL IS 2;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:ov_msb_3\ : bit;
ATTRIBUTE port_state_att of \Counter_Color_Sensor:CounterUDB:sC32:counterdp:ov_msb_3\:SIGNAL IS 2;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:co_msb_3\ : bit;
ATTRIBUTE port_state_att of \Counter_Color_Sensor:CounterUDB:sC32:counterdp:co_msb_3\:SIGNAL IS 2;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:cmsb_3\ : bit;
ATTRIBUTE port_state_att of \Counter_Color_Sensor:CounterUDB:sC32:counterdp:cmsb_3\:SIGNAL IS 2;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:so_3\ : bit;
ATTRIBUTE port_state_att of \Counter_Color_Sensor:CounterUDB:sC32:counterdp:so_3\:SIGNAL IS 2;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:f1_bus_stat_3\ : bit;
ATTRIBUTE port_state_att of \Counter_Color_Sensor:CounterUDB:sC32:counterdp:f1_bus_stat_3\:SIGNAL IS 2;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:f1_blk_stat_3\ : bit;
ATTRIBUTE port_state_att of \Counter_Color_Sensor:CounterUDB:sC32:counterdp:f1_blk_stat_3\:SIGNAL IS 2;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:ce0_reg_3\ : bit;
ATTRIBUTE port_state_att of \Counter_Color_Sensor:CounterUDB:sC32:counterdp:ce0_reg_3\:SIGNAL IS 2;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:cl0_reg_3\ : bit;
ATTRIBUTE port_state_att of \Counter_Color_Sensor:CounterUDB:sC32:counterdp:cl0_reg_3\:SIGNAL IS 2;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:z0_reg_3\ : bit;
ATTRIBUTE port_state_att of \Counter_Color_Sensor:CounterUDB:sC32:counterdp:z0_reg_3\:SIGNAL IS 2;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:ff0_reg_3\ : bit;
ATTRIBUTE port_state_att of \Counter_Color_Sensor:CounterUDB:sC32:counterdp:ff0_reg_3\:SIGNAL IS 2;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:ce1_reg_3\ : bit;
ATTRIBUTE port_state_att of \Counter_Color_Sensor:CounterUDB:sC32:counterdp:ce1_reg_3\:SIGNAL IS 2;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:cl1_reg_3\ : bit;
ATTRIBUTE port_state_att of \Counter_Color_Sensor:CounterUDB:sC32:counterdp:cl1_reg_3\:SIGNAL IS 2;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:z1_reg_3\ : bit;
ATTRIBUTE port_state_att of \Counter_Color_Sensor:CounterUDB:sC32:counterdp:z1_reg_3\:SIGNAL IS 2;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:ff1_reg_3\ : bit;
ATTRIBUTE port_state_att of \Counter_Color_Sensor:CounterUDB:sC32:counterdp:ff1_reg_3\:SIGNAL IS 2;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:ov_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \Counter_Color_Sensor:CounterUDB:sC32:counterdp:ov_msb_reg_3\:SIGNAL IS 2;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:co_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \Counter_Color_Sensor:CounterUDB:sC32:counterdp:co_msb_reg_3\:SIGNAL IS 2;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:cmsb_reg_3\ : bit;
ATTRIBUTE port_state_att of \Counter_Color_Sensor:CounterUDB:sC32:counterdp:cmsb_reg_3\:SIGNAL IS 2;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:so_reg_3\ : bit;
ATTRIBUTE port_state_att of \Counter_Color_Sensor:CounterUDB:sC32:counterdp:so_reg_3\:SIGNAL IS 2;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:f0_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \Counter_Color_Sensor:CounterUDB:sC32:counterdp:f0_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:f0_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \Counter_Color_Sensor:CounterUDB:sC32:counterdp:f0_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:f1_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \Counter_Color_Sensor:CounterUDB:sC32:counterdp:f1_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \Counter_Color_Sensor:CounterUDB:sC32:counterdp:f1_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \Counter_Color_Sensor:CounterUDB:sC32:counterdp:f1_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL \PWM_Color_Sensor:PWMUDB:km_run\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:min_kill_reg\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:control_7\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:control_6\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:control_5\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:control_4\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:control_3\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:control_2\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:control_1\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:control_0\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:prevCapture\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:capt_rising\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:capt_falling\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:hwCapture\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:hwEnable\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:trig_last\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:trig_rise\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:trig_fall\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:trig_out\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:tc_i\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:trig_disable\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:trig_disable\\R\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:trig_disable\\S\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:final_enable\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:sc_kill\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:min_kill\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:final_kill\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:km_tc\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:db_tc\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:add_vi_vv_MODGEN_1_1\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:add_vi_vv_MODGEN_1_0\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:dith_sel\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:status_6\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:status_5\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:status_4\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:status_3\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:status_2\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:status_1\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:status_0\ : bit;
SIGNAL \PWM_Color_Sensor:Net_55\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:prevCompare1\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:cmp1\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:cmp1_status\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:cmp2_status\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:cmp2\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:final_kill_reg\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:fifo_full\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:final_capture\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:nc2\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:nc3\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:nc1\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \PWM_Color_Sensor:PWMUDB:nc4\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:nc5\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_Color_Sensor:PWMUDB:nc6\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:nc7\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \PWM_Color_Sensor:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_Color_Sensor:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Color_Sensor:PWMUDB:compare1\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:compare2\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:pwm_i\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:tc_i_reg\ : bit;
SIGNAL \PWM_Color_Sensor:Net_101\ : bit;
SIGNAL \PWM_Color_Sensor:Net_96\ : bit;
SIGNAL Net_964 : bit;
SIGNAL Net_965 : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:b_31\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:b_30\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:b_29\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:b_28\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:b_27\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:b_26\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:b_25\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:b_24\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:b_23\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:b_22\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:b_21\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:b_20\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:b_19\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:b_18\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:b_17\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:b_16\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:b_15\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:b_14\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:b_13\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:b_12\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:b_11\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:b_10\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:b_9\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:b_8\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:b_7\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:b_6\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:b_5\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:b_4\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:b_3\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:b_2\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:b_1\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:b_0\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:a_31\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:a_30\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:a_29\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:a_28\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:a_27\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:a_26\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:a_25\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:a_24\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:a_23\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:a_22\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:a_21\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:a_20\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:a_19\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:a_18\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:a_17\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:a_16\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:a_15\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:a_14\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:a_13\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:a_12\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:a_11\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:a_10\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:a_9\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:a_8\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:a_7\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:a_6\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:a_5\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:a_4\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:a_3\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:a_2\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:a_1\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODIN1_1\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:a_0\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODIN1_0\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:b_31\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:b_30\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:b_29\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:b_28\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:b_27\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:b_26\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:b_25\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:b_24\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:b_23\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:b_22\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:b_21\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:b_20\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:b_19\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:b_18\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:b_17\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:b_16\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:b_15\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:b_14\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:b_13\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:b_12\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:b_11\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:b_10\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:b_9\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:b_8\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:b_7\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:b_6\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:b_5\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:b_4\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:b_3\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:b_2\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:b_1\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:b_0\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:add_vi_vv_MODGEN_1_31\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:s_31\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:add_vi_vv_MODGEN_1_30\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:s_30\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:add_vi_vv_MODGEN_1_29\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:s_29\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:add_vi_vv_MODGEN_1_28\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:s_28\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:add_vi_vv_MODGEN_1_27\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:s_27\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:add_vi_vv_MODGEN_1_26\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:s_26\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:add_vi_vv_MODGEN_1_25\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:s_25\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:add_vi_vv_MODGEN_1_24\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:s_24\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:add_vi_vv_MODGEN_1_23\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:s_23\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:add_vi_vv_MODGEN_1_22\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:s_22\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:add_vi_vv_MODGEN_1_21\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:s_21\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:add_vi_vv_MODGEN_1_20\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:s_20\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:add_vi_vv_MODGEN_1_19\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:s_19\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:add_vi_vv_MODGEN_1_18\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:s_18\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:add_vi_vv_MODGEN_1_17\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:s_17\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:add_vi_vv_MODGEN_1_16\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:s_16\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:add_vi_vv_MODGEN_1_15\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:s_15\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:add_vi_vv_MODGEN_1_14\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:s_14\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:add_vi_vv_MODGEN_1_13\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:s_13\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:add_vi_vv_MODGEN_1_12\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:s_12\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:add_vi_vv_MODGEN_1_11\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:s_11\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:add_vi_vv_MODGEN_1_10\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:s_10\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:add_vi_vv_MODGEN_1_9\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:s_9\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:add_vi_vv_MODGEN_1_8\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:s_8\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:add_vi_vv_MODGEN_1_7\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:s_7\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:add_vi_vv_MODGEN_1_6\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:s_6\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:add_vi_vv_MODGEN_1_5\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:s_5\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:add_vi_vv_MODGEN_1_4\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:s_4\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:add_vi_vv_MODGEN_1_3\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:s_3\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:add_vi_vv_MODGEN_1_2\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:s_2\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:s_1\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:s_0\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_966 : bit;
SIGNAL \PWM_Color_Sensor:Net_113\ : bit;
SIGNAL \PWM_Color_Sensor:Net_107\ : bit;
SIGNAL \PWM_Color_Sensor:Net_114\ : bit;
SIGNAL tmpOE__MOTOR_LEFT_IN_2_net_0 : bit;
SIGNAL tmpFB_0__MOTOR_LEFT_IN_2_net_0 : bit;
SIGNAL tmpIO_0__MOTOR_LEFT_IN_2_net_0 : bit;
TERMINAL tmpSIOVREF__MOTOR_LEFT_IN_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__MOTOR_LEFT_IN_2_net_0 : bit;
SIGNAL tmpOE__MOTOR_LEFT_IN_1_net_0 : bit;
SIGNAL tmpFB_0__MOTOR_LEFT_IN_1_net_0 : bit;
SIGNAL tmpIO_0__MOTOR_LEFT_IN_1_net_0 : bit;
TERMINAL tmpSIOVREF__MOTOR_LEFT_IN_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__MOTOR_LEFT_IN_1_net_0 : bit;
SIGNAL Net_975 : bit;
SIGNAL tmpOE__Tx_1_net_0 : bit;
SIGNAL Net_976 : bit;
SIGNAL tmpFB_0__Tx_1_net_0 : bit;
SIGNAL tmpIO_0__Tx_1_net_0 : bit;
TERMINAL tmpSIOVREF__Tx_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Tx_1_net_0 : bit;
SIGNAL tmpOE__Rx_1_net_0 : bit;
SIGNAL Net_972 : bit;
SIGNAL tmpIO_0__Rx_1_net_0 : bit;
TERMINAL tmpSIOVREF__Rx_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rx_1_net_0 : bit;
SIGNAL tmpOE__IR_Sensor_LEFT_net_0 : bit;
SIGNAL Net_1099 : bit;
SIGNAL tmpIO_0__IR_Sensor_LEFT_net_0 : bit;
TERMINAL tmpSIOVREF__IR_Sensor_LEFT_net_0 : bit;
SIGNAL tmpINTERRUPT_0__IR_Sensor_LEFT_net_0 : bit;
SIGNAL \Wheel_Timer:Net_260\ : bit;
SIGNAL \Wheel_Timer:Net_266\ : bit;
SIGNAL Net_1310 : bit;
SIGNAL \Wheel_Timer:Net_51\ : bit;
SIGNAL \Wheel_Timer:Net_261\ : bit;
SIGNAL \Wheel_Timer:Net_57\ : bit;
SIGNAL Net_212 : bit;
SIGNAL \Wheel_Timer:Net_102\ : bit;
SIGNAL \UART_1:Net_9\ : bit;
SIGNAL \UART_1:Net_61\ : bit;
SIGNAL \UART_1:BUART:clock_op\ : bit;
SIGNAL \UART_1:BUART:reset_reg\ : bit;
SIGNAL \UART_1:BUART:tx_hd_send_break\ : bit;
SIGNAL \UART_1:BUART:HalfDuplexSend\ : bit;
SIGNAL \UART_1:BUART:FinalParityType_1\ : bit;
SIGNAL \UART_1:BUART:FinalParityType_0\ : bit;
SIGNAL \UART_1:BUART:FinalAddrMode_2\ : bit;
SIGNAL \UART_1:BUART:FinalAddrMode_1\ : bit;
SIGNAL \UART_1:BUART:FinalAddrMode_0\ : bit;
SIGNAL \UART_1:BUART:tx_ctrl_mark\ : bit;
SIGNAL \UART_1:BUART:reset_sr\ : bit;
SIGNAL \UART_1:BUART:HalfDuplexSend_last\ : bit;
SIGNAL \UART_1:BUART:txn\ : bit;
SIGNAL Net_980 : bit;
SIGNAL \UART_1:BUART:tx_interrupt_out\ : bit;
SIGNAL \UART_1:BUART:rx_interrupt_out\ : bit;
SIGNAL \UART_1:BUART:tx_state_1\ : bit;
SIGNAL \UART_1:BUART:tx_state_0\ : bit;
SIGNAL \UART_1:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \UART_1:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:tx_shift_out\ : bit;
SIGNAL \UART_1:BUART:tx_fifo_notfull\ : bit;
SIGNAL \UART_1:BUART:tx_fifo_empty\ : bit;
SIGNAL \UART_1:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:counter_load_not\ : bit;
SIGNAL \UART_1:BUART:tx_state_2\ : bit;
SIGNAL \UART_1:BUART:tx_bitclk_dp\ : bit;
SIGNAL \UART_1:BUART:tx_counter_dp\ : bit;
SIGNAL \UART_1:BUART:sc_out_7\ : bit;
SIGNAL \UART_1:BUART:sc_out_6\ : bit;
SIGNAL \UART_1:BUART:sc_out_5\ : bit;
SIGNAL \UART_1:BUART:sc_out_4\ : bit;
SIGNAL \UART_1:BUART:sc_out_3\ : bit;
SIGNAL \UART_1:BUART:sc_out_2\ : bit;
SIGNAL \UART_1:BUART:sc_out_1\ : bit;
SIGNAL \UART_1:BUART:sc_out_0\ : bit;
SIGNAL \UART_1:BUART:tx_counter_tc\ : bit;
SIGNAL \UART_1:BUART:tx_status_6\ : bit;
SIGNAL \UART_1:BUART:tx_status_5\ : bit;
SIGNAL \UART_1:BUART:tx_status_4\ : bit;
SIGNAL \UART_1:BUART:tx_status_0\ : bit;
SIGNAL \UART_1:BUART:tx_status_1\ : bit;
SIGNAL \UART_1:BUART:tx_status_2\ : bit;
SIGNAL \UART_1:BUART:tx_status_3\ : bit;
SIGNAL Net_979 : bit;
SIGNAL \UART_1:BUART:tx_bitclk\ : bit;
SIGNAL \UART_1:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \UART_1:BUART:tx_mark\ : bit;
SIGNAL \UART_1:BUART:tx_parity_bit\ : bit;
SIGNAL \UART_1:BUART:rx_addressmatch\ : bit;
SIGNAL \UART_1:BUART:rx_addressmatch1\ : bit;
SIGNAL \UART_1:BUART:rx_addressmatch2\ : bit;
SIGNAL \UART_1:BUART:rx_state_1\ : bit;
SIGNAL \UART_1:BUART:rx_state_0\ : bit;
SIGNAL \UART_1:BUART:rx_bitclk_enable\ : bit;
SIGNAL \UART_1:BUART:rx_postpoll\ : bit;
SIGNAL \UART_1:BUART:rx_load_fifo\ : bit;
SIGNAL \UART_1:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:hd_shift_out\ : bit;
SIGNAL \UART_1:BUART:rx_fifonotempty\ : bit;
SIGNAL \UART_1:BUART:rx_fifofull\ : bit;
SIGNAL \UART_1:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \UART_1:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \UART_1:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:rx_counter_load\ : bit;
SIGNAL \UART_1:BUART:rx_state_3\ : bit;
SIGNAL \UART_1:BUART:rx_state_2\ : bit;
SIGNAL \UART_1:BUART:rx_bitclk_pre\ : bit;
SIGNAL \UART_1:BUART:rx_count_2\ : bit;
SIGNAL \UART_1:BUART:rx_count_1\ : bit;
SIGNAL \UART_1:BUART:rx_count_0\ : bit;
SIGNAL \UART_1:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \UART_1:BUART:rx_count_6\ : bit;
SIGNAL \UART_1:BUART:rx_count_5\ : bit;
SIGNAL \UART_1:BUART:rx_count_4\ : bit;
SIGNAL \UART_1:BUART:rx_count_3\ : bit;
SIGNAL \UART_1:BUART:rx_count7_tc\ : bit;
SIGNAL \UART_1:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \UART_1:BUART:rx_bitclk\ : bit;
SIGNAL \UART_1:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \UART_1:BUART:rx_poll_bit1\ : bit;
SIGNAL \UART_1:BUART:rx_poll_bit2\ : bit;
SIGNAL \UART_1:BUART:pollingrange\ : bit;
SIGNAL \UART_1:BUART:pollcount_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_2_1\ : bit;
SIGNAL \UART_1:BUART:pollcount_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_2_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_4\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:a_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODIN2_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:a_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODIN2_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:b_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:b_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODIN3_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODIN3_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODIN4_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODIN4_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_0\ : bit;
SIGNAL \UART_1:BUART:rx_status_0\ : bit;
SIGNAL \UART_1:BUART:rx_markspace_status\ : bit;
SIGNAL \UART_1:BUART:rx_status_1\ : bit;
SIGNAL \UART_1:BUART:rx_status_2\ : bit;
SIGNAL \UART_1:BUART:rx_parity_error_status\ : bit;
SIGNAL \UART_1:BUART:rx_status_3\ : bit;
SIGNAL \UART_1:BUART:rx_stop_bit_error\ : bit;
SIGNAL \UART_1:BUART:rx_status_4\ : bit;
SIGNAL \UART_1:BUART:rx_status_5\ : bit;
SIGNAL \UART_1:BUART:rx_status_6\ : bit;
SIGNAL \UART_1:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_971 : bit;
SIGNAL \UART_1:BUART:rx_markspace_pre\ : bit;
SIGNAL \UART_1:BUART:rx_parity_error_pre\ : bit;
SIGNAL \UART_1:BUART:rx_break_status\ : bit;
SIGNAL \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_5\ : bit;
SIGNAL \UART_1:BUART:rx_address_detected\ : bit;
SIGNAL \UART_1:BUART:rx_last\ : bit;
SIGNAL \UART_1:BUART:rx_parity_bit\ : bit;
SIGNAL \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:newa_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:newa_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:newa_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:newa_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODIN5_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:newa_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODIN5_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:newa_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODIN5_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:newa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODIN5_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:dataa_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:dataa_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:dataa_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:dataa_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:dataa_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:dataa_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:dataa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:datab_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:datab_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:datab_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:datab_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:datab_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:datab_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:datab_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:lta_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:gta_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:lta_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:gta_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:lta_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:gta_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:lta_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:gta_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:lta_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:gta_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:lta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:gta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:lta_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:gta_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g1:a0:newa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g1:a0:newb_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g1:a0:dataa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g1:a0:datab_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g1:a0:xeq\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g1:a0:xneq\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g1:a0:xlt\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g1:a0:xlte\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g1:a0:xgt\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g1:a0:xgte\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:lt\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:MODULE_6:lt\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:MODULE_6:eq\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:MODULE_6:eq\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:MODULE_6:gt\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:MODULE_6:gt\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:MODULE_6:gte\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:MODULE_6:gte\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:MODULE_6:lte\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:MODULE_6:lte\:SIGNAL IS 2;
SIGNAL \Control_Reg_Color_Sensor:clk\ : bit;
SIGNAL \Control_Reg_Color_Sensor:rst\ : bit;
SIGNAL \Control_Reg_Color_Sensor:control_out_0\ : bit;
SIGNAL Net_637 : bit;
SIGNAL \Control_Reg_Color_Sensor:control_out_1\ : bit;
SIGNAL Net_638 : bit;
SIGNAL \Control_Reg_Color_Sensor:control_out_2\ : bit;
SIGNAL Net_639 : bit;
SIGNAL \Control_Reg_Color_Sensor:control_out_3\ : bit;
SIGNAL Net_640 : bit;
SIGNAL \Control_Reg_Color_Sensor:control_out_4\ : bit;
SIGNAL Net_641 : bit;
SIGNAL \Control_Reg_Color_Sensor:control_out_5\ : bit;
SIGNAL Net_642 : bit;
SIGNAL \Control_Reg_Color_Sensor:control_out_6\ : bit;
SIGNAL Net_643 : bit;
SIGNAL \Control_Reg_Color_Sensor:control_out_7\ : bit;
SIGNAL \Control_Reg_Color_Sensor:control_7\ : bit;
SIGNAL \Control_Reg_Color_Sensor:control_6\ : bit;
SIGNAL \Control_Reg_Color_Sensor:control_5\ : bit;
SIGNAL \Control_Reg_Color_Sensor:control_4\ : bit;
SIGNAL \Control_Reg_Color_Sensor:control_3\ : bit;
SIGNAL \Control_Reg_Color_Sensor:control_2\ : bit;
SIGNAL \Control_Reg_Color_Sensor:control_1\ : bit;
SIGNAL \Control_Reg_Color_Sensor:control_0\ : bit;
SIGNAL tmpOE__S0_net_0 : bit;
SIGNAL tmpFB_0__S0_net_0 : bit;
SIGNAL tmpIO_0__S0_net_0 : bit;
TERMINAL tmpSIOVREF__S0_net_0 : bit;
SIGNAL tmpINTERRUPT_0__S0_net_0 : bit;
SIGNAL tmpOE__S1_net_0 : bit;
SIGNAL tmpFB_0__S1_net_0 : bit;
SIGNAL tmpIO_0__S1_net_0 : bit;
TERMINAL tmpSIOVREF__S1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__S1_net_0 : bit;
SIGNAL tmpOE__S2_net_0 : bit;
SIGNAL tmpFB_0__S2_net_0 : bit;
SIGNAL tmpIO_0__S2_net_0 : bit;
TERMINAL tmpSIOVREF__S2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__S2_net_0 : bit;
SIGNAL tmpOE__S3_net_0 : bit;
SIGNAL tmpFB_0__S3_net_0 : bit;
SIGNAL tmpIO_0__S3_net_0 : bit;
TERMINAL tmpSIOVREF__S3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__S3_net_0 : bit;
SIGNAL tmpOE__LED_net_0 : bit;
SIGNAL tmpFB_0__LED_net_0 : bit;
SIGNAL tmpIO_0__LED_net_0 : bit;
TERMINAL tmpSIOVREF__LED_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LED_net_0 : bit;
SIGNAL tmpOE__Count_net_0 : bit;
SIGNAL tmpIO_0__Count_net_0 : bit;
TERMINAL tmpSIOVREF__Count_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Count_net_0 : bit;
SIGNAL Net_1307 : bit;
SIGNAL tmpOE__Trigger_net_0 : bit;
SIGNAL Net_1085 : bit;
SIGNAL tmpIO_0__Trigger_net_0 : bit;
TERMINAL tmpSIOVREF__Trigger_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Trigger_net_0 : bit;
SIGNAL tmpOE__Echo_LEFT_net_0 : bit;
SIGNAL Net_1115 : bit;
SIGNAL tmpIO_0__Echo_LEFT_net_0 : bit;
TERMINAL tmpSIOVREF__Echo_LEFT_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Echo_LEFT_net_0 : bit;
SIGNAL Net_1086 : bit;
SIGNAL tmpOE__Echo_RIGHT_net_0 : bit;
SIGNAL Net_1116 : bit;
SIGNAL tmpIO_0__Echo_RIGHT_net_0 : bit;
TERMINAL tmpSIOVREF__Echo_RIGHT_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Echo_RIGHT_net_0 : bit;
SIGNAL \Control_Reg_Ultrasonic:clk\ : bit;
SIGNAL \Control_Reg_Ultrasonic:rst\ : bit;
SIGNAL \Control_Reg_Ultrasonic:control_bus_7\ : bit;
ATTRIBUTE port_state_att of \Control_Reg_Ultrasonic:control_bus_7\:SIGNAL IS 2;
SIGNAL \Control_Reg_Ultrasonic:control_out_7\ : bit;
SIGNAL \Control_Reg_Ultrasonic:control_bus_6\ : bit;
ATTRIBUTE port_state_att of \Control_Reg_Ultrasonic:control_bus_6\:SIGNAL IS 2;
SIGNAL \Control_Reg_Ultrasonic:control_out_6\ : bit;
SIGNAL \Control_Reg_Ultrasonic:control_bus_5\ : bit;
ATTRIBUTE port_state_att of \Control_Reg_Ultrasonic:control_bus_5\:SIGNAL IS 2;
SIGNAL \Control_Reg_Ultrasonic:control_out_5\ : bit;
SIGNAL \Control_Reg_Ultrasonic:control_bus_4\ : bit;
ATTRIBUTE port_state_att of \Control_Reg_Ultrasonic:control_bus_4\:SIGNAL IS 2;
SIGNAL \Control_Reg_Ultrasonic:control_out_4\ : bit;
SIGNAL \Control_Reg_Ultrasonic:control_bus_3\ : bit;
ATTRIBUTE port_state_att of \Control_Reg_Ultrasonic:control_bus_3\:SIGNAL IS 2;
SIGNAL \Control_Reg_Ultrasonic:control_out_3\ : bit;
SIGNAL Net_1035_2 : bit;
SIGNAL \Control_Reg_Ultrasonic:control_out_2\ : bit;
SIGNAL Net_1035_1 : bit;
SIGNAL \Control_Reg_Ultrasonic:control_out_1\ : bit;
SIGNAL Net_1035_0 : bit;
SIGNAL \Control_Reg_Ultrasonic:control_out_0\ : bit;
SIGNAL \Control_Reg_Ultrasonic:control_7\ : bit;
SIGNAL \Control_Reg_Ultrasonic:control_6\ : bit;
SIGNAL \Control_Reg_Ultrasonic:control_5\ : bit;
SIGNAL \Control_Reg_Ultrasonic:control_4\ : bit;
SIGNAL \Control_Reg_Ultrasonic:control_3\ : bit;
SIGNAL \Control_Reg_Ultrasonic:control_2\ : bit;
SIGNAL \Control_Reg_Ultrasonic:control_1\ : bit;
SIGNAL \Control_Reg_Ultrasonic:control_0\ : bit;
SIGNAL tmpOE__IR_Sensor_RIGHT_net_0 : bit;
SIGNAL Net_1111 : bit;
SIGNAL tmpIO_0__IR_Sensor_RIGHT_net_0 : bit;
TERMINAL tmpSIOVREF__IR_Sensor_RIGHT_net_0 : bit;
SIGNAL tmpINTERRUPT_0__IR_Sensor_RIGHT_net_0 : bit;
SIGNAL tmpOE__Echo_FLEFT_net_0 : bit;
SIGNAL Net_1051 : bit;
SIGNAL tmpIO_0__Echo_FLEFT_net_0 : bit;
TERMINAL tmpSIOVREF__Echo_FLEFT_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Echo_FLEFT_net_0 : bit;
SIGNAL tmpOE__Echo_FRIGHT_net_0 : bit;
SIGNAL Net_1052 : bit;
SIGNAL tmpIO_0__Echo_FRIGHT_net_0 : bit;
TERMINAL tmpSIOVREF__Echo_FRIGHT_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Echo_FRIGHT_net_0 : bit;
SIGNAL \mux_1:tmp__mux_1_reg\ : bit;
SIGNAL Net_1053 : bit;
SIGNAL Net_1042 : bit;
SIGNAL \Timer_Ultrasonic:Net_260\ : bit;
SIGNAL \Timer_Ultrasonic:Net_55\ : bit;
SIGNAL Net_1048 : bit;
SIGNAL \Timer_Ultrasonic:Net_53\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:Clk_Ctl_i\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:control_7\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:control_6\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:control_5\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:control_4\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:control_3\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:control_2\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:control_1\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:control_0\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:ctrl_enable\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:ctrl_ten\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:capture_last\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:capt_fifo_load\ : bit;
ATTRIBUTE soft of \Timer_Ultrasonic:TimerUDB:capt_fifo_load\:SIGNAL IS '1';
SIGNAL \Timer_Ultrasonic:TimerUDB:timer_enable\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:run_mode\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:hwEnable_reg\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:status_tc\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:trigger_enable\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:per_zero\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:tc_i\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:tc_reg_i\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:hwEnable\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL Net_1043 : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:int_capt_count_1\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:sIntCapCount:cmp_vv_vv_MODGEN_7\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:sIntCapCount:add_vv_vv_MODGEN_8_1\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:int_capt_count_0\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:sIntCapCount:add_vv_vv_MODGEN_8_0\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:capt_int_temp\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_7:g1:a0:newa_1\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:sIntCapCount:MODIN6_1\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_7:g1:a0:newa_0\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:sIntCapCount:MODIN6_0\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_7:g1:a0:newb_1\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:sIntCapCount:MODIN7_1\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_7:g1:a0:newb_0\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:sIntCapCount:MODIN7_0\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_7:g1:a0:dataa_1\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_7:g1:a0:dataa_0\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_7:g1:a0:datab_1\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_7:g1:a0:datab_0\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_7:g1:a0:xeq\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_7:g1:a0:xneq\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_7:g1:a0:xlt\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_7:g1:a0:xlte\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_7:g1:a0:xgt\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_7:g1:a0:xgte\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_7:lt\ : bit;
ATTRIBUTE port_state_att of \Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_7:lt\:SIGNAL IS 2;
SIGNAL \Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_7:gt\ : bit;
ATTRIBUTE port_state_att of \Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_7:gt\:SIGNAL IS 2;
SIGNAL \Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_7:gte\ : bit;
ATTRIBUTE port_state_att of \Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_7:gte\:SIGNAL IS 2;
SIGNAL \Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_7:lte\ : bit;
ATTRIBUTE port_state_att of \Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_7:lte\:SIGNAL IS 2;
SIGNAL \Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_7:neq\ : bit;
ATTRIBUTE port_state_att of \Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_7:neq\:SIGNAL IS 2;
SIGNAL \Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_8:g2:a0:a_1\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:sIntCapCount:MODIN8_1\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_8:g2:a0:a_0\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:sIntCapCount:MODIN8_0\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_8:g2:a0:b_1\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_8:g2:a0:b_0\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_8:g2:a0:s_1\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_8:g2:a0:s_0\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:sIntCapCount:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:runmode_enable\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:trig_disable\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:trig_reg\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:status_6\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:status_5\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:status_4\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:status_0\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:status_1\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:status_2\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:fifo_full\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:status_3\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:fifo_nempty\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:cs_addr_2\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:cs_addr_1\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:cs_addr_0\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:zeros_3\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:zeros_2\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:sT16:timerdp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Ultrasonic:TimerUDB:sT16:timerdp:ce0_0\:SIGNAL IS 2;
SIGNAL \Timer_Ultrasonic:TimerUDB:sT16:timerdp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Ultrasonic:TimerUDB:sT16:timerdp:cl0_0\:SIGNAL IS 2;
SIGNAL \Timer_Ultrasonic:TimerUDB:nc0\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:sT16:timerdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Ultrasonic:TimerUDB:sT16:timerdp:ff0_0\:SIGNAL IS 2;
SIGNAL \Timer_Ultrasonic:TimerUDB:sT16:timerdp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Ultrasonic:TimerUDB:sT16:timerdp:ce1_0\:SIGNAL IS 2;
SIGNAL \Timer_Ultrasonic:TimerUDB:sT16:timerdp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Ultrasonic:TimerUDB:sT16:timerdp:cl1_0\:SIGNAL IS 2;
SIGNAL \Timer_Ultrasonic:TimerUDB:sT16:timerdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Ultrasonic:TimerUDB:sT16:timerdp:z1_0\:SIGNAL IS 2;
SIGNAL \Timer_Ultrasonic:TimerUDB:sT16:timerdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Ultrasonic:TimerUDB:sT16:timerdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Timer_Ultrasonic:TimerUDB:sT16:timerdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Ultrasonic:TimerUDB:sT16:timerdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Timer_Ultrasonic:TimerUDB:sT16:timerdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Ultrasonic:TimerUDB:sT16:timerdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Timer_Ultrasonic:TimerUDB:sT16:timerdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Ultrasonic:TimerUDB:sT16:timerdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Timer_Ultrasonic:TimerUDB:sT16:timerdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Ultrasonic:TimerUDB:sT16:timerdp:so_0\:SIGNAL IS 2;
SIGNAL \Timer_Ultrasonic:TimerUDB:nc3\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:nc4\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:sT16:timerdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Ultrasonic:TimerUDB:sT16:timerdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Timer_Ultrasonic:TimerUDB:sT16:timerdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Ultrasonic:TimerUDB:sT16:timerdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Timer_Ultrasonic:TimerUDB:sT16:timerdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Ultrasonic:TimerUDB:sT16:timerdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Ultrasonic:TimerUDB:sT16:timerdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Ultrasonic:TimerUDB:sT16:timerdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Ultrasonic:TimerUDB:sT16:timerdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Ultrasonic:TimerUDB:sT16:timerdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Ultrasonic:TimerUDB:sT16:timerdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Ultrasonic:TimerUDB:sT16:timerdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Ultrasonic:TimerUDB:sT16:timerdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Ultrasonic:TimerUDB:sT16:timerdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Ultrasonic:TimerUDB:sT16:timerdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Ultrasonic:TimerUDB:sT16:timerdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Ultrasonic:TimerUDB:sT16:timerdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Ultrasonic:TimerUDB:sT16:timerdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Ultrasonic:TimerUDB:sT16:timerdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Ultrasonic:TimerUDB:sT16:timerdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Ultrasonic:TimerUDB:sT16:timerdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Ultrasonic:TimerUDB:sT16:timerdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Ultrasonic:TimerUDB:sT16:timerdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Ultrasonic:TimerUDB:sT16:timerdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Ultrasonic:TimerUDB:sT16:timerdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Ultrasonic:TimerUDB:sT16:timerdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Ultrasonic:TimerUDB:sT16:timerdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Ultrasonic:TimerUDB:sT16:timerdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Ultrasonic:TimerUDB:sT16:timerdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Ultrasonic:TimerUDB:sT16:timerdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Ultrasonic:TimerUDB:sT16:timerdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Ultrasonic:TimerUDB:sT16:timerdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Ultrasonic:TimerUDB:sT16:timerdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Ultrasonic:TimerUDB:sT16:timerdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Ultrasonic:TimerUDB:sT16:timerdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Ultrasonic:TimerUDB:sT16:timerdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Ultrasonic:TimerUDB:sT16:timerdp:carry\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:sT16:timerdp:sh_right\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:sT16:timerdp:sh_left\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:sT16:timerdp:msb\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:sT16:timerdp:cmp_eq_1\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:sT16:timerdp:cmp_eq_0\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:sT16:timerdp:cmp_lt_1\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:sT16:timerdp:cmp_lt_0\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:sT16:timerdp:cmp_zero_1\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:sT16:timerdp:cmp_zero_0\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:sT16:timerdp:cmp_ff_1\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:sT16:timerdp:cmp_ff_0\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:sT16:timerdp:cap_1\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:sT16:timerdp:cap_0\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:sT16:timerdp:cfb\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:sT16:timerdp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Ultrasonic:TimerUDB:sT16:timerdp:ce0_1\:SIGNAL IS 2;
SIGNAL \Timer_Ultrasonic:TimerUDB:sT16:timerdp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Ultrasonic:TimerUDB:sT16:timerdp:cl0_1\:SIGNAL IS 2;
SIGNAL \Timer_Ultrasonic:TimerUDB:sT16:timerdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Ultrasonic:TimerUDB:sT16:timerdp:ff0_1\:SIGNAL IS 2;
SIGNAL \Timer_Ultrasonic:TimerUDB:sT16:timerdp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Ultrasonic:TimerUDB:sT16:timerdp:ce1_1\:SIGNAL IS 2;
SIGNAL \Timer_Ultrasonic:TimerUDB:sT16:timerdp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Ultrasonic:TimerUDB:sT16:timerdp:cl1_1\:SIGNAL IS 2;
SIGNAL \Timer_Ultrasonic:TimerUDB:sT16:timerdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Ultrasonic:TimerUDB:sT16:timerdp:z1_1\:SIGNAL IS 2;
SIGNAL \Timer_Ultrasonic:TimerUDB:sT16:timerdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Ultrasonic:TimerUDB:sT16:timerdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Timer_Ultrasonic:TimerUDB:sT16:timerdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Ultrasonic:TimerUDB:sT16:timerdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Timer_Ultrasonic:TimerUDB:sT16:timerdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Ultrasonic:TimerUDB:sT16:timerdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Timer_Ultrasonic:TimerUDB:sT16:timerdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Ultrasonic:TimerUDB:sT16:timerdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Timer_Ultrasonic:TimerUDB:sT16:timerdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Ultrasonic:TimerUDB:sT16:timerdp:so_1\:SIGNAL IS 2;
SIGNAL \Timer_Ultrasonic:TimerUDB:sT16:timerdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Ultrasonic:TimerUDB:sT16:timerdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Timer_Ultrasonic:TimerUDB:sT16:timerdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Ultrasonic:TimerUDB:sT16:timerdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Timer_Ultrasonic:TimerUDB:sT16:timerdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Ultrasonic:TimerUDB:sT16:timerdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Ultrasonic:TimerUDB:sT16:timerdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Ultrasonic:TimerUDB:sT16:timerdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Ultrasonic:TimerUDB:sT16:timerdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Ultrasonic:TimerUDB:sT16:timerdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Ultrasonic:TimerUDB:sT16:timerdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Ultrasonic:TimerUDB:sT16:timerdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Ultrasonic:TimerUDB:sT16:timerdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Ultrasonic:TimerUDB:sT16:timerdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Ultrasonic:TimerUDB:sT16:timerdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Ultrasonic:TimerUDB:sT16:timerdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Ultrasonic:TimerUDB:sT16:timerdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Ultrasonic:TimerUDB:sT16:timerdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Ultrasonic:TimerUDB:sT16:timerdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Ultrasonic:TimerUDB:sT16:timerdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Ultrasonic:TimerUDB:sT16:timerdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Ultrasonic:TimerUDB:sT16:timerdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Ultrasonic:TimerUDB:sT16:timerdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Ultrasonic:TimerUDB:sT16:timerdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Ultrasonic:TimerUDB:sT16:timerdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Ultrasonic:TimerUDB:sT16:timerdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Ultrasonic:TimerUDB:sT16:timerdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Ultrasonic:TimerUDB:sT16:timerdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Ultrasonic:TimerUDB:sT16:timerdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Ultrasonic:TimerUDB:sT16:timerdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Ultrasonic:TimerUDB:sT16:timerdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Ultrasonic:TimerUDB:sT16:timerdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Ultrasonic:TimerUDB:sT16:timerdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Ultrasonic:TimerUDB:sT16:timerdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Ultrasonic:TimerUDB:sT16:timerdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Ultrasonic:TimerUDB:sT16:timerdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Ultrasonic:Net_102\ : bit;
SIGNAL \Timer_Ultrasonic:Net_266\ : bit;
SIGNAL Net_1100 : bit;
SIGNAL \Debouncer_IR_LEFT:op_clk\ : bit;
SIGNAL \Debouncer_IR_LEFT:DEBOUNCER[0]:d_sync_0\ : bit;
SIGNAL \Debouncer_IR_LEFT:DEBOUNCER[0]:d_sync_1\ : bit;
SIGNAL Net_1134 : bit;
SIGNAL Net_1126 : bit;
SIGNAL Net_1121 : bit;
SIGNAL Net_1103 : bit;
SIGNAL \Debouncer_IR_RIGHT:op_clk\ : bit;
SIGNAL \Debouncer_IR_RIGHT:DEBOUNCER[0]:d_sync_0\ : bit;
SIGNAL \Debouncer_IR_RIGHT:DEBOUNCER[0]:d_sync_1\ : bit;
SIGNAL Net_1131 : bit;
SIGNAL Net_1130 : bit;
SIGNAL Net_1107 : bit;
SIGNAL Net_1106 : bit;
SIGNAL Net_1127 : bit;
SIGNAL Net_1129 : bit;
SIGNAL tmpOE__Echo_BACK_net_0 : bit;
SIGNAL tmpIO_0__Echo_BACK_net_0 : bit;
TERMINAL tmpSIOVREF__Echo_BACK_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Echo_BACK_net_0 : bit;
SIGNAL Net_1133 : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:km_run\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_1150 : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:control_7\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:control_6\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:control_5\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:control_4\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:control_3\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:control_2\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:control_1\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:control_0\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:prevCapture\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:capt_rising\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:capt_falling\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:hwCapture\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:hwEnable\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:trig_last\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:trig_rise\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:trig_fall\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:trig_out\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL Net_1276 : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:final_enable\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:tc_i\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:sc_kill\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:min_kill\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:final_kill\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:km_tc\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:db_tc\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:add_vi_vv_MODGEN_9_1\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:add_vi_vv_MODGEN_9_0\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:dith_sel\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:status_6\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:status_5\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:status_4\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:status_3\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:status_2\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:status_1\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:status_0\ : bit;
SIGNAL \PWM_Servo_Gripper:Net_55\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:prevCompare1\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:cmp1\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:cmp1_status\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:cmp2_status\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:cmp2\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:final_kill_reg\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:fifo_full\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:final_capture\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:nc2\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:nc3\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:nc1\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Gripper:PWMUDB:nc4\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:nc5\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Gripper:PWMUDB:nc6\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:nc7\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Gripper:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Gripper:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Gripper:PWMUDB:compare1\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:compare2\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:pwm_i\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:tc_i_reg\ : bit;
SIGNAL \PWM_Servo_Gripper:Net_101\ : bit;
SIGNAL \PWM_Servo_Gripper:Net_96\ : bit;
SIGNAL Net_1158 : bit;
SIGNAL Net_1159 : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:b_31\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:b_30\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:b_29\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:b_28\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:b_27\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:b_26\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:b_25\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:b_24\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:b_23\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:b_22\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:b_21\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:b_20\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:b_19\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:b_18\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:b_17\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:b_16\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:b_15\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:b_14\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:b_13\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:b_12\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:b_11\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:b_10\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:b_9\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:b_8\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:b_7\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:b_6\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:b_5\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:b_4\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:b_3\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:b_2\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:b_1\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:b_0\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:a_31\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:a_30\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:a_29\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:a_28\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:a_27\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:a_26\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:a_25\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:a_24\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:a_23\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:a_22\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:a_21\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:a_20\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:a_19\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:a_18\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:a_17\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:a_16\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:a_15\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:a_14\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:a_13\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:a_12\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:a_11\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:a_10\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:a_9\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:a_8\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:a_7\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:a_6\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:a_5\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:a_4\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:a_3\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:a_2\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:a_1\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODIN9_1\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:a_0\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODIN9_0\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:b_31\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:b_30\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:b_29\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:b_28\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:b_27\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:b_26\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:b_25\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:b_24\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:b_23\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:b_22\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:b_21\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:b_20\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:b_19\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:b_18\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:b_17\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:b_16\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:b_15\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:b_14\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:b_13\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:b_12\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:b_11\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:b_10\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:b_9\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:b_8\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:b_7\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:b_6\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:b_5\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:b_4\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:b_3\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:b_2\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:b_1\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:b_0\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:add_vi_vv_MODGEN_9_31\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:s_31\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:add_vi_vv_MODGEN_9_30\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:s_30\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:add_vi_vv_MODGEN_9_29\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:s_29\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:add_vi_vv_MODGEN_9_28\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:s_28\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:add_vi_vv_MODGEN_9_27\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:s_27\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:add_vi_vv_MODGEN_9_26\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:s_26\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:add_vi_vv_MODGEN_9_25\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:s_25\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:add_vi_vv_MODGEN_9_24\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:s_24\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:add_vi_vv_MODGEN_9_23\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:s_23\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:add_vi_vv_MODGEN_9_22\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:s_22\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:add_vi_vv_MODGEN_9_21\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:s_21\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:add_vi_vv_MODGEN_9_20\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:s_20\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:add_vi_vv_MODGEN_9_19\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:s_19\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:add_vi_vv_MODGEN_9_18\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:s_18\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:add_vi_vv_MODGEN_9_17\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:s_17\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:add_vi_vv_MODGEN_9_16\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:s_16\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:add_vi_vv_MODGEN_9_15\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:s_15\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:add_vi_vv_MODGEN_9_14\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:s_14\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:add_vi_vv_MODGEN_9_13\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:s_13\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:add_vi_vv_MODGEN_9_12\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:s_12\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:add_vi_vv_MODGEN_9_11\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:s_11\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:add_vi_vv_MODGEN_9_10\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:s_10\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:add_vi_vv_MODGEN_9_9\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:s_9\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:add_vi_vv_MODGEN_9_8\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:s_8\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:add_vi_vv_MODGEN_9_7\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:s_7\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:add_vi_vv_MODGEN_9_6\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:s_6\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:add_vi_vv_MODGEN_9_5\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:s_5\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:add_vi_vv_MODGEN_9_4\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:s_4\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:add_vi_vv_MODGEN_9_3\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:s_3\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:add_vi_vv_MODGEN_9_2\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:s_2\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:s_1\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:s_0\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_1157 : bit;
SIGNAL Net_1153 : bit;
SIGNAL Net_1161 : bit;
SIGNAL \PWM_Servo_Gripper:Net_113\ : bit;
SIGNAL \PWM_Servo_Gripper:Net_107\ : bit;
SIGNAL \PWM_Servo_Gripper:Net_114\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:km_run\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:min_kill_reg\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:control_7\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:control_6\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:control_5\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:control_4\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:control_3\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:control_2\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:control_1\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:control_0\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:prevCapture\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:capt_rising\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:capt_falling\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:hwCapture\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:hwEnable\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:trig_last\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:trig_rise\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:trig_fall\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:trig_out\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:final_enable\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:tc_i\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:sc_kill\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:min_kill\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:final_kill\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:km_tc\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:db_tc\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:add_vi_vv_MODGEN_10_1\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:add_vi_vv_MODGEN_10_0\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:dith_sel\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:status_6\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:status_5\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:status_4\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:status_3\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:status_2\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:status_1\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:status_0\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:Net_55\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:prevCompare1\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:cmp1\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:cmp1_status\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:cmp2_status\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:cmp2\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:final_kill_reg\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:fifo_full\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:final_capture\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:nc2\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:nc3\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:nc1\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:nc4\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:nc5\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:nc6\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:nc7\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:compare1\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:compare2\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:pwm_i\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:tc_i_reg\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:Net_101\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:Net_96\ : bit;
SIGNAL Net_1205 : bit;
SIGNAL Net_1206 : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:b_31\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:b_30\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:b_29\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:b_28\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:b_27\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:b_26\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:b_25\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:b_24\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:b_23\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:b_22\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:b_21\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:b_20\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:b_19\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:b_18\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:b_17\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:b_16\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:b_15\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:b_14\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:b_13\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:b_12\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:b_11\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:b_10\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:b_9\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:b_8\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:b_7\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:b_6\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:b_5\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:b_4\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:b_3\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:b_2\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:b_1\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:b_0\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:a_31\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:a_30\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:a_29\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:a_28\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:a_27\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:a_26\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:a_25\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:a_24\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:a_23\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:a_22\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:a_21\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:a_20\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:a_19\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:a_18\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:a_17\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:a_16\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:a_15\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:a_14\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:a_13\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:a_12\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:a_11\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:a_10\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:a_9\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:a_8\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:a_7\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:a_6\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:a_5\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:a_4\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:a_3\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:a_2\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:a_1\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODIN10_1\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:a_0\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODIN10_0\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:b_31\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:b_30\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:b_29\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:b_28\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:b_27\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:b_26\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:b_25\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:b_24\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:b_23\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:b_22\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:b_21\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:b_20\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:b_19\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:b_18\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:b_17\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:b_16\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:b_15\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:b_14\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:b_13\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:b_12\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:b_11\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:b_10\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:b_9\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:b_8\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:b_7\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:b_6\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:b_5\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:b_4\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:b_3\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:b_2\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:b_1\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:b_0\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:add_vi_vv_MODGEN_10_31\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:s_31\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:add_vi_vv_MODGEN_10_30\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:s_30\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:add_vi_vv_MODGEN_10_29\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:s_29\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:add_vi_vv_MODGEN_10_28\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:s_28\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:add_vi_vv_MODGEN_10_27\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:s_27\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:add_vi_vv_MODGEN_10_26\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:s_26\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:add_vi_vv_MODGEN_10_25\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:s_25\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:add_vi_vv_MODGEN_10_24\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:s_24\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:add_vi_vv_MODGEN_10_23\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:s_23\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:add_vi_vv_MODGEN_10_22\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:s_22\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:add_vi_vv_MODGEN_10_21\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:s_21\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:add_vi_vv_MODGEN_10_20\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:s_20\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:add_vi_vv_MODGEN_10_19\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:s_19\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:add_vi_vv_MODGEN_10_18\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:s_18\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:add_vi_vv_MODGEN_10_17\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:s_17\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:add_vi_vv_MODGEN_10_16\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:s_16\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:add_vi_vv_MODGEN_10_15\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:s_15\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:add_vi_vv_MODGEN_10_14\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:s_14\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:add_vi_vv_MODGEN_10_13\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:s_13\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:add_vi_vv_MODGEN_10_12\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:s_12\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:add_vi_vv_MODGEN_10_11\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:s_11\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:add_vi_vv_MODGEN_10_10\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:s_10\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:add_vi_vv_MODGEN_10_9\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:s_9\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:add_vi_vv_MODGEN_10_8\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:s_8\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:add_vi_vv_MODGEN_10_7\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:s_7\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:add_vi_vv_MODGEN_10_6\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:s_6\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:add_vi_vv_MODGEN_10_5\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:s_5\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:add_vi_vv_MODGEN_10_4\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:s_4\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:add_vi_vv_MODGEN_10_3\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:s_3\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:add_vi_vv_MODGEN_10_2\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:s_2\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:s_1\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:s_0\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_1204 : bit;
SIGNAL Net_1200 : bit;
SIGNAL Net_1208 : bit;
SIGNAL \PWM_Servo_Gripper_Arm:Net_113\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:Net_107\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:Net_114\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:km_run\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:min_kill_reg\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:control_7\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:control_6\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:control_5\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:control_4\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:control_3\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:control_2\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:control_1\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:control_0\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:prevCapture\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:capt_rising\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:capt_falling\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:hwCapture\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:hwEnable\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:trig_last\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:trig_rise\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:trig_fall\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:trig_out\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:final_enable\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:tc_i\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:sc_kill\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:min_kill\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:final_kill\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:km_tc\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:db_tc\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:add_vi_vv_MODGEN_11_1\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:add_vi_vv_MODGEN_11_0\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:dith_sel\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:status_6\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:status_5\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:status_4\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:status_3\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:status_2\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:status_1\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:status_0\ : bit;
SIGNAL \PWM_Servo_Lifter:Net_55\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:prevCompare1\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:cmp1\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:cmp1_status\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:cmp2_status\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:cmp2\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:final_kill_reg\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:fifo_full\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:final_capture\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:nc2\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:nc3\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:nc1\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Lifter:PWMUDB:nc4\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:nc5\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Lifter:PWMUDB:nc6\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:nc7\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Lifter:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Lifter:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Lifter:PWMUDB:compare1\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:compare2\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:pwm_i\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:tc_i_reg\ : bit;
SIGNAL \PWM_Servo_Lifter:Net_101\ : bit;
SIGNAL \PWM_Servo_Lifter:Net_96\ : bit;
SIGNAL Net_1246 : bit;
SIGNAL Net_1247 : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:b_31\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:b_30\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:b_29\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:b_28\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:b_27\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:b_26\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:b_25\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:b_24\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:b_23\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:b_22\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:b_21\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:b_20\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:b_19\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:b_18\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:b_17\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:b_16\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:b_15\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:b_14\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:b_13\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:b_12\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:b_11\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:b_10\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:b_9\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:b_8\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:b_7\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:b_6\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:b_5\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:b_4\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:b_3\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:b_2\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:b_1\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:b_0\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:a_31\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:a_30\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:a_29\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:a_28\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:a_27\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:a_26\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:a_25\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:a_24\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:a_23\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:a_22\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:a_21\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:a_20\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:a_19\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:a_18\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:a_17\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:a_16\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:a_15\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:a_14\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:a_13\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:a_12\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:a_11\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:a_10\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:a_9\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:a_8\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:a_7\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:a_6\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:a_5\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:a_4\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:a_3\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:a_2\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:a_1\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODIN11_1\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:a_0\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODIN11_0\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:b_31\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:b_30\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:b_29\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:b_28\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:b_27\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:b_26\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:b_25\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:b_24\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:b_23\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:b_22\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:b_21\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:b_20\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:b_19\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:b_18\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:b_17\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:b_16\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:b_15\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:b_14\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:b_13\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:b_12\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:b_11\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:b_10\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:b_9\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:b_8\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:b_7\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:b_6\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:b_5\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:b_4\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:b_3\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:b_2\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:b_1\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:b_0\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:add_vi_vv_MODGEN_11_31\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:s_31\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:add_vi_vv_MODGEN_11_30\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:s_30\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:add_vi_vv_MODGEN_11_29\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:s_29\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:add_vi_vv_MODGEN_11_28\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:s_28\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:add_vi_vv_MODGEN_11_27\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:s_27\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:add_vi_vv_MODGEN_11_26\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:s_26\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:add_vi_vv_MODGEN_11_25\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:s_25\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:add_vi_vv_MODGEN_11_24\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:s_24\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:add_vi_vv_MODGEN_11_23\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:s_23\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:add_vi_vv_MODGEN_11_22\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:s_22\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:add_vi_vv_MODGEN_11_21\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:s_21\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:add_vi_vv_MODGEN_11_20\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:s_20\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:add_vi_vv_MODGEN_11_19\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:s_19\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:add_vi_vv_MODGEN_11_18\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:s_18\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:add_vi_vv_MODGEN_11_17\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:s_17\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:add_vi_vv_MODGEN_11_16\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:s_16\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:add_vi_vv_MODGEN_11_15\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:s_15\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:add_vi_vv_MODGEN_11_14\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:s_14\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:add_vi_vv_MODGEN_11_13\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:s_13\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:add_vi_vv_MODGEN_11_12\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:s_12\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:add_vi_vv_MODGEN_11_11\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:s_11\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:add_vi_vv_MODGEN_11_10\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:s_10\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:add_vi_vv_MODGEN_11_9\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:s_9\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:add_vi_vv_MODGEN_11_8\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:s_8\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:add_vi_vv_MODGEN_11_7\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:s_7\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:add_vi_vv_MODGEN_11_6\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:s_6\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:add_vi_vv_MODGEN_11_5\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:s_5\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:add_vi_vv_MODGEN_11_4\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:s_4\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:add_vi_vv_MODGEN_11_3\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:s_3\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:add_vi_vv_MODGEN_11_2\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:s_2\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:s_1\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:s_0\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_1245 : bit;
SIGNAL Net_1241 : bit;
SIGNAL Net_1249 : bit;
SIGNAL \PWM_Servo_Lifter:Net_113\ : bit;
SIGNAL \PWM_Servo_Lifter:Net_107\ : bit;
SIGNAL \PWM_Servo_Lifter:Net_114\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:km_run\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:min_kill_reg\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:control_7\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:control_6\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:control_5\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:control_4\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:control_3\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:control_2\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:control_1\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:control_0\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:prevCapture\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:capt_rising\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:capt_falling\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:hwCapture\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:hwEnable\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:trig_last\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:trig_rise\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:trig_fall\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:trig_out\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:final_enable\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:tc_i\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:sc_kill\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:min_kill\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:final_kill\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:km_tc\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:db_tc\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:add_vi_vv_MODGEN_12_1\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:add_vi_vv_MODGEN_12_0\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:dith_sel\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:status_6\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:status_5\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:status_4\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:status_3\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:status_2\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:status_1\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:status_0\ : bit;
SIGNAL \PWM_Servo_Trunk:Net_55\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:prevCompare1\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:cmp1\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:cmp1_status\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:cmp2_status\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:cmp2\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:final_kill_reg\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:fifo_full\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:final_capture\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:nc2\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:nc3\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:nc1\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Trunk:PWMUDB:nc4\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:nc5\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Trunk:PWMUDB:nc6\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:nc7\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Trunk:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Trunk:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo_Trunk:PWMUDB:compare1\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:compare2\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:pwm_i\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:tc_i_reg\ : bit;
SIGNAL \PWM_Servo_Trunk:Net_101\ : bit;
SIGNAL \PWM_Servo_Trunk:Net_96\ : bit;
SIGNAL Net_1274 : bit;
SIGNAL Net_1275 : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:b_31\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:b_30\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:b_29\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:b_28\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:b_27\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:b_26\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:b_25\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:b_24\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:b_23\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:b_22\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:b_21\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:b_20\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:b_19\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:b_18\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:b_17\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:b_16\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:b_15\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:b_14\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:b_13\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:b_12\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:b_11\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:b_10\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:b_9\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:b_8\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:b_7\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:b_6\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:b_5\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:b_4\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:b_3\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:b_2\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:b_1\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:b_0\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:a_31\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:a_30\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:a_29\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:a_28\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:a_27\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:a_26\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:a_25\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:a_24\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:a_23\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:a_22\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:a_21\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:a_20\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:a_19\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:a_18\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:a_17\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:a_16\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:a_15\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:a_14\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:a_13\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:a_12\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:a_11\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:a_10\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:a_9\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:a_8\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:a_7\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:a_6\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:a_5\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:a_4\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:a_3\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:a_2\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:a_1\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODIN12_1\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:a_0\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODIN12_0\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:b_31\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:b_30\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:b_29\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:b_28\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:b_27\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:b_26\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:b_25\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:b_24\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:b_23\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:b_22\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:b_21\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:b_20\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:b_19\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:b_18\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:b_17\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:b_16\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:b_15\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:b_14\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:b_13\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:b_12\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:b_11\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:b_10\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:b_9\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:b_8\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:b_7\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:b_6\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:b_5\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:b_4\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:b_3\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:b_2\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:b_1\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:b_0\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:add_vi_vv_MODGEN_12_31\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:s_31\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:add_vi_vv_MODGEN_12_30\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:s_30\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:add_vi_vv_MODGEN_12_29\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:s_29\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:add_vi_vv_MODGEN_12_28\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:s_28\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:add_vi_vv_MODGEN_12_27\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:s_27\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:add_vi_vv_MODGEN_12_26\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:s_26\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:add_vi_vv_MODGEN_12_25\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:s_25\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:add_vi_vv_MODGEN_12_24\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:s_24\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:add_vi_vv_MODGEN_12_23\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:s_23\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:add_vi_vv_MODGEN_12_22\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:s_22\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:add_vi_vv_MODGEN_12_21\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:s_21\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:add_vi_vv_MODGEN_12_20\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:s_20\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:add_vi_vv_MODGEN_12_19\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:s_19\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:add_vi_vv_MODGEN_12_18\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:s_18\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:add_vi_vv_MODGEN_12_17\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:s_17\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:add_vi_vv_MODGEN_12_16\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:s_16\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:add_vi_vv_MODGEN_12_15\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:s_15\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:add_vi_vv_MODGEN_12_14\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:s_14\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:add_vi_vv_MODGEN_12_13\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:s_13\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:add_vi_vv_MODGEN_12_12\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:s_12\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:add_vi_vv_MODGEN_12_11\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:s_11\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:add_vi_vv_MODGEN_12_10\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:s_10\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:add_vi_vv_MODGEN_12_9\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:s_9\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:add_vi_vv_MODGEN_12_8\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:s_8\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:add_vi_vv_MODGEN_12_7\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:s_7\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:add_vi_vv_MODGEN_12_6\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:s_6\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:add_vi_vv_MODGEN_12_5\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:s_5\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:add_vi_vv_MODGEN_12_4\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:s_4\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:add_vi_vv_MODGEN_12_3\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:s_3\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:add_vi_vv_MODGEN_12_2\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:s_2\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:s_1\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:s_0\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_1280 : bit;
SIGNAL Net_1269 : bit;
SIGNAL Net_1277 : bit;
SIGNAL \PWM_Servo_Trunk:Net_113\ : bit;
SIGNAL \PWM_Servo_Trunk:Net_107\ : bit;
SIGNAL \PWM_Servo_Trunk:Net_114\ : bit;
SIGNAL tmpOE__MOTOR_GRIPPER_net_0 : bit;
SIGNAL tmpFB_0__MOTOR_GRIPPER_net_0 : bit;
SIGNAL tmpIO_0__MOTOR_GRIPPER_net_0 : bit;
TERMINAL tmpSIOVREF__MOTOR_GRIPPER_net_0 : bit;
SIGNAL tmpINTERRUPT_0__MOTOR_GRIPPER_net_0 : bit;
SIGNAL tmpOE__MOTOR_GRIPPER_ARM_net_0 : bit;
SIGNAL tmpFB_0__MOTOR_GRIPPER_ARM_net_0 : bit;
SIGNAL tmpIO_0__MOTOR_GRIPPER_ARM_net_0 : bit;
TERMINAL tmpSIOVREF__MOTOR_GRIPPER_ARM_net_0 : bit;
SIGNAL tmpINTERRUPT_0__MOTOR_GRIPPER_ARM_net_0 : bit;
SIGNAL tmpOE__MOTOR_LIFTER_net_0 : bit;
SIGNAL tmpFB_0__MOTOR_LIFTER_net_0 : bit;
SIGNAL tmpIO_0__MOTOR_LIFTER_net_0 : bit;
TERMINAL tmpSIOVREF__MOTOR_LIFTER_net_0 : bit;
SIGNAL tmpINTERRUPT_0__MOTOR_LIFTER_net_0 : bit;
SIGNAL tmpOE__MOTOR_TRUNK_net_0 : bit;
SIGNAL tmpFB_0__MOTOR_TRUNK_net_0 : bit;
SIGNAL tmpIO_0__MOTOR_TRUNK_net_0 : bit;
TERMINAL tmpSIOVREF__MOTOR_TRUNK_net_0 : bit;
SIGNAL tmpINTERRUPT_0__MOTOR_TRUNK_net_0 : bit;
SIGNAL tmpOE__Indicator_RED_net_0 : bit;
SIGNAL tmpFB_0__Indicator_RED_net_0 : bit;
SIGNAL tmpIO_0__Indicator_RED_net_0 : bit;
TERMINAL tmpSIOVREF__Indicator_RED_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Indicator_RED_net_0 : bit;
SIGNAL tmpOE__Indicator_GREEN_net_0 : bit;
SIGNAL tmpFB_0__Indicator_GREEN_net_0 : bit;
SIGNAL tmpIO_0__Indicator_GREEN_net_0 : bit;
TERMINAL tmpSIOVREF__Indicator_GREEN_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Indicator_GREEN_net_0 : bit;
SIGNAL tmpOE__Indicator_BLUE_net_0 : bit;
SIGNAL tmpFB_0__Indicator_BLUE_net_0 : bit;
SIGNAL tmpIO_0__Indicator_BLUE_net_0 : bit;
TERMINAL tmpSIOVREF__Indicator_BLUE_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Indicator_BLUE_net_0 : bit;
SIGNAL Net_12 : bit;
SIGNAL \Timer_Ultrasonic_Burst:Net_260\ : bit;
SIGNAL \Timer_Ultrasonic_Burst:Net_266\ : bit;
SIGNAL \Timer_Ultrasonic_Burst:Net_51\ : bit;
SIGNAL \Timer_Ultrasonic_Burst:Net_261\ : bit;
SIGNAL \Timer_Ultrasonic_Burst:Net_57\ : bit;
SIGNAL Net_1300 : bit;
SIGNAL Net_1301 : bit;
SIGNAL \Timer_Ultrasonic_Burst:Net_102\ : bit;
SIGNAL \QuadDec_RIGHT:Net_1251\\D\ : bit;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \QuadDec_RIGHT:Cnt16:CounterUDB:count_stored_i\\D\ : bit;
SIGNAL \QuadDec_RIGHT:Net_1203\\D\ : bit;
SIGNAL \QuadDec_RIGHT:bQuadDec:quad_A_filt\\D\ : bit;
SIGNAL \QuadDec_RIGHT:bQuadDec:quad_B_filt\\D\ : bit;
SIGNAL \QuadDec_RIGHT:bQuadDec:state_2\\D\ : bit;
SIGNAL \QuadDec_RIGHT:bQuadDec:state_3\\D\ : bit;
SIGNAL \QuadDec_RIGHT:bQuadDec:state_1\\D\ : bit;
SIGNAL \QuadDec_RIGHT:bQuadDec:state_0\\D\ : bit;
SIGNAL \QuadDec_LEFT:Net_1251\\D\ : bit;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \QuadDec_LEFT:Cnt16:CounterUDB:count_stored_i\\D\ : bit;
SIGNAL \QuadDec_LEFT:Net_1203\\D\ : bit;
SIGNAL \QuadDec_LEFT:bQuadDec:quad_A_filt\\D\ : bit;
SIGNAL \QuadDec_LEFT:bQuadDec:quad_B_filt\\D\ : bit;
SIGNAL \QuadDec_LEFT:bQuadDec:state_2\\D\ : bit;
SIGNAL \QuadDec_LEFT:bQuadDec:state_3\\D\ : bit;
SIGNAL \QuadDec_LEFT:bQuadDec:state_1\\D\ : bit;
SIGNAL \QuadDec_LEFT:bQuadDec:state_0\\D\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:disable_run_i\\D\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \Counter_Color_Sensor:CounterUDB:count_stored_i\\D\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:trig_disable\\D\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \PWM_Color_Sensor:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \UART_1:BUART:reset_reg\\D\ : bit;
SIGNAL \UART_1:BUART:txn\\D\ : bit;
SIGNAL \UART_1:BUART:tx_state_1\\D\ : bit;
SIGNAL \UART_1:BUART:tx_state_0\\D\ : bit;
SIGNAL \UART_1:BUART:tx_state_2\\D\ : bit;
SIGNAL Net_979D : bit;
SIGNAL \UART_1:BUART:tx_bitclk\\D\ : bit;
SIGNAL \UART_1:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \UART_1:BUART:tx_mark\\D\ : bit;
SIGNAL \UART_1:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \UART_1:BUART:rx_state_1\\D\ : bit;
SIGNAL \UART_1:BUART:rx_state_0\\D\ : bit;
SIGNAL \UART_1:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \UART_1:BUART:rx_state_3\\D\ : bit;
SIGNAL \UART_1:BUART:rx_state_2\\D\ : bit;
SIGNAL \UART_1:BUART:rx_bitclk\\D\ : bit;
SIGNAL \UART_1:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \UART_1:BUART:pollcount_1\\D\ : bit;
SIGNAL \UART_1:BUART:pollcount_0\\D\ : bit;
SIGNAL \UART_1:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \UART_1:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \UART_1:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \UART_1:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \UART_1:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \UART_1:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \UART_1:BUART:rx_break_status\\D\ : bit;
SIGNAL \UART_1:BUART:rx_address_detected\\D\ : bit;
SIGNAL \UART_1:BUART:rx_last\\D\ : bit;
SIGNAL \UART_1:BUART:rx_parity_bit\\D\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:capture_last\\D\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:capture_out_reg_i\\D\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:int_capt_count_1\\D\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:int_capt_count_0\\D\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:capt_int_temp\\D\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:runmode_enable\\D\ : bit;
SIGNAL \Timer_Ultrasonic:TimerUDB:trig_disable\\D\ : bit;
SIGNAL \Debouncer_IR_LEFT:DEBOUNCER[0]:d_sync_0\\D\ : bit;
SIGNAL \Debouncer_IR_LEFT:DEBOUNCER[0]:d_sync_1\\D\ : bit;
SIGNAL Net_1126D : bit;
SIGNAL Net_1121D : bit;
SIGNAL Net_1103D : bit;
SIGNAL \Debouncer_IR_RIGHT:DEBOUNCER[0]:d_sync_0\\D\ : bit;
SIGNAL \Debouncer_IR_RIGHT:DEBOUNCER[0]:d_sync_1\\D\ : bit;
SIGNAL Net_1130D : bit;
SIGNAL Net_1107D : bit;
SIGNAL Net_1106D : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \PWM_Servo_Gripper:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \PWM_Servo_Gripper_Arm:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \PWM_Servo_Lifter:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \PWM_Servo_Trunk:PWMUDB:tc_i_reg\\D\ : bit;
BEGIN

zero <=  ('0') ;

tmpOE__MOTOR_EN_RIGHT_net_0 <=  ('1') ;

\QuadDec_RIGHT:Cnt16:CounterUDB:reload\ <= (\QuadDec_RIGHT:Cnt16:CounterUDB:overflow\
	OR \QuadDec_RIGHT:Cnt16:CounterUDB:status_1\
	OR \QuadDec_RIGHT:Net_1260\);

\QuadDec_RIGHT:Cnt16:CounterUDB:status_0\ <= ((not \QuadDec_RIGHT:Cnt16:CounterUDB:prevCompare\ and \QuadDec_RIGHT:Cnt16:CounterUDB:cmp_out_i\));

\QuadDec_RIGHT:Cnt16:CounterUDB:status_2\ <= ((not \QuadDec_RIGHT:Cnt16:CounterUDB:overflow_reg_i\ and \QuadDec_RIGHT:Cnt16:CounterUDB:overflow\));

\QuadDec_RIGHT:Cnt16:CounterUDB:status_3\ <= ((not \QuadDec_RIGHT:Cnt16:CounterUDB:underflow_reg_i\ and \QuadDec_RIGHT:Cnt16:CounterUDB:status_1\));

\QuadDec_RIGHT:Cnt16:CounterUDB:count_enable\ <= ((not \QuadDec_RIGHT:Cnt16:CounterUDB:count_stored_i\ and \QuadDec_RIGHT:Cnt16:CounterUDB:control_7\ and \QuadDec_RIGHT:Net_1203\));

\QuadDec_RIGHT:Cnt16:CounterUDB:reload_tc\ <= (\QuadDec_RIGHT:Cnt16:CounterUDB:status_1\
	OR \QuadDec_RIGHT:Cnt16:CounterUDB:overflow\);

\QuadDec_RIGHT:bQuadDec:quad_A_filt\\D\ <= ((\QuadDec_RIGHT:bQuadDec:quad_A_delayed_0\ and \QuadDec_RIGHT:bQuadDec:quad_A_delayed_1\ and \QuadDec_RIGHT:bQuadDec:quad_A_delayed_2\)
	OR (\QuadDec_RIGHT:bQuadDec:quad_A_delayed_2\ and \QuadDec_RIGHT:bQuadDec:quad_A_filt\)
	OR (\QuadDec_RIGHT:bQuadDec:quad_A_delayed_1\ and \QuadDec_RIGHT:bQuadDec:quad_A_filt\)
	OR (\QuadDec_RIGHT:bQuadDec:quad_A_delayed_0\ and \QuadDec_RIGHT:bQuadDec:quad_A_filt\));

\QuadDec_RIGHT:bQuadDec:quad_B_filt\\D\ <= ((\QuadDec_RIGHT:bQuadDec:quad_B_delayed_0\ and \QuadDec_RIGHT:bQuadDec:quad_B_delayed_1\ and \QuadDec_RIGHT:bQuadDec:quad_B_delayed_2\)
	OR (\QuadDec_RIGHT:bQuadDec:quad_B_delayed_2\ and \QuadDec_RIGHT:bQuadDec:quad_B_filt\)
	OR (\QuadDec_RIGHT:bQuadDec:quad_B_delayed_1\ and \QuadDec_RIGHT:bQuadDec:quad_B_filt\)
	OR (\QuadDec_RIGHT:bQuadDec:quad_B_delayed_0\ and \QuadDec_RIGHT:bQuadDec:quad_B_filt\));

\QuadDec_RIGHT:bQuadDec:state_3\\D\ <= ((not \QuadDec_RIGHT:Net_1260\ and not \QuadDec_RIGHT:bQuadDec:quad_A_filt\ and not \QuadDec_RIGHT:bQuadDec:error\ and not \QuadDec_RIGHT:bQuadDec:state_0\ and \QuadDec_RIGHT:bQuadDec:quad_B_filt\ and \QuadDec_RIGHT:bQuadDec:state_1\)
	OR (not \QuadDec_RIGHT:Net_1260\ and not \QuadDec_RIGHT:bQuadDec:quad_B_filt\ and not \QuadDec_RIGHT:bQuadDec:error\ and not \QuadDec_RIGHT:bQuadDec:state_1\ and \QuadDec_RIGHT:bQuadDec:quad_A_filt\ and \QuadDec_RIGHT:bQuadDec:state_0\)
	OR (not \QuadDec_RIGHT:Net_1260\ and not \QuadDec_RIGHT:bQuadDec:quad_A_filt\ and not \QuadDec_RIGHT:bQuadDec:quad_B_filt\ and not \QuadDec_RIGHT:bQuadDec:error\ and \QuadDec_RIGHT:bQuadDec:state_1\ and \QuadDec_RIGHT:bQuadDec:state_0\)
	OR (not \QuadDec_RIGHT:bQuadDec:error\ and not \QuadDec_RIGHT:bQuadDec:state_1\ and not \QuadDec_RIGHT:bQuadDec:state_0\ and \QuadDec_RIGHT:bQuadDec:quad_A_filt\ and \QuadDec_RIGHT:bQuadDec:quad_B_filt\));

\QuadDec_RIGHT:bQuadDec:state_2\\D\ <= ((\QuadDec_RIGHT:bQuadDec:error\ and \QuadDec_RIGHT:bQuadDec:state_0\)
	OR (\QuadDec_RIGHT:Net_1260\ and \QuadDec_RIGHT:bQuadDec:state_0\)
	OR (\QuadDec_RIGHT:bQuadDec:error\ and \QuadDec_RIGHT:bQuadDec:state_1\)
	OR (\QuadDec_RIGHT:Net_1260\ and \QuadDec_RIGHT:bQuadDec:state_1\)
	OR (\QuadDec_RIGHT:Net_1260\ and \QuadDec_RIGHT:bQuadDec:error\));

\QuadDec_RIGHT:bQuadDec:state_1\\D\ <= ((not \QuadDec_RIGHT:bQuadDec:quad_B_filt\ and not \QuadDec_RIGHT:bQuadDec:error\ and not \QuadDec_RIGHT:bQuadDec:state_1\ and not \QuadDec_RIGHT:bQuadDec:state_0\ and \QuadDec_RIGHT:bQuadDec:quad_A_filt\)
	OR (not \QuadDec_RIGHT:Net_1260\ and not \QuadDec_RIGHT:bQuadDec:state_1\ and not \QuadDec_RIGHT:bQuadDec:state_0\ and \QuadDec_RIGHT:bQuadDec:quad_A_filt\ and \QuadDec_RIGHT:bQuadDec:error\)
	OR (not \QuadDec_RIGHT:Net_1260\ and not \QuadDec_RIGHT:bQuadDec:error\ and \QuadDec_RIGHT:bQuadDec:quad_A_filt\ and \QuadDec_RIGHT:bQuadDec:quad_B_filt\ and \QuadDec_RIGHT:bQuadDec:state_0\)
	OR (not \QuadDec_RIGHT:Net_1260\ and not \QuadDec_RIGHT:bQuadDec:error\ and \QuadDec_RIGHT:bQuadDec:quad_A_filt\ and \QuadDec_RIGHT:bQuadDec:state_1\));

\QuadDec_RIGHT:bQuadDec:state_0\\D\ <= ((not \QuadDec_RIGHT:bQuadDec:quad_A_filt\ and not \QuadDec_RIGHT:bQuadDec:error\ and not \QuadDec_RIGHT:bQuadDec:state_1\ and not \QuadDec_RIGHT:bQuadDec:state_0\ and \QuadDec_RIGHT:bQuadDec:quad_B_filt\)
	OR (not \QuadDec_RIGHT:Net_1260\ and not \QuadDec_RIGHT:bQuadDec:state_1\ and not \QuadDec_RIGHT:bQuadDec:state_0\ and \QuadDec_RIGHT:bQuadDec:quad_B_filt\ and \QuadDec_RIGHT:bQuadDec:error\)
	OR (not \QuadDec_RIGHT:Net_1260\ and not \QuadDec_RIGHT:bQuadDec:error\ and \QuadDec_RIGHT:bQuadDec:quad_A_filt\ and \QuadDec_RIGHT:bQuadDec:quad_B_filt\ and \QuadDec_RIGHT:bQuadDec:state_1\)
	OR (not \QuadDec_RIGHT:Net_1260\ and not \QuadDec_RIGHT:bQuadDec:error\ and \QuadDec_RIGHT:bQuadDec:quad_B_filt\ and \QuadDec_RIGHT:bQuadDec:state_0\));

\QuadDec_RIGHT:Net_1251\\D\ <= ((not \QuadDec_RIGHT:Net_1260\ and not \QuadDec_RIGHT:bQuadDec:quad_B_filt\ and not \QuadDec_RIGHT:bQuadDec:error\ and \QuadDec_RIGHT:bQuadDec:quad_A_filt\ and \QuadDec_RIGHT:bQuadDec:state_1\ and \QuadDec_RIGHT:bQuadDec:state_0\)
	OR (not \QuadDec_RIGHT:Net_1260\ and not \QuadDec_RIGHT:bQuadDec:quad_A_filt\ and not \QuadDec_RIGHT:bQuadDec:quad_B_filt\ and not \QuadDec_RIGHT:bQuadDec:error\ and not \QuadDec_RIGHT:bQuadDec:state_0\ and \QuadDec_RIGHT:bQuadDec:state_1\)
	OR (not \QuadDec_RIGHT:Net_1260\ and not \QuadDec_RIGHT:bQuadDec:error\ and not \QuadDec_RIGHT:bQuadDec:state_1\ and \QuadDec_RIGHT:bQuadDec:quad_A_filt\ and \QuadDec_RIGHT:bQuadDec:quad_B_filt\ and \QuadDec_RIGHT:bQuadDec:state_0\)
	OR (not \QuadDec_RIGHT:Net_1260\ and not \QuadDec_RIGHT:bQuadDec:state_1\ and not \QuadDec_RIGHT:bQuadDec:state_0\ and \QuadDec_RIGHT:Net_1251\ and \QuadDec_RIGHT:bQuadDec:error\)
	OR (not \QuadDec_RIGHT:bQuadDec:quad_A_filt\ and not \QuadDec_RIGHT:bQuadDec:error\ and not \QuadDec_RIGHT:bQuadDec:state_1\ and not \QuadDec_RIGHT:bQuadDec:state_0\ and \QuadDec_RIGHT:bQuadDec:quad_B_filt\)
	OR (not \QuadDec_RIGHT:Net_1260\ and not \QuadDec_RIGHT:bQuadDec:error\ and \QuadDec_RIGHT:Net_1251\ and \QuadDec_RIGHT:bQuadDec:quad_A_filt\ and \QuadDec_RIGHT:bQuadDec:state_0\)
	OR (not \QuadDec_RIGHT:Net_1260\ and not \QuadDec_RIGHT:bQuadDec:quad_B_filt\ and not \QuadDec_RIGHT:bQuadDec:error\ and \QuadDec_RIGHT:Net_1251\ and \QuadDec_RIGHT:bQuadDec:state_1\)
	OR (not \QuadDec_RIGHT:bQuadDec:error\ and not \QuadDec_RIGHT:bQuadDec:state_1\ and not \QuadDec_RIGHT:bQuadDec:state_0\ and \QuadDec_RIGHT:Net_1251\ and \QuadDec_RIGHT:bQuadDec:quad_B_filt\)
	OR (not \QuadDec_RIGHT:bQuadDec:quad_A_filt\ and not \QuadDec_RIGHT:bQuadDec:error\ and not \QuadDec_RIGHT:bQuadDec:state_1\ and not \QuadDec_RIGHT:bQuadDec:state_0\ and \QuadDec_RIGHT:Net_1251\)
	OR (not \QuadDec_RIGHT:Net_1260\ and not \QuadDec_RIGHT:bQuadDec:quad_A_filt\ and not \QuadDec_RIGHT:bQuadDec:error\ and not \QuadDec_RIGHT:bQuadDec:state_0\ and \QuadDec_RIGHT:Net_1251\)
	OR (not \QuadDec_RIGHT:Net_1260\ and not \QuadDec_RIGHT:bQuadDec:error\ and not \QuadDec_RIGHT:bQuadDec:state_1\ and \QuadDec_RIGHT:Net_1251\ and \QuadDec_RIGHT:bQuadDec:quad_B_filt\));

\QuadDec_RIGHT:Net_1203\\D\ <= ((not \QuadDec_RIGHT:Net_1260\ and not \QuadDec_RIGHT:bQuadDec:state_1\ and not \QuadDec_RIGHT:bQuadDec:state_0\ and \QuadDec_RIGHT:Net_1203\ and \QuadDec_RIGHT:bQuadDec:error\)
	OR (not \QuadDec_RIGHT:Net_1260\ and not \QuadDec_RIGHT:bQuadDec:quad_B_filt\ and not \QuadDec_RIGHT:bQuadDec:error\ and \QuadDec_RIGHT:bQuadDec:quad_A_filt\ and \QuadDec_RIGHT:bQuadDec:state_1\ and \QuadDec_RIGHT:bQuadDec:state_0\)
	OR (not \QuadDec_RIGHT:Net_1260\ and not \QuadDec_RIGHT:bQuadDec:quad_A_filt\ and not \QuadDec_RIGHT:bQuadDec:error\ and \QuadDec_RIGHT:bQuadDec:quad_B_filt\ and \QuadDec_RIGHT:bQuadDec:state_1\ and \QuadDec_RIGHT:bQuadDec:state_0\)
	OR (not \QuadDec_RIGHT:Net_1260\ and not \QuadDec_RIGHT:bQuadDec:quad_A_filt\ and not \QuadDec_RIGHT:bQuadDec:quad_B_filt\ and not \QuadDec_RIGHT:bQuadDec:error\ and not \QuadDec_RIGHT:bQuadDec:state_0\ and \QuadDec_RIGHT:bQuadDec:state_1\)
	OR (not \QuadDec_RIGHT:Net_1260\ and not \QuadDec_RIGHT:bQuadDec:error\ and not \QuadDec_RIGHT:bQuadDec:state_0\ and \QuadDec_RIGHT:bQuadDec:quad_A_filt\ and \QuadDec_RIGHT:bQuadDec:quad_B_filt\ and \QuadDec_RIGHT:bQuadDec:state_1\)
	OR (not \QuadDec_RIGHT:Net_1260\ and not \QuadDec_RIGHT:bQuadDec:quad_A_filt\ and not \QuadDec_RIGHT:bQuadDec:quad_B_filt\ and not \QuadDec_RIGHT:bQuadDec:error\ and not \QuadDec_RIGHT:bQuadDec:state_1\ and \QuadDec_RIGHT:bQuadDec:state_0\)
	OR (not \QuadDec_RIGHT:Net_1260\ and not \QuadDec_RIGHT:bQuadDec:error\ and not \QuadDec_RIGHT:bQuadDec:state_1\ and \QuadDec_RIGHT:bQuadDec:quad_A_filt\ and \QuadDec_RIGHT:bQuadDec:quad_B_filt\ and \QuadDec_RIGHT:bQuadDec:state_0\)
	OR (not \QuadDec_RIGHT:bQuadDec:quad_B_filt\ and not \QuadDec_RIGHT:bQuadDec:error\ and not \QuadDec_RIGHT:bQuadDec:state_1\ and not \QuadDec_RIGHT:bQuadDec:state_0\ and \QuadDec_RIGHT:bQuadDec:quad_A_filt\)
	OR (not \QuadDec_RIGHT:bQuadDec:quad_A_filt\ and not \QuadDec_RIGHT:bQuadDec:error\ and not \QuadDec_RIGHT:bQuadDec:state_1\ and not \QuadDec_RIGHT:bQuadDec:state_0\ and \QuadDec_RIGHT:bQuadDec:quad_B_filt\));

\QuadDec_RIGHT:Net_530\ <= ((not \QuadDec_RIGHT:Net_1264\ and \QuadDec_RIGHT:Net_1275\ and \QuadDec_RIGHT:Net_1251\));

\QuadDec_RIGHT:Net_611\ <= ((not \QuadDec_RIGHT:Net_1251\ and not \QuadDec_RIGHT:Net_1264\ and \QuadDec_RIGHT:Net_1275\));

\QuadDec_LEFT:Cnt16:CounterUDB:reload\ <= (\QuadDec_LEFT:Cnt16:CounterUDB:overflow\
	OR \QuadDec_LEFT:Cnt16:CounterUDB:status_1\
	OR \QuadDec_LEFT:Net_1260\);

\QuadDec_LEFT:Cnt16:CounterUDB:status_0\ <= ((not \QuadDec_LEFT:Cnt16:CounterUDB:prevCompare\ and \QuadDec_LEFT:Cnt16:CounterUDB:cmp_out_i\));

\QuadDec_LEFT:Cnt16:CounterUDB:status_2\ <= ((not \QuadDec_LEFT:Cnt16:CounterUDB:overflow_reg_i\ and \QuadDec_LEFT:Cnt16:CounterUDB:overflow\));

\QuadDec_LEFT:Cnt16:CounterUDB:status_3\ <= ((not \QuadDec_LEFT:Cnt16:CounterUDB:underflow_reg_i\ and \QuadDec_LEFT:Cnt16:CounterUDB:status_1\));

\QuadDec_LEFT:Cnt16:CounterUDB:count_enable\ <= ((not \QuadDec_LEFT:Cnt16:CounterUDB:count_stored_i\ and \QuadDec_LEFT:Cnt16:CounterUDB:control_7\ and \QuadDec_LEFT:Net_1203\));

\QuadDec_LEFT:Cnt16:CounterUDB:reload_tc\ <= (\QuadDec_LEFT:Cnt16:CounterUDB:status_1\
	OR \QuadDec_LEFT:Cnt16:CounterUDB:overflow\);

\QuadDec_LEFT:bQuadDec:quad_A_filt\\D\ <= ((\QuadDec_LEFT:bQuadDec:quad_A_delayed_0\ and \QuadDec_LEFT:bQuadDec:quad_A_delayed_1\ and \QuadDec_LEFT:bQuadDec:quad_A_delayed_2\)
	OR (\QuadDec_LEFT:bQuadDec:quad_A_delayed_2\ and \QuadDec_LEFT:bQuadDec:quad_A_filt\)
	OR (\QuadDec_LEFT:bQuadDec:quad_A_delayed_1\ and \QuadDec_LEFT:bQuadDec:quad_A_filt\)
	OR (\QuadDec_LEFT:bQuadDec:quad_A_delayed_0\ and \QuadDec_LEFT:bQuadDec:quad_A_filt\));

\QuadDec_LEFT:bQuadDec:quad_B_filt\\D\ <= ((\QuadDec_LEFT:bQuadDec:quad_B_delayed_0\ and \QuadDec_LEFT:bQuadDec:quad_B_delayed_1\ and \QuadDec_LEFT:bQuadDec:quad_B_delayed_2\)
	OR (\QuadDec_LEFT:bQuadDec:quad_B_delayed_2\ and \QuadDec_LEFT:bQuadDec:quad_B_filt\)
	OR (\QuadDec_LEFT:bQuadDec:quad_B_delayed_1\ and \QuadDec_LEFT:bQuadDec:quad_B_filt\)
	OR (\QuadDec_LEFT:bQuadDec:quad_B_delayed_0\ and \QuadDec_LEFT:bQuadDec:quad_B_filt\));

\QuadDec_LEFT:bQuadDec:state_3\\D\ <= ((not \QuadDec_LEFT:Net_1260\ and not \QuadDec_LEFT:bQuadDec:quad_A_filt\ and not \QuadDec_LEFT:bQuadDec:error\ and not \QuadDec_LEFT:bQuadDec:state_0\ and \QuadDec_LEFT:bQuadDec:quad_B_filt\ and \QuadDec_LEFT:bQuadDec:state_1\)
	OR (not \QuadDec_LEFT:Net_1260\ and not \QuadDec_LEFT:bQuadDec:quad_B_filt\ and not \QuadDec_LEFT:bQuadDec:error\ and not \QuadDec_LEFT:bQuadDec:state_1\ and \QuadDec_LEFT:bQuadDec:quad_A_filt\ and \QuadDec_LEFT:bQuadDec:state_0\)
	OR (not \QuadDec_LEFT:Net_1260\ and not \QuadDec_LEFT:bQuadDec:quad_A_filt\ and not \QuadDec_LEFT:bQuadDec:quad_B_filt\ and not \QuadDec_LEFT:bQuadDec:error\ and \QuadDec_LEFT:bQuadDec:state_1\ and \QuadDec_LEFT:bQuadDec:state_0\)
	OR (not \QuadDec_LEFT:bQuadDec:error\ and not \QuadDec_LEFT:bQuadDec:state_1\ and not \QuadDec_LEFT:bQuadDec:state_0\ and \QuadDec_LEFT:bQuadDec:quad_A_filt\ and \QuadDec_LEFT:bQuadDec:quad_B_filt\));

\QuadDec_LEFT:bQuadDec:state_2\\D\ <= ((\QuadDec_LEFT:bQuadDec:error\ and \QuadDec_LEFT:bQuadDec:state_0\)
	OR (\QuadDec_LEFT:Net_1260\ and \QuadDec_LEFT:bQuadDec:state_0\)
	OR (\QuadDec_LEFT:bQuadDec:error\ and \QuadDec_LEFT:bQuadDec:state_1\)
	OR (\QuadDec_LEFT:Net_1260\ and \QuadDec_LEFT:bQuadDec:state_1\)
	OR (\QuadDec_LEFT:Net_1260\ and \QuadDec_LEFT:bQuadDec:error\));

\QuadDec_LEFT:bQuadDec:state_1\\D\ <= ((not \QuadDec_LEFT:bQuadDec:quad_B_filt\ and not \QuadDec_LEFT:bQuadDec:error\ and not \QuadDec_LEFT:bQuadDec:state_1\ and not \QuadDec_LEFT:bQuadDec:state_0\ and \QuadDec_LEFT:bQuadDec:quad_A_filt\)
	OR (not \QuadDec_LEFT:Net_1260\ and not \QuadDec_LEFT:bQuadDec:state_1\ and not \QuadDec_LEFT:bQuadDec:state_0\ and \QuadDec_LEFT:bQuadDec:quad_A_filt\ and \QuadDec_LEFT:bQuadDec:error\)
	OR (not \QuadDec_LEFT:Net_1260\ and not \QuadDec_LEFT:bQuadDec:error\ and \QuadDec_LEFT:bQuadDec:quad_A_filt\ and \QuadDec_LEFT:bQuadDec:quad_B_filt\ and \QuadDec_LEFT:bQuadDec:state_0\)
	OR (not \QuadDec_LEFT:Net_1260\ and not \QuadDec_LEFT:bQuadDec:error\ and \QuadDec_LEFT:bQuadDec:quad_A_filt\ and \QuadDec_LEFT:bQuadDec:state_1\));

\QuadDec_LEFT:bQuadDec:state_0\\D\ <= ((not \QuadDec_LEFT:bQuadDec:quad_A_filt\ and not \QuadDec_LEFT:bQuadDec:error\ and not \QuadDec_LEFT:bQuadDec:state_1\ and not \QuadDec_LEFT:bQuadDec:state_0\ and \QuadDec_LEFT:bQuadDec:quad_B_filt\)
	OR (not \QuadDec_LEFT:Net_1260\ and not \QuadDec_LEFT:bQuadDec:state_1\ and not \QuadDec_LEFT:bQuadDec:state_0\ and \QuadDec_LEFT:bQuadDec:quad_B_filt\ and \QuadDec_LEFT:bQuadDec:error\)
	OR (not \QuadDec_LEFT:Net_1260\ and not \QuadDec_LEFT:bQuadDec:error\ and \QuadDec_LEFT:bQuadDec:quad_A_filt\ and \QuadDec_LEFT:bQuadDec:quad_B_filt\ and \QuadDec_LEFT:bQuadDec:state_1\)
	OR (not \QuadDec_LEFT:Net_1260\ and not \QuadDec_LEFT:bQuadDec:error\ and \QuadDec_LEFT:bQuadDec:quad_B_filt\ and \QuadDec_LEFT:bQuadDec:state_0\));

\QuadDec_LEFT:Net_1251\\D\ <= ((not \QuadDec_LEFT:Net_1260\ and not \QuadDec_LEFT:bQuadDec:quad_B_filt\ and not \QuadDec_LEFT:bQuadDec:error\ and \QuadDec_LEFT:bQuadDec:quad_A_filt\ and \QuadDec_LEFT:bQuadDec:state_1\ and \QuadDec_LEFT:bQuadDec:state_0\)
	OR (not \QuadDec_LEFT:Net_1260\ and not \QuadDec_LEFT:bQuadDec:quad_A_filt\ and not \QuadDec_LEFT:bQuadDec:quad_B_filt\ and not \QuadDec_LEFT:bQuadDec:error\ and not \QuadDec_LEFT:bQuadDec:state_0\ and \QuadDec_LEFT:bQuadDec:state_1\)
	OR (not \QuadDec_LEFT:Net_1260\ and not \QuadDec_LEFT:bQuadDec:error\ and not \QuadDec_LEFT:bQuadDec:state_1\ and \QuadDec_LEFT:bQuadDec:quad_A_filt\ and \QuadDec_LEFT:bQuadDec:quad_B_filt\ and \QuadDec_LEFT:bQuadDec:state_0\)
	OR (not \QuadDec_LEFT:Net_1260\ and not \QuadDec_LEFT:bQuadDec:state_1\ and not \QuadDec_LEFT:bQuadDec:state_0\ and \QuadDec_LEFT:Net_1251\ and \QuadDec_LEFT:bQuadDec:error\)
	OR (not \QuadDec_LEFT:bQuadDec:quad_A_filt\ and not \QuadDec_LEFT:bQuadDec:error\ and not \QuadDec_LEFT:bQuadDec:state_1\ and not \QuadDec_LEFT:bQuadDec:state_0\ and \QuadDec_LEFT:bQuadDec:quad_B_filt\)
	OR (not \QuadDec_LEFT:Net_1260\ and not \QuadDec_LEFT:bQuadDec:error\ and \QuadDec_LEFT:Net_1251\ and \QuadDec_LEFT:bQuadDec:quad_A_filt\ and \QuadDec_LEFT:bQuadDec:state_0\)
	OR (not \QuadDec_LEFT:Net_1260\ and not \QuadDec_LEFT:bQuadDec:quad_B_filt\ and not \QuadDec_LEFT:bQuadDec:error\ and \QuadDec_LEFT:Net_1251\ and \QuadDec_LEFT:bQuadDec:state_1\)
	OR (not \QuadDec_LEFT:bQuadDec:error\ and not \QuadDec_LEFT:bQuadDec:state_1\ and not \QuadDec_LEFT:bQuadDec:state_0\ and \QuadDec_LEFT:Net_1251\ and \QuadDec_LEFT:bQuadDec:quad_B_filt\)
	OR (not \QuadDec_LEFT:bQuadDec:quad_A_filt\ and not \QuadDec_LEFT:bQuadDec:error\ and not \QuadDec_LEFT:bQuadDec:state_1\ and not \QuadDec_LEFT:bQuadDec:state_0\ and \QuadDec_LEFT:Net_1251\)
	OR (not \QuadDec_LEFT:Net_1260\ and not \QuadDec_LEFT:bQuadDec:quad_A_filt\ and not \QuadDec_LEFT:bQuadDec:error\ and not \QuadDec_LEFT:bQuadDec:state_0\ and \QuadDec_LEFT:Net_1251\)
	OR (not \QuadDec_LEFT:Net_1260\ and not \QuadDec_LEFT:bQuadDec:error\ and not \QuadDec_LEFT:bQuadDec:state_1\ and \QuadDec_LEFT:Net_1251\ and \QuadDec_LEFT:bQuadDec:quad_B_filt\));

\QuadDec_LEFT:Net_1203\\D\ <= ((not \QuadDec_LEFT:Net_1260\ and not \QuadDec_LEFT:bQuadDec:state_1\ and not \QuadDec_LEFT:bQuadDec:state_0\ and \QuadDec_LEFT:Net_1203\ and \QuadDec_LEFT:bQuadDec:error\)
	OR (not \QuadDec_LEFT:Net_1260\ and not \QuadDec_LEFT:bQuadDec:quad_B_filt\ and not \QuadDec_LEFT:bQuadDec:error\ and \QuadDec_LEFT:bQuadDec:quad_A_filt\ and \QuadDec_LEFT:bQuadDec:state_1\ and \QuadDec_LEFT:bQuadDec:state_0\)
	OR (not \QuadDec_LEFT:Net_1260\ and not \QuadDec_LEFT:bQuadDec:quad_A_filt\ and not \QuadDec_LEFT:bQuadDec:error\ and \QuadDec_LEFT:bQuadDec:quad_B_filt\ and \QuadDec_LEFT:bQuadDec:state_1\ and \QuadDec_LEFT:bQuadDec:state_0\)
	OR (not \QuadDec_LEFT:Net_1260\ and not \QuadDec_LEFT:bQuadDec:quad_A_filt\ and not \QuadDec_LEFT:bQuadDec:quad_B_filt\ and not \QuadDec_LEFT:bQuadDec:error\ and not \QuadDec_LEFT:bQuadDec:state_0\ and \QuadDec_LEFT:bQuadDec:state_1\)
	OR (not \QuadDec_LEFT:Net_1260\ and not \QuadDec_LEFT:bQuadDec:error\ and not \QuadDec_LEFT:bQuadDec:state_0\ and \QuadDec_LEFT:bQuadDec:quad_A_filt\ and \QuadDec_LEFT:bQuadDec:quad_B_filt\ and \QuadDec_LEFT:bQuadDec:state_1\)
	OR (not \QuadDec_LEFT:Net_1260\ and not \QuadDec_LEFT:bQuadDec:quad_A_filt\ and not \QuadDec_LEFT:bQuadDec:quad_B_filt\ and not \QuadDec_LEFT:bQuadDec:error\ and not \QuadDec_LEFT:bQuadDec:state_1\ and \QuadDec_LEFT:bQuadDec:state_0\)
	OR (not \QuadDec_LEFT:Net_1260\ and not \QuadDec_LEFT:bQuadDec:error\ and not \QuadDec_LEFT:bQuadDec:state_1\ and \QuadDec_LEFT:bQuadDec:quad_A_filt\ and \QuadDec_LEFT:bQuadDec:quad_B_filt\ and \QuadDec_LEFT:bQuadDec:state_0\)
	OR (not \QuadDec_LEFT:bQuadDec:quad_B_filt\ and not \QuadDec_LEFT:bQuadDec:error\ and not \QuadDec_LEFT:bQuadDec:state_1\ and not \QuadDec_LEFT:bQuadDec:state_0\ and \QuadDec_LEFT:bQuadDec:quad_A_filt\)
	OR (not \QuadDec_LEFT:bQuadDec:quad_A_filt\ and not \QuadDec_LEFT:bQuadDec:error\ and not \QuadDec_LEFT:bQuadDec:state_1\ and not \QuadDec_LEFT:bQuadDec:state_0\ and \QuadDec_LEFT:bQuadDec:quad_B_filt\));

\QuadDec_LEFT:Net_530\ <= ((not \QuadDec_LEFT:Net_1264\ and \QuadDec_LEFT:Net_1275\ and \QuadDec_LEFT:Net_1251\));

\QuadDec_LEFT:Net_611\ <= ((not \QuadDec_LEFT:Net_1251\ and not \QuadDec_LEFT:Net_1264\ and \QuadDec_LEFT:Net_1275\));

\Counter_Color_Sensor:CounterUDB:hwCapture\ <= ((not \Counter_Color_Sensor:CounterUDB:prevCapture\ and Net_622));

\Counter_Color_Sensor:CounterUDB:reload\ <= ((not \Counter_Color_Sensor:CounterUDB:prevCapture\ and Net_622)
	OR \Counter_Color_Sensor:CounterUDB:per_equal\
	OR Net_169);

\Counter_Color_Sensor:CounterUDB:disable_run_i\\D\ <= ((not Net_169 and not \Counter_Color_Sensor:CounterUDB:overflow_reg_i\ and \Counter_Color_Sensor:CounterUDB:per_equal\)
	OR (not Net_169 and \Counter_Color_Sensor:CounterUDB:disable_run_i\));

\Counter_Color_Sensor:CounterUDB:status_0\ <= ((not \Counter_Color_Sensor:CounterUDB:prevCompare\ and \Counter_Color_Sensor:CounterUDB:cmp_out_i\));

\Counter_Color_Sensor:CounterUDB:overflow_status\ <= ((not \Counter_Color_Sensor:CounterUDB:overflow_reg_i\ and \Counter_Color_Sensor:CounterUDB:per_equal\));

\Counter_Color_Sensor:CounterUDB:count_enable\ <= ((not \Counter_Color_Sensor:CounterUDB:disable_run_i\ and not \Counter_Color_Sensor:CounterUDB:count_stored_i\ and \Counter_Color_Sensor:CounterUDB:control_7\ and Net_628));

\PWM_Color_Sensor:PWMUDB:runmode_enable\\D\ <= ((not \PWM_Color_Sensor:PWMUDB:runmode_enable\ and not \PWM_Color_Sensor:PWMUDB:trig_disable\ and \PWM_Color_Sensor:PWMUDB:control_7\)
	OR (not \PWM_Color_Sensor:PWMUDB:tc_i\ and \PWM_Color_Sensor:PWMUDB:control_7\ and \PWM_Color_Sensor:PWMUDB:runmode_enable\));

\PWM_Color_Sensor:PWMUDB:trig_disable\\D\ <= ((\PWM_Color_Sensor:PWMUDB:control_7\ and \PWM_Color_Sensor:PWMUDB:runmode_enable\ and \PWM_Color_Sensor:PWMUDB:tc_i\)
	OR \PWM_Color_Sensor:PWMUDB:trig_disable\);

\PWM_Color_Sensor:PWMUDB:sc_kill_tmp\\D\ <= (not \PWM_Color_Sensor:PWMUDB:tc_i\);

\PWM_Color_Sensor:PWMUDB:dith_count_1\\D\ <= ((not \PWM_Color_Sensor:PWMUDB:dith_count_1\ and \PWM_Color_Sensor:PWMUDB:tc_i\ and \PWM_Color_Sensor:PWMUDB:dith_count_0\)
	OR (not \PWM_Color_Sensor:PWMUDB:dith_count_0\ and \PWM_Color_Sensor:PWMUDB:dith_count_1\)
	OR (not \PWM_Color_Sensor:PWMUDB:tc_i\ and \PWM_Color_Sensor:PWMUDB:dith_count_1\));

\PWM_Color_Sensor:PWMUDB:dith_count_0\\D\ <= ((not \PWM_Color_Sensor:PWMUDB:dith_count_0\ and \PWM_Color_Sensor:PWMUDB:tc_i\)
	OR (not \PWM_Color_Sensor:PWMUDB:tc_i\ and \PWM_Color_Sensor:PWMUDB:dith_count_0\));

\PWM_Color_Sensor:PWMUDB:cmp1_status\ <= ((not \PWM_Color_Sensor:PWMUDB:prevCompare1\ and \PWM_Color_Sensor:PWMUDB:cmp1_less\));

\PWM_Color_Sensor:PWMUDB:status_2\ <= ((\PWM_Color_Sensor:PWMUDB:runmode_enable\ and \PWM_Color_Sensor:PWMUDB:tc_i\));

\PWM_Color_Sensor:PWMUDB:pwm_i\ <= ((\PWM_Color_Sensor:PWMUDB:runmode_enable\ and \PWM_Color_Sensor:PWMUDB:cmp1_less\));

Net_976 <= (not \UART_1:BUART:txn\);

\UART_1:BUART:counter_load_not\ <= ((not \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_state_2\)
	OR \UART_1:BUART:tx_state_0\
	OR \UART_1:BUART:tx_state_1\);

\UART_1:BUART:tx_status_0\ <= ((not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_fifo_empty\ and \UART_1:BUART:tx_state_2\));

\UART_1:BUART:tx_status_2\ <= (not \UART_1:BUART:tx_fifo_notfull\);

Net_979D <= ((not \UART_1:BUART:reset_reg\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:tx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:tx_state_1\));

\UART_1:BUART:tx_bitclk\\D\ <= ((not \UART_1:BUART:tx_state_2\ and \UART_1:BUART:tx_bitclk_enable_pre\)
	OR (\UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_bitclk_enable_pre\)
	OR (\UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_bitclk_enable_pre\));

\UART_1:BUART:tx_mark\\D\ <= ((not \UART_1:BUART:reset_reg\ and \UART_1:BUART:tx_mark\));

\UART_1:BUART:tx_state_2\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_2\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_counter_dp\ and \UART_1:BUART:tx_bitclk\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_2\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_bitclk\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_state_2\));

\UART_1:BUART:tx_state_1\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_2\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_bitclk\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_2\ and not \UART_1:BUART:tx_bitclk\ and \UART_1:BUART:tx_state_1\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_0\ and not \UART_1:BUART:tx_counter_dp\ and \UART_1:BUART:tx_state_1\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_2\));

\UART_1:BUART:tx_state_0\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_fifo_empty\ and \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_0\ and not \UART_1:BUART:tx_fifo_empty\ and not \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_2\ and not \UART_1:BUART:tx_bitclk\ and \UART_1:BUART:tx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_fifo_empty\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_2\));

\UART_1:BUART:txn\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_0\ and not \UART_1:BUART:tx_shift_out\ and not \UART_1:BUART:tx_state_2\ and not \UART_1:BUART:tx_counter_dp\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_bitclk\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_2\ and not \UART_1:BUART:tx_bitclk\ and \UART_1:BUART:tx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_shift_out\ and not \UART_1:BUART:tx_state_2\ and \UART_1:BUART:tx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_bitclk\ and \UART_1:BUART:txn\ and \UART_1:BUART:tx_state_1\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:txn\ and \UART_1:BUART:tx_state_2\));

\UART_1:BUART:tx_parity_bit\\D\ <= ((not \UART_1:BUART:tx_state_0\ and \UART_1:BUART:txn\ and \UART_1:BUART:tx_parity_bit\)
	OR (not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_parity_bit\)
	OR \UART_1:BUART:tx_parity_bit\);

\UART_1:BUART:rx_counter_load\ <= ((not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_state_2\));

\UART_1:BUART:rx_bitclk_pre\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

\UART_1:BUART:rx_state_stop1_reg\\D\ <= (not \UART_1:BUART:rx_state_2\
	OR not \UART_1:BUART:rx_state_3\
	OR \UART_1:BUART:rx_state_0\
	OR \UART_1:BUART:rx_state_1\);

\UART_1:BUART:pollcount_1\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:pollcount_1\ and Net_972 and \UART_1:BUART:pollcount_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:pollcount_1\)
	OR (not Net_972 and not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and \UART_1:BUART:pollcount_1\));

\UART_1:BUART:pollcount_0\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:pollcount_0\ and Net_972)
	OR (not Net_972 and not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and \UART_1:BUART:pollcount_0\));

\UART_1:BUART:rx_postpoll\ <= ((Net_972 and \UART_1:BUART:pollcount_0\)
	OR \UART_1:BUART:pollcount_1\);

\UART_1:BUART:rx_status_4\ <= ((\UART_1:BUART:rx_load_fifo\ and \UART_1:BUART:rx_fifofull\));

\UART_1:BUART:rx_status_5\ <= ((\UART_1:BUART:rx_fifonotempty\ and \UART_1:BUART:rx_state_stop1_reg\));

\UART_1:BUART:rx_stop_bit_error\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_3\ and \UART_1:BUART:rx_state_2\)
	OR (not Net_972 and not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_3\ and \UART_1:BUART:rx_state_2\));

\UART_1:BUART:rx_load_fifo\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:rx_state_2\ and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_state_2\ and not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\ and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_state_2\ and not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\ and \UART_1:BUART:rx_state_0\));

\UART_1:BUART:rx_state_3\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_2\ and not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\ and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_2\ and not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\ and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_1\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_2\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_state_3\));

\UART_1:BUART:rx_state_2\\D\ <= ((not Net_972 and not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_state_2\ and \UART_1:BUART:rx_last\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:rx_state_2\ and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\ and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\ and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_1\ and \UART_1:BUART:rx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_state_2\));

\UART_1:BUART:rx_state_1\\D\ <= ((not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_1\));

\UART_1:BUART:rx_state_0\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_2\)
	OR (not Net_972 and not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_count_5\ and \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_count_6\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_1\ and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_state_2\));

\UART_1:BUART:rx_last\\D\ <= ((not \UART_1:BUART:reset_reg\ and Net_972));

\UART_1:BUART:rx_address_detected\\D\ <= ((not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_address_detected\));

Net_1042 <= ((not Net_1035_1 and not Net_1035_0 and Net_1035_2 and Net_1053)
	OR (not Net_1035_2 and Net_1035_1 and Net_1035_0 and Net_1052)
	OR (not Net_1035_2 and not Net_1035_0 and Net_1035_1 and Net_1051)
	OR (not Net_1035_2 and not Net_1035_1 and Net_1116 and Net_1035_0)
	OR (not Net_1035_2 and not Net_1035_1 and not Net_1035_0 and Net_1115));

\Timer_Ultrasonic:TimerUDB:capt_fifo_load\ <= ((not Net_1115 and not Net_1035_2 and not Net_1035_1 and not Net_1035_0 and \Timer_Ultrasonic:TimerUDB:capture_last\ and \Timer_Ultrasonic:TimerUDB:timer_enable\)
	OR (not Net_1035_0 and not Net_1051 and Net_1035_1 and \Timer_Ultrasonic:TimerUDB:capture_last\ and \Timer_Ultrasonic:TimerUDB:timer_enable\)
	OR (not Net_1116 and not Net_1035_1 and Net_1035_0 and \Timer_Ultrasonic:TimerUDB:capture_last\ and \Timer_Ultrasonic:TimerUDB:timer_enable\)
	OR (not Net_1052 and Net_1035_1 and Net_1035_0 and \Timer_Ultrasonic:TimerUDB:capture_last\ and \Timer_Ultrasonic:TimerUDB:timer_enable\)
	OR (not Net_1053 and Net_1035_2 and \Timer_Ultrasonic:TimerUDB:capture_last\ and \Timer_Ultrasonic:TimerUDB:timer_enable\)
	OR (Net_1035_2 and Net_1035_0 and \Timer_Ultrasonic:TimerUDB:capture_last\ and \Timer_Ultrasonic:TimerUDB:timer_enable\)
	OR (Net_1035_2 and Net_1035_1 and \Timer_Ultrasonic:TimerUDB:capture_last\ and \Timer_Ultrasonic:TimerUDB:timer_enable\));

\Timer_Ultrasonic:TimerUDB:status_tc\ <= ((\Timer_Ultrasonic:TimerUDB:run_mode\ and \Timer_Ultrasonic:TimerUDB:per_zero\));

\Timer_Ultrasonic:TimerUDB:hwEnable\ <= ((not Net_1035_1 and not Net_1035_0 and Net_1035_2 and Net_1053 and \Timer_Ultrasonic:TimerUDB:control_7\)
	OR (not Net_1035_2 and Net_1035_1 and Net_1035_0 and Net_1052 and \Timer_Ultrasonic:TimerUDB:control_7\)
	OR (not Net_1035_2 and not Net_1035_0 and Net_1035_1 and Net_1051 and \Timer_Ultrasonic:TimerUDB:control_7\)
	OR (not Net_1035_2 and not Net_1035_1 and Net_1116 and Net_1035_0 and \Timer_Ultrasonic:TimerUDB:control_7\)
	OR (not Net_1035_2 and not Net_1035_1 and not Net_1035_0 and Net_1115 and \Timer_Ultrasonic:TimerUDB:control_7\));

\Timer_Ultrasonic:TimerUDB:int_capt_count_1\\D\ <= ((not Net_1085 and not \Timer_Ultrasonic:TimerUDB:control_0\ and not \Timer_Ultrasonic:TimerUDB:int_capt_count_1\ and \Timer_Ultrasonic:TimerUDB:capt_fifo_load\ and \Timer_Ultrasonic:TimerUDB:int_capt_count_0\)
	OR (not Net_1085 and not \Timer_Ultrasonic:TimerUDB:int_capt_count_1\ and \Timer_Ultrasonic:TimerUDB:control_1\ and \Timer_Ultrasonic:TimerUDB:capt_fifo_load\ and \Timer_Ultrasonic:TimerUDB:int_capt_count_0\)
	OR (not Net_1085 and not \Timer_Ultrasonic:TimerUDB:int_capt_count_0\ and \Timer_Ultrasonic:TimerUDB:control_0\ and \Timer_Ultrasonic:TimerUDB:int_capt_count_1\)
	OR (not Net_1085 and not \Timer_Ultrasonic:TimerUDB:control_1\ and not \Timer_Ultrasonic:TimerUDB:int_capt_count_0\ and \Timer_Ultrasonic:TimerUDB:int_capt_count_1\)
	OR (not Net_1085 and not \Timer_Ultrasonic:TimerUDB:capt_fifo_load\ and \Timer_Ultrasonic:TimerUDB:int_capt_count_1\));

\Timer_Ultrasonic:TimerUDB:int_capt_count_0\\D\ <= ((not Net_1085 and not \Timer_Ultrasonic:TimerUDB:int_capt_count_1\ and not \Timer_Ultrasonic:TimerUDB:int_capt_count_0\ and \Timer_Ultrasonic:TimerUDB:control_1\ and \Timer_Ultrasonic:TimerUDB:capt_fifo_load\)
	OR (not Net_1085 and not \Timer_Ultrasonic:TimerUDB:control_1\ and not \Timer_Ultrasonic:TimerUDB:int_capt_count_0\ and \Timer_Ultrasonic:TimerUDB:capt_fifo_load\ and \Timer_Ultrasonic:TimerUDB:int_capt_count_1\)
	OR (not Net_1085 and not \Timer_Ultrasonic:TimerUDB:capt_fifo_load\ and \Timer_Ultrasonic:TimerUDB:int_capt_count_0\)
	OR (not Net_1085 and not \Timer_Ultrasonic:TimerUDB:int_capt_count_0\ and \Timer_Ultrasonic:TimerUDB:control_0\ and \Timer_Ultrasonic:TimerUDB:capt_fifo_load\));

\Timer_Ultrasonic:TimerUDB:capt_int_temp\\D\ <= ((not Net_1085 and not \Timer_Ultrasonic:TimerUDB:control_1\ and not \Timer_Ultrasonic:TimerUDB:control_0\ and not \Timer_Ultrasonic:TimerUDB:int_capt_count_1\ and not \Timer_Ultrasonic:TimerUDB:int_capt_count_0\ and \Timer_Ultrasonic:TimerUDB:capt_fifo_load\)
	OR (not Net_1085 and not \Timer_Ultrasonic:TimerUDB:control_0\ and not \Timer_Ultrasonic:TimerUDB:int_capt_count_0\ and \Timer_Ultrasonic:TimerUDB:control_1\ and \Timer_Ultrasonic:TimerUDB:capt_fifo_load\ and \Timer_Ultrasonic:TimerUDB:int_capt_count_1\)
	OR (not Net_1085 and not \Timer_Ultrasonic:TimerUDB:control_1\ and not \Timer_Ultrasonic:TimerUDB:int_capt_count_1\ and \Timer_Ultrasonic:TimerUDB:control_0\ and \Timer_Ultrasonic:TimerUDB:capt_fifo_load\ and \Timer_Ultrasonic:TimerUDB:int_capt_count_0\)
	OR (not Net_1085 and \Timer_Ultrasonic:TimerUDB:control_1\ and \Timer_Ultrasonic:TimerUDB:control_0\ and \Timer_Ultrasonic:TimerUDB:capt_fifo_load\ and \Timer_Ultrasonic:TimerUDB:int_capt_count_1\ and \Timer_Ultrasonic:TimerUDB:int_capt_count_0\));

\Timer_Ultrasonic:TimerUDB:runmode_enable\\D\ <= ((not Net_1085 and not Net_1035_1 and not Net_1035_0 and not \Timer_Ultrasonic:TimerUDB:per_zero\ and not \Timer_Ultrasonic:TimerUDB:trig_disable\ and Net_1035_2 and Net_1053 and \Timer_Ultrasonic:TimerUDB:control_7\)
	OR (not Net_1085 and not Net_1035_1 and not Net_1035_0 and not \Timer_Ultrasonic:TimerUDB:run_mode\ and not \Timer_Ultrasonic:TimerUDB:trig_disable\ and Net_1035_2 and Net_1053 and \Timer_Ultrasonic:TimerUDB:control_7\)
	OR (not Net_1085 and not Net_1035_1 and not Net_1035_0 and not \Timer_Ultrasonic:TimerUDB:timer_enable\ and not \Timer_Ultrasonic:TimerUDB:trig_disable\ and Net_1035_2 and Net_1053 and \Timer_Ultrasonic:TimerUDB:control_7\)
	OR (not Net_1085 and not Net_1035_2 and not \Timer_Ultrasonic:TimerUDB:per_zero\ and not \Timer_Ultrasonic:TimerUDB:trig_disable\ and Net_1035_1 and Net_1035_0 and Net_1052 and \Timer_Ultrasonic:TimerUDB:control_7\)
	OR (not Net_1085 and not Net_1035_2 and not \Timer_Ultrasonic:TimerUDB:run_mode\ and not \Timer_Ultrasonic:TimerUDB:trig_disable\ and Net_1035_1 and Net_1035_0 and Net_1052 and \Timer_Ultrasonic:TimerUDB:control_7\)
	OR (not Net_1085 and not Net_1035_2 and not \Timer_Ultrasonic:TimerUDB:timer_enable\ and not \Timer_Ultrasonic:TimerUDB:trig_disable\ and Net_1035_1 and Net_1035_0 and Net_1052 and \Timer_Ultrasonic:TimerUDB:control_7\)
	OR (not Net_1085 and not Net_1035_2 and not Net_1035_0 and not \Timer_Ultrasonic:TimerUDB:per_zero\ and not \Timer_Ultrasonic:TimerUDB:trig_disable\ and Net_1035_1 and Net_1051 and \Timer_Ultrasonic:TimerUDB:control_7\)
	OR (not Net_1085 and not Net_1035_2 and not Net_1035_1 and not \Timer_Ultrasonic:TimerUDB:per_zero\ and not \Timer_Ultrasonic:TimerUDB:trig_disable\ and Net_1116 and Net_1035_0 and \Timer_Ultrasonic:TimerUDB:control_7\)
	OR (not Net_1085 and not Net_1035_2 and not Net_1035_0 and not \Timer_Ultrasonic:TimerUDB:run_mode\ and not \Timer_Ultrasonic:TimerUDB:trig_disable\ and Net_1035_1 and Net_1051 and \Timer_Ultrasonic:TimerUDB:control_7\)
	OR (not Net_1085 and not Net_1035_2 and not Net_1035_1 and not \Timer_Ultrasonic:TimerUDB:run_mode\ and not \Timer_Ultrasonic:TimerUDB:trig_disable\ and Net_1116 and Net_1035_0 and \Timer_Ultrasonic:TimerUDB:control_7\)
	OR (not Net_1085 and not Net_1035_2 and not Net_1035_0 and not \Timer_Ultrasonic:TimerUDB:timer_enable\ and not \Timer_Ultrasonic:TimerUDB:trig_disable\ and Net_1035_1 and Net_1051 and \Timer_Ultrasonic:TimerUDB:control_7\)
	OR (not Net_1085 and not Net_1035_2 and not Net_1035_1 and not \Timer_Ultrasonic:TimerUDB:timer_enable\ and not \Timer_Ultrasonic:TimerUDB:trig_disable\ and Net_1116 and Net_1035_0 and \Timer_Ultrasonic:TimerUDB:control_7\)
	OR (not Net_1085 and not Net_1035_2 and not Net_1035_1 and not Net_1035_0 and not \Timer_Ultrasonic:TimerUDB:per_zero\ and not \Timer_Ultrasonic:TimerUDB:trig_disable\ and Net_1115 and \Timer_Ultrasonic:TimerUDB:control_7\)
	OR (not Net_1085 and not Net_1035_2 and not Net_1035_1 and not Net_1035_0 and not \Timer_Ultrasonic:TimerUDB:run_mode\ and not \Timer_Ultrasonic:TimerUDB:trig_disable\ and Net_1115 and \Timer_Ultrasonic:TimerUDB:control_7\)
	OR (not Net_1085 and not Net_1035_2 and not Net_1035_1 and not Net_1035_0 and not \Timer_Ultrasonic:TimerUDB:timer_enable\ and not \Timer_Ultrasonic:TimerUDB:trig_disable\ and Net_1115 and \Timer_Ultrasonic:TimerUDB:control_7\));

\Timer_Ultrasonic:TimerUDB:trig_disable\\D\ <= ((not Net_1085 and \Timer_Ultrasonic:TimerUDB:timer_enable\ and \Timer_Ultrasonic:TimerUDB:run_mode\ and \Timer_Ultrasonic:TimerUDB:per_zero\)
	OR (not Net_1085 and \Timer_Ultrasonic:TimerUDB:trig_disable\));

Net_1126D <= ((not \Debouncer_IR_LEFT:DEBOUNCER[0]:d_sync_1\ and Net_1134));

Net_1121D <= ((not Net_1134 and \Debouncer_IR_LEFT:DEBOUNCER[0]:d_sync_1\));

Net_1130D <= ((not \Debouncer_IR_RIGHT:DEBOUNCER[0]:d_sync_1\ and Net_1131));

Net_1107D <= ((not Net_1131 and \Debouncer_IR_RIGHT:DEBOUNCER[0]:d_sync_1\));

Net_1133 <= ((Net_1134 and Net_1131));

Net_1127 <= (Net_1121
	OR Net_1126);

Net_1129 <= (Net_1107
	OR Net_1130);

\PWM_Servo_Gripper:PWMUDB:sc_kill_tmp\\D\ <= (not \PWM_Servo_Gripper:PWMUDB:tc_i\);

\PWM_Servo_Gripper:PWMUDB:dith_count_1\\D\ <= ((not \PWM_Servo_Gripper:PWMUDB:dith_count_1\ and \PWM_Servo_Gripper:PWMUDB:tc_i\ and \PWM_Servo_Gripper:PWMUDB:dith_count_0\)
	OR (not \PWM_Servo_Gripper:PWMUDB:dith_count_0\ and \PWM_Servo_Gripper:PWMUDB:dith_count_1\)
	OR (not \PWM_Servo_Gripper:PWMUDB:tc_i\ and \PWM_Servo_Gripper:PWMUDB:dith_count_1\));

\PWM_Servo_Gripper:PWMUDB:dith_count_0\\D\ <= ((not \PWM_Servo_Gripper:PWMUDB:dith_count_0\ and \PWM_Servo_Gripper:PWMUDB:tc_i\)
	OR (not \PWM_Servo_Gripper:PWMUDB:tc_i\ and \PWM_Servo_Gripper:PWMUDB:dith_count_0\));

\PWM_Servo_Gripper:PWMUDB:cmp1_status\ <= ((not \PWM_Servo_Gripper:PWMUDB:prevCompare1\ and not \PWM_Servo_Gripper:PWMUDB:cmp1_less\));

\PWM_Servo_Gripper:PWMUDB:status_2\ <= ((\PWM_Servo_Gripper:PWMUDB:runmode_enable\ and \PWM_Servo_Gripper:PWMUDB:tc_i\));

\PWM_Servo_Gripper:PWMUDB:pwm_i\ <= ((not \PWM_Servo_Gripper:PWMUDB:cmp1_less\ and \PWM_Servo_Gripper:PWMUDB:runmode_enable\));

\PWM_Servo_Gripper:PWMUDB:cmp1\ <= (not \PWM_Servo_Gripper:PWMUDB:cmp1_less\);

\PWM_Servo_Gripper_Arm:PWMUDB:sc_kill_tmp\\D\ <= (not \PWM_Servo_Gripper_Arm:PWMUDB:tc_i\);

\PWM_Servo_Gripper_Arm:PWMUDB:dith_count_1\\D\ <= ((not \PWM_Servo_Gripper_Arm:PWMUDB:dith_count_1\ and \PWM_Servo_Gripper_Arm:PWMUDB:tc_i\ and \PWM_Servo_Gripper_Arm:PWMUDB:dith_count_0\)
	OR (not \PWM_Servo_Gripper_Arm:PWMUDB:dith_count_0\ and \PWM_Servo_Gripper_Arm:PWMUDB:dith_count_1\)
	OR (not \PWM_Servo_Gripper_Arm:PWMUDB:tc_i\ and \PWM_Servo_Gripper_Arm:PWMUDB:dith_count_1\));

\PWM_Servo_Gripper_Arm:PWMUDB:dith_count_0\\D\ <= ((not \PWM_Servo_Gripper_Arm:PWMUDB:dith_count_0\ and \PWM_Servo_Gripper_Arm:PWMUDB:tc_i\)
	OR (not \PWM_Servo_Gripper_Arm:PWMUDB:tc_i\ and \PWM_Servo_Gripper_Arm:PWMUDB:dith_count_0\));

\PWM_Servo_Gripper_Arm:PWMUDB:cmp1_status\ <= ((not \PWM_Servo_Gripper_Arm:PWMUDB:prevCompare1\ and not \PWM_Servo_Gripper_Arm:PWMUDB:cmp1_less\));

\PWM_Servo_Gripper_Arm:PWMUDB:status_2\ <= ((\PWM_Servo_Gripper_Arm:PWMUDB:runmode_enable\ and \PWM_Servo_Gripper_Arm:PWMUDB:tc_i\));

\PWM_Servo_Gripper_Arm:PWMUDB:pwm_i\ <= ((not \PWM_Servo_Gripper_Arm:PWMUDB:cmp1_less\ and \PWM_Servo_Gripper_Arm:PWMUDB:runmode_enable\));

\PWM_Servo_Gripper_Arm:PWMUDB:cmp1\ <= (not \PWM_Servo_Gripper_Arm:PWMUDB:cmp1_less\);

\PWM_Servo_Lifter:PWMUDB:sc_kill_tmp\\D\ <= (not \PWM_Servo_Lifter:PWMUDB:tc_i\);

\PWM_Servo_Lifter:PWMUDB:dith_count_1\\D\ <= ((not \PWM_Servo_Lifter:PWMUDB:dith_count_1\ and \PWM_Servo_Lifter:PWMUDB:tc_i\ and \PWM_Servo_Lifter:PWMUDB:dith_count_0\)
	OR (not \PWM_Servo_Lifter:PWMUDB:dith_count_0\ and \PWM_Servo_Lifter:PWMUDB:dith_count_1\)
	OR (not \PWM_Servo_Lifter:PWMUDB:tc_i\ and \PWM_Servo_Lifter:PWMUDB:dith_count_1\));

\PWM_Servo_Lifter:PWMUDB:dith_count_0\\D\ <= ((not \PWM_Servo_Lifter:PWMUDB:dith_count_0\ and \PWM_Servo_Lifter:PWMUDB:tc_i\)
	OR (not \PWM_Servo_Lifter:PWMUDB:tc_i\ and \PWM_Servo_Lifter:PWMUDB:dith_count_0\));

\PWM_Servo_Lifter:PWMUDB:cmp1_status\ <= ((not \PWM_Servo_Lifter:PWMUDB:prevCompare1\ and not \PWM_Servo_Lifter:PWMUDB:cmp1_less\));

\PWM_Servo_Lifter:PWMUDB:status_2\ <= ((\PWM_Servo_Lifter:PWMUDB:runmode_enable\ and \PWM_Servo_Lifter:PWMUDB:tc_i\));

\PWM_Servo_Lifter:PWMUDB:pwm_i\ <= ((not \PWM_Servo_Lifter:PWMUDB:cmp1_less\ and \PWM_Servo_Lifter:PWMUDB:runmode_enable\));

\PWM_Servo_Lifter:PWMUDB:cmp1\ <= (not \PWM_Servo_Lifter:PWMUDB:cmp1_less\);

\PWM_Servo_Trunk:PWMUDB:sc_kill_tmp\\D\ <= (not \PWM_Servo_Trunk:PWMUDB:tc_i\);

\PWM_Servo_Trunk:PWMUDB:dith_count_1\\D\ <= ((not \PWM_Servo_Trunk:PWMUDB:dith_count_1\ and \PWM_Servo_Trunk:PWMUDB:tc_i\ and \PWM_Servo_Trunk:PWMUDB:dith_count_0\)
	OR (not \PWM_Servo_Trunk:PWMUDB:dith_count_0\ and \PWM_Servo_Trunk:PWMUDB:dith_count_1\)
	OR (not \PWM_Servo_Trunk:PWMUDB:tc_i\ and \PWM_Servo_Trunk:PWMUDB:dith_count_1\));

\PWM_Servo_Trunk:PWMUDB:dith_count_0\\D\ <= ((not \PWM_Servo_Trunk:PWMUDB:dith_count_0\ and \PWM_Servo_Trunk:PWMUDB:tc_i\)
	OR (not \PWM_Servo_Trunk:PWMUDB:tc_i\ and \PWM_Servo_Trunk:PWMUDB:dith_count_0\));

\PWM_Servo_Trunk:PWMUDB:cmp1_status\ <= ((not \PWM_Servo_Trunk:PWMUDB:prevCompare1\ and not \PWM_Servo_Trunk:PWMUDB:cmp1_less\));

\PWM_Servo_Trunk:PWMUDB:status_2\ <= ((\PWM_Servo_Trunk:PWMUDB:runmode_enable\ and \PWM_Servo_Trunk:PWMUDB:tc_i\));

\PWM_Servo_Trunk:PWMUDB:pwm_i\ <= ((not \PWM_Servo_Trunk:PWMUDB:cmp1_less\ and \PWM_Servo_Trunk:PWMUDB:runmode_enable\));

\PWM_Servo_Trunk:PWMUDB:cmp1\ <= (not \PWM_Servo_Trunk:PWMUDB:cmp1_less\);

MOTOR_EN_RIGHT:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"0fe143c2-f701-4dc0-8d09-6c4cbde55272",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MOTOR_EN_RIGHT_net_0),
		y=>Net_190,
		fb=>(tmpFB_0__MOTOR_EN_RIGHT_net_0),
		analog=>(open),
		io=>(tmpIO_0__MOTOR_EN_RIGHT_net_0),
		siovref=>(tmpSIOVREF__MOTOR_EN_RIGHT_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MOTOR_EN_RIGHT_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MOTOR_EN_RIGHT_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__MOTOR_EN_RIGHT_net_0);
\PWM_RIGHT:PWMHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_33,
		kill=>zero,
		enable=>tmpOE__MOTOR_EN_RIGHT_net_0,
		capture=>zero,
		timer_reset=>zero,
		tc=>\PWM_RIGHT:Net_63\,
		compare=>Net_190,
		interrupt=>\PWM_RIGHT:Net_54\);
MOTOR_RIGHT_PHASE_B:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d304fa33-5823-4363-85f7-83ba61dc99f7",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MOTOR_EN_RIGHT_net_0),
		y=>(zero),
		fb=>Net_183,
		analog=>(open),
		io=>(tmpIO_0__MOTOR_RIGHT_PHASE_B_net_0),
		siovref=>(tmpSIOVREF__MOTOR_RIGHT_PHASE_B_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MOTOR_EN_RIGHT_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MOTOR_EN_RIGHT_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__MOTOR_RIGHT_PHASE_B_net_0);
MOTOR_RIGHT_PHASE_A:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"adfef9dc-847e-4f6f-8405-adeac0c01ace",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MOTOR_EN_RIGHT_net_0),
		y=>(zero),
		fb=>Net_182,
		analog=>(open),
		io=>(tmpIO_0__MOTOR_RIGHT_PHASE_A_net_0),
		siovref=>(tmpSIOVREF__MOTOR_RIGHT_PHASE_A_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MOTOR_EN_RIGHT_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MOTOR_EN_RIGHT_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__MOTOR_RIGHT_PHASE_A_net_0);
\QuadDec_RIGHT:isr\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_181);
\QuadDec_RIGHT:Cnt16:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_33,
		enable=>tmpOE__MOTOR_EN_RIGHT_net_0,
		clock_out=>\QuadDec_RIGHT:Cnt16:CounterUDB:ClockOutFromEnBlock\);
\QuadDec_RIGHT:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_33,
		enable=>tmpOE__MOTOR_EN_RIGHT_net_0,
		clock_out=>\QuadDec_RIGHT:Cnt16:CounterUDB:Clk_Ctl_i\);
\QuadDec_RIGHT:Cnt16:CounterUDB:sCTRLReg:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\QuadDec_RIGHT:Cnt16:CounterUDB:Clk_Ctl_i\,
		control=>(\QuadDec_RIGHT:Cnt16:CounterUDB:control_7\, \QuadDec_RIGHT:Cnt16:CounterUDB:control_6\, \QuadDec_RIGHT:Cnt16:CounterUDB:control_5\, \QuadDec_RIGHT:Cnt16:CounterUDB:control_4\,
			\QuadDec_RIGHT:Cnt16:CounterUDB:control_3\, \QuadDec_RIGHT:Cnt16:CounterUDB:control_2\, \QuadDec_RIGHT:Cnt16:CounterUDB:control_1\, \QuadDec_RIGHT:Cnt16:CounterUDB:control_0\));
\QuadDec_RIGHT:Cnt16:CounterUDB:sSTSReg:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\QuadDec_RIGHT:Net_1260\,
		clock=>\QuadDec_RIGHT:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		status=>(\QuadDec_RIGHT:Cnt16:CounterUDB:status_6\, \QuadDec_RIGHT:Cnt16:CounterUDB:status_5\, zero, \QuadDec_RIGHT:Cnt16:CounterUDB:status_3\,
			\QuadDec_RIGHT:Cnt16:CounterUDB:status_2\, \QuadDec_RIGHT:Cnt16:CounterUDB:status_1\, \QuadDec_RIGHT:Cnt16:CounterUDB:status_0\),
		interrupt=>\QuadDec_RIGHT:Cnt16:Net_43\);
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\QuadDec_RIGHT:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(\QuadDec_RIGHT:Net_1251\, \QuadDec_RIGHT:Cnt16:CounterUDB:count_enable\, \QuadDec_RIGHT:Cnt16:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\QuadDec_RIGHT:Cnt16:CounterUDB:nc16\,
		cl0=>\QuadDec_RIGHT:Cnt16:CounterUDB:nc17\,
		z0=>\QuadDec_RIGHT:Cnt16:CounterUDB:nc1\,
		ff0=>\QuadDec_RIGHT:Cnt16:CounterUDB:nc10\,
		ce1=>\QuadDec_RIGHT:Cnt16:CounterUDB:nc2\,
		cl1=>\QuadDec_RIGHT:Cnt16:CounterUDB:nc3\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\QuadDec_RIGHT:Cnt16:CounterUDB:nc30\,
		f0_blk_stat=>\QuadDec_RIGHT:Cnt16:CounterUDB:nc31\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:sh_right\,
		sol=>\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:sh_left\,
		msbi=>\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\, \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\, \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\, \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\, \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:cap_1\, \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:cap_0\),
		cfbi=>zero,
		cfbo=>\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\QuadDec_RIGHT:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(\QuadDec_RIGHT:Net_1251\, \QuadDec_RIGHT:Cnt16:CounterUDB:count_enable\, \QuadDec_RIGHT:Cnt16:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\QuadDec_RIGHT:Cnt16:CounterUDB:per_equal\,
		cl0=>\QuadDec_RIGHT:Cnt16:CounterUDB:nc43\,
		z0=>\QuadDec_RIGHT:Cnt16:CounterUDB:status_1\,
		ff0=>\QuadDec_RIGHT:Cnt16:CounterUDB:overflow\,
		ce1=>\QuadDec_RIGHT:Cnt16:CounterUDB:cmp_out_i\,
		cl1=>\QuadDec_RIGHT:Cnt16:CounterUDB:cmp_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\QuadDec_RIGHT:Cnt16:CounterUDB:status_6\,
		f0_blk_stat=>\QuadDec_RIGHT:Cnt16:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:carry\,
		co=>open,
		sir=>\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:sh_left\,
		sor=>\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:msb\,
		cei=>(\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\, \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\, \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\),
		clo=>open,
		zi=>(\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\, \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\),
		zo=>open,
		fi=>(\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\, \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\),
		fo=>open,
		capi=>(\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:cap_1\, \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:cap_0\),
		capo=>open,
		cfbi=>\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\QuadDec_RIGHT:bQuadDec:CtrlClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_33,
		enable=>tmpOE__MOTOR_EN_RIGHT_net_0,
		clock_out=>\QuadDec_RIGHT:bQuadDec:sync_clock\);
\QuadDec_RIGHT:bQuadDec:genblk1:DelayA1\:cy_dff
	PORT MAP(d=>Net_182,
		clk=>\QuadDec_RIGHT:bQuadDec:sync_clock\,
		q=>\QuadDec_RIGHT:bQuadDec:quad_A_delayed_0\);
\QuadDec_RIGHT:bQuadDec:genblk1:DelayA2\:cy_dff
	PORT MAP(d=>\QuadDec_RIGHT:bQuadDec:quad_A_delayed_0\,
		clk=>\QuadDec_RIGHT:bQuadDec:sync_clock\,
		q=>\QuadDec_RIGHT:bQuadDec:quad_A_delayed_1\);
\QuadDec_RIGHT:bQuadDec:genblk1:DelayA3\:cy_dff
	PORT MAP(d=>\QuadDec_RIGHT:bQuadDec:quad_A_delayed_1\,
		clk=>\QuadDec_RIGHT:bQuadDec:sync_clock\,
		q=>\QuadDec_RIGHT:bQuadDec:quad_A_delayed_2\);
\QuadDec_RIGHT:bQuadDec:genblk1:DelayB1\:cy_dff
	PORT MAP(d=>Net_183,
		clk=>\QuadDec_RIGHT:bQuadDec:sync_clock\,
		q=>\QuadDec_RIGHT:bQuadDec:quad_B_delayed_0\);
\QuadDec_RIGHT:bQuadDec:genblk1:DelayB2\:cy_dff
	PORT MAP(d=>\QuadDec_RIGHT:bQuadDec:quad_B_delayed_0\,
		clk=>\QuadDec_RIGHT:bQuadDec:sync_clock\,
		q=>\QuadDec_RIGHT:bQuadDec:quad_B_delayed_1\);
\QuadDec_RIGHT:bQuadDec:genblk1:DelayB3\:cy_dff
	PORT MAP(d=>\QuadDec_RIGHT:bQuadDec:quad_B_delayed_1\,
		clk=>\QuadDec_RIGHT:bQuadDec:sync_clock\,
		q=>\QuadDec_RIGHT:bQuadDec:quad_B_delayed_2\);
\QuadDec_RIGHT:bQuadDec:Stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0001111",
		cy_int_mask=>"0001111")
	PORT MAP(reset=>zero,
		clock=>\QuadDec_RIGHT:bQuadDec:sync_clock\,
		status=>(zero, zero, zero, \QuadDec_RIGHT:bQuadDec:error\,
			\QuadDec_RIGHT:Net_1260\, \QuadDec_RIGHT:Net_611\, \QuadDec_RIGHT:Net_530\),
		interrupt=>Net_181);
MOTOR_LEFT_PHASE_B:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c263bf58-c47f-4742-903f-63a3f6945ded",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MOTOR_EN_RIGHT_net_0),
		y=>(zero),
		fb=>Net_179,
		analog=>(open),
		io=>(tmpIO_0__MOTOR_LEFT_PHASE_B_net_0),
		siovref=>(tmpSIOVREF__MOTOR_LEFT_PHASE_B_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MOTOR_EN_RIGHT_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MOTOR_EN_RIGHT_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__MOTOR_LEFT_PHASE_B_net_0);
MOTOR_LEFT_PHASE_A:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MOTOR_EN_RIGHT_net_0),
		y=>(zero),
		fb=>Net_178,
		analog=>(open),
		io=>(tmpIO_0__MOTOR_LEFT_PHASE_A_net_0),
		siovref=>(tmpSIOVREF__MOTOR_LEFT_PHASE_A_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MOTOR_EN_RIGHT_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MOTOR_EN_RIGHT_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__MOTOR_LEFT_PHASE_A_net_0);
\QuadDec_LEFT:isr\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_177);
\QuadDec_LEFT:Cnt16:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_33,
		enable=>tmpOE__MOTOR_EN_RIGHT_net_0,
		clock_out=>\QuadDec_LEFT:Cnt16:CounterUDB:ClockOutFromEnBlock\);
\QuadDec_LEFT:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_33,
		enable=>tmpOE__MOTOR_EN_RIGHT_net_0,
		clock_out=>\QuadDec_LEFT:Cnt16:CounterUDB:Clk_Ctl_i\);
\QuadDec_LEFT:Cnt16:CounterUDB:sCTRLReg:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\QuadDec_LEFT:Cnt16:CounterUDB:Clk_Ctl_i\,
		control=>(\QuadDec_LEFT:Cnt16:CounterUDB:control_7\, \QuadDec_LEFT:Cnt16:CounterUDB:control_6\, \QuadDec_LEFT:Cnt16:CounterUDB:control_5\, \QuadDec_LEFT:Cnt16:CounterUDB:control_4\,
			\QuadDec_LEFT:Cnt16:CounterUDB:control_3\, \QuadDec_LEFT:Cnt16:CounterUDB:control_2\, \QuadDec_LEFT:Cnt16:CounterUDB:control_1\, \QuadDec_LEFT:Cnt16:CounterUDB:control_0\));
\QuadDec_LEFT:Cnt16:CounterUDB:sSTSReg:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\QuadDec_LEFT:Net_1260\,
		clock=>\QuadDec_LEFT:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		status=>(\QuadDec_LEFT:Cnt16:CounterUDB:status_6\, \QuadDec_LEFT:Cnt16:CounterUDB:status_5\, zero, \QuadDec_LEFT:Cnt16:CounterUDB:status_3\,
			\QuadDec_LEFT:Cnt16:CounterUDB:status_2\, \QuadDec_LEFT:Cnt16:CounterUDB:status_1\, \QuadDec_LEFT:Cnt16:CounterUDB:status_0\),
		interrupt=>\QuadDec_LEFT:Cnt16:Net_43\);
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\QuadDec_LEFT:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(\QuadDec_LEFT:Net_1251\, \QuadDec_LEFT:Cnt16:CounterUDB:count_enable\, \QuadDec_LEFT:Cnt16:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\QuadDec_LEFT:Cnt16:CounterUDB:nc16\,
		cl0=>\QuadDec_LEFT:Cnt16:CounterUDB:nc17\,
		z0=>\QuadDec_LEFT:Cnt16:CounterUDB:nc1\,
		ff0=>\QuadDec_LEFT:Cnt16:CounterUDB:nc10\,
		ce1=>\QuadDec_LEFT:Cnt16:CounterUDB:nc2\,
		cl1=>\QuadDec_LEFT:Cnt16:CounterUDB:nc3\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\QuadDec_LEFT:Cnt16:CounterUDB:nc30\,
		f0_blk_stat=>\QuadDec_LEFT:Cnt16:CounterUDB:nc31\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:sh_right\,
		sol=>\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:sh_left\,
		msbi=>\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\, \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\, \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\, \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\, \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:cap_1\, \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:cap_0\),
		cfbi=>zero,
		cfbo=>\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\QuadDec_LEFT:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(\QuadDec_LEFT:Net_1251\, \QuadDec_LEFT:Cnt16:CounterUDB:count_enable\, \QuadDec_LEFT:Cnt16:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\QuadDec_LEFT:Cnt16:CounterUDB:per_equal\,
		cl0=>\QuadDec_LEFT:Cnt16:CounterUDB:nc43\,
		z0=>\QuadDec_LEFT:Cnt16:CounterUDB:status_1\,
		ff0=>\QuadDec_LEFT:Cnt16:CounterUDB:overflow\,
		ce1=>\QuadDec_LEFT:Cnt16:CounterUDB:cmp_out_i\,
		cl1=>\QuadDec_LEFT:Cnt16:CounterUDB:cmp_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\QuadDec_LEFT:Cnt16:CounterUDB:status_6\,
		f0_blk_stat=>\QuadDec_LEFT:Cnt16:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:carry\,
		co=>open,
		sir=>\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:sh_left\,
		sor=>\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:msb\,
		cei=>(\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\, \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\, \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\),
		clo=>open,
		zi=>(\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\, \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\),
		zo=>open,
		fi=>(\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\, \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\),
		fo=>open,
		capi=>(\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:cap_1\, \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:cap_0\),
		capo=>open,
		cfbi=>\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\QuadDec_LEFT:bQuadDec:CtrlClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_33,
		enable=>tmpOE__MOTOR_EN_RIGHT_net_0,
		clock_out=>\QuadDec_LEFT:bQuadDec:sync_clock\);
\QuadDec_LEFT:bQuadDec:genblk1:DelayA1\:cy_dff
	PORT MAP(d=>Net_178,
		clk=>\QuadDec_LEFT:bQuadDec:sync_clock\,
		q=>\QuadDec_LEFT:bQuadDec:quad_A_delayed_0\);
\QuadDec_LEFT:bQuadDec:genblk1:DelayA2\:cy_dff
	PORT MAP(d=>\QuadDec_LEFT:bQuadDec:quad_A_delayed_0\,
		clk=>\QuadDec_LEFT:bQuadDec:sync_clock\,
		q=>\QuadDec_LEFT:bQuadDec:quad_A_delayed_1\);
\QuadDec_LEFT:bQuadDec:genblk1:DelayA3\:cy_dff
	PORT MAP(d=>\QuadDec_LEFT:bQuadDec:quad_A_delayed_1\,
		clk=>\QuadDec_LEFT:bQuadDec:sync_clock\,
		q=>\QuadDec_LEFT:bQuadDec:quad_A_delayed_2\);
\QuadDec_LEFT:bQuadDec:genblk1:DelayB1\:cy_dff
	PORT MAP(d=>Net_179,
		clk=>\QuadDec_LEFT:bQuadDec:sync_clock\,
		q=>\QuadDec_LEFT:bQuadDec:quad_B_delayed_0\);
\QuadDec_LEFT:bQuadDec:genblk1:DelayB2\:cy_dff
	PORT MAP(d=>\QuadDec_LEFT:bQuadDec:quad_B_delayed_0\,
		clk=>\QuadDec_LEFT:bQuadDec:sync_clock\,
		q=>\QuadDec_LEFT:bQuadDec:quad_B_delayed_1\);
\QuadDec_LEFT:bQuadDec:genblk1:DelayB3\:cy_dff
	PORT MAP(d=>\QuadDec_LEFT:bQuadDec:quad_B_delayed_1\,
		clk=>\QuadDec_LEFT:bQuadDec:sync_clock\,
		q=>\QuadDec_LEFT:bQuadDec:quad_B_delayed_2\);
\QuadDec_LEFT:bQuadDec:Stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0001111",
		cy_int_mask=>"0001111")
	PORT MAP(reset=>zero,
		clock=>\QuadDec_LEFT:bQuadDec:sync_clock\,
		status=>(zero, zero, zero, \QuadDec_LEFT:bQuadDec:error\,
			\QuadDec_LEFT:Net_1260\, \QuadDec_LEFT:Net_611\, \QuadDec_LEFT:Net_530\),
		interrupt=>Net_177);
MOTOR_RIGHT_IN_4:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"53bdd870-b18a-4145-844f-e9267d4e033e",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MOTOR_EN_RIGHT_net_0),
		y=>(zero),
		fb=>(tmpFB_0__MOTOR_RIGHT_IN_4_net_0),
		analog=>(open),
		io=>(tmpIO_0__MOTOR_RIGHT_IN_4_net_0),
		siovref=>(tmpSIOVREF__MOTOR_RIGHT_IN_4_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MOTOR_EN_RIGHT_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MOTOR_EN_RIGHT_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__MOTOR_RIGHT_IN_4_net_0);
MOTOR_RIGHT_IN_3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"4475cc2d-2e31-4262-a59d-915c8794e2ef",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MOTOR_EN_RIGHT_net_0),
		y=>(zero),
		fb=>(tmpFB_0__MOTOR_RIGHT_IN_3_net_0),
		analog=>(open),
		io=>(tmpIO_0__MOTOR_RIGHT_IN_3_net_0),
		siovref=>(tmpSIOVREF__MOTOR_RIGHT_IN_3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MOTOR_EN_RIGHT_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MOTOR_EN_RIGHT_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__MOTOR_RIGHT_IN_3_net_0);
MOTOR_EN_LEFT:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"716507ed-8825-4e8d-937b-2557580f1ae4",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MOTOR_EN_RIGHT_net_0),
		y=>Net_74,
		fb=>(tmpFB_0__MOTOR_EN_LEFT_net_0),
		analog=>(open),
		io=>(tmpIO_0__MOTOR_EN_LEFT_net_0),
		siovref=>(tmpSIOVREF__MOTOR_EN_LEFT_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MOTOR_EN_RIGHT_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MOTOR_EN_RIGHT_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__MOTOR_EN_LEFT_net_0);
Clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"b6765937-d6f1-44eb-9f8f-ed1e005afdf4",
		source_clock_id=>"",
		divisor=>0,
		period=>"1000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_33,
		dig_domain_out=>open);
\PWM_LEFT:PWMHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_33,
		kill=>zero,
		enable=>tmpOE__MOTOR_EN_RIGHT_net_0,
		capture=>zero,
		timer_reset=>zero,
		tc=>\PWM_LEFT:Net_63\,
		compare=>Net_74,
		interrupt=>\PWM_LEFT:Net_54\);
isr_color_sensor:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_618);
Clock_2:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"8ab18df1-ce85-4b73-b5fd-fc277b2a90cc",
		source_clock_id=>"",
		divisor=>0,
		period=>"10000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_70,
		dig_domain_out=>open);
\Counter_Color_Sensor:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_70,
		enable=>tmpOE__MOTOR_EN_RIGHT_net_0,
		clock_out=>\Counter_Color_Sensor:CounterUDB:ClockOutFromEnBlock\);
\Counter_Color_Sensor:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_70,
		enable=>tmpOE__MOTOR_EN_RIGHT_net_0,
		clock_out=>\Counter_Color_Sensor:CounterUDB:Clk_Ctl_i\);
\Counter_Color_Sensor:CounterUDB:sCTRLReg:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Counter_Color_Sensor:CounterUDB:Clk_Ctl_i\,
		control=>(\Counter_Color_Sensor:CounterUDB:control_7\, \Counter_Color_Sensor:CounterUDB:control_6\, \Counter_Color_Sensor:CounterUDB:control_5\, \Counter_Color_Sensor:CounterUDB:control_4\,
			\Counter_Color_Sensor:CounterUDB:control_3\, \Counter_Color_Sensor:CounterUDB:control_2\, \Counter_Color_Sensor:CounterUDB:control_1\, \Counter_Color_Sensor:CounterUDB:control_0\));
\Counter_Color_Sensor:CounterUDB:sSTSReg:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>Net_169,
		clock=>\Counter_Color_Sensor:CounterUDB:ClockOutFromEnBlock\,
		status=>(\Counter_Color_Sensor:CounterUDB:status_6\, \Counter_Color_Sensor:CounterUDB:status_5\, \Counter_Color_Sensor:CounterUDB:hwCapture\, zero,
			\Counter_Color_Sensor:CounterUDB:overflow_status\, \Counter_Color_Sensor:CounterUDB:status_1\, \Counter_Color_Sensor:CounterUDB:status_0\),
		interrupt=>\Counter_Color_Sensor:Net_43\);
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Counter_Color_Sensor:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(tmpOE__MOTOR_EN_RIGHT_net_0, \Counter_Color_Sensor:CounterUDB:count_enable\, \Counter_Color_Sensor:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\Counter_Color_Sensor:CounterUDB:hwCapture\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Counter_Color_Sensor:CounterUDB:nc26\,
		cl0=>\Counter_Color_Sensor:CounterUDB:nc29\,
		z0=>\Counter_Color_Sensor:CounterUDB:nc7\,
		ff0=>\Counter_Color_Sensor:CounterUDB:nc15\,
		ce1=>\Counter_Color_Sensor:CounterUDB:nc8\,
		cl1=>\Counter_Color_Sensor:CounterUDB:nc9\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Counter_Color_Sensor:CounterUDB:nc38\,
		f0_blk_stat=>\Counter_Color_Sensor:CounterUDB:nc41\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Counter_Color_Sensor:CounterUDB:sC32:counterdp:carry0\,
		sir=>zero,
		sor=>open,
		sil=>\Counter_Color_Sensor:CounterUDB:sC32:counterdp:sh_right0\,
		sol=>\Counter_Color_Sensor:CounterUDB:sC32:counterdp:sh_left0\,
		msbi=>\Counter_Color_Sensor:CounterUDB:sC32:counterdp:msb0\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Counter_Color_Sensor:CounterUDB:sC32:counterdp:cmp_eq0_1\, \Counter_Color_Sensor:CounterUDB:sC32:counterdp:cmp_eq0_0\),
		cli=>(zero, zero),
		clo=>(\Counter_Color_Sensor:CounterUDB:sC32:counterdp:cmp_lt0_1\, \Counter_Color_Sensor:CounterUDB:sC32:counterdp:cmp_lt0_0\),
		zi=>(zero, zero),
		zo=>(\Counter_Color_Sensor:CounterUDB:sC32:counterdp:cmp_zero0_1\, \Counter_Color_Sensor:CounterUDB:sC32:counterdp:cmp_zero0_0\),
		fi=>(zero, zero),
		fo=>(\Counter_Color_Sensor:CounterUDB:sC32:counterdp:cmp_ff0_1\, \Counter_Color_Sensor:CounterUDB:sC32:counterdp:cmp_ff0_0\),
		capi=>(zero, zero),
		capo=>(\Counter_Color_Sensor:CounterUDB:sC32:counterdp:cap0_1\, \Counter_Color_Sensor:CounterUDB:sC32:counterdp:cap0_0\),
		cfbi=>zero,
		cfbo=>\Counter_Color_Sensor:CounterUDB:sC32:counterdp:cfb0\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Counter_Color_Sensor:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(tmpOE__MOTOR_EN_RIGHT_net_0, \Counter_Color_Sensor:CounterUDB:count_enable\, \Counter_Color_Sensor:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\Counter_Color_Sensor:CounterUDB:hwCapture\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Counter_Color_Sensor:CounterUDB:nc25\,
		cl0=>\Counter_Color_Sensor:CounterUDB:nc28\,
		z0=>\Counter_Color_Sensor:CounterUDB:nc2\,
		ff0=>\Counter_Color_Sensor:CounterUDB:nc14\,
		ce1=>\Counter_Color_Sensor:CounterUDB:nc4\,
		cl1=>\Counter_Color_Sensor:CounterUDB:nc6\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Counter_Color_Sensor:CounterUDB:nc37\,
		f0_blk_stat=>\Counter_Color_Sensor:CounterUDB:nc40\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Counter_Color_Sensor:CounterUDB:sC32:counterdp:carry0\,
		co=>\Counter_Color_Sensor:CounterUDB:sC32:counterdp:carry1\,
		sir=>\Counter_Color_Sensor:CounterUDB:sC32:counterdp:sh_left0\,
		sor=>\Counter_Color_Sensor:CounterUDB:sC32:counterdp:sh_right0\,
		sil=>\Counter_Color_Sensor:CounterUDB:sC32:counterdp:sh_right1\,
		sol=>\Counter_Color_Sensor:CounterUDB:sC32:counterdp:sh_left1\,
		msbi=>\Counter_Color_Sensor:CounterUDB:sC32:counterdp:msb1\,
		msbo=>\Counter_Color_Sensor:CounterUDB:sC32:counterdp:msb0\,
		cei=>(\Counter_Color_Sensor:CounterUDB:sC32:counterdp:cmp_eq0_1\, \Counter_Color_Sensor:CounterUDB:sC32:counterdp:cmp_eq0_0\),
		ceo=>(\Counter_Color_Sensor:CounterUDB:sC32:counterdp:cmp_eq1_1\, \Counter_Color_Sensor:CounterUDB:sC32:counterdp:cmp_eq1_0\),
		cli=>(\Counter_Color_Sensor:CounterUDB:sC32:counterdp:cmp_lt0_1\, \Counter_Color_Sensor:CounterUDB:sC32:counterdp:cmp_lt0_0\),
		clo=>(\Counter_Color_Sensor:CounterUDB:sC32:counterdp:cmp_lt1_1\, \Counter_Color_Sensor:CounterUDB:sC32:counterdp:cmp_lt1_0\),
		zi=>(\Counter_Color_Sensor:CounterUDB:sC32:counterdp:cmp_zero0_1\, \Counter_Color_Sensor:CounterUDB:sC32:counterdp:cmp_zero0_0\),
		zo=>(\Counter_Color_Sensor:CounterUDB:sC32:counterdp:cmp_zero1_1\, \Counter_Color_Sensor:CounterUDB:sC32:counterdp:cmp_zero1_0\),
		fi=>(\Counter_Color_Sensor:CounterUDB:sC32:counterdp:cmp_ff0_1\, \Counter_Color_Sensor:CounterUDB:sC32:counterdp:cmp_ff0_0\),
		fo=>(\Counter_Color_Sensor:CounterUDB:sC32:counterdp:cmp_ff1_1\, \Counter_Color_Sensor:CounterUDB:sC32:counterdp:cmp_ff1_0\),
		capi=>(\Counter_Color_Sensor:CounterUDB:sC32:counterdp:cap0_1\, \Counter_Color_Sensor:CounterUDB:sC32:counterdp:cap0_0\),
		capo=>(\Counter_Color_Sensor:CounterUDB:sC32:counterdp:cap1_1\, \Counter_Color_Sensor:CounterUDB:sC32:counterdp:cap1_0\),
		cfbi=>\Counter_Color_Sensor:CounterUDB:sC32:counterdp:cfb0\,
		cfbo=>\Counter_Color_Sensor:CounterUDB:sC32:counterdp:cfb1\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Counter_Color_Sensor:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(tmpOE__MOTOR_EN_RIGHT_net_0, \Counter_Color_Sensor:CounterUDB:count_enable\, \Counter_Color_Sensor:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\Counter_Color_Sensor:CounterUDB:hwCapture\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Counter_Color_Sensor:CounterUDB:nc24\,
		cl0=>\Counter_Color_Sensor:CounterUDB:nc27\,
		z0=>\Counter_Color_Sensor:CounterUDB:nc1\,
		ff0=>\Counter_Color_Sensor:CounterUDB:nc13\,
		ce1=>\Counter_Color_Sensor:CounterUDB:nc3\,
		cl1=>\Counter_Color_Sensor:CounterUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Counter_Color_Sensor:CounterUDB:nc36\,
		f0_blk_stat=>\Counter_Color_Sensor:CounterUDB:nc39\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Counter_Color_Sensor:CounterUDB:sC32:counterdp:carry1\,
		co=>\Counter_Color_Sensor:CounterUDB:sC32:counterdp:carry2\,
		sir=>\Counter_Color_Sensor:CounterUDB:sC32:counterdp:sh_left1\,
		sor=>\Counter_Color_Sensor:CounterUDB:sC32:counterdp:sh_right1\,
		sil=>\Counter_Color_Sensor:CounterUDB:sC32:counterdp:sh_right2\,
		sol=>\Counter_Color_Sensor:CounterUDB:sC32:counterdp:sh_left2\,
		msbi=>\Counter_Color_Sensor:CounterUDB:sC32:counterdp:msb2\,
		msbo=>\Counter_Color_Sensor:CounterUDB:sC32:counterdp:msb1\,
		cei=>(\Counter_Color_Sensor:CounterUDB:sC32:counterdp:cmp_eq1_1\, \Counter_Color_Sensor:CounterUDB:sC32:counterdp:cmp_eq1_0\),
		ceo=>(\Counter_Color_Sensor:CounterUDB:sC32:counterdp:cmp_eq2_1\, \Counter_Color_Sensor:CounterUDB:sC32:counterdp:cmp_eq2_0\),
		cli=>(\Counter_Color_Sensor:CounterUDB:sC32:counterdp:cmp_lt1_1\, \Counter_Color_Sensor:CounterUDB:sC32:counterdp:cmp_lt1_0\),
		clo=>(\Counter_Color_Sensor:CounterUDB:sC32:counterdp:cmp_lt2_1\, \Counter_Color_Sensor:CounterUDB:sC32:counterdp:cmp_lt2_0\),
		zi=>(\Counter_Color_Sensor:CounterUDB:sC32:counterdp:cmp_zero1_1\, \Counter_Color_Sensor:CounterUDB:sC32:counterdp:cmp_zero1_0\),
		zo=>(\Counter_Color_Sensor:CounterUDB:sC32:counterdp:cmp_zero2_1\, \Counter_Color_Sensor:CounterUDB:sC32:counterdp:cmp_zero2_0\),
		fi=>(\Counter_Color_Sensor:CounterUDB:sC32:counterdp:cmp_ff1_1\, \Counter_Color_Sensor:CounterUDB:sC32:counterdp:cmp_ff1_0\),
		fo=>(\Counter_Color_Sensor:CounterUDB:sC32:counterdp:cmp_ff2_1\, \Counter_Color_Sensor:CounterUDB:sC32:counterdp:cmp_ff2_0\),
		capi=>(\Counter_Color_Sensor:CounterUDB:sC32:counterdp:cap1_1\, \Counter_Color_Sensor:CounterUDB:sC32:counterdp:cap1_0\),
		capo=>(\Counter_Color_Sensor:CounterUDB:sC32:counterdp:cap2_1\, \Counter_Color_Sensor:CounterUDB:sC32:counterdp:cap2_0\),
		cfbi=>\Counter_Color_Sensor:CounterUDB:sC32:counterdp:cfb1\,
		cfbo=>\Counter_Color_Sensor:CounterUDB:sC32:counterdp:cfb2\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Counter_Color_Sensor:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(tmpOE__MOTOR_EN_RIGHT_net_0, \Counter_Color_Sensor:CounterUDB:count_enable\, \Counter_Color_Sensor:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\Counter_Color_Sensor:CounterUDB:hwCapture\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Counter_Color_Sensor:CounterUDB:per_equal\,
		cl0=>\Counter_Color_Sensor:CounterUDB:nc45\,
		z0=>\Counter_Color_Sensor:CounterUDB:status_1\,
		ff0=>\Counter_Color_Sensor:CounterUDB:per_FF\,
		ce1=>\Counter_Color_Sensor:CounterUDB:cmp_equal\,
		cl1=>\Counter_Color_Sensor:CounterUDB:cmp_out_i\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Counter_Color_Sensor:CounterUDB:status_6\,
		f0_blk_stat=>\Counter_Color_Sensor:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Counter_Color_Sensor:CounterUDB:sC32:counterdp:carry2\,
		co=>open,
		sir=>\Counter_Color_Sensor:CounterUDB:sC32:counterdp:sh_left2\,
		sor=>\Counter_Color_Sensor:CounterUDB:sC32:counterdp:sh_right2\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Counter_Color_Sensor:CounterUDB:sC32:counterdp:msb2\,
		cei=>(\Counter_Color_Sensor:CounterUDB:sC32:counterdp:cmp_eq2_1\, \Counter_Color_Sensor:CounterUDB:sC32:counterdp:cmp_eq2_0\),
		ceo=>open,
		cli=>(\Counter_Color_Sensor:CounterUDB:sC32:counterdp:cmp_lt2_1\, \Counter_Color_Sensor:CounterUDB:sC32:counterdp:cmp_lt2_0\),
		clo=>open,
		zi=>(\Counter_Color_Sensor:CounterUDB:sC32:counterdp:cmp_zero2_1\, \Counter_Color_Sensor:CounterUDB:sC32:counterdp:cmp_zero2_0\),
		zo=>open,
		fi=>(\Counter_Color_Sensor:CounterUDB:sC32:counterdp:cmp_ff2_1\, \Counter_Color_Sensor:CounterUDB:sC32:counterdp:cmp_ff2_0\),
		fo=>open,
		capi=>(\Counter_Color_Sensor:CounterUDB:sC32:counterdp:cap2_1\, \Counter_Color_Sensor:CounterUDB:sC32:counterdp:cap2_0\),
		capo=>open,
		cfbi=>\Counter_Color_Sensor:CounterUDB:sC32:counterdp:cfb2\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_Color_Sensor:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_70,
		enable=>tmpOE__MOTOR_EN_RIGHT_net_0,
		clock_out=>\PWM_Color_Sensor:PWMUDB:ClockOutFromEnBlock\);
\PWM_Color_Sensor:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PWM_Color_Sensor:PWMUDB:ClockOutFromEnBlock\,
		control=>(\PWM_Color_Sensor:PWMUDB:control_7\, \PWM_Color_Sensor:PWMUDB:control_6\, \PWM_Color_Sensor:PWMUDB:control_5\, \PWM_Color_Sensor:PWMUDB:control_4\,
			\PWM_Color_Sensor:PWMUDB:control_3\, \PWM_Color_Sensor:PWMUDB:control_2\, \PWM_Color_Sensor:PWMUDB:control_1\, \PWM_Color_Sensor:PWMUDB:control_0\));
\PWM_Color_Sensor:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>Net_169,
		clock=>\PWM_Color_Sensor:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \PWM_Color_Sensor:PWMUDB:status_5\, zero, \PWM_Color_Sensor:PWMUDB:status_3\,
			\PWM_Color_Sensor:PWMUDB:status_2\, \PWM_Color_Sensor:PWMUDB:status_1\, \PWM_Color_Sensor:PWMUDB:status_0\),
		interrupt=>Net_618);
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_Color_Sensor:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_Color_Sensor:PWMUDB:tc_i\, \PWM_Color_Sensor:PWMUDB:runmode_enable\, Net_169),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_Color_Sensor:PWMUDB:nc2\,
		cl0=>\PWM_Color_Sensor:PWMUDB:nc3\,
		z0=>\PWM_Color_Sensor:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\PWM_Color_Sensor:PWMUDB:nc4\,
		cl1=>\PWM_Color_Sensor:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_Color_Sensor:PWMUDB:nc6\,
		f1_blk_stat=>\PWM_Color_Sensor:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:cap_1\, \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_Color_Sensor:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_Color_Sensor:PWMUDB:tc_i\, \PWM_Color_Sensor:PWMUDB:runmode_enable\, Net_169),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_Color_Sensor:PWMUDB:cmp1_eq\,
		cl0=>\PWM_Color_Sensor:PWMUDB:cmp1_less\,
		z0=>\PWM_Color_Sensor:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWM_Color_Sensor:PWMUDB:cmp2_eq\,
		cl1=>\PWM_Color_Sensor:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_Color_Sensor:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWM_Color_Sensor:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:cap_1\, \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_Color_Sensor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);
MOTOR_LEFT_IN_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ff605efc-d5cd-43d5-9dfd-04c3cc7fe0df",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MOTOR_EN_RIGHT_net_0),
		y=>(zero),
		fb=>(tmpFB_0__MOTOR_LEFT_IN_2_net_0),
		analog=>(open),
		io=>(tmpIO_0__MOTOR_LEFT_IN_2_net_0),
		siovref=>(tmpSIOVREF__MOTOR_LEFT_IN_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MOTOR_EN_RIGHT_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MOTOR_EN_RIGHT_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__MOTOR_LEFT_IN_2_net_0);
MOTOR_LEFT_IN_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MOTOR_EN_RIGHT_net_0),
		y=>(zero),
		fb=>(tmpFB_0__MOTOR_LEFT_IN_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__MOTOR_LEFT_IN_1_net_0),
		siovref=>(tmpSIOVREF__MOTOR_LEFT_IN_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MOTOR_EN_RIGHT_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MOTOR_EN_RIGHT_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__MOTOR_LEFT_IN_1_net_0);
isr_input:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_975);
Tx_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e96de207-7623-4d75-9347-3e7be8308e0c",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MOTOR_EN_RIGHT_net_0),
		y=>Net_976,
		fb=>(tmpFB_0__Tx_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Tx_1_net_0),
		siovref=>(tmpSIOVREF__Tx_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MOTOR_EN_RIGHT_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MOTOR_EN_RIGHT_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Tx_1_net_0);
Rx_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ad5fc877-2678-4850-bea8-02578443791e",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MOTOR_EN_RIGHT_net_0),
		y=>(zero),
		fb=>Net_972,
		analog=>(open),
		io=>(tmpIO_0__Rx_1_net_0),
		siovref=>(tmpSIOVREF__Rx_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MOTOR_EN_RIGHT_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MOTOR_EN_RIGHT_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Rx_1_net_0);
IR_Sensor_LEFT:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d23546d7-a9fd-4103-a1bc-9ac28c8b8900",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MOTOR_EN_RIGHT_net_0),
		y=>(zero),
		fb=>Net_1099,
		analog=>(open),
		io=>(tmpIO_0__IR_Sensor_LEFT_net_0),
		siovref=>(tmpSIOVREF__IR_Sensor_LEFT_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MOTOR_EN_RIGHT_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MOTOR_EN_RIGHT_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__IR_Sensor_LEFT_net_0);
\Wheel_Timer:TimerHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_33,
		kill=>zero,
		enable=>tmpOE__MOTOR_EN_RIGHT_net_0,
		capture=>zero,
		timer_reset=>Net_1310,
		tc=>\Wheel_Timer:Net_51\,
		compare=>\Wheel_Timer:Net_261\,
		interrupt=>Net_1310);
\UART_1:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"040378c3-2011-4d1b-8915-0ca7d60baa75/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"2170138888.88889",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\UART_1:Net_9\,
		dig_domain_out=>open);
\UART_1:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\UART_1:Net_9\,
		enable=>tmpOE__MOTOR_EN_RIGHT_net_0,
		clock_out=>\UART_1:BUART:clock_op\);
\UART_1:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_1:BUART:reset_reg\,
		clk=>\UART_1:BUART:clock_op\,
		cs_addr=>(\UART_1:BUART:tx_state_1\, \UART_1:BUART:tx_state_0\, \UART_1:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_1:BUART:tx_shift_out\,
		f0_bus_stat=>\UART_1:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\UART_1:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_1:BUART:reset_reg\,
		clk=>\UART_1:BUART:clock_op\,
		cs_addr=>(zero, zero, \UART_1:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>\UART_1:BUART:tx_bitclk_enable_pre\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>\UART_1:BUART:tx_counter_dp\,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\UART_1:BUART:sc_out_7\, \UART_1:BUART:sc_out_6\, \UART_1:BUART:sc_out_5\, \UART_1:BUART:sc_out_4\,
			\UART_1:BUART:sc_out_3\, \UART_1:BUART:sc_out_2\, \UART_1:BUART:sc_out_1\, \UART_1:BUART:sc_out_0\));
\UART_1:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_1:BUART:reset_reg\,
		clock=>\UART_1:BUART:clock_op\,
		status=>(zero, zero, zero, \UART_1:BUART:tx_fifo_notfull\,
			\UART_1:BUART:tx_status_2\, \UART_1:BUART:tx_fifo_empty\, \UART_1:BUART:tx_status_0\),
		interrupt=>\UART_1:BUART:tx_interrupt_out\);
\UART_1:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_1:BUART:reset_reg\,
		clk=>\UART_1:BUART:clock_op\,
		cs_addr=>(\UART_1:BUART:rx_state_1\, \UART_1:BUART:rx_state_0\, \UART_1:BUART:rx_bitclk_enable\),
		route_si=>\UART_1:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\UART_1:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\UART_1:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\UART_1:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_1:BUART:hd_shift_out\,
		f0_bus_stat=>\UART_1:BUART:rx_fifonotempty\,
		f0_blk_stat=>\UART_1:BUART:rx_fifofull\,
		f1_bus_stat=>\UART_1:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\UART_1:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_1:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\UART_1:BUART:clock_op\,
		reset=>\UART_1:BUART:reset_reg\,
		load=>\UART_1:BUART:rx_counter_load\,
		enable=>tmpOE__MOTOR_EN_RIGHT_net_0,
		count=>(\UART_1:BUART:rx_count_6\, \UART_1:BUART:rx_count_5\, \UART_1:BUART:rx_count_4\, \UART_1:BUART:rx_count_3\,
			\UART_1:BUART:rx_count_2\, \UART_1:BUART:rx_count_1\, \UART_1:BUART:rx_count_0\),
		tc=>\UART_1:BUART:rx_count7_tc\);
\UART_1:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_1:BUART:reset_reg\,
		clock=>\UART_1:BUART:clock_op\,
		status=>(zero, \UART_1:BUART:rx_status_5\, \UART_1:BUART:rx_status_4\, \UART_1:BUART:rx_status_3\,
			\UART_1:BUART:rx_status_2\, zero, zero),
		interrupt=>Net_975);
\Control_Reg_Color_Sensor:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\Control_Reg_Color_Sensor:control_7\, \Control_Reg_Color_Sensor:control_6\, \Control_Reg_Color_Sensor:control_5\, \Control_Reg_Color_Sensor:control_4\,
			\Control_Reg_Color_Sensor:control_3\, \Control_Reg_Color_Sensor:control_2\, \Control_Reg_Color_Sensor:control_1\, Net_169));
S0:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f12555c4-b313-421a-971b-43c22080d03b",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MOTOR_EN_RIGHT_net_0),
		y=>(zero),
		fb=>(tmpFB_0__S0_net_0),
		analog=>(open),
		io=>(tmpIO_0__S0_net_0),
		siovref=>(tmpSIOVREF__S0_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MOTOR_EN_RIGHT_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MOTOR_EN_RIGHT_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__S0_net_0);
S1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"378be6ae-f323-41c0-be4d-29440cd3dbf0",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MOTOR_EN_RIGHT_net_0),
		y=>(zero),
		fb=>(tmpFB_0__S1_net_0),
		analog=>(open),
		io=>(tmpIO_0__S1_net_0),
		siovref=>(tmpSIOVREF__S1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MOTOR_EN_RIGHT_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MOTOR_EN_RIGHT_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__S1_net_0);
S2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"4fb3ce60-0488-41a2-a40d-4393c5944ce0",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MOTOR_EN_RIGHT_net_0),
		y=>(zero),
		fb=>(tmpFB_0__S2_net_0),
		analog=>(open),
		io=>(tmpIO_0__S2_net_0),
		siovref=>(tmpSIOVREF__S2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MOTOR_EN_RIGHT_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MOTOR_EN_RIGHT_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__S2_net_0);
S3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f7e45ac7-3a32-43fe-8b09-f30ca8f33cc6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MOTOR_EN_RIGHT_net_0),
		y=>(zero),
		fb=>(tmpFB_0__S3_net_0),
		analog=>(open),
		io=>(tmpIO_0__S3_net_0),
		siovref=>(tmpSIOVREF__S3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MOTOR_EN_RIGHT_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MOTOR_EN_RIGHT_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__S3_net_0);
LED:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ff955599-a998-4077-966d-9ba75cb88e5d",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MOTOR_EN_RIGHT_net_0),
		y=>(zero),
		fb=>(tmpFB_0__LED_net_0),
		analog=>(open),
		io=>(tmpIO_0__LED_net_0),
		siovref=>(tmpSIOVREF__LED_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MOTOR_EN_RIGHT_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MOTOR_EN_RIGHT_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LED_net_0);
Count:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"7a32bc1b-57d5-449d-a52b-f81f6c39a7b9",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MOTOR_EN_RIGHT_net_0),
		y=>(zero),
		fb=>Net_628,
		analog=>(open),
		io=>(tmpIO_0__Count_net_0),
		siovref=>(tmpSIOVREF__Count_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MOTOR_EN_RIGHT_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MOTOR_EN_RIGHT_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Count_net_0);
Clock_3:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"d8031eaf-05e1-4f2d-aab7-e13dd5c5d06b",
		source_clock_id=>"",
		divisor=>0,
		period=>"1000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_1307,
		dig_domain_out=>open);
Trigger:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2f2b85cb-ac86-4068-b571-fb320ecd279f",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MOTOR_EN_RIGHT_net_0),
		y=>(zero),
		fb=>Net_1085,
		analog=>(open),
		io=>(tmpIO_0__Trigger_net_0),
		siovref=>(tmpSIOVREF__Trigger_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MOTOR_EN_RIGHT_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MOTOR_EN_RIGHT_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Trigger_net_0);
Echo_LEFT:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"91d87f78-c93e-4f30-bc50-a17f52f39a58",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MOTOR_EN_RIGHT_net_0),
		y=>(zero),
		fb=>Net_1115,
		analog=>(open),
		io=>(tmpIO_0__Echo_LEFT_net_0),
		siovref=>(tmpSIOVREF__Echo_LEFT_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MOTOR_EN_RIGHT_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MOTOR_EN_RIGHT_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Echo_LEFT_net_0);
isr_ultrasonic:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_1086);
Echo_RIGHT:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e6b92ece-4eb9-4e38-b77a-ecedd8078512",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MOTOR_EN_RIGHT_net_0),
		y=>(zero),
		fb=>Net_1116,
		analog=>(open),
		io=>(tmpIO_0__Echo_RIGHT_net_0),
		siovref=>(tmpSIOVREF__Echo_RIGHT_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MOTOR_EN_RIGHT_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MOTOR_EN_RIGHT_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Echo_RIGHT_net_0);
\Control_Reg_Ultrasonic:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\Control_Reg_Ultrasonic:control_7\, \Control_Reg_Ultrasonic:control_6\, \Control_Reg_Ultrasonic:control_5\, \Control_Reg_Ultrasonic:control_4\,
			\Control_Reg_Ultrasonic:control_3\, Net_1035_2, Net_1035_1, Net_1035_0));
IR_Sensor_RIGHT:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"678290cf-51d6-42c3-b253-a0a626a2926f",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MOTOR_EN_RIGHT_net_0),
		y=>(zero),
		fb=>Net_1111,
		analog=>(open),
		io=>(tmpIO_0__IR_Sensor_RIGHT_net_0),
		siovref=>(tmpSIOVREF__IR_Sensor_RIGHT_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MOTOR_EN_RIGHT_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MOTOR_EN_RIGHT_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__IR_Sensor_RIGHT_net_0);
Echo_FLEFT:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1b284605-cfde-448c-aca0-09a097d5b464",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MOTOR_EN_RIGHT_net_0),
		y=>(zero),
		fb=>Net_1051,
		analog=>(open),
		io=>(tmpIO_0__Echo_FLEFT_net_0),
		siovref=>(tmpSIOVREF__Echo_FLEFT_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MOTOR_EN_RIGHT_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MOTOR_EN_RIGHT_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Echo_FLEFT_net_0);
Echo_FRIGHT:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d4ecab1a-ecc1-441a-bfe6-ca5c629c4f27",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MOTOR_EN_RIGHT_net_0),
		y=>(zero),
		fb=>Net_1052,
		analog=>(open),
		io=>(tmpIO_0__Echo_FRIGHT_net_0),
		siovref=>(tmpSIOVREF__Echo_FRIGHT_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MOTOR_EN_RIGHT_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MOTOR_EN_RIGHT_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Echo_FRIGHT_net_0);
\Timer_Ultrasonic:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1307,
		enable=>tmpOE__MOTOR_EN_RIGHT_net_0,
		clock_out=>\Timer_Ultrasonic:TimerUDB:ClockOutFromEnBlock\);
\Timer_Ultrasonic:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1307,
		enable=>tmpOE__MOTOR_EN_RIGHT_net_0,
		clock_out=>\Timer_Ultrasonic:TimerUDB:Clk_Ctl_i\);
\Timer_Ultrasonic:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Timer_Ultrasonic:TimerUDB:Clk_Ctl_i\,
		control=>(\Timer_Ultrasonic:TimerUDB:control_7\, \Timer_Ultrasonic:TimerUDB:control_6\, \Timer_Ultrasonic:TimerUDB:control_5\, \Timer_Ultrasonic:TimerUDB:control_4\,
			\Timer_Ultrasonic:TimerUDB:control_3\, \Timer_Ultrasonic:TimerUDB:control_2\, \Timer_Ultrasonic:TimerUDB:control_1\, \Timer_Ultrasonic:TimerUDB:control_0\));
\Timer_Ultrasonic:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>Net_1085,
		clock=>\Timer_Ultrasonic:TimerUDB:ClockOutFromEnBlock\,
		status=>(zero, zero, zero, \Timer_Ultrasonic:TimerUDB:status_3\,
			\Timer_Ultrasonic:TimerUDB:status_2\, \Timer_Ultrasonic:TimerUDB:capt_int_temp\, \Timer_Ultrasonic:TimerUDB:status_tc\),
		interrupt=>Net_1086);
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Timer_Ultrasonic:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_1085, \Timer_Ultrasonic:TimerUDB:timer_enable\, \Timer_Ultrasonic:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\Timer_Ultrasonic:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\Timer_Ultrasonic:TimerUDB:nc0\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Timer_Ultrasonic:TimerUDB:nc3\,
		f0_blk_stat=>\Timer_Ultrasonic:TimerUDB:nc4\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Timer_Ultrasonic:TimerUDB:sT16:timerdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\Timer_Ultrasonic:TimerUDB:sT16:timerdp:sh_right\,
		sol=>\Timer_Ultrasonic:TimerUDB:sT16:timerdp:sh_left\,
		msbi=>\Timer_Ultrasonic:TimerUDB:sT16:timerdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Timer_Ultrasonic:TimerUDB:sT16:timerdp:cmp_eq_1\, \Timer_Ultrasonic:TimerUDB:sT16:timerdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\Timer_Ultrasonic:TimerUDB:sT16:timerdp:cmp_lt_1\, \Timer_Ultrasonic:TimerUDB:sT16:timerdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\Timer_Ultrasonic:TimerUDB:sT16:timerdp:cmp_zero_1\, \Timer_Ultrasonic:TimerUDB:sT16:timerdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\Timer_Ultrasonic:TimerUDB:sT16:timerdp:cmp_ff_1\, \Timer_Ultrasonic:TimerUDB:sT16:timerdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\Timer_Ultrasonic:TimerUDB:sT16:timerdp:cap_1\, \Timer_Ultrasonic:TimerUDB:sT16:timerdp:cap_0\),
		cfbi=>zero,
		cfbo=>\Timer_Ultrasonic:TimerUDB:sT16:timerdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Timer_Ultrasonic:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_1085, \Timer_Ultrasonic:TimerUDB:timer_enable\, \Timer_Ultrasonic:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\Timer_Ultrasonic:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\Timer_Ultrasonic:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Timer_Ultrasonic:TimerUDB:status_3\,
		f0_blk_stat=>\Timer_Ultrasonic:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Timer_Ultrasonic:TimerUDB:sT16:timerdp:carry\,
		co=>open,
		sir=>\Timer_Ultrasonic:TimerUDB:sT16:timerdp:sh_left\,
		sor=>\Timer_Ultrasonic:TimerUDB:sT16:timerdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Timer_Ultrasonic:TimerUDB:sT16:timerdp:msb\,
		cei=>(\Timer_Ultrasonic:TimerUDB:sT16:timerdp:cmp_eq_1\, \Timer_Ultrasonic:TimerUDB:sT16:timerdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\Timer_Ultrasonic:TimerUDB:sT16:timerdp:cmp_lt_1\, \Timer_Ultrasonic:TimerUDB:sT16:timerdp:cmp_lt_0\),
		clo=>open,
		zi=>(\Timer_Ultrasonic:TimerUDB:sT16:timerdp:cmp_zero_1\, \Timer_Ultrasonic:TimerUDB:sT16:timerdp:cmp_zero_0\),
		zo=>open,
		fi=>(\Timer_Ultrasonic:TimerUDB:sT16:timerdp:cmp_ff_1\, \Timer_Ultrasonic:TimerUDB:sT16:timerdp:cmp_ff_0\),
		fo=>open,
		capi=>(\Timer_Ultrasonic:TimerUDB:sT16:timerdp:cap_1\, \Timer_Ultrasonic:TimerUDB:sT16:timerdp:cap_0\),
		capo=>open,
		cfbi=>\Timer_Ultrasonic:TimerUDB:sT16:timerdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Debouncer_IR_LEFT:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1100,
		enable=>tmpOE__MOTOR_EN_RIGHT_net_0,
		clock_out=>\Debouncer_IR_LEFT:op_clk\);
\Debouncer_IR_RIGHT:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1100,
		enable=>tmpOE__MOTOR_EN_RIGHT_net_0,
		clock_out=>\Debouncer_IR_RIGHT:op_clk\);
Clock_4:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"f6c9da27-3a17-447b-9b02-39ce8b7f604e",
		source_clock_id=>"",
		divisor=>0,
		period=>"10000000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_1100,
		dig_domain_out=>open);
isr_IR_Sensor_LEFT:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_1127);
isr_IR_Sensor_RIGHT:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_1129);
Echo_BACK:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8ffeebf3-1518-4238-be25-8ac9785eecfe",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MOTOR_EN_RIGHT_net_0),
		y=>(zero),
		fb=>Net_1053,
		analog=>(open),
		io=>(tmpIO_0__Echo_BACK_net_0),
		siovref=>(tmpSIOVREF__Echo_BACK_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MOTOR_EN_RIGHT_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MOTOR_EN_RIGHT_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Echo_BACK_net_0);
isr_puck:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_1133);
\PWM_Servo_Gripper:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1150,
		enable=>tmpOE__MOTOR_EN_RIGHT_net_0,
		clock_out=>\PWM_Servo_Gripper:PWMUDB:ClockOutFromEnBlock\);
\PWM_Servo_Gripper:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PWM_Servo_Gripper:PWMUDB:ClockOutFromEnBlock\,
		control=>(\PWM_Servo_Gripper:PWMUDB:control_7\, \PWM_Servo_Gripper:PWMUDB:control_6\, \PWM_Servo_Gripper:PWMUDB:control_5\, \PWM_Servo_Gripper:PWMUDB:control_4\,
			\PWM_Servo_Gripper:PWMUDB:control_3\, \PWM_Servo_Gripper:PWMUDB:control_2\, \PWM_Servo_Gripper:PWMUDB:control_1\, \PWM_Servo_Gripper:PWMUDB:control_0\));
\PWM_Servo_Gripper:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\PWM_Servo_Gripper:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \PWM_Servo_Gripper:PWMUDB:status_5\, zero, \PWM_Servo_Gripper:PWMUDB:status_3\,
			\PWM_Servo_Gripper:PWMUDB:status_2\, \PWM_Servo_Gripper:PWMUDB:status_1\, \PWM_Servo_Gripper:PWMUDB:status_0\),
		interrupt=>\PWM_Servo_Gripper:Net_55\);
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_Servo_Gripper:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_Servo_Gripper:PWMUDB:tc_i\, \PWM_Servo_Gripper:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_Servo_Gripper:PWMUDB:nc2\,
		cl0=>\PWM_Servo_Gripper:PWMUDB:nc3\,
		z0=>\PWM_Servo_Gripper:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\PWM_Servo_Gripper:PWMUDB:nc4\,
		cl1=>\PWM_Servo_Gripper:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_Servo_Gripper:PWMUDB:nc6\,
		f1_blk_stat=>\PWM_Servo_Gripper:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:cap_1\, \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_Servo_Gripper:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_Servo_Gripper:PWMUDB:tc_i\, \PWM_Servo_Gripper:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_Servo_Gripper:PWMUDB:cmp1_eq\,
		cl0=>\PWM_Servo_Gripper:PWMUDB:cmp1_less\,
		z0=>\PWM_Servo_Gripper:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWM_Servo_Gripper:PWMUDB:cmp2_eq\,
		cl1=>\PWM_Servo_Gripper:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_Servo_Gripper:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWM_Servo_Gripper:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:cap_1\, \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_Servo_Gripper:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\);
Clock_5:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"e763cc6d-9b72-4d0e-b9e6-2fdf3669002d",
		source_clock_id=>"",
		divisor=>0,
		period=>"20000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_1150,
		dig_domain_out=>open);
\PWM_Servo_Gripper_Arm:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1150,
		enable=>tmpOE__MOTOR_EN_RIGHT_net_0,
		clock_out=>\PWM_Servo_Gripper_Arm:PWMUDB:ClockOutFromEnBlock\);
\PWM_Servo_Gripper_Arm:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PWM_Servo_Gripper_Arm:PWMUDB:ClockOutFromEnBlock\,
		control=>(\PWM_Servo_Gripper_Arm:PWMUDB:control_7\, \PWM_Servo_Gripper_Arm:PWMUDB:control_6\, \PWM_Servo_Gripper_Arm:PWMUDB:control_5\, \PWM_Servo_Gripper_Arm:PWMUDB:control_4\,
			\PWM_Servo_Gripper_Arm:PWMUDB:control_3\, \PWM_Servo_Gripper_Arm:PWMUDB:control_2\, \PWM_Servo_Gripper_Arm:PWMUDB:control_1\, \PWM_Servo_Gripper_Arm:PWMUDB:control_0\));
\PWM_Servo_Gripper_Arm:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\PWM_Servo_Gripper_Arm:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \PWM_Servo_Gripper_Arm:PWMUDB:status_5\, zero, \PWM_Servo_Gripper_Arm:PWMUDB:status_3\,
			\PWM_Servo_Gripper_Arm:PWMUDB:status_2\, \PWM_Servo_Gripper_Arm:PWMUDB:status_1\, \PWM_Servo_Gripper_Arm:PWMUDB:status_0\),
		interrupt=>\PWM_Servo_Gripper_Arm:Net_55\);
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_Servo_Gripper_Arm:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_Servo_Gripper_Arm:PWMUDB:tc_i\, \PWM_Servo_Gripper_Arm:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_Servo_Gripper_Arm:PWMUDB:nc2\,
		cl0=>\PWM_Servo_Gripper_Arm:PWMUDB:nc3\,
		z0=>\PWM_Servo_Gripper_Arm:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\PWM_Servo_Gripper_Arm:PWMUDB:nc4\,
		cl1=>\PWM_Servo_Gripper_Arm:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_Servo_Gripper_Arm:PWMUDB:nc6\,
		f1_blk_stat=>\PWM_Servo_Gripper_Arm:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:cap_1\, \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_Servo_Gripper_Arm:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_Servo_Gripper_Arm:PWMUDB:tc_i\, \PWM_Servo_Gripper_Arm:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_Servo_Gripper_Arm:PWMUDB:cmp1_eq\,
		cl0=>\PWM_Servo_Gripper_Arm:PWMUDB:cmp1_less\,
		z0=>\PWM_Servo_Gripper_Arm:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWM_Servo_Gripper_Arm:PWMUDB:cmp2_eq\,
		cl1=>\PWM_Servo_Gripper_Arm:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_Servo_Gripper_Arm:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWM_Servo_Gripper_Arm:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:cap_1\, \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_Servo_Gripper_Arm:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_8\);
\PWM_Servo_Lifter:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1150,
		enable=>tmpOE__MOTOR_EN_RIGHT_net_0,
		clock_out=>\PWM_Servo_Lifter:PWMUDB:ClockOutFromEnBlock\);
\PWM_Servo_Lifter:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PWM_Servo_Lifter:PWMUDB:ClockOutFromEnBlock\,
		control=>(\PWM_Servo_Lifter:PWMUDB:control_7\, \PWM_Servo_Lifter:PWMUDB:control_6\, \PWM_Servo_Lifter:PWMUDB:control_5\, \PWM_Servo_Lifter:PWMUDB:control_4\,
			\PWM_Servo_Lifter:PWMUDB:control_3\, \PWM_Servo_Lifter:PWMUDB:control_2\, \PWM_Servo_Lifter:PWMUDB:control_1\, \PWM_Servo_Lifter:PWMUDB:control_0\));
\PWM_Servo_Lifter:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\PWM_Servo_Lifter:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \PWM_Servo_Lifter:PWMUDB:status_5\, zero, \PWM_Servo_Lifter:PWMUDB:status_3\,
			\PWM_Servo_Lifter:PWMUDB:status_2\, \PWM_Servo_Lifter:PWMUDB:status_1\, \PWM_Servo_Lifter:PWMUDB:status_0\),
		interrupt=>\PWM_Servo_Lifter:Net_55\);
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_Servo_Lifter:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_Servo_Lifter:PWMUDB:tc_i\, \PWM_Servo_Lifter:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_Servo_Lifter:PWMUDB:nc2\,
		cl0=>\PWM_Servo_Lifter:PWMUDB:nc3\,
		z0=>\PWM_Servo_Lifter:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\PWM_Servo_Lifter:PWMUDB:nc4\,
		cl1=>\PWM_Servo_Lifter:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_Servo_Lifter:PWMUDB:nc6\,
		f1_blk_stat=>\PWM_Servo_Lifter:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:cap_1\, \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_Servo_Lifter:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_Servo_Lifter:PWMUDB:tc_i\, \PWM_Servo_Lifter:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_Servo_Lifter:PWMUDB:cmp1_eq\,
		cl0=>\PWM_Servo_Lifter:PWMUDB:cmp1_less\,
		z0=>\PWM_Servo_Lifter:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWM_Servo_Lifter:PWMUDB:cmp2_eq\,
		cl1=>\PWM_Servo_Lifter:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_Servo_Lifter:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWM_Servo_Lifter:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:cap_1\, \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_Servo_Lifter:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_8\);
\PWM_Servo_Trunk:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1150,
		enable=>tmpOE__MOTOR_EN_RIGHT_net_0,
		clock_out=>\PWM_Servo_Trunk:PWMUDB:ClockOutFromEnBlock\);
\PWM_Servo_Trunk:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PWM_Servo_Trunk:PWMUDB:ClockOutFromEnBlock\,
		control=>(\PWM_Servo_Trunk:PWMUDB:control_7\, \PWM_Servo_Trunk:PWMUDB:control_6\, \PWM_Servo_Trunk:PWMUDB:control_5\, \PWM_Servo_Trunk:PWMUDB:control_4\,
			\PWM_Servo_Trunk:PWMUDB:control_3\, \PWM_Servo_Trunk:PWMUDB:control_2\, \PWM_Servo_Trunk:PWMUDB:control_1\, \PWM_Servo_Trunk:PWMUDB:control_0\));
\PWM_Servo_Trunk:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\PWM_Servo_Trunk:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \PWM_Servo_Trunk:PWMUDB:status_5\, zero, \PWM_Servo_Trunk:PWMUDB:status_3\,
			\PWM_Servo_Trunk:PWMUDB:status_2\, \PWM_Servo_Trunk:PWMUDB:status_1\, \PWM_Servo_Trunk:PWMUDB:status_0\),
		interrupt=>\PWM_Servo_Trunk:Net_55\);
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_Servo_Trunk:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_Servo_Trunk:PWMUDB:tc_i\, \PWM_Servo_Trunk:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_Servo_Trunk:PWMUDB:nc2\,
		cl0=>\PWM_Servo_Trunk:PWMUDB:nc3\,
		z0=>\PWM_Servo_Trunk:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\PWM_Servo_Trunk:PWMUDB:nc4\,
		cl1=>\PWM_Servo_Trunk:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_Servo_Trunk:PWMUDB:nc6\,
		f1_blk_stat=>\PWM_Servo_Trunk:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:cap_1\, \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_Servo_Trunk:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_Servo_Trunk:PWMUDB:tc_i\, \PWM_Servo_Trunk:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_Servo_Trunk:PWMUDB:cmp1_eq\,
		cl0=>\PWM_Servo_Trunk:PWMUDB:cmp1_less\,
		z0=>\PWM_Servo_Trunk:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWM_Servo_Trunk:PWMUDB:cmp2_eq\,
		cl1=>\PWM_Servo_Trunk:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_Servo_Trunk:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWM_Servo_Trunk:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:cap_1\, \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_Servo_Trunk:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_8\);
MOTOR_GRIPPER:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"a0aa757e-9e0b-4d4c-974d-510ad3fb0758",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MOTOR_EN_RIGHT_net_0),
		y=>Net_1157,
		fb=>(tmpFB_0__MOTOR_GRIPPER_net_0),
		analog=>(open),
		io=>(tmpIO_0__MOTOR_GRIPPER_net_0),
		siovref=>(tmpSIOVREF__MOTOR_GRIPPER_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MOTOR_EN_RIGHT_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MOTOR_EN_RIGHT_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__MOTOR_GRIPPER_net_0);
MOTOR_GRIPPER_ARM:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"a54c00ca-78da-4fbf-9ec1-632a4067c982",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MOTOR_EN_RIGHT_net_0),
		y=>Net_1204,
		fb=>(tmpFB_0__MOTOR_GRIPPER_ARM_net_0),
		analog=>(open),
		io=>(tmpIO_0__MOTOR_GRIPPER_ARM_net_0),
		siovref=>(tmpSIOVREF__MOTOR_GRIPPER_ARM_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MOTOR_EN_RIGHT_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MOTOR_EN_RIGHT_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__MOTOR_GRIPPER_ARM_net_0);
MOTOR_LIFTER:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"5d1f37b1-3d2b-4594-aaae-9c72033b9fcc",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MOTOR_EN_RIGHT_net_0),
		y=>Net_1245,
		fb=>(tmpFB_0__MOTOR_LIFTER_net_0),
		analog=>(open),
		io=>(tmpIO_0__MOTOR_LIFTER_net_0),
		siovref=>(tmpSIOVREF__MOTOR_LIFTER_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MOTOR_EN_RIGHT_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MOTOR_EN_RIGHT_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__MOTOR_LIFTER_net_0);
MOTOR_TRUNK:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3a9189f0-9236-4dd1-a8d9-4f174ac93ae9",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MOTOR_EN_RIGHT_net_0),
		y=>Net_1280,
		fb=>(tmpFB_0__MOTOR_TRUNK_net_0),
		analog=>(open),
		io=>(tmpIO_0__MOTOR_TRUNK_net_0),
		siovref=>(tmpSIOVREF__MOTOR_TRUNK_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MOTOR_EN_RIGHT_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MOTOR_EN_RIGHT_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__MOTOR_TRUNK_net_0);
isr_wheel_controller:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_1310);
Indicator_RED:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"08c13b4b-a3ed-4f7f-9d8c-fc25ceb7777d",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MOTOR_EN_RIGHT_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Indicator_RED_net_0),
		analog=>(open),
		io=>(tmpIO_0__Indicator_RED_net_0),
		siovref=>(tmpSIOVREF__Indicator_RED_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MOTOR_EN_RIGHT_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MOTOR_EN_RIGHT_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Indicator_RED_net_0);
Indicator_GREEN:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8a430e8b-fa48-4984-8817-5b69e016de88",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MOTOR_EN_RIGHT_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Indicator_GREEN_net_0),
		analog=>(open),
		io=>(tmpIO_0__Indicator_GREEN_net_0),
		siovref=>(tmpSIOVREF__Indicator_GREEN_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MOTOR_EN_RIGHT_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MOTOR_EN_RIGHT_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Indicator_GREEN_net_0);
Indicator_BLUE:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"6e5990c2-6d6e-4a52-9df7-1d8c677e7c31",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MOTOR_EN_RIGHT_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Indicator_BLUE_net_0),
		analog=>(open),
		io=>(tmpIO_0__Indicator_BLUE_net_0),
		siovref=>(tmpSIOVREF__Indicator_BLUE_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MOTOR_EN_RIGHT_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MOTOR_EN_RIGHT_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Indicator_BLUE_net_0);
\Timer_Ultrasonic_Burst:TimerHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_1307,
		kill=>zero,
		enable=>tmpOE__MOTOR_EN_RIGHT_net_0,
		capture=>zero,
		timer_reset=>zero,
		tc=>\Timer_Ultrasonic_Burst:Net_51\,
		compare=>\Timer_Ultrasonic_Burst:Net_261\,
		interrupt=>Net_1300);
isr_ultrasonic_burst:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_1300);
\QuadDec_RIGHT:Net_1251\:cy_dff
	PORT MAP(d=>\QuadDec_RIGHT:Net_1251\\D\,
		clk=>\QuadDec_RIGHT:bQuadDec:sync_clock\,
		q=>\QuadDec_RIGHT:Net_1251\);
\QuadDec_RIGHT:Cnt16:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\QuadDec_RIGHT:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_RIGHT:Cnt16:CounterUDB:prevCapture\);
\QuadDec_RIGHT:Cnt16:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>\QuadDec_RIGHT:Cnt16:CounterUDB:overflow\,
		clk=>\QuadDec_RIGHT:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_RIGHT:Cnt16:CounterUDB:overflow_reg_i\);
\QuadDec_RIGHT:Cnt16:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>\QuadDec_RIGHT:Cnt16:CounterUDB:status_1\,
		clk=>\QuadDec_RIGHT:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_RIGHT:Cnt16:CounterUDB:underflow_reg_i\);
\QuadDec_RIGHT:Cnt16:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\QuadDec_RIGHT:Cnt16:CounterUDB:reload_tc\,
		clk=>\QuadDec_RIGHT:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_RIGHT:Net_1275\);
\QuadDec_RIGHT:Cnt16:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\QuadDec_RIGHT:Cnt16:CounterUDB:cmp_out_i\,
		clk=>\QuadDec_RIGHT:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_RIGHT:Cnt16:CounterUDB:prevCompare\);
\QuadDec_RIGHT:Cnt16:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\QuadDec_RIGHT:Cnt16:CounterUDB:cmp_out_i\,
		clk=>\QuadDec_RIGHT:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_RIGHT:Net_1264\);
\QuadDec_RIGHT:Cnt16:CounterUDB:count_stored_i\:cy_dff
	PORT MAP(d=>\QuadDec_RIGHT:Net_1203\,
		clk=>\QuadDec_RIGHT:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_RIGHT:Cnt16:CounterUDB:count_stored_i\);
\QuadDec_RIGHT:Net_1203\:cy_dff
	PORT MAP(d=>\QuadDec_RIGHT:Net_1203\\D\,
		clk=>\QuadDec_RIGHT:bQuadDec:sync_clock\,
		q=>\QuadDec_RIGHT:Net_1203\);
\QuadDec_RIGHT:bQuadDec:quad_A_filt\:cy_dff
	PORT MAP(d=>\QuadDec_RIGHT:bQuadDec:quad_A_filt\\D\,
		clk=>\QuadDec_RIGHT:bQuadDec:sync_clock\,
		q=>\QuadDec_RIGHT:bQuadDec:quad_A_filt\);
\QuadDec_RIGHT:bQuadDec:quad_B_filt\:cy_dff
	PORT MAP(d=>\QuadDec_RIGHT:bQuadDec:quad_B_filt\\D\,
		clk=>\QuadDec_RIGHT:bQuadDec:sync_clock\,
		q=>\QuadDec_RIGHT:bQuadDec:quad_B_filt\);
\QuadDec_RIGHT:bQuadDec:state_2\:cy_dff
	PORT MAP(d=>\QuadDec_RIGHT:bQuadDec:state_2\\D\,
		clk=>\QuadDec_RIGHT:bQuadDec:sync_clock\,
		q=>\QuadDec_RIGHT:Net_1260\);
\QuadDec_RIGHT:bQuadDec:state_3\:cy_dff
	PORT MAP(d=>\QuadDec_RIGHT:bQuadDec:state_3\\D\,
		clk=>\QuadDec_RIGHT:bQuadDec:sync_clock\,
		q=>\QuadDec_RIGHT:bQuadDec:error\);
\QuadDec_RIGHT:bQuadDec:state_1\:cy_dff
	PORT MAP(d=>\QuadDec_RIGHT:bQuadDec:state_1\\D\,
		clk=>\QuadDec_RIGHT:bQuadDec:sync_clock\,
		q=>\QuadDec_RIGHT:bQuadDec:state_1\);
\QuadDec_RIGHT:bQuadDec:state_0\:cy_dff
	PORT MAP(d=>\QuadDec_RIGHT:bQuadDec:state_0\\D\,
		clk=>\QuadDec_RIGHT:bQuadDec:sync_clock\,
		q=>\QuadDec_RIGHT:bQuadDec:state_0\);
\QuadDec_LEFT:Net_1251\:cy_dff
	PORT MAP(d=>\QuadDec_LEFT:Net_1251\\D\,
		clk=>\QuadDec_LEFT:bQuadDec:sync_clock\,
		q=>\QuadDec_LEFT:Net_1251\);
\QuadDec_LEFT:Cnt16:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\QuadDec_LEFT:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_LEFT:Cnt16:CounterUDB:prevCapture\);
\QuadDec_LEFT:Cnt16:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>\QuadDec_LEFT:Cnt16:CounterUDB:overflow\,
		clk=>\QuadDec_LEFT:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_LEFT:Cnt16:CounterUDB:overflow_reg_i\);
\QuadDec_LEFT:Cnt16:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>\QuadDec_LEFT:Cnt16:CounterUDB:status_1\,
		clk=>\QuadDec_LEFT:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_LEFT:Cnt16:CounterUDB:underflow_reg_i\);
\QuadDec_LEFT:Cnt16:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\QuadDec_LEFT:Cnt16:CounterUDB:reload_tc\,
		clk=>\QuadDec_LEFT:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_LEFT:Net_1275\);
\QuadDec_LEFT:Cnt16:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\QuadDec_LEFT:Cnt16:CounterUDB:cmp_out_i\,
		clk=>\QuadDec_LEFT:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_LEFT:Cnt16:CounterUDB:prevCompare\);
\QuadDec_LEFT:Cnt16:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\QuadDec_LEFT:Cnt16:CounterUDB:cmp_out_i\,
		clk=>\QuadDec_LEFT:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_LEFT:Net_1264\);
\QuadDec_LEFT:Cnt16:CounterUDB:count_stored_i\:cy_dff
	PORT MAP(d=>\QuadDec_LEFT:Net_1203\,
		clk=>\QuadDec_LEFT:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_LEFT:Cnt16:CounterUDB:count_stored_i\);
\QuadDec_LEFT:Net_1203\:cy_dff
	PORT MAP(d=>\QuadDec_LEFT:Net_1203\\D\,
		clk=>\QuadDec_LEFT:bQuadDec:sync_clock\,
		q=>\QuadDec_LEFT:Net_1203\);
\QuadDec_LEFT:bQuadDec:quad_A_filt\:cy_dff
	PORT MAP(d=>\QuadDec_LEFT:bQuadDec:quad_A_filt\\D\,
		clk=>\QuadDec_LEFT:bQuadDec:sync_clock\,
		q=>\QuadDec_LEFT:bQuadDec:quad_A_filt\);
\QuadDec_LEFT:bQuadDec:quad_B_filt\:cy_dff
	PORT MAP(d=>\QuadDec_LEFT:bQuadDec:quad_B_filt\\D\,
		clk=>\QuadDec_LEFT:bQuadDec:sync_clock\,
		q=>\QuadDec_LEFT:bQuadDec:quad_B_filt\);
\QuadDec_LEFT:bQuadDec:state_2\:cy_dff
	PORT MAP(d=>\QuadDec_LEFT:bQuadDec:state_2\\D\,
		clk=>\QuadDec_LEFT:bQuadDec:sync_clock\,
		q=>\QuadDec_LEFT:Net_1260\);
\QuadDec_LEFT:bQuadDec:state_3\:cy_dff
	PORT MAP(d=>\QuadDec_LEFT:bQuadDec:state_3\\D\,
		clk=>\QuadDec_LEFT:bQuadDec:sync_clock\,
		q=>\QuadDec_LEFT:bQuadDec:error\);
\QuadDec_LEFT:bQuadDec:state_1\:cy_dff
	PORT MAP(d=>\QuadDec_LEFT:bQuadDec:state_1\\D\,
		clk=>\QuadDec_LEFT:bQuadDec:sync_clock\,
		q=>\QuadDec_LEFT:bQuadDec:state_1\);
\QuadDec_LEFT:bQuadDec:state_0\:cy_dff
	PORT MAP(d=>\QuadDec_LEFT:bQuadDec:state_0\\D\,
		clk=>\QuadDec_LEFT:bQuadDec:sync_clock\,
		q=>\QuadDec_LEFT:bQuadDec:state_0\);
\Counter_Color_Sensor:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>Net_622,
		clk=>\Counter_Color_Sensor:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_Color_Sensor:CounterUDB:prevCapture\);
\Counter_Color_Sensor:CounterUDB:disable_run_i\:cy_dff
	PORT MAP(d=>\Counter_Color_Sensor:CounterUDB:disable_run_i\\D\,
		clk=>\Counter_Color_Sensor:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_Color_Sensor:CounterUDB:disable_run_i\);
\Counter_Color_Sensor:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>\Counter_Color_Sensor:CounterUDB:per_equal\,
		clk=>\Counter_Color_Sensor:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_Color_Sensor:CounterUDB:overflow_reg_i\);
\Counter_Color_Sensor:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Counter_Color_Sensor:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_Color_Sensor:CounterUDB:underflow_reg_i\);
\Counter_Color_Sensor:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Counter_Color_Sensor:CounterUDB:per_equal\,
		clk=>\Counter_Color_Sensor:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_Color_Sensor:CounterUDB:tc_reg_i\);
\Counter_Color_Sensor:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\Counter_Color_Sensor:CounterUDB:cmp_out_i\,
		clk=>\Counter_Color_Sensor:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_Color_Sensor:CounterUDB:prevCompare\);
\Counter_Color_Sensor:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\Counter_Color_Sensor:CounterUDB:cmp_out_i\,
		clk=>\Counter_Color_Sensor:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_Color_Sensor:CounterUDB:cmp_out_reg_i\);
\Counter_Color_Sensor:CounterUDB:count_stored_i\:cy_dff
	PORT MAP(d=>Net_628,
		clk=>\Counter_Color_Sensor:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_Color_Sensor:CounterUDB:count_stored_i\);
\PWM_Color_Sensor:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__MOTOR_EN_RIGHT_net_0,
		s=>zero,
		r=>Net_169,
		clk=>\PWM_Color_Sensor:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Color_Sensor:PWMUDB:min_kill_reg\);
\PWM_Color_Sensor:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_Color_Sensor:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Color_Sensor:PWMUDB:prevCapture\);
\PWM_Color_Sensor:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_Color_Sensor:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Color_Sensor:PWMUDB:trig_last\);
\PWM_Color_Sensor:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWM_Color_Sensor:PWMUDB:runmode_enable\\D\,
		s=>zero,
		r=>Net_169,
		clk=>\PWM_Color_Sensor:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Color_Sensor:PWMUDB:runmode_enable\);
\PWM_Color_Sensor:PWMUDB:trig_disable\:cy_dsrff
	PORT MAP(d=>\PWM_Color_Sensor:PWMUDB:trig_disable\\D\,
		s=>zero,
		r=>Net_169,
		clk=>\PWM_Color_Sensor:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Color_Sensor:PWMUDB:trig_disable\);
\PWM_Color_Sensor:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWM_Color_Sensor:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWM_Color_Sensor:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Color_Sensor:PWMUDB:sc_kill_tmp\);
\PWM_Color_Sensor:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__MOTOR_EN_RIGHT_net_0,
		s=>zero,
		r=>Net_169,
		clk=>\PWM_Color_Sensor:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Color_Sensor:PWMUDB:ltch_kill_reg\);
\PWM_Color_Sensor:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWM_Color_Sensor:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>Net_169,
		clk=>\PWM_Color_Sensor:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Color_Sensor:PWMUDB:dith_count_1\);
\PWM_Color_Sensor:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWM_Color_Sensor:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>Net_169,
		clk=>\PWM_Color_Sensor:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Color_Sensor:PWMUDB:dith_count_0\);
\PWM_Color_Sensor:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\PWM_Color_Sensor:PWMUDB:cmp1_less\,
		clk=>\PWM_Color_Sensor:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Color_Sensor:PWMUDB:prevCompare1\);
\PWM_Color_Sensor:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\PWM_Color_Sensor:PWMUDB:cmp1_status\,
		s=>zero,
		r=>Net_169,
		clk=>\PWM_Color_Sensor:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Color_Sensor:PWMUDB:status_0\);
\PWM_Color_Sensor:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>Net_169,
		clk=>\PWM_Color_Sensor:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Color_Sensor:PWMUDB:status_1\);
\PWM_Color_Sensor:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>Net_169,
		clk=>\PWM_Color_Sensor:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Color_Sensor:PWMUDB:status_5\);
\PWM_Color_Sensor:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\PWM_Color_Sensor:PWMUDB:pwm_i\,
		clk=>\PWM_Color_Sensor:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_622);
\PWM_Color_Sensor:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_Color_Sensor:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Color_Sensor:PWMUDB:pwm1_i_reg\);
\PWM_Color_Sensor:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_Color_Sensor:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Color_Sensor:PWMUDB:pwm2_i_reg\);
\PWM_Color_Sensor:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\PWM_Color_Sensor:PWMUDB:status_2\,
		clk=>\PWM_Color_Sensor:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Color_Sensor:PWMUDB:tc_i_reg\);
\UART_1:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:reset_reg\);
\UART_1:BUART:txn\:cy_dff
	PORT MAP(d=>\UART_1:BUART:txn\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:txn\);
\UART_1:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_state_1\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_state_1\);
\UART_1:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_state_0\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_state_0\);
\UART_1:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_state_2\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_state_2\);
Net_979:cy_dff
	PORT MAP(d=>Net_979D,
		clk=>\UART_1:BUART:clock_op\,
		q=>Net_979);
\UART_1:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_bitclk\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_bitclk\);
\UART_1:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_ctrl_mark_last\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_ctrl_mark_last\);
\UART_1:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_mark\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_mark\);
\UART_1:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_parity_bit\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_parity_bit\);
\UART_1:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_state_1\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_state_1\);
\UART_1:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_state_0\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_state_0\);
\UART_1:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_load_fifo\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_load_fifo\);
\UART_1:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_state_3\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_state_3\);
\UART_1:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_state_2\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_state_2\);
\UART_1:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_bitclk_pre\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_bitclk_enable\);
\UART_1:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_state_stop1_reg\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_state_stop1_reg\);
\UART_1:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\UART_1:BUART:pollcount_1\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:pollcount_1\);
\UART_1:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\UART_1:BUART:pollcount_0\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:pollcount_0\);
\UART_1:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_markspace_status\);
\UART_1:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_status_2\);
\UART_1:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_stop_bit_error\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_status_3\);
\UART_1:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_addr_match_status\);
\UART_1:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_markspace_pre\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_markspace_pre\);
\UART_1:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_parity_error_pre\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_parity_error_pre\);
\UART_1:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_break_status\);
\UART_1:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_address_detected\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_address_detected\);
\UART_1:BUART:rx_last\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_last\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_last\);
\UART_1:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_parity_bit\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_parity_bit\);
\Timer_Ultrasonic:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>Net_1042,
		clk=>\Timer_Ultrasonic:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_Ultrasonic:TimerUDB:capture_last\);
\Timer_Ultrasonic:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>\Timer_Ultrasonic:TimerUDB:hwEnable\,
		clk=>\Timer_Ultrasonic:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_Ultrasonic:TimerUDB:run_mode\);
\Timer_Ultrasonic:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Timer_Ultrasonic:TimerUDB:status_tc\,
		clk=>\Timer_Ultrasonic:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_Ultrasonic:TimerUDB:tc_reg_i\);
\Timer_Ultrasonic:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>\Timer_Ultrasonic:TimerUDB:capt_fifo_load\,
		clk=>\Timer_Ultrasonic:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_Ultrasonic:TimerUDB:capture_out_reg_i\);
\Timer_Ultrasonic:TimerUDB:int_capt_count_1\:cy_dff
	PORT MAP(d=>\Timer_Ultrasonic:TimerUDB:int_capt_count_1\\D\,
		clk=>\Timer_Ultrasonic:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_Ultrasonic:TimerUDB:int_capt_count_1\);
\Timer_Ultrasonic:TimerUDB:int_capt_count_0\:cy_dff
	PORT MAP(d=>\Timer_Ultrasonic:TimerUDB:int_capt_count_0\\D\,
		clk=>\Timer_Ultrasonic:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_Ultrasonic:TimerUDB:int_capt_count_0\);
\Timer_Ultrasonic:TimerUDB:capt_int_temp\:cy_dff
	PORT MAP(d=>\Timer_Ultrasonic:TimerUDB:capt_int_temp\\D\,
		clk=>\Timer_Ultrasonic:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_Ultrasonic:TimerUDB:capt_int_temp\);
\Timer_Ultrasonic:TimerUDB:runmode_enable\:cy_dff
	PORT MAP(d=>\Timer_Ultrasonic:TimerUDB:runmode_enable\\D\,
		clk=>\Timer_Ultrasonic:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_Ultrasonic:TimerUDB:timer_enable\);
\Timer_Ultrasonic:TimerUDB:trig_disable\:cy_dff
	PORT MAP(d=>\Timer_Ultrasonic:TimerUDB:trig_disable\\D\,
		clk=>\Timer_Ultrasonic:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_Ultrasonic:TimerUDB:trig_disable\);
\Debouncer_IR_LEFT:DEBOUNCER[0]:d_sync_0\:cy_dff
	PORT MAP(d=>Net_1099,
		clk=>\Debouncer_IR_LEFT:op_clk\,
		q=>Net_1134);
\Debouncer_IR_LEFT:DEBOUNCER[0]:d_sync_1\:cy_dff
	PORT MAP(d=>Net_1134,
		clk=>\Debouncer_IR_LEFT:op_clk\,
		q=>\Debouncer_IR_LEFT:DEBOUNCER[0]:d_sync_1\);
Net_1126:cy_dff
	PORT MAP(d=>Net_1126D,
		clk=>\Debouncer_IR_LEFT:op_clk\,
		q=>Net_1126);
Net_1121:cy_dff
	PORT MAP(d=>Net_1121D,
		clk=>\Debouncer_IR_LEFT:op_clk\,
		q=>Net_1121);
Net_1103:cy_dff
	PORT MAP(d=>zero,
		clk=>\Debouncer_IR_LEFT:op_clk\,
		q=>Net_1103);
\Debouncer_IR_RIGHT:DEBOUNCER[0]:d_sync_0\:cy_dff
	PORT MAP(d=>Net_1111,
		clk=>\Debouncer_IR_RIGHT:op_clk\,
		q=>Net_1131);
\Debouncer_IR_RIGHT:DEBOUNCER[0]:d_sync_1\:cy_dff
	PORT MAP(d=>Net_1131,
		clk=>\Debouncer_IR_RIGHT:op_clk\,
		q=>\Debouncer_IR_RIGHT:DEBOUNCER[0]:d_sync_1\);
Net_1130:cy_dff
	PORT MAP(d=>Net_1130D,
		clk=>\Debouncer_IR_RIGHT:op_clk\,
		q=>Net_1130);
Net_1107:cy_dff
	PORT MAP(d=>Net_1107D,
		clk=>\Debouncer_IR_RIGHT:op_clk\,
		q=>Net_1107);
Net_1106:cy_dff
	PORT MAP(d=>zero,
		clk=>\Debouncer_IR_RIGHT:op_clk\,
		q=>Net_1106);
\PWM_Servo_Gripper:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__MOTOR_EN_RIGHT_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_Servo_Gripper:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Servo_Gripper:PWMUDB:min_kill_reg\);
\PWM_Servo_Gripper:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_Servo_Gripper:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Servo_Gripper:PWMUDB:prevCapture\);
\PWM_Servo_Gripper:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_Servo_Gripper:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Servo_Gripper:PWMUDB:trig_last\);
\PWM_Servo_Gripper:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWM_Servo_Gripper:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\PWM_Servo_Gripper:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Servo_Gripper:PWMUDB:runmode_enable\);
\PWM_Servo_Gripper:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWM_Servo_Gripper:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWM_Servo_Gripper:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Servo_Gripper:PWMUDB:sc_kill_tmp\);
\PWM_Servo_Gripper:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__MOTOR_EN_RIGHT_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_Servo_Gripper:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Servo_Gripper:PWMUDB:ltch_kill_reg\);
\PWM_Servo_Gripper:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWM_Servo_Gripper:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_Servo_Gripper:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Servo_Gripper:PWMUDB:dith_count_1\);
\PWM_Servo_Gripper:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWM_Servo_Gripper:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_Servo_Gripper:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Servo_Gripper:PWMUDB:dith_count_0\);
\PWM_Servo_Gripper:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\PWM_Servo_Gripper:PWMUDB:cmp1\,
		clk=>\PWM_Servo_Gripper:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Servo_Gripper:PWMUDB:prevCompare1\);
\PWM_Servo_Gripper:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\PWM_Servo_Gripper:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\PWM_Servo_Gripper:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Servo_Gripper:PWMUDB:status_0\);
\PWM_Servo_Gripper:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWM_Servo_Gripper:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Servo_Gripper:PWMUDB:status_1\);
\PWM_Servo_Gripper:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWM_Servo_Gripper:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Servo_Gripper:PWMUDB:status_5\);
\PWM_Servo_Gripper:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\PWM_Servo_Gripper:PWMUDB:pwm_i\,
		clk=>\PWM_Servo_Gripper:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_1157);
\PWM_Servo_Gripper:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_Servo_Gripper:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Servo_Gripper:PWMUDB:pwm1_i_reg\);
\PWM_Servo_Gripper:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_Servo_Gripper:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Servo_Gripper:PWMUDB:pwm2_i_reg\);
\PWM_Servo_Gripper:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\PWM_Servo_Gripper:PWMUDB:status_2\,
		clk=>\PWM_Servo_Gripper:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Servo_Gripper:PWMUDB:tc_i_reg\);
\PWM_Servo_Gripper_Arm:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__MOTOR_EN_RIGHT_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_Servo_Gripper_Arm:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Servo_Gripper_Arm:PWMUDB:min_kill_reg\);
\PWM_Servo_Gripper_Arm:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_Servo_Gripper_Arm:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Servo_Gripper_Arm:PWMUDB:prevCapture\);
\PWM_Servo_Gripper_Arm:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_Servo_Gripper_Arm:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Servo_Gripper_Arm:PWMUDB:trig_last\);
\PWM_Servo_Gripper_Arm:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWM_Servo_Gripper_Arm:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\PWM_Servo_Gripper_Arm:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Servo_Gripper_Arm:PWMUDB:runmode_enable\);
\PWM_Servo_Gripper_Arm:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWM_Servo_Gripper_Arm:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWM_Servo_Gripper_Arm:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Servo_Gripper_Arm:PWMUDB:sc_kill_tmp\);
\PWM_Servo_Gripper_Arm:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__MOTOR_EN_RIGHT_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_Servo_Gripper_Arm:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Servo_Gripper_Arm:PWMUDB:ltch_kill_reg\);
\PWM_Servo_Gripper_Arm:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWM_Servo_Gripper_Arm:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_Servo_Gripper_Arm:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Servo_Gripper_Arm:PWMUDB:dith_count_1\);
\PWM_Servo_Gripper_Arm:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWM_Servo_Gripper_Arm:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_Servo_Gripper_Arm:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Servo_Gripper_Arm:PWMUDB:dith_count_0\);
\PWM_Servo_Gripper_Arm:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\PWM_Servo_Gripper_Arm:PWMUDB:cmp1\,
		clk=>\PWM_Servo_Gripper_Arm:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Servo_Gripper_Arm:PWMUDB:prevCompare1\);
\PWM_Servo_Gripper_Arm:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\PWM_Servo_Gripper_Arm:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\PWM_Servo_Gripper_Arm:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Servo_Gripper_Arm:PWMUDB:status_0\);
\PWM_Servo_Gripper_Arm:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWM_Servo_Gripper_Arm:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Servo_Gripper_Arm:PWMUDB:status_1\);
\PWM_Servo_Gripper_Arm:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWM_Servo_Gripper_Arm:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Servo_Gripper_Arm:PWMUDB:status_5\);
\PWM_Servo_Gripper_Arm:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\PWM_Servo_Gripper_Arm:PWMUDB:pwm_i\,
		clk=>\PWM_Servo_Gripper_Arm:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_1204);
\PWM_Servo_Gripper_Arm:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_Servo_Gripper_Arm:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Servo_Gripper_Arm:PWMUDB:pwm1_i_reg\);
\PWM_Servo_Gripper_Arm:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_Servo_Gripper_Arm:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Servo_Gripper_Arm:PWMUDB:pwm2_i_reg\);
\PWM_Servo_Gripper_Arm:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\PWM_Servo_Gripper_Arm:PWMUDB:status_2\,
		clk=>\PWM_Servo_Gripper_Arm:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Servo_Gripper_Arm:PWMUDB:tc_i_reg\);
\PWM_Servo_Lifter:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__MOTOR_EN_RIGHT_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_Servo_Lifter:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Servo_Lifter:PWMUDB:min_kill_reg\);
\PWM_Servo_Lifter:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_Servo_Lifter:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Servo_Lifter:PWMUDB:prevCapture\);
\PWM_Servo_Lifter:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_Servo_Lifter:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Servo_Lifter:PWMUDB:trig_last\);
\PWM_Servo_Lifter:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWM_Servo_Lifter:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\PWM_Servo_Lifter:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Servo_Lifter:PWMUDB:runmode_enable\);
\PWM_Servo_Lifter:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWM_Servo_Lifter:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWM_Servo_Lifter:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Servo_Lifter:PWMUDB:sc_kill_tmp\);
\PWM_Servo_Lifter:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__MOTOR_EN_RIGHT_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_Servo_Lifter:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Servo_Lifter:PWMUDB:ltch_kill_reg\);
\PWM_Servo_Lifter:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWM_Servo_Lifter:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_Servo_Lifter:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Servo_Lifter:PWMUDB:dith_count_1\);
\PWM_Servo_Lifter:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWM_Servo_Lifter:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_Servo_Lifter:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Servo_Lifter:PWMUDB:dith_count_0\);
\PWM_Servo_Lifter:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\PWM_Servo_Lifter:PWMUDB:cmp1\,
		clk=>\PWM_Servo_Lifter:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Servo_Lifter:PWMUDB:prevCompare1\);
\PWM_Servo_Lifter:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\PWM_Servo_Lifter:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\PWM_Servo_Lifter:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Servo_Lifter:PWMUDB:status_0\);
\PWM_Servo_Lifter:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWM_Servo_Lifter:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Servo_Lifter:PWMUDB:status_1\);
\PWM_Servo_Lifter:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWM_Servo_Lifter:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Servo_Lifter:PWMUDB:status_5\);
\PWM_Servo_Lifter:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\PWM_Servo_Lifter:PWMUDB:pwm_i\,
		clk=>\PWM_Servo_Lifter:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_1245);
\PWM_Servo_Lifter:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_Servo_Lifter:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Servo_Lifter:PWMUDB:pwm1_i_reg\);
\PWM_Servo_Lifter:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_Servo_Lifter:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Servo_Lifter:PWMUDB:pwm2_i_reg\);
\PWM_Servo_Lifter:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\PWM_Servo_Lifter:PWMUDB:status_2\,
		clk=>\PWM_Servo_Lifter:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Servo_Lifter:PWMUDB:tc_i_reg\);
\PWM_Servo_Trunk:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__MOTOR_EN_RIGHT_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_Servo_Trunk:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Servo_Trunk:PWMUDB:min_kill_reg\);
\PWM_Servo_Trunk:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_Servo_Trunk:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Servo_Trunk:PWMUDB:prevCapture\);
\PWM_Servo_Trunk:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_Servo_Trunk:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Servo_Trunk:PWMUDB:trig_last\);
\PWM_Servo_Trunk:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWM_Servo_Trunk:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\PWM_Servo_Trunk:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Servo_Trunk:PWMUDB:runmode_enable\);
\PWM_Servo_Trunk:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWM_Servo_Trunk:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWM_Servo_Trunk:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Servo_Trunk:PWMUDB:sc_kill_tmp\);
\PWM_Servo_Trunk:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__MOTOR_EN_RIGHT_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_Servo_Trunk:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Servo_Trunk:PWMUDB:ltch_kill_reg\);
\PWM_Servo_Trunk:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWM_Servo_Trunk:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_Servo_Trunk:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Servo_Trunk:PWMUDB:dith_count_1\);
\PWM_Servo_Trunk:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWM_Servo_Trunk:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_Servo_Trunk:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Servo_Trunk:PWMUDB:dith_count_0\);
\PWM_Servo_Trunk:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\PWM_Servo_Trunk:PWMUDB:cmp1\,
		clk=>\PWM_Servo_Trunk:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Servo_Trunk:PWMUDB:prevCompare1\);
\PWM_Servo_Trunk:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\PWM_Servo_Trunk:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\PWM_Servo_Trunk:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Servo_Trunk:PWMUDB:status_0\);
\PWM_Servo_Trunk:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWM_Servo_Trunk:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Servo_Trunk:PWMUDB:status_1\);
\PWM_Servo_Trunk:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWM_Servo_Trunk:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Servo_Trunk:PWMUDB:status_5\);
\PWM_Servo_Trunk:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\PWM_Servo_Trunk:PWMUDB:pwm_i\,
		clk=>\PWM_Servo_Trunk:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_1280);
\PWM_Servo_Trunk:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_Servo_Trunk:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Servo_Trunk:PWMUDB:pwm1_i_reg\);
\PWM_Servo_Trunk:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_Servo_Trunk:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Servo_Trunk:PWMUDB:pwm2_i_reg\);
\PWM_Servo_Trunk:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\PWM_Servo_Trunk:PWMUDB:status_2\,
		clk=>\PWM_Servo_Trunk:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Servo_Trunk:PWMUDB:tc_i_reg\);

END R_T_L;
