/*
 *  ## Please DO NOT edit this file!! ##
 *  This file is auto-generated from the register source files.
 *  Any modifications to this file will be LOST when it is re-generated.
 *
 *  ----------------------------------------------------------------
 *  (C) Copyright 2009 Realtek Semiconductor Corp.
 *
 *  This program is the proprietary software of Realtek Semiconductor
 *  Corporation and/or its licensors, and only be used, duplicated,
 *  modified or distributed under the authorized license from Realtek.
 *
 *  ANY USE OF THE SOFTWARE OTHER THAN AS AUTHORIZED UNDER
 *  THIS LICENSE OR COPYRIGHT LAW IS PROHIBITED.
 *
 *  ----------------------------------------------------------------
 *  Purpose: chip register definition and structure of RTL8390
 *
 *  ----------------------------------------------------------------
 */

#ifndef __RTL8390_REG_DEFINITION_H__
#define __RTL8390_REG_DEFINITION_H__

/*
 * Feature: Interface 
 */
#define RTL8390_ECO_DUMMY_CTRL_ADDR                                                                            (0x0)
  #define RTL8390_ECO_DUMMY_CTRL_ECO_DUMMY_OFFSET                                                              (0)
  #define RTL8390_ECO_DUMMY_CTRL_ECO_DUMMY_MASK                                                                (0xFFFFFFFF << RTL8390_ECO_DUMMY_CTRL_ECO_DUMMY_OFFSET)

#define RTL8390_MAC_IF_CTRL_ADDR                                                                               (0x4)
  #define RTL8390_MAC_IF_CTRL_OUTPUT_1588_SEL_OFFSET                                                           (24)
  #define RTL8390_MAC_IF_CTRL_OUTPUT_1588_SEL_MASK                                                             (0x1 << RTL8390_MAC_IF_CTRL_OUTPUT_1588_SEL_OFFSET)
  #define RTL8390_MAC_IF_CTRL_ALL_SERDES_SGMII_EN_OFFSET                                                       (23)
  #define RTL8390_MAC_IF_CTRL_ALL_SERDES_SGMII_EN_MASK                                                         (0x1 << RTL8390_MAC_IF_CTRL_ALL_SERDES_SGMII_EN_OFFSET)
  #define RTL8390_MAC_IF_CTRL_I2C_DATA_ENDIAN_SEL_OFFSET                                                       (22)
  #define RTL8390_MAC_IF_CTRL_I2C_DATA_ENDIAN_SEL_MASK                                                         (0x1 << RTL8390_MAC_IF_CTRL_I2C_DATA_ENDIAN_SEL_OFFSET)
  #define RTL8390_MAC_IF_CTRL_CLK_25M_EN_OFFSET                                                                (8)
  #define RTL8390_MAC_IF_CTRL_CLK_25M_EN_MASK                                                                  (0x3FFF << RTL8390_MAC_IF_CTRL_CLK_25M_EN_OFFSET)
  #define RTL8390_MAC_IF_CTRL_SPI_SIO_SEL_OFFSET                                                               (7)
  #define RTL8390_MAC_IF_CTRL_SPI_SIO_SEL_MASK                                                                 (0x1 << RTL8390_MAC_IF_CTRL_SPI_SIO_SEL_OFFSET)
  #define RTL8390_MAC_IF_CTRL_MED_10G_SEL_OFFSET                                                               (6)
  #define RTL8390_MAC_IF_CTRL_MED_10G_SEL_MASK                                                                 (0x1 << RTL8390_MAC_IF_CTRL_MED_10G_SEL_OFFSET)
  #define RTL8390_MAC_IF_CTRL_DDR_TYPE_SEL_OFFSET                                                              (4)
  #define RTL8390_MAC_IF_CTRL_DDR_TYPE_SEL_MASK                                                                (0x3 << RTL8390_MAC_IF_CTRL_DDR_TYPE_SEL_OFFSET)
  #define RTL8390_MAC_IF_CTRL_SPI_CS_IF_SEL_OFFSET                                                             (3)
  #define RTL8390_MAC_IF_CTRL_SPI_CS_IF_SEL_MASK                                                               (0x1 << RTL8390_MAC_IF_CTRL_SPI_CS_IF_SEL_OFFSET)
  #define RTL8390_MAC_IF_CTRL_REG_IF_SEL_OFFSET                                                                (2)
  #define RTL8390_MAC_IF_CTRL_REG_IF_SEL_MASK                                                                  (0x1 << RTL8390_MAC_IF_CTRL_REG_IF_SEL_OFFSET)
  #define RTL8390_MAC_IF_CTRL_JTAG_SEL_OFFSET                                                                  (0)
  #define RTL8390_MAC_IF_CTRL_JTAG_SEL_MASK                                                                    (0x3 << RTL8390_MAC_IF_CTRL_JTAG_SEL_OFFSET)

#define RTL8390_MAC_SERDES_IF_CTRL_ADDR(index)                                                                 (0x8 + (((index >> 3) << 2))) /* index: 0-13 */
  #define RTL8390_MAC_SERDES_IF_CTRL_SERDES_SPD_SEL_OFFSET(index)                                              ((index & 0x7) << 2)
  #define RTL8390_MAC_SERDES_IF_CTRL_SERDES_SPD_SEL_MASK(index)                                                (0xF << RTL8390_MAC_SERDES_IF_CTRL_SERDES_SPD_SEL_OFFSET(index))

#define RTL8390_MAC_IO_DRIV_ABLTY_ADDR                                                                         (0x10)
  #define RTL8390_MAC_IO_DRIV_ABLTY_MDX_IO_SLEW_EN_OFFSET                                                      (13)
  #define RTL8390_MAC_IO_DRIV_ABLTY_MDX_IO_SLEW_EN_MASK                                                        (0x1 << RTL8390_MAC_IO_DRIV_ABLTY_MDX_IO_SLEW_EN_OFFSET)
  #define RTL8390_MAC_IO_DRIV_ABLTY_MDX_IO_DRIV_SEL_OFFSET                                                     (12)
  #define RTL8390_MAC_IO_DRIV_ABLTY_MDX_IO_DRIV_SEL_MASK                                                       (0x1 << RTL8390_MAC_IO_DRIV_ABLTY_MDX_IO_DRIV_SEL_OFFSET)
  #define RTL8390_MAC_IO_DRIV_ABLTY_MDX_CLK_SLEW_EN_OFFSET                                                     (11)
  #define RTL8390_MAC_IO_DRIV_ABLTY_MDX_CLK_SLEW_EN_MASK                                                       (0x1 << RTL8390_MAC_IO_DRIV_ABLTY_MDX_CLK_SLEW_EN_OFFSET)
  #define RTL8390_MAC_IO_DRIV_ABLTY_MDX_CLK_DRIV_SEL_OFFSET                                                    (10)
  #define RTL8390_MAC_IO_DRIV_ABLTY_MDX_CLK_DRIV_SEL_MASK                                                      (0x1 << RTL8390_MAC_IO_DRIV_ABLTY_MDX_CLK_DRIV_SEL_OFFSET)
  #define RTL8390_MAC_IO_DRIV_ABLTY_LED_IO_SLEW_EN_OFFSET                                                      (9)
  #define RTL8390_MAC_IO_DRIV_ABLTY_LED_IO_SLEW_EN_MASK                                                        (0x1 << RTL8390_MAC_IO_DRIV_ABLTY_LED_IO_SLEW_EN_OFFSET)
  #define RTL8390_MAC_IO_DRIV_ABLTY_LED_IO_DRIV_SEL_OFFSET                                                     (8)
  #define RTL8390_MAC_IO_DRIV_ABLTY_LED_IO_DRIV_SEL_MASK                                                       (0x1 << RTL8390_MAC_IO_DRIV_ABLTY_LED_IO_DRIV_SEL_OFFSET)
  #define RTL8390_MAC_IO_DRIV_ABLTY_LED_CLK_SLEW_EN_OFFSET                                                     (7)
  #define RTL8390_MAC_IO_DRIV_ABLTY_LED_CLK_SLEW_EN_MASK                                                       (0x1 << RTL8390_MAC_IO_DRIV_ABLTY_LED_CLK_SLEW_EN_OFFSET)
  #define RTL8390_MAC_IO_DRIV_ABLTY_LED_CLK_DRIV_SEL_OFFSET                                                    (6)
  #define RTL8390_MAC_IO_DRIV_ABLTY_LED_CLK_DRIV_SEL_MASK                                                      (0x1 << RTL8390_MAC_IO_DRIV_ABLTY_LED_CLK_DRIV_SEL_OFFSET)
  #define RTL8390_MAC_IO_DRIV_ABLTY_SPI_IO_SLEW_EN_OFFSET                                                      (5)
  #define RTL8390_MAC_IO_DRIV_ABLTY_SPI_IO_SLEW_EN_MASK                                                        (0x1 << RTL8390_MAC_IO_DRIV_ABLTY_SPI_IO_SLEW_EN_OFFSET)
  #define RTL8390_MAC_IO_DRIV_ABLTY_SPI_IO_DRIV_SEL_OFFSET                                                     (4)
  #define RTL8390_MAC_IO_DRIV_ABLTY_SPI_IO_DRIV_SEL_MASK                                                       (0x1 << RTL8390_MAC_IO_DRIV_ABLTY_SPI_IO_DRIV_SEL_OFFSET)
  #define RTL8390_MAC_IO_DRIV_ABLTY_SPI_CLK_SLEW_EN_OFFSET                                                     (3)
  #define RTL8390_MAC_IO_DRIV_ABLTY_SPI_CLK_SLEW_EN_MASK                                                       (0x1 << RTL8390_MAC_IO_DRIV_ABLTY_SPI_CLK_SLEW_EN_OFFSET)
  #define RTL8390_MAC_IO_DRIV_ABLTY_SPI_CLK_DRIV_SEL_OFFSET                                                    (2)
  #define RTL8390_MAC_IO_DRIV_ABLTY_SPI_CLK_DRIV_SEL_MASK                                                      (0x1 << RTL8390_MAC_IO_DRIV_ABLTY_SPI_CLK_DRIV_SEL_OFFSET)
  #define RTL8390_MAC_IO_DRIV_ABLTY_SPIS_IO_SLEW_EN_OFFSET                                                     (1)
  #define RTL8390_MAC_IO_DRIV_ABLTY_SPIS_IO_SLEW_EN_MASK                                                       (0x1 << RTL8390_MAC_IO_DRIV_ABLTY_SPIS_IO_SLEW_EN_OFFSET)
  #define RTL8390_MAC_IO_DRIV_ABLTY_SPIS_IO_DRIV_SEL_OFFSET                                                    (0)
  #define RTL8390_MAC_IO_DRIV_ABLTY_SPIS_IO_DRIV_SEL_MASK                                                      (0x1 << RTL8390_MAC_IO_DRIV_ABLTY_SPIS_IO_DRIV_SEL_OFFSET)

/*
 * Feature: Reset 
 */
#define RTL8390_RST_GLB_CTRL_ADDR                                                                              (0x14)
  #define RTL8390_RST_GLB_CTRL_SYS_READY_OFFSET                                                                (19)
  #define RTL8390_RST_GLB_CTRL_SYS_READY_MASK                                                                  (0x1 << RTL8390_RST_GLB_CTRL_SYS_READY_OFFSET)
  #define RTL8390_RST_GLB_CTRL_PKT_BUF_PROTECT_FLG_OFFSET                                                      (18)
  #define RTL8390_RST_GLB_CTRL_PKT_BUF_PROTECT_FLG_MASK                                                        (0x1 << RTL8390_RST_GLB_CTRL_PKT_BUF_PROTECT_FLG_OFFSET)
  #define RTL8390_RST_GLB_CTRL_PKT_BUF_PROTECT_EN_OFFSET                                                       (17)
  #define RTL8390_RST_GLB_CTRL_PKT_BUF_PROTECT_EN_MASK                                                         (0x1 << RTL8390_RST_GLB_CTRL_PKT_BUF_PROTECT_EN_OFFSET)
  #define RTL8390_RST_GLB_CTRL_TBL_UNTAG_RST_OFFSET                                                            (16)
  #define RTL8390_RST_GLB_CTRL_TBL_UNTAG_RST_MASK                                                              (0x1 << RTL8390_RST_GLB_CTRL_TBL_UNTAG_RST_OFFSET)
  #define RTL8390_RST_GLB_CTRL_TBL_MSTI_RST_OFFSET                                                             (15)
  #define RTL8390_RST_GLB_CTRL_TBL_MSTI_RST_MASK                                                               (0x1 << RTL8390_RST_GLB_CTRL_TBL_MSTI_RST_OFFSET)
  #define RTL8390_RST_GLB_CTRL_TBL_ROUTING_RST_OFFSET                                                          (14)
  #define RTL8390_RST_GLB_CTRL_TBL_ROUTING_RST_MASK                                                            (0x1 << RTL8390_RST_GLB_CTRL_TBL_ROUTING_RST_OFFSET)
  #define RTL8390_RST_GLB_CTRL_TBL_LOG_RST_OFFSET                                                              (13)
  #define RTL8390_RST_GLB_CTRL_TBL_LOG_RST_MASK                                                                (0x1 << RTL8390_RST_GLB_CTRL_TBL_LOG_RST_OFFSET)
  #define RTL8390_RST_GLB_CTRL_TBL_METER_RST_OFFSET                                                            (12)
  #define RTL8390_RST_GLB_CTRL_TBL_METER_RST_MASK                                                              (0x1 << RTL8390_RST_GLB_CTRL_TBL_METER_RST_OFFSET)
  #define RTL8390_RST_GLB_CTRL_TBL_ACL_RST_OFFSET                                                              (11)
  #define RTL8390_RST_GLB_CTRL_TBL_ACL_RST_MASK                                                                (0x1 << RTL8390_RST_GLB_CTRL_TBL_ACL_RST_OFFSET)
  #define RTL8390_RST_GLB_CTRL_TBL_VLAN_EGR_CNVT_RST_OFFSET                                                    (10)
  #define RTL8390_RST_GLB_CTRL_TBL_VLAN_EGR_CNVT_RST_MASK                                                      (0x1 << RTL8390_RST_GLB_CTRL_TBL_VLAN_EGR_CNVT_RST_OFFSET)
  #define RTL8390_RST_GLB_CTRL_TBL_VLAN_IGR_CNVT_RST_OFFSET                                                    (9)
  #define RTL8390_RST_GLB_CTRL_TBL_VLAN_IGR_CNVT_RST_MASK                                                      (0x1 << RTL8390_RST_GLB_CTRL_TBL_VLAN_IGR_CNVT_RST_OFFSET)
  #define RTL8390_RST_GLB_CTRL_TBL_VLAN_RST_OFFSET                                                             (8)
  #define RTL8390_RST_GLB_CTRL_TBL_VLAN_RST_MASK                                                               (0x1 << RTL8390_RST_GLB_CTRL_TBL_VLAN_RST_OFFSET)
  #define RTL8390_RST_GLB_CTRL_TBL_MC_PMSK_RST_OFFSET                                                          (7)
  #define RTL8390_RST_GLB_CTRL_TBL_MC_PMSK_RST_MASK                                                            (0x1 << RTL8390_RST_GLB_CTRL_TBL_MC_PMSK_RST_OFFSET)
  #define RTL8390_RST_GLB_CTRL_TBL_L2_RST_OFFSET                                                               (6)
  #define RTL8390_RST_GLB_CTRL_TBL_L2_RST_MASK                                                                 (0x1 << RTL8390_RST_GLB_CTRL_TBL_L2_RST_OFFSET)
  #define RTL8390_RST_GLB_CTRL_CPU_MEM_RST_OFFSET                                                              (5)
  #define RTL8390_RST_GLB_CTRL_CPU_MEM_RST_MASK                                                                (0x1 << RTL8390_RST_GLB_CTRL_CPU_MEM_RST_OFFSET)
  #define RTL8390_RST_GLB_CTRL_SW_SERDES_RST_OFFSET                                                            (4)
  #define RTL8390_RST_GLB_CTRL_SW_SERDES_RST_MASK                                                              (0x1 << RTL8390_RST_GLB_CTRL_SW_SERDES_RST_OFFSET)
  #define RTL8390_RST_GLB_CTRL_SW_NIC_RST_OFFSET                                                               (3)
  #define RTL8390_RST_GLB_CTRL_SW_NIC_RST_MASK                                                                 (0x1 << RTL8390_RST_GLB_CTRL_SW_NIC_RST_OFFSET)
  #define RTL8390_RST_GLB_CTRL_SW_Q_RST_OFFSET                                                                 (2)
  #define RTL8390_RST_GLB_CTRL_SW_Q_RST_MASK                                                                   (0x1 << RTL8390_RST_GLB_CTRL_SW_Q_RST_OFFSET)
  #define RTL8390_RST_GLB_CTRL_SW_CFG_RST_OFFSET                                                               (1)
  #define RTL8390_RST_GLB_CTRL_SW_CFG_RST_MASK                                                                 (0x1 << RTL8390_RST_GLB_CTRL_SW_CFG_RST_OFFSET)
  #define RTL8390_RST_GLB_CTRL_SW_RST_OFFSET                                                                   (0)
  #define RTL8390_RST_GLB_CTRL_SW_RST_MASK                                                                     (0x1 << RTL8390_RST_GLB_CTRL_SW_RST_OFFSET)

#define RTL8390_RST_GLB_STS0_ADDR                                                                              (0x18)
  #define RTL8390_RST_GLB_STS0_RST_STS_OFFSET                                                                  (0)
  #define RTL8390_RST_GLB_STS0_RST_STS_MASK                                                                    (0xFFFFFFFF << RTL8390_RST_GLB_STS0_RST_STS_OFFSET)

#define RTL8390_RST_GLB_STS1_ADDR                                                                              (0x1C)
  #define RTL8390_RST_GLB_STS1_RST_FRC_EN_STA_OFFSET                                                           (2)
  #define RTL8390_RST_GLB_STS1_RST_FRC_EN_STA_MASK                                                             (0x1 << RTL8390_RST_GLB_STS1_RST_FRC_EN_STA_OFFSET)
  #define RTL8390_RST_GLB_STS1_POR_1V_STS_OFFSET                                                               (1)
  #define RTL8390_RST_GLB_STS1_POR_1V_STS_MASK                                                                 (0x1 << RTL8390_RST_GLB_STS1_POR_1V_STS_OFFSET)
  #define RTL8390_RST_GLB_STS1_POR_3V_STS_OFFSET                                                               (0)
  #define RTL8390_RST_GLB_STS1_POR_3V_STS_MASK                                                                 (0x1 << RTL8390_RST_GLB_STS1_POR_3V_STS_OFFSET)

#define RTL8390_MAC_RST_DUR_CTRL_ADDR                                                                          (0x20)
  #define RTL8390_MAC_RST_DUR_CTRL_MAC_RST_DUR_OFFSET                                                          (0)
  #define RTL8390_MAC_RST_DUR_CTRL_MAC_RST_DUR_MASK                                                            (0x1 << RTL8390_MAC_RST_DUR_CTRL_MAC_RST_DUR_OFFSET)

/*
 * Feature: PLL & Bias 
 */
#define RTL8390_PLL_GLB_CTRL_ADDR                                                                              (0x24)
  #define RTL8390_PLL_GLB_CTRL_IBIAS_FILTER_OFFSET                                                             (14)
  #define RTL8390_PLL_GLB_CTRL_IBIAS_FILTER_MASK                                                               (0x1 << RTL8390_PLL_GLB_CTRL_IBIAS_FILTER_OFFSET)
  #define RTL8390_PLL_GLB_CTRL_LXB_CLKSEL_OFFSET                                                               (13)
  #define RTL8390_PLL_GLB_CTRL_LXB_CLKSEL_MASK                                                                 (0x1 << RTL8390_PLL_GLB_CTRL_LXB_CLKSEL_OFFSET)
  #define RTL8390_PLL_GLB_CTRL_MEM_CLKSEL_OFFSET                                                               (12)
  #define RTL8390_PLL_GLB_CTRL_MEM_CLKSEL_MASK                                                                 (0x1 << RTL8390_PLL_GLB_CTRL_MEM_CLKSEL_OFFSET)
  #define RTL8390_PLL_GLB_CTRL_CPU_CLKSEL_OFFSET                                                               (11)
  #define RTL8390_PLL_GLB_CTRL_CPU_CLKSEL_MASK                                                                 (0x1 << RTL8390_PLL_GLB_CTRL_CPU_CLKSEL_OFFSET)
  #define RTL8390_PLL_GLB_CTRL_EN_PLL_MON_OFFSET                                                               (10)
  #define RTL8390_PLL_GLB_CTRL_EN_PLL_MON_MASK                                                                 (0x1 << RTL8390_PLL_GLB_CTRL_EN_PLL_MON_OFFSET)
  #define RTL8390_PLL_GLB_CTRL_SEL_PLL_MON_OFFSET                                                              (8)
  #define RTL8390_PLL_GLB_CTRL_SEL_PLL_MON_MASK                                                                (0x3 << RTL8390_PLL_GLB_CTRL_SEL_PLL_MON_OFFSET)
  #define RTL8390_PLL_GLB_CTRL_BYPASS_IF_PLL_OFFSET                                                            (7)
  #define RTL8390_PLL_GLB_CTRL_BYPASS_IF_PLL_MASK                                                              (0x1 << RTL8390_PLL_GLB_CTRL_BYPASS_IF_PLL_OFFSET)
  #define RTL8390_PLL_GLB_CTRL_BYPASS_SW_PLL_OFFSET                                                            (6)
  #define RTL8390_PLL_GLB_CTRL_BYPASS_SW_PLL_MASK                                                              (0x1 << RTL8390_PLL_GLB_CTRL_BYPASS_SW_PLL_OFFSET)
  #define RTL8390_PLL_GLB_CTRL_BYPASS_MEM_PLL_OFFSET                                                           (5)
  #define RTL8390_PLL_GLB_CTRL_BYPASS_MEM_PLL_MASK                                                             (0x1 << RTL8390_PLL_GLB_CTRL_BYPASS_MEM_PLL_OFFSET)
  #define RTL8390_PLL_GLB_CTRL_BYPASS_LXB_PLL_OFFSET                                                           (4)
  #define RTL8390_PLL_GLB_CTRL_BYPASS_LXB_PLL_MASK                                                             (0x1 << RTL8390_PLL_GLB_CTRL_BYPASS_LXB_PLL_OFFSET)
  #define RTL8390_PLL_GLB_CTRL_BYPASS_CPU_PLL_OFFSET                                                           (3)
  #define RTL8390_PLL_GLB_CTRL_BYPASS_CPU_PLL_MASK                                                             (0x1 << RTL8390_PLL_GLB_CTRL_BYPASS_CPU_PLL_OFFSET)
  #define RTL8390_PLL_GLB_CTRL_EN_MEM_PLL_OFFSET                                                               (2)
  #define RTL8390_PLL_GLB_CTRL_EN_MEM_PLL_MASK                                                                 (0x1 << RTL8390_PLL_GLB_CTRL_EN_MEM_PLL_OFFSET)
  #define RTL8390_PLL_GLB_CTRL_EN_LXB_PLL_OFFSET                                                               (1)
  #define RTL8390_PLL_GLB_CTRL_EN_LXB_PLL_MASK                                                                 (0x1 << RTL8390_PLL_GLB_CTRL_EN_LXB_PLL_OFFSET)
  #define RTL8390_PLL_GLB_CTRL_EN_CPU_PLL_OFFSET                                                               (0)
  #define RTL8390_PLL_GLB_CTRL_EN_CPU_PLL_MASK                                                                 (0x1 << RTL8390_PLL_GLB_CTRL_EN_CPU_PLL_OFFSET)

#define RTL8390_CPU_PLL_CTRL0_ADDR                                                                             (0x28)
  #define RTL8390_CPU_PLL_CTRL0_CPU_CMU_FCODE_IN_OFFSET                                                        (20)
  #define RTL8390_CPU_PLL_CTRL0_CPU_CMU_FCODE_IN_MASK                                                          (0xFFF << RTL8390_CPU_PLL_CTRL0_CPU_CMU_FCODE_IN_OFFSET)
  #define RTL8390_CPU_PLL_CTRL0_CPU_CMU_DIVN2_OFFSET                                                           (12)
  #define RTL8390_CPU_PLL_CTRL0_CPU_CMU_DIVN2_MASK                                                             (0xFF << RTL8390_CPU_PLL_CTRL0_CPU_CMU_DIVN2_OFFSET)
  #define RTL8390_CPU_PLL_CTRL0_CPU_CMU_NCODE_IN_OFFSET                                                        (4)
  #define RTL8390_CPU_PLL_CTRL0_CPU_CMU_NCODE_IN_MASK                                                          (0xFF << RTL8390_CPU_PLL_CTRL0_CPU_CMU_NCODE_IN_OFFSET)
  #define RTL8390_CPU_PLL_CTRL0_CPU_CMU_BYPASS_PI_OFFSET                                                       (3)
  #define RTL8390_CPU_PLL_CTRL0_CPU_CMU_BYPASS_PI_MASK                                                         (0x1 << RTL8390_CPU_PLL_CTRL0_CPU_CMU_BYPASS_PI_OFFSET)
  #define RTL8390_CPU_PLL_CTRL0_CPU_CMU_SEL_D4_OFFSET                                                          (2)
  #define RTL8390_CPU_PLL_CTRL0_CPU_CMU_SEL_D4_MASK                                                            (0x1 << RTL8390_CPU_PLL_CTRL0_CPU_CMU_SEL_D4_OFFSET)
  #define RTL8390_CPU_PLL_CTRL0_CPU_CMU_SEL_PREDIV_OFFSET                                                      (0)
  #define RTL8390_CPU_PLL_CTRL0_CPU_CMU_SEL_PREDIV_MASK                                                        (0x3 << RTL8390_CPU_PLL_CTRL0_CPU_CMU_SEL_PREDIV_OFFSET)

#define RTL8390_CPU_PLL_CTRL1_ADDR                                                                             (0x2C)
  #define RTL8390_CPU_PLL_CTRL1_CPU_CMU_DIVN2_SELB_OFFSET                                                      (2)
  #define RTL8390_CPU_PLL_CTRL1_CPU_CMU_DIVN2_SELB_MASK                                                        (0x1 << RTL8390_CPU_PLL_CTRL1_CPU_CMU_DIVN2_SELB_OFFSET)
  #define RTL8390_CPU_PLL_CTRL1_CPU_CMU_DIVN3_SEL_OFFSET                                                       (0)
  #define RTL8390_CPU_PLL_CTRL1_CPU_CMU_DIVN3_SEL_MASK                                                         (0x3 << RTL8390_CPU_PLL_CTRL1_CPU_CMU_DIVN3_SEL_OFFSET)

#define RTL8390_CPU_PLL_SSC_CTRL_ADDR                                                                          (0x30)
  #define RTL8390_CPU_PLL_SSC_CTRL_CPU_CMU_SSC_ORDER_OFFSET                                                    (26)
  #define RTL8390_CPU_PLL_SSC_CTRL_CPU_CMU_SSC_ORDER_MASK                                                      (0x1 << RTL8390_CPU_PLL_SSC_CTRL_CPU_CMU_SSC_ORDER_OFFSET)
  #define RTL8390_CPU_PLL_SSC_CTRL_CPU_CMU_EN_SSC_OFFSET                                                       (25)
  #define RTL8390_CPU_PLL_SSC_CTRL_CPU_CMU_EN_SSC_MASK                                                         (0x1 << RTL8390_CPU_PLL_SSC_CTRL_CPU_CMU_EN_SSC_OFFSET)
  #define RTL8390_CPU_PLL_SSC_CTRL_CPU_CMU_STEP_IN_OFFSET                                                      (12)
  #define RTL8390_CPU_PLL_SSC_CTRL_CPU_CMU_STEP_IN_MASK                                                        (0x1FFF << RTL8390_CPU_PLL_SSC_CTRL_CPU_CMU_STEP_IN_OFFSET)
  #define RTL8390_CPU_PLL_SSC_CTRL_CPU_CMU_TBASE_IN_OFFSET                                                     (0)
  #define RTL8390_CPU_PLL_SSC_CTRL_CPU_CMU_TBASE_IN_MASK                                                       (0xFFF << RTL8390_CPU_PLL_SSC_CTRL_CPU_CMU_TBASE_IN_OFFSET)

#define RTL8390_CPU_PLL_MISC_CTRL_ADDR                                                                         (0x34)
  #define RTL8390_CPU_PLL_MISC_CTRL_CPU_CMU_TIME2_RST_WIDTH_OFFSET                                             (28)
  #define RTL8390_CPU_PLL_MISC_CTRL_CPU_CMU_TIME2_RST_WIDTH_MASK                                               (0x3 << RTL8390_CPU_PLL_MISC_CTRL_CPU_CMU_TIME2_RST_WIDTH_OFFSET)
  #define RTL8390_CPU_PLL_MISC_CTRL_CPU_CMU_TIME0_CK_OFFSET                                                    (25)
  #define RTL8390_CPU_PLL_MISC_CTRL_CPU_CMU_TIME0_CK_MASK                                                      (0x7 << RTL8390_CPU_PLL_MISC_CTRL_CPU_CMU_TIME0_CK_OFFSET)
  #define RTL8390_CPU_PLL_MISC_CTRL_CPU_CMU_CLKRDY_OFFSET                                                      (23)
  #define RTL8390_CPU_PLL_MISC_CTRL_CPU_CMU_CLKRDY_MASK                                                        (0x3 << RTL8390_CPU_PLL_MISC_CTRL_CPU_CMU_CLKRDY_OFFSET)
  #define RTL8390_CPU_PLL_MISC_CTRL_CPU_CMU_BIG_KVCO_OFFSET                                                    (22)
  #define RTL8390_CPU_PLL_MISC_CTRL_CPU_CMU_BIG_KVCO_MASK                                                      (0x1 << RTL8390_CPU_PLL_MISC_CTRL_CPU_CMU_BIG_KVCO_OFFSET)
  #define RTL8390_CPU_PLL_MISC_CTRL_CPU_CMU_LPF_RS_OFFSET                                                      (19)
  #define RTL8390_CPU_PLL_MISC_CTRL_CPU_CMU_LPF_RS_MASK                                                        (0x7 << RTL8390_CPU_PLL_MISC_CTRL_CPU_CMU_LPF_RS_OFFSET)
  #define RTL8390_CPU_PLL_MISC_CTRL_CPU_CMU_EN_CENTER_IN_OFFSET                                                (18)
  #define RTL8390_CPU_PLL_MISC_CTRL_CPU_CMU_EN_CENTER_IN_MASK                                                  (0x1 << RTL8390_CPU_PLL_MISC_CTRL_CPU_CMU_EN_CENTER_IN_OFFSET)
  #define RTL8390_CPU_PLL_MISC_CTRL_CPU_CMU_EN_WD_OFFSET                                                       (17)
  #define RTL8390_CPU_PLL_MISC_CTRL_CPU_CMU_EN_WD_MASK                                                         (0x1 << RTL8390_CPU_PLL_MISC_CTRL_CPU_CMU_EN_WD_OFFSET)
  #define RTL8390_CPU_PLL_MISC_CTRL_CPU_CMU_PI_I_SEL_OFFSET                                                    (14)
  #define RTL8390_CPU_PLL_MISC_CTRL_CPU_CMU_PI_I_SEL_MASK                                                      (0x7 << RTL8390_CPU_PLL_MISC_CTRL_CPU_CMU_PI_I_SEL_OFFSET)
  #define RTL8390_CPU_PLL_MISC_CTRL_CPU_CMU_SEL_CP_I_OFFSET                                                    (10)
  #define RTL8390_CPU_PLL_MISC_CTRL_CPU_CMU_SEL_CP_I_MASK                                                      (0xF << RTL8390_CPU_PLL_MISC_CTRL_CPU_CMU_SEL_CP_I_OFFSET)
  #define RTL8390_CPU_PLL_MISC_CTRL_CPU_CMU_SEL_CCO_OFFSET                                                     (9)
  #define RTL8390_CPU_PLL_MISC_CTRL_CPU_CMU_SEL_CCO_MASK                                                       (0x1 << RTL8390_CPU_PLL_MISC_CTRL_CPU_CMU_SEL_CCO_OFFSET)
  #define RTL8390_CPU_PLL_MISC_CTRL_CPU_CMU_LDO_SEL_OFFSET                                                     (6)
  #define RTL8390_CPU_PLL_MISC_CTRL_CPU_CMU_LDO_SEL_MASK                                                       (0x7 << RTL8390_CPU_PLL_MISC_CTRL_CPU_CMU_LDO_SEL_OFFSET)
  #define RTL8390_CPU_PLL_MISC_CTRL_CPU_CMU_LPF_CP_OFFSET                                                      (5)
  #define RTL8390_CPU_PLL_MISC_CTRL_CPU_CMU_LPF_CP_MASK                                                        (0x1 << RTL8390_CPU_PLL_MISC_CTRL_CPU_CMU_LPF_CP_OFFSET)
  #define RTL8390_CPU_PLL_MISC_CTRL_CPU_CMU_CP_NEW_EN_OFFSET                                                   (4)
  #define RTL8390_CPU_PLL_MISC_CTRL_CPU_CMU_CP_NEW_EN_MASK                                                     (0x1 << RTL8390_CPU_PLL_MISC_CTRL_CPU_CMU_CP_NEW_EN_OFFSET)
  #define RTL8390_CPU_PLL_MISC_CTRL_CPU_CMU_LDO_EN_OFFSET                                                      (3)
  #define RTL8390_CPU_PLL_MISC_CTRL_CPU_CMU_LDO_EN_MASK                                                        (0x1 << RTL8390_CPU_PLL_MISC_CTRL_CPU_CMU_LDO_EN_OFFSET)
  #define RTL8390_CPU_PLL_MISC_CTRL_CPU_CMU_VC_DLY_OFFSET                                                      (2)
  #define RTL8390_CPU_PLL_MISC_CTRL_CPU_CMU_VC_DLY_MASK                                                        (0x1 << RTL8390_CPU_PLL_MISC_CTRL_CPU_CMU_VC_DLY_OFFSET)
  #define RTL8390_CPU_PLL_MISC_CTRL_CPU_CMU_EN_CKOOBS_OFFSET                                                   (1)
  #define RTL8390_CPU_PLL_MISC_CTRL_CPU_CMU_EN_CKOOBS_MASK                                                     (0x1 << RTL8390_CPU_PLL_MISC_CTRL_CPU_CMU_EN_CKOOBS_OFFSET)
  #define RTL8390_CPU_PLL_MISC_CTRL_CPU_TEST_EN_OFFSET                                                         (0)
  #define RTL8390_CPU_PLL_MISC_CTRL_CPU_TEST_EN_MASK                                                           (0x1 << RTL8390_CPU_PLL_MISC_CTRL_CPU_TEST_EN_OFFSET)

#define RTL8390_LXB_PLL_CTRL0_ADDR                                                                             (0x38)
  #define RTL8390_LXB_PLL_CTRL0_LXB_CMU_FCODE_IN_OFFSET                                                        (20)
  #define RTL8390_LXB_PLL_CTRL0_LXB_CMU_FCODE_IN_MASK                                                          (0xFFF << RTL8390_LXB_PLL_CTRL0_LXB_CMU_FCODE_IN_OFFSET)
  #define RTL8390_LXB_PLL_CTRL0_LXB_CMU_DIVN2_OFFSET                                                           (12)
  #define RTL8390_LXB_PLL_CTRL0_LXB_CMU_DIVN2_MASK                                                             (0xFF << RTL8390_LXB_PLL_CTRL0_LXB_CMU_DIVN2_OFFSET)
  #define RTL8390_LXB_PLL_CTRL0_LXB_CMU_NCODE_IN_OFFSET                                                        (4)
  #define RTL8390_LXB_PLL_CTRL0_LXB_CMU_NCODE_IN_MASK                                                          (0xFF << RTL8390_LXB_PLL_CTRL0_LXB_CMU_NCODE_IN_OFFSET)
  #define RTL8390_LXB_PLL_CTRL0_LXB_CMU_BYPASS_PI_OFFSET                                                       (3)
  #define RTL8390_LXB_PLL_CTRL0_LXB_CMU_BYPASS_PI_MASK                                                         (0x1 << RTL8390_LXB_PLL_CTRL0_LXB_CMU_BYPASS_PI_OFFSET)
  #define RTL8390_LXB_PLL_CTRL0_LXB_CMU_SEL_D4_OFFSET                                                          (2)
  #define RTL8390_LXB_PLL_CTRL0_LXB_CMU_SEL_D4_MASK                                                            (0x1 << RTL8390_LXB_PLL_CTRL0_LXB_CMU_SEL_D4_OFFSET)
  #define RTL8390_LXB_PLL_CTRL0_LXB_CMU_SEL_PREDIV_OFFSET                                                      (0)
  #define RTL8390_LXB_PLL_CTRL0_LXB_CMU_SEL_PREDIV_MASK                                                        (0x3 << RTL8390_LXB_PLL_CTRL0_LXB_CMU_SEL_PREDIV_OFFSET)

#define RTL8390_LXB_PLL_CTRL1_ADDR                                                                             (0x3C)
  #define RTL8390_LXB_PLL_CTRL1_LXB_CMU_DIVN2_SELB_OFFSET                                                      (2)
  #define RTL8390_LXB_PLL_CTRL1_LXB_CMU_DIVN2_SELB_MASK                                                        (0x1 << RTL8390_LXB_PLL_CTRL1_LXB_CMU_DIVN2_SELB_OFFSET)
  #define RTL8390_LXB_PLL_CTRL1_LXB_CMU_DIVN3_SEL_OFFSET                                                       (0)
  #define RTL8390_LXB_PLL_CTRL1_LXB_CMU_DIVN3_SEL_MASK                                                         (0x3 << RTL8390_LXB_PLL_CTRL1_LXB_CMU_DIVN3_SEL_OFFSET)

#define RTL8390_LXB_PLL_SSC_CTRL_ADDR                                                                          (0x40)
  #define RTL8390_LXB_PLL_SSC_CTRL_LXB_CMU_SSC_ORDER_OFFSET                                                    (26)
  #define RTL8390_LXB_PLL_SSC_CTRL_LXB_CMU_SSC_ORDER_MASK                                                      (0x1 << RTL8390_LXB_PLL_SSC_CTRL_LXB_CMU_SSC_ORDER_OFFSET)
  #define RTL8390_LXB_PLL_SSC_CTRL_LXB_CMU_EN_SSC_OFFSET                                                       (25)
  #define RTL8390_LXB_PLL_SSC_CTRL_LXB_CMU_EN_SSC_MASK                                                         (0x1 << RTL8390_LXB_PLL_SSC_CTRL_LXB_CMU_EN_SSC_OFFSET)
  #define RTL8390_LXB_PLL_SSC_CTRL_LXB_CMU_STEP_IN_OFFSET                                                      (12)
  #define RTL8390_LXB_PLL_SSC_CTRL_LXB_CMU_STEP_IN_MASK                                                        (0x1FFF << RTL8390_LXB_PLL_SSC_CTRL_LXB_CMU_STEP_IN_OFFSET)
  #define RTL8390_LXB_PLL_SSC_CTRL_LXB_CMU_TBASE_IN_OFFSET                                                     (0)
  #define RTL8390_LXB_PLL_SSC_CTRL_LXB_CMU_TBASE_IN_MASK                                                       (0xFFF << RTL8390_LXB_PLL_SSC_CTRL_LXB_CMU_TBASE_IN_OFFSET)

#define RTL8390_LXB_PLL_MISC_CTRL_ADDR                                                                         (0x44)
  #define RTL8390_LXB_PLL_MISC_CTRL_LXB_CMU_TIME2_RST_WIDTH_OFFSET                                             (28)
  #define RTL8390_LXB_PLL_MISC_CTRL_LXB_CMU_TIME2_RST_WIDTH_MASK                                               (0x3 << RTL8390_LXB_PLL_MISC_CTRL_LXB_CMU_TIME2_RST_WIDTH_OFFSET)
  #define RTL8390_LXB_PLL_MISC_CTRL_LXB_CMU_TIME0_CK_OFFSET                                                    (25)
  #define RTL8390_LXB_PLL_MISC_CTRL_LXB_CMU_TIME0_CK_MASK                                                      (0x7 << RTL8390_LXB_PLL_MISC_CTRL_LXB_CMU_TIME0_CK_OFFSET)
  #define RTL8390_LXB_PLL_MISC_CTRL_LXB_CMU_CLKRDY_OFFSET                                                      (23)
  #define RTL8390_LXB_PLL_MISC_CTRL_LXB_CMU_CLKRDY_MASK                                                        (0x3 << RTL8390_LXB_PLL_MISC_CTRL_LXB_CMU_CLKRDY_OFFSET)
  #define RTL8390_LXB_PLL_MISC_CTRL_LXB_CMU_BIG_KVCO_OFFSET                                                    (22)
  #define RTL8390_LXB_PLL_MISC_CTRL_LXB_CMU_BIG_KVCO_MASK                                                      (0x1 << RTL8390_LXB_PLL_MISC_CTRL_LXB_CMU_BIG_KVCO_OFFSET)
  #define RTL8390_LXB_PLL_MISC_CTRL_LXB_CMU_LPF_RS_OFFSET                                                      (19)
  #define RTL8390_LXB_PLL_MISC_CTRL_LXB_CMU_LPF_RS_MASK                                                        (0x7 << RTL8390_LXB_PLL_MISC_CTRL_LXB_CMU_LPF_RS_OFFSET)
  #define RTL8390_LXB_PLL_MISC_CTRL_LXB_CMU_EN_CENTER_IN_OFFSET                                                (18)
  #define RTL8390_LXB_PLL_MISC_CTRL_LXB_CMU_EN_CENTER_IN_MASK                                                  (0x1 << RTL8390_LXB_PLL_MISC_CTRL_LXB_CMU_EN_CENTER_IN_OFFSET)
  #define RTL8390_LXB_PLL_MISC_CTRL_LXB_CMU_EN_WD_OFFSET                                                       (17)
  #define RTL8390_LXB_PLL_MISC_CTRL_LXB_CMU_EN_WD_MASK                                                         (0x1 << RTL8390_LXB_PLL_MISC_CTRL_LXB_CMU_EN_WD_OFFSET)
  #define RTL8390_LXB_PLL_MISC_CTRL_LXB_CMU_PI_I_SEL_OFFSET                                                    (14)
  #define RTL8390_LXB_PLL_MISC_CTRL_LXB_CMU_PI_I_SEL_MASK                                                      (0x7 << RTL8390_LXB_PLL_MISC_CTRL_LXB_CMU_PI_I_SEL_OFFSET)
  #define RTL8390_LXB_PLL_MISC_CTRL_LXB_CMU_SEL_CP_I_OFFSET                                                    (10)
  #define RTL8390_LXB_PLL_MISC_CTRL_LXB_CMU_SEL_CP_I_MASK                                                      (0xF << RTL8390_LXB_PLL_MISC_CTRL_LXB_CMU_SEL_CP_I_OFFSET)
  #define RTL8390_LXB_PLL_MISC_CTRL_LXB_CMU_SEL_CCO_OFFSET                                                     (9)
  #define RTL8390_LXB_PLL_MISC_CTRL_LXB_CMU_SEL_CCO_MASK                                                       (0x1 << RTL8390_LXB_PLL_MISC_CTRL_LXB_CMU_SEL_CCO_OFFSET)
  #define RTL8390_LXB_PLL_MISC_CTRL_LXB_CMU_LDO_SEL_OFFSET                                                     (6)
  #define RTL8390_LXB_PLL_MISC_CTRL_LXB_CMU_LDO_SEL_MASK                                                       (0x7 << RTL8390_LXB_PLL_MISC_CTRL_LXB_CMU_LDO_SEL_OFFSET)
  #define RTL8390_LXB_PLL_MISC_CTRL_LXB_CMU_SEL_CP_OFFSET                                                      (5)
  #define RTL8390_LXB_PLL_MISC_CTRL_LXB_CMU_SEL_CP_MASK                                                        (0x1 << RTL8390_LXB_PLL_MISC_CTRL_LXB_CMU_SEL_CP_OFFSET)
  #define RTL8390_LXB_PLL_MISC_CTRL_LXB_CMU_CP_NEW_EN_OFFSET                                                   (4)
  #define RTL8390_LXB_PLL_MISC_CTRL_LXB_CMU_CP_NEW_EN_MASK                                                     (0x1 << RTL8390_LXB_PLL_MISC_CTRL_LXB_CMU_CP_NEW_EN_OFFSET)
  #define RTL8390_LXB_PLL_MISC_CTRL_LXB_CMU_LDO_EN_OFFSET                                                      (3)
  #define RTL8390_LXB_PLL_MISC_CTRL_LXB_CMU_LDO_EN_MASK                                                        (0x1 << RTL8390_LXB_PLL_MISC_CTRL_LXB_CMU_LDO_EN_OFFSET)
  #define RTL8390_LXB_PLL_MISC_CTRL_LXB_CMU_VC_DLY_OFFSET                                                      (2)
  #define RTL8390_LXB_PLL_MISC_CTRL_LXB_CMU_VC_DLY_MASK                                                        (0x1 << RTL8390_LXB_PLL_MISC_CTRL_LXB_CMU_VC_DLY_OFFSET)
  #define RTL8390_LXB_PLL_MISC_CTRL_LXB_CMU_EN_CKOOBS_OFFSET                                                   (1)
  #define RTL8390_LXB_PLL_MISC_CTRL_LXB_CMU_EN_CKOOBS_MASK                                                     (0x1 << RTL8390_LXB_PLL_MISC_CTRL_LXB_CMU_EN_CKOOBS_OFFSET)
  #define RTL8390_LXB_PLL_MISC_CTRL_LXB_TEST_EN_OFFSET                                                         (0)
  #define RTL8390_LXB_PLL_MISC_CTRL_LXB_TEST_EN_MASK                                                           (0x1 << RTL8390_LXB_PLL_MISC_CTRL_LXB_TEST_EN_OFFSET)

#define RTL8390_MEM_PLL_CTRL0_ADDR                                                                             (0x48)
  #define RTL8390_MEM_PLL_CTRL0_MEM_CMU_FCODE_IN_OFFSET                                                        (20)
  #define RTL8390_MEM_PLL_CTRL0_MEM_CMU_FCODE_IN_MASK                                                          (0xFFF << RTL8390_MEM_PLL_CTRL0_MEM_CMU_FCODE_IN_OFFSET)
  #define RTL8390_MEM_PLL_CTRL0_MEM_CMU_DIVN2_OFFSET                                                           (12)
  #define RTL8390_MEM_PLL_CTRL0_MEM_CMU_DIVN2_MASK                                                             (0xFF << RTL8390_MEM_PLL_CTRL0_MEM_CMU_DIVN2_OFFSET)
  #define RTL8390_MEM_PLL_CTRL0_MEM_CMU_NCODE_IN_OFFSET                                                        (4)
  #define RTL8390_MEM_PLL_CTRL0_MEM_CMU_NCODE_IN_MASK                                                          (0xFF << RTL8390_MEM_PLL_CTRL0_MEM_CMU_NCODE_IN_OFFSET)
  #define RTL8390_MEM_PLL_CTRL0_MEM_CMU_BYPASS_PI_OFFSET                                                       (3)
  #define RTL8390_MEM_PLL_CTRL0_MEM_CMU_BYPASS_PI_MASK                                                         (0x1 << RTL8390_MEM_PLL_CTRL0_MEM_CMU_BYPASS_PI_OFFSET)
  #define RTL8390_MEM_PLL_CTRL0_MEM_CMU_SEL_D4_OFFSET                                                          (2)
  #define RTL8390_MEM_PLL_CTRL0_MEM_CMU_SEL_D4_MASK                                                            (0x1 << RTL8390_MEM_PLL_CTRL0_MEM_CMU_SEL_D4_OFFSET)
  #define RTL8390_MEM_PLL_CTRL0_MEM_CMU_SEL_PREDIV_OFFSET                                                      (0)
  #define RTL8390_MEM_PLL_CTRL0_MEM_CMU_SEL_PREDIV_MASK                                                        (0x3 << RTL8390_MEM_PLL_CTRL0_MEM_CMU_SEL_PREDIV_OFFSET)

#define RTL8390_MEM_PLL_CTRL1_ADDR                                                                             (0x4C)
  #define RTL8390_MEM_PLL_CTRL1_MEM_CMU_DIVN2_SELB_OFFSET                                                      (2)
  #define RTL8390_MEM_PLL_CTRL1_MEM_CMU_DIVN2_SELB_MASK                                                        (0x1 << RTL8390_MEM_PLL_CTRL1_MEM_CMU_DIVN2_SELB_OFFSET)
  #define RTL8390_MEM_PLL_CTRL1_MEM_CMU_DIVN3_SEL_OFFSET                                                       (0)
  #define RTL8390_MEM_PLL_CTRL1_MEM_CMU_DIVN3_SEL_MASK                                                         (0x3 << RTL8390_MEM_PLL_CTRL1_MEM_CMU_DIVN3_SEL_OFFSET)

#define RTL8390_MEM_PLL_SSC_CTRL_ADDR                                                                          (0x50)
  #define RTL8390_MEM_PLL_SSC_CTRL_MEM_CMU_SSC_ORDER_OFFSET                                                    (26)
  #define RTL8390_MEM_PLL_SSC_CTRL_MEM_CMU_SSC_ORDER_MASK                                                      (0x1 << RTL8390_MEM_PLL_SSC_CTRL_MEM_CMU_SSC_ORDER_OFFSET)
  #define RTL8390_MEM_PLL_SSC_CTRL_MEM_CMU_EN_SSC_OFFSET                                                       (25)
  #define RTL8390_MEM_PLL_SSC_CTRL_MEM_CMU_EN_SSC_MASK                                                         (0x1 << RTL8390_MEM_PLL_SSC_CTRL_MEM_CMU_EN_SSC_OFFSET)
  #define RTL8390_MEM_PLL_SSC_CTRL_MEM_CMU_STEP_IN_OFFSET                                                      (12)
  #define RTL8390_MEM_PLL_SSC_CTRL_MEM_CMU_STEP_IN_MASK                                                        (0x1FFF << RTL8390_MEM_PLL_SSC_CTRL_MEM_CMU_STEP_IN_OFFSET)
  #define RTL8390_MEM_PLL_SSC_CTRL_MEM_CMU_TBASE_IN_OFFSET                                                     (0)
  #define RTL8390_MEM_PLL_SSC_CTRL_MEM_CMU_TBASE_IN_MASK                                                       (0xFFF << RTL8390_MEM_PLL_SSC_CTRL_MEM_CMU_TBASE_IN_OFFSET)

#define RTL8390_MEM_PLL_MISC_CTRL_ADDR                                                                         (0x54)
  #define RTL8390_MEM_PLL_MISC_CTRL_MEM_CMU_TIME2_RST_WIDTH_OFFSET                                             (28)
  #define RTL8390_MEM_PLL_MISC_CTRL_MEM_CMU_TIME2_RST_WIDTH_MASK                                               (0x3 << RTL8390_MEM_PLL_MISC_CTRL_MEM_CMU_TIME2_RST_WIDTH_OFFSET)
  #define RTL8390_MEM_PLL_MISC_CTRL_MEM_CMU_TIME0_CK_OFFSET                                                    (25)
  #define RTL8390_MEM_PLL_MISC_CTRL_MEM_CMU_TIME0_CK_MASK                                                      (0x7 << RTL8390_MEM_PLL_MISC_CTRL_MEM_CMU_TIME0_CK_OFFSET)
  #define RTL8390_MEM_PLL_MISC_CTRL_MEM_CMU_CLKRDY_OFFSET                                                      (23)
  #define RTL8390_MEM_PLL_MISC_CTRL_MEM_CMU_CLKRDY_MASK                                                        (0x3 << RTL8390_MEM_PLL_MISC_CTRL_MEM_CMU_CLKRDY_OFFSET)
  #define RTL8390_MEM_PLL_MISC_CTRL_MEM_CMU_BIG_KVCO_OFFSET                                                    (22)
  #define RTL8390_MEM_PLL_MISC_CTRL_MEM_CMU_BIG_KVCO_MASK                                                      (0x1 << RTL8390_MEM_PLL_MISC_CTRL_MEM_CMU_BIG_KVCO_OFFSET)
  #define RTL8390_MEM_PLL_MISC_CTRL_MEM_CMU_LPF_RS_OFFSET                                                      (19)
  #define RTL8390_MEM_PLL_MISC_CTRL_MEM_CMU_LPF_RS_MASK                                                        (0x7 << RTL8390_MEM_PLL_MISC_CTRL_MEM_CMU_LPF_RS_OFFSET)
  #define RTL8390_MEM_PLL_MISC_CTRL_MEM_CMU_EN_CENTER_IN_OFFSET                                                (18)
  #define RTL8390_MEM_PLL_MISC_CTRL_MEM_CMU_EN_CENTER_IN_MASK                                                  (0x1 << RTL8390_MEM_PLL_MISC_CTRL_MEM_CMU_EN_CENTER_IN_OFFSET)
  #define RTL8390_MEM_PLL_MISC_CTRL_MEM_CMU_EN_WD_OFFSET                                                       (17)
  #define RTL8390_MEM_PLL_MISC_CTRL_MEM_CMU_EN_WD_MASK                                                         (0x1 << RTL8390_MEM_PLL_MISC_CTRL_MEM_CMU_EN_WD_OFFSET)
  #define RTL8390_MEM_PLL_MISC_CTRL_MEM_CMU_PI_I_SEL_OFFSET                                                    (14)
  #define RTL8390_MEM_PLL_MISC_CTRL_MEM_CMU_PI_I_SEL_MASK                                                      (0x7 << RTL8390_MEM_PLL_MISC_CTRL_MEM_CMU_PI_I_SEL_OFFSET)
  #define RTL8390_MEM_PLL_MISC_CTRL_MEM_CMU_SEL_CP_I_OFFSET                                                    (10)
  #define RTL8390_MEM_PLL_MISC_CTRL_MEM_CMU_SEL_CP_I_MASK                                                      (0xF << RTL8390_MEM_PLL_MISC_CTRL_MEM_CMU_SEL_CP_I_OFFSET)
  #define RTL8390_MEM_PLL_MISC_CTRL_MEM_CMU_SEL_CCO_OFFSET                                                     (9)
  #define RTL8390_MEM_PLL_MISC_CTRL_MEM_CMU_SEL_CCO_MASK                                                       (0x1 << RTL8390_MEM_PLL_MISC_CTRL_MEM_CMU_SEL_CCO_OFFSET)
  #define RTL8390_MEM_PLL_MISC_CTRL_MEM_CMU_LDO_SEL_OFFSET                                                     (6)
  #define RTL8390_MEM_PLL_MISC_CTRL_MEM_CMU_LDO_SEL_MASK                                                       (0x7 << RTL8390_MEM_PLL_MISC_CTRL_MEM_CMU_LDO_SEL_OFFSET)
  #define RTL8390_MEM_PLL_MISC_CTRL_MEM_CMU_LPF_CP_OFFSET                                                      (5)
  #define RTL8390_MEM_PLL_MISC_CTRL_MEM_CMU_LPF_CP_MASK                                                        (0x1 << RTL8390_MEM_PLL_MISC_CTRL_MEM_CMU_LPF_CP_OFFSET)
  #define RTL8390_MEM_PLL_MISC_CTRL_MEM_CMU_CP_NEW_EN_OFFSET                                                   (4)
  #define RTL8390_MEM_PLL_MISC_CTRL_MEM_CMU_CP_NEW_EN_MASK                                                     (0x1 << RTL8390_MEM_PLL_MISC_CTRL_MEM_CMU_CP_NEW_EN_OFFSET)
  #define RTL8390_MEM_PLL_MISC_CTRL_MEM_CMU_LDO_EN_OFFSET                                                      (3)
  #define RTL8390_MEM_PLL_MISC_CTRL_MEM_CMU_LDO_EN_MASK                                                        (0x1 << RTL8390_MEM_PLL_MISC_CTRL_MEM_CMU_LDO_EN_OFFSET)
  #define RTL8390_MEM_PLL_MISC_CTRL_MEM_CMU_VC_DLY_OFFSET                                                      (2)
  #define RTL8390_MEM_PLL_MISC_CTRL_MEM_CMU_VC_DLY_MASK                                                        (0x1 << RTL8390_MEM_PLL_MISC_CTRL_MEM_CMU_VC_DLY_OFFSET)
  #define RTL8390_MEM_PLL_MISC_CTRL_MEM_CMU_EN_CKOOBS_OFFSET                                                   (1)
  #define RTL8390_MEM_PLL_MISC_CTRL_MEM_CMU_EN_CKOOBS_MASK                                                     (0x1 << RTL8390_MEM_PLL_MISC_CTRL_MEM_CMU_EN_CKOOBS_OFFSET)
  #define RTL8390_MEM_PLL_MISC_CTRL_MEM_TEST_EN_OFFSET                                                         (0)
  #define RTL8390_MEM_PLL_MISC_CTRL_MEM_TEST_EN_MASK                                                           (0x1 << RTL8390_MEM_PLL_MISC_CTRL_MEM_TEST_EN_OFFSET)

#define RTL8390_SW_PLL_CTRL_ADDR                                                                               (0x58)
  #define RTL8390_SW_PLL_CTRL_SW_CMU_FCODE_IN_OFFSET                                                           (13)
  #define RTL8390_SW_PLL_CTRL_SW_CMU_FCODE_IN_MASK                                                             (0xFFF << RTL8390_SW_PLL_CTRL_SW_CMU_FCODE_IN_OFFSET)
  #define RTL8390_SW_PLL_CTRL_SW_CMU_DIVN2_SELB_OFFSET                                                         (12)
  #define RTL8390_SW_PLL_CTRL_SW_CMU_DIVN2_SELB_MASK                                                           (0x1 << RTL8390_SW_PLL_CTRL_SW_CMU_DIVN2_SELB_OFFSET)
  #define RTL8390_SW_PLL_CTRL_SW_CMU_NCODE_IN_OFFSET                                                           (4)
  #define RTL8390_SW_PLL_CTRL_SW_CMU_NCODE_IN_MASK                                                             (0xFF << RTL8390_SW_PLL_CTRL_SW_CMU_NCODE_IN_OFFSET)
  #define RTL8390_SW_PLL_CTRL_SW_CMU_BYPASS_PI_OFFSET                                                          (3)
  #define RTL8390_SW_PLL_CTRL_SW_CMU_BYPASS_PI_MASK                                                            (0x1 << RTL8390_SW_PLL_CTRL_SW_CMU_BYPASS_PI_OFFSET)
  #define RTL8390_SW_PLL_CTRL_SW_CMU_SEL_D4_OFFSET                                                             (2)
  #define RTL8390_SW_PLL_CTRL_SW_CMU_SEL_D4_MASK                                                               (0x1 << RTL8390_SW_PLL_CTRL_SW_CMU_SEL_D4_OFFSET)
  #define RTL8390_SW_PLL_CTRL_SW_CMU_SEL_PREDIV_OFFSET                                                         (0)
  #define RTL8390_SW_PLL_CTRL_SW_CMU_SEL_PREDIV_MASK                                                           (0x3 << RTL8390_SW_PLL_CTRL_SW_CMU_SEL_PREDIV_OFFSET)

#define RTL8390_SW_PLL_MISC_CTRL_ADDR                                                                          (0x5C)
  #define RTL8390_SW_PLL_MISC_CTRL_SW_CMU_TIME2_RST_WIDTH_OFFSET                                               (28)
  #define RTL8390_SW_PLL_MISC_CTRL_SW_CMU_TIME2_RST_WIDTH_MASK                                                 (0x3 << RTL8390_SW_PLL_MISC_CTRL_SW_CMU_TIME2_RST_WIDTH_OFFSET)
  #define RTL8390_SW_PLL_MISC_CTRL_SW_CMU_TIME0_CK_OFFSET                                                      (25)
  #define RTL8390_SW_PLL_MISC_CTRL_SW_CMU_TIME0_CK_MASK                                                        (0x7 << RTL8390_SW_PLL_MISC_CTRL_SW_CMU_TIME0_CK_OFFSET)
  #define RTL8390_SW_PLL_MISC_CTRL_SW_CMU_CLKRDY_OFFSET                                                        (23)
  #define RTL8390_SW_PLL_MISC_CTRL_SW_CMU_CLKRDY_MASK                                                          (0x3 << RTL8390_SW_PLL_MISC_CTRL_SW_CMU_CLKRDY_OFFSET)
  #define RTL8390_SW_PLL_MISC_CTRL_SW_CMU_BIG_KVCO_OFFSET                                                      (22)
  #define RTL8390_SW_PLL_MISC_CTRL_SW_CMU_BIG_KVCO_MASK                                                        (0x1 << RTL8390_SW_PLL_MISC_CTRL_SW_CMU_BIG_KVCO_OFFSET)
  #define RTL8390_SW_PLL_MISC_CTRL_SW_CMU_LPF_RS_OFFSET                                                        (19)
  #define RTL8390_SW_PLL_MISC_CTRL_SW_CMU_LPF_RS_MASK                                                          (0x7 << RTL8390_SW_PLL_MISC_CTRL_SW_CMU_LPF_RS_OFFSET)
  #define RTL8390_SW_PLL_MISC_CTRL_SW_CMU_EN_CENTER_IN_OFFSET                                                  (18)
  #define RTL8390_SW_PLL_MISC_CTRL_SW_CMU_EN_CENTER_IN_MASK                                                    (0x1 << RTL8390_SW_PLL_MISC_CTRL_SW_CMU_EN_CENTER_IN_OFFSET)
  #define RTL8390_SW_PLL_MISC_CTRL_SW_CMU_EN_WD_OFFSET                                                         (17)
  #define RTL8390_SW_PLL_MISC_CTRL_SW_CMU_EN_WD_MASK                                                           (0x1 << RTL8390_SW_PLL_MISC_CTRL_SW_CMU_EN_WD_OFFSET)
  #define RTL8390_SW_PLL_MISC_CTRL_SW_CMU_PI_I_SEL_OFFSET                                                      (14)
  #define RTL8390_SW_PLL_MISC_CTRL_SW_CMU_PI_I_SEL_MASK                                                        (0x7 << RTL8390_SW_PLL_MISC_CTRL_SW_CMU_PI_I_SEL_OFFSET)
  #define RTL8390_SW_PLL_MISC_CTRL_SW_CMU_SEL_CP_I_OFFSET                                                      (10)
  #define RTL8390_SW_PLL_MISC_CTRL_SW_CMU_SEL_CP_I_MASK                                                        (0xF << RTL8390_SW_PLL_MISC_CTRL_SW_CMU_SEL_CP_I_OFFSET)
  #define RTL8390_SW_PLL_MISC_CTRL_SW_CMU_SEL_CCO_OFFSET                                                       (9)
  #define RTL8390_SW_PLL_MISC_CTRL_SW_CMU_SEL_CCO_MASK                                                         (0x1 << RTL8390_SW_PLL_MISC_CTRL_SW_CMU_SEL_CCO_OFFSET)
  #define RTL8390_SW_PLL_MISC_CTRL_SW_CMU_LDO_SEL_OFFSET                                                       (6)
  #define RTL8390_SW_PLL_MISC_CTRL_SW_CMU_LDO_SEL_MASK                                                         (0x7 << RTL8390_SW_PLL_MISC_CTRL_SW_CMU_LDO_SEL_OFFSET)
  #define RTL8390_SW_PLL_MISC_CTRL_SW_CMU_LPF_CP_OFFSET                                                        (5)
  #define RTL8390_SW_PLL_MISC_CTRL_SW_CMU_LPF_CP_MASK                                                          (0x1 << RTL8390_SW_PLL_MISC_CTRL_SW_CMU_LPF_CP_OFFSET)
  #define RTL8390_SW_PLL_MISC_CTRL_SW_CMU_CP_NEW_EN_OFFSET                                                     (4)
  #define RTL8390_SW_PLL_MISC_CTRL_SW_CMU_CP_NEW_EN_MASK                                                       (0x1 << RTL8390_SW_PLL_MISC_CTRL_SW_CMU_CP_NEW_EN_OFFSET)
  #define RTL8390_SW_PLL_MISC_CTRL_SW_CMU_LDO_EN_OFFSET                                                        (3)
  #define RTL8390_SW_PLL_MISC_CTRL_SW_CMU_LDO_EN_MASK                                                          (0x1 << RTL8390_SW_PLL_MISC_CTRL_SW_CMU_LDO_EN_OFFSET)
  #define RTL8390_SW_PLL_MISC_CTRL_SW_CMU_VC_DLY_OFFSET                                                        (2)
  #define RTL8390_SW_PLL_MISC_CTRL_SW_CMU_VC_DLY_MASK                                                          (0x1 << RTL8390_SW_PLL_MISC_CTRL_SW_CMU_VC_DLY_OFFSET)
  #define RTL8390_SW_PLL_MISC_CTRL_SW_CMU_EN_CKOOBS_OFFSET                                                     (1)
  #define RTL8390_SW_PLL_MISC_CTRL_SW_CMU_EN_CKOOBS_MASK                                                       (0x1 << RTL8390_SW_PLL_MISC_CTRL_SW_CMU_EN_CKOOBS_OFFSET)
  #define RTL8390_SW_PLL_MISC_CTRL_SW_TEST_EN_OFFSET                                                           (0)
  #define RTL8390_SW_PLL_MISC_CTRL_SW_TEST_EN_MASK                                                             (0x1 << RTL8390_SW_PLL_MISC_CTRL_SW_TEST_EN_OFFSET)

#define RTL8390_SW_PLL_SSC_CTRL_ADDR                                                                           (0x800)
  #define RTL8390_SW_PLL_SSC_CTRL_SW_CMU_SSC_ORDER_OFFSET                                                      (26)
  #define RTL8390_SW_PLL_SSC_CTRL_SW_CMU_SSC_ORDER_MASK                                                        (0x1 << RTL8390_SW_PLL_SSC_CTRL_SW_CMU_SSC_ORDER_OFFSET)
  #define RTL8390_SW_PLL_SSC_CTRL_SW_CMU_EN_SSC_OFFSET                                                         (25)
  #define RTL8390_SW_PLL_SSC_CTRL_SW_CMU_EN_SSC_MASK                                                           (0x1 << RTL8390_SW_PLL_SSC_CTRL_SW_CMU_EN_SSC_OFFSET)
  #define RTL8390_SW_PLL_SSC_CTRL_SW_CMU_STEP_IN_OFFSET                                                        (12)
  #define RTL8390_SW_PLL_SSC_CTRL_SW_CMU_STEP_IN_MASK                                                          (0x1FFF << RTL8390_SW_PLL_SSC_CTRL_SW_CMU_STEP_IN_OFFSET)
  #define RTL8390_SW_PLL_SSC_CTRL_SW_CMU_TBASE_IN_OFFSET                                                       (0)
  #define RTL8390_SW_PLL_SSC_CTRL_SW_CMU_TBASE_IN_MASK                                                         (0xFFF << RTL8390_SW_PLL_SSC_CTRL_SW_CMU_TBASE_IN_OFFSET)

#define RTL8390_BG_CTRL_ADDR                                                                                   (0x60)
  #define RTL8390_BG_CTRL_PLL_REG_BG_OFFSET                                                                    (2)
  #define RTL8390_BG_CTRL_PLL_REG_BG_MASK                                                                      (0x3 << RTL8390_BG_CTRL_PLL_REG_BG_OFFSET)
  #define RTL8390_BG_CTRL_REG_BG_OFFSET                                                                        (0)
  #define RTL8390_BG_CTRL_REG_BG_MASK                                                                          (0x3 << RTL8390_BG_CTRL_REG_BG_OFFSET)

#define RTL8390_CKREFBUF_CTRL_ADDR                                                                             (0x804)
  #define RTL8390_CKREFBUF_CTRL_REG_CKREFBUF_CTRL3_OFFSET                                                      (5)
  #define RTL8390_CKREFBUF_CTRL_REG_CKREFBUF_CTRL3_MASK                                                        (0x7 << RTL8390_CKREFBUF_CTRL_REG_CKREFBUF_CTRL3_OFFSET)
  #define RTL8390_CKREFBUF_CTRL_REG_CKREFBUF_CTRL2_OFFSET                                                      (2)
  #define RTL8390_CKREFBUF_CTRL_REG_CKREFBUF_CTRL2_MASK                                                        (0x7 << RTL8390_CKREFBUF_CTRL_REG_CKREFBUF_CTRL2_OFFSET)
  #define RTL8390_CKREFBUF_CTRL_REG_CKREFBUF_CTRL1_OFFSET                                                      (1)
  #define RTL8390_CKREFBUF_CTRL_REG_CKREFBUF_CTRL1_MASK                                                        (0x1 << RTL8390_CKREFBUF_CTRL_REG_CKREFBUF_CTRL1_OFFSET)
  #define RTL8390_CKREFBUF_CTRL_REG_CKREFBUF_CTRL0_OFFSET                                                      (0)
  #define RTL8390_CKREFBUF_CTRL_REG_CKREFBUF_CTRL0_MASK                                                        (0x1 << RTL8390_CKREFBUF_CTRL_REG_CKREFBUF_CTRL0_OFFSET)

/*
 * Feature: Interrupt 
 */
#define RTL8390_IMR_GLB_ADDR                                                                                   (0x64)
  #define RTL8390_IMR_GLB_IMR_EXT_CPU_OFFSET                                                                   (0)
  #define RTL8390_IMR_GLB_IMR_EXT_CPU_MASK                                                                     (0x1 << RTL8390_IMR_GLB_IMR_EXT_CPU_OFFSET)

#define RTL8390_IMR_PORT_LINK_STS_CHG_ADDR(port)                                                               (0x68 + (((port >> 5) << 2))) /* port: 0-51 */
  #define RTL8390_IMR_PORT_LINK_STS_CHG_IMR_PORT_LINK_STS_CHG_OFFSET(port)                                     (port % 0x20)
  #define RTL8390_IMR_PORT_LINK_STS_CHG_IMR_PORT_LINK_STS_CHG_MASK(port)                                       (0x1 << RTL8390_IMR_PORT_LINK_STS_CHG_IMR_PORT_LINK_STS_CHG_OFFSET(port))

#define RTL8390_IMR_PORT_MEDIA_CHG_ADDR(port)                                                                  (0x70 + (((port >> 5) << 2))) /* port: 0-51 */
  #define RTL8390_IMR_PORT_MEDIA_CHG_IMR_PORT_MEDIA_CHG_OFFSET(port)                                           (port % 0x20)
  #define RTL8390_IMR_PORT_MEDIA_CHG_IMR_PORT_MEDIA_CHG_MASK(port)                                             (0x1 << RTL8390_IMR_PORT_MEDIA_CHG_IMR_PORT_MEDIA_CHG_OFFSET(port))

#define RTL8390_IMR_PORT_FEFI_ADDR(port)                                                                       (0x78 + (((port >> 5) << 2))) /* port: 0-51 */
  #define RTL8390_IMR_PORT_FEFI_IMR_PORT_FEFI_OFFSET(port)                                                     (port % 0x20)
  #define RTL8390_IMR_PORT_FEFI_IMR_PORT_FEFI_MASK(port)                                                       (0x1 << RTL8390_IMR_PORT_FEFI_IMR_PORT_FEFI_OFFSET(port))

#define RTL8390_IMR_PORT_EEE_CHG_ADDR(port)                                                                    (0x80 + (((port >> 5) << 2))) /* port: 0-51 */
  #define RTL8390_IMR_PORT_EEE_CHG_IMR_PORT_EEE_STS_CHG_OFFSET(port)                                           (port % 0x20)
  #define RTL8390_IMR_PORT_EEE_CHG_IMR_PORT_EEE_STS_CHG_MASK(port)                                             (0x1 << RTL8390_IMR_PORT_EEE_CHG_IMR_PORT_EEE_STS_CHG_OFFSET(port))

#define RTL8390_IMR_PORT_TIMESTAMP_LATCH_ADDR                                                                  (0x88)
  #define RTL8390_IMR_PORT_TIMESTAMP_LATCH_IMR_TIMESTAMP_LATCH_PORT36_OFFSET                                   (1)
  #define RTL8390_IMR_PORT_TIMESTAMP_LATCH_IMR_TIMESTAMP_LATCH_PORT36_MASK                                     (0x1 << RTL8390_IMR_PORT_TIMESTAMP_LATCH_IMR_TIMESTAMP_LATCH_PORT36_OFFSET)
  #define RTL8390_IMR_PORT_TIMESTAMP_LATCH_IMR_TIMESTAMP_LATCH_PORT24_OFFSET                                   (0)
  #define RTL8390_IMR_PORT_TIMESTAMP_LATCH_IMR_TIMESTAMP_LATCH_PORT24_MASK                                     (0x1 << RTL8390_IMR_PORT_TIMESTAMP_LATCH_IMR_TIMESTAMP_LATCH_PORT24_OFFSET)

#define RTL8390_IMR_SERDES_ADDR(index)                                                                         (0x8C + (((index / 14) << 2))) /* index: 0-13 */
  #define RTL8390_IMR_SERDES_IMR_SERDES_LINK_FAULT_OFFSET(index)                                               (index % 0xE)
  #define RTL8390_IMR_SERDES_IMR_SERDES_LINK_FAULT_MASK(index)                                                 (0x1 << RTL8390_IMR_SERDES_IMR_SERDES_LINK_FAULT_OFFSET(index))

#define RTL8390_IMR_EXT_GPIO_ADDR(index)                                                                       (0x90 + (((index >> 5) << 2))) /* index: 0-56 */
  #define RTL8390_IMR_EXT_GPIO_IMR_EXT_GPIO_OFFSET(index)                                                      (index % 0x20)
  #define RTL8390_IMR_EXT_GPIO_IMR_EXT_GPIO_MASK(index)                                                        (0x1 << RTL8390_IMR_EXT_GPIO_IMR_EXT_GPIO_OFFSET(index))

#define RTL8390_IMR_MISC_ADDR                                                                                  (0x98)
  #define RTL8390_IMR_MISC_IMR_TM1_LOW_OFFSET                                                                  (21)
  #define RTL8390_IMR_MISC_IMR_TM1_LOW_MASK                                                                    (0x1 << RTL8390_IMR_MISC_IMR_TM1_LOW_OFFSET)
  #define RTL8390_IMR_MISC_IMR_TM1_HIGH_OFFSET                                                                 (20)
  #define RTL8390_IMR_MISC_IMR_TM1_HIGH_MASK                                                                   (0x1 << RTL8390_IMR_MISC_IMR_TM1_HIGH_OFFSET)
  #define RTL8390_IMR_MISC_IMR_TM0_LOW_OFFSET                                                                  (19)
  #define RTL8390_IMR_MISC_IMR_TM0_LOW_MASK                                                                    (0x1 << RTL8390_IMR_MISC_IMR_TM0_LOW_OFFSET)
  #define RTL8390_IMR_MISC_IMR_TM0_HIGH_OFFSET                                                                 (18)
  #define RTL8390_IMR_MISC_IMR_TM0_HIGH_MASK                                                                   (0x1 << RTL8390_IMR_MISC_IMR_TM0_HIGH_OFFSET)
  #define RTL8390_IMR_MISC_IMR_ETHDM_OFFSET                                                                    (17)
  #define RTL8390_IMR_MISC_IMR_ETHDM_MASK                                                                      (0x1 << RTL8390_IMR_MISC_IMR_ETHDM_OFFSET)
  #define RTL8390_IMR_MISC_IMR_OAM_DYGASP_OFFSET                                                               (16)
  #define RTL8390_IMR_MISC_IMR_OAM_DYGASP_MASK                                                                 (0x1 << RTL8390_IMR_MISC_IMR_OAM_DYGASP_OFFSET)
  #define RTL8390_IMR_MISC_IMR_CCM_OFFSET                                                                      (0)
  #define RTL8390_IMR_MISC_IMR_CCM_MASK                                                                        (0xFFFF << RTL8390_IMR_MISC_IMR_CCM_OFFSET)

#define RTL8390_ISR_GLB_SRC_ADDR                                                                               (0x9C)
  #define RTL8390_ISR_GLB_SRC_ISR_GLB_EXT_GPIO_OFFSET                                                          (9)
  #define RTL8390_ISR_GLB_SRC_ISR_GLB_EXT_GPIO_MASK                                                            (0x1 << RTL8390_ISR_GLB_SRC_ISR_GLB_EXT_GPIO_OFFSET)
  #define RTL8390_ISR_GLB_SRC_ISR_GLB_ETHDM_OFFSET                                                             (8)
  #define RTL8390_ISR_GLB_SRC_ISR_GLB_ETHDM_MASK                                                               (0x1 << RTL8390_ISR_GLB_SRC_ISR_GLB_ETHDM_OFFSET)
  #define RTL8390_ISR_GLB_SRC_ISR_GLB_OAM_DYGASP_OFFSET                                                        (7)
  #define RTL8390_ISR_GLB_SRC_ISR_GLB_OAM_DYGASP_MASK                                                          (0x1 << RTL8390_ISR_GLB_SRC_ISR_GLB_OAM_DYGASP_OFFSET)
  #define RTL8390_ISR_GLB_SRC_ISR_GLB_CCM_OFFSET                                                               (6)
  #define RTL8390_ISR_GLB_SRC_ISR_GLB_CCM_MASK                                                                 (0x1 << RTL8390_ISR_GLB_SRC_ISR_GLB_CCM_OFFSET)
  #define RTL8390_ISR_GLB_SRC_ISR_GLB_TIMESTAMP_LATCH_OFFSET                                                   (5)
  #define RTL8390_ISR_GLB_SRC_ISR_GLB_TIMESTAMP_LATCH_MASK                                                     (0x1 << RTL8390_ISR_GLB_SRC_ISR_GLB_TIMESTAMP_LATCH_OFFSET)
  #define RTL8390_ISR_GLB_SRC_ISR_GLB_EEE_CHG_OFFSET                                                           (4)
  #define RTL8390_ISR_GLB_SRC_ISR_GLB_EEE_CHG_MASK                                                             (0x1 << RTL8390_ISR_GLB_SRC_ISR_GLB_EEE_CHG_OFFSET)
  #define RTL8390_ISR_GLB_SRC_ISR_GLB_SERDES_OFFSET                                                            (3)
  #define RTL8390_ISR_GLB_SRC_ISR_GLB_SERDES_MASK                                                              (0x1 << RTL8390_ISR_GLB_SRC_ISR_GLB_SERDES_OFFSET)
  #define RTL8390_ISR_GLB_SRC_ISR_GLB_FEFI_OFFSET                                                              (2)
  #define RTL8390_ISR_GLB_SRC_ISR_GLB_FEFI_MASK                                                                (0x1 << RTL8390_ISR_GLB_SRC_ISR_GLB_FEFI_OFFSET)
  #define RTL8390_ISR_GLB_SRC_ISR_GLB_MEDIA_CHG_OFFSET                                                         (1)
  #define RTL8390_ISR_GLB_SRC_ISR_GLB_MEDIA_CHG_MASK                                                           (0x1 << RTL8390_ISR_GLB_SRC_ISR_GLB_MEDIA_CHG_OFFSET)
  #define RTL8390_ISR_GLB_SRC_ISR_GLB_LINK_CHG_OFFSET                                                          (0)
  #define RTL8390_ISR_GLB_SRC_ISR_GLB_LINK_CHG_MASK                                                            (0x1 << RTL8390_ISR_GLB_SRC_ISR_GLB_LINK_CHG_OFFSET)

#define RTL8390_ISR_PORT_LINK_STS_CHG_ADDR(port)                                                               (0xA0 + (((port >> 5) << 2))) /* port: 0-51 */
  #define RTL8390_ISR_PORT_LINK_STS_CHG_ISR_PORT_LINK_STS_CHG_OFFSET(port)                                     (port % 0x20)
  #define RTL8390_ISR_PORT_LINK_STS_CHG_ISR_PORT_LINK_STS_CHG_MASK(port)                                       (0x1 << RTL8390_ISR_PORT_LINK_STS_CHG_ISR_PORT_LINK_STS_CHG_OFFSET(port))

#define RTL8390_ISR_PORT_MEDIA_CHG_ADDR(port)                                                                  (0xA8 + (((port >> 5) << 2))) /* port: 0-51 */
  #define RTL8390_ISR_PORT_MEDIA_CHG_ISR_PORT_MEDIA_CHG_OFFSET(port)                                           (port % 0x20)
  #define RTL8390_ISR_PORT_MEDIA_CHG_ISR_PORT_MEDIA_CHG_MASK(port)                                             (0x1 << RTL8390_ISR_PORT_MEDIA_CHG_ISR_PORT_MEDIA_CHG_OFFSET(port))

#define RTL8390_ISR_PORT_FEFI_ADDR(port)                                                                       (0xB0 + (((port >> 5) << 2))) /* port: 0-51 */
  #define RTL8390_ISR_PORT_FEFI_ISR_PORT_FEFI_OFFSET(port)                                                     (port % 0x20)
  #define RTL8390_ISR_PORT_FEFI_ISR_PORT_FEFI_MASK(port)                                                       (0x1 << RTL8390_ISR_PORT_FEFI_ISR_PORT_FEFI_OFFSET(port))

#define RTL8390_ISR_PORT_EEE_CHG_ADDR(port)                                                                    (0xB8 + (((port >> 5) << 2))) /* port: 0-51 */
  #define RTL8390_ISR_PORT_EEE_CHG_ISR_PORT_EEE_STS_CHG_OFFSET(port)                                           (port % 0x20)
  #define RTL8390_ISR_PORT_EEE_CHG_ISR_PORT_EEE_STS_CHG_MASK(port)                                             (0x1 << RTL8390_ISR_PORT_EEE_CHG_ISR_PORT_EEE_STS_CHG_OFFSET(port))

#define RTL8390_ISR_PORT_TIMESTAMP_LATCH_ADDR                                                                  (0xC0)
  #define RTL8390_ISR_PORT_TIMESTAMP_LATCH_ISR_TIMESTAMP_LATCH_PORT36_OFFSET                                   (1)
  #define RTL8390_ISR_PORT_TIMESTAMP_LATCH_ISR_TIMESTAMP_LATCH_PORT36_MASK                                     (0x1 << RTL8390_ISR_PORT_TIMESTAMP_LATCH_ISR_TIMESTAMP_LATCH_PORT36_OFFSET)
  #define RTL8390_ISR_PORT_TIMESTAMP_LATCH_ISR_TIMESTAMP_LATCH_PORT24_OFFSET                                   (0)
  #define RTL8390_ISR_PORT_TIMESTAMP_LATCH_ISR_TIMESTAMP_LATCH_PORT24_MASK                                     (0x1 << RTL8390_ISR_PORT_TIMESTAMP_LATCH_ISR_TIMESTAMP_LATCH_PORT24_OFFSET)

#define RTL8390_ISR_SERDES_ADDR(index)                                                                         (0xC4 + (((index / 14) << 2))) /* index: 0-13 */
  #define RTL8390_ISR_SERDES_ISR_SERDES_LINK_FAULT_OFFSET(index)                                               (index % 0xE)
  #define RTL8390_ISR_SERDES_ISR_SERDES_LINK_FAULT_MASK(index)                                                 (0x1 << RTL8390_ISR_SERDES_ISR_SERDES_LINK_FAULT_OFFSET(index))

#define RTL8390_ISR_EXT_GPIO_ADDR(index)                                                                       (0xC8 + (((index >> 5) << 2))) /* index: 0-56 */
  #define RTL8390_ISR_EXT_GPIO_ISR_EXT_GPIO_OFFSET(index)                                                      (index % 0x20)
  #define RTL8390_ISR_EXT_GPIO_ISR_EXT_GPIO_MASK(index)                                                        (0x1 << RTL8390_ISR_EXT_GPIO_ISR_EXT_GPIO_OFFSET(index))

#define RTL8390_ISR_MISC_ADDR                                                                                  (0xD0)
  #define RTL8390_ISR_MISC_ISR_TM1_LOW_OFFSET                                                                  (21)
  #define RTL8390_ISR_MISC_ISR_TM1_LOW_MASK                                                                    (0x1 << RTL8390_ISR_MISC_ISR_TM1_LOW_OFFSET)
  #define RTL8390_ISR_MISC_ISR_TM1_HIGH_OFFSET                                                                 (20)
  #define RTL8390_ISR_MISC_ISR_TM1_HIGH_MASK                                                                   (0x1 << RTL8390_ISR_MISC_ISR_TM1_HIGH_OFFSET)
  #define RTL8390_ISR_MISC_ISR_TM0_LOW_OFFSET                                                                  (19)
  #define RTL8390_ISR_MISC_ISR_TM0_LOW_MASK                                                                    (0x1 << RTL8390_ISR_MISC_ISR_TM0_LOW_OFFSET)
  #define RTL8390_ISR_MISC_ISR_TM0_HIGH_OFFSET                                                                 (18)
  #define RTL8390_ISR_MISC_ISR_TM0_HIGH_MASK                                                                   (0x1 << RTL8390_ISR_MISC_ISR_TM0_HIGH_OFFSET)
  #define RTL8390_ISR_MISC_ISR_ETHDM_OFFSET                                                                    (17)
  #define RTL8390_ISR_MISC_ISR_ETHDM_MASK                                                                      (0x1 << RTL8390_ISR_MISC_ISR_ETHDM_OFFSET)
  #define RTL8390_ISR_MISC_ISR_OAM_DYGASP_OFFSET                                                               (16)
  #define RTL8390_ISR_MISC_ISR_OAM_DYGASP_MASK                                                                 (0x1 << RTL8390_ISR_MISC_ISR_OAM_DYGASP_OFFSET)
  #define RTL8390_ISR_MISC_ISR_CCM_OFFSET                                                                      (0)
  #define RTL8390_ISR_MISC_ISR_CCM_MASK                                                                        (0xFFFF << RTL8390_ISR_MISC_ISR_CCM_OFFSET)

#define RTL8390_GPIO_INT_MODE_ADDR(index)                                                                      (0xD4 + (((index >> 4) << 2))) /* index: 0-56 */
  #define RTL8390_GPIO_INT_MODE_GPIO_INT_MODE_OFFSET(index)                                                    ((index & 0xF) << 1)
  #define RTL8390_GPIO_INT_MODE_GPIO_INT_MODE_MASK(index)                                                      (0x3 << RTL8390_GPIO_INT_MODE_GPIO_INT_MODE_OFFSET(index))

/*
 * Feature: BIST & BISR 
 */
#define RTL8390_BIST_OQ_INFO_STATUS_ADDR                                                                       (0x6000)
  #define RTL8390_BIST_OQ_INFO_STATUS_BIST_DISABLE_OQ_INFO_OFFSET                                              (31)
  #define RTL8390_BIST_OQ_INFO_STATUS_BIST_DISABLE_OQ_INFO_MASK                                                (0x1 << RTL8390_BIST_OQ_INFO_STATUS_BIST_DISABLE_OQ_INFO_OFFSET)
  #define RTL8390_BIST_OQ_INFO_STATUS_BIST_DONE_OQ_INFO_OFFSET                                                 (30)
  #define RTL8390_BIST_OQ_INFO_STATUS_BIST_DONE_OQ_INFO_MASK                                                   (0x1 << RTL8390_BIST_OQ_INFO_STATUS_BIST_DONE_OQ_INFO_OFFSET)
  #define RTL8390_BIST_OQ_INFO_STATUS_DRF_BIST_DONE_OQ_INFO_OFFSET                                             (29)
  #define RTL8390_BIST_OQ_INFO_STATUS_DRF_BIST_DONE_OQ_INFO_MASK                                               (0x1 << RTL8390_BIST_OQ_INFO_STATUS_DRF_BIST_DONE_OQ_INFO_OFFSET)
  #define RTL8390_BIST_OQ_INFO_STATUS_DRF_BIST_PAUSE_OQ_INFO_OFFSET                                            (28)
  #define RTL8390_BIST_OQ_INFO_STATUS_DRF_BIST_PAUSE_OQ_INFO_MASK                                              (0x1 << RTL8390_BIST_OQ_INFO_STATUS_DRF_BIST_PAUSE_OQ_INFO_OFFSET)
  #define RTL8390_BIST_OQ_INFO_STATUS_DRF_FAIL_OQ_INFO_1_OFFSET                                                (17)
  #define RTL8390_BIST_OQ_INFO_STATUS_DRF_FAIL_OQ_INFO_1_MASK                                                  (0x1 << RTL8390_BIST_OQ_INFO_STATUS_DRF_FAIL_OQ_INFO_1_OFFSET)
  #define RTL8390_BIST_OQ_INFO_STATUS_DRF_FAIL_OQ_INFO_0_OFFSET                                                (16)
  #define RTL8390_BIST_OQ_INFO_STATUS_DRF_FAIL_OQ_INFO_0_MASK                                                  (0x1 << RTL8390_BIST_OQ_INFO_STATUS_DRF_FAIL_OQ_INFO_0_OFFSET)
  #define RTL8390_BIST_OQ_INFO_STATUS_BIST_FAIL_OQ_INFO_1_OFFSET                                               (1)
  #define RTL8390_BIST_OQ_INFO_STATUS_BIST_FAIL_OQ_INFO_1_MASK                                                 (0x1 << RTL8390_BIST_OQ_INFO_STATUS_BIST_FAIL_OQ_INFO_1_OFFSET)
  #define RTL8390_BIST_OQ_INFO_STATUS_BIST_FAIL_OQ_INFO_0_OFFSET                                               (0)
  #define RTL8390_BIST_OQ_INFO_STATUS_BIST_FAIL_OQ_INFO_0_MASK                                                 (0x1 << RTL8390_BIST_OQ_INFO_STATUS_BIST_FAIL_OQ_INFO_0_OFFSET)

#define RTL8390_BIST_OQ_LL_STATUS_0_ADDR(index)                                                                (0x6004 + (((index) << 2))) /* index: 0-5 */
  #define RTL8390_BIST_OQ_LL_STATUS_0_BIST_DISABLE_OQ_LL_OFFSET                                                (31)
  #define RTL8390_BIST_OQ_LL_STATUS_0_BIST_DISABLE_OQ_LL_MASK                                                  (0x1 << RTL8390_BIST_OQ_LL_STATUS_0_BIST_DISABLE_OQ_LL_OFFSET)
  #define RTL8390_BIST_OQ_LL_STATUS_0_BIST_DONE_OQ_LL_OFFSET                                                   (30)
  #define RTL8390_BIST_OQ_LL_STATUS_0_BIST_DONE_OQ_LL_MASK                                                     (0x1 << RTL8390_BIST_OQ_LL_STATUS_0_BIST_DONE_OQ_LL_OFFSET)
  #define RTL8390_BIST_OQ_LL_STATUS_0_DRF_BIST_DONE_OQ_LL_OFFSET                                               (29)
  #define RTL8390_BIST_OQ_LL_STATUS_0_DRF_BIST_DONE_OQ_LL_MASK                                                 (0x1 << RTL8390_BIST_OQ_LL_STATUS_0_DRF_BIST_DONE_OQ_LL_OFFSET)
  #define RTL8390_BIST_OQ_LL_STATUS_0_DRF_BIST_PAUSE_OQ_LL_OFFSET                                              (28)
  #define RTL8390_BIST_OQ_LL_STATUS_0_DRF_BIST_PAUSE_OQ_LL_MASK                                                (0x1 << RTL8390_BIST_OQ_LL_STATUS_0_DRF_BIST_PAUSE_OQ_LL_OFFSET)
  #define RTL8390_BIST_OQ_LL_STATUS_0_DRF_FAIL_OQ_LL_7_OFFSET                                                  (23)
  #define RTL8390_BIST_OQ_LL_STATUS_0_DRF_FAIL_OQ_LL_7_MASK                                                    (0x1 << RTL8390_BIST_OQ_LL_STATUS_0_DRF_FAIL_OQ_LL_7_OFFSET)
  #define RTL8390_BIST_OQ_LL_STATUS_0_DRF_FAIL_OQ_LL_6_OFFSET                                                  (22)
  #define RTL8390_BIST_OQ_LL_STATUS_0_DRF_FAIL_OQ_LL_6_MASK                                                    (0x1 << RTL8390_BIST_OQ_LL_STATUS_0_DRF_FAIL_OQ_LL_6_OFFSET)
  #define RTL8390_BIST_OQ_LL_STATUS_0_DRF_FAIL_OQ_LL_5_OFFSET                                                  (21)
  #define RTL8390_BIST_OQ_LL_STATUS_0_DRF_FAIL_OQ_LL_5_MASK                                                    (0x1 << RTL8390_BIST_OQ_LL_STATUS_0_DRF_FAIL_OQ_LL_5_OFFSET)
  #define RTL8390_BIST_OQ_LL_STATUS_0_DRF_FAIL_OQ_LL_4_OFFSET                                                  (20)
  #define RTL8390_BIST_OQ_LL_STATUS_0_DRF_FAIL_OQ_LL_4_MASK                                                    (0x1 << RTL8390_BIST_OQ_LL_STATUS_0_DRF_FAIL_OQ_LL_4_OFFSET)
  #define RTL8390_BIST_OQ_LL_STATUS_0_DRF_FAIL_OQ_LL_3_OFFSET                                                  (19)
  #define RTL8390_BIST_OQ_LL_STATUS_0_DRF_FAIL_OQ_LL_3_MASK                                                    (0x1 << RTL8390_BIST_OQ_LL_STATUS_0_DRF_FAIL_OQ_LL_3_OFFSET)
  #define RTL8390_BIST_OQ_LL_STATUS_0_DRF_FAIL_OQ_LL_2_OFFSET                                                  (18)
  #define RTL8390_BIST_OQ_LL_STATUS_0_DRF_FAIL_OQ_LL_2_MASK                                                    (0x1 << RTL8390_BIST_OQ_LL_STATUS_0_DRF_FAIL_OQ_LL_2_OFFSET)
  #define RTL8390_BIST_OQ_LL_STATUS_0_DRF_FAIL_OQ_LL_1_OFFSET                                                  (17)
  #define RTL8390_BIST_OQ_LL_STATUS_0_DRF_FAIL_OQ_LL_1_MASK                                                    (0x1 << RTL8390_BIST_OQ_LL_STATUS_0_DRF_FAIL_OQ_LL_1_OFFSET)
  #define RTL8390_BIST_OQ_LL_STATUS_0_DRF_FAIL_OQ_LL_0_OFFSET                                                  (16)
  #define RTL8390_BIST_OQ_LL_STATUS_0_DRF_FAIL_OQ_LL_0_MASK                                                    (0x1 << RTL8390_BIST_OQ_LL_STATUS_0_DRF_FAIL_OQ_LL_0_OFFSET)
  #define RTL8390_BIST_OQ_LL_STATUS_0_BIST_FAIL_OQ_LL_7_OFFSET                                                 (7)
  #define RTL8390_BIST_OQ_LL_STATUS_0_BIST_FAIL_OQ_LL_7_MASK                                                   (0x1 << RTL8390_BIST_OQ_LL_STATUS_0_BIST_FAIL_OQ_LL_7_OFFSET)
  #define RTL8390_BIST_OQ_LL_STATUS_0_BIST_FAIL_OQ_LL_6_OFFSET                                                 (6)
  #define RTL8390_BIST_OQ_LL_STATUS_0_BIST_FAIL_OQ_LL_6_MASK                                                   (0x1 << RTL8390_BIST_OQ_LL_STATUS_0_BIST_FAIL_OQ_LL_6_OFFSET)
  #define RTL8390_BIST_OQ_LL_STATUS_0_BIST_FAIL_OQ_LL_5_OFFSET                                                 (5)
  #define RTL8390_BIST_OQ_LL_STATUS_0_BIST_FAIL_OQ_LL_5_MASK                                                   (0x1 << RTL8390_BIST_OQ_LL_STATUS_0_BIST_FAIL_OQ_LL_5_OFFSET)
  #define RTL8390_BIST_OQ_LL_STATUS_0_BIST_FAIL_OQ_LL_4_OFFSET                                                 (4)
  #define RTL8390_BIST_OQ_LL_STATUS_0_BIST_FAIL_OQ_LL_4_MASK                                                   (0x1 << RTL8390_BIST_OQ_LL_STATUS_0_BIST_FAIL_OQ_LL_4_OFFSET)
  #define RTL8390_BIST_OQ_LL_STATUS_0_BIST_FAIL_OQ_LL_3_OFFSET                                                 (3)
  #define RTL8390_BIST_OQ_LL_STATUS_0_BIST_FAIL_OQ_LL_3_MASK                                                   (0x1 << RTL8390_BIST_OQ_LL_STATUS_0_BIST_FAIL_OQ_LL_3_OFFSET)
  #define RTL8390_BIST_OQ_LL_STATUS_0_BIST_FAIL_OQ_LL_2_OFFSET                                                 (2)
  #define RTL8390_BIST_OQ_LL_STATUS_0_BIST_FAIL_OQ_LL_2_MASK                                                   (0x1 << RTL8390_BIST_OQ_LL_STATUS_0_BIST_FAIL_OQ_LL_2_OFFSET)
  #define RTL8390_BIST_OQ_LL_STATUS_0_BIST_FAIL_OQ_LL_1_OFFSET                                                 (1)
  #define RTL8390_BIST_OQ_LL_STATUS_0_BIST_FAIL_OQ_LL_1_MASK                                                   (0x1 << RTL8390_BIST_OQ_LL_STATUS_0_BIST_FAIL_OQ_LL_1_OFFSET)
  #define RTL8390_BIST_OQ_LL_STATUS_0_BIST_FAIL_OQ_LL_0_OFFSET                                                 (0)
  #define RTL8390_BIST_OQ_LL_STATUS_0_BIST_FAIL_OQ_LL_0_MASK                                                   (0x1 << RTL8390_BIST_OQ_LL_STATUS_0_BIST_FAIL_OQ_LL_0_OFFSET)

#define RTL8390_BIST_OQ_LL_STATUS_1_ADDR                                                                       (0x601C)
  #define RTL8390_BIST_OQ_LL_STATUS_1_BIST_DISABLE_OQ_LL_OFFSET                                                (31)
  #define RTL8390_BIST_OQ_LL_STATUS_1_BIST_DISABLE_OQ_LL_MASK                                                  (0x1 << RTL8390_BIST_OQ_LL_STATUS_1_BIST_DISABLE_OQ_LL_OFFSET)
  #define RTL8390_BIST_OQ_LL_STATUS_1_BIST_DONE_OQ_LL_OFFSET                                                   (30)
  #define RTL8390_BIST_OQ_LL_STATUS_1_BIST_DONE_OQ_LL_MASK                                                     (0x1 << RTL8390_BIST_OQ_LL_STATUS_1_BIST_DONE_OQ_LL_OFFSET)
  #define RTL8390_BIST_OQ_LL_STATUS_1_DRF_BIST_DONE_OQ_LL_OFFSET                                               (29)
  #define RTL8390_BIST_OQ_LL_STATUS_1_DRF_BIST_DONE_OQ_LL_MASK                                                 (0x1 << RTL8390_BIST_OQ_LL_STATUS_1_DRF_BIST_DONE_OQ_LL_OFFSET)
  #define RTL8390_BIST_OQ_LL_STATUS_1_DRF_BIST_PAUSE_OQ_LL_OFFSET                                              (28)
  #define RTL8390_BIST_OQ_LL_STATUS_1_DRF_BIST_PAUSE_OQ_LL_MASK                                                (0x1 << RTL8390_BIST_OQ_LL_STATUS_1_DRF_BIST_PAUSE_OQ_LL_OFFSET)
  #define RTL8390_BIST_OQ_LL_STATUS_1_DRF_FAIL_OQ_LL_4_OFFSET                                                  (20)
  #define RTL8390_BIST_OQ_LL_STATUS_1_DRF_FAIL_OQ_LL_4_MASK                                                    (0x1 << RTL8390_BIST_OQ_LL_STATUS_1_DRF_FAIL_OQ_LL_4_OFFSET)
  #define RTL8390_BIST_OQ_LL_STATUS_1_DRF_FAIL_OQ_LL_3_OFFSET                                                  (19)
  #define RTL8390_BIST_OQ_LL_STATUS_1_DRF_FAIL_OQ_LL_3_MASK                                                    (0x1 << RTL8390_BIST_OQ_LL_STATUS_1_DRF_FAIL_OQ_LL_3_OFFSET)
  #define RTL8390_BIST_OQ_LL_STATUS_1_DRF_FAIL_OQ_LL_2_OFFSET                                                  (18)
  #define RTL8390_BIST_OQ_LL_STATUS_1_DRF_FAIL_OQ_LL_2_MASK                                                    (0x1 << RTL8390_BIST_OQ_LL_STATUS_1_DRF_FAIL_OQ_LL_2_OFFSET)
  #define RTL8390_BIST_OQ_LL_STATUS_1_DRF_FAIL_OQ_LL_1_OFFSET                                                  (17)
  #define RTL8390_BIST_OQ_LL_STATUS_1_DRF_FAIL_OQ_LL_1_MASK                                                    (0x1 << RTL8390_BIST_OQ_LL_STATUS_1_DRF_FAIL_OQ_LL_1_OFFSET)
  #define RTL8390_BIST_OQ_LL_STATUS_1_DRF_FAIL_OQ_LL_0_OFFSET                                                  (16)
  #define RTL8390_BIST_OQ_LL_STATUS_1_DRF_FAIL_OQ_LL_0_MASK                                                    (0x1 << RTL8390_BIST_OQ_LL_STATUS_1_DRF_FAIL_OQ_LL_0_OFFSET)
  #define RTL8390_BIST_OQ_LL_STATUS_1_BIST_FAIL_OQ_LL_4_OFFSET                                                 (4)
  #define RTL8390_BIST_OQ_LL_STATUS_1_BIST_FAIL_OQ_LL_4_MASK                                                   (0x1 << RTL8390_BIST_OQ_LL_STATUS_1_BIST_FAIL_OQ_LL_4_OFFSET)
  #define RTL8390_BIST_OQ_LL_STATUS_1_BIST_FAIL_OQ_LL_3_OFFSET                                                 (3)
  #define RTL8390_BIST_OQ_LL_STATUS_1_BIST_FAIL_OQ_LL_3_MASK                                                   (0x1 << RTL8390_BIST_OQ_LL_STATUS_1_BIST_FAIL_OQ_LL_3_OFFSET)
  #define RTL8390_BIST_OQ_LL_STATUS_1_BIST_FAIL_OQ_LL_2_OFFSET                                                 (2)
  #define RTL8390_BIST_OQ_LL_STATUS_1_BIST_FAIL_OQ_LL_2_MASK                                                   (0x1 << RTL8390_BIST_OQ_LL_STATUS_1_BIST_FAIL_OQ_LL_2_OFFSET)
  #define RTL8390_BIST_OQ_LL_STATUS_1_BIST_FAIL_OQ_LL_1_OFFSET                                                 (1)
  #define RTL8390_BIST_OQ_LL_STATUS_1_BIST_FAIL_OQ_LL_1_MASK                                                   (0x1 << RTL8390_BIST_OQ_LL_STATUS_1_BIST_FAIL_OQ_LL_1_OFFSET)
  #define RTL8390_BIST_OQ_LL_STATUS_1_BIST_FAIL_OQ_LL_0_OFFSET                                                 (0)
  #define RTL8390_BIST_OQ_LL_STATUS_1_BIST_FAIL_OQ_LL_0_MASK                                                   (0x1 << RTL8390_BIST_OQ_LL_STATUS_1_BIST_FAIL_OQ_LL_0_OFFSET)

#define RTL8390_BISR_OQ_HSA_0_ADDR                                                                             (0x6020)
  #define RTL8390_BISR_OQ_HSA_0_BISR_DISABLE_OFFSET                                                            (31)
  #define RTL8390_BISR_OQ_HSA_0_BISR_DISABLE_MASK                                                              (0x1 << RTL8390_BISR_OQ_HSA_0_BISR_DISABLE_OFFSET)
  #define RTL8390_BISR_OQ_HSA_0_BISR_DONE_OFFSET                                                               (30)
  #define RTL8390_BISR_OQ_HSA_0_BISR_DONE_MASK                                                                 (0x1 << RTL8390_BISR_OQ_HSA_0_BISR_DONE_OFFSET)
  #define RTL8390_BISR_OQ_HSA_0_DRF_BISR_DONE_OFFSET                                                           (29)
  #define RTL8390_BISR_OQ_HSA_0_DRF_BISR_DONE_MASK                                                             (0x1 << RTL8390_BISR_OQ_HSA_0_DRF_BISR_DONE_OFFSET)
  #define RTL8390_BISR_OQ_HSA_0_DRF_BISR_PAUSE_OFFSET                                                          (28)
  #define RTL8390_BISR_OQ_HSA_0_DRF_BISR_PAUSE_MASK                                                            (0x1 << RTL8390_BISR_OQ_HSA_0_DRF_BISR_PAUSE_OFFSET)
  #define RTL8390_BISR_OQ_HSA_0_DRF_FAIL_3_OFFSET                                                              (19)
  #define RTL8390_BISR_OQ_HSA_0_DRF_FAIL_3_MASK                                                                (0x1 << RTL8390_BISR_OQ_HSA_0_DRF_FAIL_3_OFFSET)
  #define RTL8390_BISR_OQ_HSA_0_DRF_FAIL_2_OFFSET                                                              (18)
  #define RTL8390_BISR_OQ_HSA_0_DRF_FAIL_2_MASK                                                                (0x1 << RTL8390_BISR_OQ_HSA_0_DRF_FAIL_2_OFFSET)
  #define RTL8390_BISR_OQ_HSA_0_DRF_FAIL_1_OFFSET                                                              (17)
  #define RTL8390_BISR_OQ_HSA_0_DRF_FAIL_1_MASK                                                                (0x1 << RTL8390_BISR_OQ_HSA_0_DRF_FAIL_1_OFFSET)
  #define RTL8390_BISR_OQ_HSA_0_DRF_FAIL_0_OFFSET                                                              (16)
  #define RTL8390_BISR_OQ_HSA_0_DRF_FAIL_0_MASK                                                                (0x1 << RTL8390_BISR_OQ_HSA_0_DRF_FAIL_0_OFFSET)
  #define RTL8390_BISR_OQ_HSA_0_BISR_REPAIRED_OFFSET                                                           (8)
  #define RTL8390_BISR_OQ_HSA_0_BISR_REPAIRED_MASK                                                             (0x1 << RTL8390_BISR_OQ_HSA_0_BISR_REPAIRED_OFFSET)
  #define RTL8390_BISR_OQ_HSA_0_BISR_FAIL_3_OFFSET                                                             (3)
  #define RTL8390_BISR_OQ_HSA_0_BISR_FAIL_3_MASK                                                               (0x1 << RTL8390_BISR_OQ_HSA_0_BISR_FAIL_3_OFFSET)
  #define RTL8390_BISR_OQ_HSA_0_BISR_FAIL_2_OFFSET                                                             (2)
  #define RTL8390_BISR_OQ_HSA_0_BISR_FAIL_2_MASK                                                               (0x1 << RTL8390_BISR_OQ_HSA_0_BISR_FAIL_2_OFFSET)
  #define RTL8390_BISR_OQ_HSA_0_BISR_FAIL_1_OFFSET                                                             (1)
  #define RTL8390_BISR_OQ_HSA_0_BISR_FAIL_1_MASK                                                               (0x1 << RTL8390_BISR_OQ_HSA_0_BISR_FAIL_1_OFFSET)
  #define RTL8390_BISR_OQ_HSA_0_BISR_FAIL_0_OFFSET                                                             (0)
  #define RTL8390_BISR_OQ_HSA_0_BISR_FAIL_0_MASK                                                               (0x1 << RTL8390_BISR_OQ_HSA_0_BISR_FAIL_0_OFFSET)

#define RTL8390_BISR_INFO_OQ_HSA0_L_ADDR                                                                       (0x6024)
  #define RTL8390_BISR_INFO_OQ_HSA0_L_BISR_OUT_H_OFFSET                                                        (16)
  #define RTL8390_BISR_INFO_OQ_HSA0_L_BISR_OUT_H_MASK                                                          (0x3FFF << RTL8390_BISR_INFO_OQ_HSA0_L_BISR_OUT_H_OFFSET)
  #define RTL8390_BISR_INFO_OQ_HSA0_L_BISR_OUT_L_OFFSET                                                        (0)
  #define RTL8390_BISR_INFO_OQ_HSA0_L_BISR_OUT_L_MASK                                                          (0x3FFF << RTL8390_BISR_INFO_OQ_HSA0_L_BISR_OUT_L_OFFSET)

#define RTL8390_BISR_OQ_HSA_1_ADDR                                                                             (0x6028)
  #define RTL8390_BISR_OQ_HSA_1_BISR_DISABLE_OFFSET                                                            (31)
  #define RTL8390_BISR_OQ_HSA_1_BISR_DISABLE_MASK                                                              (0x1 << RTL8390_BISR_OQ_HSA_1_BISR_DISABLE_OFFSET)
  #define RTL8390_BISR_OQ_HSA_1_BISR_DONE_OFFSET                                                               (30)
  #define RTL8390_BISR_OQ_HSA_1_BISR_DONE_MASK                                                                 (0x1 << RTL8390_BISR_OQ_HSA_1_BISR_DONE_OFFSET)
  #define RTL8390_BISR_OQ_HSA_1_DRF_BISR_DONE_OFFSET                                                           (29)
  #define RTL8390_BISR_OQ_HSA_1_DRF_BISR_DONE_MASK                                                             (0x1 << RTL8390_BISR_OQ_HSA_1_DRF_BISR_DONE_OFFSET)
  #define RTL8390_BISR_OQ_HSA_1_DRF_BISR_PAUSE_OFFSET                                                          (28)
  #define RTL8390_BISR_OQ_HSA_1_DRF_BISR_PAUSE_MASK                                                            (0x1 << RTL8390_BISR_OQ_HSA_1_DRF_BISR_PAUSE_OFFSET)
  #define RTL8390_BISR_OQ_HSA_1_DRF_FAIL_0_OFFSET                                                              (16)
  #define RTL8390_BISR_OQ_HSA_1_DRF_FAIL_0_MASK                                                                (0x1 << RTL8390_BISR_OQ_HSA_1_DRF_FAIL_0_OFFSET)
  #define RTL8390_BISR_OQ_HSA_1_BISR_REPAIRED_OFFSET                                                           (8)
  #define RTL8390_BISR_OQ_HSA_1_BISR_REPAIRED_MASK                                                             (0x1 << RTL8390_BISR_OQ_HSA_1_BISR_REPAIRED_OFFSET)
  #define RTL8390_BISR_OQ_HSA_1_BISR_FAIL_0_OFFSET                                                             (0)
  #define RTL8390_BISR_OQ_HSA_1_BISR_FAIL_0_MASK                                                               (0x1 << RTL8390_BISR_OQ_HSA_1_BISR_FAIL_0_OFFSET)

#define RTL8390_BISR_INFO_OQ_HSA1_ADDR                                                                         (0x602C)
  #define RTL8390_BISR_INFO_OQ_HSA1_BISR_OUT_OFFSET                                                            (0)
  #define RTL8390_BISR_INFO_OQ_HSA1_BISR_OUT_MASK                                                              (0x7F << RTL8390_BISR_INFO_OQ_HSA1_BISR_OUT_OFFSET)

#define RTL8390_BIST_EGR_DVS_CTRL_ADDR                                                                         (0x6030)
  #define RTL8390_BIST_EGR_DVS_CTRL_DVSE_OFFSET                                                                (4)
  #define RTL8390_BIST_EGR_DVS_CTRL_DVSE_MASK                                                                  (0x1 << RTL8390_BIST_EGR_DVS_CTRL_DVSE_OFFSET)
  #define RTL8390_BIST_EGR_DVS_CTRL_DVS_OFFSET                                                                 (0)
  #define RTL8390_BIST_EGR_DVS_CTRL_DVS_MASK                                                                   (0xF << RTL8390_BIST_EGR_DVS_CTRL_DVS_OFFSET)

#define RTL8390_BIST_PG_MEM_ADDR                                                                               (0x6800)
  #define RTL8390_BIST_PG_MEM_BIST_DISABLE_OFFSET                                                              (31)
  #define RTL8390_BIST_PG_MEM_BIST_DISABLE_MASK                                                                (0x1 << RTL8390_BIST_PG_MEM_BIST_DISABLE_OFFSET)
  #define RTL8390_BIST_PG_MEM_BIST_DONE_OFFSET                                                                 (30)
  #define RTL8390_BIST_PG_MEM_BIST_DONE_MASK                                                                   (0x1 << RTL8390_BIST_PG_MEM_BIST_DONE_OFFSET)
  #define RTL8390_BIST_PG_MEM_DRF_BIST_DONE_OFFSET                                                             (29)
  #define RTL8390_BIST_PG_MEM_DRF_BIST_DONE_MASK                                                               (0x1 << RTL8390_BIST_PG_MEM_DRF_BIST_DONE_OFFSET)
  #define RTL8390_BIST_PG_MEM_DRF_BIST_PAUSE_OFFSET                                                            (28)
  #define RTL8390_BIST_PG_MEM_DRF_BIST_PAUSE_MASK                                                              (0x1 << RTL8390_BIST_PG_MEM_DRF_BIST_PAUSE_OFFSET)
  #define RTL8390_BIST_PG_MEM_DRF_FAIL_9_OFFSET                                                                (25)
  #define RTL8390_BIST_PG_MEM_DRF_FAIL_9_MASK                                                                  (0x1 << RTL8390_BIST_PG_MEM_DRF_FAIL_9_OFFSET)
  #define RTL8390_BIST_PG_MEM_DRF_FAIL_8_OFFSET                                                                (24)
  #define RTL8390_BIST_PG_MEM_DRF_FAIL_8_MASK                                                                  (0x1 << RTL8390_BIST_PG_MEM_DRF_FAIL_8_OFFSET)
  #define RTL8390_BIST_PG_MEM_DRF_FAIL_7_OFFSET                                                                (23)
  #define RTL8390_BIST_PG_MEM_DRF_FAIL_7_MASK                                                                  (0x1 << RTL8390_BIST_PG_MEM_DRF_FAIL_7_OFFSET)
  #define RTL8390_BIST_PG_MEM_DRF_FAIL_6_OFFSET                                                                (22)
  #define RTL8390_BIST_PG_MEM_DRF_FAIL_6_MASK                                                                  (0x1 << RTL8390_BIST_PG_MEM_DRF_FAIL_6_OFFSET)
  #define RTL8390_BIST_PG_MEM_DRF_FAIL_5_OFFSET                                                                (21)
  #define RTL8390_BIST_PG_MEM_DRF_FAIL_5_MASK                                                                  (0x1 << RTL8390_BIST_PG_MEM_DRF_FAIL_5_OFFSET)
  #define RTL8390_BIST_PG_MEM_DRF_FAIL_4_OFFSET                                                                (20)
  #define RTL8390_BIST_PG_MEM_DRF_FAIL_4_MASK                                                                  (0x1 << RTL8390_BIST_PG_MEM_DRF_FAIL_4_OFFSET)
  #define RTL8390_BIST_PG_MEM_DRF_FAIL_3_OFFSET                                                                (19)
  #define RTL8390_BIST_PG_MEM_DRF_FAIL_3_MASK                                                                  (0x1 << RTL8390_BIST_PG_MEM_DRF_FAIL_3_OFFSET)
  #define RTL8390_BIST_PG_MEM_DRF_FAIL_2_OFFSET                                                                (18)
  #define RTL8390_BIST_PG_MEM_DRF_FAIL_2_MASK                                                                  (0x1 << RTL8390_BIST_PG_MEM_DRF_FAIL_2_OFFSET)
  #define RTL8390_BIST_PG_MEM_DRF_FAIL_1_OFFSET                                                                (17)
  #define RTL8390_BIST_PG_MEM_DRF_FAIL_1_MASK                                                                  (0x1 << RTL8390_BIST_PG_MEM_DRF_FAIL_1_OFFSET)
  #define RTL8390_BIST_PG_MEM_DRF_FAIL_0_OFFSET                                                                (16)
  #define RTL8390_BIST_PG_MEM_DRF_FAIL_0_MASK                                                                  (0x1 << RTL8390_BIST_PG_MEM_DRF_FAIL_0_OFFSET)
  #define RTL8390_BIST_PG_MEM_BIST_FAIL_9_OFFSET                                                               (9)
  #define RTL8390_BIST_PG_MEM_BIST_FAIL_9_MASK                                                                 (0x1 << RTL8390_BIST_PG_MEM_BIST_FAIL_9_OFFSET)
  #define RTL8390_BIST_PG_MEM_BIST_FAIL_8_OFFSET                                                               (8)
  #define RTL8390_BIST_PG_MEM_BIST_FAIL_8_MASK                                                                 (0x1 << RTL8390_BIST_PG_MEM_BIST_FAIL_8_OFFSET)
  #define RTL8390_BIST_PG_MEM_BIST_FAIL_7_OFFSET                                                               (7)
  #define RTL8390_BIST_PG_MEM_BIST_FAIL_7_MASK                                                                 (0x1 << RTL8390_BIST_PG_MEM_BIST_FAIL_7_OFFSET)
  #define RTL8390_BIST_PG_MEM_BIST_FAIL_6_OFFSET                                                               (6)
  #define RTL8390_BIST_PG_MEM_BIST_FAIL_6_MASK                                                                 (0x1 << RTL8390_BIST_PG_MEM_BIST_FAIL_6_OFFSET)
  #define RTL8390_BIST_PG_MEM_BIST_FAIL_5_OFFSET                                                               (5)
  #define RTL8390_BIST_PG_MEM_BIST_FAIL_5_MASK                                                                 (0x1 << RTL8390_BIST_PG_MEM_BIST_FAIL_5_OFFSET)
  #define RTL8390_BIST_PG_MEM_BIST_FAIL_4_OFFSET                                                               (4)
  #define RTL8390_BIST_PG_MEM_BIST_FAIL_4_MASK                                                                 (0x1 << RTL8390_BIST_PG_MEM_BIST_FAIL_4_OFFSET)
  #define RTL8390_BIST_PG_MEM_BIST_FAIL_3_OFFSET                                                               (3)
  #define RTL8390_BIST_PG_MEM_BIST_FAIL_3_MASK                                                                 (0x1 << RTL8390_BIST_PG_MEM_BIST_FAIL_3_OFFSET)
  #define RTL8390_BIST_PG_MEM_BIST_FAIL_2_OFFSET                                                               (2)
  #define RTL8390_BIST_PG_MEM_BIST_FAIL_2_MASK                                                                 (0x1 << RTL8390_BIST_PG_MEM_BIST_FAIL_2_OFFSET)
  #define RTL8390_BIST_PG_MEM_BIST_FAIL_1_OFFSET                                                               (1)
  #define RTL8390_BIST_PG_MEM_BIST_FAIL_1_MASK                                                                 (0x1 << RTL8390_BIST_PG_MEM_BIST_FAIL_1_OFFSET)
  #define RTL8390_BIST_PG_MEM_BIST_FAIL_0_OFFSET                                                               (0)
  #define RTL8390_BIST_PG_MEM_BIST_FAIL_0_MASK                                                                 (0x1 << RTL8390_BIST_PG_MEM_BIST_FAIL_0_OFFSET)

#define RTL8390_BIST_PH_MEM_ADDR                                                                               (0x6804)
  #define RTL8390_BIST_PH_MEM_BIST_DISABLE_OFFSET                                                              (31)
  #define RTL8390_BIST_PH_MEM_BIST_DISABLE_MASK                                                                (0x1 << RTL8390_BIST_PH_MEM_BIST_DISABLE_OFFSET)
  #define RTL8390_BIST_PH_MEM_BIST_DONE_OFFSET                                                                 (30)
  #define RTL8390_BIST_PH_MEM_BIST_DONE_MASK                                                                   (0x1 << RTL8390_BIST_PH_MEM_BIST_DONE_OFFSET)
  #define RTL8390_BIST_PH_MEM_DRF_BIST_DONE_OFFSET                                                             (29)
  #define RTL8390_BIST_PH_MEM_DRF_BIST_DONE_MASK                                                               (0x1 << RTL8390_BIST_PH_MEM_DRF_BIST_DONE_OFFSET)
  #define RTL8390_BIST_PH_MEM_DRF_BIST_PAUSE_OFFSET                                                            (28)
  #define RTL8390_BIST_PH_MEM_DRF_BIST_PAUSE_MASK                                                              (0x1 << RTL8390_BIST_PH_MEM_DRF_BIST_PAUSE_OFFSET)
  #define RTL8390_BIST_PH_MEM_DRF_FAIL_9_OFFSET                                                                (25)
  #define RTL8390_BIST_PH_MEM_DRF_FAIL_9_MASK                                                                  (0x1 << RTL8390_BIST_PH_MEM_DRF_FAIL_9_OFFSET)
  #define RTL8390_BIST_PH_MEM_DRF_FAIL_8_OFFSET                                                                (24)
  #define RTL8390_BIST_PH_MEM_DRF_FAIL_8_MASK                                                                  (0x1 << RTL8390_BIST_PH_MEM_DRF_FAIL_8_OFFSET)
  #define RTL8390_BIST_PH_MEM_DRF_FAIL_7_OFFSET                                                                (23)
  #define RTL8390_BIST_PH_MEM_DRF_FAIL_7_MASK                                                                  (0x1 << RTL8390_BIST_PH_MEM_DRF_FAIL_7_OFFSET)
  #define RTL8390_BIST_PH_MEM_DRF_FAIL_6_OFFSET                                                                (22)
  #define RTL8390_BIST_PH_MEM_DRF_FAIL_6_MASK                                                                  (0x1 << RTL8390_BIST_PH_MEM_DRF_FAIL_6_OFFSET)
  #define RTL8390_BIST_PH_MEM_DRF_FAIL_5_OFFSET                                                                (21)
  #define RTL8390_BIST_PH_MEM_DRF_FAIL_5_MASK                                                                  (0x1 << RTL8390_BIST_PH_MEM_DRF_FAIL_5_OFFSET)
  #define RTL8390_BIST_PH_MEM_DRF_FAIL_4_OFFSET                                                                (20)
  #define RTL8390_BIST_PH_MEM_DRF_FAIL_4_MASK                                                                  (0x1 << RTL8390_BIST_PH_MEM_DRF_FAIL_4_OFFSET)
  #define RTL8390_BIST_PH_MEM_DRF_FAIL_3_OFFSET                                                                (19)
  #define RTL8390_BIST_PH_MEM_DRF_FAIL_3_MASK                                                                  (0x1 << RTL8390_BIST_PH_MEM_DRF_FAIL_3_OFFSET)
  #define RTL8390_BIST_PH_MEM_DRF_FAIL_2_OFFSET                                                                (18)
  #define RTL8390_BIST_PH_MEM_DRF_FAIL_2_MASK                                                                  (0x1 << RTL8390_BIST_PH_MEM_DRF_FAIL_2_OFFSET)
  #define RTL8390_BIST_PH_MEM_DRF_FAIL_1_OFFSET                                                                (17)
  #define RTL8390_BIST_PH_MEM_DRF_FAIL_1_MASK                                                                  (0x1 << RTL8390_BIST_PH_MEM_DRF_FAIL_1_OFFSET)
  #define RTL8390_BIST_PH_MEM_DRF_FAIL_0_OFFSET                                                                (16)
  #define RTL8390_BIST_PH_MEM_DRF_FAIL_0_MASK                                                                  (0x1 << RTL8390_BIST_PH_MEM_DRF_FAIL_0_OFFSET)
  #define RTL8390_BIST_PH_MEM_BIST_FAIL_9_OFFSET                                                               (9)
  #define RTL8390_BIST_PH_MEM_BIST_FAIL_9_MASK                                                                 (0x1 << RTL8390_BIST_PH_MEM_BIST_FAIL_9_OFFSET)
  #define RTL8390_BIST_PH_MEM_BIST_FAIL_8_OFFSET                                                               (8)
  #define RTL8390_BIST_PH_MEM_BIST_FAIL_8_MASK                                                                 (0x1 << RTL8390_BIST_PH_MEM_BIST_FAIL_8_OFFSET)
  #define RTL8390_BIST_PH_MEM_BIST_FAIL_7_OFFSET                                                               (7)
  #define RTL8390_BIST_PH_MEM_BIST_FAIL_7_MASK                                                                 (0x1 << RTL8390_BIST_PH_MEM_BIST_FAIL_7_OFFSET)
  #define RTL8390_BIST_PH_MEM_BIST_FAIL_6_OFFSET                                                               (6)
  #define RTL8390_BIST_PH_MEM_BIST_FAIL_6_MASK                                                                 (0x1 << RTL8390_BIST_PH_MEM_BIST_FAIL_6_OFFSET)
  #define RTL8390_BIST_PH_MEM_BIST_FAIL_5_OFFSET                                                               (5)
  #define RTL8390_BIST_PH_MEM_BIST_FAIL_5_MASK                                                                 (0x1 << RTL8390_BIST_PH_MEM_BIST_FAIL_5_OFFSET)
  #define RTL8390_BIST_PH_MEM_BIST_FAIL_4_OFFSET                                                               (4)
  #define RTL8390_BIST_PH_MEM_BIST_FAIL_4_MASK                                                                 (0x1 << RTL8390_BIST_PH_MEM_BIST_FAIL_4_OFFSET)
  #define RTL8390_BIST_PH_MEM_BIST_FAIL_3_OFFSET                                                               (3)
  #define RTL8390_BIST_PH_MEM_BIST_FAIL_3_MASK                                                                 (0x1 << RTL8390_BIST_PH_MEM_BIST_FAIL_3_OFFSET)
  #define RTL8390_BIST_PH_MEM_BIST_FAIL_2_OFFSET                                                               (2)
  #define RTL8390_BIST_PH_MEM_BIST_FAIL_2_MASK                                                                 (0x1 << RTL8390_BIST_PH_MEM_BIST_FAIL_2_OFFSET)
  #define RTL8390_BIST_PH_MEM_BIST_FAIL_1_OFFSET                                                               (1)
  #define RTL8390_BIST_PH_MEM_BIST_FAIL_1_MASK                                                                 (0x1 << RTL8390_BIST_PH_MEM_BIST_FAIL_1_OFFSET)
  #define RTL8390_BIST_PH_MEM_BIST_FAIL_0_OFFSET                                                               (0)
  #define RTL8390_BIST_PH_MEM_BIST_FAIL_0_MASK                                                                 (0x1 << RTL8390_BIST_PH_MEM_BIST_FAIL_0_OFFSET)

#define RTL8390_BIST_PT_MEM_ADDR                                                                               (0x6808)
  #define RTL8390_BIST_PT_MEM_BIST_DISABLE_OFFSET                                                              (31)
  #define RTL8390_BIST_PT_MEM_BIST_DISABLE_MASK                                                                (0x1 << RTL8390_BIST_PT_MEM_BIST_DISABLE_OFFSET)
  #define RTL8390_BIST_PT_MEM_BIST_DONE_OFFSET                                                                 (30)
  #define RTL8390_BIST_PT_MEM_BIST_DONE_MASK                                                                   (0x1 << RTL8390_BIST_PT_MEM_BIST_DONE_OFFSET)
  #define RTL8390_BIST_PT_MEM_DRF_BIST_DONE_OFFSET                                                             (29)
  #define RTL8390_BIST_PT_MEM_DRF_BIST_DONE_MASK                                                               (0x1 << RTL8390_BIST_PT_MEM_DRF_BIST_DONE_OFFSET)
  #define RTL8390_BIST_PT_MEM_DRF_BIST_PAUSE_OFFSET                                                            (28)
  #define RTL8390_BIST_PT_MEM_DRF_BIST_PAUSE_MASK                                                              (0x1 << RTL8390_BIST_PT_MEM_DRF_BIST_PAUSE_OFFSET)
  #define RTL8390_BIST_PT_MEM_DRF_FAIL_9_OFFSET                                                                (25)
  #define RTL8390_BIST_PT_MEM_DRF_FAIL_9_MASK                                                                  (0x1 << RTL8390_BIST_PT_MEM_DRF_FAIL_9_OFFSET)
  #define RTL8390_BIST_PT_MEM_DRF_FAIL_8_OFFSET                                                                (24)
  #define RTL8390_BIST_PT_MEM_DRF_FAIL_8_MASK                                                                  (0x1 << RTL8390_BIST_PT_MEM_DRF_FAIL_8_OFFSET)
  #define RTL8390_BIST_PT_MEM_DRF_FAIL_7_OFFSET                                                                (23)
  #define RTL8390_BIST_PT_MEM_DRF_FAIL_7_MASK                                                                  (0x1 << RTL8390_BIST_PT_MEM_DRF_FAIL_7_OFFSET)
  #define RTL8390_BIST_PT_MEM_DRF_FAIL_6_OFFSET                                                                (22)
  #define RTL8390_BIST_PT_MEM_DRF_FAIL_6_MASK                                                                  (0x1 << RTL8390_BIST_PT_MEM_DRF_FAIL_6_OFFSET)
  #define RTL8390_BIST_PT_MEM_DRF_FAIL_5_OFFSET                                                                (21)
  #define RTL8390_BIST_PT_MEM_DRF_FAIL_5_MASK                                                                  (0x1 << RTL8390_BIST_PT_MEM_DRF_FAIL_5_OFFSET)
  #define RTL8390_BIST_PT_MEM_DRF_FAIL_4_OFFSET                                                                (20)
  #define RTL8390_BIST_PT_MEM_DRF_FAIL_4_MASK                                                                  (0x1 << RTL8390_BIST_PT_MEM_DRF_FAIL_4_OFFSET)
  #define RTL8390_BIST_PT_MEM_DRF_FAIL_3_OFFSET                                                                (19)
  #define RTL8390_BIST_PT_MEM_DRF_FAIL_3_MASK                                                                  (0x1 << RTL8390_BIST_PT_MEM_DRF_FAIL_3_OFFSET)
  #define RTL8390_BIST_PT_MEM_DRF_FAIL_2_OFFSET                                                                (18)
  #define RTL8390_BIST_PT_MEM_DRF_FAIL_2_MASK                                                                  (0x1 << RTL8390_BIST_PT_MEM_DRF_FAIL_2_OFFSET)
  #define RTL8390_BIST_PT_MEM_DRF_FAIL_1_OFFSET                                                                (17)
  #define RTL8390_BIST_PT_MEM_DRF_FAIL_1_MASK                                                                  (0x1 << RTL8390_BIST_PT_MEM_DRF_FAIL_1_OFFSET)
  #define RTL8390_BIST_PT_MEM_DRF_FAIL_0_OFFSET                                                                (16)
  #define RTL8390_BIST_PT_MEM_DRF_FAIL_0_MASK                                                                  (0x1 << RTL8390_BIST_PT_MEM_DRF_FAIL_0_OFFSET)
  #define RTL8390_BIST_PT_MEM_BIST_FAIL_9_OFFSET                                                               (9)
  #define RTL8390_BIST_PT_MEM_BIST_FAIL_9_MASK                                                                 (0x1 << RTL8390_BIST_PT_MEM_BIST_FAIL_9_OFFSET)
  #define RTL8390_BIST_PT_MEM_BIST_FAIL_8_OFFSET                                                               (8)
  #define RTL8390_BIST_PT_MEM_BIST_FAIL_8_MASK                                                                 (0x1 << RTL8390_BIST_PT_MEM_BIST_FAIL_8_OFFSET)
  #define RTL8390_BIST_PT_MEM_BIST_FAIL_7_OFFSET                                                               (7)
  #define RTL8390_BIST_PT_MEM_BIST_FAIL_7_MASK                                                                 (0x1 << RTL8390_BIST_PT_MEM_BIST_FAIL_7_OFFSET)
  #define RTL8390_BIST_PT_MEM_BIST_FAIL_6_OFFSET                                                               (6)
  #define RTL8390_BIST_PT_MEM_BIST_FAIL_6_MASK                                                                 (0x1 << RTL8390_BIST_PT_MEM_BIST_FAIL_6_OFFSET)
  #define RTL8390_BIST_PT_MEM_BIST_FAIL_5_OFFSET                                                               (5)
  #define RTL8390_BIST_PT_MEM_BIST_FAIL_5_MASK                                                                 (0x1 << RTL8390_BIST_PT_MEM_BIST_FAIL_5_OFFSET)
  #define RTL8390_BIST_PT_MEM_BIST_FAIL_4_OFFSET                                                               (4)
  #define RTL8390_BIST_PT_MEM_BIST_FAIL_4_MASK                                                                 (0x1 << RTL8390_BIST_PT_MEM_BIST_FAIL_4_OFFSET)
  #define RTL8390_BIST_PT_MEM_BIST_FAIL_3_OFFSET                                                               (3)
  #define RTL8390_BIST_PT_MEM_BIST_FAIL_3_MASK                                                                 (0x1 << RTL8390_BIST_PT_MEM_BIST_FAIL_3_OFFSET)
  #define RTL8390_BIST_PT_MEM_BIST_FAIL_2_OFFSET                                                               (2)
  #define RTL8390_BIST_PT_MEM_BIST_FAIL_2_MASK                                                                 (0x1 << RTL8390_BIST_PT_MEM_BIST_FAIL_2_OFFSET)
  #define RTL8390_BIST_PT_MEM_BIST_FAIL_1_OFFSET                                                               (1)
  #define RTL8390_BIST_PT_MEM_BIST_FAIL_1_MASK                                                                 (0x1 << RTL8390_BIST_PT_MEM_BIST_FAIL_1_OFFSET)
  #define RTL8390_BIST_PT_MEM_BIST_FAIL_0_OFFSET                                                               (0)
  #define RTL8390_BIST_PT_MEM_BIST_FAIL_0_MASK                                                                 (0x1 << RTL8390_BIST_PT_MEM_BIST_FAIL_0_OFFSET)

#define RTL8390_BIST_ENCAP_MEM_1_ADDR                                                                          (0x680C)
  #define RTL8390_BIST_ENCAP_MEM_1_BIST_DISABLE_OFFSET                                                         (31)
  #define RTL8390_BIST_ENCAP_MEM_1_BIST_DISABLE_MASK                                                           (0x1 << RTL8390_BIST_ENCAP_MEM_1_BIST_DISABLE_OFFSET)
  #define RTL8390_BIST_ENCAP_MEM_1_BIST_DONE_OFFSET                                                            (30)
  #define RTL8390_BIST_ENCAP_MEM_1_BIST_DONE_MASK                                                              (0x1 << RTL8390_BIST_ENCAP_MEM_1_BIST_DONE_OFFSET)
  #define RTL8390_BIST_ENCAP_MEM_1_DRF_BIST_DONE_OFFSET                                                        (29)
  #define RTL8390_BIST_ENCAP_MEM_1_DRF_BIST_DONE_MASK                                                          (0x1 << RTL8390_BIST_ENCAP_MEM_1_DRF_BIST_DONE_OFFSET)
  #define RTL8390_BIST_ENCAP_MEM_1_DRF_BIST_PAUSE_OFFSET                                                       (28)
  #define RTL8390_BIST_ENCAP_MEM_1_DRF_BIST_PAUSE_MASK                                                         (0x1 << RTL8390_BIST_ENCAP_MEM_1_DRF_BIST_PAUSE_OFFSET)
  #define RTL8390_BIST_ENCAP_MEM_1_DRF_FAIL_5_OFFSET                                                           (21)
  #define RTL8390_BIST_ENCAP_MEM_1_DRF_FAIL_5_MASK                                                             (0x1 << RTL8390_BIST_ENCAP_MEM_1_DRF_FAIL_5_OFFSET)
  #define RTL8390_BIST_ENCAP_MEM_1_DRF_FAIL_4_OFFSET                                                           (20)
  #define RTL8390_BIST_ENCAP_MEM_1_DRF_FAIL_4_MASK                                                             (0x1 << RTL8390_BIST_ENCAP_MEM_1_DRF_FAIL_4_OFFSET)
  #define RTL8390_BIST_ENCAP_MEM_1_DRF_FAIL_3_OFFSET                                                           (19)
  #define RTL8390_BIST_ENCAP_MEM_1_DRF_FAIL_3_MASK                                                             (0x1 << RTL8390_BIST_ENCAP_MEM_1_DRF_FAIL_3_OFFSET)
  #define RTL8390_BIST_ENCAP_MEM_1_DRF_FAIL_2_OFFSET                                                           (18)
  #define RTL8390_BIST_ENCAP_MEM_1_DRF_FAIL_2_MASK                                                             (0x1 << RTL8390_BIST_ENCAP_MEM_1_DRF_FAIL_2_OFFSET)
  #define RTL8390_BIST_ENCAP_MEM_1_DRF_FAIL_1_OFFSET                                                           (17)
  #define RTL8390_BIST_ENCAP_MEM_1_DRF_FAIL_1_MASK                                                             (0x1 << RTL8390_BIST_ENCAP_MEM_1_DRF_FAIL_1_OFFSET)
  #define RTL8390_BIST_ENCAP_MEM_1_DRF_FAIL_0_OFFSET                                                           (16)
  #define RTL8390_BIST_ENCAP_MEM_1_DRF_FAIL_0_MASK                                                             (0x1 << RTL8390_BIST_ENCAP_MEM_1_DRF_FAIL_0_OFFSET)
  #define RTL8390_BIST_ENCAP_MEM_1_BIST_FAIL_5_OFFSET                                                          (5)
  #define RTL8390_BIST_ENCAP_MEM_1_BIST_FAIL_5_MASK                                                            (0x1 << RTL8390_BIST_ENCAP_MEM_1_BIST_FAIL_5_OFFSET)
  #define RTL8390_BIST_ENCAP_MEM_1_BIST_FAIL_4_OFFSET                                                          (4)
  #define RTL8390_BIST_ENCAP_MEM_1_BIST_FAIL_4_MASK                                                            (0x1 << RTL8390_BIST_ENCAP_MEM_1_BIST_FAIL_4_OFFSET)
  #define RTL8390_BIST_ENCAP_MEM_1_BIST_FAIL_3_OFFSET                                                          (3)
  #define RTL8390_BIST_ENCAP_MEM_1_BIST_FAIL_3_MASK                                                            (0x1 << RTL8390_BIST_ENCAP_MEM_1_BIST_FAIL_3_OFFSET)
  #define RTL8390_BIST_ENCAP_MEM_1_BIST_FAIL_2_OFFSET                                                          (2)
  #define RTL8390_BIST_ENCAP_MEM_1_BIST_FAIL_2_MASK                                                            (0x1 << RTL8390_BIST_ENCAP_MEM_1_BIST_FAIL_2_OFFSET)
  #define RTL8390_BIST_ENCAP_MEM_1_BIST_FAIL_1_OFFSET                                                          (1)
  #define RTL8390_BIST_ENCAP_MEM_1_BIST_FAIL_1_MASK                                                            (0x1 << RTL8390_BIST_ENCAP_MEM_1_BIST_FAIL_1_OFFSET)
  #define RTL8390_BIST_ENCAP_MEM_1_BIST_FAIL_0_OFFSET                                                          (0)
  #define RTL8390_BIST_ENCAP_MEM_1_BIST_FAIL_0_MASK                                                            (0x1 << RTL8390_BIST_ENCAP_MEM_1_BIST_FAIL_0_OFFSET)

#define RTL8390_BIST_ENCAP_MEM_0_ADDR                                                                          (0x6810)
  #define RTL8390_BIST_ENCAP_MEM_0_BIST_DISABLE_OFFSET                                                         (31)
  #define RTL8390_BIST_ENCAP_MEM_0_BIST_DISABLE_MASK                                                           (0x1 << RTL8390_BIST_ENCAP_MEM_0_BIST_DISABLE_OFFSET)
  #define RTL8390_BIST_ENCAP_MEM_0_BIST_DONE_OFFSET                                                            (30)
  #define RTL8390_BIST_ENCAP_MEM_0_BIST_DONE_MASK                                                              (0x1 << RTL8390_BIST_ENCAP_MEM_0_BIST_DONE_OFFSET)
  #define RTL8390_BIST_ENCAP_MEM_0_DRF_BIST_DONE_OFFSET                                                        (29)
  #define RTL8390_BIST_ENCAP_MEM_0_DRF_BIST_DONE_MASK                                                          (0x1 << RTL8390_BIST_ENCAP_MEM_0_DRF_BIST_DONE_OFFSET)
  #define RTL8390_BIST_ENCAP_MEM_0_DRF_BIST_PAUSE_OFFSET                                                       (28)
  #define RTL8390_BIST_ENCAP_MEM_0_DRF_BIST_PAUSE_MASK                                                         (0x1 << RTL8390_BIST_ENCAP_MEM_0_DRF_BIST_PAUSE_OFFSET)
  #define RTL8390_BIST_ENCAP_MEM_0_DRF_FAIL_2_OFFSET                                                           (18)
  #define RTL8390_BIST_ENCAP_MEM_0_DRF_FAIL_2_MASK                                                             (0x1 << RTL8390_BIST_ENCAP_MEM_0_DRF_FAIL_2_OFFSET)
  #define RTL8390_BIST_ENCAP_MEM_0_DRF_FAIL_1_OFFSET                                                           (17)
  #define RTL8390_BIST_ENCAP_MEM_0_DRF_FAIL_1_MASK                                                             (0x1 << RTL8390_BIST_ENCAP_MEM_0_DRF_FAIL_1_OFFSET)
  #define RTL8390_BIST_ENCAP_MEM_0_DRF_FAIL_0_OFFSET                                                           (16)
  #define RTL8390_BIST_ENCAP_MEM_0_DRF_FAIL_0_MASK                                                             (0x1 << RTL8390_BIST_ENCAP_MEM_0_DRF_FAIL_0_OFFSET)
  #define RTL8390_BIST_ENCAP_MEM_0_BIST_FAIL_2_OFFSET                                                          (2)
  #define RTL8390_BIST_ENCAP_MEM_0_BIST_FAIL_2_MASK                                                            (0x1 << RTL8390_BIST_ENCAP_MEM_0_BIST_FAIL_2_OFFSET)
  #define RTL8390_BIST_ENCAP_MEM_0_BIST_FAIL_1_OFFSET                                                          (1)
  #define RTL8390_BIST_ENCAP_MEM_0_BIST_FAIL_1_MASK                                                            (0x1 << RTL8390_BIST_ENCAP_MEM_0_BIST_FAIL_1_OFFSET)
  #define RTL8390_BIST_ENCAP_MEM_0_BIST_FAIL_0_OFFSET                                                          (0)
  #define RTL8390_BIST_ENCAP_MEM_0_BIST_FAIL_0_MASK                                                            (0x1 << RTL8390_BIST_ENCAP_MEM_0_BIST_FAIL_0_OFFSET)

#define RTL8390_BIST_ENCAP_TCAM_ADDR                                                                           (0x6814)
  #define RTL8390_BIST_ENCAP_TCAM_BIST_DISABLE_OFFSET                                                          (31)
  #define RTL8390_BIST_ENCAP_TCAM_BIST_DISABLE_MASK                                                            (0x1 << RTL8390_BIST_ENCAP_TCAM_BIST_DISABLE_OFFSET)
  #define RTL8390_BIST_ENCAP_TCAM_BIST_DONE_OFFSET                                                             (30)
  #define RTL8390_BIST_ENCAP_TCAM_BIST_DONE_MASK                                                               (0x1 << RTL8390_BIST_ENCAP_TCAM_BIST_DONE_OFFSET)
  #define RTL8390_BIST_ENCAP_TCAM_DRF_BIST_DONE_OFFSET                                                         (29)
  #define RTL8390_BIST_ENCAP_TCAM_DRF_BIST_DONE_MASK                                                           (0x1 << RTL8390_BIST_ENCAP_TCAM_DRF_BIST_DONE_OFFSET)
  #define RTL8390_BIST_ENCAP_TCAM_DRF_BIST_PAUSE_OFFSET                                                        (28)
  #define RTL8390_BIST_ENCAP_TCAM_DRF_BIST_PAUSE_MASK                                                          (0x1 << RTL8390_BIST_ENCAP_TCAM_DRF_BIST_PAUSE_OFFSET)
  #define RTL8390_BIST_ENCAP_TCAM_DRF_FAIL_7_OFFSET                                                            (23)
  #define RTL8390_BIST_ENCAP_TCAM_DRF_FAIL_7_MASK                                                              (0x1 << RTL8390_BIST_ENCAP_TCAM_DRF_FAIL_7_OFFSET)
  #define RTL8390_BIST_ENCAP_TCAM_DRF_FAIL_6_OFFSET                                                            (22)
  #define RTL8390_BIST_ENCAP_TCAM_DRF_FAIL_6_MASK                                                              (0x1 << RTL8390_BIST_ENCAP_TCAM_DRF_FAIL_6_OFFSET)
  #define RTL8390_BIST_ENCAP_TCAM_DRF_FAIL_5_OFFSET                                                            (21)
  #define RTL8390_BIST_ENCAP_TCAM_DRF_FAIL_5_MASK                                                              (0x1 << RTL8390_BIST_ENCAP_TCAM_DRF_FAIL_5_OFFSET)
  #define RTL8390_BIST_ENCAP_TCAM_DRF_FAIL_4_OFFSET                                                            (20)
  #define RTL8390_BIST_ENCAP_TCAM_DRF_FAIL_4_MASK                                                              (0x1 << RTL8390_BIST_ENCAP_TCAM_DRF_FAIL_4_OFFSET)
  #define RTL8390_BIST_ENCAP_TCAM_DRF_FAIL_3_OFFSET                                                            (19)
  #define RTL8390_BIST_ENCAP_TCAM_DRF_FAIL_3_MASK                                                              (0x1 << RTL8390_BIST_ENCAP_TCAM_DRF_FAIL_3_OFFSET)
  #define RTL8390_BIST_ENCAP_TCAM_DRF_FAIL_2_OFFSET                                                            (18)
  #define RTL8390_BIST_ENCAP_TCAM_DRF_FAIL_2_MASK                                                              (0x1 << RTL8390_BIST_ENCAP_TCAM_DRF_FAIL_2_OFFSET)
  #define RTL8390_BIST_ENCAP_TCAM_DRF_FAIL_1_OFFSET                                                            (17)
  #define RTL8390_BIST_ENCAP_TCAM_DRF_FAIL_1_MASK                                                              (0x1 << RTL8390_BIST_ENCAP_TCAM_DRF_FAIL_1_OFFSET)
  #define RTL8390_BIST_ENCAP_TCAM_DRF_FAIL_0_OFFSET                                                            (16)
  #define RTL8390_BIST_ENCAP_TCAM_DRF_FAIL_0_MASK                                                              (0x1 << RTL8390_BIST_ENCAP_TCAM_DRF_FAIL_0_OFFSET)
  #define RTL8390_BIST_ENCAP_TCAM_BIST_FAIL_7_OFFSET                                                           (7)
  #define RTL8390_BIST_ENCAP_TCAM_BIST_FAIL_7_MASK                                                             (0x1 << RTL8390_BIST_ENCAP_TCAM_BIST_FAIL_7_OFFSET)
  #define RTL8390_BIST_ENCAP_TCAM_BIST_FAIL_6_OFFSET                                                           (6)
  #define RTL8390_BIST_ENCAP_TCAM_BIST_FAIL_6_MASK                                                             (0x1 << RTL8390_BIST_ENCAP_TCAM_BIST_FAIL_6_OFFSET)
  #define RTL8390_BIST_ENCAP_TCAM_BIST_FAIL_5_OFFSET                                                           (5)
  #define RTL8390_BIST_ENCAP_TCAM_BIST_FAIL_5_MASK                                                             (0x1 << RTL8390_BIST_ENCAP_TCAM_BIST_FAIL_5_OFFSET)
  #define RTL8390_BIST_ENCAP_TCAM_BIST_FAIL_4_OFFSET                                                           (4)
  #define RTL8390_BIST_ENCAP_TCAM_BIST_FAIL_4_MASK                                                             (0x1 << RTL8390_BIST_ENCAP_TCAM_BIST_FAIL_4_OFFSET)
  #define RTL8390_BIST_ENCAP_TCAM_BIST_FAIL_3_OFFSET                                                           (3)
  #define RTL8390_BIST_ENCAP_TCAM_BIST_FAIL_3_MASK                                                             (0x1 << RTL8390_BIST_ENCAP_TCAM_BIST_FAIL_3_OFFSET)
  #define RTL8390_BIST_ENCAP_TCAM_BIST_FAIL_2_OFFSET                                                           (2)
  #define RTL8390_BIST_ENCAP_TCAM_BIST_FAIL_2_MASK                                                             (0x1 << RTL8390_BIST_ENCAP_TCAM_BIST_FAIL_2_OFFSET)
  #define RTL8390_BIST_ENCAP_TCAM_BIST_FAIL_1_OFFSET                                                           (1)
  #define RTL8390_BIST_ENCAP_TCAM_BIST_FAIL_1_MASK                                                             (0x1 << RTL8390_BIST_ENCAP_TCAM_BIST_FAIL_1_OFFSET)
  #define RTL8390_BIST_ENCAP_TCAM_BIST_FAIL_0_OFFSET                                                           (0)
  #define RTL8390_BIST_ENCAP_TCAM_BIST_FAIL_0_MASK                                                             (0x1 << RTL8390_BIST_ENCAP_TCAM_BIST_FAIL_0_OFFSET)

#define RTL8390_BISR_UNTAG_MEM_ADDR                                                                            (0x6818)
  #define RTL8390_BISR_UNTAG_MEM_BISR_DISABLE_OFFSET                                                           (31)
  #define RTL8390_BISR_UNTAG_MEM_BISR_DISABLE_MASK                                                             (0x1 << RTL8390_BISR_UNTAG_MEM_BISR_DISABLE_OFFSET)
  #define RTL8390_BISR_UNTAG_MEM_BISR_DONE_OFFSET                                                              (30)
  #define RTL8390_BISR_UNTAG_MEM_BISR_DONE_MASK                                                                (0x1 << RTL8390_BISR_UNTAG_MEM_BISR_DONE_OFFSET)
  #define RTL8390_BISR_UNTAG_MEM_DRF_BISR_DONE_OFFSET                                                          (29)
  #define RTL8390_BISR_UNTAG_MEM_DRF_BISR_DONE_MASK                                                            (0x1 << RTL8390_BISR_UNTAG_MEM_DRF_BISR_DONE_OFFSET)
  #define RTL8390_BISR_UNTAG_MEM_DRF_BISR_PAUSE_OFFSET                                                         (28)
  #define RTL8390_BISR_UNTAG_MEM_DRF_BISR_PAUSE_MASK                                                           (0x1 << RTL8390_BISR_UNTAG_MEM_DRF_BISR_PAUSE_OFFSET)
  #define RTL8390_BISR_UNTAG_MEM_DRF_FAIL_0_OFFSET                                                             (16)
  #define RTL8390_BISR_UNTAG_MEM_DRF_FAIL_0_MASK                                                               (0x1 << RTL8390_BISR_UNTAG_MEM_DRF_FAIL_0_OFFSET)
  #define RTL8390_BISR_UNTAG_MEM_BISR_REPAIRED_OFFSET                                                          (8)
  #define RTL8390_BISR_UNTAG_MEM_BISR_REPAIRED_MASK                                                            (0x1 << RTL8390_BISR_UNTAG_MEM_BISR_REPAIRED_OFFSET)
  #define RTL8390_BISR_UNTAG_MEM_BISR_FAIL_0_OFFSET                                                            (0)
  #define RTL8390_BISR_UNTAG_MEM_BISR_FAIL_0_MASK                                                              (0x1 << RTL8390_BISR_UNTAG_MEM_BISR_FAIL_0_OFFSET)

#define RTL8390_BISR_INFO_UNTAG_MEM_ADDR                                                                       (0x681C)
  #define RTL8390_BISR_INFO_UNTAG_MEM_BISR_OUT_OFFSET                                                          (0)
  #define RTL8390_BISR_INFO_UNTAG_MEM_BISR_OUT_MASK                                                            (0x7F << RTL8390_BISR_INFO_UNTAG_MEM_BISR_OUT_OFFSET)

#define RTL8390_BISR_ENCAP_DVS_CTRL_ADDR                                                                       (0x6820)
  #define RTL8390_BISR_ENCAP_DVS_CTRL_DVSE_1_OFFSET                                                            (8)
  #define RTL8390_BISR_ENCAP_DVS_CTRL_DVSE_1_MASK                                                              (0x1 << RTL8390_BISR_ENCAP_DVS_CTRL_DVSE_1_OFFSET)
  #define RTL8390_BISR_ENCAP_DVS_CTRL_DVS_1_OFFSET                                                             (5)
  #define RTL8390_BISR_ENCAP_DVS_CTRL_DVS_1_MASK                                                               (0x7 << RTL8390_BISR_ENCAP_DVS_CTRL_DVS_1_OFFSET)
  #define RTL8390_BISR_ENCAP_DVS_CTRL_DVSE_OFFSET                                                              (4)
  #define RTL8390_BISR_ENCAP_DVS_CTRL_DVSE_MASK                                                                (0x1 << RTL8390_BISR_ENCAP_DVS_CTRL_DVSE_OFFSET)
  #define RTL8390_BISR_ENCAP_DVS_CTRL_DVS_OFFSET                                                               (0)
  #define RTL8390_BISR_ENCAP_DVS_CTRL_DVS_MASK                                                                 (0xF << RTL8390_BISR_ENCAP_DVS_CTRL_DVS_OFFSET)

#define RTL8390_BIST_CTL_MAC1_ADDR(port)                                                                       (0x5000 + (((port) << 2))) /* port: 0-8 */
  #define RTL8390_BIST_CTL_MAC1_DISABLE_OFFSET                                                                 (31)
  #define RTL8390_BIST_CTL_MAC1_DISABLE_MASK                                                                   (0x1 << RTL8390_BIST_CTL_MAC1_DISABLE_OFFSET)
  #define RTL8390_BIST_CTL_MAC1_DONE_OFFSET                                                                    (30)
  #define RTL8390_BIST_CTL_MAC1_DONE_MASK                                                                      (0x1 << RTL8390_BIST_CTL_MAC1_DONE_OFFSET)
  #define RTL8390_BIST_CTL_MAC1_DRF_DONE_OFFSET                                                                (29)
  #define RTL8390_BIST_CTL_MAC1_DRF_DONE_MASK                                                                  (0x1 << RTL8390_BIST_CTL_MAC1_DRF_DONE_OFFSET)
  #define RTL8390_BIST_CTL_MAC1_DRF_PAUSE_OFFSET                                                               (28)
  #define RTL8390_BIST_CTL_MAC1_DRF_PAUSE_MASK                                                                 (0x1 << RTL8390_BIST_CTL_MAC1_DRF_PAUSE_OFFSET)
  #define RTL8390_BIST_CTL_MAC1_DRF_PORT5_FAIL_OFFSET                                                          (21)
  #define RTL8390_BIST_CTL_MAC1_DRF_PORT5_FAIL_MASK                                                            (0x1 << RTL8390_BIST_CTL_MAC1_DRF_PORT5_FAIL_OFFSET)
  #define RTL8390_BIST_CTL_MAC1_DRF_PORT4_FAIL_OFFSET                                                          (20)
  #define RTL8390_BIST_CTL_MAC1_DRF_PORT4_FAIL_MASK                                                            (0x1 << RTL8390_BIST_CTL_MAC1_DRF_PORT4_FAIL_OFFSET)
  #define RTL8390_BIST_CTL_MAC1_DRF_PORT3_FAIL_OFFSET                                                          (19)
  #define RTL8390_BIST_CTL_MAC1_DRF_PORT3_FAIL_MASK                                                            (0x1 << RTL8390_BIST_CTL_MAC1_DRF_PORT3_FAIL_OFFSET)
  #define RTL8390_BIST_CTL_MAC1_DRF_PORT2_FAIL_OFFSET                                                          (18)
  #define RTL8390_BIST_CTL_MAC1_DRF_PORT2_FAIL_MASK                                                            (0x1 << RTL8390_BIST_CTL_MAC1_DRF_PORT2_FAIL_OFFSET)
  #define RTL8390_BIST_CTL_MAC1_DRF_PORT1_FAIL_OFFSET                                                          (17)
  #define RTL8390_BIST_CTL_MAC1_DRF_PORT1_FAIL_MASK                                                            (0x1 << RTL8390_BIST_CTL_MAC1_DRF_PORT1_FAIL_OFFSET)
  #define RTL8390_BIST_CTL_MAC1_DRF_PORT0_FAIL_OFFSET                                                          (16)
  #define RTL8390_BIST_CTL_MAC1_DRF_PORT0_FAIL_MASK                                                            (0x1 << RTL8390_BIST_CTL_MAC1_DRF_PORT0_FAIL_OFFSET)
  #define RTL8390_BIST_CTL_MAC1_PORT5_FAIL_OFFSET                                                              (5)
  #define RTL8390_BIST_CTL_MAC1_PORT5_FAIL_MASK                                                                (0x1 << RTL8390_BIST_CTL_MAC1_PORT5_FAIL_OFFSET)
  #define RTL8390_BIST_CTL_MAC1_PORT4_FAIL_OFFSET                                                              (4)
  #define RTL8390_BIST_CTL_MAC1_PORT4_FAIL_MASK                                                                (0x1 << RTL8390_BIST_CTL_MAC1_PORT4_FAIL_OFFSET)
  #define RTL8390_BIST_CTL_MAC1_PORT3_FAIL_OFFSET                                                              (3)
  #define RTL8390_BIST_CTL_MAC1_PORT3_FAIL_MASK                                                                (0x1 << RTL8390_BIST_CTL_MAC1_PORT3_FAIL_OFFSET)
  #define RTL8390_BIST_CTL_MAC1_PORT2_FAIL_OFFSET                                                              (2)
  #define RTL8390_BIST_CTL_MAC1_PORT2_FAIL_MASK                                                                (0x1 << RTL8390_BIST_CTL_MAC1_PORT2_FAIL_OFFSET)
  #define RTL8390_BIST_CTL_MAC1_PORT1_FAIL_OFFSET                                                              (1)
  #define RTL8390_BIST_CTL_MAC1_PORT1_FAIL_MASK                                                                (0x1 << RTL8390_BIST_CTL_MAC1_PORT1_FAIL_OFFSET)
  #define RTL8390_BIST_CTL_MAC1_PORT0_FAIL_OFFSET                                                              (0)
  #define RTL8390_BIST_CTL_MAC1_PORT0_FAIL_MASK                                                                (0x1 << RTL8390_BIST_CTL_MAC1_PORT0_FAIL_OFFSET)

#define RTL8390_BIST_CTL_MAC2_ADDR(port)                                                                       (0x5024 + (((port) << 2))) /* port: 0-8 */
  #define RTL8390_BIST_CTL_MAC2_DISABLE_OFFSET                                                                 (31)
  #define RTL8390_BIST_CTL_MAC2_DISABLE_MASK                                                                   (0x1 << RTL8390_BIST_CTL_MAC2_DISABLE_OFFSET)
  #define RTL8390_BIST_CTL_MAC2_DONE_OFFSET                                                                    (30)
  #define RTL8390_BIST_CTL_MAC2_DONE_MASK                                                                      (0x1 << RTL8390_BIST_CTL_MAC2_DONE_OFFSET)
  #define RTL8390_BIST_CTL_MAC2_DRF_DONE_OFFSET                                                                (29)
  #define RTL8390_BIST_CTL_MAC2_DRF_DONE_MASK                                                                  (0x1 << RTL8390_BIST_CTL_MAC2_DRF_DONE_OFFSET)
  #define RTL8390_BIST_CTL_MAC2_DRF_PAUSE_OFFSET                                                               (28)
  #define RTL8390_BIST_CTL_MAC2_DRF_PAUSE_MASK                                                                 (0x1 << RTL8390_BIST_CTL_MAC2_DRF_PAUSE_OFFSET)
  #define RTL8390_BIST_CTL_MAC2_DRF_PORT5_FAIL_OFFSET                                                          (21)
  #define RTL8390_BIST_CTL_MAC2_DRF_PORT5_FAIL_MASK                                                            (0x1 << RTL8390_BIST_CTL_MAC2_DRF_PORT5_FAIL_OFFSET)
  #define RTL8390_BIST_CTL_MAC2_DRF_PORT4_FAIL_OFFSET                                                          (20)
  #define RTL8390_BIST_CTL_MAC2_DRF_PORT4_FAIL_MASK                                                            (0x1 << RTL8390_BIST_CTL_MAC2_DRF_PORT4_FAIL_OFFSET)
  #define RTL8390_BIST_CTL_MAC2_DRF_PORT3_FAIL_OFFSET                                                          (19)
  #define RTL8390_BIST_CTL_MAC2_DRF_PORT3_FAIL_MASK                                                            (0x1 << RTL8390_BIST_CTL_MAC2_DRF_PORT3_FAIL_OFFSET)
  #define RTL8390_BIST_CTL_MAC2_DRF_PORT2_FAIL_OFFSET                                                          (18)
  #define RTL8390_BIST_CTL_MAC2_DRF_PORT2_FAIL_MASK                                                            (0x1 << RTL8390_BIST_CTL_MAC2_DRF_PORT2_FAIL_OFFSET)
  #define RTL8390_BIST_CTL_MAC2_DRF_PORT1_FAIL_OFFSET                                                          (17)
  #define RTL8390_BIST_CTL_MAC2_DRF_PORT1_FAIL_MASK                                                            (0x1 << RTL8390_BIST_CTL_MAC2_DRF_PORT1_FAIL_OFFSET)
  #define RTL8390_BIST_CTL_MAC2_DRF_PORT0_FAIL_OFFSET                                                          (16)
  #define RTL8390_BIST_CTL_MAC2_DRF_PORT0_FAIL_MASK                                                            (0x1 << RTL8390_BIST_CTL_MAC2_DRF_PORT0_FAIL_OFFSET)
  #define RTL8390_BIST_CTL_MAC2_PORT5_FAIL_OFFSET                                                              (5)
  #define RTL8390_BIST_CTL_MAC2_PORT5_FAIL_MASK                                                                (0x1 << RTL8390_BIST_CTL_MAC2_PORT5_FAIL_OFFSET)
  #define RTL8390_BIST_CTL_MAC2_PORT4_FAIL_OFFSET                                                              (4)
  #define RTL8390_BIST_CTL_MAC2_PORT4_FAIL_MASK                                                                (0x1 << RTL8390_BIST_CTL_MAC2_PORT4_FAIL_OFFSET)
  #define RTL8390_BIST_CTL_MAC2_PORT3_FAIL_OFFSET                                                              (3)
  #define RTL8390_BIST_CTL_MAC2_PORT3_FAIL_MASK                                                                (0x1 << RTL8390_BIST_CTL_MAC2_PORT3_FAIL_OFFSET)
  #define RTL8390_BIST_CTL_MAC2_PORT2_FAIL_OFFSET                                                              (2)
  #define RTL8390_BIST_CTL_MAC2_PORT2_FAIL_MASK                                                                (0x1 << RTL8390_BIST_CTL_MAC2_PORT2_FAIL_OFFSET)
  #define RTL8390_BIST_CTL_MAC2_PORT1_FAIL_OFFSET                                                              (1)
  #define RTL8390_BIST_CTL_MAC2_PORT1_FAIL_MASK                                                                (0x1 << RTL8390_BIST_CTL_MAC2_PORT1_FAIL_OFFSET)
  #define RTL8390_BIST_CTL_MAC2_PORT0_FAIL_OFFSET                                                              (0)
  #define RTL8390_BIST_CTL_MAC2_PORT0_FAIL_MASK                                                                (0x1 << RTL8390_BIST_CTL_MAC2_PORT0_FAIL_OFFSET)

#define RTL8390_BIST_CTL_MAC3_ADDR(port)                                                                       (0x5048 + (((port) << 2))) /* port: 0-3 */
  #define RTL8390_BIST_CTL_MAC3_DISABLE_OFFSET                                                                 (31)
  #define RTL8390_BIST_CTL_MAC3_DISABLE_MASK                                                                   (0x1 << RTL8390_BIST_CTL_MAC3_DISABLE_OFFSET)
  #define RTL8390_BIST_CTL_MAC3_DONE_OFFSET                                                                    (30)
  #define RTL8390_BIST_CTL_MAC3_DONE_MASK                                                                      (0x1 << RTL8390_BIST_CTL_MAC3_DONE_OFFSET)
  #define RTL8390_BIST_CTL_MAC3_DRF_DONE_OFFSET                                                                (29)
  #define RTL8390_BIST_CTL_MAC3_DRF_DONE_MASK                                                                  (0x1 << RTL8390_BIST_CTL_MAC3_DRF_DONE_OFFSET)
  #define RTL8390_BIST_CTL_MAC3_DRF_PAUSE_OFFSET                                                               (28)
  #define RTL8390_BIST_CTL_MAC3_DRF_PAUSE_MASK                                                                 (0x1 << RTL8390_BIST_CTL_MAC3_DRF_PAUSE_OFFSET)
  #define RTL8390_BIST_CTL_MAC3_DRF_PORT5_FAIL_OFFSET                                                          (21)
  #define RTL8390_BIST_CTL_MAC3_DRF_PORT5_FAIL_MASK                                                            (0x1 << RTL8390_BIST_CTL_MAC3_DRF_PORT5_FAIL_OFFSET)
  #define RTL8390_BIST_CTL_MAC3_DRF_PORT4_FAIL_OFFSET                                                          (20)
  #define RTL8390_BIST_CTL_MAC3_DRF_PORT4_FAIL_MASK                                                            (0x1 << RTL8390_BIST_CTL_MAC3_DRF_PORT4_FAIL_OFFSET)
  #define RTL8390_BIST_CTL_MAC3_DRF_PORT3_FAIL_OFFSET                                                          (19)
  #define RTL8390_BIST_CTL_MAC3_DRF_PORT3_FAIL_MASK                                                            (0x1 << RTL8390_BIST_CTL_MAC3_DRF_PORT3_FAIL_OFFSET)
  #define RTL8390_BIST_CTL_MAC3_DRF_PORT2_FAIL_OFFSET                                                          (18)
  #define RTL8390_BIST_CTL_MAC3_DRF_PORT2_FAIL_MASK                                                            (0x1 << RTL8390_BIST_CTL_MAC3_DRF_PORT2_FAIL_OFFSET)
  #define RTL8390_BIST_CTL_MAC3_DRF_PORT1_FAIL_OFFSET                                                          (17)
  #define RTL8390_BIST_CTL_MAC3_DRF_PORT1_FAIL_MASK                                                            (0x1 << RTL8390_BIST_CTL_MAC3_DRF_PORT1_FAIL_OFFSET)
  #define RTL8390_BIST_CTL_MAC3_DRF_PORT0_FAIL_OFFSET                                                          (16)
  #define RTL8390_BIST_CTL_MAC3_DRF_PORT0_FAIL_MASK                                                            (0x1 << RTL8390_BIST_CTL_MAC3_DRF_PORT0_FAIL_OFFSET)
  #define RTL8390_BIST_CTL_MAC3_PORT5_FAIL_OFFSET                                                              (5)
  #define RTL8390_BIST_CTL_MAC3_PORT5_FAIL_MASK                                                                (0x1 << RTL8390_BIST_CTL_MAC3_PORT5_FAIL_OFFSET)
  #define RTL8390_BIST_CTL_MAC3_PORT4_FAIL_OFFSET                                                              (4)
  #define RTL8390_BIST_CTL_MAC3_PORT4_FAIL_MASK                                                                (0x1 << RTL8390_BIST_CTL_MAC3_PORT4_FAIL_OFFSET)
  #define RTL8390_BIST_CTL_MAC3_PORT3_FAIL_OFFSET                                                              (3)
  #define RTL8390_BIST_CTL_MAC3_PORT3_FAIL_MASK                                                                (0x1 << RTL8390_BIST_CTL_MAC3_PORT3_FAIL_OFFSET)
  #define RTL8390_BIST_CTL_MAC3_PORT2_FAIL_OFFSET                                                              (2)
  #define RTL8390_BIST_CTL_MAC3_PORT2_FAIL_MASK                                                                (0x1 << RTL8390_BIST_CTL_MAC3_PORT2_FAIL_OFFSET)
  #define RTL8390_BIST_CTL_MAC3_PORT1_FAIL_OFFSET                                                              (1)
  #define RTL8390_BIST_CTL_MAC3_PORT1_FAIL_MASK                                                                (0x1 << RTL8390_BIST_CTL_MAC3_PORT1_FAIL_OFFSET)
  #define RTL8390_BIST_CTL_MAC3_PORT0_FAIL_OFFSET                                                              (0)
  #define RTL8390_BIST_CTL_MAC3_PORT0_FAIL_MASK                                                                (0x1 << RTL8390_BIST_CTL_MAC3_PORT0_FAIL_OFFSET)

#define RTL8390_BIST_CTL_MAC4_ADDR(port)                                                                       (0x5058 + (((port) << 2))) /* port: 0-3 */
  #define RTL8390_BIST_CTL_MAC4_DISABLE_OFFSET                                                                 (31)
  #define RTL8390_BIST_CTL_MAC4_DISABLE_MASK                                                                   (0x1 << RTL8390_BIST_CTL_MAC4_DISABLE_OFFSET)
  #define RTL8390_BIST_CTL_MAC4_DONE_OFFSET                                                                    (30)
  #define RTL8390_BIST_CTL_MAC4_DONE_MASK                                                                      (0x1 << RTL8390_BIST_CTL_MAC4_DONE_OFFSET)
  #define RTL8390_BIST_CTL_MAC4_DRF_DONE_OFFSET                                                                (29)
  #define RTL8390_BIST_CTL_MAC4_DRF_DONE_MASK                                                                  (0x1 << RTL8390_BIST_CTL_MAC4_DRF_DONE_OFFSET)
  #define RTL8390_BIST_CTL_MAC4_DRF_PAUSE_OFFSET                                                               (28)
  #define RTL8390_BIST_CTL_MAC4_DRF_PAUSE_MASK                                                                 (0x1 << RTL8390_BIST_CTL_MAC4_DRF_PAUSE_OFFSET)
  #define RTL8390_BIST_CTL_MAC4_DRF_PORT5_FAIL_OFFSET                                                          (21)
  #define RTL8390_BIST_CTL_MAC4_DRF_PORT5_FAIL_MASK                                                            (0x1 << RTL8390_BIST_CTL_MAC4_DRF_PORT5_FAIL_OFFSET)
  #define RTL8390_BIST_CTL_MAC4_DRF_PORT4_FAIL_OFFSET                                                          (20)
  #define RTL8390_BIST_CTL_MAC4_DRF_PORT4_FAIL_MASK                                                            (0x1 << RTL8390_BIST_CTL_MAC4_DRF_PORT4_FAIL_OFFSET)
  #define RTL8390_BIST_CTL_MAC4_DRF_PORT3_FAIL_OFFSET                                                          (19)
  #define RTL8390_BIST_CTL_MAC4_DRF_PORT3_FAIL_MASK                                                            (0x1 << RTL8390_BIST_CTL_MAC4_DRF_PORT3_FAIL_OFFSET)
  #define RTL8390_BIST_CTL_MAC4_DRF_PORT2_FAIL_OFFSET                                                          (18)
  #define RTL8390_BIST_CTL_MAC4_DRF_PORT2_FAIL_MASK                                                            (0x1 << RTL8390_BIST_CTL_MAC4_DRF_PORT2_FAIL_OFFSET)
  #define RTL8390_BIST_CTL_MAC4_DRF_PORT1_FAIL_OFFSET                                                          (17)
  #define RTL8390_BIST_CTL_MAC4_DRF_PORT1_FAIL_MASK                                                            (0x1 << RTL8390_BIST_CTL_MAC4_DRF_PORT1_FAIL_OFFSET)
  #define RTL8390_BIST_CTL_MAC4_DRF_PORT0_FAIL_OFFSET                                                          (16)
  #define RTL8390_BIST_CTL_MAC4_DRF_PORT0_FAIL_MASK                                                            (0x1 << RTL8390_BIST_CTL_MAC4_DRF_PORT0_FAIL_OFFSET)
  #define RTL8390_BIST_CTL_MAC4_PORT5_FAIL_OFFSET                                                              (5)
  #define RTL8390_BIST_CTL_MAC4_PORT5_FAIL_MASK                                                                (0x1 << RTL8390_BIST_CTL_MAC4_PORT5_FAIL_OFFSET)
  #define RTL8390_BIST_CTL_MAC4_PORT4_FAIL_OFFSET                                                              (4)
  #define RTL8390_BIST_CTL_MAC4_PORT4_FAIL_MASK                                                                (0x1 << RTL8390_BIST_CTL_MAC4_PORT4_FAIL_OFFSET)
  #define RTL8390_BIST_CTL_MAC4_PORT3_FAIL_OFFSET                                                              (3)
  #define RTL8390_BIST_CTL_MAC4_PORT3_FAIL_MASK                                                                (0x1 << RTL8390_BIST_CTL_MAC4_PORT3_FAIL_OFFSET)
  #define RTL8390_BIST_CTL_MAC4_PORT2_FAIL_OFFSET                                                              (2)
  #define RTL8390_BIST_CTL_MAC4_PORT2_FAIL_MASK                                                                (0x1 << RTL8390_BIST_CTL_MAC4_PORT2_FAIL_OFFSET)
  #define RTL8390_BIST_CTL_MAC4_PORT1_FAIL_OFFSET                                                              (1)
  #define RTL8390_BIST_CTL_MAC4_PORT1_FAIL_MASK                                                                (0x1 << RTL8390_BIST_CTL_MAC4_PORT1_FAIL_OFFSET)
  #define RTL8390_BIST_CTL_MAC4_PORT0_FAIL_OFFSET                                                              (0)
  #define RTL8390_BIST_CTL_MAC4_PORT0_FAIL_MASK                                                                (0x1 << RTL8390_BIST_CTL_MAC4_PORT0_FAIL_OFFSET)

#define RTL8390_BIST_CTL_MAC5_ADDR                                                                             (0x5068)
  #define RTL8390_BIST_CTL_MAC5_DISABLE_OFFSET                                                                 (31)
  #define RTL8390_BIST_CTL_MAC5_DISABLE_MASK                                                                   (0x1 << RTL8390_BIST_CTL_MAC5_DISABLE_OFFSET)
  #define RTL8390_BIST_CTL_MAC5_DONE_OFFSET                                                                    (30)
  #define RTL8390_BIST_CTL_MAC5_DONE_MASK                                                                      (0x1 << RTL8390_BIST_CTL_MAC5_DONE_OFFSET)
  #define RTL8390_BIST_CTL_MAC5_DRF_DONE_OFFSET                                                                (29)
  #define RTL8390_BIST_CTL_MAC5_DRF_DONE_MASK                                                                  (0x1 << RTL8390_BIST_CTL_MAC5_DRF_DONE_OFFSET)
  #define RTL8390_BIST_CTL_MAC5_DRF_PAUSE_OFFSET                                                               (28)
  #define RTL8390_BIST_CTL_MAC5_DRF_PAUSE_MASK                                                                 (0x1 << RTL8390_BIST_CTL_MAC5_DRF_PAUSE_OFFSET)
  #define RTL8390_BIST_CTL_MAC5_DRF_PORT4_FAIL_OFFSET                                                          (20)
  #define RTL8390_BIST_CTL_MAC5_DRF_PORT4_FAIL_MASK                                                            (0x1 << RTL8390_BIST_CTL_MAC5_DRF_PORT4_FAIL_OFFSET)
  #define RTL8390_BIST_CTL_MAC5_DRF_PORT3_FAIL_OFFSET                                                          (19)
  #define RTL8390_BIST_CTL_MAC5_DRF_PORT3_FAIL_MASK                                                            (0x1 << RTL8390_BIST_CTL_MAC5_DRF_PORT3_FAIL_OFFSET)
  #define RTL8390_BIST_CTL_MAC5_DRF_PORT2_FAIL_OFFSET                                                          (18)
  #define RTL8390_BIST_CTL_MAC5_DRF_PORT2_FAIL_MASK                                                            (0x1 << RTL8390_BIST_CTL_MAC5_DRF_PORT2_FAIL_OFFSET)
  #define RTL8390_BIST_CTL_MAC5_DRF_PORT1_FAIL_OFFSET                                                          (17)
  #define RTL8390_BIST_CTL_MAC5_DRF_PORT1_FAIL_MASK                                                            (0x1 << RTL8390_BIST_CTL_MAC5_DRF_PORT1_FAIL_OFFSET)
  #define RTL8390_BIST_CTL_MAC5_DRF_PORT0_FAIL_OFFSET                                                          (16)
  #define RTL8390_BIST_CTL_MAC5_DRF_PORT0_FAIL_MASK                                                            (0x1 << RTL8390_BIST_CTL_MAC5_DRF_PORT0_FAIL_OFFSET)
  #define RTL8390_BIST_CTL_MAC5_PORT4_FAIL_OFFSET                                                              (4)
  #define RTL8390_BIST_CTL_MAC5_PORT4_FAIL_MASK                                                                (0x1 << RTL8390_BIST_CTL_MAC5_PORT4_FAIL_OFFSET)
  #define RTL8390_BIST_CTL_MAC5_PORT3_FAIL_OFFSET                                                              (3)
  #define RTL8390_BIST_CTL_MAC5_PORT3_FAIL_MASK                                                                (0x1 << RTL8390_BIST_CTL_MAC5_PORT3_FAIL_OFFSET)
  #define RTL8390_BIST_CTL_MAC5_PORT2_FAIL_OFFSET                                                              (2)
  #define RTL8390_BIST_CTL_MAC5_PORT2_FAIL_MASK                                                                (0x1 << RTL8390_BIST_CTL_MAC5_PORT2_FAIL_OFFSET)
  #define RTL8390_BIST_CTL_MAC5_PORT1_FAIL_OFFSET                                                              (1)
  #define RTL8390_BIST_CTL_MAC5_PORT1_FAIL_MASK                                                                (0x1 << RTL8390_BIST_CTL_MAC5_PORT1_FAIL_OFFSET)
  #define RTL8390_BIST_CTL_MAC5_PORT0_FAIL_OFFSET                                                              (0)
  #define RTL8390_BIST_CTL_MAC5_PORT0_FAIL_MASK                                                                (0x1 << RTL8390_BIST_CTL_MAC5_PORT0_FAIL_OFFSET)

#define RTL8390_BIST_CTL_ALE1_ADDR                                                                             (0x4000)
  #define RTL8390_BIST_CTL_ALE1_DISABLE_OFFSET                                                                 (31)
  #define RTL8390_BIST_CTL_ALE1_DISABLE_MASK                                                                   (0x1 << RTL8390_BIST_CTL_ALE1_DISABLE_OFFSET)
  #define RTL8390_BIST_CTL_ALE1_DONE_OFFSET                                                                    (30)
  #define RTL8390_BIST_CTL_ALE1_DONE_MASK                                                                      (0x1 << RTL8390_BIST_CTL_ALE1_DONE_OFFSET)
  #define RTL8390_BIST_CTL_ALE1_DRF_DONE_OFFSET                                                                (29)
  #define RTL8390_BIST_CTL_ALE1_DRF_DONE_MASK                                                                  (0x1 << RTL8390_BIST_CTL_ALE1_DRF_DONE_OFFSET)
  #define RTL8390_BIST_CTL_ALE1_DRF_PAUSE_OFFSET                                                               (28)
  #define RTL8390_BIST_CTL_ALE1_DRF_PAUSE_MASK                                                                 (0x1 << RTL8390_BIST_CTL_ALE1_DRF_PAUSE_OFFSET)
  #define RTL8390_BIST_CTL_ALE1_DRF_FAIL_ALE01_3_OFFSET                                                        (19)
  #define RTL8390_BIST_CTL_ALE1_DRF_FAIL_ALE01_3_MASK                                                          (0x1 << RTL8390_BIST_CTL_ALE1_DRF_FAIL_ALE01_3_OFFSET)
  #define RTL8390_BIST_CTL_ALE1_DRF_FAIL_ALE01_2_OFFSET                                                        (18)
  #define RTL8390_BIST_CTL_ALE1_DRF_FAIL_ALE01_2_MASK                                                          (0x1 << RTL8390_BIST_CTL_ALE1_DRF_FAIL_ALE01_2_OFFSET)
  #define RTL8390_BIST_CTL_ALE1_DRF_FAIL_ALE01_1_OFFSET                                                        (17)
  #define RTL8390_BIST_CTL_ALE1_DRF_FAIL_ALE01_1_MASK                                                          (0x1 << RTL8390_BIST_CTL_ALE1_DRF_FAIL_ALE01_1_OFFSET)
  #define RTL8390_BIST_CTL_ALE1_DRF_FAIL_ALE01_0_OFFSET                                                        (16)
  #define RTL8390_BIST_CTL_ALE1_DRF_FAIL_ALE01_0_MASK                                                          (0x1 << RTL8390_BIST_CTL_ALE1_DRF_FAIL_ALE01_0_OFFSET)
  #define RTL8390_BIST_CTL_ALE1_FAIL_ALE01_3_OFFSET                                                            (3)
  #define RTL8390_BIST_CTL_ALE1_FAIL_ALE01_3_MASK                                                              (0x1 << RTL8390_BIST_CTL_ALE1_FAIL_ALE01_3_OFFSET)
  #define RTL8390_BIST_CTL_ALE1_FAIL_ALE01_2_OFFSET                                                            (2)
  #define RTL8390_BIST_CTL_ALE1_FAIL_ALE01_2_MASK                                                              (0x1 << RTL8390_BIST_CTL_ALE1_FAIL_ALE01_2_OFFSET)
  #define RTL8390_BIST_CTL_ALE1_FAIL_ALE01_1_OFFSET                                                            (1)
  #define RTL8390_BIST_CTL_ALE1_FAIL_ALE01_1_MASK                                                              (0x1 << RTL8390_BIST_CTL_ALE1_FAIL_ALE01_1_OFFSET)
  #define RTL8390_BIST_CTL_ALE1_FAIL_ALE01_0_OFFSET                                                            (0)
  #define RTL8390_BIST_CTL_ALE1_FAIL_ALE01_0_MASK                                                              (0x1 << RTL8390_BIST_CTL_ALE1_FAIL_ALE01_0_OFFSET)

#define RTL8390_BIST_CTL_ALE2_ADDR(port)                                                                       (0x4004 + (((port) << 2))) /* port: 0-1 */
  #define RTL8390_BIST_CTL_ALE2_DISABLE_OFFSET                                                                 (31)
  #define RTL8390_BIST_CTL_ALE2_DISABLE_MASK                                                                   (0x1 << RTL8390_BIST_CTL_ALE2_DISABLE_OFFSET)
  #define RTL8390_BIST_CTL_ALE2_DONE_OFFSET                                                                    (30)
  #define RTL8390_BIST_CTL_ALE2_DONE_MASK                                                                      (0x1 << RTL8390_BIST_CTL_ALE2_DONE_OFFSET)
  #define RTL8390_BIST_CTL_ALE2_DRF_DONE_OFFSET                                                                (29)
  #define RTL8390_BIST_CTL_ALE2_DRF_DONE_MASK                                                                  (0x1 << RTL8390_BIST_CTL_ALE2_DRF_DONE_OFFSET)
  #define RTL8390_BIST_CTL_ALE2_DRF_PAUSE_OFFSET                                                               (28)
  #define RTL8390_BIST_CTL_ALE2_DRF_PAUSE_MASK                                                                 (0x1 << RTL8390_BIST_CTL_ALE2_DRF_PAUSE_OFFSET)
  #define RTL8390_BIST_CTL_ALE2_DRF_FAIL_ALE02_8_OFFSET                                                        (24)
  #define RTL8390_BIST_CTL_ALE2_DRF_FAIL_ALE02_8_MASK                                                          (0x1 << RTL8390_BIST_CTL_ALE2_DRF_FAIL_ALE02_8_OFFSET)
  #define RTL8390_BIST_CTL_ALE2_DRF_FAIL_ALE02_7_OFFSET                                                        (23)
  #define RTL8390_BIST_CTL_ALE2_DRF_FAIL_ALE02_7_MASK                                                          (0x1 << RTL8390_BIST_CTL_ALE2_DRF_FAIL_ALE02_7_OFFSET)
  #define RTL8390_BIST_CTL_ALE2_DRF_FAIL_ALE02_6_OFFSET                                                        (22)
  #define RTL8390_BIST_CTL_ALE2_DRF_FAIL_ALE02_6_MASK                                                          (0x1 << RTL8390_BIST_CTL_ALE2_DRF_FAIL_ALE02_6_OFFSET)
  #define RTL8390_BIST_CTL_ALE2_DRF_FAIL_ALE02_5_OFFSET                                                        (21)
  #define RTL8390_BIST_CTL_ALE2_DRF_FAIL_ALE02_5_MASK                                                          (0x1 << RTL8390_BIST_CTL_ALE2_DRF_FAIL_ALE02_5_OFFSET)
  #define RTL8390_BIST_CTL_ALE2_DRF_FAIL_ALE02_4_OFFSET                                                        (20)
  #define RTL8390_BIST_CTL_ALE2_DRF_FAIL_ALE02_4_MASK                                                          (0x1 << RTL8390_BIST_CTL_ALE2_DRF_FAIL_ALE02_4_OFFSET)
  #define RTL8390_BIST_CTL_ALE2_DRF_FAIL_ALE02_3_OFFSET                                                        (19)
  #define RTL8390_BIST_CTL_ALE2_DRF_FAIL_ALE02_3_MASK                                                          (0x1 << RTL8390_BIST_CTL_ALE2_DRF_FAIL_ALE02_3_OFFSET)
  #define RTL8390_BIST_CTL_ALE2_DRF_FAIL_ALE02_2_OFFSET                                                        (18)
  #define RTL8390_BIST_CTL_ALE2_DRF_FAIL_ALE02_2_MASK                                                          (0x1 << RTL8390_BIST_CTL_ALE2_DRF_FAIL_ALE02_2_OFFSET)
  #define RTL8390_BIST_CTL_ALE2_DRF_FAIL_ALE02_1_OFFSET                                                        (17)
  #define RTL8390_BIST_CTL_ALE2_DRF_FAIL_ALE02_1_MASK                                                          (0x1 << RTL8390_BIST_CTL_ALE2_DRF_FAIL_ALE02_1_OFFSET)
  #define RTL8390_BIST_CTL_ALE2_DRF_FAIL_ALE02_0_OFFSET                                                        (16)
  #define RTL8390_BIST_CTL_ALE2_DRF_FAIL_ALE02_0_MASK                                                          (0x1 << RTL8390_BIST_CTL_ALE2_DRF_FAIL_ALE02_0_OFFSET)
  #define RTL8390_BIST_CTL_ALE2_FAIL_ALE02_8_OFFSET                                                            (8)
  #define RTL8390_BIST_CTL_ALE2_FAIL_ALE02_8_MASK                                                              (0x1 << RTL8390_BIST_CTL_ALE2_FAIL_ALE02_8_OFFSET)
  #define RTL8390_BIST_CTL_ALE2_FAIL_ALE02_7_OFFSET                                                            (7)
  #define RTL8390_BIST_CTL_ALE2_FAIL_ALE02_7_MASK                                                              (0x1 << RTL8390_BIST_CTL_ALE2_FAIL_ALE02_7_OFFSET)
  #define RTL8390_BIST_CTL_ALE2_FAIL_ALE02_6_OFFSET                                                            (6)
  #define RTL8390_BIST_CTL_ALE2_FAIL_ALE02_6_MASK                                                              (0x1 << RTL8390_BIST_CTL_ALE2_FAIL_ALE02_6_OFFSET)
  #define RTL8390_BIST_CTL_ALE2_FAIL_ALE02_5_OFFSET                                                            (5)
  #define RTL8390_BIST_CTL_ALE2_FAIL_ALE02_5_MASK                                                              (0x1 << RTL8390_BIST_CTL_ALE2_FAIL_ALE02_5_OFFSET)
  #define RTL8390_BIST_CTL_ALE2_FAIL_ALE02_4_OFFSET                                                            (4)
  #define RTL8390_BIST_CTL_ALE2_FAIL_ALE02_4_MASK                                                              (0x1 << RTL8390_BIST_CTL_ALE2_FAIL_ALE02_4_OFFSET)
  #define RTL8390_BIST_CTL_ALE2_FAIL_ALE02_3_OFFSET                                                            (3)
  #define RTL8390_BIST_CTL_ALE2_FAIL_ALE02_3_MASK                                                              (0x1 << RTL8390_BIST_CTL_ALE2_FAIL_ALE02_3_OFFSET)
  #define RTL8390_BIST_CTL_ALE2_FAIL_ALE02_2_OFFSET                                                            (2)
  #define RTL8390_BIST_CTL_ALE2_FAIL_ALE02_2_MASK                                                              (0x1 << RTL8390_BIST_CTL_ALE2_FAIL_ALE02_2_OFFSET)
  #define RTL8390_BIST_CTL_ALE2_FAIL_ALE02_1_OFFSET                                                            (1)
  #define RTL8390_BIST_CTL_ALE2_FAIL_ALE02_1_MASK                                                              (0x1 << RTL8390_BIST_CTL_ALE2_FAIL_ALE02_1_OFFSET)
  #define RTL8390_BIST_CTL_ALE2_FAIL_ALE02_0_OFFSET                                                            (0)
  #define RTL8390_BIST_CTL_ALE2_FAIL_ALE02_0_MASK                                                              (0x1 << RTL8390_BIST_CTL_ALE2_FAIL_ALE02_0_OFFSET)

#define RTL8390_BIST_CTL_ALE3_ADDR(port)                                                                       (0x400C + (((port) << 2))) /* port: 0-1 */
  #define RTL8390_BIST_CTL_ALE3_DISABLE_OFFSET                                                                 (31)
  #define RTL8390_BIST_CTL_ALE3_DISABLE_MASK                                                                   (0x1 << RTL8390_BIST_CTL_ALE3_DISABLE_OFFSET)
  #define RTL8390_BIST_CTL_ALE3_DONE_OFFSET                                                                    (30)
  #define RTL8390_BIST_CTL_ALE3_DONE_MASK                                                                      (0x1 << RTL8390_BIST_CTL_ALE3_DONE_OFFSET)
  #define RTL8390_BIST_CTL_ALE3_DRF_DONE_OFFSET                                                                (29)
  #define RTL8390_BIST_CTL_ALE3_DRF_DONE_MASK                                                                  (0x1 << RTL8390_BIST_CTL_ALE3_DRF_DONE_OFFSET)
  #define RTL8390_BIST_CTL_ALE3_DRF_PAUSE_OFFSET                                                               (28)
  #define RTL8390_BIST_CTL_ALE3_DRF_PAUSE_MASK                                                                 (0x1 << RTL8390_BIST_CTL_ALE3_DRF_PAUSE_OFFSET)
  #define RTL8390_BIST_CTL_ALE3_DRF_FAIL_ALE03_8_OFFSET                                                        (24)
  #define RTL8390_BIST_CTL_ALE3_DRF_FAIL_ALE03_8_MASK                                                          (0x1 << RTL8390_BIST_CTL_ALE3_DRF_FAIL_ALE03_8_OFFSET)
  #define RTL8390_BIST_CTL_ALE3_DRF_FAIL_ALE03_7_OFFSET                                                        (23)
  #define RTL8390_BIST_CTL_ALE3_DRF_FAIL_ALE03_7_MASK                                                          (0x1 << RTL8390_BIST_CTL_ALE3_DRF_FAIL_ALE03_7_OFFSET)
  #define RTL8390_BIST_CTL_ALE3_DRF_FAIL_ALE03_6_OFFSET                                                        (22)
  #define RTL8390_BIST_CTL_ALE3_DRF_FAIL_ALE03_6_MASK                                                          (0x1 << RTL8390_BIST_CTL_ALE3_DRF_FAIL_ALE03_6_OFFSET)
  #define RTL8390_BIST_CTL_ALE3_DRF_FAIL_ALE03_5_OFFSET                                                        (21)
  #define RTL8390_BIST_CTL_ALE3_DRF_FAIL_ALE03_5_MASK                                                          (0x1 << RTL8390_BIST_CTL_ALE3_DRF_FAIL_ALE03_5_OFFSET)
  #define RTL8390_BIST_CTL_ALE3_DRF_FAIL_ALE03_4_OFFSET                                                        (20)
  #define RTL8390_BIST_CTL_ALE3_DRF_FAIL_ALE03_4_MASK                                                          (0x1 << RTL8390_BIST_CTL_ALE3_DRF_FAIL_ALE03_4_OFFSET)
  #define RTL8390_BIST_CTL_ALE3_DRF_FAIL_ALE03_3_OFFSET                                                        (19)
  #define RTL8390_BIST_CTL_ALE3_DRF_FAIL_ALE03_3_MASK                                                          (0x1 << RTL8390_BIST_CTL_ALE3_DRF_FAIL_ALE03_3_OFFSET)
  #define RTL8390_BIST_CTL_ALE3_DRF_FAIL_ALE03_2_OFFSET                                                        (18)
  #define RTL8390_BIST_CTL_ALE3_DRF_FAIL_ALE03_2_MASK                                                          (0x1 << RTL8390_BIST_CTL_ALE3_DRF_FAIL_ALE03_2_OFFSET)
  #define RTL8390_BIST_CTL_ALE3_DRF_FAIL_ALE03_1_OFFSET                                                        (17)
  #define RTL8390_BIST_CTL_ALE3_DRF_FAIL_ALE03_1_MASK                                                          (0x1 << RTL8390_BIST_CTL_ALE3_DRF_FAIL_ALE03_1_OFFSET)
  #define RTL8390_BIST_CTL_ALE3_DRF_FAIL_ALE03_0_OFFSET                                                        (16)
  #define RTL8390_BIST_CTL_ALE3_DRF_FAIL_ALE03_0_MASK                                                          (0x1 << RTL8390_BIST_CTL_ALE3_DRF_FAIL_ALE03_0_OFFSET)
  #define RTL8390_BIST_CTL_ALE3_FAIL_ALE03_8_OFFSET                                                            (8)
  #define RTL8390_BIST_CTL_ALE3_FAIL_ALE03_8_MASK                                                              (0x1 << RTL8390_BIST_CTL_ALE3_FAIL_ALE03_8_OFFSET)
  #define RTL8390_BIST_CTL_ALE3_FAIL_ALE03_7_OFFSET                                                            (7)
  #define RTL8390_BIST_CTL_ALE3_FAIL_ALE03_7_MASK                                                              (0x1 << RTL8390_BIST_CTL_ALE3_FAIL_ALE03_7_OFFSET)
  #define RTL8390_BIST_CTL_ALE3_FAIL_ALE03_6_OFFSET                                                            (6)
  #define RTL8390_BIST_CTL_ALE3_FAIL_ALE03_6_MASK                                                              (0x1 << RTL8390_BIST_CTL_ALE3_FAIL_ALE03_6_OFFSET)
  #define RTL8390_BIST_CTL_ALE3_FAIL_ALE03_5_OFFSET                                                            (5)
  #define RTL8390_BIST_CTL_ALE3_FAIL_ALE03_5_MASK                                                              (0x1 << RTL8390_BIST_CTL_ALE3_FAIL_ALE03_5_OFFSET)
  #define RTL8390_BIST_CTL_ALE3_FAIL_ALE03_4_OFFSET                                                            (4)
  #define RTL8390_BIST_CTL_ALE3_FAIL_ALE03_4_MASK                                                              (0x1 << RTL8390_BIST_CTL_ALE3_FAIL_ALE03_4_OFFSET)
  #define RTL8390_BIST_CTL_ALE3_FAIL_ALE03_3_OFFSET                                                            (3)
  #define RTL8390_BIST_CTL_ALE3_FAIL_ALE03_3_MASK                                                              (0x1 << RTL8390_BIST_CTL_ALE3_FAIL_ALE03_3_OFFSET)
  #define RTL8390_BIST_CTL_ALE3_FAIL_ALE03_2_OFFSET                                                            (2)
  #define RTL8390_BIST_CTL_ALE3_FAIL_ALE03_2_MASK                                                              (0x1 << RTL8390_BIST_CTL_ALE3_FAIL_ALE03_2_OFFSET)
  #define RTL8390_BIST_CTL_ALE3_FAIL_ALE03_1_OFFSET                                                            (1)
  #define RTL8390_BIST_CTL_ALE3_FAIL_ALE03_1_MASK                                                              (0x1 << RTL8390_BIST_CTL_ALE3_FAIL_ALE03_1_OFFSET)
  #define RTL8390_BIST_CTL_ALE3_FAIL_ALE03_0_OFFSET                                                            (0)
  #define RTL8390_BIST_CTL_ALE3_FAIL_ALE03_0_MASK                                                              (0x1 << RTL8390_BIST_CTL_ALE3_FAIL_ALE03_0_OFFSET)

#define RTL8390_BIST_CTL_ALE4_ADDR                                                                             (0x4014)
  #define RTL8390_BIST_CTL_ALE4_DISABLE_OFFSET                                                                 (31)
  #define RTL8390_BIST_CTL_ALE4_DISABLE_MASK                                                                   (0x1 << RTL8390_BIST_CTL_ALE4_DISABLE_OFFSET)
  #define RTL8390_BIST_CTL_ALE4_DONE_OFFSET                                                                    (30)
  #define RTL8390_BIST_CTL_ALE4_DONE_MASK                                                                      (0x1 << RTL8390_BIST_CTL_ALE4_DONE_OFFSET)
  #define RTL8390_BIST_CTL_ALE4_DRF_DONE_OFFSET                                                                (29)
  #define RTL8390_BIST_CTL_ALE4_DRF_DONE_MASK                                                                  (0x1 << RTL8390_BIST_CTL_ALE4_DRF_DONE_OFFSET)
  #define RTL8390_BIST_CTL_ALE4_DRF_PAUSE_OFFSET                                                               (28)
  #define RTL8390_BIST_CTL_ALE4_DRF_PAUSE_MASK                                                                 (0x1 << RTL8390_BIST_CTL_ALE4_DRF_PAUSE_OFFSET)
  #define RTL8390_BIST_CTL_ALE4_DRF_FAIL_ALE04_2_OFFSET                                                        (18)
  #define RTL8390_BIST_CTL_ALE4_DRF_FAIL_ALE04_2_MASK                                                          (0x1 << RTL8390_BIST_CTL_ALE4_DRF_FAIL_ALE04_2_OFFSET)
  #define RTL8390_BIST_CTL_ALE4_DRF_FAIL_ALE04_1_OFFSET                                                        (17)
  #define RTL8390_BIST_CTL_ALE4_DRF_FAIL_ALE04_1_MASK                                                          (0x1 << RTL8390_BIST_CTL_ALE4_DRF_FAIL_ALE04_1_OFFSET)
  #define RTL8390_BIST_CTL_ALE4_DRF_FAIL_ALE04_0_OFFSET                                                        (16)
  #define RTL8390_BIST_CTL_ALE4_DRF_FAIL_ALE04_0_MASK                                                          (0x1 << RTL8390_BIST_CTL_ALE4_DRF_FAIL_ALE04_0_OFFSET)
  #define RTL8390_BIST_CTL_ALE4_FAIL_ALE04_2_OFFSET                                                            (2)
  #define RTL8390_BIST_CTL_ALE4_FAIL_ALE04_2_MASK                                                              (0x1 << RTL8390_BIST_CTL_ALE4_FAIL_ALE04_2_OFFSET)
  #define RTL8390_BIST_CTL_ALE4_FAIL_ALE04_1_OFFSET                                                            (1)
  #define RTL8390_BIST_CTL_ALE4_FAIL_ALE04_1_MASK                                                              (0x1 << RTL8390_BIST_CTL_ALE4_FAIL_ALE04_1_OFFSET)
  #define RTL8390_BIST_CTL_ALE4_FAIL_ALE04_0_OFFSET                                                            (0)
  #define RTL8390_BIST_CTL_ALE4_FAIL_ALE04_0_MASK                                                              (0x1 << RTL8390_BIST_CTL_ALE4_FAIL_ALE04_0_OFFSET)

#define RTL8390_BIST_CTL_ALE5_ADDR                                                                             (0x4018)
  #define RTL8390_BIST_CTL_ALE5_DISABLE_OFFSET                                                                 (31)
  #define RTL8390_BIST_CTL_ALE5_DISABLE_MASK                                                                   (0x1 << RTL8390_BIST_CTL_ALE5_DISABLE_OFFSET)
  #define RTL8390_BIST_CTL_ALE5_DONE_OFFSET                                                                    (30)
  #define RTL8390_BIST_CTL_ALE5_DONE_MASK                                                                      (0x1 << RTL8390_BIST_CTL_ALE5_DONE_OFFSET)
  #define RTL8390_BIST_CTL_ALE5_DRF_DONE_OFFSET                                                                (29)
  #define RTL8390_BIST_CTL_ALE5_DRF_DONE_MASK                                                                  (0x1 << RTL8390_BIST_CTL_ALE5_DRF_DONE_OFFSET)
  #define RTL8390_BIST_CTL_ALE5_DRF_PAUSE_OFFSET                                                               (28)
  #define RTL8390_BIST_CTL_ALE5_DRF_PAUSE_MASK                                                                 (0x1 << RTL8390_BIST_CTL_ALE5_DRF_PAUSE_OFFSET)
  #define RTL8390_BIST_CTL_ALE5_DRF_FAIL_ALE05_6_OFFSET                                                        (22)
  #define RTL8390_BIST_CTL_ALE5_DRF_FAIL_ALE05_6_MASK                                                          (0x1 << RTL8390_BIST_CTL_ALE5_DRF_FAIL_ALE05_6_OFFSET)
  #define RTL8390_BIST_CTL_ALE5_DRF_FAIL_ALE05_5_OFFSET                                                        (21)
  #define RTL8390_BIST_CTL_ALE5_DRF_FAIL_ALE05_5_MASK                                                          (0x1 << RTL8390_BIST_CTL_ALE5_DRF_FAIL_ALE05_5_OFFSET)
  #define RTL8390_BIST_CTL_ALE5_DRF_FAIL_ALE05_4_OFFSET                                                        (20)
  #define RTL8390_BIST_CTL_ALE5_DRF_FAIL_ALE05_4_MASK                                                          (0x1 << RTL8390_BIST_CTL_ALE5_DRF_FAIL_ALE05_4_OFFSET)
  #define RTL8390_BIST_CTL_ALE5_DRF_FAIL_ALE05_3_OFFSET                                                        (19)
  #define RTL8390_BIST_CTL_ALE5_DRF_FAIL_ALE05_3_MASK                                                          (0x1 << RTL8390_BIST_CTL_ALE5_DRF_FAIL_ALE05_3_OFFSET)
  #define RTL8390_BIST_CTL_ALE5_DRF_FAIL_ALE05_2_OFFSET                                                        (18)
  #define RTL8390_BIST_CTL_ALE5_DRF_FAIL_ALE05_2_MASK                                                          (0x1 << RTL8390_BIST_CTL_ALE5_DRF_FAIL_ALE05_2_OFFSET)
  #define RTL8390_BIST_CTL_ALE5_DRF_FAIL_ALE05_1_OFFSET                                                        (17)
  #define RTL8390_BIST_CTL_ALE5_DRF_FAIL_ALE05_1_MASK                                                          (0x1 << RTL8390_BIST_CTL_ALE5_DRF_FAIL_ALE05_1_OFFSET)
  #define RTL8390_BIST_CTL_ALE5_DRF_FAIL_ALE05_0_OFFSET                                                        (16)
  #define RTL8390_BIST_CTL_ALE5_DRF_FAIL_ALE05_0_MASK                                                          (0x1 << RTL8390_BIST_CTL_ALE5_DRF_FAIL_ALE05_0_OFFSET)
  #define RTL8390_BIST_CTL_ALE5_FAIL_ALE05_6_OFFSET                                                            (6)
  #define RTL8390_BIST_CTL_ALE5_FAIL_ALE05_6_MASK                                                              (0x1 << RTL8390_BIST_CTL_ALE5_FAIL_ALE05_6_OFFSET)
  #define RTL8390_BIST_CTL_ALE5_FAIL_ALE05_5_OFFSET                                                            (5)
  #define RTL8390_BIST_CTL_ALE5_FAIL_ALE05_5_MASK                                                              (0x1 << RTL8390_BIST_CTL_ALE5_FAIL_ALE05_5_OFFSET)
  #define RTL8390_BIST_CTL_ALE5_FAIL_ALE05_4_OFFSET                                                            (4)
  #define RTL8390_BIST_CTL_ALE5_FAIL_ALE05_4_MASK                                                              (0x1 << RTL8390_BIST_CTL_ALE5_FAIL_ALE05_4_OFFSET)
  #define RTL8390_BIST_CTL_ALE5_FAIL_ALE05_3_OFFSET                                                            (3)
  #define RTL8390_BIST_CTL_ALE5_FAIL_ALE05_3_MASK                                                              (0x1 << RTL8390_BIST_CTL_ALE5_FAIL_ALE05_3_OFFSET)
  #define RTL8390_BIST_CTL_ALE5_FAIL_ALE05_2_OFFSET                                                            (2)
  #define RTL8390_BIST_CTL_ALE5_FAIL_ALE05_2_MASK                                                              (0x1 << RTL8390_BIST_CTL_ALE5_FAIL_ALE05_2_OFFSET)
  #define RTL8390_BIST_CTL_ALE5_FAIL_ALE05_1_OFFSET                                                            (1)
  #define RTL8390_BIST_CTL_ALE5_FAIL_ALE05_1_MASK                                                              (0x1 << RTL8390_BIST_CTL_ALE5_FAIL_ALE05_1_OFFSET)
  #define RTL8390_BIST_CTL_ALE5_FAIL_ALE05_0_OFFSET                                                            (0)
  #define RTL8390_BIST_CTL_ALE5_FAIL_ALE05_0_MASK                                                              (0x1 << RTL8390_BIST_CTL_ALE5_FAIL_ALE05_0_OFFSET)

#define RTL8390_BIST_CTL_ALE6_ADDR(port)                                                                       (0x401C + (((port) << 2))) /* port: 0-1 */
  #define RTL8390_BIST_CTL_ALE6_DISABLE_OFFSET                                                                 (31)
  #define RTL8390_BIST_CTL_ALE6_DISABLE_MASK                                                                   (0x1 << RTL8390_BIST_CTL_ALE6_DISABLE_OFFSET)
  #define RTL8390_BIST_CTL_ALE6_DONE_OFFSET                                                                    (30)
  #define RTL8390_BIST_CTL_ALE6_DONE_MASK                                                                      (0x1 << RTL8390_BIST_CTL_ALE6_DONE_OFFSET)
  #define RTL8390_BIST_CTL_ALE6_DRF_DONE_OFFSET                                                                (29)
  #define RTL8390_BIST_CTL_ALE6_DRF_DONE_MASK                                                                  (0x1 << RTL8390_BIST_CTL_ALE6_DRF_DONE_OFFSET)
  #define RTL8390_BIST_CTL_ALE6_DRF_PAUSE_OFFSET                                                               (28)
  #define RTL8390_BIST_CTL_ALE6_DRF_PAUSE_MASK                                                                 (0x1 << RTL8390_BIST_CTL_ALE6_DRF_PAUSE_OFFSET)
  #define RTL8390_BIST_CTL_ALE6_DRF_FAIL_ALE06_7_OFFSET                                                        (23)
  #define RTL8390_BIST_CTL_ALE6_DRF_FAIL_ALE06_7_MASK                                                          (0x1 << RTL8390_BIST_CTL_ALE6_DRF_FAIL_ALE06_7_OFFSET)
  #define RTL8390_BIST_CTL_ALE6_DRF_FAIL_ALE06_6_OFFSET                                                        (22)
  #define RTL8390_BIST_CTL_ALE6_DRF_FAIL_ALE06_6_MASK                                                          (0x1 << RTL8390_BIST_CTL_ALE6_DRF_FAIL_ALE06_6_OFFSET)
  #define RTL8390_BIST_CTL_ALE6_DRF_FAIL_ALE06_5_OFFSET                                                        (21)
  #define RTL8390_BIST_CTL_ALE6_DRF_FAIL_ALE06_5_MASK                                                          (0x1 << RTL8390_BIST_CTL_ALE6_DRF_FAIL_ALE06_5_OFFSET)
  #define RTL8390_BIST_CTL_ALE6_DRF_FAIL_ALE06_4_OFFSET                                                        (20)
  #define RTL8390_BIST_CTL_ALE6_DRF_FAIL_ALE06_4_MASK                                                          (0x1 << RTL8390_BIST_CTL_ALE6_DRF_FAIL_ALE06_4_OFFSET)
  #define RTL8390_BIST_CTL_ALE6_DRF_FAIL_ALE06_3_OFFSET                                                        (19)
  #define RTL8390_BIST_CTL_ALE6_DRF_FAIL_ALE06_3_MASK                                                          (0x1 << RTL8390_BIST_CTL_ALE6_DRF_FAIL_ALE06_3_OFFSET)
  #define RTL8390_BIST_CTL_ALE6_DRF_FAIL_ALE06_2_OFFSET                                                        (18)
  #define RTL8390_BIST_CTL_ALE6_DRF_FAIL_ALE06_2_MASK                                                          (0x1 << RTL8390_BIST_CTL_ALE6_DRF_FAIL_ALE06_2_OFFSET)
  #define RTL8390_BIST_CTL_ALE6_DRF_FAIL_ALE06_1_OFFSET                                                        (17)
  #define RTL8390_BIST_CTL_ALE6_DRF_FAIL_ALE06_1_MASK                                                          (0x1 << RTL8390_BIST_CTL_ALE6_DRF_FAIL_ALE06_1_OFFSET)
  #define RTL8390_BIST_CTL_ALE6_DRF_FAIL_ALE06_0_OFFSET                                                        (16)
  #define RTL8390_BIST_CTL_ALE6_DRF_FAIL_ALE06_0_MASK                                                          (0x1 << RTL8390_BIST_CTL_ALE6_DRF_FAIL_ALE06_0_OFFSET)
  #define RTL8390_BIST_CTL_ALE6_FAIL_ALE06_7_OFFSET                                                            (7)
  #define RTL8390_BIST_CTL_ALE6_FAIL_ALE06_7_MASK                                                              (0x1 << RTL8390_BIST_CTL_ALE6_FAIL_ALE06_7_OFFSET)
  #define RTL8390_BIST_CTL_ALE6_FAIL_ALE06_6_OFFSET                                                            (6)
  #define RTL8390_BIST_CTL_ALE6_FAIL_ALE06_6_MASK                                                              (0x1 << RTL8390_BIST_CTL_ALE6_FAIL_ALE06_6_OFFSET)
  #define RTL8390_BIST_CTL_ALE6_FAIL_ALE06_5_OFFSET                                                            (5)
  #define RTL8390_BIST_CTL_ALE6_FAIL_ALE06_5_MASK                                                              (0x1 << RTL8390_BIST_CTL_ALE6_FAIL_ALE06_5_OFFSET)
  #define RTL8390_BIST_CTL_ALE6_FAIL_ALE06_4_OFFSET                                                            (4)
  #define RTL8390_BIST_CTL_ALE6_FAIL_ALE06_4_MASK                                                              (0x1 << RTL8390_BIST_CTL_ALE6_FAIL_ALE06_4_OFFSET)
  #define RTL8390_BIST_CTL_ALE6_FAIL_ALE06_3_OFFSET                                                            (3)
  #define RTL8390_BIST_CTL_ALE6_FAIL_ALE06_3_MASK                                                              (0x1 << RTL8390_BIST_CTL_ALE6_FAIL_ALE06_3_OFFSET)
  #define RTL8390_BIST_CTL_ALE6_FAIL_ALE06_2_OFFSET                                                            (2)
  #define RTL8390_BIST_CTL_ALE6_FAIL_ALE06_2_MASK                                                              (0x1 << RTL8390_BIST_CTL_ALE6_FAIL_ALE06_2_OFFSET)
  #define RTL8390_BIST_CTL_ALE6_FAIL_ALE06_1_OFFSET                                                            (1)
  #define RTL8390_BIST_CTL_ALE6_FAIL_ALE06_1_MASK                                                              (0x1 << RTL8390_BIST_CTL_ALE6_FAIL_ALE06_1_OFFSET)
  #define RTL8390_BIST_CTL_ALE6_FAIL_ALE06_0_OFFSET                                                            (0)
  #define RTL8390_BIST_CTL_ALE6_FAIL_ALE06_0_MASK                                                              (0x1 << RTL8390_BIST_CTL_ALE6_FAIL_ALE06_0_OFFSET)

#define RTL8390_BIST_CTL_ALE7_ADDR(port)                                                                       (0x4024 + (((port) << 2))) /* port: 0-1 */
  #define RTL8390_BIST_CTL_ALE7_DISABLE_OFFSET                                                                 (31)
  #define RTL8390_BIST_CTL_ALE7_DISABLE_MASK                                                                   (0x1 << RTL8390_BIST_CTL_ALE7_DISABLE_OFFSET)
  #define RTL8390_BIST_CTL_ALE7_DONE_OFFSET                                                                    (30)
  #define RTL8390_BIST_CTL_ALE7_DONE_MASK                                                                      (0x1 << RTL8390_BIST_CTL_ALE7_DONE_OFFSET)
  #define RTL8390_BIST_CTL_ALE7_DRF_DONE_OFFSET                                                                (29)
  #define RTL8390_BIST_CTL_ALE7_DRF_DONE_MASK                                                                  (0x1 << RTL8390_BIST_CTL_ALE7_DRF_DONE_OFFSET)
  #define RTL8390_BIST_CTL_ALE7_DRF_PAUSE_OFFSET                                                               (28)
  #define RTL8390_BIST_CTL_ALE7_DRF_PAUSE_MASK                                                                 (0x1 << RTL8390_BIST_CTL_ALE7_DRF_PAUSE_OFFSET)
  #define RTL8390_BIST_CTL_ALE7_DRF_FAIL_ALE07_7_OFFSET                                                        (23)
  #define RTL8390_BIST_CTL_ALE7_DRF_FAIL_ALE07_7_MASK                                                          (0x1 << RTL8390_BIST_CTL_ALE7_DRF_FAIL_ALE07_7_OFFSET)
  #define RTL8390_BIST_CTL_ALE7_DRF_FAIL_ALE07_6_OFFSET                                                        (22)
  #define RTL8390_BIST_CTL_ALE7_DRF_FAIL_ALE07_6_MASK                                                          (0x1 << RTL8390_BIST_CTL_ALE7_DRF_FAIL_ALE07_6_OFFSET)
  #define RTL8390_BIST_CTL_ALE7_DRF_FAIL_ALE07_5_OFFSET                                                        (21)
  #define RTL8390_BIST_CTL_ALE7_DRF_FAIL_ALE07_5_MASK                                                          (0x1 << RTL8390_BIST_CTL_ALE7_DRF_FAIL_ALE07_5_OFFSET)
  #define RTL8390_BIST_CTL_ALE7_DRF_FAIL_ALE07_4_OFFSET                                                        (20)
  #define RTL8390_BIST_CTL_ALE7_DRF_FAIL_ALE07_4_MASK                                                          (0x1 << RTL8390_BIST_CTL_ALE7_DRF_FAIL_ALE07_4_OFFSET)
  #define RTL8390_BIST_CTL_ALE7_DRF_FAIL_ALE07_3_OFFSET                                                        (19)
  #define RTL8390_BIST_CTL_ALE7_DRF_FAIL_ALE07_3_MASK                                                          (0x1 << RTL8390_BIST_CTL_ALE7_DRF_FAIL_ALE07_3_OFFSET)
  #define RTL8390_BIST_CTL_ALE7_DRF_FAIL_ALE07_2_OFFSET                                                        (18)
  #define RTL8390_BIST_CTL_ALE7_DRF_FAIL_ALE07_2_MASK                                                          (0x1 << RTL8390_BIST_CTL_ALE7_DRF_FAIL_ALE07_2_OFFSET)
  #define RTL8390_BIST_CTL_ALE7_DRF_FAIL_ALE07_1_OFFSET                                                        (17)
  #define RTL8390_BIST_CTL_ALE7_DRF_FAIL_ALE07_1_MASK                                                          (0x1 << RTL8390_BIST_CTL_ALE7_DRF_FAIL_ALE07_1_OFFSET)
  #define RTL8390_BIST_CTL_ALE7_DRF_FAIL_ALE07_0_OFFSET                                                        (16)
  #define RTL8390_BIST_CTL_ALE7_DRF_FAIL_ALE07_0_MASK                                                          (0x1 << RTL8390_BIST_CTL_ALE7_DRF_FAIL_ALE07_0_OFFSET)
  #define RTL8390_BIST_CTL_ALE7_FAIL_ALE07_7_OFFSET                                                            (7)
  #define RTL8390_BIST_CTL_ALE7_FAIL_ALE07_7_MASK                                                              (0x1 << RTL8390_BIST_CTL_ALE7_FAIL_ALE07_7_OFFSET)
  #define RTL8390_BIST_CTL_ALE7_FAIL_ALE07_6_OFFSET                                                            (6)
  #define RTL8390_BIST_CTL_ALE7_FAIL_ALE07_6_MASK                                                              (0x1 << RTL8390_BIST_CTL_ALE7_FAIL_ALE07_6_OFFSET)
  #define RTL8390_BIST_CTL_ALE7_FAIL_ALE07_5_OFFSET                                                            (5)
  #define RTL8390_BIST_CTL_ALE7_FAIL_ALE07_5_MASK                                                              (0x1 << RTL8390_BIST_CTL_ALE7_FAIL_ALE07_5_OFFSET)
  #define RTL8390_BIST_CTL_ALE7_FAIL_ALE07_4_OFFSET                                                            (4)
  #define RTL8390_BIST_CTL_ALE7_FAIL_ALE07_4_MASK                                                              (0x1 << RTL8390_BIST_CTL_ALE7_FAIL_ALE07_4_OFFSET)
  #define RTL8390_BIST_CTL_ALE7_FAIL_ALE07_3_OFFSET                                                            (3)
  #define RTL8390_BIST_CTL_ALE7_FAIL_ALE07_3_MASK                                                              (0x1 << RTL8390_BIST_CTL_ALE7_FAIL_ALE07_3_OFFSET)
  #define RTL8390_BIST_CTL_ALE7_FAIL_ALE07_2_OFFSET                                                            (2)
  #define RTL8390_BIST_CTL_ALE7_FAIL_ALE07_2_MASK                                                              (0x1 << RTL8390_BIST_CTL_ALE7_FAIL_ALE07_2_OFFSET)
  #define RTL8390_BIST_CTL_ALE7_FAIL_ALE07_1_OFFSET                                                            (1)
  #define RTL8390_BIST_CTL_ALE7_FAIL_ALE07_1_MASK                                                              (0x1 << RTL8390_BIST_CTL_ALE7_FAIL_ALE07_1_OFFSET)
  #define RTL8390_BIST_CTL_ALE7_FAIL_ALE07_0_OFFSET                                                            (0)
  #define RTL8390_BIST_CTL_ALE7_FAIL_ALE07_0_MASK                                                              (0x1 << RTL8390_BIST_CTL_ALE7_FAIL_ALE07_0_OFFSET)

#define RTL8390_BIST_CTL_ALE8_ADDR                                                                             (0x402C)
  #define RTL8390_BIST_CTL_ALE8_DISABLE_OFFSET                                                                 (31)
  #define RTL8390_BIST_CTL_ALE8_DISABLE_MASK                                                                   (0x1 << RTL8390_BIST_CTL_ALE8_DISABLE_OFFSET)
  #define RTL8390_BIST_CTL_ALE8_DONE_OFFSET                                                                    (30)
  #define RTL8390_BIST_CTL_ALE8_DONE_MASK                                                                      (0x1 << RTL8390_BIST_CTL_ALE8_DONE_OFFSET)
  #define RTL8390_BIST_CTL_ALE8_DRF_DONE_OFFSET                                                                (29)
  #define RTL8390_BIST_CTL_ALE8_DRF_DONE_MASK                                                                  (0x1 << RTL8390_BIST_CTL_ALE8_DRF_DONE_OFFSET)
  #define RTL8390_BIST_CTL_ALE8_DRF_PAUSE_OFFSET                                                               (28)
  #define RTL8390_BIST_CTL_ALE8_DRF_PAUSE_MASK                                                                 (0x1 << RTL8390_BIST_CTL_ALE8_DRF_PAUSE_OFFSET)
  #define RTL8390_BIST_CTL_ALE8_DRF_FAIL_ALE08_4_OFFSET                                                        (20)
  #define RTL8390_BIST_CTL_ALE8_DRF_FAIL_ALE08_4_MASK                                                          (0x1 << RTL8390_BIST_CTL_ALE8_DRF_FAIL_ALE08_4_OFFSET)
  #define RTL8390_BIST_CTL_ALE8_DRF_FAIL_ALE08_3_OFFSET                                                        (19)
  #define RTL8390_BIST_CTL_ALE8_DRF_FAIL_ALE08_3_MASK                                                          (0x1 << RTL8390_BIST_CTL_ALE8_DRF_FAIL_ALE08_3_OFFSET)
  #define RTL8390_BIST_CTL_ALE8_DRF_FAIL_ALE08_2_OFFSET                                                        (18)
  #define RTL8390_BIST_CTL_ALE8_DRF_FAIL_ALE08_2_MASK                                                          (0x1 << RTL8390_BIST_CTL_ALE8_DRF_FAIL_ALE08_2_OFFSET)
  #define RTL8390_BIST_CTL_ALE8_DRF_FAIL_ALE08_1_OFFSET                                                        (17)
  #define RTL8390_BIST_CTL_ALE8_DRF_FAIL_ALE08_1_MASK                                                          (0x1 << RTL8390_BIST_CTL_ALE8_DRF_FAIL_ALE08_1_OFFSET)
  #define RTL8390_BIST_CTL_ALE8_DRF_FAIL_ALE08_0_OFFSET                                                        (16)
  #define RTL8390_BIST_CTL_ALE8_DRF_FAIL_ALE08_0_MASK                                                          (0x1 << RTL8390_BIST_CTL_ALE8_DRF_FAIL_ALE08_0_OFFSET)
  #define RTL8390_BIST_CTL_ALE8_FAIL_ALE08_4_OFFSET                                                            (4)
  #define RTL8390_BIST_CTL_ALE8_FAIL_ALE08_4_MASK                                                              (0x1 << RTL8390_BIST_CTL_ALE8_FAIL_ALE08_4_OFFSET)
  #define RTL8390_BIST_CTL_ALE8_FAIL_ALE08_3_OFFSET                                                            (3)
  #define RTL8390_BIST_CTL_ALE8_FAIL_ALE08_3_MASK                                                              (0x1 << RTL8390_BIST_CTL_ALE8_FAIL_ALE08_3_OFFSET)
  #define RTL8390_BIST_CTL_ALE8_FAIL_ALE08_2_OFFSET                                                            (2)
  #define RTL8390_BIST_CTL_ALE8_FAIL_ALE08_2_MASK                                                              (0x1 << RTL8390_BIST_CTL_ALE8_FAIL_ALE08_2_OFFSET)
  #define RTL8390_BIST_CTL_ALE8_FAIL_ALE08_1_OFFSET                                                            (1)
  #define RTL8390_BIST_CTL_ALE8_FAIL_ALE08_1_MASK                                                              (0x1 << RTL8390_BIST_CTL_ALE8_FAIL_ALE08_1_OFFSET)
  #define RTL8390_BIST_CTL_ALE8_FAIL_ALE08_0_OFFSET                                                            (0)
  #define RTL8390_BIST_CTL_ALE8_FAIL_ALE08_0_MASK                                                              (0x1 << RTL8390_BIST_CTL_ALE8_FAIL_ALE08_0_OFFSET)

#define RTL8390_BIST_CTL_ALE9_ADDR                                                                             (0x4030)
  #define RTL8390_BIST_CTL_ALE9_DISABLE_OFFSET                                                                 (31)
  #define RTL8390_BIST_CTL_ALE9_DISABLE_MASK                                                                   (0x1 << RTL8390_BIST_CTL_ALE9_DISABLE_OFFSET)
  #define RTL8390_BIST_CTL_ALE9_DONE_OFFSET                                                                    (30)
  #define RTL8390_BIST_CTL_ALE9_DONE_MASK                                                                      (0x1 << RTL8390_BIST_CTL_ALE9_DONE_OFFSET)
  #define RTL8390_BIST_CTL_ALE9_DRF_DONE_OFFSET                                                                (29)
  #define RTL8390_BIST_CTL_ALE9_DRF_DONE_MASK                                                                  (0x1 << RTL8390_BIST_CTL_ALE9_DRF_DONE_OFFSET)
  #define RTL8390_BIST_CTL_ALE9_DRF_PAUSE_OFFSET                                                               (28)
  #define RTL8390_BIST_CTL_ALE9_DRF_PAUSE_MASK                                                                 (0x1 << RTL8390_BIST_CTL_ALE9_DRF_PAUSE_OFFSET)
  #define RTL8390_BIST_CTL_ALE9_DRF_FAIL_ALE09_1_OFFSET                                                        (17)
  #define RTL8390_BIST_CTL_ALE9_DRF_FAIL_ALE09_1_MASK                                                          (0x1 << RTL8390_BIST_CTL_ALE9_DRF_FAIL_ALE09_1_OFFSET)
  #define RTL8390_BIST_CTL_ALE9_DRF_FAIL_ALE09_0_OFFSET                                                        (16)
  #define RTL8390_BIST_CTL_ALE9_DRF_FAIL_ALE09_0_MASK                                                          (0x1 << RTL8390_BIST_CTL_ALE9_DRF_FAIL_ALE09_0_OFFSET)
  #define RTL8390_BIST_CTL_ALE9_FAIL_ALE09_1_OFFSET                                                            (1)
  #define RTL8390_BIST_CTL_ALE9_FAIL_ALE09_1_MASK                                                              (0x1 << RTL8390_BIST_CTL_ALE9_FAIL_ALE09_1_OFFSET)
  #define RTL8390_BIST_CTL_ALE9_FAIL_ALE09_0_OFFSET                                                            (0)
  #define RTL8390_BIST_CTL_ALE9_FAIL_ALE09_0_MASK                                                              (0x1 << RTL8390_BIST_CTL_ALE9_FAIL_ALE09_0_OFFSET)

#define RTL8390_BIST_CTL_ALE10_ADDR                                                                            (0x4034)
  #define RTL8390_BIST_CTL_ALE10_DISABLE_OFFSET                                                                (31)
  #define RTL8390_BIST_CTL_ALE10_DISABLE_MASK                                                                  (0x1 << RTL8390_BIST_CTL_ALE10_DISABLE_OFFSET)
  #define RTL8390_BIST_CTL_ALE10_DONE_OFFSET                                                                   (30)
  #define RTL8390_BIST_CTL_ALE10_DONE_MASK                                                                     (0x1 << RTL8390_BIST_CTL_ALE10_DONE_OFFSET)
  #define RTL8390_BIST_CTL_ALE10_DRF_DONE_OFFSET                                                               (29)
  #define RTL8390_BIST_CTL_ALE10_DRF_DONE_MASK                                                                 (0x1 << RTL8390_BIST_CTL_ALE10_DRF_DONE_OFFSET)
  #define RTL8390_BIST_CTL_ALE10_DRF_PAUSE_OFFSET                                                              (28)
  #define RTL8390_BIST_CTL_ALE10_DRF_PAUSE_MASK                                                                (0x1 << RTL8390_BIST_CTL_ALE10_DRF_PAUSE_OFFSET)
  #define RTL8390_BIST_CTL_ALE10_DRF_FAIL_ALE10_1_OFFSET                                                       (17)
  #define RTL8390_BIST_CTL_ALE10_DRF_FAIL_ALE10_1_MASK                                                         (0x1 << RTL8390_BIST_CTL_ALE10_DRF_FAIL_ALE10_1_OFFSET)
  #define RTL8390_BIST_CTL_ALE10_DRF_FAIL_ALE10_0_OFFSET                                                       (16)
  #define RTL8390_BIST_CTL_ALE10_DRF_FAIL_ALE10_0_MASK                                                         (0x1 << RTL8390_BIST_CTL_ALE10_DRF_FAIL_ALE10_0_OFFSET)
  #define RTL8390_BIST_CTL_ALE10_FAIL_ALE10_1_OFFSET                                                           (1)
  #define RTL8390_BIST_CTL_ALE10_FAIL_ALE10_1_MASK                                                             (0x1 << RTL8390_BIST_CTL_ALE10_FAIL_ALE10_1_OFFSET)
  #define RTL8390_BIST_CTL_ALE10_FAIL_ALE10_0_OFFSET                                                           (0)
  #define RTL8390_BIST_CTL_ALE10_FAIL_ALE10_0_MASK                                                             (0x1 << RTL8390_BIST_CTL_ALE10_FAIL_ALE10_0_OFFSET)

#define RTL8390_BIST_CTL_ALE11_ADDR                                                                            (0x4038)
  #define RTL8390_BIST_CTL_ALE11_DISABLE_OFFSET                                                                (31)
  #define RTL8390_BIST_CTL_ALE11_DISABLE_MASK                                                                  (0x1 << RTL8390_BIST_CTL_ALE11_DISABLE_OFFSET)
  #define RTL8390_BIST_CTL_ALE11_DONE_OFFSET                                                                   (30)
  #define RTL8390_BIST_CTL_ALE11_DONE_MASK                                                                     (0x1 << RTL8390_BIST_CTL_ALE11_DONE_OFFSET)
  #define RTL8390_BIST_CTL_ALE11_DRF_DONE_OFFSET                                                               (29)
  #define RTL8390_BIST_CTL_ALE11_DRF_DONE_MASK                                                                 (0x1 << RTL8390_BIST_CTL_ALE11_DRF_DONE_OFFSET)
  #define RTL8390_BIST_CTL_ALE11_DRF_PAUSE_OFFSET                                                              (28)
  #define RTL8390_BIST_CTL_ALE11_DRF_PAUSE_MASK                                                                (0x1 << RTL8390_BIST_CTL_ALE11_DRF_PAUSE_OFFSET)
  #define RTL8390_BIST_CTL_ALE11_DRF_FAIL_ALE11_7_OFFSET                                                       (23)
  #define RTL8390_BIST_CTL_ALE11_DRF_FAIL_ALE11_7_MASK                                                         (0x1 << RTL8390_BIST_CTL_ALE11_DRF_FAIL_ALE11_7_OFFSET)
  #define RTL8390_BIST_CTL_ALE11_DRF_FAIL_ALE11_6_OFFSET                                                       (22)
  #define RTL8390_BIST_CTL_ALE11_DRF_FAIL_ALE11_6_MASK                                                         (0x1 << RTL8390_BIST_CTL_ALE11_DRF_FAIL_ALE11_6_OFFSET)
  #define RTL8390_BIST_CTL_ALE11_DRF_FAIL_ALE11_5_OFFSET                                                       (21)
  #define RTL8390_BIST_CTL_ALE11_DRF_FAIL_ALE11_5_MASK                                                         (0x1 << RTL8390_BIST_CTL_ALE11_DRF_FAIL_ALE11_5_OFFSET)
  #define RTL8390_BIST_CTL_ALE11_DRF_FAIL_ALE11_4_OFFSET                                                       (20)
  #define RTL8390_BIST_CTL_ALE11_DRF_FAIL_ALE11_4_MASK                                                         (0x1 << RTL8390_BIST_CTL_ALE11_DRF_FAIL_ALE11_4_OFFSET)
  #define RTL8390_BIST_CTL_ALE11_DRF_FAIL_ALE11_3_OFFSET                                                       (19)
  #define RTL8390_BIST_CTL_ALE11_DRF_FAIL_ALE11_3_MASK                                                         (0x1 << RTL8390_BIST_CTL_ALE11_DRF_FAIL_ALE11_3_OFFSET)
  #define RTL8390_BIST_CTL_ALE11_DRF_FAIL_ALE11_2_OFFSET                                                       (18)
  #define RTL8390_BIST_CTL_ALE11_DRF_FAIL_ALE11_2_MASK                                                         (0x1 << RTL8390_BIST_CTL_ALE11_DRF_FAIL_ALE11_2_OFFSET)
  #define RTL8390_BIST_CTL_ALE11_DRF_FAIL_ALE11_1_OFFSET                                                       (17)
  #define RTL8390_BIST_CTL_ALE11_DRF_FAIL_ALE11_1_MASK                                                         (0x1 << RTL8390_BIST_CTL_ALE11_DRF_FAIL_ALE11_1_OFFSET)
  #define RTL8390_BIST_CTL_ALE11_DRF_FAIL_ALE11_0_OFFSET                                                       (16)
  #define RTL8390_BIST_CTL_ALE11_DRF_FAIL_ALE11_0_MASK                                                         (0x1 << RTL8390_BIST_CTL_ALE11_DRF_FAIL_ALE11_0_OFFSET)
  #define RTL8390_BIST_CTL_ALE11_FAIL_ALE11_7_OFFSET                                                           (7)
  #define RTL8390_BIST_CTL_ALE11_FAIL_ALE11_7_MASK                                                             (0x1 << RTL8390_BIST_CTL_ALE11_FAIL_ALE11_7_OFFSET)
  #define RTL8390_BIST_CTL_ALE11_FAIL_ALE11_6_OFFSET                                                           (6)
  #define RTL8390_BIST_CTL_ALE11_FAIL_ALE11_6_MASK                                                             (0x1 << RTL8390_BIST_CTL_ALE11_FAIL_ALE11_6_OFFSET)
  #define RTL8390_BIST_CTL_ALE11_FAIL_ALE11_5_OFFSET                                                           (5)
  #define RTL8390_BIST_CTL_ALE11_FAIL_ALE11_5_MASK                                                             (0x1 << RTL8390_BIST_CTL_ALE11_FAIL_ALE11_5_OFFSET)
  #define RTL8390_BIST_CTL_ALE11_FAIL_ALE11_4_OFFSET                                                           (4)
  #define RTL8390_BIST_CTL_ALE11_FAIL_ALE11_4_MASK                                                             (0x1 << RTL8390_BIST_CTL_ALE11_FAIL_ALE11_4_OFFSET)
  #define RTL8390_BIST_CTL_ALE11_FAIL_ALE11_3_OFFSET                                                           (3)
  #define RTL8390_BIST_CTL_ALE11_FAIL_ALE11_3_MASK                                                             (0x1 << RTL8390_BIST_CTL_ALE11_FAIL_ALE11_3_OFFSET)
  #define RTL8390_BIST_CTL_ALE11_FAIL_ALE11_2_OFFSET                                                           (2)
  #define RTL8390_BIST_CTL_ALE11_FAIL_ALE11_2_MASK                                                             (0x1 << RTL8390_BIST_CTL_ALE11_FAIL_ALE11_2_OFFSET)
  #define RTL8390_BIST_CTL_ALE11_FAIL_ALE11_1_OFFSET                                                           (1)
  #define RTL8390_BIST_CTL_ALE11_FAIL_ALE11_1_MASK                                                             (0x1 << RTL8390_BIST_CTL_ALE11_FAIL_ALE11_1_OFFSET)
  #define RTL8390_BIST_CTL_ALE11_FAIL_ALE11_0_OFFSET                                                           (0)
  #define RTL8390_BIST_CTL_ALE11_FAIL_ALE11_0_MASK                                                             (0x1 << RTL8390_BIST_CTL_ALE11_FAIL_ALE11_0_OFFSET)

#define RTL8390_BIST_TCAM_128_144_9_ADDR(port)                                                                 (0x403C + (((port) << 2))) /* port: 0-1 */
  #define RTL8390_BIST_TCAM_128_144_9_DISABLE_OFFSET                                                           (31)
  #define RTL8390_BIST_TCAM_128_144_9_DISABLE_MASK                                                             (0x1 << RTL8390_BIST_TCAM_128_144_9_DISABLE_OFFSET)
  #define RTL8390_BIST_TCAM_128_144_9_DONE_OFFSET                                                              (30)
  #define RTL8390_BIST_TCAM_128_144_9_DONE_MASK                                                                (0x1 << RTL8390_BIST_TCAM_128_144_9_DONE_OFFSET)
  #define RTL8390_BIST_TCAM_128_144_9_DRF_DONE_OFFSET                                                          (29)
  #define RTL8390_BIST_TCAM_128_144_9_DRF_DONE_MASK                                                            (0x1 << RTL8390_BIST_TCAM_128_144_9_DRF_DONE_OFFSET)
  #define RTL8390_BIST_TCAM_128_144_9_DRF_PAUSE_OFFSET                                                         (28)
  #define RTL8390_BIST_TCAM_128_144_9_DRF_PAUSE_MASK                                                           (0x1 << RTL8390_BIST_TCAM_128_144_9_DRF_PAUSE_OFFSET)
  #define RTL8390_BIST_TCAM_128_144_9_TCAM_128_9_DRF_FAIL_8_OFFSET                                             (24)
  #define RTL8390_BIST_TCAM_128_144_9_TCAM_128_9_DRF_FAIL_8_MASK                                               (0x1 << RTL8390_BIST_TCAM_128_144_9_TCAM_128_9_DRF_FAIL_8_OFFSET)
  #define RTL8390_BIST_TCAM_128_144_9_TCAM_128_9_DRF_FAIL_7_OFFSET                                             (23)
  #define RTL8390_BIST_TCAM_128_144_9_TCAM_128_9_DRF_FAIL_7_MASK                                               (0x1 << RTL8390_BIST_TCAM_128_144_9_TCAM_128_9_DRF_FAIL_7_OFFSET)
  #define RTL8390_BIST_TCAM_128_144_9_TCAM_128_9_DRF_FAIL_6_OFFSET                                             (22)
  #define RTL8390_BIST_TCAM_128_144_9_TCAM_128_9_DRF_FAIL_6_MASK                                               (0x1 << RTL8390_BIST_TCAM_128_144_9_TCAM_128_9_DRF_FAIL_6_OFFSET)
  #define RTL8390_BIST_TCAM_128_144_9_TCAM_128_9_DRF_FAIL_5_OFFSET                                             (21)
  #define RTL8390_BIST_TCAM_128_144_9_TCAM_128_9_DRF_FAIL_5_MASK                                               (0x1 << RTL8390_BIST_TCAM_128_144_9_TCAM_128_9_DRF_FAIL_5_OFFSET)
  #define RTL8390_BIST_TCAM_128_144_9_TCAM_128_9_DRF_FAIL_4_OFFSET                                             (20)
  #define RTL8390_BIST_TCAM_128_144_9_TCAM_128_9_DRF_FAIL_4_MASK                                               (0x1 << RTL8390_BIST_TCAM_128_144_9_TCAM_128_9_DRF_FAIL_4_OFFSET)
  #define RTL8390_BIST_TCAM_128_144_9_TCAM_128_9_DRF_FAIL_3_OFFSET                                             (19)
  #define RTL8390_BIST_TCAM_128_144_9_TCAM_128_9_DRF_FAIL_3_MASK                                               (0x1 << RTL8390_BIST_TCAM_128_144_9_TCAM_128_9_DRF_FAIL_3_OFFSET)
  #define RTL8390_BIST_TCAM_128_144_9_TCAM_128_9_DRF_FAIL_2_OFFSET                                             (18)
  #define RTL8390_BIST_TCAM_128_144_9_TCAM_128_9_DRF_FAIL_2_MASK                                               (0x1 << RTL8390_BIST_TCAM_128_144_9_TCAM_128_9_DRF_FAIL_2_OFFSET)
  #define RTL8390_BIST_TCAM_128_144_9_TCAM_128_9_DRF_FAIL_1_OFFSET                                             (17)
  #define RTL8390_BIST_TCAM_128_144_9_TCAM_128_9_DRF_FAIL_1_MASK                                               (0x1 << RTL8390_BIST_TCAM_128_144_9_TCAM_128_9_DRF_FAIL_1_OFFSET)
  #define RTL8390_BIST_TCAM_128_144_9_TCAM_128_9_DRF_FAIL_0_OFFSET                                             (16)
  #define RTL8390_BIST_TCAM_128_144_9_TCAM_128_9_DRF_FAIL_0_MASK                                               (0x1 << RTL8390_BIST_TCAM_128_144_9_TCAM_128_9_DRF_FAIL_0_OFFSET)
  #define RTL8390_BIST_TCAM_128_144_9_TCAM_128_9_FAIL_8_OFFSET                                                 (8)
  #define RTL8390_BIST_TCAM_128_144_9_TCAM_128_9_FAIL_8_MASK                                                   (0x1 << RTL8390_BIST_TCAM_128_144_9_TCAM_128_9_FAIL_8_OFFSET)
  #define RTL8390_BIST_TCAM_128_144_9_TCAM_128_9_FAIL_7_OFFSET                                                 (7)
  #define RTL8390_BIST_TCAM_128_144_9_TCAM_128_9_FAIL_7_MASK                                                   (0x1 << RTL8390_BIST_TCAM_128_144_9_TCAM_128_9_FAIL_7_OFFSET)
  #define RTL8390_BIST_TCAM_128_144_9_TCAM_128_9_FAIL_6_OFFSET                                                 (6)
  #define RTL8390_BIST_TCAM_128_144_9_TCAM_128_9_FAIL_6_MASK                                                   (0x1 << RTL8390_BIST_TCAM_128_144_9_TCAM_128_9_FAIL_6_OFFSET)
  #define RTL8390_BIST_TCAM_128_144_9_TCAM_128_9_FAIL_5_OFFSET                                                 (5)
  #define RTL8390_BIST_TCAM_128_144_9_TCAM_128_9_FAIL_5_MASK                                                   (0x1 << RTL8390_BIST_TCAM_128_144_9_TCAM_128_9_FAIL_5_OFFSET)
  #define RTL8390_BIST_TCAM_128_144_9_TCAM_128_9_FAIL_4_OFFSET                                                 (4)
  #define RTL8390_BIST_TCAM_128_144_9_TCAM_128_9_FAIL_4_MASK                                                   (0x1 << RTL8390_BIST_TCAM_128_144_9_TCAM_128_9_FAIL_4_OFFSET)
  #define RTL8390_BIST_TCAM_128_144_9_TCAM_128_9_FAIL_3_OFFSET                                                 (3)
  #define RTL8390_BIST_TCAM_128_144_9_TCAM_128_9_FAIL_3_MASK                                                   (0x1 << RTL8390_BIST_TCAM_128_144_9_TCAM_128_9_FAIL_3_OFFSET)
  #define RTL8390_BIST_TCAM_128_144_9_TCAM_128_9_FAIL_2_OFFSET                                                 (2)
  #define RTL8390_BIST_TCAM_128_144_9_TCAM_128_9_FAIL_2_MASK                                                   (0x1 << RTL8390_BIST_TCAM_128_144_9_TCAM_128_9_FAIL_2_OFFSET)
  #define RTL8390_BIST_TCAM_128_144_9_TCAM_128_9_FAIL_1_OFFSET                                                 (1)
  #define RTL8390_BIST_TCAM_128_144_9_TCAM_128_9_FAIL_1_MASK                                                   (0x1 << RTL8390_BIST_TCAM_128_144_9_TCAM_128_9_FAIL_1_OFFSET)
  #define RTL8390_BIST_TCAM_128_144_9_TCAM_128_9_FAIL_0_OFFSET                                                 (0)
  #define RTL8390_BIST_TCAM_128_144_9_TCAM_128_9_FAIL_0_MASK                                                   (0x1 << RTL8390_BIST_TCAM_128_144_9_TCAM_128_9_FAIL_0_OFFSET)

#define RTL8390_BIST_TCAM_128_72_9_ADDR(port)                                                                  (0x4044 + (((port) << 2))) /* port: 0-1 */
  #define RTL8390_BIST_TCAM_128_72_9_DISABLE_OFFSET                                                            (31)
  #define RTL8390_BIST_TCAM_128_72_9_DISABLE_MASK                                                              (0x1 << RTL8390_BIST_TCAM_128_72_9_DISABLE_OFFSET)
  #define RTL8390_BIST_TCAM_128_72_9_DONE_OFFSET                                                               (30)
  #define RTL8390_BIST_TCAM_128_72_9_DONE_MASK                                                                 (0x1 << RTL8390_BIST_TCAM_128_72_9_DONE_OFFSET)
  #define RTL8390_BIST_TCAM_128_72_9_DRF_DONE_OFFSET                                                           (29)
  #define RTL8390_BIST_TCAM_128_72_9_DRF_DONE_MASK                                                             (0x1 << RTL8390_BIST_TCAM_128_72_9_DRF_DONE_OFFSET)
  #define RTL8390_BIST_TCAM_128_72_9_DRF_PAUSE_OFFSET                                                          (28)
  #define RTL8390_BIST_TCAM_128_72_9_DRF_PAUSE_MASK                                                            (0x1 << RTL8390_BIST_TCAM_128_72_9_DRF_PAUSE_OFFSET)
  #define RTL8390_BIST_TCAM_128_72_9_TCAM_128_9_DRF_FAIL_8_OFFSET                                              (24)
  #define RTL8390_BIST_TCAM_128_72_9_TCAM_128_9_DRF_FAIL_8_MASK                                                (0x1 << RTL8390_BIST_TCAM_128_72_9_TCAM_128_9_DRF_FAIL_8_OFFSET)
  #define RTL8390_BIST_TCAM_128_72_9_TCAM_128_9_DRF_FAIL_7_OFFSET                                              (23)
  #define RTL8390_BIST_TCAM_128_72_9_TCAM_128_9_DRF_FAIL_7_MASK                                                (0x1 << RTL8390_BIST_TCAM_128_72_9_TCAM_128_9_DRF_FAIL_7_OFFSET)
  #define RTL8390_BIST_TCAM_128_72_9_TCAM_128_9_DRF_FAIL_6_OFFSET                                              (22)
  #define RTL8390_BIST_TCAM_128_72_9_TCAM_128_9_DRF_FAIL_6_MASK                                                (0x1 << RTL8390_BIST_TCAM_128_72_9_TCAM_128_9_DRF_FAIL_6_OFFSET)
  #define RTL8390_BIST_TCAM_128_72_9_TCAM_128_9_DRF_FAIL_5_OFFSET                                              (21)
  #define RTL8390_BIST_TCAM_128_72_9_TCAM_128_9_DRF_FAIL_5_MASK                                                (0x1 << RTL8390_BIST_TCAM_128_72_9_TCAM_128_9_DRF_FAIL_5_OFFSET)
  #define RTL8390_BIST_TCAM_128_72_9_TCAM_128_9_DRF_FAIL_4_OFFSET                                              (20)
  #define RTL8390_BIST_TCAM_128_72_9_TCAM_128_9_DRF_FAIL_4_MASK                                                (0x1 << RTL8390_BIST_TCAM_128_72_9_TCAM_128_9_DRF_FAIL_4_OFFSET)
  #define RTL8390_BIST_TCAM_128_72_9_TCAM_128_9_DRF_FAIL_3_OFFSET                                              (19)
  #define RTL8390_BIST_TCAM_128_72_9_TCAM_128_9_DRF_FAIL_3_MASK                                                (0x1 << RTL8390_BIST_TCAM_128_72_9_TCAM_128_9_DRF_FAIL_3_OFFSET)
  #define RTL8390_BIST_TCAM_128_72_9_TCAM_128_9_DRF_FAIL_2_OFFSET                                              (18)
  #define RTL8390_BIST_TCAM_128_72_9_TCAM_128_9_DRF_FAIL_2_MASK                                                (0x1 << RTL8390_BIST_TCAM_128_72_9_TCAM_128_9_DRF_FAIL_2_OFFSET)
  #define RTL8390_BIST_TCAM_128_72_9_TCAM_128_9_DRF_FAIL_1_OFFSET                                              (17)
  #define RTL8390_BIST_TCAM_128_72_9_TCAM_128_9_DRF_FAIL_1_MASK                                                (0x1 << RTL8390_BIST_TCAM_128_72_9_TCAM_128_9_DRF_FAIL_1_OFFSET)
  #define RTL8390_BIST_TCAM_128_72_9_TCAM_128_9_DRF_FAIL_0_OFFSET                                              (16)
  #define RTL8390_BIST_TCAM_128_72_9_TCAM_128_9_DRF_FAIL_0_MASK                                                (0x1 << RTL8390_BIST_TCAM_128_72_9_TCAM_128_9_DRF_FAIL_0_OFFSET)
  #define RTL8390_BIST_TCAM_128_72_9_TCAM_128_9_FAIL_8_OFFSET                                                  (8)
  #define RTL8390_BIST_TCAM_128_72_9_TCAM_128_9_FAIL_8_MASK                                                    (0x1 << RTL8390_BIST_TCAM_128_72_9_TCAM_128_9_FAIL_8_OFFSET)
  #define RTL8390_BIST_TCAM_128_72_9_TCAM_128_9_FAIL_7_OFFSET                                                  (7)
  #define RTL8390_BIST_TCAM_128_72_9_TCAM_128_9_FAIL_7_MASK                                                    (0x1 << RTL8390_BIST_TCAM_128_72_9_TCAM_128_9_FAIL_7_OFFSET)
  #define RTL8390_BIST_TCAM_128_72_9_TCAM_128_9_FAIL_6_OFFSET                                                  (6)
  #define RTL8390_BIST_TCAM_128_72_9_TCAM_128_9_FAIL_6_MASK                                                    (0x1 << RTL8390_BIST_TCAM_128_72_9_TCAM_128_9_FAIL_6_OFFSET)
  #define RTL8390_BIST_TCAM_128_72_9_TCAM_128_9_FAIL_5_OFFSET                                                  (5)
  #define RTL8390_BIST_TCAM_128_72_9_TCAM_128_9_FAIL_5_MASK                                                    (0x1 << RTL8390_BIST_TCAM_128_72_9_TCAM_128_9_FAIL_5_OFFSET)
  #define RTL8390_BIST_TCAM_128_72_9_TCAM_128_9_FAIL_4_OFFSET                                                  (4)
  #define RTL8390_BIST_TCAM_128_72_9_TCAM_128_9_FAIL_4_MASK                                                    (0x1 << RTL8390_BIST_TCAM_128_72_9_TCAM_128_9_FAIL_4_OFFSET)
  #define RTL8390_BIST_TCAM_128_72_9_TCAM_128_9_FAIL_3_OFFSET                                                  (3)
  #define RTL8390_BIST_TCAM_128_72_9_TCAM_128_9_FAIL_3_MASK                                                    (0x1 << RTL8390_BIST_TCAM_128_72_9_TCAM_128_9_FAIL_3_OFFSET)
  #define RTL8390_BIST_TCAM_128_72_9_TCAM_128_9_FAIL_2_OFFSET                                                  (2)
  #define RTL8390_BIST_TCAM_128_72_9_TCAM_128_9_FAIL_2_MASK                                                    (0x1 << RTL8390_BIST_TCAM_128_72_9_TCAM_128_9_FAIL_2_OFFSET)
  #define RTL8390_BIST_TCAM_128_72_9_TCAM_128_9_FAIL_1_OFFSET                                                  (1)
  #define RTL8390_BIST_TCAM_128_72_9_TCAM_128_9_FAIL_1_MASK                                                    (0x1 << RTL8390_BIST_TCAM_128_72_9_TCAM_128_9_FAIL_1_OFFSET)
  #define RTL8390_BIST_TCAM_128_72_9_TCAM_128_9_FAIL_0_OFFSET                                                  (0)
  #define RTL8390_BIST_TCAM_128_72_9_TCAM_128_9_FAIL_0_MASK                                                    (0x1 << RTL8390_BIST_TCAM_128_72_9_TCAM_128_9_FAIL_0_OFFSET)

#define RTL8390_BIST_TCAM_128_144_4_ADDR                                                                       (0x404C)
  #define RTL8390_BIST_TCAM_128_144_4_DISABLE_OFFSET                                                           (31)
  #define RTL8390_BIST_TCAM_128_144_4_DISABLE_MASK                                                             (0x1 << RTL8390_BIST_TCAM_128_144_4_DISABLE_OFFSET)
  #define RTL8390_BIST_TCAM_128_144_4_DONE_OFFSET                                                              (30)
  #define RTL8390_BIST_TCAM_128_144_4_DONE_MASK                                                                (0x1 << RTL8390_BIST_TCAM_128_144_4_DONE_OFFSET)
  #define RTL8390_BIST_TCAM_128_144_4_DRF_DONE_OFFSET                                                          (29)
  #define RTL8390_BIST_TCAM_128_144_4_DRF_DONE_MASK                                                            (0x1 << RTL8390_BIST_TCAM_128_144_4_DRF_DONE_OFFSET)
  #define RTL8390_BIST_TCAM_128_144_4_DRF_PAUSE_OFFSET                                                         (28)
  #define RTL8390_BIST_TCAM_128_144_4_DRF_PAUSE_MASK                                                           (0x1 << RTL8390_BIST_TCAM_128_144_4_DRF_PAUSE_OFFSET)
  #define RTL8390_BIST_TCAM_128_144_4_TCAM_128_4_DRF_FAIL_3_OFFSET                                             (19)
  #define RTL8390_BIST_TCAM_128_144_4_TCAM_128_4_DRF_FAIL_3_MASK                                               (0x1 << RTL8390_BIST_TCAM_128_144_4_TCAM_128_4_DRF_FAIL_3_OFFSET)
  #define RTL8390_BIST_TCAM_128_144_4_TCAM_128_4_DRF_FAIL_2_OFFSET                                             (18)
  #define RTL8390_BIST_TCAM_128_144_4_TCAM_128_4_DRF_FAIL_2_MASK                                               (0x1 << RTL8390_BIST_TCAM_128_144_4_TCAM_128_4_DRF_FAIL_2_OFFSET)
  #define RTL8390_BIST_TCAM_128_144_4_TCAM_128_4_DRF_FAIL_1_OFFSET                                             (17)
  #define RTL8390_BIST_TCAM_128_144_4_TCAM_128_4_DRF_FAIL_1_MASK                                               (0x1 << RTL8390_BIST_TCAM_128_144_4_TCAM_128_4_DRF_FAIL_1_OFFSET)
  #define RTL8390_BIST_TCAM_128_144_4_TCAM_128_4_DRF_FAIL_0_OFFSET                                             (16)
  #define RTL8390_BIST_TCAM_128_144_4_TCAM_128_4_DRF_FAIL_0_MASK                                               (0x1 << RTL8390_BIST_TCAM_128_144_4_TCAM_128_4_DRF_FAIL_0_OFFSET)
  #define RTL8390_BIST_TCAM_128_144_4_TCAM_128_4_FAIL_3_OFFSET                                                 (3)
  #define RTL8390_BIST_TCAM_128_144_4_TCAM_128_4_FAIL_3_MASK                                                   (0x1 << RTL8390_BIST_TCAM_128_144_4_TCAM_128_4_FAIL_3_OFFSET)
  #define RTL8390_BIST_TCAM_128_144_4_TCAM_128_4_FAIL_2_OFFSET                                                 (2)
  #define RTL8390_BIST_TCAM_128_144_4_TCAM_128_4_FAIL_2_MASK                                                   (0x1 << RTL8390_BIST_TCAM_128_144_4_TCAM_128_4_FAIL_2_OFFSET)
  #define RTL8390_BIST_TCAM_128_144_4_TCAM_128_4_FAIL_1_OFFSET                                                 (1)
  #define RTL8390_BIST_TCAM_128_144_4_TCAM_128_4_FAIL_1_MASK                                                   (0x1 << RTL8390_BIST_TCAM_128_144_4_TCAM_128_4_FAIL_1_OFFSET)
  #define RTL8390_BIST_TCAM_128_144_4_TCAM_128_4_FAIL_0_OFFSET                                                 (0)
  #define RTL8390_BIST_TCAM_128_144_4_TCAM_128_4_FAIL_0_MASK                                                   (0x1 << RTL8390_BIST_TCAM_128_144_4_TCAM_128_4_FAIL_0_OFFSET)

#define RTL8390_BIST_BCAM_64_ADDR                                                                              (0x4050)
  #define RTL8390_BIST_BCAM_64_DISABLE_OFFSET                                                                  (31)
  #define RTL8390_BIST_BCAM_64_DISABLE_MASK                                                                    (0x1 << RTL8390_BIST_BCAM_64_DISABLE_OFFSET)
  #define RTL8390_BIST_BCAM_64_DONE_OFFSET                                                                     (30)
  #define RTL8390_BIST_BCAM_64_DONE_MASK                                                                       (0x1 << RTL8390_BIST_BCAM_64_DONE_OFFSET)
  #define RTL8390_BIST_BCAM_64_DRF_DONE_OFFSET                                                                 (29)
  #define RTL8390_BIST_BCAM_64_DRF_DONE_MASK                                                                   (0x1 << RTL8390_BIST_BCAM_64_DRF_DONE_OFFSET)
  #define RTL8390_BIST_BCAM_64_DRF_PAUSE_OFFSET                                                                (28)
  #define RTL8390_BIST_BCAM_64_DRF_PAUSE_MASK                                                                  (0x1 << RTL8390_BIST_BCAM_64_DRF_PAUSE_OFFSET)
  #define RTL8390_BIST_BCAM_64_BCAM_128_4_DRF_FAIL_0_OFFSET                                                    (16)
  #define RTL8390_BIST_BCAM_64_BCAM_128_4_DRF_FAIL_0_MASK                                                      (0x1 << RTL8390_BIST_BCAM_64_BCAM_128_4_DRF_FAIL_0_OFFSET)
  #define RTL8390_BIST_BCAM_64_BCAM_128_4_FAIL_0_OFFSET                                                        (0)
  #define RTL8390_BIST_BCAM_64_BCAM_128_4_FAIL_0_MASK                                                          (0x1 << RTL8390_BIST_BCAM_64_BCAM_128_4_FAIL_0_OFFSET)

#define RTL8390_BISR_CTL_ALE12_ADDR                                                                            (0x4054)
  #define RTL8390_BISR_CTL_ALE12_DISABLE_OFFSET                                                                (31)
  #define RTL8390_BISR_CTL_ALE12_DISABLE_MASK                                                                  (0x1 << RTL8390_BISR_CTL_ALE12_DISABLE_OFFSET)
  #define RTL8390_BISR_CTL_ALE12_DONE_OFFSET                                                                   (30)
  #define RTL8390_BISR_CTL_ALE12_DONE_MASK                                                                     (0x1 << RTL8390_BISR_CTL_ALE12_DONE_OFFSET)
  #define RTL8390_BISR_CTL_ALE12_DRF_DONE_OFFSET                                                               (29)
  #define RTL8390_BISR_CTL_ALE12_DRF_DONE_MASK                                                                 (0x1 << RTL8390_BISR_CTL_ALE12_DRF_DONE_OFFSET)
  #define RTL8390_BISR_CTL_ALE12_DRF_PAUSE_OFFSET                                                              (28)
  #define RTL8390_BISR_CTL_ALE12_DRF_PAUSE_MASK                                                                (0x1 << RTL8390_BISR_CTL_ALE12_DRF_PAUSE_OFFSET)
  #define RTL8390_BISR_CTL_ALE12_DRF_FAIL_ALE12_0_OFFSET                                                       (16)
  #define RTL8390_BISR_CTL_ALE12_DRF_FAIL_ALE12_0_MASK                                                         (0x1 << RTL8390_BISR_CTL_ALE12_DRF_FAIL_ALE12_0_OFFSET)
  #define RTL8390_BISR_CTL_ALE12_REPAIR_ALE12_0_OFFSET                                                         (8)
  #define RTL8390_BISR_CTL_ALE12_REPAIR_ALE12_0_MASK                                                           (0x1 << RTL8390_BISR_CTL_ALE12_REPAIR_ALE12_0_OFFSET)
  #define RTL8390_BISR_CTL_ALE12_FAIL_ALE12_0_OFFSET                                                           (0)
  #define RTL8390_BISR_CTL_ALE12_FAIL_ALE12_0_MASK                                                             (0x1 << RTL8390_BISR_CTL_ALE12_FAIL_ALE12_0_OFFSET)

#define RTL8390_BISR_CTL_ALE12_INFO_ADDR                                                                       (0x4058)
  #define RTL8390_BISR_CTL_ALE12_INFO_BISR_OUT_OFFSET                                                          (0)
  #define RTL8390_BISR_CTL_ALE12_INFO_BISR_OUT_MASK                                                            (0x7F << RTL8390_BISR_CTL_ALE12_INFO_BISR_OUT_OFFSET)

#define RTL8390_ALE_DVS_CTRL_ADDR                                                                              (0x405C)
  #define RTL8390_ALE_DVS_CTRL_DVSE_OFFSET                                                                     (4)
  #define RTL8390_ALE_DVS_CTRL_DVSE_MASK                                                                       (0x1 << RTL8390_ALE_DVS_CTRL_DVSE_OFFSET)
  #define RTL8390_ALE_DVS_CTRL_DVS_OFFSET                                                                      (0)
  #define RTL8390_ALE_DVS_CTRL_DVS_MASK                                                                        (0xF << RTL8390_ALE_DVS_CTRL_DVS_OFFSET)

#define RTL8390_BIST_NIC_L2MSG_ADDR                                                                            (0x7800)
  #define RTL8390_BIST_NIC_L2MSG_BIST_DISABLE_OFFSET                                                           (31)
  #define RTL8390_BIST_NIC_L2MSG_BIST_DISABLE_MASK                                                             (0x1 << RTL8390_BIST_NIC_L2MSG_BIST_DISABLE_OFFSET)
  #define RTL8390_BIST_NIC_L2MSG_BIST_DONE_OFFSET                                                              (30)
  #define RTL8390_BIST_NIC_L2MSG_BIST_DONE_MASK                                                                (0x1 << RTL8390_BIST_NIC_L2MSG_BIST_DONE_OFFSET)
  #define RTL8390_BIST_NIC_L2MSG_DRF_BIST_DONE_OFFSET                                                          (29)
  #define RTL8390_BIST_NIC_L2MSG_DRF_BIST_DONE_MASK                                                            (0x1 << RTL8390_BIST_NIC_L2MSG_DRF_BIST_DONE_OFFSET)
  #define RTL8390_BIST_NIC_L2MSG_DRF_BIST_PAUSE_OFFSET                                                         (28)
  #define RTL8390_BIST_NIC_L2MSG_DRF_BIST_PAUSE_MASK                                                           (0x1 << RTL8390_BIST_NIC_L2MSG_DRF_BIST_PAUSE_OFFSET)
  #define RTL8390_BIST_NIC_L2MSG_DRF_FAIL_0_OFFSET                                                             (16)
  #define RTL8390_BIST_NIC_L2MSG_DRF_FAIL_0_MASK                                                               (0x1 << RTL8390_BIST_NIC_L2MSG_DRF_FAIL_0_OFFSET)
  #define RTL8390_BIST_NIC_L2MSG_BIST_FAIL_0_OFFSET                                                            (0)
  #define RTL8390_BIST_NIC_L2MSG_BIST_FAIL_0_MASK                                                              (0x1 << RTL8390_BIST_NIC_L2MSG_BIST_FAIL_0_OFFSET)

#define RTL8390_NIC_DVS_CTRL_ADDR                                                                              (0x7804)
  #define RTL8390_NIC_DVS_CTRL_DVSE_OFFSET                                                                     (3)
  #define RTL8390_NIC_DVS_CTRL_DVSE_MASK                                                                       (0x1 << RTL8390_NIC_DVS_CTRL_DVSE_OFFSET)
  #define RTL8390_NIC_DVS_CTRL_DVS_OFFSET                                                                      (0)
  #define RTL8390_NIC_DVS_CTRL_DVS_MASK                                                                        (0x7 << RTL8390_NIC_DVS_CTRL_DVS_OFFSET)

#define RTL8390_MBIST_SW05_CTL_STD_ADDR                                                                        (0x7400)
  #define RTL8390_MBIST_SW05_CTL_STD_MBIST_SW05_DISABLE_OFFSET                                                 (31)
  #define RTL8390_MBIST_SW05_CTL_STD_MBIST_SW05_DISABLE_MASK                                                   (0x1 << RTL8390_MBIST_SW05_CTL_STD_MBIST_SW05_DISABLE_OFFSET)
  #define RTL8390_MBIST_SW05_CTL_STD_MBIST_SW05_BIST_DONE_OFFSET                                               (30)
  #define RTL8390_MBIST_SW05_CTL_STD_MBIST_SW05_BIST_DONE_MASK                                                 (0x1 << RTL8390_MBIST_SW05_CTL_STD_MBIST_SW05_BIST_DONE_OFFSET)
  #define RTL8390_MBIST_SW05_CTL_STD_MBIST_SW05_DRF_BIST_DONE_OFFSET                                           (29)
  #define RTL8390_MBIST_SW05_CTL_STD_MBIST_SW05_DRF_BIST_DONE_MASK                                             (0x1 << RTL8390_MBIST_SW05_CTL_STD_MBIST_SW05_DRF_BIST_DONE_OFFSET)
  #define RTL8390_MBIST_SW05_CTL_STD_MBIST_SW05_DRF_BIST_PAUSE_OFFSET                                          (28)
  #define RTL8390_MBIST_SW05_CTL_STD_MBIST_SW05_DRF_BIST_PAUSE_MASK                                            (0x1 << RTL8390_MBIST_SW05_CTL_STD_MBIST_SW05_DRF_BIST_PAUSE_OFFSET)
  #define RTL8390_MBIST_SW05_CTL_STD_MBIST_SW05_DRF_FAIL_HSB_5_OFFSET                                          (22)
  #define RTL8390_MBIST_SW05_CTL_STD_MBIST_SW05_DRF_FAIL_HSB_5_MASK                                            (0x1 << RTL8390_MBIST_SW05_CTL_STD_MBIST_SW05_DRF_FAIL_HSB_5_OFFSET)
  #define RTL8390_MBIST_SW05_CTL_STD_MBIST_SW05_DRF_FAIL_HSB_4_OFFSET                                          (21)
  #define RTL8390_MBIST_SW05_CTL_STD_MBIST_SW05_DRF_FAIL_HSB_4_MASK                                            (0x1 << RTL8390_MBIST_SW05_CTL_STD_MBIST_SW05_DRF_FAIL_HSB_4_OFFSET)
  #define RTL8390_MBIST_SW05_CTL_STD_MBIST_SW05_DRF_FAIL_HSB_3_OFFSET                                          (20)
  #define RTL8390_MBIST_SW05_CTL_STD_MBIST_SW05_DRF_FAIL_HSB_3_MASK                                            (0x1 << RTL8390_MBIST_SW05_CTL_STD_MBIST_SW05_DRF_FAIL_HSB_3_OFFSET)
  #define RTL8390_MBIST_SW05_CTL_STD_MBIST_SW05_DRF_FAIL_HSB_2_OFFSET                                          (19)
  #define RTL8390_MBIST_SW05_CTL_STD_MBIST_SW05_DRF_FAIL_HSB_2_MASK                                            (0x1 << RTL8390_MBIST_SW05_CTL_STD_MBIST_SW05_DRF_FAIL_HSB_2_OFFSET)
  #define RTL8390_MBIST_SW05_CTL_STD_MBIST_SW05_DRF_FAIL_HSB_1_OFFSET                                          (18)
  #define RTL8390_MBIST_SW05_CTL_STD_MBIST_SW05_DRF_FAIL_HSB_1_MASK                                            (0x1 << RTL8390_MBIST_SW05_CTL_STD_MBIST_SW05_DRF_FAIL_HSB_1_OFFSET)
  #define RTL8390_MBIST_SW05_CTL_STD_MBIST_SW05_DRF_FAIL_HSB_0_OFFSET                                          (17)
  #define RTL8390_MBIST_SW05_CTL_STD_MBIST_SW05_DRF_FAIL_HSB_0_MASK                                            (0x1 << RTL8390_MBIST_SW05_CTL_STD_MBIST_SW05_DRF_FAIL_HSB_0_OFFSET)
  #define RTL8390_MBIST_SW05_CTL_STD_MBIST_SW05_DRF_FAIL_PTR_OFFSET                                            (16)
  #define RTL8390_MBIST_SW05_CTL_STD_MBIST_SW05_DRF_FAIL_PTR_MASK                                              (0x1 << RTL8390_MBIST_SW05_CTL_STD_MBIST_SW05_DRF_FAIL_PTR_OFFSET)
  #define RTL8390_MBIST_SW05_CTL_STD_MBIST_SW05_BIST_FAIL_HSB_5_OFFSET                                         (6)
  #define RTL8390_MBIST_SW05_CTL_STD_MBIST_SW05_BIST_FAIL_HSB_5_MASK                                           (0x1 << RTL8390_MBIST_SW05_CTL_STD_MBIST_SW05_BIST_FAIL_HSB_5_OFFSET)
  #define RTL8390_MBIST_SW05_CTL_STD_MBIST_SW05_BIST_FAIL_HSB_4_OFFSET                                         (5)
  #define RTL8390_MBIST_SW05_CTL_STD_MBIST_SW05_BIST_FAIL_HSB_4_MASK                                           (0x1 << RTL8390_MBIST_SW05_CTL_STD_MBIST_SW05_BIST_FAIL_HSB_4_OFFSET)
  #define RTL8390_MBIST_SW05_CTL_STD_MBIST_SW05_BIST_FAIL_HSB_3_OFFSET                                         (4)
  #define RTL8390_MBIST_SW05_CTL_STD_MBIST_SW05_BIST_FAIL_HSB_3_MASK                                           (0x1 << RTL8390_MBIST_SW05_CTL_STD_MBIST_SW05_BIST_FAIL_HSB_3_OFFSET)
  #define RTL8390_MBIST_SW05_CTL_STD_MBIST_SW05_BIST_FAIL_HSB_2_OFFSET                                         (3)
  #define RTL8390_MBIST_SW05_CTL_STD_MBIST_SW05_BIST_FAIL_HSB_2_MASK                                           (0x1 << RTL8390_MBIST_SW05_CTL_STD_MBIST_SW05_BIST_FAIL_HSB_2_OFFSET)
  #define RTL8390_MBIST_SW05_CTL_STD_MBIST_SW05_BIST_FAIL_HSB_1_OFFSET                                         (2)
  #define RTL8390_MBIST_SW05_CTL_STD_MBIST_SW05_BIST_FAIL_HSB_1_MASK                                           (0x1 << RTL8390_MBIST_SW05_CTL_STD_MBIST_SW05_BIST_FAIL_HSB_1_OFFSET)
  #define RTL8390_MBIST_SW05_CTL_STD_MBIST_SW05_BIST_FAIL_HSB_0_OFFSET                                         (1)
  #define RTL8390_MBIST_SW05_CTL_STD_MBIST_SW05_BIST_FAIL_HSB_0_MASK                                           (0x1 << RTL8390_MBIST_SW05_CTL_STD_MBIST_SW05_BIST_FAIL_HSB_0_OFFSET)
  #define RTL8390_MBIST_SW05_CTL_STD_MBIST_SW05_BIST_FAIL_PTR_OFFSET                                           (0)
  #define RTL8390_MBIST_SW05_CTL_STD_MBIST_SW05_BIST_FAIL_PTR_MASK                                             (0x1 << RTL8390_MBIST_SW05_CTL_STD_MBIST_SW05_BIST_FAIL_PTR_OFFSET)

#define RTL8390_PKT_PARSE_DVS_CTRL_ADDR                                                                        (0x7404)
  #define RTL8390_PKT_PARSE_DVS_CTRL_TYPE_1_MEM_DVSE_OFFSET                                                    (3)
  #define RTL8390_PKT_PARSE_DVS_CTRL_TYPE_1_MEM_DVSE_MASK                                                      (0x1 << RTL8390_PKT_PARSE_DVS_CTRL_TYPE_1_MEM_DVSE_OFFSET)
  #define RTL8390_PKT_PARSE_DVS_CTRL_TYPE_1_MEM_DVS_OFFSET                                                     (0)
  #define RTL8390_PKT_PARSE_DVS_CTRL_TYPE_1_MEM_DVS_MASK                                                       (0x7 << RTL8390_PKT_PARSE_DVS_CTRL_TYPE_1_MEM_DVS_OFFSET)

#define RTL8390_MBIST_SW01_CTL_STD_ADDR                                                                        (0x7000)
  #define RTL8390_MBIST_SW01_CTL_STD_MBIST_SW01_DISABLE_OFFSET                                                 (31)
  #define RTL8390_MBIST_SW01_CTL_STD_MBIST_SW01_DISABLE_MASK                                                   (0x1 << RTL8390_MBIST_SW01_CTL_STD_MBIST_SW01_DISABLE_OFFSET)
  #define RTL8390_MBIST_SW01_CTL_STD_MBIST_SW01_BIST_DONE_OFFSET                                               (30)
  #define RTL8390_MBIST_SW01_CTL_STD_MBIST_SW01_BIST_DONE_MASK                                                 (0x1 << RTL8390_MBIST_SW01_CTL_STD_MBIST_SW01_BIST_DONE_OFFSET)
  #define RTL8390_MBIST_SW01_CTL_STD_MBIST_SW01_DRF_BIST_DONE_OFFSET                                           (29)
  #define RTL8390_MBIST_SW01_CTL_STD_MBIST_SW01_DRF_BIST_DONE_MASK                                             (0x1 << RTL8390_MBIST_SW01_CTL_STD_MBIST_SW01_DRF_BIST_DONE_OFFSET)
  #define RTL8390_MBIST_SW01_CTL_STD_MBIST_SW01_DRF_BIST_PAUSE_OFFSET                                          (28)
  #define RTL8390_MBIST_SW01_CTL_STD_MBIST_SW01_DRF_BIST_PAUSE_MASK                                            (0x1 << RTL8390_MBIST_SW01_CTL_STD_MBIST_SW01_DRF_BIST_PAUSE_OFFSET)
  #define RTL8390_MBIST_SW01_CTL_STD_MBIST_SW01_DRF_FAIL_CELL_L_4_OFFSET                                       (25)
  #define RTL8390_MBIST_SW01_CTL_STD_MBIST_SW01_DRF_FAIL_CELL_L_4_MASK                                         (0x1 << RTL8390_MBIST_SW01_CTL_STD_MBIST_SW01_DRF_FAIL_CELL_L_4_OFFSET)
  #define RTL8390_MBIST_SW01_CTL_STD_MBIST_SW01_DRF_FAIL_CELL_L_3_OFFSET                                       (24)
  #define RTL8390_MBIST_SW01_CTL_STD_MBIST_SW01_DRF_FAIL_CELL_L_3_MASK                                         (0x1 << RTL8390_MBIST_SW01_CTL_STD_MBIST_SW01_DRF_FAIL_CELL_L_3_OFFSET)
  #define RTL8390_MBIST_SW01_CTL_STD_MBIST_SW01_DRF_FAIL_CELL_L_2_OFFSET                                       (23)
  #define RTL8390_MBIST_SW01_CTL_STD_MBIST_SW01_DRF_FAIL_CELL_L_2_MASK                                         (0x1 << RTL8390_MBIST_SW01_CTL_STD_MBIST_SW01_DRF_FAIL_CELL_L_2_OFFSET)
  #define RTL8390_MBIST_SW01_CTL_STD_MBIST_SW01_DRF_FAIL_CELL_L_1_OFFSET                                       (22)
  #define RTL8390_MBIST_SW01_CTL_STD_MBIST_SW01_DRF_FAIL_CELL_L_1_MASK                                         (0x1 << RTL8390_MBIST_SW01_CTL_STD_MBIST_SW01_DRF_FAIL_CELL_L_1_OFFSET)
  #define RTL8390_MBIST_SW01_CTL_STD_MBIST_SW01_DRF_FAIL_CELL_L_0_OFFSET                                       (21)
  #define RTL8390_MBIST_SW01_CTL_STD_MBIST_SW01_DRF_FAIL_CELL_L_0_MASK                                         (0x1 << RTL8390_MBIST_SW01_CTL_STD_MBIST_SW01_DRF_FAIL_CELL_L_0_OFFSET)
  #define RTL8390_MBIST_SW01_CTL_STD_MBIST_SW01_DRF_FAIL_CELL_H_4_OFFSET                                       (20)
  #define RTL8390_MBIST_SW01_CTL_STD_MBIST_SW01_DRF_FAIL_CELL_H_4_MASK                                         (0x1 << RTL8390_MBIST_SW01_CTL_STD_MBIST_SW01_DRF_FAIL_CELL_H_4_OFFSET)
  #define RTL8390_MBIST_SW01_CTL_STD_MBIST_SW01_DRF_FAIL_CELL_H_3_OFFSET                                       (19)
  #define RTL8390_MBIST_SW01_CTL_STD_MBIST_SW01_DRF_FAIL_CELL_H_3_MASK                                         (0x1 << RTL8390_MBIST_SW01_CTL_STD_MBIST_SW01_DRF_FAIL_CELL_H_3_OFFSET)
  #define RTL8390_MBIST_SW01_CTL_STD_MBIST_SW01_DRF_FAIL_CELL_H_2_OFFSET                                       (18)
  #define RTL8390_MBIST_SW01_CTL_STD_MBIST_SW01_DRF_FAIL_CELL_H_2_MASK                                         (0x1 << RTL8390_MBIST_SW01_CTL_STD_MBIST_SW01_DRF_FAIL_CELL_H_2_OFFSET)
  #define RTL8390_MBIST_SW01_CTL_STD_MBIST_SW01_DRF_FAIL_CELL_H_1_OFFSET                                       (17)
  #define RTL8390_MBIST_SW01_CTL_STD_MBIST_SW01_DRF_FAIL_CELL_H_1_MASK                                         (0x1 << RTL8390_MBIST_SW01_CTL_STD_MBIST_SW01_DRF_FAIL_CELL_H_1_OFFSET)
  #define RTL8390_MBIST_SW01_CTL_STD_MBIST_SW01_DRF_FAIL_CELL_H_0_OFFSET                                       (16)
  #define RTL8390_MBIST_SW01_CTL_STD_MBIST_SW01_DRF_FAIL_CELL_H_0_MASK                                         (0x1 << RTL8390_MBIST_SW01_CTL_STD_MBIST_SW01_DRF_FAIL_CELL_H_0_OFFSET)
  #define RTL8390_MBIST_SW01_CTL_STD_MBIST_SW01_BIST_FAIL_CELL_L_4_OFFSET                                      (9)
  #define RTL8390_MBIST_SW01_CTL_STD_MBIST_SW01_BIST_FAIL_CELL_L_4_MASK                                        (0x1 << RTL8390_MBIST_SW01_CTL_STD_MBIST_SW01_BIST_FAIL_CELL_L_4_OFFSET)
  #define RTL8390_MBIST_SW01_CTL_STD_MBIST_SW01_BIST_FAIL_CELL_L_3_OFFSET                                      (8)
  #define RTL8390_MBIST_SW01_CTL_STD_MBIST_SW01_BIST_FAIL_CELL_L_3_MASK                                        (0x1 << RTL8390_MBIST_SW01_CTL_STD_MBIST_SW01_BIST_FAIL_CELL_L_3_OFFSET)
  #define RTL8390_MBIST_SW01_CTL_STD_MBIST_SW01_BIST_FAIL_CELL_L_2_OFFSET                                      (7)
  #define RTL8390_MBIST_SW01_CTL_STD_MBIST_SW01_BIST_FAIL_CELL_L_2_MASK                                        (0x1 << RTL8390_MBIST_SW01_CTL_STD_MBIST_SW01_BIST_FAIL_CELL_L_2_OFFSET)
  #define RTL8390_MBIST_SW01_CTL_STD_MBIST_SW01_BIST_FAIL_CELL_L_1_OFFSET                                      (6)
  #define RTL8390_MBIST_SW01_CTL_STD_MBIST_SW01_BIST_FAIL_CELL_L_1_MASK                                        (0x1 << RTL8390_MBIST_SW01_CTL_STD_MBIST_SW01_BIST_FAIL_CELL_L_1_OFFSET)
  #define RTL8390_MBIST_SW01_CTL_STD_MBIST_SW01_BIST_FAIL_CELL_L_0_OFFSET                                      (5)
  #define RTL8390_MBIST_SW01_CTL_STD_MBIST_SW01_BIST_FAIL_CELL_L_0_MASK                                        (0x1 << RTL8390_MBIST_SW01_CTL_STD_MBIST_SW01_BIST_FAIL_CELL_L_0_OFFSET)
  #define RTL8390_MBIST_SW01_CTL_STD_MBIST_SW01_BIST_FAIL_CELL_H_4_OFFSET                                      (4)
  #define RTL8390_MBIST_SW01_CTL_STD_MBIST_SW01_BIST_FAIL_CELL_H_4_MASK                                        (0x1 << RTL8390_MBIST_SW01_CTL_STD_MBIST_SW01_BIST_FAIL_CELL_H_4_OFFSET)
  #define RTL8390_MBIST_SW01_CTL_STD_MBIST_SW01_BIST_FAIL_CELL_H_3_OFFSET                                      (3)
  #define RTL8390_MBIST_SW01_CTL_STD_MBIST_SW01_BIST_FAIL_CELL_H_3_MASK                                        (0x1 << RTL8390_MBIST_SW01_CTL_STD_MBIST_SW01_BIST_FAIL_CELL_H_3_OFFSET)
  #define RTL8390_MBIST_SW01_CTL_STD_MBIST_SW01_BIST_FAIL_CELL_H_2_OFFSET                                      (2)
  #define RTL8390_MBIST_SW01_CTL_STD_MBIST_SW01_BIST_FAIL_CELL_H_2_MASK                                        (0x1 << RTL8390_MBIST_SW01_CTL_STD_MBIST_SW01_BIST_FAIL_CELL_H_2_OFFSET)
  #define RTL8390_MBIST_SW01_CTL_STD_MBIST_SW01_BIST_FAIL_CELL_H_1_OFFSET                                      (1)
  #define RTL8390_MBIST_SW01_CTL_STD_MBIST_SW01_BIST_FAIL_CELL_H_1_MASK                                        (0x1 << RTL8390_MBIST_SW01_CTL_STD_MBIST_SW01_BIST_FAIL_CELL_H_1_OFFSET)
  #define RTL8390_MBIST_SW01_CTL_STD_MBIST_SW01_BIST_FAIL_CELL_H_0_OFFSET                                      (0)
  #define RTL8390_MBIST_SW01_CTL_STD_MBIST_SW01_BIST_FAIL_CELL_H_0_MASK                                        (0x1 << RTL8390_MBIST_SW01_CTL_STD_MBIST_SW01_BIST_FAIL_CELL_H_0_OFFSET)

#define RTL8390_MBIST_SW02_CTL_STD_ADDR                                                                        (0x7004)
  #define RTL8390_MBIST_SW02_CTL_STD_MBIST_SW02_DISABLE_OFFSET                                                 (31)
  #define RTL8390_MBIST_SW02_CTL_STD_MBIST_SW02_DISABLE_MASK                                                   (0x1 << RTL8390_MBIST_SW02_CTL_STD_MBIST_SW02_DISABLE_OFFSET)
  #define RTL8390_MBIST_SW02_CTL_STD_MBIST_SW02_BIST_DONE_OFFSET                                               (30)
  #define RTL8390_MBIST_SW02_CTL_STD_MBIST_SW02_BIST_DONE_MASK                                                 (0x1 << RTL8390_MBIST_SW02_CTL_STD_MBIST_SW02_BIST_DONE_OFFSET)
  #define RTL8390_MBIST_SW02_CTL_STD_MBIST_SW02_DRF_BIST_DONE_OFFSET                                           (29)
  #define RTL8390_MBIST_SW02_CTL_STD_MBIST_SW02_DRF_BIST_DONE_MASK                                             (0x1 << RTL8390_MBIST_SW02_CTL_STD_MBIST_SW02_DRF_BIST_DONE_OFFSET)
  #define RTL8390_MBIST_SW02_CTL_STD_MBIST_SW02_DRF_BIST_PAUSE_OFFSET                                          (28)
  #define RTL8390_MBIST_SW02_CTL_STD_MBIST_SW02_DRF_BIST_PAUSE_MASK                                            (0x1 << RTL8390_MBIST_SW02_CTL_STD_MBIST_SW02_DRF_BIST_PAUSE_OFFSET)
  #define RTL8390_MBIST_SW02_CTL_STD_MBIST_SW02_DRF_FAIL_LL_OFFSET                                             (16)
  #define RTL8390_MBIST_SW02_CTL_STD_MBIST_SW02_DRF_FAIL_LL_MASK                                               (0x1 << RTL8390_MBIST_SW02_CTL_STD_MBIST_SW02_DRF_FAIL_LL_OFFSET)
  #define RTL8390_MBIST_SW02_CTL_STD_MBIST_SW02_BIST_FAIL_LL_OFFSET                                            (0)
  #define RTL8390_MBIST_SW02_CTL_STD_MBIST_SW02_BIST_FAIL_LL_MASK                                              (0x1 << RTL8390_MBIST_SW02_CTL_STD_MBIST_SW02_BIST_FAIL_LL_OFFSET)

#define RTL8390_MBIST_SW03_CTL_STD_ADDR                                                                        (0x7008)
  #define RTL8390_MBIST_SW03_CTL_STD_MBIST_SW03_DISABLE_OFFSET                                                 (31)
  #define RTL8390_MBIST_SW03_CTL_STD_MBIST_SW03_DISABLE_MASK                                                   (0x1 << RTL8390_MBIST_SW03_CTL_STD_MBIST_SW03_DISABLE_OFFSET)
  #define RTL8390_MBIST_SW03_CTL_STD_MBIST_SW03_BIST_DONE_OFFSET                                               (30)
  #define RTL8390_MBIST_SW03_CTL_STD_MBIST_SW03_BIST_DONE_MASK                                                 (0x1 << RTL8390_MBIST_SW03_CTL_STD_MBIST_SW03_BIST_DONE_OFFSET)
  #define RTL8390_MBIST_SW03_CTL_STD_MBIST_SW03_DRF_BIST_DONE_OFFSET                                           (29)
  #define RTL8390_MBIST_SW03_CTL_STD_MBIST_SW03_DRF_BIST_DONE_MASK                                             (0x1 << RTL8390_MBIST_SW03_CTL_STD_MBIST_SW03_DRF_BIST_DONE_OFFSET)
  #define RTL8390_MBIST_SW03_CTL_STD_MBIST_SW03_DRF_BIST_PAUSE_OFFSET                                          (28)
  #define RTL8390_MBIST_SW03_CTL_STD_MBIST_SW03_DRF_BIST_PAUSE_MASK                                            (0x1 << RTL8390_MBIST_SW03_CTL_STD_MBIST_SW03_DRF_BIST_PAUSE_OFFSET)
  #define RTL8390_MBIST_SW03_CTL_STD_MBIST_SW03_DRF_FAIL_CC_OFFSET                                             (16)
  #define RTL8390_MBIST_SW03_CTL_STD_MBIST_SW03_DRF_FAIL_CC_MASK                                               (0x1 << RTL8390_MBIST_SW03_CTL_STD_MBIST_SW03_DRF_FAIL_CC_OFFSET)
  #define RTL8390_MBIST_SW03_CTL_STD_MBIST_SW03_BIST_FAIL_CC_OFFSET                                            (0)
  #define RTL8390_MBIST_SW03_CTL_STD_MBIST_SW03_BIST_FAIL_CC_MASK                                              (0x1 << RTL8390_MBIST_SW03_CTL_STD_MBIST_SW03_BIST_FAIL_CC_OFFSET)

#define RTL8390_MBIST_SW04_CTL_STD_ADDR                                                                        (0x700C)
  #define RTL8390_MBIST_SW04_CTL_STD_MBIST_SW04_DISABLE_OFFSET                                                 (31)
  #define RTL8390_MBIST_SW04_CTL_STD_MBIST_SW04_DISABLE_MASK                                                   (0x1 << RTL8390_MBIST_SW04_CTL_STD_MBIST_SW04_DISABLE_OFFSET)
  #define RTL8390_MBIST_SW04_CTL_STD_MBIST_SW04_BIST_DONE_OFFSET                                               (30)
  #define RTL8390_MBIST_SW04_CTL_STD_MBIST_SW04_BIST_DONE_MASK                                                 (0x1 << RTL8390_MBIST_SW04_CTL_STD_MBIST_SW04_BIST_DONE_OFFSET)
  #define RTL8390_MBIST_SW04_CTL_STD_MBIST_SW04_DRF_BIST_DONE_OFFSET                                           (29)
  #define RTL8390_MBIST_SW04_CTL_STD_MBIST_SW04_DRF_BIST_DONE_MASK                                             (0x1 << RTL8390_MBIST_SW04_CTL_STD_MBIST_SW04_DRF_BIST_DONE_OFFSET)
  #define RTL8390_MBIST_SW04_CTL_STD_MBIST_SW04_DRF_BIST_PAUSE_OFFSET                                          (28)
  #define RTL8390_MBIST_SW04_CTL_STD_MBIST_SW04_DRF_BIST_PAUSE_MASK                                            (0x1 << RTL8390_MBIST_SW04_CTL_STD_MBIST_SW04_DRF_BIST_PAUSE_OFFSET)
  #define RTL8390_MBIST_SW04_CTL_STD_MBIST_SW04_DRF_FAIL_R1_OFFSET                                             (18)
  #define RTL8390_MBIST_SW04_CTL_STD_MBIST_SW04_DRF_FAIL_R1_MASK                                               (0x1 << RTL8390_MBIST_SW04_CTL_STD_MBIST_SW04_DRF_FAIL_R1_OFFSET)
  #define RTL8390_MBIST_SW04_CTL_STD_MBIST_SW04_DRF_FAIL_R0_OFFSET                                             (17)
  #define RTL8390_MBIST_SW04_CTL_STD_MBIST_SW04_DRF_FAIL_R0_MASK                                               (0x1 << RTL8390_MBIST_SW04_CTL_STD_MBIST_SW04_DRF_FAIL_R0_OFFSET)
  #define RTL8390_MBIST_SW04_CTL_STD_MBIST_SW04_DRF_FAIL_FP_OFFSET                                             (16)
  #define RTL8390_MBIST_SW04_CTL_STD_MBIST_SW04_DRF_FAIL_FP_MASK                                               (0x1 << RTL8390_MBIST_SW04_CTL_STD_MBIST_SW04_DRF_FAIL_FP_OFFSET)
  #define RTL8390_MBIST_SW04_CTL_STD_MBIST_SW04_BIST_FAIL_R1_OFFSET                                            (2)
  #define RTL8390_MBIST_SW04_CTL_STD_MBIST_SW04_BIST_FAIL_R1_MASK                                              (0x1 << RTL8390_MBIST_SW04_CTL_STD_MBIST_SW04_BIST_FAIL_R1_OFFSET)
  #define RTL8390_MBIST_SW04_CTL_STD_MBIST_SW04_BIST_FAIL_R0_OFFSET                                            (1)
  #define RTL8390_MBIST_SW04_CTL_STD_MBIST_SW04_BIST_FAIL_R0_MASK                                              (0x1 << RTL8390_MBIST_SW04_CTL_STD_MBIST_SW04_BIST_FAIL_R0_OFFSET)
  #define RTL8390_MBIST_SW04_CTL_STD_MBIST_SW04_BIST_FAIL_FP_OFFSET                                            (0)
  #define RTL8390_MBIST_SW04_CTL_STD_MBIST_SW04_BIST_FAIL_FP_MASK                                              (0x1 << RTL8390_MBIST_SW04_CTL_STD_MBIST_SW04_BIST_FAIL_FP_OFFSET)

#define RTL8390_MBISR_SW07_CTL_ADDR                                                                            (0x7010)
  #define RTL8390_MBISR_SW07_CTL_MBISR_SW07_DISABLE_OFFSET                                                     (31)
  #define RTL8390_MBISR_SW07_CTL_MBISR_SW07_DISABLE_MASK                                                       (0x1 << RTL8390_MBISR_SW07_CTL_MBISR_SW07_DISABLE_OFFSET)
  #define RTL8390_MBISR_SW07_CTL_BISR_DONE_SW07_OFFSET                                                         (30)
  #define RTL8390_MBISR_SW07_CTL_BISR_DONE_SW07_MASK                                                           (0x1 << RTL8390_MBISR_SW07_CTL_BISR_DONE_SW07_OFFSET)
  #define RTL8390_MBISR_SW07_CTL_DRF_BISR_DONE_SW07_OFFSET                                                     (29)
  #define RTL8390_MBISR_SW07_CTL_DRF_BISR_DONE_SW07_MASK                                                       (0x1 << RTL8390_MBISR_SW07_CTL_DRF_BISR_DONE_SW07_OFFSET)
  #define RTL8390_MBISR_SW07_CTL_DRF_BISR_PAUSE_SW07_OFFSET                                                    (28)
  #define RTL8390_MBISR_SW07_CTL_DRF_BISR_PAUSE_SW07_MASK                                                      (0x1 << RTL8390_MBISR_SW07_CTL_DRF_BISR_PAUSE_SW07_OFFSET)
  #define RTL8390_MBISR_SW07_CTL_DRF_BISR_FAIL_SW07_OFFSET                                                     (16)
  #define RTL8390_MBISR_SW07_CTL_DRF_BISR_FAIL_SW07_MASK                                                       (0x1 << RTL8390_MBISR_SW07_CTL_DRF_BISR_FAIL_SW07_OFFSET)
  #define RTL8390_MBISR_SW07_CTL_BISR_REPAIR_SW07_OFFSET                                                       (8)
  #define RTL8390_MBISR_SW07_CTL_BISR_REPAIR_SW07_MASK                                                         (0x1 << RTL8390_MBISR_SW07_CTL_BISR_REPAIR_SW07_OFFSET)
  #define RTL8390_MBISR_SW07_CTL_BISR_FAIL_SW07_OFFSET                                                         (0)
  #define RTL8390_MBISR_SW07_CTL_BISR_FAIL_SW07_MASK                                                           (0x1 << RTL8390_MBISR_SW07_CTL_BISR_FAIL_SW07_OFFSET)

#define RTL8390_MBIST_SW07_0_STD_ADDR                                                                          (0x7014)
  #define RTL8390_MBIST_SW07_0_STD_MBIST_SW07_0_BIST_DONE_OFFSET                                               (30)
  #define RTL8390_MBIST_SW07_0_STD_MBIST_SW07_0_BIST_DONE_MASK                                                 (0x1 << RTL8390_MBIST_SW07_0_STD_MBIST_SW07_0_BIST_DONE_OFFSET)
  #define RTL8390_MBIST_SW07_0_STD_MBIST_SW07_0_DRF_BIST_DONE_OFFSET                                           (29)
  #define RTL8390_MBIST_SW07_0_STD_MBIST_SW07_0_DRF_BIST_DONE_MASK                                             (0x1 << RTL8390_MBIST_SW07_0_STD_MBIST_SW07_0_DRF_BIST_DONE_OFFSET)
  #define RTL8390_MBIST_SW07_0_STD_MBIST_SW07_0_DRF_BIST_PAUSE_OFFSET                                          (28)
  #define RTL8390_MBIST_SW07_0_STD_MBIST_SW07_0_DRF_BIST_PAUSE_MASK                                            (0x1 << RTL8390_MBIST_SW07_0_STD_MBIST_SW07_0_DRF_BIST_PAUSE_OFFSET)
  #define RTL8390_MBIST_SW07_0_STD_MBIST_SW07_0_DRF_FAIL_PKB1_1_OFFSET                                         (23)
  #define RTL8390_MBIST_SW07_0_STD_MBIST_SW07_0_DRF_FAIL_PKB1_1_MASK                                           (0x1 << RTL8390_MBIST_SW07_0_STD_MBIST_SW07_0_DRF_FAIL_PKB1_1_OFFSET)
  #define RTL8390_MBIST_SW07_0_STD_MBIST_SW07_0_DRF_FAIL_PKB1_0_OFFSET                                         (22)
  #define RTL8390_MBIST_SW07_0_STD_MBIST_SW07_0_DRF_FAIL_PKB1_0_MASK                                           (0x1 << RTL8390_MBIST_SW07_0_STD_MBIST_SW07_0_DRF_FAIL_PKB1_0_OFFSET)
  #define RTL8390_MBIST_SW07_0_STD_MBIST_SW07_0_DRF_FAIL_PKB0_5_OFFSET                                         (21)
  #define RTL8390_MBIST_SW07_0_STD_MBIST_SW07_0_DRF_FAIL_PKB0_5_MASK                                           (0x1 << RTL8390_MBIST_SW07_0_STD_MBIST_SW07_0_DRF_FAIL_PKB0_5_OFFSET)
  #define RTL8390_MBIST_SW07_0_STD_MBIST_SW07_0_DRF_FAIL_PKB0_4_OFFSET                                         (20)
  #define RTL8390_MBIST_SW07_0_STD_MBIST_SW07_0_DRF_FAIL_PKB0_4_MASK                                           (0x1 << RTL8390_MBIST_SW07_0_STD_MBIST_SW07_0_DRF_FAIL_PKB0_4_OFFSET)
  #define RTL8390_MBIST_SW07_0_STD_MBIST_SW07_0_DRF_FAIL_PKB0_3_OFFSET                                         (19)
  #define RTL8390_MBIST_SW07_0_STD_MBIST_SW07_0_DRF_FAIL_PKB0_3_MASK                                           (0x1 << RTL8390_MBIST_SW07_0_STD_MBIST_SW07_0_DRF_FAIL_PKB0_3_OFFSET)
  #define RTL8390_MBIST_SW07_0_STD_MBIST_SW07_0_DRF_FAIL_PKB0_2_OFFSET                                         (18)
  #define RTL8390_MBIST_SW07_0_STD_MBIST_SW07_0_DRF_FAIL_PKB0_2_MASK                                           (0x1 << RTL8390_MBIST_SW07_0_STD_MBIST_SW07_0_DRF_FAIL_PKB0_2_OFFSET)
  #define RTL8390_MBIST_SW07_0_STD_MBIST_SW07_0_DRF_FAIL_PKB0_1_OFFSET                                         (17)
  #define RTL8390_MBIST_SW07_0_STD_MBIST_SW07_0_DRF_FAIL_PKB0_1_MASK                                           (0x1 << RTL8390_MBIST_SW07_0_STD_MBIST_SW07_0_DRF_FAIL_PKB0_1_OFFSET)
  #define RTL8390_MBIST_SW07_0_STD_MBIST_SW07_0_DRF_FAIL_PKB0_0_OFFSET                                         (16)
  #define RTL8390_MBIST_SW07_0_STD_MBIST_SW07_0_DRF_FAIL_PKB0_0_MASK                                           (0x1 << RTL8390_MBIST_SW07_0_STD_MBIST_SW07_0_DRF_FAIL_PKB0_0_OFFSET)
  #define RTL8390_MBIST_SW07_0_STD_MBIST_SW07_0_BIST_FAIL_PKB1_1_OFFSET                                        (7)
  #define RTL8390_MBIST_SW07_0_STD_MBIST_SW07_0_BIST_FAIL_PKB1_1_MASK                                          (0x1 << RTL8390_MBIST_SW07_0_STD_MBIST_SW07_0_BIST_FAIL_PKB1_1_OFFSET)
  #define RTL8390_MBIST_SW07_0_STD_MBIST_SW07_0_BIST_FAIL_PKB1_0_OFFSET                                        (6)
  #define RTL8390_MBIST_SW07_0_STD_MBIST_SW07_0_BIST_FAIL_PKB1_0_MASK                                          (0x1 << RTL8390_MBIST_SW07_0_STD_MBIST_SW07_0_BIST_FAIL_PKB1_0_OFFSET)
  #define RTL8390_MBIST_SW07_0_STD_MBIST_SW07_0_BIST_FAIL_PKB0_5_OFFSET                                        (5)
  #define RTL8390_MBIST_SW07_0_STD_MBIST_SW07_0_BIST_FAIL_PKB0_5_MASK                                          (0x1 << RTL8390_MBIST_SW07_0_STD_MBIST_SW07_0_BIST_FAIL_PKB0_5_OFFSET)
  #define RTL8390_MBIST_SW07_0_STD_MBIST_SW07_0_BIST_FAIL_PKB0_4_OFFSET                                        (4)
  #define RTL8390_MBIST_SW07_0_STD_MBIST_SW07_0_BIST_FAIL_PKB0_4_MASK                                          (0x1 << RTL8390_MBIST_SW07_0_STD_MBIST_SW07_0_BIST_FAIL_PKB0_4_OFFSET)
  #define RTL8390_MBIST_SW07_0_STD_MBIST_SW07_0_BIST_FAIL_PKB0_3_OFFSET                                        (3)
  #define RTL8390_MBIST_SW07_0_STD_MBIST_SW07_0_BIST_FAIL_PKB0_3_MASK                                          (0x1 << RTL8390_MBIST_SW07_0_STD_MBIST_SW07_0_BIST_FAIL_PKB0_3_OFFSET)
  #define RTL8390_MBIST_SW07_0_STD_MBIST_SW07_0_BIST_FAIL_PKB0_2_OFFSET                                        (2)
  #define RTL8390_MBIST_SW07_0_STD_MBIST_SW07_0_BIST_FAIL_PKB0_2_MASK                                          (0x1 << RTL8390_MBIST_SW07_0_STD_MBIST_SW07_0_BIST_FAIL_PKB0_2_OFFSET)
  #define RTL8390_MBIST_SW07_0_STD_MBIST_SW07_0_BIST_FAIL_PKB0_1_OFFSET                                        (1)
  #define RTL8390_MBIST_SW07_0_STD_MBIST_SW07_0_BIST_FAIL_PKB0_1_MASK                                          (0x1 << RTL8390_MBIST_SW07_0_STD_MBIST_SW07_0_BIST_FAIL_PKB0_1_OFFSET)
  #define RTL8390_MBIST_SW07_0_STD_MBIST_SW07_0_BIST_FAIL_PKB0_0_OFFSET                                        (0)
  #define RTL8390_MBIST_SW07_0_STD_MBIST_SW07_0_BIST_FAIL_PKB0_0_MASK                                          (0x1 << RTL8390_MBIST_SW07_0_STD_MBIST_SW07_0_BIST_FAIL_PKB0_0_OFFSET)

#define RTL8390_MBIST_SW07_1_STD_ADDR                                                                          (0x7018)
  #define RTL8390_MBIST_SW07_1_STD_MBIST_SW07_1_BIST_DONE_OFFSET                                               (30)
  #define RTL8390_MBIST_SW07_1_STD_MBIST_SW07_1_BIST_DONE_MASK                                                 (0x1 << RTL8390_MBIST_SW07_1_STD_MBIST_SW07_1_BIST_DONE_OFFSET)
  #define RTL8390_MBIST_SW07_1_STD_MBIST_SW07_1_DRF_BIST_DONE_OFFSET                                           (29)
  #define RTL8390_MBIST_SW07_1_STD_MBIST_SW07_1_DRF_BIST_DONE_MASK                                             (0x1 << RTL8390_MBIST_SW07_1_STD_MBIST_SW07_1_DRF_BIST_DONE_OFFSET)
  #define RTL8390_MBIST_SW07_1_STD_MBIST_SW07_1_DRF_BIST_PAUSE_OFFSET                                          (28)
  #define RTL8390_MBIST_SW07_1_STD_MBIST_SW07_1_DRF_BIST_PAUSE_MASK                                            (0x1 << RTL8390_MBIST_SW07_1_STD_MBIST_SW07_1_DRF_BIST_PAUSE_OFFSET)
  #define RTL8390_MBIST_SW07_1_STD_MBIST_SW07_1_DRF_FAIL_PKB2_3_OFFSET                                         (23)
  #define RTL8390_MBIST_SW07_1_STD_MBIST_SW07_1_DRF_FAIL_PKB2_3_MASK                                           (0x1 << RTL8390_MBIST_SW07_1_STD_MBIST_SW07_1_DRF_FAIL_PKB2_3_OFFSET)
  #define RTL8390_MBIST_SW07_1_STD_MBIST_SW07_1_DRF_FAIL_PKB2_2_OFFSET                                         (22)
  #define RTL8390_MBIST_SW07_1_STD_MBIST_SW07_1_DRF_FAIL_PKB2_2_MASK                                           (0x1 << RTL8390_MBIST_SW07_1_STD_MBIST_SW07_1_DRF_FAIL_PKB2_2_OFFSET)
  #define RTL8390_MBIST_SW07_1_STD_MBIST_SW07_1_DRF_FAIL_PKB2_1_OFFSET                                         (21)
  #define RTL8390_MBIST_SW07_1_STD_MBIST_SW07_1_DRF_FAIL_PKB2_1_MASK                                           (0x1 << RTL8390_MBIST_SW07_1_STD_MBIST_SW07_1_DRF_FAIL_PKB2_1_OFFSET)
  #define RTL8390_MBIST_SW07_1_STD_MBIST_SW07_1_DRF_FAIL_PKB2_0_OFFSET                                         (20)
  #define RTL8390_MBIST_SW07_1_STD_MBIST_SW07_1_DRF_FAIL_PKB2_0_MASK                                           (0x1 << RTL8390_MBIST_SW07_1_STD_MBIST_SW07_1_DRF_FAIL_PKB2_0_OFFSET)
  #define RTL8390_MBIST_SW07_1_STD_MBIST_SW07_1_DRF_FAIL_PKB1_5_OFFSET                                         (19)
  #define RTL8390_MBIST_SW07_1_STD_MBIST_SW07_1_DRF_FAIL_PKB1_5_MASK                                           (0x1 << RTL8390_MBIST_SW07_1_STD_MBIST_SW07_1_DRF_FAIL_PKB1_5_OFFSET)
  #define RTL8390_MBIST_SW07_1_STD_MBIST_SW07_1_DRF_FAIL_PKB1_4_OFFSET                                         (18)
  #define RTL8390_MBIST_SW07_1_STD_MBIST_SW07_1_DRF_FAIL_PKB1_4_MASK                                           (0x1 << RTL8390_MBIST_SW07_1_STD_MBIST_SW07_1_DRF_FAIL_PKB1_4_OFFSET)
  #define RTL8390_MBIST_SW07_1_STD_MBIST_SW07_1_DRF_FAIL_PKB1_3_OFFSET                                         (17)
  #define RTL8390_MBIST_SW07_1_STD_MBIST_SW07_1_DRF_FAIL_PKB1_3_MASK                                           (0x1 << RTL8390_MBIST_SW07_1_STD_MBIST_SW07_1_DRF_FAIL_PKB1_3_OFFSET)
  #define RTL8390_MBIST_SW07_1_STD_MBIST_SW07_1_DRF_FAIL_PKB1_2_OFFSET                                         (16)
  #define RTL8390_MBIST_SW07_1_STD_MBIST_SW07_1_DRF_FAIL_PKB1_2_MASK                                           (0x1 << RTL8390_MBIST_SW07_1_STD_MBIST_SW07_1_DRF_FAIL_PKB1_2_OFFSET)
  #define RTL8390_MBIST_SW07_1_STD_MBIST_SW07_1_BIST_FAIL_PKB2_3_OFFSET                                        (7)
  #define RTL8390_MBIST_SW07_1_STD_MBIST_SW07_1_BIST_FAIL_PKB2_3_MASK                                          (0x1 << RTL8390_MBIST_SW07_1_STD_MBIST_SW07_1_BIST_FAIL_PKB2_3_OFFSET)
  #define RTL8390_MBIST_SW07_1_STD_MBIST_SW07_1_BIST_FAIL_PKB2_2_OFFSET                                        (6)
  #define RTL8390_MBIST_SW07_1_STD_MBIST_SW07_1_BIST_FAIL_PKB2_2_MASK                                          (0x1 << RTL8390_MBIST_SW07_1_STD_MBIST_SW07_1_BIST_FAIL_PKB2_2_OFFSET)
  #define RTL8390_MBIST_SW07_1_STD_MBIST_SW07_1_BIST_FAIL_PKB2_1_OFFSET                                        (5)
  #define RTL8390_MBIST_SW07_1_STD_MBIST_SW07_1_BIST_FAIL_PKB2_1_MASK                                          (0x1 << RTL8390_MBIST_SW07_1_STD_MBIST_SW07_1_BIST_FAIL_PKB2_1_OFFSET)
  #define RTL8390_MBIST_SW07_1_STD_MBIST_SW07_1_BIST_FAIL_PKB2_0_OFFSET                                        (4)
  #define RTL8390_MBIST_SW07_1_STD_MBIST_SW07_1_BIST_FAIL_PKB2_0_MASK                                          (0x1 << RTL8390_MBIST_SW07_1_STD_MBIST_SW07_1_BIST_FAIL_PKB2_0_OFFSET)
  #define RTL8390_MBIST_SW07_1_STD_MBIST_SW07_1_BIST_FAIL_PKB1_5_OFFSET                                        (3)
  #define RTL8390_MBIST_SW07_1_STD_MBIST_SW07_1_BIST_FAIL_PKB1_5_MASK                                          (0x1 << RTL8390_MBIST_SW07_1_STD_MBIST_SW07_1_BIST_FAIL_PKB1_5_OFFSET)
  #define RTL8390_MBIST_SW07_1_STD_MBIST_SW07_1_BIST_FAIL_PKB1_4_OFFSET                                        (2)
  #define RTL8390_MBIST_SW07_1_STD_MBIST_SW07_1_BIST_FAIL_PKB1_4_MASK                                          (0x1 << RTL8390_MBIST_SW07_1_STD_MBIST_SW07_1_BIST_FAIL_PKB1_4_OFFSET)
  #define RTL8390_MBIST_SW07_1_STD_MBIST_SW07_1_BIST_FAIL_PKB1_3_OFFSET                                        (1)
  #define RTL8390_MBIST_SW07_1_STD_MBIST_SW07_1_BIST_FAIL_PKB1_3_MASK                                          (0x1 << RTL8390_MBIST_SW07_1_STD_MBIST_SW07_1_BIST_FAIL_PKB1_3_OFFSET)
  #define RTL8390_MBIST_SW07_1_STD_MBIST_SW07_1_BIST_FAIL_PKB1_2_OFFSET                                        (0)
  #define RTL8390_MBIST_SW07_1_STD_MBIST_SW07_1_BIST_FAIL_PKB1_2_MASK                                          (0x1 << RTL8390_MBIST_SW07_1_STD_MBIST_SW07_1_BIST_FAIL_PKB1_2_OFFSET)

#define RTL8390_MBIST_SW07_2_STD_ADDR                                                                          (0x701C)
  #define RTL8390_MBIST_SW07_2_STD_MBIST_SW07_2_BIST_DONE_OFFSET                                               (30)
  #define RTL8390_MBIST_SW07_2_STD_MBIST_SW07_2_BIST_DONE_MASK                                                 (0x1 << RTL8390_MBIST_SW07_2_STD_MBIST_SW07_2_BIST_DONE_OFFSET)
  #define RTL8390_MBIST_SW07_2_STD_MBIST_SW07_2_DRF_BIST_DONE_OFFSET                                           (29)
  #define RTL8390_MBIST_SW07_2_STD_MBIST_SW07_2_DRF_BIST_DONE_MASK                                             (0x1 << RTL8390_MBIST_SW07_2_STD_MBIST_SW07_2_DRF_BIST_DONE_OFFSET)
  #define RTL8390_MBIST_SW07_2_STD_MBIST_SW07_2_DRF_BIST_PAUSE_OFFSET                                          (28)
  #define RTL8390_MBIST_SW07_2_STD_MBIST_SW07_2_DRF_BIST_PAUSE_MASK                                            (0x1 << RTL8390_MBIST_SW07_2_STD_MBIST_SW07_2_DRF_BIST_PAUSE_OFFSET)
  #define RTL8390_MBIST_SW07_2_STD_MBIST_SW07_2_DRF_FAIL_PKB3_5_OFFSET                                         (23)
  #define RTL8390_MBIST_SW07_2_STD_MBIST_SW07_2_DRF_FAIL_PKB3_5_MASK                                           (0x1 << RTL8390_MBIST_SW07_2_STD_MBIST_SW07_2_DRF_FAIL_PKB3_5_OFFSET)
  #define RTL8390_MBIST_SW07_2_STD_MBIST_SW07_2_DRF_FAIL_PKB3_4_OFFSET                                         (22)
  #define RTL8390_MBIST_SW07_2_STD_MBIST_SW07_2_DRF_FAIL_PKB3_4_MASK                                           (0x1 << RTL8390_MBIST_SW07_2_STD_MBIST_SW07_2_DRF_FAIL_PKB3_4_OFFSET)
  #define RTL8390_MBIST_SW07_2_STD_MBIST_SW07_2_DRF_FAIL_PKB3_3_OFFSET                                         (21)
  #define RTL8390_MBIST_SW07_2_STD_MBIST_SW07_2_DRF_FAIL_PKB3_3_MASK                                           (0x1 << RTL8390_MBIST_SW07_2_STD_MBIST_SW07_2_DRF_FAIL_PKB3_3_OFFSET)
  #define RTL8390_MBIST_SW07_2_STD_MBIST_SW07_2_DRF_FAIL_PKB3_2_OFFSET                                         (20)
  #define RTL8390_MBIST_SW07_2_STD_MBIST_SW07_2_DRF_FAIL_PKB3_2_MASK                                           (0x1 << RTL8390_MBIST_SW07_2_STD_MBIST_SW07_2_DRF_FAIL_PKB3_2_OFFSET)
  #define RTL8390_MBIST_SW07_2_STD_MBIST_SW07_2_DRF_FAIL_PKB3_1_OFFSET                                         (19)
  #define RTL8390_MBIST_SW07_2_STD_MBIST_SW07_2_DRF_FAIL_PKB3_1_MASK                                           (0x1 << RTL8390_MBIST_SW07_2_STD_MBIST_SW07_2_DRF_FAIL_PKB3_1_OFFSET)
  #define RTL8390_MBIST_SW07_2_STD_MBIST_SW07_2_DRF_FAIL_PKB3_0_OFFSET                                         (18)
  #define RTL8390_MBIST_SW07_2_STD_MBIST_SW07_2_DRF_FAIL_PKB3_0_MASK                                           (0x1 << RTL8390_MBIST_SW07_2_STD_MBIST_SW07_2_DRF_FAIL_PKB3_0_OFFSET)
  #define RTL8390_MBIST_SW07_2_STD_MBIST_SW07_2_DRF_FAIL_PKB2_5_OFFSET                                         (17)
  #define RTL8390_MBIST_SW07_2_STD_MBIST_SW07_2_DRF_FAIL_PKB2_5_MASK                                           (0x1 << RTL8390_MBIST_SW07_2_STD_MBIST_SW07_2_DRF_FAIL_PKB2_5_OFFSET)
  #define RTL8390_MBIST_SW07_2_STD_MBIST_SW07_2_DRF_FAIL_PKB2_4_OFFSET                                         (16)
  #define RTL8390_MBIST_SW07_2_STD_MBIST_SW07_2_DRF_FAIL_PKB2_4_MASK                                           (0x1 << RTL8390_MBIST_SW07_2_STD_MBIST_SW07_2_DRF_FAIL_PKB2_4_OFFSET)
  #define RTL8390_MBIST_SW07_2_STD_MBIST_SW07_2_BIST_FAIL_PKB3_5_OFFSET                                        (7)
  #define RTL8390_MBIST_SW07_2_STD_MBIST_SW07_2_BIST_FAIL_PKB3_5_MASK                                          (0x1 << RTL8390_MBIST_SW07_2_STD_MBIST_SW07_2_BIST_FAIL_PKB3_5_OFFSET)
  #define RTL8390_MBIST_SW07_2_STD_MBIST_SW07_2_BIST_FAIL_PKB3_4_OFFSET                                        (6)
  #define RTL8390_MBIST_SW07_2_STD_MBIST_SW07_2_BIST_FAIL_PKB3_4_MASK                                          (0x1 << RTL8390_MBIST_SW07_2_STD_MBIST_SW07_2_BIST_FAIL_PKB3_4_OFFSET)
  #define RTL8390_MBIST_SW07_2_STD_MBIST_SW07_2_BIST_FAIL_PKB3_3_OFFSET                                        (5)
  #define RTL8390_MBIST_SW07_2_STD_MBIST_SW07_2_BIST_FAIL_PKB3_3_MASK                                          (0x1 << RTL8390_MBIST_SW07_2_STD_MBIST_SW07_2_BIST_FAIL_PKB3_3_OFFSET)
  #define RTL8390_MBIST_SW07_2_STD_MBIST_SW07_2_BIST_FAIL_PKB3_2_OFFSET                                        (4)
  #define RTL8390_MBIST_SW07_2_STD_MBIST_SW07_2_BIST_FAIL_PKB3_2_MASK                                          (0x1 << RTL8390_MBIST_SW07_2_STD_MBIST_SW07_2_BIST_FAIL_PKB3_2_OFFSET)
  #define RTL8390_MBIST_SW07_2_STD_MBIST_SW07_2_BIST_FAIL_PKB3_1_OFFSET                                        (3)
  #define RTL8390_MBIST_SW07_2_STD_MBIST_SW07_2_BIST_FAIL_PKB3_1_MASK                                          (0x1 << RTL8390_MBIST_SW07_2_STD_MBIST_SW07_2_BIST_FAIL_PKB3_1_OFFSET)
  #define RTL8390_MBIST_SW07_2_STD_MBIST_SW07_2_BIST_FAIL_PKB3_0_OFFSET                                        (2)
  #define RTL8390_MBIST_SW07_2_STD_MBIST_SW07_2_BIST_FAIL_PKB3_0_MASK                                          (0x1 << RTL8390_MBIST_SW07_2_STD_MBIST_SW07_2_BIST_FAIL_PKB3_0_OFFSET)
  #define RTL8390_MBIST_SW07_2_STD_MBIST_SW07_2_BIST_FAIL_PKB2_5_OFFSET                                        (1)
  #define RTL8390_MBIST_SW07_2_STD_MBIST_SW07_2_BIST_FAIL_PKB2_5_MASK                                          (0x1 << RTL8390_MBIST_SW07_2_STD_MBIST_SW07_2_BIST_FAIL_PKB2_5_OFFSET)
  #define RTL8390_MBIST_SW07_2_STD_MBIST_SW07_2_BIST_FAIL_PKB2_4_OFFSET                                        (0)
  #define RTL8390_MBIST_SW07_2_STD_MBIST_SW07_2_BIST_FAIL_PKB2_4_MASK                                          (0x1 << RTL8390_MBIST_SW07_2_STD_MBIST_SW07_2_BIST_FAIL_PKB2_4_OFFSET)

#define RTL8390_INGR_PKT_BUF_BYPASS_PG_ADDR_0_1_ADDR                                                           (0x7020)
  #define RTL8390_INGR_PKT_BUF_BYPASS_PG_ADDR_0_1_BYPASS_ADDR_1_VLD_OFFSET                                     (28)
  #define RTL8390_INGR_PKT_BUF_BYPASS_PG_ADDR_0_1_BYPASS_ADDR_1_VLD_MASK                                       (0x1 << RTL8390_INGR_PKT_BUF_BYPASS_PG_ADDR_0_1_BYPASS_ADDR_1_VLD_OFFSET)
  #define RTL8390_INGR_PKT_BUF_BYPASS_PG_ADDR_0_1_BYPASS_ADDR_1_OFFSET                                         (16)
  #define RTL8390_INGR_PKT_BUF_BYPASS_PG_ADDR_0_1_BYPASS_ADDR_1_MASK                                           (0xFFF << RTL8390_INGR_PKT_BUF_BYPASS_PG_ADDR_0_1_BYPASS_ADDR_1_OFFSET)
  #define RTL8390_INGR_PKT_BUF_BYPASS_PG_ADDR_0_1_BYPASS_ADDR_0_VLD_OFFSET                                     (12)
  #define RTL8390_INGR_PKT_BUF_BYPASS_PG_ADDR_0_1_BYPASS_ADDR_0_VLD_MASK                                       (0x1 << RTL8390_INGR_PKT_BUF_BYPASS_PG_ADDR_0_1_BYPASS_ADDR_0_VLD_OFFSET)
  #define RTL8390_INGR_PKT_BUF_BYPASS_PG_ADDR_0_1_BYPASS_ADDR_0_OFFSET                                         (0)
  #define RTL8390_INGR_PKT_BUF_BYPASS_PG_ADDR_0_1_BYPASS_ADDR_0_MASK                                           (0xFFF << RTL8390_INGR_PKT_BUF_BYPASS_PG_ADDR_0_1_BYPASS_ADDR_0_OFFSET)

#define RTL8390_INGR_PKT_BUF_BYPASS_PG_ADDR_2_3_ADDR                                                           (0x7024)
  #define RTL8390_INGR_PKT_BUF_BYPASS_PG_ADDR_2_3_BYPASS_ADDR_3_VLD_OFFSET                                     (28)
  #define RTL8390_INGR_PKT_BUF_BYPASS_PG_ADDR_2_3_BYPASS_ADDR_3_VLD_MASK                                       (0x1 << RTL8390_INGR_PKT_BUF_BYPASS_PG_ADDR_2_3_BYPASS_ADDR_3_VLD_OFFSET)
  #define RTL8390_INGR_PKT_BUF_BYPASS_PG_ADDR_2_3_BYPASS_ADDR_3_OFFSET                                         (16)
  #define RTL8390_INGR_PKT_BUF_BYPASS_PG_ADDR_2_3_BYPASS_ADDR_3_MASK                                           (0xFFF << RTL8390_INGR_PKT_BUF_BYPASS_PG_ADDR_2_3_BYPASS_ADDR_3_OFFSET)
  #define RTL8390_INGR_PKT_BUF_BYPASS_PG_ADDR_2_3_BYPASS_ADDR_2_VLD_OFFSET                                     (12)
  #define RTL8390_INGR_PKT_BUF_BYPASS_PG_ADDR_2_3_BYPASS_ADDR_2_VLD_MASK                                       (0x1 << RTL8390_INGR_PKT_BUF_BYPASS_PG_ADDR_2_3_BYPASS_ADDR_2_VLD_OFFSET)
  #define RTL8390_INGR_PKT_BUF_BYPASS_PG_ADDR_2_3_BYPASS_ADDR_2_OFFSET                                         (0)
  #define RTL8390_INGR_PKT_BUF_BYPASS_PG_ADDR_2_3_BYPASS_ADDR_2_MASK                                           (0xFFF << RTL8390_INGR_PKT_BUF_BYPASS_PG_ADDR_2_3_BYPASS_ADDR_2_OFFSET)

#define RTL8390_INGR_DVS_CTRL_ADDR                                                                             (0x7028)
  #define RTL8390_INGR_DVS_CTRL_TYPE_2_MEM_DVSE_OFFSET                                                         (8)
  #define RTL8390_INGR_DVS_CTRL_TYPE_2_MEM_DVSE_MASK                                                           (0x1 << RTL8390_INGR_DVS_CTRL_TYPE_2_MEM_DVSE_OFFSET)
  #define RTL8390_INGR_DVS_CTRL_TYPE_2_MEM_DVS_OFFSET                                                          (4)
  #define RTL8390_INGR_DVS_CTRL_TYPE_2_MEM_DVS_MASK                                                            (0xF << RTL8390_INGR_DVS_CTRL_TYPE_2_MEM_DVS_OFFSET)
  #define RTL8390_INGR_DVS_CTRL_TYPE_1_MEM_DVSE_OFFSET                                                         (3)
  #define RTL8390_INGR_DVS_CTRL_TYPE_1_MEM_DVSE_MASK                                                           (0x1 << RTL8390_INGR_DVS_CTRL_TYPE_1_MEM_DVSE_OFFSET)
  #define RTL8390_INGR_DVS_CTRL_TYPE_1_MEM_DVS_OFFSET                                                          (0)
  #define RTL8390_INGR_DVS_CTRL_TYPE_1_MEM_DVS_MASK                                                            (0x7 << RTL8390_INGR_DVS_CTRL_TYPE_1_MEM_DVS_OFFSET)

#define RTL8390_MBIST_GLB_START_ADDR                                                                           (0x7C00)
  #define RTL8390_MBIST_GLB_START_SW_BISR_START_OFFSET                                                         (1)
  #define RTL8390_MBIST_GLB_START_SW_BISR_START_MASK                                                           (0x1 << RTL8390_MBIST_GLB_START_SW_BISR_START_OFFSET)
  #define RTL8390_MBIST_GLB_START_SW_BIST_START_OFFSET                                                         (0)
  #define RTL8390_MBIST_GLB_START_SW_BIST_START_MASK                                                           (0x1 << RTL8390_MBIST_GLB_START_SW_BIST_START_OFFSET)

#define RTL8390_MBIST_GLB_CTRL_ADDR                                                                            (0x7C04)
  #define RTL8390_MBIST_GLB_CTRL_DIS_SOC_BIST_OFFSET                                                           (20)
  #define RTL8390_MBIST_GLB_CTRL_DIS_SOC_BIST_MASK                                                             (0x1 << RTL8390_MBIST_GLB_CTRL_DIS_SOC_BIST_OFFSET)
  #define RTL8390_MBIST_GLB_CTRL_DIS_SWC_BIST_OFFSET                                                           (19)
  #define RTL8390_MBIST_GLB_CTRL_DIS_SWC_BIST_MASK                                                             (0x1 << RTL8390_MBIST_GLB_CTRL_DIS_SWC_BIST_OFFSET)
  #define RTL8390_MBIST_GLB_CTRL_DIS_MAC_BIST_OFFSET                                                           (18)
  #define RTL8390_MBIST_GLB_CTRL_DIS_MAC_BIST_MASK                                                             (0x1 << RTL8390_MBIST_GLB_CTRL_DIS_MAC_BIST_OFFSET)
  #define RTL8390_MBIST_GLB_CTRL_DIS_ALE_BIST_OFFSET                                                           (17)
  #define RTL8390_MBIST_GLB_CTRL_DIS_ALE_BIST_MASK                                                             (0x1 << RTL8390_MBIST_GLB_CTRL_DIS_ALE_BIST_OFFSET)
  #define RTL8390_MBIST_GLB_CTRL_TEST_ALL_BIST_OFFSET                                                          (16)
  #define RTL8390_MBIST_GLB_CTRL_TEST_ALL_BIST_MASK                                                            (0x1 << RTL8390_MBIST_GLB_CTRL_TEST_ALL_BIST_OFFSET)
  #define RTL8390_MBIST_GLB_CTRL_SW_DRF_TCAM_SEL_OFFSET                                                        (7)
  #define RTL8390_MBIST_GLB_CTRL_SW_DRF_TCAM_SEL_MASK                                                          (0x1 << RTL8390_MBIST_GLB_CTRL_SW_DRF_TCAM_SEL_OFFSET)
  #define RTL8390_MBIST_GLB_CTRL_SW_DRF_TCAM_MODE_EN_OFFSET                                                    (6)
  #define RTL8390_MBIST_GLB_CTRL_SW_DRF_TCAM_MODE_EN_MASK                                                      (0x1 << RTL8390_MBIST_GLB_CTRL_SW_DRF_TCAM_MODE_EN_OFFSET)
  #define RTL8390_MBIST_GLB_CTRL_SW_BISR_CORNER_OFFSET                                                         (5)
  #define RTL8390_MBIST_GLB_CTRL_SW_BISR_CORNER_MASK                                                           (0x1 << RTL8390_MBIST_GLB_CTRL_SW_BISR_CORNER_OFFSET)
  #define RTL8390_MBIST_GLB_CTRL_SW_BISR_HOLD_REMAP_OFFSET                                                     (4)
  #define RTL8390_MBIST_GLB_CTRL_SW_BISR_HOLD_REMAP_MASK                                                       (0x1 << RTL8390_MBIST_GLB_CTRL_SW_BISR_HOLD_REMAP_OFFSET)
  #define RTL8390_MBIST_GLB_CTRL_SW_DRF_RESUME_OFFSET                                                          (3)
  #define RTL8390_MBIST_GLB_CTRL_SW_DRF_RESUME_MASK                                                            (0x1 << RTL8390_MBIST_GLB_CTRL_SW_DRF_RESUME_OFFSET)
  #define RTL8390_MBIST_GLB_CTRL_SW_DRF_MODE_EN_OFFSET                                                         (2)
  #define RTL8390_MBIST_GLB_CTRL_SW_DRF_MODE_EN_MASK                                                           (0x1 << RTL8390_MBIST_GLB_CTRL_SW_DRF_MODE_EN_OFFSET)
  #define RTL8390_MBIST_GLB_CTRL_SW_BISR_MODE_EN_OFFSET                                                        (1)
  #define RTL8390_MBIST_GLB_CTRL_SW_BISR_MODE_EN_MASK                                                          (0x1 << RTL8390_MBIST_GLB_CTRL_SW_BISR_MODE_EN_OFFSET)
  #define RTL8390_MBIST_GLB_CTRL_SW_BIST_MODE_EN_OFFSET                                                        (0)
  #define RTL8390_MBIST_GLB_CTRL_SW_BIST_MODE_EN_MASK                                                          (0x1 << RTL8390_MBIST_GLB_CTRL_SW_BIST_MODE_EN_OFFSET)

#define RTL8390_MBIST_GLB_STS_ADDR                                                                             (0x7C08)
  #define RTL8390_MBIST_GLB_STS_SOC_DRF_FAIL_OFFSET                                                            (24)
  #define RTL8390_MBIST_GLB_STS_SOC_DRF_FAIL_MASK                                                              (0x1 << RTL8390_MBIST_GLB_STS_SOC_DRF_FAIL_OFFSET)
  #define RTL8390_MBIST_GLB_STS_SOC_DRF_PAUSE_OFFSET                                                           (23)
  #define RTL8390_MBIST_GLB_STS_SOC_DRF_PAUSE_MASK                                                             (0x1 << RTL8390_MBIST_GLB_STS_SOC_DRF_PAUSE_OFFSET)
  #define RTL8390_MBIST_GLB_STS_SOC_DRF_DONE_OFFSET                                                            (22)
  #define RTL8390_MBIST_GLB_STS_SOC_DRF_DONE_MASK                                                              (0x1 << RTL8390_MBIST_GLB_STS_SOC_DRF_DONE_OFFSET)
  #define RTL8390_MBIST_GLB_STS_SOC_BIST_FAIL_OFFSET                                                           (21)
  #define RTL8390_MBIST_GLB_STS_SOC_BIST_FAIL_MASK                                                             (0x1 << RTL8390_MBIST_GLB_STS_SOC_BIST_FAIL_OFFSET)
  #define RTL8390_MBIST_GLB_STS_SOC_BIST_DONE_OFFSET                                                           (20)
  #define RTL8390_MBIST_GLB_STS_SOC_BIST_DONE_MASK                                                             (0x1 << RTL8390_MBIST_GLB_STS_SOC_BIST_DONE_OFFSET)
  #define RTL8390_MBIST_GLB_STS_SWC_DRF_FAIL_OFFSET                                                            (19)
  #define RTL8390_MBIST_GLB_STS_SWC_DRF_FAIL_MASK                                                              (0x1 << RTL8390_MBIST_GLB_STS_SWC_DRF_FAIL_OFFSET)
  #define RTL8390_MBIST_GLB_STS_SWC_DRF_PAUSE_OFFSET                                                           (18)
  #define RTL8390_MBIST_GLB_STS_SWC_DRF_PAUSE_MASK                                                             (0x1 << RTL8390_MBIST_GLB_STS_SWC_DRF_PAUSE_OFFSET)
  #define RTL8390_MBIST_GLB_STS_SWC_DRF_DONE_OFFSET                                                            (17)
  #define RTL8390_MBIST_GLB_STS_SWC_DRF_DONE_MASK                                                              (0x1 << RTL8390_MBIST_GLB_STS_SWC_DRF_DONE_OFFSET)
  #define RTL8390_MBIST_GLB_STS_SWC_BIST_FAIL_OFFSET                                                           (16)
  #define RTL8390_MBIST_GLB_STS_SWC_BIST_FAIL_MASK                                                             (0x1 << RTL8390_MBIST_GLB_STS_SWC_BIST_FAIL_OFFSET)
  #define RTL8390_MBIST_GLB_STS_SWC_BIST_DONE_OFFSET                                                           (15)
  #define RTL8390_MBIST_GLB_STS_SWC_BIST_DONE_MASK                                                             (0x1 << RTL8390_MBIST_GLB_STS_SWC_BIST_DONE_OFFSET)
  #define RTL8390_MBIST_GLB_STS_MAC_DRF_FAIL_OFFSET                                                            (14)
  #define RTL8390_MBIST_GLB_STS_MAC_DRF_FAIL_MASK                                                              (0x1 << RTL8390_MBIST_GLB_STS_MAC_DRF_FAIL_OFFSET)
  #define RTL8390_MBIST_GLB_STS_MAC_DRF_PAUSE_OFFSET                                                           (13)
  #define RTL8390_MBIST_GLB_STS_MAC_DRF_PAUSE_MASK                                                             (0x1 << RTL8390_MBIST_GLB_STS_MAC_DRF_PAUSE_OFFSET)
  #define RTL8390_MBIST_GLB_STS_MAC_DRF_DONE_OFFSET                                                            (12)
  #define RTL8390_MBIST_GLB_STS_MAC_DRF_DONE_MASK                                                              (0x1 << RTL8390_MBIST_GLB_STS_MAC_DRF_DONE_OFFSET)
  #define RTL8390_MBIST_GLB_STS_MAC_BIST_FAIL_OFFSET                                                           (11)
  #define RTL8390_MBIST_GLB_STS_MAC_BIST_FAIL_MASK                                                             (0x1 << RTL8390_MBIST_GLB_STS_MAC_BIST_FAIL_OFFSET)
  #define RTL8390_MBIST_GLB_STS_MAC_BIST_DONE_OFFSET                                                           (10)
  #define RTL8390_MBIST_GLB_STS_MAC_BIST_DONE_MASK                                                             (0x1 << RTL8390_MBIST_GLB_STS_MAC_BIST_DONE_OFFSET)
  #define RTL8390_MBIST_GLB_STS_ALE_DRF_FAIL_OFFSET                                                            (9)
  #define RTL8390_MBIST_GLB_STS_ALE_DRF_FAIL_MASK                                                              (0x1 << RTL8390_MBIST_GLB_STS_ALE_DRF_FAIL_OFFSET)
  #define RTL8390_MBIST_GLB_STS_ALE_DRF_PAUSE_OFFSET                                                           (8)
  #define RTL8390_MBIST_GLB_STS_ALE_DRF_PAUSE_MASK                                                             (0x1 << RTL8390_MBIST_GLB_STS_ALE_DRF_PAUSE_OFFSET)
  #define RTL8390_MBIST_GLB_STS_ALE_DRF_DONE_OFFSET                                                            (7)
  #define RTL8390_MBIST_GLB_STS_ALE_DRF_DONE_MASK                                                              (0x1 << RTL8390_MBIST_GLB_STS_ALE_DRF_DONE_OFFSET)
  #define RTL8390_MBIST_GLB_STS_ALE_BIST_FAIL_OFFSET                                                           (6)
  #define RTL8390_MBIST_GLB_STS_ALE_BIST_FAIL_MASK                                                             (0x1 << RTL8390_MBIST_GLB_STS_ALE_BIST_FAIL_OFFSET)
  #define RTL8390_MBIST_GLB_STS_ALE_BIST_DONE_OFFSET                                                           (5)
  #define RTL8390_MBIST_GLB_STS_ALE_BIST_DONE_MASK                                                             (0x1 << RTL8390_MBIST_GLB_STS_ALE_BIST_DONE_OFFSET)
  #define RTL8390_MBIST_GLB_STS_GLB_DRF_FAIL_OFFSET                                                            (4)
  #define RTL8390_MBIST_GLB_STS_GLB_DRF_FAIL_MASK                                                              (0x1 << RTL8390_MBIST_GLB_STS_GLB_DRF_FAIL_OFFSET)
  #define RTL8390_MBIST_GLB_STS_GLB_DRF_PAUSE_OFFSET                                                           (3)
  #define RTL8390_MBIST_GLB_STS_GLB_DRF_PAUSE_MASK                                                             (0x1 << RTL8390_MBIST_GLB_STS_GLB_DRF_PAUSE_OFFSET)
  #define RTL8390_MBIST_GLB_STS_GLB_DRF_DONE_OFFSET                                                            (2)
  #define RTL8390_MBIST_GLB_STS_GLB_DRF_DONE_MASK                                                              (0x1 << RTL8390_MBIST_GLB_STS_GLB_DRF_DONE_OFFSET)
  #define RTL8390_MBIST_GLB_STS_GLB_BIST_FAIL_OFFSET                                                           (1)
  #define RTL8390_MBIST_GLB_STS_GLB_BIST_FAIL_MASK                                                             (0x1 << RTL8390_MBIST_GLB_STS_GLB_BIST_FAIL_OFFSET)
  #define RTL8390_MBIST_GLB_STS_GLB_BIST_DONE_OFFSET                                                           (0)
  #define RTL8390_MBIST_GLB_STS_GLB_BIST_DONE_MASK                                                             (0x1 << RTL8390_MBIST_GLB_STS_GLB_BIST_DONE_OFFSET)

#define RTL8390_MBISR_GLB_STS_ADDR                                                                             (0x7C0C)
  #define RTL8390_MBISR_GLB_STS_GLB_BISR_DRF_FAIL_OFFSET                                                       (5)
  #define RTL8390_MBISR_GLB_STS_GLB_BISR_DRF_FAIL_MASK                                                         (0x1 << RTL8390_MBISR_GLB_STS_GLB_BISR_DRF_FAIL_OFFSET)
  #define RTL8390_MBISR_GLB_STS_GLB_BISR_DRF_PAUSE_OFFSET                                                      (4)
  #define RTL8390_MBISR_GLB_STS_GLB_BISR_DRF_PAUSE_MASK                                                        (0x1 << RTL8390_MBISR_GLB_STS_GLB_BISR_DRF_PAUSE_OFFSET)
  #define RTL8390_MBISR_GLB_STS_GLB_BISR_DRF_DONE_OFFSET                                                       (3)
  #define RTL8390_MBISR_GLB_STS_GLB_BISR_DRF_DONE_MASK                                                         (0x1 << RTL8390_MBISR_GLB_STS_GLB_BISR_DRF_DONE_OFFSET)
  #define RTL8390_MBISR_GLB_STS_GLB_BISR_REPAIR_OFFSET                                                         (2)
  #define RTL8390_MBISR_GLB_STS_GLB_BISR_REPAIR_MASK                                                           (0x1 << RTL8390_MBISR_GLB_STS_GLB_BISR_REPAIR_OFFSET)
  #define RTL8390_MBISR_GLB_STS_GLB_BISR_FAIL_OFFSET                                                           (1)
  #define RTL8390_MBISR_GLB_STS_GLB_BISR_FAIL_MASK                                                             (0x1 << RTL8390_MBISR_GLB_STS_GLB_BISR_FAIL_OFFSET)
  #define RTL8390_MBISR_GLB_STS_GLB_BISR_DONE_OFFSET                                                           (0)
  #define RTL8390_MBISR_GLB_STS_GLB_BISR_DONE_MASK                                                             (0x1 << RTL8390_MBISR_GLB_STS_GLB_BISR_DONE_OFFSET)

#define RTL8390_MBIST_TCAM_DRF_STS_ADDR                                                                        (0x7C10)
  #define RTL8390_MBIST_TCAM_DRF_STS_GLB_TCAM_DRF_FAIL_OFFSET                                                  (2)
  #define RTL8390_MBIST_TCAM_DRF_STS_GLB_TCAM_DRF_FAIL_MASK                                                    (0x1 << RTL8390_MBIST_TCAM_DRF_STS_GLB_TCAM_DRF_FAIL_OFFSET)
  #define RTL8390_MBIST_TCAM_DRF_STS_GLB_TCAM_DRF_PAUSE_OFFSET                                                 (1)
  #define RTL8390_MBIST_TCAM_DRF_STS_GLB_TCAM_DRF_PAUSE_MASK                                                   (0x1 << RTL8390_MBIST_TCAM_DRF_STS_GLB_TCAM_DRF_PAUSE_OFFSET)
  #define RTL8390_MBIST_TCAM_DRF_STS_GLB_TCAM_DRF_DONE_OFFSET                                                  (0)
  #define RTL8390_MBIST_TCAM_DRF_STS_GLB_TCAM_DRF_DONE_MASK                                                    (0x1 << RTL8390_MBIST_TCAM_DRF_STS_GLB_TCAM_DRF_DONE_OFFSET)

#define RTL8390_BIST_SOC_DVS_CTRL_ADDR                                                                         (0x7C14)
  #define RTL8390_BIST_SOC_DVS_CTRL_DVSE_OFFSET                                                                (4)
  #define RTL8390_BIST_SOC_DVS_CTRL_DVSE_MASK                                                                  (0x1 << RTL8390_BIST_SOC_DVS_CTRL_DVSE_OFFSET)
  #define RTL8390_BIST_SOC_DVS_CTRL_DVS_OFFSET                                                                 (0)
  #define RTL8390_BIST_SOC_DVS_CTRL_DVS_MASK                                                                   (0xF << RTL8390_BIST_SOC_DVS_CTRL_DVS_OFFSET)

#define RTL8390_SOC_CPU_BIST_0_ADDR                                                                            (0x7C18)
  #define RTL8390_SOC_CPU_BIST_0_BIST_DONE_OFFSET                                                              (30)
  #define RTL8390_SOC_CPU_BIST_0_BIST_DONE_MASK                                                                (0x1 << RTL8390_SOC_CPU_BIST_0_BIST_DONE_OFFSET)
  #define RTL8390_SOC_CPU_BIST_0_DRF_BIST_DONE_OFFSET                                                          (29)
  #define RTL8390_SOC_CPU_BIST_0_DRF_BIST_DONE_MASK                                                            (0x1 << RTL8390_SOC_CPU_BIST_0_DRF_BIST_DONE_OFFSET)
  #define RTL8390_SOC_CPU_BIST_0_DRF_BIST_PAUSE_OFFSET                                                         (28)
  #define RTL8390_SOC_CPU_BIST_0_DRF_BIST_PAUSE_MASK                                                           (0x1 << RTL8390_SOC_CPU_BIST_0_DRF_BIST_PAUSE_OFFSET)
  #define RTL8390_SOC_CPU_BIST_0_DRF_FAIL_5_OFFSET                                                             (21)
  #define RTL8390_SOC_CPU_BIST_0_DRF_FAIL_5_MASK                                                               (0x1 << RTL8390_SOC_CPU_BIST_0_DRF_FAIL_5_OFFSET)
  #define RTL8390_SOC_CPU_BIST_0_DRF_FAIL_4_OFFSET                                                             (20)
  #define RTL8390_SOC_CPU_BIST_0_DRF_FAIL_4_MASK                                                               (0x1 << RTL8390_SOC_CPU_BIST_0_DRF_FAIL_4_OFFSET)
  #define RTL8390_SOC_CPU_BIST_0_DRF_FAIL_3_OFFSET                                                             (19)
  #define RTL8390_SOC_CPU_BIST_0_DRF_FAIL_3_MASK                                                               (0x1 << RTL8390_SOC_CPU_BIST_0_DRF_FAIL_3_OFFSET)
  #define RTL8390_SOC_CPU_BIST_0_DRF_FAIL_2_OFFSET                                                             (18)
  #define RTL8390_SOC_CPU_BIST_0_DRF_FAIL_2_MASK                                                               (0x1 << RTL8390_SOC_CPU_BIST_0_DRF_FAIL_2_OFFSET)
  #define RTL8390_SOC_CPU_BIST_0_DRF_FAIL_1_OFFSET                                                             (17)
  #define RTL8390_SOC_CPU_BIST_0_DRF_FAIL_1_MASK                                                               (0x1 << RTL8390_SOC_CPU_BIST_0_DRF_FAIL_1_OFFSET)
  #define RTL8390_SOC_CPU_BIST_0_DRF_FAIL_0_OFFSET                                                             (16)
  #define RTL8390_SOC_CPU_BIST_0_DRF_FAIL_0_MASK                                                               (0x1 << RTL8390_SOC_CPU_BIST_0_DRF_FAIL_0_OFFSET)
  #define RTL8390_SOC_CPU_BIST_0_BIST_FAIL_5_OFFSET                                                            (5)
  #define RTL8390_SOC_CPU_BIST_0_BIST_FAIL_5_MASK                                                              (0x1 << RTL8390_SOC_CPU_BIST_0_BIST_FAIL_5_OFFSET)
  #define RTL8390_SOC_CPU_BIST_0_BIST_FAIL_4_OFFSET                                                            (4)
  #define RTL8390_SOC_CPU_BIST_0_BIST_FAIL_4_MASK                                                              (0x1 << RTL8390_SOC_CPU_BIST_0_BIST_FAIL_4_OFFSET)
  #define RTL8390_SOC_CPU_BIST_0_BIST_FAIL_3_OFFSET                                                            (3)
  #define RTL8390_SOC_CPU_BIST_0_BIST_FAIL_3_MASK                                                              (0x1 << RTL8390_SOC_CPU_BIST_0_BIST_FAIL_3_OFFSET)
  #define RTL8390_SOC_CPU_BIST_0_BIST_FAIL_2_OFFSET                                                            (2)
  #define RTL8390_SOC_CPU_BIST_0_BIST_FAIL_2_MASK                                                              (0x1 << RTL8390_SOC_CPU_BIST_0_BIST_FAIL_2_OFFSET)
  #define RTL8390_SOC_CPU_BIST_0_BIST_FAIL_1_OFFSET                                                            (1)
  #define RTL8390_SOC_CPU_BIST_0_BIST_FAIL_1_MASK                                                              (0x1 << RTL8390_SOC_CPU_BIST_0_BIST_FAIL_1_OFFSET)
  #define RTL8390_SOC_CPU_BIST_0_BIST_FAIL_0_OFFSET                                                            (0)
  #define RTL8390_SOC_CPU_BIST_0_BIST_FAIL_0_MASK                                                              (0x1 << RTL8390_SOC_CPU_BIST_0_BIST_FAIL_0_OFFSET)

#define RTL8390_SOC_CPU_BIST_1_ADDR                                                                            (0x7C1C)
  #define RTL8390_SOC_CPU_BIST_1_BIST_DONE_OFFSET                                                              (30)
  #define RTL8390_SOC_CPU_BIST_1_BIST_DONE_MASK                                                                (0x1 << RTL8390_SOC_CPU_BIST_1_BIST_DONE_OFFSET)
  #define RTL8390_SOC_CPU_BIST_1_DRF_BIST_DONE_OFFSET                                                          (29)
  #define RTL8390_SOC_CPU_BIST_1_DRF_BIST_DONE_MASK                                                            (0x1 << RTL8390_SOC_CPU_BIST_1_DRF_BIST_DONE_OFFSET)
  #define RTL8390_SOC_CPU_BIST_1_DRF_BIST_PAUSE_OFFSET                                                         (28)
  #define RTL8390_SOC_CPU_BIST_1_DRF_BIST_PAUSE_MASK                                                           (0x1 << RTL8390_SOC_CPU_BIST_1_DRF_BIST_PAUSE_OFFSET)
  #define RTL8390_SOC_CPU_BIST_1_DRF_FAIL_7_OFFSET                                                             (23)
  #define RTL8390_SOC_CPU_BIST_1_DRF_FAIL_7_MASK                                                               (0x1 << RTL8390_SOC_CPU_BIST_1_DRF_FAIL_7_OFFSET)
  #define RTL8390_SOC_CPU_BIST_1_DRF_FAIL_6_OFFSET                                                             (22)
  #define RTL8390_SOC_CPU_BIST_1_DRF_FAIL_6_MASK                                                               (0x1 << RTL8390_SOC_CPU_BIST_1_DRF_FAIL_6_OFFSET)
  #define RTL8390_SOC_CPU_BIST_1_DRF_FAIL_5_OFFSET                                                             (21)
  #define RTL8390_SOC_CPU_BIST_1_DRF_FAIL_5_MASK                                                               (0x1 << RTL8390_SOC_CPU_BIST_1_DRF_FAIL_5_OFFSET)
  #define RTL8390_SOC_CPU_BIST_1_DRF_FAIL_4_OFFSET                                                             (20)
  #define RTL8390_SOC_CPU_BIST_1_DRF_FAIL_4_MASK                                                               (0x1 << RTL8390_SOC_CPU_BIST_1_DRF_FAIL_4_OFFSET)
  #define RTL8390_SOC_CPU_BIST_1_DRF_FAIL_3_OFFSET                                                             (19)
  #define RTL8390_SOC_CPU_BIST_1_DRF_FAIL_3_MASK                                                               (0x1 << RTL8390_SOC_CPU_BIST_1_DRF_FAIL_3_OFFSET)
  #define RTL8390_SOC_CPU_BIST_1_DRF_FAIL_2_OFFSET                                                             (18)
  #define RTL8390_SOC_CPU_BIST_1_DRF_FAIL_2_MASK                                                               (0x1 << RTL8390_SOC_CPU_BIST_1_DRF_FAIL_2_OFFSET)
  #define RTL8390_SOC_CPU_BIST_1_DRF_FAIL_1_OFFSET                                                             (17)
  #define RTL8390_SOC_CPU_BIST_1_DRF_FAIL_1_MASK                                                               (0x1 << RTL8390_SOC_CPU_BIST_1_DRF_FAIL_1_OFFSET)
  #define RTL8390_SOC_CPU_BIST_1_DRF_FAIL_0_OFFSET                                                             (16)
  #define RTL8390_SOC_CPU_BIST_1_DRF_FAIL_0_MASK                                                               (0x1 << RTL8390_SOC_CPU_BIST_1_DRF_FAIL_0_OFFSET)
  #define RTL8390_SOC_CPU_BIST_1_BIST_FAIL_7_OFFSET                                                            (7)
  #define RTL8390_SOC_CPU_BIST_1_BIST_FAIL_7_MASK                                                              (0x1 << RTL8390_SOC_CPU_BIST_1_BIST_FAIL_7_OFFSET)
  #define RTL8390_SOC_CPU_BIST_1_BIST_FAIL_6_OFFSET                                                            (6)
  #define RTL8390_SOC_CPU_BIST_1_BIST_FAIL_6_MASK                                                              (0x1 << RTL8390_SOC_CPU_BIST_1_BIST_FAIL_6_OFFSET)
  #define RTL8390_SOC_CPU_BIST_1_BIST_FAIL_5_OFFSET                                                            (5)
  #define RTL8390_SOC_CPU_BIST_1_BIST_FAIL_5_MASK                                                              (0x1 << RTL8390_SOC_CPU_BIST_1_BIST_FAIL_5_OFFSET)
  #define RTL8390_SOC_CPU_BIST_1_BIST_FAIL_4_OFFSET                                                            (4)
  #define RTL8390_SOC_CPU_BIST_1_BIST_FAIL_4_MASK                                                              (0x1 << RTL8390_SOC_CPU_BIST_1_BIST_FAIL_4_OFFSET)
  #define RTL8390_SOC_CPU_BIST_1_BIST_FAIL_3_OFFSET                                                            (3)
  #define RTL8390_SOC_CPU_BIST_1_BIST_FAIL_3_MASK                                                              (0x1 << RTL8390_SOC_CPU_BIST_1_BIST_FAIL_3_OFFSET)
  #define RTL8390_SOC_CPU_BIST_1_BIST_FAIL_2_OFFSET                                                            (2)
  #define RTL8390_SOC_CPU_BIST_1_BIST_FAIL_2_MASK                                                              (0x1 << RTL8390_SOC_CPU_BIST_1_BIST_FAIL_2_OFFSET)
  #define RTL8390_SOC_CPU_BIST_1_BIST_FAIL_1_OFFSET                                                            (1)
  #define RTL8390_SOC_CPU_BIST_1_BIST_FAIL_1_MASK                                                              (0x1 << RTL8390_SOC_CPU_BIST_1_BIST_FAIL_1_OFFSET)
  #define RTL8390_SOC_CPU_BIST_1_BIST_FAIL_0_OFFSET                                                            (0)
  #define RTL8390_SOC_CPU_BIST_1_BIST_FAIL_0_MASK                                                              (0x1 << RTL8390_SOC_CPU_BIST_1_BIST_FAIL_0_OFFSET)

#define RTL8390_SOC_CPU_BIST_2_ADDR                                                                            (0x7C20)
  #define RTL8390_SOC_CPU_BIST_2_BIST_DONE_OFFSET                                                              (30)
  #define RTL8390_SOC_CPU_BIST_2_BIST_DONE_MASK                                                                (0x1 << RTL8390_SOC_CPU_BIST_2_BIST_DONE_OFFSET)
  #define RTL8390_SOC_CPU_BIST_2_DRF_BIST_DONE_OFFSET                                                          (29)
  #define RTL8390_SOC_CPU_BIST_2_DRF_BIST_DONE_MASK                                                            (0x1 << RTL8390_SOC_CPU_BIST_2_DRF_BIST_DONE_OFFSET)
  #define RTL8390_SOC_CPU_BIST_2_DRF_BIST_PAUSE_OFFSET                                                         (28)
  #define RTL8390_SOC_CPU_BIST_2_DRF_BIST_PAUSE_MASK                                                           (0x1 << RTL8390_SOC_CPU_BIST_2_DRF_BIST_PAUSE_OFFSET)
  #define RTL8390_SOC_CPU_BIST_2_DRF_FAIL_5_OFFSET                                                             (21)
  #define RTL8390_SOC_CPU_BIST_2_DRF_FAIL_5_MASK                                                               (0x1 << RTL8390_SOC_CPU_BIST_2_DRF_FAIL_5_OFFSET)
  #define RTL8390_SOC_CPU_BIST_2_DRF_FAIL_4_OFFSET                                                             (20)
  #define RTL8390_SOC_CPU_BIST_2_DRF_FAIL_4_MASK                                                               (0x1 << RTL8390_SOC_CPU_BIST_2_DRF_FAIL_4_OFFSET)
  #define RTL8390_SOC_CPU_BIST_2_DRF_FAIL_3_OFFSET                                                             (19)
  #define RTL8390_SOC_CPU_BIST_2_DRF_FAIL_3_MASK                                                               (0x1 << RTL8390_SOC_CPU_BIST_2_DRF_FAIL_3_OFFSET)
  #define RTL8390_SOC_CPU_BIST_2_DRF_FAIL_2_OFFSET                                                             (18)
  #define RTL8390_SOC_CPU_BIST_2_DRF_FAIL_2_MASK                                                               (0x1 << RTL8390_SOC_CPU_BIST_2_DRF_FAIL_2_OFFSET)
  #define RTL8390_SOC_CPU_BIST_2_DRF_FAIL_1_OFFSET                                                             (17)
  #define RTL8390_SOC_CPU_BIST_2_DRF_FAIL_1_MASK                                                               (0x1 << RTL8390_SOC_CPU_BIST_2_DRF_FAIL_1_OFFSET)
  #define RTL8390_SOC_CPU_BIST_2_DRF_FAIL_0_OFFSET                                                             (16)
  #define RTL8390_SOC_CPU_BIST_2_DRF_FAIL_0_MASK                                                               (0x1 << RTL8390_SOC_CPU_BIST_2_DRF_FAIL_0_OFFSET)
  #define RTL8390_SOC_CPU_BIST_2_BIST_FAIL_5_OFFSET                                                            (5)
  #define RTL8390_SOC_CPU_BIST_2_BIST_FAIL_5_MASK                                                              (0x1 << RTL8390_SOC_CPU_BIST_2_BIST_FAIL_5_OFFSET)
  #define RTL8390_SOC_CPU_BIST_2_BIST_FAIL_4_OFFSET                                                            (4)
  #define RTL8390_SOC_CPU_BIST_2_BIST_FAIL_4_MASK                                                              (0x1 << RTL8390_SOC_CPU_BIST_2_BIST_FAIL_4_OFFSET)
  #define RTL8390_SOC_CPU_BIST_2_BIST_FAIL_3_OFFSET                                                            (3)
  #define RTL8390_SOC_CPU_BIST_2_BIST_FAIL_3_MASK                                                              (0x1 << RTL8390_SOC_CPU_BIST_2_BIST_FAIL_3_OFFSET)
  #define RTL8390_SOC_CPU_BIST_2_BIST_FAIL_2_OFFSET                                                            (2)
  #define RTL8390_SOC_CPU_BIST_2_BIST_FAIL_2_MASK                                                              (0x1 << RTL8390_SOC_CPU_BIST_2_BIST_FAIL_2_OFFSET)
  #define RTL8390_SOC_CPU_BIST_2_BIST_FAIL_1_OFFSET                                                            (1)
  #define RTL8390_SOC_CPU_BIST_2_BIST_FAIL_1_MASK                                                              (0x1 << RTL8390_SOC_CPU_BIST_2_BIST_FAIL_1_OFFSET)
  #define RTL8390_SOC_CPU_BIST_2_BIST_FAIL_0_OFFSET                                                            (0)
  #define RTL8390_SOC_CPU_BIST_2_BIST_FAIL_0_MASK                                                              (0x1 << RTL8390_SOC_CPU_BIST_2_BIST_FAIL_0_OFFSET)

#define RTL8390_SOC_CPU_SRAM_CTRL_BIST_ADDR                                                                    (0x7C24)
  #define RTL8390_SOC_CPU_SRAM_CTRL_BIST_BIST_DONE_OFFSET                                                      (30)
  #define RTL8390_SOC_CPU_SRAM_CTRL_BIST_BIST_DONE_MASK                                                        (0x1 << RTL8390_SOC_CPU_SRAM_CTRL_BIST_BIST_DONE_OFFSET)
  #define RTL8390_SOC_CPU_SRAM_CTRL_BIST_DRF_BIST_DONE_OFFSET                                                  (29)
  #define RTL8390_SOC_CPU_SRAM_CTRL_BIST_DRF_BIST_DONE_MASK                                                    (0x1 << RTL8390_SOC_CPU_SRAM_CTRL_BIST_DRF_BIST_DONE_OFFSET)
  #define RTL8390_SOC_CPU_SRAM_CTRL_BIST_DRF_BIST_PAUSE_OFFSET                                                 (28)
  #define RTL8390_SOC_CPU_SRAM_CTRL_BIST_DRF_BIST_PAUSE_MASK                                                   (0x1 << RTL8390_SOC_CPU_SRAM_CTRL_BIST_DRF_BIST_PAUSE_OFFSET)
  #define RTL8390_SOC_CPU_SRAM_CTRL_BIST_DRF_FAIL_5_OFFSET                                                     (21)
  #define RTL8390_SOC_CPU_SRAM_CTRL_BIST_DRF_FAIL_5_MASK                                                       (0x1 << RTL8390_SOC_CPU_SRAM_CTRL_BIST_DRF_FAIL_5_OFFSET)
  #define RTL8390_SOC_CPU_SRAM_CTRL_BIST_DRF_FAIL_4_OFFSET                                                     (20)
  #define RTL8390_SOC_CPU_SRAM_CTRL_BIST_DRF_FAIL_4_MASK                                                       (0x1 << RTL8390_SOC_CPU_SRAM_CTRL_BIST_DRF_FAIL_4_OFFSET)
  #define RTL8390_SOC_CPU_SRAM_CTRL_BIST_DRF_FAIL_3_OFFSET                                                     (19)
  #define RTL8390_SOC_CPU_SRAM_CTRL_BIST_DRF_FAIL_3_MASK                                                       (0x1 << RTL8390_SOC_CPU_SRAM_CTRL_BIST_DRF_FAIL_3_OFFSET)
  #define RTL8390_SOC_CPU_SRAM_CTRL_BIST_DRF_FAIL_2_OFFSET                                                     (18)
  #define RTL8390_SOC_CPU_SRAM_CTRL_BIST_DRF_FAIL_2_MASK                                                       (0x1 << RTL8390_SOC_CPU_SRAM_CTRL_BIST_DRF_FAIL_2_OFFSET)
  #define RTL8390_SOC_CPU_SRAM_CTRL_BIST_DRF_FAIL_1_OFFSET                                                     (17)
  #define RTL8390_SOC_CPU_SRAM_CTRL_BIST_DRF_FAIL_1_MASK                                                       (0x1 << RTL8390_SOC_CPU_SRAM_CTRL_BIST_DRF_FAIL_1_OFFSET)
  #define RTL8390_SOC_CPU_SRAM_CTRL_BIST_DRF_FAIL_0_OFFSET                                                     (16)
  #define RTL8390_SOC_CPU_SRAM_CTRL_BIST_DRF_FAIL_0_MASK                                                       (0x1 << RTL8390_SOC_CPU_SRAM_CTRL_BIST_DRF_FAIL_0_OFFSET)
  #define RTL8390_SOC_CPU_SRAM_CTRL_BIST_BIST_FAIL_5_OFFSET                                                    (5)
  #define RTL8390_SOC_CPU_SRAM_CTRL_BIST_BIST_FAIL_5_MASK                                                      (0x1 << RTL8390_SOC_CPU_SRAM_CTRL_BIST_BIST_FAIL_5_OFFSET)
  #define RTL8390_SOC_CPU_SRAM_CTRL_BIST_BIST_FAIL_4_OFFSET                                                    (4)
  #define RTL8390_SOC_CPU_SRAM_CTRL_BIST_BIST_FAIL_4_MASK                                                      (0x1 << RTL8390_SOC_CPU_SRAM_CTRL_BIST_BIST_FAIL_4_OFFSET)
  #define RTL8390_SOC_CPU_SRAM_CTRL_BIST_BIST_FAIL_3_OFFSET                                                    (3)
  #define RTL8390_SOC_CPU_SRAM_CTRL_BIST_BIST_FAIL_3_MASK                                                      (0x1 << RTL8390_SOC_CPU_SRAM_CTRL_BIST_BIST_FAIL_3_OFFSET)
  #define RTL8390_SOC_CPU_SRAM_CTRL_BIST_BIST_FAIL_2_OFFSET                                                    (2)
  #define RTL8390_SOC_CPU_SRAM_CTRL_BIST_BIST_FAIL_2_MASK                                                      (0x1 << RTL8390_SOC_CPU_SRAM_CTRL_BIST_BIST_FAIL_2_OFFSET)
  #define RTL8390_SOC_CPU_SRAM_CTRL_BIST_BIST_FAIL_1_OFFSET                                                    (1)
  #define RTL8390_SOC_CPU_SRAM_CTRL_BIST_BIST_FAIL_1_MASK                                                      (0x1 << RTL8390_SOC_CPU_SRAM_CTRL_BIST_BIST_FAIL_1_OFFSET)
  #define RTL8390_SOC_CPU_SRAM_CTRL_BIST_BIST_FAIL_0_OFFSET                                                    (0)
  #define RTL8390_SOC_CPU_SRAM_CTRL_BIST_BIST_FAIL_0_MASK                                                      (0x1 << RTL8390_SOC_CPU_SRAM_CTRL_BIST_BIST_FAIL_0_OFFSET)

/*
 * Feature: CPU relative 
 */
/*
 * Feature: LED 
 */
#define RTL8390_LED_GLB_CTRL_ADDR                                                                              (0xE4)
  #define RTL8390_LED_GLB_CTRL_LED_ACTIVE_OFFSET                                                               (25)
  #define RTL8390_LED_GLB_CTRL_LED_ACTIVE_MASK                                                                 (0x1 << RTL8390_LED_GLB_CTRL_LED_ACTIVE_OFFSET)
  #define RTL8390_LED_GLB_CTRL_BLINK_TIME_SEL_OFFSET                                                           (22)
  #define RTL8390_LED_GLB_CTRL_BLINK_TIME_SEL_MASK                                                             (0x7 << RTL8390_LED_GLB_CTRL_BLINK_TIME_SEL_OFFSET)
  #define RTL8390_LED_GLB_CTRL_LED_CLK_DUTY_SEL_OFFSET                                                         (21)
  #define RTL8390_LED_GLB_CTRL_LED_CLK_DUTY_SEL_MASK                                                           (0x1 << RTL8390_LED_GLB_CTRL_LED_CLK_DUTY_SEL_OFFSET)
  #define RTL8390_LED_GLB_CTRL_EXT_GPIO_EN_OFFSET                                                              (18)
  #define RTL8390_LED_GLB_CTRL_EXT_GPIO_EN_MASK                                                                (0x7 << RTL8390_LED_GLB_CTRL_EXT_GPIO_EN_OFFSET)
  #define RTL8390_LED_GLB_CTRL_LED_LOAD_EN_OFFSET                                                              (17)
  #define RTL8390_LED_GLB_CTRL_LED_LOAD_EN_MASK                                                                (0x1 << RTL8390_LED_GLB_CTRL_LED_LOAD_EN_OFFSET)
  #define RTL8390_LED_GLB_CTRL_SYS_LED_MODE_OFFSET                                                             (15)
  #define RTL8390_LED_GLB_CTRL_SYS_LED_MODE_MASK                                                               (0x3 << RTL8390_LED_GLB_CTRL_SYS_LED_MODE_OFFSET)
  #define RTL8390_LED_GLB_CTRL_SYS_LED_EN_OFFSET                                                               (14)
  #define RTL8390_LED_GLB_CTRL_SYS_LED_EN_MASK                                                                 (0x1 << RTL8390_LED_GLB_CTRL_SYS_LED_EN_OFFSET)
  #define RTL8390_LED_GLB_CTRL_STEP2_PWR_ON_LED_OFFSET                                                         (11)
  #define RTL8390_LED_GLB_CTRL_STEP2_PWR_ON_LED_MASK                                                           (0x7 << RTL8390_LED_GLB_CTRL_STEP2_PWR_ON_LED_OFFSET)
  #define RTL8390_LED_GLB_CTRL_STEP1_PWR_ON_LED_OFFSET                                                         (8)
  #define RTL8390_LED_GLB_CTRL_STEP1_PWR_ON_LED_MASK                                                           (0x7 << RTL8390_LED_GLB_CTRL_STEP1_PWR_ON_LED_OFFSET)
  #define RTL8390_LED_GLB_CTRL_PWR_ON_BLINK_SEL_OFFSET                                                         (6)
  #define RTL8390_LED_GLB_CTRL_PWR_ON_BLINK_SEL_MASK                                                           (0x3 << RTL8390_LED_GLB_CTRL_PWR_ON_BLINK_SEL_OFFSET)
  #define RTL8390_LED_GLB_CTRL_LED_EN_OFFSET                                                                   (5)
  #define RTL8390_LED_GLB_CTRL_LED_EN_MASK                                                                     (0x1 << RTL8390_LED_GLB_CTRL_LED_EN_OFFSET)
  #define RTL8390_LED_GLB_CTRL_LED_MDC_DUTY_SEL_OFFSET                                                         (4)
  #define RTL8390_LED_GLB_CTRL_LED_MDC_DUTY_SEL_MASK                                                           (0x1 << RTL8390_LED_GLB_CTRL_LED_MDC_DUTY_SEL_OFFSET)
  #define RTL8390_LED_GLB_CTRL_LED_NUM_SEL_OFFSET                                                              (2)
  #define RTL8390_LED_GLB_CTRL_LED_NUM_SEL_MASK                                                                (0x3 << RTL8390_LED_GLB_CTRL_LED_NUM_SEL_OFFSET)
  #define RTL8390_LED_GLB_CTRL_LED_IF_SEL_OFFSET                                                               (0)
  #define RTL8390_LED_GLB_CTRL_LED_IF_SEL_MASK                                                                 (0x3 << RTL8390_LED_GLB_CTRL_LED_IF_SEL_OFFSET)

#define RTL8390_LED_SET_2_3_CTRL_ADDR                                                                          (0xE8)
  #define RTL8390_LED_SET_2_3_CTRL_SET3_LED2_SEL_OFFSET                                                        (25)
  #define RTL8390_LED_SET_2_3_CTRL_SET3_LED2_SEL_MASK                                                          (0x1F << RTL8390_LED_SET_2_3_CTRL_SET3_LED2_SEL_OFFSET)
  #define RTL8390_LED_SET_2_3_CTRL_SET3_LED1_SEL_OFFSET                                                        (20)
  #define RTL8390_LED_SET_2_3_CTRL_SET3_LED1_SEL_MASK                                                          (0x1F << RTL8390_LED_SET_2_3_CTRL_SET3_LED1_SEL_OFFSET)
  #define RTL8390_LED_SET_2_3_CTRL_SET3_LED0_SEL_OFFSET                                                        (15)
  #define RTL8390_LED_SET_2_3_CTRL_SET3_LED0_SEL_MASK                                                          (0x1F << RTL8390_LED_SET_2_3_CTRL_SET3_LED0_SEL_OFFSET)
  #define RTL8390_LED_SET_2_3_CTRL_SET2_LED2_SEL_OFFSET                                                        (10)
  #define RTL8390_LED_SET_2_3_CTRL_SET2_LED2_SEL_MASK                                                          (0x1F << RTL8390_LED_SET_2_3_CTRL_SET2_LED2_SEL_OFFSET)
  #define RTL8390_LED_SET_2_3_CTRL_SET2_LED1_SEL_OFFSET                                                        (5)
  #define RTL8390_LED_SET_2_3_CTRL_SET2_LED1_SEL_MASK                                                          (0x1F << RTL8390_LED_SET_2_3_CTRL_SET2_LED1_SEL_OFFSET)
  #define RTL8390_LED_SET_2_3_CTRL_SET2_LED0_SEL_OFFSET                                                        (0)
  #define RTL8390_LED_SET_2_3_CTRL_SET2_LED0_SEL_MASK                                                          (0x1F << RTL8390_LED_SET_2_3_CTRL_SET2_LED0_SEL_OFFSET)

#define RTL8390_LED_SET_0_1_CTRL_ADDR                                                                          (0xEC)
  #define RTL8390_LED_SET_0_1_CTRL_SET1_LED2_SEL_OFFSET                                                        (25)
  #define RTL8390_LED_SET_0_1_CTRL_SET1_LED2_SEL_MASK                                                          (0x1F << RTL8390_LED_SET_0_1_CTRL_SET1_LED2_SEL_OFFSET)
  #define RTL8390_LED_SET_0_1_CTRL_SET1_LED1_SEL_OFFSET                                                        (20)
  #define RTL8390_LED_SET_0_1_CTRL_SET1_LED1_SEL_MASK                                                          (0x1F << RTL8390_LED_SET_0_1_CTRL_SET1_LED1_SEL_OFFSET)
  #define RTL8390_LED_SET_0_1_CTRL_SET1_LED0_SEL_OFFSET                                                        (15)
  #define RTL8390_LED_SET_0_1_CTRL_SET1_LED0_SEL_MASK                                                          (0x1F << RTL8390_LED_SET_0_1_CTRL_SET1_LED0_SEL_OFFSET)
  #define RTL8390_LED_SET_0_1_CTRL_SET0_LED2_SEL_OFFSET                                                        (10)
  #define RTL8390_LED_SET_0_1_CTRL_SET0_LED2_SEL_MASK                                                          (0x1F << RTL8390_LED_SET_0_1_CTRL_SET0_LED2_SEL_OFFSET)
  #define RTL8390_LED_SET_0_1_CTRL_SET0_LED1_SEL_OFFSET                                                        (5)
  #define RTL8390_LED_SET_0_1_CTRL_SET0_LED1_SEL_MASK                                                          (0x1F << RTL8390_LED_SET_0_1_CTRL_SET0_LED1_SEL_OFFSET)
  #define RTL8390_LED_SET_0_1_CTRL_SET0_LED0_SEL_OFFSET                                                        (0)
  #define RTL8390_LED_SET_0_1_CTRL_SET0_LED0_SEL_MASK                                                          (0x1F << RTL8390_LED_SET_0_1_CTRL_SET0_LED0_SEL_OFFSET)

#define RTL8390_LED_COPR_SET_SEL_CTRL_ADDR(port)                                                               (0xF0 + (((port >> 4) << 2))) /* port: 0-51 */
  #define RTL8390_LED_COPR_SET_SEL_CTRL_LED_COPR_SET_PSEL_OFFSET(port)                                         ((port & 0xF) << 1)
  #define RTL8390_LED_COPR_SET_SEL_CTRL_LED_COPR_SET_PSEL_MASK(port)                                           (0x3 << RTL8390_LED_COPR_SET_SEL_CTRL_LED_COPR_SET_PSEL_OFFSET(port))

#define RTL8390_LED_FIB_SET_SEL_CTRL_ADDR(port)                                                                (0x100 + (((port >> 4) << 2))) /* port: 0-51 */
  #define RTL8390_LED_FIB_SET_SEL_CTRL_LED_FIB_SET_PSEL_OFFSET(port)                                           ((port & 0xF) << 1)
  #define RTL8390_LED_FIB_SET_SEL_CTRL_LED_FIB_SET_PSEL_MASK(port)                                             (0x3 << RTL8390_LED_FIB_SET_SEL_CTRL_LED_FIB_SET_PSEL_OFFSET(port))

#define RTL8390_LED_COPR_PMASK_CTRL_ADDR(port)                                                                 (0x110 + (((port >> 5) << 2))) /* port: 0-51 */
  #define RTL8390_LED_COPR_PMASK_CTRL_COPR_PMASK_OFFSET(port)                                                  (port % 0x20)
  #define RTL8390_LED_COPR_PMASK_CTRL_COPR_PMASK_MASK(port)                                                    (0x1 << RTL8390_LED_COPR_PMASK_CTRL_COPR_PMASK_OFFSET(port))

#define RTL8390_LED_FIB_PMASK_CTRL_ADDR(port)                                                                  (0x118 + (((port >> 5) << 2))) /* port: 0-51 */
  #define RTL8390_LED_FIB_PMASK_CTRL_FIB_PMASK_OFFSET(port)                                                    (port % 0x20)
  #define RTL8390_LED_FIB_PMASK_CTRL_FIB_PMASK_MASK(port)                                                      (0x1 << RTL8390_LED_FIB_PMASK_CTRL_FIB_PMASK_OFFSET(port))

#define RTL8390_LED_COMBO_CTRL_ADDR(port)                                                                      (0x120 + (((port >> 5) << 2))) /* port: 0-51 */
  #define RTL8390_LED_COMBO_CTRL_LED_COMBO_OFFSET(port)                                                        (port % 0x20)
  #define RTL8390_LED_COMBO_CTRL_LED_COMBO_MASK(port)                                                          (0x1 << RTL8390_LED_COMBO_CTRL_LED_COMBO_OFFSET(port))

#define RTL8390_LED_SW_CTRL_ADDR                                                                               (0x128)
  #define RTL8390_LED_SW_CTRL_SW_LED_LOAD_OFFSET                                                               (0)
  #define RTL8390_LED_SW_CTRL_SW_LED_LOAD_MASK                                                                 (0x1 << RTL8390_LED_SW_CTRL_SW_LED_LOAD_OFFSET)

#define RTL8390_LED_SW_P_EN_CTRL_ADDR(port)                                                                    (0x12C + (((port / 10) << 2))) /* port: 0-51 */
  #define RTL8390_LED_SW_P_EN_CTRL_SW_CTRL_LED_EN_OFFSET(port)                                                 ((port % 0xA) * 3)
  #define RTL8390_LED_SW_P_EN_CTRL_SW_CTRL_LED_EN_MASK(port)                                                   (0x7 << RTL8390_LED_SW_P_EN_CTRL_SW_CTRL_LED_EN_OFFSET(port))

#define RTL8390_LED_SW_P_CTRL_ADDR(port)                                                                       (0x144 + (((port) << 2))) /* port: 0-51 */
  #define RTL8390_LED_SW_P_CTRL_SW_FIB_LED2_MODE_OFFSET                                                        (15)
  #define RTL8390_LED_SW_P_CTRL_SW_FIB_LED2_MODE_MASK                                                          (0x7 << RTL8390_LED_SW_P_CTRL_SW_FIB_LED2_MODE_OFFSET)
  #define RTL8390_LED_SW_P_CTRL_SW_FIB_LED1_MODE_OFFSET                                                        (12)
  #define RTL8390_LED_SW_P_CTRL_SW_FIB_LED1_MODE_MASK                                                          (0x7 << RTL8390_LED_SW_P_CTRL_SW_FIB_LED1_MODE_OFFSET)
  #define RTL8390_LED_SW_P_CTRL_SW_FIB_LED0_MODE_OFFSET                                                        (9)
  #define RTL8390_LED_SW_P_CTRL_SW_FIB_LED0_MODE_MASK                                                          (0x7 << RTL8390_LED_SW_P_CTRL_SW_FIB_LED0_MODE_OFFSET)
  #define RTL8390_LED_SW_P_CTRL_SW_COPR_LED2_MODE_OFFSET                                                       (6)
  #define RTL8390_LED_SW_P_CTRL_SW_COPR_LED2_MODE_MASK                                                         (0x7 << RTL8390_LED_SW_P_CTRL_SW_COPR_LED2_MODE_OFFSET)
  #define RTL8390_LED_SW_P_CTRL_SW_COPR_LED1_MODE_OFFSET                                                       (3)
  #define RTL8390_LED_SW_P_CTRL_SW_COPR_LED1_MODE_MASK                                                         (0x7 << RTL8390_LED_SW_P_CTRL_SW_COPR_LED1_MODE_OFFSET)
  #define RTL8390_LED_SW_P_CTRL_SW_COPR_LED0_MODE_OFFSET                                                       (0)
  #define RTL8390_LED_SW_P_CTRL_SW_COPR_LED0_MODE_MASK                                                         (0x7 << RTL8390_LED_SW_P_CTRL_SW_COPR_LED0_MODE_OFFSET)

#define RTL8390_EXT_GPIO_DIR_CTRL_ADDR(index)                                                                  (0x214 + (((index >> 5) << 2))) /* index: 0-56 */
  #define RTL8390_EXT_GPIO_DIR_CTRL_EXT_GPIO_DIR_OFFSET(index)                                                 (index % 0x20)
  #define RTL8390_EXT_GPIO_DIR_CTRL_EXT_GPIO_DIR_MASK(index)                                                   (0x1 << RTL8390_EXT_GPIO_DIR_CTRL_EXT_GPIO_DIR_OFFSET(index))

#define RTL8390_EXT_GPIO_DATA_CTRL_ADDR(index)                                                                 (0x21C + (((index >> 5) << 2))) /* index: 0-56 */
  #define RTL8390_EXT_GPIO_DATA_CTRL_EXT_GPIO_DATA_OFFSET(index)                                               (index % 0x20)
  #define RTL8390_EXT_GPIO_DATA_CTRL_EXT_GPIO_DATA_MASK(index)                                                 (0x1 << RTL8390_EXT_GPIO_DATA_CTRL_EXT_GPIO_DATA_OFFSET(index))

#define RTL8390_EXT_GPIO_INDRT_ACCESS_ADDR                                                                     (0x224)
  #define RTL8390_EXT_GPIO_INDRT_ACCESS_GPIO_DATA_OFFSET                                                       (16)
  #define RTL8390_EXT_GPIO_INDRT_ACCESS_GPIO_DATA_MASK                                                         (0xFFFF << RTL8390_EXT_GPIO_INDRT_ACCESS_GPIO_DATA_OFFSET)
  #define RTL8390_EXT_GPIO_INDRT_ACCESS_GPIO_REG_OFFSET                                                        (7)
  #define RTL8390_EXT_GPIO_INDRT_ACCESS_GPIO_REG_MASK                                                          (0x1F << RTL8390_EXT_GPIO_INDRT_ACCESS_GPIO_REG_OFFSET)
  #define RTL8390_EXT_GPIO_INDRT_ACCESS_GPIO_PHY_ADDR_OFFSET                                                   (2)
  #define RTL8390_EXT_GPIO_INDRT_ACCESS_GPIO_PHY_ADDR_MASK                                                     (0x1F << RTL8390_EXT_GPIO_INDRT_ACCESS_GPIO_PHY_ADDR_OFFSET)
  #define RTL8390_EXT_GPIO_INDRT_ACCESS_GPIO_RWOP_OFFSET                                                       (1)
  #define RTL8390_EXT_GPIO_INDRT_ACCESS_GPIO_RWOP_MASK                                                         (0x1 << RTL8390_EXT_GPIO_INDRT_ACCESS_GPIO_RWOP_OFFSET)
  #define RTL8390_EXT_GPIO_INDRT_ACCESS_GPIO_CMD_OFFSET                                                        (0)
  #define RTL8390_EXT_GPIO_INDRT_ACCESS_GPIO_CMD_MASK                                                          (0x1 << RTL8390_EXT_GPIO_INDRT_ACCESS_GPIO_CMD_OFFSET)

#define RTL8390_LED_LOAD_LV1_10G_ADDR                                                                          (0x228)
  #define RTL8390_LED_LOAD_LV1_10G_LV1_THR_10G_OFFSET                                                          (0)
  #define RTL8390_LED_LOAD_LV1_10G_LV1_THR_10G_MASK                                                            (0xFFFFFF << RTL8390_LED_LOAD_LV1_10G_LV1_THR_10G_OFFSET)

#define RTL8390_LED_LOAD_LV2_10G_ADDR                                                                          (0x22C)
  #define RTL8390_LED_LOAD_LV2_10G_LV2_THR_10G_OFFSET                                                          (0)
  #define RTL8390_LED_LOAD_LV2_10G_LV2_THR_10G_MASK                                                            (0xFFFFFF << RTL8390_LED_LOAD_LV2_10G_LV2_THR_10G_OFFSET)

#define RTL8390_LED_LOAD_LV3_10G_ADDR                                                                          (0x230)
  #define RTL8390_LED_LOAD_LV3_10G_LV3_THR_10G_OFFSET                                                          (0)
  #define RTL8390_LED_LOAD_LV3_10G_LV3_THR_10G_MASK                                                            (0xFFFFFF << RTL8390_LED_LOAD_LV3_10G_LV3_THR_10G_OFFSET)

#define RTL8390_LED_LOAD_LV1_1G_ADDR                                                                           (0x234)
  #define RTL8390_LED_LOAD_LV1_1G_LV1_THR_1G_OFFSET                                                            (0)
  #define RTL8390_LED_LOAD_LV1_1G_LV1_THR_1G_MASK                                                              (0xFFFFF << RTL8390_LED_LOAD_LV1_1G_LV1_THR_1G_OFFSET)

#define RTL8390_LED_LOAD_LV2_1G_ADDR                                                                           (0x238)
  #define RTL8390_LED_LOAD_LV2_1G_LV2_THR_1G_OFFSET                                                            (0)
  #define RTL8390_LED_LOAD_LV2_1G_LV2_THR_1G_MASK                                                              (0xFFFFF << RTL8390_LED_LOAD_LV2_1G_LV2_THR_1G_OFFSET)

#define RTL8390_LED_LOAD_LV3_1G_ADDR                                                                           (0x23C)
  #define RTL8390_LED_LOAD_LV3_1G_LV3_THR_1G_OFFSET                                                            (0)
  #define RTL8390_LED_LOAD_LV3_1G_LV3_THR_1G_MASK                                                              (0xFFFFF << RTL8390_LED_LOAD_LV3_1G_LV3_THR_1G_OFFSET)

#define RTL8390_LED_LOAD_LV1_100M_ADDR                                                                         (0x240)
  #define RTL8390_LED_LOAD_LV1_100M_LV1_THR_100M_OFFSET                                                        (0)
  #define RTL8390_LED_LOAD_LV1_100M_LV1_THR_100M_MASK                                                          (0x1FFFF << RTL8390_LED_LOAD_LV1_100M_LV1_THR_100M_OFFSET)

#define RTL8390_LED_LOAD_LV2_100M_ADDR                                                                         (0x244)
  #define RTL8390_LED_LOAD_LV2_100M_LV2_THR_100M_OFFSET                                                        (0)
  #define RTL8390_LED_LOAD_LV2_100M_LV2_THR_100M_MASK                                                          (0x1FFFF << RTL8390_LED_LOAD_LV2_100M_LV2_THR_100M_OFFSET)

#define RTL8390_LED_LOAD_LV3_100M_ADDR                                                                         (0x248)
  #define RTL8390_LED_LOAD_LV3_100M_LV3_THR_100M_OFFSET                                                        (0)
  #define RTL8390_LED_LOAD_LV3_100M_LV3_THR_100M_MASK                                                          (0x1FFFF << RTL8390_LED_LOAD_LV3_100M_LV3_THR_100M_OFFSET)

#define RTL8390_LED_LOAD_LV1_10M_ADDR                                                                          (0x24C)
  #define RTL8390_LED_LOAD_LV1_10M_LV1_THR_10M_OFFSET                                                          (0)
  #define RTL8390_LED_LOAD_LV1_10M_LV1_THR_10M_MASK                                                            (0x3FFF << RTL8390_LED_LOAD_LV1_10M_LV1_THR_10M_OFFSET)

#define RTL8390_LED_LOAD_LV2_10M_ADDR                                                                          (0x250)
  #define RTL8390_LED_LOAD_LV2_10M_LV2_THR_10M_OFFSET                                                          (0)
  #define RTL8390_LED_LOAD_LV2_10M_LV2_THR_10M_MASK                                                            (0x3FFF << RTL8390_LED_LOAD_LV2_10M_LV2_THR_10M_OFFSET)

#define RTL8390_LED_LOAD_LV3_10M_ADDR                                                                          (0x254)
  #define RTL8390_LED_LOAD_LV3_10M_LV3_THR_10M_OFFSET                                                          (0)
  #define RTL8390_LED_LOAD_LV3_10M_LV3_THR_10M_MASK                                                            (0x3FFF << RTL8390_LED_LOAD_LV3_10M_LV3_THR_10M_OFFSET)

#define RTL8390_LED_P_LOAD_CTRL_ADDR                                                                           (0x258)
  #define RTL8390_LED_P_LOAD_CTRL_P_LOAD_CNTR_IDX_OFFSET                                                       (24)
  #define RTL8390_LED_P_LOAD_CTRL_P_LOAD_CNTR_IDX_MASK                                                         (0x3F << RTL8390_LED_P_LOAD_CTRL_P_LOAD_CNTR_IDX_OFFSET)
  #define RTL8390_LED_P_LOAD_CTRL_P_LOAD_CNTR_OFFSET                                                           (0)
  #define RTL8390_LED_P_LOAD_CTRL_P_LOAD_CNTR_MASK                                                             (0xFFFFFF << RTL8390_LED_P_LOAD_CTRL_P_LOAD_CNTR_OFFSET)

#define RTL8390_BUZZER_CTRL_ADDR                                                                               (0x25C)
  #define RTL8390_BUZZER_CTRL_BUZZER_FREQ_SEL_OFFSET                                                           (1)
  #define RTL8390_BUZZER_CTRL_BUZZER_FREQ_SEL_MASK                                                             (0x7 << RTL8390_BUZZER_CTRL_BUZZER_FREQ_SEL_OFFSET)
  #define RTL8390_BUZZER_CTRL_BUZZER_EN_OFFSET                                                                 (0)
  #define RTL8390_BUZZER_CTRL_BUZZER_EN_MASK                                                                   (0x1 << RTL8390_BUZZER_CTRL_BUZZER_EN_OFFSET)

/*
 * Feature: HW Misc. 
 */
#define RTL8390_EFUSE_CMD_ADDR                                                                                 (0x260)
  #define RTL8390_EFUSE_CMD_EFUSE_CTRL_DONE_OFFSET                                                             (31)
  #define RTL8390_EFUSE_CMD_EFUSE_CTRL_DONE_MASK                                                               (0x1 << RTL8390_EFUSE_CMD_EFUSE_CTRL_DONE_OFFSET)
  #define RTL8390_EFUSE_CMD_EFUSE_ACCESS_BUSY_OFFSET                                                           (8)
  #define RTL8390_EFUSE_CMD_EFUSE_ACCESS_BUSY_MASK                                                             (0x1 << RTL8390_EFUSE_CMD_EFUSE_ACCESS_BUSY_OFFSET)
  #define RTL8390_EFUSE_CMD_EFUSE_CMD_OFFSET                                                                   (7)
  #define RTL8390_EFUSE_CMD_EFUSE_CMD_MASK                                                                     (0x1 << RTL8390_EFUSE_CMD_EFUSE_CMD_OFFSET)
  #define RTL8390_EFUSE_CMD_EFUSE_RWOP_OFFSET                                                                  (6)
  #define RTL8390_EFUSE_CMD_EFUSE_RWOP_MASK                                                                    (0x1 << RTL8390_EFUSE_CMD_EFUSE_RWOP_OFFSET)
  #define RTL8390_EFUSE_CMD_EFUSE_ADDR_OFFSET                                                                  (0)
  #define RTL8390_EFUSE_CMD_EFUSE_ADDR_MASK                                                                    (0x3F << RTL8390_EFUSE_CMD_EFUSE_ADDR_OFFSET)

#define RTL8390_EFUSE_WDATA_ADDR                                                                               (0x264)
  #define RTL8390_EFUSE_WDATA_EFUSE_WRITE_DATA_OFFSET                                                          (0)
  #define RTL8390_EFUSE_WDATA_EFUSE_WRITE_DATA_MASK                                                            (0xFFFF << RTL8390_EFUSE_WDATA_EFUSE_WRITE_DATA_OFFSET)

#define RTL8390_EFUSE_RDATA_ADDR                                                                               (0x268)
  #define RTL8390_EFUSE_RDATA_EFUSE_READ_DATA_OFFSET                                                           (0)
  #define RTL8390_EFUSE_RDATA_EFUSE_READ_DATA_MASK                                                             (0xFFFF << RTL8390_EFUSE_RDATA_EFUSE_READ_DATA_OFFSET)

#define RTL8390_EFUSE_CTRL_ADDR                                                                                (0x26C)
  #define RTL8390_EFUSE_CTRL_TMRF_OFFSET                                                                       (0)
  #define RTL8390_EFUSE_CTRL_TMRF_MASK                                                                         (0x3 << RTL8390_EFUSE_CTRL_TMRF_OFFSET)

#define RTL8390_VOL_CTRL_RESIS_ADDR                                                                            (0x270)
  #define RTL8390_VOL_CTRL_RESIS_VOL_CTRL_RESIS_SEL_OFFSET                                                     (0)
  #define RTL8390_VOL_CTRL_RESIS_VOL_CTRL_RESIS_SEL_MASK                                                       (0xF << RTL8390_VOL_CTRL_RESIS_VOL_CTRL_RESIS_SEL_OFFSET)

#define RTL8390_TM0_CTRL_0_ADDR                                                                                (0x274)
  #define RTL8390_TM0_CTRL_0_TM0_LOWCMP_EN_OFFSET                                                              (30)
  #define RTL8390_TM0_CTRL_0_TM0_LOWCMP_EN_MASK                                                                (0x1 << RTL8390_TM0_CTRL_0_TM0_LOWCMP_EN_OFFSET)
  #define RTL8390_TM0_CTRL_0_TM0_LOW_THR_OFFSET                                                                (24)
  #define RTL8390_TM0_CTRL_0_TM0_LOW_THR_MASK                                                                  (0x3F << RTL8390_TM0_CTRL_0_TM0_LOW_THR_OFFSET)
  #define RTL8390_TM0_CTRL_0_TM0_HIGHCMP_EN_OFFSET                                                             (22)
  #define RTL8390_TM0_CTRL_0_TM0_HIGHCMP_EN_MASK                                                               (0x1 << RTL8390_TM0_CTRL_0_TM0_HIGHCMP_EN_OFFSET)
  #define RTL8390_TM0_CTRL_0_TM0_HIGH_THR_OFFSET                                                               (16)
  #define RTL8390_TM0_CTRL_0_TM0_HIGH_THR_MASK                                                                 (0x3F << RTL8390_TM0_CTRL_0_TM0_HIGH_THR_OFFSET)
  #define RTL8390_TM0_CTRL_0_TM0_REVERSE_CMP_OUT_OFFSET                                                        (1)
  #define RTL8390_TM0_CTRL_0_TM0_REVERSE_CMP_OUT_MASK                                                          (0x1 << RTL8390_TM0_CTRL_0_TM0_REVERSE_CMP_OUT_OFFSET)
  #define RTL8390_TM0_CTRL_0_TM0_ENABLE_OFFSET                                                                 (0)
  #define RTL8390_TM0_CTRL_0_TM0_ENABLE_MASK                                                                   (0x1 << RTL8390_TM0_CTRL_0_TM0_ENABLE_OFFSET)

#define RTL8390_TM0_CTRL_1_ADDR                                                                                (0x278)
  #define RTL8390_TM0_CTRL_1_TM0_PWRON_DLY_OFFSET                                                              (0)
  #define RTL8390_TM0_CTRL_1_TM0_PWRON_DLY_MASK                                                                (0xFFFF << RTL8390_TM0_CTRL_1_TM0_PWRON_DLY_OFFSET)

#define RTL8390_TM0_CTRL_2_ADDR                                                                                (0x27C)
  #define RTL8390_TM0_CTRL_2_TM0_COMPARE_DLY_OFFSET                                                            (16)
  #define RTL8390_TM0_CTRL_2_TM0_COMPARE_DLY_MASK                                                              (0xFFFF << RTL8390_TM0_CTRL_2_TM0_COMPARE_DLY_OFFSET)
  #define RTL8390_TM0_CTRL_2_TM0_SAMPLE_DLY_OFFSET                                                             (0)
  #define RTL8390_TM0_CTRL_2_TM0_SAMPLE_DLY_MASK                                                               (0xFFFF << RTL8390_TM0_CTRL_2_TM0_SAMPLE_DLY_OFFSET)

#define RTL8390_TM0_RESULT_ADDR                                                                                (0x280)
  #define RTL8390_TM0_RESULT_TM0_DATA_SAMPLED_OFFSET                                                           (9)
  #define RTL8390_TM0_RESULT_TM0_DATA_SAMPLED_MASK                                                             (0x1 << RTL8390_TM0_RESULT_TM0_DATA_SAMPLED_OFFSET)
  #define RTL8390_TM0_RESULT_TM0_DATA_VALID_OFFSET                                                             (8)
  #define RTL8390_TM0_RESULT_TM0_DATA_VALID_MASK                                                               (0x1 << RTL8390_TM0_RESULT_TM0_DATA_VALID_OFFSET)
  #define RTL8390_TM0_RESULT_TM0_TEMP_OUT_OFFSET                                                               (0)
  #define RTL8390_TM0_RESULT_TM0_TEMP_OUT_MASK                                                                 (0x3F << RTL8390_TM0_RESULT_TM0_TEMP_OUT_OFFSET)

#define RTL8390_TM1_CTRL_0_ADDR                                                                                (0x284)
  #define RTL8390_TM1_CTRL_0_TM1_LOWCMP_EN_OFFSET                                                              (30)
  #define RTL8390_TM1_CTRL_0_TM1_LOWCMP_EN_MASK                                                                (0x1 << RTL8390_TM1_CTRL_0_TM1_LOWCMP_EN_OFFSET)
  #define RTL8390_TM1_CTRL_0_TM1_LOW_THR_OFFSET                                                                (24)
  #define RTL8390_TM1_CTRL_0_TM1_LOW_THR_MASK                                                                  (0x3F << RTL8390_TM1_CTRL_0_TM1_LOW_THR_OFFSET)
  #define RTL8390_TM1_CTRL_0_TM1_HIGHCMP_EN_OFFSET                                                             (22)
  #define RTL8390_TM1_CTRL_0_TM1_HIGHCMP_EN_MASK                                                               (0x1 << RTL8390_TM1_CTRL_0_TM1_HIGHCMP_EN_OFFSET)
  #define RTL8390_TM1_CTRL_0_TM1_HIGH_THR_OFFSET                                                               (16)
  #define RTL8390_TM1_CTRL_0_TM1_HIGH_THR_MASK                                                                 (0x3F << RTL8390_TM1_CTRL_0_TM1_HIGH_THR_OFFSET)
  #define RTL8390_TM1_CTRL_0_TM1_REVERSE_CMP_OUT_OFFSET                                                        (1)
  #define RTL8390_TM1_CTRL_0_TM1_REVERSE_CMP_OUT_MASK                                                          (0x1 << RTL8390_TM1_CTRL_0_TM1_REVERSE_CMP_OUT_OFFSET)
  #define RTL8390_TM1_CTRL_0_TM1_ENABLE_OFFSET                                                                 (0)
  #define RTL8390_TM1_CTRL_0_TM1_ENABLE_MASK                                                                   (0x1 << RTL8390_TM1_CTRL_0_TM1_ENABLE_OFFSET)

#define RTL8390_TM1_CTRL_1_ADDR                                                                                (0x288)
  #define RTL8390_TM1_CTRL_1_TM1_PWRON_DLY_OFFSET                                                              (0)
  #define RTL8390_TM1_CTRL_1_TM1_PWRON_DLY_MASK                                                                (0xFFFF << RTL8390_TM1_CTRL_1_TM1_PWRON_DLY_OFFSET)

#define RTL8390_TM1_CTRL_2_ADDR                                                                                (0x28C)
  #define RTL8390_TM1_CTRL_2_TM1_COMPARE_DLY_OFFSET                                                            (16)
  #define RTL8390_TM1_CTRL_2_TM1_COMPARE_DLY_MASK                                                              (0xFFFF << RTL8390_TM1_CTRL_2_TM1_COMPARE_DLY_OFFSET)
  #define RTL8390_TM1_CTRL_2_TM1_SAMPLE_DLY_OFFSET                                                             (0)
  #define RTL8390_TM1_CTRL_2_TM1_SAMPLE_DLY_MASK                                                               (0xFFFF << RTL8390_TM1_CTRL_2_TM1_SAMPLE_DLY_OFFSET)

#define RTL8390_TM1_RESULT_ADDR                                                                                (0x290)
  #define RTL8390_TM1_RESULT_TM1_DATA_SAMPLED_OFFSET                                                           (9)
  #define RTL8390_TM1_RESULT_TM1_DATA_SAMPLED_MASK                                                             (0x1 << RTL8390_TM1_RESULT_TM1_DATA_SAMPLED_OFFSET)
  #define RTL8390_TM1_RESULT_TM1_DATA_VALID_OFFSET                                                             (8)
  #define RTL8390_TM1_RESULT_TM1_DATA_VALID_MASK                                                               (0x1 << RTL8390_TM1_RESULT_TM1_DATA_VALID_OFFSET)
  #define RTL8390_TM1_RESULT_TM1_TEMP_OUT_OFFSET                                                               (0)
  #define RTL8390_TM1_RESULT_TM1_TEMP_OUT_MASK                                                                 (0x3F << RTL8390_TM1_RESULT_TM1_TEMP_OUT_OFFSET)

#define RTL8390_SPD_SENR_CTRL_ADDR                                                                             (0x294)
  #define RTL8390_SPD_SENR_CTRL_DSS_WSORT_GO_1_OFFSET                                                          (9)
  #define RTL8390_SPD_SENR_CTRL_DSS_WSORT_GO_1_MASK                                                            (0x1 << RTL8390_SPD_SENR_CTRL_DSS_WSORT_GO_1_OFFSET)
  #define RTL8390_SPD_SENR_CTRL_DSS_WSORT_GO_0_OFFSET                                                          (8)
  #define RTL8390_SPD_SENR_CTRL_DSS_WSORT_GO_0_MASK                                                            (0x1 << RTL8390_SPD_SENR_CTRL_DSS_WSORT_GO_0_OFFSET)
  #define RTL8390_SPD_SENR_CTRL_DSS_DATA_READY_1_OFFSET                                                        (7)
  #define RTL8390_SPD_SENR_CTRL_DSS_DATA_READY_1_MASK                                                          (0x1 << RTL8390_SPD_SENR_CTRL_DSS_DATA_READY_1_OFFSET)
  #define RTL8390_SPD_SENR_CTRL_DSS_DATA_READY_0_OFFSET                                                        (6)
  #define RTL8390_SPD_SENR_CTRL_DSS_DATA_READY_0_MASK                                                          (0x1 << RTL8390_SPD_SENR_CTRL_DSS_DATA_READY_0_OFFSET)
  #define RTL8390_SPD_SENR_CTRL_DSS_DATA_IN_READY_OFFSET                                                       (5)
  #define RTL8390_SPD_SENR_CTRL_DSS_DATA_IN_READY_MASK                                                         (0x1 << RTL8390_SPD_SENR_CTRL_DSS_DATA_IN_READY_OFFSET)
  #define RTL8390_SPD_SENR_CTRL_DSS__WIRE_SEL_OFFSET                                                           (4)
  #define RTL8390_SPD_SENR_CTRL_DSS__WIRE_SEL_MASK                                                             (0x1 << RTL8390_SPD_SENR_CTRL_DSS__WIRE_SEL_OFFSET)
  #define RTL8390_SPD_SENR_CTRL_DSS_RO_SEL_OFFSET                                                              (1)
  #define RTL8390_SPD_SENR_CTRL_DSS_RO_SEL_MASK                                                                (0x7 << RTL8390_SPD_SENR_CTRL_DSS_RO_SEL_OFFSET)
  #define RTL8390_SPD_SENR_CTRL_DSS_RST_N_OFFSET                                                               (0)
  #define RTL8390_SPD_SENR_CTRL_DSS_RST_N_MASK                                                                 (0x1 << RTL8390_SPD_SENR_CTRL_DSS_RST_N_OFFSET)

#define RTL8390_SPD_DATA_IN_0_ADDR                                                                             (0x298)
  #define RTL8390_SPD_DATA_IN_0_DSS_DATA_IN_0_OFFSET                                                           (0)
  #define RTL8390_SPD_DATA_IN_0_DSS_DATA_IN_0_MASK                                                             (0xFFFFF << RTL8390_SPD_DATA_IN_0_DSS_DATA_IN_0_OFFSET)

#define RTL8390_SPD_DATA_IN_1_ADDR                                                                             (0x29C)
  #define RTL8390_SPD_DATA_IN_1_DSS_DATA_IN_1_OFFSET                                                           (0)
  #define RTL8390_SPD_DATA_IN_1_DSS_DATA_IN_1_MASK                                                             (0xFFFFF << RTL8390_SPD_DATA_IN_1_DSS_DATA_IN_1_OFFSET)

#define RTL8390_SPD_DATA_OUT_0_ADDR                                                                            (0x2A0)
  #define RTL8390_SPD_DATA_OUT_0_DSS_DATA_OUT_0_OFFSET                                                         (0)
  #define RTL8390_SPD_DATA_OUT_0_DSS_DATA_OUT_0_MASK                                                           (0xFFFFF << RTL8390_SPD_DATA_OUT_0_DSS_DATA_OUT_0_OFFSET)

#define RTL8390_SPD_DATA_OUT_1_ADDR                                                                            (0x2A4)
  #define RTL8390_SPD_DATA_OUT_1_DSS_DATA_OUT_1_OFFSET                                                         (0)
  #define RTL8390_SPD_DATA_OUT_1_DSS_DATA_OUT_1_MASK                                                           (0xFFFFF << RTL8390_SPD_DATA_OUT_1_DSS_DATA_OUT_1_OFFSET)

/*
 * Feature: Chp Information 
 */
#define RTL8390_MODEL_NAME_INFO_ADDR                                                                           (0xFF0)
  #define RTL8390_MODEL_NAME_INFO_RTL_ID_OFFSET                                                                (16)
  #define RTL8390_MODEL_NAME_INFO_RTL_ID_MASK                                                                  (0xFFFF << RTL8390_MODEL_NAME_INFO_RTL_ID_OFFSET)
  #define RTL8390_MODEL_NAME_INFO_MODEL_CHAR_1ST_OFFSET                                                        (11)
  #define RTL8390_MODEL_NAME_INFO_MODEL_CHAR_1ST_MASK                                                          (0x1F << RTL8390_MODEL_NAME_INFO_MODEL_CHAR_1ST_OFFSET)
  #define RTL8390_MODEL_NAME_INFO_MODEL_CHAR_2ND_OFFSET                                                        (6)
  #define RTL8390_MODEL_NAME_INFO_MODEL_CHAR_2ND_MASK                                                          (0x1F << RTL8390_MODEL_NAME_INFO_MODEL_CHAR_2ND_OFFSET)

#define RTL8390_CHIP_INFO_ADDR                                                                                 (0xFF4)
  #define RTL8390_CHIP_INFO_CHIP_INFO_EN_OFFSET                                                                (28)
  #define RTL8390_CHIP_INFO_CHIP_INFO_EN_MASK                                                                  (0xF << RTL8390_CHIP_INFO_CHIP_INFO_EN_OFFSET)
  #define RTL8390_CHIP_INFO_CHIP_VER_OFFSET                                                                    (16)
  #define RTL8390_CHIP_INFO_CHIP_VER_MASK                                                                      (0x1F << RTL8390_CHIP_INFO_CHIP_VER_OFFSET)
  #define RTL8390_CHIP_INFO_RL_ID_OFFSET                                                                       (0)
  #define RTL8390_CHIP_INFO_RL_ID_MASK                                                                         (0xFFFF << RTL8390_CHIP_INFO_RL_ID_OFFSET)

/*
 * Feature: MAC Control 
 */
#define RTL8390_MAC_GLB_CTRL_ADDR                                                                              (0x2A8)
  #define RTL8390_MAC_GLB_CTRL_LINKUP_DLY_EN_OFFSET                                                            (30)
  #define RTL8390_MAC_GLB_CTRL_LINKUP_DLY_EN_MASK                                                              (0x1 << RTL8390_MAC_GLB_CTRL_LINKUP_DLY_EN_OFFSET)
  #define RTL8390_MAC_GLB_CTRL_CPU_CRC_RC_EN_OFFSET                                                            (29)
  #define RTL8390_MAC_GLB_CTRL_CPU_CRC_RC_EN_MASK                                                              (0x1 << RTL8390_MAC_GLB_CTRL_CPU_CRC_RC_EN_OFFSET)
  #define RTL8390_MAC_GLB_CTRL_MAC_DROP_48PASS1_EN_OFFSET                                                      (28)
  #define RTL8390_MAC_GLB_CTRL_MAC_DROP_48PASS1_EN_MASK                                                        (0x1 << RTL8390_MAC_GLB_CTRL_MAC_DROP_48PASS1_EN_OFFSET)
  #define RTL8390_MAC_GLB_CTRL_MAX_RETX_SEL_OFFSET                                                             (27)
  #define RTL8390_MAC_GLB_CTRL_MAX_RETX_SEL_MASK                                                               (0x1 << RTL8390_MAC_GLB_CTRL_MAX_RETX_SEL_OFFSET)
  #define RTL8390_MAC_GLB_CTRL_EFUSE_EN_OFFSET                                                                 (26)
  #define RTL8390_MAC_GLB_CTRL_EFUSE_EN_MASK                                                                   (0x1 << RTL8390_MAC_GLB_CTRL_EFUSE_EN_OFFSET)
  #define RTL8390_MAC_GLB_CTRL_CPU_GATCLK_EN_OFFSET                                                            (25)
  #define RTL8390_MAC_GLB_CTRL_CPU_GATCLK_EN_MASK                                                              (0x1 << RTL8390_MAC_GLB_CTRL_CPU_GATCLK_EN_OFFSET)
  #define RTL8390_MAC_GLB_CTRL_INBAND_ABORT_SEL_OFFSET                                                         (24)
  #define RTL8390_MAC_GLB_CTRL_INBAND_ABORT_SEL_MASK                                                           (0x1 << RTL8390_MAC_GLB_CTRL_INBAND_ABORT_SEL_OFFSET)
  #define RTL8390_MAC_GLB_CTRL_CPU_CLK_SEL_OFFSET                                                              (22)
  #define RTL8390_MAC_GLB_CTRL_CPU_CLK_SEL_MASK                                                                (0x3 << RTL8390_MAC_GLB_CTRL_CPU_CLK_SEL_OFFSET)
  #define RTL8390_MAC_GLB_CTRL_DDR_CLK_SEL_OFFSET                                                              (19)
  #define RTL8390_MAC_GLB_CTRL_DDR_CLK_SEL_MASK                                                                (0x7 << RTL8390_MAC_GLB_CTRL_DDR_CLK_SEL_OFFSET)
  #define RTL8390_MAC_GLB_CTRL_IOL_PAUSE_EN_OFFSET                                                             (18)
  #define RTL8390_MAC_GLB_CTRL_IOL_PAUSE_EN_MASK                                                               (0x1 << RTL8390_MAC_GLB_CTRL_IOL_PAUSE_EN_OFFSET)
  #define RTL8390_MAC_GLB_CTRL_LATE_COLI_DROP_EN_OFFSET                                                        (17)
  #define RTL8390_MAC_GLB_CTRL_LATE_COLI_DROP_EN_MASK                                                          (0x1 << RTL8390_MAC_GLB_CTRL_LATE_COLI_DROP_EN_OFFSET)
  #define RTL8390_MAC_GLB_CTRL_IOL_LEN_ERR_EN_OFFSET                                                           (16)
  #define RTL8390_MAC_GLB_CTRL_IOL_LEN_ERR_EN_MASK                                                             (0x1 << RTL8390_MAC_GLB_CTRL_IOL_LEN_ERR_EN_OFFSET)
  #define RTL8390_MAC_GLB_CTRL_IOL_MAX_RETRY_EN_OFFSET                                                         (15)
  #define RTL8390_MAC_GLB_CTRL_IOL_MAX_RETRY_EN_MASK                                                           (0x1 << RTL8390_MAC_GLB_CTRL_IOL_MAX_RETRY_EN_OFFSET)
  #define RTL8390_MAC_GLB_CTRL_LIMIT_PAUSE_EN_OFFSET                                                           (14)
  #define RTL8390_MAC_GLB_CTRL_LIMIT_PAUSE_EN_MASK                                                             (0x1 << RTL8390_MAC_GLB_CTRL_LIMIT_PAUSE_EN_OFFSET)
  #define RTL8390_MAC_GLB_CTRL_BKOFF_SPDUP_OFFSET                                                              (13)
  #define RTL8390_MAC_GLB_CTRL_BKOFF_SPDUP_MASK                                                                (0x1 << RTL8390_MAC_GLB_CTRL_BKOFF_SPDUP_OFFSET)
  #define RTL8390_MAC_GLB_CTRL_BKOFF_SEL_OFFSET                                                                (11)
  #define RTL8390_MAC_GLB_CTRL_BKOFF_SEL_MASK                                                                  (0x3 << RTL8390_MAC_GLB_CTRL_BKOFF_SEL_OFFSET)
  #define RTL8390_MAC_GLB_CTRL_HALF_48PASS1_EN_OFFSET                                                          (10)
  #define RTL8390_MAC_GLB_CTRL_HALF_48PASS1_EN_MASK                                                            (0x1 << RTL8390_MAC_GLB_CTRL_HALF_48PASS1_EN_OFFSET)
  #define RTL8390_MAC_GLB_CTRL_BKPRES_MTHD_SEL_OFFSET                                                          (9)
  #define RTL8390_MAC_GLB_CTRL_BKPRES_MTHD_SEL_MASK                                                            (0x1 << RTL8390_MAC_GLB_CTRL_BKPRES_MTHD_SEL_OFFSET)
  #define RTL8390_MAC_GLB_CTRL_DEFER_IPG_SEL_OFFSET                                                            (7)
  #define RTL8390_MAC_GLB_CTRL_DEFER_IPG_SEL_MASK                                                              (0x3 << RTL8390_MAC_GLB_CTRL_DEFER_IPG_SEL_OFFSET)
  #define RTL8390_MAC_GLB_CTRL_IPG_1G_COMPS_EN_OFFSET                                                          (6)
  #define RTL8390_MAC_GLB_CTRL_IPG_1G_COMPS_EN_MASK                                                            (0x1 << RTL8390_MAC_GLB_CTRL_IPG_1G_COMPS_EN_OFFSET)
  #define RTL8390_MAC_GLB_CTRL_IPG_1G_SEL_OFFSET                                                               (5)
  #define RTL8390_MAC_GLB_CTRL_IPG_1G_SEL_MASK                                                                 (0x1 << RTL8390_MAC_GLB_CTRL_IPG_1G_SEL_OFFSET)
  #define RTL8390_MAC_GLB_CTRL_IPG_10G_COMPS_EN_OFFSET                                                         (4)
  #define RTL8390_MAC_GLB_CTRL_IPG_10G_COMPS_EN_MASK                                                           (0x1 << RTL8390_MAC_GLB_CTRL_IPG_10G_COMPS_EN_OFFSET)
  #define RTL8390_MAC_GLB_CTRL_IPG_10G_SEL_OFFSET                                                              (3)
  #define RTL8390_MAC_GLB_CTRL_IPG_10G_SEL_MASK                                                                (0x1 << RTL8390_MAC_GLB_CTRL_IPG_10G_SEL_OFFSET)
  #define RTL8390_MAC_GLB_CTRL_PHY_ABLTY_GET_SEL_OFFSET                                                        (1)
  #define RTL8390_MAC_GLB_CTRL_PHY_ABLTY_GET_SEL_MASK                                                          (0x3 << RTL8390_MAC_GLB_CTRL_PHY_ABLTY_GET_SEL_OFFSET)
  #define RTL8390_MAC_GLB_CTRL_PHY_ACCESS_SEL_OFFSET                                                           (0)
  #define RTL8390_MAC_GLB_CTRL_PHY_ACCESS_SEL_MASK                                                             (0x1 << RTL8390_MAC_GLB_CTRL_PHY_ACCESS_SEL_OFFSET)

#define RTL8390_MAC_PADDING_CTRL_ADDR(port)                                                                    (0x8000 + (((port) << 7))) /* port: 0-52 */
  #define RTL8390_MAC_PADDING_CTRL_PADDING_UND_SIZE_EN_OFFSET                                                  (0)
  #define RTL8390_MAC_PADDING_CTRL_PADDING_UND_SIZE_EN_MASK                                                    (0x1 << RTL8390_MAC_PADDING_CTRL_PADDING_UND_SIZE_EN_OFFSET)

#define RTL8390_MAC_EFUSE_CTRL_ADDR                                                                            (0x2AC)
  #define RTL8390_MAC_EFUSE_CTRL_SW_CLKSEL_OFFSET                                                              (31)
  #define RTL8390_MAC_EFUSE_CTRL_SW_CLKSEL_MASK                                                                (0x1 << RTL8390_MAC_EFUSE_CTRL_SW_CLKSEL_OFFSET)
  #define RTL8390_MAC_EFUSE_CTRL_BOND_OPT_OFFSET                                                               (13)
  #define RTL8390_MAC_EFUSE_CTRL_BOND_OPT_MASK                                                                 (0x3FFFF << RTL8390_MAC_EFUSE_CTRL_BOND_OPT_OFFSET)
  #define RTL8390_MAC_EFUSE_CTRL_VLAN_EGR_CNVT_SHRINK_EN_OFFSET                                                (12)
  #define RTL8390_MAC_EFUSE_CTRL_VLAN_EGR_CNVT_SHRINK_EN_MASK                                                  (0x1 << RTL8390_MAC_EFUSE_CTRL_VLAN_EGR_CNVT_SHRINK_EN_OFFSET)
  #define RTL8390_MAC_EFUSE_CTRL_VLAN_IGR_CNVT_SHRINK_EN_OFFSET                                                (11)
  #define RTL8390_MAC_EFUSE_CTRL_VLAN_IGR_CNVT_SHRINK_EN_MASK                                                  (0x1 << RTL8390_MAC_EFUSE_CTRL_VLAN_IGR_CNVT_SHRINK_EN_OFFSET)
  #define RTL8390_MAC_EFUSE_CTRL_MC_SHRINK_EN_OFFSET                                                           (10)
  #define RTL8390_MAC_EFUSE_CTRL_MC_SHRINK_EN_MASK                                                             (0x1 << RTL8390_MAC_EFUSE_CTRL_MC_SHRINK_EN_OFFSET)
  #define RTL8390_MAC_EFUSE_CTRL_L2_SHRINK_EN_OFFSET                                                           (9)
  #define RTL8390_MAC_EFUSE_CTRL_L2_SHRINK_EN_MASK                                                             (0x1 << RTL8390_MAC_EFUSE_CTRL_L2_SHRINK_EN_OFFSET)
  #define RTL8390_MAC_EFUSE_CTRL_ACL_SHRINK_EN_OFFSET                                                          (8)
  #define RTL8390_MAC_EFUSE_CTRL_ACL_SHRINK_EN_MASK                                                            (0x1 << RTL8390_MAC_EFUSE_CTRL_ACL_SHRINK_EN_OFFSET)
  #define RTL8390_MAC_EFUSE_CTRL_PKT_BUF_SIZE_SEL_OFFSET                                                       (7)
  #define RTL8390_MAC_EFUSE_CTRL_PKT_BUF_SIZE_SEL_MASK                                                         (0x1 << RTL8390_MAC_EFUSE_CTRL_PKT_BUF_SIZE_SEL_OFFSET)
  #define RTL8390_MAC_EFUSE_CTRL_EXT_CPU_EN_OFFSET                                                             (6)
  #define RTL8390_MAC_EFUSE_CTRL_EXT_CPU_EN_MASK                                                               (0x1 << RTL8390_MAC_EFUSE_CTRL_EXT_CPU_EN_OFFSET)
  #define RTL8390_MAC_EFUSE_CTRL_APP_MODE_OFFSET                                                               (3)
  #define RTL8390_MAC_EFUSE_CTRL_APP_MODE_MASK                                                                 (0x7 << RTL8390_MAC_EFUSE_CTRL_APP_MODE_OFFSET)
  #define RTL8390_MAC_EFUSE_CTRL_CHIP_MODE_OFFSET                                                              (0)
  #define RTL8390_MAC_EFUSE_CTRL_CHIP_MODE_MASK                                                                (0x7 << RTL8390_MAC_EFUSE_CTRL_CHIP_MODE_OFFSET)

#define RTL8390_MAC_MAX_LEN_CTRL_ADDR                                                                          (0x2B0)
  #define RTL8390_MAC_MAX_LEN_CTRL_MAX_LEN_TAG_INC_OFFSET                                                      (28)
  #define RTL8390_MAC_MAX_LEN_CTRL_MAX_LEN_TAG_INC_MASK                                                        (0x1 << RTL8390_MAC_MAX_LEN_CTRL_MAX_LEN_TAG_INC_OFFSET)
  #define RTL8390_MAC_MAX_LEN_CTRL_MAX_LEN_100M_10M_SEL_OFFSET                                                 (14)
  #define RTL8390_MAC_MAX_LEN_CTRL_MAX_LEN_100M_10M_SEL_MASK                                                   (0x3FFF << RTL8390_MAC_MAX_LEN_CTRL_MAX_LEN_100M_10M_SEL_OFFSET)
  #define RTL8390_MAC_MAX_LEN_CTRL_MAX_LEN_10G_1G_SEL_OFFSET                                                   (0)
  #define RTL8390_MAC_MAX_LEN_CTRL_MAX_LEN_10G_1G_SEL_MASK                                                     (0x3FFF << RTL8390_MAC_MAX_LEN_CTRL_MAX_LEN_10G_1G_SEL_OFFSET)

#define RTL8390_MAC_ADDR_CTRL_ADDR                                                                             (0x2B4)
  #define RTL8390_MAC_ADDR_CTRL_SW_MAC_ADDR_47_32_OFFSET                                                       (32)
  #define RTL8390_MAC_ADDR_CTRL_SW_MAC_ADDR_47_32_MASK                                                         (0xFFFF << RTL8390_MAC_ADDR_CTRL_SW_MAC_ADDR_47_32_OFFSET)
  #define RTL8390_MAC_ADDR_CTRL_SW_MAC_ADDR_31_0_OFFSET                                                        (0)
  #define RTL8390_MAC_ADDR_CTRL_SW_MAC_ADDR_31_0_MASK                                                          (0xFFFFFFFF << RTL8390_MAC_ADDR_CTRL_SW_MAC_ADDR_31_0_OFFSET)

#define RTL8390_MAC_PORT_CTRL_ADDR(port)                                                                       (0x8004 + (((port) << 7))) /* port: 0-52 */
  #define RTL8390_MAC_PORT_CTRL_IPG_MIN_RX_SEL_OFFSET                                                          (28)
  #define RTL8390_MAC_PORT_CTRL_IPG_MIN_RX_SEL_MASK                                                            (0xF << RTL8390_MAC_PORT_CTRL_IPG_MIN_RX_SEL_OFFSET)
  #define RTL8390_MAC_PORT_CTRL_IPG_LEN_OFFSET                                                                 (8)
  #define RTL8390_MAC_PORT_CTRL_IPG_LEN_MASK                                                                   (0xFFFFF << RTL8390_MAC_PORT_CTRL_IPG_LEN_OFFSET)
  #define RTL8390_MAC_PORT_CTRL_BYP_TX_CRC_OFFSET                                                              (7)
  #define RTL8390_MAC_PORT_CTRL_BYP_TX_CRC_MASK                                                                (0x1 << RTL8390_MAC_PORT_CTRL_BYP_TX_CRC_OFFSET)
  #define RTL8390_MAC_PORT_CTRL_PASS_ALL_MODE_EN_OFFSET                                                        (6)
  #define RTL8390_MAC_PORT_CTRL_PASS_ALL_MODE_EN_MASK                                                          (0x1 << RTL8390_MAC_PORT_CTRL_PASS_ALL_MODE_EN_OFFSET)
  #define RTL8390_MAC_PORT_CTRL_LATE_COLI_THR_OFFSET                                                           (4)
  #define RTL8390_MAC_PORT_CTRL_LATE_COLI_THR_MASK                                                             (0x3 << RTL8390_MAC_PORT_CTRL_LATE_COLI_THR_OFFSET)
  #define RTL8390_MAC_PORT_CTRL_RX_CHK_CRC_EN_OFFSET                                                           (3)
  #define RTL8390_MAC_PORT_CTRL_RX_CHK_CRC_EN_MASK                                                             (0x1 << RTL8390_MAC_PORT_CTRL_RX_CHK_CRC_EN_OFFSET)
  #define RTL8390_MAC_PORT_CTRL_BKPRES_EN_OFFSET                                                               (2)
  #define RTL8390_MAC_PORT_CTRL_BKPRES_EN_MASK                                                                 (0x1 << RTL8390_MAC_PORT_CTRL_BKPRES_EN_OFFSET)
  #define RTL8390_MAC_PORT_CTRL_TX_EN_OFFSET                                                                   (1)
  #define RTL8390_MAC_PORT_CTRL_TX_EN_MASK                                                                     (0x1 << RTL8390_MAC_PORT_CTRL_TX_EN_OFFSET)
  #define RTL8390_MAC_PORT_CTRL_RX_EN_OFFSET                                                                   (0)
  #define RTL8390_MAC_PORT_CTRL_RX_EN_MASK                                                                     (0x1 << RTL8390_MAC_PORT_CTRL_RX_EN_OFFSET)

#define RTL8390_MAC_FORCE_MODE_CTRL_ADDR(port)                                                                 (0x2BC + (((port) << 2))) /* port: 0-52 */
  #define RTL8390_MAC_FORCE_MODE_CTRL_FORCE_500M_SPD_OFFSET                                                    (15)
  #define RTL8390_MAC_FORCE_MODE_CTRL_FORCE_500M_SPD_MASK                                                      (0x1 << RTL8390_MAC_FORCE_MODE_CTRL_FORCE_500M_SPD_OFFSET)
  #define RTL8390_MAC_FORCE_MODE_CTRL_EEEP_1000M_EN_OFFSET                                                     (14)
  #define RTL8390_MAC_FORCE_MODE_CTRL_EEEP_1000M_EN_MASK                                                       (0x1 << RTL8390_MAC_FORCE_MODE_CTRL_EEEP_1000M_EN_OFFSET)
  #define RTL8390_MAC_FORCE_MODE_CTRL_EEEP_500M_EN_OFFSET                                                      (13)
  #define RTL8390_MAC_FORCE_MODE_CTRL_EEEP_500M_EN_MASK                                                        (0x1 << RTL8390_MAC_FORCE_MODE_CTRL_EEEP_500M_EN_OFFSET)
  #define RTL8390_MAC_FORCE_MODE_CTRL_EEEP_100M_EN_OFFSET                                                      (12)
  #define RTL8390_MAC_FORCE_MODE_CTRL_EEEP_100M_EN_MASK                                                        (0x1 << RTL8390_MAC_FORCE_MODE_CTRL_EEEP_100M_EN_OFFSET)
  #define RTL8390_MAC_FORCE_MODE_CTRL_EEE_10G_EN_OFFSET                                                        (11)
  #define RTL8390_MAC_FORCE_MODE_CTRL_EEE_10G_EN_MASK                                                          (0x1 << RTL8390_MAC_FORCE_MODE_CTRL_EEE_10G_EN_OFFSET)
  #define RTL8390_MAC_FORCE_MODE_CTRL_EEE_1000M_EN_OFFSET                                                      (10)
  #define RTL8390_MAC_FORCE_MODE_CTRL_EEE_1000M_EN_MASK                                                        (0x1 << RTL8390_MAC_FORCE_MODE_CTRL_EEE_1000M_EN_OFFSET)
  #define RTL8390_MAC_FORCE_MODE_CTRL_EEE_500M_EN_OFFSET                                                       (9)
  #define RTL8390_MAC_FORCE_MODE_CTRL_EEE_500M_EN_MASK                                                         (0x1 << RTL8390_MAC_FORCE_MODE_CTRL_EEE_500M_EN_OFFSET)
  #define RTL8390_MAC_FORCE_MODE_CTRL_EEE_100M_EN_OFFSET                                                       (8)
  #define RTL8390_MAC_FORCE_MODE_CTRL_EEE_100M_EN_MASK                                                         (0x1 << RTL8390_MAC_FORCE_MODE_CTRL_EEE_100M_EN_OFFSET)
  #define RTL8390_MAC_FORCE_MODE_CTRL_MAC_FORCE_FC_EN_OFFSET                                                   (7)
  #define RTL8390_MAC_FORCE_MODE_CTRL_MAC_FORCE_FC_EN_MASK                                                     (0x1 << RTL8390_MAC_FORCE_MODE_CTRL_MAC_FORCE_FC_EN_OFFSET)
  #define RTL8390_MAC_FORCE_MODE_CTRL_RX_PAUSE_EN_OFFSET                                                       (6)
  #define RTL8390_MAC_FORCE_MODE_CTRL_RX_PAUSE_EN_MASK                                                         (0x1 << RTL8390_MAC_FORCE_MODE_CTRL_RX_PAUSE_EN_OFFSET)
  #define RTL8390_MAC_FORCE_MODE_CTRL_TX_PAUSE_EN_OFFSET                                                       (5)
  #define RTL8390_MAC_FORCE_MODE_CTRL_TX_PAUSE_EN_MASK                                                         (0x1 << RTL8390_MAC_FORCE_MODE_CTRL_TX_PAUSE_EN_OFFSET)
  #define RTL8390_MAC_FORCE_MODE_CTRL_SPD_SEL_OFFSET                                                           (3)
  #define RTL8390_MAC_FORCE_MODE_CTRL_SPD_SEL_MASK                                                             (0x3 << RTL8390_MAC_FORCE_MODE_CTRL_SPD_SEL_OFFSET)
  #define RTL8390_MAC_FORCE_MODE_CTRL_DUP_SEL_OFFSET                                                           (2)
  #define RTL8390_MAC_FORCE_MODE_CTRL_DUP_SEL_MASK                                                             (0x1 << RTL8390_MAC_FORCE_MODE_CTRL_DUP_SEL_OFFSET)
  #define RTL8390_MAC_FORCE_MODE_CTRL_FORCE_LINK_EN_OFFSET                                                     (1)
  #define RTL8390_MAC_FORCE_MODE_CTRL_FORCE_LINK_EN_MASK                                                       (0x1 << RTL8390_MAC_FORCE_MODE_CTRL_FORCE_LINK_EN_OFFSET)
  #define RTL8390_MAC_FORCE_MODE_CTRL_MAC_FORCE_EN_OFFSET                                                      (0)
  #define RTL8390_MAC_FORCE_MODE_CTRL_MAC_FORCE_EN_MASK                                                        (0x1 << RTL8390_MAC_FORCE_MODE_CTRL_MAC_FORCE_EN_OFFSET)

#define RTL8390_MAC_LINK_STS_ADDR(port)                                                                        (0x390 + (((port >> 5) << 2))) /* port: 0-52 */
  #define RTL8390_MAC_LINK_STS_LINK_STS_OFFSET(port)                                                           (port % 0x20)
  #define RTL8390_MAC_LINK_STS_LINK_STS_MASK(port)                                                             (0x1 << RTL8390_MAC_LINK_STS_LINK_STS_OFFSET(port))

#define RTL8390_MAC_LINK_MEDIA_STS_ADDR(port)                                                                  (0x398 + (((port >> 5) << 2))) /* port: 0-52 */
  #define RTL8390_MAC_LINK_MEDIA_STS_MEDIA_STS_OFFSET(port)                                                    (port % 0x20)
  #define RTL8390_MAC_LINK_MEDIA_STS_MEDIA_STS_MASK(port)                                                      (0x1 << RTL8390_MAC_LINK_MEDIA_STS_MEDIA_STS_OFFSET(port))

#define RTL8390_MAC_LINK_SPD_STS_ADDR(port)                                                                    (0x3A0 + (((port >> 4) << 2))) /* port: 0-52 */
  #define RTL8390_MAC_LINK_SPD_STS_SPD_STS_OFFSET(port)                                                        ((port & 0xF) << 1)
  #define RTL8390_MAC_LINK_SPD_STS_SPD_STS_MASK(port)                                                          (0x3 << RTL8390_MAC_LINK_SPD_STS_SPD_STS_OFFSET(port))

#define RTL8390_MAC_LINK_DUP_STS_ADDR(port)                                                                    (0x3B0 + (((port >> 5) << 2))) /* port: 0-52 */
  #define RTL8390_MAC_LINK_DUP_STS_DUP_STS_OFFSET(port)                                                        (port % 0x20)
  #define RTL8390_MAC_LINK_DUP_STS_DUP_STS_MASK(port)                                                          (0x1 << RTL8390_MAC_LINK_DUP_STS_DUP_STS_OFFSET(port))

#define RTL8390_MAC_TX_PAUSE_STS_ADDR(port)                                                                    (0x3B8 + (((port >> 5) << 2))) /* port: 0-52 */
  #define RTL8390_MAC_TX_PAUSE_STS_TX_PAUSE_STS_OFFSET(port)                                                   (port % 0x20)
  #define RTL8390_MAC_TX_PAUSE_STS_TX_PAUSE_STS_MASK(port)                                                     (0x1 << RTL8390_MAC_TX_PAUSE_STS_TX_PAUSE_STS_OFFSET(port))

#define RTL8390_MAC_RX_PAUSE_STS_ADDR(port)                                                                    (0x3C0 + (((port >> 5) << 2))) /* port: 0-52 */
  #define RTL8390_MAC_RX_PAUSE_STS_RX_PAUSE_STS_OFFSET(port)                                                   (port % 0x20)
  #define RTL8390_MAC_RX_PAUSE_STS_RX_PAUSE_STS_MASK(port)                                                     (0x1 << RTL8390_MAC_RX_PAUSE_STS_RX_PAUSE_STS_OFFSET(port))

#define RTL8390_MAC_EEE_ABLTY_ADDR(port)                                                                       (0x3C8 + (((port >> 5) << 2))) /* port: 0-52 */
  #define RTL8390_MAC_EEE_ABLTY_EEE_ABLTY_OFFSET(port)                                                         (port % 0x20)
  #define RTL8390_MAC_EEE_ABLTY_EEE_ABLTY_MASK(port)                                                           (0x1 << RTL8390_MAC_EEE_ABLTY_EEE_ABLTY_OFFSET(port))

#define RTL8390_MAC_FEFI_STS_ADDR(port)                                                                        (0x3D0 + (((port >> 5) << 2))) /* port: 0-52 */
  #define RTL8390_MAC_FEFI_STS_FEFI_STS_OFFSET(port)                                                           (port % 0x20)
  #define RTL8390_MAC_FEFI_STS_FEFI_STS_MASK(port)                                                             (0x1 << RTL8390_MAC_FEFI_STS_FEFI_STS_OFFSET(port))

#define RTL8390_MAC_CPU_TAG_ID_CTRL_ADDR                                                                       (0x3D8)
  #define RTL8390_MAC_CPU_TAG_ID_CTRL_CPU_TAG_ID_OFFSET                                                        (0)
  #define RTL8390_MAC_CPU_TAG_ID_CTRL_CPU_TAG_ID_MASK                                                          (0xFFFF << RTL8390_MAC_CPU_TAG_ID_CTRL_CPU_TAG_ID_OFFSET)

#define RTL8390_PHYREG_ACCESS_CTRL_ADDR                                                                        (0x3DC)
  #define RTL8390_PHYREG_ACCESS_CTRL_PARK_PAGE_OFFSET                                                          (23)
  #define RTL8390_PHYREG_ACCESS_CTRL_PARK_PAGE_MASK                                                            (0x1F << RTL8390_PHYREG_ACCESS_CTRL_PARK_PAGE_OFFSET)
  #define RTL8390_PHYREG_ACCESS_CTRL_MAIN_PAGE_OFFSET                                                          (10)
  #define RTL8390_PHYREG_ACCESS_CTRL_MAIN_PAGE_MASK                                                            (0x1FFF << RTL8390_PHYREG_ACCESS_CTRL_MAIN_PAGE_OFFSET)
  #define RTL8390_PHYREG_ACCESS_CTRL_REG_OFFSET                                                                (5)
  #define RTL8390_PHYREG_ACCESS_CTRL_REG_MASK                                                                  (0x1F << RTL8390_PHYREG_ACCESS_CTRL_REG_OFFSET)
  #define RTL8390_PHYREG_ACCESS_CTRL_BROADCAST_OFFSET                                                          (4)
  #define RTL8390_PHYREG_ACCESS_CTRL_BROADCAST_MASK                                                            (0x1 << RTL8390_PHYREG_ACCESS_CTRL_BROADCAST_OFFSET)
  #define RTL8390_PHYREG_ACCESS_CTRL_RWOP_OFFSET                                                               (3)
  #define RTL8390_PHYREG_ACCESS_CTRL_RWOP_MASK                                                                 (0x1 << RTL8390_PHYREG_ACCESS_CTRL_RWOP_OFFSET)
  #define RTL8390_PHYREG_ACCESS_CTRL_TYPE_OFFSET                                                               (2)
  #define RTL8390_PHYREG_ACCESS_CTRL_TYPE_MASK                                                                 (0x1 << RTL8390_PHYREG_ACCESS_CTRL_TYPE_OFFSET)
  #define RTL8390_PHYREG_ACCESS_CTRL_FAIL_OFFSET                                                               (1)
  #define RTL8390_PHYREG_ACCESS_CTRL_FAIL_MASK                                                                 (0x1 << RTL8390_PHYREG_ACCESS_CTRL_FAIL_OFFSET)
  #define RTL8390_PHYREG_ACCESS_CTRL_CMD_OFFSET                                                                (0)
  #define RTL8390_PHYREG_ACCESS_CTRL_CMD_MASK                                                                  (0x1 << RTL8390_PHYREG_ACCESS_CTRL_CMD_OFFSET)

#define RTL8390_PHYREG_CTRL_ADDR                                                                               (0x3E0)
  #define RTL8390_PHYREG_CTRL_EXT_PAGE_OFFSET                                                                  (0)
  #define RTL8390_PHYREG_CTRL_EXT_PAGE_MASK                                                                    (0x1FF << RTL8390_PHYREG_CTRL_EXT_PAGE_OFFSET)

#define RTL8390_PHYREG_PORT_CTRL_ADDR(port)                                                                    (0x3E4 + (((port >> 5) << 2))) /* port: 0-51 */
  #define RTL8390_PHYREG_PORT_CTRL_PHYMSK_OFFSET(port)                                                         (port % 0x20)
  #define RTL8390_PHYREG_PORT_CTRL_PHYMSK_MASK(port)                                                           (0x1 << RTL8390_PHYREG_PORT_CTRL_PHYMSK_OFFSET(port))

#define RTL8390_BROADCAST_PHYID_CTRL_ADDR                                                                      (0x3EC)
  #define RTL8390_BROADCAST_PHYID_CTRL_BROADCAST_PHYID_OFFSET                                                  (0)
  #define RTL8390_BROADCAST_PHYID_CTRL_BROADCAST_PHYID_MASK                                                    (0x1F << RTL8390_BROADCAST_PHYID_CTRL_BROADCAST_PHYID_OFFSET)

#define RTL8390_PHYREG_DATA_CTRL_ADDR                                                                          (0x3F0)
  #define RTL8390_PHYREG_DATA_CTRL_INDATA_OFFSET                                                               (16)
  #define RTL8390_PHYREG_DATA_CTRL_INDATA_MASK                                                                 (0xFFFF << RTL8390_PHYREG_DATA_CTRL_INDATA_OFFSET)
  #define RTL8390_PHYREG_DATA_CTRL_DATA_OFFSET                                                                 (0)
  #define RTL8390_PHYREG_DATA_CTRL_DATA_MASK                                                                   (0xFFFF << RTL8390_PHYREG_DATA_CTRL_DATA_OFFSET)

#define RTL8390_PHYREG_MMD_CTRL_ADDR                                                                           (0x3F4)
  #define RTL8390_PHYREG_MMD_CTRL_MMD_DEVAD_OFFSET                                                             (16)
  #define RTL8390_PHYREG_MMD_CTRL_MMD_DEVAD_MASK                                                               (0x1F << RTL8390_PHYREG_MMD_CTRL_MMD_DEVAD_OFFSET)
  #define RTL8390_PHYREG_MMD_CTRL_MMD_REG_OFFSET                                                               (0)
  #define RTL8390_PHYREG_MMD_CTRL_MMD_REG_MASK                                                                 (0xFFFF << RTL8390_PHYREG_MMD_CTRL_MMD_REG_OFFSET)

#define RTL8390_SMI_GLB_CTRL_ADDR                                                                              (0x3F8)
  #define RTL8390_SMI_GLB_CTRL_MDIO_FREE_CNT_EN_OFFSET                                                         (25)
  #define RTL8390_SMI_GLB_CTRL_MDIO_FREE_CNT_EN_MASK                                                           (0x1 << RTL8390_SMI_GLB_CTRL_MDIO_FREE_CNT_EN_OFFSET)
  #define RTL8390_SMI_GLB_CTRL_MDIO_FREE_CNT_SEL_OFFSET                                                        (16)
  #define RTL8390_SMI_GLB_CTRL_MDIO_FREE_CNT_SEL_MASK                                                          (0x1FF << RTL8390_SMI_GLB_CTRL_MDIO_FREE_CNT_SEL_OFFSET)
  #define RTL8390_SMI_GLB_CTRL_MDX_POLLING_EN_OFFSET                                                           (7)
  #define RTL8390_SMI_GLB_CTRL_MDX_POLLING_EN_MASK                                                             (0x1 << RTL8390_SMI_GLB_CTRL_MDX_POLLING_EN_OFFSET)
  #define RTL8390_SMI_GLB_CTRL_SMI_FREQ_SEL_OFFSET                                                             (5)
  #define RTL8390_SMI_GLB_CTRL_SMI_FREQ_SEL_MASK                                                               (0x3 << RTL8390_SMI_GLB_CTRL_SMI_FREQ_SEL_OFFSET)
  #define RTL8390_SMI_GLB_CTRL_SMI_POLLING_START_ADDR_OFFSET                                                   (0)
  #define RTL8390_SMI_GLB_CTRL_SMI_POLLING_START_ADDR_MASK                                                     (0x1F << RTL8390_SMI_GLB_CTRL_SMI_POLLING_START_ADDR_OFFSET)

#define RTL8390_SMI_PORT_POLLING_CTRL_ADDR(port)                                                               (0x3FC + (((port >> 5) << 2))) /* port: 0-51 */
  #define RTL8390_SMI_PORT_POLLING_CTRL_SMI_POLLING_PMSK_OFFSET(port)                                          (port % 0x20)
  #define RTL8390_SMI_PORT_POLLING_CTRL_SMI_POLLING_PMSK_MASK(port)                                            (0x1 << RTL8390_SMI_PORT_POLLING_CTRL_SMI_POLLING_PMSK_OFFSET(port))

#define RTL8390_CHG_DUP_CTRL_ADDR                                                                              (0x404)
  #define RTL8390_CHG_DUP_CTRL_BND_POLL_EN_OFFSET                                                              (31)
  #define RTL8390_CHG_DUP_CTRL_BND_POLL_EN_MASK                                                                (0x1 << RTL8390_CHG_DUP_CTRL_BND_POLL_EN_OFFSET)
  #define RTL8390_CHG_DUP_CTRL_BIST_DIS_OFFSET                                                                 (30)
  #define RTL8390_CHG_DUP_CTRL_BIST_DIS_MASK                                                                   (0x1 << RTL8390_CHG_DUP_CTRL_BIST_DIS_OFFSET)
  #define RTL8390_CHG_DUP_CTRL_FULL_DETECT_EN_OFFSET                                                           (7)
  #define RTL8390_CHG_DUP_CTRL_FULL_DETECT_EN_MASK                                                             (0x1 << RTL8390_CHG_DUP_CTRL_FULL_DETECT_EN_OFFSET)
  #define RTL8390_CHG_DUP_CTRL_REF_RX_CONGEST_OFFSET                                                           (6)
  #define RTL8390_CHG_DUP_CTRL_REF_RX_CONGEST_MASK                                                             (0x1 << RTL8390_CHG_DUP_CTRL_REF_RX_CONGEST_OFFSET)
  #define RTL8390_CHG_DUP_CTRL_CHG_DUP_THR_OFFSET                                                              (0)
  #define RTL8390_CHG_DUP_CTRL_CHG_DUP_THR_MASK                                                                (0x1F << RTL8390_CHG_DUP_CTRL_CHG_DUP_THR_OFFSET)

#define RTL8390_MAC_LINK_500M_STS_ADDR(port)                                                                   (0x408 + (((port >> 5) << 2))) /* port: 0-52 */
  #define RTL8390_MAC_LINK_500M_STS_LINK_500M_STS_OFFSET(port)                                                 (port % 0x20)
  #define RTL8390_MAC_LINK_500M_STS_LINK_500M_STS_MASK(port)                                                   (0x1 << RTL8390_MAC_LINK_500M_STS_LINK_500M_STS_OFFSET(port))

#define RTL8390_SMI_PORT_500M_POLLING_CTRL_ADDR(port)                                                          (0x410 + (((port >> 5) << 2))) /* port: 0-51 */
  #define RTL8390_SMI_PORT_500M_POLLING_CTRL_SMI_POLLING_500M_PMSK_OFFSET(port)                                (port % 0x20)
  #define RTL8390_SMI_PORT_500M_POLLING_CTRL_SMI_POLLING_500M_PMSK_MASK(port)                                  (0x1 << RTL8390_SMI_PORT_500M_POLLING_CTRL_SMI_POLLING_500M_PMSK_OFFSET(port))

#define RTL8390_MAC_MISC_CTRL_ADDR                                                                             (0x418)
  #define RTL8390_MAC_MISC_CTRL_LINK_DOWN_TIME_OFFSET                                                          (24)
  #define RTL8390_MAC_MISC_CTRL_LINK_DOWN_TIME_MASK                                                            (0xFF << RTL8390_MAC_MISC_CTRL_LINK_DOWN_TIME_OFFSET)
  #define RTL8390_MAC_MISC_CTRL_PADDING_CONT_OFFSET                                                            (16)
  #define RTL8390_MAC_MISC_CTRL_PADDING_CONT_MASK                                                              (0xFF << RTL8390_MAC_MISC_CTRL_PADDING_CONT_OFFSET)
  #define RTL8390_MAC_MISC_CTRL_LINK_DOWN_TIME_EN_OFFSET                                                       (15)
  #define RTL8390_MAC_MISC_CTRL_LINK_DOWN_TIME_EN_MASK                                                         (0x1 << RTL8390_MAC_MISC_CTRL_LINK_DOWN_TIME_EN_OFFSET)
  #define RTL8390_MAC_MISC_CTRL_MDX_SPDUP_OFFSET                                                               (14)
  #define RTL8390_MAC_MISC_CTRL_MDX_SPDUP_MASK                                                                 (0x1 << RTL8390_MAC_MISC_CTRL_MDX_SPDUP_OFFSET)
  #define RTL8390_MAC_MISC_CTRL_BYPASS_ABLTY_LOCK_OFFSET                                                       (13)
  #define RTL8390_MAC_MISC_CTRL_BYPASS_ABLTY_LOCK_MASK                                                         (0x1 << RTL8390_MAC_MISC_CTRL_BYPASS_ABLTY_LOCK_OFFSET)
  #define RTL8390_MAC_MISC_CTRL_ABLTY_SPDUP_OFFSET                                                             (12)
  #define RTL8390_MAC_MISC_CTRL_ABLTY_SPDUP_MASK                                                               (0x1 << RTL8390_MAC_MISC_CTRL_ABLTY_SPDUP_OFFSET)
  #define RTL8390_MAC_MISC_CTRL_ABORT_ACT_OFFSET                                                               (11)
  #define RTL8390_MAC_MISC_CTRL_ABORT_ACT_MASK                                                                 (0x1 << RTL8390_MAC_MISC_CTRL_ABORT_ACT_OFFSET)
  #define RTL8390_MAC_MISC_CTRL_TMOUT_ACT_OFFSET                                                               (10)
  #define RTL8390_MAC_MISC_CTRL_TMOUT_ACT_MASK                                                                 (0x1 << RTL8390_MAC_MISC_CTRL_TMOUT_ACT_OFFSET)
  #define RTL8390_MAC_MISC_CTRL_LINKUP_DLY_OFFSET                                                              (8)
  #define RTL8390_MAC_MISC_CTRL_LINKUP_DLY_MASK                                                                (0x3 << RTL8390_MAC_MISC_CTRL_LINKUP_DLY_OFFSET)
  #define RTL8390_MAC_MISC_CTRL_LINKUP_DLY_10M_OFFSET                                                          (6)
  #define RTL8390_MAC_MISC_CTRL_LINKUP_DLY_10M_MASK                                                            (0x3 << RTL8390_MAC_MISC_CTRL_LINKUP_DLY_10M_OFFSET)
  #define RTL8390_MAC_MISC_CTRL_MODE_SEL_OFFSET                                                                (4)
  #define RTL8390_MAC_MISC_CTRL_MODE_SEL_MASK                                                                  (0x1 << RTL8390_MAC_MISC_CTRL_MODE_SEL_OFFSET)
  #define RTL8390_MAC_MISC_CTRL_SPI_MODE_SEL_OFFSET                                                            (3)
  #define RTL8390_MAC_MISC_CTRL_SPI_MODE_SEL_MASK                                                              (0x1 << RTL8390_MAC_MISC_CTRL_SPI_MODE_SEL_OFFSET)
  #define RTL8390_MAC_MISC_CTRL_XTAL_CLK_SEL_OFFSET                                                            (2)
  #define RTL8390_MAC_MISC_CTRL_XTAL_CLK_SEL_MASK                                                              (0x1 << RTL8390_MAC_MISC_CTRL_XTAL_CLK_SEL_OFFSET)
  #define RTL8390_MAC_MISC_CTRL_ORIGINAL_CRS_OFFSET                                                            (1)
  #define RTL8390_MAC_MISC_CTRL_ORIGINAL_CRS_MASK                                                              (0x1 << RTL8390_MAC_MISC_CTRL_ORIGINAL_CRS_OFFSET)
  #define RTL8390_MAC_MISC_CTRL_ORIGINAL_COL_OFFSET                                                            (0)
  #define RTL8390_MAC_MISC_CTRL_ORIGINAL_COL_MASK                                                              (0x1 << RTL8390_MAC_MISC_CTRL_ORIGINAL_COL_OFFSET)

/*
 * Feature: PHY & Serdes 
 */
#define RTL8390_SDS0_1_XSG0_ADDR                                                                               (0xA000)
  #define RTL8390_SDS0_1_XSG0_SR1_CFG_PTR_ERR_EN_OFFSET                                                        (2047)
  #define RTL8390_SDS0_1_XSG0_SR1_CFG_PTR_ERR_EN_MASK                                                          (0x1 << RTL8390_SDS0_1_XSG0_SR1_CFG_PTR_ERR_EN_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR1_CFG_AUTO_10BIT_OFFSET                                                        (2046)
  #define RTL8390_SDS0_1_XSG0_SR1_CFG_AUTO_10BIT_MASK                                                          (0x1 << RTL8390_SDS0_1_XSG0_SR1_CFG_AUTO_10BIT_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR1_CFG_FULL_ACK2_OFFSET                                                         (2045)
  #define RTL8390_SDS0_1_XSG0_SR1_CFG_FULL_ACK2_MASK                                                           (0x1 << RTL8390_SDS0_1_XSG0_SR1_CFG_FULL_ACK2_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR1_CFG_NXP_EN_OFFSET                                                            (2044)
  #define RTL8390_SDS0_1_XSG0_SR1_CFG_NXP_EN_MASK                                                              (0x1 << RTL8390_SDS0_1_XSG0_SR1_CFG_NXP_EN_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR1_SDS_FRC_RX_OFFSET                                                            (2040)
  #define RTL8390_SDS0_1_XSG0_SR1_SDS_FRC_RX_MASK                                                              (0xF << RTL8390_SDS0_1_XSG0_SR1_SDS_FRC_RX_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR1_CFG_HSG_RTIG_OFFSET                                                          (2039)
  #define RTL8390_SDS0_1_XSG0_SR1_CFG_HSG_RTIG_MASK                                                            (0x1 << RTL8390_SDS0_1_XSG0_SR1_CFG_HSG_RTIG_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR1_CFG_XSG_OFFSET                                                               (2038)
  #define RTL8390_SDS0_1_XSG0_SR1_CFG_XSG_MASK                                                                 (0x1 << RTL8390_SDS0_1_XSG0_SR1_CFG_XSG_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR1_CFG_RG1X54_OFFSET                                                            (2036)
  #define RTL8390_SDS0_1_XSG0_SR1_CFG_RG1X54_MASK                                                              (0x3 << RTL8390_SDS0_1_XSG0_SR1_CFG_RG1X54_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR1_SDS_FRC_TX_OFFSET                                                            (2032)
  #define RTL8390_SDS0_1_XSG0_SR1_SDS_FRC_TX_MASK                                                              (0xF << RTL8390_SDS0_1_XSG0_SR1_SDS_FRC_TX_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR0_DIS_RENWAY_OFFSET                                                            (2031)
  #define RTL8390_SDS0_1_XSG0_SR0_DIS_RENWAY_MASK                                                              (0x1 << RTL8390_SDS0_1_XSG0_SR0_DIS_RENWAY_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR0_BYP_8B10B_OFFSET                                                             (2030)
  #define RTL8390_SDS0_1_XSG0_SR0_BYP_8B10B_MASK                                                               (0x1 << RTL8390_SDS0_1_XSG0_SR0_BYP_8B10B_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR0_CDET_OFFSET                                                                  (2028)
  #define RTL8390_SDS0_1_XSG0_SR0_CDET_MASK                                                                    (0x3 << RTL8390_SDS0_1_XSG0_SR0_CDET_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR0_DIS_TMR_CMA_OFFSET                                                           (2027)
  #define RTL8390_SDS0_1_XSG0_SR0_DIS_TMR_CMA_MASK                                                             (0x1 << RTL8390_SDS0_1_XSG0_SR0_DIS_TMR_CMA_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR0_DIS_APX_OFFSET                                                               (2026)
  #define RTL8390_SDS0_1_XSG0_SR0_DIS_APX_MASK                                                                 (0x1 << RTL8390_SDS0_1_XSG0_SR0_DIS_APX_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR0_INV_HSI_OFFSET                                                               (2025)
  #define RTL8390_SDS0_1_XSG0_SR0_INV_HSI_MASK                                                                 (0x1 << RTL8390_SDS0_1_XSG0_SR0_INV_HSI_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR0_INV_HSO_OFFSET                                                               (2024)
  #define RTL8390_SDS0_1_XSG0_SR0_INV_HSO_MASK                                                                 (0x1 << RTL8390_SDS0_1_XSG0_SR0_INV_HSO_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR0_SDS_SDET_DEG_OFFSET                                                          (2022)
  #define RTL8390_SDS0_1_XSG0_SR0_SDS_SDET_DEG_MASK                                                            (0x3 << RTL8390_SDS0_1_XSG0_SR0_SDS_SDET_DEG_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR0_CODEC_LPK_OFFSET                                                             (2021)
  #define RTL8390_SDS0_1_XSG0_SR0_CODEC_LPK_MASK                                                               (0x1 << RTL8390_SDS0_1_XSG0_SR0_CODEC_LPK_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR0_AFE_LPK_OFFSET                                                               (2020)
  #define RTL8390_SDS0_1_XSG0_SR0_AFE_LPK_MASK                                                                 (0x1 << RTL8390_SDS0_1_XSG0_SR0_AFE_LPK_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR0_REMOTE_LPK_OFFSET                                                            (2019)
  #define RTL8390_SDS0_1_XSG0_SR0_REMOTE_LPK_MASK                                                              (0x1 << RTL8390_SDS0_1_XSG0_SR0_REMOTE_LPK_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR0_SDS_TX_DOWN_OFFSET                                                           (2018)
  #define RTL8390_SDS0_1_XSG0_SR0_SDS_TX_DOWN_MASK                                                             (0x1 << RTL8390_SDS0_1_XSG0_SR0_SDS_TX_DOWN_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR0_SDS_EN_RX_OFFSET                                                             (2017)
  #define RTL8390_SDS0_1_XSG0_SR0_SDS_EN_RX_MASK                                                               (0x1 << RTL8390_SDS0_1_XSG0_SR0_SDS_EN_RX_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR0_SDS_EN_TX_OFFSET                                                             (2016)
  #define RTL8390_SDS0_1_XSG0_SR0_SDS_EN_TX_MASK                                                               (0x1 << RTL8390_SDS0_1_XSG0_SR0_SDS_EN_TX_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR3_WR_SOFT_RSTB_OFFSET                                                          (2015)
  #define RTL8390_SDS0_1_XSG0_SR3_WR_SOFT_RSTB_MASK                                                            (0x1 << RTL8390_SDS0_1_XSG0_SR3_WR_SOFT_RSTB_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR3_USE_25M_CLK_OFFSET                                                           (2014)
  #define RTL8390_SDS0_1_XSG0_SR3_USE_25M_CLK_MASK                                                             (0x1 << RTL8390_SDS0_1_XSG0_SR3_USE_25M_CLK_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR3_MARK_CARR_EXT_OFFSET                                                         (2013)
  #define RTL8390_SDS0_1_XSG0_SR3_MARK_CARR_EXT_MASK                                                           (0x1 << RTL8390_SDS0_1_XSG0_SR3_MARK_CARR_EXT_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR3_SEL_DEG_OFFSET                                                               (2012)
  #define RTL8390_SDS0_1_XSG0_SR3_SEL_DEG_MASK                                                                 (0x1 << RTL8390_SDS0_1_XSG0_SR3_SEL_DEG_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR3_REG_CALIB_OK_CNT_OFFSET                                                      (2008)
  #define RTL8390_SDS0_1_XSG0_SR3_REG_CALIB_OK_CNT_MASK                                                        (0xF << RTL8390_SDS0_1_XSG0_SR3_REG_CALIB_OK_CNT_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR3_EXT_PWR_CTL_OFFSET                                                           (2007)
  #define RTL8390_SDS0_1_XSG0_SR3_EXT_PWR_CTL_MASK                                                             (0x1 << RTL8390_SDS0_1_XSG0_SR3_EXT_PWR_CTL_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR3_SOFT_RST_OFFSET                                                              (2006)
  #define RTL8390_SDS0_1_XSG0_SR3_SOFT_RST_MASK                                                                (0x1 << RTL8390_SDS0_1_XSG0_SR3_SOFT_RST_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR3_CLR_SOFT_RSTB_OFFSET                                                         (2005)
  #define RTL8390_SDS0_1_XSG0_SR3_CLR_SOFT_RSTB_MASK                                                           (0x1 << RTL8390_SDS0_1_XSG0_SR3_CLR_SOFT_RSTB_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR3_CMA_RQ_OFFSET                                                                (2000)
  #define RTL8390_SDS0_1_XSG0_SR3_CMA_RQ_MASK                                                                  (0x1F << RTL8390_SDS0_1_XSG0_SR3_CMA_RQ_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR2_FRC_PREAMBLE_OFFSET                                                          (1998)
  #define RTL8390_SDS0_1_XSG0_SR2_FRC_PREAMBLE_MASK                                                            (0x3 << RTL8390_SDS0_1_XSG0_SR2_FRC_PREAMBLE_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR2_FRC_IPG_OFFSET                                                               (1996)
  #define RTL8390_SDS0_1_XSG0_SR2_FRC_IPG_MASK                                                                 (0x3 << RTL8390_SDS0_1_XSG0_SR2_FRC_IPG_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR2_FRC_CGGOOD_OFFSET                                                            (1994)
  #define RTL8390_SDS0_1_XSG0_SR2_FRC_CGGOOD_MASK                                                              (0x3 << RTL8390_SDS0_1_XSG0_SR2_FRC_CGGOOD_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR2_SDS_FRC_AN_OFFSET                                                            (1992)
  #define RTL8390_SDS0_1_XSG0_SR2_SDS_FRC_AN_MASK                                                              (0x3 << RTL8390_SDS0_1_XSG0_SR2_SDS_FRC_AN_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR2_CFG_INS_IPG_MDY_OFFSET                                                       (1991)
  #define RTL8390_SDS0_1_XSG0_SR2_CFG_INS_IPG_MDY_MASK                                                         (0x1 << RTL8390_SDS0_1_XSG0_SR2_CFG_INS_IPG_MDY_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR2_CFG_RDS_CMA_DET_OFFSET                                                       (1990)
  #define RTL8390_SDS0_1_XSG0_SR2_CFG_RDS_CMA_DET_MASK                                                         (0x1 << RTL8390_SDS0_1_XSG0_SR2_CFG_RDS_CMA_DET_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR2_CFG_SEL_TMR_LIM_OFFSET                                                       (1988)
  #define RTL8390_SDS0_1_XSG0_SR2_CFG_SEL_TMR_LIM_MASK                                                         (0x3 << RTL8390_SDS0_1_XSG0_SR2_CFG_SEL_TMR_LIM_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR2_SDS_RESTART_AN_OFFSET                                                        (1984)
  #define RTL8390_SDS0_1_XSG0_SR2_SDS_RESTART_AN_MASK                                                          (0xF << RTL8390_SDS0_1_XSG0_SR2_SDS_RESTART_AN_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR5_LPI_TRANSMIT_STYLE_OFFSET                                                    (1983)
  #define RTL8390_SDS0_1_XSG0_SR5_LPI_TRANSMIT_STYLE_MASK                                                      (0x1 << RTL8390_SDS0_1_XSG0_SR5_LPI_TRANSMIT_STYLE_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR5_PWRSV_INB_PERIOD_OFFSET                                                      (1980)
  #define RTL8390_SDS0_1_XSG0_SR5_PWRSV_INB_PERIOD_MASK                                                        (0x7 << RTL8390_SDS0_1_XSG0_SR5_PWRSV_INB_PERIOD_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR5_PWRSV_WAKEUP_C2_OFFSET                                                       (1979)
  #define RTL8390_SDS0_1_XSG0_SR5_PWRSV_WAKEUP_C2_MASK                                                         (0x1 << RTL8390_SDS0_1_XSG0_SR5_PWRSV_WAKEUP_C2_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR5_PWRSV_WAKEUP_C1_OFFSET                                                       (1978)
  #define RTL8390_SDS0_1_XSG0_SR5_PWRSV_WAKEUP_C1_MASK                                                         (0x1 << RTL8390_SDS0_1_XSG0_SR5_PWRSV_WAKEUP_C1_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR5_CFG_MARK_CARR_EXT_ERR_OFFSET                                                 (1977)
  #define RTL8390_SDS0_1_XSG0_SR5_CFG_MARK_CARR_EXT_ERR_MASK                                                   (0x1 << RTL8390_SDS0_1_XSG0_SR5_CFG_MARK_CARR_EXT_ERR_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR5_REG_PCSREQ_POS_OFFSET                                                        (1976)
  #define RTL8390_SDS0_1_XSG0_SR5_REG_PCSREQ_POS_MASK                                                          (0x1 << RTL8390_SDS0_1_XSG0_SR5_REG_PCSREQ_POS_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR5_CFG_INBTOUT_LEVEL_OFFSET                                                     (1975)
  #define RTL8390_SDS0_1_XSG0_SR5_CFG_INBTOUT_LEVEL_MASK                                                       (0x1 << RTL8390_SDS0_1_XSG0_SR5_CFG_INBTOUT_LEVEL_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR5_CFG_SUDINB_OFFSET                                                            (1974)
  #define RTL8390_SDS0_1_XSG0_SR5_CFG_SUDINB_MASK                                                              (0x1 << RTL8390_SDS0_1_XSG0_SR5_CFG_SUDINB_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR5_CFG_PCSRDABT_LD_OFFSET                                                       (1973)
  #define RTL8390_SDS0_1_XSG0_SR5_CFG_PCSRDABT_LD_MASK                                                         (0x1 << RTL8390_SDS0_1_XSG0_SR5_CFG_PCSRDABT_LD_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR5_CFG_AN_UZ_OFFSET                                                             (1972)
  #define RTL8390_SDS0_1_XSG0_SR5_CFG_AN_UZ_MASK                                                               (0x1 << RTL8390_SDS0_1_XSG0_SR5_CFG_AN_UZ_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR5_CFG_INBAND_EN_OFFSET                                                         (1968)
  #define RTL8390_SDS0_1_XSG0_SR5_CFG_INBAND_EN_MASK                                                           (0xF << RTL8390_SDS0_1_XSG0_SR5_CFG_INBAND_EN_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR4_CFG_FRC_SDS_MODE_OFFSET                                                      (1965)
  #define RTL8390_SDS0_1_XSG0_SR4_CFG_FRC_SDS_MODE_MASK                                                        (0x7 << RTL8390_SDS0_1_XSG0_SR4_CFG_FRC_SDS_MODE_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR4_CFG_FRC_SDS_MODE_EN_OFFSET                                                   (1964)
  #define RTL8390_SDS0_1_XSG0_SR4_CFG_FRC_SDS_MODE_EN_MASK                                                     (0x1 << RTL8390_SDS0_1_XSG0_SR4_CFG_FRC_SDS_MODE_EN_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR4_CFG_UPD_RXD_OFFSET                                                           (1960)
  #define RTL8390_SDS0_1_XSG0_SR4_CFG_UPD_RXD_MASK                                                             (0xF << RTL8390_SDS0_1_XSG0_SR4_CFG_UPD_RXD_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR4_CFG_UPD_TXD_OFFSET                                                           (1956)
  #define RTL8390_SDS0_1_XSG0_SR4_CFG_UPD_TXD_MASK                                                             (0xF << RTL8390_SDS0_1_XSG0_SR4_CFG_UPD_TXD_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR4_CFG_UPD_RXD_DYN_OFFSET                                                       (1955)
  #define RTL8390_SDS0_1_XSG0_SR4_CFG_UPD_RXD_DYN_MASK                                                         (0x1 << RTL8390_SDS0_1_XSG0_SR4_CFG_UPD_RXD_DYN_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR4_CFG_EN_LINK_FIB1G_OFFSET                                                     (1954)
  #define RTL8390_SDS0_1_XSG0_SR4_CFG_EN_LINK_FIB1G_MASK                                                       (0x1 << RTL8390_SDS0_1_XSG0_SR4_CFG_EN_LINK_FIB1G_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR4_CFG_EN_LINK_SGM_OFFSET                                                       (1953)
  #define RTL8390_SDS0_1_XSG0_SR4_CFG_EN_LINK_SGM_MASK                                                         (0x1 << RTL8390_SDS0_1_XSG0_SR4_CFG_EN_LINK_SGM_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR4_CFG_SGM_CK_SEL_OFFSET                                                        (1952)
  #define RTL8390_SDS0_1_XSG0_SR4_CFG_SGM_CK_SEL_MASK                                                          (0x1 << RTL8390_SDS0_1_XSG0_SR4_CFG_SGM_CK_SEL_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR7_CFG_8B10B_NO_CREXT_OFFSET                                                    (1951)
  #define RTL8390_SDS0_1_XSG0_SR7_CFG_8B10B_NO_CREXT_MASK                                                      (0x1 << RTL8390_SDS0_1_XSG0_SR7_CFG_8B10B_NO_CREXT_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR7_CFG_NEG_CLKWR_A2D_OFFSET                                                     (1950)
  #define RTL8390_SDS0_1_XSG0_SR7_CFG_NEG_CLKWR_A2D_MASK                                                       (0x1 << RTL8390_SDS0_1_XSG0_SR7_CFG_NEG_CLKWR_A2D_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR7_CFG_MIIXF_TS1K_OFFSET                                                        (1949)
  #define RTL8390_SDS0_1_XSG0_SR7_CFG_MIIXF_TS1K_MASK                                                          (0x1 << RTL8390_SDS0_1_XSG0_SR7_CFG_MIIXF_TS1K_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR7_CFG_DLY_PRE8_OFFSET                                                          (1948)
  #define RTL8390_SDS0_1_XSG0_SR7_CFG_DLY_PRE8_MASK                                                            (0x1 << RTL8390_SDS0_1_XSG0_SR7_CFG_DLY_PRE8_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR7_CFG_GRXD_SEL_OFFSET                                                          (1947)
  #define RTL8390_SDS0_1_XSG0_SR7_CFG_GRXD_SEL_MASK                                                            (0x1 << RTL8390_SDS0_1_XSG0_SR7_CFG_GRXD_SEL_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR7_CFG_LPI_CMD_MII_OFFSET                                                       (1946)
  #define RTL8390_SDS0_1_XSG0_SR7_CFG_LPI_CMD_MII_MASK                                                         (0x1 << RTL8390_SDS0_1_XSG0_SR7_CFG_LPI_CMD_MII_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR7_CFG_MARK_RXSCR_ERR_OFFSET                                                    (1945)
  #define RTL8390_SDS0_1_XSG0_SR7_CFG_MARK_RXSCR_ERR_MASK                                                      (0x1 << RTL8390_SDS0_1_XSG0_SR7_CFG_MARK_RXSCR_ERR_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR7_CFG_MARK_TXSCR_ERR_OFFSET                                                    (1944)
  #define RTL8390_SDS0_1_XSG0_SR7_CFG_MARK_TXSCR_ERR_MASK                                                      (0x1 << RTL8390_SDS0_1_XSG0_SR7_CFG_MARK_TXSCR_ERR_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR7_BYP_START_OFFSET                                                             (1940)
  #define RTL8390_SDS0_1_XSG0_SR7_BYP_START_MASK                                                               (0xF << RTL8390_SDS0_1_XSG0_SR7_BYP_START_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR7_BYP_END_OFFSET                                                               (1936)
  #define RTL8390_SDS0_1_XSG0_SR7_BYP_END_MASK                                                                 (0xF << RTL8390_SDS0_1_XSG0_SR7_BYP_END_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR6_CFG_NO_GIGA_SCM_OFFSET                                                       (1935)
  #define RTL8390_SDS0_1_XSG0_SR6_CFG_NO_GIGA_SCM_MASK                                                         (0x1 << RTL8390_SDS0_1_XSG0_SR6_CFG_NO_GIGA_SCM_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR6_CFG_RE_SYNC_STYLE_OFFSET                                                     (1934)
  #define RTL8390_SDS0_1_XSG0_SR6_CFG_RE_SYNC_STYLE_MASK                                                       (0x1 << RTL8390_SDS0_1_XSG0_SR6_CFG_RE_SYNC_STYLE_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR6_CFG_SYNC_GAT_OFFSET                                                          (1933)
  #define RTL8390_SDS0_1_XSG0_SR6_CFG_SYNC_GAT_MASK                                                            (0x1 << RTL8390_SDS0_1_XSG0_SR6_CFG_SYNC_GAT_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR6_CFG_BYPSCR_XSG_OFFSET                                                        (1932)
  #define RTL8390_SDS0_1_XSG0_SR6_CFG_BYPSCR_XSG_MASK                                                          (0x1 << RTL8390_SDS0_1_XSG0_SR6_CFG_BYPSCR_XSG_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR6_RX_BYPSCR_OFFSET                                                             (1928)
  #define RTL8390_SDS0_1_XSG0_SR6_RX_BYPSCR_MASK                                                               (0xF << RTL8390_SDS0_1_XSG0_SR6_RX_BYPSCR_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR6_CFG_SLP_RQ_OFFSET                                                            (1924)
  #define RTL8390_SDS0_1_XSG0_SR6_CFG_SLP_RQ_MASK                                                              (0xF << RTL8390_SDS0_1_XSG0_SR6_CFG_SLP_RQ_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR6_TX_BYPSCR_OFFSET                                                             (1920)
  #define RTL8390_SDS0_1_XSG0_SR6_TX_BYPSCR_MASK                                                               (0xF << RTL8390_SDS0_1_XSG0_SR6_TX_BYPSCR_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR9_CFG_EEE_PROGRAM_0_OFFSET                                                     (1904)
  #define RTL8390_SDS0_1_XSG0_SR9_CFG_EEE_PROGRAM_0_MASK                                                       (0xFFFF << RTL8390_SDS0_1_XSG0_SR9_CFG_EEE_PROGRAM_0_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR8_CFG_EEE_PWRSAV_EN_OFFSET                                                     (1903)
  #define RTL8390_SDS0_1_XSG0_SR8_CFG_EEE_PWRSAV_EN_MASK                                                       (0x1 << RTL8390_SDS0_1_XSG0_SR8_CFG_EEE_PWRSAV_EN_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR8_REG_EEE_SDS_AN_OFFSET                                                        (1902)
  #define RTL8390_SDS0_1_XSG0_SR8_REG_EEE_SDS_AN_MASK                                                          (0x1 << RTL8390_SDS0_1_XSG0_SR8_REG_EEE_SDS_AN_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR8_REG_C3_TIMER_OFFSET                                                          (1899)
  #define RTL8390_SDS0_1_XSG0_SR8_REG_C3_TIMER_MASK                                                            (0x7 << RTL8390_SDS0_1_XSG0_SR8_REG_C3_TIMER_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR8_REG_C2_TIMER_OFFSET                                                          (1896)
  #define RTL8390_SDS0_1_XSG0_SR8_REG_C2_TIMER_MASK                                                            (0x7 << RTL8390_SDS0_1_XSG0_SR8_REG_C2_TIMER_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR8_REG_C1_TIMER_OFFSET                                                          (1893)
  #define RTL8390_SDS0_1_XSG0_SR8_REG_C1_TIMER_MASK                                                            (0x7 << RTL8390_SDS0_1_XSG0_SR8_REG_C1_TIMER_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR8_REG_C0_TIMER_OFFSET                                                          (1890)
  #define RTL8390_SDS0_1_XSG0_SR8_REG_C0_TIMER_MASK                                                            (0x7 << RTL8390_SDS0_1_XSG0_SR8_REG_C0_TIMER_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR8_CFG_MAC_C1_CHG_RESTC3_OFFSET                                                 (1889)
  #define RTL8390_SDS0_1_XSG0_SR8_CFG_MAC_C1_CHG_RESTC3_MASK                                                   (0x1 << RTL8390_SDS0_1_XSG0_SR8_CFG_MAC_C1_CHG_RESTC3_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR8_CFG_PHY_GO_C1_COND_SPC_OFFSET                                                (1888)
  #define RTL8390_SDS0_1_XSG0_SR8_CFG_PHY_GO_C1_COND_SPC_MASK                                                  (0x1 << RTL8390_SDS0_1_XSG0_SR8_CFG_PHY_GO_C1_COND_SPC_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR11_CFG_EEE_DBG_CNT_OFFSET                                                      (1872)
  #define RTL8390_SDS0_1_XSG0_SR11_CFG_EEE_DBG_CNT_MASK                                                        (0xFFFF << RTL8390_SDS0_1_XSG0_SR11_CFG_EEE_DBG_CNT_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR10_CFG_RG10X1512_OFFSET                                                        (1868)
  #define RTL8390_SDS0_1_XSG0_SR10_CFG_RG10X1512_MASK                                                          (0xF << RTL8390_SDS0_1_XSG0_SR10_CFG_RG10X1512_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR10_QSGMII_NO_DILE2_OFFSET                                                      (1867)
  #define RTL8390_SDS0_1_XSG0_SR10_QSGMII_NO_DILE2_MASK                                                        (0x1 << RTL8390_SDS0_1_XSG0_SR10_QSGMII_NO_DILE2_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR10_QSGMII_EEE_SEL_OFFSET                                                       (1866)
  #define RTL8390_SDS0_1_XSG0_SR10_QSGMII_EEE_SEL_MASK                                                         (0x1 << RTL8390_SDS0_1_XSG0_SR10_QSGMII_EEE_SEL_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR10_QSGMII_LPI_TX_EN_OFFSET                                                     (1865)
  #define RTL8390_SDS0_1_XSG0_SR10_QSGMII_LPI_TX_EN_MASK                                                       (0x1 << RTL8390_SDS0_1_XSG0_SR10_QSGMII_LPI_TX_EN_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR10_QSGMII_LPI_RX_EN_OFFSET                                                     (1864)
  #define RTL8390_SDS0_1_XSG0_SR10_QSGMII_LPI_RX_EN_MASK                                                       (0x1 << RTL8390_SDS0_1_XSG0_SR10_QSGMII_LPI_RX_EN_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR10_QSGMII_INB_EN_OFFSET                                                        (1863)
  #define RTL8390_SDS0_1_XSG0_SR10_QSGMII_INB_EN_MASK                                                          (0x1 << RTL8390_SDS0_1_XSG0_SR10_QSGMII_INB_EN_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR10_QSGMII_RXER_SEL_OFFSET                                                      (1862)
  #define RTL8390_SDS0_1_XSG0_SR10_QSGMII_RXER_SEL_MASK                                                        (0x1 << RTL8390_SDS0_1_XSG0_SR10_QSGMII_RXER_SEL_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR10_CFG_FAST_TIMER_OFFSET                                                       (1860)
  #define RTL8390_SDS0_1_XSG0_SR10_CFG_FAST_TIMER_MASK                                                         (0x3 << RTL8390_SDS0_1_XSG0_SR10_CFG_FAST_TIMER_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR10_EEE_LINK_FASTER_OFFSET                                                      (1856)
  #define RTL8390_SDS0_1_XSG0_SR10_EEE_LINK_FASTER_MASK                                                        (0xF << RTL8390_SDS0_1_XSG0_SR10_EEE_LINK_FASTER_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR13_SDS_LK_TIME_OFFSET                                                          (1848)
  #define RTL8390_SDS0_1_XSG0_SR13_SDS_LK_TIME_MASK                                                            (0xFF << RTL8390_SDS0_1_XSG0_SR13_SDS_LK_TIME_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR13_CFG_APXT_TMP_OFFSET                                                         (1840)
  #define RTL8390_SDS0_1_XSG0_SR13_CFG_APXT_TMP_MASK                                                           (0xFF << RTL8390_SDS0_1_XSG0_SR13_CFG_APXT_TMP_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR12_CFG_INB_TIMEOUT_OFFSET                                                      (1832)
  #define RTL8390_SDS0_1_XSG0_SR12_CFG_INB_TIMEOUT_MASK                                                        (0xFF << RTL8390_SDS0_1_XSG0_SR12_CFG_INB_TIMEOUT_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR12_ABILITY_OFFSET                                                              (1828)
  #define RTL8390_SDS0_1_XSG0_SR12_ABILITY_MASK                                                                (0xF << RTL8390_SDS0_1_XSG0_SR12_ABILITY_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR12_RDM_ALGOR_OFFSET                                                            (1827)
  #define RTL8390_SDS0_1_XSG0_SR12_RDM_ALGOR_MASK                                                              (0x1 << RTL8390_SDS0_1_XSG0_SR12_RDM_ALGOR_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR12_SD_DET_ALGOR_OFFSET                                                         (1826)
  #define RTL8390_SDS0_1_XSG0_SR12_SD_DET_ALGOR_MASK                                                           (0x1 << RTL8390_SDS0_1_XSG0_SR12_SD_DET_ALGOR_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR12_AUTO_DET_ALGOR_OFFSET                                                       (1825)
  #define RTL8390_SDS0_1_XSG0_SR12_AUTO_DET_ALGOR_MASK                                                         (0x1 << RTL8390_SDS0_1_XSG0_SR12_AUTO_DET_ALGOR_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR12_SEND_NP_ON_OFFSET                                                           (1824)
  #define RTL8390_SDS0_1_XSG0_SR12_SEND_NP_ON_MASK                                                             (0x1 << RTL8390_SDS0_1_XSG0_SR12_SEND_NP_ON_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR15_CFG_INBAND_MASTER_0_OFFSET                                                  (1808)
  #define RTL8390_SDS0_1_XSG0_SR15_CFG_INBAND_MASTER_0_MASK                                                    (0xFFFF << RTL8390_SDS0_1_XSG0_SR15_CFG_INBAND_MASTER_0_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR14_CFG_SPDUP_OFFSET                                                            (1807)
  #define RTL8390_SDS0_1_XSG0_SR14_CFG_SPDUP_MASK                                                              (0x1 << RTL8390_SDS0_1_XSG0_SR14_CFG_SPDUP_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR14_CFG_SPDUP_FIB100_OFFSET                                                     (1806)
  #define RTL8390_SDS0_1_XSG0_SR14_CFG_SPDUP_FIB100_MASK                                                       (0x1 << RTL8390_SDS0_1_XSG0_SR14_CFG_SPDUP_FIB100_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR14_CFG_RXSLEEP_TMROUT_OFFSET                                                   (1805)
  #define RTL8390_SDS0_1_XSG0_SR14_CFG_RXSLEEP_TMROUT_MASK                                                     (0x1 << RTL8390_SDS0_1_XSG0_SR14_CFG_RXSLEEP_TMROUT_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR14_SEL_CALIBOK_OFFSET                                                          (1804)
  #define RTL8390_SDS0_1_XSG0_SR14_SEL_CALIBOK_MASK                                                            (0x1 << RTL8390_SDS0_1_XSG0_SR14_SEL_CALIBOK_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR14_SEL_SDET_OFFSET                                                             (1803)
  #define RTL8390_SDS0_1_XSG0_SR14_SEL_SDET_MASK                                                               (0x1 << RTL8390_SDS0_1_XSG0_SR14_SEL_SDET_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR14_SEL_ANOK_OFFSET                                                             (1802)
  #define RTL8390_SDS0_1_XSG0_SR14_SEL_ANOK_MASK                                                               (0x1 << RTL8390_SDS0_1_XSG0_SR14_SEL_ANOK_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR14_CFG_SEL_ODD_BIT_OFFSET                                                      (1801)
  #define RTL8390_SDS0_1_XSG0_SR14_CFG_SEL_ODD_BIT_MASK                                                        (0x1 << RTL8390_SDS0_1_XSG0_SR14_CFG_SEL_ODD_BIT_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR14_CFG_FRC_LD_VALUE_OFFSET                                                     (1800)
  #define RTL8390_SDS0_1_XSG0_SR14_CFG_FRC_LD_VALUE_MASK                                                       (0x1 << RTL8390_SDS0_1_XSG0_SR14_CFG_FRC_LD_VALUE_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR14_CFG_FRC_LD_OFFSET                                                           (1799)
  #define RTL8390_SDS0_1_XSG0_SR14_CFG_FRC_LD_MASK                                                             (0x1 << RTL8390_SDS0_1_XSG0_SR14_CFG_FRC_LD_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR14_CFG_SGMI_CK1MS_EN_OFFSET                                                    (1798)
  #define RTL8390_SDS0_1_XSG0_SR14_CFG_SGMI_CK1MS_EN_MASK                                                      (0x1 << RTL8390_SDS0_1_XSG0_SR14_CFG_SGMI_CK1MS_EN_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR14_CFG_LINK_TMR_SGMII_SEL_OFFSET                                               (1795)
  #define RTL8390_SDS0_1_XSG0_SR14_CFG_LINK_TMR_SGMII_SEL_MASK                                                 (0x7 << RTL8390_SDS0_1_XSG0_SR14_CFG_LINK_TMR_SGMII_SEL_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR14_CFG_LINK_TMR_NORM_SEL_OFFSET                                                (1792)
  #define RTL8390_SDS0_1_XSG0_SR14_CFG_LINK_TMR_NORM_SEL_MASK                                                  (0x7 << RTL8390_SDS0_1_XSG0_SR14_CFG_LINK_TMR_NORM_SEL_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR17_MACRDVLD_OFFSET                                                             (1791)
  #define RTL8390_SDS0_1_XSG0_SR17_MACRDVLD_MASK                                                               (0x1 << RTL8390_SDS0_1_XSG0_SR17_MACRDVLD_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR17_MACRDABT_OFFSET                                                             (1790)
  #define RTL8390_SDS0_1_XSG0_SR17_MACRDABT_MASK                                                               (0x1 << RTL8390_SDS0_1_XSG0_SR17_MACRDABT_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR17_CFG_INBAND_MASTER_2_OFFSET                                                  (1776)
  #define RTL8390_SDS0_1_XSG0_SR17_CFG_INBAND_MASTER_2_MASK                                                    (0x3FFF << RTL8390_SDS0_1_XSG0_SR17_CFG_INBAND_MASTER_2_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR16_CFG_INBAND_MASTER_1_OFFSET                                                  (1760)
  #define RTL8390_SDS0_1_XSG0_SR16_CFG_INBAND_MASTER_1_MASK                                                    (0xFFFF << RTL8390_SDS0_1_XSG0_SR16_CFG_INBAND_MASTER_1_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR19_CFG_RSGP_TXCFG_MAC_OFFSET                                                   (1744)
  #define RTL8390_SDS0_1_XSG0_SR19_CFG_RSGP_TXCFG_MAC_MASK                                                     (0xFFFF << RTL8390_SDS0_1_XSG0_SR19_CFG_RSGP_TXCFG_MAC_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR18_CFG_RSGP_TXCFG_PHY_OFFSET                                                   (1728)
  #define RTL8390_SDS0_1_XSG0_SR18_CFG_RSGP_TXCFG_PHY_MASK                                                     (0xFFFF << RTL8390_SDS0_1_XSG0_SR18_CFG_RSGP_TXCFG_PHY_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR21_CFG_SGM_TXCFG_MAC_OFFSET                                                    (1712)
  #define RTL8390_SDS0_1_XSG0_SR21_CFG_SGM_TXCFG_MAC_MASK                                                      (0xFFFF << RTL8390_SDS0_1_XSG0_SR21_CFG_SGM_TXCFG_MAC_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR20_CFG_SGM_TXCFG_PHY_OFFSET                                                    (1696)
  #define RTL8390_SDS0_1_XSG0_SR20_CFG_SGM_TXCFG_PHY_MASK                                                      (0xFFFF << RTL8390_SDS0_1_XSG0_SR20_CFG_SGM_TXCFG_PHY_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR23_CFG_FIB2G_TXCFG_P1_OFFSET                                                   (1680)
  #define RTL8390_SDS0_1_XSG0_SR23_CFG_FIB2G_TXCFG_P1_MASK                                                     (0xFFFF << RTL8390_SDS0_1_XSG0_SR23_CFG_FIB2G_TXCFG_P1_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR22_CFG_FIB2G_TXCFG_P0_OFFSET                                                   (1664)
  #define RTL8390_SDS0_1_XSG0_SR22_CFG_FIB2G_TXCFG_P0_MASK                                                     (0xFFFF << RTL8390_SDS0_1_XSG0_SR22_CFG_FIB2G_TXCFG_P0_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR25_CFG_FIB2G_TXCFG_NP_P1_OFFSET                                                (1648)
  #define RTL8390_SDS0_1_XSG0_SR25_CFG_FIB2G_TXCFG_NP_P1_MASK                                                  (0xFFFF << RTL8390_SDS0_1_XSG0_SR25_CFG_FIB2G_TXCFG_NP_P1_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR24_CFG_FIB2G_TXCFG_NP_P0_OFFSET                                                (1632)
  #define RTL8390_SDS0_1_XSG0_SR24_CFG_FIB2G_TXCFG_NP_P0_MASK                                                  (0xFFFF << RTL8390_SDS0_1_XSG0_SR24_CFG_FIB2G_TXCFG_NP_P0_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR27_CFG_DBG_OUT_ECO1_OFFSET                                                     (1616)
  #define RTL8390_SDS0_1_XSG0_SR27_CFG_DBG_OUT_ECO1_MASK                                                       (0xFFFF << RTL8390_SDS0_1_XSG0_SR27_CFG_DBG_OUT_ECO1_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR26_IP_VERSION_OFFSET                                                           (1608)
  #define RTL8390_SDS0_1_XSG0_SR26_IP_VERSION_MASK                                                             (0xFF << RTL8390_SDS0_1_XSG0_SR26_IP_VERSION_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR26_SDS_MODE_OFFSET                                                             (1600)
  #define RTL8390_SDS0_1_XSG0_SR26_SDS_MODE_MASK                                                               (0xFF << RTL8390_SDS0_1_XSG0_SR26_SDS_MODE_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR29_CFG_SDS_DBG_OUT_0_OFFSET                                                    (1584)
  #define RTL8390_SDS0_1_XSG0_SR29_CFG_SDS_DBG_OUT_0_MASK                                                      (0xFFFF << RTL8390_SDS0_1_XSG0_SR29_CFG_SDS_DBG_OUT_0_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR28_CFG_PHY_GO_C2_COND_SPC_OFFSET                                               (1583)
  #define RTL8390_SDS0_1_XSG0_SR28_CFG_PHY_GO_C2_COND_SPC_MASK                                                 (0x1 << RTL8390_SDS0_1_XSG0_SR28_CFG_PHY_GO_C2_COND_SPC_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR28_CFG_ERRMSK_NOSIG_OFFSET                                                     (1582)
  #define RTL8390_SDS0_1_XSG0_SR28_CFG_ERRMSK_NOSIG_MASK                                                       (0x1 << RTL8390_SDS0_1_XSG0_SR28_CFG_ERRMSK_NOSIG_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR28_RM_LPK_EVEN_BITS_OFFSET                                                     (1581)
  #define RTL8390_SDS0_1_XSG0_SR28_RM_LPK_EVEN_BITS_MASK                                                       (0x1 << RTL8390_SDS0_1_XSG0_SR28_RM_LPK_EVEN_BITS_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR28_CFG_QSGMII_PARITY_CHK_OFFSET                                                (1580)
  #define RTL8390_SDS0_1_XSG0_SR28_CFG_QSGMII_PARITY_CHK_MASK                                                  (0x1 << RTL8390_SDS0_1_XSG0_SR28_CFG_QSGMII_PARITY_CHK_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR28_CFG_DBG_S0_OFFSET                                                           (1579)
  #define RTL8390_SDS0_1_XSG0_SR28_CFG_DBG_S0_MASK                                                             (0x1 << RTL8390_SDS0_1_XSG0_SR28_CFG_DBG_S0_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR28_CFG_SDS_DBG_EN_OFFSET                                                       (1578)
  #define RTL8390_SDS0_1_XSG0_SR28_CFG_SDS_DBG_EN_MASK                                                         (0x1 << RTL8390_SDS0_1_XSG0_SR28_CFG_SDS_DBG_EN_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR28_CFG_SDS_DBG_SEL_OFFSET                                                      (1568)
  #define RTL8390_SDS0_1_XSG0_SR28_CFG_SDS_DBG_SEL_MASK                                                        (0x3FF << RTL8390_SDS0_1_XSG0_SR28_CFG_SDS_DBG_SEL_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SR30_CFG_SDS_DBG_OUT_1_OFFSET                                                    (1536)
  #define RTL8390_SDS0_1_XSG0_SR30_CFG_SDS_DBG_OUT_1_MASK                                                      (0xFFFF << RTL8390_SDS0_1_XSG0_SR30_CFG_SDS_DBG_OUT_1_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SRE1_ANA_RG1X_OFFSET                                                             (1520)
  #define RTL8390_SDS0_1_XSG0_SRE1_ANA_RG1X_MASK                                                               (0xFFFF << RTL8390_SDS0_1_XSG0_SRE1_ANA_RG1X_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SRE0_ANA_RG0X_OFFSET                                                             (1504)
  #define RTL8390_SDS0_1_XSG0_SRE0_ANA_RG0X_MASK                                                               (0xFFFF << RTL8390_SDS0_1_XSG0_SRE0_ANA_RG0X_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SRE3_ANA_RG3X_OFFSET                                                             (1488)
  #define RTL8390_SDS0_1_XSG0_SRE3_ANA_RG3X_MASK                                                               (0xFFFF << RTL8390_SDS0_1_XSG0_SRE3_ANA_RG3X_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SRE2_ANA_RG2X_OFFSET                                                             (1472)
  #define RTL8390_SDS0_1_XSG0_SRE2_ANA_RG2X_MASK                                                               (0xFFFF << RTL8390_SDS0_1_XSG0_SRE2_ANA_RG2X_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SRE5_ANA_RG5X_OFFSET                                                             (1456)
  #define RTL8390_SDS0_1_XSG0_SRE5_ANA_RG5X_MASK                                                               (0xFFFF << RTL8390_SDS0_1_XSG0_SRE5_ANA_RG5X_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SRE4_ANA_RG4X_OFFSET                                                             (1440)
  #define RTL8390_SDS0_1_XSG0_SRE4_ANA_RG4X_MASK                                                               (0xFFFF << RTL8390_SDS0_1_XSG0_SRE4_ANA_RG4X_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SRE7_ANA_RG7X_OFFSET                                                             (1424)
  #define RTL8390_SDS0_1_XSG0_SRE7_ANA_RG7X_MASK                                                               (0xFFFF << RTL8390_SDS0_1_XSG0_SRE7_ANA_RG7X_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SRE6_ANA_RG6X_OFFSET                                                             (1408)
  #define RTL8390_SDS0_1_XSG0_SRE6_ANA_RG6X_MASK                                                               (0xFFFF << RTL8390_SDS0_1_XSG0_SRE6_ANA_RG6X_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SRE9_ANA_RG9X_OFFSET                                                             (1392)
  #define RTL8390_SDS0_1_XSG0_SRE9_ANA_RG9X_MASK                                                               (0xFFFF << RTL8390_SDS0_1_XSG0_SRE9_ANA_RG9X_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SRE8_ANA_RG8X_OFFSET                                                             (1376)
  #define RTL8390_SDS0_1_XSG0_SRE8_ANA_RG8X_MASK                                                               (0xFFFF << RTL8390_SDS0_1_XSG0_SRE8_ANA_RG8X_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SRE11_ANA_RG11X_OFFSET                                                           (1360)
  #define RTL8390_SDS0_1_XSG0_SRE11_ANA_RG11X_MASK                                                             (0xFFFF << RTL8390_SDS0_1_XSG0_SRE11_ANA_RG11X_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SRE10_ANA_RG10X_OFFSET                                                           (1344)
  #define RTL8390_SDS0_1_XSG0_SRE10_ANA_RG10X_MASK                                                             (0xFFFF << RTL8390_SDS0_1_XSG0_SRE10_ANA_RG10X_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SRE13_CFG_NEG_GTXC_OFFSET                                                        (1343)
  #define RTL8390_SDS0_1_XSG0_SRE13_CFG_NEG_GTXC_MASK                                                          (0x1 << RTL8390_SDS0_1_XSG0_SRE13_CFG_NEG_GTXC_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SRE13_CFG_LP_CNT_2_OFFSET                                                        (1339)
  #define RTL8390_SDS0_1_XSG0_SRE13_CFG_LP_CNT_2_MASK                                                          (0xF << RTL8390_SDS0_1_XSG0_SRE13_CFG_LP_CNT_2_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SRE13_CFG_EPON_SYNC_SM_OFFSET                                                    (1338)
  #define RTL8390_SDS0_1_XSG0_SRE13_CFG_EPON_SYNC_SM_MASK                                                      (0x1 << RTL8390_SDS0_1_XSG0_SRE13_CFG_EPON_SYNC_SM_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SRE13_CFG_DY_OFFSET                                                              (1328)
  #define RTL8390_SDS0_1_XSG0_SRE13_CFG_DY_MASK                                                                (0x3FF << RTL8390_SDS0_1_XSG0_SRE13_CFG_DY_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SRE12_ANA_RG12X_OFFSET                                                           (1315)
  #define RTL8390_SDS0_1_XSG0_SRE12_ANA_RG12X_MASK                                                             (0x1FFF << RTL8390_SDS0_1_XSG0_SRE12_ANA_RG12X_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SRE12_CFG_IPG_CNT_OFFSET                                                         (1312)
  #define RTL8390_SDS0_1_XSG0_SRE12_CFG_IPG_CNT_MASK                                                           (0x7 << RTL8390_SDS0_1_XSG0_SRE12_CFG_IPG_CNT_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SRE15_ANA_RG15X_OFFSET                                                           (1311)
  #define RTL8390_SDS0_1_XSG0_SRE15_ANA_RG15X_MASK                                                             (0x1 << RTL8390_SDS0_1_XSG0_SRE15_ANA_RG15X_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SRE15_CFG_LP_CNT_1_OFFSET                                                        (1307)
  #define RTL8390_SDS0_1_XSG0_SRE15_CFG_LP_CNT_1_MASK                                                          (0xF << RTL8390_SDS0_1_XSG0_SRE15_CFG_LP_CNT_1_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SRE15_CFG_EPON_OFFSET                                                            (1306)
  #define RTL8390_SDS0_1_XSG0_SRE15_CFG_EPON_MASK                                                              (0x1 << RTL8390_SDS0_1_XSG0_SRE15_CFG_EPON_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SRE15_CFG_DX_OFFSET                                                              (1296)
  #define RTL8390_SDS0_1_XSG0_SRE15_CFG_DX_MASK                                                                (0x3FF << RTL8390_SDS0_1_XSG0_SRE15_CFG_DX_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SRE14_ANA_RG14X_OFFSET                                                           (1280)
  #define RTL8390_SDS0_1_XSG0_SRE14_ANA_RG14X_MASK                                                             (0xFFFF << RTL8390_SDS0_1_XSG0_SRE14_ANA_RG14X_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SRE16_CFG_DY_8B_OFFSET                                                           (1256)
  #define RTL8390_SDS0_1_XSG0_SRE16_CFG_DY_8B_MASK                                                             (0xFF << RTL8390_SDS0_1_XSG0_SRE16_CFG_DY_8B_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SRE16_CFG_DX_8B_OFFSET                                                           (1248)
  #define RTL8390_SDS0_1_XSG0_SRE16_CFG_DX_8B_MASK                                                             (0xFF << RTL8390_SDS0_1_XSG0_SRE16_CFG_DX_8B_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SRE25_ALL_SYMBOLERR_CNT_OFFSET                                                   (1144)
  #define RTL8390_SDS0_1_XSG0_SRE25_ALL_SYMBOLERR_CNT_MASK                                                     (0xFF << RTL8390_SDS0_1_XSG0_SRE25_ALL_SYMBOLERR_CNT_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SRE25_MUX_SYMBOLERR_CNT_OFFSET                                                   (1136)
  #define RTL8390_SDS0_1_XSG0_SRE25_MUX_SYMBOLERR_CNT_MASK                                                     (0xFF << RTL8390_SDS0_1_XSG0_SRE25_MUX_SYMBOLERR_CNT_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SRE24_CFG_SD_H_OFFSET                                                            (1135)
  #define RTL8390_SDS0_1_XSG0_SRE24_CFG_SD_H_MASK                                                              (0x1 << RTL8390_SDS0_1_XSG0_SRE24_CFG_SD_H_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SRE24_CFG_RG24X14_OFFSET                                                         (1134)
  #define RTL8390_SDS0_1_XSG0_SRE24_CFG_RG24X14_MASK                                                           (0x1 << RTL8390_SDS0_1_XSG0_SRE24_CFG_RG24X14_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SRE24_CFG_HYSDET_OFFSET                                                          (1130)
  #define RTL8390_SDS0_1_XSG0_SRE24_CFG_HYSDET_MASK                                                            (0xF << RTL8390_SDS0_1_XSG0_SRE24_CFG_HYSDET_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SRE24_CFG_D2A_LPK_OFFSET                                                         (1129)
  #define RTL8390_SDS0_1_XSG0_SRE24_CFG_D2A_LPK_MASK                                                           (0x1 << RTL8390_SDS0_1_XSG0_SRE24_CFG_D2A_LPK_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SRE24_CFG_HAM_PTR_OFFSET                                                         (1128)
  #define RTL8390_SDS0_1_XSG0_SRE24_CFG_HAM_PTR_MASK                                                           (0x1 << RTL8390_SDS0_1_XSG0_SRE24_CFG_HAM_PTR_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SRE24_CFG_ENTX_OFFSET                                                            (1127)
  #define RTL8390_SDS0_1_XSG0_SRE24_CFG_ENTX_MASK                                                              (0x1 << RTL8390_SDS0_1_XSG0_SRE24_CFG_ENTX_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SRE24_CFG_CMALI_SIG_OFFSET                                                       (1126)
  #define RTL8390_SDS0_1_XSG0_SRE24_CFG_CMALI_SIG_MASK                                                         (0x1 << RTL8390_SDS0_1_XSG0_SRE24_CFG_CMALI_SIG_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SRE24_CFG_TMR_ALI_OFFSET                                                         (1123)
  #define RTL8390_SDS0_1_XSG0_SRE24_CFG_TMR_ALI_MASK                                                           (0x7 << RTL8390_SDS0_1_XSG0_SRE24_CFG_TMR_ALI_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SRE24_CFG_SYMBOLERR_CNT_OFFSET                                                   (1120)
  #define RTL8390_SDS0_1_XSG0_SRE24_CFG_SYMBOLERR_CNT_MASK                                                     (0x7 << RTL8390_SDS0_1_XSG0_SRE24_CFG_SYMBOLERR_CNT_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SRE27_CFG_DBG_STATUS_ECO_0_OFFSET                                                (1104)
  #define RTL8390_SDS0_1_XSG0_SRE27_CFG_DBG_STATUS_ECO_0_MASK                                                  (0xFFFF << RTL8390_SDS0_1_XSG0_SRE27_CFG_DBG_STATUS_ECO_0_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SRE26_P3LNKDOWNCNT_OFFSET                                                        (1100)
  #define RTL8390_SDS0_1_XSG0_SRE26_P3LNKDOWNCNT_MASK                                                          (0xF << RTL8390_SDS0_1_XSG0_SRE26_P3LNKDOWNCNT_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SRE26_P2LNKDOWNCNT_OFFSET                                                        (1096)
  #define RTL8390_SDS0_1_XSG0_SRE26_P2LNKDOWNCNT_MASK                                                          (0xF << RTL8390_SDS0_1_XSG0_SRE26_P2LNKDOWNCNT_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SRE26_P1LNKDOWNCNT_OFFSET                                                        (1092)
  #define RTL8390_SDS0_1_XSG0_SRE26_P1LNKDOWNCNT_MASK                                                          (0xF << RTL8390_SDS0_1_XSG0_SRE26_P1LNKDOWNCNT_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SRE26_P0LNKDOWNCNT_OFFSET                                                        (1088)
  #define RTL8390_SDS0_1_XSG0_SRE26_P0LNKDOWNCNT_MASK                                                          (0xF << RTL8390_SDS0_1_XSG0_SRE26_P0LNKDOWNCNT_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SRE29_CFG_DBG_STATUS_ECO_2_OFFSET                                                (1081)
  #define RTL8390_SDS0_1_XSG0_SRE29_CFG_DBG_STATUS_ECO_2_MASK                                                  (0x7F << RTL8390_SDS0_1_XSG0_SRE29_CFG_DBG_STATUS_ECO_2_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SRE29_SIGNOK_LAT_OFFSET                                                          (1080)
  #define RTL8390_SDS0_1_XSG0_SRE29_SIGNOK_LAT_MASK                                                            (0x1 << RTL8390_SDS0_1_XSG0_SRE29_SIGNOK_LAT_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SRE29_LINKOK_LAT_OFFSET                                                          (1076)
  #define RTL8390_SDS0_1_XSG0_SRE29_LINKOK_LAT_MASK                                                            (0xF << RTL8390_SDS0_1_XSG0_SRE29_LINKOK_LAT_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SRE29_SYNCOK_LAT_OFFSET                                                          (1072)
  #define RTL8390_SDS0_1_XSG0_SRE29_SYNCOK_LAT_MASK                                                            (0xF << RTL8390_SDS0_1_XSG0_SRE29_SYNCOK_LAT_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SRE28_CFG_DBG_STATUS_ECO_1_OFFSET                                                (1056)
  #define RTL8390_SDS0_1_XSG0_SRE28_CFG_DBG_STATUS_ECO_1_MASK                                                  (0xFFFF << RTL8390_SDS0_1_XSG0_SRE28_CFG_DBG_STATUS_ECO_1_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SRE30_CFG_DBG_STATUS_ECO_3_OFFSET                                                (1033)
  #define RTL8390_SDS0_1_XSG0_SRE30_CFG_DBG_STATUS_ECO_3_MASK                                                  (0x7F << RTL8390_SDS0_1_XSG0_SRE30_CFG_DBG_STATUS_ECO_3_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SRE30_SIGNOKSTAT_OFFSET                                                          (1032)
  #define RTL8390_SDS0_1_XSG0_SRE30_SIGNOKSTAT_MASK                                                            (0x1 << RTL8390_SDS0_1_XSG0_SRE30_SIGNOKSTAT_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SRE30_LINKOKSTAT_OFFSET                                                          (1028)
  #define RTL8390_SDS0_1_XSG0_SRE30_LINKOKSTAT_MASK                                                            (0xF << RTL8390_SDS0_1_XSG0_SRE30_LINKOKSTAT_OFFSET)
  #define RTL8390_SDS0_1_XSG0_SRE30_SYNCOKSTAT_OFFSET                                                          (1024)
  #define RTL8390_SDS0_1_XSG0_SRE30_SYNCOKSTAT_MASK                                                            (0xF << RTL8390_SDS0_1_XSG0_SRE30_SYNCOKSTAT_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FR1_CAPBILITY_OFFSET                                                             (1014)
  #define RTL8390_SDS0_1_XSG0_FR1_CAPBILITY_MASK                                                               (0x3FF << RTL8390_SDS0_1_XSG0_FR1_CAPBILITY_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FR1_AN_COMPLETE_OFFSET                                                           (1013)
  #define RTL8390_SDS0_1_XSG0_FR1_AN_COMPLETE_MASK                                                             (0x1 << RTL8390_SDS0_1_XSG0_FR1_AN_COMPLETE_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FR1_R_FAULT_OFFSET                                                               (1012)
  #define RTL8390_SDS0_1_XSG0_FR1_R_FAULT_MASK                                                                 (0x1 << RTL8390_SDS0_1_XSG0_FR1_R_FAULT_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FR1_NWAY_ABILITY_OFFSET                                                          (1011)
  #define RTL8390_SDS0_1_XSG0_FR1_NWAY_ABILITY_MASK                                                            (0x1 << RTL8390_SDS0_1_XSG0_FR1_NWAY_ABILITY_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FR1_LINK_STATUS_OFFSET                                                           (1010)
  #define RTL8390_SDS0_1_XSG0_FR1_LINK_STATUS_MASK                                                             (0x1 << RTL8390_SDS0_1_XSG0_FR1_LINK_STATUS_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FR1_JABBER_DETECT_OFFSET                                                         (1009)
  #define RTL8390_SDS0_1_XSG0_FR1_JABBER_DETECT_MASK                                                           (0x1 << RTL8390_SDS0_1_XSG0_FR1_JABBER_DETECT_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FR1_EXTENDED_CAPBILITY_OFFSET                                                    (1008)
  #define RTL8390_SDS0_1_XSG0_FR1_EXTENDED_CAPBILITY_MASK                                                      (0x1 << RTL8390_SDS0_1_XSG0_FR1_EXTENDED_CAPBILITY_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FR0_CFG_FIB_RST_OFFSET                                                           (1007)
  #define RTL8390_SDS0_1_XSG0_FR0_CFG_FIB_RST_MASK                                                             (0x1 << RTL8390_SDS0_1_XSG0_FR0_CFG_FIB_RST_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FR0_CFG_FIB_LPK_OFFSET                                                           (1006)
  #define RTL8390_SDS0_1_XSG0_FR0_CFG_FIB_LPK_MASK                                                             (0x1 << RTL8390_SDS0_1_XSG0_FR0_CFG_FIB_LPK_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FR0_CFG_FIB_SPD_RD_00_OFFSET                                                     (1005)
  #define RTL8390_SDS0_1_XSG0_FR0_CFG_FIB_SPD_RD_00_MASK                                                       (0x1 << RTL8390_SDS0_1_XSG0_FR0_CFG_FIB_SPD_RD_00_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FR0_CFG_FIB_ANEN_OFFSET                                                          (1004)
  #define RTL8390_SDS0_1_XSG0_FR0_CFG_FIB_ANEN_MASK                                                            (0x1 << RTL8390_SDS0_1_XSG0_FR0_CFG_FIB_ANEN_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FR0_CFG_FIB_PDOWN_OFFSET                                                         (1003)
  #define RTL8390_SDS0_1_XSG0_FR0_CFG_FIB_PDOWN_MASK                                                           (0x1 << RTL8390_SDS0_1_XSG0_FR0_CFG_FIB_PDOWN_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FR0_CFG_FIB_ISO_OFFSET                                                           (1002)
  #define RTL8390_SDS0_1_XSG0_FR0_CFG_FIB_ISO_MASK                                                             (0x1 << RTL8390_SDS0_1_XSG0_FR0_CFG_FIB_ISO_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FR0_CFG_FIB_RESTART_OFFSET                                                       (1001)
  #define RTL8390_SDS0_1_XSG0_FR0_CFG_FIB_RESTART_MASK                                                         (0x1 << RTL8390_SDS0_1_XSG0_FR0_CFG_FIB_RESTART_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FR0_CFG_FIB_FULLDUP_OFFSET                                                       (1000)
  #define RTL8390_SDS0_1_XSG0_FR0_CFG_FIB_FULLDUP_MASK                                                         (0x1 << RTL8390_SDS0_1_XSG0_FR0_CFG_FIB_FULLDUP_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FR0_CFG_FIB_SPD_RD_01_OFFSET                                                     (998)
  #define RTL8390_SDS0_1_XSG0_FR0_CFG_FIB_SPD_RD_01_MASK                                                       (0x1 << RTL8390_SDS0_1_XSG0_FR0_CFG_FIB_SPD_RD_01_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FR0_CFG_FIB_FRCTX_OFFSET                                                         (997)
  #define RTL8390_SDS0_1_XSG0_FR0_CFG_FIB_FRCTX_MASK                                                           (0x1 << RTL8390_SDS0_1_XSG0_FR0_CFG_FIB_FRCTX_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FR3_REALTEK_OUI_0500_OFFSET                                                      (986)
  #define RTL8390_SDS0_1_XSG0_FR3_REALTEK_OUI_0500_MASK                                                        (0x3F << RTL8390_SDS0_1_XSG0_FR3_REALTEK_OUI_0500_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FR3_MODEL_NO_0500_OFFSET                                                         (980)
  #define RTL8390_SDS0_1_XSG0_FR3_MODEL_NO_0500_MASK                                                           (0x3F << RTL8390_SDS0_1_XSG0_FR3_MODEL_NO_0500_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FR3_REVISION_NO_0300_OFFSET                                                      (976)
  #define RTL8390_SDS0_1_XSG0_FR3_REVISION_NO_0300_MASK                                                        (0xF << RTL8390_SDS0_1_XSG0_FR3_REVISION_NO_0300_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FR2_REALTEK_OUI_2106_OFFSET                                                      (960)
  #define RTL8390_SDS0_1_XSG0_FR2_REALTEK_OUI_2106_MASK                                                        (0xFFFF << RTL8390_SDS0_1_XSG0_FR2_REALTEK_OUI_2106_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FR5_RX_CFG_REG_OFFSET                                                            (944)
  #define RTL8390_SDS0_1_XSG0_FR5_RX_CFG_REG_MASK                                                              (0xFFFF << RTL8390_SDS0_1_XSG0_FR5_RX_CFG_REG_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FR4_TX_CFG_REG_OFFSET                                                            (928)
  #define RTL8390_SDS0_1_XSG0_FR4_TX_CFG_REG_MASK                                                              (0xFFFF << RTL8390_SDS0_1_XSG0_FR4_TX_CFG_REG_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FR7_MR_NP_TX_OFFSET                                                              (912)
  #define RTL8390_SDS0_1_XSG0_FR7_MR_NP_TX_MASK                                                                (0xFFFF << RTL8390_SDS0_1_XSG0_FR7_MR_NP_TX_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FR6_FIB_NP_EN_OFFSET                                                             (898)
  #define RTL8390_SDS0_1_XSG0_FR6_FIB_NP_EN_MASK                                                               (0x1 << RTL8390_SDS0_1_XSG0_FR6_FIB_NP_EN_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FR6_RXPAGE_OFFSET                                                                (897)
  #define RTL8390_SDS0_1_XSG0_FR6_RXPAGE_MASK                                                                  (0x1 << RTL8390_SDS0_1_XSG0_FR6_RXPAGE_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FR8_MR_NP_RX_OFFSET                                                              (864)
  #define RTL8390_SDS0_1_XSG0_FR8_MR_NP_RX_MASK                                                                (0xFFFF << RTL8390_SDS0_1_XSG0_FR8_MR_NP_RX_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FR13_INDR_FUNC_OFFSET                                                            (830)
  #define RTL8390_SDS0_1_XSG0_FR13_INDR_FUNC_MASK                                                              (0x3 << RTL8390_SDS0_1_XSG0_FR13_INDR_FUNC_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FR13_DUMMY_REG13_1305_OFFSET                                                     (821)
  #define RTL8390_SDS0_1_XSG0_FR13_DUMMY_REG13_1305_MASK                                                       (0x1FF << RTL8390_SDS0_1_XSG0_FR13_DUMMY_REG13_1305_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FR13_INDR_DEVAD_OFFSET                                                           (816)
  #define RTL8390_SDS0_1_XSG0_FR13_INDR_DEVAD_MASK                                                             (0x1F << RTL8390_SDS0_1_XSG0_FR13_INDR_DEVAD_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FR14_MMDRDBUS_OFFSET                                                             (768)
  #define RTL8390_SDS0_1_XSG0_FR14_MMDRDBUS_MASK                                                               (0xFFFF << RTL8390_SDS0_1_XSG0_FR14_MMDRDBUS_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FR17_ANA_RG3X_OFFSET                                                             (752)
  #define RTL8390_SDS0_1_XSG0_FR17_ANA_RG3X_MASK                                                               (0xFFFF << RTL8390_SDS0_1_XSG0_FR17_ANA_RG3X_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FR16_ANA_RG2X_OFFSET                                                             (736)
  #define RTL8390_SDS0_1_XSG0_FR16_ANA_RG2X_MASK                                                               (0xFFFF << RTL8390_SDS0_1_XSG0_FR16_ANA_RG2X_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FR19_ANA_RG5X_OFFSET                                                             (720)
  #define RTL8390_SDS0_1_XSG0_FR19_ANA_RG5X_MASK                                                               (0xFFFF << RTL8390_SDS0_1_XSG0_FR19_ANA_RG5X_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FR18_ANA_RG4X_OFFSET                                                             (704)
  #define RTL8390_SDS0_1_XSG0_FR18_ANA_RG4X_MASK                                                               (0xFFFF << RTL8390_SDS0_1_XSG0_FR18_ANA_RG4X_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FR21_ANA_RG7X_OFFSET                                                             (688)
  #define RTL8390_SDS0_1_XSG0_FR21_ANA_RG7X_MASK                                                               (0xFFFF << RTL8390_SDS0_1_XSG0_FR21_ANA_RG7X_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FR20_ANA_RG6X_OFFSET                                                             (672)
  #define RTL8390_SDS0_1_XSG0_FR20_ANA_RG6X_MASK                                                               (0xFFFF << RTL8390_SDS0_1_XSG0_FR20_ANA_RG6X_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FR23_QSGM_TXCFG_MAC_OFFSET                                                       (656)
  #define RTL8390_SDS0_1_XSG0_FR23_QSGM_TXCFG_MAC_MASK                                                         (0xFFFF << RTL8390_SDS0_1_XSG0_FR23_QSGM_TXCFG_MAC_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FR22_QSGM_TXCFG_PHY_OFFSET                                                       (640)
  #define RTL8390_SDS0_1_XSG0_FR22_QSGM_TXCFG_PHY_MASK                                                         (0xFFFF << RTL8390_SDS0_1_XSG0_FR22_QSGM_TXCFG_PHY_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FR25_ANA_RG13X_OFFSET                                                            (624)
  #define RTL8390_SDS0_1_XSG0_FR25_ANA_RG13X_MASK                                                              (0xFFFF << RTL8390_SDS0_1_XSG0_FR25_ANA_RG13X_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FR24_ANA_RG12X_OFFSET                                                            (608)
  #define RTL8390_SDS0_1_XSG0_FR24_ANA_RG12X_MASK                                                              (0xFFFF << RTL8390_SDS0_1_XSG0_FR24_ANA_RG12X_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FR27_ANA_RG15X_OFFSET                                                            (592)
  #define RTL8390_SDS0_1_XSG0_FR27_ANA_RG15X_MASK                                                              (0xFFFF << RTL8390_SDS0_1_XSG0_FR27_ANA_RG15X_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FR29_CFG_AUTO_DET_ON_OFFSET                                                      (575)
  #define RTL8390_SDS0_1_XSG0_FR29_CFG_AUTO_DET_ON_MASK                                                        (0x1 << RTL8390_SDS0_1_XSG0_FR29_CFG_AUTO_DET_ON_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FR29_CFG_TOUT_MAX_OFFSET                                                         (569)
  #define RTL8390_SDS0_1_XSG0_FR29_CFG_TOUT_MAX_MASK                                                           (0x3F << RTL8390_SDS0_1_XSG0_FR29_CFG_TOUT_MAX_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FR29_CFG_STATE_TMR_OFFSET                                                        (565)
  #define RTL8390_SDS0_1_XSG0_FR29_CFG_STATE_TMR_MASK                                                          (0xF << RTL8390_SDS0_1_XSG0_FR29_CFG_STATE_TMR_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FR29_CFG_TEST_TMR_OFFSET                                                         (560)
  #define RTL8390_SDS0_1_XSG0_FR29_CFG_TEST_TMR_MASK                                                           (0x1F << RTL8390_SDS0_1_XSG0_FR29_CFG_TEST_TMR_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FR28_CFG_CONS1_MAX_OFFSET                                                        (556)
  #define RTL8390_SDS0_1_XSG0_FR28_CFG_CONS1_MAX_MASK                                                          (0xF << RTL8390_SDS0_1_XSG0_FR28_CFG_CONS1_MAX_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FR28_CFG_CONS0_MAX_OFFSET                                                        (552)
  #define RTL8390_SDS0_1_XSG0_FR28_CFG_CONS0_MAX_MASK                                                          (0xF << RTL8390_SDS0_1_XSG0_FR28_CFG_CONS0_MAX_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FR28_CFG_CNT_MIN_OFFSET                                                          (544)
  #define RTL8390_SDS0_1_XSG0_FR28_CFG_CNT_MIN_MASK                                                            (0xFF << RTL8390_SDS0_1_XSG0_FR28_CFG_CNT_MIN_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FR30_CFG_RG30X1512_OFFSET                                                        (524)
  #define RTL8390_SDS0_1_XSG0_FR30_CFG_RG30X1512_MASK                                                          (0xF << RTL8390_SDS0_1_XSG0_FR30_CFG_RG30X1512_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FR30_CFG_STATMR_LEVEL_OFFSET                                                     (523)
  #define RTL8390_SDS0_1_XSG0_FR30_CFG_STATMR_LEVEL_MASK                                                       (0x1 << RTL8390_SDS0_1_XSG0_FR30_CFG_STATMR_LEVEL_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FR30_CFG_CNTEN_OFFSET                                                            (522)
  #define RTL8390_SDS0_1_XSG0_FR30_CFG_CNTEN_MASK                                                              (0x1 << RTL8390_SDS0_1_XSG0_FR30_CFG_CNTEN_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FR30_CFG_CONSEN_OFFSET                                                           (521)
  #define RTL8390_SDS0_1_XSG0_FR30_CFG_CONSEN_MASK                                                             (0x1 << RTL8390_SDS0_1_XSG0_FR30_CFG_CONSEN_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FR30_CFG_STATMR_EN_OFFSET                                                        (520)
  #define RTL8390_SDS0_1_XSG0_FR30_CFG_STATMR_EN_MASK                                                          (0x1 << RTL8390_SDS0_1_XSG0_FR30_CFG_STATMR_EN_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FR30_CFG_LNK_ON_TMR_OFFSET                                                       (512)
  #define RTL8390_SDS0_1_XSG0_FR30_CFG_LNK_ON_TMR_MASK                                                         (0xFF << RTL8390_SDS0_1_XSG0_FR30_CFG_LNK_ON_TMR_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FRE1_CAPBILITY_OFFSET                                                            (502)
  #define RTL8390_SDS0_1_XSG0_FRE1_CAPBILITY_MASK                                                              (0x3FF << RTL8390_SDS0_1_XSG0_FRE1_CAPBILITY_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FRE1_AN_COMPLETE_OFFSET                                                          (501)
  #define RTL8390_SDS0_1_XSG0_FRE1_AN_COMPLETE_MASK                                                            (0x1 << RTL8390_SDS0_1_XSG0_FRE1_AN_COMPLETE_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FRE1_R_FAULT_OFFSET                                                              (500)
  #define RTL8390_SDS0_1_XSG0_FRE1_R_FAULT_MASK                                                                (0x1 << RTL8390_SDS0_1_XSG0_FRE1_R_FAULT_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FRE1_NWAY_ABILITY_OFFSET                                                         (499)
  #define RTL8390_SDS0_1_XSG0_FRE1_NWAY_ABILITY_MASK                                                           (0x1 << RTL8390_SDS0_1_XSG0_FRE1_NWAY_ABILITY_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FRE1_LINK_STATUS_OFFSET                                                          (498)
  #define RTL8390_SDS0_1_XSG0_FRE1_LINK_STATUS_MASK                                                            (0x1 << RTL8390_SDS0_1_XSG0_FRE1_LINK_STATUS_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FRE1_JABBER_DETECT_OFFSET                                                        (497)
  #define RTL8390_SDS0_1_XSG0_FRE1_JABBER_DETECT_MASK                                                          (0x1 << RTL8390_SDS0_1_XSG0_FRE1_JABBER_DETECT_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FRE1_EXTENDED_CAPBILITY_OFFSET                                                   (496)
  #define RTL8390_SDS0_1_XSG0_FRE1_EXTENDED_CAPBILITY_MASK                                                     (0x1 << RTL8390_SDS0_1_XSG0_FRE1_EXTENDED_CAPBILITY_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FRE0_CFG_FIB_RST_OFFSET                                                          (495)
  #define RTL8390_SDS0_1_XSG0_FRE0_CFG_FIB_RST_MASK                                                            (0x1 << RTL8390_SDS0_1_XSG0_FRE0_CFG_FIB_RST_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FRE0_CFG_FIB_LPK_OFFSET                                                          (494)
  #define RTL8390_SDS0_1_XSG0_FRE0_CFG_FIB_LPK_MASK                                                            (0x1 << RTL8390_SDS0_1_XSG0_FRE0_CFG_FIB_LPK_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FRE0_CFG_FIB_SPD_RD_00_OFFSET                                                    (493)
  #define RTL8390_SDS0_1_XSG0_FRE0_CFG_FIB_SPD_RD_00_MASK                                                      (0x1 << RTL8390_SDS0_1_XSG0_FRE0_CFG_FIB_SPD_RD_00_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FRE0_CFG_FIB_ANEN_OFFSET                                                         (492)
  #define RTL8390_SDS0_1_XSG0_FRE0_CFG_FIB_ANEN_MASK                                                           (0x1 << RTL8390_SDS0_1_XSG0_FRE0_CFG_FIB_ANEN_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FRE0_CFG_FIB_PDOWN_OFFSET                                                        (491)
  #define RTL8390_SDS0_1_XSG0_FRE0_CFG_FIB_PDOWN_MASK                                                          (0x1 << RTL8390_SDS0_1_XSG0_FRE0_CFG_FIB_PDOWN_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FRE0_CFG_FIB_ISO_OFFSET                                                          (490)
  #define RTL8390_SDS0_1_XSG0_FRE0_CFG_FIB_ISO_MASK                                                            (0x1 << RTL8390_SDS0_1_XSG0_FRE0_CFG_FIB_ISO_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FRE0_CFG_FIB_RESTART_OFFSET                                                      (489)
  #define RTL8390_SDS0_1_XSG0_FRE0_CFG_FIB_RESTART_MASK                                                        (0x1 << RTL8390_SDS0_1_XSG0_FRE0_CFG_FIB_RESTART_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FRE0_CFG_FIB_FULLDUP_OFFSET                                                      (488)
  #define RTL8390_SDS0_1_XSG0_FRE0_CFG_FIB_FULLDUP_MASK                                                        (0x1 << RTL8390_SDS0_1_XSG0_FRE0_CFG_FIB_FULLDUP_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FRE0_CFG_FIB_SPD_RD_01_OFFSET                                                    (486)
  #define RTL8390_SDS0_1_XSG0_FRE0_CFG_FIB_SPD_RD_01_MASK                                                      (0x1 << RTL8390_SDS0_1_XSG0_FRE0_CFG_FIB_SPD_RD_01_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FRE0_CFG_FIB_FRCTX_OFFSET                                                        (485)
  #define RTL8390_SDS0_1_XSG0_FRE0_CFG_FIB_FRCTX_MASK                                                          (0x1 << RTL8390_SDS0_1_XSG0_FRE0_CFG_FIB_FRCTX_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FRE3_REALTEK_OUI_0500_OFFSET                                                     (474)
  #define RTL8390_SDS0_1_XSG0_FRE3_REALTEK_OUI_0500_MASK                                                       (0x3F << RTL8390_SDS0_1_XSG0_FRE3_REALTEK_OUI_0500_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FRE3_MODEL_NO_0500_OFFSET                                                        (468)
  #define RTL8390_SDS0_1_XSG0_FRE3_MODEL_NO_0500_MASK                                                          (0x3F << RTL8390_SDS0_1_XSG0_FRE3_MODEL_NO_0500_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FRE3_REVISION_NO_0300_OFFSET                                                     (464)
  #define RTL8390_SDS0_1_XSG0_FRE3_REVISION_NO_0300_MASK                                                       (0xF << RTL8390_SDS0_1_XSG0_FRE3_REVISION_NO_0300_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FRE2_REALTEK_OUI_2106_OFFSET                                                     (448)
  #define RTL8390_SDS0_1_XSG0_FRE2_REALTEK_OUI_2106_MASK                                                       (0xFFFF << RTL8390_SDS0_1_XSG0_FRE2_REALTEK_OUI_2106_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FRE5_RX_CFG_REG_OFFSET                                                           (432)
  #define RTL8390_SDS0_1_XSG0_FRE5_RX_CFG_REG_MASK                                                             (0xFFFF << RTL8390_SDS0_1_XSG0_FRE5_RX_CFG_REG_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FRE4_TX_CFG_REG_OFFSET                                                           (416)
  #define RTL8390_SDS0_1_XSG0_FRE4_TX_CFG_REG_MASK                                                             (0xFFFF << RTL8390_SDS0_1_XSG0_FRE4_TX_CFG_REG_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FRE7_MR_NP_TX_OFFSET                                                             (400)
  #define RTL8390_SDS0_1_XSG0_FRE7_MR_NP_TX_MASK                                                               (0xFFFF << RTL8390_SDS0_1_XSG0_FRE7_MR_NP_TX_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FRE6_FIB_NP_EN_OFFSET                                                            (386)
  #define RTL8390_SDS0_1_XSG0_FRE6_FIB_NP_EN_MASK                                                              (0x1 << RTL8390_SDS0_1_XSG0_FRE6_FIB_NP_EN_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FRE6_RXPAGE_OFFSET                                                               (385)
  #define RTL8390_SDS0_1_XSG0_FRE6_RXPAGE_MASK                                                                 (0x1 << RTL8390_SDS0_1_XSG0_FRE6_RXPAGE_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FRE8_MR_NP_RX_OFFSET                                                             (352)
  #define RTL8390_SDS0_1_XSG0_FRE8_MR_NP_RX_MASK                                                               (0xFFFF << RTL8390_SDS0_1_XSG0_FRE8_MR_NP_RX_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FRE13_INDR_FUNC_OFFSET                                                           (318)
  #define RTL8390_SDS0_1_XSG0_FRE13_INDR_FUNC_MASK                                                             (0x3 << RTL8390_SDS0_1_XSG0_FRE13_INDR_FUNC_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FRE13_DUMMY_REG13_1305_OFFSET                                                    (309)
  #define RTL8390_SDS0_1_XSG0_FRE13_DUMMY_REG13_1305_MASK                                                      (0x1FF << RTL8390_SDS0_1_XSG0_FRE13_DUMMY_REG13_1305_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FRE13_INDR_DEVAD_OFFSET                                                          (304)
  #define RTL8390_SDS0_1_XSG0_FRE13_INDR_DEVAD_MASK                                                            (0x1F << RTL8390_SDS0_1_XSG0_FRE13_INDR_DEVAD_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FRE14_MMDRDBUS_OFFSET                                                            (256)
  #define RTL8390_SDS0_1_XSG0_FRE14_MMDRDBUS_MASK                                                              (0xFFFF << RTL8390_SDS0_1_XSG0_FRE14_MMDRDBUS_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FRE17_DUMMY_REG17_1505_OFFSET                                                    (245)
  #define RTL8390_SDS0_1_XSG0_FRE17_DUMMY_REG17_1505_MASK                                                      (0x7FF << RTL8390_SDS0_1_XSG0_FRE17_DUMMY_REG17_1505_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FRE17_EEE_RSG_FIB100_OFFSET                                                      (244)
  #define RTL8390_SDS0_1_XSG0_FRE17_EEE_RSG_FIB100_MASK                                                        (0x1 << RTL8390_SDS0_1_XSG0_FRE17_EEE_RSG_FIB100_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FRE17_EEE_STD_FIB100_OFFSET                                                      (243)
  #define RTL8390_SDS0_1_XSG0_FRE17_EEE_STD_FIB100_MASK                                                        (0x1 << RTL8390_SDS0_1_XSG0_FRE17_EEE_STD_FIB100_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FRE17_C1_PWRSAV_EN_FIB100_OFFSET                                                 (242)
  #define RTL8390_SDS0_1_XSG0_FRE17_C1_PWRSAV_EN_FIB100_MASK                                                   (0x1 << RTL8390_SDS0_1_XSG0_FRE17_C1_PWRSAV_EN_FIB100_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FRE17_C2_PWRSAV_EN_FIB100_OFFSET                                                 (241)
  #define RTL8390_SDS0_1_XSG0_FRE17_C2_PWRSAV_EN_FIB100_MASK                                                   (0x1 << RTL8390_SDS0_1_XSG0_FRE17_C2_PWRSAV_EN_FIB100_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FRE17_EEE_QUIET_FIB100_OFFSET                                                    (240)
  #define RTL8390_SDS0_1_XSG0_FRE17_EEE_QUIET_FIB100_MASK                                                      (0x1 << RTL8390_SDS0_1_XSG0_FRE17_EEE_QUIET_FIB100_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FRE16_DUMMY_REG16_15_OFFSET                                                      (239)
  #define RTL8390_SDS0_1_XSG0_FRE16_DUMMY_REG16_15_MASK                                                        (0x1 << RTL8390_SDS0_1_XSG0_FRE16_DUMMY_REG16_15_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FRE16_EEE_RSG_FIB1G_OFFSET                                                       (238)
  #define RTL8390_SDS0_1_XSG0_FRE16_EEE_RSG_FIB1G_MASK                                                         (0x1 << RTL8390_SDS0_1_XSG0_FRE16_EEE_RSG_FIB1G_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FRE16_EEE_STD_FIB1G_OFFSET                                                       (237)
  #define RTL8390_SDS0_1_XSG0_FRE16_EEE_STD_FIB1G_MASK                                                         (0x1 << RTL8390_SDS0_1_XSG0_FRE16_EEE_STD_FIB1G_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FRE16_C1_PWRSAV_EN_FIB1G_OFFSET                                                  (236)
  #define RTL8390_SDS0_1_XSG0_FRE16_C1_PWRSAV_EN_FIB1G_MASK                                                    (0x1 << RTL8390_SDS0_1_XSG0_FRE16_C1_PWRSAV_EN_FIB1G_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FRE16_C2_PWRSAV_EN_FIB1G_OFFSET                                                  (235)
  #define RTL8390_SDS0_1_XSG0_FRE16_C2_PWRSAV_EN_FIB1G_MASK                                                    (0x1 << RTL8390_SDS0_1_XSG0_FRE16_C2_PWRSAV_EN_FIB1G_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FRE16_EEE_QUIET_FIB1G_OFFSET                                                     (234)
  #define RTL8390_SDS0_1_XSG0_FRE16_EEE_QUIET_FIB1G_MASK                                                       (0x1 << RTL8390_SDS0_1_XSG0_FRE16_EEE_QUIET_FIB1G_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FRE16_EEE_RSG_QSGP_OFFSET                                                        (233)
  #define RTL8390_SDS0_1_XSG0_FRE16_EEE_RSG_QSGP_MASK                                                          (0x1 << RTL8390_SDS0_1_XSG0_FRE16_EEE_RSG_QSGP_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FRE16_EEE_STD_QSGP_OFFSET                                                        (232)
  #define RTL8390_SDS0_1_XSG0_FRE16_EEE_STD_QSGP_MASK                                                          (0x1 << RTL8390_SDS0_1_XSG0_FRE16_EEE_STD_QSGP_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FRE16_C1_PWRSAV_EN_QSGP_OFFSET                                                   (231)
  #define RTL8390_SDS0_1_XSG0_FRE16_C1_PWRSAV_EN_QSGP_MASK                                                     (0x1 << RTL8390_SDS0_1_XSG0_FRE16_C1_PWRSAV_EN_QSGP_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FRE16_C2_PWRSAV_EN_QSGP_OFFSET                                                   (230)
  #define RTL8390_SDS0_1_XSG0_FRE16_C2_PWRSAV_EN_QSGP_MASK                                                     (0x1 << RTL8390_SDS0_1_XSG0_FRE16_C2_PWRSAV_EN_QSGP_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FRE16_EEE_QUIET_QSGP_OFFSET                                                      (229)
  #define RTL8390_SDS0_1_XSG0_FRE16_EEE_QUIET_QSGP_MASK                                                        (0x1 << RTL8390_SDS0_1_XSG0_FRE16_EEE_QUIET_QSGP_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FRE16_EEE_RSG_RSGP_OFFSET                                                        (228)
  #define RTL8390_SDS0_1_XSG0_FRE16_EEE_RSG_RSGP_MASK                                                          (0x1 << RTL8390_SDS0_1_XSG0_FRE16_EEE_RSG_RSGP_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FRE16_EEE_STD_RSGP_OFFSET                                                        (227)
  #define RTL8390_SDS0_1_XSG0_FRE16_EEE_STD_RSGP_MASK                                                          (0x1 << RTL8390_SDS0_1_XSG0_FRE16_EEE_STD_RSGP_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FRE16_C1_PWRSAV_EN_RSGP_OFFSET                                                   (226)
  #define RTL8390_SDS0_1_XSG0_FRE16_C1_PWRSAV_EN_RSGP_MASK                                                     (0x1 << RTL8390_SDS0_1_XSG0_FRE16_C1_PWRSAV_EN_RSGP_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FRE16_C2_PWRSAV_EN_RSGP_OFFSET                                                   (225)
  #define RTL8390_SDS0_1_XSG0_FRE16_C2_PWRSAV_EN_RSGP_MASK                                                     (0x1 << RTL8390_SDS0_1_XSG0_FRE16_C2_PWRSAV_EN_RSGP_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FRE16_EEE_QUIET_RSGP_OFFSET                                                      (224)
  #define RTL8390_SDS0_1_XSG0_FRE16_EEE_QUIET_RSGP_MASK                                                        (0x1 << RTL8390_SDS0_1_XSG0_FRE16_EEE_QUIET_RSGP_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FRE19_CFG_TX_MODE_OFFSET                                                         (222)
  #define RTL8390_SDS0_1_XSG0_FRE19_CFG_TX_MODE_MASK                                                           (0x3 << RTL8390_SDS0_1_XSG0_FRE19_CFG_TX_MODE_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FRE19_DET_IDLE32_DIS_OFFSET                                                      (221)
  #define RTL8390_SDS0_1_XSG0_FRE19_DET_IDLE32_DIS_MASK                                                        (0x1 << RTL8390_SDS0_1_XSG0_FRE19_DET_IDLE32_DIS_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FRE19_DET_CG_DIS_OFFSET                                                          (220)
  #define RTL8390_SDS0_1_XSG0_FRE19_DET_CG_DIS_MASK                                                            (0x1 << RTL8390_SDS0_1_XSG0_FRE19_DET_CG_DIS_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FRE19_CFG_LINK_OK_SEL_OFFSET                                                     (219)
  #define RTL8390_SDS0_1_XSG0_FRE19_CFG_LINK_OK_SEL_MASK                                                       (0x1 << RTL8390_SDS0_1_XSG0_FRE19_CFG_LINK_OK_SEL_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FRE19_RX_TS_TIMER_OFFSET                                                         (217)
  #define RTL8390_SDS0_1_XSG0_FRE19_RX_TS_TIMER_MASK                                                           (0x3 << RTL8390_SDS0_1_XSG0_FRE19_RX_TS_TIMER_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FRE19_RX_WF_TIMER_OFFSET                                                         (214)
  #define RTL8390_SDS0_1_XSG0_FRE19_RX_WF_TIMER_MASK                                                           (0x7 << RTL8390_SDS0_1_XSG0_FRE19_RX_WF_TIMER_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FRE19_RX_TW_TIMER_OFFSET                                                         (211)
  #define RTL8390_SDS0_1_XSG0_FRE19_RX_TW_TIMER_MASK                                                           (0x7 << RTL8390_SDS0_1_XSG0_FRE19_RX_TW_TIMER_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FRE19_RX_TQ_TIMER_OFFSET                                                         (208)
  #define RTL8390_SDS0_1_XSG0_FRE19_RX_TQ_TIMER_MASK                                                           (0x7 << RTL8390_SDS0_1_XSG0_FRE19_RX_TQ_TIMER_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FRE18_DUMMY_REG18_1509_OFFSET                                                    (201)
  #define RTL8390_SDS0_1_XSG0_FRE18_DUMMY_REG18_1509_MASK                                                      (0x7F << RTL8390_SDS0_1_XSG0_FRE18_DUMMY_REG18_1509_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FRE18_TX_TR_TIMER_OFFSET                                                         (198)
  #define RTL8390_SDS0_1_XSG0_FRE18_TX_TR_TIMER_MASK                                                           (0x7 << RTL8390_SDS0_1_XSG0_FRE18_TX_TR_TIMER_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FRE18_TX_TQ_TIMER_OFFSET                                                         (195)
  #define RTL8390_SDS0_1_XSG0_FRE18_TX_TQ_TIMER_MASK                                                           (0x7 << RTL8390_SDS0_1_XSG0_FRE18_TX_TQ_TIMER_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FRE18_TX_TS_TIMER_OFFSET                                                         (192)
  #define RTL8390_SDS0_1_XSG0_FRE18_TX_TS_TIMER_MASK                                                           (0x7 << RTL8390_SDS0_1_XSG0_FRE18_TX_TS_TIMER_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FRE21_DUMMY_REG21_1513_OFFSET                                                    (189)
  #define RTL8390_SDS0_1_XSG0_FRE21_DUMMY_REG21_1513_MASK                                                      (0x7 << RTL8390_SDS0_1_XSG0_FRE21_DUMMY_REG21_1513_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FRE21_DUMMY_REG21_1204_OFFSET                                                    (180)
  #define RTL8390_SDS0_1_XSG0_FRE21_DUMMY_REG21_1204_MASK                                                      (0x1FF << RTL8390_SDS0_1_XSG0_FRE21_DUMMY_REG21_1204_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FRE21_DUMMY_REG21_0300_OFFSET                                                    (176)
  #define RTL8390_SDS0_1_XSG0_FRE21_DUMMY_REG21_0300_MASK                                                      (0xF << RTL8390_SDS0_1_XSG0_FRE21_DUMMY_REG21_0300_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FRE20_CFG_SFD_SEL_OFFSET                                                         (175)
  #define RTL8390_SDS0_1_XSG0_FRE20_CFG_SFD_SEL_MASK                                                           (0x1 << RTL8390_SDS0_1_XSG0_FRE20_CFG_SFD_SEL_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FRE20_CFG_IDLE_SEL_OFFSET                                                        (174)
  #define RTL8390_SDS0_1_XSG0_FRE20_CFG_IDLE_SEL_MASK                                                          (0x1 << RTL8390_SDS0_1_XSG0_FRE20_CFG_IDLE_SEL_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FRE20_CFG_CG_SEL_OFFSET                                                          (173)
  #define RTL8390_SDS0_1_XSG0_FRE20_CFG_CG_SEL_MASK                                                            (0x1 << RTL8390_SDS0_1_XSG0_FRE20_CFG_CG_SEL_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FRE20_CFG_IDLE32_CNT_OFFSET                                                      (168)
  #define RTL8390_SDS0_1_XSG0_FRE20_CFG_IDLE32_CNT_MASK                                                        (0x1F << RTL8390_SDS0_1_XSG0_FRE20_CFG_IDLE32_CNT_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FRE20_CFG_IDLE_CNT_OFFSET                                                        (164)
  #define RTL8390_SDS0_1_XSG0_FRE20_CFG_IDLE_CNT_MASK                                                          (0xF << RTL8390_SDS0_1_XSG0_FRE20_CFG_IDLE_CNT_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FRE20_CFG_CG_CNT_OFFSET                                                          (160)
  #define RTL8390_SDS0_1_XSG0_FRE20_CFG_CG_CNT_MASK                                                            (0xF << RTL8390_SDS0_1_XSG0_FRE20_CFG_CG_CNT_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FRE23_DUMMY_REG23_1508_OFFSET                                                    (152)
  #define RTL8390_SDS0_1_XSG0_FRE23_DUMMY_REG23_1508_MASK                                                      (0xFF << RTL8390_SDS0_1_XSG0_FRE23_DUMMY_REG23_1508_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FRE23_CFG_SILENT_PROB_SEL_OFFSET                                                 (148)
  #define RTL8390_SDS0_1_XSG0_FRE23_CFG_SILENT_PROB_SEL_MASK                                                   (0xF << RTL8390_SDS0_1_XSG0_FRE23_CFG_SILENT_PROB_SEL_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FRE23_CFG_LINK_SEL_OFFSET                                                        (147)
  #define RTL8390_SDS0_1_XSG0_FRE23_CFG_LINK_SEL_MASK                                                          (0x1 << RTL8390_SDS0_1_XSG0_FRE23_CFG_LINK_SEL_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FRE23_DUMMY_REG23_0200_OFFSET                                                    (144)
  #define RTL8390_SDS0_1_XSG0_FRE23_DUMMY_REG23_0200_MASK                                                      (0x7 << RTL8390_SDS0_1_XSG0_FRE23_DUMMY_REG23_0200_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FRE22_CFG_EPON_INTEN_OFFSET                                                      (143)
  #define RTL8390_SDS0_1_XSG0_FRE22_CFG_EPON_INTEN_MASK                                                        (0x1 << RTL8390_SDS0_1_XSG0_FRE22_CFG_EPON_INTEN_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FRE22_CFG_LINK_INTEN_OFFSET                                                      (142)
  #define RTL8390_SDS0_1_XSG0_FRE22_CFG_LINK_INTEN_MASK                                                        (0x1 << RTL8390_SDS0_1_XSG0_FRE22_CFG_LINK_INTEN_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FRE22_DUMMY_REG22_1302_OFFSET                                                    (130)
  #define RTL8390_SDS0_1_XSG0_FRE22_DUMMY_REG22_1302_MASK                                                      (0xFFF << RTL8390_SDS0_1_XSG0_FRE22_DUMMY_REG22_1302_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FRE22_DET_EPON_INT_OFFSET                                                        (129)
  #define RTL8390_SDS0_1_XSG0_FRE22_DET_EPON_INT_MASK                                                          (0x1 << RTL8390_SDS0_1_XSG0_FRE22_DET_EPON_INT_OFFSET)
  #define RTL8390_SDS0_1_XSG0_FRE22_SDS_LINK_INT_OFFSET                                                        (128)
  #define RTL8390_SDS0_1_XSG0_FRE22_SDS_LINK_INT_MASK                                                          (0x1 << RTL8390_SDS0_1_XSG0_FRE22_SDS_LINK_INT_OFFSET)

#define RTL8390_SDS0_1_XSG1_ADDR                                                                               (0xA100)
  #define RTL8390_SDS0_1_XSG1_SR1_CFG_PTR_ERR_EN_OFFSET                                                        (2047)
  #define RTL8390_SDS0_1_XSG1_SR1_CFG_PTR_ERR_EN_MASK                                                          (0x1 << RTL8390_SDS0_1_XSG1_SR1_CFG_PTR_ERR_EN_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR1_CFG_AUTO_10BIT_OFFSET                                                        (2046)
  #define RTL8390_SDS0_1_XSG1_SR1_CFG_AUTO_10BIT_MASK                                                          (0x1 << RTL8390_SDS0_1_XSG1_SR1_CFG_AUTO_10BIT_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR1_CFG_FULL_ACK2_OFFSET                                                         (2045)
  #define RTL8390_SDS0_1_XSG1_SR1_CFG_FULL_ACK2_MASK                                                           (0x1 << RTL8390_SDS0_1_XSG1_SR1_CFG_FULL_ACK2_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR1_CFG_NXP_EN_OFFSET                                                            (2044)
  #define RTL8390_SDS0_1_XSG1_SR1_CFG_NXP_EN_MASK                                                              (0x1 << RTL8390_SDS0_1_XSG1_SR1_CFG_NXP_EN_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR1_SDS_FRC_RX_OFFSET                                                            (2040)
  #define RTL8390_SDS0_1_XSG1_SR1_SDS_FRC_RX_MASK                                                              (0xF << RTL8390_SDS0_1_XSG1_SR1_SDS_FRC_RX_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR1_CFG_HSG_RTIG_OFFSET                                                          (2039)
  #define RTL8390_SDS0_1_XSG1_SR1_CFG_HSG_RTIG_MASK                                                            (0x1 << RTL8390_SDS0_1_XSG1_SR1_CFG_HSG_RTIG_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR1_CFG_XSG_OFFSET                                                               (2038)
  #define RTL8390_SDS0_1_XSG1_SR1_CFG_XSG_MASK                                                                 (0x1 << RTL8390_SDS0_1_XSG1_SR1_CFG_XSG_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR1_CFG_RG1X54_OFFSET                                                            (2036)
  #define RTL8390_SDS0_1_XSG1_SR1_CFG_RG1X54_MASK                                                              (0x3 << RTL8390_SDS0_1_XSG1_SR1_CFG_RG1X54_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR1_SDS_FRC_TX_OFFSET                                                            (2032)
  #define RTL8390_SDS0_1_XSG1_SR1_SDS_FRC_TX_MASK                                                              (0xF << RTL8390_SDS0_1_XSG1_SR1_SDS_FRC_TX_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR0_DIS_RENWAY_OFFSET                                                            (2031)
  #define RTL8390_SDS0_1_XSG1_SR0_DIS_RENWAY_MASK                                                              (0x1 << RTL8390_SDS0_1_XSG1_SR0_DIS_RENWAY_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR0_BYP_8B10B_OFFSET                                                             (2030)
  #define RTL8390_SDS0_1_XSG1_SR0_BYP_8B10B_MASK                                                               (0x1 << RTL8390_SDS0_1_XSG1_SR0_BYP_8B10B_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR0_CDET_OFFSET                                                                  (2028)
  #define RTL8390_SDS0_1_XSG1_SR0_CDET_MASK                                                                    (0x3 << RTL8390_SDS0_1_XSG1_SR0_CDET_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR0_DIS_TMR_CMA_OFFSET                                                           (2027)
  #define RTL8390_SDS0_1_XSG1_SR0_DIS_TMR_CMA_MASK                                                             (0x1 << RTL8390_SDS0_1_XSG1_SR0_DIS_TMR_CMA_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR0_DIS_APX_OFFSET                                                               (2026)
  #define RTL8390_SDS0_1_XSG1_SR0_DIS_APX_MASK                                                                 (0x1 << RTL8390_SDS0_1_XSG1_SR0_DIS_APX_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR0_INV_HSI_OFFSET                                                               (2025)
  #define RTL8390_SDS0_1_XSG1_SR0_INV_HSI_MASK                                                                 (0x1 << RTL8390_SDS0_1_XSG1_SR0_INV_HSI_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR0_INV_HSO_OFFSET                                                               (2024)
  #define RTL8390_SDS0_1_XSG1_SR0_INV_HSO_MASK                                                                 (0x1 << RTL8390_SDS0_1_XSG1_SR0_INV_HSO_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR0_SDS_SDET_DEG_OFFSET                                                          (2022)
  #define RTL8390_SDS0_1_XSG1_SR0_SDS_SDET_DEG_MASK                                                            (0x3 << RTL8390_SDS0_1_XSG1_SR0_SDS_SDET_DEG_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR0_CODEC_LPK_OFFSET                                                             (2021)
  #define RTL8390_SDS0_1_XSG1_SR0_CODEC_LPK_MASK                                                               (0x1 << RTL8390_SDS0_1_XSG1_SR0_CODEC_LPK_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR0_AFE_LPK_OFFSET                                                               (2020)
  #define RTL8390_SDS0_1_XSG1_SR0_AFE_LPK_MASK                                                                 (0x1 << RTL8390_SDS0_1_XSG1_SR0_AFE_LPK_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR0_REMOTE_LPK_OFFSET                                                            (2019)
  #define RTL8390_SDS0_1_XSG1_SR0_REMOTE_LPK_MASK                                                              (0x1 << RTL8390_SDS0_1_XSG1_SR0_REMOTE_LPK_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR0_SDS_TX_DOWN_OFFSET                                                           (2018)
  #define RTL8390_SDS0_1_XSG1_SR0_SDS_TX_DOWN_MASK                                                             (0x1 << RTL8390_SDS0_1_XSG1_SR0_SDS_TX_DOWN_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR0_SDS_EN_RX_OFFSET                                                             (2017)
  #define RTL8390_SDS0_1_XSG1_SR0_SDS_EN_RX_MASK                                                               (0x1 << RTL8390_SDS0_1_XSG1_SR0_SDS_EN_RX_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR0_SDS_EN_TX_OFFSET                                                             (2016)
  #define RTL8390_SDS0_1_XSG1_SR0_SDS_EN_TX_MASK                                                               (0x1 << RTL8390_SDS0_1_XSG1_SR0_SDS_EN_TX_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR3_WR_SOFT_RSTB_OFFSET                                                          (2015)
  #define RTL8390_SDS0_1_XSG1_SR3_WR_SOFT_RSTB_MASK                                                            (0x1 << RTL8390_SDS0_1_XSG1_SR3_WR_SOFT_RSTB_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR3_USE_25M_CLK_OFFSET                                                           (2014)
  #define RTL8390_SDS0_1_XSG1_SR3_USE_25M_CLK_MASK                                                             (0x1 << RTL8390_SDS0_1_XSG1_SR3_USE_25M_CLK_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR3_MARK_CARR_EXT_OFFSET                                                         (2013)
  #define RTL8390_SDS0_1_XSG1_SR3_MARK_CARR_EXT_MASK                                                           (0x1 << RTL8390_SDS0_1_XSG1_SR3_MARK_CARR_EXT_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR3_SEL_DEG_OFFSET                                                               (2012)
  #define RTL8390_SDS0_1_XSG1_SR3_SEL_DEG_MASK                                                                 (0x1 << RTL8390_SDS0_1_XSG1_SR3_SEL_DEG_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR3_REG_CALIB_OK_CNT_OFFSET                                                      (2008)
  #define RTL8390_SDS0_1_XSG1_SR3_REG_CALIB_OK_CNT_MASK                                                        (0xF << RTL8390_SDS0_1_XSG1_SR3_REG_CALIB_OK_CNT_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR3_EXT_PWR_CTL_OFFSET                                                           (2007)
  #define RTL8390_SDS0_1_XSG1_SR3_EXT_PWR_CTL_MASK                                                             (0x1 << RTL8390_SDS0_1_XSG1_SR3_EXT_PWR_CTL_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR3_SOFT_RST_OFFSET                                                              (2006)
  #define RTL8390_SDS0_1_XSG1_SR3_SOFT_RST_MASK                                                                (0x1 << RTL8390_SDS0_1_XSG1_SR3_SOFT_RST_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR3_CLR_SOFT_RSTB_OFFSET                                                         (2005)
  #define RTL8390_SDS0_1_XSG1_SR3_CLR_SOFT_RSTB_MASK                                                           (0x1 << RTL8390_SDS0_1_XSG1_SR3_CLR_SOFT_RSTB_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR3_CMA_RQ_OFFSET                                                                (2000)
  #define RTL8390_SDS0_1_XSG1_SR3_CMA_RQ_MASK                                                                  (0x1F << RTL8390_SDS0_1_XSG1_SR3_CMA_RQ_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR2_FRC_PREAMBLE_OFFSET                                                          (1998)
  #define RTL8390_SDS0_1_XSG1_SR2_FRC_PREAMBLE_MASK                                                            (0x3 << RTL8390_SDS0_1_XSG1_SR2_FRC_PREAMBLE_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR2_FRC_IPG_OFFSET                                                               (1996)
  #define RTL8390_SDS0_1_XSG1_SR2_FRC_IPG_MASK                                                                 (0x3 << RTL8390_SDS0_1_XSG1_SR2_FRC_IPG_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR2_FRC_CGGOOD_OFFSET                                                            (1994)
  #define RTL8390_SDS0_1_XSG1_SR2_FRC_CGGOOD_MASK                                                              (0x3 << RTL8390_SDS0_1_XSG1_SR2_FRC_CGGOOD_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR2_SDS_FRC_AN_OFFSET                                                            (1992)
  #define RTL8390_SDS0_1_XSG1_SR2_SDS_FRC_AN_MASK                                                              (0x3 << RTL8390_SDS0_1_XSG1_SR2_SDS_FRC_AN_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR2_CFG_INS_IPG_MDY_OFFSET                                                       (1991)
  #define RTL8390_SDS0_1_XSG1_SR2_CFG_INS_IPG_MDY_MASK                                                         (0x1 << RTL8390_SDS0_1_XSG1_SR2_CFG_INS_IPG_MDY_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR2_CFG_RDS_CMA_DET_OFFSET                                                       (1990)
  #define RTL8390_SDS0_1_XSG1_SR2_CFG_RDS_CMA_DET_MASK                                                         (0x1 << RTL8390_SDS0_1_XSG1_SR2_CFG_RDS_CMA_DET_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR2_CFG_SEL_TMR_LIM_OFFSET                                                       (1988)
  #define RTL8390_SDS0_1_XSG1_SR2_CFG_SEL_TMR_LIM_MASK                                                         (0x3 << RTL8390_SDS0_1_XSG1_SR2_CFG_SEL_TMR_LIM_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR2_SDS_RESTART_AN_OFFSET                                                        (1984)
  #define RTL8390_SDS0_1_XSG1_SR2_SDS_RESTART_AN_MASK                                                          (0xF << RTL8390_SDS0_1_XSG1_SR2_SDS_RESTART_AN_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR5_LPI_TRANSMIT_STYLE_OFFSET                                                    (1983)
  #define RTL8390_SDS0_1_XSG1_SR5_LPI_TRANSMIT_STYLE_MASK                                                      (0x1 << RTL8390_SDS0_1_XSG1_SR5_LPI_TRANSMIT_STYLE_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR5_PWRSV_INB_PERIOD_OFFSET                                                      (1980)
  #define RTL8390_SDS0_1_XSG1_SR5_PWRSV_INB_PERIOD_MASK                                                        (0x7 << RTL8390_SDS0_1_XSG1_SR5_PWRSV_INB_PERIOD_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR5_PWRSV_WAKEUP_C2_OFFSET                                                       (1979)
  #define RTL8390_SDS0_1_XSG1_SR5_PWRSV_WAKEUP_C2_MASK                                                         (0x1 << RTL8390_SDS0_1_XSG1_SR5_PWRSV_WAKEUP_C2_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR5_PWRSV_WAKEUP_C1_OFFSET                                                       (1978)
  #define RTL8390_SDS0_1_XSG1_SR5_PWRSV_WAKEUP_C1_MASK                                                         (0x1 << RTL8390_SDS0_1_XSG1_SR5_PWRSV_WAKEUP_C1_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR5_CFG_MARK_CARR_EXT_ERR_OFFSET                                                 (1977)
  #define RTL8390_SDS0_1_XSG1_SR5_CFG_MARK_CARR_EXT_ERR_MASK                                                   (0x1 << RTL8390_SDS0_1_XSG1_SR5_CFG_MARK_CARR_EXT_ERR_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR5_REG_PCSREQ_POS_OFFSET                                                        (1976)
  #define RTL8390_SDS0_1_XSG1_SR5_REG_PCSREQ_POS_MASK                                                          (0x1 << RTL8390_SDS0_1_XSG1_SR5_REG_PCSREQ_POS_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR5_CFG_INBTOUT_LEVEL_OFFSET                                                     (1975)
  #define RTL8390_SDS0_1_XSG1_SR5_CFG_INBTOUT_LEVEL_MASK                                                       (0x1 << RTL8390_SDS0_1_XSG1_SR5_CFG_INBTOUT_LEVEL_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR5_CFG_SUDINB_OFFSET                                                            (1974)
  #define RTL8390_SDS0_1_XSG1_SR5_CFG_SUDINB_MASK                                                              (0x1 << RTL8390_SDS0_1_XSG1_SR5_CFG_SUDINB_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR5_CFG_PCSRDABT_LD_OFFSET                                                       (1973)
  #define RTL8390_SDS0_1_XSG1_SR5_CFG_PCSRDABT_LD_MASK                                                         (0x1 << RTL8390_SDS0_1_XSG1_SR5_CFG_PCSRDABT_LD_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR5_CFG_AN_UZ_OFFSET                                                             (1972)
  #define RTL8390_SDS0_1_XSG1_SR5_CFG_AN_UZ_MASK                                                               (0x1 << RTL8390_SDS0_1_XSG1_SR5_CFG_AN_UZ_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR5_CFG_INBAND_EN_OFFSET                                                         (1968)
  #define RTL8390_SDS0_1_XSG1_SR5_CFG_INBAND_EN_MASK                                                           (0xF << RTL8390_SDS0_1_XSG1_SR5_CFG_INBAND_EN_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR4_CFG_FRC_SDS_MODE_OFFSET                                                      (1965)
  #define RTL8390_SDS0_1_XSG1_SR4_CFG_FRC_SDS_MODE_MASK                                                        (0x7 << RTL8390_SDS0_1_XSG1_SR4_CFG_FRC_SDS_MODE_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR4_CFG_FRC_SDS_MODE_EN_OFFSET                                                   (1964)
  #define RTL8390_SDS0_1_XSG1_SR4_CFG_FRC_SDS_MODE_EN_MASK                                                     (0x1 << RTL8390_SDS0_1_XSG1_SR4_CFG_FRC_SDS_MODE_EN_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR4_CFG_UPD_RXD_OFFSET                                                           (1960)
  #define RTL8390_SDS0_1_XSG1_SR4_CFG_UPD_RXD_MASK                                                             (0xF << RTL8390_SDS0_1_XSG1_SR4_CFG_UPD_RXD_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR4_CFG_UPD_TXD_OFFSET                                                           (1956)
  #define RTL8390_SDS0_1_XSG1_SR4_CFG_UPD_TXD_MASK                                                             (0xF << RTL8390_SDS0_1_XSG1_SR4_CFG_UPD_TXD_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR4_CFG_UPD_RXD_DYN_OFFSET                                                       (1955)
  #define RTL8390_SDS0_1_XSG1_SR4_CFG_UPD_RXD_DYN_MASK                                                         (0x1 << RTL8390_SDS0_1_XSG1_SR4_CFG_UPD_RXD_DYN_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR4_CFG_EN_LINK_FIB1G_OFFSET                                                     (1954)
  #define RTL8390_SDS0_1_XSG1_SR4_CFG_EN_LINK_FIB1G_MASK                                                       (0x1 << RTL8390_SDS0_1_XSG1_SR4_CFG_EN_LINK_FIB1G_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR4_CFG_EN_LINK_SGM_OFFSET                                                       (1953)
  #define RTL8390_SDS0_1_XSG1_SR4_CFG_EN_LINK_SGM_MASK                                                         (0x1 << RTL8390_SDS0_1_XSG1_SR4_CFG_EN_LINK_SGM_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR4_CFG_SGM_CK_SEL_OFFSET                                                        (1952)
  #define RTL8390_SDS0_1_XSG1_SR4_CFG_SGM_CK_SEL_MASK                                                          (0x1 << RTL8390_SDS0_1_XSG1_SR4_CFG_SGM_CK_SEL_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR7_CFG_8B10B_NO_CREXT_OFFSET                                                    (1951)
  #define RTL8390_SDS0_1_XSG1_SR7_CFG_8B10B_NO_CREXT_MASK                                                      (0x1 << RTL8390_SDS0_1_XSG1_SR7_CFG_8B10B_NO_CREXT_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR7_CFG_NEG_CLKWR_A2D_OFFSET                                                     (1950)
  #define RTL8390_SDS0_1_XSG1_SR7_CFG_NEG_CLKWR_A2D_MASK                                                       (0x1 << RTL8390_SDS0_1_XSG1_SR7_CFG_NEG_CLKWR_A2D_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR7_CFG_MIIXF_TS1K_OFFSET                                                        (1949)
  #define RTL8390_SDS0_1_XSG1_SR7_CFG_MIIXF_TS1K_MASK                                                          (0x1 << RTL8390_SDS0_1_XSG1_SR7_CFG_MIIXF_TS1K_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR7_CFG_DLY_PRE8_OFFSET                                                          (1948)
  #define RTL8390_SDS0_1_XSG1_SR7_CFG_DLY_PRE8_MASK                                                            (0x1 << RTL8390_SDS0_1_XSG1_SR7_CFG_DLY_PRE8_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR7_CFG_GRXD_SEL_OFFSET                                                          (1947)
  #define RTL8390_SDS0_1_XSG1_SR7_CFG_GRXD_SEL_MASK                                                            (0x1 << RTL8390_SDS0_1_XSG1_SR7_CFG_GRXD_SEL_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR7_CFG_LPI_CMD_MII_OFFSET                                                       (1946)
  #define RTL8390_SDS0_1_XSG1_SR7_CFG_LPI_CMD_MII_MASK                                                         (0x1 << RTL8390_SDS0_1_XSG1_SR7_CFG_LPI_CMD_MII_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR7_CFG_MARK_RXSCR_ERR_OFFSET                                                    (1945)
  #define RTL8390_SDS0_1_XSG1_SR7_CFG_MARK_RXSCR_ERR_MASK                                                      (0x1 << RTL8390_SDS0_1_XSG1_SR7_CFG_MARK_RXSCR_ERR_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR7_CFG_MARK_TXSCR_ERR_OFFSET                                                    (1944)
  #define RTL8390_SDS0_1_XSG1_SR7_CFG_MARK_TXSCR_ERR_MASK                                                      (0x1 << RTL8390_SDS0_1_XSG1_SR7_CFG_MARK_TXSCR_ERR_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR7_BYP_START_OFFSET                                                             (1940)
  #define RTL8390_SDS0_1_XSG1_SR7_BYP_START_MASK                                                               (0xF << RTL8390_SDS0_1_XSG1_SR7_BYP_START_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR7_BYP_END_OFFSET                                                               (1936)
  #define RTL8390_SDS0_1_XSG1_SR7_BYP_END_MASK                                                                 (0xF << RTL8390_SDS0_1_XSG1_SR7_BYP_END_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR6_CFG_NO_GIGA_SCM_OFFSET                                                       (1935)
  #define RTL8390_SDS0_1_XSG1_SR6_CFG_NO_GIGA_SCM_MASK                                                         (0x1 << RTL8390_SDS0_1_XSG1_SR6_CFG_NO_GIGA_SCM_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR6_CFG_RE_SYNC_STYLE_OFFSET                                                     (1934)
  #define RTL8390_SDS0_1_XSG1_SR6_CFG_RE_SYNC_STYLE_MASK                                                       (0x1 << RTL8390_SDS0_1_XSG1_SR6_CFG_RE_SYNC_STYLE_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR6_CFG_SYNC_GAT_OFFSET                                                          (1933)
  #define RTL8390_SDS0_1_XSG1_SR6_CFG_SYNC_GAT_MASK                                                            (0x1 << RTL8390_SDS0_1_XSG1_SR6_CFG_SYNC_GAT_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR6_CFG_BYPSCR_XSG_OFFSET                                                        (1932)
  #define RTL8390_SDS0_1_XSG1_SR6_CFG_BYPSCR_XSG_MASK                                                          (0x1 << RTL8390_SDS0_1_XSG1_SR6_CFG_BYPSCR_XSG_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR6_RX_BYPSCR_OFFSET                                                             (1928)
  #define RTL8390_SDS0_1_XSG1_SR6_RX_BYPSCR_MASK                                                               (0xF << RTL8390_SDS0_1_XSG1_SR6_RX_BYPSCR_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR6_CFG_SLP_RQ_OFFSET                                                            (1924)
  #define RTL8390_SDS0_1_XSG1_SR6_CFG_SLP_RQ_MASK                                                              (0xF << RTL8390_SDS0_1_XSG1_SR6_CFG_SLP_RQ_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR6_TX_BYPSCR_OFFSET                                                             (1920)
  #define RTL8390_SDS0_1_XSG1_SR6_TX_BYPSCR_MASK                                                               (0xF << RTL8390_SDS0_1_XSG1_SR6_TX_BYPSCR_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR9_CFG_EEE_PROGRAM_0_OFFSET                                                     (1904)
  #define RTL8390_SDS0_1_XSG1_SR9_CFG_EEE_PROGRAM_0_MASK                                                       (0xFFFF << RTL8390_SDS0_1_XSG1_SR9_CFG_EEE_PROGRAM_0_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR8_CFG_EEE_PWRSAV_EN_OFFSET                                                     (1903)
  #define RTL8390_SDS0_1_XSG1_SR8_CFG_EEE_PWRSAV_EN_MASK                                                       (0x1 << RTL8390_SDS0_1_XSG1_SR8_CFG_EEE_PWRSAV_EN_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR8_REG_EEE_SDS_AN_OFFSET                                                        (1902)
  #define RTL8390_SDS0_1_XSG1_SR8_REG_EEE_SDS_AN_MASK                                                          (0x1 << RTL8390_SDS0_1_XSG1_SR8_REG_EEE_SDS_AN_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR8_REG_C3_TIMER_OFFSET                                                          (1899)
  #define RTL8390_SDS0_1_XSG1_SR8_REG_C3_TIMER_MASK                                                            (0x7 << RTL8390_SDS0_1_XSG1_SR8_REG_C3_TIMER_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR8_REG_C2_TIMER_OFFSET                                                          (1896)
  #define RTL8390_SDS0_1_XSG1_SR8_REG_C2_TIMER_MASK                                                            (0x7 << RTL8390_SDS0_1_XSG1_SR8_REG_C2_TIMER_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR8_REG_C1_TIMER_OFFSET                                                          (1893)
  #define RTL8390_SDS0_1_XSG1_SR8_REG_C1_TIMER_MASK                                                            (0x7 << RTL8390_SDS0_1_XSG1_SR8_REG_C1_TIMER_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR8_REG_C0_TIMER_OFFSET                                                          (1890)
  #define RTL8390_SDS0_1_XSG1_SR8_REG_C0_TIMER_MASK                                                            (0x7 << RTL8390_SDS0_1_XSG1_SR8_REG_C0_TIMER_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR8_CFG_MAC_C1_CHG_RESTC3_OFFSET                                                 (1889)
  #define RTL8390_SDS0_1_XSG1_SR8_CFG_MAC_C1_CHG_RESTC3_MASK                                                   (0x1 << RTL8390_SDS0_1_XSG1_SR8_CFG_MAC_C1_CHG_RESTC3_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR8_CFG_PHY_GO_C1_COND_SPC_OFFSET                                                (1888)
  #define RTL8390_SDS0_1_XSG1_SR8_CFG_PHY_GO_C1_COND_SPC_MASK                                                  (0x1 << RTL8390_SDS0_1_XSG1_SR8_CFG_PHY_GO_C1_COND_SPC_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR11_CFG_EEE_DBG_CNT_OFFSET                                                      (1872)
  #define RTL8390_SDS0_1_XSG1_SR11_CFG_EEE_DBG_CNT_MASK                                                        (0xFFFF << RTL8390_SDS0_1_XSG1_SR11_CFG_EEE_DBG_CNT_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR10_CFG_RG10X1512_OFFSET                                                        (1868)
  #define RTL8390_SDS0_1_XSG1_SR10_CFG_RG10X1512_MASK                                                          (0xF << RTL8390_SDS0_1_XSG1_SR10_CFG_RG10X1512_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR10_QSGMII_NO_DILE2_OFFSET                                                      (1867)
  #define RTL8390_SDS0_1_XSG1_SR10_QSGMII_NO_DILE2_MASK                                                        (0x1 << RTL8390_SDS0_1_XSG1_SR10_QSGMII_NO_DILE2_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR10_QSGMII_EEE_SEL_OFFSET                                                       (1866)
  #define RTL8390_SDS0_1_XSG1_SR10_QSGMII_EEE_SEL_MASK                                                         (0x1 << RTL8390_SDS0_1_XSG1_SR10_QSGMII_EEE_SEL_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR10_QSGMII_LPI_TX_EN_OFFSET                                                     (1865)
  #define RTL8390_SDS0_1_XSG1_SR10_QSGMII_LPI_TX_EN_MASK                                                       (0x1 << RTL8390_SDS0_1_XSG1_SR10_QSGMII_LPI_TX_EN_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR10_QSGMII_LPI_RX_EN_OFFSET                                                     (1864)
  #define RTL8390_SDS0_1_XSG1_SR10_QSGMII_LPI_RX_EN_MASK                                                       (0x1 << RTL8390_SDS0_1_XSG1_SR10_QSGMII_LPI_RX_EN_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR10_QSGMII_INB_EN_OFFSET                                                        (1863)
  #define RTL8390_SDS0_1_XSG1_SR10_QSGMII_INB_EN_MASK                                                          (0x1 << RTL8390_SDS0_1_XSG1_SR10_QSGMII_INB_EN_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR10_QSGMII_RXER_SEL_OFFSET                                                      (1862)
  #define RTL8390_SDS0_1_XSG1_SR10_QSGMII_RXER_SEL_MASK                                                        (0x1 << RTL8390_SDS0_1_XSG1_SR10_QSGMII_RXER_SEL_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR10_CFG_FAST_TIMER_OFFSET                                                       (1860)
  #define RTL8390_SDS0_1_XSG1_SR10_CFG_FAST_TIMER_MASK                                                         (0x3 << RTL8390_SDS0_1_XSG1_SR10_CFG_FAST_TIMER_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR10_EEE_LINK_FASTER_OFFSET                                                      (1856)
  #define RTL8390_SDS0_1_XSG1_SR10_EEE_LINK_FASTER_MASK                                                        (0xF << RTL8390_SDS0_1_XSG1_SR10_EEE_LINK_FASTER_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR13_SDS_LK_TIME_OFFSET                                                          (1848)
  #define RTL8390_SDS0_1_XSG1_SR13_SDS_LK_TIME_MASK                                                            (0xFF << RTL8390_SDS0_1_XSG1_SR13_SDS_LK_TIME_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR13_CFG_APXT_TMP_OFFSET                                                         (1840)
  #define RTL8390_SDS0_1_XSG1_SR13_CFG_APXT_TMP_MASK                                                           (0xFF << RTL8390_SDS0_1_XSG1_SR13_CFG_APXT_TMP_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR12_CFG_INB_TIMEOUT_OFFSET                                                      (1832)
  #define RTL8390_SDS0_1_XSG1_SR12_CFG_INB_TIMEOUT_MASK                                                        (0xFF << RTL8390_SDS0_1_XSG1_SR12_CFG_INB_TIMEOUT_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR12_ABILITY_OFFSET                                                              (1828)
  #define RTL8390_SDS0_1_XSG1_SR12_ABILITY_MASK                                                                (0xF << RTL8390_SDS0_1_XSG1_SR12_ABILITY_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR12_RDM_ALGOR_OFFSET                                                            (1827)
  #define RTL8390_SDS0_1_XSG1_SR12_RDM_ALGOR_MASK                                                              (0x1 << RTL8390_SDS0_1_XSG1_SR12_RDM_ALGOR_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR12_SD_DET_ALGOR_OFFSET                                                         (1826)
  #define RTL8390_SDS0_1_XSG1_SR12_SD_DET_ALGOR_MASK                                                           (0x1 << RTL8390_SDS0_1_XSG1_SR12_SD_DET_ALGOR_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR12_AUTO_DET_ALGOR_OFFSET                                                       (1825)
  #define RTL8390_SDS0_1_XSG1_SR12_AUTO_DET_ALGOR_MASK                                                         (0x1 << RTL8390_SDS0_1_XSG1_SR12_AUTO_DET_ALGOR_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR12_SEND_NP_ON_OFFSET                                                           (1824)
  #define RTL8390_SDS0_1_XSG1_SR12_SEND_NP_ON_MASK                                                             (0x1 << RTL8390_SDS0_1_XSG1_SR12_SEND_NP_ON_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR15_CFG_INBAND_MASTER_0_OFFSET                                                  (1808)
  #define RTL8390_SDS0_1_XSG1_SR15_CFG_INBAND_MASTER_0_MASK                                                    (0xFFFF << RTL8390_SDS0_1_XSG1_SR15_CFG_INBAND_MASTER_0_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR14_CFG_SPDUP_OFFSET                                                            (1807)
  #define RTL8390_SDS0_1_XSG1_SR14_CFG_SPDUP_MASK                                                              (0x1 << RTL8390_SDS0_1_XSG1_SR14_CFG_SPDUP_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR14_CFG_SPDUP_FIB100_OFFSET                                                     (1806)
  #define RTL8390_SDS0_1_XSG1_SR14_CFG_SPDUP_FIB100_MASK                                                       (0x1 << RTL8390_SDS0_1_XSG1_SR14_CFG_SPDUP_FIB100_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR14_CFG_RXSLEEP_TMROUT_OFFSET                                                   (1805)
  #define RTL8390_SDS0_1_XSG1_SR14_CFG_RXSLEEP_TMROUT_MASK                                                     (0x1 << RTL8390_SDS0_1_XSG1_SR14_CFG_RXSLEEP_TMROUT_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR14_SEL_CALIBOK_OFFSET                                                          (1804)
  #define RTL8390_SDS0_1_XSG1_SR14_SEL_CALIBOK_MASK                                                            (0x1 << RTL8390_SDS0_1_XSG1_SR14_SEL_CALIBOK_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR14_SEL_SDET_OFFSET                                                             (1803)
  #define RTL8390_SDS0_1_XSG1_SR14_SEL_SDET_MASK                                                               (0x1 << RTL8390_SDS0_1_XSG1_SR14_SEL_SDET_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR14_SEL_ANOK_OFFSET                                                             (1802)
  #define RTL8390_SDS0_1_XSG1_SR14_SEL_ANOK_MASK                                                               (0x1 << RTL8390_SDS0_1_XSG1_SR14_SEL_ANOK_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR14_CFG_SEL_ODD_BIT_OFFSET                                                      (1801)
  #define RTL8390_SDS0_1_XSG1_SR14_CFG_SEL_ODD_BIT_MASK                                                        (0x1 << RTL8390_SDS0_1_XSG1_SR14_CFG_SEL_ODD_BIT_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR14_CFG_FRC_LD_VALUE_OFFSET                                                     (1800)
  #define RTL8390_SDS0_1_XSG1_SR14_CFG_FRC_LD_VALUE_MASK                                                       (0x1 << RTL8390_SDS0_1_XSG1_SR14_CFG_FRC_LD_VALUE_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR14_CFG_FRC_LD_OFFSET                                                           (1799)
  #define RTL8390_SDS0_1_XSG1_SR14_CFG_FRC_LD_MASK                                                             (0x1 << RTL8390_SDS0_1_XSG1_SR14_CFG_FRC_LD_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR14_CFG_SGMI_CK1MS_EN_OFFSET                                                    (1798)
  #define RTL8390_SDS0_1_XSG1_SR14_CFG_SGMI_CK1MS_EN_MASK                                                      (0x1 << RTL8390_SDS0_1_XSG1_SR14_CFG_SGMI_CK1MS_EN_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR14_CFG_LINK_TMR_SGMII_SEL_OFFSET                                               (1795)
  #define RTL8390_SDS0_1_XSG1_SR14_CFG_LINK_TMR_SGMII_SEL_MASK                                                 (0x7 << RTL8390_SDS0_1_XSG1_SR14_CFG_LINK_TMR_SGMII_SEL_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR14_CFG_LINK_TMR_NORM_SEL_OFFSET                                                (1792)
  #define RTL8390_SDS0_1_XSG1_SR14_CFG_LINK_TMR_NORM_SEL_MASK                                                  (0x7 << RTL8390_SDS0_1_XSG1_SR14_CFG_LINK_TMR_NORM_SEL_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR17_MACRDVLD_OFFSET                                                             (1791)
  #define RTL8390_SDS0_1_XSG1_SR17_MACRDVLD_MASK                                                               (0x1 << RTL8390_SDS0_1_XSG1_SR17_MACRDVLD_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR17_MACRDABT_OFFSET                                                             (1790)
  #define RTL8390_SDS0_1_XSG1_SR17_MACRDABT_MASK                                                               (0x1 << RTL8390_SDS0_1_XSG1_SR17_MACRDABT_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR17_CFG_INBAND_MASTER_2_OFFSET                                                  (1776)
  #define RTL8390_SDS0_1_XSG1_SR17_CFG_INBAND_MASTER_2_MASK                                                    (0x3FFF << RTL8390_SDS0_1_XSG1_SR17_CFG_INBAND_MASTER_2_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR16_CFG_INBAND_MASTER_1_OFFSET                                                  (1760)
  #define RTL8390_SDS0_1_XSG1_SR16_CFG_INBAND_MASTER_1_MASK                                                    (0xFFFF << RTL8390_SDS0_1_XSG1_SR16_CFG_INBAND_MASTER_1_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR19_CFG_RSGP_TXCFG_MAC_OFFSET                                                   (1744)
  #define RTL8390_SDS0_1_XSG1_SR19_CFG_RSGP_TXCFG_MAC_MASK                                                     (0xFFFF << RTL8390_SDS0_1_XSG1_SR19_CFG_RSGP_TXCFG_MAC_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR18_CFG_RSGP_TXCFG_PHY_OFFSET                                                   (1728)
  #define RTL8390_SDS0_1_XSG1_SR18_CFG_RSGP_TXCFG_PHY_MASK                                                     (0xFFFF << RTL8390_SDS0_1_XSG1_SR18_CFG_RSGP_TXCFG_PHY_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR21_CFG_SGM_TXCFG_MAC_OFFSET                                                    (1712)
  #define RTL8390_SDS0_1_XSG1_SR21_CFG_SGM_TXCFG_MAC_MASK                                                      (0xFFFF << RTL8390_SDS0_1_XSG1_SR21_CFG_SGM_TXCFG_MAC_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR20_CFG_SGM_TXCFG_PHY_OFFSET                                                    (1696)
  #define RTL8390_SDS0_1_XSG1_SR20_CFG_SGM_TXCFG_PHY_MASK                                                      (0xFFFF << RTL8390_SDS0_1_XSG1_SR20_CFG_SGM_TXCFG_PHY_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR23_CFG_FIB2G_TXCFG_P1_OFFSET                                                   (1680)
  #define RTL8390_SDS0_1_XSG1_SR23_CFG_FIB2G_TXCFG_P1_MASK                                                     (0xFFFF << RTL8390_SDS0_1_XSG1_SR23_CFG_FIB2G_TXCFG_P1_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR22_CFG_FIB2G_TXCFG_P0_OFFSET                                                   (1664)
  #define RTL8390_SDS0_1_XSG1_SR22_CFG_FIB2G_TXCFG_P0_MASK                                                     (0xFFFF << RTL8390_SDS0_1_XSG1_SR22_CFG_FIB2G_TXCFG_P0_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR25_CFG_FIB2G_TXCFG_NP_P1_OFFSET                                                (1648)
  #define RTL8390_SDS0_1_XSG1_SR25_CFG_FIB2G_TXCFG_NP_P1_MASK                                                  (0xFFFF << RTL8390_SDS0_1_XSG1_SR25_CFG_FIB2G_TXCFG_NP_P1_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR24_CFG_FIB2G_TXCFG_NP_P0_OFFSET                                                (1632)
  #define RTL8390_SDS0_1_XSG1_SR24_CFG_FIB2G_TXCFG_NP_P0_MASK                                                  (0xFFFF << RTL8390_SDS0_1_XSG1_SR24_CFG_FIB2G_TXCFG_NP_P0_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR27_CFG_DBG_OUT_ECO1_OFFSET                                                     (1616)
  #define RTL8390_SDS0_1_XSG1_SR27_CFG_DBG_OUT_ECO1_MASK                                                       (0xFFFF << RTL8390_SDS0_1_XSG1_SR27_CFG_DBG_OUT_ECO1_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR26_IP_VERSION_OFFSET                                                           (1608)
  #define RTL8390_SDS0_1_XSG1_SR26_IP_VERSION_MASK                                                             (0xFF << RTL8390_SDS0_1_XSG1_SR26_IP_VERSION_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR26_SDS_MODE_OFFSET                                                             (1600)
  #define RTL8390_SDS0_1_XSG1_SR26_SDS_MODE_MASK                                                               (0xFF << RTL8390_SDS0_1_XSG1_SR26_SDS_MODE_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR29_CFG_SDS_DBG_OUT_0_OFFSET                                                    (1584)
  #define RTL8390_SDS0_1_XSG1_SR29_CFG_SDS_DBG_OUT_0_MASK                                                      (0xFFFF << RTL8390_SDS0_1_XSG1_SR29_CFG_SDS_DBG_OUT_0_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR28_CFG_PHY_GO_C2_COND_SPC_OFFSET                                               (1583)
  #define RTL8390_SDS0_1_XSG1_SR28_CFG_PHY_GO_C2_COND_SPC_MASK                                                 (0x1 << RTL8390_SDS0_1_XSG1_SR28_CFG_PHY_GO_C2_COND_SPC_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR28_CFG_ERRMSK_NOSIG_OFFSET                                                     (1582)
  #define RTL8390_SDS0_1_XSG1_SR28_CFG_ERRMSK_NOSIG_MASK                                                       (0x1 << RTL8390_SDS0_1_XSG1_SR28_CFG_ERRMSK_NOSIG_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR28_RM_LPK_EVEN_BITS_OFFSET                                                     (1581)
  #define RTL8390_SDS0_1_XSG1_SR28_RM_LPK_EVEN_BITS_MASK                                                       (0x1 << RTL8390_SDS0_1_XSG1_SR28_RM_LPK_EVEN_BITS_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR28_CFG_QSGMII_PARITY_CHK_OFFSET                                                (1580)
  #define RTL8390_SDS0_1_XSG1_SR28_CFG_QSGMII_PARITY_CHK_MASK                                                  (0x1 << RTL8390_SDS0_1_XSG1_SR28_CFG_QSGMII_PARITY_CHK_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR28_CFG_DBG_S0_OFFSET                                                           (1579)
  #define RTL8390_SDS0_1_XSG1_SR28_CFG_DBG_S0_MASK                                                             (0x1 << RTL8390_SDS0_1_XSG1_SR28_CFG_DBG_S0_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR28_CFG_SDS_DBG_EN_OFFSET                                                       (1578)
  #define RTL8390_SDS0_1_XSG1_SR28_CFG_SDS_DBG_EN_MASK                                                         (0x1 << RTL8390_SDS0_1_XSG1_SR28_CFG_SDS_DBG_EN_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR28_CFG_SDS_DBG_SEL_OFFSET                                                      (1568)
  #define RTL8390_SDS0_1_XSG1_SR28_CFG_SDS_DBG_SEL_MASK                                                        (0x3FF << RTL8390_SDS0_1_XSG1_SR28_CFG_SDS_DBG_SEL_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SR30_CFG_SDS_DBG_OUT_1_OFFSET                                                    (1536)
  #define RTL8390_SDS0_1_XSG1_SR30_CFG_SDS_DBG_OUT_1_MASK                                                      (0xFFFF << RTL8390_SDS0_1_XSG1_SR30_CFG_SDS_DBG_OUT_1_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SRE1_ANA_RG1X_OFFSET                                                             (1520)
  #define RTL8390_SDS0_1_XSG1_SRE1_ANA_RG1X_MASK                                                               (0xFFFF << RTL8390_SDS0_1_XSG1_SRE1_ANA_RG1X_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SRE0_ANA_RG0X_OFFSET                                                             (1504)
  #define RTL8390_SDS0_1_XSG1_SRE0_ANA_RG0X_MASK                                                               (0xFFFF << RTL8390_SDS0_1_XSG1_SRE0_ANA_RG0X_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SRE3_ANA_RG3X_OFFSET                                                             (1488)
  #define RTL8390_SDS0_1_XSG1_SRE3_ANA_RG3X_MASK                                                               (0xFFFF << RTL8390_SDS0_1_XSG1_SRE3_ANA_RG3X_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SRE2_ANA_RG2X_OFFSET                                                             (1472)
  #define RTL8390_SDS0_1_XSG1_SRE2_ANA_RG2X_MASK                                                               (0xFFFF << RTL8390_SDS0_1_XSG1_SRE2_ANA_RG2X_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SRE5_ANA_RG5X_OFFSET                                                             (1456)
  #define RTL8390_SDS0_1_XSG1_SRE5_ANA_RG5X_MASK                                                               (0xFFFF << RTL8390_SDS0_1_XSG1_SRE5_ANA_RG5X_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SRE4_ANA_RG4X_OFFSET                                                             (1440)
  #define RTL8390_SDS0_1_XSG1_SRE4_ANA_RG4X_MASK                                                               (0xFFFF << RTL8390_SDS0_1_XSG1_SRE4_ANA_RG4X_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SRE7_ANA_RG7X_OFFSET                                                             (1424)
  #define RTL8390_SDS0_1_XSG1_SRE7_ANA_RG7X_MASK                                                               (0xFFFF << RTL8390_SDS0_1_XSG1_SRE7_ANA_RG7X_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SRE6_ANA_RG6X_OFFSET                                                             (1408)
  #define RTL8390_SDS0_1_XSG1_SRE6_ANA_RG6X_MASK                                                               (0xFFFF << RTL8390_SDS0_1_XSG1_SRE6_ANA_RG6X_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SRE9_ANA_RG9X_OFFSET                                                             (1392)
  #define RTL8390_SDS0_1_XSG1_SRE9_ANA_RG9X_MASK                                                               (0xFFFF << RTL8390_SDS0_1_XSG1_SRE9_ANA_RG9X_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SRE8_ANA_RG8X_OFFSET                                                             (1376)
  #define RTL8390_SDS0_1_XSG1_SRE8_ANA_RG8X_MASK                                                               (0xFFFF << RTL8390_SDS0_1_XSG1_SRE8_ANA_RG8X_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SRE11_ANA_RG11X_OFFSET                                                           (1360)
  #define RTL8390_SDS0_1_XSG1_SRE11_ANA_RG11X_MASK                                                             (0xFFFF << RTL8390_SDS0_1_XSG1_SRE11_ANA_RG11X_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SRE10_ANA_RG10X_OFFSET                                                           (1344)
  #define RTL8390_SDS0_1_XSG1_SRE10_ANA_RG10X_MASK                                                             (0xFFFF << RTL8390_SDS0_1_XSG1_SRE10_ANA_RG10X_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SRE13_CFG_NEG_GTXC_OFFSET                                                        (1343)
  #define RTL8390_SDS0_1_XSG1_SRE13_CFG_NEG_GTXC_MASK                                                          (0x1 << RTL8390_SDS0_1_XSG1_SRE13_CFG_NEG_GTXC_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SRE13_CFG_LP_CNT_2_OFFSET                                                        (1339)
  #define RTL8390_SDS0_1_XSG1_SRE13_CFG_LP_CNT_2_MASK                                                          (0xF << RTL8390_SDS0_1_XSG1_SRE13_CFG_LP_CNT_2_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SRE13_CFG_EPON_SYNC_SM_OFFSET                                                    (1338)
  #define RTL8390_SDS0_1_XSG1_SRE13_CFG_EPON_SYNC_SM_MASK                                                      (0x1 << RTL8390_SDS0_1_XSG1_SRE13_CFG_EPON_SYNC_SM_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SRE13_CFG_DY_OFFSET                                                              (1328)
  #define RTL8390_SDS0_1_XSG1_SRE13_CFG_DY_MASK                                                                (0x3FF << RTL8390_SDS0_1_XSG1_SRE13_CFG_DY_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SRE12_ANA_RG12X_OFFSET                                                           (1315)
  #define RTL8390_SDS0_1_XSG1_SRE12_ANA_RG12X_MASK                                                             (0x1FFF << RTL8390_SDS0_1_XSG1_SRE12_ANA_RG12X_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SRE12_CFG_IPG_CNT_OFFSET                                                         (1312)
  #define RTL8390_SDS0_1_XSG1_SRE12_CFG_IPG_CNT_MASK                                                           (0x7 << RTL8390_SDS0_1_XSG1_SRE12_CFG_IPG_CNT_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SRE15_ANA_RG15X_OFFSET                                                           (1311)
  #define RTL8390_SDS0_1_XSG1_SRE15_ANA_RG15X_MASK                                                             (0x1 << RTL8390_SDS0_1_XSG1_SRE15_ANA_RG15X_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SRE15_CFG_LP_CNT_1_OFFSET                                                        (1307)
  #define RTL8390_SDS0_1_XSG1_SRE15_CFG_LP_CNT_1_MASK                                                          (0xF << RTL8390_SDS0_1_XSG1_SRE15_CFG_LP_CNT_1_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SRE15_CFG_EPON_OFFSET                                                            (1306)
  #define RTL8390_SDS0_1_XSG1_SRE15_CFG_EPON_MASK                                                              (0x1 << RTL8390_SDS0_1_XSG1_SRE15_CFG_EPON_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SRE15_CFG_DX_OFFSET                                                              (1296)
  #define RTL8390_SDS0_1_XSG1_SRE15_CFG_DX_MASK                                                                (0x3FF << RTL8390_SDS0_1_XSG1_SRE15_CFG_DX_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SRE14_ANA_RG14X_OFFSET                                                           (1280)
  #define RTL8390_SDS0_1_XSG1_SRE14_ANA_RG14X_MASK                                                             (0xFFFF << RTL8390_SDS0_1_XSG1_SRE14_ANA_RG14X_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SRE16_CFG_DY_8B_OFFSET                                                           (1256)
  #define RTL8390_SDS0_1_XSG1_SRE16_CFG_DY_8B_MASK                                                             (0xFF << RTL8390_SDS0_1_XSG1_SRE16_CFG_DY_8B_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SRE16_CFG_DX_8B_OFFSET                                                           (1248)
  #define RTL8390_SDS0_1_XSG1_SRE16_CFG_DX_8B_MASK                                                             (0xFF << RTL8390_SDS0_1_XSG1_SRE16_CFG_DX_8B_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SRE25_ALL_SYMBOLERR_CNT_OFFSET                                                   (1144)
  #define RTL8390_SDS0_1_XSG1_SRE25_ALL_SYMBOLERR_CNT_MASK                                                     (0xFF << RTL8390_SDS0_1_XSG1_SRE25_ALL_SYMBOLERR_CNT_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SRE25_MUX_SYMBOLERR_CNT_OFFSET                                                   (1136)
  #define RTL8390_SDS0_1_XSG1_SRE25_MUX_SYMBOLERR_CNT_MASK                                                     (0xFF << RTL8390_SDS0_1_XSG1_SRE25_MUX_SYMBOLERR_CNT_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SRE24_CFG_SD_H_OFFSET                                                            (1135)
  #define RTL8390_SDS0_1_XSG1_SRE24_CFG_SD_H_MASK                                                              (0x1 << RTL8390_SDS0_1_XSG1_SRE24_CFG_SD_H_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SRE24_CFG_RG24X14_OFFSET                                                         (1134)
  #define RTL8390_SDS0_1_XSG1_SRE24_CFG_RG24X14_MASK                                                           (0x1 << RTL8390_SDS0_1_XSG1_SRE24_CFG_RG24X14_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SRE24_CFG_HYSDET_OFFSET                                                          (1130)
  #define RTL8390_SDS0_1_XSG1_SRE24_CFG_HYSDET_MASK                                                            (0xF << RTL8390_SDS0_1_XSG1_SRE24_CFG_HYSDET_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SRE24_CFG_D2A_LPK_OFFSET                                                         (1129)
  #define RTL8390_SDS0_1_XSG1_SRE24_CFG_D2A_LPK_MASK                                                           (0x1 << RTL8390_SDS0_1_XSG1_SRE24_CFG_D2A_LPK_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SRE24_CFG_HAM_PTR_OFFSET                                                         (1128)
  #define RTL8390_SDS0_1_XSG1_SRE24_CFG_HAM_PTR_MASK                                                           (0x1 << RTL8390_SDS0_1_XSG1_SRE24_CFG_HAM_PTR_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SRE24_CFG_ENTX_OFFSET                                                            (1127)
  #define RTL8390_SDS0_1_XSG1_SRE24_CFG_ENTX_MASK                                                              (0x1 << RTL8390_SDS0_1_XSG1_SRE24_CFG_ENTX_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SRE24_CFG_CMALI_SIG_OFFSET                                                       (1126)
  #define RTL8390_SDS0_1_XSG1_SRE24_CFG_CMALI_SIG_MASK                                                         (0x1 << RTL8390_SDS0_1_XSG1_SRE24_CFG_CMALI_SIG_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SRE24_CFG_TMR_ALI_OFFSET                                                         (1123)
  #define RTL8390_SDS0_1_XSG1_SRE24_CFG_TMR_ALI_MASK                                                           (0x7 << RTL8390_SDS0_1_XSG1_SRE24_CFG_TMR_ALI_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SRE24_CFG_SYMBOLERR_CNT_OFFSET                                                   (1120)
  #define RTL8390_SDS0_1_XSG1_SRE24_CFG_SYMBOLERR_CNT_MASK                                                     (0x7 << RTL8390_SDS0_1_XSG1_SRE24_CFG_SYMBOLERR_CNT_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SRE27_CFG_DBG_STATUS_ECO_0_OFFSET                                                (1104)
  #define RTL8390_SDS0_1_XSG1_SRE27_CFG_DBG_STATUS_ECO_0_MASK                                                  (0xFFFF << RTL8390_SDS0_1_XSG1_SRE27_CFG_DBG_STATUS_ECO_0_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SRE26_P3LNKDOWNCNT_OFFSET                                                        (1100)
  #define RTL8390_SDS0_1_XSG1_SRE26_P3LNKDOWNCNT_MASK                                                          (0xF << RTL8390_SDS0_1_XSG1_SRE26_P3LNKDOWNCNT_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SRE26_P2LNKDOWNCNT_OFFSET                                                        (1096)
  #define RTL8390_SDS0_1_XSG1_SRE26_P2LNKDOWNCNT_MASK                                                          (0xF << RTL8390_SDS0_1_XSG1_SRE26_P2LNKDOWNCNT_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SRE26_P1LNKDOWNCNT_OFFSET                                                        (1092)
  #define RTL8390_SDS0_1_XSG1_SRE26_P1LNKDOWNCNT_MASK                                                          (0xF << RTL8390_SDS0_1_XSG1_SRE26_P1LNKDOWNCNT_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SRE26_P0LNKDOWNCNT_OFFSET                                                        (1088)
  #define RTL8390_SDS0_1_XSG1_SRE26_P0LNKDOWNCNT_MASK                                                          (0xF << RTL8390_SDS0_1_XSG1_SRE26_P0LNKDOWNCNT_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SRE29_CFG_DBG_STATUS_ECO_2_OFFSET                                                (1081)
  #define RTL8390_SDS0_1_XSG1_SRE29_CFG_DBG_STATUS_ECO_2_MASK                                                  (0x7F << RTL8390_SDS0_1_XSG1_SRE29_CFG_DBG_STATUS_ECO_2_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SRE29_SIGNOK_LAT_OFFSET                                                          (1080)
  #define RTL8390_SDS0_1_XSG1_SRE29_SIGNOK_LAT_MASK                                                            (0x1 << RTL8390_SDS0_1_XSG1_SRE29_SIGNOK_LAT_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SRE29_LINKOK_LAT_OFFSET                                                          (1076)
  #define RTL8390_SDS0_1_XSG1_SRE29_LINKOK_LAT_MASK                                                            (0xF << RTL8390_SDS0_1_XSG1_SRE29_LINKOK_LAT_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SRE29_SYNCOK_LAT_OFFSET                                                          (1072)
  #define RTL8390_SDS0_1_XSG1_SRE29_SYNCOK_LAT_MASK                                                            (0xF << RTL8390_SDS0_1_XSG1_SRE29_SYNCOK_LAT_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SRE28_CFG_DBG_STATUS_ECO_1_OFFSET                                                (1056)
  #define RTL8390_SDS0_1_XSG1_SRE28_CFG_DBG_STATUS_ECO_1_MASK                                                  (0xFFFF << RTL8390_SDS0_1_XSG1_SRE28_CFG_DBG_STATUS_ECO_1_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SRE30_CFG_DBG_STATUS_ECO_3_OFFSET                                                (1033)
  #define RTL8390_SDS0_1_XSG1_SRE30_CFG_DBG_STATUS_ECO_3_MASK                                                  (0x7F << RTL8390_SDS0_1_XSG1_SRE30_CFG_DBG_STATUS_ECO_3_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SRE30_SIGNOKSTAT_OFFSET                                                          (1032)
  #define RTL8390_SDS0_1_XSG1_SRE30_SIGNOKSTAT_MASK                                                            (0x1 << RTL8390_SDS0_1_XSG1_SRE30_SIGNOKSTAT_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SRE30_LINKOKSTAT_OFFSET                                                          (1028)
  #define RTL8390_SDS0_1_XSG1_SRE30_LINKOKSTAT_MASK                                                            (0xF << RTL8390_SDS0_1_XSG1_SRE30_LINKOKSTAT_OFFSET)
  #define RTL8390_SDS0_1_XSG1_SRE30_SYNCOKSTAT_OFFSET                                                          (1024)
  #define RTL8390_SDS0_1_XSG1_SRE30_SYNCOKSTAT_MASK                                                            (0xF << RTL8390_SDS0_1_XSG1_SRE30_SYNCOKSTAT_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FR1_CAPBILITY_OFFSET                                                             (1014)
  #define RTL8390_SDS0_1_XSG1_FR1_CAPBILITY_MASK                                                               (0x3FF << RTL8390_SDS0_1_XSG1_FR1_CAPBILITY_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FR1_AN_COMPLETE_OFFSET                                                           (1013)
  #define RTL8390_SDS0_1_XSG1_FR1_AN_COMPLETE_MASK                                                             (0x1 << RTL8390_SDS0_1_XSG1_FR1_AN_COMPLETE_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FR1_R_FAULT_OFFSET                                                               (1012)
  #define RTL8390_SDS0_1_XSG1_FR1_R_FAULT_MASK                                                                 (0x1 << RTL8390_SDS0_1_XSG1_FR1_R_FAULT_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FR1_NWAY_ABILITY_OFFSET                                                          (1011)
  #define RTL8390_SDS0_1_XSG1_FR1_NWAY_ABILITY_MASK                                                            (0x1 << RTL8390_SDS0_1_XSG1_FR1_NWAY_ABILITY_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FR1_LINK_STATUS_OFFSET                                                           (1010)
  #define RTL8390_SDS0_1_XSG1_FR1_LINK_STATUS_MASK                                                             (0x1 << RTL8390_SDS0_1_XSG1_FR1_LINK_STATUS_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FR1_JABBER_DETECT_OFFSET                                                         (1009)
  #define RTL8390_SDS0_1_XSG1_FR1_JABBER_DETECT_MASK                                                           (0x1 << RTL8390_SDS0_1_XSG1_FR1_JABBER_DETECT_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FR1_EXTENDED_CAPBILITY_OFFSET                                                    (1008)
  #define RTL8390_SDS0_1_XSG1_FR1_EXTENDED_CAPBILITY_MASK                                                      (0x1 << RTL8390_SDS0_1_XSG1_FR1_EXTENDED_CAPBILITY_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FR0_CFG_FIB_RST_OFFSET                                                           (1007)
  #define RTL8390_SDS0_1_XSG1_FR0_CFG_FIB_RST_MASK                                                             (0x1 << RTL8390_SDS0_1_XSG1_FR0_CFG_FIB_RST_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FR0_CFG_FIB_LPK_OFFSET                                                           (1006)
  #define RTL8390_SDS0_1_XSG1_FR0_CFG_FIB_LPK_MASK                                                             (0x1 << RTL8390_SDS0_1_XSG1_FR0_CFG_FIB_LPK_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FR0_CFG_FIB_SPD_RD_00_OFFSET                                                     (1005)
  #define RTL8390_SDS0_1_XSG1_FR0_CFG_FIB_SPD_RD_00_MASK                                                       (0x1 << RTL8390_SDS0_1_XSG1_FR0_CFG_FIB_SPD_RD_00_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FR0_CFG_FIB_ANEN_OFFSET                                                          (1004)
  #define RTL8390_SDS0_1_XSG1_FR0_CFG_FIB_ANEN_MASK                                                            (0x1 << RTL8390_SDS0_1_XSG1_FR0_CFG_FIB_ANEN_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FR0_CFG_FIB_PDOWN_OFFSET                                                         (1003)
  #define RTL8390_SDS0_1_XSG1_FR0_CFG_FIB_PDOWN_MASK                                                           (0x1 << RTL8390_SDS0_1_XSG1_FR0_CFG_FIB_PDOWN_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FR0_CFG_FIB_ISO_OFFSET                                                           (1002)
  #define RTL8390_SDS0_1_XSG1_FR0_CFG_FIB_ISO_MASK                                                             (0x1 << RTL8390_SDS0_1_XSG1_FR0_CFG_FIB_ISO_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FR0_CFG_FIB_RESTART_OFFSET                                                       (1001)
  #define RTL8390_SDS0_1_XSG1_FR0_CFG_FIB_RESTART_MASK                                                         (0x1 << RTL8390_SDS0_1_XSG1_FR0_CFG_FIB_RESTART_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FR0_CFG_FIB_FULLDUP_OFFSET                                                       (1000)
  #define RTL8390_SDS0_1_XSG1_FR0_CFG_FIB_FULLDUP_MASK                                                         (0x1 << RTL8390_SDS0_1_XSG1_FR0_CFG_FIB_FULLDUP_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FR0_CFG_FIB_SPD_RD_01_OFFSET                                                     (998)
  #define RTL8390_SDS0_1_XSG1_FR0_CFG_FIB_SPD_RD_01_MASK                                                       (0x1 << RTL8390_SDS0_1_XSG1_FR0_CFG_FIB_SPD_RD_01_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FR0_CFG_FIB_FRCTX_OFFSET                                                         (997)
  #define RTL8390_SDS0_1_XSG1_FR0_CFG_FIB_FRCTX_MASK                                                           (0x1 << RTL8390_SDS0_1_XSG1_FR0_CFG_FIB_FRCTX_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FR3_REALTEK_OUI_0500_OFFSET                                                      (986)
  #define RTL8390_SDS0_1_XSG1_FR3_REALTEK_OUI_0500_MASK                                                        (0x3F << RTL8390_SDS0_1_XSG1_FR3_REALTEK_OUI_0500_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FR3_MODEL_NO_0500_OFFSET                                                         (980)
  #define RTL8390_SDS0_1_XSG1_FR3_MODEL_NO_0500_MASK                                                           (0x3F << RTL8390_SDS0_1_XSG1_FR3_MODEL_NO_0500_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FR3_REVISION_NO_0300_OFFSET                                                      (976)
  #define RTL8390_SDS0_1_XSG1_FR3_REVISION_NO_0300_MASK                                                        (0xF << RTL8390_SDS0_1_XSG1_FR3_REVISION_NO_0300_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FR2_REALTEK_OUI_2106_OFFSET                                                      (960)
  #define RTL8390_SDS0_1_XSG1_FR2_REALTEK_OUI_2106_MASK                                                        (0xFFFF << RTL8390_SDS0_1_XSG1_FR2_REALTEK_OUI_2106_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FR5_RX_CFG_REG_OFFSET                                                            (944)
  #define RTL8390_SDS0_1_XSG1_FR5_RX_CFG_REG_MASK                                                              (0xFFFF << RTL8390_SDS0_1_XSG1_FR5_RX_CFG_REG_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FR4_TX_CFG_REG_OFFSET                                                            (928)
  #define RTL8390_SDS0_1_XSG1_FR4_TX_CFG_REG_MASK                                                              (0xFFFF << RTL8390_SDS0_1_XSG1_FR4_TX_CFG_REG_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FR7_MR_NP_TX_OFFSET                                                              (912)
  #define RTL8390_SDS0_1_XSG1_FR7_MR_NP_TX_MASK                                                                (0xFFFF << RTL8390_SDS0_1_XSG1_FR7_MR_NP_TX_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FR6_FIB_NP_EN_OFFSET                                                             (898)
  #define RTL8390_SDS0_1_XSG1_FR6_FIB_NP_EN_MASK                                                               (0x1 << RTL8390_SDS0_1_XSG1_FR6_FIB_NP_EN_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FR6_RXPAGE_OFFSET                                                                (897)
  #define RTL8390_SDS0_1_XSG1_FR6_RXPAGE_MASK                                                                  (0x1 << RTL8390_SDS0_1_XSG1_FR6_RXPAGE_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FR8_MR_NP_RX_OFFSET                                                              (864)
  #define RTL8390_SDS0_1_XSG1_FR8_MR_NP_RX_MASK                                                                (0xFFFF << RTL8390_SDS0_1_XSG1_FR8_MR_NP_RX_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FR13_INDR_FUNC_OFFSET                                                            (830)
  #define RTL8390_SDS0_1_XSG1_FR13_INDR_FUNC_MASK                                                              (0x3 << RTL8390_SDS0_1_XSG1_FR13_INDR_FUNC_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FR13_DUMMY_REG13_1305_OFFSET                                                     (821)
  #define RTL8390_SDS0_1_XSG1_FR13_DUMMY_REG13_1305_MASK                                                       (0x1FF << RTL8390_SDS0_1_XSG1_FR13_DUMMY_REG13_1305_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FR13_INDR_DEVAD_OFFSET                                                           (816)
  #define RTL8390_SDS0_1_XSG1_FR13_INDR_DEVAD_MASK                                                             (0x1F << RTL8390_SDS0_1_XSG1_FR13_INDR_DEVAD_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FR14_MMDRDBUS_OFFSET                                                             (768)
  #define RTL8390_SDS0_1_XSG1_FR14_MMDRDBUS_MASK                                                               (0xFFFF << RTL8390_SDS0_1_XSG1_FR14_MMDRDBUS_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FR17_ANA_RG3X_OFFSET                                                             (752)
  #define RTL8390_SDS0_1_XSG1_FR17_ANA_RG3X_MASK                                                               (0xFFFF << RTL8390_SDS0_1_XSG1_FR17_ANA_RG3X_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FR16_ANA_RG2X_OFFSET                                                             (736)
  #define RTL8390_SDS0_1_XSG1_FR16_ANA_RG2X_MASK                                                               (0xFFFF << RTL8390_SDS0_1_XSG1_FR16_ANA_RG2X_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FR19_ANA_RG5X_OFFSET                                                             (720)
  #define RTL8390_SDS0_1_XSG1_FR19_ANA_RG5X_MASK                                                               (0xFFFF << RTL8390_SDS0_1_XSG1_FR19_ANA_RG5X_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FR18_ANA_RG4X_OFFSET                                                             (704)
  #define RTL8390_SDS0_1_XSG1_FR18_ANA_RG4X_MASK                                                               (0xFFFF << RTL8390_SDS0_1_XSG1_FR18_ANA_RG4X_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FR21_ANA_RG7X_OFFSET                                                             (688)
  #define RTL8390_SDS0_1_XSG1_FR21_ANA_RG7X_MASK                                                               (0xFFFF << RTL8390_SDS0_1_XSG1_FR21_ANA_RG7X_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FR20_ANA_RG6X_OFFSET                                                             (672)
  #define RTL8390_SDS0_1_XSG1_FR20_ANA_RG6X_MASK                                                               (0xFFFF << RTL8390_SDS0_1_XSG1_FR20_ANA_RG6X_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FR23_QSGM_TXCFG_MAC_OFFSET                                                       (656)
  #define RTL8390_SDS0_1_XSG1_FR23_QSGM_TXCFG_MAC_MASK                                                         (0xFFFF << RTL8390_SDS0_1_XSG1_FR23_QSGM_TXCFG_MAC_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FR22_QSGM_TXCFG_PHY_OFFSET                                                       (640)
  #define RTL8390_SDS0_1_XSG1_FR22_QSGM_TXCFG_PHY_MASK                                                         (0xFFFF << RTL8390_SDS0_1_XSG1_FR22_QSGM_TXCFG_PHY_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FR25_ANA_RG13X_OFFSET                                                            (624)
  #define RTL8390_SDS0_1_XSG1_FR25_ANA_RG13X_MASK                                                              (0xFFFF << RTL8390_SDS0_1_XSG1_FR25_ANA_RG13X_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FR24_ANA_RG12X_OFFSET                                                            (608)
  #define RTL8390_SDS0_1_XSG1_FR24_ANA_RG12X_MASK                                                              (0xFFFF << RTL8390_SDS0_1_XSG1_FR24_ANA_RG12X_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FR27_ANA_RG15X_OFFSET                                                            (592)
  #define RTL8390_SDS0_1_XSG1_FR27_ANA_RG15X_MASK                                                              (0xFFFF << RTL8390_SDS0_1_XSG1_FR27_ANA_RG15X_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FR29_CFG_AUTO_DET_ON_OFFSET                                                      (575)
  #define RTL8390_SDS0_1_XSG1_FR29_CFG_AUTO_DET_ON_MASK                                                        (0x1 << RTL8390_SDS0_1_XSG1_FR29_CFG_AUTO_DET_ON_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FR29_CFG_TOUT_MAX_OFFSET                                                         (569)
  #define RTL8390_SDS0_1_XSG1_FR29_CFG_TOUT_MAX_MASK                                                           (0x3F << RTL8390_SDS0_1_XSG1_FR29_CFG_TOUT_MAX_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FR29_CFG_STATE_TMR_OFFSET                                                        (565)
  #define RTL8390_SDS0_1_XSG1_FR29_CFG_STATE_TMR_MASK                                                          (0xF << RTL8390_SDS0_1_XSG1_FR29_CFG_STATE_TMR_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FR29_CFG_TEST_TMR_OFFSET                                                         (560)
  #define RTL8390_SDS0_1_XSG1_FR29_CFG_TEST_TMR_MASK                                                           (0x1F << RTL8390_SDS0_1_XSG1_FR29_CFG_TEST_TMR_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FR28_CFG_CONS1_MAX_OFFSET                                                        (556)
  #define RTL8390_SDS0_1_XSG1_FR28_CFG_CONS1_MAX_MASK                                                          (0xF << RTL8390_SDS0_1_XSG1_FR28_CFG_CONS1_MAX_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FR28_CFG_CONS0_MAX_OFFSET                                                        (552)
  #define RTL8390_SDS0_1_XSG1_FR28_CFG_CONS0_MAX_MASK                                                          (0xF << RTL8390_SDS0_1_XSG1_FR28_CFG_CONS0_MAX_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FR28_CFG_CNT_MIN_OFFSET                                                          (544)
  #define RTL8390_SDS0_1_XSG1_FR28_CFG_CNT_MIN_MASK                                                            (0xFF << RTL8390_SDS0_1_XSG1_FR28_CFG_CNT_MIN_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FR30_CFG_RG30X1512_OFFSET                                                        (524)
  #define RTL8390_SDS0_1_XSG1_FR30_CFG_RG30X1512_MASK                                                          (0xF << RTL8390_SDS0_1_XSG1_FR30_CFG_RG30X1512_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FR30_CFG_STATMR_LEVEL_OFFSET                                                     (523)
  #define RTL8390_SDS0_1_XSG1_FR30_CFG_STATMR_LEVEL_MASK                                                       (0x1 << RTL8390_SDS0_1_XSG1_FR30_CFG_STATMR_LEVEL_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FR30_CFG_CNTEN_OFFSET                                                            (522)
  #define RTL8390_SDS0_1_XSG1_FR30_CFG_CNTEN_MASK                                                              (0x1 << RTL8390_SDS0_1_XSG1_FR30_CFG_CNTEN_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FR30_CFG_CONSEN_OFFSET                                                           (521)
  #define RTL8390_SDS0_1_XSG1_FR30_CFG_CONSEN_MASK                                                             (0x1 << RTL8390_SDS0_1_XSG1_FR30_CFG_CONSEN_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FR30_CFG_STATMR_EN_OFFSET                                                        (520)
  #define RTL8390_SDS0_1_XSG1_FR30_CFG_STATMR_EN_MASK                                                          (0x1 << RTL8390_SDS0_1_XSG1_FR30_CFG_STATMR_EN_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FR30_CFG_LNK_ON_TMR_OFFSET                                                       (512)
  #define RTL8390_SDS0_1_XSG1_FR30_CFG_LNK_ON_TMR_MASK                                                         (0xFF << RTL8390_SDS0_1_XSG1_FR30_CFG_LNK_ON_TMR_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FRE1_CAPBILITY_OFFSET                                                            (502)
  #define RTL8390_SDS0_1_XSG1_FRE1_CAPBILITY_MASK                                                              (0x3FF << RTL8390_SDS0_1_XSG1_FRE1_CAPBILITY_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FRE1_AN_COMPLETE_OFFSET                                                          (501)
  #define RTL8390_SDS0_1_XSG1_FRE1_AN_COMPLETE_MASK                                                            (0x1 << RTL8390_SDS0_1_XSG1_FRE1_AN_COMPLETE_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FRE1_R_FAULT_OFFSET                                                              (500)
  #define RTL8390_SDS0_1_XSG1_FRE1_R_FAULT_MASK                                                                (0x1 << RTL8390_SDS0_1_XSG1_FRE1_R_FAULT_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FRE1_NWAY_ABILITY_OFFSET                                                         (499)
  #define RTL8390_SDS0_1_XSG1_FRE1_NWAY_ABILITY_MASK                                                           (0x1 << RTL8390_SDS0_1_XSG1_FRE1_NWAY_ABILITY_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FRE1_LINK_STATUS_OFFSET                                                          (498)
  #define RTL8390_SDS0_1_XSG1_FRE1_LINK_STATUS_MASK                                                            (0x1 << RTL8390_SDS0_1_XSG1_FRE1_LINK_STATUS_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FRE1_JABBER_DETECT_OFFSET                                                        (497)
  #define RTL8390_SDS0_1_XSG1_FRE1_JABBER_DETECT_MASK                                                          (0x1 << RTL8390_SDS0_1_XSG1_FRE1_JABBER_DETECT_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FRE1_EXTENDED_CAPBILITY_OFFSET                                                   (496)
  #define RTL8390_SDS0_1_XSG1_FRE1_EXTENDED_CAPBILITY_MASK                                                     (0x1 << RTL8390_SDS0_1_XSG1_FRE1_EXTENDED_CAPBILITY_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FRE0_CFG_FIB_RST_OFFSET                                                          (495)
  #define RTL8390_SDS0_1_XSG1_FRE0_CFG_FIB_RST_MASK                                                            (0x1 << RTL8390_SDS0_1_XSG1_FRE0_CFG_FIB_RST_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FRE0_CFG_FIB_LPK_OFFSET                                                          (494)
  #define RTL8390_SDS0_1_XSG1_FRE0_CFG_FIB_LPK_MASK                                                            (0x1 << RTL8390_SDS0_1_XSG1_FRE0_CFG_FIB_LPK_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FRE0_CFG_FIB_SPD_RD_00_OFFSET                                                    (493)
  #define RTL8390_SDS0_1_XSG1_FRE0_CFG_FIB_SPD_RD_00_MASK                                                      (0x1 << RTL8390_SDS0_1_XSG1_FRE0_CFG_FIB_SPD_RD_00_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FRE0_CFG_FIB_ANEN_OFFSET                                                         (492)
  #define RTL8390_SDS0_1_XSG1_FRE0_CFG_FIB_ANEN_MASK                                                           (0x1 << RTL8390_SDS0_1_XSG1_FRE0_CFG_FIB_ANEN_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FRE0_CFG_FIB_PDOWN_OFFSET                                                        (491)
  #define RTL8390_SDS0_1_XSG1_FRE0_CFG_FIB_PDOWN_MASK                                                          (0x1 << RTL8390_SDS0_1_XSG1_FRE0_CFG_FIB_PDOWN_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FRE0_CFG_FIB_ISO_OFFSET                                                          (490)
  #define RTL8390_SDS0_1_XSG1_FRE0_CFG_FIB_ISO_MASK                                                            (0x1 << RTL8390_SDS0_1_XSG1_FRE0_CFG_FIB_ISO_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FRE0_CFG_FIB_RESTART_OFFSET                                                      (489)
  #define RTL8390_SDS0_1_XSG1_FRE0_CFG_FIB_RESTART_MASK                                                        (0x1 << RTL8390_SDS0_1_XSG1_FRE0_CFG_FIB_RESTART_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FRE0_CFG_FIB_FULLDUP_OFFSET                                                      (488)
  #define RTL8390_SDS0_1_XSG1_FRE0_CFG_FIB_FULLDUP_MASK                                                        (0x1 << RTL8390_SDS0_1_XSG1_FRE0_CFG_FIB_FULLDUP_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FRE0_CFG_FIB_SPD_RD_01_OFFSET                                                    (486)
  #define RTL8390_SDS0_1_XSG1_FRE0_CFG_FIB_SPD_RD_01_MASK                                                      (0x1 << RTL8390_SDS0_1_XSG1_FRE0_CFG_FIB_SPD_RD_01_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FRE0_CFG_FIB_FRCTX_OFFSET                                                        (485)
  #define RTL8390_SDS0_1_XSG1_FRE0_CFG_FIB_FRCTX_MASK                                                          (0x1 << RTL8390_SDS0_1_XSG1_FRE0_CFG_FIB_FRCTX_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FRE3_REALTEK_OUI_0500_OFFSET                                                     (474)
  #define RTL8390_SDS0_1_XSG1_FRE3_REALTEK_OUI_0500_MASK                                                       (0x3F << RTL8390_SDS0_1_XSG1_FRE3_REALTEK_OUI_0500_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FRE3_MODEL_NO_0500_OFFSET                                                        (468)
  #define RTL8390_SDS0_1_XSG1_FRE3_MODEL_NO_0500_MASK                                                          (0x3F << RTL8390_SDS0_1_XSG1_FRE3_MODEL_NO_0500_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FRE3_REVISION_NO_0300_OFFSET                                                     (464)
  #define RTL8390_SDS0_1_XSG1_FRE3_REVISION_NO_0300_MASK                                                       (0xF << RTL8390_SDS0_1_XSG1_FRE3_REVISION_NO_0300_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FRE2_REALTEK_OUI_2106_OFFSET                                                     (448)
  #define RTL8390_SDS0_1_XSG1_FRE2_REALTEK_OUI_2106_MASK                                                       (0xFFFF << RTL8390_SDS0_1_XSG1_FRE2_REALTEK_OUI_2106_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FRE5_RX_CFG_REG_OFFSET                                                           (432)
  #define RTL8390_SDS0_1_XSG1_FRE5_RX_CFG_REG_MASK                                                             (0xFFFF << RTL8390_SDS0_1_XSG1_FRE5_RX_CFG_REG_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FRE4_TX_CFG_REG_OFFSET                                                           (416)
  #define RTL8390_SDS0_1_XSG1_FRE4_TX_CFG_REG_MASK                                                             (0xFFFF << RTL8390_SDS0_1_XSG1_FRE4_TX_CFG_REG_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FRE7_MR_NP_TX_OFFSET                                                             (400)
  #define RTL8390_SDS0_1_XSG1_FRE7_MR_NP_TX_MASK                                                               (0xFFFF << RTL8390_SDS0_1_XSG1_FRE7_MR_NP_TX_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FRE6_FIB_NP_EN_OFFSET                                                            (386)
  #define RTL8390_SDS0_1_XSG1_FRE6_FIB_NP_EN_MASK                                                              (0x1 << RTL8390_SDS0_1_XSG1_FRE6_FIB_NP_EN_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FRE6_RXPAGE_OFFSET                                                               (385)
  #define RTL8390_SDS0_1_XSG1_FRE6_RXPAGE_MASK                                                                 (0x1 << RTL8390_SDS0_1_XSG1_FRE6_RXPAGE_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FRE8_MR_NP_RX_OFFSET                                                             (352)
  #define RTL8390_SDS0_1_XSG1_FRE8_MR_NP_RX_MASK                                                               (0xFFFF << RTL8390_SDS0_1_XSG1_FRE8_MR_NP_RX_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FRE13_INDR_FUNC_OFFSET                                                           (318)
  #define RTL8390_SDS0_1_XSG1_FRE13_INDR_FUNC_MASK                                                             (0x3 << RTL8390_SDS0_1_XSG1_FRE13_INDR_FUNC_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FRE13_DUMMY_REG13_1305_OFFSET                                                    (309)
  #define RTL8390_SDS0_1_XSG1_FRE13_DUMMY_REG13_1305_MASK                                                      (0x1FF << RTL8390_SDS0_1_XSG1_FRE13_DUMMY_REG13_1305_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FRE13_INDR_DEVAD_OFFSET                                                          (304)
  #define RTL8390_SDS0_1_XSG1_FRE13_INDR_DEVAD_MASK                                                            (0x1F << RTL8390_SDS0_1_XSG1_FRE13_INDR_DEVAD_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FRE14_MMDRDBUS_OFFSET                                                            (256)
  #define RTL8390_SDS0_1_XSG1_FRE14_MMDRDBUS_MASK                                                              (0xFFFF << RTL8390_SDS0_1_XSG1_FRE14_MMDRDBUS_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FRE17_DUMMY_REG17_1505_OFFSET                                                    (245)
  #define RTL8390_SDS0_1_XSG1_FRE17_DUMMY_REG17_1505_MASK                                                      (0x7FF << RTL8390_SDS0_1_XSG1_FRE17_DUMMY_REG17_1505_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FRE17_EEE_RSG_FIB100_OFFSET                                                      (244)
  #define RTL8390_SDS0_1_XSG1_FRE17_EEE_RSG_FIB100_MASK                                                        (0x1 << RTL8390_SDS0_1_XSG1_FRE17_EEE_RSG_FIB100_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FRE17_EEE_STD_FIB100_OFFSET                                                      (243)
  #define RTL8390_SDS0_1_XSG1_FRE17_EEE_STD_FIB100_MASK                                                        (0x1 << RTL8390_SDS0_1_XSG1_FRE17_EEE_STD_FIB100_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FRE17_C1_PWRSAV_EN_FIB100_OFFSET                                                 (242)
  #define RTL8390_SDS0_1_XSG1_FRE17_C1_PWRSAV_EN_FIB100_MASK                                                   (0x1 << RTL8390_SDS0_1_XSG1_FRE17_C1_PWRSAV_EN_FIB100_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FRE17_C2_PWRSAV_EN_FIB100_OFFSET                                                 (241)
  #define RTL8390_SDS0_1_XSG1_FRE17_C2_PWRSAV_EN_FIB100_MASK                                                   (0x1 << RTL8390_SDS0_1_XSG1_FRE17_C2_PWRSAV_EN_FIB100_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FRE17_EEE_QUIET_FIB100_OFFSET                                                    (240)
  #define RTL8390_SDS0_1_XSG1_FRE17_EEE_QUIET_FIB100_MASK                                                      (0x1 << RTL8390_SDS0_1_XSG1_FRE17_EEE_QUIET_FIB100_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FRE16_DUMMY_REG16_15_OFFSET                                                      (239)
  #define RTL8390_SDS0_1_XSG1_FRE16_DUMMY_REG16_15_MASK                                                        (0x1 << RTL8390_SDS0_1_XSG1_FRE16_DUMMY_REG16_15_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FRE16_EEE_RSG_FIB1G_OFFSET                                                       (238)
  #define RTL8390_SDS0_1_XSG1_FRE16_EEE_RSG_FIB1G_MASK                                                         (0x1 << RTL8390_SDS0_1_XSG1_FRE16_EEE_RSG_FIB1G_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FRE16_EEE_STD_FIB1G_OFFSET                                                       (237)
  #define RTL8390_SDS0_1_XSG1_FRE16_EEE_STD_FIB1G_MASK                                                         (0x1 << RTL8390_SDS0_1_XSG1_FRE16_EEE_STD_FIB1G_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FRE16_C1_PWRSAV_EN_FIB1G_OFFSET                                                  (236)
  #define RTL8390_SDS0_1_XSG1_FRE16_C1_PWRSAV_EN_FIB1G_MASK                                                    (0x1 << RTL8390_SDS0_1_XSG1_FRE16_C1_PWRSAV_EN_FIB1G_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FRE16_C2_PWRSAV_EN_FIB1G_OFFSET                                                  (235)
  #define RTL8390_SDS0_1_XSG1_FRE16_C2_PWRSAV_EN_FIB1G_MASK                                                    (0x1 << RTL8390_SDS0_1_XSG1_FRE16_C2_PWRSAV_EN_FIB1G_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FRE16_EEE_QUIET_FIB1G_OFFSET                                                     (234)
  #define RTL8390_SDS0_1_XSG1_FRE16_EEE_QUIET_FIB1G_MASK                                                       (0x1 << RTL8390_SDS0_1_XSG1_FRE16_EEE_QUIET_FIB1G_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FRE16_EEE_RSG_QSGP_OFFSET                                                        (233)
  #define RTL8390_SDS0_1_XSG1_FRE16_EEE_RSG_QSGP_MASK                                                          (0x1 << RTL8390_SDS0_1_XSG1_FRE16_EEE_RSG_QSGP_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FRE16_EEE_STD_QSGP_OFFSET                                                        (232)
  #define RTL8390_SDS0_1_XSG1_FRE16_EEE_STD_QSGP_MASK                                                          (0x1 << RTL8390_SDS0_1_XSG1_FRE16_EEE_STD_QSGP_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FRE16_C1_PWRSAV_EN_QSGP_OFFSET                                                   (231)
  #define RTL8390_SDS0_1_XSG1_FRE16_C1_PWRSAV_EN_QSGP_MASK                                                     (0x1 << RTL8390_SDS0_1_XSG1_FRE16_C1_PWRSAV_EN_QSGP_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FRE16_C2_PWRSAV_EN_QSGP_OFFSET                                                   (230)
  #define RTL8390_SDS0_1_XSG1_FRE16_C2_PWRSAV_EN_QSGP_MASK                                                     (0x1 << RTL8390_SDS0_1_XSG1_FRE16_C2_PWRSAV_EN_QSGP_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FRE16_EEE_QUIET_QSGP_OFFSET                                                      (229)
  #define RTL8390_SDS0_1_XSG1_FRE16_EEE_QUIET_QSGP_MASK                                                        (0x1 << RTL8390_SDS0_1_XSG1_FRE16_EEE_QUIET_QSGP_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FRE16_EEE_RSG_RSGP_OFFSET                                                        (228)
  #define RTL8390_SDS0_1_XSG1_FRE16_EEE_RSG_RSGP_MASK                                                          (0x1 << RTL8390_SDS0_1_XSG1_FRE16_EEE_RSG_RSGP_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FRE16_EEE_STD_RSGP_OFFSET                                                        (227)
  #define RTL8390_SDS0_1_XSG1_FRE16_EEE_STD_RSGP_MASK                                                          (0x1 << RTL8390_SDS0_1_XSG1_FRE16_EEE_STD_RSGP_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FRE16_C1_PWRSAV_EN_RSGP_OFFSET                                                   (226)
  #define RTL8390_SDS0_1_XSG1_FRE16_C1_PWRSAV_EN_RSGP_MASK                                                     (0x1 << RTL8390_SDS0_1_XSG1_FRE16_C1_PWRSAV_EN_RSGP_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FRE16_C2_PWRSAV_EN_RSGP_OFFSET                                                   (225)
  #define RTL8390_SDS0_1_XSG1_FRE16_C2_PWRSAV_EN_RSGP_MASK                                                     (0x1 << RTL8390_SDS0_1_XSG1_FRE16_C2_PWRSAV_EN_RSGP_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FRE16_EEE_QUIET_RSGP_OFFSET                                                      (224)
  #define RTL8390_SDS0_1_XSG1_FRE16_EEE_QUIET_RSGP_MASK                                                        (0x1 << RTL8390_SDS0_1_XSG1_FRE16_EEE_QUIET_RSGP_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FRE19_CFG_TX_MODE_OFFSET                                                         (222)
  #define RTL8390_SDS0_1_XSG1_FRE19_CFG_TX_MODE_MASK                                                           (0x3 << RTL8390_SDS0_1_XSG1_FRE19_CFG_TX_MODE_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FRE19_DET_IDLE32_DIS_OFFSET                                                      (221)
  #define RTL8390_SDS0_1_XSG1_FRE19_DET_IDLE32_DIS_MASK                                                        (0x1 << RTL8390_SDS0_1_XSG1_FRE19_DET_IDLE32_DIS_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FRE19_DET_CG_DIS_OFFSET                                                          (220)
  #define RTL8390_SDS0_1_XSG1_FRE19_DET_CG_DIS_MASK                                                            (0x1 << RTL8390_SDS0_1_XSG1_FRE19_DET_CG_DIS_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FRE19_CFG_LINK_OK_SEL_OFFSET                                                     (219)
  #define RTL8390_SDS0_1_XSG1_FRE19_CFG_LINK_OK_SEL_MASK                                                       (0x1 << RTL8390_SDS0_1_XSG1_FRE19_CFG_LINK_OK_SEL_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FRE19_RX_TS_TIMER_OFFSET                                                         (217)
  #define RTL8390_SDS0_1_XSG1_FRE19_RX_TS_TIMER_MASK                                                           (0x3 << RTL8390_SDS0_1_XSG1_FRE19_RX_TS_TIMER_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FRE19_RX_WF_TIMER_OFFSET                                                         (214)
  #define RTL8390_SDS0_1_XSG1_FRE19_RX_WF_TIMER_MASK                                                           (0x7 << RTL8390_SDS0_1_XSG1_FRE19_RX_WF_TIMER_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FRE19_RX_TW_TIMER_OFFSET                                                         (211)
  #define RTL8390_SDS0_1_XSG1_FRE19_RX_TW_TIMER_MASK                                                           (0x7 << RTL8390_SDS0_1_XSG1_FRE19_RX_TW_TIMER_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FRE19_RX_TQ_TIMER_OFFSET                                                         (208)
  #define RTL8390_SDS0_1_XSG1_FRE19_RX_TQ_TIMER_MASK                                                           (0x7 << RTL8390_SDS0_1_XSG1_FRE19_RX_TQ_TIMER_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FRE18_DUMMY_REG18_1509_OFFSET                                                    (201)
  #define RTL8390_SDS0_1_XSG1_FRE18_DUMMY_REG18_1509_MASK                                                      (0x7F << RTL8390_SDS0_1_XSG1_FRE18_DUMMY_REG18_1509_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FRE18_TX_TR_TIMER_OFFSET                                                         (198)
  #define RTL8390_SDS0_1_XSG1_FRE18_TX_TR_TIMER_MASK                                                           (0x7 << RTL8390_SDS0_1_XSG1_FRE18_TX_TR_TIMER_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FRE18_TX_TQ_TIMER_OFFSET                                                         (195)
  #define RTL8390_SDS0_1_XSG1_FRE18_TX_TQ_TIMER_MASK                                                           (0x7 << RTL8390_SDS0_1_XSG1_FRE18_TX_TQ_TIMER_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FRE18_TX_TS_TIMER_OFFSET                                                         (192)
  #define RTL8390_SDS0_1_XSG1_FRE18_TX_TS_TIMER_MASK                                                           (0x7 << RTL8390_SDS0_1_XSG1_FRE18_TX_TS_TIMER_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FRE21_DUMMY_REG21_1513_OFFSET                                                    (189)
  #define RTL8390_SDS0_1_XSG1_FRE21_DUMMY_REG21_1513_MASK                                                      (0x7 << RTL8390_SDS0_1_XSG1_FRE21_DUMMY_REG21_1513_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FRE21_DUMMY_REG21_1204_OFFSET                                                    (180)
  #define RTL8390_SDS0_1_XSG1_FRE21_DUMMY_REG21_1204_MASK                                                      (0x1FF << RTL8390_SDS0_1_XSG1_FRE21_DUMMY_REG21_1204_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FRE21_DUMMY_REG21_0300_OFFSET                                                    (176)
  #define RTL8390_SDS0_1_XSG1_FRE21_DUMMY_REG21_0300_MASK                                                      (0xF << RTL8390_SDS0_1_XSG1_FRE21_DUMMY_REG21_0300_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FRE20_CFG_SFD_SEL_OFFSET                                                         (175)
  #define RTL8390_SDS0_1_XSG1_FRE20_CFG_SFD_SEL_MASK                                                           (0x1 << RTL8390_SDS0_1_XSG1_FRE20_CFG_SFD_SEL_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FRE20_CFG_IDLE_SEL_OFFSET                                                        (174)
  #define RTL8390_SDS0_1_XSG1_FRE20_CFG_IDLE_SEL_MASK                                                          (0x1 << RTL8390_SDS0_1_XSG1_FRE20_CFG_IDLE_SEL_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FRE20_CFG_CG_SEL_OFFSET                                                          (173)
  #define RTL8390_SDS0_1_XSG1_FRE20_CFG_CG_SEL_MASK                                                            (0x1 << RTL8390_SDS0_1_XSG1_FRE20_CFG_CG_SEL_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FRE20_CFG_IDLE32_CNT_OFFSET                                                      (168)
  #define RTL8390_SDS0_1_XSG1_FRE20_CFG_IDLE32_CNT_MASK                                                        (0x1F << RTL8390_SDS0_1_XSG1_FRE20_CFG_IDLE32_CNT_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FRE20_CFG_IDLE_CNT_OFFSET                                                        (164)
  #define RTL8390_SDS0_1_XSG1_FRE20_CFG_IDLE_CNT_MASK                                                          (0xF << RTL8390_SDS0_1_XSG1_FRE20_CFG_IDLE_CNT_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FRE20_CFG_CG_CNT_OFFSET                                                          (160)
  #define RTL8390_SDS0_1_XSG1_FRE20_CFG_CG_CNT_MASK                                                            (0xF << RTL8390_SDS0_1_XSG1_FRE20_CFG_CG_CNT_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FRE23_DUMMY_REG23_1508_OFFSET                                                    (152)
  #define RTL8390_SDS0_1_XSG1_FRE23_DUMMY_REG23_1508_MASK                                                      (0xFF << RTL8390_SDS0_1_XSG1_FRE23_DUMMY_REG23_1508_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FRE23_CFG_SILENT_PROB_SEL_OFFSET                                                 (148)
  #define RTL8390_SDS0_1_XSG1_FRE23_CFG_SILENT_PROB_SEL_MASK                                                   (0xF << RTL8390_SDS0_1_XSG1_FRE23_CFG_SILENT_PROB_SEL_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FRE23_CFG_LINK_SEL_OFFSET                                                        (147)
  #define RTL8390_SDS0_1_XSG1_FRE23_CFG_LINK_SEL_MASK                                                          (0x1 << RTL8390_SDS0_1_XSG1_FRE23_CFG_LINK_SEL_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FRE23_DUMMY_REG23_0200_OFFSET                                                    (144)
  #define RTL8390_SDS0_1_XSG1_FRE23_DUMMY_REG23_0200_MASK                                                      (0x7 << RTL8390_SDS0_1_XSG1_FRE23_DUMMY_REG23_0200_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FRE22_CFG_EPON_INTEN_OFFSET                                                      (143)
  #define RTL8390_SDS0_1_XSG1_FRE22_CFG_EPON_INTEN_MASK                                                        (0x1 << RTL8390_SDS0_1_XSG1_FRE22_CFG_EPON_INTEN_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FRE22_CFG_LINK_INTEN_OFFSET                                                      (142)
  #define RTL8390_SDS0_1_XSG1_FRE22_CFG_LINK_INTEN_MASK                                                        (0x1 << RTL8390_SDS0_1_XSG1_FRE22_CFG_LINK_INTEN_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FRE22_DUMMY_REG22_1302_OFFSET                                                    (130)
  #define RTL8390_SDS0_1_XSG1_FRE22_DUMMY_REG22_1302_MASK                                                      (0xFFF << RTL8390_SDS0_1_XSG1_FRE22_DUMMY_REG22_1302_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FRE22_DET_EPON_INT_OFFSET                                                        (129)
  #define RTL8390_SDS0_1_XSG1_FRE22_DET_EPON_INT_MASK                                                          (0x1 << RTL8390_SDS0_1_XSG1_FRE22_DET_EPON_INT_OFFSET)
  #define RTL8390_SDS0_1_XSG1_FRE22_SDS_LINK_INT_OFFSET                                                        (128)
  #define RTL8390_SDS0_1_XSG1_FRE22_SDS_LINK_INT_MASK                                                          (0x1 << RTL8390_SDS0_1_XSG1_FRE22_SDS_LINK_INT_OFFSET)

#define RTL8390_SDS0_1_ANA_RG_EXT_ADDR                                                                         (0xA300)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CMU_ICP_SEL_OFFSET                                                  (2044)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CMU_ICP_SEL_MASK                                                    (0xF << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CMU_ICP_SEL_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CMU_VCP_SEL_OFFSET                                                  (2043)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CMU_VCP_SEL_MASK                                                    (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CMU_VCP_SEL_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_ISTANK_SEL_HS_OFFSET                                                (2041)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_ISTANK_SEL_HS_MASK                                                  (0x3 << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_ISTANK_SEL_HS_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_ISTANK_SEL_LS_OFFSET                                                (2039)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_ISTANK_SEL_LS_MASK                                                  (0x3 << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_ISTANK_SEL_LS_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_LCBIAS_LPF_EN_OFFSET                                                (2038)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_LCBIAS_LPF_EN_MASK                                                  (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_LCBIAS_LPF_EN_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_LCVCO_HSMODE_OFFSET                                                 (2037)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_LCVCO_HSMODE_MASK                                                   (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_LCVCO_HSMODE_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CMU_SEL_CP_OFFSET                                                   (2035)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CMU_SEL_CP_MASK                                                     (0x3 << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CMU_SEL_CP_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CMU_SEL_R_OFFSET                                                    (2032)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CMU_SEL_R_MASK                                                      (0x7 << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CMU_SEL_R_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_DUMMY_RG00_1500_OFFSET                                                  (2016)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_DUMMY_RG00_1500_MASK                                                    (0xFFFF << RTL8390_SDS0_1_ANA_RG_EXT_S0_DUMMY_RG00_1500_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CMU_SELPREDIV_OFFSET                                                (2014)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CMU_SELPREDIV_MASK                                                  (0x3 << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CMU_SELPREDIV_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CMU_INJ_MODE_SEL_OFFSET                                             (2013)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CMU_INJ_MODE_SEL_MASK                                               (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CMU_INJ_MODE_SEL_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_LOCKDET_REF_DIV_SEL_OFFSET                                          (2012)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_LOCKDET_REF_DIV_SEL_MASK                                            (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_LOCKDET_REF_DIV_SEL_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CMU_SEL_CSM_OFFSET                                                  (2010)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CMU_SEL_CSM_MASK                                                    (0x3 << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CMU_SEL_CSM_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_VI_SEL_OFFSET                                                       (2007)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_VI_SEL_MASK                                                         (0x7 << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_VI_SEL_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CKLC_SEL_OFFSET                                                     (2006)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CKLC_SEL_MASK                                                       (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CKLC_SEL_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CMU_EN_WD_OFFSET                                                    (2005)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CMU_EN_WD_MASK                                                      (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CMU_EN_WD_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CMU_CLKRDY_OFFSET                                                   (2003)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CMU_CLKRDY_MASK                                                     (0x3 << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CMU_CLKRDY_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_TIME0_CK_OFFSET                                                     (2000)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_TIME0_CK_MASK                                                       (0x7 << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_TIME0_CK_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_LCVCO_TR_OFFSET                                                     (1995)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_LCVCO_TR_MASK                                                       (0x1F << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_LCVCO_TR_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CMU_LOOP_DIVN_OFFSET                                                (1990)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CMU_LOOP_DIVN_MASK                                                  (0x1F << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CMU_LOOP_DIVN_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CMU_LOOP_DIV4_OFFSET                                                (1988)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CMU_LOOP_DIV4_MASK                                                  (0x3 << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CMU_LOOP_DIV4_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_VSEL_LREG_OFFSET                                                    (1985)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_VSEL_LREG_MASK                                                      (0x7 << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_VSEL_LREG_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_TESTEN_OFFSET                                                       (1984)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_TESTEN_MASK                                                         (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_TESTEN_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_DIVIDE_NUM_OFFSET                                                   (1978)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_DIVIDE_NUM_MASK                                                     (0x3F << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_DIVIDE_NUM_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_LOCK_UP_LIMIT_OFFSET                                                (1968)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_LOCK_UP_LIMIT_MASK                                                  (0x3FF << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_LOCK_UP_LIMIT_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_TIME2_RST_WIDTH_OFFSET                                              (1966)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_TIME2_RST_WIDTH_MASK                                                (0x3 << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_TIME2_RST_WIDTH_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CMU_AUTO_K_OFFSET                                                   (1965)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CMU_AUTO_K_MASK                                                     (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CMU_AUTO_K_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_AUTO_MODE_OFFSET                                                    (1964)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_AUTO_MODE_MASK                                                      (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_AUTO_MODE_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CALIB_MANUAL_OFFSET                                                 (1963)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CALIB_MANUAL_MASK                                                   (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CALIB_MANUAL_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CALIB_TIME_OFFSET                                                   (1960)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CALIB_TIME_MASK                                                     (0x7 << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CALIB_TIME_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CP_EN_MANUAL_OFFSET                                                 (1959)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CP_EN_MANUAL_MASK                                                   (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CP_EN_MANUAL_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CP_TIME_OFFSET                                                      (1956)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CP_TIME_MASK                                                        (0x7 << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CP_TIME_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CMU_DM_0__OFFSET                                                    (1955)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CMU_DM_0__MASK                                                      (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CMU_DM_0__OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_INIT_TIME_OFFSET                                                    (1952)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_INIT_TIME_MASK                                                      (0x7 << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_INIT_TIME_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CLKOUT_D_OFFSET                                                     (1949)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CLKOUT_D_MASK                                                       (0x7 << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CLKOUT_D_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CLKOUT_EN_OFFSET                                                    (1947)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CLKOUT_EN_MASK                                                      (0x3 << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CLKOUT_EN_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CMU_DM_1__OFFSET                                                    (1946)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CMU_DM_1__MASK                                                      (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CMU_DM_1__OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_BG_OFFSET                                                           (1944)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_BG_MASK                                                             (0x3 << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_BG_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_IB_CENTER_FILTER_OFFSET                                             (1943)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_IB_CENTER_FILTER_MASK                                               (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_IB_CENTER_FILTER_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_IB_LANE_FILTER_OFFSET                                               (1942)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_IB_LANE_FILTER_MASK                                                 (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_IB_LANE_FILTER_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_IBRX_BOOSTER_OFFSET                                                 (1941)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_IBRX_BOOSTER_MASK                                                   (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_IBRX_BOOSTER_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_IBTX_BOOSTER_OFFSET                                                 (1940)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_IBTX_BOOSTER_MASK                                                   (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_IBTX_BOOSTER_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_IBRXSEL_OFFSET                                                      (1938)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_IBRXSEL_MASK                                                        (0x3 << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_IBRXSEL_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_IBTXSEL_OFFSET                                                      (1936)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_IBTXSEL_MASK                                                        (0x3 << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_IBTXSEL_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_FLD_DSEL_OFFSET                                                     (1935)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_FLD_DSEL_MASK                                                       (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_FLD_DSEL_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CMU_VCO_COARSE_OFFSET                                               (1930)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CMU_VCO_COARSE_MASK                                                 (0x1F << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CMU_VCO_COARSE_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_LOCK_DN_LIMIT_OFFSET                                                (1920)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_LOCK_DN_LIMIT_MASK                                                  (0x3FF << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_LOCK_DN_LIMIT_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_OOBS_CALI_OFFSET                                                    (1918)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_OOBS_CALI_MASK                                                      (0x3 << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_OOBS_CALI_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_OOBS_CALSEL_OFFSET                                                  (1917)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_OOBS_CALSEL_MASK                                                    (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_OOBS_CALSEL_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_OOBS_CKSEL_OFFSET                                                   (1916)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_OOBS_CKSEL_MASK                                                     (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_OOBS_CKSEL_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_OOBS_FORCECAL_OFFSET                                                (1915)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_OOBS_FORCECAL_MASK                                                  (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_OOBS_FORCECAL_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_OOBS_FREQSEL_OFFSET                                                 (1914)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_OOBS_FREQSEL_MASK                                                   (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_OOBS_FREQSEL_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_OOBS_NSQDLY_OFFSET                                                  (1913)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_OOBS_NSQDLY_MASK                                                    (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_OOBS_NSQDLY_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_OOBS_RXIDLE_MANUAL_OFFSET                                           (1912)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_OOBS_RXIDLE_MANUAL_MASK                                             (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_OOBS_RXIDLE_MANUAL_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_OOBS_SEL_OFFSET                                                     (1911)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_OOBS_SEL_MASK                                                       (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_OOBS_SEL_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_OOBS_SEN_OFFSET                                                     (1906)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_OOBS_SEN_MASK                                                       (0x1F << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_OOBS_SEN_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_OOBS_VCM_OFFSET                                                     (1904)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_OOBS_VCM_MASK                                                       (0x3 << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_OOBS_VCM_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_Z0_NADJR_OFFSET                                                     (1900)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_Z0_NADJR_MASK                                                       (0xF << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_Z0_NADJR_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_Z0_NAUTO_K_OFFSET                                                   (1899)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_Z0_NAUTO_K_MASK                                                     (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_Z0_NAUTO_K_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_Z0_PADJR_OFFSET                                                     (1895)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_Z0_PADJR_MASK                                                       (0xF << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_Z0_PADJR_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_Z0_PAUTO_K_OFFSET                                                   (1894)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_Z0_PAUTO_K_MASK                                                     (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_Z0_PAUTO_K_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_Z0_TUNE_OFFSET                                                      (1893)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_Z0_TUNE_MASK                                                        (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_Z0_TUNE_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_Z0_TEST_OFFSET                                                      (1892)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_Z0_TEST_MASK                                                        (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_Z0_TEST_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_GLB_DM_OFFSET                                                       (1888)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_GLB_DM_MASK                                                         (0xF << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_GLB_DM_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CDR_KD_OFFSET                                                       (1791)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CDR_KD_MASK                                                         (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CDR_KD_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CDR_KI_OFFSET                                                       (1788)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CDR_KI_MASK                                                         (0x7 << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CDR_KI_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CDR_KP1_OFFSET                                                      (1785)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CDR_KP1_MASK                                                        (0x7 << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CDR_KP1_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CDR_KP2_OFFSET                                                      (1782)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CDR_KP2_MASK                                                        (0x7 << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CDR_KP2_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CDR_PWR_DWN_EN_OFFSET                                               (1781)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CDR_PWR_DWN_EN_MASK                                                 (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CDR_PWR_DWN_EN_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CDR_PWR_DWN_CYCLE_OFFSET                                            (1779)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CDR_PWR_DWN_CYCLE_MASK                                              (0x3 << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CDR_PWR_DWN_CYCLE_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CDR_DATA_ORDER_OFFSET                                               (1778)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CDR_DATA_ORDER_MASK                                                 (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CDR_DATA_ORDER_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CDR_SEL_TESTOUT_OFFSET                                              (1776)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CDR_SEL_TESTOUT_MASK                                                (0x3 << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CDR_SEL_TESTOUT_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CDR_BYPASS_SDM_INT_OFFSET                                           (1775)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CDR_BYPASS_SDM_INT_MASK                                             (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CDR_BYPASS_SDM_INT_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CDR_EN_LPF_MANUAL_OFFSET                                            (1774)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CDR_EN_LPF_MANUAL_MASK                                              (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CDR_EN_LPF_MANUAL_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CDR_INT_INIT_OFFSET                                                 (1760)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CDR_INT_INIT_MASK                                                   (0x3FFF << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CDR_INT_INIT_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CDR_ST_M_VALUE_OFFSET                                               (1755)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CDR_ST_M_VALUE_MASK                                                 (0x1F << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CDR_ST_M_VALUE_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CDR_PI_M_MODE_OFFSET                                                (1754)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CDR_PI_M_MODE_MASK                                                  (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CDR_PI_M_MODE_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CDR_RESET_MANUAL_OFFSET                                             (1753)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CDR_RESET_MANUAL_MASK                                               (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CDR_RESET_MANUAL_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CDR_RESET_SEL_OFFSET                                                (1752)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CDR_RESET_SEL_MASK                                                  (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CDR_RESET_SEL_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CDR_DM_OFFSET                                                       (1744)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CDR_DM_MASK                                                         (0xFF << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CDR_DM_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CDR_ACC2_MANUAL_OFFSET                                              (1743)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CDR_ACC2_MANUAL_MASK                                                (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CDR_ACC2_MANUAL_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CDR_ACC2_PERIOD_OFFSET                                              (1733)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CDR_ACC2_PERIOD_MASK                                                (0x3FF << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CDR_ACC2_PERIOD_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CDR_SQU_TRI_OFFSET                                                  (1732)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CDR_SQU_TRI_MASK                                                    (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CDR_SQU_TRI_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CDR_EN_M_VALUE_OFFSET                                               (1728)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CDR_EN_M_VALUE_MASK                                                 (0xF << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_CDR_EN_M_VALUE_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_RX_EQ_IN_OFFSET                                                     (1721)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_RX_EQ_IN_MASK                                                       (0x7F << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_RX_EQ_IN_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_RX_IDLE_SPD_OFFSET                                                  (1720)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_RX_IDLE_SPD_MASK                                                    (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_RX_IDLE_SPD_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_RX_IQDSEL_OFFSET                                                    (1719)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_RX_IQDSEL_MASK                                                      (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_RX_IQDSEL_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_RX_OFFSET_ADJR_OFFSET                                               (1715)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_RX_OFFSET_ADJR_MASK                                                 (0xF << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_RX_OFFSET_ADJR_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_RX_OFFSET_AUTO_K_OFFSET                                             (1714)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_RX_OFFSET_AUTO_K_MASK                                               (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_RX_OFFSET_AUTO_K_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_RX_OFFSET_RANGE_OFFSET                                              (1712)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_RX_OFFSET_RANGE_MASK                                                (0x3 << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_RX_OFFSET_RANGE_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_EN_CLKREQ_OFFSET                                                    (1711)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_EN_CLKREQ_MASK                                                      (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_EN_CLKREQ_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_EN_SATA_OFFSET                                                      (1710)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_EN_SATA_MASK                                                        (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_EN_SATA_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_RXDSEL_OFFSET                                                       (1708)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_RXDSEL_MASK                                                         (0x3 << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_RXDSEL_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_RX_DCVS_SEL_OFFSET                                                  (1707)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_RX_DCVS_SEL_MASK                                                    (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_RX_DCVS_SEL_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_RX_EN_KOFFSET_OFFSET                                                (1706)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_RX_EN_KOFFSET_MASK                                                  (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_RX_EN_KOFFSET_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_RX_EN_SELF_OFFSET                                                   (1705)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_RX_EN_SELF_MASK                                                     (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_RX_EN_SELF_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_RX_EN_TEST_OFFSET                                                   (1704)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_RX_EN_TEST_MASK                                                     (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_RX_EN_TEST_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_RX_EQ2SEL_OFFSET                                                    (1702)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_RX_EQ2SEL_MASK                                                      (0x3 << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_RX_EQ2SEL_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_RX_EQ_EN_SLICER_OFFSET                                              (1701)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_RX_EQ_EN_SLICER_MASK                                                (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_RX_EQ_EN_SLICER_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_RX_EQ_GAIN_OFFSET                                                   (1699)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_RX_EQ_GAIN_MASK                                                     (0x3 << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_RX_EQ_GAIN_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_RX_EQ_HOLD_OFFSET                                                   (1698)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_RX_EQ_HOLD_MASK                                                     (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_RX_EQ_HOLD_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_RX_EQ_SELREG_OFFSET                                                 (1697)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_RX_EQ_SELREG_MASK                                                   (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_RX_EQ_SELREG_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_RX_FORCERUN_OFFSET                                                  (1696)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_RX_FORCERUN_MASK                                                    (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_RX_FORCERUN_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_RX_TIMER_LPF_OFFSET                                                 (1691)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_RX_TIMER_LPF_MASK                                                   (0x1F << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_RX_TIMER_LPF_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_SPDSEL_OFFSET                                                       (1689)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_SPDSEL_MASK                                                         (0x3 << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_SPDSEL_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_125M_MODE_OFFSET                                                    (1688)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_125M_MODE_MASK                                                      (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_125M_MODE_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_RX_DM_OFFSET                                                        (1680)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_RX_DM_MASK                                                          (0xFF << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_RX_DM_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_OFFSET_DIG_EN_OFFSET                                                (1679)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_OFFSET_DIG_EN_MASK                                                  (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_OFFSET_DIG_EN_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_RX_PIENSEL_OFFSET                                                   (1678)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_RX_PIENSEL_MASK                                                     (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_RX_PIENSEL_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_RX_PSAVE_SEL_OFFSET                                                 (1677)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_RX_PSAVE_SEL_MASK                                                   (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_RX_PSAVE_SEL_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_RX_PS_AFE_OFFSET                                                    (1676)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_RX_PS_AFE_MASK                                                      (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_RX_PS_AFE_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_RX_SEL_RXIDLE_OFFSET                                                (1675)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_RX_SEL_RXIDLE_MASK                                                  (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_RX_SEL_RXIDLE_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_RX_D2S_SEL_OFFSET                                                   (1674)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_RX_D2S_SEL_MASK                                                     (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_RX_D2S_SEL_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_RX_TIMER_BER_OFFSET                                                 (1669)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_RX_TIMER_BER_MASK                                                   (0x1F << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_RX_TIMER_BER_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_RX_TIMER_EQ_OFFSET                                                  (1664)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_RX_TIMER_EQ_MASK                                                    (0x1F << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_RX_TIMER_EQ_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_TX_DRV_DAC_DAT_OFFSET                                               (1660)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_TX_DRV_DAC_DAT_MASK                                                 (0xF << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_TX_DRV_DAC_DAT_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_TX_DRV_DAC_POST1_OFFSET                                             (1656)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_TX_DRV_DAC_POST1_MASK                                               (0xF << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_TX_DRV_DAC_POST1_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_TX_DRV_DAC_POST0_OFFSET                                             (1652)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_TX_DRV_DAC_POST0_MASK                                               (0xF << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_TX_DRV_DAC_POST0_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_TX_SWING_OFFSET                                                     (1650)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_TX_SWING_MASK                                                       (0x3 << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_TX_SWING_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_TX_DLY_OFFSET                                                       (1648)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_TX_DLY_MASK                                                         (0x3 << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_TX_DLY_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_TX_VREF_CTRL_OFFSET                                                 (1645)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_TX_VREF_CTRL_MASK                                                   (0x7 << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_TX_VREF_CTRL_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_TX_VCM_CTRL_OFFSET                                                  (1642)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_TX_VCM_CTRL_MASK                                                    (0x7 << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_TX_VCM_CTRL_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_TX_EN_EMPHASE_OFFSET                                                (1632)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_TX_EN_EMPHASE_MASK                                                  (0x3FF << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_TX_EN_EMPHASE_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_DUMMY_RG21_1500_OFFSET                                                  (1520)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_DUMMY_RG21_1500_MASK                                                    (0xFFFF << RTL8390_SDS0_1_ANA_RG_EXT_S0_DUMMY_RG21_1500_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_TX_BEAEN_OFFSET                                                     (1519)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_TX_BEAEN_MASK                                                       (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_TX_BEAEN_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_FORCE_RCVDET_OFFSET                                                 (1518)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_FORCE_RCVDET_MASK                                                   (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_FORCE_RCVDET_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_TX_EN_VCM_RES_OFFSET                                                (1517)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_TX_EN_VCM_RES_MASK                                                  (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_TX_EN_VCM_RES_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_TX_SEL_CKRD_DUTY_OFFSET                                             (1516)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_TX_SEL_CKRD_DUTY_MASK                                               (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_TX_SEL_CKRD_DUTY_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_TX_SEL_VCM_OFFSET                                                   (1514)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_TX_SEL_VCM_MASK                                                     (0x3 << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_TX_SEL_VCM_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_TX_EN_TEST_OFFSET                                                   (1513)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_TX_EN_TEST_MASK                                                     (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_TX_EN_TEST_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_TX_SWING25_OFFSET                                                   (1512)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_TX_SWING25_MASK                                                     (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_TX_SWING25_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_TX_DM_OFFSET                                                        (1504)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_TX_DM_MASK                                                          (0xFF << RTL8390_SDS0_1_ANA_RG_EXT_S0_REG_TX_DM_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG01_1512_OFFSET                                                  (1020)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG01_1512_MASK                                                    (0xF << RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG01_1512_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG01_11_OFFSET                                                    (1019)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG01_11_MASK                                                      (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG01_11_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG01_1009_OFFSET                                                  (1017)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG01_1009_MASK                                                    (0x3 << RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG01_1009_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG01_1807_OFFSET                                                  (1015)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG01_1807_MASK                                                    (0x3 << RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG01_1807_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG01_06_OFFSET                                                    (1014)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG01_06_MASK                                                      (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG01_06_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG01_05_OFFSET                                                    (1013)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG01_05_MASK                                                      (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG01_05_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG01_0403_OFFSET                                                  (1011)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG01_0403_MASK                                                    (0x3 << RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG01_0403_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG01_0200_OFFSET                                                  (1008)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG01_0200_MASK                                                    (0x7 << RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG01_0200_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG00_1500_OFFSET                                                  (992)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG00_1500_MASK                                                    (0xFFFF << RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG00_1500_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG03_1514_OFFSET                                                  (990)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG03_1514_MASK                                                    (0x3 << RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG03_1514_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG03_13_OFFSET                                                    (989)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG03_13_MASK                                                      (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG03_13_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG03_12_OFFSET                                                    (988)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG03_12_MASK                                                      (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG03_12_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG03_1110_OFFSET                                                  (986)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG03_1110_MASK                                                    (0x3 << RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG03_1110_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG03_0907_OFFSET                                                  (983)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG03_0907_MASK                                                    (0x7 << RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG03_0907_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG03_06_OFFSET                                                    (982)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG03_06_MASK                                                      (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG03_06_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG03_05_OFFSET                                                    (981)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG03_05_MASK                                                      (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG03_05_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG03_0403_OFFSET                                                  (979)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG03_0403_MASK                                                    (0x3 << RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG03_0403_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG03_0200_OFFSET                                                  (976)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG03_0200_MASK                                                    (0x7 << RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG03_0200_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG02_1511_OFFSET                                                  (971)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG02_1511_MASK                                                    (0x1F << RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG02_1511_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG02_1006_OFFSET                                                  (966)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG02_1006_MASK                                                    (0x1F << RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG02_1006_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG02_0504_OFFSET                                                  (964)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG02_0504_MASK                                                    (0x3 << RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG02_0504_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG02_0301_OFFSET                                                  (961)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG02_0301_MASK                                                    (0x7 << RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG02_0301_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG02_00_OFFSET                                                    (960)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG02_00_MASK                                                      (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG02_00_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG05_1510_OFFSET                                                  (954)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG05_1510_MASK                                                    (0x3F << RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG05_1510_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG05_0900_OFFSET                                                  (944)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG05_0900_MASK                                                    (0x3FF << RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG05_0900_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG04_1514_OFFSET                                                  (942)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG04_1514_MASK                                                    (0x3 << RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG04_1514_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG04_13_OFFSET                                                    (941)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG04_13_MASK                                                      (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG04_13_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG04_12_OFFSET                                                    (940)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG04_12_MASK                                                      (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG04_12_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG04_11_OFFSET                                                    (939)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG04_11_MASK                                                      (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG04_11_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG04_1008_OFFSET                                                  (936)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG04_1008_MASK                                                    (0x7 << RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG04_1008_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG04_07_OFFSET                                                    (935)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG04_07_MASK                                                      (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG04_07_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG04_0604_OFFSET                                                  (932)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG04_0604_MASK                                                    (0x7 << RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG04_0604_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG04_03_OFFSET                                                    (931)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG04_03_MASK                                                      (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG04_03_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG04_0200_OFFSET                                                  (928)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG04_0200_MASK                                                    (0x7 << RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG04_0200_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG07_1513_OFFSET                                                  (925)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG07_1513_MASK                                                    (0x7 << RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG07_1513_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG07_1211_OFFSET                                                  (923)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG07_1211_MASK                                                    (0x3 << RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG07_1211_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG07_10_OFFSET                                                    (922)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG07_10_MASK                                                      (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG07_10_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG07_0908_OFFSET                                                  (920)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG07_0908_MASK                                                    (0x3 << RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG07_0908_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG07_07_OFFSET                                                    (919)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG07_07_MASK                                                      (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG07_07_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_IB_LANE_FILTER_OFFSET                                               (918)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_IB_LANE_FILTER_MASK                                                 (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_IB_LANE_FILTER_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_IBRX_BOOSTER_OFFSET                                                 (917)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_IBRX_BOOSTER_MASK                                                   (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_IBRX_BOOSTER_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_IBTX_BOOSTER_OFFSET                                                 (916)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_IBTX_BOOSTER_MASK                                                   (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_IBTX_BOOSTER_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_IBRXSEL_OFFSET                                                      (914)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_IBRXSEL_MASK                                                        (0x3 << RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_IBRXSEL_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_IBTXSEL_OFFSET                                                      (912)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_IBTXSEL_MASK                                                        (0x3 << RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_IBTXSEL_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG06_15_OFFSET                                                    (911)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG06_15_MASK                                                      (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG06_15_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG06_1410_OFFSET                                                  (906)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG06_1410_MASK                                                    (0x1F << RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG06_1410_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG06_0900_OFFSET                                                  (896)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG06_0900_MASK                                                    (0x3FF << RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG06_0900_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_OOBS_CALI_OFFSET                                                    (894)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_OOBS_CALI_MASK                                                      (0x3 << RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_OOBS_CALI_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_OOBS_CALSEL_OFFSET                                                  (893)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_OOBS_CALSEL_MASK                                                    (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_OOBS_CALSEL_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_OOBS_CKSEL_OFFSET                                                   (892)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_OOBS_CKSEL_MASK                                                     (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_OOBS_CKSEL_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_OOBS_FORCECAL_OFFSET                                                (891)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_OOBS_FORCECAL_MASK                                                  (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_OOBS_FORCECAL_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_OOBS_FREQSEL_OFFSET                                                 (890)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_OOBS_FREQSEL_MASK                                                   (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_OOBS_FREQSEL_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_OOBS_NSQDLY_OFFSET                                                  (889)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_OOBS_NSQDLY_MASK                                                    (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_OOBS_NSQDLY_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_OOBS_RXIDLE_MANUAL_OFFSET                                           (888)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_OOBS_RXIDLE_MANUAL_MASK                                             (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_OOBS_RXIDLE_MANUAL_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_OOBS_SEL_OFFSET                                                     (887)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_OOBS_SEL_MASK                                                       (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_OOBS_SEL_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_OOBS_SEN_OFFSET                                                     (882)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_OOBS_SEN_MASK                                                       (0x1F << RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_OOBS_SEN_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_OOBS_VCM_OFFSET                                                     (880)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_OOBS_VCM_MASK                                                       (0x3 << RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_OOBS_VCM_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG08_1512_OFFSET                                                  (876)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG08_1512_MASK                                                    (0xF << RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG08_1512_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG08_11_OFFSET                                                    (875)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG08_11_MASK                                                      (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG08_11_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG08_1007_OFFSET                                                  (871)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG08_1007_MASK                                                    (0xF << RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG08_1007_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG08_06_OFFSET                                                    (870)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG08_06_MASK                                                      (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG08_06_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG08_05_OFFSET                                                    (869)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG08_05_MASK                                                      (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG08_05_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG08_04_OFFSET                                                    (868)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG08_04_MASK                                                      (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG08_04_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG08_0300_OFFSET                                                  (864)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG08_0300_MASK                                                    (0xF << RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG08_0300_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_CDR_KD_OFFSET                                                       (767)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_CDR_KD_MASK                                                         (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_CDR_KD_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_CDR_KI_OFFSET                                                       (764)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_CDR_KI_MASK                                                         (0x7 << RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_CDR_KI_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_CDR_KP1_OFFSET                                                      (761)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_CDR_KP1_MASK                                                        (0x7 << RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_CDR_KP1_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_CDR_KP2_OFFSET                                                      (758)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_CDR_KP2_MASK                                                        (0x7 << RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_CDR_KP2_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_CDR_PWR_DWN_EN_OFFSET                                               (757)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_CDR_PWR_DWN_EN_MASK                                                 (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_CDR_PWR_DWN_EN_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_CDR_PWR_DWN_CYCLE_OFFSET                                            (755)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_CDR_PWR_DWN_CYCLE_MASK                                              (0x3 << RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_CDR_PWR_DWN_CYCLE_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_CDR_DATA_ORDER_OFFSET                                               (754)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_CDR_DATA_ORDER_MASK                                                 (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_CDR_DATA_ORDER_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_CDR_SEL_TESTOUT_OFFSET                                              (752)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_CDR_SEL_TESTOUT_MASK                                                (0x3 << RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_CDR_SEL_TESTOUT_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_CDR_BYPASS_SDM_INT_OFFSET                                           (751)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_CDR_BYPASS_SDM_INT_MASK                                             (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_CDR_BYPASS_SDM_INT_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_CDR_EN_LPF_MANUAL_OFFSET                                            (750)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_CDR_EN_LPF_MANUAL_MASK                                              (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_CDR_EN_LPF_MANUAL_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_CDR_INT_INIT_OFFSET                                                 (736)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_CDR_INT_INIT_MASK                                                   (0x3FFF << RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_CDR_INT_INIT_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_CDR_ST_M_VALUE_OFFSET                                               (731)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_CDR_ST_M_VALUE_MASK                                                 (0x1F << RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_CDR_ST_M_VALUE_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_CDR_PI_M_MODE_OFFSET                                                (730)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_CDR_PI_M_MODE_MASK                                                  (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_CDR_PI_M_MODE_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_CDR_RESET_MANUAL_OFFSET                                             (729)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_CDR_RESET_MANUAL_MASK                                               (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_CDR_RESET_MANUAL_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_CDR_RESET_SEL_OFFSET                                                (728)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_CDR_RESET_SEL_MASK                                                  (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_CDR_RESET_SEL_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG13_0700_OFFSET                                                  (720)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG13_0700_MASK                                                    (0xFF << RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG13_0700_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_CDR_ACC2_MANUAL_OFFSET                                              (719)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_CDR_ACC2_MANUAL_MASK                                                (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_CDR_ACC2_MANUAL_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_CDR_ACC2_PERIOD_OFFSET                                              (709)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_CDR_ACC2_PERIOD_MASK                                                (0x3FF << RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_CDR_ACC2_PERIOD_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_CDR_SQU_TRI_OFFSET                                                  (708)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_CDR_SQU_TRI_MASK                                                    (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_CDR_SQU_TRI_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_CDR_EN_M_VALUE_OFFSET                                               (704)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_CDR_EN_M_VALUE_MASK                                                 (0xF << RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_CDR_EN_M_VALUE_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_RX_EQ_IN_OFFSET                                                     (697)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_RX_EQ_IN_MASK                                                       (0x7F << RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_RX_EQ_IN_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_RX_IDLE_SPD_OFFSET                                                  (696)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_RX_IDLE_SPD_MASK                                                    (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_RX_IDLE_SPD_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_RX_IQDSEL_OFFSET                                                    (695)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_RX_IQDSEL_MASK                                                      (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_RX_IQDSEL_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_RX_OFFSET_ADJR_OFFSET                                               (691)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_RX_OFFSET_ADJR_MASK                                                 (0xF << RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_RX_OFFSET_ADJR_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_RX_OFFSET_AUTO_K_OFFSET                                             (690)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_RX_OFFSET_AUTO_K_MASK                                               (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_RX_OFFSET_AUTO_K_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_RX_OFFSET_RANGE_OFFSET                                              (688)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_RX_OFFSET_RANGE_MASK                                                (0x3 << RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_RX_OFFSET_RANGE_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_EN_CLKREQ_OFFSET                                                    (687)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_EN_CLKREQ_MASK                                                      (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_EN_CLKREQ_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_EN_SATA_OFFSET                                                      (686)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_EN_SATA_MASK                                                        (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_EN_SATA_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_RXDSEL_OFFSET                                                       (684)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_RXDSEL_MASK                                                         (0x3 << RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_RXDSEL_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_RX_DCVS_SEL_OFFSET                                                  (683)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_RX_DCVS_SEL_MASK                                                    (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_RX_DCVS_SEL_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_RX_EN_KOFFSET_OFFSET                                                (682)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_RX_EN_KOFFSET_MASK                                                  (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_RX_EN_KOFFSET_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_RX_EN_SELF_OFFSET                                                   (681)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_RX_EN_SELF_MASK                                                     (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_RX_EN_SELF_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_RX_EN_TEST_OFFSET                                                   (680)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_RX_EN_TEST_MASK                                                     (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_RX_EN_TEST_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_RX_EQ2SEL_OFFSET                                                    (678)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_RX_EQ2SEL_MASK                                                      (0x3 << RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_RX_EQ2SEL_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_RX_EQ_EN_SLICER_OFFSET                                              (677)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_RX_EQ_EN_SLICER_MASK                                                (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_RX_EQ_EN_SLICER_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_RX_EQ_GAIN_OFFSET                                                   (675)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_RX_EQ_GAIN_MASK                                                     (0x3 << RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_RX_EQ_GAIN_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_RX_EQ_HOLD_OFFSET                                                   (674)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_RX_EQ_HOLD_MASK                                                     (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_RX_EQ_HOLD_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_RX_EQ_SELREG_OFFSET                                                 (673)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_RX_EQ_SELREG_MASK                                                   (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_RX_EQ_SELREG_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_RX_FORCERUN_OFFSET                                                  (672)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_RX_FORCERUN_MASK                                                    (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_RX_FORCERUN_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_RX_TIMER_LPF_OFFSET                                                 (667)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_RX_TIMER_LPF_MASK                                                   (0x1F << RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_RX_TIMER_LPF_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_SPDSEL_OFFSET                                                       (665)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_SPDSEL_MASK                                                         (0x3 << RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_SPDSEL_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_125M_MODE_OFFSET                                                    (664)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_125M_MODE_MASK                                                      (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_125M_MODE_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG17_0700_OFFSET                                                  (656)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG17_0700_MASK                                                    (0xFF << RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG17_0700_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_OFFSET_DIG_EN_OFFSET                                                (655)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_OFFSET_DIG_EN_MASK                                                  (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_OFFSET_DIG_EN_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_RX_PIENSEL_OFFSET                                                   (654)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_RX_PIENSEL_MASK                                                     (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_RX_PIENSEL_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_RX_PSAVE_SEL_OFFSET                                                 (653)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_RX_PSAVE_SEL_MASK                                                   (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_RX_PSAVE_SEL_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_RX_PS_AFE_OFFSET                                                    (652)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_RX_PS_AFE_MASK                                                      (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_RX_PS_AFE_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_RX_SEL_RXIDLE_OFFSET                                                (651)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_RX_SEL_RXIDLE_MASK                                                  (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_RX_SEL_RXIDLE_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_RX_D2S_SEL_OFFSET                                                   (650)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_RX_D2S_SEL_MASK                                                     (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_RX_D2S_SEL_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_RX_TIMER_BER_OFFSET                                                 (645)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_RX_TIMER_BER_MASK                                                   (0x1F << RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_RX_TIMER_BER_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_RX_TIMER_EQ_OFFSET                                                  (640)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_RX_TIMER_EQ_MASK                                                    (0x1F << RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_RX_TIMER_EQ_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_TX_DRV_DAC_DAT_OFFSET                                               (636)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_TX_DRV_DAC_DAT_MASK                                                 (0xF << RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_TX_DRV_DAC_DAT_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_TX_DRV_DAC_POST1_OFFSET                                             (632)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_TX_DRV_DAC_POST1_MASK                                               (0xF << RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_TX_DRV_DAC_POST1_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_TX_DRV_DAC_POST0_OFFSET                                             (628)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_TX_DRV_DAC_POST0_MASK                                               (0xF << RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_TX_DRV_DAC_POST0_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_TX_SWING_OFFSET                                                     (626)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_TX_SWING_MASK                                                       (0x3 << RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_TX_SWING_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_TX_DLY_OFFSET                                                       (624)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_TX_DLY_MASK                                                         (0x3 << RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_TX_DLY_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_TX_VREF_CTRL_OFFSET                                                 (621)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_TX_VREF_CTRL_MASK                                                   (0x7 << RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_TX_VREF_CTRL_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_TX_VCM_CTRL_OFFSET                                                  (618)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_TX_VCM_CTRL_MASK                                                    (0x7 << RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_TX_VCM_CTRL_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_TX_EN_EMPHASE_OFFSET                                                (608)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_TX_EN_EMPHASE_MASK                                                  (0x3FF << RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_TX_EN_EMPHASE_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG21_1500_OFFSET                                                  (496)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG21_1500_MASK                                                    (0xFFFF << RTL8390_SDS0_1_ANA_RG_EXT_S1_DUMMY_RG21_1500_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_TX_BEAEN_OFFSET                                                     (495)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_TX_BEAEN_MASK                                                       (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_TX_BEAEN_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_FORCE_RCVDET_OFFSET                                                 (494)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_FORCE_RCVDET_MASK                                                   (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_FORCE_RCVDET_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_TX_EN_VCM_RES_OFFSET                                                (493)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_TX_EN_VCM_RES_MASK                                                  (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_TX_EN_VCM_RES_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_TX_SEL_CKRD_DUTY_OFFSET                                             (492)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_TX_SEL_CKRD_DUTY_MASK                                               (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_TX_SEL_CKRD_DUTY_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_TX_SEL_VCM_OFFSET                                                   (490)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_TX_SEL_VCM_MASK                                                     (0x3 << RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_TX_SEL_VCM_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_TX_EN_TEST_OFFSET                                                   (489)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_TX_EN_TEST_MASK                                                     (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_TX_EN_TEST_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_TX_SWING25_OFFSET                                                   (488)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_TX_SWING25_MASK                                                     (0x1 << RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_TX_SWING25_OFFSET)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_TX_DM_OFFSET                                                        (480)
  #define RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_TX_DM_MASK                                                          (0xFF << RTL8390_SDS0_1_ANA_RG_EXT_S1_REG_TX_DM_OFFSET)

#define RTL8390_SDS2_3_XSG0_ADDR                                                                               (0xA400)
  #define RTL8390_SDS2_3_XSG0_SR1_CFG_PTR_ERR_EN_OFFSET                                                        (2047)
  #define RTL8390_SDS2_3_XSG0_SR1_CFG_PTR_ERR_EN_MASK                                                          (0x1 << RTL8390_SDS2_3_XSG0_SR1_CFG_PTR_ERR_EN_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR1_CFG_AUTO_10BIT_OFFSET                                                        (2046)
  #define RTL8390_SDS2_3_XSG0_SR1_CFG_AUTO_10BIT_MASK                                                          (0x1 << RTL8390_SDS2_3_XSG0_SR1_CFG_AUTO_10BIT_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR1_CFG_FULL_ACK2_OFFSET                                                         (2045)
  #define RTL8390_SDS2_3_XSG0_SR1_CFG_FULL_ACK2_MASK                                                           (0x1 << RTL8390_SDS2_3_XSG0_SR1_CFG_FULL_ACK2_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR1_CFG_NXP_EN_OFFSET                                                            (2044)
  #define RTL8390_SDS2_3_XSG0_SR1_CFG_NXP_EN_MASK                                                              (0x1 << RTL8390_SDS2_3_XSG0_SR1_CFG_NXP_EN_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR1_SDS_FRC_RX_OFFSET                                                            (2040)
  #define RTL8390_SDS2_3_XSG0_SR1_SDS_FRC_RX_MASK                                                              (0xF << RTL8390_SDS2_3_XSG0_SR1_SDS_FRC_RX_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR1_CFG_HSG_RTIG_OFFSET                                                          (2039)
  #define RTL8390_SDS2_3_XSG0_SR1_CFG_HSG_RTIG_MASK                                                            (0x1 << RTL8390_SDS2_3_XSG0_SR1_CFG_HSG_RTIG_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR1_CFG_XSG_OFFSET                                                               (2038)
  #define RTL8390_SDS2_3_XSG0_SR1_CFG_XSG_MASK                                                                 (0x1 << RTL8390_SDS2_3_XSG0_SR1_CFG_XSG_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR1_CFG_RG1X54_OFFSET                                                            (2036)
  #define RTL8390_SDS2_3_XSG0_SR1_CFG_RG1X54_MASK                                                              (0x3 << RTL8390_SDS2_3_XSG0_SR1_CFG_RG1X54_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR1_SDS_FRC_TX_OFFSET                                                            (2032)
  #define RTL8390_SDS2_3_XSG0_SR1_SDS_FRC_TX_MASK                                                              (0xF << RTL8390_SDS2_3_XSG0_SR1_SDS_FRC_TX_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR0_DIS_RENWAY_OFFSET                                                            (2031)
  #define RTL8390_SDS2_3_XSG0_SR0_DIS_RENWAY_MASK                                                              (0x1 << RTL8390_SDS2_3_XSG0_SR0_DIS_RENWAY_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR0_BYP_8B10B_OFFSET                                                             (2030)
  #define RTL8390_SDS2_3_XSG0_SR0_BYP_8B10B_MASK                                                               (0x1 << RTL8390_SDS2_3_XSG0_SR0_BYP_8B10B_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR0_CDET_OFFSET                                                                  (2028)
  #define RTL8390_SDS2_3_XSG0_SR0_CDET_MASK                                                                    (0x3 << RTL8390_SDS2_3_XSG0_SR0_CDET_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR0_DIS_TMR_CMA_OFFSET                                                           (2027)
  #define RTL8390_SDS2_3_XSG0_SR0_DIS_TMR_CMA_MASK                                                             (0x1 << RTL8390_SDS2_3_XSG0_SR0_DIS_TMR_CMA_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR0_DIS_APX_OFFSET                                                               (2026)
  #define RTL8390_SDS2_3_XSG0_SR0_DIS_APX_MASK                                                                 (0x1 << RTL8390_SDS2_3_XSG0_SR0_DIS_APX_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR0_INV_HSI_OFFSET                                                               (2025)
  #define RTL8390_SDS2_3_XSG0_SR0_INV_HSI_MASK                                                                 (0x1 << RTL8390_SDS2_3_XSG0_SR0_INV_HSI_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR0_INV_HSO_OFFSET                                                               (2024)
  #define RTL8390_SDS2_3_XSG0_SR0_INV_HSO_MASK                                                                 (0x1 << RTL8390_SDS2_3_XSG0_SR0_INV_HSO_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR0_SDS_SDET_DEG_OFFSET                                                          (2022)
  #define RTL8390_SDS2_3_XSG0_SR0_SDS_SDET_DEG_MASK                                                            (0x3 << RTL8390_SDS2_3_XSG0_SR0_SDS_SDET_DEG_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR0_CODEC_LPK_OFFSET                                                             (2021)
  #define RTL8390_SDS2_3_XSG0_SR0_CODEC_LPK_MASK                                                               (0x1 << RTL8390_SDS2_3_XSG0_SR0_CODEC_LPK_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR0_AFE_LPK_OFFSET                                                               (2020)
  #define RTL8390_SDS2_3_XSG0_SR0_AFE_LPK_MASK                                                                 (0x1 << RTL8390_SDS2_3_XSG0_SR0_AFE_LPK_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR0_REMOTE_LPK_OFFSET                                                            (2019)
  #define RTL8390_SDS2_3_XSG0_SR0_REMOTE_LPK_MASK                                                              (0x1 << RTL8390_SDS2_3_XSG0_SR0_REMOTE_LPK_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR0_SDS_TX_DOWN_OFFSET                                                           (2018)
  #define RTL8390_SDS2_3_XSG0_SR0_SDS_TX_DOWN_MASK                                                             (0x1 << RTL8390_SDS2_3_XSG0_SR0_SDS_TX_DOWN_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR0_SDS_EN_RX_OFFSET                                                             (2017)
  #define RTL8390_SDS2_3_XSG0_SR0_SDS_EN_RX_MASK                                                               (0x1 << RTL8390_SDS2_3_XSG0_SR0_SDS_EN_RX_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR0_SDS_EN_TX_OFFSET                                                             (2016)
  #define RTL8390_SDS2_3_XSG0_SR0_SDS_EN_TX_MASK                                                               (0x1 << RTL8390_SDS2_3_XSG0_SR0_SDS_EN_TX_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR3_WR_SOFT_RSTB_OFFSET                                                          (2015)
  #define RTL8390_SDS2_3_XSG0_SR3_WR_SOFT_RSTB_MASK                                                            (0x1 << RTL8390_SDS2_3_XSG0_SR3_WR_SOFT_RSTB_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR3_USE_25M_CLK_OFFSET                                                           (2014)
  #define RTL8390_SDS2_3_XSG0_SR3_USE_25M_CLK_MASK                                                             (0x1 << RTL8390_SDS2_3_XSG0_SR3_USE_25M_CLK_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR3_MARK_CARR_EXT_OFFSET                                                         (2013)
  #define RTL8390_SDS2_3_XSG0_SR3_MARK_CARR_EXT_MASK                                                           (0x1 << RTL8390_SDS2_3_XSG0_SR3_MARK_CARR_EXT_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR3_SEL_DEG_OFFSET                                                               (2012)
  #define RTL8390_SDS2_3_XSG0_SR3_SEL_DEG_MASK                                                                 (0x1 << RTL8390_SDS2_3_XSG0_SR3_SEL_DEG_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR3_REG_CALIB_OK_CNT_OFFSET                                                      (2008)
  #define RTL8390_SDS2_3_XSG0_SR3_REG_CALIB_OK_CNT_MASK                                                        (0xF << RTL8390_SDS2_3_XSG0_SR3_REG_CALIB_OK_CNT_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR3_EXT_PWR_CTL_OFFSET                                                           (2007)
  #define RTL8390_SDS2_3_XSG0_SR3_EXT_PWR_CTL_MASK                                                             (0x1 << RTL8390_SDS2_3_XSG0_SR3_EXT_PWR_CTL_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR3_SOFT_RST_OFFSET                                                              (2006)
  #define RTL8390_SDS2_3_XSG0_SR3_SOFT_RST_MASK                                                                (0x1 << RTL8390_SDS2_3_XSG0_SR3_SOFT_RST_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR3_CLR_SOFT_RSTB_OFFSET                                                         (2005)
  #define RTL8390_SDS2_3_XSG0_SR3_CLR_SOFT_RSTB_MASK                                                           (0x1 << RTL8390_SDS2_3_XSG0_SR3_CLR_SOFT_RSTB_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR3_CMA_RQ_OFFSET                                                                (2000)
  #define RTL8390_SDS2_3_XSG0_SR3_CMA_RQ_MASK                                                                  (0x1F << RTL8390_SDS2_3_XSG0_SR3_CMA_RQ_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR2_FRC_PREAMBLE_OFFSET                                                          (1998)
  #define RTL8390_SDS2_3_XSG0_SR2_FRC_PREAMBLE_MASK                                                            (0x3 << RTL8390_SDS2_3_XSG0_SR2_FRC_PREAMBLE_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR2_FRC_IPG_OFFSET                                                               (1996)
  #define RTL8390_SDS2_3_XSG0_SR2_FRC_IPG_MASK                                                                 (0x3 << RTL8390_SDS2_3_XSG0_SR2_FRC_IPG_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR2_FRC_CGGOOD_OFFSET                                                            (1994)
  #define RTL8390_SDS2_3_XSG0_SR2_FRC_CGGOOD_MASK                                                              (0x3 << RTL8390_SDS2_3_XSG0_SR2_FRC_CGGOOD_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR2_SDS_FRC_AN_OFFSET                                                            (1992)
  #define RTL8390_SDS2_3_XSG0_SR2_SDS_FRC_AN_MASK                                                              (0x3 << RTL8390_SDS2_3_XSG0_SR2_SDS_FRC_AN_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR2_CFG_INS_IPG_MDY_OFFSET                                                       (1991)
  #define RTL8390_SDS2_3_XSG0_SR2_CFG_INS_IPG_MDY_MASK                                                         (0x1 << RTL8390_SDS2_3_XSG0_SR2_CFG_INS_IPG_MDY_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR2_CFG_RDS_CMA_DET_OFFSET                                                       (1990)
  #define RTL8390_SDS2_3_XSG0_SR2_CFG_RDS_CMA_DET_MASK                                                         (0x1 << RTL8390_SDS2_3_XSG0_SR2_CFG_RDS_CMA_DET_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR2_CFG_SEL_TMR_LIM_OFFSET                                                       (1988)
  #define RTL8390_SDS2_3_XSG0_SR2_CFG_SEL_TMR_LIM_MASK                                                         (0x3 << RTL8390_SDS2_3_XSG0_SR2_CFG_SEL_TMR_LIM_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR2_SDS_RESTART_AN_OFFSET                                                        (1984)
  #define RTL8390_SDS2_3_XSG0_SR2_SDS_RESTART_AN_MASK                                                          (0xF << RTL8390_SDS2_3_XSG0_SR2_SDS_RESTART_AN_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR5_LPI_TRANSMIT_STYLE_OFFSET                                                    (1983)
  #define RTL8390_SDS2_3_XSG0_SR5_LPI_TRANSMIT_STYLE_MASK                                                      (0x1 << RTL8390_SDS2_3_XSG0_SR5_LPI_TRANSMIT_STYLE_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR5_PWRSV_INB_PERIOD_OFFSET                                                      (1980)
  #define RTL8390_SDS2_3_XSG0_SR5_PWRSV_INB_PERIOD_MASK                                                        (0x7 << RTL8390_SDS2_3_XSG0_SR5_PWRSV_INB_PERIOD_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR5_PWRSV_WAKEUP_C2_OFFSET                                                       (1979)
  #define RTL8390_SDS2_3_XSG0_SR5_PWRSV_WAKEUP_C2_MASK                                                         (0x1 << RTL8390_SDS2_3_XSG0_SR5_PWRSV_WAKEUP_C2_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR5_PWRSV_WAKEUP_C1_OFFSET                                                       (1978)
  #define RTL8390_SDS2_3_XSG0_SR5_PWRSV_WAKEUP_C1_MASK                                                         (0x1 << RTL8390_SDS2_3_XSG0_SR5_PWRSV_WAKEUP_C1_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR5_CFG_MARK_CARR_EXT_ERR_OFFSET                                                 (1977)
  #define RTL8390_SDS2_3_XSG0_SR5_CFG_MARK_CARR_EXT_ERR_MASK                                                   (0x1 << RTL8390_SDS2_3_XSG0_SR5_CFG_MARK_CARR_EXT_ERR_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR5_REG_PCSREQ_POS_OFFSET                                                        (1976)
  #define RTL8390_SDS2_3_XSG0_SR5_REG_PCSREQ_POS_MASK                                                          (0x1 << RTL8390_SDS2_3_XSG0_SR5_REG_PCSREQ_POS_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR5_CFG_INBTOUT_LEVEL_OFFSET                                                     (1975)
  #define RTL8390_SDS2_3_XSG0_SR5_CFG_INBTOUT_LEVEL_MASK                                                       (0x1 << RTL8390_SDS2_3_XSG0_SR5_CFG_INBTOUT_LEVEL_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR5_CFG_SUDINB_OFFSET                                                            (1974)
  #define RTL8390_SDS2_3_XSG0_SR5_CFG_SUDINB_MASK                                                              (0x1 << RTL8390_SDS2_3_XSG0_SR5_CFG_SUDINB_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR5_CFG_PCSRDABT_LD_OFFSET                                                       (1973)
  #define RTL8390_SDS2_3_XSG0_SR5_CFG_PCSRDABT_LD_MASK                                                         (0x1 << RTL8390_SDS2_3_XSG0_SR5_CFG_PCSRDABT_LD_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR5_CFG_AN_UZ_OFFSET                                                             (1972)
  #define RTL8390_SDS2_3_XSG0_SR5_CFG_AN_UZ_MASK                                                               (0x1 << RTL8390_SDS2_3_XSG0_SR5_CFG_AN_UZ_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR5_CFG_INBAND_EN_OFFSET                                                         (1968)
  #define RTL8390_SDS2_3_XSG0_SR5_CFG_INBAND_EN_MASK                                                           (0xF << RTL8390_SDS2_3_XSG0_SR5_CFG_INBAND_EN_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR4_CFG_FRC_SDS_MODE_OFFSET                                                      (1965)
  #define RTL8390_SDS2_3_XSG0_SR4_CFG_FRC_SDS_MODE_MASK                                                        (0x7 << RTL8390_SDS2_3_XSG0_SR4_CFG_FRC_SDS_MODE_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR4_CFG_FRC_SDS_MODE_EN_OFFSET                                                   (1964)
  #define RTL8390_SDS2_3_XSG0_SR4_CFG_FRC_SDS_MODE_EN_MASK                                                     (0x1 << RTL8390_SDS2_3_XSG0_SR4_CFG_FRC_SDS_MODE_EN_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR4_CFG_UPD_RXD_OFFSET                                                           (1960)
  #define RTL8390_SDS2_3_XSG0_SR4_CFG_UPD_RXD_MASK                                                             (0xF << RTL8390_SDS2_3_XSG0_SR4_CFG_UPD_RXD_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR4_CFG_UPD_TXD_OFFSET                                                           (1956)
  #define RTL8390_SDS2_3_XSG0_SR4_CFG_UPD_TXD_MASK                                                             (0xF << RTL8390_SDS2_3_XSG0_SR4_CFG_UPD_TXD_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR4_CFG_UPD_RXD_DYN_OFFSET                                                       (1955)
  #define RTL8390_SDS2_3_XSG0_SR4_CFG_UPD_RXD_DYN_MASK                                                         (0x1 << RTL8390_SDS2_3_XSG0_SR4_CFG_UPD_RXD_DYN_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR4_CFG_EN_LINK_FIB1G_OFFSET                                                     (1954)
  #define RTL8390_SDS2_3_XSG0_SR4_CFG_EN_LINK_FIB1G_MASK                                                       (0x1 << RTL8390_SDS2_3_XSG0_SR4_CFG_EN_LINK_FIB1G_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR4_CFG_EN_LINK_SGM_OFFSET                                                       (1953)
  #define RTL8390_SDS2_3_XSG0_SR4_CFG_EN_LINK_SGM_MASK                                                         (0x1 << RTL8390_SDS2_3_XSG0_SR4_CFG_EN_LINK_SGM_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR4_CFG_SGM_CK_SEL_OFFSET                                                        (1952)
  #define RTL8390_SDS2_3_XSG0_SR4_CFG_SGM_CK_SEL_MASK                                                          (0x1 << RTL8390_SDS2_3_XSG0_SR4_CFG_SGM_CK_SEL_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR7_CFG_8B10B_NO_CREXT_OFFSET                                                    (1951)
  #define RTL8390_SDS2_3_XSG0_SR7_CFG_8B10B_NO_CREXT_MASK                                                      (0x1 << RTL8390_SDS2_3_XSG0_SR7_CFG_8B10B_NO_CREXT_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR7_CFG_NEG_CLKWR_A2D_OFFSET                                                     (1950)
  #define RTL8390_SDS2_3_XSG0_SR7_CFG_NEG_CLKWR_A2D_MASK                                                       (0x1 << RTL8390_SDS2_3_XSG0_SR7_CFG_NEG_CLKWR_A2D_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR7_CFG_MIIXF_TS1K_OFFSET                                                        (1949)
  #define RTL8390_SDS2_3_XSG0_SR7_CFG_MIIXF_TS1K_MASK                                                          (0x1 << RTL8390_SDS2_3_XSG0_SR7_CFG_MIIXF_TS1K_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR7_CFG_DLY_PRE8_OFFSET                                                          (1948)
  #define RTL8390_SDS2_3_XSG0_SR7_CFG_DLY_PRE8_MASK                                                            (0x1 << RTL8390_SDS2_3_XSG0_SR7_CFG_DLY_PRE8_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR7_CFG_GRXD_SEL_OFFSET                                                          (1947)
  #define RTL8390_SDS2_3_XSG0_SR7_CFG_GRXD_SEL_MASK                                                            (0x1 << RTL8390_SDS2_3_XSG0_SR7_CFG_GRXD_SEL_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR7_CFG_LPI_CMD_MII_OFFSET                                                       (1946)
  #define RTL8390_SDS2_3_XSG0_SR7_CFG_LPI_CMD_MII_MASK                                                         (0x1 << RTL8390_SDS2_3_XSG0_SR7_CFG_LPI_CMD_MII_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR7_CFG_MARK_RXSCR_ERR_OFFSET                                                    (1945)
  #define RTL8390_SDS2_3_XSG0_SR7_CFG_MARK_RXSCR_ERR_MASK                                                      (0x1 << RTL8390_SDS2_3_XSG0_SR7_CFG_MARK_RXSCR_ERR_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR7_CFG_MARK_TXSCR_ERR_OFFSET                                                    (1944)
  #define RTL8390_SDS2_3_XSG0_SR7_CFG_MARK_TXSCR_ERR_MASK                                                      (0x1 << RTL8390_SDS2_3_XSG0_SR7_CFG_MARK_TXSCR_ERR_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR7_BYP_START_OFFSET                                                             (1940)
  #define RTL8390_SDS2_3_XSG0_SR7_BYP_START_MASK                                                               (0xF << RTL8390_SDS2_3_XSG0_SR7_BYP_START_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR7_BYP_END_OFFSET                                                               (1936)
  #define RTL8390_SDS2_3_XSG0_SR7_BYP_END_MASK                                                                 (0xF << RTL8390_SDS2_3_XSG0_SR7_BYP_END_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR6_CFG_NO_GIGA_SCM_OFFSET                                                       (1935)
  #define RTL8390_SDS2_3_XSG0_SR6_CFG_NO_GIGA_SCM_MASK                                                         (0x1 << RTL8390_SDS2_3_XSG0_SR6_CFG_NO_GIGA_SCM_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR6_CFG_RE_SYNC_STYLE_OFFSET                                                     (1934)
  #define RTL8390_SDS2_3_XSG0_SR6_CFG_RE_SYNC_STYLE_MASK                                                       (0x1 << RTL8390_SDS2_3_XSG0_SR6_CFG_RE_SYNC_STYLE_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR6_CFG_SYNC_GAT_OFFSET                                                          (1933)
  #define RTL8390_SDS2_3_XSG0_SR6_CFG_SYNC_GAT_MASK                                                            (0x1 << RTL8390_SDS2_3_XSG0_SR6_CFG_SYNC_GAT_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR6_CFG_BYPSCR_XSG_OFFSET                                                        (1932)
  #define RTL8390_SDS2_3_XSG0_SR6_CFG_BYPSCR_XSG_MASK                                                          (0x1 << RTL8390_SDS2_3_XSG0_SR6_CFG_BYPSCR_XSG_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR6_RX_BYPSCR_OFFSET                                                             (1928)
  #define RTL8390_SDS2_3_XSG0_SR6_RX_BYPSCR_MASK                                                               (0xF << RTL8390_SDS2_3_XSG0_SR6_RX_BYPSCR_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR6_CFG_SLP_RQ_OFFSET                                                            (1924)
  #define RTL8390_SDS2_3_XSG0_SR6_CFG_SLP_RQ_MASK                                                              (0xF << RTL8390_SDS2_3_XSG0_SR6_CFG_SLP_RQ_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR6_TX_BYPSCR_OFFSET                                                             (1920)
  #define RTL8390_SDS2_3_XSG0_SR6_TX_BYPSCR_MASK                                                               (0xF << RTL8390_SDS2_3_XSG0_SR6_TX_BYPSCR_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR9_CFG_EEE_PROGRAM_0_OFFSET                                                     (1904)
  #define RTL8390_SDS2_3_XSG0_SR9_CFG_EEE_PROGRAM_0_MASK                                                       (0xFFFF << RTL8390_SDS2_3_XSG0_SR9_CFG_EEE_PROGRAM_0_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR8_CFG_EEE_PWRSAV_EN_OFFSET                                                     (1903)
  #define RTL8390_SDS2_3_XSG0_SR8_CFG_EEE_PWRSAV_EN_MASK                                                       (0x1 << RTL8390_SDS2_3_XSG0_SR8_CFG_EEE_PWRSAV_EN_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR8_REG_EEE_SDS_AN_OFFSET                                                        (1902)
  #define RTL8390_SDS2_3_XSG0_SR8_REG_EEE_SDS_AN_MASK                                                          (0x1 << RTL8390_SDS2_3_XSG0_SR8_REG_EEE_SDS_AN_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR8_REG_C3_TIMER_OFFSET                                                          (1899)
  #define RTL8390_SDS2_3_XSG0_SR8_REG_C3_TIMER_MASK                                                            (0x7 << RTL8390_SDS2_3_XSG0_SR8_REG_C3_TIMER_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR8_REG_C2_TIMER_OFFSET                                                          (1896)
  #define RTL8390_SDS2_3_XSG0_SR8_REG_C2_TIMER_MASK                                                            (0x7 << RTL8390_SDS2_3_XSG0_SR8_REG_C2_TIMER_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR8_REG_C1_TIMER_OFFSET                                                          (1893)
  #define RTL8390_SDS2_3_XSG0_SR8_REG_C1_TIMER_MASK                                                            (0x7 << RTL8390_SDS2_3_XSG0_SR8_REG_C1_TIMER_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR8_REG_C0_TIMER_OFFSET                                                          (1890)
  #define RTL8390_SDS2_3_XSG0_SR8_REG_C0_TIMER_MASK                                                            (0x7 << RTL8390_SDS2_3_XSG0_SR8_REG_C0_TIMER_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR8_CFG_MAC_C1_CHG_RESTC3_OFFSET                                                 (1889)
  #define RTL8390_SDS2_3_XSG0_SR8_CFG_MAC_C1_CHG_RESTC3_MASK                                                   (0x1 << RTL8390_SDS2_3_XSG0_SR8_CFG_MAC_C1_CHG_RESTC3_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR8_CFG_PHY_GO_C1_COND_SPC_OFFSET                                                (1888)
  #define RTL8390_SDS2_3_XSG0_SR8_CFG_PHY_GO_C1_COND_SPC_MASK                                                  (0x1 << RTL8390_SDS2_3_XSG0_SR8_CFG_PHY_GO_C1_COND_SPC_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR11_CFG_EEE_DBG_CNT_OFFSET                                                      (1872)
  #define RTL8390_SDS2_3_XSG0_SR11_CFG_EEE_DBG_CNT_MASK                                                        (0xFFFF << RTL8390_SDS2_3_XSG0_SR11_CFG_EEE_DBG_CNT_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR10_CFG_RG10X1512_OFFSET                                                        (1868)
  #define RTL8390_SDS2_3_XSG0_SR10_CFG_RG10X1512_MASK                                                          (0xF << RTL8390_SDS2_3_XSG0_SR10_CFG_RG10X1512_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR10_QSGMII_NO_DILE2_OFFSET                                                      (1867)
  #define RTL8390_SDS2_3_XSG0_SR10_QSGMII_NO_DILE2_MASK                                                        (0x1 << RTL8390_SDS2_3_XSG0_SR10_QSGMII_NO_DILE2_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR10_QSGMII_EEE_SEL_OFFSET                                                       (1866)
  #define RTL8390_SDS2_3_XSG0_SR10_QSGMII_EEE_SEL_MASK                                                         (0x1 << RTL8390_SDS2_3_XSG0_SR10_QSGMII_EEE_SEL_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR10_QSGMII_LPI_TX_EN_OFFSET                                                     (1865)
  #define RTL8390_SDS2_3_XSG0_SR10_QSGMII_LPI_TX_EN_MASK                                                       (0x1 << RTL8390_SDS2_3_XSG0_SR10_QSGMII_LPI_TX_EN_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR10_QSGMII_LPI_RX_EN_OFFSET                                                     (1864)
  #define RTL8390_SDS2_3_XSG0_SR10_QSGMII_LPI_RX_EN_MASK                                                       (0x1 << RTL8390_SDS2_3_XSG0_SR10_QSGMII_LPI_RX_EN_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR10_QSGMII_INB_EN_OFFSET                                                        (1863)
  #define RTL8390_SDS2_3_XSG0_SR10_QSGMII_INB_EN_MASK                                                          (0x1 << RTL8390_SDS2_3_XSG0_SR10_QSGMII_INB_EN_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR10_QSGMII_RXER_SEL_OFFSET                                                      (1862)
  #define RTL8390_SDS2_3_XSG0_SR10_QSGMII_RXER_SEL_MASK                                                        (0x1 << RTL8390_SDS2_3_XSG0_SR10_QSGMII_RXER_SEL_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR10_CFG_FAST_TIMER_OFFSET                                                       (1860)
  #define RTL8390_SDS2_3_XSG0_SR10_CFG_FAST_TIMER_MASK                                                         (0x3 << RTL8390_SDS2_3_XSG0_SR10_CFG_FAST_TIMER_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR10_EEE_LINK_FASTER_OFFSET                                                      (1856)
  #define RTL8390_SDS2_3_XSG0_SR10_EEE_LINK_FASTER_MASK                                                        (0xF << RTL8390_SDS2_3_XSG0_SR10_EEE_LINK_FASTER_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR13_SDS_LK_TIME_OFFSET                                                          (1848)
  #define RTL8390_SDS2_3_XSG0_SR13_SDS_LK_TIME_MASK                                                            (0xFF << RTL8390_SDS2_3_XSG0_SR13_SDS_LK_TIME_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR13_CFG_APXT_TMP_OFFSET                                                         (1840)
  #define RTL8390_SDS2_3_XSG0_SR13_CFG_APXT_TMP_MASK                                                           (0xFF << RTL8390_SDS2_3_XSG0_SR13_CFG_APXT_TMP_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR12_CFG_INB_TIMEOUT_OFFSET                                                      (1832)
  #define RTL8390_SDS2_3_XSG0_SR12_CFG_INB_TIMEOUT_MASK                                                        (0xFF << RTL8390_SDS2_3_XSG0_SR12_CFG_INB_TIMEOUT_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR12_ABILITY_OFFSET                                                              (1828)
  #define RTL8390_SDS2_3_XSG0_SR12_ABILITY_MASK                                                                (0xF << RTL8390_SDS2_3_XSG0_SR12_ABILITY_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR12_RDM_ALGOR_OFFSET                                                            (1827)
  #define RTL8390_SDS2_3_XSG0_SR12_RDM_ALGOR_MASK                                                              (0x1 << RTL8390_SDS2_3_XSG0_SR12_RDM_ALGOR_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR12_SD_DET_ALGOR_OFFSET                                                         (1826)
  #define RTL8390_SDS2_3_XSG0_SR12_SD_DET_ALGOR_MASK                                                           (0x1 << RTL8390_SDS2_3_XSG0_SR12_SD_DET_ALGOR_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR12_AUTO_DET_ALGOR_OFFSET                                                       (1825)
  #define RTL8390_SDS2_3_XSG0_SR12_AUTO_DET_ALGOR_MASK                                                         (0x1 << RTL8390_SDS2_3_XSG0_SR12_AUTO_DET_ALGOR_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR12_SEND_NP_ON_OFFSET                                                           (1824)
  #define RTL8390_SDS2_3_XSG0_SR12_SEND_NP_ON_MASK                                                             (0x1 << RTL8390_SDS2_3_XSG0_SR12_SEND_NP_ON_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR15_CFG_INBAND_MASTER_0_OFFSET                                                  (1808)
  #define RTL8390_SDS2_3_XSG0_SR15_CFG_INBAND_MASTER_0_MASK                                                    (0xFFFF << RTL8390_SDS2_3_XSG0_SR15_CFG_INBAND_MASTER_0_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR14_CFG_SPDUP_OFFSET                                                            (1807)
  #define RTL8390_SDS2_3_XSG0_SR14_CFG_SPDUP_MASK                                                              (0x1 << RTL8390_SDS2_3_XSG0_SR14_CFG_SPDUP_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR14_CFG_SPDUP_FIB100_OFFSET                                                     (1806)
  #define RTL8390_SDS2_3_XSG0_SR14_CFG_SPDUP_FIB100_MASK                                                       (0x1 << RTL8390_SDS2_3_XSG0_SR14_CFG_SPDUP_FIB100_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR14_CFG_RXSLEEP_TMROUT_OFFSET                                                   (1805)
  #define RTL8390_SDS2_3_XSG0_SR14_CFG_RXSLEEP_TMROUT_MASK                                                     (0x1 << RTL8390_SDS2_3_XSG0_SR14_CFG_RXSLEEP_TMROUT_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR14_SEL_CALIBOK_OFFSET                                                          (1804)
  #define RTL8390_SDS2_3_XSG0_SR14_SEL_CALIBOK_MASK                                                            (0x1 << RTL8390_SDS2_3_XSG0_SR14_SEL_CALIBOK_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR14_SEL_SDET_OFFSET                                                             (1803)
  #define RTL8390_SDS2_3_XSG0_SR14_SEL_SDET_MASK                                                               (0x1 << RTL8390_SDS2_3_XSG0_SR14_SEL_SDET_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR14_SEL_ANOK_OFFSET                                                             (1802)
  #define RTL8390_SDS2_3_XSG0_SR14_SEL_ANOK_MASK                                                               (0x1 << RTL8390_SDS2_3_XSG0_SR14_SEL_ANOK_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR14_CFG_SEL_ODD_BIT_OFFSET                                                      (1801)
  #define RTL8390_SDS2_3_XSG0_SR14_CFG_SEL_ODD_BIT_MASK                                                        (0x1 << RTL8390_SDS2_3_XSG0_SR14_CFG_SEL_ODD_BIT_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR14_CFG_FRC_LD_VALUE_OFFSET                                                     (1800)
  #define RTL8390_SDS2_3_XSG0_SR14_CFG_FRC_LD_VALUE_MASK                                                       (0x1 << RTL8390_SDS2_3_XSG0_SR14_CFG_FRC_LD_VALUE_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR14_CFG_FRC_LD_OFFSET                                                           (1799)
  #define RTL8390_SDS2_3_XSG0_SR14_CFG_FRC_LD_MASK                                                             (0x1 << RTL8390_SDS2_3_XSG0_SR14_CFG_FRC_LD_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR14_CFG_SGMI_CK1MS_EN_OFFSET                                                    (1798)
  #define RTL8390_SDS2_3_XSG0_SR14_CFG_SGMI_CK1MS_EN_MASK                                                      (0x1 << RTL8390_SDS2_3_XSG0_SR14_CFG_SGMI_CK1MS_EN_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR14_CFG_LINK_TMR_SGMII_SEL_OFFSET                                               (1795)
  #define RTL8390_SDS2_3_XSG0_SR14_CFG_LINK_TMR_SGMII_SEL_MASK                                                 (0x7 << RTL8390_SDS2_3_XSG0_SR14_CFG_LINK_TMR_SGMII_SEL_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR14_CFG_LINK_TMR_NORM_SEL_OFFSET                                                (1792)
  #define RTL8390_SDS2_3_XSG0_SR14_CFG_LINK_TMR_NORM_SEL_MASK                                                  (0x7 << RTL8390_SDS2_3_XSG0_SR14_CFG_LINK_TMR_NORM_SEL_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR17_MACRDVLD_OFFSET                                                             (1791)
  #define RTL8390_SDS2_3_XSG0_SR17_MACRDVLD_MASK                                                               (0x1 << RTL8390_SDS2_3_XSG0_SR17_MACRDVLD_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR17_MACRDABT_OFFSET                                                             (1790)
  #define RTL8390_SDS2_3_XSG0_SR17_MACRDABT_MASK                                                               (0x1 << RTL8390_SDS2_3_XSG0_SR17_MACRDABT_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR17_CFG_INBAND_MASTER_2_OFFSET                                                  (1776)
  #define RTL8390_SDS2_3_XSG0_SR17_CFG_INBAND_MASTER_2_MASK                                                    (0x3FFF << RTL8390_SDS2_3_XSG0_SR17_CFG_INBAND_MASTER_2_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR16_CFG_INBAND_MASTER_1_OFFSET                                                  (1760)
  #define RTL8390_SDS2_3_XSG0_SR16_CFG_INBAND_MASTER_1_MASK                                                    (0xFFFF << RTL8390_SDS2_3_XSG0_SR16_CFG_INBAND_MASTER_1_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR19_CFG_RSGP_TXCFG_MAC_OFFSET                                                   (1744)
  #define RTL8390_SDS2_3_XSG0_SR19_CFG_RSGP_TXCFG_MAC_MASK                                                     (0xFFFF << RTL8390_SDS2_3_XSG0_SR19_CFG_RSGP_TXCFG_MAC_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR18_CFG_RSGP_TXCFG_PHY_OFFSET                                                   (1728)
  #define RTL8390_SDS2_3_XSG0_SR18_CFG_RSGP_TXCFG_PHY_MASK                                                     (0xFFFF << RTL8390_SDS2_3_XSG0_SR18_CFG_RSGP_TXCFG_PHY_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR21_CFG_SGM_TXCFG_MAC_OFFSET                                                    (1712)
  #define RTL8390_SDS2_3_XSG0_SR21_CFG_SGM_TXCFG_MAC_MASK                                                      (0xFFFF << RTL8390_SDS2_3_XSG0_SR21_CFG_SGM_TXCFG_MAC_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR20_CFG_SGM_TXCFG_PHY_OFFSET                                                    (1696)
  #define RTL8390_SDS2_3_XSG0_SR20_CFG_SGM_TXCFG_PHY_MASK                                                      (0xFFFF << RTL8390_SDS2_3_XSG0_SR20_CFG_SGM_TXCFG_PHY_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR23_CFG_FIB2G_TXCFG_P1_OFFSET                                                   (1680)
  #define RTL8390_SDS2_3_XSG0_SR23_CFG_FIB2G_TXCFG_P1_MASK                                                     (0xFFFF << RTL8390_SDS2_3_XSG0_SR23_CFG_FIB2G_TXCFG_P1_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR22_CFG_FIB2G_TXCFG_P0_OFFSET                                                   (1664)
  #define RTL8390_SDS2_3_XSG0_SR22_CFG_FIB2G_TXCFG_P0_MASK                                                     (0xFFFF << RTL8390_SDS2_3_XSG0_SR22_CFG_FIB2G_TXCFG_P0_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR25_CFG_FIB2G_TXCFG_NP_P1_OFFSET                                                (1648)
  #define RTL8390_SDS2_3_XSG0_SR25_CFG_FIB2G_TXCFG_NP_P1_MASK                                                  (0xFFFF << RTL8390_SDS2_3_XSG0_SR25_CFG_FIB2G_TXCFG_NP_P1_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR24_CFG_FIB2G_TXCFG_NP_P0_OFFSET                                                (1632)
  #define RTL8390_SDS2_3_XSG0_SR24_CFG_FIB2G_TXCFG_NP_P0_MASK                                                  (0xFFFF << RTL8390_SDS2_3_XSG0_SR24_CFG_FIB2G_TXCFG_NP_P0_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR27_CFG_DBG_OUT_ECO1_OFFSET                                                     (1616)
  #define RTL8390_SDS2_3_XSG0_SR27_CFG_DBG_OUT_ECO1_MASK                                                       (0xFFFF << RTL8390_SDS2_3_XSG0_SR27_CFG_DBG_OUT_ECO1_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR26_IP_VERSION_OFFSET                                                           (1608)
  #define RTL8390_SDS2_3_XSG0_SR26_IP_VERSION_MASK                                                             (0xFF << RTL8390_SDS2_3_XSG0_SR26_IP_VERSION_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR26_SDS_MODE_OFFSET                                                             (1600)
  #define RTL8390_SDS2_3_XSG0_SR26_SDS_MODE_MASK                                                               (0xFF << RTL8390_SDS2_3_XSG0_SR26_SDS_MODE_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR29_CFG_SDS_DBG_OUT_0_OFFSET                                                    (1584)
  #define RTL8390_SDS2_3_XSG0_SR29_CFG_SDS_DBG_OUT_0_MASK                                                      (0xFFFF << RTL8390_SDS2_3_XSG0_SR29_CFG_SDS_DBG_OUT_0_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR28_CFG_PHY_GO_C2_COND_SPC_OFFSET                                               (1583)
  #define RTL8390_SDS2_3_XSG0_SR28_CFG_PHY_GO_C2_COND_SPC_MASK                                                 (0x1 << RTL8390_SDS2_3_XSG0_SR28_CFG_PHY_GO_C2_COND_SPC_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR28_CFG_ERRMSK_NOSIG_OFFSET                                                     (1582)
  #define RTL8390_SDS2_3_XSG0_SR28_CFG_ERRMSK_NOSIG_MASK                                                       (0x1 << RTL8390_SDS2_3_XSG0_SR28_CFG_ERRMSK_NOSIG_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR28_RM_LPK_EVEN_BITS_OFFSET                                                     (1581)
  #define RTL8390_SDS2_3_XSG0_SR28_RM_LPK_EVEN_BITS_MASK                                                       (0x1 << RTL8390_SDS2_3_XSG0_SR28_RM_LPK_EVEN_BITS_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR28_CFG_QSGMII_PARITY_CHK_OFFSET                                                (1580)
  #define RTL8390_SDS2_3_XSG0_SR28_CFG_QSGMII_PARITY_CHK_MASK                                                  (0x1 << RTL8390_SDS2_3_XSG0_SR28_CFG_QSGMII_PARITY_CHK_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR28_CFG_DBG_S0_OFFSET                                                           (1579)
  #define RTL8390_SDS2_3_XSG0_SR28_CFG_DBG_S0_MASK                                                             (0x1 << RTL8390_SDS2_3_XSG0_SR28_CFG_DBG_S0_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR28_CFG_SDS_DBG_EN_OFFSET                                                       (1578)
  #define RTL8390_SDS2_3_XSG0_SR28_CFG_SDS_DBG_EN_MASK                                                         (0x1 << RTL8390_SDS2_3_XSG0_SR28_CFG_SDS_DBG_EN_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR28_CFG_SDS_DBG_SEL_OFFSET                                                      (1568)
  #define RTL8390_SDS2_3_XSG0_SR28_CFG_SDS_DBG_SEL_MASK                                                        (0x3FF << RTL8390_SDS2_3_XSG0_SR28_CFG_SDS_DBG_SEL_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SR30_CFG_SDS_DBG_OUT_1_OFFSET                                                    (1536)
  #define RTL8390_SDS2_3_XSG0_SR30_CFG_SDS_DBG_OUT_1_MASK                                                      (0xFFFF << RTL8390_SDS2_3_XSG0_SR30_CFG_SDS_DBG_OUT_1_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SRE1_ANA_RG1X_OFFSET                                                             (1520)
  #define RTL8390_SDS2_3_XSG0_SRE1_ANA_RG1X_MASK                                                               (0xFFFF << RTL8390_SDS2_3_XSG0_SRE1_ANA_RG1X_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SRE0_ANA_RG0X_OFFSET                                                             (1504)
  #define RTL8390_SDS2_3_XSG0_SRE0_ANA_RG0X_MASK                                                               (0xFFFF << RTL8390_SDS2_3_XSG0_SRE0_ANA_RG0X_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SRE3_ANA_RG3X_OFFSET                                                             (1488)
  #define RTL8390_SDS2_3_XSG0_SRE3_ANA_RG3X_MASK                                                               (0xFFFF << RTL8390_SDS2_3_XSG0_SRE3_ANA_RG3X_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SRE2_ANA_RG2X_OFFSET                                                             (1472)
  #define RTL8390_SDS2_3_XSG0_SRE2_ANA_RG2X_MASK                                                               (0xFFFF << RTL8390_SDS2_3_XSG0_SRE2_ANA_RG2X_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SRE5_ANA_RG5X_OFFSET                                                             (1456)
  #define RTL8390_SDS2_3_XSG0_SRE5_ANA_RG5X_MASK                                                               (0xFFFF << RTL8390_SDS2_3_XSG0_SRE5_ANA_RG5X_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SRE4_ANA_RG4X_OFFSET                                                             (1440)
  #define RTL8390_SDS2_3_XSG0_SRE4_ANA_RG4X_MASK                                                               (0xFFFF << RTL8390_SDS2_3_XSG0_SRE4_ANA_RG4X_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SRE7_ANA_RG7X_OFFSET                                                             (1424)
  #define RTL8390_SDS2_3_XSG0_SRE7_ANA_RG7X_MASK                                                               (0xFFFF << RTL8390_SDS2_3_XSG0_SRE7_ANA_RG7X_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SRE6_ANA_RG6X_OFFSET                                                             (1408)
  #define RTL8390_SDS2_3_XSG0_SRE6_ANA_RG6X_MASK                                                               (0xFFFF << RTL8390_SDS2_3_XSG0_SRE6_ANA_RG6X_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SRE9_ANA_RG9X_OFFSET                                                             (1392)
  #define RTL8390_SDS2_3_XSG0_SRE9_ANA_RG9X_MASK                                                               (0xFFFF << RTL8390_SDS2_3_XSG0_SRE9_ANA_RG9X_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SRE8_ANA_RG8X_OFFSET                                                             (1376)
  #define RTL8390_SDS2_3_XSG0_SRE8_ANA_RG8X_MASK                                                               (0xFFFF << RTL8390_SDS2_3_XSG0_SRE8_ANA_RG8X_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SRE11_ANA_RG11X_OFFSET                                                           (1360)
  #define RTL8390_SDS2_3_XSG0_SRE11_ANA_RG11X_MASK                                                             (0xFFFF << RTL8390_SDS2_3_XSG0_SRE11_ANA_RG11X_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SRE10_ANA_RG10X_OFFSET                                                           (1344)
  #define RTL8390_SDS2_3_XSG0_SRE10_ANA_RG10X_MASK                                                             (0xFFFF << RTL8390_SDS2_3_XSG0_SRE10_ANA_RG10X_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SRE13_CFG_NEG_GTXC_OFFSET                                                        (1343)
  #define RTL8390_SDS2_3_XSG0_SRE13_CFG_NEG_GTXC_MASK                                                          (0x1 << RTL8390_SDS2_3_XSG0_SRE13_CFG_NEG_GTXC_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SRE13_CFG_LP_CNT_2_OFFSET                                                        (1339)
  #define RTL8390_SDS2_3_XSG0_SRE13_CFG_LP_CNT_2_MASK                                                          (0xF << RTL8390_SDS2_3_XSG0_SRE13_CFG_LP_CNT_2_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SRE13_CFG_EPON_SYNC_SM_OFFSET                                                    (1338)
  #define RTL8390_SDS2_3_XSG0_SRE13_CFG_EPON_SYNC_SM_MASK                                                      (0x1 << RTL8390_SDS2_3_XSG0_SRE13_CFG_EPON_SYNC_SM_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SRE13_CFG_DY_OFFSET                                                              (1328)
  #define RTL8390_SDS2_3_XSG0_SRE13_CFG_DY_MASK                                                                (0x3FF << RTL8390_SDS2_3_XSG0_SRE13_CFG_DY_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SRE12_ANA_RG12X_OFFSET                                                           (1315)
  #define RTL8390_SDS2_3_XSG0_SRE12_ANA_RG12X_MASK                                                             (0x1FFF << RTL8390_SDS2_3_XSG0_SRE12_ANA_RG12X_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SRE12_CFG_IPG_CNT_OFFSET                                                         (1312)
  #define RTL8390_SDS2_3_XSG0_SRE12_CFG_IPG_CNT_MASK                                                           (0x7 << RTL8390_SDS2_3_XSG0_SRE12_CFG_IPG_CNT_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SRE15_ANA_RG15X_OFFSET                                                           (1311)
  #define RTL8390_SDS2_3_XSG0_SRE15_ANA_RG15X_MASK                                                             (0x1 << RTL8390_SDS2_3_XSG0_SRE15_ANA_RG15X_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SRE15_CFG_LP_CNT_1_OFFSET                                                        (1307)
  #define RTL8390_SDS2_3_XSG0_SRE15_CFG_LP_CNT_1_MASK                                                          (0xF << RTL8390_SDS2_3_XSG0_SRE15_CFG_LP_CNT_1_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SRE15_CFG_EPON_OFFSET                                                            (1306)
  #define RTL8390_SDS2_3_XSG0_SRE15_CFG_EPON_MASK                                                              (0x1 << RTL8390_SDS2_3_XSG0_SRE15_CFG_EPON_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SRE15_CFG_DX_OFFSET                                                              (1296)
  #define RTL8390_SDS2_3_XSG0_SRE15_CFG_DX_MASK                                                                (0x3FF << RTL8390_SDS2_3_XSG0_SRE15_CFG_DX_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SRE14_ANA_RG14X_OFFSET                                                           (1280)
  #define RTL8390_SDS2_3_XSG0_SRE14_ANA_RG14X_MASK                                                             (0xFFFF << RTL8390_SDS2_3_XSG0_SRE14_ANA_RG14X_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SRE16_CFG_DY_8B_OFFSET                                                           (1256)
  #define RTL8390_SDS2_3_XSG0_SRE16_CFG_DY_8B_MASK                                                             (0xFF << RTL8390_SDS2_3_XSG0_SRE16_CFG_DY_8B_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SRE16_CFG_DX_8B_OFFSET                                                           (1248)
  #define RTL8390_SDS2_3_XSG0_SRE16_CFG_DX_8B_MASK                                                             (0xFF << RTL8390_SDS2_3_XSG0_SRE16_CFG_DX_8B_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SRE25_ALL_SYMBOLERR_CNT_OFFSET                                                   (1144)
  #define RTL8390_SDS2_3_XSG0_SRE25_ALL_SYMBOLERR_CNT_MASK                                                     (0xFF << RTL8390_SDS2_3_XSG0_SRE25_ALL_SYMBOLERR_CNT_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SRE25_MUX_SYMBOLERR_CNT_OFFSET                                                   (1136)
  #define RTL8390_SDS2_3_XSG0_SRE25_MUX_SYMBOLERR_CNT_MASK                                                     (0xFF << RTL8390_SDS2_3_XSG0_SRE25_MUX_SYMBOLERR_CNT_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SRE24_CFG_SD_H_OFFSET                                                            (1135)
  #define RTL8390_SDS2_3_XSG0_SRE24_CFG_SD_H_MASK                                                              (0x1 << RTL8390_SDS2_3_XSG0_SRE24_CFG_SD_H_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SRE24_CFG_RG24X14_OFFSET                                                         (1134)
  #define RTL8390_SDS2_3_XSG0_SRE24_CFG_RG24X14_MASK                                                           (0x1 << RTL8390_SDS2_3_XSG0_SRE24_CFG_RG24X14_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SRE24_CFG_HYSDET_OFFSET                                                          (1130)
  #define RTL8390_SDS2_3_XSG0_SRE24_CFG_HYSDET_MASK                                                            (0xF << RTL8390_SDS2_3_XSG0_SRE24_CFG_HYSDET_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SRE24_CFG_D2A_LPK_OFFSET                                                         (1129)
  #define RTL8390_SDS2_3_XSG0_SRE24_CFG_D2A_LPK_MASK                                                           (0x1 << RTL8390_SDS2_3_XSG0_SRE24_CFG_D2A_LPK_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SRE24_CFG_HAM_PTR_OFFSET                                                         (1128)
  #define RTL8390_SDS2_3_XSG0_SRE24_CFG_HAM_PTR_MASK                                                           (0x1 << RTL8390_SDS2_3_XSG0_SRE24_CFG_HAM_PTR_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SRE24_CFG_ENTX_OFFSET                                                            (1127)
  #define RTL8390_SDS2_3_XSG0_SRE24_CFG_ENTX_MASK                                                              (0x1 << RTL8390_SDS2_3_XSG0_SRE24_CFG_ENTX_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SRE24_CFG_CMALI_SIG_OFFSET                                                       (1126)
  #define RTL8390_SDS2_3_XSG0_SRE24_CFG_CMALI_SIG_MASK                                                         (0x1 << RTL8390_SDS2_3_XSG0_SRE24_CFG_CMALI_SIG_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SRE24_CFG_TMR_ALI_OFFSET                                                         (1123)
  #define RTL8390_SDS2_3_XSG0_SRE24_CFG_TMR_ALI_MASK                                                           (0x7 << RTL8390_SDS2_3_XSG0_SRE24_CFG_TMR_ALI_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SRE24_CFG_SYMBOLERR_CNT_OFFSET                                                   (1120)
  #define RTL8390_SDS2_3_XSG0_SRE24_CFG_SYMBOLERR_CNT_MASK                                                     (0x7 << RTL8390_SDS2_3_XSG0_SRE24_CFG_SYMBOLERR_CNT_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SRE27_CFG_DBG_STATUS_ECO_0_OFFSET                                                (1104)
  #define RTL8390_SDS2_3_XSG0_SRE27_CFG_DBG_STATUS_ECO_0_MASK                                                  (0xFFFF << RTL8390_SDS2_3_XSG0_SRE27_CFG_DBG_STATUS_ECO_0_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SRE26_P3LNKDOWNCNT_OFFSET                                                        (1100)
  #define RTL8390_SDS2_3_XSG0_SRE26_P3LNKDOWNCNT_MASK                                                          (0xF << RTL8390_SDS2_3_XSG0_SRE26_P3LNKDOWNCNT_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SRE26_P2LNKDOWNCNT_OFFSET                                                        (1096)
  #define RTL8390_SDS2_3_XSG0_SRE26_P2LNKDOWNCNT_MASK                                                          (0xF << RTL8390_SDS2_3_XSG0_SRE26_P2LNKDOWNCNT_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SRE26_P1LNKDOWNCNT_OFFSET                                                        (1092)
  #define RTL8390_SDS2_3_XSG0_SRE26_P1LNKDOWNCNT_MASK                                                          (0xF << RTL8390_SDS2_3_XSG0_SRE26_P1LNKDOWNCNT_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SRE26_P0LNKDOWNCNT_OFFSET                                                        (1088)
  #define RTL8390_SDS2_3_XSG0_SRE26_P0LNKDOWNCNT_MASK                                                          (0xF << RTL8390_SDS2_3_XSG0_SRE26_P0LNKDOWNCNT_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SRE29_CFG_DBG_STATUS_ECO_2_OFFSET                                                (1081)
  #define RTL8390_SDS2_3_XSG0_SRE29_CFG_DBG_STATUS_ECO_2_MASK                                                  (0x7F << RTL8390_SDS2_3_XSG0_SRE29_CFG_DBG_STATUS_ECO_2_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SRE29_SIGNOK_LAT_OFFSET                                                          (1080)
  #define RTL8390_SDS2_3_XSG0_SRE29_SIGNOK_LAT_MASK                                                            (0x1 << RTL8390_SDS2_3_XSG0_SRE29_SIGNOK_LAT_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SRE29_LINKOK_LAT_OFFSET                                                          (1076)
  #define RTL8390_SDS2_3_XSG0_SRE29_LINKOK_LAT_MASK                                                            (0xF << RTL8390_SDS2_3_XSG0_SRE29_LINKOK_LAT_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SRE29_SYNCOK_LAT_OFFSET                                                          (1072)
  #define RTL8390_SDS2_3_XSG0_SRE29_SYNCOK_LAT_MASK                                                            (0xF << RTL8390_SDS2_3_XSG0_SRE29_SYNCOK_LAT_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SRE28_CFG_DBG_STATUS_ECO_1_OFFSET                                                (1056)
  #define RTL8390_SDS2_3_XSG0_SRE28_CFG_DBG_STATUS_ECO_1_MASK                                                  (0xFFFF << RTL8390_SDS2_3_XSG0_SRE28_CFG_DBG_STATUS_ECO_1_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SRE30_CFG_DBG_STATUS_ECO_3_OFFSET                                                (1033)
  #define RTL8390_SDS2_3_XSG0_SRE30_CFG_DBG_STATUS_ECO_3_MASK                                                  (0x7F << RTL8390_SDS2_3_XSG0_SRE30_CFG_DBG_STATUS_ECO_3_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SRE30_SIGNOKSTAT_OFFSET                                                          (1032)
  #define RTL8390_SDS2_3_XSG0_SRE30_SIGNOKSTAT_MASK                                                            (0x1 << RTL8390_SDS2_3_XSG0_SRE30_SIGNOKSTAT_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SRE30_LINKOKSTAT_OFFSET                                                          (1028)
  #define RTL8390_SDS2_3_XSG0_SRE30_LINKOKSTAT_MASK                                                            (0xF << RTL8390_SDS2_3_XSG0_SRE30_LINKOKSTAT_OFFSET)
  #define RTL8390_SDS2_3_XSG0_SRE30_SYNCOKSTAT_OFFSET                                                          (1024)
  #define RTL8390_SDS2_3_XSG0_SRE30_SYNCOKSTAT_MASK                                                            (0xF << RTL8390_SDS2_3_XSG0_SRE30_SYNCOKSTAT_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FR1_CAPBILITY_OFFSET                                                             (1014)
  #define RTL8390_SDS2_3_XSG0_FR1_CAPBILITY_MASK                                                               (0x3FF << RTL8390_SDS2_3_XSG0_FR1_CAPBILITY_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FR1_AN_COMPLETE_OFFSET                                                           (1013)
  #define RTL8390_SDS2_3_XSG0_FR1_AN_COMPLETE_MASK                                                             (0x1 << RTL8390_SDS2_3_XSG0_FR1_AN_COMPLETE_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FR1_R_FAULT_OFFSET                                                               (1012)
  #define RTL8390_SDS2_3_XSG0_FR1_R_FAULT_MASK                                                                 (0x1 << RTL8390_SDS2_3_XSG0_FR1_R_FAULT_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FR1_NWAY_ABILITY_OFFSET                                                          (1011)
  #define RTL8390_SDS2_3_XSG0_FR1_NWAY_ABILITY_MASK                                                            (0x1 << RTL8390_SDS2_3_XSG0_FR1_NWAY_ABILITY_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FR1_LINK_STATUS_OFFSET                                                           (1010)
  #define RTL8390_SDS2_3_XSG0_FR1_LINK_STATUS_MASK                                                             (0x1 << RTL8390_SDS2_3_XSG0_FR1_LINK_STATUS_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FR1_JABBER_DETECT_OFFSET                                                         (1009)
  #define RTL8390_SDS2_3_XSG0_FR1_JABBER_DETECT_MASK                                                           (0x1 << RTL8390_SDS2_3_XSG0_FR1_JABBER_DETECT_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FR1_EXTENDED_CAPBILITY_OFFSET                                                    (1008)
  #define RTL8390_SDS2_3_XSG0_FR1_EXTENDED_CAPBILITY_MASK                                                      (0x1 << RTL8390_SDS2_3_XSG0_FR1_EXTENDED_CAPBILITY_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FR0_CFG_FIB_RST_OFFSET                                                           (1007)
  #define RTL8390_SDS2_3_XSG0_FR0_CFG_FIB_RST_MASK                                                             (0x1 << RTL8390_SDS2_3_XSG0_FR0_CFG_FIB_RST_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FR0_CFG_FIB_LPK_OFFSET                                                           (1006)
  #define RTL8390_SDS2_3_XSG0_FR0_CFG_FIB_LPK_MASK                                                             (0x1 << RTL8390_SDS2_3_XSG0_FR0_CFG_FIB_LPK_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FR0_CFG_FIB_SPD_RD_00_OFFSET                                                     (1005)
  #define RTL8390_SDS2_3_XSG0_FR0_CFG_FIB_SPD_RD_00_MASK                                                       (0x1 << RTL8390_SDS2_3_XSG0_FR0_CFG_FIB_SPD_RD_00_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FR0_CFG_FIB_ANEN_OFFSET                                                          (1004)
  #define RTL8390_SDS2_3_XSG0_FR0_CFG_FIB_ANEN_MASK                                                            (0x1 << RTL8390_SDS2_3_XSG0_FR0_CFG_FIB_ANEN_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FR0_CFG_FIB_PDOWN_OFFSET                                                         (1003)
  #define RTL8390_SDS2_3_XSG0_FR0_CFG_FIB_PDOWN_MASK                                                           (0x1 << RTL8390_SDS2_3_XSG0_FR0_CFG_FIB_PDOWN_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FR0_CFG_FIB_ISO_OFFSET                                                           (1002)
  #define RTL8390_SDS2_3_XSG0_FR0_CFG_FIB_ISO_MASK                                                             (0x1 << RTL8390_SDS2_3_XSG0_FR0_CFG_FIB_ISO_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FR0_CFG_FIB_RESTART_OFFSET                                                       (1001)
  #define RTL8390_SDS2_3_XSG0_FR0_CFG_FIB_RESTART_MASK                                                         (0x1 << RTL8390_SDS2_3_XSG0_FR0_CFG_FIB_RESTART_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FR0_CFG_FIB_FULLDUP_OFFSET                                                       (1000)
  #define RTL8390_SDS2_3_XSG0_FR0_CFG_FIB_FULLDUP_MASK                                                         (0x1 << RTL8390_SDS2_3_XSG0_FR0_CFG_FIB_FULLDUP_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FR0_CFG_FIB_SPD_RD_01_OFFSET                                                     (998)
  #define RTL8390_SDS2_3_XSG0_FR0_CFG_FIB_SPD_RD_01_MASK                                                       (0x1 << RTL8390_SDS2_3_XSG0_FR0_CFG_FIB_SPD_RD_01_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FR0_CFG_FIB_FRCTX_OFFSET                                                         (997)
  #define RTL8390_SDS2_3_XSG0_FR0_CFG_FIB_FRCTX_MASK                                                           (0x1 << RTL8390_SDS2_3_XSG0_FR0_CFG_FIB_FRCTX_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FR3_REALTEK_OUI_0500_OFFSET                                                      (986)
  #define RTL8390_SDS2_3_XSG0_FR3_REALTEK_OUI_0500_MASK                                                        (0x3F << RTL8390_SDS2_3_XSG0_FR3_REALTEK_OUI_0500_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FR3_MODEL_NO_0500_OFFSET                                                         (980)
  #define RTL8390_SDS2_3_XSG0_FR3_MODEL_NO_0500_MASK                                                           (0x3F << RTL8390_SDS2_3_XSG0_FR3_MODEL_NO_0500_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FR3_REVISION_NO_0300_OFFSET                                                      (976)
  #define RTL8390_SDS2_3_XSG0_FR3_REVISION_NO_0300_MASK                                                        (0xF << RTL8390_SDS2_3_XSG0_FR3_REVISION_NO_0300_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FR2_REALTEK_OUI_2106_OFFSET                                                      (960)
  #define RTL8390_SDS2_3_XSG0_FR2_REALTEK_OUI_2106_MASK                                                        (0xFFFF << RTL8390_SDS2_3_XSG0_FR2_REALTEK_OUI_2106_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FR5_RX_CFG_REG_OFFSET                                                            (944)
  #define RTL8390_SDS2_3_XSG0_FR5_RX_CFG_REG_MASK                                                              (0xFFFF << RTL8390_SDS2_3_XSG0_FR5_RX_CFG_REG_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FR4_TX_CFG_REG_OFFSET                                                            (928)
  #define RTL8390_SDS2_3_XSG0_FR4_TX_CFG_REG_MASK                                                              (0xFFFF << RTL8390_SDS2_3_XSG0_FR4_TX_CFG_REG_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FR7_MR_NP_TX_OFFSET                                                              (912)
  #define RTL8390_SDS2_3_XSG0_FR7_MR_NP_TX_MASK                                                                (0xFFFF << RTL8390_SDS2_3_XSG0_FR7_MR_NP_TX_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FR6_FIB_NP_EN_OFFSET                                                             (898)
  #define RTL8390_SDS2_3_XSG0_FR6_FIB_NP_EN_MASK                                                               (0x1 << RTL8390_SDS2_3_XSG0_FR6_FIB_NP_EN_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FR6_RXPAGE_OFFSET                                                                (897)
  #define RTL8390_SDS2_3_XSG0_FR6_RXPAGE_MASK                                                                  (0x1 << RTL8390_SDS2_3_XSG0_FR6_RXPAGE_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FR8_MR_NP_RX_OFFSET                                                              (864)
  #define RTL8390_SDS2_3_XSG0_FR8_MR_NP_RX_MASK                                                                (0xFFFF << RTL8390_SDS2_3_XSG0_FR8_MR_NP_RX_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FR13_INDR_FUNC_OFFSET                                                            (830)
  #define RTL8390_SDS2_3_XSG0_FR13_INDR_FUNC_MASK                                                              (0x3 << RTL8390_SDS2_3_XSG0_FR13_INDR_FUNC_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FR13_DUMMY_REG13_1305_OFFSET                                                     (821)
  #define RTL8390_SDS2_3_XSG0_FR13_DUMMY_REG13_1305_MASK                                                       (0x1FF << RTL8390_SDS2_3_XSG0_FR13_DUMMY_REG13_1305_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FR13_INDR_DEVAD_OFFSET                                                           (816)
  #define RTL8390_SDS2_3_XSG0_FR13_INDR_DEVAD_MASK                                                             (0x1F << RTL8390_SDS2_3_XSG0_FR13_INDR_DEVAD_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FR14_MMDRDBUS_OFFSET                                                             (768)
  #define RTL8390_SDS2_3_XSG0_FR14_MMDRDBUS_MASK                                                               (0xFFFF << RTL8390_SDS2_3_XSG0_FR14_MMDRDBUS_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FR17_ANA_RG3X_OFFSET                                                             (752)
  #define RTL8390_SDS2_3_XSG0_FR17_ANA_RG3X_MASK                                                               (0xFFFF << RTL8390_SDS2_3_XSG0_FR17_ANA_RG3X_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FR16_ANA_RG2X_OFFSET                                                             (736)
  #define RTL8390_SDS2_3_XSG0_FR16_ANA_RG2X_MASK                                                               (0xFFFF << RTL8390_SDS2_3_XSG0_FR16_ANA_RG2X_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FR19_ANA_RG5X_OFFSET                                                             (720)
  #define RTL8390_SDS2_3_XSG0_FR19_ANA_RG5X_MASK                                                               (0xFFFF << RTL8390_SDS2_3_XSG0_FR19_ANA_RG5X_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FR18_ANA_RG4X_OFFSET                                                             (704)
  #define RTL8390_SDS2_3_XSG0_FR18_ANA_RG4X_MASK                                                               (0xFFFF << RTL8390_SDS2_3_XSG0_FR18_ANA_RG4X_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FR21_ANA_RG7X_OFFSET                                                             (688)
  #define RTL8390_SDS2_3_XSG0_FR21_ANA_RG7X_MASK                                                               (0xFFFF << RTL8390_SDS2_3_XSG0_FR21_ANA_RG7X_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FR20_ANA_RG6X_OFFSET                                                             (672)
  #define RTL8390_SDS2_3_XSG0_FR20_ANA_RG6X_MASK                                                               (0xFFFF << RTL8390_SDS2_3_XSG0_FR20_ANA_RG6X_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FR23_QSGM_TXCFG_MAC_OFFSET                                                       (656)
  #define RTL8390_SDS2_3_XSG0_FR23_QSGM_TXCFG_MAC_MASK                                                         (0xFFFF << RTL8390_SDS2_3_XSG0_FR23_QSGM_TXCFG_MAC_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FR22_QSGM_TXCFG_PHY_OFFSET                                                       (640)
  #define RTL8390_SDS2_3_XSG0_FR22_QSGM_TXCFG_PHY_MASK                                                         (0xFFFF << RTL8390_SDS2_3_XSG0_FR22_QSGM_TXCFG_PHY_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FR25_ANA_RG13X_OFFSET                                                            (624)
  #define RTL8390_SDS2_3_XSG0_FR25_ANA_RG13X_MASK                                                              (0xFFFF << RTL8390_SDS2_3_XSG0_FR25_ANA_RG13X_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FR24_ANA_RG12X_OFFSET                                                            (608)
  #define RTL8390_SDS2_3_XSG0_FR24_ANA_RG12X_MASK                                                              (0xFFFF << RTL8390_SDS2_3_XSG0_FR24_ANA_RG12X_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FR27_ANA_RG15X_OFFSET                                                            (592)
  #define RTL8390_SDS2_3_XSG0_FR27_ANA_RG15X_MASK                                                              (0xFFFF << RTL8390_SDS2_3_XSG0_FR27_ANA_RG15X_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FR29_CFG_AUTO_DET_ON_OFFSET                                                      (575)
  #define RTL8390_SDS2_3_XSG0_FR29_CFG_AUTO_DET_ON_MASK                                                        (0x1 << RTL8390_SDS2_3_XSG0_FR29_CFG_AUTO_DET_ON_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FR29_CFG_TOUT_MAX_OFFSET                                                         (569)
  #define RTL8390_SDS2_3_XSG0_FR29_CFG_TOUT_MAX_MASK                                                           (0x3F << RTL8390_SDS2_3_XSG0_FR29_CFG_TOUT_MAX_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FR29_CFG_STATE_TMR_OFFSET                                                        (565)
  #define RTL8390_SDS2_3_XSG0_FR29_CFG_STATE_TMR_MASK                                                          (0xF << RTL8390_SDS2_3_XSG0_FR29_CFG_STATE_TMR_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FR29_CFG_TEST_TMR_OFFSET                                                         (560)
  #define RTL8390_SDS2_3_XSG0_FR29_CFG_TEST_TMR_MASK                                                           (0x1F << RTL8390_SDS2_3_XSG0_FR29_CFG_TEST_TMR_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FR28_CFG_CONS1_MAX_OFFSET                                                        (556)
  #define RTL8390_SDS2_3_XSG0_FR28_CFG_CONS1_MAX_MASK                                                          (0xF << RTL8390_SDS2_3_XSG0_FR28_CFG_CONS1_MAX_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FR28_CFG_CONS0_MAX_OFFSET                                                        (552)
  #define RTL8390_SDS2_3_XSG0_FR28_CFG_CONS0_MAX_MASK                                                          (0xF << RTL8390_SDS2_3_XSG0_FR28_CFG_CONS0_MAX_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FR28_CFG_CNT_MIN_OFFSET                                                          (544)
  #define RTL8390_SDS2_3_XSG0_FR28_CFG_CNT_MIN_MASK                                                            (0xFF << RTL8390_SDS2_3_XSG0_FR28_CFG_CNT_MIN_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FR30_CFG_RG30X1512_OFFSET                                                        (524)
  #define RTL8390_SDS2_3_XSG0_FR30_CFG_RG30X1512_MASK                                                          (0xF << RTL8390_SDS2_3_XSG0_FR30_CFG_RG30X1512_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FR30_CFG_STATMR_LEVEL_OFFSET                                                     (523)
  #define RTL8390_SDS2_3_XSG0_FR30_CFG_STATMR_LEVEL_MASK                                                       (0x1 << RTL8390_SDS2_3_XSG0_FR30_CFG_STATMR_LEVEL_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FR30_CFG_CNTEN_OFFSET                                                            (522)
  #define RTL8390_SDS2_3_XSG0_FR30_CFG_CNTEN_MASK                                                              (0x1 << RTL8390_SDS2_3_XSG0_FR30_CFG_CNTEN_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FR30_CFG_CONSEN_OFFSET                                                           (521)
  #define RTL8390_SDS2_3_XSG0_FR30_CFG_CONSEN_MASK                                                             (0x1 << RTL8390_SDS2_3_XSG0_FR30_CFG_CONSEN_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FR30_CFG_STATMR_EN_OFFSET                                                        (520)
  #define RTL8390_SDS2_3_XSG0_FR30_CFG_STATMR_EN_MASK                                                          (0x1 << RTL8390_SDS2_3_XSG0_FR30_CFG_STATMR_EN_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FR30_CFG_LNK_ON_TMR_OFFSET                                                       (512)
  #define RTL8390_SDS2_3_XSG0_FR30_CFG_LNK_ON_TMR_MASK                                                         (0xFF << RTL8390_SDS2_3_XSG0_FR30_CFG_LNK_ON_TMR_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FRE1_CAPBILITY_OFFSET                                                            (502)
  #define RTL8390_SDS2_3_XSG0_FRE1_CAPBILITY_MASK                                                              (0x3FF << RTL8390_SDS2_3_XSG0_FRE1_CAPBILITY_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FRE1_AN_COMPLETE_OFFSET                                                          (501)
  #define RTL8390_SDS2_3_XSG0_FRE1_AN_COMPLETE_MASK                                                            (0x1 << RTL8390_SDS2_3_XSG0_FRE1_AN_COMPLETE_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FRE1_R_FAULT_OFFSET                                                              (500)
  #define RTL8390_SDS2_3_XSG0_FRE1_R_FAULT_MASK                                                                (0x1 << RTL8390_SDS2_3_XSG0_FRE1_R_FAULT_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FRE1_NWAY_ABILITY_OFFSET                                                         (499)
  #define RTL8390_SDS2_3_XSG0_FRE1_NWAY_ABILITY_MASK                                                           (0x1 << RTL8390_SDS2_3_XSG0_FRE1_NWAY_ABILITY_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FRE1_LINK_STATUS_OFFSET                                                          (498)
  #define RTL8390_SDS2_3_XSG0_FRE1_LINK_STATUS_MASK                                                            (0x1 << RTL8390_SDS2_3_XSG0_FRE1_LINK_STATUS_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FRE1_JABBER_DETECT_OFFSET                                                        (497)
  #define RTL8390_SDS2_3_XSG0_FRE1_JABBER_DETECT_MASK                                                          (0x1 << RTL8390_SDS2_3_XSG0_FRE1_JABBER_DETECT_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FRE1_EXTENDED_CAPBILITY_OFFSET                                                   (496)
  #define RTL8390_SDS2_3_XSG0_FRE1_EXTENDED_CAPBILITY_MASK                                                     (0x1 << RTL8390_SDS2_3_XSG0_FRE1_EXTENDED_CAPBILITY_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FRE0_CFG_FIB_RST_OFFSET                                                          (495)
  #define RTL8390_SDS2_3_XSG0_FRE0_CFG_FIB_RST_MASK                                                            (0x1 << RTL8390_SDS2_3_XSG0_FRE0_CFG_FIB_RST_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FRE0_CFG_FIB_LPK_OFFSET                                                          (494)
  #define RTL8390_SDS2_3_XSG0_FRE0_CFG_FIB_LPK_MASK                                                            (0x1 << RTL8390_SDS2_3_XSG0_FRE0_CFG_FIB_LPK_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FRE0_CFG_FIB_SPD_RD_00_OFFSET                                                    (493)
  #define RTL8390_SDS2_3_XSG0_FRE0_CFG_FIB_SPD_RD_00_MASK                                                      (0x1 << RTL8390_SDS2_3_XSG0_FRE0_CFG_FIB_SPD_RD_00_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FRE0_CFG_FIB_ANEN_OFFSET                                                         (492)
  #define RTL8390_SDS2_3_XSG0_FRE0_CFG_FIB_ANEN_MASK                                                           (0x1 << RTL8390_SDS2_3_XSG0_FRE0_CFG_FIB_ANEN_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FRE0_CFG_FIB_PDOWN_OFFSET                                                        (491)
  #define RTL8390_SDS2_3_XSG0_FRE0_CFG_FIB_PDOWN_MASK                                                          (0x1 << RTL8390_SDS2_3_XSG0_FRE0_CFG_FIB_PDOWN_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FRE0_CFG_FIB_ISO_OFFSET                                                          (490)
  #define RTL8390_SDS2_3_XSG0_FRE0_CFG_FIB_ISO_MASK                                                            (0x1 << RTL8390_SDS2_3_XSG0_FRE0_CFG_FIB_ISO_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FRE0_CFG_FIB_RESTART_OFFSET                                                      (489)
  #define RTL8390_SDS2_3_XSG0_FRE0_CFG_FIB_RESTART_MASK                                                        (0x1 << RTL8390_SDS2_3_XSG0_FRE0_CFG_FIB_RESTART_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FRE0_CFG_FIB_FULLDUP_OFFSET                                                      (488)
  #define RTL8390_SDS2_3_XSG0_FRE0_CFG_FIB_FULLDUP_MASK                                                        (0x1 << RTL8390_SDS2_3_XSG0_FRE0_CFG_FIB_FULLDUP_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FRE0_CFG_FIB_SPD_RD_01_OFFSET                                                    (486)
  #define RTL8390_SDS2_3_XSG0_FRE0_CFG_FIB_SPD_RD_01_MASK                                                      (0x1 << RTL8390_SDS2_3_XSG0_FRE0_CFG_FIB_SPD_RD_01_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FRE0_CFG_FIB_FRCTX_OFFSET                                                        (485)
  #define RTL8390_SDS2_3_XSG0_FRE0_CFG_FIB_FRCTX_MASK                                                          (0x1 << RTL8390_SDS2_3_XSG0_FRE0_CFG_FIB_FRCTX_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FRE3_REALTEK_OUI_0500_OFFSET                                                     (474)
  #define RTL8390_SDS2_3_XSG0_FRE3_REALTEK_OUI_0500_MASK                                                       (0x3F << RTL8390_SDS2_3_XSG0_FRE3_REALTEK_OUI_0500_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FRE3_MODEL_NO_0500_OFFSET                                                        (468)
  #define RTL8390_SDS2_3_XSG0_FRE3_MODEL_NO_0500_MASK                                                          (0x3F << RTL8390_SDS2_3_XSG0_FRE3_MODEL_NO_0500_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FRE3_REVISION_NO_0300_OFFSET                                                     (464)
  #define RTL8390_SDS2_3_XSG0_FRE3_REVISION_NO_0300_MASK                                                       (0xF << RTL8390_SDS2_3_XSG0_FRE3_REVISION_NO_0300_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FRE2_REALTEK_OUI_2106_OFFSET                                                     (448)
  #define RTL8390_SDS2_3_XSG0_FRE2_REALTEK_OUI_2106_MASK                                                       (0xFFFF << RTL8390_SDS2_3_XSG0_FRE2_REALTEK_OUI_2106_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FRE5_RX_CFG_REG_OFFSET                                                           (432)
  #define RTL8390_SDS2_3_XSG0_FRE5_RX_CFG_REG_MASK                                                             (0xFFFF << RTL8390_SDS2_3_XSG0_FRE5_RX_CFG_REG_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FRE4_TX_CFG_REG_OFFSET                                                           (416)
  #define RTL8390_SDS2_3_XSG0_FRE4_TX_CFG_REG_MASK                                                             (0xFFFF << RTL8390_SDS2_3_XSG0_FRE4_TX_CFG_REG_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FRE7_MR_NP_TX_OFFSET                                                             (400)
  #define RTL8390_SDS2_3_XSG0_FRE7_MR_NP_TX_MASK                                                               (0xFFFF << RTL8390_SDS2_3_XSG0_FRE7_MR_NP_TX_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FRE6_FIB_NP_EN_OFFSET                                                            (386)
  #define RTL8390_SDS2_3_XSG0_FRE6_FIB_NP_EN_MASK                                                              (0x1 << RTL8390_SDS2_3_XSG0_FRE6_FIB_NP_EN_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FRE6_RXPAGE_OFFSET                                                               (385)
  #define RTL8390_SDS2_3_XSG0_FRE6_RXPAGE_MASK                                                                 (0x1 << RTL8390_SDS2_3_XSG0_FRE6_RXPAGE_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FRE8_MR_NP_RX_OFFSET                                                             (352)
  #define RTL8390_SDS2_3_XSG0_FRE8_MR_NP_RX_MASK                                                               (0xFFFF << RTL8390_SDS2_3_XSG0_FRE8_MR_NP_RX_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FRE13_INDR_FUNC_OFFSET                                                           (318)
  #define RTL8390_SDS2_3_XSG0_FRE13_INDR_FUNC_MASK                                                             (0x3 << RTL8390_SDS2_3_XSG0_FRE13_INDR_FUNC_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FRE13_DUMMY_REG13_1305_OFFSET                                                    (309)
  #define RTL8390_SDS2_3_XSG0_FRE13_DUMMY_REG13_1305_MASK                                                      (0x1FF << RTL8390_SDS2_3_XSG0_FRE13_DUMMY_REG13_1305_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FRE13_INDR_DEVAD_OFFSET                                                          (304)
  #define RTL8390_SDS2_3_XSG0_FRE13_INDR_DEVAD_MASK                                                            (0x1F << RTL8390_SDS2_3_XSG0_FRE13_INDR_DEVAD_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FRE14_MMDRDBUS_OFFSET                                                            (256)
  #define RTL8390_SDS2_3_XSG0_FRE14_MMDRDBUS_MASK                                                              (0xFFFF << RTL8390_SDS2_3_XSG0_FRE14_MMDRDBUS_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FRE17_DUMMY_REG17_1505_OFFSET                                                    (245)
  #define RTL8390_SDS2_3_XSG0_FRE17_DUMMY_REG17_1505_MASK                                                      (0x7FF << RTL8390_SDS2_3_XSG0_FRE17_DUMMY_REG17_1505_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FRE17_EEE_RSG_FIB100_OFFSET                                                      (244)
  #define RTL8390_SDS2_3_XSG0_FRE17_EEE_RSG_FIB100_MASK                                                        (0x1 << RTL8390_SDS2_3_XSG0_FRE17_EEE_RSG_FIB100_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FRE17_EEE_STD_FIB100_OFFSET                                                      (243)
  #define RTL8390_SDS2_3_XSG0_FRE17_EEE_STD_FIB100_MASK                                                        (0x1 << RTL8390_SDS2_3_XSG0_FRE17_EEE_STD_FIB100_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FRE17_C1_PWRSAV_EN_FIB100_OFFSET                                                 (242)
  #define RTL8390_SDS2_3_XSG0_FRE17_C1_PWRSAV_EN_FIB100_MASK                                                   (0x1 << RTL8390_SDS2_3_XSG0_FRE17_C1_PWRSAV_EN_FIB100_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FRE17_C2_PWRSAV_EN_FIB100_OFFSET                                                 (241)
  #define RTL8390_SDS2_3_XSG0_FRE17_C2_PWRSAV_EN_FIB100_MASK                                                   (0x1 << RTL8390_SDS2_3_XSG0_FRE17_C2_PWRSAV_EN_FIB100_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FRE17_EEE_QUIET_FIB100_OFFSET                                                    (240)
  #define RTL8390_SDS2_3_XSG0_FRE17_EEE_QUIET_FIB100_MASK                                                      (0x1 << RTL8390_SDS2_3_XSG0_FRE17_EEE_QUIET_FIB100_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FRE16_DUMMY_REG16_15_OFFSET                                                      (239)
  #define RTL8390_SDS2_3_XSG0_FRE16_DUMMY_REG16_15_MASK                                                        (0x1 << RTL8390_SDS2_3_XSG0_FRE16_DUMMY_REG16_15_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FRE16_EEE_RSG_FIB1G_OFFSET                                                       (238)
  #define RTL8390_SDS2_3_XSG0_FRE16_EEE_RSG_FIB1G_MASK                                                         (0x1 << RTL8390_SDS2_3_XSG0_FRE16_EEE_RSG_FIB1G_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FRE16_EEE_STD_FIB1G_OFFSET                                                       (237)
  #define RTL8390_SDS2_3_XSG0_FRE16_EEE_STD_FIB1G_MASK                                                         (0x1 << RTL8390_SDS2_3_XSG0_FRE16_EEE_STD_FIB1G_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FRE16_C1_PWRSAV_EN_FIB1G_OFFSET                                                  (236)
  #define RTL8390_SDS2_3_XSG0_FRE16_C1_PWRSAV_EN_FIB1G_MASK                                                    (0x1 << RTL8390_SDS2_3_XSG0_FRE16_C1_PWRSAV_EN_FIB1G_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FRE16_C2_PWRSAV_EN_FIB1G_OFFSET                                                  (235)
  #define RTL8390_SDS2_3_XSG0_FRE16_C2_PWRSAV_EN_FIB1G_MASK                                                    (0x1 << RTL8390_SDS2_3_XSG0_FRE16_C2_PWRSAV_EN_FIB1G_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FRE16_EEE_QUIET_FIB1G_OFFSET                                                     (234)
  #define RTL8390_SDS2_3_XSG0_FRE16_EEE_QUIET_FIB1G_MASK                                                       (0x1 << RTL8390_SDS2_3_XSG0_FRE16_EEE_QUIET_FIB1G_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FRE16_EEE_RSG_QSGP_OFFSET                                                        (233)
  #define RTL8390_SDS2_3_XSG0_FRE16_EEE_RSG_QSGP_MASK                                                          (0x1 << RTL8390_SDS2_3_XSG0_FRE16_EEE_RSG_QSGP_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FRE16_EEE_STD_QSGP_OFFSET                                                        (232)
  #define RTL8390_SDS2_3_XSG0_FRE16_EEE_STD_QSGP_MASK                                                          (0x1 << RTL8390_SDS2_3_XSG0_FRE16_EEE_STD_QSGP_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FRE16_C1_PWRSAV_EN_QSGP_OFFSET                                                   (231)
  #define RTL8390_SDS2_3_XSG0_FRE16_C1_PWRSAV_EN_QSGP_MASK                                                     (0x1 << RTL8390_SDS2_3_XSG0_FRE16_C1_PWRSAV_EN_QSGP_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FRE16_C2_PWRSAV_EN_QSGP_OFFSET                                                   (230)
  #define RTL8390_SDS2_3_XSG0_FRE16_C2_PWRSAV_EN_QSGP_MASK                                                     (0x1 << RTL8390_SDS2_3_XSG0_FRE16_C2_PWRSAV_EN_QSGP_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FRE16_EEE_QUIET_QSGP_OFFSET                                                      (229)
  #define RTL8390_SDS2_3_XSG0_FRE16_EEE_QUIET_QSGP_MASK                                                        (0x1 << RTL8390_SDS2_3_XSG0_FRE16_EEE_QUIET_QSGP_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FRE16_EEE_RSG_RSGP_OFFSET                                                        (228)
  #define RTL8390_SDS2_3_XSG0_FRE16_EEE_RSG_RSGP_MASK                                                          (0x1 << RTL8390_SDS2_3_XSG0_FRE16_EEE_RSG_RSGP_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FRE16_EEE_STD_RSGP_OFFSET                                                        (227)
  #define RTL8390_SDS2_3_XSG0_FRE16_EEE_STD_RSGP_MASK                                                          (0x1 << RTL8390_SDS2_3_XSG0_FRE16_EEE_STD_RSGP_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FRE16_C1_PWRSAV_EN_RSGP_OFFSET                                                   (226)
  #define RTL8390_SDS2_3_XSG0_FRE16_C1_PWRSAV_EN_RSGP_MASK                                                     (0x1 << RTL8390_SDS2_3_XSG0_FRE16_C1_PWRSAV_EN_RSGP_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FRE16_C2_PWRSAV_EN_RSGP_OFFSET                                                   (225)
  #define RTL8390_SDS2_3_XSG0_FRE16_C2_PWRSAV_EN_RSGP_MASK                                                     (0x1 << RTL8390_SDS2_3_XSG0_FRE16_C2_PWRSAV_EN_RSGP_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FRE16_EEE_QUIET_RSGP_OFFSET                                                      (224)
  #define RTL8390_SDS2_3_XSG0_FRE16_EEE_QUIET_RSGP_MASK                                                        (0x1 << RTL8390_SDS2_3_XSG0_FRE16_EEE_QUIET_RSGP_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FRE19_CFG_TX_MODE_OFFSET                                                         (222)
  #define RTL8390_SDS2_3_XSG0_FRE19_CFG_TX_MODE_MASK                                                           (0x3 << RTL8390_SDS2_3_XSG0_FRE19_CFG_TX_MODE_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FRE19_DET_IDLE32_DIS_OFFSET                                                      (221)
  #define RTL8390_SDS2_3_XSG0_FRE19_DET_IDLE32_DIS_MASK                                                        (0x1 << RTL8390_SDS2_3_XSG0_FRE19_DET_IDLE32_DIS_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FRE19_DET_CG_DIS_OFFSET                                                          (220)
  #define RTL8390_SDS2_3_XSG0_FRE19_DET_CG_DIS_MASK                                                            (0x1 << RTL8390_SDS2_3_XSG0_FRE19_DET_CG_DIS_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FRE19_CFG_LINK_OK_SEL_OFFSET                                                     (219)
  #define RTL8390_SDS2_3_XSG0_FRE19_CFG_LINK_OK_SEL_MASK                                                       (0x1 << RTL8390_SDS2_3_XSG0_FRE19_CFG_LINK_OK_SEL_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FRE19_RX_TS_TIMER_OFFSET                                                         (217)
  #define RTL8390_SDS2_3_XSG0_FRE19_RX_TS_TIMER_MASK                                                           (0x3 << RTL8390_SDS2_3_XSG0_FRE19_RX_TS_TIMER_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FRE19_RX_WF_TIMER_OFFSET                                                         (214)
  #define RTL8390_SDS2_3_XSG0_FRE19_RX_WF_TIMER_MASK                                                           (0x7 << RTL8390_SDS2_3_XSG0_FRE19_RX_WF_TIMER_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FRE19_RX_TW_TIMER_OFFSET                                                         (211)
  #define RTL8390_SDS2_3_XSG0_FRE19_RX_TW_TIMER_MASK                                                           (0x7 << RTL8390_SDS2_3_XSG0_FRE19_RX_TW_TIMER_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FRE19_RX_TQ_TIMER_OFFSET                                                         (208)
  #define RTL8390_SDS2_3_XSG0_FRE19_RX_TQ_TIMER_MASK                                                           (0x7 << RTL8390_SDS2_3_XSG0_FRE19_RX_TQ_TIMER_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FRE18_DUMMY_REG18_1509_OFFSET                                                    (201)
  #define RTL8390_SDS2_3_XSG0_FRE18_DUMMY_REG18_1509_MASK                                                      (0x7F << RTL8390_SDS2_3_XSG0_FRE18_DUMMY_REG18_1509_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FRE18_TX_TR_TIMER_OFFSET                                                         (198)
  #define RTL8390_SDS2_3_XSG0_FRE18_TX_TR_TIMER_MASK                                                           (0x7 << RTL8390_SDS2_3_XSG0_FRE18_TX_TR_TIMER_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FRE18_TX_TQ_TIMER_OFFSET                                                         (195)
  #define RTL8390_SDS2_3_XSG0_FRE18_TX_TQ_TIMER_MASK                                                           (0x7 << RTL8390_SDS2_3_XSG0_FRE18_TX_TQ_TIMER_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FRE18_TX_TS_TIMER_OFFSET                                                         (192)
  #define RTL8390_SDS2_3_XSG0_FRE18_TX_TS_TIMER_MASK                                                           (0x7 << RTL8390_SDS2_3_XSG0_FRE18_TX_TS_TIMER_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FRE21_DUMMY_REG21_1513_OFFSET                                                    (189)
  #define RTL8390_SDS2_3_XSG0_FRE21_DUMMY_REG21_1513_MASK                                                      (0x7 << RTL8390_SDS2_3_XSG0_FRE21_DUMMY_REG21_1513_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FRE21_DUMMY_REG21_1204_OFFSET                                                    (180)
  #define RTL8390_SDS2_3_XSG0_FRE21_DUMMY_REG21_1204_MASK                                                      (0x1FF << RTL8390_SDS2_3_XSG0_FRE21_DUMMY_REG21_1204_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FRE21_DUMMY_REG21_0300_OFFSET                                                    (176)
  #define RTL8390_SDS2_3_XSG0_FRE21_DUMMY_REG21_0300_MASK                                                      (0xF << RTL8390_SDS2_3_XSG0_FRE21_DUMMY_REG21_0300_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FRE20_CFG_SFD_SEL_OFFSET                                                         (175)
  #define RTL8390_SDS2_3_XSG0_FRE20_CFG_SFD_SEL_MASK                                                           (0x1 << RTL8390_SDS2_3_XSG0_FRE20_CFG_SFD_SEL_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FRE20_CFG_IDLE_SEL_OFFSET                                                        (174)
  #define RTL8390_SDS2_3_XSG0_FRE20_CFG_IDLE_SEL_MASK                                                          (0x1 << RTL8390_SDS2_3_XSG0_FRE20_CFG_IDLE_SEL_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FRE20_CFG_CG_SEL_OFFSET                                                          (173)
  #define RTL8390_SDS2_3_XSG0_FRE20_CFG_CG_SEL_MASK                                                            (0x1 << RTL8390_SDS2_3_XSG0_FRE20_CFG_CG_SEL_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FRE20_CFG_IDLE32_CNT_OFFSET                                                      (168)
  #define RTL8390_SDS2_3_XSG0_FRE20_CFG_IDLE32_CNT_MASK                                                        (0x1F << RTL8390_SDS2_3_XSG0_FRE20_CFG_IDLE32_CNT_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FRE20_CFG_IDLE_CNT_OFFSET                                                        (164)
  #define RTL8390_SDS2_3_XSG0_FRE20_CFG_IDLE_CNT_MASK                                                          (0xF << RTL8390_SDS2_3_XSG0_FRE20_CFG_IDLE_CNT_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FRE20_CFG_CG_CNT_OFFSET                                                          (160)
  #define RTL8390_SDS2_3_XSG0_FRE20_CFG_CG_CNT_MASK                                                            (0xF << RTL8390_SDS2_3_XSG0_FRE20_CFG_CG_CNT_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FRE23_DUMMY_REG23_1508_OFFSET                                                    (152)
  #define RTL8390_SDS2_3_XSG0_FRE23_DUMMY_REG23_1508_MASK                                                      (0xFF << RTL8390_SDS2_3_XSG0_FRE23_DUMMY_REG23_1508_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FRE23_CFG_SILENT_PROB_SEL_OFFSET                                                 (148)
  #define RTL8390_SDS2_3_XSG0_FRE23_CFG_SILENT_PROB_SEL_MASK                                                   (0xF << RTL8390_SDS2_3_XSG0_FRE23_CFG_SILENT_PROB_SEL_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FRE23_CFG_LINK_SEL_OFFSET                                                        (147)
  #define RTL8390_SDS2_3_XSG0_FRE23_CFG_LINK_SEL_MASK                                                          (0x1 << RTL8390_SDS2_3_XSG0_FRE23_CFG_LINK_SEL_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FRE23_DUMMY_REG23_0200_OFFSET                                                    (144)
  #define RTL8390_SDS2_3_XSG0_FRE23_DUMMY_REG23_0200_MASK                                                      (0x7 << RTL8390_SDS2_3_XSG0_FRE23_DUMMY_REG23_0200_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FRE22_CFG_EPON_INTEN_OFFSET                                                      (143)
  #define RTL8390_SDS2_3_XSG0_FRE22_CFG_EPON_INTEN_MASK                                                        (0x1 << RTL8390_SDS2_3_XSG0_FRE22_CFG_EPON_INTEN_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FRE22_CFG_LINK_INTEN_OFFSET                                                      (142)
  #define RTL8390_SDS2_3_XSG0_FRE22_CFG_LINK_INTEN_MASK                                                        (0x1 << RTL8390_SDS2_3_XSG0_FRE22_CFG_LINK_INTEN_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FRE22_DUMMY_REG22_1302_OFFSET                                                    (130)
  #define RTL8390_SDS2_3_XSG0_FRE22_DUMMY_REG22_1302_MASK                                                      (0xFFF << RTL8390_SDS2_3_XSG0_FRE22_DUMMY_REG22_1302_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FRE22_DET_EPON_INT_OFFSET                                                        (129)
  #define RTL8390_SDS2_3_XSG0_FRE22_DET_EPON_INT_MASK                                                          (0x1 << RTL8390_SDS2_3_XSG0_FRE22_DET_EPON_INT_OFFSET)
  #define RTL8390_SDS2_3_XSG0_FRE22_SDS_LINK_INT_OFFSET                                                        (128)
  #define RTL8390_SDS2_3_XSG0_FRE22_SDS_LINK_INT_MASK                                                          (0x1 << RTL8390_SDS2_3_XSG0_FRE22_SDS_LINK_INT_OFFSET)

#define RTL8390_SDS2_3_XSG1_ADDR                                                                               (0xA500)
  #define RTL8390_SDS2_3_XSG1_SR1_CFG_PTR_ERR_EN_OFFSET                                                        (2047)
  #define RTL8390_SDS2_3_XSG1_SR1_CFG_PTR_ERR_EN_MASK                                                          (0x1 << RTL8390_SDS2_3_XSG1_SR1_CFG_PTR_ERR_EN_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR1_CFG_AUTO_10BIT_OFFSET                                                        (2046)
  #define RTL8390_SDS2_3_XSG1_SR1_CFG_AUTO_10BIT_MASK                                                          (0x1 << RTL8390_SDS2_3_XSG1_SR1_CFG_AUTO_10BIT_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR1_CFG_FULL_ACK2_OFFSET                                                         (2045)
  #define RTL8390_SDS2_3_XSG1_SR1_CFG_FULL_ACK2_MASK                                                           (0x1 << RTL8390_SDS2_3_XSG1_SR1_CFG_FULL_ACK2_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR1_CFG_NXP_EN_OFFSET                                                            (2044)
  #define RTL8390_SDS2_3_XSG1_SR1_CFG_NXP_EN_MASK                                                              (0x1 << RTL8390_SDS2_3_XSG1_SR1_CFG_NXP_EN_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR1_SDS_FRC_RX_OFFSET                                                            (2040)
  #define RTL8390_SDS2_3_XSG1_SR1_SDS_FRC_RX_MASK                                                              (0xF << RTL8390_SDS2_3_XSG1_SR1_SDS_FRC_RX_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR1_CFG_HSG_RTIG_OFFSET                                                          (2039)
  #define RTL8390_SDS2_3_XSG1_SR1_CFG_HSG_RTIG_MASK                                                            (0x1 << RTL8390_SDS2_3_XSG1_SR1_CFG_HSG_RTIG_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR1_CFG_XSG_OFFSET                                                               (2038)
  #define RTL8390_SDS2_3_XSG1_SR1_CFG_XSG_MASK                                                                 (0x1 << RTL8390_SDS2_3_XSG1_SR1_CFG_XSG_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR1_CFG_RG1X54_OFFSET                                                            (2036)
  #define RTL8390_SDS2_3_XSG1_SR1_CFG_RG1X54_MASK                                                              (0x3 << RTL8390_SDS2_3_XSG1_SR1_CFG_RG1X54_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR1_SDS_FRC_TX_OFFSET                                                            (2032)
  #define RTL8390_SDS2_3_XSG1_SR1_SDS_FRC_TX_MASK                                                              (0xF << RTL8390_SDS2_3_XSG1_SR1_SDS_FRC_TX_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR0_DIS_RENWAY_OFFSET                                                            (2031)
  #define RTL8390_SDS2_3_XSG1_SR0_DIS_RENWAY_MASK                                                              (0x1 << RTL8390_SDS2_3_XSG1_SR0_DIS_RENWAY_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR0_BYP_8B10B_OFFSET                                                             (2030)
  #define RTL8390_SDS2_3_XSG1_SR0_BYP_8B10B_MASK                                                               (0x1 << RTL8390_SDS2_3_XSG1_SR0_BYP_8B10B_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR0_CDET_OFFSET                                                                  (2028)
  #define RTL8390_SDS2_3_XSG1_SR0_CDET_MASK                                                                    (0x3 << RTL8390_SDS2_3_XSG1_SR0_CDET_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR0_DIS_TMR_CMA_OFFSET                                                           (2027)
  #define RTL8390_SDS2_3_XSG1_SR0_DIS_TMR_CMA_MASK                                                             (0x1 << RTL8390_SDS2_3_XSG1_SR0_DIS_TMR_CMA_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR0_DIS_APX_OFFSET                                                               (2026)
  #define RTL8390_SDS2_3_XSG1_SR0_DIS_APX_MASK                                                                 (0x1 << RTL8390_SDS2_3_XSG1_SR0_DIS_APX_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR0_INV_HSI_OFFSET                                                               (2025)
  #define RTL8390_SDS2_3_XSG1_SR0_INV_HSI_MASK                                                                 (0x1 << RTL8390_SDS2_3_XSG1_SR0_INV_HSI_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR0_INV_HSO_OFFSET                                                               (2024)
  #define RTL8390_SDS2_3_XSG1_SR0_INV_HSO_MASK                                                                 (0x1 << RTL8390_SDS2_3_XSG1_SR0_INV_HSO_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR0_SDS_SDET_DEG_OFFSET                                                          (2022)
  #define RTL8390_SDS2_3_XSG1_SR0_SDS_SDET_DEG_MASK                                                            (0x3 << RTL8390_SDS2_3_XSG1_SR0_SDS_SDET_DEG_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR0_CODEC_LPK_OFFSET                                                             (2021)
  #define RTL8390_SDS2_3_XSG1_SR0_CODEC_LPK_MASK                                                               (0x1 << RTL8390_SDS2_3_XSG1_SR0_CODEC_LPK_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR0_AFE_LPK_OFFSET                                                               (2020)
  #define RTL8390_SDS2_3_XSG1_SR0_AFE_LPK_MASK                                                                 (0x1 << RTL8390_SDS2_3_XSG1_SR0_AFE_LPK_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR0_REMOTE_LPK_OFFSET                                                            (2019)
  #define RTL8390_SDS2_3_XSG1_SR0_REMOTE_LPK_MASK                                                              (0x1 << RTL8390_SDS2_3_XSG1_SR0_REMOTE_LPK_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR0_SDS_TX_DOWN_OFFSET                                                           (2018)
  #define RTL8390_SDS2_3_XSG1_SR0_SDS_TX_DOWN_MASK                                                             (0x1 << RTL8390_SDS2_3_XSG1_SR0_SDS_TX_DOWN_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR0_SDS_EN_RX_OFFSET                                                             (2017)
  #define RTL8390_SDS2_3_XSG1_SR0_SDS_EN_RX_MASK                                                               (0x1 << RTL8390_SDS2_3_XSG1_SR0_SDS_EN_RX_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR0_SDS_EN_TX_OFFSET                                                             (2016)
  #define RTL8390_SDS2_3_XSG1_SR0_SDS_EN_TX_MASK                                                               (0x1 << RTL8390_SDS2_3_XSG1_SR0_SDS_EN_TX_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR3_WR_SOFT_RSTB_OFFSET                                                          (2015)
  #define RTL8390_SDS2_3_XSG1_SR3_WR_SOFT_RSTB_MASK                                                            (0x1 << RTL8390_SDS2_3_XSG1_SR3_WR_SOFT_RSTB_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR3_USE_25M_CLK_OFFSET                                                           (2014)
  #define RTL8390_SDS2_3_XSG1_SR3_USE_25M_CLK_MASK                                                             (0x1 << RTL8390_SDS2_3_XSG1_SR3_USE_25M_CLK_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR3_MARK_CARR_EXT_OFFSET                                                         (2013)
  #define RTL8390_SDS2_3_XSG1_SR3_MARK_CARR_EXT_MASK                                                           (0x1 << RTL8390_SDS2_3_XSG1_SR3_MARK_CARR_EXT_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR3_SEL_DEG_OFFSET                                                               (2012)
  #define RTL8390_SDS2_3_XSG1_SR3_SEL_DEG_MASK                                                                 (0x1 << RTL8390_SDS2_3_XSG1_SR3_SEL_DEG_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR3_REG_CALIB_OK_CNT_OFFSET                                                      (2008)
  #define RTL8390_SDS2_3_XSG1_SR3_REG_CALIB_OK_CNT_MASK                                                        (0xF << RTL8390_SDS2_3_XSG1_SR3_REG_CALIB_OK_CNT_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR3_EXT_PWR_CTL_OFFSET                                                           (2007)
  #define RTL8390_SDS2_3_XSG1_SR3_EXT_PWR_CTL_MASK                                                             (0x1 << RTL8390_SDS2_3_XSG1_SR3_EXT_PWR_CTL_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR3_SOFT_RST_OFFSET                                                              (2006)
  #define RTL8390_SDS2_3_XSG1_SR3_SOFT_RST_MASK                                                                (0x1 << RTL8390_SDS2_3_XSG1_SR3_SOFT_RST_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR3_CLR_SOFT_RSTB_OFFSET                                                         (2005)
  #define RTL8390_SDS2_3_XSG1_SR3_CLR_SOFT_RSTB_MASK                                                           (0x1 << RTL8390_SDS2_3_XSG1_SR3_CLR_SOFT_RSTB_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR3_CMA_RQ_OFFSET                                                                (2000)
  #define RTL8390_SDS2_3_XSG1_SR3_CMA_RQ_MASK                                                                  (0x1F << RTL8390_SDS2_3_XSG1_SR3_CMA_RQ_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR2_FRC_PREAMBLE_OFFSET                                                          (1998)
  #define RTL8390_SDS2_3_XSG1_SR2_FRC_PREAMBLE_MASK                                                            (0x3 << RTL8390_SDS2_3_XSG1_SR2_FRC_PREAMBLE_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR2_FRC_IPG_OFFSET                                                               (1996)
  #define RTL8390_SDS2_3_XSG1_SR2_FRC_IPG_MASK                                                                 (0x3 << RTL8390_SDS2_3_XSG1_SR2_FRC_IPG_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR2_FRC_CGGOOD_OFFSET                                                            (1994)
  #define RTL8390_SDS2_3_XSG1_SR2_FRC_CGGOOD_MASK                                                              (0x3 << RTL8390_SDS2_3_XSG1_SR2_FRC_CGGOOD_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR2_SDS_FRC_AN_OFFSET                                                            (1992)
  #define RTL8390_SDS2_3_XSG1_SR2_SDS_FRC_AN_MASK                                                              (0x3 << RTL8390_SDS2_3_XSG1_SR2_SDS_FRC_AN_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR2_CFG_INS_IPG_MDY_OFFSET                                                       (1991)
  #define RTL8390_SDS2_3_XSG1_SR2_CFG_INS_IPG_MDY_MASK                                                         (0x1 << RTL8390_SDS2_3_XSG1_SR2_CFG_INS_IPG_MDY_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR2_CFG_RDS_CMA_DET_OFFSET                                                       (1990)
  #define RTL8390_SDS2_3_XSG1_SR2_CFG_RDS_CMA_DET_MASK                                                         (0x1 << RTL8390_SDS2_3_XSG1_SR2_CFG_RDS_CMA_DET_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR2_CFG_SEL_TMR_LIM_OFFSET                                                       (1988)
  #define RTL8390_SDS2_3_XSG1_SR2_CFG_SEL_TMR_LIM_MASK                                                         (0x3 << RTL8390_SDS2_3_XSG1_SR2_CFG_SEL_TMR_LIM_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR2_SDS_RESTART_AN_OFFSET                                                        (1984)
  #define RTL8390_SDS2_3_XSG1_SR2_SDS_RESTART_AN_MASK                                                          (0xF << RTL8390_SDS2_3_XSG1_SR2_SDS_RESTART_AN_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR5_LPI_TRANSMIT_STYLE_OFFSET                                                    (1983)
  #define RTL8390_SDS2_3_XSG1_SR5_LPI_TRANSMIT_STYLE_MASK                                                      (0x1 << RTL8390_SDS2_3_XSG1_SR5_LPI_TRANSMIT_STYLE_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR5_PWRSV_INB_PERIOD_OFFSET                                                      (1980)
  #define RTL8390_SDS2_3_XSG1_SR5_PWRSV_INB_PERIOD_MASK                                                        (0x7 << RTL8390_SDS2_3_XSG1_SR5_PWRSV_INB_PERIOD_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR5_PWRSV_WAKEUP_C2_OFFSET                                                       (1979)
  #define RTL8390_SDS2_3_XSG1_SR5_PWRSV_WAKEUP_C2_MASK                                                         (0x1 << RTL8390_SDS2_3_XSG1_SR5_PWRSV_WAKEUP_C2_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR5_PWRSV_WAKEUP_C1_OFFSET                                                       (1978)
  #define RTL8390_SDS2_3_XSG1_SR5_PWRSV_WAKEUP_C1_MASK                                                         (0x1 << RTL8390_SDS2_3_XSG1_SR5_PWRSV_WAKEUP_C1_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR5_CFG_MARK_CARR_EXT_ERR_OFFSET                                                 (1977)
  #define RTL8390_SDS2_3_XSG1_SR5_CFG_MARK_CARR_EXT_ERR_MASK                                                   (0x1 << RTL8390_SDS2_3_XSG1_SR5_CFG_MARK_CARR_EXT_ERR_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR5_REG_PCSREQ_POS_OFFSET                                                        (1976)
  #define RTL8390_SDS2_3_XSG1_SR5_REG_PCSREQ_POS_MASK                                                          (0x1 << RTL8390_SDS2_3_XSG1_SR5_REG_PCSREQ_POS_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR5_CFG_INBTOUT_LEVEL_OFFSET                                                     (1975)
  #define RTL8390_SDS2_3_XSG1_SR5_CFG_INBTOUT_LEVEL_MASK                                                       (0x1 << RTL8390_SDS2_3_XSG1_SR5_CFG_INBTOUT_LEVEL_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR5_CFG_SUDINB_OFFSET                                                            (1974)
  #define RTL8390_SDS2_3_XSG1_SR5_CFG_SUDINB_MASK                                                              (0x1 << RTL8390_SDS2_3_XSG1_SR5_CFG_SUDINB_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR5_CFG_PCSRDABT_LD_OFFSET                                                       (1973)
  #define RTL8390_SDS2_3_XSG1_SR5_CFG_PCSRDABT_LD_MASK                                                         (0x1 << RTL8390_SDS2_3_XSG1_SR5_CFG_PCSRDABT_LD_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR5_CFG_AN_UZ_OFFSET                                                             (1972)
  #define RTL8390_SDS2_3_XSG1_SR5_CFG_AN_UZ_MASK                                                               (0x1 << RTL8390_SDS2_3_XSG1_SR5_CFG_AN_UZ_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR5_CFG_INBAND_EN_OFFSET                                                         (1968)
  #define RTL8390_SDS2_3_XSG1_SR5_CFG_INBAND_EN_MASK                                                           (0xF << RTL8390_SDS2_3_XSG1_SR5_CFG_INBAND_EN_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR4_CFG_FRC_SDS_MODE_OFFSET                                                      (1965)
  #define RTL8390_SDS2_3_XSG1_SR4_CFG_FRC_SDS_MODE_MASK                                                        (0x7 << RTL8390_SDS2_3_XSG1_SR4_CFG_FRC_SDS_MODE_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR4_CFG_FRC_SDS_MODE_EN_OFFSET                                                   (1964)
  #define RTL8390_SDS2_3_XSG1_SR4_CFG_FRC_SDS_MODE_EN_MASK                                                     (0x1 << RTL8390_SDS2_3_XSG1_SR4_CFG_FRC_SDS_MODE_EN_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR4_CFG_UPD_RXD_OFFSET                                                           (1960)
  #define RTL8390_SDS2_3_XSG1_SR4_CFG_UPD_RXD_MASK                                                             (0xF << RTL8390_SDS2_3_XSG1_SR4_CFG_UPD_RXD_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR4_CFG_UPD_TXD_OFFSET                                                           (1956)
  #define RTL8390_SDS2_3_XSG1_SR4_CFG_UPD_TXD_MASK                                                             (0xF << RTL8390_SDS2_3_XSG1_SR4_CFG_UPD_TXD_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR4_CFG_UPD_RXD_DYN_OFFSET                                                       (1955)
  #define RTL8390_SDS2_3_XSG1_SR4_CFG_UPD_RXD_DYN_MASK                                                         (0x1 << RTL8390_SDS2_3_XSG1_SR4_CFG_UPD_RXD_DYN_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR4_CFG_EN_LINK_FIB1G_OFFSET                                                     (1954)
  #define RTL8390_SDS2_3_XSG1_SR4_CFG_EN_LINK_FIB1G_MASK                                                       (0x1 << RTL8390_SDS2_3_XSG1_SR4_CFG_EN_LINK_FIB1G_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR4_CFG_EN_LINK_SGM_OFFSET                                                       (1953)
  #define RTL8390_SDS2_3_XSG1_SR4_CFG_EN_LINK_SGM_MASK                                                         (0x1 << RTL8390_SDS2_3_XSG1_SR4_CFG_EN_LINK_SGM_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR4_CFG_SGM_CK_SEL_OFFSET                                                        (1952)
  #define RTL8390_SDS2_3_XSG1_SR4_CFG_SGM_CK_SEL_MASK                                                          (0x1 << RTL8390_SDS2_3_XSG1_SR4_CFG_SGM_CK_SEL_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR7_CFG_8B10B_NO_CREXT_OFFSET                                                    (1951)
  #define RTL8390_SDS2_3_XSG1_SR7_CFG_8B10B_NO_CREXT_MASK                                                      (0x1 << RTL8390_SDS2_3_XSG1_SR7_CFG_8B10B_NO_CREXT_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR7_CFG_NEG_CLKWR_A2D_OFFSET                                                     (1950)
  #define RTL8390_SDS2_3_XSG1_SR7_CFG_NEG_CLKWR_A2D_MASK                                                       (0x1 << RTL8390_SDS2_3_XSG1_SR7_CFG_NEG_CLKWR_A2D_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR7_CFG_MIIXF_TS1K_OFFSET                                                        (1949)
  #define RTL8390_SDS2_3_XSG1_SR7_CFG_MIIXF_TS1K_MASK                                                          (0x1 << RTL8390_SDS2_3_XSG1_SR7_CFG_MIIXF_TS1K_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR7_CFG_DLY_PRE8_OFFSET                                                          (1948)
  #define RTL8390_SDS2_3_XSG1_SR7_CFG_DLY_PRE8_MASK                                                            (0x1 << RTL8390_SDS2_3_XSG1_SR7_CFG_DLY_PRE8_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR7_CFG_GRXD_SEL_OFFSET                                                          (1947)
  #define RTL8390_SDS2_3_XSG1_SR7_CFG_GRXD_SEL_MASK                                                            (0x1 << RTL8390_SDS2_3_XSG1_SR7_CFG_GRXD_SEL_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR7_CFG_LPI_CMD_MII_OFFSET                                                       (1946)
  #define RTL8390_SDS2_3_XSG1_SR7_CFG_LPI_CMD_MII_MASK                                                         (0x1 << RTL8390_SDS2_3_XSG1_SR7_CFG_LPI_CMD_MII_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR7_CFG_MARK_RXSCR_ERR_OFFSET                                                    (1945)
  #define RTL8390_SDS2_3_XSG1_SR7_CFG_MARK_RXSCR_ERR_MASK                                                      (0x1 << RTL8390_SDS2_3_XSG1_SR7_CFG_MARK_RXSCR_ERR_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR7_CFG_MARK_TXSCR_ERR_OFFSET                                                    (1944)
  #define RTL8390_SDS2_3_XSG1_SR7_CFG_MARK_TXSCR_ERR_MASK                                                      (0x1 << RTL8390_SDS2_3_XSG1_SR7_CFG_MARK_TXSCR_ERR_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR7_BYP_START_OFFSET                                                             (1940)
  #define RTL8390_SDS2_3_XSG1_SR7_BYP_START_MASK                                                               (0xF << RTL8390_SDS2_3_XSG1_SR7_BYP_START_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR7_BYP_END_OFFSET                                                               (1936)
  #define RTL8390_SDS2_3_XSG1_SR7_BYP_END_MASK                                                                 (0xF << RTL8390_SDS2_3_XSG1_SR7_BYP_END_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR6_CFG_NO_GIGA_SCM_OFFSET                                                       (1935)
  #define RTL8390_SDS2_3_XSG1_SR6_CFG_NO_GIGA_SCM_MASK                                                         (0x1 << RTL8390_SDS2_3_XSG1_SR6_CFG_NO_GIGA_SCM_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR6_CFG_RE_SYNC_STYLE_OFFSET                                                     (1934)
  #define RTL8390_SDS2_3_XSG1_SR6_CFG_RE_SYNC_STYLE_MASK                                                       (0x1 << RTL8390_SDS2_3_XSG1_SR6_CFG_RE_SYNC_STYLE_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR6_CFG_SYNC_GAT_OFFSET                                                          (1933)
  #define RTL8390_SDS2_3_XSG1_SR6_CFG_SYNC_GAT_MASK                                                            (0x1 << RTL8390_SDS2_3_XSG1_SR6_CFG_SYNC_GAT_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR6_CFG_BYPSCR_XSG_OFFSET                                                        (1932)
  #define RTL8390_SDS2_3_XSG1_SR6_CFG_BYPSCR_XSG_MASK                                                          (0x1 << RTL8390_SDS2_3_XSG1_SR6_CFG_BYPSCR_XSG_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR6_RX_BYPSCR_OFFSET                                                             (1928)
  #define RTL8390_SDS2_3_XSG1_SR6_RX_BYPSCR_MASK                                                               (0xF << RTL8390_SDS2_3_XSG1_SR6_RX_BYPSCR_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR6_CFG_SLP_RQ_OFFSET                                                            (1924)
  #define RTL8390_SDS2_3_XSG1_SR6_CFG_SLP_RQ_MASK                                                              (0xF << RTL8390_SDS2_3_XSG1_SR6_CFG_SLP_RQ_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR6_TX_BYPSCR_OFFSET                                                             (1920)
  #define RTL8390_SDS2_3_XSG1_SR6_TX_BYPSCR_MASK                                                               (0xF << RTL8390_SDS2_3_XSG1_SR6_TX_BYPSCR_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR9_CFG_EEE_PROGRAM_0_OFFSET                                                     (1904)
  #define RTL8390_SDS2_3_XSG1_SR9_CFG_EEE_PROGRAM_0_MASK                                                       (0xFFFF << RTL8390_SDS2_3_XSG1_SR9_CFG_EEE_PROGRAM_0_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR8_CFG_EEE_PWRSAV_EN_OFFSET                                                     (1903)
  #define RTL8390_SDS2_3_XSG1_SR8_CFG_EEE_PWRSAV_EN_MASK                                                       (0x1 << RTL8390_SDS2_3_XSG1_SR8_CFG_EEE_PWRSAV_EN_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR8_REG_EEE_SDS_AN_OFFSET                                                        (1902)
  #define RTL8390_SDS2_3_XSG1_SR8_REG_EEE_SDS_AN_MASK                                                          (0x1 << RTL8390_SDS2_3_XSG1_SR8_REG_EEE_SDS_AN_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR8_REG_C3_TIMER_OFFSET                                                          (1899)
  #define RTL8390_SDS2_3_XSG1_SR8_REG_C3_TIMER_MASK                                                            (0x7 << RTL8390_SDS2_3_XSG1_SR8_REG_C3_TIMER_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR8_REG_C2_TIMER_OFFSET                                                          (1896)
  #define RTL8390_SDS2_3_XSG1_SR8_REG_C2_TIMER_MASK                                                            (0x7 << RTL8390_SDS2_3_XSG1_SR8_REG_C2_TIMER_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR8_REG_C1_TIMER_OFFSET                                                          (1893)
  #define RTL8390_SDS2_3_XSG1_SR8_REG_C1_TIMER_MASK                                                            (0x7 << RTL8390_SDS2_3_XSG1_SR8_REG_C1_TIMER_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR8_REG_C0_TIMER_OFFSET                                                          (1890)
  #define RTL8390_SDS2_3_XSG1_SR8_REG_C0_TIMER_MASK                                                            (0x7 << RTL8390_SDS2_3_XSG1_SR8_REG_C0_TIMER_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR8_CFG_MAC_C1_CHG_RESTC3_OFFSET                                                 (1889)
  #define RTL8390_SDS2_3_XSG1_SR8_CFG_MAC_C1_CHG_RESTC3_MASK                                                   (0x1 << RTL8390_SDS2_3_XSG1_SR8_CFG_MAC_C1_CHG_RESTC3_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR8_CFG_PHY_GO_C1_COND_SPC_OFFSET                                                (1888)
  #define RTL8390_SDS2_3_XSG1_SR8_CFG_PHY_GO_C1_COND_SPC_MASK                                                  (0x1 << RTL8390_SDS2_3_XSG1_SR8_CFG_PHY_GO_C1_COND_SPC_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR11_CFG_EEE_DBG_CNT_OFFSET                                                      (1872)
  #define RTL8390_SDS2_3_XSG1_SR11_CFG_EEE_DBG_CNT_MASK                                                        (0xFFFF << RTL8390_SDS2_3_XSG1_SR11_CFG_EEE_DBG_CNT_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR10_CFG_RG10X1512_OFFSET                                                        (1868)
  #define RTL8390_SDS2_3_XSG1_SR10_CFG_RG10X1512_MASK                                                          (0xF << RTL8390_SDS2_3_XSG1_SR10_CFG_RG10X1512_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR10_QSGMII_NO_DILE2_OFFSET                                                      (1867)
  #define RTL8390_SDS2_3_XSG1_SR10_QSGMII_NO_DILE2_MASK                                                        (0x1 << RTL8390_SDS2_3_XSG1_SR10_QSGMII_NO_DILE2_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR10_QSGMII_EEE_SEL_OFFSET                                                       (1866)
  #define RTL8390_SDS2_3_XSG1_SR10_QSGMII_EEE_SEL_MASK                                                         (0x1 << RTL8390_SDS2_3_XSG1_SR10_QSGMII_EEE_SEL_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR10_QSGMII_LPI_TX_EN_OFFSET                                                     (1865)
  #define RTL8390_SDS2_3_XSG1_SR10_QSGMII_LPI_TX_EN_MASK                                                       (0x1 << RTL8390_SDS2_3_XSG1_SR10_QSGMII_LPI_TX_EN_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR10_QSGMII_LPI_RX_EN_OFFSET                                                     (1864)
  #define RTL8390_SDS2_3_XSG1_SR10_QSGMII_LPI_RX_EN_MASK                                                       (0x1 << RTL8390_SDS2_3_XSG1_SR10_QSGMII_LPI_RX_EN_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR10_QSGMII_INB_EN_OFFSET                                                        (1863)
  #define RTL8390_SDS2_3_XSG1_SR10_QSGMII_INB_EN_MASK                                                          (0x1 << RTL8390_SDS2_3_XSG1_SR10_QSGMII_INB_EN_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR10_QSGMII_RXER_SEL_OFFSET                                                      (1862)
  #define RTL8390_SDS2_3_XSG1_SR10_QSGMII_RXER_SEL_MASK                                                        (0x1 << RTL8390_SDS2_3_XSG1_SR10_QSGMII_RXER_SEL_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR10_CFG_FAST_TIMER_OFFSET                                                       (1860)
  #define RTL8390_SDS2_3_XSG1_SR10_CFG_FAST_TIMER_MASK                                                         (0x3 << RTL8390_SDS2_3_XSG1_SR10_CFG_FAST_TIMER_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR10_EEE_LINK_FASTER_OFFSET                                                      (1856)
  #define RTL8390_SDS2_3_XSG1_SR10_EEE_LINK_FASTER_MASK                                                        (0xF << RTL8390_SDS2_3_XSG1_SR10_EEE_LINK_FASTER_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR13_SDS_LK_TIME_OFFSET                                                          (1848)
  #define RTL8390_SDS2_3_XSG1_SR13_SDS_LK_TIME_MASK                                                            (0xFF << RTL8390_SDS2_3_XSG1_SR13_SDS_LK_TIME_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR13_CFG_APXT_TMP_OFFSET                                                         (1840)
  #define RTL8390_SDS2_3_XSG1_SR13_CFG_APXT_TMP_MASK                                                           (0xFF << RTL8390_SDS2_3_XSG1_SR13_CFG_APXT_TMP_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR12_CFG_INB_TIMEOUT_OFFSET                                                      (1832)
  #define RTL8390_SDS2_3_XSG1_SR12_CFG_INB_TIMEOUT_MASK                                                        (0xFF << RTL8390_SDS2_3_XSG1_SR12_CFG_INB_TIMEOUT_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR12_ABILITY_OFFSET                                                              (1828)
  #define RTL8390_SDS2_3_XSG1_SR12_ABILITY_MASK                                                                (0xF << RTL8390_SDS2_3_XSG1_SR12_ABILITY_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR12_RDM_ALGOR_OFFSET                                                            (1827)
  #define RTL8390_SDS2_3_XSG1_SR12_RDM_ALGOR_MASK                                                              (0x1 << RTL8390_SDS2_3_XSG1_SR12_RDM_ALGOR_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR12_SD_DET_ALGOR_OFFSET                                                         (1826)
  #define RTL8390_SDS2_3_XSG1_SR12_SD_DET_ALGOR_MASK                                                           (0x1 << RTL8390_SDS2_3_XSG1_SR12_SD_DET_ALGOR_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR12_AUTO_DET_ALGOR_OFFSET                                                       (1825)
  #define RTL8390_SDS2_3_XSG1_SR12_AUTO_DET_ALGOR_MASK                                                         (0x1 << RTL8390_SDS2_3_XSG1_SR12_AUTO_DET_ALGOR_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR12_SEND_NP_ON_OFFSET                                                           (1824)
  #define RTL8390_SDS2_3_XSG1_SR12_SEND_NP_ON_MASK                                                             (0x1 << RTL8390_SDS2_3_XSG1_SR12_SEND_NP_ON_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR15_CFG_INBAND_MASTER_0_OFFSET                                                  (1808)
  #define RTL8390_SDS2_3_XSG1_SR15_CFG_INBAND_MASTER_0_MASK                                                    (0xFFFF << RTL8390_SDS2_3_XSG1_SR15_CFG_INBAND_MASTER_0_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR14_CFG_SPDUP_OFFSET                                                            (1807)
  #define RTL8390_SDS2_3_XSG1_SR14_CFG_SPDUP_MASK                                                              (0x1 << RTL8390_SDS2_3_XSG1_SR14_CFG_SPDUP_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR14_CFG_SPDUP_FIB100_OFFSET                                                     (1806)
  #define RTL8390_SDS2_3_XSG1_SR14_CFG_SPDUP_FIB100_MASK                                                       (0x1 << RTL8390_SDS2_3_XSG1_SR14_CFG_SPDUP_FIB100_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR14_CFG_RXSLEEP_TMROUT_OFFSET                                                   (1805)
  #define RTL8390_SDS2_3_XSG1_SR14_CFG_RXSLEEP_TMROUT_MASK                                                     (0x1 << RTL8390_SDS2_3_XSG1_SR14_CFG_RXSLEEP_TMROUT_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR14_SEL_CALIBOK_OFFSET                                                          (1804)
  #define RTL8390_SDS2_3_XSG1_SR14_SEL_CALIBOK_MASK                                                            (0x1 << RTL8390_SDS2_3_XSG1_SR14_SEL_CALIBOK_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR14_SEL_SDET_OFFSET                                                             (1803)
  #define RTL8390_SDS2_3_XSG1_SR14_SEL_SDET_MASK                                                               (0x1 << RTL8390_SDS2_3_XSG1_SR14_SEL_SDET_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR14_SEL_ANOK_OFFSET                                                             (1802)
  #define RTL8390_SDS2_3_XSG1_SR14_SEL_ANOK_MASK                                                               (0x1 << RTL8390_SDS2_3_XSG1_SR14_SEL_ANOK_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR14_CFG_SEL_ODD_BIT_OFFSET                                                      (1801)
  #define RTL8390_SDS2_3_XSG1_SR14_CFG_SEL_ODD_BIT_MASK                                                        (0x1 << RTL8390_SDS2_3_XSG1_SR14_CFG_SEL_ODD_BIT_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR14_CFG_FRC_LD_VALUE_OFFSET                                                     (1800)
  #define RTL8390_SDS2_3_XSG1_SR14_CFG_FRC_LD_VALUE_MASK                                                       (0x1 << RTL8390_SDS2_3_XSG1_SR14_CFG_FRC_LD_VALUE_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR14_CFG_FRC_LD_OFFSET                                                           (1799)
  #define RTL8390_SDS2_3_XSG1_SR14_CFG_FRC_LD_MASK                                                             (0x1 << RTL8390_SDS2_3_XSG1_SR14_CFG_FRC_LD_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR14_CFG_SGMI_CK1MS_EN_OFFSET                                                    (1798)
  #define RTL8390_SDS2_3_XSG1_SR14_CFG_SGMI_CK1MS_EN_MASK                                                      (0x1 << RTL8390_SDS2_3_XSG1_SR14_CFG_SGMI_CK1MS_EN_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR14_CFG_LINK_TMR_SGMII_SEL_OFFSET                                               (1795)
  #define RTL8390_SDS2_3_XSG1_SR14_CFG_LINK_TMR_SGMII_SEL_MASK                                                 (0x7 << RTL8390_SDS2_3_XSG1_SR14_CFG_LINK_TMR_SGMII_SEL_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR14_CFG_LINK_TMR_NORM_SEL_OFFSET                                                (1792)
  #define RTL8390_SDS2_3_XSG1_SR14_CFG_LINK_TMR_NORM_SEL_MASK                                                  (0x7 << RTL8390_SDS2_3_XSG1_SR14_CFG_LINK_TMR_NORM_SEL_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR17_MACRDVLD_OFFSET                                                             (1791)
  #define RTL8390_SDS2_3_XSG1_SR17_MACRDVLD_MASK                                                               (0x1 << RTL8390_SDS2_3_XSG1_SR17_MACRDVLD_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR17_MACRDABT_OFFSET                                                             (1790)
  #define RTL8390_SDS2_3_XSG1_SR17_MACRDABT_MASK                                                               (0x1 << RTL8390_SDS2_3_XSG1_SR17_MACRDABT_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR17_CFG_INBAND_MASTER_2_OFFSET                                                  (1776)
  #define RTL8390_SDS2_3_XSG1_SR17_CFG_INBAND_MASTER_2_MASK                                                    (0x3FFF << RTL8390_SDS2_3_XSG1_SR17_CFG_INBAND_MASTER_2_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR16_CFG_INBAND_MASTER_1_OFFSET                                                  (1760)
  #define RTL8390_SDS2_3_XSG1_SR16_CFG_INBAND_MASTER_1_MASK                                                    (0xFFFF << RTL8390_SDS2_3_XSG1_SR16_CFG_INBAND_MASTER_1_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR19_CFG_RSGP_TXCFG_MAC_OFFSET                                                   (1744)
  #define RTL8390_SDS2_3_XSG1_SR19_CFG_RSGP_TXCFG_MAC_MASK                                                     (0xFFFF << RTL8390_SDS2_3_XSG1_SR19_CFG_RSGP_TXCFG_MAC_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR18_CFG_RSGP_TXCFG_PHY_OFFSET                                                   (1728)
  #define RTL8390_SDS2_3_XSG1_SR18_CFG_RSGP_TXCFG_PHY_MASK                                                     (0xFFFF << RTL8390_SDS2_3_XSG1_SR18_CFG_RSGP_TXCFG_PHY_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR21_CFG_SGM_TXCFG_MAC_OFFSET                                                    (1712)
  #define RTL8390_SDS2_3_XSG1_SR21_CFG_SGM_TXCFG_MAC_MASK                                                      (0xFFFF << RTL8390_SDS2_3_XSG1_SR21_CFG_SGM_TXCFG_MAC_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR20_CFG_SGM_TXCFG_PHY_OFFSET                                                    (1696)
  #define RTL8390_SDS2_3_XSG1_SR20_CFG_SGM_TXCFG_PHY_MASK                                                      (0xFFFF << RTL8390_SDS2_3_XSG1_SR20_CFG_SGM_TXCFG_PHY_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR23_CFG_FIB2G_TXCFG_P1_OFFSET                                                   (1680)
  #define RTL8390_SDS2_3_XSG1_SR23_CFG_FIB2G_TXCFG_P1_MASK                                                     (0xFFFF << RTL8390_SDS2_3_XSG1_SR23_CFG_FIB2G_TXCFG_P1_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR22_CFG_FIB2G_TXCFG_P0_OFFSET                                                   (1664)
  #define RTL8390_SDS2_3_XSG1_SR22_CFG_FIB2G_TXCFG_P0_MASK                                                     (0xFFFF << RTL8390_SDS2_3_XSG1_SR22_CFG_FIB2G_TXCFG_P0_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR25_CFG_FIB2G_TXCFG_NP_P1_OFFSET                                                (1648)
  #define RTL8390_SDS2_3_XSG1_SR25_CFG_FIB2G_TXCFG_NP_P1_MASK                                                  (0xFFFF << RTL8390_SDS2_3_XSG1_SR25_CFG_FIB2G_TXCFG_NP_P1_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR24_CFG_FIB2G_TXCFG_NP_P0_OFFSET                                                (1632)
  #define RTL8390_SDS2_3_XSG1_SR24_CFG_FIB2G_TXCFG_NP_P0_MASK                                                  (0xFFFF << RTL8390_SDS2_3_XSG1_SR24_CFG_FIB2G_TXCFG_NP_P0_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR27_CFG_DBG_OUT_ECO1_OFFSET                                                     (1616)
  #define RTL8390_SDS2_3_XSG1_SR27_CFG_DBG_OUT_ECO1_MASK                                                       (0xFFFF << RTL8390_SDS2_3_XSG1_SR27_CFG_DBG_OUT_ECO1_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR26_IP_VERSION_OFFSET                                                           (1608)
  #define RTL8390_SDS2_3_XSG1_SR26_IP_VERSION_MASK                                                             (0xFF << RTL8390_SDS2_3_XSG1_SR26_IP_VERSION_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR26_SDS_MODE_OFFSET                                                             (1600)
  #define RTL8390_SDS2_3_XSG1_SR26_SDS_MODE_MASK                                                               (0xFF << RTL8390_SDS2_3_XSG1_SR26_SDS_MODE_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR29_CFG_SDS_DBG_OUT_0_OFFSET                                                    (1584)
  #define RTL8390_SDS2_3_XSG1_SR29_CFG_SDS_DBG_OUT_0_MASK                                                      (0xFFFF << RTL8390_SDS2_3_XSG1_SR29_CFG_SDS_DBG_OUT_0_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR28_CFG_PHY_GO_C2_COND_SPC_OFFSET                                               (1583)
  #define RTL8390_SDS2_3_XSG1_SR28_CFG_PHY_GO_C2_COND_SPC_MASK                                                 (0x1 << RTL8390_SDS2_3_XSG1_SR28_CFG_PHY_GO_C2_COND_SPC_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR28_CFG_ERRMSK_NOSIG_OFFSET                                                     (1582)
  #define RTL8390_SDS2_3_XSG1_SR28_CFG_ERRMSK_NOSIG_MASK                                                       (0x1 << RTL8390_SDS2_3_XSG1_SR28_CFG_ERRMSK_NOSIG_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR28_RM_LPK_EVEN_BITS_OFFSET                                                     (1581)
  #define RTL8390_SDS2_3_XSG1_SR28_RM_LPK_EVEN_BITS_MASK                                                       (0x1 << RTL8390_SDS2_3_XSG1_SR28_RM_LPK_EVEN_BITS_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR28_CFG_QSGMII_PARITY_CHK_OFFSET                                                (1580)
  #define RTL8390_SDS2_3_XSG1_SR28_CFG_QSGMII_PARITY_CHK_MASK                                                  (0x1 << RTL8390_SDS2_3_XSG1_SR28_CFG_QSGMII_PARITY_CHK_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR28_CFG_DBG_S0_OFFSET                                                           (1579)
  #define RTL8390_SDS2_3_XSG1_SR28_CFG_DBG_S0_MASK                                                             (0x1 << RTL8390_SDS2_3_XSG1_SR28_CFG_DBG_S0_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR28_CFG_SDS_DBG_EN_OFFSET                                                       (1578)
  #define RTL8390_SDS2_3_XSG1_SR28_CFG_SDS_DBG_EN_MASK                                                         (0x1 << RTL8390_SDS2_3_XSG1_SR28_CFG_SDS_DBG_EN_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR28_CFG_SDS_DBG_SEL_OFFSET                                                      (1568)
  #define RTL8390_SDS2_3_XSG1_SR28_CFG_SDS_DBG_SEL_MASK                                                        (0x3FF << RTL8390_SDS2_3_XSG1_SR28_CFG_SDS_DBG_SEL_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SR30_CFG_SDS_DBG_OUT_1_OFFSET                                                    (1536)
  #define RTL8390_SDS2_3_XSG1_SR30_CFG_SDS_DBG_OUT_1_MASK                                                      (0xFFFF << RTL8390_SDS2_3_XSG1_SR30_CFG_SDS_DBG_OUT_1_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SRE1_ANA_RG1X_OFFSET                                                             (1520)
  #define RTL8390_SDS2_3_XSG1_SRE1_ANA_RG1X_MASK                                                               (0xFFFF << RTL8390_SDS2_3_XSG1_SRE1_ANA_RG1X_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SRE0_ANA_RG0X_OFFSET                                                             (1504)
  #define RTL8390_SDS2_3_XSG1_SRE0_ANA_RG0X_MASK                                                               (0xFFFF << RTL8390_SDS2_3_XSG1_SRE0_ANA_RG0X_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SRE3_ANA_RG3X_OFFSET                                                             (1488)
  #define RTL8390_SDS2_3_XSG1_SRE3_ANA_RG3X_MASK                                                               (0xFFFF << RTL8390_SDS2_3_XSG1_SRE3_ANA_RG3X_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SRE2_ANA_RG2X_OFFSET                                                             (1472)
  #define RTL8390_SDS2_3_XSG1_SRE2_ANA_RG2X_MASK                                                               (0xFFFF << RTL8390_SDS2_3_XSG1_SRE2_ANA_RG2X_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SRE5_ANA_RG5X_OFFSET                                                             (1456)
  #define RTL8390_SDS2_3_XSG1_SRE5_ANA_RG5X_MASK                                                               (0xFFFF << RTL8390_SDS2_3_XSG1_SRE5_ANA_RG5X_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SRE4_ANA_RG4X_OFFSET                                                             (1440)
  #define RTL8390_SDS2_3_XSG1_SRE4_ANA_RG4X_MASK                                                               (0xFFFF << RTL8390_SDS2_3_XSG1_SRE4_ANA_RG4X_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SRE7_ANA_RG7X_OFFSET                                                             (1424)
  #define RTL8390_SDS2_3_XSG1_SRE7_ANA_RG7X_MASK                                                               (0xFFFF << RTL8390_SDS2_3_XSG1_SRE7_ANA_RG7X_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SRE6_ANA_RG6X_OFFSET                                                             (1408)
  #define RTL8390_SDS2_3_XSG1_SRE6_ANA_RG6X_MASK                                                               (0xFFFF << RTL8390_SDS2_3_XSG1_SRE6_ANA_RG6X_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SRE9_ANA_RG9X_OFFSET                                                             (1392)
  #define RTL8390_SDS2_3_XSG1_SRE9_ANA_RG9X_MASK                                                               (0xFFFF << RTL8390_SDS2_3_XSG1_SRE9_ANA_RG9X_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SRE8_ANA_RG8X_OFFSET                                                             (1376)
  #define RTL8390_SDS2_3_XSG1_SRE8_ANA_RG8X_MASK                                                               (0xFFFF << RTL8390_SDS2_3_XSG1_SRE8_ANA_RG8X_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SRE11_ANA_RG11X_OFFSET                                                           (1360)
  #define RTL8390_SDS2_3_XSG1_SRE11_ANA_RG11X_MASK                                                             (0xFFFF << RTL8390_SDS2_3_XSG1_SRE11_ANA_RG11X_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SRE10_ANA_RG10X_OFFSET                                                           (1344)
  #define RTL8390_SDS2_3_XSG1_SRE10_ANA_RG10X_MASK                                                             (0xFFFF << RTL8390_SDS2_3_XSG1_SRE10_ANA_RG10X_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SRE13_CFG_NEG_GTXC_OFFSET                                                        (1343)
  #define RTL8390_SDS2_3_XSG1_SRE13_CFG_NEG_GTXC_MASK                                                          (0x1 << RTL8390_SDS2_3_XSG1_SRE13_CFG_NEG_GTXC_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SRE13_CFG_LP_CNT_2_OFFSET                                                        (1339)
  #define RTL8390_SDS2_3_XSG1_SRE13_CFG_LP_CNT_2_MASK                                                          (0xF << RTL8390_SDS2_3_XSG1_SRE13_CFG_LP_CNT_2_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SRE13_CFG_EPON_SYNC_SM_OFFSET                                                    (1338)
  #define RTL8390_SDS2_3_XSG1_SRE13_CFG_EPON_SYNC_SM_MASK                                                      (0x1 << RTL8390_SDS2_3_XSG1_SRE13_CFG_EPON_SYNC_SM_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SRE13_CFG_DY_OFFSET                                                              (1328)
  #define RTL8390_SDS2_3_XSG1_SRE13_CFG_DY_MASK                                                                (0x3FF << RTL8390_SDS2_3_XSG1_SRE13_CFG_DY_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SRE12_ANA_RG12X_OFFSET                                                           (1315)
  #define RTL8390_SDS2_3_XSG1_SRE12_ANA_RG12X_MASK                                                             (0x1FFF << RTL8390_SDS2_3_XSG1_SRE12_ANA_RG12X_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SRE12_CFG_IPG_CNT_OFFSET                                                         (1312)
  #define RTL8390_SDS2_3_XSG1_SRE12_CFG_IPG_CNT_MASK                                                           (0x7 << RTL8390_SDS2_3_XSG1_SRE12_CFG_IPG_CNT_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SRE15_ANA_RG15X_OFFSET                                                           (1311)
  #define RTL8390_SDS2_3_XSG1_SRE15_ANA_RG15X_MASK                                                             (0x1 << RTL8390_SDS2_3_XSG1_SRE15_ANA_RG15X_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SRE15_CFG_LP_CNT_1_OFFSET                                                        (1307)
  #define RTL8390_SDS2_3_XSG1_SRE15_CFG_LP_CNT_1_MASK                                                          (0xF << RTL8390_SDS2_3_XSG1_SRE15_CFG_LP_CNT_1_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SRE15_CFG_EPON_OFFSET                                                            (1306)
  #define RTL8390_SDS2_3_XSG1_SRE15_CFG_EPON_MASK                                                              (0x1 << RTL8390_SDS2_3_XSG1_SRE15_CFG_EPON_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SRE15_CFG_DX_OFFSET                                                              (1296)
  #define RTL8390_SDS2_3_XSG1_SRE15_CFG_DX_MASK                                                                (0x3FF << RTL8390_SDS2_3_XSG1_SRE15_CFG_DX_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SRE14_ANA_RG14X_OFFSET                                                           (1280)
  #define RTL8390_SDS2_3_XSG1_SRE14_ANA_RG14X_MASK                                                             (0xFFFF << RTL8390_SDS2_3_XSG1_SRE14_ANA_RG14X_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SRE16_CFG_DY_8B_OFFSET                                                           (1256)
  #define RTL8390_SDS2_3_XSG1_SRE16_CFG_DY_8B_MASK                                                             (0xFF << RTL8390_SDS2_3_XSG1_SRE16_CFG_DY_8B_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SRE16_CFG_DX_8B_OFFSET                                                           (1248)
  #define RTL8390_SDS2_3_XSG1_SRE16_CFG_DX_8B_MASK                                                             (0xFF << RTL8390_SDS2_3_XSG1_SRE16_CFG_DX_8B_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SRE25_ALL_SYMBOLERR_CNT_OFFSET                                                   (1144)
  #define RTL8390_SDS2_3_XSG1_SRE25_ALL_SYMBOLERR_CNT_MASK                                                     (0xFF << RTL8390_SDS2_3_XSG1_SRE25_ALL_SYMBOLERR_CNT_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SRE25_MUX_SYMBOLERR_CNT_OFFSET                                                   (1136)
  #define RTL8390_SDS2_3_XSG1_SRE25_MUX_SYMBOLERR_CNT_MASK                                                     (0xFF << RTL8390_SDS2_3_XSG1_SRE25_MUX_SYMBOLERR_CNT_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SRE24_CFG_SD_H_OFFSET                                                            (1135)
  #define RTL8390_SDS2_3_XSG1_SRE24_CFG_SD_H_MASK                                                              (0x1 << RTL8390_SDS2_3_XSG1_SRE24_CFG_SD_H_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SRE24_CFG_RG24X14_OFFSET                                                         (1134)
  #define RTL8390_SDS2_3_XSG1_SRE24_CFG_RG24X14_MASK                                                           (0x1 << RTL8390_SDS2_3_XSG1_SRE24_CFG_RG24X14_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SRE24_CFG_HYSDET_OFFSET                                                          (1130)
  #define RTL8390_SDS2_3_XSG1_SRE24_CFG_HYSDET_MASK                                                            (0xF << RTL8390_SDS2_3_XSG1_SRE24_CFG_HYSDET_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SRE24_CFG_D2A_LPK_OFFSET                                                         (1129)
  #define RTL8390_SDS2_3_XSG1_SRE24_CFG_D2A_LPK_MASK                                                           (0x1 << RTL8390_SDS2_3_XSG1_SRE24_CFG_D2A_LPK_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SRE24_CFG_HAM_PTR_OFFSET                                                         (1128)
  #define RTL8390_SDS2_3_XSG1_SRE24_CFG_HAM_PTR_MASK                                                           (0x1 << RTL8390_SDS2_3_XSG1_SRE24_CFG_HAM_PTR_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SRE24_CFG_ENTX_OFFSET                                                            (1127)
  #define RTL8390_SDS2_3_XSG1_SRE24_CFG_ENTX_MASK                                                              (0x1 << RTL8390_SDS2_3_XSG1_SRE24_CFG_ENTX_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SRE24_CFG_CMALI_SIG_OFFSET                                                       (1126)
  #define RTL8390_SDS2_3_XSG1_SRE24_CFG_CMALI_SIG_MASK                                                         (0x1 << RTL8390_SDS2_3_XSG1_SRE24_CFG_CMALI_SIG_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SRE24_CFG_TMR_ALI_OFFSET                                                         (1123)
  #define RTL8390_SDS2_3_XSG1_SRE24_CFG_TMR_ALI_MASK                                                           (0x7 << RTL8390_SDS2_3_XSG1_SRE24_CFG_TMR_ALI_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SRE24_CFG_SYMBOLERR_CNT_OFFSET                                                   (1120)
  #define RTL8390_SDS2_3_XSG1_SRE24_CFG_SYMBOLERR_CNT_MASK                                                     (0x7 << RTL8390_SDS2_3_XSG1_SRE24_CFG_SYMBOLERR_CNT_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SRE27_CFG_DBG_STATUS_ECO_0_OFFSET                                                (1104)
  #define RTL8390_SDS2_3_XSG1_SRE27_CFG_DBG_STATUS_ECO_0_MASK                                                  (0xFFFF << RTL8390_SDS2_3_XSG1_SRE27_CFG_DBG_STATUS_ECO_0_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SRE26_P3LNKDOWNCNT_OFFSET                                                        (1100)
  #define RTL8390_SDS2_3_XSG1_SRE26_P3LNKDOWNCNT_MASK                                                          (0xF << RTL8390_SDS2_3_XSG1_SRE26_P3LNKDOWNCNT_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SRE26_P2LNKDOWNCNT_OFFSET                                                        (1096)
  #define RTL8390_SDS2_3_XSG1_SRE26_P2LNKDOWNCNT_MASK                                                          (0xF << RTL8390_SDS2_3_XSG1_SRE26_P2LNKDOWNCNT_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SRE26_P1LNKDOWNCNT_OFFSET                                                        (1092)
  #define RTL8390_SDS2_3_XSG1_SRE26_P1LNKDOWNCNT_MASK                                                          (0xF << RTL8390_SDS2_3_XSG1_SRE26_P1LNKDOWNCNT_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SRE26_P0LNKDOWNCNT_OFFSET                                                        (1088)
  #define RTL8390_SDS2_3_XSG1_SRE26_P0LNKDOWNCNT_MASK                                                          (0xF << RTL8390_SDS2_3_XSG1_SRE26_P0LNKDOWNCNT_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SRE29_CFG_DBG_STATUS_ECO_2_OFFSET                                                (1081)
  #define RTL8390_SDS2_3_XSG1_SRE29_CFG_DBG_STATUS_ECO_2_MASK                                                  (0x7F << RTL8390_SDS2_3_XSG1_SRE29_CFG_DBG_STATUS_ECO_2_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SRE29_SIGNOK_LAT_OFFSET                                                          (1080)
  #define RTL8390_SDS2_3_XSG1_SRE29_SIGNOK_LAT_MASK                                                            (0x1 << RTL8390_SDS2_3_XSG1_SRE29_SIGNOK_LAT_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SRE29_LINKOK_LAT_OFFSET                                                          (1076)
  #define RTL8390_SDS2_3_XSG1_SRE29_LINKOK_LAT_MASK                                                            (0xF << RTL8390_SDS2_3_XSG1_SRE29_LINKOK_LAT_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SRE29_SYNCOK_LAT_OFFSET                                                          (1072)
  #define RTL8390_SDS2_3_XSG1_SRE29_SYNCOK_LAT_MASK                                                            (0xF << RTL8390_SDS2_3_XSG1_SRE29_SYNCOK_LAT_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SRE28_CFG_DBG_STATUS_ECO_1_OFFSET                                                (1056)
  #define RTL8390_SDS2_3_XSG1_SRE28_CFG_DBG_STATUS_ECO_1_MASK                                                  (0xFFFF << RTL8390_SDS2_3_XSG1_SRE28_CFG_DBG_STATUS_ECO_1_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SRE30_CFG_DBG_STATUS_ECO_3_OFFSET                                                (1033)
  #define RTL8390_SDS2_3_XSG1_SRE30_CFG_DBG_STATUS_ECO_3_MASK                                                  (0x7F << RTL8390_SDS2_3_XSG1_SRE30_CFG_DBG_STATUS_ECO_3_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SRE30_SIGNOKSTAT_OFFSET                                                          (1032)
  #define RTL8390_SDS2_3_XSG1_SRE30_SIGNOKSTAT_MASK                                                            (0x1 << RTL8390_SDS2_3_XSG1_SRE30_SIGNOKSTAT_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SRE30_LINKOKSTAT_OFFSET                                                          (1028)
  #define RTL8390_SDS2_3_XSG1_SRE30_LINKOKSTAT_MASK                                                            (0xF << RTL8390_SDS2_3_XSG1_SRE30_LINKOKSTAT_OFFSET)
  #define RTL8390_SDS2_3_XSG1_SRE30_SYNCOKSTAT_OFFSET                                                          (1024)
  #define RTL8390_SDS2_3_XSG1_SRE30_SYNCOKSTAT_MASK                                                            (0xF << RTL8390_SDS2_3_XSG1_SRE30_SYNCOKSTAT_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FR1_CAPBILITY_OFFSET                                                             (1014)
  #define RTL8390_SDS2_3_XSG1_FR1_CAPBILITY_MASK                                                               (0x3FF << RTL8390_SDS2_3_XSG1_FR1_CAPBILITY_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FR1_AN_COMPLETE_OFFSET                                                           (1013)
  #define RTL8390_SDS2_3_XSG1_FR1_AN_COMPLETE_MASK                                                             (0x1 << RTL8390_SDS2_3_XSG1_FR1_AN_COMPLETE_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FR1_R_FAULT_OFFSET                                                               (1012)
  #define RTL8390_SDS2_3_XSG1_FR1_R_FAULT_MASK                                                                 (0x1 << RTL8390_SDS2_3_XSG1_FR1_R_FAULT_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FR1_NWAY_ABILITY_OFFSET                                                          (1011)
  #define RTL8390_SDS2_3_XSG1_FR1_NWAY_ABILITY_MASK                                                            (0x1 << RTL8390_SDS2_3_XSG1_FR1_NWAY_ABILITY_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FR1_LINK_STATUS_OFFSET                                                           (1010)
  #define RTL8390_SDS2_3_XSG1_FR1_LINK_STATUS_MASK                                                             (0x1 << RTL8390_SDS2_3_XSG1_FR1_LINK_STATUS_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FR1_JABBER_DETECT_OFFSET                                                         (1009)
  #define RTL8390_SDS2_3_XSG1_FR1_JABBER_DETECT_MASK                                                           (0x1 << RTL8390_SDS2_3_XSG1_FR1_JABBER_DETECT_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FR1_EXTENDED_CAPBILITY_OFFSET                                                    (1008)
  #define RTL8390_SDS2_3_XSG1_FR1_EXTENDED_CAPBILITY_MASK                                                      (0x1 << RTL8390_SDS2_3_XSG1_FR1_EXTENDED_CAPBILITY_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FR0_CFG_FIB_RST_OFFSET                                                           (1007)
  #define RTL8390_SDS2_3_XSG1_FR0_CFG_FIB_RST_MASK                                                             (0x1 << RTL8390_SDS2_3_XSG1_FR0_CFG_FIB_RST_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FR0_CFG_FIB_LPK_OFFSET                                                           (1006)
  #define RTL8390_SDS2_3_XSG1_FR0_CFG_FIB_LPK_MASK                                                             (0x1 << RTL8390_SDS2_3_XSG1_FR0_CFG_FIB_LPK_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FR0_CFG_FIB_SPD_RD_00_OFFSET                                                     (1005)
  #define RTL8390_SDS2_3_XSG1_FR0_CFG_FIB_SPD_RD_00_MASK                                                       (0x1 << RTL8390_SDS2_3_XSG1_FR0_CFG_FIB_SPD_RD_00_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FR0_CFG_FIB_ANEN_OFFSET                                                          (1004)
  #define RTL8390_SDS2_3_XSG1_FR0_CFG_FIB_ANEN_MASK                                                            (0x1 << RTL8390_SDS2_3_XSG1_FR0_CFG_FIB_ANEN_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FR0_CFG_FIB_PDOWN_OFFSET                                                         (1003)
  #define RTL8390_SDS2_3_XSG1_FR0_CFG_FIB_PDOWN_MASK                                                           (0x1 << RTL8390_SDS2_3_XSG1_FR0_CFG_FIB_PDOWN_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FR0_CFG_FIB_ISO_OFFSET                                                           (1002)
  #define RTL8390_SDS2_3_XSG1_FR0_CFG_FIB_ISO_MASK                                                             (0x1 << RTL8390_SDS2_3_XSG1_FR0_CFG_FIB_ISO_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FR0_CFG_FIB_RESTART_OFFSET                                                       (1001)
  #define RTL8390_SDS2_3_XSG1_FR0_CFG_FIB_RESTART_MASK                                                         (0x1 << RTL8390_SDS2_3_XSG1_FR0_CFG_FIB_RESTART_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FR0_CFG_FIB_FULLDUP_OFFSET                                                       (1000)
  #define RTL8390_SDS2_3_XSG1_FR0_CFG_FIB_FULLDUP_MASK                                                         (0x1 << RTL8390_SDS2_3_XSG1_FR0_CFG_FIB_FULLDUP_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FR0_CFG_FIB_SPD_RD_01_OFFSET                                                     (998)
  #define RTL8390_SDS2_3_XSG1_FR0_CFG_FIB_SPD_RD_01_MASK                                                       (0x1 << RTL8390_SDS2_3_XSG1_FR0_CFG_FIB_SPD_RD_01_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FR0_CFG_FIB_FRCTX_OFFSET                                                         (997)
  #define RTL8390_SDS2_3_XSG1_FR0_CFG_FIB_FRCTX_MASK                                                           (0x1 << RTL8390_SDS2_3_XSG1_FR0_CFG_FIB_FRCTX_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FR3_REALTEK_OUI_0500_OFFSET                                                      (986)
  #define RTL8390_SDS2_3_XSG1_FR3_REALTEK_OUI_0500_MASK                                                        (0x3F << RTL8390_SDS2_3_XSG1_FR3_REALTEK_OUI_0500_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FR3_MODEL_NO_0500_OFFSET                                                         (980)
  #define RTL8390_SDS2_3_XSG1_FR3_MODEL_NO_0500_MASK                                                           (0x3F << RTL8390_SDS2_3_XSG1_FR3_MODEL_NO_0500_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FR3_REVISION_NO_0300_OFFSET                                                      (976)
  #define RTL8390_SDS2_3_XSG1_FR3_REVISION_NO_0300_MASK                                                        (0xF << RTL8390_SDS2_3_XSG1_FR3_REVISION_NO_0300_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FR2_REALTEK_OUI_2106_OFFSET                                                      (960)
  #define RTL8390_SDS2_3_XSG1_FR2_REALTEK_OUI_2106_MASK                                                        (0xFFFF << RTL8390_SDS2_3_XSG1_FR2_REALTEK_OUI_2106_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FR5_RX_CFG_REG_OFFSET                                                            (944)
  #define RTL8390_SDS2_3_XSG1_FR5_RX_CFG_REG_MASK                                                              (0xFFFF << RTL8390_SDS2_3_XSG1_FR5_RX_CFG_REG_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FR4_TX_CFG_REG_OFFSET                                                            (928)
  #define RTL8390_SDS2_3_XSG1_FR4_TX_CFG_REG_MASK                                                              (0xFFFF << RTL8390_SDS2_3_XSG1_FR4_TX_CFG_REG_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FR7_MR_NP_TX_OFFSET                                                              (912)
  #define RTL8390_SDS2_3_XSG1_FR7_MR_NP_TX_MASK                                                                (0xFFFF << RTL8390_SDS2_3_XSG1_FR7_MR_NP_TX_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FR6_FIB_NP_EN_OFFSET                                                             (898)
  #define RTL8390_SDS2_3_XSG1_FR6_FIB_NP_EN_MASK                                                               (0x1 << RTL8390_SDS2_3_XSG1_FR6_FIB_NP_EN_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FR6_RXPAGE_OFFSET                                                                (897)
  #define RTL8390_SDS2_3_XSG1_FR6_RXPAGE_MASK                                                                  (0x1 << RTL8390_SDS2_3_XSG1_FR6_RXPAGE_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FR8_MR_NP_RX_OFFSET                                                              (864)
  #define RTL8390_SDS2_3_XSG1_FR8_MR_NP_RX_MASK                                                                (0xFFFF << RTL8390_SDS2_3_XSG1_FR8_MR_NP_RX_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FR13_INDR_FUNC_OFFSET                                                            (830)
  #define RTL8390_SDS2_3_XSG1_FR13_INDR_FUNC_MASK                                                              (0x3 << RTL8390_SDS2_3_XSG1_FR13_INDR_FUNC_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FR13_DUMMY_REG13_1305_OFFSET                                                     (821)
  #define RTL8390_SDS2_3_XSG1_FR13_DUMMY_REG13_1305_MASK                                                       (0x1FF << RTL8390_SDS2_3_XSG1_FR13_DUMMY_REG13_1305_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FR13_INDR_DEVAD_OFFSET                                                           (816)
  #define RTL8390_SDS2_3_XSG1_FR13_INDR_DEVAD_MASK                                                             (0x1F << RTL8390_SDS2_3_XSG1_FR13_INDR_DEVAD_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FR14_MMDRDBUS_OFFSET                                                             (768)
  #define RTL8390_SDS2_3_XSG1_FR14_MMDRDBUS_MASK                                                               (0xFFFF << RTL8390_SDS2_3_XSG1_FR14_MMDRDBUS_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FR17_ANA_RG3X_OFFSET                                                             (752)
  #define RTL8390_SDS2_3_XSG1_FR17_ANA_RG3X_MASK                                                               (0xFFFF << RTL8390_SDS2_3_XSG1_FR17_ANA_RG3X_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FR16_ANA_RG2X_OFFSET                                                             (736)
  #define RTL8390_SDS2_3_XSG1_FR16_ANA_RG2X_MASK                                                               (0xFFFF << RTL8390_SDS2_3_XSG1_FR16_ANA_RG2X_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FR19_ANA_RG5X_OFFSET                                                             (720)
  #define RTL8390_SDS2_3_XSG1_FR19_ANA_RG5X_MASK                                                               (0xFFFF << RTL8390_SDS2_3_XSG1_FR19_ANA_RG5X_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FR18_ANA_RG4X_OFFSET                                                             (704)
  #define RTL8390_SDS2_3_XSG1_FR18_ANA_RG4X_MASK                                                               (0xFFFF << RTL8390_SDS2_3_XSG1_FR18_ANA_RG4X_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FR21_ANA_RG7X_OFFSET                                                             (688)
  #define RTL8390_SDS2_3_XSG1_FR21_ANA_RG7X_MASK                                                               (0xFFFF << RTL8390_SDS2_3_XSG1_FR21_ANA_RG7X_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FR20_ANA_RG6X_OFFSET                                                             (672)
  #define RTL8390_SDS2_3_XSG1_FR20_ANA_RG6X_MASK                                                               (0xFFFF << RTL8390_SDS2_3_XSG1_FR20_ANA_RG6X_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FR23_QSGM_TXCFG_MAC_OFFSET                                                       (656)
  #define RTL8390_SDS2_3_XSG1_FR23_QSGM_TXCFG_MAC_MASK                                                         (0xFFFF << RTL8390_SDS2_3_XSG1_FR23_QSGM_TXCFG_MAC_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FR22_QSGM_TXCFG_PHY_OFFSET                                                       (640)
  #define RTL8390_SDS2_3_XSG1_FR22_QSGM_TXCFG_PHY_MASK                                                         (0xFFFF << RTL8390_SDS2_3_XSG1_FR22_QSGM_TXCFG_PHY_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FR25_ANA_RG13X_OFFSET                                                            (624)
  #define RTL8390_SDS2_3_XSG1_FR25_ANA_RG13X_MASK                                                              (0xFFFF << RTL8390_SDS2_3_XSG1_FR25_ANA_RG13X_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FR24_ANA_RG12X_OFFSET                                                            (608)
  #define RTL8390_SDS2_3_XSG1_FR24_ANA_RG12X_MASK                                                              (0xFFFF << RTL8390_SDS2_3_XSG1_FR24_ANA_RG12X_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FR27_ANA_RG15X_OFFSET                                                            (592)
  #define RTL8390_SDS2_3_XSG1_FR27_ANA_RG15X_MASK                                                              (0xFFFF << RTL8390_SDS2_3_XSG1_FR27_ANA_RG15X_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FR29_CFG_AUTO_DET_ON_OFFSET                                                      (575)
  #define RTL8390_SDS2_3_XSG1_FR29_CFG_AUTO_DET_ON_MASK                                                        (0x1 << RTL8390_SDS2_3_XSG1_FR29_CFG_AUTO_DET_ON_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FR29_CFG_TOUT_MAX_OFFSET                                                         (569)
  #define RTL8390_SDS2_3_XSG1_FR29_CFG_TOUT_MAX_MASK                                                           (0x3F << RTL8390_SDS2_3_XSG1_FR29_CFG_TOUT_MAX_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FR29_CFG_STATE_TMR_OFFSET                                                        (565)
  #define RTL8390_SDS2_3_XSG1_FR29_CFG_STATE_TMR_MASK                                                          (0xF << RTL8390_SDS2_3_XSG1_FR29_CFG_STATE_TMR_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FR29_CFG_TEST_TMR_OFFSET                                                         (560)
  #define RTL8390_SDS2_3_XSG1_FR29_CFG_TEST_TMR_MASK                                                           (0x1F << RTL8390_SDS2_3_XSG1_FR29_CFG_TEST_TMR_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FR28_CFG_CONS1_MAX_OFFSET                                                        (556)
  #define RTL8390_SDS2_3_XSG1_FR28_CFG_CONS1_MAX_MASK                                                          (0xF << RTL8390_SDS2_3_XSG1_FR28_CFG_CONS1_MAX_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FR28_CFG_CONS0_MAX_OFFSET                                                        (552)
  #define RTL8390_SDS2_3_XSG1_FR28_CFG_CONS0_MAX_MASK                                                          (0xF << RTL8390_SDS2_3_XSG1_FR28_CFG_CONS0_MAX_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FR28_CFG_CNT_MIN_OFFSET                                                          (544)
  #define RTL8390_SDS2_3_XSG1_FR28_CFG_CNT_MIN_MASK                                                            (0xFF << RTL8390_SDS2_3_XSG1_FR28_CFG_CNT_MIN_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FR30_CFG_RG30X1512_OFFSET                                                        (524)
  #define RTL8390_SDS2_3_XSG1_FR30_CFG_RG30X1512_MASK                                                          (0xF << RTL8390_SDS2_3_XSG1_FR30_CFG_RG30X1512_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FR30_CFG_STATMR_LEVEL_OFFSET                                                     (523)
  #define RTL8390_SDS2_3_XSG1_FR30_CFG_STATMR_LEVEL_MASK                                                       (0x1 << RTL8390_SDS2_3_XSG1_FR30_CFG_STATMR_LEVEL_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FR30_CFG_CNTEN_OFFSET                                                            (522)
  #define RTL8390_SDS2_3_XSG1_FR30_CFG_CNTEN_MASK                                                              (0x1 << RTL8390_SDS2_3_XSG1_FR30_CFG_CNTEN_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FR30_CFG_CONSEN_OFFSET                                                           (521)
  #define RTL8390_SDS2_3_XSG1_FR30_CFG_CONSEN_MASK                                                             (0x1 << RTL8390_SDS2_3_XSG1_FR30_CFG_CONSEN_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FR30_CFG_STATMR_EN_OFFSET                                                        (520)
  #define RTL8390_SDS2_3_XSG1_FR30_CFG_STATMR_EN_MASK                                                          (0x1 << RTL8390_SDS2_3_XSG1_FR30_CFG_STATMR_EN_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FR30_CFG_LNK_ON_TMR_OFFSET                                                       (512)
  #define RTL8390_SDS2_3_XSG1_FR30_CFG_LNK_ON_TMR_MASK                                                         (0xFF << RTL8390_SDS2_3_XSG1_FR30_CFG_LNK_ON_TMR_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FRE1_CAPBILITY_OFFSET                                                            (502)
  #define RTL8390_SDS2_3_XSG1_FRE1_CAPBILITY_MASK                                                              (0x3FF << RTL8390_SDS2_3_XSG1_FRE1_CAPBILITY_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FRE1_AN_COMPLETE_OFFSET                                                          (501)
  #define RTL8390_SDS2_3_XSG1_FRE1_AN_COMPLETE_MASK                                                            (0x1 << RTL8390_SDS2_3_XSG1_FRE1_AN_COMPLETE_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FRE1_R_FAULT_OFFSET                                                              (500)
  #define RTL8390_SDS2_3_XSG1_FRE1_R_FAULT_MASK                                                                (0x1 << RTL8390_SDS2_3_XSG1_FRE1_R_FAULT_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FRE1_NWAY_ABILITY_OFFSET                                                         (499)
  #define RTL8390_SDS2_3_XSG1_FRE1_NWAY_ABILITY_MASK                                                           (0x1 << RTL8390_SDS2_3_XSG1_FRE1_NWAY_ABILITY_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FRE1_LINK_STATUS_OFFSET                                                          (498)
  #define RTL8390_SDS2_3_XSG1_FRE1_LINK_STATUS_MASK                                                            (0x1 << RTL8390_SDS2_3_XSG1_FRE1_LINK_STATUS_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FRE1_JABBER_DETECT_OFFSET                                                        (497)
  #define RTL8390_SDS2_3_XSG1_FRE1_JABBER_DETECT_MASK                                                          (0x1 << RTL8390_SDS2_3_XSG1_FRE1_JABBER_DETECT_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FRE1_EXTENDED_CAPBILITY_OFFSET                                                   (496)
  #define RTL8390_SDS2_3_XSG1_FRE1_EXTENDED_CAPBILITY_MASK                                                     (0x1 << RTL8390_SDS2_3_XSG1_FRE1_EXTENDED_CAPBILITY_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FRE0_CFG_FIB_RST_OFFSET                                                          (495)
  #define RTL8390_SDS2_3_XSG1_FRE0_CFG_FIB_RST_MASK                                                            (0x1 << RTL8390_SDS2_3_XSG1_FRE0_CFG_FIB_RST_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FRE0_CFG_FIB_LPK_OFFSET                                                          (494)
  #define RTL8390_SDS2_3_XSG1_FRE0_CFG_FIB_LPK_MASK                                                            (0x1 << RTL8390_SDS2_3_XSG1_FRE0_CFG_FIB_LPK_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FRE0_CFG_FIB_SPD_RD_00_OFFSET                                                    (493)
  #define RTL8390_SDS2_3_XSG1_FRE0_CFG_FIB_SPD_RD_00_MASK                                                      (0x1 << RTL8390_SDS2_3_XSG1_FRE0_CFG_FIB_SPD_RD_00_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FRE0_CFG_FIB_ANEN_OFFSET                                                         (492)
  #define RTL8390_SDS2_3_XSG1_FRE0_CFG_FIB_ANEN_MASK                                                           (0x1 << RTL8390_SDS2_3_XSG1_FRE0_CFG_FIB_ANEN_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FRE0_CFG_FIB_PDOWN_OFFSET                                                        (491)
  #define RTL8390_SDS2_3_XSG1_FRE0_CFG_FIB_PDOWN_MASK                                                          (0x1 << RTL8390_SDS2_3_XSG1_FRE0_CFG_FIB_PDOWN_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FRE0_CFG_FIB_ISO_OFFSET                                                          (490)
  #define RTL8390_SDS2_3_XSG1_FRE0_CFG_FIB_ISO_MASK                                                            (0x1 << RTL8390_SDS2_3_XSG1_FRE0_CFG_FIB_ISO_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FRE0_CFG_FIB_RESTART_OFFSET                                                      (489)
  #define RTL8390_SDS2_3_XSG1_FRE0_CFG_FIB_RESTART_MASK                                                        (0x1 << RTL8390_SDS2_3_XSG1_FRE0_CFG_FIB_RESTART_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FRE0_CFG_FIB_FULLDUP_OFFSET                                                      (488)
  #define RTL8390_SDS2_3_XSG1_FRE0_CFG_FIB_FULLDUP_MASK                                                        (0x1 << RTL8390_SDS2_3_XSG1_FRE0_CFG_FIB_FULLDUP_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FRE0_CFG_FIB_SPD_RD_01_OFFSET                                                    (486)
  #define RTL8390_SDS2_3_XSG1_FRE0_CFG_FIB_SPD_RD_01_MASK                                                      (0x1 << RTL8390_SDS2_3_XSG1_FRE0_CFG_FIB_SPD_RD_01_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FRE0_CFG_FIB_FRCTX_OFFSET                                                        (485)
  #define RTL8390_SDS2_3_XSG1_FRE0_CFG_FIB_FRCTX_MASK                                                          (0x1 << RTL8390_SDS2_3_XSG1_FRE0_CFG_FIB_FRCTX_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FRE3_REALTEK_OUI_0500_OFFSET                                                     (474)
  #define RTL8390_SDS2_3_XSG1_FRE3_REALTEK_OUI_0500_MASK                                                       (0x3F << RTL8390_SDS2_3_XSG1_FRE3_REALTEK_OUI_0500_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FRE3_MODEL_NO_0500_OFFSET                                                        (468)
  #define RTL8390_SDS2_3_XSG1_FRE3_MODEL_NO_0500_MASK                                                          (0x3F << RTL8390_SDS2_3_XSG1_FRE3_MODEL_NO_0500_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FRE3_REVISION_NO_0300_OFFSET                                                     (464)
  #define RTL8390_SDS2_3_XSG1_FRE3_REVISION_NO_0300_MASK                                                       (0xF << RTL8390_SDS2_3_XSG1_FRE3_REVISION_NO_0300_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FRE2_REALTEK_OUI_2106_OFFSET                                                     (448)
  #define RTL8390_SDS2_3_XSG1_FRE2_REALTEK_OUI_2106_MASK                                                       (0xFFFF << RTL8390_SDS2_3_XSG1_FRE2_REALTEK_OUI_2106_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FRE5_RX_CFG_REG_OFFSET                                                           (432)
  #define RTL8390_SDS2_3_XSG1_FRE5_RX_CFG_REG_MASK                                                             (0xFFFF << RTL8390_SDS2_3_XSG1_FRE5_RX_CFG_REG_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FRE4_TX_CFG_REG_OFFSET                                                           (416)
  #define RTL8390_SDS2_3_XSG1_FRE4_TX_CFG_REG_MASK                                                             (0xFFFF << RTL8390_SDS2_3_XSG1_FRE4_TX_CFG_REG_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FRE7_MR_NP_TX_OFFSET                                                             (400)
  #define RTL8390_SDS2_3_XSG1_FRE7_MR_NP_TX_MASK                                                               (0xFFFF << RTL8390_SDS2_3_XSG1_FRE7_MR_NP_TX_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FRE6_FIB_NP_EN_OFFSET                                                            (386)
  #define RTL8390_SDS2_3_XSG1_FRE6_FIB_NP_EN_MASK                                                              (0x1 << RTL8390_SDS2_3_XSG1_FRE6_FIB_NP_EN_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FRE6_RXPAGE_OFFSET                                                               (385)
  #define RTL8390_SDS2_3_XSG1_FRE6_RXPAGE_MASK                                                                 (0x1 << RTL8390_SDS2_3_XSG1_FRE6_RXPAGE_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FRE8_MR_NP_RX_OFFSET                                                             (352)
  #define RTL8390_SDS2_3_XSG1_FRE8_MR_NP_RX_MASK                                                               (0xFFFF << RTL8390_SDS2_3_XSG1_FRE8_MR_NP_RX_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FRE13_INDR_FUNC_OFFSET                                                           (318)
  #define RTL8390_SDS2_3_XSG1_FRE13_INDR_FUNC_MASK                                                             (0x3 << RTL8390_SDS2_3_XSG1_FRE13_INDR_FUNC_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FRE13_DUMMY_REG13_1305_OFFSET                                                    (309)
  #define RTL8390_SDS2_3_XSG1_FRE13_DUMMY_REG13_1305_MASK                                                      (0x1FF << RTL8390_SDS2_3_XSG1_FRE13_DUMMY_REG13_1305_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FRE13_INDR_DEVAD_OFFSET                                                          (304)
  #define RTL8390_SDS2_3_XSG1_FRE13_INDR_DEVAD_MASK                                                            (0x1F << RTL8390_SDS2_3_XSG1_FRE13_INDR_DEVAD_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FRE14_MMDRDBUS_OFFSET                                                            (256)
  #define RTL8390_SDS2_3_XSG1_FRE14_MMDRDBUS_MASK                                                              (0xFFFF << RTL8390_SDS2_3_XSG1_FRE14_MMDRDBUS_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FRE17_DUMMY_REG17_1505_OFFSET                                                    (245)
  #define RTL8390_SDS2_3_XSG1_FRE17_DUMMY_REG17_1505_MASK                                                      (0x7FF << RTL8390_SDS2_3_XSG1_FRE17_DUMMY_REG17_1505_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FRE17_EEE_RSG_FIB100_OFFSET                                                      (244)
  #define RTL8390_SDS2_3_XSG1_FRE17_EEE_RSG_FIB100_MASK                                                        (0x1 << RTL8390_SDS2_3_XSG1_FRE17_EEE_RSG_FIB100_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FRE17_EEE_STD_FIB100_OFFSET                                                      (243)
  #define RTL8390_SDS2_3_XSG1_FRE17_EEE_STD_FIB100_MASK                                                        (0x1 << RTL8390_SDS2_3_XSG1_FRE17_EEE_STD_FIB100_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FRE17_C1_PWRSAV_EN_FIB100_OFFSET                                                 (242)
  #define RTL8390_SDS2_3_XSG1_FRE17_C1_PWRSAV_EN_FIB100_MASK                                                   (0x1 << RTL8390_SDS2_3_XSG1_FRE17_C1_PWRSAV_EN_FIB100_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FRE17_C2_PWRSAV_EN_FIB100_OFFSET                                                 (241)
  #define RTL8390_SDS2_3_XSG1_FRE17_C2_PWRSAV_EN_FIB100_MASK                                                   (0x1 << RTL8390_SDS2_3_XSG1_FRE17_C2_PWRSAV_EN_FIB100_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FRE17_EEE_QUIET_FIB100_OFFSET                                                    (240)
  #define RTL8390_SDS2_3_XSG1_FRE17_EEE_QUIET_FIB100_MASK                                                      (0x1 << RTL8390_SDS2_3_XSG1_FRE17_EEE_QUIET_FIB100_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FRE16_DUMMY_REG16_15_OFFSET                                                      (239)
  #define RTL8390_SDS2_3_XSG1_FRE16_DUMMY_REG16_15_MASK                                                        (0x1 << RTL8390_SDS2_3_XSG1_FRE16_DUMMY_REG16_15_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FRE16_EEE_RSG_FIB1G_OFFSET                                                       (238)
  #define RTL8390_SDS2_3_XSG1_FRE16_EEE_RSG_FIB1G_MASK                                                         (0x1 << RTL8390_SDS2_3_XSG1_FRE16_EEE_RSG_FIB1G_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FRE16_EEE_STD_FIB1G_OFFSET                                                       (237)
  #define RTL8390_SDS2_3_XSG1_FRE16_EEE_STD_FIB1G_MASK                                                         (0x1 << RTL8390_SDS2_3_XSG1_FRE16_EEE_STD_FIB1G_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FRE16_C1_PWRSAV_EN_FIB1G_OFFSET                                                  (236)
  #define RTL8390_SDS2_3_XSG1_FRE16_C1_PWRSAV_EN_FIB1G_MASK                                                    (0x1 << RTL8390_SDS2_3_XSG1_FRE16_C1_PWRSAV_EN_FIB1G_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FRE16_C2_PWRSAV_EN_FIB1G_OFFSET                                                  (235)
  #define RTL8390_SDS2_3_XSG1_FRE16_C2_PWRSAV_EN_FIB1G_MASK                                                    (0x1 << RTL8390_SDS2_3_XSG1_FRE16_C2_PWRSAV_EN_FIB1G_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FRE16_EEE_QUIET_FIB1G_OFFSET                                                     (234)
  #define RTL8390_SDS2_3_XSG1_FRE16_EEE_QUIET_FIB1G_MASK                                                       (0x1 << RTL8390_SDS2_3_XSG1_FRE16_EEE_QUIET_FIB1G_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FRE16_EEE_RSG_QSGP_OFFSET                                                        (233)
  #define RTL8390_SDS2_3_XSG1_FRE16_EEE_RSG_QSGP_MASK                                                          (0x1 << RTL8390_SDS2_3_XSG1_FRE16_EEE_RSG_QSGP_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FRE16_EEE_STD_QSGP_OFFSET                                                        (232)
  #define RTL8390_SDS2_3_XSG1_FRE16_EEE_STD_QSGP_MASK                                                          (0x1 << RTL8390_SDS2_3_XSG1_FRE16_EEE_STD_QSGP_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FRE16_C1_PWRSAV_EN_QSGP_OFFSET                                                   (231)
  #define RTL8390_SDS2_3_XSG1_FRE16_C1_PWRSAV_EN_QSGP_MASK                                                     (0x1 << RTL8390_SDS2_3_XSG1_FRE16_C1_PWRSAV_EN_QSGP_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FRE16_C2_PWRSAV_EN_QSGP_OFFSET                                                   (230)
  #define RTL8390_SDS2_3_XSG1_FRE16_C2_PWRSAV_EN_QSGP_MASK                                                     (0x1 << RTL8390_SDS2_3_XSG1_FRE16_C2_PWRSAV_EN_QSGP_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FRE16_EEE_QUIET_QSGP_OFFSET                                                      (229)
  #define RTL8390_SDS2_3_XSG1_FRE16_EEE_QUIET_QSGP_MASK                                                        (0x1 << RTL8390_SDS2_3_XSG1_FRE16_EEE_QUIET_QSGP_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FRE16_EEE_RSG_RSGP_OFFSET                                                        (228)
  #define RTL8390_SDS2_3_XSG1_FRE16_EEE_RSG_RSGP_MASK                                                          (0x1 << RTL8390_SDS2_3_XSG1_FRE16_EEE_RSG_RSGP_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FRE16_EEE_STD_RSGP_OFFSET                                                        (227)
  #define RTL8390_SDS2_3_XSG1_FRE16_EEE_STD_RSGP_MASK                                                          (0x1 << RTL8390_SDS2_3_XSG1_FRE16_EEE_STD_RSGP_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FRE16_C1_PWRSAV_EN_RSGP_OFFSET                                                   (226)
  #define RTL8390_SDS2_3_XSG1_FRE16_C1_PWRSAV_EN_RSGP_MASK                                                     (0x1 << RTL8390_SDS2_3_XSG1_FRE16_C1_PWRSAV_EN_RSGP_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FRE16_C2_PWRSAV_EN_RSGP_OFFSET                                                   (225)
  #define RTL8390_SDS2_3_XSG1_FRE16_C2_PWRSAV_EN_RSGP_MASK                                                     (0x1 << RTL8390_SDS2_3_XSG1_FRE16_C2_PWRSAV_EN_RSGP_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FRE16_EEE_QUIET_RSGP_OFFSET                                                      (224)
  #define RTL8390_SDS2_3_XSG1_FRE16_EEE_QUIET_RSGP_MASK                                                        (0x1 << RTL8390_SDS2_3_XSG1_FRE16_EEE_QUIET_RSGP_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FRE19_CFG_TX_MODE_OFFSET                                                         (222)
  #define RTL8390_SDS2_3_XSG1_FRE19_CFG_TX_MODE_MASK                                                           (0x3 << RTL8390_SDS2_3_XSG1_FRE19_CFG_TX_MODE_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FRE19_DET_IDLE32_DIS_OFFSET                                                      (221)
  #define RTL8390_SDS2_3_XSG1_FRE19_DET_IDLE32_DIS_MASK                                                        (0x1 << RTL8390_SDS2_3_XSG1_FRE19_DET_IDLE32_DIS_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FRE19_DET_CG_DIS_OFFSET                                                          (220)
  #define RTL8390_SDS2_3_XSG1_FRE19_DET_CG_DIS_MASK                                                            (0x1 << RTL8390_SDS2_3_XSG1_FRE19_DET_CG_DIS_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FRE19_CFG_LINK_OK_SEL_OFFSET                                                     (219)
  #define RTL8390_SDS2_3_XSG1_FRE19_CFG_LINK_OK_SEL_MASK                                                       (0x1 << RTL8390_SDS2_3_XSG1_FRE19_CFG_LINK_OK_SEL_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FRE19_RX_TS_TIMER_OFFSET                                                         (217)
  #define RTL8390_SDS2_3_XSG1_FRE19_RX_TS_TIMER_MASK                                                           (0x3 << RTL8390_SDS2_3_XSG1_FRE19_RX_TS_TIMER_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FRE19_RX_WF_TIMER_OFFSET                                                         (214)
  #define RTL8390_SDS2_3_XSG1_FRE19_RX_WF_TIMER_MASK                                                           (0x7 << RTL8390_SDS2_3_XSG1_FRE19_RX_WF_TIMER_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FRE19_RX_TW_TIMER_OFFSET                                                         (211)
  #define RTL8390_SDS2_3_XSG1_FRE19_RX_TW_TIMER_MASK                                                           (0x7 << RTL8390_SDS2_3_XSG1_FRE19_RX_TW_TIMER_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FRE19_RX_TQ_TIMER_OFFSET                                                         (208)
  #define RTL8390_SDS2_3_XSG1_FRE19_RX_TQ_TIMER_MASK                                                           (0x7 << RTL8390_SDS2_3_XSG1_FRE19_RX_TQ_TIMER_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FRE18_DUMMY_REG18_1509_OFFSET                                                    (201)
  #define RTL8390_SDS2_3_XSG1_FRE18_DUMMY_REG18_1509_MASK                                                      (0x7F << RTL8390_SDS2_3_XSG1_FRE18_DUMMY_REG18_1509_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FRE18_TX_TR_TIMER_OFFSET                                                         (198)
  #define RTL8390_SDS2_3_XSG1_FRE18_TX_TR_TIMER_MASK                                                           (0x7 << RTL8390_SDS2_3_XSG1_FRE18_TX_TR_TIMER_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FRE18_TX_TQ_TIMER_OFFSET                                                         (195)
  #define RTL8390_SDS2_3_XSG1_FRE18_TX_TQ_TIMER_MASK                                                           (0x7 << RTL8390_SDS2_3_XSG1_FRE18_TX_TQ_TIMER_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FRE18_TX_TS_TIMER_OFFSET                                                         (192)
  #define RTL8390_SDS2_3_XSG1_FRE18_TX_TS_TIMER_MASK                                                           (0x7 << RTL8390_SDS2_3_XSG1_FRE18_TX_TS_TIMER_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FRE21_DUMMY_REG21_1513_OFFSET                                                    (189)
  #define RTL8390_SDS2_3_XSG1_FRE21_DUMMY_REG21_1513_MASK                                                      (0x7 << RTL8390_SDS2_3_XSG1_FRE21_DUMMY_REG21_1513_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FRE21_DUMMY_REG21_1204_OFFSET                                                    (180)
  #define RTL8390_SDS2_3_XSG1_FRE21_DUMMY_REG21_1204_MASK                                                      (0x1FF << RTL8390_SDS2_3_XSG1_FRE21_DUMMY_REG21_1204_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FRE21_DUMMY_REG21_0300_OFFSET                                                    (176)
  #define RTL8390_SDS2_3_XSG1_FRE21_DUMMY_REG21_0300_MASK                                                      (0xF << RTL8390_SDS2_3_XSG1_FRE21_DUMMY_REG21_0300_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FRE20_CFG_SFD_SEL_OFFSET                                                         (175)
  #define RTL8390_SDS2_3_XSG1_FRE20_CFG_SFD_SEL_MASK                                                           (0x1 << RTL8390_SDS2_3_XSG1_FRE20_CFG_SFD_SEL_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FRE20_CFG_IDLE_SEL_OFFSET                                                        (174)
  #define RTL8390_SDS2_3_XSG1_FRE20_CFG_IDLE_SEL_MASK                                                          (0x1 << RTL8390_SDS2_3_XSG1_FRE20_CFG_IDLE_SEL_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FRE20_CFG_CG_SEL_OFFSET                                                          (173)
  #define RTL8390_SDS2_3_XSG1_FRE20_CFG_CG_SEL_MASK                                                            (0x1 << RTL8390_SDS2_3_XSG1_FRE20_CFG_CG_SEL_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FRE20_CFG_IDLE32_CNT_OFFSET                                                      (168)
  #define RTL8390_SDS2_3_XSG1_FRE20_CFG_IDLE32_CNT_MASK                                                        (0x1F << RTL8390_SDS2_3_XSG1_FRE20_CFG_IDLE32_CNT_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FRE20_CFG_IDLE_CNT_OFFSET                                                        (164)
  #define RTL8390_SDS2_3_XSG1_FRE20_CFG_IDLE_CNT_MASK                                                          (0xF << RTL8390_SDS2_3_XSG1_FRE20_CFG_IDLE_CNT_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FRE20_CFG_CG_CNT_OFFSET                                                          (160)
  #define RTL8390_SDS2_3_XSG1_FRE20_CFG_CG_CNT_MASK                                                            (0xF << RTL8390_SDS2_3_XSG1_FRE20_CFG_CG_CNT_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FRE23_DUMMY_REG23_1508_OFFSET                                                    (152)
  #define RTL8390_SDS2_3_XSG1_FRE23_DUMMY_REG23_1508_MASK                                                      (0xFF << RTL8390_SDS2_3_XSG1_FRE23_DUMMY_REG23_1508_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FRE23_CFG_SILENT_PROB_SEL_OFFSET                                                 (148)
  #define RTL8390_SDS2_3_XSG1_FRE23_CFG_SILENT_PROB_SEL_MASK                                                   (0xF << RTL8390_SDS2_3_XSG1_FRE23_CFG_SILENT_PROB_SEL_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FRE23_CFG_LINK_SEL_OFFSET                                                        (147)
  #define RTL8390_SDS2_3_XSG1_FRE23_CFG_LINK_SEL_MASK                                                          (0x1 << RTL8390_SDS2_3_XSG1_FRE23_CFG_LINK_SEL_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FRE23_DUMMY_REG23_0200_OFFSET                                                    (144)
  #define RTL8390_SDS2_3_XSG1_FRE23_DUMMY_REG23_0200_MASK                                                      (0x7 << RTL8390_SDS2_3_XSG1_FRE23_DUMMY_REG23_0200_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FRE22_CFG_EPON_INTEN_OFFSET                                                      (143)
  #define RTL8390_SDS2_3_XSG1_FRE22_CFG_EPON_INTEN_MASK                                                        (0x1 << RTL8390_SDS2_3_XSG1_FRE22_CFG_EPON_INTEN_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FRE22_CFG_LINK_INTEN_OFFSET                                                      (142)
  #define RTL8390_SDS2_3_XSG1_FRE22_CFG_LINK_INTEN_MASK                                                        (0x1 << RTL8390_SDS2_3_XSG1_FRE22_CFG_LINK_INTEN_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FRE22_DUMMY_REG22_1302_OFFSET                                                    (130)
  #define RTL8390_SDS2_3_XSG1_FRE22_DUMMY_REG22_1302_MASK                                                      (0xFFF << RTL8390_SDS2_3_XSG1_FRE22_DUMMY_REG22_1302_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FRE22_DET_EPON_INT_OFFSET                                                        (129)
  #define RTL8390_SDS2_3_XSG1_FRE22_DET_EPON_INT_MASK                                                          (0x1 << RTL8390_SDS2_3_XSG1_FRE22_DET_EPON_INT_OFFSET)
  #define RTL8390_SDS2_3_XSG1_FRE22_SDS_LINK_INT_OFFSET                                                        (128)
  #define RTL8390_SDS2_3_XSG1_FRE22_SDS_LINK_INT_MASK                                                          (0x1 << RTL8390_SDS2_3_XSG1_FRE22_SDS_LINK_INT_OFFSET)

#define RTL8390_SDS2_3_ANA_RG_EXT_ADDR                                                                         (0xA700)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CMU_ICP_SEL_OFFSET                                                  (2044)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CMU_ICP_SEL_MASK                                                    (0xF << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CMU_ICP_SEL_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CMU_VCP_SEL_OFFSET                                                  (2043)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CMU_VCP_SEL_MASK                                                    (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CMU_VCP_SEL_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_ISTANK_SEL_HS_OFFSET                                                (2041)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_ISTANK_SEL_HS_MASK                                                  (0x3 << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_ISTANK_SEL_HS_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_ISTANK_SEL_LS_OFFSET                                                (2039)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_ISTANK_SEL_LS_MASK                                                  (0x3 << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_ISTANK_SEL_LS_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_LCBIAS_LPF_EN_OFFSET                                                (2038)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_LCBIAS_LPF_EN_MASK                                                  (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_LCBIAS_LPF_EN_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_LCVCO_HSMODE_OFFSET                                                 (2037)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_LCVCO_HSMODE_MASK                                                   (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_LCVCO_HSMODE_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CMU_SEL_CP_OFFSET                                                   (2035)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CMU_SEL_CP_MASK                                                     (0x3 << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CMU_SEL_CP_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CMU_SEL_R_OFFSET                                                    (2032)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CMU_SEL_R_MASK                                                      (0x7 << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CMU_SEL_R_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_DUMMY_RG00_1500_OFFSET                                                  (2016)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_DUMMY_RG00_1500_MASK                                                    (0xFFFF << RTL8390_SDS2_3_ANA_RG_EXT_S0_DUMMY_RG00_1500_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CMU_SELPREDIV_OFFSET                                                (2014)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CMU_SELPREDIV_MASK                                                  (0x3 << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CMU_SELPREDIV_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CMU_INJ_MODE_SEL_OFFSET                                             (2013)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CMU_INJ_MODE_SEL_MASK                                               (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CMU_INJ_MODE_SEL_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_LOCKDET_REF_DIV_SEL_OFFSET                                          (2012)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_LOCKDET_REF_DIV_SEL_MASK                                            (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_LOCKDET_REF_DIV_SEL_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CMU_SEL_CSM_OFFSET                                                  (2010)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CMU_SEL_CSM_MASK                                                    (0x3 << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CMU_SEL_CSM_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_VI_SEL_OFFSET                                                       (2007)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_VI_SEL_MASK                                                         (0x7 << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_VI_SEL_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CKLC_SEL_OFFSET                                                     (2006)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CKLC_SEL_MASK                                                       (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CKLC_SEL_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CMU_EN_WD_OFFSET                                                    (2005)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CMU_EN_WD_MASK                                                      (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CMU_EN_WD_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CMU_CLKRDY_OFFSET                                                   (2003)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CMU_CLKRDY_MASK                                                     (0x3 << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CMU_CLKRDY_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_TIME0_CK_OFFSET                                                     (2000)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_TIME0_CK_MASK                                                       (0x7 << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_TIME0_CK_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_LCVCO_TR_OFFSET                                                     (1995)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_LCVCO_TR_MASK                                                       (0x1F << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_LCVCO_TR_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CMU_LOOP_DIVN_OFFSET                                                (1990)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CMU_LOOP_DIVN_MASK                                                  (0x1F << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CMU_LOOP_DIVN_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CMU_LOOP_DIV4_OFFSET                                                (1988)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CMU_LOOP_DIV4_MASK                                                  (0x3 << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CMU_LOOP_DIV4_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_VSEL_LREG_OFFSET                                                    (1985)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_VSEL_LREG_MASK                                                      (0x7 << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_VSEL_LREG_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_TESTEN_OFFSET                                                       (1984)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_TESTEN_MASK                                                         (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_TESTEN_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_DIVIDE_NUM_OFFSET                                                   (1978)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_DIVIDE_NUM_MASK                                                     (0x3F << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_DIVIDE_NUM_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_LOCK_UP_LIMIT_OFFSET                                                (1968)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_LOCK_UP_LIMIT_MASK                                                  (0x3FF << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_LOCK_UP_LIMIT_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_TIME2_RST_WIDTH_OFFSET                                              (1966)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_TIME2_RST_WIDTH_MASK                                                (0x3 << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_TIME2_RST_WIDTH_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CMU_AUTO_K_OFFSET                                                   (1965)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CMU_AUTO_K_MASK                                                     (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CMU_AUTO_K_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_AUTO_MODE_OFFSET                                                    (1964)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_AUTO_MODE_MASK                                                      (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_AUTO_MODE_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CALIB_MANUAL_OFFSET                                                 (1963)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CALIB_MANUAL_MASK                                                   (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CALIB_MANUAL_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CALIB_TIME_OFFSET                                                   (1960)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CALIB_TIME_MASK                                                     (0x7 << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CALIB_TIME_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CP_EN_MANUAL_OFFSET                                                 (1959)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CP_EN_MANUAL_MASK                                                   (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CP_EN_MANUAL_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CP_TIME_OFFSET                                                      (1956)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CP_TIME_MASK                                                        (0x7 << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CP_TIME_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CMU_DM_0__OFFSET                                                    (1955)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CMU_DM_0__MASK                                                      (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CMU_DM_0__OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_INIT_TIME_OFFSET                                                    (1952)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_INIT_TIME_MASK                                                      (0x7 << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_INIT_TIME_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CLKOUT_D_OFFSET                                                     (1949)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CLKOUT_D_MASK                                                       (0x7 << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CLKOUT_D_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CLKOUT_EN_OFFSET                                                    (1947)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CLKOUT_EN_MASK                                                      (0x3 << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CLKOUT_EN_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CMU_DM_1__OFFSET                                                    (1946)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CMU_DM_1__MASK                                                      (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CMU_DM_1__OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_BG_OFFSET                                                           (1944)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_BG_MASK                                                             (0x3 << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_BG_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_IB_CENTER_FILTER_OFFSET                                             (1943)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_IB_CENTER_FILTER_MASK                                               (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_IB_CENTER_FILTER_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_IB_LANE_FILTER_OFFSET                                               (1942)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_IB_LANE_FILTER_MASK                                                 (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_IB_LANE_FILTER_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_IBRX_BOOSTER_OFFSET                                                 (1941)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_IBRX_BOOSTER_MASK                                                   (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_IBRX_BOOSTER_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_IBTX_BOOSTER_OFFSET                                                 (1940)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_IBTX_BOOSTER_MASK                                                   (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_IBTX_BOOSTER_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_IBRXSEL_OFFSET                                                      (1938)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_IBRXSEL_MASK                                                        (0x3 << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_IBRXSEL_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_IBTXSEL_OFFSET                                                      (1936)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_IBTXSEL_MASK                                                        (0x3 << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_IBTXSEL_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_FLD_DSEL_OFFSET                                                     (1935)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_FLD_DSEL_MASK                                                       (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_FLD_DSEL_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CMU_VCO_COARSE_OFFSET                                               (1930)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CMU_VCO_COARSE_MASK                                                 (0x1F << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CMU_VCO_COARSE_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_LOCK_DN_LIMIT_OFFSET                                                (1920)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_LOCK_DN_LIMIT_MASK                                                  (0x3FF << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_LOCK_DN_LIMIT_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_OOBS_CALI_OFFSET                                                    (1918)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_OOBS_CALI_MASK                                                      (0x3 << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_OOBS_CALI_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_OOBS_CALSEL_OFFSET                                                  (1917)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_OOBS_CALSEL_MASK                                                    (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_OOBS_CALSEL_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_OOBS_CKSEL_OFFSET                                                   (1916)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_OOBS_CKSEL_MASK                                                     (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_OOBS_CKSEL_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_OOBS_FORCECAL_OFFSET                                                (1915)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_OOBS_FORCECAL_MASK                                                  (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_OOBS_FORCECAL_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_OOBS_FREQSEL_OFFSET                                                 (1914)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_OOBS_FREQSEL_MASK                                                   (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_OOBS_FREQSEL_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_OOBS_NSQDLY_OFFSET                                                  (1913)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_OOBS_NSQDLY_MASK                                                    (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_OOBS_NSQDLY_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_OOBS_RXIDLE_MANUAL_OFFSET                                           (1912)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_OOBS_RXIDLE_MANUAL_MASK                                             (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_OOBS_RXIDLE_MANUAL_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_OOBS_SEL_OFFSET                                                     (1911)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_OOBS_SEL_MASK                                                       (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_OOBS_SEL_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_OOBS_SEN_OFFSET                                                     (1906)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_OOBS_SEN_MASK                                                       (0x1F << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_OOBS_SEN_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_OOBS_VCM_OFFSET                                                     (1904)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_OOBS_VCM_MASK                                                       (0x3 << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_OOBS_VCM_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_Z0_NADJR_OFFSET                                                     (1900)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_Z0_NADJR_MASK                                                       (0xF << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_Z0_NADJR_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_Z0_NAUTO_K_OFFSET                                                   (1899)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_Z0_NAUTO_K_MASK                                                     (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_Z0_NAUTO_K_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_Z0_PADJR_OFFSET                                                     (1895)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_Z0_PADJR_MASK                                                       (0xF << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_Z0_PADJR_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_Z0_PAUTO_K_OFFSET                                                   (1894)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_Z0_PAUTO_K_MASK                                                     (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_Z0_PAUTO_K_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_Z0_TUNE_OFFSET                                                      (1893)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_Z0_TUNE_MASK                                                        (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_Z0_TUNE_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_Z0_TEST_OFFSET                                                      (1892)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_Z0_TEST_MASK                                                        (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_Z0_TEST_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_GLB_DM_OFFSET                                                       (1888)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_GLB_DM_MASK                                                         (0xF << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_GLB_DM_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CDR_KD_OFFSET                                                       (1791)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CDR_KD_MASK                                                         (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CDR_KD_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CDR_KI_OFFSET                                                       (1788)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CDR_KI_MASK                                                         (0x7 << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CDR_KI_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CDR_KP1_OFFSET                                                      (1785)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CDR_KP1_MASK                                                        (0x7 << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CDR_KP1_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CDR_KP2_OFFSET                                                      (1782)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CDR_KP2_MASK                                                        (0x7 << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CDR_KP2_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CDR_PWR_DWN_EN_OFFSET                                               (1781)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CDR_PWR_DWN_EN_MASK                                                 (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CDR_PWR_DWN_EN_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CDR_PWR_DWN_CYCLE_OFFSET                                            (1779)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CDR_PWR_DWN_CYCLE_MASK                                              (0x3 << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CDR_PWR_DWN_CYCLE_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CDR_DATA_ORDER_OFFSET                                               (1778)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CDR_DATA_ORDER_MASK                                                 (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CDR_DATA_ORDER_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CDR_SEL_TESTOUT_OFFSET                                              (1776)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CDR_SEL_TESTOUT_MASK                                                (0x3 << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CDR_SEL_TESTOUT_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CDR_BYPASS_SDM_INT_OFFSET                                           (1775)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CDR_BYPASS_SDM_INT_MASK                                             (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CDR_BYPASS_SDM_INT_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CDR_EN_LPF_MANUAL_OFFSET                                            (1774)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CDR_EN_LPF_MANUAL_MASK                                              (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CDR_EN_LPF_MANUAL_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CDR_INT_INIT_OFFSET                                                 (1760)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CDR_INT_INIT_MASK                                                   (0x3FFF << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CDR_INT_INIT_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CDR_ST_M_VALUE_OFFSET                                               (1755)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CDR_ST_M_VALUE_MASK                                                 (0x1F << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CDR_ST_M_VALUE_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CDR_PI_M_MODE_OFFSET                                                (1754)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CDR_PI_M_MODE_MASK                                                  (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CDR_PI_M_MODE_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CDR_RESET_MANUAL_OFFSET                                             (1753)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CDR_RESET_MANUAL_MASK                                               (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CDR_RESET_MANUAL_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CDR_RESET_SEL_OFFSET                                                (1752)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CDR_RESET_SEL_MASK                                                  (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CDR_RESET_SEL_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CDR_DM_OFFSET                                                       (1744)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CDR_DM_MASK                                                         (0xFF << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CDR_DM_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CDR_ACC2_MANUAL_OFFSET                                              (1743)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CDR_ACC2_MANUAL_MASK                                                (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CDR_ACC2_MANUAL_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CDR_ACC2_PERIOD_OFFSET                                              (1733)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CDR_ACC2_PERIOD_MASK                                                (0x3FF << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CDR_ACC2_PERIOD_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CDR_SQU_TRI_OFFSET                                                  (1732)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CDR_SQU_TRI_MASK                                                    (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CDR_SQU_TRI_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CDR_EN_M_VALUE_OFFSET                                               (1728)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CDR_EN_M_VALUE_MASK                                                 (0xF << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_CDR_EN_M_VALUE_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_RX_EQ_IN_OFFSET                                                     (1721)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_RX_EQ_IN_MASK                                                       (0x7F << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_RX_EQ_IN_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_RX_IDLE_SPD_OFFSET                                                  (1720)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_RX_IDLE_SPD_MASK                                                    (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_RX_IDLE_SPD_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_RX_IQDSEL_OFFSET                                                    (1719)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_RX_IQDSEL_MASK                                                      (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_RX_IQDSEL_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_RX_OFFSET_ADJR_OFFSET                                               (1715)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_RX_OFFSET_ADJR_MASK                                                 (0xF << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_RX_OFFSET_ADJR_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_RX_OFFSET_AUTO_K_OFFSET                                             (1714)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_RX_OFFSET_AUTO_K_MASK                                               (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_RX_OFFSET_AUTO_K_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_RX_OFFSET_RANGE_OFFSET                                              (1712)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_RX_OFFSET_RANGE_MASK                                                (0x3 << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_RX_OFFSET_RANGE_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_EN_CLKREQ_OFFSET                                                    (1711)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_EN_CLKREQ_MASK                                                      (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_EN_CLKREQ_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_EN_SATA_OFFSET                                                      (1710)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_EN_SATA_MASK                                                        (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_EN_SATA_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_RXDSEL_OFFSET                                                       (1708)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_RXDSEL_MASK                                                         (0x3 << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_RXDSEL_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_RX_DCVS_SEL_OFFSET                                                  (1707)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_RX_DCVS_SEL_MASK                                                    (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_RX_DCVS_SEL_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_RX_EN_KOFFSET_OFFSET                                                (1706)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_RX_EN_KOFFSET_MASK                                                  (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_RX_EN_KOFFSET_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_RX_EN_SELF_OFFSET                                                   (1705)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_RX_EN_SELF_MASK                                                     (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_RX_EN_SELF_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_RX_EN_TEST_OFFSET                                                   (1704)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_RX_EN_TEST_MASK                                                     (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_RX_EN_TEST_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_RX_EQ2SEL_OFFSET                                                    (1702)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_RX_EQ2SEL_MASK                                                      (0x3 << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_RX_EQ2SEL_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_RX_EQ_EN_SLICER_OFFSET                                              (1701)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_RX_EQ_EN_SLICER_MASK                                                (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_RX_EQ_EN_SLICER_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_RX_EQ_GAIN_OFFSET                                                   (1699)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_RX_EQ_GAIN_MASK                                                     (0x3 << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_RX_EQ_GAIN_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_RX_EQ_HOLD_OFFSET                                                   (1698)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_RX_EQ_HOLD_MASK                                                     (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_RX_EQ_HOLD_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_RX_EQ_SELREG_OFFSET                                                 (1697)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_RX_EQ_SELREG_MASK                                                   (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_RX_EQ_SELREG_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_RX_FORCERUN_OFFSET                                                  (1696)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_RX_FORCERUN_MASK                                                    (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_RX_FORCERUN_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_RX_TIMER_LPF_OFFSET                                                 (1691)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_RX_TIMER_LPF_MASK                                                   (0x1F << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_RX_TIMER_LPF_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_SPDSEL_OFFSET                                                       (1689)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_SPDSEL_MASK                                                         (0x3 << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_SPDSEL_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_125M_MODE_OFFSET                                                    (1688)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_125M_MODE_MASK                                                      (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_125M_MODE_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_RX_DM_OFFSET                                                        (1680)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_RX_DM_MASK                                                          (0xFF << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_RX_DM_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_OFFSET_DIG_EN_OFFSET                                                (1679)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_OFFSET_DIG_EN_MASK                                                  (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_OFFSET_DIG_EN_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_RX_PIENSEL_OFFSET                                                   (1678)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_RX_PIENSEL_MASK                                                     (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_RX_PIENSEL_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_RX_PSAVE_SEL_OFFSET                                                 (1677)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_RX_PSAVE_SEL_MASK                                                   (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_RX_PSAVE_SEL_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_RX_PS_AFE_OFFSET                                                    (1676)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_RX_PS_AFE_MASK                                                      (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_RX_PS_AFE_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_RX_SEL_RXIDLE_OFFSET                                                (1675)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_RX_SEL_RXIDLE_MASK                                                  (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_RX_SEL_RXIDLE_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_RX_D2S_SEL_OFFSET                                                   (1674)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_RX_D2S_SEL_MASK                                                     (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_RX_D2S_SEL_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_RX_TIMER_BER_OFFSET                                                 (1669)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_RX_TIMER_BER_MASK                                                   (0x1F << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_RX_TIMER_BER_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_RX_TIMER_EQ_OFFSET                                                  (1664)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_RX_TIMER_EQ_MASK                                                    (0x1F << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_RX_TIMER_EQ_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_TX_DRV_DAC_DAT_OFFSET                                               (1660)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_TX_DRV_DAC_DAT_MASK                                                 (0xF << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_TX_DRV_DAC_DAT_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_TX_DRV_DAC_POST1_OFFSET                                             (1656)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_TX_DRV_DAC_POST1_MASK                                               (0xF << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_TX_DRV_DAC_POST1_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_TX_DRV_DAC_POST0_OFFSET                                             (1652)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_TX_DRV_DAC_POST0_MASK                                               (0xF << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_TX_DRV_DAC_POST0_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_TX_SWING_OFFSET                                                     (1650)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_TX_SWING_MASK                                                       (0x3 << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_TX_SWING_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_TX_DLY_OFFSET                                                       (1648)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_TX_DLY_MASK                                                         (0x3 << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_TX_DLY_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_TX_VREF_CTRL_OFFSET                                                 (1645)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_TX_VREF_CTRL_MASK                                                   (0x7 << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_TX_VREF_CTRL_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_TX_VCM_CTRL_OFFSET                                                  (1642)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_TX_VCM_CTRL_MASK                                                    (0x7 << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_TX_VCM_CTRL_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_TX_EN_EMPHASE_OFFSET                                                (1632)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_TX_EN_EMPHASE_MASK                                                  (0x3FF << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_TX_EN_EMPHASE_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_DUMMY_RG21_1500_OFFSET                                                  (1520)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_DUMMY_RG21_1500_MASK                                                    (0xFFFF << RTL8390_SDS2_3_ANA_RG_EXT_S0_DUMMY_RG21_1500_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_TX_BEAEN_OFFSET                                                     (1519)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_TX_BEAEN_MASK                                                       (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_TX_BEAEN_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_FORCE_RCVDET_OFFSET                                                 (1518)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_FORCE_RCVDET_MASK                                                   (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_FORCE_RCVDET_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_TX_EN_VCM_RES_OFFSET                                                (1517)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_TX_EN_VCM_RES_MASK                                                  (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_TX_EN_VCM_RES_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_TX_SEL_CKRD_DUTY_OFFSET                                             (1516)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_TX_SEL_CKRD_DUTY_MASK                                               (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_TX_SEL_CKRD_DUTY_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_TX_SEL_VCM_OFFSET                                                   (1514)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_TX_SEL_VCM_MASK                                                     (0x3 << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_TX_SEL_VCM_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_TX_EN_TEST_OFFSET                                                   (1513)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_TX_EN_TEST_MASK                                                     (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_TX_EN_TEST_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_TX_SWING25_OFFSET                                                   (1512)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_TX_SWING25_MASK                                                     (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_TX_SWING25_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_TX_DM_OFFSET                                                        (1504)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_TX_DM_MASK                                                          (0xFF << RTL8390_SDS2_3_ANA_RG_EXT_S0_REG_TX_DM_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG01_1512_OFFSET                                                  (1020)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG01_1512_MASK                                                    (0xF << RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG01_1512_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG01_11_OFFSET                                                    (1019)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG01_11_MASK                                                      (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG01_11_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG01_1009_OFFSET                                                  (1017)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG01_1009_MASK                                                    (0x3 << RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG01_1009_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG01_1807_OFFSET                                                  (1015)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG01_1807_MASK                                                    (0x3 << RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG01_1807_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG01_06_OFFSET                                                    (1014)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG01_06_MASK                                                      (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG01_06_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG01_05_OFFSET                                                    (1013)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG01_05_MASK                                                      (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG01_05_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG01_0403_OFFSET                                                  (1011)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG01_0403_MASK                                                    (0x3 << RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG01_0403_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG01_0200_OFFSET                                                  (1008)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG01_0200_MASK                                                    (0x7 << RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG01_0200_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG00_1500_OFFSET                                                  (992)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG00_1500_MASK                                                    (0xFFFF << RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG00_1500_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG03_1514_OFFSET                                                  (990)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG03_1514_MASK                                                    (0x3 << RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG03_1514_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG03_13_OFFSET                                                    (989)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG03_13_MASK                                                      (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG03_13_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG03_12_OFFSET                                                    (988)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG03_12_MASK                                                      (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG03_12_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG03_1110_OFFSET                                                  (986)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG03_1110_MASK                                                    (0x3 << RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG03_1110_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG03_0907_OFFSET                                                  (983)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG03_0907_MASK                                                    (0x7 << RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG03_0907_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG03_06_OFFSET                                                    (982)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG03_06_MASK                                                      (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG03_06_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG03_05_OFFSET                                                    (981)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG03_05_MASK                                                      (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG03_05_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG03_0403_OFFSET                                                  (979)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG03_0403_MASK                                                    (0x3 << RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG03_0403_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG03_0200_OFFSET                                                  (976)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG03_0200_MASK                                                    (0x7 << RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG03_0200_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG02_1511_OFFSET                                                  (971)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG02_1511_MASK                                                    (0x1F << RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG02_1511_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG02_1006_OFFSET                                                  (966)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG02_1006_MASK                                                    (0x1F << RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG02_1006_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG02_0504_OFFSET                                                  (964)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG02_0504_MASK                                                    (0x3 << RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG02_0504_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG02_0301_OFFSET                                                  (961)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG02_0301_MASK                                                    (0x7 << RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG02_0301_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG02_00_OFFSET                                                    (960)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG02_00_MASK                                                      (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG02_00_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG05_1510_OFFSET                                                  (954)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG05_1510_MASK                                                    (0x3F << RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG05_1510_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG05_0900_OFFSET                                                  (944)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG05_0900_MASK                                                    (0x3FF << RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG05_0900_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG04_1514_OFFSET                                                  (942)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG04_1514_MASK                                                    (0x3 << RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG04_1514_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG04_13_OFFSET                                                    (941)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG04_13_MASK                                                      (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG04_13_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG04_12_OFFSET                                                    (940)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG04_12_MASK                                                      (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG04_12_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG04_11_OFFSET                                                    (939)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG04_11_MASK                                                      (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG04_11_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG04_1008_OFFSET                                                  (936)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG04_1008_MASK                                                    (0x7 << RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG04_1008_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG04_07_OFFSET                                                    (935)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG04_07_MASK                                                      (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG04_07_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG04_0604_OFFSET                                                  (932)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG04_0604_MASK                                                    (0x7 << RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG04_0604_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG04_03_OFFSET                                                    (931)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG04_03_MASK                                                      (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG04_03_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG04_0200_OFFSET                                                  (928)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG04_0200_MASK                                                    (0x7 << RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG04_0200_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG07_1513_OFFSET                                                  (925)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG07_1513_MASK                                                    (0x7 << RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG07_1513_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG07_1211_OFFSET                                                  (923)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG07_1211_MASK                                                    (0x3 << RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG07_1211_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG07_10_OFFSET                                                    (922)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG07_10_MASK                                                      (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG07_10_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG07_0908_OFFSET                                                  (920)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG07_0908_MASK                                                    (0x3 << RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG07_0908_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG07_07_OFFSET                                                    (919)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG07_07_MASK                                                      (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG07_07_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_IB_LANE_FILTER_OFFSET                                               (918)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_IB_LANE_FILTER_MASK                                                 (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_IB_LANE_FILTER_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_IBRX_BOOSTER_OFFSET                                                 (917)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_IBRX_BOOSTER_MASK                                                   (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_IBRX_BOOSTER_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_IBTX_BOOSTER_OFFSET                                                 (916)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_IBTX_BOOSTER_MASK                                                   (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_IBTX_BOOSTER_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_IBRXSEL_OFFSET                                                      (914)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_IBRXSEL_MASK                                                        (0x3 << RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_IBRXSEL_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_IBTXSEL_OFFSET                                                      (912)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_IBTXSEL_MASK                                                        (0x3 << RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_IBTXSEL_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG06_15_OFFSET                                                    (911)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG06_15_MASK                                                      (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG06_15_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG06_1410_OFFSET                                                  (906)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG06_1410_MASK                                                    (0x1F << RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG06_1410_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG06_0900_OFFSET                                                  (896)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG06_0900_MASK                                                    (0x3FF << RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG06_0900_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_OOBS_CALI_OFFSET                                                    (894)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_OOBS_CALI_MASK                                                      (0x3 << RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_OOBS_CALI_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_OOBS_CALSEL_OFFSET                                                  (893)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_OOBS_CALSEL_MASK                                                    (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_OOBS_CALSEL_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_OOBS_CKSEL_OFFSET                                                   (892)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_OOBS_CKSEL_MASK                                                     (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_OOBS_CKSEL_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_OOBS_FORCECAL_OFFSET                                                (891)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_OOBS_FORCECAL_MASK                                                  (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_OOBS_FORCECAL_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_OOBS_FREQSEL_OFFSET                                                 (890)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_OOBS_FREQSEL_MASK                                                   (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_OOBS_FREQSEL_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_OOBS_NSQDLY_OFFSET                                                  (889)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_OOBS_NSQDLY_MASK                                                    (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_OOBS_NSQDLY_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_OOBS_RXIDLE_MANUAL_OFFSET                                           (888)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_OOBS_RXIDLE_MANUAL_MASK                                             (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_OOBS_RXIDLE_MANUAL_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_OOBS_SEL_OFFSET                                                     (887)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_OOBS_SEL_MASK                                                       (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_OOBS_SEL_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_OOBS_SEN_OFFSET                                                     (882)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_OOBS_SEN_MASK                                                       (0x1F << RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_OOBS_SEN_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_OOBS_VCM_OFFSET                                                     (880)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_OOBS_VCM_MASK                                                       (0x3 << RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_OOBS_VCM_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG08_1512_OFFSET                                                  (876)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG08_1512_MASK                                                    (0xF << RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG08_1512_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG08_11_OFFSET                                                    (875)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG08_11_MASK                                                      (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG08_11_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG08_1007_OFFSET                                                  (871)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG08_1007_MASK                                                    (0xF << RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG08_1007_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG08_06_OFFSET                                                    (870)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG08_06_MASK                                                      (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG08_06_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG08_05_OFFSET                                                    (869)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG08_05_MASK                                                      (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG08_05_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG08_04_OFFSET                                                    (868)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG08_04_MASK                                                      (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG08_04_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG08_0300_OFFSET                                                  (864)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG08_0300_MASK                                                    (0xF << RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG08_0300_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_CDR_KD_OFFSET                                                       (767)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_CDR_KD_MASK                                                         (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_CDR_KD_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_CDR_KI_OFFSET                                                       (764)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_CDR_KI_MASK                                                         (0x7 << RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_CDR_KI_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_CDR_KP1_OFFSET                                                      (761)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_CDR_KP1_MASK                                                        (0x7 << RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_CDR_KP1_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_CDR_KP2_OFFSET                                                      (758)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_CDR_KP2_MASK                                                        (0x7 << RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_CDR_KP2_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_CDR_PWR_DWN_EN_OFFSET                                               (757)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_CDR_PWR_DWN_EN_MASK                                                 (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_CDR_PWR_DWN_EN_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_CDR_PWR_DWN_CYCLE_OFFSET                                            (755)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_CDR_PWR_DWN_CYCLE_MASK                                              (0x3 << RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_CDR_PWR_DWN_CYCLE_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_CDR_DATA_ORDER_OFFSET                                               (754)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_CDR_DATA_ORDER_MASK                                                 (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_CDR_DATA_ORDER_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_CDR_SEL_TESTOUT_OFFSET                                              (752)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_CDR_SEL_TESTOUT_MASK                                                (0x3 << RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_CDR_SEL_TESTOUT_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_CDR_BYPASS_SDM_INT_OFFSET                                           (751)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_CDR_BYPASS_SDM_INT_MASK                                             (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_CDR_BYPASS_SDM_INT_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_CDR_EN_LPF_MANUAL_OFFSET                                            (750)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_CDR_EN_LPF_MANUAL_MASK                                              (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_CDR_EN_LPF_MANUAL_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_CDR_INT_INIT_OFFSET                                                 (736)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_CDR_INT_INIT_MASK                                                   (0x3FFF << RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_CDR_INT_INIT_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_CDR_ST_M_VALUE_OFFSET                                               (731)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_CDR_ST_M_VALUE_MASK                                                 (0x1F << RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_CDR_ST_M_VALUE_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_CDR_PI_M_MODE_OFFSET                                                (730)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_CDR_PI_M_MODE_MASK                                                  (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_CDR_PI_M_MODE_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_CDR_RESET_MANUAL_OFFSET                                             (729)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_CDR_RESET_MANUAL_MASK                                               (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_CDR_RESET_MANUAL_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_CDR_RESET_SEL_OFFSET                                                (728)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_CDR_RESET_SEL_MASK                                                  (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_CDR_RESET_SEL_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG13_0700_OFFSET                                                  (720)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG13_0700_MASK                                                    (0xFF << RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG13_0700_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_CDR_ACC2_MANUAL_OFFSET                                              (719)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_CDR_ACC2_MANUAL_MASK                                                (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_CDR_ACC2_MANUAL_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_CDR_ACC2_PERIOD_OFFSET                                              (709)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_CDR_ACC2_PERIOD_MASK                                                (0x3FF << RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_CDR_ACC2_PERIOD_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_CDR_SQU_TRI_OFFSET                                                  (708)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_CDR_SQU_TRI_MASK                                                    (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_CDR_SQU_TRI_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_CDR_EN_M_VALUE_OFFSET                                               (704)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_CDR_EN_M_VALUE_MASK                                                 (0xF << RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_CDR_EN_M_VALUE_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_RX_EQ_IN_OFFSET                                                     (697)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_RX_EQ_IN_MASK                                                       (0x7F << RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_RX_EQ_IN_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_RX_IDLE_SPD_OFFSET                                                  (696)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_RX_IDLE_SPD_MASK                                                    (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_RX_IDLE_SPD_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_RX_IQDSEL_OFFSET                                                    (695)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_RX_IQDSEL_MASK                                                      (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_RX_IQDSEL_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_RX_OFFSET_ADJR_OFFSET                                               (691)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_RX_OFFSET_ADJR_MASK                                                 (0xF << RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_RX_OFFSET_ADJR_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_RX_OFFSET_AUTO_K_OFFSET                                             (690)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_RX_OFFSET_AUTO_K_MASK                                               (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_RX_OFFSET_AUTO_K_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_RX_OFFSET_RANGE_OFFSET                                              (688)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_RX_OFFSET_RANGE_MASK                                                (0x3 << RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_RX_OFFSET_RANGE_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_EN_CLKREQ_OFFSET                                                    (687)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_EN_CLKREQ_MASK                                                      (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_EN_CLKREQ_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_EN_SATA_OFFSET                                                      (686)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_EN_SATA_MASK                                                        (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_EN_SATA_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_RXDSEL_OFFSET                                                       (684)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_RXDSEL_MASK                                                         (0x3 << RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_RXDSEL_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_RX_DCVS_SEL_OFFSET                                                  (683)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_RX_DCVS_SEL_MASK                                                    (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_RX_DCVS_SEL_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_RX_EN_KOFFSET_OFFSET                                                (682)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_RX_EN_KOFFSET_MASK                                                  (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_RX_EN_KOFFSET_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_RX_EN_SELF_OFFSET                                                   (681)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_RX_EN_SELF_MASK                                                     (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_RX_EN_SELF_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_RX_EN_TEST_OFFSET                                                   (680)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_RX_EN_TEST_MASK                                                     (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_RX_EN_TEST_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_RX_EQ2SEL_OFFSET                                                    (678)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_RX_EQ2SEL_MASK                                                      (0x3 << RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_RX_EQ2SEL_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_RX_EQ_EN_SLICER_OFFSET                                              (677)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_RX_EQ_EN_SLICER_MASK                                                (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_RX_EQ_EN_SLICER_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_RX_EQ_GAIN_OFFSET                                                   (675)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_RX_EQ_GAIN_MASK                                                     (0x3 << RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_RX_EQ_GAIN_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_RX_EQ_HOLD_OFFSET                                                   (674)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_RX_EQ_HOLD_MASK                                                     (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_RX_EQ_HOLD_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_RX_EQ_SELREG_OFFSET                                                 (673)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_RX_EQ_SELREG_MASK                                                   (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_RX_EQ_SELREG_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_RX_FORCERUN_OFFSET                                                  (672)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_RX_FORCERUN_MASK                                                    (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_RX_FORCERUN_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_RX_TIMER_LPF_OFFSET                                                 (667)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_RX_TIMER_LPF_MASK                                                   (0x1F << RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_RX_TIMER_LPF_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_SPDSEL_OFFSET                                                       (665)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_SPDSEL_MASK                                                         (0x3 << RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_SPDSEL_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_125M_MODE_OFFSET                                                    (664)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_125M_MODE_MASK                                                      (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_125M_MODE_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG17_0700_OFFSET                                                  (656)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG17_0700_MASK                                                    (0xFF << RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG17_0700_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_OFFSET_DIG_EN_OFFSET                                                (655)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_OFFSET_DIG_EN_MASK                                                  (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_OFFSET_DIG_EN_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_RX_PIENSEL_OFFSET                                                   (654)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_RX_PIENSEL_MASK                                                     (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_RX_PIENSEL_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_RX_PSAVE_SEL_OFFSET                                                 (653)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_RX_PSAVE_SEL_MASK                                                   (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_RX_PSAVE_SEL_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_RX_PS_AFE_OFFSET                                                    (652)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_RX_PS_AFE_MASK                                                      (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_RX_PS_AFE_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_RX_SEL_RXIDLE_OFFSET                                                (651)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_RX_SEL_RXIDLE_MASK                                                  (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_RX_SEL_RXIDLE_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_RX_D2S_SEL_OFFSET                                                   (650)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_RX_D2S_SEL_MASK                                                     (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_RX_D2S_SEL_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_RX_TIMER_BER_OFFSET                                                 (645)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_RX_TIMER_BER_MASK                                                   (0x1F << RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_RX_TIMER_BER_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_RX_TIMER_EQ_OFFSET                                                  (640)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_RX_TIMER_EQ_MASK                                                    (0x1F << RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_RX_TIMER_EQ_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_TX_DRV_DAC_DAT_OFFSET                                               (636)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_TX_DRV_DAC_DAT_MASK                                                 (0xF << RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_TX_DRV_DAC_DAT_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_TX_DRV_DAC_POST1_OFFSET                                             (632)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_TX_DRV_DAC_POST1_MASK                                               (0xF << RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_TX_DRV_DAC_POST1_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_TX_DRV_DAC_POST0_OFFSET                                             (628)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_TX_DRV_DAC_POST0_MASK                                               (0xF << RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_TX_DRV_DAC_POST0_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_TX_SWING_OFFSET                                                     (626)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_TX_SWING_MASK                                                       (0x3 << RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_TX_SWING_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_TX_DLY_OFFSET                                                       (624)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_TX_DLY_MASK                                                         (0x3 << RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_TX_DLY_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_TX_VREF_CTRL_OFFSET                                                 (621)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_TX_VREF_CTRL_MASK                                                   (0x7 << RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_TX_VREF_CTRL_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_TX_VCM_CTRL_OFFSET                                                  (618)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_TX_VCM_CTRL_MASK                                                    (0x7 << RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_TX_VCM_CTRL_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_TX_EN_EMPHASE_OFFSET                                                (608)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_TX_EN_EMPHASE_MASK                                                  (0x3FF << RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_TX_EN_EMPHASE_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG21_1500_OFFSET                                                  (496)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG21_1500_MASK                                                    (0xFFFF << RTL8390_SDS2_3_ANA_RG_EXT_S1_DUMMY_RG21_1500_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_TX_BEAEN_OFFSET                                                     (495)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_TX_BEAEN_MASK                                                       (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_TX_BEAEN_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_FORCE_RCVDET_OFFSET                                                 (494)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_FORCE_RCVDET_MASK                                                   (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_FORCE_RCVDET_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_TX_EN_VCM_RES_OFFSET                                                (493)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_TX_EN_VCM_RES_MASK                                                  (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_TX_EN_VCM_RES_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_TX_SEL_CKRD_DUTY_OFFSET                                             (492)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_TX_SEL_CKRD_DUTY_MASK                                               (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_TX_SEL_CKRD_DUTY_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_TX_SEL_VCM_OFFSET                                                   (490)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_TX_SEL_VCM_MASK                                                     (0x3 << RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_TX_SEL_VCM_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_TX_EN_TEST_OFFSET                                                   (489)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_TX_EN_TEST_MASK                                                     (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_TX_EN_TEST_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_TX_SWING25_OFFSET                                                   (488)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_TX_SWING25_MASK                                                     (0x1 << RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_TX_SWING25_OFFSET)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_TX_DM_OFFSET                                                        (480)
  #define RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_TX_DM_MASK                                                          (0xFF << RTL8390_SDS2_3_ANA_RG_EXT_S1_REG_TX_DM_OFFSET)

#define RTL8390_SDS4_5_XSG0_ADDR                                                                               (0xA800)
  #define RTL8390_SDS4_5_XSG0_SR1_CFG_PTR_ERR_EN_OFFSET                                                        (2047)
  #define RTL8390_SDS4_5_XSG0_SR1_CFG_PTR_ERR_EN_MASK                                                          (0x1 << RTL8390_SDS4_5_XSG0_SR1_CFG_PTR_ERR_EN_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR1_CFG_AUTO_10BIT_OFFSET                                                        (2046)
  #define RTL8390_SDS4_5_XSG0_SR1_CFG_AUTO_10BIT_MASK                                                          (0x1 << RTL8390_SDS4_5_XSG0_SR1_CFG_AUTO_10BIT_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR1_CFG_FULL_ACK2_OFFSET                                                         (2045)
  #define RTL8390_SDS4_5_XSG0_SR1_CFG_FULL_ACK2_MASK                                                           (0x1 << RTL8390_SDS4_5_XSG0_SR1_CFG_FULL_ACK2_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR1_CFG_NXP_EN_OFFSET                                                            (2044)
  #define RTL8390_SDS4_5_XSG0_SR1_CFG_NXP_EN_MASK                                                              (0x1 << RTL8390_SDS4_5_XSG0_SR1_CFG_NXP_EN_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR1_SDS_FRC_RX_OFFSET                                                            (2040)
  #define RTL8390_SDS4_5_XSG0_SR1_SDS_FRC_RX_MASK                                                              (0xF << RTL8390_SDS4_5_XSG0_SR1_SDS_FRC_RX_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR1_CFG_HSG_RTIG_OFFSET                                                          (2039)
  #define RTL8390_SDS4_5_XSG0_SR1_CFG_HSG_RTIG_MASK                                                            (0x1 << RTL8390_SDS4_5_XSG0_SR1_CFG_HSG_RTIG_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR1_CFG_XSG_OFFSET                                                               (2038)
  #define RTL8390_SDS4_5_XSG0_SR1_CFG_XSG_MASK                                                                 (0x1 << RTL8390_SDS4_5_XSG0_SR1_CFG_XSG_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR1_CFG_RG1X54_OFFSET                                                            (2036)
  #define RTL8390_SDS4_5_XSG0_SR1_CFG_RG1X54_MASK                                                              (0x3 << RTL8390_SDS4_5_XSG0_SR1_CFG_RG1X54_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR1_SDS_FRC_TX_OFFSET                                                            (2032)
  #define RTL8390_SDS4_5_XSG0_SR1_SDS_FRC_TX_MASK                                                              (0xF << RTL8390_SDS4_5_XSG0_SR1_SDS_FRC_TX_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR0_DIS_RENWAY_OFFSET                                                            (2031)
  #define RTL8390_SDS4_5_XSG0_SR0_DIS_RENWAY_MASK                                                              (0x1 << RTL8390_SDS4_5_XSG0_SR0_DIS_RENWAY_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR0_BYP_8B10B_OFFSET                                                             (2030)
  #define RTL8390_SDS4_5_XSG0_SR0_BYP_8B10B_MASK                                                               (0x1 << RTL8390_SDS4_5_XSG0_SR0_BYP_8B10B_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR0_CDET_OFFSET                                                                  (2028)
  #define RTL8390_SDS4_5_XSG0_SR0_CDET_MASK                                                                    (0x3 << RTL8390_SDS4_5_XSG0_SR0_CDET_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR0_DIS_TMR_CMA_OFFSET                                                           (2027)
  #define RTL8390_SDS4_5_XSG0_SR0_DIS_TMR_CMA_MASK                                                             (0x1 << RTL8390_SDS4_5_XSG0_SR0_DIS_TMR_CMA_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR0_DIS_APX_OFFSET                                                               (2026)
  #define RTL8390_SDS4_5_XSG0_SR0_DIS_APX_MASK                                                                 (0x1 << RTL8390_SDS4_5_XSG0_SR0_DIS_APX_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR0_INV_HSI_OFFSET                                                               (2025)
  #define RTL8390_SDS4_5_XSG0_SR0_INV_HSI_MASK                                                                 (0x1 << RTL8390_SDS4_5_XSG0_SR0_INV_HSI_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR0_INV_HSO_OFFSET                                                               (2024)
  #define RTL8390_SDS4_5_XSG0_SR0_INV_HSO_MASK                                                                 (0x1 << RTL8390_SDS4_5_XSG0_SR0_INV_HSO_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR0_SDS_SDET_DEG_OFFSET                                                          (2022)
  #define RTL8390_SDS4_5_XSG0_SR0_SDS_SDET_DEG_MASK                                                            (0x3 << RTL8390_SDS4_5_XSG0_SR0_SDS_SDET_DEG_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR0_CODEC_LPK_OFFSET                                                             (2021)
  #define RTL8390_SDS4_5_XSG0_SR0_CODEC_LPK_MASK                                                               (0x1 << RTL8390_SDS4_5_XSG0_SR0_CODEC_LPK_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR0_AFE_LPK_OFFSET                                                               (2020)
  #define RTL8390_SDS4_5_XSG0_SR0_AFE_LPK_MASK                                                                 (0x1 << RTL8390_SDS4_5_XSG0_SR0_AFE_LPK_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR0_REMOTE_LPK_OFFSET                                                            (2019)
  #define RTL8390_SDS4_5_XSG0_SR0_REMOTE_LPK_MASK                                                              (0x1 << RTL8390_SDS4_5_XSG0_SR0_REMOTE_LPK_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR0_SDS_TX_DOWN_OFFSET                                                           (2018)
  #define RTL8390_SDS4_5_XSG0_SR0_SDS_TX_DOWN_MASK                                                             (0x1 << RTL8390_SDS4_5_XSG0_SR0_SDS_TX_DOWN_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR0_SDS_EN_RX_OFFSET                                                             (2017)
  #define RTL8390_SDS4_5_XSG0_SR0_SDS_EN_RX_MASK                                                               (0x1 << RTL8390_SDS4_5_XSG0_SR0_SDS_EN_RX_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR0_SDS_EN_TX_OFFSET                                                             (2016)
  #define RTL8390_SDS4_5_XSG0_SR0_SDS_EN_TX_MASK                                                               (0x1 << RTL8390_SDS4_5_XSG0_SR0_SDS_EN_TX_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR3_WR_SOFT_RSTB_OFFSET                                                          (2015)
  #define RTL8390_SDS4_5_XSG0_SR3_WR_SOFT_RSTB_MASK                                                            (0x1 << RTL8390_SDS4_5_XSG0_SR3_WR_SOFT_RSTB_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR3_USE_25M_CLK_OFFSET                                                           (2014)
  #define RTL8390_SDS4_5_XSG0_SR3_USE_25M_CLK_MASK                                                             (0x1 << RTL8390_SDS4_5_XSG0_SR3_USE_25M_CLK_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR3_MARK_CARR_EXT_OFFSET                                                         (2013)
  #define RTL8390_SDS4_5_XSG0_SR3_MARK_CARR_EXT_MASK                                                           (0x1 << RTL8390_SDS4_5_XSG0_SR3_MARK_CARR_EXT_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR3_SEL_DEG_OFFSET                                                               (2012)
  #define RTL8390_SDS4_5_XSG0_SR3_SEL_DEG_MASK                                                                 (0x1 << RTL8390_SDS4_5_XSG0_SR3_SEL_DEG_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR3_REG_CALIB_OK_CNT_OFFSET                                                      (2008)
  #define RTL8390_SDS4_5_XSG0_SR3_REG_CALIB_OK_CNT_MASK                                                        (0xF << RTL8390_SDS4_5_XSG0_SR3_REG_CALIB_OK_CNT_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR3_EXT_PWR_CTL_OFFSET                                                           (2007)
  #define RTL8390_SDS4_5_XSG0_SR3_EXT_PWR_CTL_MASK                                                             (0x1 << RTL8390_SDS4_5_XSG0_SR3_EXT_PWR_CTL_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR3_SOFT_RST_OFFSET                                                              (2006)
  #define RTL8390_SDS4_5_XSG0_SR3_SOFT_RST_MASK                                                                (0x1 << RTL8390_SDS4_5_XSG0_SR3_SOFT_RST_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR3_CLR_SOFT_RSTB_OFFSET                                                         (2005)
  #define RTL8390_SDS4_5_XSG0_SR3_CLR_SOFT_RSTB_MASK                                                           (0x1 << RTL8390_SDS4_5_XSG0_SR3_CLR_SOFT_RSTB_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR3_CMA_RQ_OFFSET                                                                (2000)
  #define RTL8390_SDS4_5_XSG0_SR3_CMA_RQ_MASK                                                                  (0x1F << RTL8390_SDS4_5_XSG0_SR3_CMA_RQ_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR2_FRC_PREAMBLE_OFFSET                                                          (1998)
  #define RTL8390_SDS4_5_XSG0_SR2_FRC_PREAMBLE_MASK                                                            (0x3 << RTL8390_SDS4_5_XSG0_SR2_FRC_PREAMBLE_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR2_FRC_IPG_OFFSET                                                               (1996)
  #define RTL8390_SDS4_5_XSG0_SR2_FRC_IPG_MASK                                                                 (0x3 << RTL8390_SDS4_5_XSG0_SR2_FRC_IPG_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR2_FRC_CGGOOD_OFFSET                                                            (1994)
  #define RTL8390_SDS4_5_XSG0_SR2_FRC_CGGOOD_MASK                                                              (0x3 << RTL8390_SDS4_5_XSG0_SR2_FRC_CGGOOD_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR2_SDS_FRC_AN_OFFSET                                                            (1992)
  #define RTL8390_SDS4_5_XSG0_SR2_SDS_FRC_AN_MASK                                                              (0x3 << RTL8390_SDS4_5_XSG0_SR2_SDS_FRC_AN_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR2_CFG_INS_IPG_MDY_OFFSET                                                       (1991)
  #define RTL8390_SDS4_5_XSG0_SR2_CFG_INS_IPG_MDY_MASK                                                         (0x1 << RTL8390_SDS4_5_XSG0_SR2_CFG_INS_IPG_MDY_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR2_CFG_RDS_CMA_DET_OFFSET                                                       (1990)
  #define RTL8390_SDS4_5_XSG0_SR2_CFG_RDS_CMA_DET_MASK                                                         (0x1 << RTL8390_SDS4_5_XSG0_SR2_CFG_RDS_CMA_DET_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR2_CFG_SEL_TMR_LIM_OFFSET                                                       (1988)
  #define RTL8390_SDS4_5_XSG0_SR2_CFG_SEL_TMR_LIM_MASK                                                         (0x3 << RTL8390_SDS4_5_XSG0_SR2_CFG_SEL_TMR_LIM_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR2_SDS_RESTART_AN_OFFSET                                                        (1984)
  #define RTL8390_SDS4_5_XSG0_SR2_SDS_RESTART_AN_MASK                                                          (0xF << RTL8390_SDS4_5_XSG0_SR2_SDS_RESTART_AN_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR5_LPI_TRANSMIT_STYLE_OFFSET                                                    (1983)
  #define RTL8390_SDS4_5_XSG0_SR5_LPI_TRANSMIT_STYLE_MASK                                                      (0x1 << RTL8390_SDS4_5_XSG0_SR5_LPI_TRANSMIT_STYLE_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR5_PWRSV_INB_PERIOD_OFFSET                                                      (1980)
  #define RTL8390_SDS4_5_XSG0_SR5_PWRSV_INB_PERIOD_MASK                                                        (0x7 << RTL8390_SDS4_5_XSG0_SR5_PWRSV_INB_PERIOD_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR5_PWRSV_WAKEUP_C2_OFFSET                                                       (1979)
  #define RTL8390_SDS4_5_XSG0_SR5_PWRSV_WAKEUP_C2_MASK                                                         (0x1 << RTL8390_SDS4_5_XSG0_SR5_PWRSV_WAKEUP_C2_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR5_PWRSV_WAKEUP_C1_OFFSET                                                       (1978)
  #define RTL8390_SDS4_5_XSG0_SR5_PWRSV_WAKEUP_C1_MASK                                                         (0x1 << RTL8390_SDS4_5_XSG0_SR5_PWRSV_WAKEUP_C1_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR5_CFG_MARK_CARR_EXT_ERR_OFFSET                                                 (1977)
  #define RTL8390_SDS4_5_XSG0_SR5_CFG_MARK_CARR_EXT_ERR_MASK                                                   (0x1 << RTL8390_SDS4_5_XSG0_SR5_CFG_MARK_CARR_EXT_ERR_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR5_REG_PCSREQ_POS_OFFSET                                                        (1976)
  #define RTL8390_SDS4_5_XSG0_SR5_REG_PCSREQ_POS_MASK                                                          (0x1 << RTL8390_SDS4_5_XSG0_SR5_REG_PCSREQ_POS_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR5_CFG_INBTOUT_LEVEL_OFFSET                                                     (1975)
  #define RTL8390_SDS4_5_XSG0_SR5_CFG_INBTOUT_LEVEL_MASK                                                       (0x1 << RTL8390_SDS4_5_XSG0_SR5_CFG_INBTOUT_LEVEL_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR5_CFG_SUDINB_OFFSET                                                            (1974)
  #define RTL8390_SDS4_5_XSG0_SR5_CFG_SUDINB_MASK                                                              (0x1 << RTL8390_SDS4_5_XSG0_SR5_CFG_SUDINB_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR5_CFG_PCSRDABT_LD_OFFSET                                                       (1973)
  #define RTL8390_SDS4_5_XSG0_SR5_CFG_PCSRDABT_LD_MASK                                                         (0x1 << RTL8390_SDS4_5_XSG0_SR5_CFG_PCSRDABT_LD_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR5_CFG_AN_UZ_OFFSET                                                             (1972)
  #define RTL8390_SDS4_5_XSG0_SR5_CFG_AN_UZ_MASK                                                               (0x1 << RTL8390_SDS4_5_XSG0_SR5_CFG_AN_UZ_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR5_CFG_INBAND_EN_OFFSET                                                         (1968)
  #define RTL8390_SDS4_5_XSG0_SR5_CFG_INBAND_EN_MASK                                                           (0xF << RTL8390_SDS4_5_XSG0_SR5_CFG_INBAND_EN_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR4_CFG_FRC_SDS_MODE_OFFSET                                                      (1965)
  #define RTL8390_SDS4_5_XSG0_SR4_CFG_FRC_SDS_MODE_MASK                                                        (0x7 << RTL8390_SDS4_5_XSG0_SR4_CFG_FRC_SDS_MODE_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR4_CFG_FRC_SDS_MODE_EN_OFFSET                                                   (1964)
  #define RTL8390_SDS4_5_XSG0_SR4_CFG_FRC_SDS_MODE_EN_MASK                                                     (0x1 << RTL8390_SDS4_5_XSG0_SR4_CFG_FRC_SDS_MODE_EN_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR4_CFG_UPD_RXD_OFFSET                                                           (1960)
  #define RTL8390_SDS4_5_XSG0_SR4_CFG_UPD_RXD_MASK                                                             (0xF << RTL8390_SDS4_5_XSG0_SR4_CFG_UPD_RXD_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR4_CFG_UPD_TXD_OFFSET                                                           (1956)
  #define RTL8390_SDS4_5_XSG0_SR4_CFG_UPD_TXD_MASK                                                             (0xF << RTL8390_SDS4_5_XSG0_SR4_CFG_UPD_TXD_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR4_CFG_UPD_RXD_DYN_OFFSET                                                       (1955)
  #define RTL8390_SDS4_5_XSG0_SR4_CFG_UPD_RXD_DYN_MASK                                                         (0x1 << RTL8390_SDS4_5_XSG0_SR4_CFG_UPD_RXD_DYN_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR4_CFG_EN_LINK_FIB1G_OFFSET                                                     (1954)
  #define RTL8390_SDS4_5_XSG0_SR4_CFG_EN_LINK_FIB1G_MASK                                                       (0x1 << RTL8390_SDS4_5_XSG0_SR4_CFG_EN_LINK_FIB1G_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR4_CFG_EN_LINK_SGM_OFFSET                                                       (1953)
  #define RTL8390_SDS4_5_XSG0_SR4_CFG_EN_LINK_SGM_MASK                                                         (0x1 << RTL8390_SDS4_5_XSG0_SR4_CFG_EN_LINK_SGM_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR4_CFG_SGM_CK_SEL_OFFSET                                                        (1952)
  #define RTL8390_SDS4_5_XSG0_SR4_CFG_SGM_CK_SEL_MASK                                                          (0x1 << RTL8390_SDS4_5_XSG0_SR4_CFG_SGM_CK_SEL_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR7_CFG_8B10B_NO_CREXT_OFFSET                                                    (1951)
  #define RTL8390_SDS4_5_XSG0_SR7_CFG_8B10B_NO_CREXT_MASK                                                      (0x1 << RTL8390_SDS4_5_XSG0_SR7_CFG_8B10B_NO_CREXT_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR7_CFG_NEG_CLKWR_A2D_OFFSET                                                     (1950)
  #define RTL8390_SDS4_5_XSG0_SR7_CFG_NEG_CLKWR_A2D_MASK                                                       (0x1 << RTL8390_SDS4_5_XSG0_SR7_CFG_NEG_CLKWR_A2D_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR7_CFG_MIIXF_TS1K_OFFSET                                                        (1949)
  #define RTL8390_SDS4_5_XSG0_SR7_CFG_MIIXF_TS1K_MASK                                                          (0x1 << RTL8390_SDS4_5_XSG0_SR7_CFG_MIIXF_TS1K_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR7_CFG_DLY_PRE8_OFFSET                                                          (1948)
  #define RTL8390_SDS4_5_XSG0_SR7_CFG_DLY_PRE8_MASK                                                            (0x1 << RTL8390_SDS4_5_XSG0_SR7_CFG_DLY_PRE8_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR7_CFG_GRXD_SEL_OFFSET                                                          (1947)
  #define RTL8390_SDS4_5_XSG0_SR7_CFG_GRXD_SEL_MASK                                                            (0x1 << RTL8390_SDS4_5_XSG0_SR7_CFG_GRXD_SEL_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR7_CFG_LPI_CMD_MII_OFFSET                                                       (1946)
  #define RTL8390_SDS4_5_XSG0_SR7_CFG_LPI_CMD_MII_MASK                                                         (0x1 << RTL8390_SDS4_5_XSG0_SR7_CFG_LPI_CMD_MII_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR7_CFG_MARK_RXSCR_ERR_OFFSET                                                    (1945)
  #define RTL8390_SDS4_5_XSG0_SR7_CFG_MARK_RXSCR_ERR_MASK                                                      (0x1 << RTL8390_SDS4_5_XSG0_SR7_CFG_MARK_RXSCR_ERR_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR7_CFG_MARK_TXSCR_ERR_OFFSET                                                    (1944)
  #define RTL8390_SDS4_5_XSG0_SR7_CFG_MARK_TXSCR_ERR_MASK                                                      (0x1 << RTL8390_SDS4_5_XSG0_SR7_CFG_MARK_TXSCR_ERR_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR7_BYP_START_OFFSET                                                             (1940)
  #define RTL8390_SDS4_5_XSG0_SR7_BYP_START_MASK                                                               (0xF << RTL8390_SDS4_5_XSG0_SR7_BYP_START_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR7_BYP_END_OFFSET                                                               (1936)
  #define RTL8390_SDS4_5_XSG0_SR7_BYP_END_MASK                                                                 (0xF << RTL8390_SDS4_5_XSG0_SR7_BYP_END_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR6_CFG_NO_GIGA_SCM_OFFSET                                                       (1935)
  #define RTL8390_SDS4_5_XSG0_SR6_CFG_NO_GIGA_SCM_MASK                                                         (0x1 << RTL8390_SDS4_5_XSG0_SR6_CFG_NO_GIGA_SCM_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR6_CFG_RE_SYNC_STYLE_OFFSET                                                     (1934)
  #define RTL8390_SDS4_5_XSG0_SR6_CFG_RE_SYNC_STYLE_MASK                                                       (0x1 << RTL8390_SDS4_5_XSG0_SR6_CFG_RE_SYNC_STYLE_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR6_CFG_SYNC_GAT_OFFSET                                                          (1933)
  #define RTL8390_SDS4_5_XSG0_SR6_CFG_SYNC_GAT_MASK                                                            (0x1 << RTL8390_SDS4_5_XSG0_SR6_CFG_SYNC_GAT_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR6_CFG_BYPSCR_XSG_OFFSET                                                        (1932)
  #define RTL8390_SDS4_5_XSG0_SR6_CFG_BYPSCR_XSG_MASK                                                          (0x1 << RTL8390_SDS4_5_XSG0_SR6_CFG_BYPSCR_XSG_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR6_RX_BYPSCR_OFFSET                                                             (1928)
  #define RTL8390_SDS4_5_XSG0_SR6_RX_BYPSCR_MASK                                                               (0xF << RTL8390_SDS4_5_XSG0_SR6_RX_BYPSCR_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR6_CFG_SLP_RQ_OFFSET                                                            (1924)
  #define RTL8390_SDS4_5_XSG0_SR6_CFG_SLP_RQ_MASK                                                              (0xF << RTL8390_SDS4_5_XSG0_SR6_CFG_SLP_RQ_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR6_TX_BYPSCR_OFFSET                                                             (1920)
  #define RTL8390_SDS4_5_XSG0_SR6_TX_BYPSCR_MASK                                                               (0xF << RTL8390_SDS4_5_XSG0_SR6_TX_BYPSCR_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR9_CFG_EEE_PROGRAM_0_OFFSET                                                     (1904)
  #define RTL8390_SDS4_5_XSG0_SR9_CFG_EEE_PROGRAM_0_MASK                                                       (0xFFFF << RTL8390_SDS4_5_XSG0_SR9_CFG_EEE_PROGRAM_0_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR8_CFG_EEE_PWRSAV_EN_OFFSET                                                     (1903)
  #define RTL8390_SDS4_5_XSG0_SR8_CFG_EEE_PWRSAV_EN_MASK                                                       (0x1 << RTL8390_SDS4_5_XSG0_SR8_CFG_EEE_PWRSAV_EN_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR8_REG_EEE_SDS_AN_OFFSET                                                        (1902)
  #define RTL8390_SDS4_5_XSG0_SR8_REG_EEE_SDS_AN_MASK                                                          (0x1 << RTL8390_SDS4_5_XSG0_SR8_REG_EEE_SDS_AN_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR8_REG_C3_TIMER_OFFSET                                                          (1899)
  #define RTL8390_SDS4_5_XSG0_SR8_REG_C3_TIMER_MASK                                                            (0x7 << RTL8390_SDS4_5_XSG0_SR8_REG_C3_TIMER_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR8_REG_C2_TIMER_OFFSET                                                          (1896)
  #define RTL8390_SDS4_5_XSG0_SR8_REG_C2_TIMER_MASK                                                            (0x7 << RTL8390_SDS4_5_XSG0_SR8_REG_C2_TIMER_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR8_REG_C1_TIMER_OFFSET                                                          (1893)
  #define RTL8390_SDS4_5_XSG0_SR8_REG_C1_TIMER_MASK                                                            (0x7 << RTL8390_SDS4_5_XSG0_SR8_REG_C1_TIMER_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR8_REG_C0_TIMER_OFFSET                                                          (1890)
  #define RTL8390_SDS4_5_XSG0_SR8_REG_C0_TIMER_MASK                                                            (0x7 << RTL8390_SDS4_5_XSG0_SR8_REG_C0_TIMER_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR8_CFG_MAC_C1_CHG_RESTC3_OFFSET                                                 (1889)
  #define RTL8390_SDS4_5_XSG0_SR8_CFG_MAC_C1_CHG_RESTC3_MASK                                                   (0x1 << RTL8390_SDS4_5_XSG0_SR8_CFG_MAC_C1_CHG_RESTC3_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR8_CFG_PHY_GO_C1_COND_SPC_OFFSET                                                (1888)
  #define RTL8390_SDS4_5_XSG0_SR8_CFG_PHY_GO_C1_COND_SPC_MASK                                                  (0x1 << RTL8390_SDS4_5_XSG0_SR8_CFG_PHY_GO_C1_COND_SPC_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR11_CFG_EEE_DBG_CNT_OFFSET                                                      (1872)
  #define RTL8390_SDS4_5_XSG0_SR11_CFG_EEE_DBG_CNT_MASK                                                        (0xFFFF << RTL8390_SDS4_5_XSG0_SR11_CFG_EEE_DBG_CNT_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR10_CFG_RG10X1512_OFFSET                                                        (1868)
  #define RTL8390_SDS4_5_XSG0_SR10_CFG_RG10X1512_MASK                                                          (0xF << RTL8390_SDS4_5_XSG0_SR10_CFG_RG10X1512_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR10_QSGMII_NO_DILE2_OFFSET                                                      (1867)
  #define RTL8390_SDS4_5_XSG0_SR10_QSGMII_NO_DILE2_MASK                                                        (0x1 << RTL8390_SDS4_5_XSG0_SR10_QSGMII_NO_DILE2_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR10_QSGMII_EEE_SEL_OFFSET                                                       (1866)
  #define RTL8390_SDS4_5_XSG0_SR10_QSGMII_EEE_SEL_MASK                                                         (0x1 << RTL8390_SDS4_5_XSG0_SR10_QSGMII_EEE_SEL_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR10_QSGMII_LPI_TX_EN_OFFSET                                                     (1865)
  #define RTL8390_SDS4_5_XSG0_SR10_QSGMII_LPI_TX_EN_MASK                                                       (0x1 << RTL8390_SDS4_5_XSG0_SR10_QSGMII_LPI_TX_EN_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR10_QSGMII_LPI_RX_EN_OFFSET                                                     (1864)
  #define RTL8390_SDS4_5_XSG0_SR10_QSGMII_LPI_RX_EN_MASK                                                       (0x1 << RTL8390_SDS4_5_XSG0_SR10_QSGMII_LPI_RX_EN_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR10_QSGMII_INB_EN_OFFSET                                                        (1863)
  #define RTL8390_SDS4_5_XSG0_SR10_QSGMII_INB_EN_MASK                                                          (0x1 << RTL8390_SDS4_5_XSG0_SR10_QSGMII_INB_EN_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR10_QSGMII_RXER_SEL_OFFSET                                                      (1862)
  #define RTL8390_SDS4_5_XSG0_SR10_QSGMII_RXER_SEL_MASK                                                        (0x1 << RTL8390_SDS4_5_XSG0_SR10_QSGMII_RXER_SEL_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR10_CFG_FAST_TIMER_OFFSET                                                       (1860)
  #define RTL8390_SDS4_5_XSG0_SR10_CFG_FAST_TIMER_MASK                                                         (0x3 << RTL8390_SDS4_5_XSG0_SR10_CFG_FAST_TIMER_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR10_EEE_LINK_FASTER_OFFSET                                                      (1856)
  #define RTL8390_SDS4_5_XSG0_SR10_EEE_LINK_FASTER_MASK                                                        (0xF << RTL8390_SDS4_5_XSG0_SR10_EEE_LINK_FASTER_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR13_SDS_LK_TIME_OFFSET                                                          (1848)
  #define RTL8390_SDS4_5_XSG0_SR13_SDS_LK_TIME_MASK                                                            (0xFF << RTL8390_SDS4_5_XSG0_SR13_SDS_LK_TIME_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR13_CFG_APXT_TMP_OFFSET                                                         (1840)
  #define RTL8390_SDS4_5_XSG0_SR13_CFG_APXT_TMP_MASK                                                           (0xFF << RTL8390_SDS4_5_XSG0_SR13_CFG_APXT_TMP_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR12_CFG_INB_TIMEOUT_OFFSET                                                      (1832)
  #define RTL8390_SDS4_5_XSG0_SR12_CFG_INB_TIMEOUT_MASK                                                        (0xFF << RTL8390_SDS4_5_XSG0_SR12_CFG_INB_TIMEOUT_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR12_ABILITY_OFFSET                                                              (1828)
  #define RTL8390_SDS4_5_XSG0_SR12_ABILITY_MASK                                                                (0xF << RTL8390_SDS4_5_XSG0_SR12_ABILITY_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR12_RDM_ALGOR_OFFSET                                                            (1827)
  #define RTL8390_SDS4_5_XSG0_SR12_RDM_ALGOR_MASK                                                              (0x1 << RTL8390_SDS4_5_XSG0_SR12_RDM_ALGOR_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR12_SD_DET_ALGOR_OFFSET                                                         (1826)
  #define RTL8390_SDS4_5_XSG0_SR12_SD_DET_ALGOR_MASK                                                           (0x1 << RTL8390_SDS4_5_XSG0_SR12_SD_DET_ALGOR_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR12_AUTO_DET_ALGOR_OFFSET                                                       (1825)
  #define RTL8390_SDS4_5_XSG0_SR12_AUTO_DET_ALGOR_MASK                                                         (0x1 << RTL8390_SDS4_5_XSG0_SR12_AUTO_DET_ALGOR_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR12_SEND_NP_ON_OFFSET                                                           (1824)
  #define RTL8390_SDS4_5_XSG0_SR12_SEND_NP_ON_MASK                                                             (0x1 << RTL8390_SDS4_5_XSG0_SR12_SEND_NP_ON_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR15_CFG_INBAND_MASTER_0_OFFSET                                                  (1808)
  #define RTL8390_SDS4_5_XSG0_SR15_CFG_INBAND_MASTER_0_MASK                                                    (0xFFFF << RTL8390_SDS4_5_XSG0_SR15_CFG_INBAND_MASTER_0_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR14_CFG_SPDUP_OFFSET                                                            (1807)
  #define RTL8390_SDS4_5_XSG0_SR14_CFG_SPDUP_MASK                                                              (0x1 << RTL8390_SDS4_5_XSG0_SR14_CFG_SPDUP_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR14_CFG_SPDUP_FIB100_OFFSET                                                     (1806)
  #define RTL8390_SDS4_5_XSG0_SR14_CFG_SPDUP_FIB100_MASK                                                       (0x1 << RTL8390_SDS4_5_XSG0_SR14_CFG_SPDUP_FIB100_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR14_CFG_RXSLEEP_TMROUT_OFFSET                                                   (1805)
  #define RTL8390_SDS4_5_XSG0_SR14_CFG_RXSLEEP_TMROUT_MASK                                                     (0x1 << RTL8390_SDS4_5_XSG0_SR14_CFG_RXSLEEP_TMROUT_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR14_SEL_CALIBOK_OFFSET                                                          (1804)
  #define RTL8390_SDS4_5_XSG0_SR14_SEL_CALIBOK_MASK                                                            (0x1 << RTL8390_SDS4_5_XSG0_SR14_SEL_CALIBOK_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR14_SEL_SDET_OFFSET                                                             (1803)
  #define RTL8390_SDS4_5_XSG0_SR14_SEL_SDET_MASK                                                               (0x1 << RTL8390_SDS4_5_XSG0_SR14_SEL_SDET_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR14_SEL_ANOK_OFFSET                                                             (1802)
  #define RTL8390_SDS4_5_XSG0_SR14_SEL_ANOK_MASK                                                               (0x1 << RTL8390_SDS4_5_XSG0_SR14_SEL_ANOK_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR14_CFG_SEL_ODD_BIT_OFFSET                                                      (1801)
  #define RTL8390_SDS4_5_XSG0_SR14_CFG_SEL_ODD_BIT_MASK                                                        (0x1 << RTL8390_SDS4_5_XSG0_SR14_CFG_SEL_ODD_BIT_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR14_CFG_FRC_LD_VALUE_OFFSET                                                     (1800)
  #define RTL8390_SDS4_5_XSG0_SR14_CFG_FRC_LD_VALUE_MASK                                                       (0x1 << RTL8390_SDS4_5_XSG0_SR14_CFG_FRC_LD_VALUE_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR14_CFG_FRC_LD_OFFSET                                                           (1799)
  #define RTL8390_SDS4_5_XSG0_SR14_CFG_FRC_LD_MASK                                                             (0x1 << RTL8390_SDS4_5_XSG0_SR14_CFG_FRC_LD_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR14_CFG_SGMI_CK1MS_EN_OFFSET                                                    (1798)
  #define RTL8390_SDS4_5_XSG0_SR14_CFG_SGMI_CK1MS_EN_MASK                                                      (0x1 << RTL8390_SDS4_5_XSG0_SR14_CFG_SGMI_CK1MS_EN_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR14_CFG_LINK_TMR_SGMII_SEL_OFFSET                                               (1795)
  #define RTL8390_SDS4_5_XSG0_SR14_CFG_LINK_TMR_SGMII_SEL_MASK                                                 (0x7 << RTL8390_SDS4_5_XSG0_SR14_CFG_LINK_TMR_SGMII_SEL_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR14_CFG_LINK_TMR_NORM_SEL_OFFSET                                                (1792)
  #define RTL8390_SDS4_5_XSG0_SR14_CFG_LINK_TMR_NORM_SEL_MASK                                                  (0x7 << RTL8390_SDS4_5_XSG0_SR14_CFG_LINK_TMR_NORM_SEL_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR17_MACRDVLD_OFFSET                                                             (1791)
  #define RTL8390_SDS4_5_XSG0_SR17_MACRDVLD_MASK                                                               (0x1 << RTL8390_SDS4_5_XSG0_SR17_MACRDVLD_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR17_MACRDABT_OFFSET                                                             (1790)
  #define RTL8390_SDS4_5_XSG0_SR17_MACRDABT_MASK                                                               (0x1 << RTL8390_SDS4_5_XSG0_SR17_MACRDABT_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR17_CFG_INBAND_MASTER_2_OFFSET                                                  (1776)
  #define RTL8390_SDS4_5_XSG0_SR17_CFG_INBAND_MASTER_2_MASK                                                    (0x3FFF << RTL8390_SDS4_5_XSG0_SR17_CFG_INBAND_MASTER_2_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR16_CFG_INBAND_MASTER_1_OFFSET                                                  (1760)
  #define RTL8390_SDS4_5_XSG0_SR16_CFG_INBAND_MASTER_1_MASK                                                    (0xFFFF << RTL8390_SDS4_5_XSG0_SR16_CFG_INBAND_MASTER_1_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR19_CFG_RSGP_TXCFG_MAC_OFFSET                                                   (1744)
  #define RTL8390_SDS4_5_XSG0_SR19_CFG_RSGP_TXCFG_MAC_MASK                                                     (0xFFFF << RTL8390_SDS4_5_XSG0_SR19_CFG_RSGP_TXCFG_MAC_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR18_CFG_RSGP_TXCFG_PHY_OFFSET                                                   (1728)
  #define RTL8390_SDS4_5_XSG0_SR18_CFG_RSGP_TXCFG_PHY_MASK                                                     (0xFFFF << RTL8390_SDS4_5_XSG0_SR18_CFG_RSGP_TXCFG_PHY_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR21_CFG_SGM_TXCFG_MAC_OFFSET                                                    (1712)
  #define RTL8390_SDS4_5_XSG0_SR21_CFG_SGM_TXCFG_MAC_MASK                                                      (0xFFFF << RTL8390_SDS4_5_XSG0_SR21_CFG_SGM_TXCFG_MAC_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR20_CFG_SGM_TXCFG_PHY_OFFSET                                                    (1696)
  #define RTL8390_SDS4_5_XSG0_SR20_CFG_SGM_TXCFG_PHY_MASK                                                      (0xFFFF << RTL8390_SDS4_5_XSG0_SR20_CFG_SGM_TXCFG_PHY_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR23_CFG_FIB2G_TXCFG_P1_OFFSET                                                   (1680)
  #define RTL8390_SDS4_5_XSG0_SR23_CFG_FIB2G_TXCFG_P1_MASK                                                     (0xFFFF << RTL8390_SDS4_5_XSG0_SR23_CFG_FIB2G_TXCFG_P1_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR22_CFG_FIB2G_TXCFG_P0_OFFSET                                                   (1664)
  #define RTL8390_SDS4_5_XSG0_SR22_CFG_FIB2G_TXCFG_P0_MASK                                                     (0xFFFF << RTL8390_SDS4_5_XSG0_SR22_CFG_FIB2G_TXCFG_P0_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR25_CFG_FIB2G_TXCFG_NP_P1_OFFSET                                                (1648)
  #define RTL8390_SDS4_5_XSG0_SR25_CFG_FIB2G_TXCFG_NP_P1_MASK                                                  (0xFFFF << RTL8390_SDS4_5_XSG0_SR25_CFG_FIB2G_TXCFG_NP_P1_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR24_CFG_FIB2G_TXCFG_NP_P0_OFFSET                                                (1632)
  #define RTL8390_SDS4_5_XSG0_SR24_CFG_FIB2G_TXCFG_NP_P0_MASK                                                  (0xFFFF << RTL8390_SDS4_5_XSG0_SR24_CFG_FIB2G_TXCFG_NP_P0_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR27_CFG_DBG_OUT_ECO1_OFFSET                                                     (1616)
  #define RTL8390_SDS4_5_XSG0_SR27_CFG_DBG_OUT_ECO1_MASK                                                       (0xFFFF << RTL8390_SDS4_5_XSG0_SR27_CFG_DBG_OUT_ECO1_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR26_IP_VERSION_OFFSET                                                           (1608)
  #define RTL8390_SDS4_5_XSG0_SR26_IP_VERSION_MASK                                                             (0xFF << RTL8390_SDS4_5_XSG0_SR26_IP_VERSION_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR26_SDS_MODE_OFFSET                                                             (1600)
  #define RTL8390_SDS4_5_XSG0_SR26_SDS_MODE_MASK                                                               (0xFF << RTL8390_SDS4_5_XSG0_SR26_SDS_MODE_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR29_CFG_SDS_DBG_OUT_0_OFFSET                                                    (1584)
  #define RTL8390_SDS4_5_XSG0_SR29_CFG_SDS_DBG_OUT_0_MASK                                                      (0xFFFF << RTL8390_SDS4_5_XSG0_SR29_CFG_SDS_DBG_OUT_0_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR28_CFG_PHY_GO_C2_COND_SPC_OFFSET                                               (1583)
  #define RTL8390_SDS4_5_XSG0_SR28_CFG_PHY_GO_C2_COND_SPC_MASK                                                 (0x1 << RTL8390_SDS4_5_XSG0_SR28_CFG_PHY_GO_C2_COND_SPC_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR28_CFG_ERRMSK_NOSIG_OFFSET                                                     (1582)
  #define RTL8390_SDS4_5_XSG0_SR28_CFG_ERRMSK_NOSIG_MASK                                                       (0x1 << RTL8390_SDS4_5_XSG0_SR28_CFG_ERRMSK_NOSIG_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR28_RM_LPK_EVEN_BITS_OFFSET                                                     (1581)
  #define RTL8390_SDS4_5_XSG0_SR28_RM_LPK_EVEN_BITS_MASK                                                       (0x1 << RTL8390_SDS4_5_XSG0_SR28_RM_LPK_EVEN_BITS_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR28_CFG_QSGMII_PARITY_CHK_OFFSET                                                (1580)
  #define RTL8390_SDS4_5_XSG0_SR28_CFG_QSGMII_PARITY_CHK_MASK                                                  (0x1 << RTL8390_SDS4_5_XSG0_SR28_CFG_QSGMII_PARITY_CHK_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR28_CFG_DBG_S0_OFFSET                                                           (1579)
  #define RTL8390_SDS4_5_XSG0_SR28_CFG_DBG_S0_MASK                                                             (0x1 << RTL8390_SDS4_5_XSG0_SR28_CFG_DBG_S0_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR28_CFG_SDS_DBG_EN_OFFSET                                                       (1578)
  #define RTL8390_SDS4_5_XSG0_SR28_CFG_SDS_DBG_EN_MASK                                                         (0x1 << RTL8390_SDS4_5_XSG0_SR28_CFG_SDS_DBG_EN_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR28_CFG_SDS_DBG_SEL_OFFSET                                                      (1568)
  #define RTL8390_SDS4_5_XSG0_SR28_CFG_SDS_DBG_SEL_MASK                                                        (0x3FF << RTL8390_SDS4_5_XSG0_SR28_CFG_SDS_DBG_SEL_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SR30_CFG_SDS_DBG_OUT_1_OFFSET                                                    (1536)
  #define RTL8390_SDS4_5_XSG0_SR30_CFG_SDS_DBG_OUT_1_MASK                                                      (0xFFFF << RTL8390_SDS4_5_XSG0_SR30_CFG_SDS_DBG_OUT_1_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SRE1_ANA_RG1X_OFFSET                                                             (1520)
  #define RTL8390_SDS4_5_XSG0_SRE1_ANA_RG1X_MASK                                                               (0xFFFF << RTL8390_SDS4_5_XSG0_SRE1_ANA_RG1X_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SRE0_ANA_RG0X_OFFSET                                                             (1504)
  #define RTL8390_SDS4_5_XSG0_SRE0_ANA_RG0X_MASK                                                               (0xFFFF << RTL8390_SDS4_5_XSG0_SRE0_ANA_RG0X_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SRE3_ANA_RG3X_OFFSET                                                             (1488)
  #define RTL8390_SDS4_5_XSG0_SRE3_ANA_RG3X_MASK                                                               (0xFFFF << RTL8390_SDS4_5_XSG0_SRE3_ANA_RG3X_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SRE2_ANA_RG2X_OFFSET                                                             (1472)
  #define RTL8390_SDS4_5_XSG0_SRE2_ANA_RG2X_MASK                                                               (0xFFFF << RTL8390_SDS4_5_XSG0_SRE2_ANA_RG2X_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SRE5_ANA_RG5X_OFFSET                                                             (1456)
  #define RTL8390_SDS4_5_XSG0_SRE5_ANA_RG5X_MASK                                                               (0xFFFF << RTL8390_SDS4_5_XSG0_SRE5_ANA_RG5X_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SRE4_ANA_RG4X_OFFSET                                                             (1440)
  #define RTL8390_SDS4_5_XSG0_SRE4_ANA_RG4X_MASK                                                               (0xFFFF << RTL8390_SDS4_5_XSG0_SRE4_ANA_RG4X_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SRE7_ANA_RG7X_OFFSET                                                             (1424)
  #define RTL8390_SDS4_5_XSG0_SRE7_ANA_RG7X_MASK                                                               (0xFFFF << RTL8390_SDS4_5_XSG0_SRE7_ANA_RG7X_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SRE6_ANA_RG6X_OFFSET                                                             (1408)
  #define RTL8390_SDS4_5_XSG0_SRE6_ANA_RG6X_MASK                                                               (0xFFFF << RTL8390_SDS4_5_XSG0_SRE6_ANA_RG6X_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SRE9_ANA_RG9X_OFFSET                                                             (1392)
  #define RTL8390_SDS4_5_XSG0_SRE9_ANA_RG9X_MASK                                                               (0xFFFF << RTL8390_SDS4_5_XSG0_SRE9_ANA_RG9X_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SRE8_ANA_RG8X_OFFSET                                                             (1376)
  #define RTL8390_SDS4_5_XSG0_SRE8_ANA_RG8X_MASK                                                               (0xFFFF << RTL8390_SDS4_5_XSG0_SRE8_ANA_RG8X_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SRE11_ANA_RG11X_OFFSET                                                           (1360)
  #define RTL8390_SDS4_5_XSG0_SRE11_ANA_RG11X_MASK                                                             (0xFFFF << RTL8390_SDS4_5_XSG0_SRE11_ANA_RG11X_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SRE10_ANA_RG10X_OFFSET                                                           (1344)
  #define RTL8390_SDS4_5_XSG0_SRE10_ANA_RG10X_MASK                                                             (0xFFFF << RTL8390_SDS4_5_XSG0_SRE10_ANA_RG10X_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SRE13_CFG_NEG_GTXC_OFFSET                                                        (1343)
  #define RTL8390_SDS4_5_XSG0_SRE13_CFG_NEG_GTXC_MASK                                                          (0x1 << RTL8390_SDS4_5_XSG0_SRE13_CFG_NEG_GTXC_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SRE13_CFG_LP_CNT_2_OFFSET                                                        (1339)
  #define RTL8390_SDS4_5_XSG0_SRE13_CFG_LP_CNT_2_MASK                                                          (0xF << RTL8390_SDS4_5_XSG0_SRE13_CFG_LP_CNT_2_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SRE13_CFG_EPON_SYNC_SM_OFFSET                                                    (1338)
  #define RTL8390_SDS4_5_XSG0_SRE13_CFG_EPON_SYNC_SM_MASK                                                      (0x1 << RTL8390_SDS4_5_XSG0_SRE13_CFG_EPON_SYNC_SM_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SRE13_CFG_DY_OFFSET                                                              (1328)
  #define RTL8390_SDS4_5_XSG0_SRE13_CFG_DY_MASK                                                                (0x3FF << RTL8390_SDS4_5_XSG0_SRE13_CFG_DY_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SRE12_ANA_RG12X_OFFSET                                                           (1315)
  #define RTL8390_SDS4_5_XSG0_SRE12_ANA_RG12X_MASK                                                             (0x1FFF << RTL8390_SDS4_5_XSG0_SRE12_ANA_RG12X_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SRE12_CFG_IPG_CNT_OFFSET                                                         (1312)
  #define RTL8390_SDS4_5_XSG0_SRE12_CFG_IPG_CNT_MASK                                                           (0x7 << RTL8390_SDS4_5_XSG0_SRE12_CFG_IPG_CNT_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SRE15_ANA_RG15X_OFFSET                                                           (1311)
  #define RTL8390_SDS4_5_XSG0_SRE15_ANA_RG15X_MASK                                                             (0x1 << RTL8390_SDS4_5_XSG0_SRE15_ANA_RG15X_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SRE15_CFG_LP_CNT_1_OFFSET                                                        (1307)
  #define RTL8390_SDS4_5_XSG0_SRE15_CFG_LP_CNT_1_MASK                                                          (0xF << RTL8390_SDS4_5_XSG0_SRE15_CFG_LP_CNT_1_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SRE15_CFG_EPON_OFFSET                                                            (1306)
  #define RTL8390_SDS4_5_XSG0_SRE15_CFG_EPON_MASK                                                              (0x1 << RTL8390_SDS4_5_XSG0_SRE15_CFG_EPON_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SRE15_CFG_DX_OFFSET                                                              (1296)
  #define RTL8390_SDS4_5_XSG0_SRE15_CFG_DX_MASK                                                                (0x3FF << RTL8390_SDS4_5_XSG0_SRE15_CFG_DX_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SRE14_ANA_RG14X_OFFSET                                                           (1280)
  #define RTL8390_SDS4_5_XSG0_SRE14_ANA_RG14X_MASK                                                             (0xFFFF << RTL8390_SDS4_5_XSG0_SRE14_ANA_RG14X_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SRE16_CFG_DY_8B_OFFSET                                                           (1256)
  #define RTL8390_SDS4_5_XSG0_SRE16_CFG_DY_8B_MASK                                                             (0xFF << RTL8390_SDS4_5_XSG0_SRE16_CFG_DY_8B_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SRE16_CFG_DX_8B_OFFSET                                                           (1248)
  #define RTL8390_SDS4_5_XSG0_SRE16_CFG_DX_8B_MASK                                                             (0xFF << RTL8390_SDS4_5_XSG0_SRE16_CFG_DX_8B_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SRE25_ALL_SYMBOLERR_CNT_OFFSET                                                   (1144)
  #define RTL8390_SDS4_5_XSG0_SRE25_ALL_SYMBOLERR_CNT_MASK                                                     (0xFF << RTL8390_SDS4_5_XSG0_SRE25_ALL_SYMBOLERR_CNT_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SRE25_MUX_SYMBOLERR_CNT_OFFSET                                                   (1136)
  #define RTL8390_SDS4_5_XSG0_SRE25_MUX_SYMBOLERR_CNT_MASK                                                     (0xFF << RTL8390_SDS4_5_XSG0_SRE25_MUX_SYMBOLERR_CNT_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SRE24_CFG_SD_H_OFFSET                                                            (1135)
  #define RTL8390_SDS4_5_XSG0_SRE24_CFG_SD_H_MASK                                                              (0x1 << RTL8390_SDS4_5_XSG0_SRE24_CFG_SD_H_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SRE24_CFG_RG24X14_OFFSET                                                         (1134)
  #define RTL8390_SDS4_5_XSG0_SRE24_CFG_RG24X14_MASK                                                           (0x1 << RTL8390_SDS4_5_XSG0_SRE24_CFG_RG24X14_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SRE24_CFG_HYSDET_OFFSET                                                          (1130)
  #define RTL8390_SDS4_5_XSG0_SRE24_CFG_HYSDET_MASK                                                            (0xF << RTL8390_SDS4_5_XSG0_SRE24_CFG_HYSDET_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SRE24_CFG_D2A_LPK_OFFSET                                                         (1129)
  #define RTL8390_SDS4_5_XSG0_SRE24_CFG_D2A_LPK_MASK                                                           (0x1 << RTL8390_SDS4_5_XSG0_SRE24_CFG_D2A_LPK_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SRE24_CFG_HAM_PTR_OFFSET                                                         (1128)
  #define RTL8390_SDS4_5_XSG0_SRE24_CFG_HAM_PTR_MASK                                                           (0x1 << RTL8390_SDS4_5_XSG0_SRE24_CFG_HAM_PTR_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SRE24_CFG_ENTX_OFFSET                                                            (1127)
  #define RTL8390_SDS4_5_XSG0_SRE24_CFG_ENTX_MASK                                                              (0x1 << RTL8390_SDS4_5_XSG0_SRE24_CFG_ENTX_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SRE24_CFG_CMALI_SIG_OFFSET                                                       (1126)
  #define RTL8390_SDS4_5_XSG0_SRE24_CFG_CMALI_SIG_MASK                                                         (0x1 << RTL8390_SDS4_5_XSG0_SRE24_CFG_CMALI_SIG_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SRE24_CFG_TMR_ALI_OFFSET                                                         (1123)
  #define RTL8390_SDS4_5_XSG0_SRE24_CFG_TMR_ALI_MASK                                                           (0x7 << RTL8390_SDS4_5_XSG0_SRE24_CFG_TMR_ALI_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SRE24_CFG_SYMBOLERR_CNT_OFFSET                                                   (1120)
  #define RTL8390_SDS4_5_XSG0_SRE24_CFG_SYMBOLERR_CNT_MASK                                                     (0x7 << RTL8390_SDS4_5_XSG0_SRE24_CFG_SYMBOLERR_CNT_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SRE27_CFG_DBG_STATUS_ECO_0_OFFSET                                                (1104)
  #define RTL8390_SDS4_5_XSG0_SRE27_CFG_DBG_STATUS_ECO_0_MASK                                                  (0xFFFF << RTL8390_SDS4_5_XSG0_SRE27_CFG_DBG_STATUS_ECO_0_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SRE26_P3LNKDOWNCNT_OFFSET                                                        (1100)
  #define RTL8390_SDS4_5_XSG0_SRE26_P3LNKDOWNCNT_MASK                                                          (0xF << RTL8390_SDS4_5_XSG0_SRE26_P3LNKDOWNCNT_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SRE26_P2LNKDOWNCNT_OFFSET                                                        (1096)
  #define RTL8390_SDS4_5_XSG0_SRE26_P2LNKDOWNCNT_MASK                                                          (0xF << RTL8390_SDS4_5_XSG0_SRE26_P2LNKDOWNCNT_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SRE26_P1LNKDOWNCNT_OFFSET                                                        (1092)
  #define RTL8390_SDS4_5_XSG0_SRE26_P1LNKDOWNCNT_MASK                                                          (0xF << RTL8390_SDS4_5_XSG0_SRE26_P1LNKDOWNCNT_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SRE26_P0LNKDOWNCNT_OFFSET                                                        (1088)
  #define RTL8390_SDS4_5_XSG0_SRE26_P0LNKDOWNCNT_MASK                                                          (0xF << RTL8390_SDS4_5_XSG0_SRE26_P0LNKDOWNCNT_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SRE29_CFG_DBG_STATUS_ECO_2_OFFSET                                                (1081)
  #define RTL8390_SDS4_5_XSG0_SRE29_CFG_DBG_STATUS_ECO_2_MASK                                                  (0x7F << RTL8390_SDS4_5_XSG0_SRE29_CFG_DBG_STATUS_ECO_2_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SRE29_SIGNOK_LAT_OFFSET                                                          (1080)
  #define RTL8390_SDS4_5_XSG0_SRE29_SIGNOK_LAT_MASK                                                            (0x1 << RTL8390_SDS4_5_XSG0_SRE29_SIGNOK_LAT_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SRE29_LINKOK_LAT_OFFSET                                                          (1076)
  #define RTL8390_SDS4_5_XSG0_SRE29_LINKOK_LAT_MASK                                                            (0xF << RTL8390_SDS4_5_XSG0_SRE29_LINKOK_LAT_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SRE29_SYNCOK_LAT_OFFSET                                                          (1072)
  #define RTL8390_SDS4_5_XSG0_SRE29_SYNCOK_LAT_MASK                                                            (0xF << RTL8390_SDS4_5_XSG0_SRE29_SYNCOK_LAT_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SRE28_CFG_DBG_STATUS_ECO_1_OFFSET                                                (1056)
  #define RTL8390_SDS4_5_XSG0_SRE28_CFG_DBG_STATUS_ECO_1_MASK                                                  (0xFFFF << RTL8390_SDS4_5_XSG0_SRE28_CFG_DBG_STATUS_ECO_1_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SRE30_CFG_DBG_STATUS_ECO_3_OFFSET                                                (1033)
  #define RTL8390_SDS4_5_XSG0_SRE30_CFG_DBG_STATUS_ECO_3_MASK                                                  (0x7F << RTL8390_SDS4_5_XSG0_SRE30_CFG_DBG_STATUS_ECO_3_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SRE30_SIGNOKSTAT_OFFSET                                                          (1032)
  #define RTL8390_SDS4_5_XSG0_SRE30_SIGNOKSTAT_MASK                                                            (0x1 << RTL8390_SDS4_5_XSG0_SRE30_SIGNOKSTAT_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SRE30_LINKOKSTAT_OFFSET                                                          (1028)
  #define RTL8390_SDS4_5_XSG0_SRE30_LINKOKSTAT_MASK                                                            (0xF << RTL8390_SDS4_5_XSG0_SRE30_LINKOKSTAT_OFFSET)
  #define RTL8390_SDS4_5_XSG0_SRE30_SYNCOKSTAT_OFFSET                                                          (1024)
  #define RTL8390_SDS4_5_XSG0_SRE30_SYNCOKSTAT_MASK                                                            (0xF << RTL8390_SDS4_5_XSG0_SRE30_SYNCOKSTAT_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FR1_CAPBILITY_OFFSET                                                             (1014)
  #define RTL8390_SDS4_5_XSG0_FR1_CAPBILITY_MASK                                                               (0x3FF << RTL8390_SDS4_5_XSG0_FR1_CAPBILITY_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FR1_AN_COMPLETE_OFFSET                                                           (1013)
  #define RTL8390_SDS4_5_XSG0_FR1_AN_COMPLETE_MASK                                                             (0x1 << RTL8390_SDS4_5_XSG0_FR1_AN_COMPLETE_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FR1_R_FAULT_OFFSET                                                               (1012)
  #define RTL8390_SDS4_5_XSG0_FR1_R_FAULT_MASK                                                                 (0x1 << RTL8390_SDS4_5_XSG0_FR1_R_FAULT_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FR1_NWAY_ABILITY_OFFSET                                                          (1011)
  #define RTL8390_SDS4_5_XSG0_FR1_NWAY_ABILITY_MASK                                                            (0x1 << RTL8390_SDS4_5_XSG0_FR1_NWAY_ABILITY_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FR1_LINK_STATUS_OFFSET                                                           (1010)
  #define RTL8390_SDS4_5_XSG0_FR1_LINK_STATUS_MASK                                                             (0x1 << RTL8390_SDS4_5_XSG0_FR1_LINK_STATUS_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FR1_JABBER_DETECT_OFFSET                                                         (1009)
  #define RTL8390_SDS4_5_XSG0_FR1_JABBER_DETECT_MASK                                                           (0x1 << RTL8390_SDS4_5_XSG0_FR1_JABBER_DETECT_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FR1_EXTENDED_CAPBILITY_OFFSET                                                    (1008)
  #define RTL8390_SDS4_5_XSG0_FR1_EXTENDED_CAPBILITY_MASK                                                      (0x1 << RTL8390_SDS4_5_XSG0_FR1_EXTENDED_CAPBILITY_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FR0_CFG_FIB_RST_OFFSET                                                           (1007)
  #define RTL8390_SDS4_5_XSG0_FR0_CFG_FIB_RST_MASK                                                             (0x1 << RTL8390_SDS4_5_XSG0_FR0_CFG_FIB_RST_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FR0_CFG_FIB_LPK_OFFSET                                                           (1006)
  #define RTL8390_SDS4_5_XSG0_FR0_CFG_FIB_LPK_MASK                                                             (0x1 << RTL8390_SDS4_5_XSG0_FR0_CFG_FIB_LPK_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FR0_CFG_FIB_SPD_RD_00_OFFSET                                                     (1005)
  #define RTL8390_SDS4_5_XSG0_FR0_CFG_FIB_SPD_RD_00_MASK                                                       (0x1 << RTL8390_SDS4_5_XSG0_FR0_CFG_FIB_SPD_RD_00_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FR0_CFG_FIB_ANEN_OFFSET                                                          (1004)
  #define RTL8390_SDS4_5_XSG0_FR0_CFG_FIB_ANEN_MASK                                                            (0x1 << RTL8390_SDS4_5_XSG0_FR0_CFG_FIB_ANEN_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FR0_CFG_FIB_PDOWN_OFFSET                                                         (1003)
  #define RTL8390_SDS4_5_XSG0_FR0_CFG_FIB_PDOWN_MASK                                                           (0x1 << RTL8390_SDS4_5_XSG0_FR0_CFG_FIB_PDOWN_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FR0_CFG_FIB_ISO_OFFSET                                                           (1002)
  #define RTL8390_SDS4_5_XSG0_FR0_CFG_FIB_ISO_MASK                                                             (0x1 << RTL8390_SDS4_5_XSG0_FR0_CFG_FIB_ISO_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FR0_CFG_FIB_RESTART_OFFSET                                                       (1001)
  #define RTL8390_SDS4_5_XSG0_FR0_CFG_FIB_RESTART_MASK                                                         (0x1 << RTL8390_SDS4_5_XSG0_FR0_CFG_FIB_RESTART_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FR0_CFG_FIB_FULLDUP_OFFSET                                                       (1000)
  #define RTL8390_SDS4_5_XSG0_FR0_CFG_FIB_FULLDUP_MASK                                                         (0x1 << RTL8390_SDS4_5_XSG0_FR0_CFG_FIB_FULLDUP_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FR0_CFG_FIB_SPD_RD_01_OFFSET                                                     (998)
  #define RTL8390_SDS4_5_XSG0_FR0_CFG_FIB_SPD_RD_01_MASK                                                       (0x1 << RTL8390_SDS4_5_XSG0_FR0_CFG_FIB_SPD_RD_01_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FR0_CFG_FIB_FRCTX_OFFSET                                                         (997)
  #define RTL8390_SDS4_5_XSG0_FR0_CFG_FIB_FRCTX_MASK                                                           (0x1 << RTL8390_SDS4_5_XSG0_FR0_CFG_FIB_FRCTX_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FR3_REALTEK_OUI_0500_OFFSET                                                      (986)
  #define RTL8390_SDS4_5_XSG0_FR3_REALTEK_OUI_0500_MASK                                                        (0x3F << RTL8390_SDS4_5_XSG0_FR3_REALTEK_OUI_0500_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FR3_MODEL_NO_0500_OFFSET                                                         (980)
  #define RTL8390_SDS4_5_XSG0_FR3_MODEL_NO_0500_MASK                                                           (0x3F << RTL8390_SDS4_5_XSG0_FR3_MODEL_NO_0500_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FR3_REVISION_NO_0300_OFFSET                                                      (976)
  #define RTL8390_SDS4_5_XSG0_FR3_REVISION_NO_0300_MASK                                                        (0xF << RTL8390_SDS4_5_XSG0_FR3_REVISION_NO_0300_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FR2_REALTEK_OUI_2106_OFFSET                                                      (960)
  #define RTL8390_SDS4_5_XSG0_FR2_REALTEK_OUI_2106_MASK                                                        (0xFFFF << RTL8390_SDS4_5_XSG0_FR2_REALTEK_OUI_2106_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FR5_RX_CFG_REG_OFFSET                                                            (944)
  #define RTL8390_SDS4_5_XSG0_FR5_RX_CFG_REG_MASK                                                              (0xFFFF << RTL8390_SDS4_5_XSG0_FR5_RX_CFG_REG_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FR4_TX_CFG_REG_OFFSET                                                            (928)
  #define RTL8390_SDS4_5_XSG0_FR4_TX_CFG_REG_MASK                                                              (0xFFFF << RTL8390_SDS4_5_XSG0_FR4_TX_CFG_REG_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FR7_MR_NP_TX_OFFSET                                                              (912)
  #define RTL8390_SDS4_5_XSG0_FR7_MR_NP_TX_MASK                                                                (0xFFFF << RTL8390_SDS4_5_XSG0_FR7_MR_NP_TX_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FR6_FIB_NP_EN_OFFSET                                                             (898)
  #define RTL8390_SDS4_5_XSG0_FR6_FIB_NP_EN_MASK                                                               (0x1 << RTL8390_SDS4_5_XSG0_FR6_FIB_NP_EN_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FR6_RXPAGE_OFFSET                                                                (897)
  #define RTL8390_SDS4_5_XSG0_FR6_RXPAGE_MASK                                                                  (0x1 << RTL8390_SDS4_5_XSG0_FR6_RXPAGE_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FR8_MR_NP_RX_OFFSET                                                              (864)
  #define RTL8390_SDS4_5_XSG0_FR8_MR_NP_RX_MASK                                                                (0xFFFF << RTL8390_SDS4_5_XSG0_FR8_MR_NP_RX_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FR13_INDR_FUNC_OFFSET                                                            (830)
  #define RTL8390_SDS4_5_XSG0_FR13_INDR_FUNC_MASK                                                              (0x3 << RTL8390_SDS4_5_XSG0_FR13_INDR_FUNC_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FR13_DUMMY_REG13_1305_OFFSET                                                     (821)
  #define RTL8390_SDS4_5_XSG0_FR13_DUMMY_REG13_1305_MASK                                                       (0x1FF << RTL8390_SDS4_5_XSG0_FR13_DUMMY_REG13_1305_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FR13_INDR_DEVAD_OFFSET                                                           (816)
  #define RTL8390_SDS4_5_XSG0_FR13_INDR_DEVAD_MASK                                                             (0x1F << RTL8390_SDS4_5_XSG0_FR13_INDR_DEVAD_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FR14_MMDRDBUS_OFFSET                                                             (768)
  #define RTL8390_SDS4_5_XSG0_FR14_MMDRDBUS_MASK                                                               (0xFFFF << RTL8390_SDS4_5_XSG0_FR14_MMDRDBUS_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FR17_ANA_RG3X_OFFSET                                                             (752)
  #define RTL8390_SDS4_5_XSG0_FR17_ANA_RG3X_MASK                                                               (0xFFFF << RTL8390_SDS4_5_XSG0_FR17_ANA_RG3X_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FR16_ANA_RG2X_OFFSET                                                             (736)
  #define RTL8390_SDS4_5_XSG0_FR16_ANA_RG2X_MASK                                                               (0xFFFF << RTL8390_SDS4_5_XSG0_FR16_ANA_RG2X_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FR19_ANA_RG5X_OFFSET                                                             (720)
  #define RTL8390_SDS4_5_XSG0_FR19_ANA_RG5X_MASK                                                               (0xFFFF << RTL8390_SDS4_5_XSG0_FR19_ANA_RG5X_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FR18_ANA_RG4X_OFFSET                                                             (704)
  #define RTL8390_SDS4_5_XSG0_FR18_ANA_RG4X_MASK                                                               (0xFFFF << RTL8390_SDS4_5_XSG0_FR18_ANA_RG4X_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FR21_ANA_RG7X_OFFSET                                                             (688)
  #define RTL8390_SDS4_5_XSG0_FR21_ANA_RG7X_MASK                                                               (0xFFFF << RTL8390_SDS4_5_XSG0_FR21_ANA_RG7X_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FR20_ANA_RG6X_OFFSET                                                             (672)
  #define RTL8390_SDS4_5_XSG0_FR20_ANA_RG6X_MASK                                                               (0xFFFF << RTL8390_SDS4_5_XSG0_FR20_ANA_RG6X_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FR23_QSGM_TXCFG_MAC_OFFSET                                                       (656)
  #define RTL8390_SDS4_5_XSG0_FR23_QSGM_TXCFG_MAC_MASK                                                         (0xFFFF << RTL8390_SDS4_5_XSG0_FR23_QSGM_TXCFG_MAC_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FR22_QSGM_TXCFG_PHY_OFFSET                                                       (640)
  #define RTL8390_SDS4_5_XSG0_FR22_QSGM_TXCFG_PHY_MASK                                                         (0xFFFF << RTL8390_SDS4_5_XSG0_FR22_QSGM_TXCFG_PHY_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FR25_ANA_RG13X_OFFSET                                                            (624)
  #define RTL8390_SDS4_5_XSG0_FR25_ANA_RG13X_MASK                                                              (0xFFFF << RTL8390_SDS4_5_XSG0_FR25_ANA_RG13X_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FR24_ANA_RG12X_OFFSET                                                            (608)
  #define RTL8390_SDS4_5_XSG0_FR24_ANA_RG12X_MASK                                                              (0xFFFF << RTL8390_SDS4_5_XSG0_FR24_ANA_RG12X_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FR27_ANA_RG15X_OFFSET                                                            (592)
  #define RTL8390_SDS4_5_XSG0_FR27_ANA_RG15X_MASK                                                              (0xFFFF << RTL8390_SDS4_5_XSG0_FR27_ANA_RG15X_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FR29_CFG_AUTO_DET_ON_OFFSET                                                      (575)
  #define RTL8390_SDS4_5_XSG0_FR29_CFG_AUTO_DET_ON_MASK                                                        (0x1 << RTL8390_SDS4_5_XSG0_FR29_CFG_AUTO_DET_ON_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FR29_CFG_TOUT_MAX_OFFSET                                                         (569)
  #define RTL8390_SDS4_5_XSG0_FR29_CFG_TOUT_MAX_MASK                                                           (0x3F << RTL8390_SDS4_5_XSG0_FR29_CFG_TOUT_MAX_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FR29_CFG_STATE_TMR_OFFSET                                                        (565)
  #define RTL8390_SDS4_5_XSG0_FR29_CFG_STATE_TMR_MASK                                                          (0xF << RTL8390_SDS4_5_XSG0_FR29_CFG_STATE_TMR_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FR29_CFG_TEST_TMR_OFFSET                                                         (560)
  #define RTL8390_SDS4_5_XSG0_FR29_CFG_TEST_TMR_MASK                                                           (0x1F << RTL8390_SDS4_5_XSG0_FR29_CFG_TEST_TMR_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FR28_CFG_CONS1_MAX_OFFSET                                                        (556)
  #define RTL8390_SDS4_5_XSG0_FR28_CFG_CONS1_MAX_MASK                                                          (0xF << RTL8390_SDS4_5_XSG0_FR28_CFG_CONS1_MAX_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FR28_CFG_CONS0_MAX_OFFSET                                                        (552)
  #define RTL8390_SDS4_5_XSG0_FR28_CFG_CONS0_MAX_MASK                                                          (0xF << RTL8390_SDS4_5_XSG0_FR28_CFG_CONS0_MAX_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FR28_CFG_CNT_MIN_OFFSET                                                          (544)
  #define RTL8390_SDS4_5_XSG0_FR28_CFG_CNT_MIN_MASK                                                            (0xFF << RTL8390_SDS4_5_XSG0_FR28_CFG_CNT_MIN_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FR30_CFG_RG30X1512_OFFSET                                                        (524)
  #define RTL8390_SDS4_5_XSG0_FR30_CFG_RG30X1512_MASK                                                          (0xF << RTL8390_SDS4_5_XSG0_FR30_CFG_RG30X1512_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FR30_CFG_STATMR_LEVEL_OFFSET                                                     (523)
  #define RTL8390_SDS4_5_XSG0_FR30_CFG_STATMR_LEVEL_MASK                                                       (0x1 << RTL8390_SDS4_5_XSG0_FR30_CFG_STATMR_LEVEL_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FR30_CFG_CNTEN_OFFSET                                                            (522)
  #define RTL8390_SDS4_5_XSG0_FR30_CFG_CNTEN_MASK                                                              (0x1 << RTL8390_SDS4_5_XSG0_FR30_CFG_CNTEN_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FR30_CFG_CONSEN_OFFSET                                                           (521)
  #define RTL8390_SDS4_5_XSG0_FR30_CFG_CONSEN_MASK                                                             (0x1 << RTL8390_SDS4_5_XSG0_FR30_CFG_CONSEN_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FR30_CFG_STATMR_EN_OFFSET                                                        (520)
  #define RTL8390_SDS4_5_XSG0_FR30_CFG_STATMR_EN_MASK                                                          (0x1 << RTL8390_SDS4_5_XSG0_FR30_CFG_STATMR_EN_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FR30_CFG_LNK_ON_TMR_OFFSET                                                       (512)
  #define RTL8390_SDS4_5_XSG0_FR30_CFG_LNK_ON_TMR_MASK                                                         (0xFF << RTL8390_SDS4_5_XSG0_FR30_CFG_LNK_ON_TMR_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FRE1_CAPBILITY_OFFSET                                                            (502)
  #define RTL8390_SDS4_5_XSG0_FRE1_CAPBILITY_MASK                                                              (0x3FF << RTL8390_SDS4_5_XSG0_FRE1_CAPBILITY_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FRE1_AN_COMPLETE_OFFSET                                                          (501)
  #define RTL8390_SDS4_5_XSG0_FRE1_AN_COMPLETE_MASK                                                            (0x1 << RTL8390_SDS4_5_XSG0_FRE1_AN_COMPLETE_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FRE1_R_FAULT_OFFSET                                                              (500)
  #define RTL8390_SDS4_5_XSG0_FRE1_R_FAULT_MASK                                                                (0x1 << RTL8390_SDS4_5_XSG0_FRE1_R_FAULT_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FRE1_NWAY_ABILITY_OFFSET                                                         (499)
  #define RTL8390_SDS4_5_XSG0_FRE1_NWAY_ABILITY_MASK                                                           (0x1 << RTL8390_SDS4_5_XSG0_FRE1_NWAY_ABILITY_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FRE1_LINK_STATUS_OFFSET                                                          (498)
  #define RTL8390_SDS4_5_XSG0_FRE1_LINK_STATUS_MASK                                                            (0x1 << RTL8390_SDS4_5_XSG0_FRE1_LINK_STATUS_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FRE1_JABBER_DETECT_OFFSET                                                        (497)
  #define RTL8390_SDS4_5_XSG0_FRE1_JABBER_DETECT_MASK                                                          (0x1 << RTL8390_SDS4_5_XSG0_FRE1_JABBER_DETECT_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FRE1_EXTENDED_CAPBILITY_OFFSET                                                   (496)
  #define RTL8390_SDS4_5_XSG0_FRE1_EXTENDED_CAPBILITY_MASK                                                     (0x1 << RTL8390_SDS4_5_XSG0_FRE1_EXTENDED_CAPBILITY_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FRE0_CFG_FIB_RST_OFFSET                                                          (495)
  #define RTL8390_SDS4_5_XSG0_FRE0_CFG_FIB_RST_MASK                                                            (0x1 << RTL8390_SDS4_5_XSG0_FRE0_CFG_FIB_RST_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FRE0_CFG_FIB_LPK_OFFSET                                                          (494)
  #define RTL8390_SDS4_5_XSG0_FRE0_CFG_FIB_LPK_MASK                                                            (0x1 << RTL8390_SDS4_5_XSG0_FRE0_CFG_FIB_LPK_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FRE0_CFG_FIB_SPD_RD_00_OFFSET                                                    (493)
  #define RTL8390_SDS4_5_XSG0_FRE0_CFG_FIB_SPD_RD_00_MASK                                                      (0x1 << RTL8390_SDS4_5_XSG0_FRE0_CFG_FIB_SPD_RD_00_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FRE0_CFG_FIB_ANEN_OFFSET                                                         (492)
  #define RTL8390_SDS4_5_XSG0_FRE0_CFG_FIB_ANEN_MASK                                                           (0x1 << RTL8390_SDS4_5_XSG0_FRE0_CFG_FIB_ANEN_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FRE0_CFG_FIB_PDOWN_OFFSET                                                        (491)
  #define RTL8390_SDS4_5_XSG0_FRE0_CFG_FIB_PDOWN_MASK                                                          (0x1 << RTL8390_SDS4_5_XSG0_FRE0_CFG_FIB_PDOWN_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FRE0_CFG_FIB_ISO_OFFSET                                                          (490)
  #define RTL8390_SDS4_5_XSG0_FRE0_CFG_FIB_ISO_MASK                                                            (0x1 << RTL8390_SDS4_5_XSG0_FRE0_CFG_FIB_ISO_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FRE0_CFG_FIB_RESTART_OFFSET                                                      (489)
  #define RTL8390_SDS4_5_XSG0_FRE0_CFG_FIB_RESTART_MASK                                                        (0x1 << RTL8390_SDS4_5_XSG0_FRE0_CFG_FIB_RESTART_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FRE0_CFG_FIB_FULLDUP_OFFSET                                                      (488)
  #define RTL8390_SDS4_5_XSG0_FRE0_CFG_FIB_FULLDUP_MASK                                                        (0x1 << RTL8390_SDS4_5_XSG0_FRE0_CFG_FIB_FULLDUP_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FRE0_CFG_FIB_SPD_RD_01_OFFSET                                                    (486)
  #define RTL8390_SDS4_5_XSG0_FRE0_CFG_FIB_SPD_RD_01_MASK                                                      (0x1 << RTL8390_SDS4_5_XSG0_FRE0_CFG_FIB_SPD_RD_01_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FRE0_CFG_FIB_FRCTX_OFFSET                                                        (485)
  #define RTL8390_SDS4_5_XSG0_FRE0_CFG_FIB_FRCTX_MASK                                                          (0x1 << RTL8390_SDS4_5_XSG0_FRE0_CFG_FIB_FRCTX_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FRE3_REALTEK_OUI_0500_OFFSET                                                     (474)
  #define RTL8390_SDS4_5_XSG0_FRE3_REALTEK_OUI_0500_MASK                                                       (0x3F << RTL8390_SDS4_5_XSG0_FRE3_REALTEK_OUI_0500_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FRE3_MODEL_NO_0500_OFFSET                                                        (468)
  #define RTL8390_SDS4_5_XSG0_FRE3_MODEL_NO_0500_MASK                                                          (0x3F << RTL8390_SDS4_5_XSG0_FRE3_MODEL_NO_0500_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FRE3_REVISION_NO_0300_OFFSET                                                     (464)
  #define RTL8390_SDS4_5_XSG0_FRE3_REVISION_NO_0300_MASK                                                       (0xF << RTL8390_SDS4_5_XSG0_FRE3_REVISION_NO_0300_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FRE2_REALTEK_OUI_2106_OFFSET                                                     (448)
  #define RTL8390_SDS4_5_XSG0_FRE2_REALTEK_OUI_2106_MASK                                                       (0xFFFF << RTL8390_SDS4_5_XSG0_FRE2_REALTEK_OUI_2106_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FRE5_RX_CFG_REG_OFFSET                                                           (432)
  #define RTL8390_SDS4_5_XSG0_FRE5_RX_CFG_REG_MASK                                                             (0xFFFF << RTL8390_SDS4_5_XSG0_FRE5_RX_CFG_REG_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FRE4_TX_CFG_REG_OFFSET                                                           (416)
  #define RTL8390_SDS4_5_XSG0_FRE4_TX_CFG_REG_MASK                                                             (0xFFFF << RTL8390_SDS4_5_XSG0_FRE4_TX_CFG_REG_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FRE7_MR_NP_TX_OFFSET                                                             (400)
  #define RTL8390_SDS4_5_XSG0_FRE7_MR_NP_TX_MASK                                                               (0xFFFF << RTL8390_SDS4_5_XSG0_FRE7_MR_NP_TX_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FRE6_FIB_NP_EN_OFFSET                                                            (386)
  #define RTL8390_SDS4_5_XSG0_FRE6_FIB_NP_EN_MASK                                                              (0x1 << RTL8390_SDS4_5_XSG0_FRE6_FIB_NP_EN_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FRE6_RXPAGE_OFFSET                                                               (385)
  #define RTL8390_SDS4_5_XSG0_FRE6_RXPAGE_MASK                                                                 (0x1 << RTL8390_SDS4_5_XSG0_FRE6_RXPAGE_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FRE8_MR_NP_RX_OFFSET                                                             (352)
  #define RTL8390_SDS4_5_XSG0_FRE8_MR_NP_RX_MASK                                                               (0xFFFF << RTL8390_SDS4_5_XSG0_FRE8_MR_NP_RX_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FRE13_INDR_FUNC_OFFSET                                                           (318)
  #define RTL8390_SDS4_5_XSG0_FRE13_INDR_FUNC_MASK                                                             (0x3 << RTL8390_SDS4_5_XSG0_FRE13_INDR_FUNC_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FRE13_DUMMY_REG13_1305_OFFSET                                                    (309)
  #define RTL8390_SDS4_5_XSG0_FRE13_DUMMY_REG13_1305_MASK                                                      (0x1FF << RTL8390_SDS4_5_XSG0_FRE13_DUMMY_REG13_1305_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FRE13_INDR_DEVAD_OFFSET                                                          (304)
  #define RTL8390_SDS4_5_XSG0_FRE13_INDR_DEVAD_MASK                                                            (0x1F << RTL8390_SDS4_5_XSG0_FRE13_INDR_DEVAD_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FRE14_MMDRDBUS_OFFSET                                                            (256)
  #define RTL8390_SDS4_5_XSG0_FRE14_MMDRDBUS_MASK                                                              (0xFFFF << RTL8390_SDS4_5_XSG0_FRE14_MMDRDBUS_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FRE17_DUMMY_REG17_1505_OFFSET                                                    (245)
  #define RTL8390_SDS4_5_XSG0_FRE17_DUMMY_REG17_1505_MASK                                                      (0x7FF << RTL8390_SDS4_5_XSG0_FRE17_DUMMY_REG17_1505_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FRE17_EEE_RSG_FIB100_OFFSET                                                      (244)
  #define RTL8390_SDS4_5_XSG0_FRE17_EEE_RSG_FIB100_MASK                                                        (0x1 << RTL8390_SDS4_5_XSG0_FRE17_EEE_RSG_FIB100_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FRE17_EEE_STD_FIB100_OFFSET                                                      (243)
  #define RTL8390_SDS4_5_XSG0_FRE17_EEE_STD_FIB100_MASK                                                        (0x1 << RTL8390_SDS4_5_XSG0_FRE17_EEE_STD_FIB100_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FRE17_C1_PWRSAV_EN_FIB100_OFFSET                                                 (242)
  #define RTL8390_SDS4_5_XSG0_FRE17_C1_PWRSAV_EN_FIB100_MASK                                                   (0x1 << RTL8390_SDS4_5_XSG0_FRE17_C1_PWRSAV_EN_FIB100_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FRE17_C2_PWRSAV_EN_FIB100_OFFSET                                                 (241)
  #define RTL8390_SDS4_5_XSG0_FRE17_C2_PWRSAV_EN_FIB100_MASK                                                   (0x1 << RTL8390_SDS4_5_XSG0_FRE17_C2_PWRSAV_EN_FIB100_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FRE17_EEE_QUIET_FIB100_OFFSET                                                    (240)
  #define RTL8390_SDS4_5_XSG0_FRE17_EEE_QUIET_FIB100_MASK                                                      (0x1 << RTL8390_SDS4_5_XSG0_FRE17_EEE_QUIET_FIB100_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FRE16_DUMMY_REG16_15_OFFSET                                                      (239)
  #define RTL8390_SDS4_5_XSG0_FRE16_DUMMY_REG16_15_MASK                                                        (0x1 << RTL8390_SDS4_5_XSG0_FRE16_DUMMY_REG16_15_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FRE16_EEE_RSG_FIB1G_OFFSET                                                       (238)
  #define RTL8390_SDS4_5_XSG0_FRE16_EEE_RSG_FIB1G_MASK                                                         (0x1 << RTL8390_SDS4_5_XSG0_FRE16_EEE_RSG_FIB1G_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FRE16_EEE_STD_FIB1G_OFFSET                                                       (237)
  #define RTL8390_SDS4_5_XSG0_FRE16_EEE_STD_FIB1G_MASK                                                         (0x1 << RTL8390_SDS4_5_XSG0_FRE16_EEE_STD_FIB1G_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FRE16_C1_PWRSAV_EN_FIB1G_OFFSET                                                  (236)
  #define RTL8390_SDS4_5_XSG0_FRE16_C1_PWRSAV_EN_FIB1G_MASK                                                    (0x1 << RTL8390_SDS4_5_XSG0_FRE16_C1_PWRSAV_EN_FIB1G_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FRE16_C2_PWRSAV_EN_FIB1G_OFFSET                                                  (235)
  #define RTL8390_SDS4_5_XSG0_FRE16_C2_PWRSAV_EN_FIB1G_MASK                                                    (0x1 << RTL8390_SDS4_5_XSG0_FRE16_C2_PWRSAV_EN_FIB1G_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FRE16_EEE_QUIET_FIB1G_OFFSET                                                     (234)
  #define RTL8390_SDS4_5_XSG0_FRE16_EEE_QUIET_FIB1G_MASK                                                       (0x1 << RTL8390_SDS4_5_XSG0_FRE16_EEE_QUIET_FIB1G_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FRE16_EEE_RSG_QSGP_OFFSET                                                        (233)
  #define RTL8390_SDS4_5_XSG0_FRE16_EEE_RSG_QSGP_MASK                                                          (0x1 << RTL8390_SDS4_5_XSG0_FRE16_EEE_RSG_QSGP_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FRE16_EEE_STD_QSGP_OFFSET                                                        (232)
  #define RTL8390_SDS4_5_XSG0_FRE16_EEE_STD_QSGP_MASK                                                          (0x1 << RTL8390_SDS4_5_XSG0_FRE16_EEE_STD_QSGP_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FRE16_C1_PWRSAV_EN_QSGP_OFFSET                                                   (231)
  #define RTL8390_SDS4_5_XSG0_FRE16_C1_PWRSAV_EN_QSGP_MASK                                                     (0x1 << RTL8390_SDS4_5_XSG0_FRE16_C1_PWRSAV_EN_QSGP_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FRE16_C2_PWRSAV_EN_QSGP_OFFSET                                                   (230)
  #define RTL8390_SDS4_5_XSG0_FRE16_C2_PWRSAV_EN_QSGP_MASK                                                     (0x1 << RTL8390_SDS4_5_XSG0_FRE16_C2_PWRSAV_EN_QSGP_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FRE16_EEE_QUIET_QSGP_OFFSET                                                      (229)
  #define RTL8390_SDS4_5_XSG0_FRE16_EEE_QUIET_QSGP_MASK                                                        (0x1 << RTL8390_SDS4_5_XSG0_FRE16_EEE_QUIET_QSGP_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FRE16_EEE_RSG_RSGP_OFFSET                                                        (228)
  #define RTL8390_SDS4_5_XSG0_FRE16_EEE_RSG_RSGP_MASK                                                          (0x1 << RTL8390_SDS4_5_XSG0_FRE16_EEE_RSG_RSGP_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FRE16_EEE_STD_RSGP_OFFSET                                                        (227)
  #define RTL8390_SDS4_5_XSG0_FRE16_EEE_STD_RSGP_MASK                                                          (0x1 << RTL8390_SDS4_5_XSG0_FRE16_EEE_STD_RSGP_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FRE16_C1_PWRSAV_EN_RSGP_OFFSET                                                   (226)
  #define RTL8390_SDS4_5_XSG0_FRE16_C1_PWRSAV_EN_RSGP_MASK                                                     (0x1 << RTL8390_SDS4_5_XSG0_FRE16_C1_PWRSAV_EN_RSGP_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FRE16_C2_PWRSAV_EN_RSGP_OFFSET                                                   (225)
  #define RTL8390_SDS4_5_XSG0_FRE16_C2_PWRSAV_EN_RSGP_MASK                                                     (0x1 << RTL8390_SDS4_5_XSG0_FRE16_C2_PWRSAV_EN_RSGP_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FRE16_EEE_QUIET_RSGP_OFFSET                                                      (224)
  #define RTL8390_SDS4_5_XSG0_FRE16_EEE_QUIET_RSGP_MASK                                                        (0x1 << RTL8390_SDS4_5_XSG0_FRE16_EEE_QUIET_RSGP_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FRE19_CFG_TX_MODE_OFFSET                                                         (222)
  #define RTL8390_SDS4_5_XSG0_FRE19_CFG_TX_MODE_MASK                                                           (0x3 << RTL8390_SDS4_5_XSG0_FRE19_CFG_TX_MODE_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FRE19_DET_IDLE32_DIS_OFFSET                                                      (221)
  #define RTL8390_SDS4_5_XSG0_FRE19_DET_IDLE32_DIS_MASK                                                        (0x1 << RTL8390_SDS4_5_XSG0_FRE19_DET_IDLE32_DIS_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FRE19_DET_CG_DIS_OFFSET                                                          (220)
  #define RTL8390_SDS4_5_XSG0_FRE19_DET_CG_DIS_MASK                                                            (0x1 << RTL8390_SDS4_5_XSG0_FRE19_DET_CG_DIS_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FRE19_CFG_LINK_OK_SEL_OFFSET                                                     (219)
  #define RTL8390_SDS4_5_XSG0_FRE19_CFG_LINK_OK_SEL_MASK                                                       (0x1 << RTL8390_SDS4_5_XSG0_FRE19_CFG_LINK_OK_SEL_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FRE19_RX_TS_TIMER_OFFSET                                                         (217)
  #define RTL8390_SDS4_5_XSG0_FRE19_RX_TS_TIMER_MASK                                                           (0x3 << RTL8390_SDS4_5_XSG0_FRE19_RX_TS_TIMER_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FRE19_RX_WF_TIMER_OFFSET                                                         (214)
  #define RTL8390_SDS4_5_XSG0_FRE19_RX_WF_TIMER_MASK                                                           (0x7 << RTL8390_SDS4_5_XSG0_FRE19_RX_WF_TIMER_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FRE19_RX_TW_TIMER_OFFSET                                                         (211)
  #define RTL8390_SDS4_5_XSG0_FRE19_RX_TW_TIMER_MASK                                                           (0x7 << RTL8390_SDS4_5_XSG0_FRE19_RX_TW_TIMER_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FRE19_RX_TQ_TIMER_OFFSET                                                         (208)
  #define RTL8390_SDS4_5_XSG0_FRE19_RX_TQ_TIMER_MASK                                                           (0x7 << RTL8390_SDS4_5_XSG0_FRE19_RX_TQ_TIMER_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FRE18_DUMMY_REG18_1509_OFFSET                                                    (201)
  #define RTL8390_SDS4_5_XSG0_FRE18_DUMMY_REG18_1509_MASK                                                      (0x7F << RTL8390_SDS4_5_XSG0_FRE18_DUMMY_REG18_1509_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FRE18_TX_TR_TIMER_OFFSET                                                         (198)
  #define RTL8390_SDS4_5_XSG0_FRE18_TX_TR_TIMER_MASK                                                           (0x7 << RTL8390_SDS4_5_XSG0_FRE18_TX_TR_TIMER_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FRE18_TX_TQ_TIMER_OFFSET                                                         (195)
  #define RTL8390_SDS4_5_XSG0_FRE18_TX_TQ_TIMER_MASK                                                           (0x7 << RTL8390_SDS4_5_XSG0_FRE18_TX_TQ_TIMER_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FRE18_TX_TS_TIMER_OFFSET                                                         (192)
  #define RTL8390_SDS4_5_XSG0_FRE18_TX_TS_TIMER_MASK                                                           (0x7 << RTL8390_SDS4_5_XSG0_FRE18_TX_TS_TIMER_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FRE21_DUMMY_REG21_1513_OFFSET                                                    (189)
  #define RTL8390_SDS4_5_XSG0_FRE21_DUMMY_REG21_1513_MASK                                                      (0x7 << RTL8390_SDS4_5_XSG0_FRE21_DUMMY_REG21_1513_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FRE21_DUMMY_REG21_1204_OFFSET                                                    (180)
  #define RTL8390_SDS4_5_XSG0_FRE21_DUMMY_REG21_1204_MASK                                                      (0x1FF << RTL8390_SDS4_5_XSG0_FRE21_DUMMY_REG21_1204_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FRE21_DUMMY_REG21_0300_OFFSET                                                    (176)
  #define RTL8390_SDS4_5_XSG0_FRE21_DUMMY_REG21_0300_MASK                                                      (0xF << RTL8390_SDS4_5_XSG0_FRE21_DUMMY_REG21_0300_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FRE20_CFG_SFD_SEL_OFFSET                                                         (175)
  #define RTL8390_SDS4_5_XSG0_FRE20_CFG_SFD_SEL_MASK                                                           (0x1 << RTL8390_SDS4_5_XSG0_FRE20_CFG_SFD_SEL_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FRE20_CFG_IDLE_SEL_OFFSET                                                        (174)
  #define RTL8390_SDS4_5_XSG0_FRE20_CFG_IDLE_SEL_MASK                                                          (0x1 << RTL8390_SDS4_5_XSG0_FRE20_CFG_IDLE_SEL_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FRE20_CFG_CG_SEL_OFFSET                                                          (173)
  #define RTL8390_SDS4_5_XSG0_FRE20_CFG_CG_SEL_MASK                                                            (0x1 << RTL8390_SDS4_5_XSG0_FRE20_CFG_CG_SEL_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FRE20_CFG_IDLE32_CNT_OFFSET                                                      (168)
  #define RTL8390_SDS4_5_XSG0_FRE20_CFG_IDLE32_CNT_MASK                                                        (0x1F << RTL8390_SDS4_5_XSG0_FRE20_CFG_IDLE32_CNT_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FRE20_CFG_IDLE_CNT_OFFSET                                                        (164)
  #define RTL8390_SDS4_5_XSG0_FRE20_CFG_IDLE_CNT_MASK                                                          (0xF << RTL8390_SDS4_5_XSG0_FRE20_CFG_IDLE_CNT_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FRE20_CFG_CG_CNT_OFFSET                                                          (160)
  #define RTL8390_SDS4_5_XSG0_FRE20_CFG_CG_CNT_MASK                                                            (0xF << RTL8390_SDS4_5_XSG0_FRE20_CFG_CG_CNT_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FRE23_DUMMY_REG23_1508_OFFSET                                                    (152)
  #define RTL8390_SDS4_5_XSG0_FRE23_DUMMY_REG23_1508_MASK                                                      (0xFF << RTL8390_SDS4_5_XSG0_FRE23_DUMMY_REG23_1508_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FRE23_CFG_SILENT_PROB_SEL_OFFSET                                                 (148)
  #define RTL8390_SDS4_5_XSG0_FRE23_CFG_SILENT_PROB_SEL_MASK                                                   (0xF << RTL8390_SDS4_5_XSG0_FRE23_CFG_SILENT_PROB_SEL_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FRE23_CFG_LINK_SEL_OFFSET                                                        (147)
  #define RTL8390_SDS4_5_XSG0_FRE23_CFG_LINK_SEL_MASK                                                          (0x1 << RTL8390_SDS4_5_XSG0_FRE23_CFG_LINK_SEL_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FRE23_DUMMY_REG23_0200_OFFSET                                                    (144)
  #define RTL8390_SDS4_5_XSG0_FRE23_DUMMY_REG23_0200_MASK                                                      (0x7 << RTL8390_SDS4_5_XSG0_FRE23_DUMMY_REG23_0200_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FRE22_CFG_EPON_INTEN_OFFSET                                                      (143)
  #define RTL8390_SDS4_5_XSG0_FRE22_CFG_EPON_INTEN_MASK                                                        (0x1 << RTL8390_SDS4_5_XSG0_FRE22_CFG_EPON_INTEN_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FRE22_CFG_LINK_INTEN_OFFSET                                                      (142)
  #define RTL8390_SDS4_5_XSG0_FRE22_CFG_LINK_INTEN_MASK                                                        (0x1 << RTL8390_SDS4_5_XSG0_FRE22_CFG_LINK_INTEN_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FRE22_DUMMY_REG22_1302_OFFSET                                                    (130)
  #define RTL8390_SDS4_5_XSG0_FRE22_DUMMY_REG22_1302_MASK                                                      (0xFFF << RTL8390_SDS4_5_XSG0_FRE22_DUMMY_REG22_1302_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FRE22_DET_EPON_INT_OFFSET                                                        (129)
  #define RTL8390_SDS4_5_XSG0_FRE22_DET_EPON_INT_MASK                                                          (0x1 << RTL8390_SDS4_5_XSG0_FRE22_DET_EPON_INT_OFFSET)
  #define RTL8390_SDS4_5_XSG0_FRE22_SDS_LINK_INT_OFFSET                                                        (128)
  #define RTL8390_SDS4_5_XSG0_FRE22_SDS_LINK_INT_MASK                                                          (0x1 << RTL8390_SDS4_5_XSG0_FRE22_SDS_LINK_INT_OFFSET)

#define RTL8390_SDS4_5_XSG1_ADDR                                                                               (0xA900)
  #define RTL8390_SDS4_5_XSG1_SR1_CFG_PTR_ERR_EN_OFFSET                                                        (2047)
  #define RTL8390_SDS4_5_XSG1_SR1_CFG_PTR_ERR_EN_MASK                                                          (0x1 << RTL8390_SDS4_5_XSG1_SR1_CFG_PTR_ERR_EN_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR1_CFG_AUTO_10BIT_OFFSET                                                        (2046)
  #define RTL8390_SDS4_5_XSG1_SR1_CFG_AUTO_10BIT_MASK                                                          (0x1 << RTL8390_SDS4_5_XSG1_SR1_CFG_AUTO_10BIT_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR1_CFG_FULL_ACK2_OFFSET                                                         (2045)
  #define RTL8390_SDS4_5_XSG1_SR1_CFG_FULL_ACK2_MASK                                                           (0x1 << RTL8390_SDS4_5_XSG1_SR1_CFG_FULL_ACK2_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR1_CFG_NXP_EN_OFFSET                                                            (2044)
  #define RTL8390_SDS4_5_XSG1_SR1_CFG_NXP_EN_MASK                                                              (0x1 << RTL8390_SDS4_5_XSG1_SR1_CFG_NXP_EN_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR1_SDS_FRC_RX_OFFSET                                                            (2040)
  #define RTL8390_SDS4_5_XSG1_SR1_SDS_FRC_RX_MASK                                                              (0xF << RTL8390_SDS4_5_XSG1_SR1_SDS_FRC_RX_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR1_CFG_HSG_RTIG_OFFSET                                                          (2039)
  #define RTL8390_SDS4_5_XSG1_SR1_CFG_HSG_RTIG_MASK                                                            (0x1 << RTL8390_SDS4_5_XSG1_SR1_CFG_HSG_RTIG_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR1_CFG_XSG_OFFSET                                                               (2038)
  #define RTL8390_SDS4_5_XSG1_SR1_CFG_XSG_MASK                                                                 (0x1 << RTL8390_SDS4_5_XSG1_SR1_CFG_XSG_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR1_CFG_RG1X54_OFFSET                                                            (2036)
  #define RTL8390_SDS4_5_XSG1_SR1_CFG_RG1X54_MASK                                                              (0x3 << RTL8390_SDS4_5_XSG1_SR1_CFG_RG1X54_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR1_SDS_FRC_TX_OFFSET                                                            (2032)
  #define RTL8390_SDS4_5_XSG1_SR1_SDS_FRC_TX_MASK                                                              (0xF << RTL8390_SDS4_5_XSG1_SR1_SDS_FRC_TX_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR0_DIS_RENWAY_OFFSET                                                            (2031)
  #define RTL8390_SDS4_5_XSG1_SR0_DIS_RENWAY_MASK                                                              (0x1 << RTL8390_SDS4_5_XSG1_SR0_DIS_RENWAY_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR0_BYP_8B10B_OFFSET                                                             (2030)
  #define RTL8390_SDS4_5_XSG1_SR0_BYP_8B10B_MASK                                                               (0x1 << RTL8390_SDS4_5_XSG1_SR0_BYP_8B10B_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR0_CDET_OFFSET                                                                  (2028)
  #define RTL8390_SDS4_5_XSG1_SR0_CDET_MASK                                                                    (0x3 << RTL8390_SDS4_5_XSG1_SR0_CDET_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR0_DIS_TMR_CMA_OFFSET                                                           (2027)
  #define RTL8390_SDS4_5_XSG1_SR0_DIS_TMR_CMA_MASK                                                             (0x1 << RTL8390_SDS4_5_XSG1_SR0_DIS_TMR_CMA_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR0_DIS_APX_OFFSET                                                               (2026)
  #define RTL8390_SDS4_5_XSG1_SR0_DIS_APX_MASK                                                                 (0x1 << RTL8390_SDS4_5_XSG1_SR0_DIS_APX_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR0_INV_HSI_OFFSET                                                               (2025)
  #define RTL8390_SDS4_5_XSG1_SR0_INV_HSI_MASK                                                                 (0x1 << RTL8390_SDS4_5_XSG1_SR0_INV_HSI_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR0_INV_HSO_OFFSET                                                               (2024)
  #define RTL8390_SDS4_5_XSG1_SR0_INV_HSO_MASK                                                                 (0x1 << RTL8390_SDS4_5_XSG1_SR0_INV_HSO_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR0_SDS_SDET_DEG_OFFSET                                                          (2022)
  #define RTL8390_SDS4_5_XSG1_SR0_SDS_SDET_DEG_MASK                                                            (0x3 << RTL8390_SDS4_5_XSG1_SR0_SDS_SDET_DEG_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR0_CODEC_LPK_OFFSET                                                             (2021)
  #define RTL8390_SDS4_5_XSG1_SR0_CODEC_LPK_MASK                                                               (0x1 << RTL8390_SDS4_5_XSG1_SR0_CODEC_LPK_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR0_AFE_LPK_OFFSET                                                               (2020)
  #define RTL8390_SDS4_5_XSG1_SR0_AFE_LPK_MASK                                                                 (0x1 << RTL8390_SDS4_5_XSG1_SR0_AFE_LPK_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR0_REMOTE_LPK_OFFSET                                                            (2019)
  #define RTL8390_SDS4_5_XSG1_SR0_REMOTE_LPK_MASK                                                              (0x1 << RTL8390_SDS4_5_XSG1_SR0_REMOTE_LPK_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR0_SDS_TX_DOWN_OFFSET                                                           (2018)
  #define RTL8390_SDS4_5_XSG1_SR0_SDS_TX_DOWN_MASK                                                             (0x1 << RTL8390_SDS4_5_XSG1_SR0_SDS_TX_DOWN_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR0_SDS_EN_RX_OFFSET                                                             (2017)
  #define RTL8390_SDS4_5_XSG1_SR0_SDS_EN_RX_MASK                                                               (0x1 << RTL8390_SDS4_5_XSG1_SR0_SDS_EN_RX_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR0_SDS_EN_TX_OFFSET                                                             (2016)
  #define RTL8390_SDS4_5_XSG1_SR0_SDS_EN_TX_MASK                                                               (0x1 << RTL8390_SDS4_5_XSG1_SR0_SDS_EN_TX_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR3_WR_SOFT_RSTB_OFFSET                                                          (2015)
  #define RTL8390_SDS4_5_XSG1_SR3_WR_SOFT_RSTB_MASK                                                            (0x1 << RTL8390_SDS4_5_XSG1_SR3_WR_SOFT_RSTB_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR3_USE_25M_CLK_OFFSET                                                           (2014)
  #define RTL8390_SDS4_5_XSG1_SR3_USE_25M_CLK_MASK                                                             (0x1 << RTL8390_SDS4_5_XSG1_SR3_USE_25M_CLK_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR3_MARK_CARR_EXT_OFFSET                                                         (2013)
  #define RTL8390_SDS4_5_XSG1_SR3_MARK_CARR_EXT_MASK                                                           (0x1 << RTL8390_SDS4_5_XSG1_SR3_MARK_CARR_EXT_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR3_SEL_DEG_OFFSET                                                               (2012)
  #define RTL8390_SDS4_5_XSG1_SR3_SEL_DEG_MASK                                                                 (0x1 << RTL8390_SDS4_5_XSG1_SR3_SEL_DEG_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR3_REG_CALIB_OK_CNT_OFFSET                                                      (2008)
  #define RTL8390_SDS4_5_XSG1_SR3_REG_CALIB_OK_CNT_MASK                                                        (0xF << RTL8390_SDS4_5_XSG1_SR3_REG_CALIB_OK_CNT_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR3_EXT_PWR_CTL_OFFSET                                                           (2007)
  #define RTL8390_SDS4_5_XSG1_SR3_EXT_PWR_CTL_MASK                                                             (0x1 << RTL8390_SDS4_5_XSG1_SR3_EXT_PWR_CTL_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR3_SOFT_RST_OFFSET                                                              (2006)
  #define RTL8390_SDS4_5_XSG1_SR3_SOFT_RST_MASK                                                                (0x1 << RTL8390_SDS4_5_XSG1_SR3_SOFT_RST_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR3_CLR_SOFT_RSTB_OFFSET                                                         (2005)
  #define RTL8390_SDS4_5_XSG1_SR3_CLR_SOFT_RSTB_MASK                                                           (0x1 << RTL8390_SDS4_5_XSG1_SR3_CLR_SOFT_RSTB_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR3_CMA_RQ_OFFSET                                                                (2000)
  #define RTL8390_SDS4_5_XSG1_SR3_CMA_RQ_MASK                                                                  (0x1F << RTL8390_SDS4_5_XSG1_SR3_CMA_RQ_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR2_FRC_PREAMBLE_OFFSET                                                          (1998)
  #define RTL8390_SDS4_5_XSG1_SR2_FRC_PREAMBLE_MASK                                                            (0x3 << RTL8390_SDS4_5_XSG1_SR2_FRC_PREAMBLE_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR2_FRC_IPG_OFFSET                                                               (1996)
  #define RTL8390_SDS4_5_XSG1_SR2_FRC_IPG_MASK                                                                 (0x3 << RTL8390_SDS4_5_XSG1_SR2_FRC_IPG_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR2_FRC_CGGOOD_OFFSET                                                            (1994)
  #define RTL8390_SDS4_5_XSG1_SR2_FRC_CGGOOD_MASK                                                              (0x3 << RTL8390_SDS4_5_XSG1_SR2_FRC_CGGOOD_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR2_SDS_FRC_AN_OFFSET                                                            (1992)
  #define RTL8390_SDS4_5_XSG1_SR2_SDS_FRC_AN_MASK                                                              (0x3 << RTL8390_SDS4_5_XSG1_SR2_SDS_FRC_AN_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR2_CFG_INS_IPG_MDY_OFFSET                                                       (1991)
  #define RTL8390_SDS4_5_XSG1_SR2_CFG_INS_IPG_MDY_MASK                                                         (0x1 << RTL8390_SDS4_5_XSG1_SR2_CFG_INS_IPG_MDY_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR2_CFG_RDS_CMA_DET_OFFSET                                                       (1990)
  #define RTL8390_SDS4_5_XSG1_SR2_CFG_RDS_CMA_DET_MASK                                                         (0x1 << RTL8390_SDS4_5_XSG1_SR2_CFG_RDS_CMA_DET_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR2_CFG_SEL_TMR_LIM_OFFSET                                                       (1988)
  #define RTL8390_SDS4_5_XSG1_SR2_CFG_SEL_TMR_LIM_MASK                                                         (0x3 << RTL8390_SDS4_5_XSG1_SR2_CFG_SEL_TMR_LIM_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR2_SDS_RESTART_AN_OFFSET                                                        (1984)
  #define RTL8390_SDS4_5_XSG1_SR2_SDS_RESTART_AN_MASK                                                          (0xF << RTL8390_SDS4_5_XSG1_SR2_SDS_RESTART_AN_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR5_LPI_TRANSMIT_STYLE_OFFSET                                                    (1983)
  #define RTL8390_SDS4_5_XSG1_SR5_LPI_TRANSMIT_STYLE_MASK                                                      (0x1 << RTL8390_SDS4_5_XSG1_SR5_LPI_TRANSMIT_STYLE_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR5_PWRSV_INB_PERIOD_OFFSET                                                      (1980)
  #define RTL8390_SDS4_5_XSG1_SR5_PWRSV_INB_PERIOD_MASK                                                        (0x7 << RTL8390_SDS4_5_XSG1_SR5_PWRSV_INB_PERIOD_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR5_PWRSV_WAKEUP_C2_OFFSET                                                       (1979)
  #define RTL8390_SDS4_5_XSG1_SR5_PWRSV_WAKEUP_C2_MASK                                                         (0x1 << RTL8390_SDS4_5_XSG1_SR5_PWRSV_WAKEUP_C2_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR5_PWRSV_WAKEUP_C1_OFFSET                                                       (1978)
  #define RTL8390_SDS4_5_XSG1_SR5_PWRSV_WAKEUP_C1_MASK                                                         (0x1 << RTL8390_SDS4_5_XSG1_SR5_PWRSV_WAKEUP_C1_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR5_CFG_MARK_CARR_EXT_ERR_OFFSET                                                 (1977)
  #define RTL8390_SDS4_5_XSG1_SR5_CFG_MARK_CARR_EXT_ERR_MASK                                                   (0x1 << RTL8390_SDS4_5_XSG1_SR5_CFG_MARK_CARR_EXT_ERR_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR5_REG_PCSREQ_POS_OFFSET                                                        (1976)
  #define RTL8390_SDS4_5_XSG1_SR5_REG_PCSREQ_POS_MASK                                                          (0x1 << RTL8390_SDS4_5_XSG1_SR5_REG_PCSREQ_POS_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR5_CFG_INBTOUT_LEVEL_OFFSET                                                     (1975)
  #define RTL8390_SDS4_5_XSG1_SR5_CFG_INBTOUT_LEVEL_MASK                                                       (0x1 << RTL8390_SDS4_5_XSG1_SR5_CFG_INBTOUT_LEVEL_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR5_CFG_SUDINB_OFFSET                                                            (1974)
  #define RTL8390_SDS4_5_XSG1_SR5_CFG_SUDINB_MASK                                                              (0x1 << RTL8390_SDS4_5_XSG1_SR5_CFG_SUDINB_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR5_CFG_PCSRDABT_LD_OFFSET                                                       (1973)
  #define RTL8390_SDS4_5_XSG1_SR5_CFG_PCSRDABT_LD_MASK                                                         (0x1 << RTL8390_SDS4_5_XSG1_SR5_CFG_PCSRDABT_LD_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR5_CFG_AN_UZ_OFFSET                                                             (1972)
  #define RTL8390_SDS4_5_XSG1_SR5_CFG_AN_UZ_MASK                                                               (0x1 << RTL8390_SDS4_5_XSG1_SR5_CFG_AN_UZ_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR5_CFG_INBAND_EN_OFFSET                                                         (1968)
  #define RTL8390_SDS4_5_XSG1_SR5_CFG_INBAND_EN_MASK                                                           (0xF << RTL8390_SDS4_5_XSG1_SR5_CFG_INBAND_EN_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR4_CFG_FRC_SDS_MODE_OFFSET                                                      (1965)
  #define RTL8390_SDS4_5_XSG1_SR4_CFG_FRC_SDS_MODE_MASK                                                        (0x7 << RTL8390_SDS4_5_XSG1_SR4_CFG_FRC_SDS_MODE_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR4_CFG_FRC_SDS_MODE_EN_OFFSET                                                   (1964)
  #define RTL8390_SDS4_5_XSG1_SR4_CFG_FRC_SDS_MODE_EN_MASK                                                     (0x1 << RTL8390_SDS4_5_XSG1_SR4_CFG_FRC_SDS_MODE_EN_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR4_CFG_UPD_RXD_OFFSET                                                           (1960)
  #define RTL8390_SDS4_5_XSG1_SR4_CFG_UPD_RXD_MASK                                                             (0xF << RTL8390_SDS4_5_XSG1_SR4_CFG_UPD_RXD_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR4_CFG_UPD_TXD_OFFSET                                                           (1956)
  #define RTL8390_SDS4_5_XSG1_SR4_CFG_UPD_TXD_MASK                                                             (0xF << RTL8390_SDS4_5_XSG1_SR4_CFG_UPD_TXD_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR4_CFG_UPD_RXD_DYN_OFFSET                                                       (1955)
  #define RTL8390_SDS4_5_XSG1_SR4_CFG_UPD_RXD_DYN_MASK                                                         (0x1 << RTL8390_SDS4_5_XSG1_SR4_CFG_UPD_RXD_DYN_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR4_CFG_EN_LINK_FIB1G_OFFSET                                                     (1954)
  #define RTL8390_SDS4_5_XSG1_SR4_CFG_EN_LINK_FIB1G_MASK                                                       (0x1 << RTL8390_SDS4_5_XSG1_SR4_CFG_EN_LINK_FIB1G_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR4_CFG_EN_LINK_SGM_OFFSET                                                       (1953)
  #define RTL8390_SDS4_5_XSG1_SR4_CFG_EN_LINK_SGM_MASK                                                         (0x1 << RTL8390_SDS4_5_XSG1_SR4_CFG_EN_LINK_SGM_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR4_CFG_SGM_CK_SEL_OFFSET                                                        (1952)
  #define RTL8390_SDS4_5_XSG1_SR4_CFG_SGM_CK_SEL_MASK                                                          (0x1 << RTL8390_SDS4_5_XSG1_SR4_CFG_SGM_CK_SEL_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR7_CFG_8B10B_NO_CREXT_OFFSET                                                    (1951)
  #define RTL8390_SDS4_5_XSG1_SR7_CFG_8B10B_NO_CREXT_MASK                                                      (0x1 << RTL8390_SDS4_5_XSG1_SR7_CFG_8B10B_NO_CREXT_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR7_CFG_NEG_CLKWR_A2D_OFFSET                                                     (1950)
  #define RTL8390_SDS4_5_XSG1_SR7_CFG_NEG_CLKWR_A2D_MASK                                                       (0x1 << RTL8390_SDS4_5_XSG1_SR7_CFG_NEG_CLKWR_A2D_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR7_CFG_MIIXF_TS1K_OFFSET                                                        (1949)
  #define RTL8390_SDS4_5_XSG1_SR7_CFG_MIIXF_TS1K_MASK                                                          (0x1 << RTL8390_SDS4_5_XSG1_SR7_CFG_MIIXF_TS1K_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR7_CFG_DLY_PRE8_OFFSET                                                          (1948)
  #define RTL8390_SDS4_5_XSG1_SR7_CFG_DLY_PRE8_MASK                                                            (0x1 << RTL8390_SDS4_5_XSG1_SR7_CFG_DLY_PRE8_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR7_CFG_GRXD_SEL_OFFSET                                                          (1947)
  #define RTL8390_SDS4_5_XSG1_SR7_CFG_GRXD_SEL_MASK                                                            (0x1 << RTL8390_SDS4_5_XSG1_SR7_CFG_GRXD_SEL_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR7_CFG_LPI_CMD_MII_OFFSET                                                       (1946)
  #define RTL8390_SDS4_5_XSG1_SR7_CFG_LPI_CMD_MII_MASK                                                         (0x1 << RTL8390_SDS4_5_XSG1_SR7_CFG_LPI_CMD_MII_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR7_CFG_MARK_RXSCR_ERR_OFFSET                                                    (1945)
  #define RTL8390_SDS4_5_XSG1_SR7_CFG_MARK_RXSCR_ERR_MASK                                                      (0x1 << RTL8390_SDS4_5_XSG1_SR7_CFG_MARK_RXSCR_ERR_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR7_CFG_MARK_TXSCR_ERR_OFFSET                                                    (1944)
  #define RTL8390_SDS4_5_XSG1_SR7_CFG_MARK_TXSCR_ERR_MASK                                                      (0x1 << RTL8390_SDS4_5_XSG1_SR7_CFG_MARK_TXSCR_ERR_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR7_BYP_START_OFFSET                                                             (1940)
  #define RTL8390_SDS4_5_XSG1_SR7_BYP_START_MASK                                                               (0xF << RTL8390_SDS4_5_XSG1_SR7_BYP_START_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR7_BYP_END_OFFSET                                                               (1936)
  #define RTL8390_SDS4_5_XSG1_SR7_BYP_END_MASK                                                                 (0xF << RTL8390_SDS4_5_XSG1_SR7_BYP_END_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR6_CFG_NO_GIGA_SCM_OFFSET                                                       (1935)
  #define RTL8390_SDS4_5_XSG1_SR6_CFG_NO_GIGA_SCM_MASK                                                         (0x1 << RTL8390_SDS4_5_XSG1_SR6_CFG_NO_GIGA_SCM_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR6_CFG_RE_SYNC_STYLE_OFFSET                                                     (1934)
  #define RTL8390_SDS4_5_XSG1_SR6_CFG_RE_SYNC_STYLE_MASK                                                       (0x1 << RTL8390_SDS4_5_XSG1_SR6_CFG_RE_SYNC_STYLE_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR6_CFG_SYNC_GAT_OFFSET                                                          (1933)
  #define RTL8390_SDS4_5_XSG1_SR6_CFG_SYNC_GAT_MASK                                                            (0x1 << RTL8390_SDS4_5_XSG1_SR6_CFG_SYNC_GAT_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR6_CFG_BYPSCR_XSG_OFFSET                                                        (1932)
  #define RTL8390_SDS4_5_XSG1_SR6_CFG_BYPSCR_XSG_MASK                                                          (0x1 << RTL8390_SDS4_5_XSG1_SR6_CFG_BYPSCR_XSG_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR6_RX_BYPSCR_OFFSET                                                             (1928)
  #define RTL8390_SDS4_5_XSG1_SR6_RX_BYPSCR_MASK                                                               (0xF << RTL8390_SDS4_5_XSG1_SR6_RX_BYPSCR_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR6_CFG_SLP_RQ_OFFSET                                                            (1924)
  #define RTL8390_SDS4_5_XSG1_SR6_CFG_SLP_RQ_MASK                                                              (0xF << RTL8390_SDS4_5_XSG1_SR6_CFG_SLP_RQ_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR6_TX_BYPSCR_OFFSET                                                             (1920)
  #define RTL8390_SDS4_5_XSG1_SR6_TX_BYPSCR_MASK                                                               (0xF << RTL8390_SDS4_5_XSG1_SR6_TX_BYPSCR_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR9_CFG_EEE_PROGRAM_0_OFFSET                                                     (1904)
  #define RTL8390_SDS4_5_XSG1_SR9_CFG_EEE_PROGRAM_0_MASK                                                       (0xFFFF << RTL8390_SDS4_5_XSG1_SR9_CFG_EEE_PROGRAM_0_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR8_CFG_EEE_PWRSAV_EN_OFFSET                                                     (1903)
  #define RTL8390_SDS4_5_XSG1_SR8_CFG_EEE_PWRSAV_EN_MASK                                                       (0x1 << RTL8390_SDS4_5_XSG1_SR8_CFG_EEE_PWRSAV_EN_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR8_REG_EEE_SDS_AN_OFFSET                                                        (1902)
  #define RTL8390_SDS4_5_XSG1_SR8_REG_EEE_SDS_AN_MASK                                                          (0x1 << RTL8390_SDS4_5_XSG1_SR8_REG_EEE_SDS_AN_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR8_REG_C3_TIMER_OFFSET                                                          (1899)
  #define RTL8390_SDS4_5_XSG1_SR8_REG_C3_TIMER_MASK                                                            (0x7 << RTL8390_SDS4_5_XSG1_SR8_REG_C3_TIMER_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR8_REG_C2_TIMER_OFFSET                                                          (1896)
  #define RTL8390_SDS4_5_XSG1_SR8_REG_C2_TIMER_MASK                                                            (0x7 << RTL8390_SDS4_5_XSG1_SR8_REG_C2_TIMER_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR8_REG_C1_TIMER_OFFSET                                                          (1893)
  #define RTL8390_SDS4_5_XSG1_SR8_REG_C1_TIMER_MASK                                                            (0x7 << RTL8390_SDS4_5_XSG1_SR8_REG_C1_TIMER_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR8_REG_C0_TIMER_OFFSET                                                          (1890)
  #define RTL8390_SDS4_5_XSG1_SR8_REG_C0_TIMER_MASK                                                            (0x7 << RTL8390_SDS4_5_XSG1_SR8_REG_C0_TIMER_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR8_CFG_MAC_C1_CHG_RESTC3_OFFSET                                                 (1889)
  #define RTL8390_SDS4_5_XSG1_SR8_CFG_MAC_C1_CHG_RESTC3_MASK                                                   (0x1 << RTL8390_SDS4_5_XSG1_SR8_CFG_MAC_C1_CHG_RESTC3_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR8_CFG_PHY_GO_C1_COND_SPC_OFFSET                                                (1888)
  #define RTL8390_SDS4_5_XSG1_SR8_CFG_PHY_GO_C1_COND_SPC_MASK                                                  (0x1 << RTL8390_SDS4_5_XSG1_SR8_CFG_PHY_GO_C1_COND_SPC_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR11_CFG_EEE_DBG_CNT_OFFSET                                                      (1872)
  #define RTL8390_SDS4_5_XSG1_SR11_CFG_EEE_DBG_CNT_MASK                                                        (0xFFFF << RTL8390_SDS4_5_XSG1_SR11_CFG_EEE_DBG_CNT_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR10_CFG_RG10X1512_OFFSET                                                        (1868)
  #define RTL8390_SDS4_5_XSG1_SR10_CFG_RG10X1512_MASK                                                          (0xF << RTL8390_SDS4_5_XSG1_SR10_CFG_RG10X1512_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR10_QSGMII_NO_DILE2_OFFSET                                                      (1867)
  #define RTL8390_SDS4_5_XSG1_SR10_QSGMII_NO_DILE2_MASK                                                        (0x1 << RTL8390_SDS4_5_XSG1_SR10_QSGMII_NO_DILE2_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR10_QSGMII_EEE_SEL_OFFSET                                                       (1866)
  #define RTL8390_SDS4_5_XSG1_SR10_QSGMII_EEE_SEL_MASK                                                         (0x1 << RTL8390_SDS4_5_XSG1_SR10_QSGMII_EEE_SEL_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR10_QSGMII_LPI_TX_EN_OFFSET                                                     (1865)
  #define RTL8390_SDS4_5_XSG1_SR10_QSGMII_LPI_TX_EN_MASK                                                       (0x1 << RTL8390_SDS4_5_XSG1_SR10_QSGMII_LPI_TX_EN_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR10_QSGMII_LPI_RX_EN_OFFSET                                                     (1864)
  #define RTL8390_SDS4_5_XSG1_SR10_QSGMII_LPI_RX_EN_MASK                                                       (0x1 << RTL8390_SDS4_5_XSG1_SR10_QSGMII_LPI_RX_EN_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR10_QSGMII_INB_EN_OFFSET                                                        (1863)
  #define RTL8390_SDS4_5_XSG1_SR10_QSGMII_INB_EN_MASK                                                          (0x1 << RTL8390_SDS4_5_XSG1_SR10_QSGMII_INB_EN_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR10_QSGMII_RXER_SEL_OFFSET                                                      (1862)
  #define RTL8390_SDS4_5_XSG1_SR10_QSGMII_RXER_SEL_MASK                                                        (0x1 << RTL8390_SDS4_5_XSG1_SR10_QSGMII_RXER_SEL_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR10_CFG_FAST_TIMER_OFFSET                                                       (1860)
  #define RTL8390_SDS4_5_XSG1_SR10_CFG_FAST_TIMER_MASK                                                         (0x3 << RTL8390_SDS4_5_XSG1_SR10_CFG_FAST_TIMER_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR10_EEE_LINK_FASTER_OFFSET                                                      (1856)
  #define RTL8390_SDS4_5_XSG1_SR10_EEE_LINK_FASTER_MASK                                                        (0xF << RTL8390_SDS4_5_XSG1_SR10_EEE_LINK_FASTER_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR13_SDS_LK_TIME_OFFSET                                                          (1848)
  #define RTL8390_SDS4_5_XSG1_SR13_SDS_LK_TIME_MASK                                                            (0xFF << RTL8390_SDS4_5_XSG1_SR13_SDS_LK_TIME_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR13_CFG_APXT_TMP_OFFSET                                                         (1840)
  #define RTL8390_SDS4_5_XSG1_SR13_CFG_APXT_TMP_MASK                                                           (0xFF << RTL8390_SDS4_5_XSG1_SR13_CFG_APXT_TMP_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR12_CFG_INB_TIMEOUT_OFFSET                                                      (1832)
  #define RTL8390_SDS4_5_XSG1_SR12_CFG_INB_TIMEOUT_MASK                                                        (0xFF << RTL8390_SDS4_5_XSG1_SR12_CFG_INB_TIMEOUT_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR12_ABILITY_OFFSET                                                              (1828)
  #define RTL8390_SDS4_5_XSG1_SR12_ABILITY_MASK                                                                (0xF << RTL8390_SDS4_5_XSG1_SR12_ABILITY_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR12_RDM_ALGOR_OFFSET                                                            (1827)
  #define RTL8390_SDS4_5_XSG1_SR12_RDM_ALGOR_MASK                                                              (0x1 << RTL8390_SDS4_5_XSG1_SR12_RDM_ALGOR_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR12_SD_DET_ALGOR_OFFSET                                                         (1826)
  #define RTL8390_SDS4_5_XSG1_SR12_SD_DET_ALGOR_MASK                                                           (0x1 << RTL8390_SDS4_5_XSG1_SR12_SD_DET_ALGOR_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR12_AUTO_DET_ALGOR_OFFSET                                                       (1825)
  #define RTL8390_SDS4_5_XSG1_SR12_AUTO_DET_ALGOR_MASK                                                         (0x1 << RTL8390_SDS4_5_XSG1_SR12_AUTO_DET_ALGOR_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR12_SEND_NP_ON_OFFSET                                                           (1824)
  #define RTL8390_SDS4_5_XSG1_SR12_SEND_NP_ON_MASK                                                             (0x1 << RTL8390_SDS4_5_XSG1_SR12_SEND_NP_ON_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR15_CFG_INBAND_MASTER_0_OFFSET                                                  (1808)
  #define RTL8390_SDS4_5_XSG1_SR15_CFG_INBAND_MASTER_0_MASK                                                    (0xFFFF << RTL8390_SDS4_5_XSG1_SR15_CFG_INBAND_MASTER_0_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR14_CFG_SPDUP_OFFSET                                                            (1807)
  #define RTL8390_SDS4_5_XSG1_SR14_CFG_SPDUP_MASK                                                              (0x1 << RTL8390_SDS4_5_XSG1_SR14_CFG_SPDUP_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR14_CFG_SPDUP_FIB100_OFFSET                                                     (1806)
  #define RTL8390_SDS4_5_XSG1_SR14_CFG_SPDUP_FIB100_MASK                                                       (0x1 << RTL8390_SDS4_5_XSG1_SR14_CFG_SPDUP_FIB100_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR14_CFG_RXSLEEP_TMROUT_OFFSET                                                   (1805)
  #define RTL8390_SDS4_5_XSG1_SR14_CFG_RXSLEEP_TMROUT_MASK                                                     (0x1 << RTL8390_SDS4_5_XSG1_SR14_CFG_RXSLEEP_TMROUT_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR14_SEL_CALIBOK_OFFSET                                                          (1804)
  #define RTL8390_SDS4_5_XSG1_SR14_SEL_CALIBOK_MASK                                                            (0x1 << RTL8390_SDS4_5_XSG1_SR14_SEL_CALIBOK_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR14_SEL_SDET_OFFSET                                                             (1803)
  #define RTL8390_SDS4_5_XSG1_SR14_SEL_SDET_MASK                                                               (0x1 << RTL8390_SDS4_5_XSG1_SR14_SEL_SDET_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR14_SEL_ANOK_OFFSET                                                             (1802)
  #define RTL8390_SDS4_5_XSG1_SR14_SEL_ANOK_MASK                                                               (0x1 << RTL8390_SDS4_5_XSG1_SR14_SEL_ANOK_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR14_CFG_SEL_ODD_BIT_OFFSET                                                      (1801)
  #define RTL8390_SDS4_5_XSG1_SR14_CFG_SEL_ODD_BIT_MASK                                                        (0x1 << RTL8390_SDS4_5_XSG1_SR14_CFG_SEL_ODD_BIT_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR14_CFG_FRC_LD_VALUE_OFFSET                                                     (1800)
  #define RTL8390_SDS4_5_XSG1_SR14_CFG_FRC_LD_VALUE_MASK                                                       (0x1 << RTL8390_SDS4_5_XSG1_SR14_CFG_FRC_LD_VALUE_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR14_CFG_FRC_LD_OFFSET                                                           (1799)
  #define RTL8390_SDS4_5_XSG1_SR14_CFG_FRC_LD_MASK                                                             (0x1 << RTL8390_SDS4_5_XSG1_SR14_CFG_FRC_LD_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR14_CFG_SGMI_CK1MS_EN_OFFSET                                                    (1798)
  #define RTL8390_SDS4_5_XSG1_SR14_CFG_SGMI_CK1MS_EN_MASK                                                      (0x1 << RTL8390_SDS4_5_XSG1_SR14_CFG_SGMI_CK1MS_EN_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR14_CFG_LINK_TMR_SGMII_SEL_OFFSET                                               (1795)
  #define RTL8390_SDS4_5_XSG1_SR14_CFG_LINK_TMR_SGMII_SEL_MASK                                                 (0x7 << RTL8390_SDS4_5_XSG1_SR14_CFG_LINK_TMR_SGMII_SEL_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR14_CFG_LINK_TMR_NORM_SEL_OFFSET                                                (1792)
  #define RTL8390_SDS4_5_XSG1_SR14_CFG_LINK_TMR_NORM_SEL_MASK                                                  (0x7 << RTL8390_SDS4_5_XSG1_SR14_CFG_LINK_TMR_NORM_SEL_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR17_MACRDVLD_OFFSET                                                             (1791)
  #define RTL8390_SDS4_5_XSG1_SR17_MACRDVLD_MASK                                                               (0x1 << RTL8390_SDS4_5_XSG1_SR17_MACRDVLD_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR17_MACRDABT_OFFSET                                                             (1790)
  #define RTL8390_SDS4_5_XSG1_SR17_MACRDABT_MASK                                                               (0x1 << RTL8390_SDS4_5_XSG1_SR17_MACRDABT_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR17_CFG_INBAND_MASTER_2_OFFSET                                                  (1776)
  #define RTL8390_SDS4_5_XSG1_SR17_CFG_INBAND_MASTER_2_MASK                                                    (0x3FFF << RTL8390_SDS4_5_XSG1_SR17_CFG_INBAND_MASTER_2_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR16_CFG_INBAND_MASTER_1_OFFSET                                                  (1760)
  #define RTL8390_SDS4_5_XSG1_SR16_CFG_INBAND_MASTER_1_MASK                                                    (0xFFFF << RTL8390_SDS4_5_XSG1_SR16_CFG_INBAND_MASTER_1_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR19_CFG_RSGP_TXCFG_MAC_OFFSET                                                   (1744)
  #define RTL8390_SDS4_5_XSG1_SR19_CFG_RSGP_TXCFG_MAC_MASK                                                     (0xFFFF << RTL8390_SDS4_5_XSG1_SR19_CFG_RSGP_TXCFG_MAC_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR18_CFG_RSGP_TXCFG_PHY_OFFSET                                                   (1728)
  #define RTL8390_SDS4_5_XSG1_SR18_CFG_RSGP_TXCFG_PHY_MASK                                                     (0xFFFF << RTL8390_SDS4_5_XSG1_SR18_CFG_RSGP_TXCFG_PHY_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR21_CFG_SGM_TXCFG_MAC_OFFSET                                                    (1712)
  #define RTL8390_SDS4_5_XSG1_SR21_CFG_SGM_TXCFG_MAC_MASK                                                      (0xFFFF << RTL8390_SDS4_5_XSG1_SR21_CFG_SGM_TXCFG_MAC_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR20_CFG_SGM_TXCFG_PHY_OFFSET                                                    (1696)
  #define RTL8390_SDS4_5_XSG1_SR20_CFG_SGM_TXCFG_PHY_MASK                                                      (0xFFFF << RTL8390_SDS4_5_XSG1_SR20_CFG_SGM_TXCFG_PHY_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR23_CFG_FIB2G_TXCFG_P1_OFFSET                                                   (1680)
  #define RTL8390_SDS4_5_XSG1_SR23_CFG_FIB2G_TXCFG_P1_MASK                                                     (0xFFFF << RTL8390_SDS4_5_XSG1_SR23_CFG_FIB2G_TXCFG_P1_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR22_CFG_FIB2G_TXCFG_P0_OFFSET                                                   (1664)
  #define RTL8390_SDS4_5_XSG1_SR22_CFG_FIB2G_TXCFG_P0_MASK                                                     (0xFFFF << RTL8390_SDS4_5_XSG1_SR22_CFG_FIB2G_TXCFG_P0_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR25_CFG_FIB2G_TXCFG_NP_P1_OFFSET                                                (1648)
  #define RTL8390_SDS4_5_XSG1_SR25_CFG_FIB2G_TXCFG_NP_P1_MASK                                                  (0xFFFF << RTL8390_SDS4_5_XSG1_SR25_CFG_FIB2G_TXCFG_NP_P1_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR24_CFG_FIB2G_TXCFG_NP_P0_OFFSET                                                (1632)
  #define RTL8390_SDS4_5_XSG1_SR24_CFG_FIB2G_TXCFG_NP_P0_MASK                                                  (0xFFFF << RTL8390_SDS4_5_XSG1_SR24_CFG_FIB2G_TXCFG_NP_P0_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR27_CFG_DBG_OUT_ECO1_OFFSET                                                     (1616)
  #define RTL8390_SDS4_5_XSG1_SR27_CFG_DBG_OUT_ECO1_MASK                                                       (0xFFFF << RTL8390_SDS4_5_XSG1_SR27_CFG_DBG_OUT_ECO1_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR26_IP_VERSION_OFFSET                                                           (1608)
  #define RTL8390_SDS4_5_XSG1_SR26_IP_VERSION_MASK                                                             (0xFF << RTL8390_SDS4_5_XSG1_SR26_IP_VERSION_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR26_SDS_MODE_OFFSET                                                             (1600)
  #define RTL8390_SDS4_5_XSG1_SR26_SDS_MODE_MASK                                                               (0xFF << RTL8390_SDS4_5_XSG1_SR26_SDS_MODE_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR29_CFG_SDS_DBG_OUT_0_OFFSET                                                    (1584)
  #define RTL8390_SDS4_5_XSG1_SR29_CFG_SDS_DBG_OUT_0_MASK                                                      (0xFFFF << RTL8390_SDS4_5_XSG1_SR29_CFG_SDS_DBG_OUT_0_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR28_CFG_PHY_GO_C2_COND_SPC_OFFSET                                               (1583)
  #define RTL8390_SDS4_5_XSG1_SR28_CFG_PHY_GO_C2_COND_SPC_MASK                                                 (0x1 << RTL8390_SDS4_5_XSG1_SR28_CFG_PHY_GO_C2_COND_SPC_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR28_CFG_ERRMSK_NOSIG_OFFSET                                                     (1582)
  #define RTL8390_SDS4_5_XSG1_SR28_CFG_ERRMSK_NOSIG_MASK                                                       (0x1 << RTL8390_SDS4_5_XSG1_SR28_CFG_ERRMSK_NOSIG_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR28_RM_LPK_EVEN_BITS_OFFSET                                                     (1581)
  #define RTL8390_SDS4_5_XSG1_SR28_RM_LPK_EVEN_BITS_MASK                                                       (0x1 << RTL8390_SDS4_5_XSG1_SR28_RM_LPK_EVEN_BITS_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR28_CFG_QSGMII_PARITY_CHK_OFFSET                                                (1580)
  #define RTL8390_SDS4_5_XSG1_SR28_CFG_QSGMII_PARITY_CHK_MASK                                                  (0x1 << RTL8390_SDS4_5_XSG1_SR28_CFG_QSGMII_PARITY_CHK_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR28_CFG_DBG_S0_OFFSET                                                           (1579)
  #define RTL8390_SDS4_5_XSG1_SR28_CFG_DBG_S0_MASK                                                             (0x1 << RTL8390_SDS4_5_XSG1_SR28_CFG_DBG_S0_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR28_CFG_SDS_DBG_EN_OFFSET                                                       (1578)
  #define RTL8390_SDS4_5_XSG1_SR28_CFG_SDS_DBG_EN_MASK                                                         (0x1 << RTL8390_SDS4_5_XSG1_SR28_CFG_SDS_DBG_EN_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR28_CFG_SDS_DBG_SEL_OFFSET                                                      (1568)
  #define RTL8390_SDS4_5_XSG1_SR28_CFG_SDS_DBG_SEL_MASK                                                        (0x3FF << RTL8390_SDS4_5_XSG1_SR28_CFG_SDS_DBG_SEL_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SR30_CFG_SDS_DBG_OUT_1_OFFSET                                                    (1536)
  #define RTL8390_SDS4_5_XSG1_SR30_CFG_SDS_DBG_OUT_1_MASK                                                      (0xFFFF << RTL8390_SDS4_5_XSG1_SR30_CFG_SDS_DBG_OUT_1_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SRE1_ANA_RG1X_OFFSET                                                             (1520)
  #define RTL8390_SDS4_5_XSG1_SRE1_ANA_RG1X_MASK                                                               (0xFFFF << RTL8390_SDS4_5_XSG1_SRE1_ANA_RG1X_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SRE0_ANA_RG0X_OFFSET                                                             (1504)
  #define RTL8390_SDS4_5_XSG1_SRE0_ANA_RG0X_MASK                                                               (0xFFFF << RTL8390_SDS4_5_XSG1_SRE0_ANA_RG0X_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SRE3_ANA_RG3X_OFFSET                                                             (1488)
  #define RTL8390_SDS4_5_XSG1_SRE3_ANA_RG3X_MASK                                                               (0xFFFF << RTL8390_SDS4_5_XSG1_SRE3_ANA_RG3X_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SRE2_ANA_RG2X_OFFSET                                                             (1472)
  #define RTL8390_SDS4_5_XSG1_SRE2_ANA_RG2X_MASK                                                               (0xFFFF << RTL8390_SDS4_5_XSG1_SRE2_ANA_RG2X_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SRE5_ANA_RG5X_OFFSET                                                             (1456)
  #define RTL8390_SDS4_5_XSG1_SRE5_ANA_RG5X_MASK                                                               (0xFFFF << RTL8390_SDS4_5_XSG1_SRE5_ANA_RG5X_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SRE4_ANA_RG4X_OFFSET                                                             (1440)
  #define RTL8390_SDS4_5_XSG1_SRE4_ANA_RG4X_MASK                                                               (0xFFFF << RTL8390_SDS4_5_XSG1_SRE4_ANA_RG4X_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SRE7_ANA_RG7X_OFFSET                                                             (1424)
  #define RTL8390_SDS4_5_XSG1_SRE7_ANA_RG7X_MASK                                                               (0xFFFF << RTL8390_SDS4_5_XSG1_SRE7_ANA_RG7X_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SRE6_ANA_RG6X_OFFSET                                                             (1408)
  #define RTL8390_SDS4_5_XSG1_SRE6_ANA_RG6X_MASK                                                               (0xFFFF << RTL8390_SDS4_5_XSG1_SRE6_ANA_RG6X_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SRE9_ANA_RG9X_OFFSET                                                             (1392)
  #define RTL8390_SDS4_5_XSG1_SRE9_ANA_RG9X_MASK                                                               (0xFFFF << RTL8390_SDS4_5_XSG1_SRE9_ANA_RG9X_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SRE8_ANA_RG8X_OFFSET                                                             (1376)
  #define RTL8390_SDS4_5_XSG1_SRE8_ANA_RG8X_MASK                                                               (0xFFFF << RTL8390_SDS4_5_XSG1_SRE8_ANA_RG8X_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SRE11_ANA_RG11X_OFFSET                                                           (1360)
  #define RTL8390_SDS4_5_XSG1_SRE11_ANA_RG11X_MASK                                                             (0xFFFF << RTL8390_SDS4_5_XSG1_SRE11_ANA_RG11X_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SRE10_ANA_RG10X_OFFSET                                                           (1344)
  #define RTL8390_SDS4_5_XSG1_SRE10_ANA_RG10X_MASK                                                             (0xFFFF << RTL8390_SDS4_5_XSG1_SRE10_ANA_RG10X_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SRE13_CFG_NEG_GTXC_OFFSET                                                        (1343)
  #define RTL8390_SDS4_5_XSG1_SRE13_CFG_NEG_GTXC_MASK                                                          (0x1 << RTL8390_SDS4_5_XSG1_SRE13_CFG_NEG_GTXC_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SRE13_CFG_LP_CNT_2_OFFSET                                                        (1339)
  #define RTL8390_SDS4_5_XSG1_SRE13_CFG_LP_CNT_2_MASK                                                          (0xF << RTL8390_SDS4_5_XSG1_SRE13_CFG_LP_CNT_2_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SRE13_CFG_EPON_SYNC_SM_OFFSET                                                    (1338)
  #define RTL8390_SDS4_5_XSG1_SRE13_CFG_EPON_SYNC_SM_MASK                                                      (0x1 << RTL8390_SDS4_5_XSG1_SRE13_CFG_EPON_SYNC_SM_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SRE13_CFG_DY_OFFSET                                                              (1328)
  #define RTL8390_SDS4_5_XSG1_SRE13_CFG_DY_MASK                                                                (0x3FF << RTL8390_SDS4_5_XSG1_SRE13_CFG_DY_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SRE12_ANA_RG12X_OFFSET                                                           (1315)
  #define RTL8390_SDS4_5_XSG1_SRE12_ANA_RG12X_MASK                                                             (0x1FFF << RTL8390_SDS4_5_XSG1_SRE12_ANA_RG12X_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SRE12_CFG_IPG_CNT_OFFSET                                                         (1312)
  #define RTL8390_SDS4_5_XSG1_SRE12_CFG_IPG_CNT_MASK                                                           (0x7 << RTL8390_SDS4_5_XSG1_SRE12_CFG_IPG_CNT_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SRE15_ANA_RG15X_OFFSET                                                           (1311)
  #define RTL8390_SDS4_5_XSG1_SRE15_ANA_RG15X_MASK                                                             (0x1 << RTL8390_SDS4_5_XSG1_SRE15_ANA_RG15X_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SRE15_CFG_LP_CNT_1_OFFSET                                                        (1307)
  #define RTL8390_SDS4_5_XSG1_SRE15_CFG_LP_CNT_1_MASK                                                          (0xF << RTL8390_SDS4_5_XSG1_SRE15_CFG_LP_CNT_1_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SRE15_CFG_EPON_OFFSET                                                            (1306)
  #define RTL8390_SDS4_5_XSG1_SRE15_CFG_EPON_MASK                                                              (0x1 << RTL8390_SDS4_5_XSG1_SRE15_CFG_EPON_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SRE15_CFG_DX_OFFSET                                                              (1296)
  #define RTL8390_SDS4_5_XSG1_SRE15_CFG_DX_MASK                                                                (0x3FF << RTL8390_SDS4_5_XSG1_SRE15_CFG_DX_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SRE14_ANA_RG14X_OFFSET                                                           (1280)
  #define RTL8390_SDS4_5_XSG1_SRE14_ANA_RG14X_MASK                                                             (0xFFFF << RTL8390_SDS4_5_XSG1_SRE14_ANA_RG14X_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SRE16_CFG_DY_8B_OFFSET                                                           (1256)
  #define RTL8390_SDS4_5_XSG1_SRE16_CFG_DY_8B_MASK                                                             (0xFF << RTL8390_SDS4_5_XSG1_SRE16_CFG_DY_8B_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SRE16_CFG_DX_8B_OFFSET                                                           (1248)
  #define RTL8390_SDS4_5_XSG1_SRE16_CFG_DX_8B_MASK                                                             (0xFF << RTL8390_SDS4_5_XSG1_SRE16_CFG_DX_8B_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SRE25_ALL_SYMBOLERR_CNT_OFFSET                                                   (1144)
  #define RTL8390_SDS4_5_XSG1_SRE25_ALL_SYMBOLERR_CNT_MASK                                                     (0xFF << RTL8390_SDS4_5_XSG1_SRE25_ALL_SYMBOLERR_CNT_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SRE25_MUX_SYMBOLERR_CNT_OFFSET                                                   (1136)
  #define RTL8390_SDS4_5_XSG1_SRE25_MUX_SYMBOLERR_CNT_MASK                                                     (0xFF << RTL8390_SDS4_5_XSG1_SRE25_MUX_SYMBOLERR_CNT_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SRE24_CFG_SD_H_OFFSET                                                            (1135)
  #define RTL8390_SDS4_5_XSG1_SRE24_CFG_SD_H_MASK                                                              (0x1 << RTL8390_SDS4_5_XSG1_SRE24_CFG_SD_H_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SRE24_CFG_RG24X14_OFFSET                                                         (1134)
  #define RTL8390_SDS4_5_XSG1_SRE24_CFG_RG24X14_MASK                                                           (0x1 << RTL8390_SDS4_5_XSG1_SRE24_CFG_RG24X14_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SRE24_CFG_HYSDET_OFFSET                                                          (1130)
  #define RTL8390_SDS4_5_XSG1_SRE24_CFG_HYSDET_MASK                                                            (0xF << RTL8390_SDS4_5_XSG1_SRE24_CFG_HYSDET_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SRE24_CFG_D2A_LPK_OFFSET                                                         (1129)
  #define RTL8390_SDS4_5_XSG1_SRE24_CFG_D2A_LPK_MASK                                                           (0x1 << RTL8390_SDS4_5_XSG1_SRE24_CFG_D2A_LPK_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SRE24_CFG_HAM_PTR_OFFSET                                                         (1128)
  #define RTL8390_SDS4_5_XSG1_SRE24_CFG_HAM_PTR_MASK                                                           (0x1 << RTL8390_SDS4_5_XSG1_SRE24_CFG_HAM_PTR_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SRE24_CFG_ENTX_OFFSET                                                            (1127)
  #define RTL8390_SDS4_5_XSG1_SRE24_CFG_ENTX_MASK                                                              (0x1 << RTL8390_SDS4_5_XSG1_SRE24_CFG_ENTX_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SRE24_CFG_CMALI_SIG_OFFSET                                                       (1126)
  #define RTL8390_SDS4_5_XSG1_SRE24_CFG_CMALI_SIG_MASK                                                         (0x1 << RTL8390_SDS4_5_XSG1_SRE24_CFG_CMALI_SIG_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SRE24_CFG_TMR_ALI_OFFSET                                                         (1123)
  #define RTL8390_SDS4_5_XSG1_SRE24_CFG_TMR_ALI_MASK                                                           (0x7 << RTL8390_SDS4_5_XSG1_SRE24_CFG_TMR_ALI_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SRE24_CFG_SYMBOLERR_CNT_OFFSET                                                   (1120)
  #define RTL8390_SDS4_5_XSG1_SRE24_CFG_SYMBOLERR_CNT_MASK                                                     (0x7 << RTL8390_SDS4_5_XSG1_SRE24_CFG_SYMBOLERR_CNT_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SRE27_CFG_DBG_STATUS_ECO_0_OFFSET                                                (1104)
  #define RTL8390_SDS4_5_XSG1_SRE27_CFG_DBG_STATUS_ECO_0_MASK                                                  (0xFFFF << RTL8390_SDS4_5_XSG1_SRE27_CFG_DBG_STATUS_ECO_0_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SRE26_P3LNKDOWNCNT_OFFSET                                                        (1100)
  #define RTL8390_SDS4_5_XSG1_SRE26_P3LNKDOWNCNT_MASK                                                          (0xF << RTL8390_SDS4_5_XSG1_SRE26_P3LNKDOWNCNT_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SRE26_P2LNKDOWNCNT_OFFSET                                                        (1096)
  #define RTL8390_SDS4_5_XSG1_SRE26_P2LNKDOWNCNT_MASK                                                          (0xF << RTL8390_SDS4_5_XSG1_SRE26_P2LNKDOWNCNT_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SRE26_P1LNKDOWNCNT_OFFSET                                                        (1092)
  #define RTL8390_SDS4_5_XSG1_SRE26_P1LNKDOWNCNT_MASK                                                          (0xF << RTL8390_SDS4_5_XSG1_SRE26_P1LNKDOWNCNT_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SRE26_P0LNKDOWNCNT_OFFSET                                                        (1088)
  #define RTL8390_SDS4_5_XSG1_SRE26_P0LNKDOWNCNT_MASK                                                          (0xF << RTL8390_SDS4_5_XSG1_SRE26_P0LNKDOWNCNT_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SRE29_CFG_DBG_STATUS_ECO_2_OFFSET                                                (1081)
  #define RTL8390_SDS4_5_XSG1_SRE29_CFG_DBG_STATUS_ECO_2_MASK                                                  (0x7F << RTL8390_SDS4_5_XSG1_SRE29_CFG_DBG_STATUS_ECO_2_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SRE29_SIGNOK_LAT_OFFSET                                                          (1080)
  #define RTL8390_SDS4_5_XSG1_SRE29_SIGNOK_LAT_MASK                                                            (0x1 << RTL8390_SDS4_5_XSG1_SRE29_SIGNOK_LAT_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SRE29_LINKOK_LAT_OFFSET                                                          (1076)
  #define RTL8390_SDS4_5_XSG1_SRE29_LINKOK_LAT_MASK                                                            (0xF << RTL8390_SDS4_5_XSG1_SRE29_LINKOK_LAT_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SRE29_SYNCOK_LAT_OFFSET                                                          (1072)
  #define RTL8390_SDS4_5_XSG1_SRE29_SYNCOK_LAT_MASK                                                            (0xF << RTL8390_SDS4_5_XSG1_SRE29_SYNCOK_LAT_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SRE28_CFG_DBG_STATUS_ECO_1_OFFSET                                                (1056)
  #define RTL8390_SDS4_5_XSG1_SRE28_CFG_DBG_STATUS_ECO_1_MASK                                                  (0xFFFF << RTL8390_SDS4_5_XSG1_SRE28_CFG_DBG_STATUS_ECO_1_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SRE30_CFG_DBG_STATUS_ECO_3_OFFSET                                                (1033)
  #define RTL8390_SDS4_5_XSG1_SRE30_CFG_DBG_STATUS_ECO_3_MASK                                                  (0x7F << RTL8390_SDS4_5_XSG1_SRE30_CFG_DBG_STATUS_ECO_3_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SRE30_SIGNOKSTAT_OFFSET                                                          (1032)
  #define RTL8390_SDS4_5_XSG1_SRE30_SIGNOKSTAT_MASK                                                            (0x1 << RTL8390_SDS4_5_XSG1_SRE30_SIGNOKSTAT_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SRE30_LINKOKSTAT_OFFSET                                                          (1028)
  #define RTL8390_SDS4_5_XSG1_SRE30_LINKOKSTAT_MASK                                                            (0xF << RTL8390_SDS4_5_XSG1_SRE30_LINKOKSTAT_OFFSET)
  #define RTL8390_SDS4_5_XSG1_SRE30_SYNCOKSTAT_OFFSET                                                          (1024)
  #define RTL8390_SDS4_5_XSG1_SRE30_SYNCOKSTAT_MASK                                                            (0xF << RTL8390_SDS4_5_XSG1_SRE30_SYNCOKSTAT_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FR1_CAPBILITY_OFFSET                                                             (1014)
  #define RTL8390_SDS4_5_XSG1_FR1_CAPBILITY_MASK                                                               (0x3FF << RTL8390_SDS4_5_XSG1_FR1_CAPBILITY_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FR1_AN_COMPLETE_OFFSET                                                           (1013)
  #define RTL8390_SDS4_5_XSG1_FR1_AN_COMPLETE_MASK                                                             (0x1 << RTL8390_SDS4_5_XSG1_FR1_AN_COMPLETE_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FR1_R_FAULT_OFFSET                                                               (1012)
  #define RTL8390_SDS4_5_XSG1_FR1_R_FAULT_MASK                                                                 (0x1 << RTL8390_SDS4_5_XSG1_FR1_R_FAULT_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FR1_NWAY_ABILITY_OFFSET                                                          (1011)
  #define RTL8390_SDS4_5_XSG1_FR1_NWAY_ABILITY_MASK                                                            (0x1 << RTL8390_SDS4_5_XSG1_FR1_NWAY_ABILITY_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FR1_LINK_STATUS_OFFSET                                                           (1010)
  #define RTL8390_SDS4_5_XSG1_FR1_LINK_STATUS_MASK                                                             (0x1 << RTL8390_SDS4_5_XSG1_FR1_LINK_STATUS_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FR1_JABBER_DETECT_OFFSET                                                         (1009)
  #define RTL8390_SDS4_5_XSG1_FR1_JABBER_DETECT_MASK                                                           (0x1 << RTL8390_SDS4_5_XSG1_FR1_JABBER_DETECT_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FR1_EXTENDED_CAPBILITY_OFFSET                                                    (1008)
  #define RTL8390_SDS4_5_XSG1_FR1_EXTENDED_CAPBILITY_MASK                                                      (0x1 << RTL8390_SDS4_5_XSG1_FR1_EXTENDED_CAPBILITY_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FR0_CFG_FIB_RST_OFFSET                                                           (1007)
  #define RTL8390_SDS4_5_XSG1_FR0_CFG_FIB_RST_MASK                                                             (0x1 << RTL8390_SDS4_5_XSG1_FR0_CFG_FIB_RST_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FR0_CFG_FIB_LPK_OFFSET                                                           (1006)
  #define RTL8390_SDS4_5_XSG1_FR0_CFG_FIB_LPK_MASK                                                             (0x1 << RTL8390_SDS4_5_XSG1_FR0_CFG_FIB_LPK_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FR0_CFG_FIB_SPD_RD_00_OFFSET                                                     (1005)
  #define RTL8390_SDS4_5_XSG1_FR0_CFG_FIB_SPD_RD_00_MASK                                                       (0x1 << RTL8390_SDS4_5_XSG1_FR0_CFG_FIB_SPD_RD_00_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FR0_CFG_FIB_ANEN_OFFSET                                                          (1004)
  #define RTL8390_SDS4_5_XSG1_FR0_CFG_FIB_ANEN_MASK                                                            (0x1 << RTL8390_SDS4_5_XSG1_FR0_CFG_FIB_ANEN_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FR0_CFG_FIB_PDOWN_OFFSET                                                         (1003)
  #define RTL8390_SDS4_5_XSG1_FR0_CFG_FIB_PDOWN_MASK                                                           (0x1 << RTL8390_SDS4_5_XSG1_FR0_CFG_FIB_PDOWN_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FR0_CFG_FIB_ISO_OFFSET                                                           (1002)
  #define RTL8390_SDS4_5_XSG1_FR0_CFG_FIB_ISO_MASK                                                             (0x1 << RTL8390_SDS4_5_XSG1_FR0_CFG_FIB_ISO_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FR0_CFG_FIB_RESTART_OFFSET                                                       (1001)
  #define RTL8390_SDS4_5_XSG1_FR0_CFG_FIB_RESTART_MASK                                                         (0x1 << RTL8390_SDS4_5_XSG1_FR0_CFG_FIB_RESTART_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FR0_CFG_FIB_FULLDUP_OFFSET                                                       (1000)
  #define RTL8390_SDS4_5_XSG1_FR0_CFG_FIB_FULLDUP_MASK                                                         (0x1 << RTL8390_SDS4_5_XSG1_FR0_CFG_FIB_FULLDUP_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FR0_CFG_FIB_SPD_RD_01_OFFSET                                                     (998)
  #define RTL8390_SDS4_5_XSG1_FR0_CFG_FIB_SPD_RD_01_MASK                                                       (0x1 << RTL8390_SDS4_5_XSG1_FR0_CFG_FIB_SPD_RD_01_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FR0_CFG_FIB_FRCTX_OFFSET                                                         (997)
  #define RTL8390_SDS4_5_XSG1_FR0_CFG_FIB_FRCTX_MASK                                                           (0x1 << RTL8390_SDS4_5_XSG1_FR0_CFG_FIB_FRCTX_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FR3_REALTEK_OUI_0500_OFFSET                                                      (986)
  #define RTL8390_SDS4_5_XSG1_FR3_REALTEK_OUI_0500_MASK                                                        (0x3F << RTL8390_SDS4_5_XSG1_FR3_REALTEK_OUI_0500_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FR3_MODEL_NO_0500_OFFSET                                                         (980)
  #define RTL8390_SDS4_5_XSG1_FR3_MODEL_NO_0500_MASK                                                           (0x3F << RTL8390_SDS4_5_XSG1_FR3_MODEL_NO_0500_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FR3_REVISION_NO_0300_OFFSET                                                      (976)
  #define RTL8390_SDS4_5_XSG1_FR3_REVISION_NO_0300_MASK                                                        (0xF << RTL8390_SDS4_5_XSG1_FR3_REVISION_NO_0300_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FR2_REALTEK_OUI_2106_OFFSET                                                      (960)
  #define RTL8390_SDS4_5_XSG1_FR2_REALTEK_OUI_2106_MASK                                                        (0xFFFF << RTL8390_SDS4_5_XSG1_FR2_REALTEK_OUI_2106_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FR5_RX_CFG_REG_OFFSET                                                            (944)
  #define RTL8390_SDS4_5_XSG1_FR5_RX_CFG_REG_MASK                                                              (0xFFFF << RTL8390_SDS4_5_XSG1_FR5_RX_CFG_REG_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FR4_TX_CFG_REG_OFFSET                                                            (928)
  #define RTL8390_SDS4_5_XSG1_FR4_TX_CFG_REG_MASK                                                              (0xFFFF << RTL8390_SDS4_5_XSG1_FR4_TX_CFG_REG_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FR7_MR_NP_TX_OFFSET                                                              (912)
  #define RTL8390_SDS4_5_XSG1_FR7_MR_NP_TX_MASK                                                                (0xFFFF << RTL8390_SDS4_5_XSG1_FR7_MR_NP_TX_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FR6_FIB_NP_EN_OFFSET                                                             (898)
  #define RTL8390_SDS4_5_XSG1_FR6_FIB_NP_EN_MASK                                                               (0x1 << RTL8390_SDS4_5_XSG1_FR6_FIB_NP_EN_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FR6_RXPAGE_OFFSET                                                                (897)
  #define RTL8390_SDS4_5_XSG1_FR6_RXPAGE_MASK                                                                  (0x1 << RTL8390_SDS4_5_XSG1_FR6_RXPAGE_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FR8_MR_NP_RX_OFFSET                                                              (864)
  #define RTL8390_SDS4_5_XSG1_FR8_MR_NP_RX_MASK                                                                (0xFFFF << RTL8390_SDS4_5_XSG1_FR8_MR_NP_RX_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FR13_INDR_FUNC_OFFSET                                                            (830)
  #define RTL8390_SDS4_5_XSG1_FR13_INDR_FUNC_MASK                                                              (0x3 << RTL8390_SDS4_5_XSG1_FR13_INDR_FUNC_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FR13_DUMMY_REG13_1305_OFFSET                                                     (821)
  #define RTL8390_SDS4_5_XSG1_FR13_DUMMY_REG13_1305_MASK                                                       (0x1FF << RTL8390_SDS4_5_XSG1_FR13_DUMMY_REG13_1305_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FR13_INDR_DEVAD_OFFSET                                                           (816)
  #define RTL8390_SDS4_5_XSG1_FR13_INDR_DEVAD_MASK                                                             (0x1F << RTL8390_SDS4_5_XSG1_FR13_INDR_DEVAD_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FR14_MMDRDBUS_OFFSET                                                             (768)
  #define RTL8390_SDS4_5_XSG1_FR14_MMDRDBUS_MASK                                                               (0xFFFF << RTL8390_SDS4_5_XSG1_FR14_MMDRDBUS_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FR17_ANA_RG3X_OFFSET                                                             (752)
  #define RTL8390_SDS4_5_XSG1_FR17_ANA_RG3X_MASK                                                               (0xFFFF << RTL8390_SDS4_5_XSG1_FR17_ANA_RG3X_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FR16_ANA_RG2X_OFFSET                                                             (736)
  #define RTL8390_SDS4_5_XSG1_FR16_ANA_RG2X_MASK                                                               (0xFFFF << RTL8390_SDS4_5_XSG1_FR16_ANA_RG2X_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FR19_ANA_RG5X_OFFSET                                                             (720)
  #define RTL8390_SDS4_5_XSG1_FR19_ANA_RG5X_MASK                                                               (0xFFFF << RTL8390_SDS4_5_XSG1_FR19_ANA_RG5X_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FR18_ANA_RG4X_OFFSET                                                             (704)
  #define RTL8390_SDS4_5_XSG1_FR18_ANA_RG4X_MASK                                                               (0xFFFF << RTL8390_SDS4_5_XSG1_FR18_ANA_RG4X_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FR21_ANA_RG7X_OFFSET                                                             (688)
  #define RTL8390_SDS4_5_XSG1_FR21_ANA_RG7X_MASK                                                               (0xFFFF << RTL8390_SDS4_5_XSG1_FR21_ANA_RG7X_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FR20_ANA_RG6X_OFFSET                                                             (672)
  #define RTL8390_SDS4_5_XSG1_FR20_ANA_RG6X_MASK                                                               (0xFFFF << RTL8390_SDS4_5_XSG1_FR20_ANA_RG6X_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FR23_QSGM_TXCFG_MAC_OFFSET                                                       (656)
  #define RTL8390_SDS4_5_XSG1_FR23_QSGM_TXCFG_MAC_MASK                                                         (0xFFFF << RTL8390_SDS4_5_XSG1_FR23_QSGM_TXCFG_MAC_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FR22_QSGM_TXCFG_PHY_OFFSET                                                       (640)
  #define RTL8390_SDS4_5_XSG1_FR22_QSGM_TXCFG_PHY_MASK                                                         (0xFFFF << RTL8390_SDS4_5_XSG1_FR22_QSGM_TXCFG_PHY_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FR25_ANA_RG13X_OFFSET                                                            (624)
  #define RTL8390_SDS4_5_XSG1_FR25_ANA_RG13X_MASK                                                              (0xFFFF << RTL8390_SDS4_5_XSG1_FR25_ANA_RG13X_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FR24_ANA_RG12X_OFFSET                                                            (608)
  #define RTL8390_SDS4_5_XSG1_FR24_ANA_RG12X_MASK                                                              (0xFFFF << RTL8390_SDS4_5_XSG1_FR24_ANA_RG12X_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FR27_ANA_RG15X_OFFSET                                                            (592)
  #define RTL8390_SDS4_5_XSG1_FR27_ANA_RG15X_MASK                                                              (0xFFFF << RTL8390_SDS4_5_XSG1_FR27_ANA_RG15X_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FR29_CFG_AUTO_DET_ON_OFFSET                                                      (575)
  #define RTL8390_SDS4_5_XSG1_FR29_CFG_AUTO_DET_ON_MASK                                                        (0x1 << RTL8390_SDS4_5_XSG1_FR29_CFG_AUTO_DET_ON_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FR29_CFG_TOUT_MAX_OFFSET                                                         (569)
  #define RTL8390_SDS4_5_XSG1_FR29_CFG_TOUT_MAX_MASK                                                           (0x3F << RTL8390_SDS4_5_XSG1_FR29_CFG_TOUT_MAX_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FR29_CFG_STATE_TMR_OFFSET                                                        (565)
  #define RTL8390_SDS4_5_XSG1_FR29_CFG_STATE_TMR_MASK                                                          (0xF << RTL8390_SDS4_5_XSG1_FR29_CFG_STATE_TMR_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FR29_CFG_TEST_TMR_OFFSET                                                         (560)
  #define RTL8390_SDS4_5_XSG1_FR29_CFG_TEST_TMR_MASK                                                           (0x1F << RTL8390_SDS4_5_XSG1_FR29_CFG_TEST_TMR_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FR28_CFG_CONS1_MAX_OFFSET                                                        (556)
  #define RTL8390_SDS4_5_XSG1_FR28_CFG_CONS1_MAX_MASK                                                          (0xF << RTL8390_SDS4_5_XSG1_FR28_CFG_CONS1_MAX_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FR28_CFG_CONS0_MAX_OFFSET                                                        (552)
  #define RTL8390_SDS4_5_XSG1_FR28_CFG_CONS0_MAX_MASK                                                          (0xF << RTL8390_SDS4_5_XSG1_FR28_CFG_CONS0_MAX_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FR28_CFG_CNT_MIN_OFFSET                                                          (544)
  #define RTL8390_SDS4_5_XSG1_FR28_CFG_CNT_MIN_MASK                                                            (0xFF << RTL8390_SDS4_5_XSG1_FR28_CFG_CNT_MIN_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FR30_CFG_RG30X1512_OFFSET                                                        (524)
  #define RTL8390_SDS4_5_XSG1_FR30_CFG_RG30X1512_MASK                                                          (0xF << RTL8390_SDS4_5_XSG1_FR30_CFG_RG30X1512_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FR30_CFG_STATMR_LEVEL_OFFSET                                                     (523)
  #define RTL8390_SDS4_5_XSG1_FR30_CFG_STATMR_LEVEL_MASK                                                       (0x1 << RTL8390_SDS4_5_XSG1_FR30_CFG_STATMR_LEVEL_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FR30_CFG_CNTEN_OFFSET                                                            (522)
  #define RTL8390_SDS4_5_XSG1_FR30_CFG_CNTEN_MASK                                                              (0x1 << RTL8390_SDS4_5_XSG1_FR30_CFG_CNTEN_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FR30_CFG_CONSEN_OFFSET                                                           (521)
  #define RTL8390_SDS4_5_XSG1_FR30_CFG_CONSEN_MASK                                                             (0x1 << RTL8390_SDS4_5_XSG1_FR30_CFG_CONSEN_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FR30_CFG_STATMR_EN_OFFSET                                                        (520)
  #define RTL8390_SDS4_5_XSG1_FR30_CFG_STATMR_EN_MASK                                                          (0x1 << RTL8390_SDS4_5_XSG1_FR30_CFG_STATMR_EN_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FR30_CFG_LNK_ON_TMR_OFFSET                                                       (512)
  #define RTL8390_SDS4_5_XSG1_FR30_CFG_LNK_ON_TMR_MASK                                                         (0xFF << RTL8390_SDS4_5_XSG1_FR30_CFG_LNK_ON_TMR_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FRE1_CAPBILITY_OFFSET                                                            (502)
  #define RTL8390_SDS4_5_XSG1_FRE1_CAPBILITY_MASK                                                              (0x3FF << RTL8390_SDS4_5_XSG1_FRE1_CAPBILITY_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FRE1_AN_COMPLETE_OFFSET                                                          (501)
  #define RTL8390_SDS4_5_XSG1_FRE1_AN_COMPLETE_MASK                                                            (0x1 << RTL8390_SDS4_5_XSG1_FRE1_AN_COMPLETE_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FRE1_R_FAULT_OFFSET                                                              (500)
  #define RTL8390_SDS4_5_XSG1_FRE1_R_FAULT_MASK                                                                (0x1 << RTL8390_SDS4_5_XSG1_FRE1_R_FAULT_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FRE1_NWAY_ABILITY_OFFSET                                                         (499)
  #define RTL8390_SDS4_5_XSG1_FRE1_NWAY_ABILITY_MASK                                                           (0x1 << RTL8390_SDS4_5_XSG1_FRE1_NWAY_ABILITY_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FRE1_LINK_STATUS_OFFSET                                                          (498)
  #define RTL8390_SDS4_5_XSG1_FRE1_LINK_STATUS_MASK                                                            (0x1 << RTL8390_SDS4_5_XSG1_FRE1_LINK_STATUS_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FRE1_JABBER_DETECT_OFFSET                                                        (497)
  #define RTL8390_SDS4_5_XSG1_FRE1_JABBER_DETECT_MASK                                                          (0x1 << RTL8390_SDS4_5_XSG1_FRE1_JABBER_DETECT_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FRE1_EXTENDED_CAPBILITY_OFFSET                                                   (496)
  #define RTL8390_SDS4_5_XSG1_FRE1_EXTENDED_CAPBILITY_MASK                                                     (0x1 << RTL8390_SDS4_5_XSG1_FRE1_EXTENDED_CAPBILITY_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FRE0_CFG_FIB_RST_OFFSET                                                          (495)
  #define RTL8390_SDS4_5_XSG1_FRE0_CFG_FIB_RST_MASK                                                            (0x1 << RTL8390_SDS4_5_XSG1_FRE0_CFG_FIB_RST_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FRE0_CFG_FIB_LPK_OFFSET                                                          (494)
  #define RTL8390_SDS4_5_XSG1_FRE0_CFG_FIB_LPK_MASK                                                            (0x1 << RTL8390_SDS4_5_XSG1_FRE0_CFG_FIB_LPK_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FRE0_CFG_FIB_SPD_RD_00_OFFSET                                                    (493)
  #define RTL8390_SDS4_5_XSG1_FRE0_CFG_FIB_SPD_RD_00_MASK                                                      (0x1 << RTL8390_SDS4_5_XSG1_FRE0_CFG_FIB_SPD_RD_00_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FRE0_CFG_FIB_ANEN_OFFSET                                                         (492)
  #define RTL8390_SDS4_5_XSG1_FRE0_CFG_FIB_ANEN_MASK                                                           (0x1 << RTL8390_SDS4_5_XSG1_FRE0_CFG_FIB_ANEN_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FRE0_CFG_FIB_PDOWN_OFFSET                                                        (491)
  #define RTL8390_SDS4_5_XSG1_FRE0_CFG_FIB_PDOWN_MASK                                                          (0x1 << RTL8390_SDS4_5_XSG1_FRE0_CFG_FIB_PDOWN_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FRE0_CFG_FIB_ISO_OFFSET                                                          (490)
  #define RTL8390_SDS4_5_XSG1_FRE0_CFG_FIB_ISO_MASK                                                            (0x1 << RTL8390_SDS4_5_XSG1_FRE0_CFG_FIB_ISO_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FRE0_CFG_FIB_RESTART_OFFSET                                                      (489)
  #define RTL8390_SDS4_5_XSG1_FRE0_CFG_FIB_RESTART_MASK                                                        (0x1 << RTL8390_SDS4_5_XSG1_FRE0_CFG_FIB_RESTART_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FRE0_CFG_FIB_FULLDUP_OFFSET                                                      (488)
  #define RTL8390_SDS4_5_XSG1_FRE0_CFG_FIB_FULLDUP_MASK                                                        (0x1 << RTL8390_SDS4_5_XSG1_FRE0_CFG_FIB_FULLDUP_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FRE0_CFG_FIB_SPD_RD_01_OFFSET                                                    (486)
  #define RTL8390_SDS4_5_XSG1_FRE0_CFG_FIB_SPD_RD_01_MASK                                                      (0x1 << RTL8390_SDS4_5_XSG1_FRE0_CFG_FIB_SPD_RD_01_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FRE0_CFG_FIB_FRCTX_OFFSET                                                        (485)
  #define RTL8390_SDS4_5_XSG1_FRE0_CFG_FIB_FRCTX_MASK                                                          (0x1 << RTL8390_SDS4_5_XSG1_FRE0_CFG_FIB_FRCTX_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FRE3_REALTEK_OUI_0500_OFFSET                                                     (474)
  #define RTL8390_SDS4_5_XSG1_FRE3_REALTEK_OUI_0500_MASK                                                       (0x3F << RTL8390_SDS4_5_XSG1_FRE3_REALTEK_OUI_0500_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FRE3_MODEL_NO_0500_OFFSET                                                        (468)
  #define RTL8390_SDS4_5_XSG1_FRE3_MODEL_NO_0500_MASK                                                          (0x3F << RTL8390_SDS4_5_XSG1_FRE3_MODEL_NO_0500_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FRE3_REVISION_NO_0300_OFFSET                                                     (464)
  #define RTL8390_SDS4_5_XSG1_FRE3_REVISION_NO_0300_MASK                                                       (0xF << RTL8390_SDS4_5_XSG1_FRE3_REVISION_NO_0300_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FRE2_REALTEK_OUI_2106_OFFSET                                                     (448)
  #define RTL8390_SDS4_5_XSG1_FRE2_REALTEK_OUI_2106_MASK                                                       (0xFFFF << RTL8390_SDS4_5_XSG1_FRE2_REALTEK_OUI_2106_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FRE5_RX_CFG_REG_OFFSET                                                           (432)
  #define RTL8390_SDS4_5_XSG1_FRE5_RX_CFG_REG_MASK                                                             (0xFFFF << RTL8390_SDS4_5_XSG1_FRE5_RX_CFG_REG_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FRE4_TX_CFG_REG_OFFSET                                                           (416)
  #define RTL8390_SDS4_5_XSG1_FRE4_TX_CFG_REG_MASK                                                             (0xFFFF << RTL8390_SDS4_5_XSG1_FRE4_TX_CFG_REG_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FRE7_MR_NP_TX_OFFSET                                                             (400)
  #define RTL8390_SDS4_5_XSG1_FRE7_MR_NP_TX_MASK                                                               (0xFFFF << RTL8390_SDS4_5_XSG1_FRE7_MR_NP_TX_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FRE6_FIB_NP_EN_OFFSET                                                            (386)
  #define RTL8390_SDS4_5_XSG1_FRE6_FIB_NP_EN_MASK                                                              (0x1 << RTL8390_SDS4_5_XSG1_FRE6_FIB_NP_EN_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FRE6_RXPAGE_OFFSET                                                               (385)
  #define RTL8390_SDS4_5_XSG1_FRE6_RXPAGE_MASK                                                                 (0x1 << RTL8390_SDS4_5_XSG1_FRE6_RXPAGE_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FRE8_MR_NP_RX_OFFSET                                                             (352)
  #define RTL8390_SDS4_5_XSG1_FRE8_MR_NP_RX_MASK                                                               (0xFFFF << RTL8390_SDS4_5_XSG1_FRE8_MR_NP_RX_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FRE13_INDR_FUNC_OFFSET                                                           (318)
  #define RTL8390_SDS4_5_XSG1_FRE13_INDR_FUNC_MASK                                                             (0x3 << RTL8390_SDS4_5_XSG1_FRE13_INDR_FUNC_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FRE13_DUMMY_REG13_1305_OFFSET                                                    (309)
  #define RTL8390_SDS4_5_XSG1_FRE13_DUMMY_REG13_1305_MASK                                                      (0x1FF << RTL8390_SDS4_5_XSG1_FRE13_DUMMY_REG13_1305_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FRE13_INDR_DEVAD_OFFSET                                                          (304)
  #define RTL8390_SDS4_5_XSG1_FRE13_INDR_DEVAD_MASK                                                            (0x1F << RTL8390_SDS4_5_XSG1_FRE13_INDR_DEVAD_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FRE14_MMDRDBUS_OFFSET                                                            (256)
  #define RTL8390_SDS4_5_XSG1_FRE14_MMDRDBUS_MASK                                                              (0xFFFF << RTL8390_SDS4_5_XSG1_FRE14_MMDRDBUS_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FRE17_DUMMY_REG17_1505_OFFSET                                                    (245)
  #define RTL8390_SDS4_5_XSG1_FRE17_DUMMY_REG17_1505_MASK                                                      (0x7FF << RTL8390_SDS4_5_XSG1_FRE17_DUMMY_REG17_1505_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FRE17_EEE_RSG_FIB100_OFFSET                                                      (244)
  #define RTL8390_SDS4_5_XSG1_FRE17_EEE_RSG_FIB100_MASK                                                        (0x1 << RTL8390_SDS4_5_XSG1_FRE17_EEE_RSG_FIB100_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FRE17_EEE_STD_FIB100_OFFSET                                                      (243)
  #define RTL8390_SDS4_5_XSG1_FRE17_EEE_STD_FIB100_MASK                                                        (0x1 << RTL8390_SDS4_5_XSG1_FRE17_EEE_STD_FIB100_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FRE17_C1_PWRSAV_EN_FIB100_OFFSET                                                 (242)
  #define RTL8390_SDS4_5_XSG1_FRE17_C1_PWRSAV_EN_FIB100_MASK                                                   (0x1 << RTL8390_SDS4_5_XSG1_FRE17_C1_PWRSAV_EN_FIB100_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FRE17_C2_PWRSAV_EN_FIB100_OFFSET                                                 (241)
  #define RTL8390_SDS4_5_XSG1_FRE17_C2_PWRSAV_EN_FIB100_MASK                                                   (0x1 << RTL8390_SDS4_5_XSG1_FRE17_C2_PWRSAV_EN_FIB100_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FRE17_EEE_QUIET_FIB100_OFFSET                                                    (240)
  #define RTL8390_SDS4_5_XSG1_FRE17_EEE_QUIET_FIB100_MASK                                                      (0x1 << RTL8390_SDS4_5_XSG1_FRE17_EEE_QUIET_FIB100_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FRE16_DUMMY_REG16_15_OFFSET                                                      (239)
  #define RTL8390_SDS4_5_XSG1_FRE16_DUMMY_REG16_15_MASK                                                        (0x1 << RTL8390_SDS4_5_XSG1_FRE16_DUMMY_REG16_15_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FRE16_EEE_RSG_FIB1G_OFFSET                                                       (238)
  #define RTL8390_SDS4_5_XSG1_FRE16_EEE_RSG_FIB1G_MASK                                                         (0x1 << RTL8390_SDS4_5_XSG1_FRE16_EEE_RSG_FIB1G_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FRE16_EEE_STD_FIB1G_OFFSET                                                       (237)
  #define RTL8390_SDS4_5_XSG1_FRE16_EEE_STD_FIB1G_MASK                                                         (0x1 << RTL8390_SDS4_5_XSG1_FRE16_EEE_STD_FIB1G_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FRE16_C1_PWRSAV_EN_FIB1G_OFFSET                                                  (236)
  #define RTL8390_SDS4_5_XSG1_FRE16_C1_PWRSAV_EN_FIB1G_MASK                                                    (0x1 << RTL8390_SDS4_5_XSG1_FRE16_C1_PWRSAV_EN_FIB1G_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FRE16_C2_PWRSAV_EN_FIB1G_OFFSET                                                  (235)
  #define RTL8390_SDS4_5_XSG1_FRE16_C2_PWRSAV_EN_FIB1G_MASK                                                    (0x1 << RTL8390_SDS4_5_XSG1_FRE16_C2_PWRSAV_EN_FIB1G_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FRE16_EEE_QUIET_FIB1G_OFFSET                                                     (234)
  #define RTL8390_SDS4_5_XSG1_FRE16_EEE_QUIET_FIB1G_MASK                                                       (0x1 << RTL8390_SDS4_5_XSG1_FRE16_EEE_QUIET_FIB1G_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FRE16_EEE_RSG_QSGP_OFFSET                                                        (233)
  #define RTL8390_SDS4_5_XSG1_FRE16_EEE_RSG_QSGP_MASK                                                          (0x1 << RTL8390_SDS4_5_XSG1_FRE16_EEE_RSG_QSGP_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FRE16_EEE_STD_QSGP_OFFSET                                                        (232)
  #define RTL8390_SDS4_5_XSG1_FRE16_EEE_STD_QSGP_MASK                                                          (0x1 << RTL8390_SDS4_5_XSG1_FRE16_EEE_STD_QSGP_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FRE16_C1_PWRSAV_EN_QSGP_OFFSET                                                   (231)
  #define RTL8390_SDS4_5_XSG1_FRE16_C1_PWRSAV_EN_QSGP_MASK                                                     (0x1 << RTL8390_SDS4_5_XSG1_FRE16_C1_PWRSAV_EN_QSGP_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FRE16_C2_PWRSAV_EN_QSGP_OFFSET                                                   (230)
  #define RTL8390_SDS4_5_XSG1_FRE16_C2_PWRSAV_EN_QSGP_MASK                                                     (0x1 << RTL8390_SDS4_5_XSG1_FRE16_C2_PWRSAV_EN_QSGP_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FRE16_EEE_QUIET_QSGP_OFFSET                                                      (229)
  #define RTL8390_SDS4_5_XSG1_FRE16_EEE_QUIET_QSGP_MASK                                                        (0x1 << RTL8390_SDS4_5_XSG1_FRE16_EEE_QUIET_QSGP_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FRE16_EEE_RSG_RSGP_OFFSET                                                        (228)
  #define RTL8390_SDS4_5_XSG1_FRE16_EEE_RSG_RSGP_MASK                                                          (0x1 << RTL8390_SDS4_5_XSG1_FRE16_EEE_RSG_RSGP_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FRE16_EEE_STD_RSGP_OFFSET                                                        (227)
  #define RTL8390_SDS4_5_XSG1_FRE16_EEE_STD_RSGP_MASK                                                          (0x1 << RTL8390_SDS4_5_XSG1_FRE16_EEE_STD_RSGP_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FRE16_C1_PWRSAV_EN_RSGP_OFFSET                                                   (226)
  #define RTL8390_SDS4_5_XSG1_FRE16_C1_PWRSAV_EN_RSGP_MASK                                                     (0x1 << RTL8390_SDS4_5_XSG1_FRE16_C1_PWRSAV_EN_RSGP_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FRE16_C2_PWRSAV_EN_RSGP_OFFSET                                                   (225)
  #define RTL8390_SDS4_5_XSG1_FRE16_C2_PWRSAV_EN_RSGP_MASK                                                     (0x1 << RTL8390_SDS4_5_XSG1_FRE16_C2_PWRSAV_EN_RSGP_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FRE16_EEE_QUIET_RSGP_OFFSET                                                      (224)
  #define RTL8390_SDS4_5_XSG1_FRE16_EEE_QUIET_RSGP_MASK                                                        (0x1 << RTL8390_SDS4_5_XSG1_FRE16_EEE_QUIET_RSGP_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FRE19_CFG_TX_MODE_OFFSET                                                         (222)
  #define RTL8390_SDS4_5_XSG1_FRE19_CFG_TX_MODE_MASK                                                           (0x3 << RTL8390_SDS4_5_XSG1_FRE19_CFG_TX_MODE_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FRE19_DET_IDLE32_DIS_OFFSET                                                      (221)
  #define RTL8390_SDS4_5_XSG1_FRE19_DET_IDLE32_DIS_MASK                                                        (0x1 << RTL8390_SDS4_5_XSG1_FRE19_DET_IDLE32_DIS_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FRE19_DET_CG_DIS_OFFSET                                                          (220)
  #define RTL8390_SDS4_5_XSG1_FRE19_DET_CG_DIS_MASK                                                            (0x1 << RTL8390_SDS4_5_XSG1_FRE19_DET_CG_DIS_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FRE19_CFG_LINK_OK_SEL_OFFSET                                                     (219)
  #define RTL8390_SDS4_5_XSG1_FRE19_CFG_LINK_OK_SEL_MASK                                                       (0x1 << RTL8390_SDS4_5_XSG1_FRE19_CFG_LINK_OK_SEL_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FRE19_RX_TS_TIMER_OFFSET                                                         (217)
  #define RTL8390_SDS4_5_XSG1_FRE19_RX_TS_TIMER_MASK                                                           (0x3 << RTL8390_SDS4_5_XSG1_FRE19_RX_TS_TIMER_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FRE19_RX_WF_TIMER_OFFSET                                                         (214)
  #define RTL8390_SDS4_5_XSG1_FRE19_RX_WF_TIMER_MASK                                                           (0x7 << RTL8390_SDS4_5_XSG1_FRE19_RX_WF_TIMER_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FRE19_RX_TW_TIMER_OFFSET                                                         (211)
  #define RTL8390_SDS4_5_XSG1_FRE19_RX_TW_TIMER_MASK                                                           (0x7 << RTL8390_SDS4_5_XSG1_FRE19_RX_TW_TIMER_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FRE19_RX_TQ_TIMER_OFFSET                                                         (208)
  #define RTL8390_SDS4_5_XSG1_FRE19_RX_TQ_TIMER_MASK                                                           (0x7 << RTL8390_SDS4_5_XSG1_FRE19_RX_TQ_TIMER_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FRE18_DUMMY_REG18_1509_OFFSET                                                    (201)
  #define RTL8390_SDS4_5_XSG1_FRE18_DUMMY_REG18_1509_MASK                                                      (0x7F << RTL8390_SDS4_5_XSG1_FRE18_DUMMY_REG18_1509_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FRE18_TX_TR_TIMER_OFFSET                                                         (198)
  #define RTL8390_SDS4_5_XSG1_FRE18_TX_TR_TIMER_MASK                                                           (0x7 << RTL8390_SDS4_5_XSG1_FRE18_TX_TR_TIMER_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FRE18_TX_TQ_TIMER_OFFSET                                                         (195)
  #define RTL8390_SDS4_5_XSG1_FRE18_TX_TQ_TIMER_MASK                                                           (0x7 << RTL8390_SDS4_5_XSG1_FRE18_TX_TQ_TIMER_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FRE18_TX_TS_TIMER_OFFSET                                                         (192)
  #define RTL8390_SDS4_5_XSG1_FRE18_TX_TS_TIMER_MASK                                                           (0x7 << RTL8390_SDS4_5_XSG1_FRE18_TX_TS_TIMER_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FRE21_DUMMY_REG21_1513_OFFSET                                                    (189)
  #define RTL8390_SDS4_5_XSG1_FRE21_DUMMY_REG21_1513_MASK                                                      (0x7 << RTL8390_SDS4_5_XSG1_FRE21_DUMMY_REG21_1513_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FRE21_DUMMY_REG21_1204_OFFSET                                                    (180)
  #define RTL8390_SDS4_5_XSG1_FRE21_DUMMY_REG21_1204_MASK                                                      (0x1FF << RTL8390_SDS4_5_XSG1_FRE21_DUMMY_REG21_1204_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FRE21_DUMMY_REG21_0300_OFFSET                                                    (176)
  #define RTL8390_SDS4_5_XSG1_FRE21_DUMMY_REG21_0300_MASK                                                      (0xF << RTL8390_SDS4_5_XSG1_FRE21_DUMMY_REG21_0300_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FRE20_CFG_SFD_SEL_OFFSET                                                         (175)
  #define RTL8390_SDS4_5_XSG1_FRE20_CFG_SFD_SEL_MASK                                                           (0x1 << RTL8390_SDS4_5_XSG1_FRE20_CFG_SFD_SEL_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FRE20_CFG_IDLE_SEL_OFFSET                                                        (174)
  #define RTL8390_SDS4_5_XSG1_FRE20_CFG_IDLE_SEL_MASK                                                          (0x1 << RTL8390_SDS4_5_XSG1_FRE20_CFG_IDLE_SEL_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FRE20_CFG_CG_SEL_OFFSET                                                          (173)
  #define RTL8390_SDS4_5_XSG1_FRE20_CFG_CG_SEL_MASK                                                            (0x1 << RTL8390_SDS4_5_XSG1_FRE20_CFG_CG_SEL_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FRE20_CFG_IDLE32_CNT_OFFSET                                                      (168)
  #define RTL8390_SDS4_5_XSG1_FRE20_CFG_IDLE32_CNT_MASK                                                        (0x1F << RTL8390_SDS4_5_XSG1_FRE20_CFG_IDLE32_CNT_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FRE20_CFG_IDLE_CNT_OFFSET                                                        (164)
  #define RTL8390_SDS4_5_XSG1_FRE20_CFG_IDLE_CNT_MASK                                                          (0xF << RTL8390_SDS4_5_XSG1_FRE20_CFG_IDLE_CNT_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FRE20_CFG_CG_CNT_OFFSET                                                          (160)
  #define RTL8390_SDS4_5_XSG1_FRE20_CFG_CG_CNT_MASK                                                            (0xF << RTL8390_SDS4_5_XSG1_FRE20_CFG_CG_CNT_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FRE23_DUMMY_REG23_1508_OFFSET                                                    (152)
  #define RTL8390_SDS4_5_XSG1_FRE23_DUMMY_REG23_1508_MASK                                                      (0xFF << RTL8390_SDS4_5_XSG1_FRE23_DUMMY_REG23_1508_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FRE23_CFG_SILENT_PROB_SEL_OFFSET                                                 (148)
  #define RTL8390_SDS4_5_XSG1_FRE23_CFG_SILENT_PROB_SEL_MASK                                                   (0xF << RTL8390_SDS4_5_XSG1_FRE23_CFG_SILENT_PROB_SEL_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FRE23_CFG_LINK_SEL_OFFSET                                                        (147)
  #define RTL8390_SDS4_5_XSG1_FRE23_CFG_LINK_SEL_MASK                                                          (0x1 << RTL8390_SDS4_5_XSG1_FRE23_CFG_LINK_SEL_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FRE23_DUMMY_REG23_0200_OFFSET                                                    (144)
  #define RTL8390_SDS4_5_XSG1_FRE23_DUMMY_REG23_0200_MASK                                                      (0x7 << RTL8390_SDS4_5_XSG1_FRE23_DUMMY_REG23_0200_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FRE22_CFG_EPON_INTEN_OFFSET                                                      (143)
  #define RTL8390_SDS4_5_XSG1_FRE22_CFG_EPON_INTEN_MASK                                                        (0x1 << RTL8390_SDS4_5_XSG1_FRE22_CFG_EPON_INTEN_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FRE22_CFG_LINK_INTEN_OFFSET                                                      (142)
  #define RTL8390_SDS4_5_XSG1_FRE22_CFG_LINK_INTEN_MASK                                                        (0x1 << RTL8390_SDS4_5_XSG1_FRE22_CFG_LINK_INTEN_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FRE22_DUMMY_REG22_1302_OFFSET                                                    (130)
  #define RTL8390_SDS4_5_XSG1_FRE22_DUMMY_REG22_1302_MASK                                                      (0xFFF << RTL8390_SDS4_5_XSG1_FRE22_DUMMY_REG22_1302_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FRE22_DET_EPON_INT_OFFSET                                                        (129)
  #define RTL8390_SDS4_5_XSG1_FRE22_DET_EPON_INT_MASK                                                          (0x1 << RTL8390_SDS4_5_XSG1_FRE22_DET_EPON_INT_OFFSET)
  #define RTL8390_SDS4_5_XSG1_FRE22_SDS_LINK_INT_OFFSET                                                        (128)
  #define RTL8390_SDS4_5_XSG1_FRE22_SDS_LINK_INT_MASK                                                          (0x1 << RTL8390_SDS4_5_XSG1_FRE22_SDS_LINK_INT_OFFSET)

#define RTL8390_SDS4_5_ANA_RG_EXT_ADDR                                                                         (0xAB00)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CMU_ICP_SEL_OFFSET                                                  (2044)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CMU_ICP_SEL_MASK                                                    (0xF << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CMU_ICP_SEL_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CMU_VCP_SEL_OFFSET                                                  (2043)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CMU_VCP_SEL_MASK                                                    (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CMU_VCP_SEL_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_ISTANK_SEL_HS_OFFSET                                                (2041)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_ISTANK_SEL_HS_MASK                                                  (0x3 << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_ISTANK_SEL_HS_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_ISTANK_SEL_LS_OFFSET                                                (2039)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_ISTANK_SEL_LS_MASK                                                  (0x3 << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_ISTANK_SEL_LS_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_LCBIAS_LPF_EN_OFFSET                                                (2038)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_LCBIAS_LPF_EN_MASK                                                  (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_LCBIAS_LPF_EN_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_LCVCO_HSMODE_OFFSET                                                 (2037)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_LCVCO_HSMODE_MASK                                                   (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_LCVCO_HSMODE_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CMU_SEL_CP_OFFSET                                                   (2035)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CMU_SEL_CP_MASK                                                     (0x3 << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CMU_SEL_CP_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CMU_SEL_R_OFFSET                                                    (2032)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CMU_SEL_R_MASK                                                      (0x7 << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CMU_SEL_R_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_DUMMY_RG00_1500_OFFSET                                                  (2016)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_DUMMY_RG00_1500_MASK                                                    (0xFFFF << RTL8390_SDS4_5_ANA_RG_EXT_S0_DUMMY_RG00_1500_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CMU_SELPREDIV_OFFSET                                                (2014)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CMU_SELPREDIV_MASK                                                  (0x3 << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CMU_SELPREDIV_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CMU_INJ_MODE_SEL_OFFSET                                             (2013)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CMU_INJ_MODE_SEL_MASK                                               (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CMU_INJ_MODE_SEL_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_LOCKDET_REF_DIV_SEL_OFFSET                                          (2012)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_LOCKDET_REF_DIV_SEL_MASK                                            (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_LOCKDET_REF_DIV_SEL_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CMU_SEL_CSM_OFFSET                                                  (2010)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CMU_SEL_CSM_MASK                                                    (0x3 << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CMU_SEL_CSM_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_VI_SEL_OFFSET                                                       (2007)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_VI_SEL_MASK                                                         (0x7 << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_VI_SEL_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CKLC_SEL_OFFSET                                                     (2006)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CKLC_SEL_MASK                                                       (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CKLC_SEL_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CMU_EN_WD_OFFSET                                                    (2005)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CMU_EN_WD_MASK                                                      (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CMU_EN_WD_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CMU_CLKRDY_OFFSET                                                   (2003)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CMU_CLKRDY_MASK                                                     (0x3 << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CMU_CLKRDY_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_TIME0_CK_OFFSET                                                     (2000)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_TIME0_CK_MASK                                                       (0x7 << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_TIME0_CK_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_LCVCO_TR_OFFSET                                                     (1995)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_LCVCO_TR_MASK                                                       (0x1F << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_LCVCO_TR_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CMU_LOOP_DIVN_OFFSET                                                (1990)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CMU_LOOP_DIVN_MASK                                                  (0x1F << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CMU_LOOP_DIVN_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CMU_LOOP_DIV4_OFFSET                                                (1988)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CMU_LOOP_DIV4_MASK                                                  (0x3 << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CMU_LOOP_DIV4_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_VSEL_LREG_OFFSET                                                    (1985)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_VSEL_LREG_MASK                                                      (0x7 << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_VSEL_LREG_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_TESTEN_OFFSET                                                       (1984)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_TESTEN_MASK                                                         (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_TESTEN_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_DIVIDE_NUM_OFFSET                                                   (1978)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_DIVIDE_NUM_MASK                                                     (0x3F << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_DIVIDE_NUM_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_LOCK_UP_LIMIT_OFFSET                                                (1968)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_LOCK_UP_LIMIT_MASK                                                  (0x3FF << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_LOCK_UP_LIMIT_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_TIME2_RST_WIDTH_OFFSET                                              (1966)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_TIME2_RST_WIDTH_MASK                                                (0x3 << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_TIME2_RST_WIDTH_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CMU_AUTO_K_OFFSET                                                   (1965)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CMU_AUTO_K_MASK                                                     (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CMU_AUTO_K_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_AUTO_MODE_OFFSET                                                    (1964)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_AUTO_MODE_MASK                                                      (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_AUTO_MODE_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CALIB_MANUAL_OFFSET                                                 (1963)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CALIB_MANUAL_MASK                                                   (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CALIB_MANUAL_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CALIB_TIME_OFFSET                                                   (1960)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CALIB_TIME_MASK                                                     (0x7 << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CALIB_TIME_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CP_EN_MANUAL_OFFSET                                                 (1959)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CP_EN_MANUAL_MASK                                                   (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CP_EN_MANUAL_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CP_TIME_OFFSET                                                      (1956)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CP_TIME_MASK                                                        (0x7 << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CP_TIME_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CMU_DM_0__OFFSET                                                    (1955)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CMU_DM_0__MASK                                                      (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CMU_DM_0__OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_INIT_TIME_OFFSET                                                    (1952)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_INIT_TIME_MASK                                                      (0x7 << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_INIT_TIME_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CLKOUT_D_OFFSET                                                     (1949)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CLKOUT_D_MASK                                                       (0x7 << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CLKOUT_D_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CLKOUT_EN_OFFSET                                                    (1947)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CLKOUT_EN_MASK                                                      (0x3 << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CLKOUT_EN_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CMU_DM_1__OFFSET                                                    (1946)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CMU_DM_1__MASK                                                      (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CMU_DM_1__OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_BG_OFFSET                                                           (1944)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_BG_MASK                                                             (0x3 << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_BG_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_IB_CENTER_FILTER_OFFSET                                             (1943)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_IB_CENTER_FILTER_MASK                                               (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_IB_CENTER_FILTER_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_IB_LANE_FILTER_OFFSET                                               (1942)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_IB_LANE_FILTER_MASK                                                 (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_IB_LANE_FILTER_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_IBRX_BOOSTER_OFFSET                                                 (1941)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_IBRX_BOOSTER_MASK                                                   (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_IBRX_BOOSTER_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_IBTX_BOOSTER_OFFSET                                                 (1940)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_IBTX_BOOSTER_MASK                                                   (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_IBTX_BOOSTER_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_IBRXSEL_OFFSET                                                      (1938)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_IBRXSEL_MASK                                                        (0x3 << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_IBRXSEL_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_IBTXSEL_OFFSET                                                      (1936)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_IBTXSEL_MASK                                                        (0x3 << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_IBTXSEL_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_FLD_DSEL_OFFSET                                                     (1935)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_FLD_DSEL_MASK                                                       (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_FLD_DSEL_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CMU_VCO_COARSE_OFFSET                                               (1930)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CMU_VCO_COARSE_MASK                                                 (0x1F << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CMU_VCO_COARSE_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_LOCK_DN_LIMIT_OFFSET                                                (1920)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_LOCK_DN_LIMIT_MASK                                                  (0x3FF << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_LOCK_DN_LIMIT_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_OOBS_CALI_OFFSET                                                    (1918)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_OOBS_CALI_MASK                                                      (0x3 << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_OOBS_CALI_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_OOBS_CALSEL_OFFSET                                                  (1917)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_OOBS_CALSEL_MASK                                                    (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_OOBS_CALSEL_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_OOBS_CKSEL_OFFSET                                                   (1916)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_OOBS_CKSEL_MASK                                                     (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_OOBS_CKSEL_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_OOBS_FORCECAL_OFFSET                                                (1915)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_OOBS_FORCECAL_MASK                                                  (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_OOBS_FORCECAL_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_OOBS_FREQSEL_OFFSET                                                 (1914)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_OOBS_FREQSEL_MASK                                                   (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_OOBS_FREQSEL_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_OOBS_NSQDLY_OFFSET                                                  (1913)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_OOBS_NSQDLY_MASK                                                    (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_OOBS_NSQDLY_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_OOBS_RXIDLE_MANUAL_OFFSET                                           (1912)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_OOBS_RXIDLE_MANUAL_MASK                                             (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_OOBS_RXIDLE_MANUAL_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_OOBS_SEL_OFFSET                                                     (1911)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_OOBS_SEL_MASK                                                       (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_OOBS_SEL_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_OOBS_SEN_OFFSET                                                     (1906)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_OOBS_SEN_MASK                                                       (0x1F << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_OOBS_SEN_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_OOBS_VCM_OFFSET                                                     (1904)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_OOBS_VCM_MASK                                                       (0x3 << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_OOBS_VCM_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_Z0_NADJR_OFFSET                                                     (1900)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_Z0_NADJR_MASK                                                       (0xF << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_Z0_NADJR_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_Z0_NAUTO_K_OFFSET                                                   (1899)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_Z0_NAUTO_K_MASK                                                     (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_Z0_NAUTO_K_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_Z0_PADJR_OFFSET                                                     (1895)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_Z0_PADJR_MASK                                                       (0xF << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_Z0_PADJR_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_Z0_PAUTO_K_OFFSET                                                   (1894)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_Z0_PAUTO_K_MASK                                                     (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_Z0_PAUTO_K_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_Z0_TUNE_OFFSET                                                      (1893)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_Z0_TUNE_MASK                                                        (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_Z0_TUNE_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_Z0_TEST_OFFSET                                                      (1892)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_Z0_TEST_MASK                                                        (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_Z0_TEST_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_GLB_DM_OFFSET                                                       (1888)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_GLB_DM_MASK                                                         (0xF << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_GLB_DM_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CDR_KD_OFFSET                                                       (1791)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CDR_KD_MASK                                                         (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CDR_KD_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CDR_KI_OFFSET                                                       (1788)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CDR_KI_MASK                                                         (0x7 << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CDR_KI_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CDR_KP1_OFFSET                                                      (1785)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CDR_KP1_MASK                                                        (0x7 << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CDR_KP1_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CDR_KP2_OFFSET                                                      (1782)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CDR_KP2_MASK                                                        (0x7 << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CDR_KP2_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CDR_PWR_DWN_EN_OFFSET                                               (1781)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CDR_PWR_DWN_EN_MASK                                                 (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CDR_PWR_DWN_EN_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CDR_PWR_DWN_CYCLE_OFFSET                                            (1779)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CDR_PWR_DWN_CYCLE_MASK                                              (0x3 << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CDR_PWR_DWN_CYCLE_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CDR_DATA_ORDER_OFFSET                                               (1778)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CDR_DATA_ORDER_MASK                                                 (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CDR_DATA_ORDER_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CDR_SEL_TESTOUT_OFFSET                                              (1776)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CDR_SEL_TESTOUT_MASK                                                (0x3 << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CDR_SEL_TESTOUT_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CDR_BYPASS_SDM_INT_OFFSET                                           (1775)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CDR_BYPASS_SDM_INT_MASK                                             (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CDR_BYPASS_SDM_INT_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CDR_EN_LPF_MANUAL_OFFSET                                            (1774)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CDR_EN_LPF_MANUAL_MASK                                              (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CDR_EN_LPF_MANUAL_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CDR_INT_INIT_OFFSET                                                 (1760)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CDR_INT_INIT_MASK                                                   (0x3FFF << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CDR_INT_INIT_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CDR_ST_M_VALUE_OFFSET                                               (1755)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CDR_ST_M_VALUE_MASK                                                 (0x1F << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CDR_ST_M_VALUE_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CDR_PI_M_MODE_OFFSET                                                (1754)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CDR_PI_M_MODE_MASK                                                  (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CDR_PI_M_MODE_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CDR_RESET_MANUAL_OFFSET                                             (1753)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CDR_RESET_MANUAL_MASK                                               (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CDR_RESET_MANUAL_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CDR_RESET_SEL_OFFSET                                                (1752)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CDR_RESET_SEL_MASK                                                  (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CDR_RESET_SEL_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CDR_DM_OFFSET                                                       (1744)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CDR_DM_MASK                                                         (0xFF << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CDR_DM_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CDR_ACC2_MANUAL_OFFSET                                              (1743)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CDR_ACC2_MANUAL_MASK                                                (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CDR_ACC2_MANUAL_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CDR_ACC2_PERIOD_OFFSET                                              (1733)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CDR_ACC2_PERIOD_MASK                                                (0x3FF << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CDR_ACC2_PERIOD_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CDR_SQU_TRI_OFFSET                                                  (1732)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CDR_SQU_TRI_MASK                                                    (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CDR_SQU_TRI_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CDR_EN_M_VALUE_OFFSET                                               (1728)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CDR_EN_M_VALUE_MASK                                                 (0xF << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_CDR_EN_M_VALUE_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_RX_EQ_IN_OFFSET                                                     (1721)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_RX_EQ_IN_MASK                                                       (0x7F << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_RX_EQ_IN_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_RX_IDLE_SPD_OFFSET                                                  (1720)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_RX_IDLE_SPD_MASK                                                    (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_RX_IDLE_SPD_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_RX_IQDSEL_OFFSET                                                    (1719)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_RX_IQDSEL_MASK                                                      (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_RX_IQDSEL_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_RX_OFFSET_ADJR_OFFSET                                               (1715)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_RX_OFFSET_ADJR_MASK                                                 (0xF << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_RX_OFFSET_ADJR_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_RX_OFFSET_AUTO_K_OFFSET                                             (1714)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_RX_OFFSET_AUTO_K_MASK                                               (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_RX_OFFSET_AUTO_K_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_RX_OFFSET_RANGE_OFFSET                                              (1712)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_RX_OFFSET_RANGE_MASK                                                (0x3 << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_RX_OFFSET_RANGE_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_EN_CLKREQ_OFFSET                                                    (1711)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_EN_CLKREQ_MASK                                                      (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_EN_CLKREQ_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_EN_SATA_OFFSET                                                      (1710)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_EN_SATA_MASK                                                        (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_EN_SATA_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_RXDSEL_OFFSET                                                       (1708)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_RXDSEL_MASK                                                         (0x3 << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_RXDSEL_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_RX_DCVS_SEL_OFFSET                                                  (1707)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_RX_DCVS_SEL_MASK                                                    (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_RX_DCVS_SEL_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_RX_EN_KOFFSET_OFFSET                                                (1706)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_RX_EN_KOFFSET_MASK                                                  (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_RX_EN_KOFFSET_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_RX_EN_SELF_OFFSET                                                   (1705)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_RX_EN_SELF_MASK                                                     (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_RX_EN_SELF_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_RX_EN_TEST_OFFSET                                                   (1704)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_RX_EN_TEST_MASK                                                     (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_RX_EN_TEST_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_RX_EQ2SEL_OFFSET                                                    (1702)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_RX_EQ2SEL_MASK                                                      (0x3 << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_RX_EQ2SEL_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_RX_EQ_EN_SLICER_OFFSET                                              (1701)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_RX_EQ_EN_SLICER_MASK                                                (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_RX_EQ_EN_SLICER_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_RX_EQ_GAIN_OFFSET                                                   (1699)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_RX_EQ_GAIN_MASK                                                     (0x3 << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_RX_EQ_GAIN_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_RX_EQ_HOLD_OFFSET                                                   (1698)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_RX_EQ_HOLD_MASK                                                     (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_RX_EQ_HOLD_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_RX_EQ_SELREG_OFFSET                                                 (1697)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_RX_EQ_SELREG_MASK                                                   (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_RX_EQ_SELREG_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_RX_FORCERUN_OFFSET                                                  (1696)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_RX_FORCERUN_MASK                                                    (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_RX_FORCERUN_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_RX_TIMER_LPF_OFFSET                                                 (1691)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_RX_TIMER_LPF_MASK                                                   (0x1F << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_RX_TIMER_LPF_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_SPDSEL_OFFSET                                                       (1689)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_SPDSEL_MASK                                                         (0x3 << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_SPDSEL_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_125M_MODE_OFFSET                                                    (1688)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_125M_MODE_MASK                                                      (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_125M_MODE_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_RX_DM_OFFSET                                                        (1680)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_RX_DM_MASK                                                          (0xFF << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_RX_DM_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_OFFSET_DIG_EN_OFFSET                                                (1679)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_OFFSET_DIG_EN_MASK                                                  (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_OFFSET_DIG_EN_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_RX_PIENSEL_OFFSET                                                   (1678)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_RX_PIENSEL_MASK                                                     (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_RX_PIENSEL_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_RX_PSAVE_SEL_OFFSET                                                 (1677)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_RX_PSAVE_SEL_MASK                                                   (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_RX_PSAVE_SEL_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_RX_PS_AFE_OFFSET                                                    (1676)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_RX_PS_AFE_MASK                                                      (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_RX_PS_AFE_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_RX_SEL_RXIDLE_OFFSET                                                (1675)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_RX_SEL_RXIDLE_MASK                                                  (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_RX_SEL_RXIDLE_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_RX_D2S_SEL_OFFSET                                                   (1674)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_RX_D2S_SEL_MASK                                                     (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_RX_D2S_SEL_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_RX_TIMER_BER_OFFSET                                                 (1669)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_RX_TIMER_BER_MASK                                                   (0x1F << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_RX_TIMER_BER_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_RX_TIMER_EQ_OFFSET                                                  (1664)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_RX_TIMER_EQ_MASK                                                    (0x1F << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_RX_TIMER_EQ_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_TX_DRV_DAC_DAT_OFFSET                                               (1660)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_TX_DRV_DAC_DAT_MASK                                                 (0xF << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_TX_DRV_DAC_DAT_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_TX_DRV_DAC_POST1_OFFSET                                             (1656)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_TX_DRV_DAC_POST1_MASK                                               (0xF << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_TX_DRV_DAC_POST1_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_TX_DRV_DAC_POST0_OFFSET                                             (1652)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_TX_DRV_DAC_POST0_MASK                                               (0xF << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_TX_DRV_DAC_POST0_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_TX_SWING_OFFSET                                                     (1650)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_TX_SWING_MASK                                                       (0x3 << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_TX_SWING_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_TX_DLY_OFFSET                                                       (1648)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_TX_DLY_MASK                                                         (0x3 << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_TX_DLY_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_TX_VREF_CTRL_OFFSET                                                 (1645)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_TX_VREF_CTRL_MASK                                                   (0x7 << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_TX_VREF_CTRL_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_TX_VCM_CTRL_OFFSET                                                  (1642)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_TX_VCM_CTRL_MASK                                                    (0x7 << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_TX_VCM_CTRL_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_TX_EN_EMPHASE_OFFSET                                                (1632)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_TX_EN_EMPHASE_MASK                                                  (0x3FF << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_TX_EN_EMPHASE_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_DUMMY_RG21_1500_OFFSET                                                  (1520)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_DUMMY_RG21_1500_MASK                                                    (0xFFFF << RTL8390_SDS4_5_ANA_RG_EXT_S0_DUMMY_RG21_1500_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_TX_BEAEN_OFFSET                                                     (1519)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_TX_BEAEN_MASK                                                       (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_TX_BEAEN_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_FORCE_RCVDET_OFFSET                                                 (1518)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_FORCE_RCVDET_MASK                                                   (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_FORCE_RCVDET_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_TX_EN_VCM_RES_OFFSET                                                (1517)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_TX_EN_VCM_RES_MASK                                                  (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_TX_EN_VCM_RES_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_TX_SEL_CKRD_DUTY_OFFSET                                             (1516)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_TX_SEL_CKRD_DUTY_MASK                                               (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_TX_SEL_CKRD_DUTY_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_TX_SEL_VCM_OFFSET                                                   (1514)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_TX_SEL_VCM_MASK                                                     (0x3 << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_TX_SEL_VCM_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_TX_EN_TEST_OFFSET                                                   (1513)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_TX_EN_TEST_MASK                                                     (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_TX_EN_TEST_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_TX_SWING25_OFFSET                                                   (1512)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_TX_SWING25_MASK                                                     (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_TX_SWING25_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_TX_DM_OFFSET                                                        (1504)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_TX_DM_MASK                                                          (0xFF << RTL8390_SDS4_5_ANA_RG_EXT_S0_REG_TX_DM_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG01_1512_OFFSET                                                  (1020)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG01_1512_MASK                                                    (0xF << RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG01_1512_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG01_11_OFFSET                                                    (1019)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG01_11_MASK                                                      (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG01_11_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG01_1009_OFFSET                                                  (1017)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG01_1009_MASK                                                    (0x3 << RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG01_1009_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG01_1807_OFFSET                                                  (1015)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG01_1807_MASK                                                    (0x3 << RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG01_1807_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG01_06_OFFSET                                                    (1014)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG01_06_MASK                                                      (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG01_06_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG01_05_OFFSET                                                    (1013)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG01_05_MASK                                                      (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG01_05_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG01_0403_OFFSET                                                  (1011)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG01_0403_MASK                                                    (0x3 << RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG01_0403_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG01_0200_OFFSET                                                  (1008)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG01_0200_MASK                                                    (0x7 << RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG01_0200_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG00_1500_OFFSET                                                  (992)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG00_1500_MASK                                                    (0xFFFF << RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG00_1500_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG03_1514_OFFSET                                                  (990)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG03_1514_MASK                                                    (0x3 << RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG03_1514_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG03_13_OFFSET                                                    (989)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG03_13_MASK                                                      (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG03_13_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG03_12_OFFSET                                                    (988)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG03_12_MASK                                                      (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG03_12_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG03_1110_OFFSET                                                  (986)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG03_1110_MASK                                                    (0x3 << RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG03_1110_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG03_0907_OFFSET                                                  (983)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG03_0907_MASK                                                    (0x7 << RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG03_0907_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG03_06_OFFSET                                                    (982)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG03_06_MASK                                                      (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG03_06_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG03_05_OFFSET                                                    (981)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG03_05_MASK                                                      (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG03_05_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG03_0403_OFFSET                                                  (979)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG03_0403_MASK                                                    (0x3 << RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG03_0403_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG03_0200_OFFSET                                                  (976)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG03_0200_MASK                                                    (0x7 << RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG03_0200_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG02_1511_OFFSET                                                  (971)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG02_1511_MASK                                                    (0x1F << RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG02_1511_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG02_1006_OFFSET                                                  (966)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG02_1006_MASK                                                    (0x1F << RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG02_1006_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG02_0504_OFFSET                                                  (964)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG02_0504_MASK                                                    (0x3 << RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG02_0504_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG02_0301_OFFSET                                                  (961)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG02_0301_MASK                                                    (0x7 << RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG02_0301_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG02_00_OFFSET                                                    (960)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG02_00_MASK                                                      (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG02_00_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG05_1510_OFFSET                                                  (954)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG05_1510_MASK                                                    (0x3F << RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG05_1510_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG05_0900_OFFSET                                                  (944)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG05_0900_MASK                                                    (0x3FF << RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG05_0900_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG04_1514_OFFSET                                                  (942)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG04_1514_MASK                                                    (0x3 << RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG04_1514_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG04_13_OFFSET                                                    (941)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG04_13_MASK                                                      (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG04_13_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG04_12_OFFSET                                                    (940)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG04_12_MASK                                                      (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG04_12_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG04_11_OFFSET                                                    (939)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG04_11_MASK                                                      (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG04_11_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG04_1008_OFFSET                                                  (936)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG04_1008_MASK                                                    (0x7 << RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG04_1008_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG04_07_OFFSET                                                    (935)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG04_07_MASK                                                      (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG04_07_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG04_0604_OFFSET                                                  (932)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG04_0604_MASK                                                    (0x7 << RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG04_0604_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG04_03_OFFSET                                                    (931)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG04_03_MASK                                                      (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG04_03_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG04_0200_OFFSET                                                  (928)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG04_0200_MASK                                                    (0x7 << RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG04_0200_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG07_1513_OFFSET                                                  (925)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG07_1513_MASK                                                    (0x7 << RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG07_1513_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG07_1211_OFFSET                                                  (923)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG07_1211_MASK                                                    (0x3 << RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG07_1211_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG07_10_OFFSET                                                    (922)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG07_10_MASK                                                      (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG07_10_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG07_0908_OFFSET                                                  (920)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG07_0908_MASK                                                    (0x3 << RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG07_0908_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG07_07_OFFSET                                                    (919)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG07_07_MASK                                                      (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG07_07_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_IB_LANE_FILTER_OFFSET                                               (918)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_IB_LANE_FILTER_MASK                                                 (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_IB_LANE_FILTER_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_IBRX_BOOSTER_OFFSET                                                 (917)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_IBRX_BOOSTER_MASK                                                   (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_IBRX_BOOSTER_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_IBTX_BOOSTER_OFFSET                                                 (916)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_IBTX_BOOSTER_MASK                                                   (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_IBTX_BOOSTER_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_IBRXSEL_OFFSET                                                      (914)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_IBRXSEL_MASK                                                        (0x3 << RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_IBRXSEL_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_IBTXSEL_OFFSET                                                      (912)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_IBTXSEL_MASK                                                        (0x3 << RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_IBTXSEL_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG06_15_OFFSET                                                    (911)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG06_15_MASK                                                      (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG06_15_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG06_1410_OFFSET                                                  (906)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG06_1410_MASK                                                    (0x1F << RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG06_1410_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG06_0900_OFFSET                                                  (896)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG06_0900_MASK                                                    (0x3FF << RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG06_0900_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_OOBS_CALI_OFFSET                                                    (894)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_OOBS_CALI_MASK                                                      (0x3 << RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_OOBS_CALI_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_OOBS_CALSEL_OFFSET                                                  (893)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_OOBS_CALSEL_MASK                                                    (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_OOBS_CALSEL_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_OOBS_CKSEL_OFFSET                                                   (892)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_OOBS_CKSEL_MASK                                                     (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_OOBS_CKSEL_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_OOBS_FORCECAL_OFFSET                                                (891)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_OOBS_FORCECAL_MASK                                                  (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_OOBS_FORCECAL_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_OOBS_FREQSEL_OFFSET                                                 (890)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_OOBS_FREQSEL_MASK                                                   (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_OOBS_FREQSEL_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_OOBS_NSQDLY_OFFSET                                                  (889)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_OOBS_NSQDLY_MASK                                                    (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_OOBS_NSQDLY_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_OOBS_RXIDLE_MANUAL_OFFSET                                           (888)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_OOBS_RXIDLE_MANUAL_MASK                                             (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_OOBS_RXIDLE_MANUAL_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_OOBS_SEL_OFFSET                                                     (887)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_OOBS_SEL_MASK                                                       (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_OOBS_SEL_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_OOBS_SEN_OFFSET                                                     (882)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_OOBS_SEN_MASK                                                       (0x1F << RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_OOBS_SEN_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_OOBS_VCM_OFFSET                                                     (880)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_OOBS_VCM_MASK                                                       (0x3 << RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_OOBS_VCM_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG08_1512_OFFSET                                                  (876)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG08_1512_MASK                                                    (0xF << RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG08_1512_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG08_11_OFFSET                                                    (875)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG08_11_MASK                                                      (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG08_11_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG08_1007_OFFSET                                                  (871)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG08_1007_MASK                                                    (0xF << RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG08_1007_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG08_06_OFFSET                                                    (870)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG08_06_MASK                                                      (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG08_06_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG08_05_OFFSET                                                    (869)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG08_05_MASK                                                      (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG08_05_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG08_04_OFFSET                                                    (868)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG08_04_MASK                                                      (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG08_04_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG08_0300_OFFSET                                                  (864)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG08_0300_MASK                                                    (0xF << RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG08_0300_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_CDR_KD_OFFSET                                                       (767)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_CDR_KD_MASK                                                         (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_CDR_KD_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_CDR_KI_OFFSET                                                       (764)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_CDR_KI_MASK                                                         (0x7 << RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_CDR_KI_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_CDR_KP1_OFFSET                                                      (761)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_CDR_KP1_MASK                                                        (0x7 << RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_CDR_KP1_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_CDR_KP2_OFFSET                                                      (758)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_CDR_KP2_MASK                                                        (0x7 << RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_CDR_KP2_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_CDR_PWR_DWN_EN_OFFSET                                               (757)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_CDR_PWR_DWN_EN_MASK                                                 (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_CDR_PWR_DWN_EN_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_CDR_PWR_DWN_CYCLE_OFFSET                                            (755)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_CDR_PWR_DWN_CYCLE_MASK                                              (0x3 << RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_CDR_PWR_DWN_CYCLE_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_CDR_DATA_ORDER_OFFSET                                               (754)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_CDR_DATA_ORDER_MASK                                                 (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_CDR_DATA_ORDER_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_CDR_SEL_TESTOUT_OFFSET                                              (752)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_CDR_SEL_TESTOUT_MASK                                                (0x3 << RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_CDR_SEL_TESTOUT_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_CDR_BYPASS_SDM_INT_OFFSET                                           (751)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_CDR_BYPASS_SDM_INT_MASK                                             (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_CDR_BYPASS_SDM_INT_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_CDR_EN_LPF_MANUAL_OFFSET                                            (750)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_CDR_EN_LPF_MANUAL_MASK                                              (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_CDR_EN_LPF_MANUAL_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_CDR_INT_INIT_OFFSET                                                 (736)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_CDR_INT_INIT_MASK                                                   (0x3FFF << RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_CDR_INT_INIT_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_CDR_ST_M_VALUE_OFFSET                                               (731)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_CDR_ST_M_VALUE_MASK                                                 (0x1F << RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_CDR_ST_M_VALUE_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_CDR_PI_M_MODE_OFFSET                                                (730)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_CDR_PI_M_MODE_MASK                                                  (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_CDR_PI_M_MODE_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_CDR_RESET_MANUAL_OFFSET                                             (729)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_CDR_RESET_MANUAL_MASK                                               (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_CDR_RESET_MANUAL_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_CDR_RESET_SEL_OFFSET                                                (728)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_CDR_RESET_SEL_MASK                                                  (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_CDR_RESET_SEL_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG13_0700_OFFSET                                                  (720)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG13_0700_MASK                                                    (0xFF << RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG13_0700_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_CDR_ACC2_MANUAL_OFFSET                                              (719)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_CDR_ACC2_MANUAL_MASK                                                (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_CDR_ACC2_MANUAL_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_CDR_ACC2_PERIOD_OFFSET                                              (709)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_CDR_ACC2_PERIOD_MASK                                                (0x3FF << RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_CDR_ACC2_PERIOD_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_CDR_SQU_TRI_OFFSET                                                  (708)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_CDR_SQU_TRI_MASK                                                    (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_CDR_SQU_TRI_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_CDR_EN_M_VALUE_OFFSET                                               (704)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_CDR_EN_M_VALUE_MASK                                                 (0xF << RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_CDR_EN_M_VALUE_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_RX_EQ_IN_OFFSET                                                     (697)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_RX_EQ_IN_MASK                                                       (0x7F << RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_RX_EQ_IN_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_RX_IDLE_SPD_OFFSET                                                  (696)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_RX_IDLE_SPD_MASK                                                    (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_RX_IDLE_SPD_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_RX_IQDSEL_OFFSET                                                    (695)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_RX_IQDSEL_MASK                                                      (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_RX_IQDSEL_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_RX_OFFSET_ADJR_OFFSET                                               (691)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_RX_OFFSET_ADJR_MASK                                                 (0xF << RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_RX_OFFSET_ADJR_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_RX_OFFSET_AUTO_K_OFFSET                                             (690)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_RX_OFFSET_AUTO_K_MASK                                               (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_RX_OFFSET_AUTO_K_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_RX_OFFSET_RANGE_OFFSET                                              (688)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_RX_OFFSET_RANGE_MASK                                                (0x3 << RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_RX_OFFSET_RANGE_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_EN_CLKREQ_OFFSET                                                    (687)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_EN_CLKREQ_MASK                                                      (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_EN_CLKREQ_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_EN_SATA_OFFSET                                                      (686)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_EN_SATA_MASK                                                        (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_EN_SATA_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_RXDSEL_OFFSET                                                       (684)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_RXDSEL_MASK                                                         (0x3 << RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_RXDSEL_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_RX_DCVS_SEL_OFFSET                                                  (683)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_RX_DCVS_SEL_MASK                                                    (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_RX_DCVS_SEL_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_RX_EN_KOFFSET_OFFSET                                                (682)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_RX_EN_KOFFSET_MASK                                                  (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_RX_EN_KOFFSET_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_RX_EN_SELF_OFFSET                                                   (681)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_RX_EN_SELF_MASK                                                     (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_RX_EN_SELF_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_RX_EN_TEST_OFFSET                                                   (680)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_RX_EN_TEST_MASK                                                     (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_RX_EN_TEST_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_RX_EQ2SEL_OFFSET                                                    (678)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_RX_EQ2SEL_MASK                                                      (0x3 << RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_RX_EQ2SEL_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_RX_EQ_EN_SLICER_OFFSET                                              (677)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_RX_EQ_EN_SLICER_MASK                                                (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_RX_EQ_EN_SLICER_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_RX_EQ_GAIN_OFFSET                                                   (675)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_RX_EQ_GAIN_MASK                                                     (0x3 << RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_RX_EQ_GAIN_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_RX_EQ_HOLD_OFFSET                                                   (674)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_RX_EQ_HOLD_MASK                                                     (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_RX_EQ_HOLD_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_RX_EQ_SELREG_OFFSET                                                 (673)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_RX_EQ_SELREG_MASK                                                   (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_RX_EQ_SELREG_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_RX_FORCERUN_OFFSET                                                  (672)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_RX_FORCERUN_MASK                                                    (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_RX_FORCERUN_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_RX_TIMER_LPF_OFFSET                                                 (667)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_RX_TIMER_LPF_MASK                                                   (0x1F << RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_RX_TIMER_LPF_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_SPDSEL_OFFSET                                                       (665)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_SPDSEL_MASK                                                         (0x3 << RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_SPDSEL_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_125M_MODE_OFFSET                                                    (664)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_125M_MODE_MASK                                                      (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_125M_MODE_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG17_0700_OFFSET                                                  (656)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG17_0700_MASK                                                    (0xFF << RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG17_0700_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_OFFSET_DIG_EN_OFFSET                                                (655)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_OFFSET_DIG_EN_MASK                                                  (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_OFFSET_DIG_EN_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_RX_PIENSEL_OFFSET                                                   (654)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_RX_PIENSEL_MASK                                                     (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_RX_PIENSEL_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_RX_PSAVE_SEL_OFFSET                                                 (653)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_RX_PSAVE_SEL_MASK                                                   (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_RX_PSAVE_SEL_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_RX_PS_AFE_OFFSET                                                    (652)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_RX_PS_AFE_MASK                                                      (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_RX_PS_AFE_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_RX_SEL_RXIDLE_OFFSET                                                (651)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_RX_SEL_RXIDLE_MASK                                                  (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_RX_SEL_RXIDLE_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_RX_D2S_SEL_OFFSET                                                   (650)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_RX_D2S_SEL_MASK                                                     (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_RX_D2S_SEL_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_RX_TIMER_BER_OFFSET                                                 (645)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_RX_TIMER_BER_MASK                                                   (0x1F << RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_RX_TIMER_BER_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_RX_TIMER_EQ_OFFSET                                                  (640)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_RX_TIMER_EQ_MASK                                                    (0x1F << RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_RX_TIMER_EQ_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_TX_DRV_DAC_DAT_OFFSET                                               (636)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_TX_DRV_DAC_DAT_MASK                                                 (0xF << RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_TX_DRV_DAC_DAT_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_TX_DRV_DAC_POST1_OFFSET                                             (632)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_TX_DRV_DAC_POST1_MASK                                               (0xF << RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_TX_DRV_DAC_POST1_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_TX_DRV_DAC_POST0_OFFSET                                             (628)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_TX_DRV_DAC_POST0_MASK                                               (0xF << RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_TX_DRV_DAC_POST0_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_TX_SWING_OFFSET                                                     (626)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_TX_SWING_MASK                                                       (0x3 << RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_TX_SWING_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_TX_DLY_OFFSET                                                       (624)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_TX_DLY_MASK                                                         (0x3 << RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_TX_DLY_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_TX_VREF_CTRL_OFFSET                                                 (621)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_TX_VREF_CTRL_MASK                                                   (0x7 << RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_TX_VREF_CTRL_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_TX_VCM_CTRL_OFFSET                                                  (618)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_TX_VCM_CTRL_MASK                                                    (0x7 << RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_TX_VCM_CTRL_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_TX_EN_EMPHASE_OFFSET                                                (608)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_TX_EN_EMPHASE_MASK                                                  (0x3FF << RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_TX_EN_EMPHASE_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG21_1500_OFFSET                                                  (496)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG21_1500_MASK                                                    (0xFFFF << RTL8390_SDS4_5_ANA_RG_EXT_S1_DUMMY_RG21_1500_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_TX_BEAEN_OFFSET                                                     (495)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_TX_BEAEN_MASK                                                       (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_TX_BEAEN_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_FORCE_RCVDET_OFFSET                                                 (494)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_FORCE_RCVDET_MASK                                                   (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_FORCE_RCVDET_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_TX_EN_VCM_RES_OFFSET                                                (493)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_TX_EN_VCM_RES_MASK                                                  (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_TX_EN_VCM_RES_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_TX_SEL_CKRD_DUTY_OFFSET                                             (492)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_TX_SEL_CKRD_DUTY_MASK                                               (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_TX_SEL_CKRD_DUTY_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_TX_SEL_VCM_OFFSET                                                   (490)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_TX_SEL_VCM_MASK                                                     (0x3 << RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_TX_SEL_VCM_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_TX_EN_TEST_OFFSET                                                   (489)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_TX_EN_TEST_MASK                                                     (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_TX_EN_TEST_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_TX_SWING25_OFFSET                                                   (488)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_TX_SWING25_MASK                                                     (0x1 << RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_TX_SWING25_OFFSET)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_TX_DM_OFFSET                                                        (480)
  #define RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_TX_DM_MASK                                                          (0xFF << RTL8390_SDS4_5_ANA_RG_EXT_S1_REG_TX_DM_OFFSET)

#define RTL8390_SDS6_7_XSG0_ADDR                                                                               (0xAC00)
  #define RTL8390_SDS6_7_XSG0_SR1_CFG_PTR_ERR_EN_OFFSET                                                        (2047)
  #define RTL8390_SDS6_7_XSG0_SR1_CFG_PTR_ERR_EN_MASK                                                          (0x1 << RTL8390_SDS6_7_XSG0_SR1_CFG_PTR_ERR_EN_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR1_CFG_AUTO_10BIT_OFFSET                                                        (2046)
  #define RTL8390_SDS6_7_XSG0_SR1_CFG_AUTO_10BIT_MASK                                                          (0x1 << RTL8390_SDS6_7_XSG0_SR1_CFG_AUTO_10BIT_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR1_CFG_FULL_ACK2_OFFSET                                                         (2045)
  #define RTL8390_SDS6_7_XSG0_SR1_CFG_FULL_ACK2_MASK                                                           (0x1 << RTL8390_SDS6_7_XSG0_SR1_CFG_FULL_ACK2_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR1_CFG_NXP_EN_OFFSET                                                            (2044)
  #define RTL8390_SDS6_7_XSG0_SR1_CFG_NXP_EN_MASK                                                              (0x1 << RTL8390_SDS6_7_XSG0_SR1_CFG_NXP_EN_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR1_SDS_FRC_RX_OFFSET                                                            (2040)
  #define RTL8390_SDS6_7_XSG0_SR1_SDS_FRC_RX_MASK                                                              (0xF << RTL8390_SDS6_7_XSG0_SR1_SDS_FRC_RX_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR1_CFG_HSG_RTIG_OFFSET                                                          (2039)
  #define RTL8390_SDS6_7_XSG0_SR1_CFG_HSG_RTIG_MASK                                                            (0x1 << RTL8390_SDS6_7_XSG0_SR1_CFG_HSG_RTIG_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR1_CFG_XSG_OFFSET                                                               (2038)
  #define RTL8390_SDS6_7_XSG0_SR1_CFG_XSG_MASK                                                                 (0x1 << RTL8390_SDS6_7_XSG0_SR1_CFG_XSG_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR1_CFG_RG1X54_OFFSET                                                            (2036)
  #define RTL8390_SDS6_7_XSG0_SR1_CFG_RG1X54_MASK                                                              (0x3 << RTL8390_SDS6_7_XSG0_SR1_CFG_RG1X54_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR1_SDS_FRC_TX_OFFSET                                                            (2032)
  #define RTL8390_SDS6_7_XSG0_SR1_SDS_FRC_TX_MASK                                                              (0xF << RTL8390_SDS6_7_XSG0_SR1_SDS_FRC_TX_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR0_DIS_RENWAY_OFFSET                                                            (2031)
  #define RTL8390_SDS6_7_XSG0_SR0_DIS_RENWAY_MASK                                                              (0x1 << RTL8390_SDS6_7_XSG0_SR0_DIS_RENWAY_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR0_BYP_8B10B_OFFSET                                                             (2030)
  #define RTL8390_SDS6_7_XSG0_SR0_BYP_8B10B_MASK                                                               (0x1 << RTL8390_SDS6_7_XSG0_SR0_BYP_8B10B_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR0_CDET_OFFSET                                                                  (2028)
  #define RTL8390_SDS6_7_XSG0_SR0_CDET_MASK                                                                    (0x3 << RTL8390_SDS6_7_XSG0_SR0_CDET_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR0_DIS_TMR_CMA_OFFSET                                                           (2027)
  #define RTL8390_SDS6_7_XSG0_SR0_DIS_TMR_CMA_MASK                                                             (0x1 << RTL8390_SDS6_7_XSG0_SR0_DIS_TMR_CMA_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR0_DIS_APX_OFFSET                                                               (2026)
  #define RTL8390_SDS6_7_XSG0_SR0_DIS_APX_MASK                                                                 (0x1 << RTL8390_SDS6_7_XSG0_SR0_DIS_APX_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR0_INV_HSI_OFFSET                                                               (2025)
  #define RTL8390_SDS6_7_XSG0_SR0_INV_HSI_MASK                                                                 (0x1 << RTL8390_SDS6_7_XSG0_SR0_INV_HSI_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR0_INV_HSO_OFFSET                                                               (2024)
  #define RTL8390_SDS6_7_XSG0_SR0_INV_HSO_MASK                                                                 (0x1 << RTL8390_SDS6_7_XSG0_SR0_INV_HSO_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR0_SDS_SDET_DEG_OFFSET                                                          (2022)
  #define RTL8390_SDS6_7_XSG0_SR0_SDS_SDET_DEG_MASK                                                            (0x3 << RTL8390_SDS6_7_XSG0_SR0_SDS_SDET_DEG_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR0_CODEC_LPK_OFFSET                                                             (2021)
  #define RTL8390_SDS6_7_XSG0_SR0_CODEC_LPK_MASK                                                               (0x1 << RTL8390_SDS6_7_XSG0_SR0_CODEC_LPK_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR0_AFE_LPK_OFFSET                                                               (2020)
  #define RTL8390_SDS6_7_XSG0_SR0_AFE_LPK_MASK                                                                 (0x1 << RTL8390_SDS6_7_XSG0_SR0_AFE_LPK_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR0_REMOTE_LPK_OFFSET                                                            (2019)
  #define RTL8390_SDS6_7_XSG0_SR0_REMOTE_LPK_MASK                                                              (0x1 << RTL8390_SDS6_7_XSG0_SR0_REMOTE_LPK_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR0_SDS_TX_DOWN_OFFSET                                                           (2018)
  #define RTL8390_SDS6_7_XSG0_SR0_SDS_TX_DOWN_MASK                                                             (0x1 << RTL8390_SDS6_7_XSG0_SR0_SDS_TX_DOWN_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR0_SDS_EN_RX_OFFSET                                                             (2017)
  #define RTL8390_SDS6_7_XSG0_SR0_SDS_EN_RX_MASK                                                               (0x1 << RTL8390_SDS6_7_XSG0_SR0_SDS_EN_RX_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR0_SDS_EN_TX_OFFSET                                                             (2016)
  #define RTL8390_SDS6_7_XSG0_SR0_SDS_EN_TX_MASK                                                               (0x1 << RTL8390_SDS6_7_XSG0_SR0_SDS_EN_TX_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR3_WR_SOFT_RSTB_OFFSET                                                          (2015)
  #define RTL8390_SDS6_7_XSG0_SR3_WR_SOFT_RSTB_MASK                                                            (0x1 << RTL8390_SDS6_7_XSG0_SR3_WR_SOFT_RSTB_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR3_USE_25M_CLK_OFFSET                                                           (2014)
  #define RTL8390_SDS6_7_XSG0_SR3_USE_25M_CLK_MASK                                                             (0x1 << RTL8390_SDS6_7_XSG0_SR3_USE_25M_CLK_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR3_MARK_CARR_EXT_OFFSET                                                         (2013)
  #define RTL8390_SDS6_7_XSG0_SR3_MARK_CARR_EXT_MASK                                                           (0x1 << RTL8390_SDS6_7_XSG0_SR3_MARK_CARR_EXT_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR3_SEL_DEG_OFFSET                                                               (2012)
  #define RTL8390_SDS6_7_XSG0_SR3_SEL_DEG_MASK                                                                 (0x1 << RTL8390_SDS6_7_XSG0_SR3_SEL_DEG_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR3_REG_CALIB_OK_CNT_OFFSET                                                      (2008)
  #define RTL8390_SDS6_7_XSG0_SR3_REG_CALIB_OK_CNT_MASK                                                        (0xF << RTL8390_SDS6_7_XSG0_SR3_REG_CALIB_OK_CNT_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR3_EXT_PWR_CTL_OFFSET                                                           (2007)
  #define RTL8390_SDS6_7_XSG0_SR3_EXT_PWR_CTL_MASK                                                             (0x1 << RTL8390_SDS6_7_XSG0_SR3_EXT_PWR_CTL_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR3_SOFT_RST_OFFSET                                                              (2006)
  #define RTL8390_SDS6_7_XSG0_SR3_SOFT_RST_MASK                                                                (0x1 << RTL8390_SDS6_7_XSG0_SR3_SOFT_RST_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR3_CLR_SOFT_RSTB_OFFSET                                                         (2005)
  #define RTL8390_SDS6_7_XSG0_SR3_CLR_SOFT_RSTB_MASK                                                           (0x1 << RTL8390_SDS6_7_XSG0_SR3_CLR_SOFT_RSTB_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR3_CMA_RQ_OFFSET                                                                (2000)
  #define RTL8390_SDS6_7_XSG0_SR3_CMA_RQ_MASK                                                                  (0x1F << RTL8390_SDS6_7_XSG0_SR3_CMA_RQ_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR2_FRC_PREAMBLE_OFFSET                                                          (1998)
  #define RTL8390_SDS6_7_XSG0_SR2_FRC_PREAMBLE_MASK                                                            (0x3 << RTL8390_SDS6_7_XSG0_SR2_FRC_PREAMBLE_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR2_FRC_IPG_OFFSET                                                               (1996)
  #define RTL8390_SDS6_7_XSG0_SR2_FRC_IPG_MASK                                                                 (0x3 << RTL8390_SDS6_7_XSG0_SR2_FRC_IPG_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR2_FRC_CGGOOD_OFFSET                                                            (1994)
  #define RTL8390_SDS6_7_XSG0_SR2_FRC_CGGOOD_MASK                                                              (0x3 << RTL8390_SDS6_7_XSG0_SR2_FRC_CGGOOD_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR2_SDS_FRC_AN_OFFSET                                                            (1992)
  #define RTL8390_SDS6_7_XSG0_SR2_SDS_FRC_AN_MASK                                                              (0x3 << RTL8390_SDS6_7_XSG0_SR2_SDS_FRC_AN_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR2_CFG_INS_IPG_MDY_OFFSET                                                       (1991)
  #define RTL8390_SDS6_7_XSG0_SR2_CFG_INS_IPG_MDY_MASK                                                         (0x1 << RTL8390_SDS6_7_XSG0_SR2_CFG_INS_IPG_MDY_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR2_CFG_RDS_CMA_DET_OFFSET                                                       (1990)
  #define RTL8390_SDS6_7_XSG0_SR2_CFG_RDS_CMA_DET_MASK                                                         (0x1 << RTL8390_SDS6_7_XSG0_SR2_CFG_RDS_CMA_DET_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR2_CFG_SEL_TMR_LIM_OFFSET                                                       (1988)
  #define RTL8390_SDS6_7_XSG0_SR2_CFG_SEL_TMR_LIM_MASK                                                         (0x3 << RTL8390_SDS6_7_XSG0_SR2_CFG_SEL_TMR_LIM_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR2_SDS_RESTART_AN_OFFSET                                                        (1984)
  #define RTL8390_SDS6_7_XSG0_SR2_SDS_RESTART_AN_MASK                                                          (0xF << RTL8390_SDS6_7_XSG0_SR2_SDS_RESTART_AN_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR5_LPI_TRANSMIT_STYLE_OFFSET                                                    (1983)
  #define RTL8390_SDS6_7_XSG0_SR5_LPI_TRANSMIT_STYLE_MASK                                                      (0x1 << RTL8390_SDS6_7_XSG0_SR5_LPI_TRANSMIT_STYLE_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR5_PWRSV_INB_PERIOD_OFFSET                                                      (1980)
  #define RTL8390_SDS6_7_XSG0_SR5_PWRSV_INB_PERIOD_MASK                                                        (0x7 << RTL8390_SDS6_7_XSG0_SR5_PWRSV_INB_PERIOD_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR5_PWRSV_WAKEUP_C2_OFFSET                                                       (1979)
  #define RTL8390_SDS6_7_XSG0_SR5_PWRSV_WAKEUP_C2_MASK                                                         (0x1 << RTL8390_SDS6_7_XSG0_SR5_PWRSV_WAKEUP_C2_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR5_PWRSV_WAKEUP_C1_OFFSET                                                       (1978)
  #define RTL8390_SDS6_7_XSG0_SR5_PWRSV_WAKEUP_C1_MASK                                                         (0x1 << RTL8390_SDS6_7_XSG0_SR5_PWRSV_WAKEUP_C1_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR5_CFG_MARK_CARR_EXT_ERR_OFFSET                                                 (1977)
  #define RTL8390_SDS6_7_XSG0_SR5_CFG_MARK_CARR_EXT_ERR_MASK                                                   (0x1 << RTL8390_SDS6_7_XSG0_SR5_CFG_MARK_CARR_EXT_ERR_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR5_REG_PCSREQ_POS_OFFSET                                                        (1976)
  #define RTL8390_SDS6_7_XSG0_SR5_REG_PCSREQ_POS_MASK                                                          (0x1 << RTL8390_SDS6_7_XSG0_SR5_REG_PCSREQ_POS_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR5_CFG_INBTOUT_LEVEL_OFFSET                                                     (1975)
  #define RTL8390_SDS6_7_XSG0_SR5_CFG_INBTOUT_LEVEL_MASK                                                       (0x1 << RTL8390_SDS6_7_XSG0_SR5_CFG_INBTOUT_LEVEL_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR5_CFG_SUDINB_OFFSET                                                            (1974)
  #define RTL8390_SDS6_7_XSG0_SR5_CFG_SUDINB_MASK                                                              (0x1 << RTL8390_SDS6_7_XSG0_SR5_CFG_SUDINB_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR5_CFG_PCSRDABT_LD_OFFSET                                                       (1973)
  #define RTL8390_SDS6_7_XSG0_SR5_CFG_PCSRDABT_LD_MASK                                                         (0x1 << RTL8390_SDS6_7_XSG0_SR5_CFG_PCSRDABT_LD_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR5_CFG_AN_UZ_OFFSET                                                             (1972)
  #define RTL8390_SDS6_7_XSG0_SR5_CFG_AN_UZ_MASK                                                               (0x1 << RTL8390_SDS6_7_XSG0_SR5_CFG_AN_UZ_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR5_CFG_INBAND_EN_OFFSET                                                         (1968)
  #define RTL8390_SDS6_7_XSG0_SR5_CFG_INBAND_EN_MASK                                                           (0xF << RTL8390_SDS6_7_XSG0_SR5_CFG_INBAND_EN_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR4_CFG_FRC_SDS_MODE_OFFSET                                                      (1965)
  #define RTL8390_SDS6_7_XSG0_SR4_CFG_FRC_SDS_MODE_MASK                                                        (0x7 << RTL8390_SDS6_7_XSG0_SR4_CFG_FRC_SDS_MODE_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR4_CFG_FRC_SDS_MODE_EN_OFFSET                                                   (1964)
  #define RTL8390_SDS6_7_XSG0_SR4_CFG_FRC_SDS_MODE_EN_MASK                                                     (0x1 << RTL8390_SDS6_7_XSG0_SR4_CFG_FRC_SDS_MODE_EN_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR4_CFG_UPD_RXD_OFFSET                                                           (1960)
  #define RTL8390_SDS6_7_XSG0_SR4_CFG_UPD_RXD_MASK                                                             (0xF << RTL8390_SDS6_7_XSG0_SR4_CFG_UPD_RXD_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR4_CFG_UPD_TXD_OFFSET                                                           (1956)
  #define RTL8390_SDS6_7_XSG0_SR4_CFG_UPD_TXD_MASK                                                             (0xF << RTL8390_SDS6_7_XSG0_SR4_CFG_UPD_TXD_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR4_CFG_UPD_RXD_DYN_OFFSET                                                       (1955)
  #define RTL8390_SDS6_7_XSG0_SR4_CFG_UPD_RXD_DYN_MASK                                                         (0x1 << RTL8390_SDS6_7_XSG0_SR4_CFG_UPD_RXD_DYN_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR4_CFG_EN_LINK_FIB1G_OFFSET                                                     (1954)
  #define RTL8390_SDS6_7_XSG0_SR4_CFG_EN_LINK_FIB1G_MASK                                                       (0x1 << RTL8390_SDS6_7_XSG0_SR4_CFG_EN_LINK_FIB1G_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR4_CFG_EN_LINK_SGM_OFFSET                                                       (1953)
  #define RTL8390_SDS6_7_XSG0_SR4_CFG_EN_LINK_SGM_MASK                                                         (0x1 << RTL8390_SDS6_7_XSG0_SR4_CFG_EN_LINK_SGM_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR4_CFG_SGM_CK_SEL_OFFSET                                                        (1952)
  #define RTL8390_SDS6_7_XSG0_SR4_CFG_SGM_CK_SEL_MASK                                                          (0x1 << RTL8390_SDS6_7_XSG0_SR4_CFG_SGM_CK_SEL_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR7_CFG_8B10B_NO_CREXT_OFFSET                                                    (1951)
  #define RTL8390_SDS6_7_XSG0_SR7_CFG_8B10B_NO_CREXT_MASK                                                      (0x1 << RTL8390_SDS6_7_XSG0_SR7_CFG_8B10B_NO_CREXT_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR7_CFG_NEG_CLKWR_A2D_OFFSET                                                     (1950)
  #define RTL8390_SDS6_7_XSG0_SR7_CFG_NEG_CLKWR_A2D_MASK                                                       (0x1 << RTL8390_SDS6_7_XSG0_SR7_CFG_NEG_CLKWR_A2D_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR7_CFG_MIIXF_TS1K_OFFSET                                                        (1949)
  #define RTL8390_SDS6_7_XSG0_SR7_CFG_MIIXF_TS1K_MASK                                                          (0x1 << RTL8390_SDS6_7_XSG0_SR7_CFG_MIIXF_TS1K_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR7_CFG_DLY_PRE8_OFFSET                                                          (1948)
  #define RTL8390_SDS6_7_XSG0_SR7_CFG_DLY_PRE8_MASK                                                            (0x1 << RTL8390_SDS6_7_XSG0_SR7_CFG_DLY_PRE8_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR7_CFG_GRXD_SEL_OFFSET                                                          (1947)
  #define RTL8390_SDS6_7_XSG0_SR7_CFG_GRXD_SEL_MASK                                                            (0x1 << RTL8390_SDS6_7_XSG0_SR7_CFG_GRXD_SEL_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR7_CFG_LPI_CMD_MII_OFFSET                                                       (1946)
  #define RTL8390_SDS6_7_XSG0_SR7_CFG_LPI_CMD_MII_MASK                                                         (0x1 << RTL8390_SDS6_7_XSG0_SR7_CFG_LPI_CMD_MII_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR7_CFG_MARK_RXSCR_ERR_OFFSET                                                    (1945)
  #define RTL8390_SDS6_7_XSG0_SR7_CFG_MARK_RXSCR_ERR_MASK                                                      (0x1 << RTL8390_SDS6_7_XSG0_SR7_CFG_MARK_RXSCR_ERR_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR7_CFG_MARK_TXSCR_ERR_OFFSET                                                    (1944)
  #define RTL8390_SDS6_7_XSG0_SR7_CFG_MARK_TXSCR_ERR_MASK                                                      (0x1 << RTL8390_SDS6_7_XSG0_SR7_CFG_MARK_TXSCR_ERR_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR7_BYP_START_OFFSET                                                             (1940)
  #define RTL8390_SDS6_7_XSG0_SR7_BYP_START_MASK                                                               (0xF << RTL8390_SDS6_7_XSG0_SR7_BYP_START_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR7_BYP_END_OFFSET                                                               (1936)
  #define RTL8390_SDS6_7_XSG0_SR7_BYP_END_MASK                                                                 (0xF << RTL8390_SDS6_7_XSG0_SR7_BYP_END_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR6_CFG_NO_GIGA_SCM_OFFSET                                                       (1935)
  #define RTL8390_SDS6_7_XSG0_SR6_CFG_NO_GIGA_SCM_MASK                                                         (0x1 << RTL8390_SDS6_7_XSG0_SR6_CFG_NO_GIGA_SCM_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR6_CFG_RE_SYNC_STYLE_OFFSET                                                     (1934)
  #define RTL8390_SDS6_7_XSG0_SR6_CFG_RE_SYNC_STYLE_MASK                                                       (0x1 << RTL8390_SDS6_7_XSG0_SR6_CFG_RE_SYNC_STYLE_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR6_CFG_SYNC_GAT_OFFSET                                                          (1933)
  #define RTL8390_SDS6_7_XSG0_SR6_CFG_SYNC_GAT_MASK                                                            (0x1 << RTL8390_SDS6_7_XSG0_SR6_CFG_SYNC_GAT_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR6_CFG_BYPSCR_XSG_OFFSET                                                        (1932)
  #define RTL8390_SDS6_7_XSG0_SR6_CFG_BYPSCR_XSG_MASK                                                          (0x1 << RTL8390_SDS6_7_XSG0_SR6_CFG_BYPSCR_XSG_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR6_RX_BYPSCR_OFFSET                                                             (1928)
  #define RTL8390_SDS6_7_XSG0_SR6_RX_BYPSCR_MASK                                                               (0xF << RTL8390_SDS6_7_XSG0_SR6_RX_BYPSCR_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR6_CFG_SLP_RQ_OFFSET                                                            (1924)
  #define RTL8390_SDS6_7_XSG0_SR6_CFG_SLP_RQ_MASK                                                              (0xF << RTL8390_SDS6_7_XSG0_SR6_CFG_SLP_RQ_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR6_TX_BYPSCR_OFFSET                                                             (1920)
  #define RTL8390_SDS6_7_XSG0_SR6_TX_BYPSCR_MASK                                                               (0xF << RTL8390_SDS6_7_XSG0_SR6_TX_BYPSCR_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR9_CFG_EEE_PROGRAM_0_OFFSET                                                     (1904)
  #define RTL8390_SDS6_7_XSG0_SR9_CFG_EEE_PROGRAM_0_MASK                                                       (0xFFFF << RTL8390_SDS6_7_XSG0_SR9_CFG_EEE_PROGRAM_0_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR8_CFG_EEE_PWRSAV_EN_OFFSET                                                     (1903)
  #define RTL8390_SDS6_7_XSG0_SR8_CFG_EEE_PWRSAV_EN_MASK                                                       (0x1 << RTL8390_SDS6_7_XSG0_SR8_CFG_EEE_PWRSAV_EN_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR8_REG_EEE_SDS_AN_OFFSET                                                        (1902)
  #define RTL8390_SDS6_7_XSG0_SR8_REG_EEE_SDS_AN_MASK                                                          (0x1 << RTL8390_SDS6_7_XSG0_SR8_REG_EEE_SDS_AN_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR8_REG_C3_TIMER_OFFSET                                                          (1899)
  #define RTL8390_SDS6_7_XSG0_SR8_REG_C3_TIMER_MASK                                                            (0x7 << RTL8390_SDS6_7_XSG0_SR8_REG_C3_TIMER_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR8_REG_C2_TIMER_OFFSET                                                          (1896)
  #define RTL8390_SDS6_7_XSG0_SR8_REG_C2_TIMER_MASK                                                            (0x7 << RTL8390_SDS6_7_XSG0_SR8_REG_C2_TIMER_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR8_REG_C1_TIMER_OFFSET                                                          (1893)
  #define RTL8390_SDS6_7_XSG0_SR8_REG_C1_TIMER_MASK                                                            (0x7 << RTL8390_SDS6_7_XSG0_SR8_REG_C1_TIMER_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR8_REG_C0_TIMER_OFFSET                                                          (1890)
  #define RTL8390_SDS6_7_XSG0_SR8_REG_C0_TIMER_MASK                                                            (0x7 << RTL8390_SDS6_7_XSG0_SR8_REG_C0_TIMER_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR8_CFG_MAC_C1_CHG_RESTC3_OFFSET                                                 (1889)
  #define RTL8390_SDS6_7_XSG0_SR8_CFG_MAC_C1_CHG_RESTC3_MASK                                                   (0x1 << RTL8390_SDS6_7_XSG0_SR8_CFG_MAC_C1_CHG_RESTC3_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR8_CFG_PHY_GO_C1_COND_SPC_OFFSET                                                (1888)
  #define RTL8390_SDS6_7_XSG0_SR8_CFG_PHY_GO_C1_COND_SPC_MASK                                                  (0x1 << RTL8390_SDS6_7_XSG0_SR8_CFG_PHY_GO_C1_COND_SPC_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR11_CFG_EEE_DBG_CNT_OFFSET                                                      (1872)
  #define RTL8390_SDS6_7_XSG0_SR11_CFG_EEE_DBG_CNT_MASK                                                        (0xFFFF << RTL8390_SDS6_7_XSG0_SR11_CFG_EEE_DBG_CNT_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR10_CFG_RG10X1512_OFFSET                                                        (1868)
  #define RTL8390_SDS6_7_XSG0_SR10_CFG_RG10X1512_MASK                                                          (0xF << RTL8390_SDS6_7_XSG0_SR10_CFG_RG10X1512_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR10_QSGMII_NO_DILE2_OFFSET                                                      (1867)
  #define RTL8390_SDS6_7_XSG0_SR10_QSGMII_NO_DILE2_MASK                                                        (0x1 << RTL8390_SDS6_7_XSG0_SR10_QSGMII_NO_DILE2_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR10_QSGMII_EEE_SEL_OFFSET                                                       (1866)
  #define RTL8390_SDS6_7_XSG0_SR10_QSGMII_EEE_SEL_MASK                                                         (0x1 << RTL8390_SDS6_7_XSG0_SR10_QSGMII_EEE_SEL_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR10_QSGMII_LPI_TX_EN_OFFSET                                                     (1865)
  #define RTL8390_SDS6_7_XSG0_SR10_QSGMII_LPI_TX_EN_MASK                                                       (0x1 << RTL8390_SDS6_7_XSG0_SR10_QSGMII_LPI_TX_EN_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR10_QSGMII_LPI_RX_EN_OFFSET                                                     (1864)
  #define RTL8390_SDS6_7_XSG0_SR10_QSGMII_LPI_RX_EN_MASK                                                       (0x1 << RTL8390_SDS6_7_XSG0_SR10_QSGMII_LPI_RX_EN_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR10_QSGMII_INB_EN_OFFSET                                                        (1863)
  #define RTL8390_SDS6_7_XSG0_SR10_QSGMII_INB_EN_MASK                                                          (0x1 << RTL8390_SDS6_7_XSG0_SR10_QSGMII_INB_EN_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR10_QSGMII_RXER_SEL_OFFSET                                                      (1862)
  #define RTL8390_SDS6_7_XSG0_SR10_QSGMII_RXER_SEL_MASK                                                        (0x1 << RTL8390_SDS6_7_XSG0_SR10_QSGMII_RXER_SEL_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR10_CFG_FAST_TIMER_OFFSET                                                       (1860)
  #define RTL8390_SDS6_7_XSG0_SR10_CFG_FAST_TIMER_MASK                                                         (0x3 << RTL8390_SDS6_7_XSG0_SR10_CFG_FAST_TIMER_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR10_EEE_LINK_FASTER_OFFSET                                                      (1856)
  #define RTL8390_SDS6_7_XSG0_SR10_EEE_LINK_FASTER_MASK                                                        (0xF << RTL8390_SDS6_7_XSG0_SR10_EEE_LINK_FASTER_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR13_SDS_LK_TIME_OFFSET                                                          (1848)
  #define RTL8390_SDS6_7_XSG0_SR13_SDS_LK_TIME_MASK                                                            (0xFF << RTL8390_SDS6_7_XSG0_SR13_SDS_LK_TIME_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR13_CFG_APXT_TMP_OFFSET                                                         (1840)
  #define RTL8390_SDS6_7_XSG0_SR13_CFG_APXT_TMP_MASK                                                           (0xFF << RTL8390_SDS6_7_XSG0_SR13_CFG_APXT_TMP_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR12_CFG_INB_TIMEOUT_OFFSET                                                      (1832)
  #define RTL8390_SDS6_7_XSG0_SR12_CFG_INB_TIMEOUT_MASK                                                        (0xFF << RTL8390_SDS6_7_XSG0_SR12_CFG_INB_TIMEOUT_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR12_ABILITY_OFFSET                                                              (1828)
  #define RTL8390_SDS6_7_XSG0_SR12_ABILITY_MASK                                                                (0xF << RTL8390_SDS6_7_XSG0_SR12_ABILITY_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR12_RDM_ALGOR_OFFSET                                                            (1827)
  #define RTL8390_SDS6_7_XSG0_SR12_RDM_ALGOR_MASK                                                              (0x1 << RTL8390_SDS6_7_XSG0_SR12_RDM_ALGOR_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR12_SD_DET_ALGOR_OFFSET                                                         (1826)
  #define RTL8390_SDS6_7_XSG0_SR12_SD_DET_ALGOR_MASK                                                           (0x1 << RTL8390_SDS6_7_XSG0_SR12_SD_DET_ALGOR_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR12_AUTO_DET_ALGOR_OFFSET                                                       (1825)
  #define RTL8390_SDS6_7_XSG0_SR12_AUTO_DET_ALGOR_MASK                                                         (0x1 << RTL8390_SDS6_7_XSG0_SR12_AUTO_DET_ALGOR_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR12_SEND_NP_ON_OFFSET                                                           (1824)
  #define RTL8390_SDS6_7_XSG0_SR12_SEND_NP_ON_MASK                                                             (0x1 << RTL8390_SDS6_7_XSG0_SR12_SEND_NP_ON_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR15_CFG_INBAND_MASTER_0_OFFSET                                                  (1808)
  #define RTL8390_SDS6_7_XSG0_SR15_CFG_INBAND_MASTER_0_MASK                                                    (0xFFFF << RTL8390_SDS6_7_XSG0_SR15_CFG_INBAND_MASTER_0_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR14_CFG_SPDUP_OFFSET                                                            (1807)
  #define RTL8390_SDS6_7_XSG0_SR14_CFG_SPDUP_MASK                                                              (0x1 << RTL8390_SDS6_7_XSG0_SR14_CFG_SPDUP_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR14_CFG_SPDUP_FIB100_OFFSET                                                     (1806)
  #define RTL8390_SDS6_7_XSG0_SR14_CFG_SPDUP_FIB100_MASK                                                       (0x1 << RTL8390_SDS6_7_XSG0_SR14_CFG_SPDUP_FIB100_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR14_CFG_RXSLEEP_TMROUT_OFFSET                                                   (1805)
  #define RTL8390_SDS6_7_XSG0_SR14_CFG_RXSLEEP_TMROUT_MASK                                                     (0x1 << RTL8390_SDS6_7_XSG0_SR14_CFG_RXSLEEP_TMROUT_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR14_SEL_CALIBOK_OFFSET                                                          (1804)
  #define RTL8390_SDS6_7_XSG0_SR14_SEL_CALIBOK_MASK                                                            (0x1 << RTL8390_SDS6_7_XSG0_SR14_SEL_CALIBOK_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR14_SEL_SDET_OFFSET                                                             (1803)
  #define RTL8390_SDS6_7_XSG0_SR14_SEL_SDET_MASK                                                               (0x1 << RTL8390_SDS6_7_XSG0_SR14_SEL_SDET_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR14_SEL_ANOK_OFFSET                                                             (1802)
  #define RTL8390_SDS6_7_XSG0_SR14_SEL_ANOK_MASK                                                               (0x1 << RTL8390_SDS6_7_XSG0_SR14_SEL_ANOK_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR14_CFG_SEL_ODD_BIT_OFFSET                                                      (1801)
  #define RTL8390_SDS6_7_XSG0_SR14_CFG_SEL_ODD_BIT_MASK                                                        (0x1 << RTL8390_SDS6_7_XSG0_SR14_CFG_SEL_ODD_BIT_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR14_CFG_FRC_LD_VALUE_OFFSET                                                     (1800)
  #define RTL8390_SDS6_7_XSG0_SR14_CFG_FRC_LD_VALUE_MASK                                                       (0x1 << RTL8390_SDS6_7_XSG0_SR14_CFG_FRC_LD_VALUE_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR14_CFG_FRC_LD_OFFSET                                                           (1799)
  #define RTL8390_SDS6_7_XSG0_SR14_CFG_FRC_LD_MASK                                                             (0x1 << RTL8390_SDS6_7_XSG0_SR14_CFG_FRC_LD_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR14_CFG_SGMI_CK1MS_EN_OFFSET                                                    (1798)
  #define RTL8390_SDS6_7_XSG0_SR14_CFG_SGMI_CK1MS_EN_MASK                                                      (0x1 << RTL8390_SDS6_7_XSG0_SR14_CFG_SGMI_CK1MS_EN_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR14_CFG_LINK_TMR_SGMII_SEL_OFFSET                                               (1795)
  #define RTL8390_SDS6_7_XSG0_SR14_CFG_LINK_TMR_SGMII_SEL_MASK                                                 (0x7 << RTL8390_SDS6_7_XSG0_SR14_CFG_LINK_TMR_SGMII_SEL_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR14_CFG_LINK_TMR_NORM_SEL_OFFSET                                                (1792)
  #define RTL8390_SDS6_7_XSG0_SR14_CFG_LINK_TMR_NORM_SEL_MASK                                                  (0x7 << RTL8390_SDS6_7_XSG0_SR14_CFG_LINK_TMR_NORM_SEL_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR17_MACRDVLD_OFFSET                                                             (1791)
  #define RTL8390_SDS6_7_XSG0_SR17_MACRDVLD_MASK                                                               (0x1 << RTL8390_SDS6_7_XSG0_SR17_MACRDVLD_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR17_MACRDABT_OFFSET                                                             (1790)
  #define RTL8390_SDS6_7_XSG0_SR17_MACRDABT_MASK                                                               (0x1 << RTL8390_SDS6_7_XSG0_SR17_MACRDABT_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR17_CFG_INBAND_MASTER_2_OFFSET                                                  (1776)
  #define RTL8390_SDS6_7_XSG0_SR17_CFG_INBAND_MASTER_2_MASK                                                    (0x3FFF << RTL8390_SDS6_7_XSG0_SR17_CFG_INBAND_MASTER_2_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR16_CFG_INBAND_MASTER_1_OFFSET                                                  (1760)
  #define RTL8390_SDS6_7_XSG0_SR16_CFG_INBAND_MASTER_1_MASK                                                    (0xFFFF << RTL8390_SDS6_7_XSG0_SR16_CFG_INBAND_MASTER_1_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR19_CFG_RSGP_TXCFG_MAC_OFFSET                                                   (1744)
  #define RTL8390_SDS6_7_XSG0_SR19_CFG_RSGP_TXCFG_MAC_MASK                                                     (0xFFFF << RTL8390_SDS6_7_XSG0_SR19_CFG_RSGP_TXCFG_MAC_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR18_CFG_RSGP_TXCFG_PHY_OFFSET                                                   (1728)
  #define RTL8390_SDS6_7_XSG0_SR18_CFG_RSGP_TXCFG_PHY_MASK                                                     (0xFFFF << RTL8390_SDS6_7_XSG0_SR18_CFG_RSGP_TXCFG_PHY_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR21_CFG_SGM_TXCFG_MAC_OFFSET                                                    (1712)
  #define RTL8390_SDS6_7_XSG0_SR21_CFG_SGM_TXCFG_MAC_MASK                                                      (0xFFFF << RTL8390_SDS6_7_XSG0_SR21_CFG_SGM_TXCFG_MAC_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR20_CFG_SGM_TXCFG_PHY_OFFSET                                                    (1696)
  #define RTL8390_SDS6_7_XSG0_SR20_CFG_SGM_TXCFG_PHY_MASK                                                      (0xFFFF << RTL8390_SDS6_7_XSG0_SR20_CFG_SGM_TXCFG_PHY_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR23_CFG_FIB2G_TXCFG_P1_OFFSET                                                   (1680)
  #define RTL8390_SDS6_7_XSG0_SR23_CFG_FIB2G_TXCFG_P1_MASK                                                     (0xFFFF << RTL8390_SDS6_7_XSG0_SR23_CFG_FIB2G_TXCFG_P1_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR22_CFG_FIB2G_TXCFG_P0_OFFSET                                                   (1664)
  #define RTL8390_SDS6_7_XSG0_SR22_CFG_FIB2G_TXCFG_P0_MASK                                                     (0xFFFF << RTL8390_SDS6_7_XSG0_SR22_CFG_FIB2G_TXCFG_P0_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR25_CFG_FIB2G_TXCFG_NP_P1_OFFSET                                                (1648)
  #define RTL8390_SDS6_7_XSG0_SR25_CFG_FIB2G_TXCFG_NP_P1_MASK                                                  (0xFFFF << RTL8390_SDS6_7_XSG0_SR25_CFG_FIB2G_TXCFG_NP_P1_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR24_CFG_FIB2G_TXCFG_NP_P0_OFFSET                                                (1632)
  #define RTL8390_SDS6_7_XSG0_SR24_CFG_FIB2G_TXCFG_NP_P0_MASK                                                  (0xFFFF << RTL8390_SDS6_7_XSG0_SR24_CFG_FIB2G_TXCFG_NP_P0_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR27_CFG_DBG_OUT_ECO1_OFFSET                                                     (1616)
  #define RTL8390_SDS6_7_XSG0_SR27_CFG_DBG_OUT_ECO1_MASK                                                       (0xFFFF << RTL8390_SDS6_7_XSG0_SR27_CFG_DBG_OUT_ECO1_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR26_IP_VERSION_OFFSET                                                           (1608)
  #define RTL8390_SDS6_7_XSG0_SR26_IP_VERSION_MASK                                                             (0xFF << RTL8390_SDS6_7_XSG0_SR26_IP_VERSION_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR26_SDS_MODE_OFFSET                                                             (1600)
  #define RTL8390_SDS6_7_XSG0_SR26_SDS_MODE_MASK                                                               (0xFF << RTL8390_SDS6_7_XSG0_SR26_SDS_MODE_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR29_CFG_SDS_DBG_OUT_0_OFFSET                                                    (1584)
  #define RTL8390_SDS6_7_XSG0_SR29_CFG_SDS_DBG_OUT_0_MASK                                                      (0xFFFF << RTL8390_SDS6_7_XSG0_SR29_CFG_SDS_DBG_OUT_0_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR28_CFG_PHY_GO_C2_COND_SPC_OFFSET                                               (1583)
  #define RTL8390_SDS6_7_XSG0_SR28_CFG_PHY_GO_C2_COND_SPC_MASK                                                 (0x1 << RTL8390_SDS6_7_XSG0_SR28_CFG_PHY_GO_C2_COND_SPC_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR28_CFG_ERRMSK_NOSIG_OFFSET                                                     (1582)
  #define RTL8390_SDS6_7_XSG0_SR28_CFG_ERRMSK_NOSIG_MASK                                                       (0x1 << RTL8390_SDS6_7_XSG0_SR28_CFG_ERRMSK_NOSIG_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR28_RM_LPK_EVEN_BITS_OFFSET                                                     (1581)
  #define RTL8390_SDS6_7_XSG0_SR28_RM_LPK_EVEN_BITS_MASK                                                       (0x1 << RTL8390_SDS6_7_XSG0_SR28_RM_LPK_EVEN_BITS_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR28_CFG_QSGMII_PARITY_CHK_OFFSET                                                (1580)
  #define RTL8390_SDS6_7_XSG0_SR28_CFG_QSGMII_PARITY_CHK_MASK                                                  (0x1 << RTL8390_SDS6_7_XSG0_SR28_CFG_QSGMII_PARITY_CHK_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR28_CFG_DBG_S0_OFFSET                                                           (1579)
  #define RTL8390_SDS6_7_XSG0_SR28_CFG_DBG_S0_MASK                                                             (0x1 << RTL8390_SDS6_7_XSG0_SR28_CFG_DBG_S0_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR28_CFG_SDS_DBG_EN_OFFSET                                                       (1578)
  #define RTL8390_SDS6_7_XSG0_SR28_CFG_SDS_DBG_EN_MASK                                                         (0x1 << RTL8390_SDS6_7_XSG0_SR28_CFG_SDS_DBG_EN_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR28_CFG_SDS_DBG_SEL_OFFSET                                                      (1568)
  #define RTL8390_SDS6_7_XSG0_SR28_CFG_SDS_DBG_SEL_MASK                                                        (0x3FF << RTL8390_SDS6_7_XSG0_SR28_CFG_SDS_DBG_SEL_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SR30_CFG_SDS_DBG_OUT_1_OFFSET                                                    (1536)
  #define RTL8390_SDS6_7_XSG0_SR30_CFG_SDS_DBG_OUT_1_MASK                                                      (0xFFFF << RTL8390_SDS6_7_XSG0_SR30_CFG_SDS_DBG_OUT_1_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SRE1_ANA_RG1X_OFFSET                                                             (1520)
  #define RTL8390_SDS6_7_XSG0_SRE1_ANA_RG1X_MASK                                                               (0xFFFF << RTL8390_SDS6_7_XSG0_SRE1_ANA_RG1X_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SRE0_ANA_RG0X_OFFSET                                                             (1504)
  #define RTL8390_SDS6_7_XSG0_SRE0_ANA_RG0X_MASK                                                               (0xFFFF << RTL8390_SDS6_7_XSG0_SRE0_ANA_RG0X_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SRE3_ANA_RG3X_OFFSET                                                             (1488)
  #define RTL8390_SDS6_7_XSG0_SRE3_ANA_RG3X_MASK                                                               (0xFFFF << RTL8390_SDS6_7_XSG0_SRE3_ANA_RG3X_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SRE2_ANA_RG2X_OFFSET                                                             (1472)
  #define RTL8390_SDS6_7_XSG0_SRE2_ANA_RG2X_MASK                                                               (0xFFFF << RTL8390_SDS6_7_XSG0_SRE2_ANA_RG2X_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SRE5_ANA_RG5X_OFFSET                                                             (1456)
  #define RTL8390_SDS6_7_XSG0_SRE5_ANA_RG5X_MASK                                                               (0xFFFF << RTL8390_SDS6_7_XSG0_SRE5_ANA_RG5X_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SRE4_ANA_RG4X_OFFSET                                                             (1440)
  #define RTL8390_SDS6_7_XSG0_SRE4_ANA_RG4X_MASK                                                               (0xFFFF << RTL8390_SDS6_7_XSG0_SRE4_ANA_RG4X_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SRE7_ANA_RG7X_OFFSET                                                             (1424)
  #define RTL8390_SDS6_7_XSG0_SRE7_ANA_RG7X_MASK                                                               (0xFFFF << RTL8390_SDS6_7_XSG0_SRE7_ANA_RG7X_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SRE6_ANA_RG6X_OFFSET                                                             (1408)
  #define RTL8390_SDS6_7_XSG0_SRE6_ANA_RG6X_MASK                                                               (0xFFFF << RTL8390_SDS6_7_XSG0_SRE6_ANA_RG6X_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SRE9_ANA_RG9X_OFFSET                                                             (1392)
  #define RTL8390_SDS6_7_XSG0_SRE9_ANA_RG9X_MASK                                                               (0xFFFF << RTL8390_SDS6_7_XSG0_SRE9_ANA_RG9X_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SRE8_ANA_RG8X_OFFSET                                                             (1376)
  #define RTL8390_SDS6_7_XSG0_SRE8_ANA_RG8X_MASK                                                               (0xFFFF << RTL8390_SDS6_7_XSG0_SRE8_ANA_RG8X_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SRE11_ANA_RG11X_OFFSET                                                           (1360)
  #define RTL8390_SDS6_7_XSG0_SRE11_ANA_RG11X_MASK                                                             (0xFFFF << RTL8390_SDS6_7_XSG0_SRE11_ANA_RG11X_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SRE10_ANA_RG10X_OFFSET                                                           (1344)
  #define RTL8390_SDS6_7_XSG0_SRE10_ANA_RG10X_MASK                                                             (0xFFFF << RTL8390_SDS6_7_XSG0_SRE10_ANA_RG10X_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SRE13_CFG_NEG_GTXC_OFFSET                                                        (1343)
  #define RTL8390_SDS6_7_XSG0_SRE13_CFG_NEG_GTXC_MASK                                                          (0x1 << RTL8390_SDS6_7_XSG0_SRE13_CFG_NEG_GTXC_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SRE13_CFG_LP_CNT_2_OFFSET                                                        (1339)
  #define RTL8390_SDS6_7_XSG0_SRE13_CFG_LP_CNT_2_MASK                                                          (0xF << RTL8390_SDS6_7_XSG0_SRE13_CFG_LP_CNT_2_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SRE13_CFG_EPON_SYNC_SM_OFFSET                                                    (1338)
  #define RTL8390_SDS6_7_XSG0_SRE13_CFG_EPON_SYNC_SM_MASK                                                      (0x1 << RTL8390_SDS6_7_XSG0_SRE13_CFG_EPON_SYNC_SM_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SRE13_CFG_DY_OFFSET                                                              (1328)
  #define RTL8390_SDS6_7_XSG0_SRE13_CFG_DY_MASK                                                                (0x3FF << RTL8390_SDS6_7_XSG0_SRE13_CFG_DY_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SRE12_ANA_RG12X_OFFSET                                                           (1315)
  #define RTL8390_SDS6_7_XSG0_SRE12_ANA_RG12X_MASK                                                             (0x1FFF << RTL8390_SDS6_7_XSG0_SRE12_ANA_RG12X_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SRE12_CFG_IPG_CNT_OFFSET                                                         (1312)
  #define RTL8390_SDS6_7_XSG0_SRE12_CFG_IPG_CNT_MASK                                                           (0x7 << RTL8390_SDS6_7_XSG0_SRE12_CFG_IPG_CNT_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SRE15_ANA_RG15X_OFFSET                                                           (1311)
  #define RTL8390_SDS6_7_XSG0_SRE15_ANA_RG15X_MASK                                                             (0x1 << RTL8390_SDS6_7_XSG0_SRE15_ANA_RG15X_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SRE15_CFG_LP_CNT_1_OFFSET                                                        (1307)
  #define RTL8390_SDS6_7_XSG0_SRE15_CFG_LP_CNT_1_MASK                                                          (0xF << RTL8390_SDS6_7_XSG0_SRE15_CFG_LP_CNT_1_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SRE15_CFG_EPON_OFFSET                                                            (1306)
  #define RTL8390_SDS6_7_XSG0_SRE15_CFG_EPON_MASK                                                              (0x1 << RTL8390_SDS6_7_XSG0_SRE15_CFG_EPON_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SRE15_CFG_DX_OFFSET                                                              (1296)
  #define RTL8390_SDS6_7_XSG0_SRE15_CFG_DX_MASK                                                                (0x3FF << RTL8390_SDS6_7_XSG0_SRE15_CFG_DX_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SRE14_ANA_RG14X_OFFSET                                                           (1280)
  #define RTL8390_SDS6_7_XSG0_SRE14_ANA_RG14X_MASK                                                             (0xFFFF << RTL8390_SDS6_7_XSG0_SRE14_ANA_RG14X_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SRE16_CFG_DY_8B_OFFSET                                                           (1256)
  #define RTL8390_SDS6_7_XSG0_SRE16_CFG_DY_8B_MASK                                                             (0xFF << RTL8390_SDS6_7_XSG0_SRE16_CFG_DY_8B_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SRE16_CFG_DX_8B_OFFSET                                                           (1248)
  #define RTL8390_SDS6_7_XSG0_SRE16_CFG_DX_8B_MASK                                                             (0xFF << RTL8390_SDS6_7_XSG0_SRE16_CFG_DX_8B_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SRE25_ALL_SYMBOLERR_CNT_OFFSET                                                   (1144)
  #define RTL8390_SDS6_7_XSG0_SRE25_ALL_SYMBOLERR_CNT_MASK                                                     (0xFF << RTL8390_SDS6_7_XSG0_SRE25_ALL_SYMBOLERR_CNT_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SRE25_MUX_SYMBOLERR_CNT_OFFSET                                                   (1136)
  #define RTL8390_SDS6_7_XSG0_SRE25_MUX_SYMBOLERR_CNT_MASK                                                     (0xFF << RTL8390_SDS6_7_XSG0_SRE25_MUX_SYMBOLERR_CNT_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SRE24_CFG_SD_H_OFFSET                                                            (1135)
  #define RTL8390_SDS6_7_XSG0_SRE24_CFG_SD_H_MASK                                                              (0x1 << RTL8390_SDS6_7_XSG0_SRE24_CFG_SD_H_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SRE24_CFG_RG24X14_OFFSET                                                         (1134)
  #define RTL8390_SDS6_7_XSG0_SRE24_CFG_RG24X14_MASK                                                           (0x1 << RTL8390_SDS6_7_XSG0_SRE24_CFG_RG24X14_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SRE24_CFG_HYSDET_OFFSET                                                          (1130)
  #define RTL8390_SDS6_7_XSG0_SRE24_CFG_HYSDET_MASK                                                            (0xF << RTL8390_SDS6_7_XSG0_SRE24_CFG_HYSDET_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SRE24_CFG_D2A_LPK_OFFSET                                                         (1129)
  #define RTL8390_SDS6_7_XSG0_SRE24_CFG_D2A_LPK_MASK                                                           (0x1 << RTL8390_SDS6_7_XSG0_SRE24_CFG_D2A_LPK_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SRE24_CFG_HAM_PTR_OFFSET                                                         (1128)
  #define RTL8390_SDS6_7_XSG0_SRE24_CFG_HAM_PTR_MASK                                                           (0x1 << RTL8390_SDS6_7_XSG0_SRE24_CFG_HAM_PTR_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SRE24_CFG_ENTX_OFFSET                                                            (1127)
  #define RTL8390_SDS6_7_XSG0_SRE24_CFG_ENTX_MASK                                                              (0x1 << RTL8390_SDS6_7_XSG0_SRE24_CFG_ENTX_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SRE24_CFG_CMALI_SIG_OFFSET                                                       (1126)
  #define RTL8390_SDS6_7_XSG0_SRE24_CFG_CMALI_SIG_MASK                                                         (0x1 << RTL8390_SDS6_7_XSG0_SRE24_CFG_CMALI_SIG_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SRE24_CFG_TMR_ALI_OFFSET                                                         (1123)
  #define RTL8390_SDS6_7_XSG0_SRE24_CFG_TMR_ALI_MASK                                                           (0x7 << RTL8390_SDS6_7_XSG0_SRE24_CFG_TMR_ALI_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SRE24_CFG_SYMBOLERR_CNT_OFFSET                                                   (1120)
  #define RTL8390_SDS6_7_XSG0_SRE24_CFG_SYMBOLERR_CNT_MASK                                                     (0x7 << RTL8390_SDS6_7_XSG0_SRE24_CFG_SYMBOLERR_CNT_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SRE27_CFG_DBG_STATUS_ECO_0_OFFSET                                                (1104)
  #define RTL8390_SDS6_7_XSG0_SRE27_CFG_DBG_STATUS_ECO_0_MASK                                                  (0xFFFF << RTL8390_SDS6_7_XSG0_SRE27_CFG_DBG_STATUS_ECO_0_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SRE26_P3LNKDOWNCNT_OFFSET                                                        (1100)
  #define RTL8390_SDS6_7_XSG0_SRE26_P3LNKDOWNCNT_MASK                                                          (0xF << RTL8390_SDS6_7_XSG0_SRE26_P3LNKDOWNCNT_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SRE26_P2LNKDOWNCNT_OFFSET                                                        (1096)
  #define RTL8390_SDS6_7_XSG0_SRE26_P2LNKDOWNCNT_MASK                                                          (0xF << RTL8390_SDS6_7_XSG0_SRE26_P2LNKDOWNCNT_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SRE26_P1LNKDOWNCNT_OFFSET                                                        (1092)
  #define RTL8390_SDS6_7_XSG0_SRE26_P1LNKDOWNCNT_MASK                                                          (0xF << RTL8390_SDS6_7_XSG0_SRE26_P1LNKDOWNCNT_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SRE26_P0LNKDOWNCNT_OFFSET                                                        (1088)
  #define RTL8390_SDS6_7_XSG0_SRE26_P0LNKDOWNCNT_MASK                                                          (0xF << RTL8390_SDS6_7_XSG0_SRE26_P0LNKDOWNCNT_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SRE29_CFG_DBG_STATUS_ECO_2_OFFSET                                                (1081)
  #define RTL8390_SDS6_7_XSG0_SRE29_CFG_DBG_STATUS_ECO_2_MASK                                                  (0x7F << RTL8390_SDS6_7_XSG0_SRE29_CFG_DBG_STATUS_ECO_2_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SRE29_SIGNOK_LAT_OFFSET                                                          (1080)
  #define RTL8390_SDS6_7_XSG0_SRE29_SIGNOK_LAT_MASK                                                            (0x1 << RTL8390_SDS6_7_XSG0_SRE29_SIGNOK_LAT_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SRE29_LINKOK_LAT_OFFSET                                                          (1076)
  #define RTL8390_SDS6_7_XSG0_SRE29_LINKOK_LAT_MASK                                                            (0xF << RTL8390_SDS6_7_XSG0_SRE29_LINKOK_LAT_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SRE29_SYNCOK_LAT_OFFSET                                                          (1072)
  #define RTL8390_SDS6_7_XSG0_SRE29_SYNCOK_LAT_MASK                                                            (0xF << RTL8390_SDS6_7_XSG0_SRE29_SYNCOK_LAT_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SRE28_CFG_DBG_STATUS_ECO_1_OFFSET                                                (1056)
  #define RTL8390_SDS6_7_XSG0_SRE28_CFG_DBG_STATUS_ECO_1_MASK                                                  (0xFFFF << RTL8390_SDS6_7_XSG0_SRE28_CFG_DBG_STATUS_ECO_1_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SRE30_CFG_DBG_STATUS_ECO_3_OFFSET                                                (1033)
  #define RTL8390_SDS6_7_XSG0_SRE30_CFG_DBG_STATUS_ECO_3_MASK                                                  (0x7F << RTL8390_SDS6_7_XSG0_SRE30_CFG_DBG_STATUS_ECO_3_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SRE30_SIGNOKSTAT_OFFSET                                                          (1032)
  #define RTL8390_SDS6_7_XSG0_SRE30_SIGNOKSTAT_MASK                                                            (0x1 << RTL8390_SDS6_7_XSG0_SRE30_SIGNOKSTAT_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SRE30_LINKOKSTAT_OFFSET                                                          (1028)
  #define RTL8390_SDS6_7_XSG0_SRE30_LINKOKSTAT_MASK                                                            (0xF << RTL8390_SDS6_7_XSG0_SRE30_LINKOKSTAT_OFFSET)
  #define RTL8390_SDS6_7_XSG0_SRE30_SYNCOKSTAT_OFFSET                                                          (1024)
  #define RTL8390_SDS6_7_XSG0_SRE30_SYNCOKSTAT_MASK                                                            (0xF << RTL8390_SDS6_7_XSG0_SRE30_SYNCOKSTAT_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FR1_CAPBILITY_OFFSET                                                             (1014)
  #define RTL8390_SDS6_7_XSG0_FR1_CAPBILITY_MASK                                                               (0x3FF << RTL8390_SDS6_7_XSG0_FR1_CAPBILITY_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FR1_AN_COMPLETE_OFFSET                                                           (1013)
  #define RTL8390_SDS6_7_XSG0_FR1_AN_COMPLETE_MASK                                                             (0x1 << RTL8390_SDS6_7_XSG0_FR1_AN_COMPLETE_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FR1_R_FAULT_OFFSET                                                               (1012)
  #define RTL8390_SDS6_7_XSG0_FR1_R_FAULT_MASK                                                                 (0x1 << RTL8390_SDS6_7_XSG0_FR1_R_FAULT_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FR1_NWAY_ABILITY_OFFSET                                                          (1011)
  #define RTL8390_SDS6_7_XSG0_FR1_NWAY_ABILITY_MASK                                                            (0x1 << RTL8390_SDS6_7_XSG0_FR1_NWAY_ABILITY_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FR1_LINK_STATUS_OFFSET                                                           (1010)
  #define RTL8390_SDS6_7_XSG0_FR1_LINK_STATUS_MASK                                                             (0x1 << RTL8390_SDS6_7_XSG0_FR1_LINK_STATUS_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FR1_JABBER_DETECT_OFFSET                                                         (1009)
  #define RTL8390_SDS6_7_XSG0_FR1_JABBER_DETECT_MASK                                                           (0x1 << RTL8390_SDS6_7_XSG0_FR1_JABBER_DETECT_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FR1_EXTENDED_CAPBILITY_OFFSET                                                    (1008)
  #define RTL8390_SDS6_7_XSG0_FR1_EXTENDED_CAPBILITY_MASK                                                      (0x1 << RTL8390_SDS6_7_XSG0_FR1_EXTENDED_CAPBILITY_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FR0_CFG_FIB_RST_OFFSET                                                           (1007)
  #define RTL8390_SDS6_7_XSG0_FR0_CFG_FIB_RST_MASK                                                             (0x1 << RTL8390_SDS6_7_XSG0_FR0_CFG_FIB_RST_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FR0_CFG_FIB_LPK_OFFSET                                                           (1006)
  #define RTL8390_SDS6_7_XSG0_FR0_CFG_FIB_LPK_MASK                                                             (0x1 << RTL8390_SDS6_7_XSG0_FR0_CFG_FIB_LPK_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FR0_CFG_FIB_SPD_RD_00_OFFSET                                                     (1005)
  #define RTL8390_SDS6_7_XSG0_FR0_CFG_FIB_SPD_RD_00_MASK                                                       (0x1 << RTL8390_SDS6_7_XSG0_FR0_CFG_FIB_SPD_RD_00_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FR0_CFG_FIB_ANEN_OFFSET                                                          (1004)
  #define RTL8390_SDS6_7_XSG0_FR0_CFG_FIB_ANEN_MASK                                                            (0x1 << RTL8390_SDS6_7_XSG0_FR0_CFG_FIB_ANEN_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FR0_CFG_FIB_PDOWN_OFFSET                                                         (1003)
  #define RTL8390_SDS6_7_XSG0_FR0_CFG_FIB_PDOWN_MASK                                                           (0x1 << RTL8390_SDS6_7_XSG0_FR0_CFG_FIB_PDOWN_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FR0_CFG_FIB_ISO_OFFSET                                                           (1002)
  #define RTL8390_SDS6_7_XSG0_FR0_CFG_FIB_ISO_MASK                                                             (0x1 << RTL8390_SDS6_7_XSG0_FR0_CFG_FIB_ISO_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FR0_CFG_FIB_RESTART_OFFSET                                                       (1001)
  #define RTL8390_SDS6_7_XSG0_FR0_CFG_FIB_RESTART_MASK                                                         (0x1 << RTL8390_SDS6_7_XSG0_FR0_CFG_FIB_RESTART_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FR0_CFG_FIB_FULLDUP_OFFSET                                                       (1000)
  #define RTL8390_SDS6_7_XSG0_FR0_CFG_FIB_FULLDUP_MASK                                                         (0x1 << RTL8390_SDS6_7_XSG0_FR0_CFG_FIB_FULLDUP_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FR0_CFG_FIB_SPD_RD_01_OFFSET                                                     (998)
  #define RTL8390_SDS6_7_XSG0_FR0_CFG_FIB_SPD_RD_01_MASK                                                       (0x1 << RTL8390_SDS6_7_XSG0_FR0_CFG_FIB_SPD_RD_01_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FR0_CFG_FIB_FRCTX_OFFSET                                                         (997)
  #define RTL8390_SDS6_7_XSG0_FR0_CFG_FIB_FRCTX_MASK                                                           (0x1 << RTL8390_SDS6_7_XSG0_FR0_CFG_FIB_FRCTX_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FR3_REALTEK_OUI_0500_OFFSET                                                      (986)
  #define RTL8390_SDS6_7_XSG0_FR3_REALTEK_OUI_0500_MASK                                                        (0x3F << RTL8390_SDS6_7_XSG0_FR3_REALTEK_OUI_0500_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FR3_MODEL_NO_0500_OFFSET                                                         (980)
  #define RTL8390_SDS6_7_XSG0_FR3_MODEL_NO_0500_MASK                                                           (0x3F << RTL8390_SDS6_7_XSG0_FR3_MODEL_NO_0500_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FR3_REVISION_NO_0300_OFFSET                                                      (976)
  #define RTL8390_SDS6_7_XSG0_FR3_REVISION_NO_0300_MASK                                                        (0xF << RTL8390_SDS6_7_XSG0_FR3_REVISION_NO_0300_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FR2_REALTEK_OUI_2106_OFFSET                                                      (960)
  #define RTL8390_SDS6_7_XSG0_FR2_REALTEK_OUI_2106_MASK                                                        (0xFFFF << RTL8390_SDS6_7_XSG0_FR2_REALTEK_OUI_2106_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FR5_RX_CFG_REG_OFFSET                                                            (944)
  #define RTL8390_SDS6_7_XSG0_FR5_RX_CFG_REG_MASK                                                              (0xFFFF << RTL8390_SDS6_7_XSG0_FR5_RX_CFG_REG_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FR4_TX_CFG_REG_OFFSET                                                            (928)
  #define RTL8390_SDS6_7_XSG0_FR4_TX_CFG_REG_MASK                                                              (0xFFFF << RTL8390_SDS6_7_XSG0_FR4_TX_CFG_REG_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FR7_MR_NP_TX_OFFSET                                                              (912)
  #define RTL8390_SDS6_7_XSG0_FR7_MR_NP_TX_MASK                                                                (0xFFFF << RTL8390_SDS6_7_XSG0_FR7_MR_NP_TX_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FR6_FIB_NP_EN_OFFSET                                                             (898)
  #define RTL8390_SDS6_7_XSG0_FR6_FIB_NP_EN_MASK                                                               (0x1 << RTL8390_SDS6_7_XSG0_FR6_FIB_NP_EN_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FR6_RXPAGE_OFFSET                                                                (897)
  #define RTL8390_SDS6_7_XSG0_FR6_RXPAGE_MASK                                                                  (0x1 << RTL8390_SDS6_7_XSG0_FR6_RXPAGE_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FR8_MR_NP_RX_OFFSET                                                              (864)
  #define RTL8390_SDS6_7_XSG0_FR8_MR_NP_RX_MASK                                                                (0xFFFF << RTL8390_SDS6_7_XSG0_FR8_MR_NP_RX_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FR13_INDR_FUNC_OFFSET                                                            (830)
  #define RTL8390_SDS6_7_XSG0_FR13_INDR_FUNC_MASK                                                              (0x3 << RTL8390_SDS6_7_XSG0_FR13_INDR_FUNC_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FR13_DUMMY_REG13_1305_OFFSET                                                     (821)
  #define RTL8390_SDS6_7_XSG0_FR13_DUMMY_REG13_1305_MASK                                                       (0x1FF << RTL8390_SDS6_7_XSG0_FR13_DUMMY_REG13_1305_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FR13_INDR_DEVAD_OFFSET                                                           (816)
  #define RTL8390_SDS6_7_XSG0_FR13_INDR_DEVAD_MASK                                                             (0x1F << RTL8390_SDS6_7_XSG0_FR13_INDR_DEVAD_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FR14_MMDRDBUS_OFFSET                                                             (768)
  #define RTL8390_SDS6_7_XSG0_FR14_MMDRDBUS_MASK                                                               (0xFFFF << RTL8390_SDS6_7_XSG0_FR14_MMDRDBUS_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FR17_ANA_RG3X_OFFSET                                                             (752)
  #define RTL8390_SDS6_7_XSG0_FR17_ANA_RG3X_MASK                                                               (0xFFFF << RTL8390_SDS6_7_XSG0_FR17_ANA_RG3X_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FR16_ANA_RG2X_OFFSET                                                             (736)
  #define RTL8390_SDS6_7_XSG0_FR16_ANA_RG2X_MASK                                                               (0xFFFF << RTL8390_SDS6_7_XSG0_FR16_ANA_RG2X_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FR19_ANA_RG5X_OFFSET                                                             (720)
  #define RTL8390_SDS6_7_XSG0_FR19_ANA_RG5X_MASK                                                               (0xFFFF << RTL8390_SDS6_7_XSG0_FR19_ANA_RG5X_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FR18_ANA_RG4X_OFFSET                                                             (704)
  #define RTL8390_SDS6_7_XSG0_FR18_ANA_RG4X_MASK                                                               (0xFFFF << RTL8390_SDS6_7_XSG0_FR18_ANA_RG4X_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FR21_ANA_RG7X_OFFSET                                                             (688)
  #define RTL8390_SDS6_7_XSG0_FR21_ANA_RG7X_MASK                                                               (0xFFFF << RTL8390_SDS6_7_XSG0_FR21_ANA_RG7X_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FR20_ANA_RG6X_OFFSET                                                             (672)
  #define RTL8390_SDS6_7_XSG0_FR20_ANA_RG6X_MASK                                                               (0xFFFF << RTL8390_SDS6_7_XSG0_FR20_ANA_RG6X_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FR23_QSGM_TXCFG_MAC_OFFSET                                                       (656)
  #define RTL8390_SDS6_7_XSG0_FR23_QSGM_TXCFG_MAC_MASK                                                         (0xFFFF << RTL8390_SDS6_7_XSG0_FR23_QSGM_TXCFG_MAC_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FR22_QSGM_TXCFG_PHY_OFFSET                                                       (640)
  #define RTL8390_SDS6_7_XSG0_FR22_QSGM_TXCFG_PHY_MASK                                                         (0xFFFF << RTL8390_SDS6_7_XSG0_FR22_QSGM_TXCFG_PHY_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FR25_ANA_RG13X_OFFSET                                                            (624)
  #define RTL8390_SDS6_7_XSG0_FR25_ANA_RG13X_MASK                                                              (0xFFFF << RTL8390_SDS6_7_XSG0_FR25_ANA_RG13X_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FR24_ANA_RG12X_OFFSET                                                            (608)
  #define RTL8390_SDS6_7_XSG0_FR24_ANA_RG12X_MASK                                                              (0xFFFF << RTL8390_SDS6_7_XSG0_FR24_ANA_RG12X_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FR27_ANA_RG15X_OFFSET                                                            (592)
  #define RTL8390_SDS6_7_XSG0_FR27_ANA_RG15X_MASK                                                              (0xFFFF << RTL8390_SDS6_7_XSG0_FR27_ANA_RG15X_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FR29_CFG_AUTO_DET_ON_OFFSET                                                      (575)
  #define RTL8390_SDS6_7_XSG0_FR29_CFG_AUTO_DET_ON_MASK                                                        (0x1 << RTL8390_SDS6_7_XSG0_FR29_CFG_AUTO_DET_ON_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FR29_CFG_TOUT_MAX_OFFSET                                                         (569)
  #define RTL8390_SDS6_7_XSG0_FR29_CFG_TOUT_MAX_MASK                                                           (0x3F << RTL8390_SDS6_7_XSG0_FR29_CFG_TOUT_MAX_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FR29_CFG_STATE_TMR_OFFSET                                                        (565)
  #define RTL8390_SDS6_7_XSG0_FR29_CFG_STATE_TMR_MASK                                                          (0xF << RTL8390_SDS6_7_XSG0_FR29_CFG_STATE_TMR_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FR29_CFG_TEST_TMR_OFFSET                                                         (560)
  #define RTL8390_SDS6_7_XSG0_FR29_CFG_TEST_TMR_MASK                                                           (0x1F << RTL8390_SDS6_7_XSG0_FR29_CFG_TEST_TMR_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FR28_CFG_CONS1_MAX_OFFSET                                                        (556)
  #define RTL8390_SDS6_7_XSG0_FR28_CFG_CONS1_MAX_MASK                                                          (0xF << RTL8390_SDS6_7_XSG0_FR28_CFG_CONS1_MAX_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FR28_CFG_CONS0_MAX_OFFSET                                                        (552)
  #define RTL8390_SDS6_7_XSG0_FR28_CFG_CONS0_MAX_MASK                                                          (0xF << RTL8390_SDS6_7_XSG0_FR28_CFG_CONS0_MAX_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FR28_CFG_CNT_MIN_OFFSET                                                          (544)
  #define RTL8390_SDS6_7_XSG0_FR28_CFG_CNT_MIN_MASK                                                            (0xFF << RTL8390_SDS6_7_XSG0_FR28_CFG_CNT_MIN_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FR30_CFG_RG30X1512_OFFSET                                                        (524)
  #define RTL8390_SDS6_7_XSG0_FR30_CFG_RG30X1512_MASK                                                          (0xF << RTL8390_SDS6_7_XSG0_FR30_CFG_RG30X1512_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FR30_CFG_STATMR_LEVEL_OFFSET                                                     (523)
  #define RTL8390_SDS6_7_XSG0_FR30_CFG_STATMR_LEVEL_MASK                                                       (0x1 << RTL8390_SDS6_7_XSG0_FR30_CFG_STATMR_LEVEL_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FR30_CFG_CNTEN_OFFSET                                                            (522)
  #define RTL8390_SDS6_7_XSG0_FR30_CFG_CNTEN_MASK                                                              (0x1 << RTL8390_SDS6_7_XSG0_FR30_CFG_CNTEN_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FR30_CFG_CONSEN_OFFSET                                                           (521)
  #define RTL8390_SDS6_7_XSG0_FR30_CFG_CONSEN_MASK                                                             (0x1 << RTL8390_SDS6_7_XSG0_FR30_CFG_CONSEN_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FR30_CFG_STATMR_EN_OFFSET                                                        (520)
  #define RTL8390_SDS6_7_XSG0_FR30_CFG_STATMR_EN_MASK                                                          (0x1 << RTL8390_SDS6_7_XSG0_FR30_CFG_STATMR_EN_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FR30_CFG_LNK_ON_TMR_OFFSET                                                       (512)
  #define RTL8390_SDS6_7_XSG0_FR30_CFG_LNK_ON_TMR_MASK                                                         (0xFF << RTL8390_SDS6_7_XSG0_FR30_CFG_LNK_ON_TMR_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FRE1_CAPBILITY_OFFSET                                                            (502)
  #define RTL8390_SDS6_7_XSG0_FRE1_CAPBILITY_MASK                                                              (0x3FF << RTL8390_SDS6_7_XSG0_FRE1_CAPBILITY_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FRE1_AN_COMPLETE_OFFSET                                                          (501)
  #define RTL8390_SDS6_7_XSG0_FRE1_AN_COMPLETE_MASK                                                            (0x1 << RTL8390_SDS6_7_XSG0_FRE1_AN_COMPLETE_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FRE1_R_FAULT_OFFSET                                                              (500)
  #define RTL8390_SDS6_7_XSG0_FRE1_R_FAULT_MASK                                                                (0x1 << RTL8390_SDS6_7_XSG0_FRE1_R_FAULT_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FRE1_NWAY_ABILITY_OFFSET                                                         (499)
  #define RTL8390_SDS6_7_XSG0_FRE1_NWAY_ABILITY_MASK                                                           (0x1 << RTL8390_SDS6_7_XSG0_FRE1_NWAY_ABILITY_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FRE1_LINK_STATUS_OFFSET                                                          (498)
  #define RTL8390_SDS6_7_XSG0_FRE1_LINK_STATUS_MASK                                                            (0x1 << RTL8390_SDS6_7_XSG0_FRE1_LINK_STATUS_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FRE1_JABBER_DETECT_OFFSET                                                        (497)
  #define RTL8390_SDS6_7_XSG0_FRE1_JABBER_DETECT_MASK                                                          (0x1 << RTL8390_SDS6_7_XSG0_FRE1_JABBER_DETECT_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FRE1_EXTENDED_CAPBILITY_OFFSET                                                   (496)
  #define RTL8390_SDS6_7_XSG0_FRE1_EXTENDED_CAPBILITY_MASK                                                     (0x1 << RTL8390_SDS6_7_XSG0_FRE1_EXTENDED_CAPBILITY_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FRE0_CFG_FIB_RST_OFFSET                                                          (495)
  #define RTL8390_SDS6_7_XSG0_FRE0_CFG_FIB_RST_MASK                                                            (0x1 << RTL8390_SDS6_7_XSG0_FRE0_CFG_FIB_RST_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FRE0_CFG_FIB_LPK_OFFSET                                                          (494)
  #define RTL8390_SDS6_7_XSG0_FRE0_CFG_FIB_LPK_MASK                                                            (0x1 << RTL8390_SDS6_7_XSG0_FRE0_CFG_FIB_LPK_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FRE0_CFG_FIB_SPD_RD_00_OFFSET                                                    (493)
  #define RTL8390_SDS6_7_XSG0_FRE0_CFG_FIB_SPD_RD_00_MASK                                                      (0x1 << RTL8390_SDS6_7_XSG0_FRE0_CFG_FIB_SPD_RD_00_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FRE0_CFG_FIB_ANEN_OFFSET                                                         (492)
  #define RTL8390_SDS6_7_XSG0_FRE0_CFG_FIB_ANEN_MASK                                                           (0x1 << RTL8390_SDS6_7_XSG0_FRE0_CFG_FIB_ANEN_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FRE0_CFG_FIB_PDOWN_OFFSET                                                        (491)
  #define RTL8390_SDS6_7_XSG0_FRE0_CFG_FIB_PDOWN_MASK                                                          (0x1 << RTL8390_SDS6_7_XSG0_FRE0_CFG_FIB_PDOWN_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FRE0_CFG_FIB_ISO_OFFSET                                                          (490)
  #define RTL8390_SDS6_7_XSG0_FRE0_CFG_FIB_ISO_MASK                                                            (0x1 << RTL8390_SDS6_7_XSG0_FRE0_CFG_FIB_ISO_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FRE0_CFG_FIB_RESTART_OFFSET                                                      (489)
  #define RTL8390_SDS6_7_XSG0_FRE0_CFG_FIB_RESTART_MASK                                                        (0x1 << RTL8390_SDS6_7_XSG0_FRE0_CFG_FIB_RESTART_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FRE0_CFG_FIB_FULLDUP_OFFSET                                                      (488)
  #define RTL8390_SDS6_7_XSG0_FRE0_CFG_FIB_FULLDUP_MASK                                                        (0x1 << RTL8390_SDS6_7_XSG0_FRE0_CFG_FIB_FULLDUP_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FRE0_CFG_FIB_SPD_RD_01_OFFSET                                                    (486)
  #define RTL8390_SDS6_7_XSG0_FRE0_CFG_FIB_SPD_RD_01_MASK                                                      (0x1 << RTL8390_SDS6_7_XSG0_FRE0_CFG_FIB_SPD_RD_01_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FRE0_CFG_FIB_FRCTX_OFFSET                                                        (485)
  #define RTL8390_SDS6_7_XSG0_FRE0_CFG_FIB_FRCTX_MASK                                                          (0x1 << RTL8390_SDS6_7_XSG0_FRE0_CFG_FIB_FRCTX_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FRE3_REALTEK_OUI_0500_OFFSET                                                     (474)
  #define RTL8390_SDS6_7_XSG0_FRE3_REALTEK_OUI_0500_MASK                                                       (0x3F << RTL8390_SDS6_7_XSG0_FRE3_REALTEK_OUI_0500_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FRE3_MODEL_NO_0500_OFFSET                                                        (468)
  #define RTL8390_SDS6_7_XSG0_FRE3_MODEL_NO_0500_MASK                                                          (0x3F << RTL8390_SDS6_7_XSG0_FRE3_MODEL_NO_0500_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FRE3_REVISION_NO_0300_OFFSET                                                     (464)
  #define RTL8390_SDS6_7_XSG0_FRE3_REVISION_NO_0300_MASK                                                       (0xF << RTL8390_SDS6_7_XSG0_FRE3_REVISION_NO_0300_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FRE2_REALTEK_OUI_2106_OFFSET                                                     (448)
  #define RTL8390_SDS6_7_XSG0_FRE2_REALTEK_OUI_2106_MASK                                                       (0xFFFF << RTL8390_SDS6_7_XSG0_FRE2_REALTEK_OUI_2106_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FRE5_RX_CFG_REG_OFFSET                                                           (432)
  #define RTL8390_SDS6_7_XSG0_FRE5_RX_CFG_REG_MASK                                                             (0xFFFF << RTL8390_SDS6_7_XSG0_FRE5_RX_CFG_REG_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FRE4_TX_CFG_REG_OFFSET                                                           (416)
  #define RTL8390_SDS6_7_XSG0_FRE4_TX_CFG_REG_MASK                                                             (0xFFFF << RTL8390_SDS6_7_XSG0_FRE4_TX_CFG_REG_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FRE7_MR_NP_TX_OFFSET                                                             (400)
  #define RTL8390_SDS6_7_XSG0_FRE7_MR_NP_TX_MASK                                                               (0xFFFF << RTL8390_SDS6_7_XSG0_FRE7_MR_NP_TX_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FRE6_FIB_NP_EN_OFFSET                                                            (386)
  #define RTL8390_SDS6_7_XSG0_FRE6_FIB_NP_EN_MASK                                                              (0x1 << RTL8390_SDS6_7_XSG0_FRE6_FIB_NP_EN_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FRE6_RXPAGE_OFFSET                                                               (385)
  #define RTL8390_SDS6_7_XSG0_FRE6_RXPAGE_MASK                                                                 (0x1 << RTL8390_SDS6_7_XSG0_FRE6_RXPAGE_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FRE8_MR_NP_RX_OFFSET                                                             (352)
  #define RTL8390_SDS6_7_XSG0_FRE8_MR_NP_RX_MASK                                                               (0xFFFF << RTL8390_SDS6_7_XSG0_FRE8_MR_NP_RX_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FRE13_INDR_FUNC_OFFSET                                                           (318)
  #define RTL8390_SDS6_7_XSG0_FRE13_INDR_FUNC_MASK                                                             (0x3 << RTL8390_SDS6_7_XSG0_FRE13_INDR_FUNC_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FRE13_DUMMY_REG13_1305_OFFSET                                                    (309)
  #define RTL8390_SDS6_7_XSG0_FRE13_DUMMY_REG13_1305_MASK                                                      (0x1FF << RTL8390_SDS6_7_XSG0_FRE13_DUMMY_REG13_1305_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FRE13_INDR_DEVAD_OFFSET                                                          (304)
  #define RTL8390_SDS6_7_XSG0_FRE13_INDR_DEVAD_MASK                                                            (0x1F << RTL8390_SDS6_7_XSG0_FRE13_INDR_DEVAD_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FRE14_MMDRDBUS_OFFSET                                                            (256)
  #define RTL8390_SDS6_7_XSG0_FRE14_MMDRDBUS_MASK                                                              (0xFFFF << RTL8390_SDS6_7_XSG0_FRE14_MMDRDBUS_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FRE17_DUMMY_REG17_1505_OFFSET                                                    (245)
  #define RTL8390_SDS6_7_XSG0_FRE17_DUMMY_REG17_1505_MASK                                                      (0x7FF << RTL8390_SDS6_7_XSG0_FRE17_DUMMY_REG17_1505_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FRE17_EEE_RSG_FIB100_OFFSET                                                      (244)
  #define RTL8390_SDS6_7_XSG0_FRE17_EEE_RSG_FIB100_MASK                                                        (0x1 << RTL8390_SDS6_7_XSG0_FRE17_EEE_RSG_FIB100_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FRE17_EEE_STD_FIB100_OFFSET                                                      (243)
  #define RTL8390_SDS6_7_XSG0_FRE17_EEE_STD_FIB100_MASK                                                        (0x1 << RTL8390_SDS6_7_XSG0_FRE17_EEE_STD_FIB100_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FRE17_C1_PWRSAV_EN_FIB100_OFFSET                                                 (242)
  #define RTL8390_SDS6_7_XSG0_FRE17_C1_PWRSAV_EN_FIB100_MASK                                                   (0x1 << RTL8390_SDS6_7_XSG0_FRE17_C1_PWRSAV_EN_FIB100_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FRE17_C2_PWRSAV_EN_FIB100_OFFSET                                                 (241)
  #define RTL8390_SDS6_7_XSG0_FRE17_C2_PWRSAV_EN_FIB100_MASK                                                   (0x1 << RTL8390_SDS6_7_XSG0_FRE17_C2_PWRSAV_EN_FIB100_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FRE17_EEE_QUIET_FIB100_OFFSET                                                    (240)
  #define RTL8390_SDS6_7_XSG0_FRE17_EEE_QUIET_FIB100_MASK                                                      (0x1 << RTL8390_SDS6_7_XSG0_FRE17_EEE_QUIET_FIB100_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FRE16_DUMMY_REG16_15_OFFSET                                                      (239)
  #define RTL8390_SDS6_7_XSG0_FRE16_DUMMY_REG16_15_MASK                                                        (0x1 << RTL8390_SDS6_7_XSG0_FRE16_DUMMY_REG16_15_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FRE16_EEE_RSG_FIB1G_OFFSET                                                       (238)
  #define RTL8390_SDS6_7_XSG0_FRE16_EEE_RSG_FIB1G_MASK                                                         (0x1 << RTL8390_SDS6_7_XSG0_FRE16_EEE_RSG_FIB1G_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FRE16_EEE_STD_FIB1G_OFFSET                                                       (237)
  #define RTL8390_SDS6_7_XSG0_FRE16_EEE_STD_FIB1G_MASK                                                         (0x1 << RTL8390_SDS6_7_XSG0_FRE16_EEE_STD_FIB1G_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FRE16_C1_PWRSAV_EN_FIB1G_OFFSET                                                  (236)
  #define RTL8390_SDS6_7_XSG0_FRE16_C1_PWRSAV_EN_FIB1G_MASK                                                    (0x1 << RTL8390_SDS6_7_XSG0_FRE16_C1_PWRSAV_EN_FIB1G_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FRE16_C2_PWRSAV_EN_FIB1G_OFFSET                                                  (235)
  #define RTL8390_SDS6_7_XSG0_FRE16_C2_PWRSAV_EN_FIB1G_MASK                                                    (0x1 << RTL8390_SDS6_7_XSG0_FRE16_C2_PWRSAV_EN_FIB1G_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FRE16_EEE_QUIET_FIB1G_OFFSET                                                     (234)
  #define RTL8390_SDS6_7_XSG0_FRE16_EEE_QUIET_FIB1G_MASK                                                       (0x1 << RTL8390_SDS6_7_XSG0_FRE16_EEE_QUIET_FIB1G_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FRE16_EEE_RSG_QSGP_OFFSET                                                        (233)
  #define RTL8390_SDS6_7_XSG0_FRE16_EEE_RSG_QSGP_MASK                                                          (0x1 << RTL8390_SDS6_7_XSG0_FRE16_EEE_RSG_QSGP_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FRE16_EEE_STD_QSGP_OFFSET                                                        (232)
  #define RTL8390_SDS6_7_XSG0_FRE16_EEE_STD_QSGP_MASK                                                          (0x1 << RTL8390_SDS6_7_XSG0_FRE16_EEE_STD_QSGP_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FRE16_C1_PWRSAV_EN_QSGP_OFFSET                                                   (231)
  #define RTL8390_SDS6_7_XSG0_FRE16_C1_PWRSAV_EN_QSGP_MASK                                                     (0x1 << RTL8390_SDS6_7_XSG0_FRE16_C1_PWRSAV_EN_QSGP_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FRE16_C2_PWRSAV_EN_QSGP_OFFSET                                                   (230)
  #define RTL8390_SDS6_7_XSG0_FRE16_C2_PWRSAV_EN_QSGP_MASK                                                     (0x1 << RTL8390_SDS6_7_XSG0_FRE16_C2_PWRSAV_EN_QSGP_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FRE16_EEE_QUIET_QSGP_OFFSET                                                      (229)
  #define RTL8390_SDS6_7_XSG0_FRE16_EEE_QUIET_QSGP_MASK                                                        (0x1 << RTL8390_SDS6_7_XSG0_FRE16_EEE_QUIET_QSGP_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FRE16_EEE_RSG_RSGP_OFFSET                                                        (228)
  #define RTL8390_SDS6_7_XSG0_FRE16_EEE_RSG_RSGP_MASK                                                          (0x1 << RTL8390_SDS6_7_XSG0_FRE16_EEE_RSG_RSGP_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FRE16_EEE_STD_RSGP_OFFSET                                                        (227)
  #define RTL8390_SDS6_7_XSG0_FRE16_EEE_STD_RSGP_MASK                                                          (0x1 << RTL8390_SDS6_7_XSG0_FRE16_EEE_STD_RSGP_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FRE16_C1_PWRSAV_EN_RSGP_OFFSET                                                   (226)
  #define RTL8390_SDS6_7_XSG0_FRE16_C1_PWRSAV_EN_RSGP_MASK                                                     (0x1 << RTL8390_SDS6_7_XSG0_FRE16_C1_PWRSAV_EN_RSGP_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FRE16_C2_PWRSAV_EN_RSGP_OFFSET                                                   (225)
  #define RTL8390_SDS6_7_XSG0_FRE16_C2_PWRSAV_EN_RSGP_MASK                                                     (0x1 << RTL8390_SDS6_7_XSG0_FRE16_C2_PWRSAV_EN_RSGP_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FRE16_EEE_QUIET_RSGP_OFFSET                                                      (224)
  #define RTL8390_SDS6_7_XSG0_FRE16_EEE_QUIET_RSGP_MASK                                                        (0x1 << RTL8390_SDS6_7_XSG0_FRE16_EEE_QUIET_RSGP_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FRE19_CFG_TX_MODE_OFFSET                                                         (222)
  #define RTL8390_SDS6_7_XSG0_FRE19_CFG_TX_MODE_MASK                                                           (0x3 << RTL8390_SDS6_7_XSG0_FRE19_CFG_TX_MODE_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FRE19_DET_IDLE32_DIS_OFFSET                                                      (221)
  #define RTL8390_SDS6_7_XSG0_FRE19_DET_IDLE32_DIS_MASK                                                        (0x1 << RTL8390_SDS6_7_XSG0_FRE19_DET_IDLE32_DIS_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FRE19_DET_CG_DIS_OFFSET                                                          (220)
  #define RTL8390_SDS6_7_XSG0_FRE19_DET_CG_DIS_MASK                                                            (0x1 << RTL8390_SDS6_7_XSG0_FRE19_DET_CG_DIS_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FRE19_CFG_LINK_OK_SEL_OFFSET                                                     (219)
  #define RTL8390_SDS6_7_XSG0_FRE19_CFG_LINK_OK_SEL_MASK                                                       (0x1 << RTL8390_SDS6_7_XSG0_FRE19_CFG_LINK_OK_SEL_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FRE19_RX_TS_TIMER_OFFSET                                                         (217)
  #define RTL8390_SDS6_7_XSG0_FRE19_RX_TS_TIMER_MASK                                                           (0x3 << RTL8390_SDS6_7_XSG0_FRE19_RX_TS_TIMER_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FRE19_RX_WF_TIMER_OFFSET                                                         (214)
  #define RTL8390_SDS6_7_XSG0_FRE19_RX_WF_TIMER_MASK                                                           (0x7 << RTL8390_SDS6_7_XSG0_FRE19_RX_WF_TIMER_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FRE19_RX_TW_TIMER_OFFSET                                                         (211)
  #define RTL8390_SDS6_7_XSG0_FRE19_RX_TW_TIMER_MASK                                                           (0x7 << RTL8390_SDS6_7_XSG0_FRE19_RX_TW_TIMER_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FRE19_RX_TQ_TIMER_OFFSET                                                         (208)
  #define RTL8390_SDS6_7_XSG0_FRE19_RX_TQ_TIMER_MASK                                                           (0x7 << RTL8390_SDS6_7_XSG0_FRE19_RX_TQ_TIMER_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FRE18_DUMMY_REG18_1509_OFFSET                                                    (201)
  #define RTL8390_SDS6_7_XSG0_FRE18_DUMMY_REG18_1509_MASK                                                      (0x7F << RTL8390_SDS6_7_XSG0_FRE18_DUMMY_REG18_1509_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FRE18_TX_TR_TIMER_OFFSET                                                         (198)
  #define RTL8390_SDS6_7_XSG0_FRE18_TX_TR_TIMER_MASK                                                           (0x7 << RTL8390_SDS6_7_XSG0_FRE18_TX_TR_TIMER_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FRE18_TX_TQ_TIMER_OFFSET                                                         (195)
  #define RTL8390_SDS6_7_XSG0_FRE18_TX_TQ_TIMER_MASK                                                           (0x7 << RTL8390_SDS6_7_XSG0_FRE18_TX_TQ_TIMER_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FRE18_TX_TS_TIMER_OFFSET                                                         (192)
  #define RTL8390_SDS6_7_XSG0_FRE18_TX_TS_TIMER_MASK                                                           (0x7 << RTL8390_SDS6_7_XSG0_FRE18_TX_TS_TIMER_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FRE21_DUMMY_REG21_1513_OFFSET                                                    (189)
  #define RTL8390_SDS6_7_XSG0_FRE21_DUMMY_REG21_1513_MASK                                                      (0x7 << RTL8390_SDS6_7_XSG0_FRE21_DUMMY_REG21_1513_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FRE21_DUMMY_REG21_1204_OFFSET                                                    (180)
  #define RTL8390_SDS6_7_XSG0_FRE21_DUMMY_REG21_1204_MASK                                                      (0x1FF << RTL8390_SDS6_7_XSG0_FRE21_DUMMY_REG21_1204_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FRE21_DUMMY_REG21_0300_OFFSET                                                    (176)
  #define RTL8390_SDS6_7_XSG0_FRE21_DUMMY_REG21_0300_MASK                                                      (0xF << RTL8390_SDS6_7_XSG0_FRE21_DUMMY_REG21_0300_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FRE20_CFG_SFD_SEL_OFFSET                                                         (175)
  #define RTL8390_SDS6_7_XSG0_FRE20_CFG_SFD_SEL_MASK                                                           (0x1 << RTL8390_SDS6_7_XSG0_FRE20_CFG_SFD_SEL_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FRE20_CFG_IDLE_SEL_OFFSET                                                        (174)
  #define RTL8390_SDS6_7_XSG0_FRE20_CFG_IDLE_SEL_MASK                                                          (0x1 << RTL8390_SDS6_7_XSG0_FRE20_CFG_IDLE_SEL_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FRE20_CFG_CG_SEL_OFFSET                                                          (173)
  #define RTL8390_SDS6_7_XSG0_FRE20_CFG_CG_SEL_MASK                                                            (0x1 << RTL8390_SDS6_7_XSG0_FRE20_CFG_CG_SEL_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FRE20_CFG_IDLE32_CNT_OFFSET                                                      (168)
  #define RTL8390_SDS6_7_XSG0_FRE20_CFG_IDLE32_CNT_MASK                                                        (0x1F << RTL8390_SDS6_7_XSG0_FRE20_CFG_IDLE32_CNT_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FRE20_CFG_IDLE_CNT_OFFSET                                                        (164)
  #define RTL8390_SDS6_7_XSG0_FRE20_CFG_IDLE_CNT_MASK                                                          (0xF << RTL8390_SDS6_7_XSG0_FRE20_CFG_IDLE_CNT_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FRE20_CFG_CG_CNT_OFFSET                                                          (160)
  #define RTL8390_SDS6_7_XSG0_FRE20_CFG_CG_CNT_MASK                                                            (0xF << RTL8390_SDS6_7_XSG0_FRE20_CFG_CG_CNT_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FRE23_DUMMY_REG23_1508_OFFSET                                                    (152)
  #define RTL8390_SDS6_7_XSG0_FRE23_DUMMY_REG23_1508_MASK                                                      (0xFF << RTL8390_SDS6_7_XSG0_FRE23_DUMMY_REG23_1508_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FRE23_CFG_SILENT_PROB_SEL_OFFSET                                                 (148)
  #define RTL8390_SDS6_7_XSG0_FRE23_CFG_SILENT_PROB_SEL_MASK                                                   (0xF << RTL8390_SDS6_7_XSG0_FRE23_CFG_SILENT_PROB_SEL_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FRE23_CFG_LINK_SEL_OFFSET                                                        (147)
  #define RTL8390_SDS6_7_XSG0_FRE23_CFG_LINK_SEL_MASK                                                          (0x1 << RTL8390_SDS6_7_XSG0_FRE23_CFG_LINK_SEL_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FRE23_DUMMY_REG23_0200_OFFSET                                                    (144)
  #define RTL8390_SDS6_7_XSG0_FRE23_DUMMY_REG23_0200_MASK                                                      (0x7 << RTL8390_SDS6_7_XSG0_FRE23_DUMMY_REG23_0200_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FRE22_CFG_EPON_INTEN_OFFSET                                                      (143)
  #define RTL8390_SDS6_7_XSG0_FRE22_CFG_EPON_INTEN_MASK                                                        (0x1 << RTL8390_SDS6_7_XSG0_FRE22_CFG_EPON_INTEN_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FRE22_CFG_LINK_INTEN_OFFSET                                                      (142)
  #define RTL8390_SDS6_7_XSG0_FRE22_CFG_LINK_INTEN_MASK                                                        (0x1 << RTL8390_SDS6_7_XSG0_FRE22_CFG_LINK_INTEN_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FRE22_DUMMY_REG22_1302_OFFSET                                                    (130)
  #define RTL8390_SDS6_7_XSG0_FRE22_DUMMY_REG22_1302_MASK                                                      (0xFFF << RTL8390_SDS6_7_XSG0_FRE22_DUMMY_REG22_1302_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FRE22_DET_EPON_INT_OFFSET                                                        (129)
  #define RTL8390_SDS6_7_XSG0_FRE22_DET_EPON_INT_MASK                                                          (0x1 << RTL8390_SDS6_7_XSG0_FRE22_DET_EPON_INT_OFFSET)
  #define RTL8390_SDS6_7_XSG0_FRE22_SDS_LINK_INT_OFFSET                                                        (128)
  #define RTL8390_SDS6_7_XSG0_FRE22_SDS_LINK_INT_MASK                                                          (0x1 << RTL8390_SDS6_7_XSG0_FRE22_SDS_LINK_INT_OFFSET)

#define RTL8390_SDS6_7_XSG1_ADDR                                                                               (0xAD00)
  #define RTL8390_SDS6_7_XSG1_SR1_CFG_PTR_ERR_EN_OFFSET                                                        (2047)
  #define RTL8390_SDS6_7_XSG1_SR1_CFG_PTR_ERR_EN_MASK                                                          (0x1 << RTL8390_SDS6_7_XSG1_SR1_CFG_PTR_ERR_EN_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR1_CFG_AUTO_10BIT_OFFSET                                                        (2046)
  #define RTL8390_SDS6_7_XSG1_SR1_CFG_AUTO_10BIT_MASK                                                          (0x1 << RTL8390_SDS6_7_XSG1_SR1_CFG_AUTO_10BIT_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR1_CFG_FULL_ACK2_OFFSET                                                         (2045)
  #define RTL8390_SDS6_7_XSG1_SR1_CFG_FULL_ACK2_MASK                                                           (0x1 << RTL8390_SDS6_7_XSG1_SR1_CFG_FULL_ACK2_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR1_CFG_NXP_EN_OFFSET                                                            (2044)
  #define RTL8390_SDS6_7_XSG1_SR1_CFG_NXP_EN_MASK                                                              (0x1 << RTL8390_SDS6_7_XSG1_SR1_CFG_NXP_EN_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR1_SDS_FRC_RX_OFFSET                                                            (2040)
  #define RTL8390_SDS6_7_XSG1_SR1_SDS_FRC_RX_MASK                                                              (0xF << RTL8390_SDS6_7_XSG1_SR1_SDS_FRC_RX_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR1_CFG_HSG_RTIG_OFFSET                                                          (2039)
  #define RTL8390_SDS6_7_XSG1_SR1_CFG_HSG_RTIG_MASK                                                            (0x1 << RTL8390_SDS6_7_XSG1_SR1_CFG_HSG_RTIG_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR1_CFG_XSG_OFFSET                                                               (2038)
  #define RTL8390_SDS6_7_XSG1_SR1_CFG_XSG_MASK                                                                 (0x1 << RTL8390_SDS6_7_XSG1_SR1_CFG_XSG_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR1_CFG_RG1X54_OFFSET                                                            (2036)
  #define RTL8390_SDS6_7_XSG1_SR1_CFG_RG1X54_MASK                                                              (0x3 << RTL8390_SDS6_7_XSG1_SR1_CFG_RG1X54_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR1_SDS_FRC_TX_OFFSET                                                            (2032)
  #define RTL8390_SDS6_7_XSG1_SR1_SDS_FRC_TX_MASK                                                              (0xF << RTL8390_SDS6_7_XSG1_SR1_SDS_FRC_TX_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR0_DIS_RENWAY_OFFSET                                                            (2031)
  #define RTL8390_SDS6_7_XSG1_SR0_DIS_RENWAY_MASK                                                              (0x1 << RTL8390_SDS6_7_XSG1_SR0_DIS_RENWAY_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR0_BYP_8B10B_OFFSET                                                             (2030)
  #define RTL8390_SDS6_7_XSG1_SR0_BYP_8B10B_MASK                                                               (0x1 << RTL8390_SDS6_7_XSG1_SR0_BYP_8B10B_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR0_CDET_OFFSET                                                                  (2028)
  #define RTL8390_SDS6_7_XSG1_SR0_CDET_MASK                                                                    (0x3 << RTL8390_SDS6_7_XSG1_SR0_CDET_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR0_DIS_TMR_CMA_OFFSET                                                           (2027)
  #define RTL8390_SDS6_7_XSG1_SR0_DIS_TMR_CMA_MASK                                                             (0x1 << RTL8390_SDS6_7_XSG1_SR0_DIS_TMR_CMA_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR0_DIS_APX_OFFSET                                                               (2026)
  #define RTL8390_SDS6_7_XSG1_SR0_DIS_APX_MASK                                                                 (0x1 << RTL8390_SDS6_7_XSG1_SR0_DIS_APX_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR0_INV_HSI_OFFSET                                                               (2025)
  #define RTL8390_SDS6_7_XSG1_SR0_INV_HSI_MASK                                                                 (0x1 << RTL8390_SDS6_7_XSG1_SR0_INV_HSI_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR0_INV_HSO_OFFSET                                                               (2024)
  #define RTL8390_SDS6_7_XSG1_SR0_INV_HSO_MASK                                                                 (0x1 << RTL8390_SDS6_7_XSG1_SR0_INV_HSO_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR0_SDS_SDET_DEG_OFFSET                                                          (2022)
  #define RTL8390_SDS6_7_XSG1_SR0_SDS_SDET_DEG_MASK                                                            (0x3 << RTL8390_SDS6_7_XSG1_SR0_SDS_SDET_DEG_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR0_CODEC_LPK_OFFSET                                                             (2021)
  #define RTL8390_SDS6_7_XSG1_SR0_CODEC_LPK_MASK                                                               (0x1 << RTL8390_SDS6_7_XSG1_SR0_CODEC_LPK_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR0_AFE_LPK_OFFSET                                                               (2020)
  #define RTL8390_SDS6_7_XSG1_SR0_AFE_LPK_MASK                                                                 (0x1 << RTL8390_SDS6_7_XSG1_SR0_AFE_LPK_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR0_REMOTE_LPK_OFFSET                                                            (2019)
  #define RTL8390_SDS6_7_XSG1_SR0_REMOTE_LPK_MASK                                                              (0x1 << RTL8390_SDS6_7_XSG1_SR0_REMOTE_LPK_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR0_SDS_TX_DOWN_OFFSET                                                           (2018)
  #define RTL8390_SDS6_7_XSG1_SR0_SDS_TX_DOWN_MASK                                                             (0x1 << RTL8390_SDS6_7_XSG1_SR0_SDS_TX_DOWN_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR0_SDS_EN_RX_OFFSET                                                             (2017)
  #define RTL8390_SDS6_7_XSG1_SR0_SDS_EN_RX_MASK                                                               (0x1 << RTL8390_SDS6_7_XSG1_SR0_SDS_EN_RX_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR0_SDS_EN_TX_OFFSET                                                             (2016)
  #define RTL8390_SDS6_7_XSG1_SR0_SDS_EN_TX_MASK                                                               (0x1 << RTL8390_SDS6_7_XSG1_SR0_SDS_EN_TX_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR3_WR_SOFT_RSTB_OFFSET                                                          (2015)
  #define RTL8390_SDS6_7_XSG1_SR3_WR_SOFT_RSTB_MASK                                                            (0x1 << RTL8390_SDS6_7_XSG1_SR3_WR_SOFT_RSTB_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR3_USE_25M_CLK_OFFSET                                                           (2014)
  #define RTL8390_SDS6_7_XSG1_SR3_USE_25M_CLK_MASK                                                             (0x1 << RTL8390_SDS6_7_XSG1_SR3_USE_25M_CLK_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR3_MARK_CARR_EXT_OFFSET                                                         (2013)
  #define RTL8390_SDS6_7_XSG1_SR3_MARK_CARR_EXT_MASK                                                           (0x1 << RTL8390_SDS6_7_XSG1_SR3_MARK_CARR_EXT_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR3_SEL_DEG_OFFSET                                                               (2012)
  #define RTL8390_SDS6_7_XSG1_SR3_SEL_DEG_MASK                                                                 (0x1 << RTL8390_SDS6_7_XSG1_SR3_SEL_DEG_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR3_REG_CALIB_OK_CNT_OFFSET                                                      (2008)
  #define RTL8390_SDS6_7_XSG1_SR3_REG_CALIB_OK_CNT_MASK                                                        (0xF << RTL8390_SDS6_7_XSG1_SR3_REG_CALIB_OK_CNT_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR3_EXT_PWR_CTL_OFFSET                                                           (2007)
  #define RTL8390_SDS6_7_XSG1_SR3_EXT_PWR_CTL_MASK                                                             (0x1 << RTL8390_SDS6_7_XSG1_SR3_EXT_PWR_CTL_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR3_SOFT_RST_OFFSET                                                              (2006)
  #define RTL8390_SDS6_7_XSG1_SR3_SOFT_RST_MASK                                                                (0x1 << RTL8390_SDS6_7_XSG1_SR3_SOFT_RST_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR3_CLR_SOFT_RSTB_OFFSET                                                         (2005)
  #define RTL8390_SDS6_7_XSG1_SR3_CLR_SOFT_RSTB_MASK                                                           (0x1 << RTL8390_SDS6_7_XSG1_SR3_CLR_SOFT_RSTB_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR3_CMA_RQ_OFFSET                                                                (2000)
  #define RTL8390_SDS6_7_XSG1_SR3_CMA_RQ_MASK                                                                  (0x1F << RTL8390_SDS6_7_XSG1_SR3_CMA_RQ_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR2_FRC_PREAMBLE_OFFSET                                                          (1998)
  #define RTL8390_SDS6_7_XSG1_SR2_FRC_PREAMBLE_MASK                                                            (0x3 << RTL8390_SDS6_7_XSG1_SR2_FRC_PREAMBLE_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR2_FRC_IPG_OFFSET                                                               (1996)
  #define RTL8390_SDS6_7_XSG1_SR2_FRC_IPG_MASK                                                                 (0x3 << RTL8390_SDS6_7_XSG1_SR2_FRC_IPG_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR2_FRC_CGGOOD_OFFSET                                                            (1994)
  #define RTL8390_SDS6_7_XSG1_SR2_FRC_CGGOOD_MASK                                                              (0x3 << RTL8390_SDS6_7_XSG1_SR2_FRC_CGGOOD_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR2_SDS_FRC_AN_OFFSET                                                            (1992)
  #define RTL8390_SDS6_7_XSG1_SR2_SDS_FRC_AN_MASK                                                              (0x3 << RTL8390_SDS6_7_XSG1_SR2_SDS_FRC_AN_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR2_CFG_INS_IPG_MDY_OFFSET                                                       (1991)
  #define RTL8390_SDS6_7_XSG1_SR2_CFG_INS_IPG_MDY_MASK                                                         (0x1 << RTL8390_SDS6_7_XSG1_SR2_CFG_INS_IPG_MDY_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR2_CFG_RDS_CMA_DET_OFFSET                                                       (1990)
  #define RTL8390_SDS6_7_XSG1_SR2_CFG_RDS_CMA_DET_MASK                                                         (0x1 << RTL8390_SDS6_7_XSG1_SR2_CFG_RDS_CMA_DET_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR2_CFG_SEL_TMR_LIM_OFFSET                                                       (1988)
  #define RTL8390_SDS6_7_XSG1_SR2_CFG_SEL_TMR_LIM_MASK                                                         (0x3 << RTL8390_SDS6_7_XSG1_SR2_CFG_SEL_TMR_LIM_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR2_SDS_RESTART_AN_OFFSET                                                        (1984)
  #define RTL8390_SDS6_7_XSG1_SR2_SDS_RESTART_AN_MASK                                                          (0xF << RTL8390_SDS6_7_XSG1_SR2_SDS_RESTART_AN_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR5_LPI_TRANSMIT_STYLE_OFFSET                                                    (1983)
  #define RTL8390_SDS6_7_XSG1_SR5_LPI_TRANSMIT_STYLE_MASK                                                      (0x1 << RTL8390_SDS6_7_XSG1_SR5_LPI_TRANSMIT_STYLE_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR5_PWRSV_INB_PERIOD_OFFSET                                                      (1980)
  #define RTL8390_SDS6_7_XSG1_SR5_PWRSV_INB_PERIOD_MASK                                                        (0x7 << RTL8390_SDS6_7_XSG1_SR5_PWRSV_INB_PERIOD_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR5_PWRSV_WAKEUP_C2_OFFSET                                                       (1979)
  #define RTL8390_SDS6_7_XSG1_SR5_PWRSV_WAKEUP_C2_MASK                                                         (0x1 << RTL8390_SDS6_7_XSG1_SR5_PWRSV_WAKEUP_C2_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR5_PWRSV_WAKEUP_C1_OFFSET                                                       (1978)
  #define RTL8390_SDS6_7_XSG1_SR5_PWRSV_WAKEUP_C1_MASK                                                         (0x1 << RTL8390_SDS6_7_XSG1_SR5_PWRSV_WAKEUP_C1_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR5_CFG_MARK_CARR_EXT_ERR_OFFSET                                                 (1977)
  #define RTL8390_SDS6_7_XSG1_SR5_CFG_MARK_CARR_EXT_ERR_MASK                                                   (0x1 << RTL8390_SDS6_7_XSG1_SR5_CFG_MARK_CARR_EXT_ERR_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR5_REG_PCSREQ_POS_OFFSET                                                        (1976)
  #define RTL8390_SDS6_7_XSG1_SR5_REG_PCSREQ_POS_MASK                                                          (0x1 << RTL8390_SDS6_7_XSG1_SR5_REG_PCSREQ_POS_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR5_CFG_INBTOUT_LEVEL_OFFSET                                                     (1975)
  #define RTL8390_SDS6_7_XSG1_SR5_CFG_INBTOUT_LEVEL_MASK                                                       (0x1 << RTL8390_SDS6_7_XSG1_SR5_CFG_INBTOUT_LEVEL_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR5_CFG_SUDINB_OFFSET                                                            (1974)
  #define RTL8390_SDS6_7_XSG1_SR5_CFG_SUDINB_MASK                                                              (0x1 << RTL8390_SDS6_7_XSG1_SR5_CFG_SUDINB_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR5_CFG_PCSRDABT_LD_OFFSET                                                       (1973)
  #define RTL8390_SDS6_7_XSG1_SR5_CFG_PCSRDABT_LD_MASK                                                         (0x1 << RTL8390_SDS6_7_XSG1_SR5_CFG_PCSRDABT_LD_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR5_CFG_AN_UZ_OFFSET                                                             (1972)
  #define RTL8390_SDS6_7_XSG1_SR5_CFG_AN_UZ_MASK                                                               (0x1 << RTL8390_SDS6_7_XSG1_SR5_CFG_AN_UZ_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR5_CFG_INBAND_EN_OFFSET                                                         (1968)
  #define RTL8390_SDS6_7_XSG1_SR5_CFG_INBAND_EN_MASK                                                           (0xF << RTL8390_SDS6_7_XSG1_SR5_CFG_INBAND_EN_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR4_CFG_FRC_SDS_MODE_OFFSET                                                      (1965)
  #define RTL8390_SDS6_7_XSG1_SR4_CFG_FRC_SDS_MODE_MASK                                                        (0x7 << RTL8390_SDS6_7_XSG1_SR4_CFG_FRC_SDS_MODE_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR4_CFG_FRC_SDS_MODE_EN_OFFSET                                                   (1964)
  #define RTL8390_SDS6_7_XSG1_SR4_CFG_FRC_SDS_MODE_EN_MASK                                                     (0x1 << RTL8390_SDS6_7_XSG1_SR4_CFG_FRC_SDS_MODE_EN_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR4_CFG_UPD_RXD_OFFSET                                                           (1960)
  #define RTL8390_SDS6_7_XSG1_SR4_CFG_UPD_RXD_MASK                                                             (0xF << RTL8390_SDS6_7_XSG1_SR4_CFG_UPD_RXD_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR4_CFG_UPD_TXD_OFFSET                                                           (1956)
  #define RTL8390_SDS6_7_XSG1_SR4_CFG_UPD_TXD_MASK                                                             (0xF << RTL8390_SDS6_7_XSG1_SR4_CFG_UPD_TXD_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR4_CFG_UPD_RXD_DYN_OFFSET                                                       (1955)
  #define RTL8390_SDS6_7_XSG1_SR4_CFG_UPD_RXD_DYN_MASK                                                         (0x1 << RTL8390_SDS6_7_XSG1_SR4_CFG_UPD_RXD_DYN_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR4_CFG_EN_LINK_FIB1G_OFFSET                                                     (1954)
  #define RTL8390_SDS6_7_XSG1_SR4_CFG_EN_LINK_FIB1G_MASK                                                       (0x1 << RTL8390_SDS6_7_XSG1_SR4_CFG_EN_LINK_FIB1G_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR4_CFG_EN_LINK_SGM_OFFSET                                                       (1953)
  #define RTL8390_SDS6_7_XSG1_SR4_CFG_EN_LINK_SGM_MASK                                                         (0x1 << RTL8390_SDS6_7_XSG1_SR4_CFG_EN_LINK_SGM_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR4_CFG_SGM_CK_SEL_OFFSET                                                        (1952)
  #define RTL8390_SDS6_7_XSG1_SR4_CFG_SGM_CK_SEL_MASK                                                          (0x1 << RTL8390_SDS6_7_XSG1_SR4_CFG_SGM_CK_SEL_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR7_CFG_8B10B_NO_CREXT_OFFSET                                                    (1951)
  #define RTL8390_SDS6_7_XSG1_SR7_CFG_8B10B_NO_CREXT_MASK                                                      (0x1 << RTL8390_SDS6_7_XSG1_SR7_CFG_8B10B_NO_CREXT_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR7_CFG_NEG_CLKWR_A2D_OFFSET                                                     (1950)
  #define RTL8390_SDS6_7_XSG1_SR7_CFG_NEG_CLKWR_A2D_MASK                                                       (0x1 << RTL8390_SDS6_7_XSG1_SR7_CFG_NEG_CLKWR_A2D_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR7_CFG_MIIXF_TS1K_OFFSET                                                        (1949)
  #define RTL8390_SDS6_7_XSG1_SR7_CFG_MIIXF_TS1K_MASK                                                          (0x1 << RTL8390_SDS6_7_XSG1_SR7_CFG_MIIXF_TS1K_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR7_CFG_DLY_PRE8_OFFSET                                                          (1948)
  #define RTL8390_SDS6_7_XSG1_SR7_CFG_DLY_PRE8_MASK                                                            (0x1 << RTL8390_SDS6_7_XSG1_SR7_CFG_DLY_PRE8_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR7_CFG_GRXD_SEL_OFFSET                                                          (1947)
  #define RTL8390_SDS6_7_XSG1_SR7_CFG_GRXD_SEL_MASK                                                            (0x1 << RTL8390_SDS6_7_XSG1_SR7_CFG_GRXD_SEL_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR7_CFG_LPI_CMD_MII_OFFSET                                                       (1946)
  #define RTL8390_SDS6_7_XSG1_SR7_CFG_LPI_CMD_MII_MASK                                                         (0x1 << RTL8390_SDS6_7_XSG1_SR7_CFG_LPI_CMD_MII_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR7_CFG_MARK_RXSCR_ERR_OFFSET                                                    (1945)
  #define RTL8390_SDS6_7_XSG1_SR7_CFG_MARK_RXSCR_ERR_MASK                                                      (0x1 << RTL8390_SDS6_7_XSG1_SR7_CFG_MARK_RXSCR_ERR_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR7_CFG_MARK_TXSCR_ERR_OFFSET                                                    (1944)
  #define RTL8390_SDS6_7_XSG1_SR7_CFG_MARK_TXSCR_ERR_MASK                                                      (0x1 << RTL8390_SDS6_7_XSG1_SR7_CFG_MARK_TXSCR_ERR_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR7_BYP_START_OFFSET                                                             (1940)
  #define RTL8390_SDS6_7_XSG1_SR7_BYP_START_MASK                                                               (0xF << RTL8390_SDS6_7_XSG1_SR7_BYP_START_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR7_BYP_END_OFFSET                                                               (1936)
  #define RTL8390_SDS6_7_XSG1_SR7_BYP_END_MASK                                                                 (0xF << RTL8390_SDS6_7_XSG1_SR7_BYP_END_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR6_CFG_NO_GIGA_SCM_OFFSET                                                       (1935)
  #define RTL8390_SDS6_7_XSG1_SR6_CFG_NO_GIGA_SCM_MASK                                                         (0x1 << RTL8390_SDS6_7_XSG1_SR6_CFG_NO_GIGA_SCM_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR6_CFG_RE_SYNC_STYLE_OFFSET                                                     (1934)
  #define RTL8390_SDS6_7_XSG1_SR6_CFG_RE_SYNC_STYLE_MASK                                                       (0x1 << RTL8390_SDS6_7_XSG1_SR6_CFG_RE_SYNC_STYLE_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR6_CFG_SYNC_GAT_OFFSET                                                          (1933)
  #define RTL8390_SDS6_7_XSG1_SR6_CFG_SYNC_GAT_MASK                                                            (0x1 << RTL8390_SDS6_7_XSG1_SR6_CFG_SYNC_GAT_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR6_CFG_BYPSCR_XSG_OFFSET                                                        (1932)
  #define RTL8390_SDS6_7_XSG1_SR6_CFG_BYPSCR_XSG_MASK                                                          (0x1 << RTL8390_SDS6_7_XSG1_SR6_CFG_BYPSCR_XSG_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR6_RX_BYPSCR_OFFSET                                                             (1928)
  #define RTL8390_SDS6_7_XSG1_SR6_RX_BYPSCR_MASK                                                               (0xF << RTL8390_SDS6_7_XSG1_SR6_RX_BYPSCR_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR6_CFG_SLP_RQ_OFFSET                                                            (1924)
  #define RTL8390_SDS6_7_XSG1_SR6_CFG_SLP_RQ_MASK                                                              (0xF << RTL8390_SDS6_7_XSG1_SR6_CFG_SLP_RQ_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR6_TX_BYPSCR_OFFSET                                                             (1920)
  #define RTL8390_SDS6_7_XSG1_SR6_TX_BYPSCR_MASK                                                               (0xF << RTL8390_SDS6_7_XSG1_SR6_TX_BYPSCR_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR9_CFG_EEE_PROGRAM_0_OFFSET                                                     (1904)
  #define RTL8390_SDS6_7_XSG1_SR9_CFG_EEE_PROGRAM_0_MASK                                                       (0xFFFF << RTL8390_SDS6_7_XSG1_SR9_CFG_EEE_PROGRAM_0_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR8_CFG_EEE_PWRSAV_EN_OFFSET                                                     (1903)
  #define RTL8390_SDS6_7_XSG1_SR8_CFG_EEE_PWRSAV_EN_MASK                                                       (0x1 << RTL8390_SDS6_7_XSG1_SR8_CFG_EEE_PWRSAV_EN_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR8_REG_EEE_SDS_AN_OFFSET                                                        (1902)
  #define RTL8390_SDS6_7_XSG1_SR8_REG_EEE_SDS_AN_MASK                                                          (0x1 << RTL8390_SDS6_7_XSG1_SR8_REG_EEE_SDS_AN_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR8_REG_C3_TIMER_OFFSET                                                          (1899)
  #define RTL8390_SDS6_7_XSG1_SR8_REG_C3_TIMER_MASK                                                            (0x7 << RTL8390_SDS6_7_XSG1_SR8_REG_C3_TIMER_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR8_REG_C2_TIMER_OFFSET                                                          (1896)
  #define RTL8390_SDS6_7_XSG1_SR8_REG_C2_TIMER_MASK                                                            (0x7 << RTL8390_SDS6_7_XSG1_SR8_REG_C2_TIMER_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR8_REG_C1_TIMER_OFFSET                                                          (1893)
  #define RTL8390_SDS6_7_XSG1_SR8_REG_C1_TIMER_MASK                                                            (0x7 << RTL8390_SDS6_7_XSG1_SR8_REG_C1_TIMER_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR8_REG_C0_TIMER_OFFSET                                                          (1890)
  #define RTL8390_SDS6_7_XSG1_SR8_REG_C0_TIMER_MASK                                                            (0x7 << RTL8390_SDS6_7_XSG1_SR8_REG_C0_TIMER_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR8_CFG_MAC_C1_CHG_RESTC3_OFFSET                                                 (1889)
  #define RTL8390_SDS6_7_XSG1_SR8_CFG_MAC_C1_CHG_RESTC3_MASK                                                   (0x1 << RTL8390_SDS6_7_XSG1_SR8_CFG_MAC_C1_CHG_RESTC3_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR8_CFG_PHY_GO_C1_COND_SPC_OFFSET                                                (1888)
  #define RTL8390_SDS6_7_XSG1_SR8_CFG_PHY_GO_C1_COND_SPC_MASK                                                  (0x1 << RTL8390_SDS6_7_XSG1_SR8_CFG_PHY_GO_C1_COND_SPC_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR11_CFG_EEE_DBG_CNT_OFFSET                                                      (1872)
  #define RTL8390_SDS6_7_XSG1_SR11_CFG_EEE_DBG_CNT_MASK                                                        (0xFFFF << RTL8390_SDS6_7_XSG1_SR11_CFG_EEE_DBG_CNT_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR10_CFG_RG10X1512_OFFSET                                                        (1868)
  #define RTL8390_SDS6_7_XSG1_SR10_CFG_RG10X1512_MASK                                                          (0xF << RTL8390_SDS6_7_XSG1_SR10_CFG_RG10X1512_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR10_QSGMII_NO_DILE2_OFFSET                                                      (1867)
  #define RTL8390_SDS6_7_XSG1_SR10_QSGMII_NO_DILE2_MASK                                                        (0x1 << RTL8390_SDS6_7_XSG1_SR10_QSGMII_NO_DILE2_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR10_QSGMII_EEE_SEL_OFFSET                                                       (1866)
  #define RTL8390_SDS6_7_XSG1_SR10_QSGMII_EEE_SEL_MASK                                                         (0x1 << RTL8390_SDS6_7_XSG1_SR10_QSGMII_EEE_SEL_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR10_QSGMII_LPI_TX_EN_OFFSET                                                     (1865)
  #define RTL8390_SDS6_7_XSG1_SR10_QSGMII_LPI_TX_EN_MASK                                                       (0x1 << RTL8390_SDS6_7_XSG1_SR10_QSGMII_LPI_TX_EN_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR10_QSGMII_LPI_RX_EN_OFFSET                                                     (1864)
  #define RTL8390_SDS6_7_XSG1_SR10_QSGMII_LPI_RX_EN_MASK                                                       (0x1 << RTL8390_SDS6_7_XSG1_SR10_QSGMII_LPI_RX_EN_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR10_QSGMII_INB_EN_OFFSET                                                        (1863)
  #define RTL8390_SDS6_7_XSG1_SR10_QSGMII_INB_EN_MASK                                                          (0x1 << RTL8390_SDS6_7_XSG1_SR10_QSGMII_INB_EN_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR10_QSGMII_RXER_SEL_OFFSET                                                      (1862)
  #define RTL8390_SDS6_7_XSG1_SR10_QSGMII_RXER_SEL_MASK                                                        (0x1 << RTL8390_SDS6_7_XSG1_SR10_QSGMII_RXER_SEL_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR10_CFG_FAST_TIMER_OFFSET                                                       (1860)
  #define RTL8390_SDS6_7_XSG1_SR10_CFG_FAST_TIMER_MASK                                                         (0x3 << RTL8390_SDS6_7_XSG1_SR10_CFG_FAST_TIMER_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR10_EEE_LINK_FASTER_OFFSET                                                      (1856)
  #define RTL8390_SDS6_7_XSG1_SR10_EEE_LINK_FASTER_MASK                                                        (0xF << RTL8390_SDS6_7_XSG1_SR10_EEE_LINK_FASTER_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR13_SDS_LK_TIME_OFFSET                                                          (1848)
  #define RTL8390_SDS6_7_XSG1_SR13_SDS_LK_TIME_MASK                                                            (0xFF << RTL8390_SDS6_7_XSG1_SR13_SDS_LK_TIME_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR13_CFG_APXT_TMP_OFFSET                                                         (1840)
  #define RTL8390_SDS6_7_XSG1_SR13_CFG_APXT_TMP_MASK                                                           (0xFF << RTL8390_SDS6_7_XSG1_SR13_CFG_APXT_TMP_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR12_CFG_INB_TIMEOUT_OFFSET                                                      (1832)
  #define RTL8390_SDS6_7_XSG1_SR12_CFG_INB_TIMEOUT_MASK                                                        (0xFF << RTL8390_SDS6_7_XSG1_SR12_CFG_INB_TIMEOUT_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR12_ABILITY_OFFSET                                                              (1828)
  #define RTL8390_SDS6_7_XSG1_SR12_ABILITY_MASK                                                                (0xF << RTL8390_SDS6_7_XSG1_SR12_ABILITY_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR12_RDM_ALGOR_OFFSET                                                            (1827)
  #define RTL8390_SDS6_7_XSG1_SR12_RDM_ALGOR_MASK                                                              (0x1 << RTL8390_SDS6_7_XSG1_SR12_RDM_ALGOR_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR12_SD_DET_ALGOR_OFFSET                                                         (1826)
  #define RTL8390_SDS6_7_XSG1_SR12_SD_DET_ALGOR_MASK                                                           (0x1 << RTL8390_SDS6_7_XSG1_SR12_SD_DET_ALGOR_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR12_AUTO_DET_ALGOR_OFFSET                                                       (1825)
  #define RTL8390_SDS6_7_XSG1_SR12_AUTO_DET_ALGOR_MASK                                                         (0x1 << RTL8390_SDS6_7_XSG1_SR12_AUTO_DET_ALGOR_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR12_SEND_NP_ON_OFFSET                                                           (1824)
  #define RTL8390_SDS6_7_XSG1_SR12_SEND_NP_ON_MASK                                                             (0x1 << RTL8390_SDS6_7_XSG1_SR12_SEND_NP_ON_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR15_CFG_INBAND_MASTER_0_OFFSET                                                  (1808)
  #define RTL8390_SDS6_7_XSG1_SR15_CFG_INBAND_MASTER_0_MASK                                                    (0xFFFF << RTL8390_SDS6_7_XSG1_SR15_CFG_INBAND_MASTER_0_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR14_CFG_SPDUP_OFFSET                                                            (1807)
  #define RTL8390_SDS6_7_XSG1_SR14_CFG_SPDUP_MASK                                                              (0x1 << RTL8390_SDS6_7_XSG1_SR14_CFG_SPDUP_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR14_CFG_SPDUP_FIB100_OFFSET                                                     (1806)
  #define RTL8390_SDS6_7_XSG1_SR14_CFG_SPDUP_FIB100_MASK                                                       (0x1 << RTL8390_SDS6_7_XSG1_SR14_CFG_SPDUP_FIB100_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR14_CFG_RXSLEEP_TMROUT_OFFSET                                                   (1805)
  #define RTL8390_SDS6_7_XSG1_SR14_CFG_RXSLEEP_TMROUT_MASK                                                     (0x1 << RTL8390_SDS6_7_XSG1_SR14_CFG_RXSLEEP_TMROUT_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR14_SEL_CALIBOK_OFFSET                                                          (1804)
  #define RTL8390_SDS6_7_XSG1_SR14_SEL_CALIBOK_MASK                                                            (0x1 << RTL8390_SDS6_7_XSG1_SR14_SEL_CALIBOK_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR14_SEL_SDET_OFFSET                                                             (1803)
  #define RTL8390_SDS6_7_XSG1_SR14_SEL_SDET_MASK                                                               (0x1 << RTL8390_SDS6_7_XSG1_SR14_SEL_SDET_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR14_SEL_ANOK_OFFSET                                                             (1802)
  #define RTL8390_SDS6_7_XSG1_SR14_SEL_ANOK_MASK                                                               (0x1 << RTL8390_SDS6_7_XSG1_SR14_SEL_ANOK_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR14_CFG_SEL_ODD_BIT_OFFSET                                                      (1801)
  #define RTL8390_SDS6_7_XSG1_SR14_CFG_SEL_ODD_BIT_MASK                                                        (0x1 << RTL8390_SDS6_7_XSG1_SR14_CFG_SEL_ODD_BIT_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR14_CFG_FRC_LD_VALUE_OFFSET                                                     (1800)
  #define RTL8390_SDS6_7_XSG1_SR14_CFG_FRC_LD_VALUE_MASK                                                       (0x1 << RTL8390_SDS6_7_XSG1_SR14_CFG_FRC_LD_VALUE_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR14_CFG_FRC_LD_OFFSET                                                           (1799)
  #define RTL8390_SDS6_7_XSG1_SR14_CFG_FRC_LD_MASK                                                             (0x1 << RTL8390_SDS6_7_XSG1_SR14_CFG_FRC_LD_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR14_CFG_SGMI_CK1MS_EN_OFFSET                                                    (1798)
  #define RTL8390_SDS6_7_XSG1_SR14_CFG_SGMI_CK1MS_EN_MASK                                                      (0x1 << RTL8390_SDS6_7_XSG1_SR14_CFG_SGMI_CK1MS_EN_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR14_CFG_LINK_TMR_SGMII_SEL_OFFSET                                               (1795)
  #define RTL8390_SDS6_7_XSG1_SR14_CFG_LINK_TMR_SGMII_SEL_MASK                                                 (0x7 << RTL8390_SDS6_7_XSG1_SR14_CFG_LINK_TMR_SGMII_SEL_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR14_CFG_LINK_TMR_NORM_SEL_OFFSET                                                (1792)
  #define RTL8390_SDS6_7_XSG1_SR14_CFG_LINK_TMR_NORM_SEL_MASK                                                  (0x7 << RTL8390_SDS6_7_XSG1_SR14_CFG_LINK_TMR_NORM_SEL_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR17_MACRDVLD_OFFSET                                                             (1791)
  #define RTL8390_SDS6_7_XSG1_SR17_MACRDVLD_MASK                                                               (0x1 << RTL8390_SDS6_7_XSG1_SR17_MACRDVLD_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR17_MACRDABT_OFFSET                                                             (1790)
  #define RTL8390_SDS6_7_XSG1_SR17_MACRDABT_MASK                                                               (0x1 << RTL8390_SDS6_7_XSG1_SR17_MACRDABT_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR17_CFG_INBAND_MASTER_2_OFFSET                                                  (1776)
  #define RTL8390_SDS6_7_XSG1_SR17_CFG_INBAND_MASTER_2_MASK                                                    (0x3FFF << RTL8390_SDS6_7_XSG1_SR17_CFG_INBAND_MASTER_2_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR16_CFG_INBAND_MASTER_1_OFFSET                                                  (1760)
  #define RTL8390_SDS6_7_XSG1_SR16_CFG_INBAND_MASTER_1_MASK                                                    (0xFFFF << RTL8390_SDS6_7_XSG1_SR16_CFG_INBAND_MASTER_1_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR19_CFG_RSGP_TXCFG_MAC_OFFSET                                                   (1744)
  #define RTL8390_SDS6_7_XSG1_SR19_CFG_RSGP_TXCFG_MAC_MASK                                                     (0xFFFF << RTL8390_SDS6_7_XSG1_SR19_CFG_RSGP_TXCFG_MAC_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR18_CFG_RSGP_TXCFG_PHY_OFFSET                                                   (1728)
  #define RTL8390_SDS6_7_XSG1_SR18_CFG_RSGP_TXCFG_PHY_MASK                                                     (0xFFFF << RTL8390_SDS6_7_XSG1_SR18_CFG_RSGP_TXCFG_PHY_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR21_CFG_SGM_TXCFG_MAC_OFFSET                                                    (1712)
  #define RTL8390_SDS6_7_XSG1_SR21_CFG_SGM_TXCFG_MAC_MASK                                                      (0xFFFF << RTL8390_SDS6_7_XSG1_SR21_CFG_SGM_TXCFG_MAC_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR20_CFG_SGM_TXCFG_PHY_OFFSET                                                    (1696)
  #define RTL8390_SDS6_7_XSG1_SR20_CFG_SGM_TXCFG_PHY_MASK                                                      (0xFFFF << RTL8390_SDS6_7_XSG1_SR20_CFG_SGM_TXCFG_PHY_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR23_CFG_FIB2G_TXCFG_P1_OFFSET                                                   (1680)
  #define RTL8390_SDS6_7_XSG1_SR23_CFG_FIB2G_TXCFG_P1_MASK                                                     (0xFFFF << RTL8390_SDS6_7_XSG1_SR23_CFG_FIB2G_TXCFG_P1_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR22_CFG_FIB2G_TXCFG_P0_OFFSET                                                   (1664)
  #define RTL8390_SDS6_7_XSG1_SR22_CFG_FIB2G_TXCFG_P0_MASK                                                     (0xFFFF << RTL8390_SDS6_7_XSG1_SR22_CFG_FIB2G_TXCFG_P0_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR25_CFG_FIB2G_TXCFG_NP_P1_OFFSET                                                (1648)
  #define RTL8390_SDS6_7_XSG1_SR25_CFG_FIB2G_TXCFG_NP_P1_MASK                                                  (0xFFFF << RTL8390_SDS6_7_XSG1_SR25_CFG_FIB2G_TXCFG_NP_P1_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR24_CFG_FIB2G_TXCFG_NP_P0_OFFSET                                                (1632)
  #define RTL8390_SDS6_7_XSG1_SR24_CFG_FIB2G_TXCFG_NP_P0_MASK                                                  (0xFFFF << RTL8390_SDS6_7_XSG1_SR24_CFG_FIB2G_TXCFG_NP_P0_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR27_CFG_DBG_OUT_ECO1_OFFSET                                                     (1616)
  #define RTL8390_SDS6_7_XSG1_SR27_CFG_DBG_OUT_ECO1_MASK                                                       (0xFFFF << RTL8390_SDS6_7_XSG1_SR27_CFG_DBG_OUT_ECO1_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR26_IP_VERSION_OFFSET                                                           (1608)
  #define RTL8390_SDS6_7_XSG1_SR26_IP_VERSION_MASK                                                             (0xFF << RTL8390_SDS6_7_XSG1_SR26_IP_VERSION_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR26_SDS_MODE_OFFSET                                                             (1600)
  #define RTL8390_SDS6_7_XSG1_SR26_SDS_MODE_MASK                                                               (0xFF << RTL8390_SDS6_7_XSG1_SR26_SDS_MODE_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR29_CFG_SDS_DBG_OUT_0_OFFSET                                                    (1584)
  #define RTL8390_SDS6_7_XSG1_SR29_CFG_SDS_DBG_OUT_0_MASK                                                      (0xFFFF << RTL8390_SDS6_7_XSG1_SR29_CFG_SDS_DBG_OUT_0_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR28_CFG_PHY_GO_C2_COND_SPC_OFFSET                                               (1583)
  #define RTL8390_SDS6_7_XSG1_SR28_CFG_PHY_GO_C2_COND_SPC_MASK                                                 (0x1 << RTL8390_SDS6_7_XSG1_SR28_CFG_PHY_GO_C2_COND_SPC_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR28_CFG_ERRMSK_NOSIG_OFFSET                                                     (1582)
  #define RTL8390_SDS6_7_XSG1_SR28_CFG_ERRMSK_NOSIG_MASK                                                       (0x1 << RTL8390_SDS6_7_XSG1_SR28_CFG_ERRMSK_NOSIG_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR28_RM_LPK_EVEN_BITS_OFFSET                                                     (1581)
  #define RTL8390_SDS6_7_XSG1_SR28_RM_LPK_EVEN_BITS_MASK                                                       (0x1 << RTL8390_SDS6_7_XSG1_SR28_RM_LPK_EVEN_BITS_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR28_CFG_QSGMII_PARITY_CHK_OFFSET                                                (1580)
  #define RTL8390_SDS6_7_XSG1_SR28_CFG_QSGMII_PARITY_CHK_MASK                                                  (0x1 << RTL8390_SDS6_7_XSG1_SR28_CFG_QSGMII_PARITY_CHK_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR28_CFG_DBG_S0_OFFSET                                                           (1579)
  #define RTL8390_SDS6_7_XSG1_SR28_CFG_DBG_S0_MASK                                                             (0x1 << RTL8390_SDS6_7_XSG1_SR28_CFG_DBG_S0_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR28_CFG_SDS_DBG_EN_OFFSET                                                       (1578)
  #define RTL8390_SDS6_7_XSG1_SR28_CFG_SDS_DBG_EN_MASK                                                         (0x1 << RTL8390_SDS6_7_XSG1_SR28_CFG_SDS_DBG_EN_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR28_CFG_SDS_DBG_SEL_OFFSET                                                      (1568)
  #define RTL8390_SDS6_7_XSG1_SR28_CFG_SDS_DBG_SEL_MASK                                                        (0x3FF << RTL8390_SDS6_7_XSG1_SR28_CFG_SDS_DBG_SEL_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SR30_CFG_SDS_DBG_OUT_1_OFFSET                                                    (1536)
  #define RTL8390_SDS6_7_XSG1_SR30_CFG_SDS_DBG_OUT_1_MASK                                                      (0xFFFF << RTL8390_SDS6_7_XSG1_SR30_CFG_SDS_DBG_OUT_1_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SRE1_ANA_RG1X_OFFSET                                                             (1520)
  #define RTL8390_SDS6_7_XSG1_SRE1_ANA_RG1X_MASK                                                               (0xFFFF << RTL8390_SDS6_7_XSG1_SRE1_ANA_RG1X_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SRE0_ANA_RG0X_OFFSET                                                             (1504)
  #define RTL8390_SDS6_7_XSG1_SRE0_ANA_RG0X_MASK                                                               (0xFFFF << RTL8390_SDS6_7_XSG1_SRE0_ANA_RG0X_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SRE3_ANA_RG3X_OFFSET                                                             (1488)
  #define RTL8390_SDS6_7_XSG1_SRE3_ANA_RG3X_MASK                                                               (0xFFFF << RTL8390_SDS6_7_XSG1_SRE3_ANA_RG3X_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SRE2_ANA_RG2X_OFFSET                                                             (1472)
  #define RTL8390_SDS6_7_XSG1_SRE2_ANA_RG2X_MASK                                                               (0xFFFF << RTL8390_SDS6_7_XSG1_SRE2_ANA_RG2X_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SRE5_ANA_RG5X_OFFSET                                                             (1456)
  #define RTL8390_SDS6_7_XSG1_SRE5_ANA_RG5X_MASK                                                               (0xFFFF << RTL8390_SDS6_7_XSG1_SRE5_ANA_RG5X_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SRE4_ANA_RG4X_OFFSET                                                             (1440)
  #define RTL8390_SDS6_7_XSG1_SRE4_ANA_RG4X_MASK                                                               (0xFFFF << RTL8390_SDS6_7_XSG1_SRE4_ANA_RG4X_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SRE7_ANA_RG7X_OFFSET                                                             (1424)
  #define RTL8390_SDS6_7_XSG1_SRE7_ANA_RG7X_MASK                                                               (0xFFFF << RTL8390_SDS6_7_XSG1_SRE7_ANA_RG7X_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SRE6_ANA_RG6X_OFFSET                                                             (1408)
  #define RTL8390_SDS6_7_XSG1_SRE6_ANA_RG6X_MASK                                                               (0xFFFF << RTL8390_SDS6_7_XSG1_SRE6_ANA_RG6X_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SRE9_ANA_RG9X_OFFSET                                                             (1392)
  #define RTL8390_SDS6_7_XSG1_SRE9_ANA_RG9X_MASK                                                               (0xFFFF << RTL8390_SDS6_7_XSG1_SRE9_ANA_RG9X_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SRE8_ANA_RG8X_OFFSET                                                             (1376)
  #define RTL8390_SDS6_7_XSG1_SRE8_ANA_RG8X_MASK                                                               (0xFFFF << RTL8390_SDS6_7_XSG1_SRE8_ANA_RG8X_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SRE11_ANA_RG11X_OFFSET                                                           (1360)
  #define RTL8390_SDS6_7_XSG1_SRE11_ANA_RG11X_MASK                                                             (0xFFFF << RTL8390_SDS6_7_XSG1_SRE11_ANA_RG11X_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SRE10_ANA_RG10X_OFFSET                                                           (1344)
  #define RTL8390_SDS6_7_XSG1_SRE10_ANA_RG10X_MASK                                                             (0xFFFF << RTL8390_SDS6_7_XSG1_SRE10_ANA_RG10X_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SRE13_CFG_NEG_GTXC_OFFSET                                                        (1343)
  #define RTL8390_SDS6_7_XSG1_SRE13_CFG_NEG_GTXC_MASK                                                          (0x1 << RTL8390_SDS6_7_XSG1_SRE13_CFG_NEG_GTXC_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SRE13_CFG_LP_CNT_2_OFFSET                                                        (1339)
  #define RTL8390_SDS6_7_XSG1_SRE13_CFG_LP_CNT_2_MASK                                                          (0xF << RTL8390_SDS6_7_XSG1_SRE13_CFG_LP_CNT_2_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SRE13_CFG_EPON_SYNC_SM_OFFSET                                                    (1338)
  #define RTL8390_SDS6_7_XSG1_SRE13_CFG_EPON_SYNC_SM_MASK                                                      (0x1 << RTL8390_SDS6_7_XSG1_SRE13_CFG_EPON_SYNC_SM_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SRE13_CFG_DY_OFFSET                                                              (1328)
  #define RTL8390_SDS6_7_XSG1_SRE13_CFG_DY_MASK                                                                (0x3FF << RTL8390_SDS6_7_XSG1_SRE13_CFG_DY_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SRE12_ANA_RG12X_OFFSET                                                           (1315)
  #define RTL8390_SDS6_7_XSG1_SRE12_ANA_RG12X_MASK                                                             (0x1FFF << RTL8390_SDS6_7_XSG1_SRE12_ANA_RG12X_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SRE12_CFG_IPG_CNT_OFFSET                                                         (1312)
  #define RTL8390_SDS6_7_XSG1_SRE12_CFG_IPG_CNT_MASK                                                           (0x7 << RTL8390_SDS6_7_XSG1_SRE12_CFG_IPG_CNT_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SRE15_ANA_RG15X_OFFSET                                                           (1311)
  #define RTL8390_SDS6_7_XSG1_SRE15_ANA_RG15X_MASK                                                             (0x1 << RTL8390_SDS6_7_XSG1_SRE15_ANA_RG15X_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SRE15_CFG_LP_CNT_1_OFFSET                                                        (1307)
  #define RTL8390_SDS6_7_XSG1_SRE15_CFG_LP_CNT_1_MASK                                                          (0xF << RTL8390_SDS6_7_XSG1_SRE15_CFG_LP_CNT_1_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SRE15_CFG_EPON_OFFSET                                                            (1306)
  #define RTL8390_SDS6_7_XSG1_SRE15_CFG_EPON_MASK                                                              (0x1 << RTL8390_SDS6_7_XSG1_SRE15_CFG_EPON_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SRE15_CFG_DX_OFFSET                                                              (1296)
  #define RTL8390_SDS6_7_XSG1_SRE15_CFG_DX_MASK                                                                (0x3FF << RTL8390_SDS6_7_XSG1_SRE15_CFG_DX_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SRE14_ANA_RG14X_OFFSET                                                           (1280)
  #define RTL8390_SDS6_7_XSG1_SRE14_ANA_RG14X_MASK                                                             (0xFFFF << RTL8390_SDS6_7_XSG1_SRE14_ANA_RG14X_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SRE16_CFG_DY_8B_OFFSET                                                           (1256)
  #define RTL8390_SDS6_7_XSG1_SRE16_CFG_DY_8B_MASK                                                             (0xFF << RTL8390_SDS6_7_XSG1_SRE16_CFG_DY_8B_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SRE16_CFG_DX_8B_OFFSET                                                           (1248)
  #define RTL8390_SDS6_7_XSG1_SRE16_CFG_DX_8B_MASK                                                             (0xFF << RTL8390_SDS6_7_XSG1_SRE16_CFG_DX_8B_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SRE25_ALL_SYMBOLERR_CNT_OFFSET                                                   (1144)
  #define RTL8390_SDS6_7_XSG1_SRE25_ALL_SYMBOLERR_CNT_MASK                                                     (0xFF << RTL8390_SDS6_7_XSG1_SRE25_ALL_SYMBOLERR_CNT_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SRE25_MUX_SYMBOLERR_CNT_OFFSET                                                   (1136)
  #define RTL8390_SDS6_7_XSG1_SRE25_MUX_SYMBOLERR_CNT_MASK                                                     (0xFF << RTL8390_SDS6_7_XSG1_SRE25_MUX_SYMBOLERR_CNT_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SRE24_CFG_SD_H_OFFSET                                                            (1135)
  #define RTL8390_SDS6_7_XSG1_SRE24_CFG_SD_H_MASK                                                              (0x1 << RTL8390_SDS6_7_XSG1_SRE24_CFG_SD_H_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SRE24_CFG_RG24X14_OFFSET                                                         (1134)
  #define RTL8390_SDS6_7_XSG1_SRE24_CFG_RG24X14_MASK                                                           (0x1 << RTL8390_SDS6_7_XSG1_SRE24_CFG_RG24X14_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SRE24_CFG_HYSDET_OFFSET                                                          (1130)
  #define RTL8390_SDS6_7_XSG1_SRE24_CFG_HYSDET_MASK                                                            (0xF << RTL8390_SDS6_7_XSG1_SRE24_CFG_HYSDET_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SRE24_CFG_D2A_LPK_OFFSET                                                         (1129)
  #define RTL8390_SDS6_7_XSG1_SRE24_CFG_D2A_LPK_MASK                                                           (0x1 << RTL8390_SDS6_7_XSG1_SRE24_CFG_D2A_LPK_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SRE24_CFG_HAM_PTR_OFFSET                                                         (1128)
  #define RTL8390_SDS6_7_XSG1_SRE24_CFG_HAM_PTR_MASK                                                           (0x1 << RTL8390_SDS6_7_XSG1_SRE24_CFG_HAM_PTR_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SRE24_CFG_ENTX_OFFSET                                                            (1127)
  #define RTL8390_SDS6_7_XSG1_SRE24_CFG_ENTX_MASK                                                              (0x1 << RTL8390_SDS6_7_XSG1_SRE24_CFG_ENTX_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SRE24_CFG_CMALI_SIG_OFFSET                                                       (1126)
  #define RTL8390_SDS6_7_XSG1_SRE24_CFG_CMALI_SIG_MASK                                                         (0x1 << RTL8390_SDS6_7_XSG1_SRE24_CFG_CMALI_SIG_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SRE24_CFG_TMR_ALI_OFFSET                                                         (1123)
  #define RTL8390_SDS6_7_XSG1_SRE24_CFG_TMR_ALI_MASK                                                           (0x7 << RTL8390_SDS6_7_XSG1_SRE24_CFG_TMR_ALI_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SRE24_CFG_SYMBOLERR_CNT_OFFSET                                                   (1120)
  #define RTL8390_SDS6_7_XSG1_SRE24_CFG_SYMBOLERR_CNT_MASK                                                     (0x7 << RTL8390_SDS6_7_XSG1_SRE24_CFG_SYMBOLERR_CNT_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SRE27_CFG_DBG_STATUS_ECO_0_OFFSET                                                (1104)
  #define RTL8390_SDS6_7_XSG1_SRE27_CFG_DBG_STATUS_ECO_0_MASK                                                  (0xFFFF << RTL8390_SDS6_7_XSG1_SRE27_CFG_DBG_STATUS_ECO_0_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SRE26_P3LNKDOWNCNT_OFFSET                                                        (1100)
  #define RTL8390_SDS6_7_XSG1_SRE26_P3LNKDOWNCNT_MASK                                                          (0xF << RTL8390_SDS6_7_XSG1_SRE26_P3LNKDOWNCNT_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SRE26_P2LNKDOWNCNT_OFFSET                                                        (1096)
  #define RTL8390_SDS6_7_XSG1_SRE26_P2LNKDOWNCNT_MASK                                                          (0xF << RTL8390_SDS6_7_XSG1_SRE26_P2LNKDOWNCNT_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SRE26_P1LNKDOWNCNT_OFFSET                                                        (1092)
  #define RTL8390_SDS6_7_XSG1_SRE26_P1LNKDOWNCNT_MASK                                                          (0xF << RTL8390_SDS6_7_XSG1_SRE26_P1LNKDOWNCNT_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SRE26_P0LNKDOWNCNT_OFFSET                                                        (1088)
  #define RTL8390_SDS6_7_XSG1_SRE26_P0LNKDOWNCNT_MASK                                                          (0xF << RTL8390_SDS6_7_XSG1_SRE26_P0LNKDOWNCNT_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SRE29_CFG_DBG_STATUS_ECO_2_OFFSET                                                (1081)
  #define RTL8390_SDS6_7_XSG1_SRE29_CFG_DBG_STATUS_ECO_2_MASK                                                  (0x7F << RTL8390_SDS6_7_XSG1_SRE29_CFG_DBG_STATUS_ECO_2_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SRE29_SIGNOK_LAT_OFFSET                                                          (1080)
  #define RTL8390_SDS6_7_XSG1_SRE29_SIGNOK_LAT_MASK                                                            (0x1 << RTL8390_SDS6_7_XSG1_SRE29_SIGNOK_LAT_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SRE29_LINKOK_LAT_OFFSET                                                          (1076)
  #define RTL8390_SDS6_7_XSG1_SRE29_LINKOK_LAT_MASK                                                            (0xF << RTL8390_SDS6_7_XSG1_SRE29_LINKOK_LAT_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SRE29_SYNCOK_LAT_OFFSET                                                          (1072)
  #define RTL8390_SDS6_7_XSG1_SRE29_SYNCOK_LAT_MASK                                                            (0xF << RTL8390_SDS6_7_XSG1_SRE29_SYNCOK_LAT_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SRE28_CFG_DBG_STATUS_ECO_1_OFFSET                                                (1056)
  #define RTL8390_SDS6_7_XSG1_SRE28_CFG_DBG_STATUS_ECO_1_MASK                                                  (0xFFFF << RTL8390_SDS6_7_XSG1_SRE28_CFG_DBG_STATUS_ECO_1_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SRE30_CFG_DBG_STATUS_ECO_3_OFFSET                                                (1033)
  #define RTL8390_SDS6_7_XSG1_SRE30_CFG_DBG_STATUS_ECO_3_MASK                                                  (0x7F << RTL8390_SDS6_7_XSG1_SRE30_CFG_DBG_STATUS_ECO_3_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SRE30_SIGNOKSTAT_OFFSET                                                          (1032)
  #define RTL8390_SDS6_7_XSG1_SRE30_SIGNOKSTAT_MASK                                                            (0x1 << RTL8390_SDS6_7_XSG1_SRE30_SIGNOKSTAT_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SRE30_LINKOKSTAT_OFFSET                                                          (1028)
  #define RTL8390_SDS6_7_XSG1_SRE30_LINKOKSTAT_MASK                                                            (0xF << RTL8390_SDS6_7_XSG1_SRE30_LINKOKSTAT_OFFSET)
  #define RTL8390_SDS6_7_XSG1_SRE30_SYNCOKSTAT_OFFSET                                                          (1024)
  #define RTL8390_SDS6_7_XSG1_SRE30_SYNCOKSTAT_MASK                                                            (0xF << RTL8390_SDS6_7_XSG1_SRE30_SYNCOKSTAT_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FR1_CAPBILITY_OFFSET                                                             (1014)
  #define RTL8390_SDS6_7_XSG1_FR1_CAPBILITY_MASK                                                               (0x3FF << RTL8390_SDS6_7_XSG1_FR1_CAPBILITY_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FR1_AN_COMPLETE_OFFSET                                                           (1013)
  #define RTL8390_SDS6_7_XSG1_FR1_AN_COMPLETE_MASK                                                             (0x1 << RTL8390_SDS6_7_XSG1_FR1_AN_COMPLETE_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FR1_R_FAULT_OFFSET                                                               (1012)
  #define RTL8390_SDS6_7_XSG1_FR1_R_FAULT_MASK                                                                 (0x1 << RTL8390_SDS6_7_XSG1_FR1_R_FAULT_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FR1_NWAY_ABILITY_OFFSET                                                          (1011)
  #define RTL8390_SDS6_7_XSG1_FR1_NWAY_ABILITY_MASK                                                            (0x1 << RTL8390_SDS6_7_XSG1_FR1_NWAY_ABILITY_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FR1_LINK_STATUS_OFFSET                                                           (1010)
  #define RTL8390_SDS6_7_XSG1_FR1_LINK_STATUS_MASK                                                             (0x1 << RTL8390_SDS6_7_XSG1_FR1_LINK_STATUS_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FR1_JABBER_DETECT_OFFSET                                                         (1009)
  #define RTL8390_SDS6_7_XSG1_FR1_JABBER_DETECT_MASK                                                           (0x1 << RTL8390_SDS6_7_XSG1_FR1_JABBER_DETECT_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FR1_EXTENDED_CAPBILITY_OFFSET                                                    (1008)
  #define RTL8390_SDS6_7_XSG1_FR1_EXTENDED_CAPBILITY_MASK                                                      (0x1 << RTL8390_SDS6_7_XSG1_FR1_EXTENDED_CAPBILITY_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FR0_CFG_FIB_RST_OFFSET                                                           (1007)
  #define RTL8390_SDS6_7_XSG1_FR0_CFG_FIB_RST_MASK                                                             (0x1 << RTL8390_SDS6_7_XSG1_FR0_CFG_FIB_RST_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FR0_CFG_FIB_LPK_OFFSET                                                           (1006)
  #define RTL8390_SDS6_7_XSG1_FR0_CFG_FIB_LPK_MASK                                                             (0x1 << RTL8390_SDS6_7_XSG1_FR0_CFG_FIB_LPK_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FR0_CFG_FIB_SPD_RD_00_OFFSET                                                     (1005)
  #define RTL8390_SDS6_7_XSG1_FR0_CFG_FIB_SPD_RD_00_MASK                                                       (0x1 << RTL8390_SDS6_7_XSG1_FR0_CFG_FIB_SPD_RD_00_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FR0_CFG_FIB_ANEN_OFFSET                                                          (1004)
  #define RTL8390_SDS6_7_XSG1_FR0_CFG_FIB_ANEN_MASK                                                            (0x1 << RTL8390_SDS6_7_XSG1_FR0_CFG_FIB_ANEN_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FR0_CFG_FIB_PDOWN_OFFSET                                                         (1003)
  #define RTL8390_SDS6_7_XSG1_FR0_CFG_FIB_PDOWN_MASK                                                           (0x1 << RTL8390_SDS6_7_XSG1_FR0_CFG_FIB_PDOWN_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FR0_CFG_FIB_ISO_OFFSET                                                           (1002)
  #define RTL8390_SDS6_7_XSG1_FR0_CFG_FIB_ISO_MASK                                                             (0x1 << RTL8390_SDS6_7_XSG1_FR0_CFG_FIB_ISO_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FR0_CFG_FIB_RESTART_OFFSET                                                       (1001)
  #define RTL8390_SDS6_7_XSG1_FR0_CFG_FIB_RESTART_MASK                                                         (0x1 << RTL8390_SDS6_7_XSG1_FR0_CFG_FIB_RESTART_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FR0_CFG_FIB_FULLDUP_OFFSET                                                       (1000)
  #define RTL8390_SDS6_7_XSG1_FR0_CFG_FIB_FULLDUP_MASK                                                         (0x1 << RTL8390_SDS6_7_XSG1_FR0_CFG_FIB_FULLDUP_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FR0_CFG_FIB_SPD_RD_01_OFFSET                                                     (998)
  #define RTL8390_SDS6_7_XSG1_FR0_CFG_FIB_SPD_RD_01_MASK                                                       (0x1 << RTL8390_SDS6_7_XSG1_FR0_CFG_FIB_SPD_RD_01_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FR0_CFG_FIB_FRCTX_OFFSET                                                         (997)
  #define RTL8390_SDS6_7_XSG1_FR0_CFG_FIB_FRCTX_MASK                                                           (0x1 << RTL8390_SDS6_7_XSG1_FR0_CFG_FIB_FRCTX_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FR3_REALTEK_OUI_0500_OFFSET                                                      (986)
  #define RTL8390_SDS6_7_XSG1_FR3_REALTEK_OUI_0500_MASK                                                        (0x3F << RTL8390_SDS6_7_XSG1_FR3_REALTEK_OUI_0500_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FR3_MODEL_NO_0500_OFFSET                                                         (980)
  #define RTL8390_SDS6_7_XSG1_FR3_MODEL_NO_0500_MASK                                                           (0x3F << RTL8390_SDS6_7_XSG1_FR3_MODEL_NO_0500_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FR3_REVISION_NO_0300_OFFSET                                                      (976)
  #define RTL8390_SDS6_7_XSG1_FR3_REVISION_NO_0300_MASK                                                        (0xF << RTL8390_SDS6_7_XSG1_FR3_REVISION_NO_0300_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FR2_REALTEK_OUI_2106_OFFSET                                                      (960)
  #define RTL8390_SDS6_7_XSG1_FR2_REALTEK_OUI_2106_MASK                                                        (0xFFFF << RTL8390_SDS6_7_XSG1_FR2_REALTEK_OUI_2106_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FR5_RX_CFG_REG_OFFSET                                                            (944)
  #define RTL8390_SDS6_7_XSG1_FR5_RX_CFG_REG_MASK                                                              (0xFFFF << RTL8390_SDS6_7_XSG1_FR5_RX_CFG_REG_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FR4_TX_CFG_REG_OFFSET                                                            (928)
  #define RTL8390_SDS6_7_XSG1_FR4_TX_CFG_REG_MASK                                                              (0xFFFF << RTL8390_SDS6_7_XSG1_FR4_TX_CFG_REG_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FR7_MR_NP_TX_OFFSET                                                              (912)
  #define RTL8390_SDS6_7_XSG1_FR7_MR_NP_TX_MASK                                                                (0xFFFF << RTL8390_SDS6_7_XSG1_FR7_MR_NP_TX_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FR6_FIB_NP_EN_OFFSET                                                             (898)
  #define RTL8390_SDS6_7_XSG1_FR6_FIB_NP_EN_MASK                                                               (0x1 << RTL8390_SDS6_7_XSG1_FR6_FIB_NP_EN_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FR6_RXPAGE_OFFSET                                                                (897)
  #define RTL8390_SDS6_7_XSG1_FR6_RXPAGE_MASK                                                                  (0x1 << RTL8390_SDS6_7_XSG1_FR6_RXPAGE_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FR8_MR_NP_RX_OFFSET                                                              (864)
  #define RTL8390_SDS6_7_XSG1_FR8_MR_NP_RX_MASK                                                                (0xFFFF << RTL8390_SDS6_7_XSG1_FR8_MR_NP_RX_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FR13_INDR_FUNC_OFFSET                                                            (830)
  #define RTL8390_SDS6_7_XSG1_FR13_INDR_FUNC_MASK                                                              (0x3 << RTL8390_SDS6_7_XSG1_FR13_INDR_FUNC_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FR13_DUMMY_REG13_1305_OFFSET                                                     (821)
  #define RTL8390_SDS6_7_XSG1_FR13_DUMMY_REG13_1305_MASK                                                       (0x1FF << RTL8390_SDS6_7_XSG1_FR13_DUMMY_REG13_1305_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FR13_INDR_DEVAD_OFFSET                                                           (816)
  #define RTL8390_SDS6_7_XSG1_FR13_INDR_DEVAD_MASK                                                             (0x1F << RTL8390_SDS6_7_XSG1_FR13_INDR_DEVAD_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FR14_MMDRDBUS_OFFSET                                                             (768)
  #define RTL8390_SDS6_7_XSG1_FR14_MMDRDBUS_MASK                                                               (0xFFFF << RTL8390_SDS6_7_XSG1_FR14_MMDRDBUS_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FR17_ANA_RG3X_OFFSET                                                             (752)
  #define RTL8390_SDS6_7_XSG1_FR17_ANA_RG3X_MASK                                                               (0xFFFF << RTL8390_SDS6_7_XSG1_FR17_ANA_RG3X_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FR16_ANA_RG2X_OFFSET                                                             (736)
  #define RTL8390_SDS6_7_XSG1_FR16_ANA_RG2X_MASK                                                               (0xFFFF << RTL8390_SDS6_7_XSG1_FR16_ANA_RG2X_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FR19_ANA_RG5X_OFFSET                                                             (720)
  #define RTL8390_SDS6_7_XSG1_FR19_ANA_RG5X_MASK                                                               (0xFFFF << RTL8390_SDS6_7_XSG1_FR19_ANA_RG5X_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FR18_ANA_RG4X_OFFSET                                                             (704)
  #define RTL8390_SDS6_7_XSG1_FR18_ANA_RG4X_MASK                                                               (0xFFFF << RTL8390_SDS6_7_XSG1_FR18_ANA_RG4X_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FR21_ANA_RG7X_OFFSET                                                             (688)
  #define RTL8390_SDS6_7_XSG1_FR21_ANA_RG7X_MASK                                                               (0xFFFF << RTL8390_SDS6_7_XSG1_FR21_ANA_RG7X_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FR20_ANA_RG6X_OFFSET                                                             (672)
  #define RTL8390_SDS6_7_XSG1_FR20_ANA_RG6X_MASK                                                               (0xFFFF << RTL8390_SDS6_7_XSG1_FR20_ANA_RG6X_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FR23_QSGM_TXCFG_MAC_OFFSET                                                       (656)
  #define RTL8390_SDS6_7_XSG1_FR23_QSGM_TXCFG_MAC_MASK                                                         (0xFFFF << RTL8390_SDS6_7_XSG1_FR23_QSGM_TXCFG_MAC_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FR22_QSGM_TXCFG_PHY_OFFSET                                                       (640)
  #define RTL8390_SDS6_7_XSG1_FR22_QSGM_TXCFG_PHY_MASK                                                         (0xFFFF << RTL8390_SDS6_7_XSG1_FR22_QSGM_TXCFG_PHY_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FR25_ANA_RG13X_OFFSET                                                            (624)
  #define RTL8390_SDS6_7_XSG1_FR25_ANA_RG13X_MASK                                                              (0xFFFF << RTL8390_SDS6_7_XSG1_FR25_ANA_RG13X_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FR24_ANA_RG12X_OFFSET                                                            (608)
  #define RTL8390_SDS6_7_XSG1_FR24_ANA_RG12X_MASK                                                              (0xFFFF << RTL8390_SDS6_7_XSG1_FR24_ANA_RG12X_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FR27_ANA_RG15X_OFFSET                                                            (592)
  #define RTL8390_SDS6_7_XSG1_FR27_ANA_RG15X_MASK                                                              (0xFFFF << RTL8390_SDS6_7_XSG1_FR27_ANA_RG15X_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FR29_CFG_AUTO_DET_ON_OFFSET                                                      (575)
  #define RTL8390_SDS6_7_XSG1_FR29_CFG_AUTO_DET_ON_MASK                                                        (0x1 << RTL8390_SDS6_7_XSG1_FR29_CFG_AUTO_DET_ON_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FR29_CFG_TOUT_MAX_OFFSET                                                         (569)
  #define RTL8390_SDS6_7_XSG1_FR29_CFG_TOUT_MAX_MASK                                                           (0x3F << RTL8390_SDS6_7_XSG1_FR29_CFG_TOUT_MAX_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FR29_CFG_STATE_TMR_OFFSET                                                        (565)
  #define RTL8390_SDS6_7_XSG1_FR29_CFG_STATE_TMR_MASK                                                          (0xF << RTL8390_SDS6_7_XSG1_FR29_CFG_STATE_TMR_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FR29_CFG_TEST_TMR_OFFSET                                                         (560)
  #define RTL8390_SDS6_7_XSG1_FR29_CFG_TEST_TMR_MASK                                                           (0x1F << RTL8390_SDS6_7_XSG1_FR29_CFG_TEST_TMR_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FR28_CFG_CONS1_MAX_OFFSET                                                        (556)
  #define RTL8390_SDS6_7_XSG1_FR28_CFG_CONS1_MAX_MASK                                                          (0xF << RTL8390_SDS6_7_XSG1_FR28_CFG_CONS1_MAX_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FR28_CFG_CONS0_MAX_OFFSET                                                        (552)
  #define RTL8390_SDS6_7_XSG1_FR28_CFG_CONS0_MAX_MASK                                                          (0xF << RTL8390_SDS6_7_XSG1_FR28_CFG_CONS0_MAX_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FR28_CFG_CNT_MIN_OFFSET                                                          (544)
  #define RTL8390_SDS6_7_XSG1_FR28_CFG_CNT_MIN_MASK                                                            (0xFF << RTL8390_SDS6_7_XSG1_FR28_CFG_CNT_MIN_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FR30_CFG_RG30X1512_OFFSET                                                        (524)
  #define RTL8390_SDS6_7_XSG1_FR30_CFG_RG30X1512_MASK                                                          (0xF << RTL8390_SDS6_7_XSG1_FR30_CFG_RG30X1512_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FR30_CFG_STATMR_LEVEL_OFFSET                                                     (523)
  #define RTL8390_SDS6_7_XSG1_FR30_CFG_STATMR_LEVEL_MASK                                                       (0x1 << RTL8390_SDS6_7_XSG1_FR30_CFG_STATMR_LEVEL_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FR30_CFG_CNTEN_OFFSET                                                            (522)
  #define RTL8390_SDS6_7_XSG1_FR30_CFG_CNTEN_MASK                                                              (0x1 << RTL8390_SDS6_7_XSG1_FR30_CFG_CNTEN_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FR30_CFG_CONSEN_OFFSET                                                           (521)
  #define RTL8390_SDS6_7_XSG1_FR30_CFG_CONSEN_MASK                                                             (0x1 << RTL8390_SDS6_7_XSG1_FR30_CFG_CONSEN_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FR30_CFG_STATMR_EN_OFFSET                                                        (520)
  #define RTL8390_SDS6_7_XSG1_FR30_CFG_STATMR_EN_MASK                                                          (0x1 << RTL8390_SDS6_7_XSG1_FR30_CFG_STATMR_EN_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FR30_CFG_LNK_ON_TMR_OFFSET                                                       (512)
  #define RTL8390_SDS6_7_XSG1_FR30_CFG_LNK_ON_TMR_MASK                                                         (0xFF << RTL8390_SDS6_7_XSG1_FR30_CFG_LNK_ON_TMR_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FRE1_CAPBILITY_OFFSET                                                            (502)
  #define RTL8390_SDS6_7_XSG1_FRE1_CAPBILITY_MASK                                                              (0x3FF << RTL8390_SDS6_7_XSG1_FRE1_CAPBILITY_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FRE1_AN_COMPLETE_OFFSET                                                          (501)
  #define RTL8390_SDS6_7_XSG1_FRE1_AN_COMPLETE_MASK                                                            (0x1 << RTL8390_SDS6_7_XSG1_FRE1_AN_COMPLETE_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FRE1_R_FAULT_OFFSET                                                              (500)
  #define RTL8390_SDS6_7_XSG1_FRE1_R_FAULT_MASK                                                                (0x1 << RTL8390_SDS6_7_XSG1_FRE1_R_FAULT_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FRE1_NWAY_ABILITY_OFFSET                                                         (499)
  #define RTL8390_SDS6_7_XSG1_FRE1_NWAY_ABILITY_MASK                                                           (0x1 << RTL8390_SDS6_7_XSG1_FRE1_NWAY_ABILITY_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FRE1_LINK_STATUS_OFFSET                                                          (498)
  #define RTL8390_SDS6_7_XSG1_FRE1_LINK_STATUS_MASK                                                            (0x1 << RTL8390_SDS6_7_XSG1_FRE1_LINK_STATUS_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FRE1_JABBER_DETECT_OFFSET                                                        (497)
  #define RTL8390_SDS6_7_XSG1_FRE1_JABBER_DETECT_MASK                                                          (0x1 << RTL8390_SDS6_7_XSG1_FRE1_JABBER_DETECT_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FRE1_EXTENDED_CAPBILITY_OFFSET                                                   (496)
  #define RTL8390_SDS6_7_XSG1_FRE1_EXTENDED_CAPBILITY_MASK                                                     (0x1 << RTL8390_SDS6_7_XSG1_FRE1_EXTENDED_CAPBILITY_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FRE0_CFG_FIB_RST_OFFSET                                                          (495)
  #define RTL8390_SDS6_7_XSG1_FRE0_CFG_FIB_RST_MASK                                                            (0x1 << RTL8390_SDS6_7_XSG1_FRE0_CFG_FIB_RST_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FRE0_CFG_FIB_LPK_OFFSET                                                          (494)
  #define RTL8390_SDS6_7_XSG1_FRE0_CFG_FIB_LPK_MASK                                                            (0x1 << RTL8390_SDS6_7_XSG1_FRE0_CFG_FIB_LPK_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FRE0_CFG_FIB_SPD_RD_00_OFFSET                                                    (493)
  #define RTL8390_SDS6_7_XSG1_FRE0_CFG_FIB_SPD_RD_00_MASK                                                      (0x1 << RTL8390_SDS6_7_XSG1_FRE0_CFG_FIB_SPD_RD_00_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FRE0_CFG_FIB_ANEN_OFFSET                                                         (492)
  #define RTL8390_SDS6_7_XSG1_FRE0_CFG_FIB_ANEN_MASK                                                           (0x1 << RTL8390_SDS6_7_XSG1_FRE0_CFG_FIB_ANEN_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FRE0_CFG_FIB_PDOWN_OFFSET                                                        (491)
  #define RTL8390_SDS6_7_XSG1_FRE0_CFG_FIB_PDOWN_MASK                                                          (0x1 << RTL8390_SDS6_7_XSG1_FRE0_CFG_FIB_PDOWN_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FRE0_CFG_FIB_ISO_OFFSET                                                          (490)
  #define RTL8390_SDS6_7_XSG1_FRE0_CFG_FIB_ISO_MASK                                                            (0x1 << RTL8390_SDS6_7_XSG1_FRE0_CFG_FIB_ISO_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FRE0_CFG_FIB_RESTART_OFFSET                                                      (489)
  #define RTL8390_SDS6_7_XSG1_FRE0_CFG_FIB_RESTART_MASK                                                        (0x1 << RTL8390_SDS6_7_XSG1_FRE0_CFG_FIB_RESTART_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FRE0_CFG_FIB_FULLDUP_OFFSET                                                      (488)
  #define RTL8390_SDS6_7_XSG1_FRE0_CFG_FIB_FULLDUP_MASK                                                        (0x1 << RTL8390_SDS6_7_XSG1_FRE0_CFG_FIB_FULLDUP_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FRE0_CFG_FIB_SPD_RD_01_OFFSET                                                    (486)
  #define RTL8390_SDS6_7_XSG1_FRE0_CFG_FIB_SPD_RD_01_MASK                                                      (0x1 << RTL8390_SDS6_7_XSG1_FRE0_CFG_FIB_SPD_RD_01_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FRE0_CFG_FIB_FRCTX_OFFSET                                                        (485)
  #define RTL8390_SDS6_7_XSG1_FRE0_CFG_FIB_FRCTX_MASK                                                          (0x1 << RTL8390_SDS6_7_XSG1_FRE0_CFG_FIB_FRCTX_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FRE3_REALTEK_OUI_0500_OFFSET                                                     (474)
  #define RTL8390_SDS6_7_XSG1_FRE3_REALTEK_OUI_0500_MASK                                                       (0x3F << RTL8390_SDS6_7_XSG1_FRE3_REALTEK_OUI_0500_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FRE3_MODEL_NO_0500_OFFSET                                                        (468)
  #define RTL8390_SDS6_7_XSG1_FRE3_MODEL_NO_0500_MASK                                                          (0x3F << RTL8390_SDS6_7_XSG1_FRE3_MODEL_NO_0500_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FRE3_REVISION_NO_0300_OFFSET                                                     (464)
  #define RTL8390_SDS6_7_XSG1_FRE3_REVISION_NO_0300_MASK                                                       (0xF << RTL8390_SDS6_7_XSG1_FRE3_REVISION_NO_0300_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FRE2_REALTEK_OUI_2106_OFFSET                                                     (448)
  #define RTL8390_SDS6_7_XSG1_FRE2_REALTEK_OUI_2106_MASK                                                       (0xFFFF << RTL8390_SDS6_7_XSG1_FRE2_REALTEK_OUI_2106_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FRE5_RX_CFG_REG_OFFSET                                                           (432)
  #define RTL8390_SDS6_7_XSG1_FRE5_RX_CFG_REG_MASK                                                             (0xFFFF << RTL8390_SDS6_7_XSG1_FRE5_RX_CFG_REG_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FRE4_TX_CFG_REG_OFFSET                                                           (416)
  #define RTL8390_SDS6_7_XSG1_FRE4_TX_CFG_REG_MASK                                                             (0xFFFF << RTL8390_SDS6_7_XSG1_FRE4_TX_CFG_REG_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FRE7_MR_NP_TX_OFFSET                                                             (400)
  #define RTL8390_SDS6_7_XSG1_FRE7_MR_NP_TX_MASK                                                               (0xFFFF << RTL8390_SDS6_7_XSG1_FRE7_MR_NP_TX_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FRE6_FIB_NP_EN_OFFSET                                                            (386)
  #define RTL8390_SDS6_7_XSG1_FRE6_FIB_NP_EN_MASK                                                              (0x1 << RTL8390_SDS6_7_XSG1_FRE6_FIB_NP_EN_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FRE6_RXPAGE_OFFSET                                                               (385)
  #define RTL8390_SDS6_7_XSG1_FRE6_RXPAGE_MASK                                                                 (0x1 << RTL8390_SDS6_7_XSG1_FRE6_RXPAGE_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FRE8_MR_NP_RX_OFFSET                                                             (352)
  #define RTL8390_SDS6_7_XSG1_FRE8_MR_NP_RX_MASK                                                               (0xFFFF << RTL8390_SDS6_7_XSG1_FRE8_MR_NP_RX_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FRE13_INDR_FUNC_OFFSET                                                           (318)
  #define RTL8390_SDS6_7_XSG1_FRE13_INDR_FUNC_MASK                                                             (0x3 << RTL8390_SDS6_7_XSG1_FRE13_INDR_FUNC_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FRE13_DUMMY_REG13_1305_OFFSET                                                    (309)
  #define RTL8390_SDS6_7_XSG1_FRE13_DUMMY_REG13_1305_MASK                                                      (0x1FF << RTL8390_SDS6_7_XSG1_FRE13_DUMMY_REG13_1305_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FRE13_INDR_DEVAD_OFFSET                                                          (304)
  #define RTL8390_SDS6_7_XSG1_FRE13_INDR_DEVAD_MASK                                                            (0x1F << RTL8390_SDS6_7_XSG1_FRE13_INDR_DEVAD_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FRE14_MMDRDBUS_OFFSET                                                            (256)
  #define RTL8390_SDS6_7_XSG1_FRE14_MMDRDBUS_MASK                                                              (0xFFFF << RTL8390_SDS6_7_XSG1_FRE14_MMDRDBUS_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FRE17_DUMMY_REG17_1505_OFFSET                                                    (245)
  #define RTL8390_SDS6_7_XSG1_FRE17_DUMMY_REG17_1505_MASK                                                      (0x7FF << RTL8390_SDS6_7_XSG1_FRE17_DUMMY_REG17_1505_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FRE17_EEE_RSG_FIB100_OFFSET                                                      (244)
  #define RTL8390_SDS6_7_XSG1_FRE17_EEE_RSG_FIB100_MASK                                                        (0x1 << RTL8390_SDS6_7_XSG1_FRE17_EEE_RSG_FIB100_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FRE17_EEE_STD_FIB100_OFFSET                                                      (243)
  #define RTL8390_SDS6_7_XSG1_FRE17_EEE_STD_FIB100_MASK                                                        (0x1 << RTL8390_SDS6_7_XSG1_FRE17_EEE_STD_FIB100_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FRE17_C1_PWRSAV_EN_FIB100_OFFSET                                                 (242)
  #define RTL8390_SDS6_7_XSG1_FRE17_C1_PWRSAV_EN_FIB100_MASK                                                   (0x1 << RTL8390_SDS6_7_XSG1_FRE17_C1_PWRSAV_EN_FIB100_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FRE17_C2_PWRSAV_EN_FIB100_OFFSET                                                 (241)
  #define RTL8390_SDS6_7_XSG1_FRE17_C2_PWRSAV_EN_FIB100_MASK                                                   (0x1 << RTL8390_SDS6_7_XSG1_FRE17_C2_PWRSAV_EN_FIB100_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FRE17_EEE_QUIET_FIB100_OFFSET                                                    (240)
  #define RTL8390_SDS6_7_XSG1_FRE17_EEE_QUIET_FIB100_MASK                                                      (0x1 << RTL8390_SDS6_7_XSG1_FRE17_EEE_QUIET_FIB100_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FRE16_DUMMY_REG16_15_OFFSET                                                      (239)
  #define RTL8390_SDS6_7_XSG1_FRE16_DUMMY_REG16_15_MASK                                                        (0x1 << RTL8390_SDS6_7_XSG1_FRE16_DUMMY_REG16_15_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FRE16_EEE_RSG_FIB1G_OFFSET                                                       (238)
  #define RTL8390_SDS6_7_XSG1_FRE16_EEE_RSG_FIB1G_MASK                                                         (0x1 << RTL8390_SDS6_7_XSG1_FRE16_EEE_RSG_FIB1G_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FRE16_EEE_STD_FIB1G_OFFSET                                                       (237)
  #define RTL8390_SDS6_7_XSG1_FRE16_EEE_STD_FIB1G_MASK                                                         (0x1 << RTL8390_SDS6_7_XSG1_FRE16_EEE_STD_FIB1G_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FRE16_C1_PWRSAV_EN_FIB1G_OFFSET                                                  (236)
  #define RTL8390_SDS6_7_XSG1_FRE16_C1_PWRSAV_EN_FIB1G_MASK                                                    (0x1 << RTL8390_SDS6_7_XSG1_FRE16_C1_PWRSAV_EN_FIB1G_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FRE16_C2_PWRSAV_EN_FIB1G_OFFSET                                                  (235)
  #define RTL8390_SDS6_7_XSG1_FRE16_C2_PWRSAV_EN_FIB1G_MASK                                                    (0x1 << RTL8390_SDS6_7_XSG1_FRE16_C2_PWRSAV_EN_FIB1G_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FRE16_EEE_QUIET_FIB1G_OFFSET                                                     (234)
  #define RTL8390_SDS6_7_XSG1_FRE16_EEE_QUIET_FIB1G_MASK                                                       (0x1 << RTL8390_SDS6_7_XSG1_FRE16_EEE_QUIET_FIB1G_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FRE16_EEE_RSG_QSGP_OFFSET                                                        (233)
  #define RTL8390_SDS6_7_XSG1_FRE16_EEE_RSG_QSGP_MASK                                                          (0x1 << RTL8390_SDS6_7_XSG1_FRE16_EEE_RSG_QSGP_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FRE16_EEE_STD_QSGP_OFFSET                                                        (232)
  #define RTL8390_SDS6_7_XSG1_FRE16_EEE_STD_QSGP_MASK                                                          (0x1 << RTL8390_SDS6_7_XSG1_FRE16_EEE_STD_QSGP_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FRE16_C1_PWRSAV_EN_QSGP_OFFSET                                                   (231)
  #define RTL8390_SDS6_7_XSG1_FRE16_C1_PWRSAV_EN_QSGP_MASK                                                     (0x1 << RTL8390_SDS6_7_XSG1_FRE16_C1_PWRSAV_EN_QSGP_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FRE16_C2_PWRSAV_EN_QSGP_OFFSET                                                   (230)
  #define RTL8390_SDS6_7_XSG1_FRE16_C2_PWRSAV_EN_QSGP_MASK                                                     (0x1 << RTL8390_SDS6_7_XSG1_FRE16_C2_PWRSAV_EN_QSGP_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FRE16_EEE_QUIET_QSGP_OFFSET                                                      (229)
  #define RTL8390_SDS6_7_XSG1_FRE16_EEE_QUIET_QSGP_MASK                                                        (0x1 << RTL8390_SDS6_7_XSG1_FRE16_EEE_QUIET_QSGP_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FRE16_EEE_RSG_RSGP_OFFSET                                                        (228)
  #define RTL8390_SDS6_7_XSG1_FRE16_EEE_RSG_RSGP_MASK                                                          (0x1 << RTL8390_SDS6_7_XSG1_FRE16_EEE_RSG_RSGP_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FRE16_EEE_STD_RSGP_OFFSET                                                        (227)
  #define RTL8390_SDS6_7_XSG1_FRE16_EEE_STD_RSGP_MASK                                                          (0x1 << RTL8390_SDS6_7_XSG1_FRE16_EEE_STD_RSGP_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FRE16_C1_PWRSAV_EN_RSGP_OFFSET                                                   (226)
  #define RTL8390_SDS6_7_XSG1_FRE16_C1_PWRSAV_EN_RSGP_MASK                                                     (0x1 << RTL8390_SDS6_7_XSG1_FRE16_C1_PWRSAV_EN_RSGP_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FRE16_C2_PWRSAV_EN_RSGP_OFFSET                                                   (225)
  #define RTL8390_SDS6_7_XSG1_FRE16_C2_PWRSAV_EN_RSGP_MASK                                                     (0x1 << RTL8390_SDS6_7_XSG1_FRE16_C2_PWRSAV_EN_RSGP_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FRE16_EEE_QUIET_RSGP_OFFSET                                                      (224)
  #define RTL8390_SDS6_7_XSG1_FRE16_EEE_QUIET_RSGP_MASK                                                        (0x1 << RTL8390_SDS6_7_XSG1_FRE16_EEE_QUIET_RSGP_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FRE19_CFG_TX_MODE_OFFSET                                                         (222)
  #define RTL8390_SDS6_7_XSG1_FRE19_CFG_TX_MODE_MASK                                                           (0x3 << RTL8390_SDS6_7_XSG1_FRE19_CFG_TX_MODE_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FRE19_DET_IDLE32_DIS_OFFSET                                                      (221)
  #define RTL8390_SDS6_7_XSG1_FRE19_DET_IDLE32_DIS_MASK                                                        (0x1 << RTL8390_SDS6_7_XSG1_FRE19_DET_IDLE32_DIS_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FRE19_DET_CG_DIS_OFFSET                                                          (220)
  #define RTL8390_SDS6_7_XSG1_FRE19_DET_CG_DIS_MASK                                                            (0x1 << RTL8390_SDS6_7_XSG1_FRE19_DET_CG_DIS_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FRE19_CFG_LINK_OK_SEL_OFFSET                                                     (219)
  #define RTL8390_SDS6_7_XSG1_FRE19_CFG_LINK_OK_SEL_MASK                                                       (0x1 << RTL8390_SDS6_7_XSG1_FRE19_CFG_LINK_OK_SEL_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FRE19_RX_TS_TIMER_OFFSET                                                         (217)
  #define RTL8390_SDS6_7_XSG1_FRE19_RX_TS_TIMER_MASK                                                           (0x3 << RTL8390_SDS6_7_XSG1_FRE19_RX_TS_TIMER_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FRE19_RX_WF_TIMER_OFFSET                                                         (214)
  #define RTL8390_SDS6_7_XSG1_FRE19_RX_WF_TIMER_MASK                                                           (0x7 << RTL8390_SDS6_7_XSG1_FRE19_RX_WF_TIMER_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FRE19_RX_TW_TIMER_OFFSET                                                         (211)
  #define RTL8390_SDS6_7_XSG1_FRE19_RX_TW_TIMER_MASK                                                           (0x7 << RTL8390_SDS6_7_XSG1_FRE19_RX_TW_TIMER_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FRE19_RX_TQ_TIMER_OFFSET                                                         (208)
  #define RTL8390_SDS6_7_XSG1_FRE19_RX_TQ_TIMER_MASK                                                           (0x7 << RTL8390_SDS6_7_XSG1_FRE19_RX_TQ_TIMER_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FRE18_DUMMY_REG18_1509_OFFSET                                                    (201)
  #define RTL8390_SDS6_7_XSG1_FRE18_DUMMY_REG18_1509_MASK                                                      (0x7F << RTL8390_SDS6_7_XSG1_FRE18_DUMMY_REG18_1509_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FRE18_TX_TR_TIMER_OFFSET                                                         (198)
  #define RTL8390_SDS6_7_XSG1_FRE18_TX_TR_TIMER_MASK                                                           (0x7 << RTL8390_SDS6_7_XSG1_FRE18_TX_TR_TIMER_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FRE18_TX_TQ_TIMER_OFFSET                                                         (195)
  #define RTL8390_SDS6_7_XSG1_FRE18_TX_TQ_TIMER_MASK                                                           (0x7 << RTL8390_SDS6_7_XSG1_FRE18_TX_TQ_TIMER_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FRE18_TX_TS_TIMER_OFFSET                                                         (192)
  #define RTL8390_SDS6_7_XSG1_FRE18_TX_TS_TIMER_MASK                                                           (0x7 << RTL8390_SDS6_7_XSG1_FRE18_TX_TS_TIMER_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FRE21_DUMMY_REG21_1513_OFFSET                                                    (189)
  #define RTL8390_SDS6_7_XSG1_FRE21_DUMMY_REG21_1513_MASK                                                      (0x7 << RTL8390_SDS6_7_XSG1_FRE21_DUMMY_REG21_1513_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FRE21_DUMMY_REG21_1204_OFFSET                                                    (180)
  #define RTL8390_SDS6_7_XSG1_FRE21_DUMMY_REG21_1204_MASK                                                      (0x1FF << RTL8390_SDS6_7_XSG1_FRE21_DUMMY_REG21_1204_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FRE21_DUMMY_REG21_0300_OFFSET                                                    (176)
  #define RTL8390_SDS6_7_XSG1_FRE21_DUMMY_REG21_0300_MASK                                                      (0xF << RTL8390_SDS6_7_XSG1_FRE21_DUMMY_REG21_0300_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FRE20_CFG_SFD_SEL_OFFSET                                                         (175)
  #define RTL8390_SDS6_7_XSG1_FRE20_CFG_SFD_SEL_MASK                                                           (0x1 << RTL8390_SDS6_7_XSG1_FRE20_CFG_SFD_SEL_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FRE20_CFG_IDLE_SEL_OFFSET                                                        (174)
  #define RTL8390_SDS6_7_XSG1_FRE20_CFG_IDLE_SEL_MASK                                                          (0x1 << RTL8390_SDS6_7_XSG1_FRE20_CFG_IDLE_SEL_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FRE20_CFG_CG_SEL_OFFSET                                                          (173)
  #define RTL8390_SDS6_7_XSG1_FRE20_CFG_CG_SEL_MASK                                                            (0x1 << RTL8390_SDS6_7_XSG1_FRE20_CFG_CG_SEL_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FRE20_CFG_IDLE32_CNT_OFFSET                                                      (168)
  #define RTL8390_SDS6_7_XSG1_FRE20_CFG_IDLE32_CNT_MASK                                                        (0x1F << RTL8390_SDS6_7_XSG1_FRE20_CFG_IDLE32_CNT_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FRE20_CFG_IDLE_CNT_OFFSET                                                        (164)
  #define RTL8390_SDS6_7_XSG1_FRE20_CFG_IDLE_CNT_MASK                                                          (0xF << RTL8390_SDS6_7_XSG1_FRE20_CFG_IDLE_CNT_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FRE20_CFG_CG_CNT_OFFSET                                                          (160)
  #define RTL8390_SDS6_7_XSG1_FRE20_CFG_CG_CNT_MASK                                                            (0xF << RTL8390_SDS6_7_XSG1_FRE20_CFG_CG_CNT_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FRE23_DUMMY_REG23_1508_OFFSET                                                    (152)
  #define RTL8390_SDS6_7_XSG1_FRE23_DUMMY_REG23_1508_MASK                                                      (0xFF << RTL8390_SDS6_7_XSG1_FRE23_DUMMY_REG23_1508_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FRE23_CFG_SILENT_PROB_SEL_OFFSET                                                 (148)
  #define RTL8390_SDS6_7_XSG1_FRE23_CFG_SILENT_PROB_SEL_MASK                                                   (0xF << RTL8390_SDS6_7_XSG1_FRE23_CFG_SILENT_PROB_SEL_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FRE23_CFG_LINK_SEL_OFFSET                                                        (147)
  #define RTL8390_SDS6_7_XSG1_FRE23_CFG_LINK_SEL_MASK                                                          (0x1 << RTL8390_SDS6_7_XSG1_FRE23_CFG_LINK_SEL_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FRE23_DUMMY_REG23_0200_OFFSET                                                    (144)
  #define RTL8390_SDS6_7_XSG1_FRE23_DUMMY_REG23_0200_MASK                                                      (0x7 << RTL8390_SDS6_7_XSG1_FRE23_DUMMY_REG23_0200_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FRE22_CFG_EPON_INTEN_OFFSET                                                      (143)
  #define RTL8390_SDS6_7_XSG1_FRE22_CFG_EPON_INTEN_MASK                                                        (0x1 << RTL8390_SDS6_7_XSG1_FRE22_CFG_EPON_INTEN_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FRE22_CFG_LINK_INTEN_OFFSET                                                      (142)
  #define RTL8390_SDS6_7_XSG1_FRE22_CFG_LINK_INTEN_MASK                                                        (0x1 << RTL8390_SDS6_7_XSG1_FRE22_CFG_LINK_INTEN_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FRE22_DUMMY_REG22_1302_OFFSET                                                    (130)
  #define RTL8390_SDS6_7_XSG1_FRE22_DUMMY_REG22_1302_MASK                                                      (0xFFF << RTL8390_SDS6_7_XSG1_FRE22_DUMMY_REG22_1302_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FRE22_DET_EPON_INT_OFFSET                                                        (129)
  #define RTL8390_SDS6_7_XSG1_FRE22_DET_EPON_INT_MASK                                                          (0x1 << RTL8390_SDS6_7_XSG1_FRE22_DET_EPON_INT_OFFSET)
  #define RTL8390_SDS6_7_XSG1_FRE22_SDS_LINK_INT_OFFSET                                                        (128)
  #define RTL8390_SDS6_7_XSG1_FRE22_SDS_LINK_INT_MASK                                                          (0x1 << RTL8390_SDS6_7_XSG1_FRE22_SDS_LINK_INT_OFFSET)

#define RTL8390_SDS6_7_ANA_RG_EXT_ADDR                                                                         (0xAF00)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CMU_ICP_SEL_OFFSET                                                  (2044)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CMU_ICP_SEL_MASK                                                    (0xF << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CMU_ICP_SEL_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CMU_VCP_SEL_OFFSET                                                  (2043)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CMU_VCP_SEL_MASK                                                    (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CMU_VCP_SEL_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_ISTANK_SEL_HS_OFFSET                                                (2041)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_ISTANK_SEL_HS_MASK                                                  (0x3 << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_ISTANK_SEL_HS_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_ISTANK_SEL_LS_OFFSET                                                (2039)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_ISTANK_SEL_LS_MASK                                                  (0x3 << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_ISTANK_SEL_LS_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_LCBIAS_LPF_EN_OFFSET                                                (2038)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_LCBIAS_LPF_EN_MASK                                                  (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_LCBIAS_LPF_EN_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_LCVCO_HSMODE_OFFSET                                                 (2037)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_LCVCO_HSMODE_MASK                                                   (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_LCVCO_HSMODE_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CMU_SEL_CP_OFFSET                                                   (2035)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CMU_SEL_CP_MASK                                                     (0x3 << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CMU_SEL_CP_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CMU_SEL_R_OFFSET                                                    (2032)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CMU_SEL_R_MASK                                                      (0x7 << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CMU_SEL_R_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_DUMMY_RG00_1500_OFFSET                                                  (2016)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_DUMMY_RG00_1500_MASK                                                    (0xFFFF << RTL8390_SDS6_7_ANA_RG_EXT_S0_DUMMY_RG00_1500_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CMU_SELPREDIV_OFFSET                                                (2014)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CMU_SELPREDIV_MASK                                                  (0x3 << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CMU_SELPREDIV_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CMU_INJ_MODE_SEL_OFFSET                                             (2013)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CMU_INJ_MODE_SEL_MASK                                               (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CMU_INJ_MODE_SEL_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_LOCKDET_REF_DIV_SEL_OFFSET                                          (2012)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_LOCKDET_REF_DIV_SEL_MASK                                            (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_LOCKDET_REF_DIV_SEL_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CMU_SEL_CSM_OFFSET                                                  (2010)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CMU_SEL_CSM_MASK                                                    (0x3 << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CMU_SEL_CSM_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_VI_SEL_OFFSET                                                       (2007)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_VI_SEL_MASK                                                         (0x7 << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_VI_SEL_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CKLC_SEL_OFFSET                                                     (2006)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CKLC_SEL_MASK                                                       (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CKLC_SEL_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CMU_EN_WD_OFFSET                                                    (2005)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CMU_EN_WD_MASK                                                      (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CMU_EN_WD_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CMU_CLKRDY_OFFSET                                                   (2003)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CMU_CLKRDY_MASK                                                     (0x3 << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CMU_CLKRDY_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_TIME0_CK_OFFSET                                                     (2000)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_TIME0_CK_MASK                                                       (0x7 << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_TIME0_CK_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_LCVCO_TR_OFFSET                                                     (1995)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_LCVCO_TR_MASK                                                       (0x1F << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_LCVCO_TR_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CMU_LOOP_DIVN_OFFSET                                                (1990)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CMU_LOOP_DIVN_MASK                                                  (0x1F << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CMU_LOOP_DIVN_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CMU_LOOP_DIV4_OFFSET                                                (1988)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CMU_LOOP_DIV4_MASK                                                  (0x3 << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CMU_LOOP_DIV4_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_VSEL_LREG_OFFSET                                                    (1985)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_VSEL_LREG_MASK                                                      (0x7 << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_VSEL_LREG_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_TESTEN_OFFSET                                                       (1984)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_TESTEN_MASK                                                         (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_TESTEN_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_DIVIDE_NUM_OFFSET                                                   (1978)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_DIVIDE_NUM_MASK                                                     (0x3F << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_DIVIDE_NUM_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_LOCK_UP_LIMIT_OFFSET                                                (1968)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_LOCK_UP_LIMIT_MASK                                                  (0x3FF << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_LOCK_UP_LIMIT_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_TIME2_RST_WIDTH_OFFSET                                              (1966)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_TIME2_RST_WIDTH_MASK                                                (0x3 << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_TIME2_RST_WIDTH_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CMU_AUTO_K_OFFSET                                                   (1965)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CMU_AUTO_K_MASK                                                     (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CMU_AUTO_K_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_AUTO_MODE_OFFSET                                                    (1964)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_AUTO_MODE_MASK                                                      (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_AUTO_MODE_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CALIB_MANUAL_OFFSET                                                 (1963)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CALIB_MANUAL_MASK                                                   (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CALIB_MANUAL_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CALIB_TIME_OFFSET                                                   (1960)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CALIB_TIME_MASK                                                     (0x7 << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CALIB_TIME_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CP_EN_MANUAL_OFFSET                                                 (1959)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CP_EN_MANUAL_MASK                                                   (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CP_EN_MANUAL_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CP_TIME_OFFSET                                                      (1956)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CP_TIME_MASK                                                        (0x7 << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CP_TIME_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CMU_DM_0__OFFSET                                                    (1955)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CMU_DM_0__MASK                                                      (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CMU_DM_0__OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_INIT_TIME_OFFSET                                                    (1952)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_INIT_TIME_MASK                                                      (0x7 << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_INIT_TIME_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CLKOUT_D_OFFSET                                                     (1949)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CLKOUT_D_MASK                                                       (0x7 << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CLKOUT_D_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CLKOUT_EN_OFFSET                                                    (1947)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CLKOUT_EN_MASK                                                      (0x3 << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CLKOUT_EN_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CMU_DM_1__OFFSET                                                    (1946)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CMU_DM_1__MASK                                                      (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CMU_DM_1__OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_BG_OFFSET                                                           (1944)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_BG_MASK                                                             (0x3 << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_BG_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_IB_CENTER_FILTER_OFFSET                                             (1943)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_IB_CENTER_FILTER_MASK                                               (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_IB_CENTER_FILTER_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_IB_LANE_FILTER_OFFSET                                               (1942)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_IB_LANE_FILTER_MASK                                                 (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_IB_LANE_FILTER_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_IBRX_BOOSTER_OFFSET                                                 (1941)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_IBRX_BOOSTER_MASK                                                   (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_IBRX_BOOSTER_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_IBTX_BOOSTER_OFFSET                                                 (1940)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_IBTX_BOOSTER_MASK                                                   (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_IBTX_BOOSTER_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_IBRXSEL_OFFSET                                                      (1938)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_IBRXSEL_MASK                                                        (0x3 << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_IBRXSEL_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_IBTXSEL_OFFSET                                                      (1936)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_IBTXSEL_MASK                                                        (0x3 << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_IBTXSEL_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_FLD_DSEL_OFFSET                                                     (1935)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_FLD_DSEL_MASK                                                       (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_FLD_DSEL_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CMU_VCO_COARSE_OFFSET                                               (1930)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CMU_VCO_COARSE_MASK                                                 (0x1F << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CMU_VCO_COARSE_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_LOCK_DN_LIMIT_OFFSET                                                (1920)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_LOCK_DN_LIMIT_MASK                                                  (0x3FF << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_LOCK_DN_LIMIT_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_OOBS_CALI_OFFSET                                                    (1918)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_OOBS_CALI_MASK                                                      (0x3 << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_OOBS_CALI_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_OOBS_CALSEL_OFFSET                                                  (1917)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_OOBS_CALSEL_MASK                                                    (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_OOBS_CALSEL_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_OOBS_CKSEL_OFFSET                                                   (1916)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_OOBS_CKSEL_MASK                                                     (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_OOBS_CKSEL_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_OOBS_FORCECAL_OFFSET                                                (1915)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_OOBS_FORCECAL_MASK                                                  (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_OOBS_FORCECAL_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_OOBS_FREQSEL_OFFSET                                                 (1914)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_OOBS_FREQSEL_MASK                                                   (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_OOBS_FREQSEL_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_OOBS_NSQDLY_OFFSET                                                  (1913)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_OOBS_NSQDLY_MASK                                                    (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_OOBS_NSQDLY_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_OOBS_RXIDLE_MANUAL_OFFSET                                           (1912)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_OOBS_RXIDLE_MANUAL_MASK                                             (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_OOBS_RXIDLE_MANUAL_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_OOBS_SEL_OFFSET                                                     (1911)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_OOBS_SEL_MASK                                                       (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_OOBS_SEL_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_OOBS_SEN_OFFSET                                                     (1906)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_OOBS_SEN_MASK                                                       (0x1F << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_OOBS_SEN_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_OOBS_VCM_OFFSET                                                     (1904)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_OOBS_VCM_MASK                                                       (0x3 << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_OOBS_VCM_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_Z0_NADJR_OFFSET                                                     (1900)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_Z0_NADJR_MASK                                                       (0xF << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_Z0_NADJR_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_Z0_NAUTO_K_OFFSET                                                   (1899)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_Z0_NAUTO_K_MASK                                                     (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_Z0_NAUTO_K_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_Z0_PADJR_OFFSET                                                     (1895)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_Z0_PADJR_MASK                                                       (0xF << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_Z0_PADJR_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_Z0_PAUTO_K_OFFSET                                                   (1894)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_Z0_PAUTO_K_MASK                                                     (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_Z0_PAUTO_K_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_Z0_TUNE_OFFSET                                                      (1893)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_Z0_TUNE_MASK                                                        (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_Z0_TUNE_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_Z0_TEST_OFFSET                                                      (1892)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_Z0_TEST_MASK                                                        (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_Z0_TEST_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_GLB_DM_OFFSET                                                       (1888)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_GLB_DM_MASK                                                         (0xF << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_GLB_DM_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CDR_KD_OFFSET                                                       (1791)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CDR_KD_MASK                                                         (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CDR_KD_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CDR_KI_OFFSET                                                       (1788)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CDR_KI_MASK                                                         (0x7 << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CDR_KI_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CDR_KP1_OFFSET                                                      (1785)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CDR_KP1_MASK                                                        (0x7 << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CDR_KP1_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CDR_KP2_OFFSET                                                      (1782)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CDR_KP2_MASK                                                        (0x7 << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CDR_KP2_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CDR_PWR_DWN_EN_OFFSET                                               (1781)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CDR_PWR_DWN_EN_MASK                                                 (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CDR_PWR_DWN_EN_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CDR_PWR_DWN_CYCLE_OFFSET                                            (1779)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CDR_PWR_DWN_CYCLE_MASK                                              (0x3 << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CDR_PWR_DWN_CYCLE_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CDR_DATA_ORDER_OFFSET                                               (1778)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CDR_DATA_ORDER_MASK                                                 (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CDR_DATA_ORDER_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CDR_SEL_TESTOUT_OFFSET                                              (1776)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CDR_SEL_TESTOUT_MASK                                                (0x3 << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CDR_SEL_TESTOUT_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CDR_BYPASS_SDM_INT_OFFSET                                           (1775)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CDR_BYPASS_SDM_INT_MASK                                             (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CDR_BYPASS_SDM_INT_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CDR_EN_LPF_MANUAL_OFFSET                                            (1774)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CDR_EN_LPF_MANUAL_MASK                                              (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CDR_EN_LPF_MANUAL_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CDR_INT_INIT_OFFSET                                                 (1760)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CDR_INT_INIT_MASK                                                   (0x3FFF << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CDR_INT_INIT_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CDR_ST_M_VALUE_OFFSET                                               (1755)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CDR_ST_M_VALUE_MASK                                                 (0x1F << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CDR_ST_M_VALUE_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CDR_PI_M_MODE_OFFSET                                                (1754)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CDR_PI_M_MODE_MASK                                                  (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CDR_PI_M_MODE_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CDR_RESET_MANUAL_OFFSET                                             (1753)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CDR_RESET_MANUAL_MASK                                               (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CDR_RESET_MANUAL_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CDR_RESET_SEL_OFFSET                                                (1752)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CDR_RESET_SEL_MASK                                                  (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CDR_RESET_SEL_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CDR_DM_OFFSET                                                       (1744)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CDR_DM_MASK                                                         (0xFF << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CDR_DM_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CDR_ACC2_MANUAL_OFFSET                                              (1743)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CDR_ACC2_MANUAL_MASK                                                (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CDR_ACC2_MANUAL_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CDR_ACC2_PERIOD_OFFSET                                              (1733)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CDR_ACC2_PERIOD_MASK                                                (0x3FF << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CDR_ACC2_PERIOD_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CDR_SQU_TRI_OFFSET                                                  (1732)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CDR_SQU_TRI_MASK                                                    (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CDR_SQU_TRI_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CDR_EN_M_VALUE_OFFSET                                               (1728)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CDR_EN_M_VALUE_MASK                                                 (0xF << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_CDR_EN_M_VALUE_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_RX_EQ_IN_OFFSET                                                     (1721)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_RX_EQ_IN_MASK                                                       (0x7F << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_RX_EQ_IN_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_RX_IDLE_SPD_OFFSET                                                  (1720)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_RX_IDLE_SPD_MASK                                                    (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_RX_IDLE_SPD_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_RX_IQDSEL_OFFSET                                                    (1719)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_RX_IQDSEL_MASK                                                      (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_RX_IQDSEL_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_RX_OFFSET_ADJR_OFFSET                                               (1715)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_RX_OFFSET_ADJR_MASK                                                 (0xF << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_RX_OFFSET_ADJR_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_RX_OFFSET_AUTO_K_OFFSET                                             (1714)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_RX_OFFSET_AUTO_K_MASK                                               (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_RX_OFFSET_AUTO_K_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_RX_OFFSET_RANGE_OFFSET                                              (1712)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_RX_OFFSET_RANGE_MASK                                                (0x3 << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_RX_OFFSET_RANGE_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_EN_CLKREQ_OFFSET                                                    (1711)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_EN_CLKREQ_MASK                                                      (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_EN_CLKREQ_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_EN_SATA_OFFSET                                                      (1710)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_EN_SATA_MASK                                                        (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_EN_SATA_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_RXDSEL_OFFSET                                                       (1708)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_RXDSEL_MASK                                                         (0x3 << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_RXDSEL_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_RX_DCVS_SEL_OFFSET                                                  (1707)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_RX_DCVS_SEL_MASK                                                    (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_RX_DCVS_SEL_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_RX_EN_KOFFSET_OFFSET                                                (1706)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_RX_EN_KOFFSET_MASK                                                  (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_RX_EN_KOFFSET_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_RX_EN_SELF_OFFSET                                                   (1705)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_RX_EN_SELF_MASK                                                     (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_RX_EN_SELF_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_RX_EN_TEST_OFFSET                                                   (1704)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_RX_EN_TEST_MASK                                                     (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_RX_EN_TEST_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_RX_EQ2SEL_OFFSET                                                    (1702)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_RX_EQ2SEL_MASK                                                      (0x3 << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_RX_EQ2SEL_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_RX_EQ_EN_SLICER_OFFSET                                              (1701)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_RX_EQ_EN_SLICER_MASK                                                (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_RX_EQ_EN_SLICER_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_RX_EQ_GAIN_OFFSET                                                   (1699)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_RX_EQ_GAIN_MASK                                                     (0x3 << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_RX_EQ_GAIN_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_RX_EQ_HOLD_OFFSET                                                   (1698)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_RX_EQ_HOLD_MASK                                                     (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_RX_EQ_HOLD_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_RX_EQ_SELREG_OFFSET                                                 (1697)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_RX_EQ_SELREG_MASK                                                   (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_RX_EQ_SELREG_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_RX_FORCERUN_OFFSET                                                  (1696)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_RX_FORCERUN_MASK                                                    (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_RX_FORCERUN_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_RX_TIMER_LPF_OFFSET                                                 (1691)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_RX_TIMER_LPF_MASK                                                   (0x1F << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_RX_TIMER_LPF_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_SPDSEL_OFFSET                                                       (1689)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_SPDSEL_MASK                                                         (0x3 << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_SPDSEL_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_125M_MODE_OFFSET                                                    (1688)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_125M_MODE_MASK                                                      (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_125M_MODE_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_RX_DM_OFFSET                                                        (1680)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_RX_DM_MASK                                                          (0xFF << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_RX_DM_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_OFFSET_DIG_EN_OFFSET                                                (1679)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_OFFSET_DIG_EN_MASK                                                  (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_OFFSET_DIG_EN_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_RX_PIENSEL_OFFSET                                                   (1678)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_RX_PIENSEL_MASK                                                     (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_RX_PIENSEL_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_RX_PSAVE_SEL_OFFSET                                                 (1677)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_RX_PSAVE_SEL_MASK                                                   (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_RX_PSAVE_SEL_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_RX_PS_AFE_OFFSET                                                    (1676)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_RX_PS_AFE_MASK                                                      (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_RX_PS_AFE_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_RX_SEL_RXIDLE_OFFSET                                                (1675)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_RX_SEL_RXIDLE_MASK                                                  (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_RX_SEL_RXIDLE_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_RX_D2S_SEL_OFFSET                                                   (1674)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_RX_D2S_SEL_MASK                                                     (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_RX_D2S_SEL_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_RX_TIMER_BER_OFFSET                                                 (1669)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_RX_TIMER_BER_MASK                                                   (0x1F << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_RX_TIMER_BER_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_RX_TIMER_EQ_OFFSET                                                  (1664)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_RX_TIMER_EQ_MASK                                                    (0x1F << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_RX_TIMER_EQ_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_TX_DRV_DAC_DAT_OFFSET                                               (1660)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_TX_DRV_DAC_DAT_MASK                                                 (0xF << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_TX_DRV_DAC_DAT_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_TX_DRV_DAC_POST1_OFFSET                                             (1656)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_TX_DRV_DAC_POST1_MASK                                               (0xF << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_TX_DRV_DAC_POST1_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_TX_DRV_DAC_POST0_OFFSET                                             (1652)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_TX_DRV_DAC_POST0_MASK                                               (0xF << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_TX_DRV_DAC_POST0_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_TX_SWING_OFFSET                                                     (1650)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_TX_SWING_MASK                                                       (0x3 << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_TX_SWING_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_TX_DLY_OFFSET                                                       (1648)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_TX_DLY_MASK                                                         (0x3 << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_TX_DLY_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_TX_VREF_CTRL_OFFSET                                                 (1645)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_TX_VREF_CTRL_MASK                                                   (0x7 << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_TX_VREF_CTRL_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_TX_VCM_CTRL_OFFSET                                                  (1642)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_TX_VCM_CTRL_MASK                                                    (0x7 << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_TX_VCM_CTRL_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_TX_EN_EMPHASE_OFFSET                                                (1632)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_TX_EN_EMPHASE_MASK                                                  (0x3FF << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_TX_EN_EMPHASE_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_DUMMY_RG21_1500_OFFSET                                                  (1520)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_DUMMY_RG21_1500_MASK                                                    (0xFFFF << RTL8390_SDS6_7_ANA_RG_EXT_S0_DUMMY_RG21_1500_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_TX_BEAEN_OFFSET                                                     (1519)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_TX_BEAEN_MASK                                                       (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_TX_BEAEN_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_FORCE_RCVDET_OFFSET                                                 (1518)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_FORCE_RCVDET_MASK                                                   (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_FORCE_RCVDET_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_TX_EN_VCM_RES_OFFSET                                                (1517)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_TX_EN_VCM_RES_MASK                                                  (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_TX_EN_VCM_RES_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_TX_SEL_CKRD_DUTY_OFFSET                                             (1516)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_TX_SEL_CKRD_DUTY_MASK                                               (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_TX_SEL_CKRD_DUTY_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_TX_SEL_VCM_OFFSET                                                   (1514)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_TX_SEL_VCM_MASK                                                     (0x3 << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_TX_SEL_VCM_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_TX_EN_TEST_OFFSET                                                   (1513)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_TX_EN_TEST_MASK                                                     (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_TX_EN_TEST_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_TX_SWING25_OFFSET                                                   (1512)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_TX_SWING25_MASK                                                     (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_TX_SWING25_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_TX_DM_OFFSET                                                        (1504)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_TX_DM_MASK                                                          (0xFF << RTL8390_SDS6_7_ANA_RG_EXT_S0_REG_TX_DM_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG01_1512_OFFSET                                                  (1020)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG01_1512_MASK                                                    (0xF << RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG01_1512_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG01_11_OFFSET                                                    (1019)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG01_11_MASK                                                      (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG01_11_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG01_1009_OFFSET                                                  (1017)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG01_1009_MASK                                                    (0x3 << RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG01_1009_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG01_1807_OFFSET                                                  (1015)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG01_1807_MASK                                                    (0x3 << RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG01_1807_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG01_06_OFFSET                                                    (1014)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG01_06_MASK                                                      (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG01_06_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG01_05_OFFSET                                                    (1013)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG01_05_MASK                                                      (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG01_05_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG01_0403_OFFSET                                                  (1011)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG01_0403_MASK                                                    (0x3 << RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG01_0403_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG01_0200_OFFSET                                                  (1008)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG01_0200_MASK                                                    (0x7 << RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG01_0200_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG00_1500_OFFSET                                                  (992)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG00_1500_MASK                                                    (0xFFFF << RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG00_1500_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG03_1514_OFFSET                                                  (990)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG03_1514_MASK                                                    (0x3 << RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG03_1514_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG03_13_OFFSET                                                    (989)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG03_13_MASK                                                      (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG03_13_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG03_12_OFFSET                                                    (988)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG03_12_MASK                                                      (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG03_12_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG03_1110_OFFSET                                                  (986)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG03_1110_MASK                                                    (0x3 << RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG03_1110_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG03_0907_OFFSET                                                  (983)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG03_0907_MASK                                                    (0x7 << RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG03_0907_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG03_06_OFFSET                                                    (982)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG03_06_MASK                                                      (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG03_06_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG03_05_OFFSET                                                    (981)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG03_05_MASK                                                      (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG03_05_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG03_0403_OFFSET                                                  (979)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG03_0403_MASK                                                    (0x3 << RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG03_0403_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG03_0200_OFFSET                                                  (976)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG03_0200_MASK                                                    (0x7 << RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG03_0200_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG02_1511_OFFSET                                                  (971)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG02_1511_MASK                                                    (0x1F << RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG02_1511_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG02_1006_OFFSET                                                  (966)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG02_1006_MASK                                                    (0x1F << RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG02_1006_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG02_0504_OFFSET                                                  (964)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG02_0504_MASK                                                    (0x3 << RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG02_0504_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG02_0301_OFFSET                                                  (961)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG02_0301_MASK                                                    (0x7 << RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG02_0301_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG02_00_OFFSET                                                    (960)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG02_00_MASK                                                      (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG02_00_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG05_1510_OFFSET                                                  (954)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG05_1510_MASK                                                    (0x3F << RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG05_1510_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG05_0900_OFFSET                                                  (944)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG05_0900_MASK                                                    (0x3FF << RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG05_0900_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG04_1514_OFFSET                                                  (942)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG04_1514_MASK                                                    (0x3 << RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG04_1514_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG04_13_OFFSET                                                    (941)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG04_13_MASK                                                      (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG04_13_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG04_12_OFFSET                                                    (940)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG04_12_MASK                                                      (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG04_12_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG04_11_OFFSET                                                    (939)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG04_11_MASK                                                      (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG04_11_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG04_1008_OFFSET                                                  (936)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG04_1008_MASK                                                    (0x7 << RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG04_1008_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG04_07_OFFSET                                                    (935)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG04_07_MASK                                                      (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG04_07_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG04_0604_OFFSET                                                  (932)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG04_0604_MASK                                                    (0x7 << RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG04_0604_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG04_03_OFFSET                                                    (931)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG04_03_MASK                                                      (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG04_03_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG04_0200_OFFSET                                                  (928)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG04_0200_MASK                                                    (0x7 << RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG04_0200_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG07_1513_OFFSET                                                  (925)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG07_1513_MASK                                                    (0x7 << RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG07_1513_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG07_1211_OFFSET                                                  (923)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG07_1211_MASK                                                    (0x3 << RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG07_1211_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG07_10_OFFSET                                                    (922)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG07_10_MASK                                                      (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG07_10_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG07_0908_OFFSET                                                  (920)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG07_0908_MASK                                                    (0x3 << RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG07_0908_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG07_07_OFFSET                                                    (919)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG07_07_MASK                                                      (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG07_07_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_IB_LANE_FILTER_OFFSET                                               (918)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_IB_LANE_FILTER_MASK                                                 (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_IB_LANE_FILTER_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_IBRX_BOOSTER_OFFSET                                                 (917)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_IBRX_BOOSTER_MASK                                                   (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_IBRX_BOOSTER_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_IBTX_BOOSTER_OFFSET                                                 (916)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_IBTX_BOOSTER_MASK                                                   (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_IBTX_BOOSTER_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_IBRXSEL_OFFSET                                                      (914)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_IBRXSEL_MASK                                                        (0x3 << RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_IBRXSEL_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_IBTXSEL_OFFSET                                                      (912)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_IBTXSEL_MASK                                                        (0x3 << RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_IBTXSEL_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG06_15_OFFSET                                                    (911)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG06_15_MASK                                                      (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG06_15_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG06_1410_OFFSET                                                  (906)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG06_1410_MASK                                                    (0x1F << RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG06_1410_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG06_0900_OFFSET                                                  (896)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG06_0900_MASK                                                    (0x3FF << RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG06_0900_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_OOBS_CALI_OFFSET                                                    (894)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_OOBS_CALI_MASK                                                      (0x3 << RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_OOBS_CALI_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_OOBS_CALSEL_OFFSET                                                  (893)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_OOBS_CALSEL_MASK                                                    (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_OOBS_CALSEL_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_OOBS_CKSEL_OFFSET                                                   (892)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_OOBS_CKSEL_MASK                                                     (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_OOBS_CKSEL_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_OOBS_FORCECAL_OFFSET                                                (891)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_OOBS_FORCECAL_MASK                                                  (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_OOBS_FORCECAL_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_OOBS_FREQSEL_OFFSET                                                 (890)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_OOBS_FREQSEL_MASK                                                   (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_OOBS_FREQSEL_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_OOBS_NSQDLY_OFFSET                                                  (889)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_OOBS_NSQDLY_MASK                                                    (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_OOBS_NSQDLY_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_OOBS_RXIDLE_MANUAL_OFFSET                                           (888)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_OOBS_RXIDLE_MANUAL_MASK                                             (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_OOBS_RXIDLE_MANUAL_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_OOBS_SEL_OFFSET                                                     (887)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_OOBS_SEL_MASK                                                       (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_OOBS_SEL_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_OOBS_SEN_OFFSET                                                     (882)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_OOBS_SEN_MASK                                                       (0x1F << RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_OOBS_SEN_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_OOBS_VCM_OFFSET                                                     (880)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_OOBS_VCM_MASK                                                       (0x3 << RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_OOBS_VCM_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG08_1512_OFFSET                                                  (876)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG08_1512_MASK                                                    (0xF << RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG08_1512_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG08_11_OFFSET                                                    (875)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG08_11_MASK                                                      (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG08_11_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG08_1007_OFFSET                                                  (871)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG08_1007_MASK                                                    (0xF << RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG08_1007_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG08_06_OFFSET                                                    (870)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG08_06_MASK                                                      (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG08_06_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG08_05_OFFSET                                                    (869)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG08_05_MASK                                                      (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG08_05_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG08_04_OFFSET                                                    (868)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG08_04_MASK                                                      (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG08_04_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG08_0300_OFFSET                                                  (864)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG08_0300_MASK                                                    (0xF << RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG08_0300_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_CDR_KD_OFFSET                                                       (767)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_CDR_KD_MASK                                                         (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_CDR_KD_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_CDR_KI_OFFSET                                                       (764)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_CDR_KI_MASK                                                         (0x7 << RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_CDR_KI_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_CDR_KP1_OFFSET                                                      (761)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_CDR_KP1_MASK                                                        (0x7 << RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_CDR_KP1_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_CDR_KP2_OFFSET                                                      (758)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_CDR_KP2_MASK                                                        (0x7 << RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_CDR_KP2_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_CDR_PWR_DWN_EN_OFFSET                                               (757)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_CDR_PWR_DWN_EN_MASK                                                 (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_CDR_PWR_DWN_EN_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_CDR_PWR_DWN_CYCLE_OFFSET                                            (755)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_CDR_PWR_DWN_CYCLE_MASK                                              (0x3 << RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_CDR_PWR_DWN_CYCLE_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_CDR_DATA_ORDER_OFFSET                                               (754)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_CDR_DATA_ORDER_MASK                                                 (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_CDR_DATA_ORDER_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_CDR_SEL_TESTOUT_OFFSET                                              (752)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_CDR_SEL_TESTOUT_MASK                                                (0x3 << RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_CDR_SEL_TESTOUT_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_CDR_BYPASS_SDM_INT_OFFSET                                           (751)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_CDR_BYPASS_SDM_INT_MASK                                             (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_CDR_BYPASS_SDM_INT_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_CDR_EN_LPF_MANUAL_OFFSET                                            (750)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_CDR_EN_LPF_MANUAL_MASK                                              (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_CDR_EN_LPF_MANUAL_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_CDR_INT_INIT_OFFSET                                                 (736)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_CDR_INT_INIT_MASK                                                   (0x3FFF << RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_CDR_INT_INIT_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_CDR_ST_M_VALUE_OFFSET                                               (731)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_CDR_ST_M_VALUE_MASK                                                 (0x1F << RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_CDR_ST_M_VALUE_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_CDR_PI_M_MODE_OFFSET                                                (730)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_CDR_PI_M_MODE_MASK                                                  (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_CDR_PI_M_MODE_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_CDR_RESET_MANUAL_OFFSET                                             (729)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_CDR_RESET_MANUAL_MASK                                               (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_CDR_RESET_MANUAL_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_CDR_RESET_SEL_OFFSET                                                (728)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_CDR_RESET_SEL_MASK                                                  (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_CDR_RESET_SEL_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG13_0700_OFFSET                                                  (720)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG13_0700_MASK                                                    (0xFF << RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG13_0700_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_CDR_ACC2_MANUAL_OFFSET                                              (719)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_CDR_ACC2_MANUAL_MASK                                                (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_CDR_ACC2_MANUAL_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_CDR_ACC2_PERIOD_OFFSET                                              (709)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_CDR_ACC2_PERIOD_MASK                                                (0x3FF << RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_CDR_ACC2_PERIOD_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_CDR_SQU_TRI_OFFSET                                                  (708)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_CDR_SQU_TRI_MASK                                                    (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_CDR_SQU_TRI_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_CDR_EN_M_VALUE_OFFSET                                               (704)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_CDR_EN_M_VALUE_MASK                                                 (0xF << RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_CDR_EN_M_VALUE_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_RX_EQ_IN_OFFSET                                                     (697)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_RX_EQ_IN_MASK                                                       (0x7F << RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_RX_EQ_IN_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_RX_IDLE_SPD_OFFSET                                                  (696)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_RX_IDLE_SPD_MASK                                                    (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_RX_IDLE_SPD_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_RX_IQDSEL_OFFSET                                                    (695)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_RX_IQDSEL_MASK                                                      (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_RX_IQDSEL_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_RX_OFFSET_ADJR_OFFSET                                               (691)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_RX_OFFSET_ADJR_MASK                                                 (0xF << RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_RX_OFFSET_ADJR_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_RX_OFFSET_AUTO_K_OFFSET                                             (690)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_RX_OFFSET_AUTO_K_MASK                                               (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_RX_OFFSET_AUTO_K_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_RX_OFFSET_RANGE_OFFSET                                              (688)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_RX_OFFSET_RANGE_MASK                                                (0x3 << RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_RX_OFFSET_RANGE_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_EN_CLKREQ_OFFSET                                                    (687)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_EN_CLKREQ_MASK                                                      (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_EN_CLKREQ_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_EN_SATA_OFFSET                                                      (686)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_EN_SATA_MASK                                                        (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_EN_SATA_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_RXDSEL_OFFSET                                                       (684)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_RXDSEL_MASK                                                         (0x3 << RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_RXDSEL_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_RX_DCVS_SEL_OFFSET                                                  (683)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_RX_DCVS_SEL_MASK                                                    (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_RX_DCVS_SEL_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_RX_EN_KOFFSET_OFFSET                                                (682)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_RX_EN_KOFFSET_MASK                                                  (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_RX_EN_KOFFSET_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_RX_EN_SELF_OFFSET                                                   (681)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_RX_EN_SELF_MASK                                                     (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_RX_EN_SELF_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_RX_EN_TEST_OFFSET                                                   (680)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_RX_EN_TEST_MASK                                                     (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_RX_EN_TEST_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_RX_EQ2SEL_OFFSET                                                    (678)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_RX_EQ2SEL_MASK                                                      (0x3 << RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_RX_EQ2SEL_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_RX_EQ_EN_SLICER_OFFSET                                              (677)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_RX_EQ_EN_SLICER_MASK                                                (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_RX_EQ_EN_SLICER_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_RX_EQ_GAIN_OFFSET                                                   (675)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_RX_EQ_GAIN_MASK                                                     (0x3 << RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_RX_EQ_GAIN_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_RX_EQ_HOLD_OFFSET                                                   (674)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_RX_EQ_HOLD_MASK                                                     (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_RX_EQ_HOLD_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_RX_EQ_SELREG_OFFSET                                                 (673)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_RX_EQ_SELREG_MASK                                                   (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_RX_EQ_SELREG_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_RX_FORCERUN_OFFSET                                                  (672)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_RX_FORCERUN_MASK                                                    (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_RX_FORCERUN_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_RX_TIMER_LPF_OFFSET                                                 (667)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_RX_TIMER_LPF_MASK                                                   (0x1F << RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_RX_TIMER_LPF_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_SPDSEL_OFFSET                                                       (665)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_SPDSEL_MASK                                                         (0x3 << RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_SPDSEL_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_125M_MODE_OFFSET                                                    (664)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_125M_MODE_MASK                                                      (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_125M_MODE_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG17_0700_OFFSET                                                  (656)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG17_0700_MASK                                                    (0xFF << RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG17_0700_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_OFFSET_DIG_EN_OFFSET                                                (655)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_OFFSET_DIG_EN_MASK                                                  (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_OFFSET_DIG_EN_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_RX_PIENSEL_OFFSET                                                   (654)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_RX_PIENSEL_MASK                                                     (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_RX_PIENSEL_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_RX_PSAVE_SEL_OFFSET                                                 (653)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_RX_PSAVE_SEL_MASK                                                   (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_RX_PSAVE_SEL_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_RX_PS_AFE_OFFSET                                                    (652)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_RX_PS_AFE_MASK                                                      (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_RX_PS_AFE_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_RX_SEL_RXIDLE_OFFSET                                                (651)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_RX_SEL_RXIDLE_MASK                                                  (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_RX_SEL_RXIDLE_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_RX_D2S_SEL_OFFSET                                                   (650)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_RX_D2S_SEL_MASK                                                     (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_RX_D2S_SEL_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_RX_TIMER_BER_OFFSET                                                 (645)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_RX_TIMER_BER_MASK                                                   (0x1F << RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_RX_TIMER_BER_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_RX_TIMER_EQ_OFFSET                                                  (640)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_RX_TIMER_EQ_MASK                                                    (0x1F << RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_RX_TIMER_EQ_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_TX_DRV_DAC_DAT_OFFSET                                               (636)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_TX_DRV_DAC_DAT_MASK                                                 (0xF << RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_TX_DRV_DAC_DAT_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_TX_DRV_DAC_POST1_OFFSET                                             (632)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_TX_DRV_DAC_POST1_MASK                                               (0xF << RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_TX_DRV_DAC_POST1_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_TX_DRV_DAC_POST0_OFFSET                                             (628)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_TX_DRV_DAC_POST0_MASK                                               (0xF << RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_TX_DRV_DAC_POST0_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_TX_SWING_OFFSET                                                     (626)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_TX_SWING_MASK                                                       (0x3 << RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_TX_SWING_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_TX_DLY_OFFSET                                                       (624)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_TX_DLY_MASK                                                         (0x3 << RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_TX_DLY_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_TX_VREF_CTRL_OFFSET                                                 (621)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_TX_VREF_CTRL_MASK                                                   (0x7 << RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_TX_VREF_CTRL_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_TX_VCM_CTRL_OFFSET                                                  (618)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_TX_VCM_CTRL_MASK                                                    (0x7 << RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_TX_VCM_CTRL_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_TX_EN_EMPHASE_OFFSET                                                (608)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_TX_EN_EMPHASE_MASK                                                  (0x3FF << RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_TX_EN_EMPHASE_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG21_1500_OFFSET                                                  (496)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG21_1500_MASK                                                    (0xFFFF << RTL8390_SDS6_7_ANA_RG_EXT_S1_DUMMY_RG21_1500_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_TX_BEAEN_OFFSET                                                     (495)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_TX_BEAEN_MASK                                                       (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_TX_BEAEN_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_FORCE_RCVDET_OFFSET                                                 (494)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_FORCE_RCVDET_MASK                                                   (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_FORCE_RCVDET_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_TX_EN_VCM_RES_OFFSET                                                (493)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_TX_EN_VCM_RES_MASK                                                  (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_TX_EN_VCM_RES_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_TX_SEL_CKRD_DUTY_OFFSET                                             (492)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_TX_SEL_CKRD_DUTY_MASK                                               (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_TX_SEL_CKRD_DUTY_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_TX_SEL_VCM_OFFSET                                                   (490)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_TX_SEL_VCM_MASK                                                     (0x3 << RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_TX_SEL_VCM_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_TX_EN_TEST_OFFSET                                                   (489)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_TX_EN_TEST_MASK                                                     (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_TX_EN_TEST_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_TX_SWING25_OFFSET                                                   (488)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_TX_SWING25_MASK                                                     (0x1 << RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_TX_SWING25_OFFSET)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_TX_DM_OFFSET                                                        (480)
  #define RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_TX_DM_MASK                                                          (0xFF << RTL8390_SDS6_7_ANA_RG_EXT_S1_REG_TX_DM_OFFSET)

#define RTL8390_SDS8_9_XSG0_ADDR                                                                               (0xB000)
  #define RTL8390_SDS8_9_XSG0_SR1_CFG_PTR_ERR_EN_OFFSET                                                        (2047)
  #define RTL8390_SDS8_9_XSG0_SR1_CFG_PTR_ERR_EN_MASK                                                          (0x1 << RTL8390_SDS8_9_XSG0_SR1_CFG_PTR_ERR_EN_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR1_CFG_AUTO_10BIT_OFFSET                                                        (2046)
  #define RTL8390_SDS8_9_XSG0_SR1_CFG_AUTO_10BIT_MASK                                                          (0x1 << RTL8390_SDS8_9_XSG0_SR1_CFG_AUTO_10BIT_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR1_CFG_FULL_ACK2_OFFSET                                                         (2045)
  #define RTL8390_SDS8_9_XSG0_SR1_CFG_FULL_ACK2_MASK                                                           (0x1 << RTL8390_SDS8_9_XSG0_SR1_CFG_FULL_ACK2_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR1_CFG_NXP_EN_OFFSET                                                            (2044)
  #define RTL8390_SDS8_9_XSG0_SR1_CFG_NXP_EN_MASK                                                              (0x1 << RTL8390_SDS8_9_XSG0_SR1_CFG_NXP_EN_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR1_SDS_FRC_RX_OFFSET                                                            (2040)
  #define RTL8390_SDS8_9_XSG0_SR1_SDS_FRC_RX_MASK                                                              (0xF << RTL8390_SDS8_9_XSG0_SR1_SDS_FRC_RX_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR1_CFG_HSG_RTIG_OFFSET                                                          (2039)
  #define RTL8390_SDS8_9_XSG0_SR1_CFG_HSG_RTIG_MASK                                                            (0x1 << RTL8390_SDS8_9_XSG0_SR1_CFG_HSG_RTIG_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR1_CFG_XSG_OFFSET                                                               (2038)
  #define RTL8390_SDS8_9_XSG0_SR1_CFG_XSG_MASK                                                                 (0x1 << RTL8390_SDS8_9_XSG0_SR1_CFG_XSG_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR1_CFG_RG1X54_OFFSET                                                            (2036)
  #define RTL8390_SDS8_9_XSG0_SR1_CFG_RG1X54_MASK                                                              (0x3 << RTL8390_SDS8_9_XSG0_SR1_CFG_RG1X54_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR1_SDS_FRC_TX_OFFSET                                                            (2032)
  #define RTL8390_SDS8_9_XSG0_SR1_SDS_FRC_TX_MASK                                                              (0xF << RTL8390_SDS8_9_XSG0_SR1_SDS_FRC_TX_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR0_DIS_RENWAY_OFFSET                                                            (2031)
  #define RTL8390_SDS8_9_XSG0_SR0_DIS_RENWAY_MASK                                                              (0x1 << RTL8390_SDS8_9_XSG0_SR0_DIS_RENWAY_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR0_BYP_8B10B_OFFSET                                                             (2030)
  #define RTL8390_SDS8_9_XSG0_SR0_BYP_8B10B_MASK                                                               (0x1 << RTL8390_SDS8_9_XSG0_SR0_BYP_8B10B_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR0_CDET_OFFSET                                                                  (2028)
  #define RTL8390_SDS8_9_XSG0_SR0_CDET_MASK                                                                    (0x3 << RTL8390_SDS8_9_XSG0_SR0_CDET_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR0_DIS_TMR_CMA_OFFSET                                                           (2027)
  #define RTL8390_SDS8_9_XSG0_SR0_DIS_TMR_CMA_MASK                                                             (0x1 << RTL8390_SDS8_9_XSG0_SR0_DIS_TMR_CMA_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR0_DIS_APX_OFFSET                                                               (2026)
  #define RTL8390_SDS8_9_XSG0_SR0_DIS_APX_MASK                                                                 (0x1 << RTL8390_SDS8_9_XSG0_SR0_DIS_APX_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR0_INV_HSI_OFFSET                                                               (2025)
  #define RTL8390_SDS8_9_XSG0_SR0_INV_HSI_MASK                                                                 (0x1 << RTL8390_SDS8_9_XSG0_SR0_INV_HSI_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR0_INV_HSO_OFFSET                                                               (2024)
  #define RTL8390_SDS8_9_XSG0_SR0_INV_HSO_MASK                                                                 (0x1 << RTL8390_SDS8_9_XSG0_SR0_INV_HSO_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR0_SDS_SDET_DEG_OFFSET                                                          (2022)
  #define RTL8390_SDS8_9_XSG0_SR0_SDS_SDET_DEG_MASK                                                            (0x3 << RTL8390_SDS8_9_XSG0_SR0_SDS_SDET_DEG_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR0_CODEC_LPK_OFFSET                                                             (2021)
  #define RTL8390_SDS8_9_XSG0_SR0_CODEC_LPK_MASK                                                               (0x1 << RTL8390_SDS8_9_XSG0_SR0_CODEC_LPK_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR0_AFE_LPK_OFFSET                                                               (2020)
  #define RTL8390_SDS8_9_XSG0_SR0_AFE_LPK_MASK                                                                 (0x1 << RTL8390_SDS8_9_XSG0_SR0_AFE_LPK_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR0_REMOTE_LPK_OFFSET                                                            (2019)
  #define RTL8390_SDS8_9_XSG0_SR0_REMOTE_LPK_MASK                                                              (0x1 << RTL8390_SDS8_9_XSG0_SR0_REMOTE_LPK_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR0_SDS_TX_DOWN_OFFSET                                                           (2018)
  #define RTL8390_SDS8_9_XSG0_SR0_SDS_TX_DOWN_MASK                                                             (0x1 << RTL8390_SDS8_9_XSG0_SR0_SDS_TX_DOWN_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR0_SDS_EN_RX_OFFSET                                                             (2017)
  #define RTL8390_SDS8_9_XSG0_SR0_SDS_EN_RX_MASK                                                               (0x1 << RTL8390_SDS8_9_XSG0_SR0_SDS_EN_RX_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR0_SDS_EN_TX_OFFSET                                                             (2016)
  #define RTL8390_SDS8_9_XSG0_SR0_SDS_EN_TX_MASK                                                               (0x1 << RTL8390_SDS8_9_XSG0_SR0_SDS_EN_TX_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR3_WR_SOFT_RSTB_OFFSET                                                          (2015)
  #define RTL8390_SDS8_9_XSG0_SR3_WR_SOFT_RSTB_MASK                                                            (0x1 << RTL8390_SDS8_9_XSG0_SR3_WR_SOFT_RSTB_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR3_USE_25M_CLK_OFFSET                                                           (2014)
  #define RTL8390_SDS8_9_XSG0_SR3_USE_25M_CLK_MASK                                                             (0x1 << RTL8390_SDS8_9_XSG0_SR3_USE_25M_CLK_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR3_MARK_CARR_EXT_OFFSET                                                         (2013)
  #define RTL8390_SDS8_9_XSG0_SR3_MARK_CARR_EXT_MASK                                                           (0x1 << RTL8390_SDS8_9_XSG0_SR3_MARK_CARR_EXT_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR3_SEL_DEG_OFFSET                                                               (2012)
  #define RTL8390_SDS8_9_XSG0_SR3_SEL_DEG_MASK                                                                 (0x1 << RTL8390_SDS8_9_XSG0_SR3_SEL_DEG_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR3_REG_CALIB_OK_CNT_OFFSET                                                      (2008)
  #define RTL8390_SDS8_9_XSG0_SR3_REG_CALIB_OK_CNT_MASK                                                        (0xF << RTL8390_SDS8_9_XSG0_SR3_REG_CALIB_OK_CNT_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR3_EXT_PWR_CTL_OFFSET                                                           (2007)
  #define RTL8390_SDS8_9_XSG0_SR3_EXT_PWR_CTL_MASK                                                             (0x1 << RTL8390_SDS8_9_XSG0_SR3_EXT_PWR_CTL_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR3_SOFT_RST_OFFSET                                                              (2006)
  #define RTL8390_SDS8_9_XSG0_SR3_SOFT_RST_MASK                                                                (0x1 << RTL8390_SDS8_9_XSG0_SR3_SOFT_RST_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR3_CLR_SOFT_RSTB_OFFSET                                                         (2005)
  #define RTL8390_SDS8_9_XSG0_SR3_CLR_SOFT_RSTB_MASK                                                           (0x1 << RTL8390_SDS8_9_XSG0_SR3_CLR_SOFT_RSTB_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR3_CMA_RQ_OFFSET                                                                (2000)
  #define RTL8390_SDS8_9_XSG0_SR3_CMA_RQ_MASK                                                                  (0x1F << RTL8390_SDS8_9_XSG0_SR3_CMA_RQ_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR2_FRC_PREAMBLE_OFFSET                                                          (1998)
  #define RTL8390_SDS8_9_XSG0_SR2_FRC_PREAMBLE_MASK                                                            (0x3 << RTL8390_SDS8_9_XSG0_SR2_FRC_PREAMBLE_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR2_FRC_IPG_OFFSET                                                               (1996)
  #define RTL8390_SDS8_9_XSG0_SR2_FRC_IPG_MASK                                                                 (0x3 << RTL8390_SDS8_9_XSG0_SR2_FRC_IPG_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR2_FRC_CGGOOD_OFFSET                                                            (1994)
  #define RTL8390_SDS8_9_XSG0_SR2_FRC_CGGOOD_MASK                                                              (0x3 << RTL8390_SDS8_9_XSG0_SR2_FRC_CGGOOD_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR2_SDS_FRC_AN_OFFSET                                                            (1992)
  #define RTL8390_SDS8_9_XSG0_SR2_SDS_FRC_AN_MASK                                                              (0x3 << RTL8390_SDS8_9_XSG0_SR2_SDS_FRC_AN_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR2_CFG_INS_IPG_MDY_OFFSET                                                       (1991)
  #define RTL8390_SDS8_9_XSG0_SR2_CFG_INS_IPG_MDY_MASK                                                         (0x1 << RTL8390_SDS8_9_XSG0_SR2_CFG_INS_IPG_MDY_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR2_CFG_RDS_CMA_DET_OFFSET                                                       (1990)
  #define RTL8390_SDS8_9_XSG0_SR2_CFG_RDS_CMA_DET_MASK                                                         (0x1 << RTL8390_SDS8_9_XSG0_SR2_CFG_RDS_CMA_DET_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR2_CFG_SEL_TMR_LIM_OFFSET                                                       (1988)
  #define RTL8390_SDS8_9_XSG0_SR2_CFG_SEL_TMR_LIM_MASK                                                         (0x3 << RTL8390_SDS8_9_XSG0_SR2_CFG_SEL_TMR_LIM_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR2_SDS_RESTART_AN_OFFSET                                                        (1984)
  #define RTL8390_SDS8_9_XSG0_SR2_SDS_RESTART_AN_MASK                                                          (0xF << RTL8390_SDS8_9_XSG0_SR2_SDS_RESTART_AN_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR5_LPI_TRANSMIT_STYLE_OFFSET                                                    (1983)
  #define RTL8390_SDS8_9_XSG0_SR5_LPI_TRANSMIT_STYLE_MASK                                                      (0x1 << RTL8390_SDS8_9_XSG0_SR5_LPI_TRANSMIT_STYLE_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR5_PWRSV_INB_PERIOD_OFFSET                                                      (1980)
  #define RTL8390_SDS8_9_XSG0_SR5_PWRSV_INB_PERIOD_MASK                                                        (0x7 << RTL8390_SDS8_9_XSG0_SR5_PWRSV_INB_PERIOD_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR5_PWRSV_WAKEUP_C2_OFFSET                                                       (1979)
  #define RTL8390_SDS8_9_XSG0_SR5_PWRSV_WAKEUP_C2_MASK                                                         (0x1 << RTL8390_SDS8_9_XSG0_SR5_PWRSV_WAKEUP_C2_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR5_PWRSV_WAKEUP_C1_OFFSET                                                       (1978)
  #define RTL8390_SDS8_9_XSG0_SR5_PWRSV_WAKEUP_C1_MASK                                                         (0x1 << RTL8390_SDS8_9_XSG0_SR5_PWRSV_WAKEUP_C1_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR5_CFG_MARK_CARR_EXT_ERR_OFFSET                                                 (1977)
  #define RTL8390_SDS8_9_XSG0_SR5_CFG_MARK_CARR_EXT_ERR_MASK                                                   (0x1 << RTL8390_SDS8_9_XSG0_SR5_CFG_MARK_CARR_EXT_ERR_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR5_REG_PCSREQ_POS_OFFSET                                                        (1976)
  #define RTL8390_SDS8_9_XSG0_SR5_REG_PCSREQ_POS_MASK                                                          (0x1 << RTL8390_SDS8_9_XSG0_SR5_REG_PCSREQ_POS_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR5_CFG_INBTOUT_LEVEL_OFFSET                                                     (1975)
  #define RTL8390_SDS8_9_XSG0_SR5_CFG_INBTOUT_LEVEL_MASK                                                       (0x1 << RTL8390_SDS8_9_XSG0_SR5_CFG_INBTOUT_LEVEL_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR5_CFG_SUDINB_OFFSET                                                            (1974)
  #define RTL8390_SDS8_9_XSG0_SR5_CFG_SUDINB_MASK                                                              (0x1 << RTL8390_SDS8_9_XSG0_SR5_CFG_SUDINB_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR5_CFG_PCSRDABT_LD_OFFSET                                                       (1973)
  #define RTL8390_SDS8_9_XSG0_SR5_CFG_PCSRDABT_LD_MASK                                                         (0x1 << RTL8390_SDS8_9_XSG0_SR5_CFG_PCSRDABT_LD_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR5_CFG_AN_UZ_OFFSET                                                             (1972)
  #define RTL8390_SDS8_9_XSG0_SR5_CFG_AN_UZ_MASK                                                               (0x1 << RTL8390_SDS8_9_XSG0_SR5_CFG_AN_UZ_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR5_CFG_INBAND_EN_OFFSET                                                         (1968)
  #define RTL8390_SDS8_9_XSG0_SR5_CFG_INBAND_EN_MASK                                                           (0xF << RTL8390_SDS8_9_XSG0_SR5_CFG_INBAND_EN_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR4_CFG_FRC_SDS_MODE_OFFSET                                                      (1965)
  #define RTL8390_SDS8_9_XSG0_SR4_CFG_FRC_SDS_MODE_MASK                                                        (0x7 << RTL8390_SDS8_9_XSG0_SR4_CFG_FRC_SDS_MODE_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR4_CFG_FRC_SDS_MODE_EN_OFFSET                                                   (1964)
  #define RTL8390_SDS8_9_XSG0_SR4_CFG_FRC_SDS_MODE_EN_MASK                                                     (0x1 << RTL8390_SDS8_9_XSG0_SR4_CFG_FRC_SDS_MODE_EN_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR4_CFG_UPD_RXD_OFFSET                                                           (1960)
  #define RTL8390_SDS8_9_XSG0_SR4_CFG_UPD_RXD_MASK                                                             (0xF << RTL8390_SDS8_9_XSG0_SR4_CFG_UPD_RXD_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR4_CFG_UPD_TXD_OFFSET                                                           (1956)
  #define RTL8390_SDS8_9_XSG0_SR4_CFG_UPD_TXD_MASK                                                             (0xF << RTL8390_SDS8_9_XSG0_SR4_CFG_UPD_TXD_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR4_CFG_UPD_RXD_DYN_OFFSET                                                       (1955)
  #define RTL8390_SDS8_9_XSG0_SR4_CFG_UPD_RXD_DYN_MASK                                                         (0x1 << RTL8390_SDS8_9_XSG0_SR4_CFG_UPD_RXD_DYN_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR4_CFG_EN_LINK_FIB1G_OFFSET                                                     (1954)
  #define RTL8390_SDS8_9_XSG0_SR4_CFG_EN_LINK_FIB1G_MASK                                                       (0x1 << RTL8390_SDS8_9_XSG0_SR4_CFG_EN_LINK_FIB1G_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR4_CFG_EN_LINK_SGM_OFFSET                                                       (1953)
  #define RTL8390_SDS8_9_XSG0_SR4_CFG_EN_LINK_SGM_MASK                                                         (0x1 << RTL8390_SDS8_9_XSG0_SR4_CFG_EN_LINK_SGM_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR4_CFG_SGM_CK_SEL_OFFSET                                                        (1952)
  #define RTL8390_SDS8_9_XSG0_SR4_CFG_SGM_CK_SEL_MASK                                                          (0x1 << RTL8390_SDS8_9_XSG0_SR4_CFG_SGM_CK_SEL_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR7_CFG_8B10B_NO_CREXT_OFFSET                                                    (1951)
  #define RTL8390_SDS8_9_XSG0_SR7_CFG_8B10B_NO_CREXT_MASK                                                      (0x1 << RTL8390_SDS8_9_XSG0_SR7_CFG_8B10B_NO_CREXT_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR7_CFG_NEG_CLKWR_A2D_OFFSET                                                     (1950)
  #define RTL8390_SDS8_9_XSG0_SR7_CFG_NEG_CLKWR_A2D_MASK                                                       (0x1 << RTL8390_SDS8_9_XSG0_SR7_CFG_NEG_CLKWR_A2D_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR7_CFG_MIIXF_TS1K_OFFSET                                                        (1949)
  #define RTL8390_SDS8_9_XSG0_SR7_CFG_MIIXF_TS1K_MASK                                                          (0x1 << RTL8390_SDS8_9_XSG0_SR7_CFG_MIIXF_TS1K_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR7_CFG_DLY_PRE8_OFFSET                                                          (1948)
  #define RTL8390_SDS8_9_XSG0_SR7_CFG_DLY_PRE8_MASK                                                            (0x1 << RTL8390_SDS8_9_XSG0_SR7_CFG_DLY_PRE8_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR7_CFG_GRXD_SEL_OFFSET                                                          (1947)
  #define RTL8390_SDS8_9_XSG0_SR7_CFG_GRXD_SEL_MASK                                                            (0x1 << RTL8390_SDS8_9_XSG0_SR7_CFG_GRXD_SEL_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR7_CFG_LPI_CMD_MII_OFFSET                                                       (1946)
  #define RTL8390_SDS8_9_XSG0_SR7_CFG_LPI_CMD_MII_MASK                                                         (0x1 << RTL8390_SDS8_9_XSG0_SR7_CFG_LPI_CMD_MII_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR7_CFG_MARK_RXSCR_ERR_OFFSET                                                    (1945)
  #define RTL8390_SDS8_9_XSG0_SR7_CFG_MARK_RXSCR_ERR_MASK                                                      (0x1 << RTL8390_SDS8_9_XSG0_SR7_CFG_MARK_RXSCR_ERR_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR7_CFG_MARK_TXSCR_ERR_OFFSET                                                    (1944)
  #define RTL8390_SDS8_9_XSG0_SR7_CFG_MARK_TXSCR_ERR_MASK                                                      (0x1 << RTL8390_SDS8_9_XSG0_SR7_CFG_MARK_TXSCR_ERR_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR7_BYP_START_OFFSET                                                             (1940)
  #define RTL8390_SDS8_9_XSG0_SR7_BYP_START_MASK                                                               (0xF << RTL8390_SDS8_9_XSG0_SR7_BYP_START_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR7_BYP_END_OFFSET                                                               (1936)
  #define RTL8390_SDS8_9_XSG0_SR7_BYP_END_MASK                                                                 (0xF << RTL8390_SDS8_9_XSG0_SR7_BYP_END_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR6_CFG_NO_GIGA_SCM_OFFSET                                                       (1935)
  #define RTL8390_SDS8_9_XSG0_SR6_CFG_NO_GIGA_SCM_MASK                                                         (0x1 << RTL8390_SDS8_9_XSG0_SR6_CFG_NO_GIGA_SCM_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR6_CFG_RE_SYNC_STYLE_OFFSET                                                     (1934)
  #define RTL8390_SDS8_9_XSG0_SR6_CFG_RE_SYNC_STYLE_MASK                                                       (0x1 << RTL8390_SDS8_9_XSG0_SR6_CFG_RE_SYNC_STYLE_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR6_CFG_SYNC_GAT_OFFSET                                                          (1933)
  #define RTL8390_SDS8_9_XSG0_SR6_CFG_SYNC_GAT_MASK                                                            (0x1 << RTL8390_SDS8_9_XSG0_SR6_CFG_SYNC_GAT_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR6_CFG_BYPSCR_XSG_OFFSET                                                        (1932)
  #define RTL8390_SDS8_9_XSG0_SR6_CFG_BYPSCR_XSG_MASK                                                          (0x1 << RTL8390_SDS8_9_XSG0_SR6_CFG_BYPSCR_XSG_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR6_RX_BYPSCR_OFFSET                                                             (1928)
  #define RTL8390_SDS8_9_XSG0_SR6_RX_BYPSCR_MASK                                                               (0xF << RTL8390_SDS8_9_XSG0_SR6_RX_BYPSCR_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR6_CFG_SLP_RQ_OFFSET                                                            (1924)
  #define RTL8390_SDS8_9_XSG0_SR6_CFG_SLP_RQ_MASK                                                              (0xF << RTL8390_SDS8_9_XSG0_SR6_CFG_SLP_RQ_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR6_TX_BYPSCR_OFFSET                                                             (1920)
  #define RTL8390_SDS8_9_XSG0_SR6_TX_BYPSCR_MASK                                                               (0xF << RTL8390_SDS8_9_XSG0_SR6_TX_BYPSCR_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR9_CFG_EEE_PROGRAM_0_OFFSET                                                     (1904)
  #define RTL8390_SDS8_9_XSG0_SR9_CFG_EEE_PROGRAM_0_MASK                                                       (0xFFFF << RTL8390_SDS8_9_XSG0_SR9_CFG_EEE_PROGRAM_0_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR8_CFG_EEE_PWRSAV_EN_OFFSET                                                     (1903)
  #define RTL8390_SDS8_9_XSG0_SR8_CFG_EEE_PWRSAV_EN_MASK                                                       (0x1 << RTL8390_SDS8_9_XSG0_SR8_CFG_EEE_PWRSAV_EN_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR8_REG_EEE_SDS_AN_OFFSET                                                        (1902)
  #define RTL8390_SDS8_9_XSG0_SR8_REG_EEE_SDS_AN_MASK                                                          (0x1 << RTL8390_SDS8_9_XSG0_SR8_REG_EEE_SDS_AN_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR8_REG_C3_TIMER_OFFSET                                                          (1899)
  #define RTL8390_SDS8_9_XSG0_SR8_REG_C3_TIMER_MASK                                                            (0x7 << RTL8390_SDS8_9_XSG0_SR8_REG_C3_TIMER_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR8_REG_C2_TIMER_OFFSET                                                          (1896)
  #define RTL8390_SDS8_9_XSG0_SR8_REG_C2_TIMER_MASK                                                            (0x7 << RTL8390_SDS8_9_XSG0_SR8_REG_C2_TIMER_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR8_REG_C1_TIMER_OFFSET                                                          (1893)
  #define RTL8390_SDS8_9_XSG0_SR8_REG_C1_TIMER_MASK                                                            (0x7 << RTL8390_SDS8_9_XSG0_SR8_REG_C1_TIMER_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR8_REG_C0_TIMER_OFFSET                                                          (1890)
  #define RTL8390_SDS8_9_XSG0_SR8_REG_C0_TIMER_MASK                                                            (0x7 << RTL8390_SDS8_9_XSG0_SR8_REG_C0_TIMER_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR8_CFG_MAC_C1_CHG_RESTC3_OFFSET                                                 (1889)
  #define RTL8390_SDS8_9_XSG0_SR8_CFG_MAC_C1_CHG_RESTC3_MASK                                                   (0x1 << RTL8390_SDS8_9_XSG0_SR8_CFG_MAC_C1_CHG_RESTC3_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR8_CFG_PHY_GO_C1_COND_SPC_OFFSET                                                (1888)
  #define RTL8390_SDS8_9_XSG0_SR8_CFG_PHY_GO_C1_COND_SPC_MASK                                                  (0x1 << RTL8390_SDS8_9_XSG0_SR8_CFG_PHY_GO_C1_COND_SPC_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR11_CFG_EEE_DBG_CNT_OFFSET                                                      (1872)
  #define RTL8390_SDS8_9_XSG0_SR11_CFG_EEE_DBG_CNT_MASK                                                        (0xFFFF << RTL8390_SDS8_9_XSG0_SR11_CFG_EEE_DBG_CNT_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR10_CFG_RG10X1512_OFFSET                                                        (1868)
  #define RTL8390_SDS8_9_XSG0_SR10_CFG_RG10X1512_MASK                                                          (0xF << RTL8390_SDS8_9_XSG0_SR10_CFG_RG10X1512_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR10_QSGMII_NO_DILE2_OFFSET                                                      (1867)
  #define RTL8390_SDS8_9_XSG0_SR10_QSGMII_NO_DILE2_MASK                                                        (0x1 << RTL8390_SDS8_9_XSG0_SR10_QSGMII_NO_DILE2_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR10_QSGMII_EEE_SEL_OFFSET                                                       (1866)
  #define RTL8390_SDS8_9_XSG0_SR10_QSGMII_EEE_SEL_MASK                                                         (0x1 << RTL8390_SDS8_9_XSG0_SR10_QSGMII_EEE_SEL_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR10_QSGMII_LPI_TX_EN_OFFSET                                                     (1865)
  #define RTL8390_SDS8_9_XSG0_SR10_QSGMII_LPI_TX_EN_MASK                                                       (0x1 << RTL8390_SDS8_9_XSG0_SR10_QSGMII_LPI_TX_EN_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR10_QSGMII_LPI_RX_EN_OFFSET                                                     (1864)
  #define RTL8390_SDS8_9_XSG0_SR10_QSGMII_LPI_RX_EN_MASK                                                       (0x1 << RTL8390_SDS8_9_XSG0_SR10_QSGMII_LPI_RX_EN_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR10_QSGMII_INB_EN_OFFSET                                                        (1863)
  #define RTL8390_SDS8_9_XSG0_SR10_QSGMII_INB_EN_MASK                                                          (0x1 << RTL8390_SDS8_9_XSG0_SR10_QSGMII_INB_EN_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR10_QSGMII_RXER_SEL_OFFSET                                                      (1862)
  #define RTL8390_SDS8_9_XSG0_SR10_QSGMII_RXER_SEL_MASK                                                        (0x1 << RTL8390_SDS8_9_XSG0_SR10_QSGMII_RXER_SEL_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR10_CFG_FAST_TIMER_OFFSET                                                       (1860)
  #define RTL8390_SDS8_9_XSG0_SR10_CFG_FAST_TIMER_MASK                                                         (0x3 << RTL8390_SDS8_9_XSG0_SR10_CFG_FAST_TIMER_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR10_EEE_LINK_FASTER_OFFSET                                                      (1856)
  #define RTL8390_SDS8_9_XSG0_SR10_EEE_LINK_FASTER_MASK                                                        (0xF << RTL8390_SDS8_9_XSG0_SR10_EEE_LINK_FASTER_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR13_SDS_LK_TIME_OFFSET                                                          (1848)
  #define RTL8390_SDS8_9_XSG0_SR13_SDS_LK_TIME_MASK                                                            (0xFF << RTL8390_SDS8_9_XSG0_SR13_SDS_LK_TIME_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR13_CFG_APXT_TMP_OFFSET                                                         (1840)
  #define RTL8390_SDS8_9_XSG0_SR13_CFG_APXT_TMP_MASK                                                           (0xFF << RTL8390_SDS8_9_XSG0_SR13_CFG_APXT_TMP_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR12_CFG_INB_TIMEOUT_OFFSET                                                      (1832)
  #define RTL8390_SDS8_9_XSG0_SR12_CFG_INB_TIMEOUT_MASK                                                        (0xFF << RTL8390_SDS8_9_XSG0_SR12_CFG_INB_TIMEOUT_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR12_ABILITY_OFFSET                                                              (1828)
  #define RTL8390_SDS8_9_XSG0_SR12_ABILITY_MASK                                                                (0xF << RTL8390_SDS8_9_XSG0_SR12_ABILITY_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR12_RDM_ALGOR_OFFSET                                                            (1827)
  #define RTL8390_SDS8_9_XSG0_SR12_RDM_ALGOR_MASK                                                              (0x1 << RTL8390_SDS8_9_XSG0_SR12_RDM_ALGOR_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR12_SD_DET_ALGOR_OFFSET                                                         (1826)
  #define RTL8390_SDS8_9_XSG0_SR12_SD_DET_ALGOR_MASK                                                           (0x1 << RTL8390_SDS8_9_XSG0_SR12_SD_DET_ALGOR_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR12_AUTO_DET_ALGOR_OFFSET                                                       (1825)
  #define RTL8390_SDS8_9_XSG0_SR12_AUTO_DET_ALGOR_MASK                                                         (0x1 << RTL8390_SDS8_9_XSG0_SR12_AUTO_DET_ALGOR_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR12_SEND_NP_ON_OFFSET                                                           (1824)
  #define RTL8390_SDS8_9_XSG0_SR12_SEND_NP_ON_MASK                                                             (0x1 << RTL8390_SDS8_9_XSG0_SR12_SEND_NP_ON_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR15_CFG_INBAND_MASTER_0_OFFSET                                                  (1808)
  #define RTL8390_SDS8_9_XSG0_SR15_CFG_INBAND_MASTER_0_MASK                                                    (0xFFFF << RTL8390_SDS8_9_XSG0_SR15_CFG_INBAND_MASTER_0_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR14_CFG_SPDUP_OFFSET                                                            (1807)
  #define RTL8390_SDS8_9_XSG0_SR14_CFG_SPDUP_MASK                                                              (0x1 << RTL8390_SDS8_9_XSG0_SR14_CFG_SPDUP_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR14_CFG_SPDUP_FIB100_OFFSET                                                     (1806)
  #define RTL8390_SDS8_9_XSG0_SR14_CFG_SPDUP_FIB100_MASK                                                       (0x1 << RTL8390_SDS8_9_XSG0_SR14_CFG_SPDUP_FIB100_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR14_CFG_RXSLEEP_TMROUT_OFFSET                                                   (1805)
  #define RTL8390_SDS8_9_XSG0_SR14_CFG_RXSLEEP_TMROUT_MASK                                                     (0x1 << RTL8390_SDS8_9_XSG0_SR14_CFG_RXSLEEP_TMROUT_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR14_SEL_CALIBOK_OFFSET                                                          (1804)
  #define RTL8390_SDS8_9_XSG0_SR14_SEL_CALIBOK_MASK                                                            (0x1 << RTL8390_SDS8_9_XSG0_SR14_SEL_CALIBOK_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR14_SEL_SDET_OFFSET                                                             (1803)
  #define RTL8390_SDS8_9_XSG0_SR14_SEL_SDET_MASK                                                               (0x1 << RTL8390_SDS8_9_XSG0_SR14_SEL_SDET_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR14_SEL_ANOK_OFFSET                                                             (1802)
  #define RTL8390_SDS8_9_XSG0_SR14_SEL_ANOK_MASK                                                               (0x1 << RTL8390_SDS8_9_XSG0_SR14_SEL_ANOK_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR14_CFG_SEL_ODD_BIT_OFFSET                                                      (1801)
  #define RTL8390_SDS8_9_XSG0_SR14_CFG_SEL_ODD_BIT_MASK                                                        (0x1 << RTL8390_SDS8_9_XSG0_SR14_CFG_SEL_ODD_BIT_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR14_CFG_FRC_LD_VALUE_OFFSET                                                     (1800)
  #define RTL8390_SDS8_9_XSG0_SR14_CFG_FRC_LD_VALUE_MASK                                                       (0x1 << RTL8390_SDS8_9_XSG0_SR14_CFG_FRC_LD_VALUE_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR14_CFG_FRC_LD_OFFSET                                                           (1799)
  #define RTL8390_SDS8_9_XSG0_SR14_CFG_FRC_LD_MASK                                                             (0x1 << RTL8390_SDS8_9_XSG0_SR14_CFG_FRC_LD_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR14_CFG_SGMI_CK1MS_EN_OFFSET                                                    (1798)
  #define RTL8390_SDS8_9_XSG0_SR14_CFG_SGMI_CK1MS_EN_MASK                                                      (0x1 << RTL8390_SDS8_9_XSG0_SR14_CFG_SGMI_CK1MS_EN_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR14_CFG_LINK_TMR_SGMII_SEL_OFFSET                                               (1795)
  #define RTL8390_SDS8_9_XSG0_SR14_CFG_LINK_TMR_SGMII_SEL_MASK                                                 (0x7 << RTL8390_SDS8_9_XSG0_SR14_CFG_LINK_TMR_SGMII_SEL_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR14_CFG_LINK_TMR_NORM_SEL_OFFSET                                                (1792)
  #define RTL8390_SDS8_9_XSG0_SR14_CFG_LINK_TMR_NORM_SEL_MASK                                                  (0x7 << RTL8390_SDS8_9_XSG0_SR14_CFG_LINK_TMR_NORM_SEL_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR17_MACRDVLD_OFFSET                                                             (1791)
  #define RTL8390_SDS8_9_XSG0_SR17_MACRDVLD_MASK                                                               (0x1 << RTL8390_SDS8_9_XSG0_SR17_MACRDVLD_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR17_MACRDABT_OFFSET                                                             (1790)
  #define RTL8390_SDS8_9_XSG0_SR17_MACRDABT_MASK                                                               (0x1 << RTL8390_SDS8_9_XSG0_SR17_MACRDABT_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR17_CFG_INBAND_MASTER_2_OFFSET                                                  (1776)
  #define RTL8390_SDS8_9_XSG0_SR17_CFG_INBAND_MASTER_2_MASK                                                    (0x3FFF << RTL8390_SDS8_9_XSG0_SR17_CFG_INBAND_MASTER_2_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR16_CFG_INBAND_MASTER_1_OFFSET                                                  (1760)
  #define RTL8390_SDS8_9_XSG0_SR16_CFG_INBAND_MASTER_1_MASK                                                    (0xFFFF << RTL8390_SDS8_9_XSG0_SR16_CFG_INBAND_MASTER_1_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR19_CFG_RSGP_TXCFG_MAC_OFFSET                                                   (1744)
  #define RTL8390_SDS8_9_XSG0_SR19_CFG_RSGP_TXCFG_MAC_MASK                                                     (0xFFFF << RTL8390_SDS8_9_XSG0_SR19_CFG_RSGP_TXCFG_MAC_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR18_CFG_RSGP_TXCFG_PHY_OFFSET                                                   (1728)
  #define RTL8390_SDS8_9_XSG0_SR18_CFG_RSGP_TXCFG_PHY_MASK                                                     (0xFFFF << RTL8390_SDS8_9_XSG0_SR18_CFG_RSGP_TXCFG_PHY_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR21_CFG_SGM_TXCFG_MAC_OFFSET                                                    (1712)
  #define RTL8390_SDS8_9_XSG0_SR21_CFG_SGM_TXCFG_MAC_MASK                                                      (0xFFFF << RTL8390_SDS8_9_XSG0_SR21_CFG_SGM_TXCFG_MAC_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR20_CFG_SGM_TXCFG_PHY_OFFSET                                                    (1696)
  #define RTL8390_SDS8_9_XSG0_SR20_CFG_SGM_TXCFG_PHY_MASK                                                      (0xFFFF << RTL8390_SDS8_9_XSG0_SR20_CFG_SGM_TXCFG_PHY_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR23_CFG_FIB2G_TXCFG_P1_OFFSET                                                   (1680)
  #define RTL8390_SDS8_9_XSG0_SR23_CFG_FIB2G_TXCFG_P1_MASK                                                     (0xFFFF << RTL8390_SDS8_9_XSG0_SR23_CFG_FIB2G_TXCFG_P1_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR22_CFG_FIB2G_TXCFG_P0_OFFSET                                                   (1664)
  #define RTL8390_SDS8_9_XSG0_SR22_CFG_FIB2G_TXCFG_P0_MASK                                                     (0xFFFF << RTL8390_SDS8_9_XSG0_SR22_CFG_FIB2G_TXCFG_P0_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR25_CFG_FIB2G_TXCFG_NP_P1_OFFSET                                                (1648)
  #define RTL8390_SDS8_9_XSG0_SR25_CFG_FIB2G_TXCFG_NP_P1_MASK                                                  (0xFFFF << RTL8390_SDS8_9_XSG0_SR25_CFG_FIB2G_TXCFG_NP_P1_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR24_CFG_FIB2G_TXCFG_NP_P0_OFFSET                                                (1632)
  #define RTL8390_SDS8_9_XSG0_SR24_CFG_FIB2G_TXCFG_NP_P0_MASK                                                  (0xFFFF << RTL8390_SDS8_9_XSG0_SR24_CFG_FIB2G_TXCFG_NP_P0_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR27_CFG_DBG_OUT_ECO1_OFFSET                                                     (1616)
  #define RTL8390_SDS8_9_XSG0_SR27_CFG_DBG_OUT_ECO1_MASK                                                       (0xFFFF << RTL8390_SDS8_9_XSG0_SR27_CFG_DBG_OUT_ECO1_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR26_IP_VERSION_OFFSET                                                           (1608)
  #define RTL8390_SDS8_9_XSG0_SR26_IP_VERSION_MASK                                                             (0xFF << RTL8390_SDS8_9_XSG0_SR26_IP_VERSION_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR26_SDS_MODE_OFFSET                                                             (1600)
  #define RTL8390_SDS8_9_XSG0_SR26_SDS_MODE_MASK                                                               (0xFF << RTL8390_SDS8_9_XSG0_SR26_SDS_MODE_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR29_CFG_SDS_DBG_OUT_0_OFFSET                                                    (1584)
  #define RTL8390_SDS8_9_XSG0_SR29_CFG_SDS_DBG_OUT_0_MASK                                                      (0xFFFF << RTL8390_SDS8_9_XSG0_SR29_CFG_SDS_DBG_OUT_0_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR28_CFG_PHY_GO_C2_COND_SPC_OFFSET                                               (1583)
  #define RTL8390_SDS8_9_XSG0_SR28_CFG_PHY_GO_C2_COND_SPC_MASK                                                 (0x1 << RTL8390_SDS8_9_XSG0_SR28_CFG_PHY_GO_C2_COND_SPC_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR28_CFG_ERRMSK_NOSIG_OFFSET                                                     (1582)
  #define RTL8390_SDS8_9_XSG0_SR28_CFG_ERRMSK_NOSIG_MASK                                                       (0x1 << RTL8390_SDS8_9_XSG0_SR28_CFG_ERRMSK_NOSIG_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR28_RM_LPK_EVEN_BITS_OFFSET                                                     (1581)
  #define RTL8390_SDS8_9_XSG0_SR28_RM_LPK_EVEN_BITS_MASK                                                       (0x1 << RTL8390_SDS8_9_XSG0_SR28_RM_LPK_EVEN_BITS_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR28_CFG_QSGMII_PARITY_CHK_OFFSET                                                (1580)
  #define RTL8390_SDS8_9_XSG0_SR28_CFG_QSGMII_PARITY_CHK_MASK                                                  (0x1 << RTL8390_SDS8_9_XSG0_SR28_CFG_QSGMII_PARITY_CHK_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR28_CFG_DBG_S0_OFFSET                                                           (1579)
  #define RTL8390_SDS8_9_XSG0_SR28_CFG_DBG_S0_MASK                                                             (0x1 << RTL8390_SDS8_9_XSG0_SR28_CFG_DBG_S0_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR28_CFG_SDS_DBG_EN_OFFSET                                                       (1578)
  #define RTL8390_SDS8_9_XSG0_SR28_CFG_SDS_DBG_EN_MASK                                                         (0x1 << RTL8390_SDS8_9_XSG0_SR28_CFG_SDS_DBG_EN_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR28_CFG_SDS_DBG_SEL_OFFSET                                                      (1568)
  #define RTL8390_SDS8_9_XSG0_SR28_CFG_SDS_DBG_SEL_MASK                                                        (0x3FF << RTL8390_SDS8_9_XSG0_SR28_CFG_SDS_DBG_SEL_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SR30_CFG_SDS_DBG_OUT_1_OFFSET                                                    (1536)
  #define RTL8390_SDS8_9_XSG0_SR30_CFG_SDS_DBG_OUT_1_MASK                                                      (0xFFFF << RTL8390_SDS8_9_XSG0_SR30_CFG_SDS_DBG_OUT_1_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SRE1_ANA_RG1X_OFFSET                                                             (1520)
  #define RTL8390_SDS8_9_XSG0_SRE1_ANA_RG1X_MASK                                                               (0xFFFF << RTL8390_SDS8_9_XSG0_SRE1_ANA_RG1X_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SRE0_ANA_RG0X_OFFSET                                                             (1504)
  #define RTL8390_SDS8_9_XSG0_SRE0_ANA_RG0X_MASK                                                               (0xFFFF << RTL8390_SDS8_9_XSG0_SRE0_ANA_RG0X_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SRE3_ANA_RG3X_OFFSET                                                             (1488)
  #define RTL8390_SDS8_9_XSG0_SRE3_ANA_RG3X_MASK                                                               (0xFFFF << RTL8390_SDS8_9_XSG0_SRE3_ANA_RG3X_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SRE2_ANA_RG2X_OFFSET                                                             (1472)
  #define RTL8390_SDS8_9_XSG0_SRE2_ANA_RG2X_MASK                                                               (0xFFFF << RTL8390_SDS8_9_XSG0_SRE2_ANA_RG2X_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SRE5_ANA_RG5X_OFFSET                                                             (1456)
  #define RTL8390_SDS8_9_XSG0_SRE5_ANA_RG5X_MASK                                                               (0xFFFF << RTL8390_SDS8_9_XSG0_SRE5_ANA_RG5X_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SRE4_ANA_RG4X_OFFSET                                                             (1440)
  #define RTL8390_SDS8_9_XSG0_SRE4_ANA_RG4X_MASK                                                               (0xFFFF << RTL8390_SDS8_9_XSG0_SRE4_ANA_RG4X_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SRE7_ANA_RG7X_OFFSET                                                             (1424)
  #define RTL8390_SDS8_9_XSG0_SRE7_ANA_RG7X_MASK                                                               (0xFFFF << RTL8390_SDS8_9_XSG0_SRE7_ANA_RG7X_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SRE6_ANA_RG6X_OFFSET                                                             (1408)
  #define RTL8390_SDS8_9_XSG0_SRE6_ANA_RG6X_MASK                                                               (0xFFFF << RTL8390_SDS8_9_XSG0_SRE6_ANA_RG6X_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SRE9_ANA_RG9X_OFFSET                                                             (1392)
  #define RTL8390_SDS8_9_XSG0_SRE9_ANA_RG9X_MASK                                                               (0xFFFF << RTL8390_SDS8_9_XSG0_SRE9_ANA_RG9X_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SRE8_ANA_RG8X_OFFSET                                                             (1376)
  #define RTL8390_SDS8_9_XSG0_SRE8_ANA_RG8X_MASK                                                               (0xFFFF << RTL8390_SDS8_9_XSG0_SRE8_ANA_RG8X_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SRE11_ANA_RG11X_OFFSET                                                           (1360)
  #define RTL8390_SDS8_9_XSG0_SRE11_ANA_RG11X_MASK                                                             (0xFFFF << RTL8390_SDS8_9_XSG0_SRE11_ANA_RG11X_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SRE10_ANA_RG10X_OFFSET                                                           (1344)
  #define RTL8390_SDS8_9_XSG0_SRE10_ANA_RG10X_MASK                                                             (0xFFFF << RTL8390_SDS8_9_XSG0_SRE10_ANA_RG10X_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SRE13_CFG_NEG_GTXC_OFFSET                                                        (1343)
  #define RTL8390_SDS8_9_XSG0_SRE13_CFG_NEG_GTXC_MASK                                                          (0x1 << RTL8390_SDS8_9_XSG0_SRE13_CFG_NEG_GTXC_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SRE13_CFG_LP_CNT_2_OFFSET                                                        (1339)
  #define RTL8390_SDS8_9_XSG0_SRE13_CFG_LP_CNT_2_MASK                                                          (0xF << RTL8390_SDS8_9_XSG0_SRE13_CFG_LP_CNT_2_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SRE13_CFG_EPON_SYNC_SM_OFFSET                                                    (1338)
  #define RTL8390_SDS8_9_XSG0_SRE13_CFG_EPON_SYNC_SM_MASK                                                      (0x1 << RTL8390_SDS8_9_XSG0_SRE13_CFG_EPON_SYNC_SM_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SRE13_CFG_DY_OFFSET                                                              (1328)
  #define RTL8390_SDS8_9_XSG0_SRE13_CFG_DY_MASK                                                                (0x3FF << RTL8390_SDS8_9_XSG0_SRE13_CFG_DY_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SRE12_ANA_RG12X_OFFSET                                                           (1315)
  #define RTL8390_SDS8_9_XSG0_SRE12_ANA_RG12X_MASK                                                             (0x1FFF << RTL8390_SDS8_9_XSG0_SRE12_ANA_RG12X_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SRE12_CFG_IPG_CNT_OFFSET                                                         (1312)
  #define RTL8390_SDS8_9_XSG0_SRE12_CFG_IPG_CNT_MASK                                                           (0x7 << RTL8390_SDS8_9_XSG0_SRE12_CFG_IPG_CNT_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SRE15_ANA_RG15X_OFFSET                                                           (1311)
  #define RTL8390_SDS8_9_XSG0_SRE15_ANA_RG15X_MASK                                                             (0x1 << RTL8390_SDS8_9_XSG0_SRE15_ANA_RG15X_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SRE15_CFG_LP_CNT_1_OFFSET                                                        (1307)
  #define RTL8390_SDS8_9_XSG0_SRE15_CFG_LP_CNT_1_MASK                                                          (0xF << RTL8390_SDS8_9_XSG0_SRE15_CFG_LP_CNT_1_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SRE15_CFG_EPON_OFFSET                                                            (1306)
  #define RTL8390_SDS8_9_XSG0_SRE15_CFG_EPON_MASK                                                              (0x1 << RTL8390_SDS8_9_XSG0_SRE15_CFG_EPON_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SRE15_CFG_DX_OFFSET                                                              (1296)
  #define RTL8390_SDS8_9_XSG0_SRE15_CFG_DX_MASK                                                                (0x3FF << RTL8390_SDS8_9_XSG0_SRE15_CFG_DX_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SRE14_ANA_RG14X_OFFSET                                                           (1280)
  #define RTL8390_SDS8_9_XSG0_SRE14_ANA_RG14X_MASK                                                             (0xFFFF << RTL8390_SDS8_9_XSG0_SRE14_ANA_RG14X_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SRE16_CFG_DY_8B_OFFSET                                                           (1256)
  #define RTL8390_SDS8_9_XSG0_SRE16_CFG_DY_8B_MASK                                                             (0xFF << RTL8390_SDS8_9_XSG0_SRE16_CFG_DY_8B_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SRE16_CFG_DX_8B_OFFSET                                                           (1248)
  #define RTL8390_SDS8_9_XSG0_SRE16_CFG_DX_8B_MASK                                                             (0xFF << RTL8390_SDS8_9_XSG0_SRE16_CFG_DX_8B_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SRE25_ALL_SYMBOLERR_CNT_OFFSET                                                   (1144)
  #define RTL8390_SDS8_9_XSG0_SRE25_ALL_SYMBOLERR_CNT_MASK                                                     (0xFF << RTL8390_SDS8_9_XSG0_SRE25_ALL_SYMBOLERR_CNT_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SRE25_MUX_SYMBOLERR_CNT_OFFSET                                                   (1136)
  #define RTL8390_SDS8_9_XSG0_SRE25_MUX_SYMBOLERR_CNT_MASK                                                     (0xFF << RTL8390_SDS8_9_XSG0_SRE25_MUX_SYMBOLERR_CNT_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SRE24_CFG_SD_H_OFFSET                                                            (1135)
  #define RTL8390_SDS8_9_XSG0_SRE24_CFG_SD_H_MASK                                                              (0x1 << RTL8390_SDS8_9_XSG0_SRE24_CFG_SD_H_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SRE24_CFG_RG24X14_OFFSET                                                         (1134)
  #define RTL8390_SDS8_9_XSG0_SRE24_CFG_RG24X14_MASK                                                           (0x1 << RTL8390_SDS8_9_XSG0_SRE24_CFG_RG24X14_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SRE24_CFG_HYSDET_OFFSET                                                          (1130)
  #define RTL8390_SDS8_9_XSG0_SRE24_CFG_HYSDET_MASK                                                            (0xF << RTL8390_SDS8_9_XSG0_SRE24_CFG_HYSDET_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SRE24_CFG_D2A_LPK_OFFSET                                                         (1129)
  #define RTL8390_SDS8_9_XSG0_SRE24_CFG_D2A_LPK_MASK                                                           (0x1 << RTL8390_SDS8_9_XSG0_SRE24_CFG_D2A_LPK_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SRE24_CFG_HAM_PTR_OFFSET                                                         (1128)
  #define RTL8390_SDS8_9_XSG0_SRE24_CFG_HAM_PTR_MASK                                                           (0x1 << RTL8390_SDS8_9_XSG0_SRE24_CFG_HAM_PTR_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SRE24_CFG_ENTX_OFFSET                                                            (1127)
  #define RTL8390_SDS8_9_XSG0_SRE24_CFG_ENTX_MASK                                                              (0x1 << RTL8390_SDS8_9_XSG0_SRE24_CFG_ENTX_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SRE24_CFG_CMALI_SIG_OFFSET                                                       (1126)
  #define RTL8390_SDS8_9_XSG0_SRE24_CFG_CMALI_SIG_MASK                                                         (0x1 << RTL8390_SDS8_9_XSG0_SRE24_CFG_CMALI_SIG_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SRE24_CFG_TMR_ALI_OFFSET                                                         (1123)
  #define RTL8390_SDS8_9_XSG0_SRE24_CFG_TMR_ALI_MASK                                                           (0x7 << RTL8390_SDS8_9_XSG0_SRE24_CFG_TMR_ALI_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SRE24_CFG_SYMBOLERR_CNT_OFFSET                                                   (1120)
  #define RTL8390_SDS8_9_XSG0_SRE24_CFG_SYMBOLERR_CNT_MASK                                                     (0x7 << RTL8390_SDS8_9_XSG0_SRE24_CFG_SYMBOLERR_CNT_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SRE27_CFG_DBG_STATUS_ECO_0_OFFSET                                                (1104)
  #define RTL8390_SDS8_9_XSG0_SRE27_CFG_DBG_STATUS_ECO_0_MASK                                                  (0xFFFF << RTL8390_SDS8_9_XSG0_SRE27_CFG_DBG_STATUS_ECO_0_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SRE26_P3LNKDOWNCNT_OFFSET                                                        (1100)
  #define RTL8390_SDS8_9_XSG0_SRE26_P3LNKDOWNCNT_MASK                                                          (0xF << RTL8390_SDS8_9_XSG0_SRE26_P3LNKDOWNCNT_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SRE26_P2LNKDOWNCNT_OFFSET                                                        (1096)
  #define RTL8390_SDS8_9_XSG0_SRE26_P2LNKDOWNCNT_MASK                                                          (0xF << RTL8390_SDS8_9_XSG0_SRE26_P2LNKDOWNCNT_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SRE26_P1LNKDOWNCNT_OFFSET                                                        (1092)
  #define RTL8390_SDS8_9_XSG0_SRE26_P1LNKDOWNCNT_MASK                                                          (0xF << RTL8390_SDS8_9_XSG0_SRE26_P1LNKDOWNCNT_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SRE26_P0LNKDOWNCNT_OFFSET                                                        (1088)
  #define RTL8390_SDS8_9_XSG0_SRE26_P0LNKDOWNCNT_MASK                                                          (0xF << RTL8390_SDS8_9_XSG0_SRE26_P0LNKDOWNCNT_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SRE29_CFG_DBG_STATUS_ECO_2_OFFSET                                                (1081)
  #define RTL8390_SDS8_9_XSG0_SRE29_CFG_DBG_STATUS_ECO_2_MASK                                                  (0x7F << RTL8390_SDS8_9_XSG0_SRE29_CFG_DBG_STATUS_ECO_2_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SRE29_SIGNOK_LAT_OFFSET                                                          (1080)
  #define RTL8390_SDS8_9_XSG0_SRE29_SIGNOK_LAT_MASK                                                            (0x1 << RTL8390_SDS8_9_XSG0_SRE29_SIGNOK_LAT_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SRE29_LINKOK_LAT_OFFSET                                                          (1076)
  #define RTL8390_SDS8_9_XSG0_SRE29_LINKOK_LAT_MASK                                                            (0xF << RTL8390_SDS8_9_XSG0_SRE29_LINKOK_LAT_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SRE29_SYNCOK_LAT_OFFSET                                                          (1072)
  #define RTL8390_SDS8_9_XSG0_SRE29_SYNCOK_LAT_MASK                                                            (0xF << RTL8390_SDS8_9_XSG0_SRE29_SYNCOK_LAT_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SRE28_CFG_DBG_STATUS_ECO_1_OFFSET                                                (1056)
  #define RTL8390_SDS8_9_XSG0_SRE28_CFG_DBG_STATUS_ECO_1_MASK                                                  (0xFFFF << RTL8390_SDS8_9_XSG0_SRE28_CFG_DBG_STATUS_ECO_1_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SRE30_CFG_DBG_STATUS_ECO_3_OFFSET                                                (1033)
  #define RTL8390_SDS8_9_XSG0_SRE30_CFG_DBG_STATUS_ECO_3_MASK                                                  (0x7F << RTL8390_SDS8_9_XSG0_SRE30_CFG_DBG_STATUS_ECO_3_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SRE30_SIGNOKSTAT_OFFSET                                                          (1032)
  #define RTL8390_SDS8_9_XSG0_SRE30_SIGNOKSTAT_MASK                                                            (0x1 << RTL8390_SDS8_9_XSG0_SRE30_SIGNOKSTAT_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SRE30_LINKOKSTAT_OFFSET                                                          (1028)
  #define RTL8390_SDS8_9_XSG0_SRE30_LINKOKSTAT_MASK                                                            (0xF << RTL8390_SDS8_9_XSG0_SRE30_LINKOKSTAT_OFFSET)
  #define RTL8390_SDS8_9_XSG0_SRE30_SYNCOKSTAT_OFFSET                                                          (1024)
  #define RTL8390_SDS8_9_XSG0_SRE30_SYNCOKSTAT_MASK                                                            (0xF << RTL8390_SDS8_9_XSG0_SRE30_SYNCOKSTAT_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FR1_CAPBILITY_OFFSET                                                             (1014)
  #define RTL8390_SDS8_9_XSG0_FR1_CAPBILITY_MASK                                                               (0x3FF << RTL8390_SDS8_9_XSG0_FR1_CAPBILITY_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FR1_AN_COMPLETE_OFFSET                                                           (1013)
  #define RTL8390_SDS8_9_XSG0_FR1_AN_COMPLETE_MASK                                                             (0x1 << RTL8390_SDS8_9_XSG0_FR1_AN_COMPLETE_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FR1_R_FAULT_OFFSET                                                               (1012)
  #define RTL8390_SDS8_9_XSG0_FR1_R_FAULT_MASK                                                                 (0x1 << RTL8390_SDS8_9_XSG0_FR1_R_FAULT_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FR1_NWAY_ABILITY_OFFSET                                                          (1011)
  #define RTL8390_SDS8_9_XSG0_FR1_NWAY_ABILITY_MASK                                                            (0x1 << RTL8390_SDS8_9_XSG0_FR1_NWAY_ABILITY_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FR1_LINK_STATUS_OFFSET                                                           (1010)
  #define RTL8390_SDS8_9_XSG0_FR1_LINK_STATUS_MASK                                                             (0x1 << RTL8390_SDS8_9_XSG0_FR1_LINK_STATUS_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FR1_JABBER_DETECT_OFFSET                                                         (1009)
  #define RTL8390_SDS8_9_XSG0_FR1_JABBER_DETECT_MASK                                                           (0x1 << RTL8390_SDS8_9_XSG0_FR1_JABBER_DETECT_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FR1_EXTENDED_CAPBILITY_OFFSET                                                    (1008)
  #define RTL8390_SDS8_9_XSG0_FR1_EXTENDED_CAPBILITY_MASK                                                      (0x1 << RTL8390_SDS8_9_XSG0_FR1_EXTENDED_CAPBILITY_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FR0_CFG_FIB_RST_OFFSET                                                           (1007)
  #define RTL8390_SDS8_9_XSG0_FR0_CFG_FIB_RST_MASK                                                             (0x1 << RTL8390_SDS8_9_XSG0_FR0_CFG_FIB_RST_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FR0_CFG_FIB_LPK_OFFSET                                                           (1006)
  #define RTL8390_SDS8_9_XSG0_FR0_CFG_FIB_LPK_MASK                                                             (0x1 << RTL8390_SDS8_9_XSG0_FR0_CFG_FIB_LPK_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FR0_CFG_FIB_SPD_RD_00_OFFSET                                                     (1005)
  #define RTL8390_SDS8_9_XSG0_FR0_CFG_FIB_SPD_RD_00_MASK                                                       (0x1 << RTL8390_SDS8_9_XSG0_FR0_CFG_FIB_SPD_RD_00_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FR0_CFG_FIB_ANEN_OFFSET                                                          (1004)
  #define RTL8390_SDS8_9_XSG0_FR0_CFG_FIB_ANEN_MASK                                                            (0x1 << RTL8390_SDS8_9_XSG0_FR0_CFG_FIB_ANEN_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FR0_CFG_FIB_PDOWN_OFFSET                                                         (1003)
  #define RTL8390_SDS8_9_XSG0_FR0_CFG_FIB_PDOWN_MASK                                                           (0x1 << RTL8390_SDS8_9_XSG0_FR0_CFG_FIB_PDOWN_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FR0_CFG_FIB_ISO_OFFSET                                                           (1002)
  #define RTL8390_SDS8_9_XSG0_FR0_CFG_FIB_ISO_MASK                                                             (0x1 << RTL8390_SDS8_9_XSG0_FR0_CFG_FIB_ISO_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FR0_CFG_FIB_RESTART_OFFSET                                                       (1001)
  #define RTL8390_SDS8_9_XSG0_FR0_CFG_FIB_RESTART_MASK                                                         (0x1 << RTL8390_SDS8_9_XSG0_FR0_CFG_FIB_RESTART_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FR0_CFG_FIB_FULLDUP_OFFSET                                                       (1000)
  #define RTL8390_SDS8_9_XSG0_FR0_CFG_FIB_FULLDUP_MASK                                                         (0x1 << RTL8390_SDS8_9_XSG0_FR0_CFG_FIB_FULLDUP_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FR0_CFG_FIB_SPD_RD_01_OFFSET                                                     (998)
  #define RTL8390_SDS8_9_XSG0_FR0_CFG_FIB_SPD_RD_01_MASK                                                       (0x1 << RTL8390_SDS8_9_XSG0_FR0_CFG_FIB_SPD_RD_01_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FR0_CFG_FIB_FRCTX_OFFSET                                                         (997)
  #define RTL8390_SDS8_9_XSG0_FR0_CFG_FIB_FRCTX_MASK                                                           (0x1 << RTL8390_SDS8_9_XSG0_FR0_CFG_FIB_FRCTX_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FR3_REALTEK_OUI_0500_OFFSET                                                      (986)
  #define RTL8390_SDS8_9_XSG0_FR3_REALTEK_OUI_0500_MASK                                                        (0x3F << RTL8390_SDS8_9_XSG0_FR3_REALTEK_OUI_0500_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FR3_MODEL_NO_0500_OFFSET                                                         (980)
  #define RTL8390_SDS8_9_XSG0_FR3_MODEL_NO_0500_MASK                                                           (0x3F << RTL8390_SDS8_9_XSG0_FR3_MODEL_NO_0500_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FR3_REVISION_NO_0300_OFFSET                                                      (976)
  #define RTL8390_SDS8_9_XSG0_FR3_REVISION_NO_0300_MASK                                                        (0xF << RTL8390_SDS8_9_XSG0_FR3_REVISION_NO_0300_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FR2_REALTEK_OUI_2106_OFFSET                                                      (960)
  #define RTL8390_SDS8_9_XSG0_FR2_REALTEK_OUI_2106_MASK                                                        (0xFFFF << RTL8390_SDS8_9_XSG0_FR2_REALTEK_OUI_2106_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FR5_RX_CFG_REG_OFFSET                                                            (944)
  #define RTL8390_SDS8_9_XSG0_FR5_RX_CFG_REG_MASK                                                              (0xFFFF << RTL8390_SDS8_9_XSG0_FR5_RX_CFG_REG_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FR4_TX_CFG_REG_OFFSET                                                            (928)
  #define RTL8390_SDS8_9_XSG0_FR4_TX_CFG_REG_MASK                                                              (0xFFFF << RTL8390_SDS8_9_XSG0_FR4_TX_CFG_REG_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FR7_MR_NP_TX_OFFSET                                                              (912)
  #define RTL8390_SDS8_9_XSG0_FR7_MR_NP_TX_MASK                                                                (0xFFFF << RTL8390_SDS8_9_XSG0_FR7_MR_NP_TX_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FR6_FIB_NP_EN_OFFSET                                                             (898)
  #define RTL8390_SDS8_9_XSG0_FR6_FIB_NP_EN_MASK                                                               (0x1 << RTL8390_SDS8_9_XSG0_FR6_FIB_NP_EN_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FR6_RXPAGE_OFFSET                                                                (897)
  #define RTL8390_SDS8_9_XSG0_FR6_RXPAGE_MASK                                                                  (0x1 << RTL8390_SDS8_9_XSG0_FR6_RXPAGE_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FR8_MR_NP_RX_OFFSET                                                              (864)
  #define RTL8390_SDS8_9_XSG0_FR8_MR_NP_RX_MASK                                                                (0xFFFF << RTL8390_SDS8_9_XSG0_FR8_MR_NP_RX_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FR13_INDR_FUNC_OFFSET                                                            (830)
  #define RTL8390_SDS8_9_XSG0_FR13_INDR_FUNC_MASK                                                              (0x3 << RTL8390_SDS8_9_XSG0_FR13_INDR_FUNC_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FR13_DUMMY_REG13_1305_OFFSET                                                     (821)
  #define RTL8390_SDS8_9_XSG0_FR13_DUMMY_REG13_1305_MASK                                                       (0x1FF << RTL8390_SDS8_9_XSG0_FR13_DUMMY_REG13_1305_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FR13_INDR_DEVAD_OFFSET                                                           (816)
  #define RTL8390_SDS8_9_XSG0_FR13_INDR_DEVAD_MASK                                                             (0x1F << RTL8390_SDS8_9_XSG0_FR13_INDR_DEVAD_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FR14_MMDRDBUS_OFFSET                                                             (768)
  #define RTL8390_SDS8_9_XSG0_FR14_MMDRDBUS_MASK                                                               (0xFFFF << RTL8390_SDS8_9_XSG0_FR14_MMDRDBUS_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FR17_ANA_RG3X_OFFSET                                                             (752)
  #define RTL8390_SDS8_9_XSG0_FR17_ANA_RG3X_MASK                                                               (0xFFFF << RTL8390_SDS8_9_XSG0_FR17_ANA_RG3X_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FR16_ANA_RG2X_OFFSET                                                             (736)
  #define RTL8390_SDS8_9_XSG0_FR16_ANA_RG2X_MASK                                                               (0xFFFF << RTL8390_SDS8_9_XSG0_FR16_ANA_RG2X_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FR19_ANA_RG5X_OFFSET                                                             (720)
  #define RTL8390_SDS8_9_XSG0_FR19_ANA_RG5X_MASK                                                               (0xFFFF << RTL8390_SDS8_9_XSG0_FR19_ANA_RG5X_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FR18_ANA_RG4X_OFFSET                                                             (704)
  #define RTL8390_SDS8_9_XSG0_FR18_ANA_RG4X_MASK                                                               (0xFFFF << RTL8390_SDS8_9_XSG0_FR18_ANA_RG4X_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FR21_ANA_RG7X_OFFSET                                                             (688)
  #define RTL8390_SDS8_9_XSG0_FR21_ANA_RG7X_MASK                                                               (0xFFFF << RTL8390_SDS8_9_XSG0_FR21_ANA_RG7X_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FR20_ANA_RG6X_OFFSET                                                             (672)
  #define RTL8390_SDS8_9_XSG0_FR20_ANA_RG6X_MASK                                                               (0xFFFF << RTL8390_SDS8_9_XSG0_FR20_ANA_RG6X_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FR23_QSGM_TXCFG_MAC_OFFSET                                                       (656)
  #define RTL8390_SDS8_9_XSG0_FR23_QSGM_TXCFG_MAC_MASK                                                         (0xFFFF << RTL8390_SDS8_9_XSG0_FR23_QSGM_TXCFG_MAC_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FR22_QSGM_TXCFG_PHY_OFFSET                                                       (640)
  #define RTL8390_SDS8_9_XSG0_FR22_QSGM_TXCFG_PHY_MASK                                                         (0xFFFF << RTL8390_SDS8_9_XSG0_FR22_QSGM_TXCFG_PHY_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FR25_ANA_RG13X_OFFSET                                                            (624)
  #define RTL8390_SDS8_9_XSG0_FR25_ANA_RG13X_MASK                                                              (0xFFFF << RTL8390_SDS8_9_XSG0_FR25_ANA_RG13X_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FR24_ANA_RG12X_OFFSET                                                            (608)
  #define RTL8390_SDS8_9_XSG0_FR24_ANA_RG12X_MASK                                                              (0xFFFF << RTL8390_SDS8_9_XSG0_FR24_ANA_RG12X_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FR27_ANA_RG15X_OFFSET                                                            (592)
  #define RTL8390_SDS8_9_XSG0_FR27_ANA_RG15X_MASK                                                              (0xFFFF << RTL8390_SDS8_9_XSG0_FR27_ANA_RG15X_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FR29_CFG_AUTO_DET_ON_OFFSET                                                      (575)
  #define RTL8390_SDS8_9_XSG0_FR29_CFG_AUTO_DET_ON_MASK                                                        (0x1 << RTL8390_SDS8_9_XSG0_FR29_CFG_AUTO_DET_ON_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FR29_CFG_TOUT_MAX_OFFSET                                                         (569)
  #define RTL8390_SDS8_9_XSG0_FR29_CFG_TOUT_MAX_MASK                                                           (0x3F << RTL8390_SDS8_9_XSG0_FR29_CFG_TOUT_MAX_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FR29_CFG_STATE_TMR_OFFSET                                                        (565)
  #define RTL8390_SDS8_9_XSG0_FR29_CFG_STATE_TMR_MASK                                                          (0xF << RTL8390_SDS8_9_XSG0_FR29_CFG_STATE_TMR_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FR29_CFG_TEST_TMR_OFFSET                                                         (560)
  #define RTL8390_SDS8_9_XSG0_FR29_CFG_TEST_TMR_MASK                                                           (0x1F << RTL8390_SDS8_9_XSG0_FR29_CFG_TEST_TMR_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FR28_CFG_CONS1_MAX_OFFSET                                                        (556)
  #define RTL8390_SDS8_9_XSG0_FR28_CFG_CONS1_MAX_MASK                                                          (0xF << RTL8390_SDS8_9_XSG0_FR28_CFG_CONS1_MAX_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FR28_CFG_CONS0_MAX_OFFSET                                                        (552)
  #define RTL8390_SDS8_9_XSG0_FR28_CFG_CONS0_MAX_MASK                                                          (0xF << RTL8390_SDS8_9_XSG0_FR28_CFG_CONS0_MAX_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FR28_CFG_CNT_MIN_OFFSET                                                          (544)
  #define RTL8390_SDS8_9_XSG0_FR28_CFG_CNT_MIN_MASK                                                            (0xFF << RTL8390_SDS8_9_XSG0_FR28_CFG_CNT_MIN_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FR30_CFG_RG30X1512_OFFSET                                                        (524)
  #define RTL8390_SDS8_9_XSG0_FR30_CFG_RG30X1512_MASK                                                          (0xF << RTL8390_SDS8_9_XSG0_FR30_CFG_RG30X1512_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FR30_CFG_STATMR_LEVEL_OFFSET                                                     (523)
  #define RTL8390_SDS8_9_XSG0_FR30_CFG_STATMR_LEVEL_MASK                                                       (0x1 << RTL8390_SDS8_9_XSG0_FR30_CFG_STATMR_LEVEL_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FR30_CFG_CNTEN_OFFSET                                                            (522)
  #define RTL8390_SDS8_9_XSG0_FR30_CFG_CNTEN_MASK                                                              (0x1 << RTL8390_SDS8_9_XSG0_FR30_CFG_CNTEN_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FR30_CFG_CONSEN_OFFSET                                                           (521)
  #define RTL8390_SDS8_9_XSG0_FR30_CFG_CONSEN_MASK                                                             (0x1 << RTL8390_SDS8_9_XSG0_FR30_CFG_CONSEN_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FR30_CFG_STATMR_EN_OFFSET                                                        (520)
  #define RTL8390_SDS8_9_XSG0_FR30_CFG_STATMR_EN_MASK                                                          (0x1 << RTL8390_SDS8_9_XSG0_FR30_CFG_STATMR_EN_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FR30_CFG_LNK_ON_TMR_OFFSET                                                       (512)
  #define RTL8390_SDS8_9_XSG0_FR30_CFG_LNK_ON_TMR_MASK                                                         (0xFF << RTL8390_SDS8_9_XSG0_FR30_CFG_LNK_ON_TMR_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FRE1_CAPBILITY_OFFSET                                                            (502)
  #define RTL8390_SDS8_9_XSG0_FRE1_CAPBILITY_MASK                                                              (0x3FF << RTL8390_SDS8_9_XSG0_FRE1_CAPBILITY_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FRE1_AN_COMPLETE_OFFSET                                                          (501)
  #define RTL8390_SDS8_9_XSG0_FRE1_AN_COMPLETE_MASK                                                            (0x1 << RTL8390_SDS8_9_XSG0_FRE1_AN_COMPLETE_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FRE1_R_FAULT_OFFSET                                                              (500)
  #define RTL8390_SDS8_9_XSG0_FRE1_R_FAULT_MASK                                                                (0x1 << RTL8390_SDS8_9_XSG0_FRE1_R_FAULT_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FRE1_NWAY_ABILITY_OFFSET                                                         (499)
  #define RTL8390_SDS8_9_XSG0_FRE1_NWAY_ABILITY_MASK                                                           (0x1 << RTL8390_SDS8_9_XSG0_FRE1_NWAY_ABILITY_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FRE1_LINK_STATUS_OFFSET                                                          (498)
  #define RTL8390_SDS8_9_XSG0_FRE1_LINK_STATUS_MASK                                                            (0x1 << RTL8390_SDS8_9_XSG0_FRE1_LINK_STATUS_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FRE1_JABBER_DETECT_OFFSET                                                        (497)
  #define RTL8390_SDS8_9_XSG0_FRE1_JABBER_DETECT_MASK                                                          (0x1 << RTL8390_SDS8_9_XSG0_FRE1_JABBER_DETECT_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FRE1_EXTENDED_CAPBILITY_OFFSET                                                   (496)
  #define RTL8390_SDS8_9_XSG0_FRE1_EXTENDED_CAPBILITY_MASK                                                     (0x1 << RTL8390_SDS8_9_XSG0_FRE1_EXTENDED_CAPBILITY_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FRE0_CFG_FIB_RST_OFFSET                                                          (495)
  #define RTL8390_SDS8_9_XSG0_FRE0_CFG_FIB_RST_MASK                                                            (0x1 << RTL8390_SDS8_9_XSG0_FRE0_CFG_FIB_RST_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FRE0_CFG_FIB_LPK_OFFSET                                                          (494)
  #define RTL8390_SDS8_9_XSG0_FRE0_CFG_FIB_LPK_MASK                                                            (0x1 << RTL8390_SDS8_9_XSG0_FRE0_CFG_FIB_LPK_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FRE0_CFG_FIB_SPD_RD_00_OFFSET                                                    (493)
  #define RTL8390_SDS8_9_XSG0_FRE0_CFG_FIB_SPD_RD_00_MASK                                                      (0x1 << RTL8390_SDS8_9_XSG0_FRE0_CFG_FIB_SPD_RD_00_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FRE0_CFG_FIB_ANEN_OFFSET                                                         (492)
  #define RTL8390_SDS8_9_XSG0_FRE0_CFG_FIB_ANEN_MASK                                                           (0x1 << RTL8390_SDS8_9_XSG0_FRE0_CFG_FIB_ANEN_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FRE0_CFG_FIB_PDOWN_OFFSET                                                        (491)
  #define RTL8390_SDS8_9_XSG0_FRE0_CFG_FIB_PDOWN_MASK                                                          (0x1 << RTL8390_SDS8_9_XSG0_FRE0_CFG_FIB_PDOWN_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FRE0_CFG_FIB_ISO_OFFSET                                                          (490)
  #define RTL8390_SDS8_9_XSG0_FRE0_CFG_FIB_ISO_MASK                                                            (0x1 << RTL8390_SDS8_9_XSG0_FRE0_CFG_FIB_ISO_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FRE0_CFG_FIB_RESTART_OFFSET                                                      (489)
  #define RTL8390_SDS8_9_XSG0_FRE0_CFG_FIB_RESTART_MASK                                                        (0x1 << RTL8390_SDS8_9_XSG0_FRE0_CFG_FIB_RESTART_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FRE0_CFG_FIB_FULLDUP_OFFSET                                                      (488)
  #define RTL8390_SDS8_9_XSG0_FRE0_CFG_FIB_FULLDUP_MASK                                                        (0x1 << RTL8390_SDS8_9_XSG0_FRE0_CFG_FIB_FULLDUP_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FRE0_CFG_FIB_SPD_RD_01_OFFSET                                                    (486)
  #define RTL8390_SDS8_9_XSG0_FRE0_CFG_FIB_SPD_RD_01_MASK                                                      (0x1 << RTL8390_SDS8_9_XSG0_FRE0_CFG_FIB_SPD_RD_01_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FRE0_CFG_FIB_FRCTX_OFFSET                                                        (485)
  #define RTL8390_SDS8_9_XSG0_FRE0_CFG_FIB_FRCTX_MASK                                                          (0x1 << RTL8390_SDS8_9_XSG0_FRE0_CFG_FIB_FRCTX_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FRE3_REALTEK_OUI_0500_OFFSET                                                     (474)
  #define RTL8390_SDS8_9_XSG0_FRE3_REALTEK_OUI_0500_MASK                                                       (0x3F << RTL8390_SDS8_9_XSG0_FRE3_REALTEK_OUI_0500_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FRE3_MODEL_NO_0500_OFFSET                                                        (468)
  #define RTL8390_SDS8_9_XSG0_FRE3_MODEL_NO_0500_MASK                                                          (0x3F << RTL8390_SDS8_9_XSG0_FRE3_MODEL_NO_0500_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FRE3_REVISION_NO_0300_OFFSET                                                     (464)
  #define RTL8390_SDS8_9_XSG0_FRE3_REVISION_NO_0300_MASK                                                       (0xF << RTL8390_SDS8_9_XSG0_FRE3_REVISION_NO_0300_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FRE2_REALTEK_OUI_2106_OFFSET                                                     (448)
  #define RTL8390_SDS8_9_XSG0_FRE2_REALTEK_OUI_2106_MASK                                                       (0xFFFF << RTL8390_SDS8_9_XSG0_FRE2_REALTEK_OUI_2106_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FRE5_RX_CFG_REG_OFFSET                                                           (432)
  #define RTL8390_SDS8_9_XSG0_FRE5_RX_CFG_REG_MASK                                                             (0xFFFF << RTL8390_SDS8_9_XSG0_FRE5_RX_CFG_REG_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FRE4_TX_CFG_REG_OFFSET                                                           (416)
  #define RTL8390_SDS8_9_XSG0_FRE4_TX_CFG_REG_MASK                                                             (0xFFFF << RTL8390_SDS8_9_XSG0_FRE4_TX_CFG_REG_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FRE7_MR_NP_TX_OFFSET                                                             (400)
  #define RTL8390_SDS8_9_XSG0_FRE7_MR_NP_TX_MASK                                                               (0xFFFF << RTL8390_SDS8_9_XSG0_FRE7_MR_NP_TX_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FRE6_FIB_NP_EN_OFFSET                                                            (386)
  #define RTL8390_SDS8_9_XSG0_FRE6_FIB_NP_EN_MASK                                                              (0x1 << RTL8390_SDS8_9_XSG0_FRE6_FIB_NP_EN_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FRE6_RXPAGE_OFFSET                                                               (385)
  #define RTL8390_SDS8_9_XSG0_FRE6_RXPAGE_MASK                                                                 (0x1 << RTL8390_SDS8_9_XSG0_FRE6_RXPAGE_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FRE8_MR_NP_RX_OFFSET                                                             (352)
  #define RTL8390_SDS8_9_XSG0_FRE8_MR_NP_RX_MASK                                                               (0xFFFF << RTL8390_SDS8_9_XSG0_FRE8_MR_NP_RX_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FRE13_INDR_FUNC_OFFSET                                                           (318)
  #define RTL8390_SDS8_9_XSG0_FRE13_INDR_FUNC_MASK                                                             (0x3 << RTL8390_SDS8_9_XSG0_FRE13_INDR_FUNC_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FRE13_DUMMY_REG13_1305_OFFSET                                                    (309)
  #define RTL8390_SDS8_9_XSG0_FRE13_DUMMY_REG13_1305_MASK                                                      (0x1FF << RTL8390_SDS8_9_XSG0_FRE13_DUMMY_REG13_1305_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FRE13_INDR_DEVAD_OFFSET                                                          (304)
  #define RTL8390_SDS8_9_XSG0_FRE13_INDR_DEVAD_MASK                                                            (0x1F << RTL8390_SDS8_9_XSG0_FRE13_INDR_DEVAD_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FRE14_MMDRDBUS_OFFSET                                                            (256)
  #define RTL8390_SDS8_9_XSG0_FRE14_MMDRDBUS_MASK                                                              (0xFFFF << RTL8390_SDS8_9_XSG0_FRE14_MMDRDBUS_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FRE17_DUMMY_REG17_1505_OFFSET                                                    (245)
  #define RTL8390_SDS8_9_XSG0_FRE17_DUMMY_REG17_1505_MASK                                                      (0x7FF << RTL8390_SDS8_9_XSG0_FRE17_DUMMY_REG17_1505_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FRE17_EEE_RSG_FIB100_OFFSET                                                      (244)
  #define RTL8390_SDS8_9_XSG0_FRE17_EEE_RSG_FIB100_MASK                                                        (0x1 << RTL8390_SDS8_9_XSG0_FRE17_EEE_RSG_FIB100_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FRE17_EEE_STD_FIB100_OFFSET                                                      (243)
  #define RTL8390_SDS8_9_XSG0_FRE17_EEE_STD_FIB100_MASK                                                        (0x1 << RTL8390_SDS8_9_XSG0_FRE17_EEE_STD_FIB100_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FRE17_C1_PWRSAV_EN_FIB100_OFFSET                                                 (242)
  #define RTL8390_SDS8_9_XSG0_FRE17_C1_PWRSAV_EN_FIB100_MASK                                                   (0x1 << RTL8390_SDS8_9_XSG0_FRE17_C1_PWRSAV_EN_FIB100_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FRE17_C2_PWRSAV_EN_FIB100_OFFSET                                                 (241)
  #define RTL8390_SDS8_9_XSG0_FRE17_C2_PWRSAV_EN_FIB100_MASK                                                   (0x1 << RTL8390_SDS8_9_XSG0_FRE17_C2_PWRSAV_EN_FIB100_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FRE17_EEE_QUIET_FIB100_OFFSET                                                    (240)
  #define RTL8390_SDS8_9_XSG0_FRE17_EEE_QUIET_FIB100_MASK                                                      (0x1 << RTL8390_SDS8_9_XSG0_FRE17_EEE_QUIET_FIB100_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FRE16_DUMMY_REG16_15_OFFSET                                                      (239)
  #define RTL8390_SDS8_9_XSG0_FRE16_DUMMY_REG16_15_MASK                                                        (0x1 << RTL8390_SDS8_9_XSG0_FRE16_DUMMY_REG16_15_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FRE16_EEE_RSG_FIB1G_OFFSET                                                       (238)
  #define RTL8390_SDS8_9_XSG0_FRE16_EEE_RSG_FIB1G_MASK                                                         (0x1 << RTL8390_SDS8_9_XSG0_FRE16_EEE_RSG_FIB1G_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FRE16_EEE_STD_FIB1G_OFFSET                                                       (237)
  #define RTL8390_SDS8_9_XSG0_FRE16_EEE_STD_FIB1G_MASK                                                         (0x1 << RTL8390_SDS8_9_XSG0_FRE16_EEE_STD_FIB1G_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FRE16_C1_PWRSAV_EN_FIB1G_OFFSET                                                  (236)
  #define RTL8390_SDS8_9_XSG0_FRE16_C1_PWRSAV_EN_FIB1G_MASK                                                    (0x1 << RTL8390_SDS8_9_XSG0_FRE16_C1_PWRSAV_EN_FIB1G_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FRE16_C2_PWRSAV_EN_FIB1G_OFFSET                                                  (235)
  #define RTL8390_SDS8_9_XSG0_FRE16_C2_PWRSAV_EN_FIB1G_MASK                                                    (0x1 << RTL8390_SDS8_9_XSG0_FRE16_C2_PWRSAV_EN_FIB1G_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FRE16_EEE_QUIET_FIB1G_OFFSET                                                     (234)
  #define RTL8390_SDS8_9_XSG0_FRE16_EEE_QUIET_FIB1G_MASK                                                       (0x1 << RTL8390_SDS8_9_XSG0_FRE16_EEE_QUIET_FIB1G_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FRE16_EEE_RSG_QSGP_OFFSET                                                        (233)
  #define RTL8390_SDS8_9_XSG0_FRE16_EEE_RSG_QSGP_MASK                                                          (0x1 << RTL8390_SDS8_9_XSG0_FRE16_EEE_RSG_QSGP_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FRE16_EEE_STD_QSGP_OFFSET                                                        (232)
  #define RTL8390_SDS8_9_XSG0_FRE16_EEE_STD_QSGP_MASK                                                          (0x1 << RTL8390_SDS8_9_XSG0_FRE16_EEE_STD_QSGP_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FRE16_C1_PWRSAV_EN_QSGP_OFFSET                                                   (231)
  #define RTL8390_SDS8_9_XSG0_FRE16_C1_PWRSAV_EN_QSGP_MASK                                                     (0x1 << RTL8390_SDS8_9_XSG0_FRE16_C1_PWRSAV_EN_QSGP_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FRE16_C2_PWRSAV_EN_QSGP_OFFSET                                                   (230)
  #define RTL8390_SDS8_9_XSG0_FRE16_C2_PWRSAV_EN_QSGP_MASK                                                     (0x1 << RTL8390_SDS8_9_XSG0_FRE16_C2_PWRSAV_EN_QSGP_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FRE16_EEE_QUIET_QSGP_OFFSET                                                      (229)
  #define RTL8390_SDS8_9_XSG0_FRE16_EEE_QUIET_QSGP_MASK                                                        (0x1 << RTL8390_SDS8_9_XSG0_FRE16_EEE_QUIET_QSGP_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FRE16_EEE_RSG_RSGP_OFFSET                                                        (228)
  #define RTL8390_SDS8_9_XSG0_FRE16_EEE_RSG_RSGP_MASK                                                          (0x1 << RTL8390_SDS8_9_XSG0_FRE16_EEE_RSG_RSGP_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FRE16_EEE_STD_RSGP_OFFSET                                                        (227)
  #define RTL8390_SDS8_9_XSG0_FRE16_EEE_STD_RSGP_MASK                                                          (0x1 << RTL8390_SDS8_9_XSG0_FRE16_EEE_STD_RSGP_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FRE16_C1_PWRSAV_EN_RSGP_OFFSET                                                   (226)
  #define RTL8390_SDS8_9_XSG0_FRE16_C1_PWRSAV_EN_RSGP_MASK                                                     (0x1 << RTL8390_SDS8_9_XSG0_FRE16_C1_PWRSAV_EN_RSGP_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FRE16_C2_PWRSAV_EN_RSGP_OFFSET                                                   (225)
  #define RTL8390_SDS8_9_XSG0_FRE16_C2_PWRSAV_EN_RSGP_MASK                                                     (0x1 << RTL8390_SDS8_9_XSG0_FRE16_C2_PWRSAV_EN_RSGP_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FRE16_EEE_QUIET_RSGP_OFFSET                                                      (224)
  #define RTL8390_SDS8_9_XSG0_FRE16_EEE_QUIET_RSGP_MASK                                                        (0x1 << RTL8390_SDS8_9_XSG0_FRE16_EEE_QUIET_RSGP_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FRE19_CFG_TX_MODE_OFFSET                                                         (222)
  #define RTL8390_SDS8_9_XSG0_FRE19_CFG_TX_MODE_MASK                                                           (0x3 << RTL8390_SDS8_9_XSG0_FRE19_CFG_TX_MODE_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FRE19_DET_IDLE32_DIS_OFFSET                                                      (221)
  #define RTL8390_SDS8_9_XSG0_FRE19_DET_IDLE32_DIS_MASK                                                        (0x1 << RTL8390_SDS8_9_XSG0_FRE19_DET_IDLE32_DIS_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FRE19_DET_CG_DIS_OFFSET                                                          (220)
  #define RTL8390_SDS8_9_XSG0_FRE19_DET_CG_DIS_MASK                                                            (0x1 << RTL8390_SDS8_9_XSG0_FRE19_DET_CG_DIS_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FRE19_CFG_LINK_OK_SEL_OFFSET                                                     (219)
  #define RTL8390_SDS8_9_XSG0_FRE19_CFG_LINK_OK_SEL_MASK                                                       (0x1 << RTL8390_SDS8_9_XSG0_FRE19_CFG_LINK_OK_SEL_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FRE19_RX_TS_TIMER_OFFSET                                                         (217)
  #define RTL8390_SDS8_9_XSG0_FRE19_RX_TS_TIMER_MASK                                                           (0x3 << RTL8390_SDS8_9_XSG0_FRE19_RX_TS_TIMER_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FRE19_RX_WF_TIMER_OFFSET                                                         (214)
  #define RTL8390_SDS8_9_XSG0_FRE19_RX_WF_TIMER_MASK                                                           (0x7 << RTL8390_SDS8_9_XSG0_FRE19_RX_WF_TIMER_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FRE19_RX_TW_TIMER_OFFSET                                                         (211)
  #define RTL8390_SDS8_9_XSG0_FRE19_RX_TW_TIMER_MASK                                                           (0x7 << RTL8390_SDS8_9_XSG0_FRE19_RX_TW_TIMER_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FRE19_RX_TQ_TIMER_OFFSET                                                         (208)
  #define RTL8390_SDS8_9_XSG0_FRE19_RX_TQ_TIMER_MASK                                                           (0x7 << RTL8390_SDS8_9_XSG0_FRE19_RX_TQ_TIMER_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FRE18_DUMMY_REG18_1509_OFFSET                                                    (201)
  #define RTL8390_SDS8_9_XSG0_FRE18_DUMMY_REG18_1509_MASK                                                      (0x7F << RTL8390_SDS8_9_XSG0_FRE18_DUMMY_REG18_1509_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FRE18_TX_TR_TIMER_OFFSET                                                         (198)
  #define RTL8390_SDS8_9_XSG0_FRE18_TX_TR_TIMER_MASK                                                           (0x7 << RTL8390_SDS8_9_XSG0_FRE18_TX_TR_TIMER_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FRE18_TX_TQ_TIMER_OFFSET                                                         (195)
  #define RTL8390_SDS8_9_XSG0_FRE18_TX_TQ_TIMER_MASK                                                           (0x7 << RTL8390_SDS8_9_XSG0_FRE18_TX_TQ_TIMER_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FRE18_TX_TS_TIMER_OFFSET                                                         (192)
  #define RTL8390_SDS8_9_XSG0_FRE18_TX_TS_TIMER_MASK                                                           (0x7 << RTL8390_SDS8_9_XSG0_FRE18_TX_TS_TIMER_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FRE21_DUMMY_REG21_1513_OFFSET                                                    (189)
  #define RTL8390_SDS8_9_XSG0_FRE21_DUMMY_REG21_1513_MASK                                                      (0x7 << RTL8390_SDS8_9_XSG0_FRE21_DUMMY_REG21_1513_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FRE21_DUMMY_REG21_1204_OFFSET                                                    (180)
  #define RTL8390_SDS8_9_XSG0_FRE21_DUMMY_REG21_1204_MASK                                                      (0x1FF << RTL8390_SDS8_9_XSG0_FRE21_DUMMY_REG21_1204_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FRE21_DUMMY_REG21_0300_OFFSET                                                    (176)
  #define RTL8390_SDS8_9_XSG0_FRE21_DUMMY_REG21_0300_MASK                                                      (0xF << RTL8390_SDS8_9_XSG0_FRE21_DUMMY_REG21_0300_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FRE20_CFG_SFD_SEL_OFFSET                                                         (175)
  #define RTL8390_SDS8_9_XSG0_FRE20_CFG_SFD_SEL_MASK                                                           (0x1 << RTL8390_SDS8_9_XSG0_FRE20_CFG_SFD_SEL_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FRE20_CFG_IDLE_SEL_OFFSET                                                        (174)
  #define RTL8390_SDS8_9_XSG0_FRE20_CFG_IDLE_SEL_MASK                                                          (0x1 << RTL8390_SDS8_9_XSG0_FRE20_CFG_IDLE_SEL_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FRE20_CFG_CG_SEL_OFFSET                                                          (173)
  #define RTL8390_SDS8_9_XSG0_FRE20_CFG_CG_SEL_MASK                                                            (0x1 << RTL8390_SDS8_9_XSG0_FRE20_CFG_CG_SEL_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FRE20_CFG_IDLE32_CNT_OFFSET                                                      (168)
  #define RTL8390_SDS8_9_XSG0_FRE20_CFG_IDLE32_CNT_MASK                                                        (0x1F << RTL8390_SDS8_9_XSG0_FRE20_CFG_IDLE32_CNT_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FRE20_CFG_IDLE_CNT_OFFSET                                                        (164)
  #define RTL8390_SDS8_9_XSG0_FRE20_CFG_IDLE_CNT_MASK                                                          (0xF << RTL8390_SDS8_9_XSG0_FRE20_CFG_IDLE_CNT_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FRE20_CFG_CG_CNT_OFFSET                                                          (160)
  #define RTL8390_SDS8_9_XSG0_FRE20_CFG_CG_CNT_MASK                                                            (0xF << RTL8390_SDS8_9_XSG0_FRE20_CFG_CG_CNT_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FRE23_DUMMY_REG23_1508_OFFSET                                                    (152)
  #define RTL8390_SDS8_9_XSG0_FRE23_DUMMY_REG23_1508_MASK                                                      (0xFF << RTL8390_SDS8_9_XSG0_FRE23_DUMMY_REG23_1508_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FRE23_CFG_SILENT_PROB_SEL_OFFSET                                                 (148)
  #define RTL8390_SDS8_9_XSG0_FRE23_CFG_SILENT_PROB_SEL_MASK                                                   (0xF << RTL8390_SDS8_9_XSG0_FRE23_CFG_SILENT_PROB_SEL_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FRE23_CFG_LINK_SEL_OFFSET                                                        (147)
  #define RTL8390_SDS8_9_XSG0_FRE23_CFG_LINK_SEL_MASK                                                          (0x1 << RTL8390_SDS8_9_XSG0_FRE23_CFG_LINK_SEL_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FRE23_DUMMY_REG23_0200_OFFSET                                                    (144)
  #define RTL8390_SDS8_9_XSG0_FRE23_DUMMY_REG23_0200_MASK                                                      (0x7 << RTL8390_SDS8_9_XSG0_FRE23_DUMMY_REG23_0200_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FRE22_CFG_EPON_INTEN_OFFSET                                                      (143)
  #define RTL8390_SDS8_9_XSG0_FRE22_CFG_EPON_INTEN_MASK                                                        (0x1 << RTL8390_SDS8_9_XSG0_FRE22_CFG_EPON_INTEN_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FRE22_CFG_LINK_INTEN_OFFSET                                                      (142)
  #define RTL8390_SDS8_9_XSG0_FRE22_CFG_LINK_INTEN_MASK                                                        (0x1 << RTL8390_SDS8_9_XSG0_FRE22_CFG_LINK_INTEN_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FRE22_DUMMY_REG22_1302_OFFSET                                                    (130)
  #define RTL8390_SDS8_9_XSG0_FRE22_DUMMY_REG22_1302_MASK                                                      (0xFFF << RTL8390_SDS8_9_XSG0_FRE22_DUMMY_REG22_1302_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FRE22_DET_EPON_INT_OFFSET                                                        (129)
  #define RTL8390_SDS8_9_XSG0_FRE22_DET_EPON_INT_MASK                                                          (0x1 << RTL8390_SDS8_9_XSG0_FRE22_DET_EPON_INT_OFFSET)
  #define RTL8390_SDS8_9_XSG0_FRE22_SDS_LINK_INT_OFFSET                                                        (128)
  #define RTL8390_SDS8_9_XSG0_FRE22_SDS_LINK_INT_MASK                                                          (0x1 << RTL8390_SDS8_9_XSG0_FRE22_SDS_LINK_INT_OFFSET)

#define RTL8390_SDS8_9_XSG1_ADDR                                                                               (0xB100)
  #define RTL8390_SDS8_9_XSG1_SR1_CFG_PTR_ERR_EN_OFFSET                                                        (2047)
  #define RTL8390_SDS8_9_XSG1_SR1_CFG_PTR_ERR_EN_MASK                                                          (0x1 << RTL8390_SDS8_9_XSG1_SR1_CFG_PTR_ERR_EN_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR1_CFG_AUTO_10BIT_OFFSET                                                        (2046)
  #define RTL8390_SDS8_9_XSG1_SR1_CFG_AUTO_10BIT_MASK                                                          (0x1 << RTL8390_SDS8_9_XSG1_SR1_CFG_AUTO_10BIT_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR1_CFG_FULL_ACK2_OFFSET                                                         (2045)
  #define RTL8390_SDS8_9_XSG1_SR1_CFG_FULL_ACK2_MASK                                                           (0x1 << RTL8390_SDS8_9_XSG1_SR1_CFG_FULL_ACK2_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR1_CFG_NXP_EN_OFFSET                                                            (2044)
  #define RTL8390_SDS8_9_XSG1_SR1_CFG_NXP_EN_MASK                                                              (0x1 << RTL8390_SDS8_9_XSG1_SR1_CFG_NXP_EN_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR1_SDS_FRC_RX_OFFSET                                                            (2040)
  #define RTL8390_SDS8_9_XSG1_SR1_SDS_FRC_RX_MASK                                                              (0xF << RTL8390_SDS8_9_XSG1_SR1_SDS_FRC_RX_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR1_CFG_HSG_RTIG_OFFSET                                                          (2039)
  #define RTL8390_SDS8_9_XSG1_SR1_CFG_HSG_RTIG_MASK                                                            (0x1 << RTL8390_SDS8_9_XSG1_SR1_CFG_HSG_RTIG_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR1_CFG_XSG_OFFSET                                                               (2038)
  #define RTL8390_SDS8_9_XSG1_SR1_CFG_XSG_MASK                                                                 (0x1 << RTL8390_SDS8_9_XSG1_SR1_CFG_XSG_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR1_CFG_RG1X54_OFFSET                                                            (2036)
  #define RTL8390_SDS8_9_XSG1_SR1_CFG_RG1X54_MASK                                                              (0x3 << RTL8390_SDS8_9_XSG1_SR1_CFG_RG1X54_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR1_SDS_FRC_TX_OFFSET                                                            (2032)
  #define RTL8390_SDS8_9_XSG1_SR1_SDS_FRC_TX_MASK                                                              (0xF << RTL8390_SDS8_9_XSG1_SR1_SDS_FRC_TX_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR0_DIS_RENWAY_OFFSET                                                            (2031)
  #define RTL8390_SDS8_9_XSG1_SR0_DIS_RENWAY_MASK                                                              (0x1 << RTL8390_SDS8_9_XSG1_SR0_DIS_RENWAY_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR0_BYP_8B10B_OFFSET                                                             (2030)
  #define RTL8390_SDS8_9_XSG1_SR0_BYP_8B10B_MASK                                                               (0x1 << RTL8390_SDS8_9_XSG1_SR0_BYP_8B10B_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR0_CDET_OFFSET                                                                  (2028)
  #define RTL8390_SDS8_9_XSG1_SR0_CDET_MASK                                                                    (0x3 << RTL8390_SDS8_9_XSG1_SR0_CDET_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR0_DIS_TMR_CMA_OFFSET                                                           (2027)
  #define RTL8390_SDS8_9_XSG1_SR0_DIS_TMR_CMA_MASK                                                             (0x1 << RTL8390_SDS8_9_XSG1_SR0_DIS_TMR_CMA_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR0_DIS_APX_OFFSET                                                               (2026)
  #define RTL8390_SDS8_9_XSG1_SR0_DIS_APX_MASK                                                                 (0x1 << RTL8390_SDS8_9_XSG1_SR0_DIS_APX_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR0_INV_HSI_OFFSET                                                               (2025)
  #define RTL8390_SDS8_9_XSG1_SR0_INV_HSI_MASK                                                                 (0x1 << RTL8390_SDS8_9_XSG1_SR0_INV_HSI_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR0_INV_HSO_OFFSET                                                               (2024)
  #define RTL8390_SDS8_9_XSG1_SR0_INV_HSO_MASK                                                                 (0x1 << RTL8390_SDS8_9_XSG1_SR0_INV_HSO_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR0_SDS_SDET_DEG_OFFSET                                                          (2022)
  #define RTL8390_SDS8_9_XSG1_SR0_SDS_SDET_DEG_MASK                                                            (0x3 << RTL8390_SDS8_9_XSG1_SR0_SDS_SDET_DEG_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR0_CODEC_LPK_OFFSET                                                             (2021)
  #define RTL8390_SDS8_9_XSG1_SR0_CODEC_LPK_MASK                                                               (0x1 << RTL8390_SDS8_9_XSG1_SR0_CODEC_LPK_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR0_AFE_LPK_OFFSET                                                               (2020)
  #define RTL8390_SDS8_9_XSG1_SR0_AFE_LPK_MASK                                                                 (0x1 << RTL8390_SDS8_9_XSG1_SR0_AFE_LPK_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR0_REMOTE_LPK_OFFSET                                                            (2019)
  #define RTL8390_SDS8_9_XSG1_SR0_REMOTE_LPK_MASK                                                              (0x1 << RTL8390_SDS8_9_XSG1_SR0_REMOTE_LPK_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR0_SDS_TX_DOWN_OFFSET                                                           (2018)
  #define RTL8390_SDS8_9_XSG1_SR0_SDS_TX_DOWN_MASK                                                             (0x1 << RTL8390_SDS8_9_XSG1_SR0_SDS_TX_DOWN_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR0_SDS_EN_RX_OFFSET                                                             (2017)
  #define RTL8390_SDS8_9_XSG1_SR0_SDS_EN_RX_MASK                                                               (0x1 << RTL8390_SDS8_9_XSG1_SR0_SDS_EN_RX_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR0_SDS_EN_TX_OFFSET                                                             (2016)
  #define RTL8390_SDS8_9_XSG1_SR0_SDS_EN_TX_MASK                                                               (0x1 << RTL8390_SDS8_9_XSG1_SR0_SDS_EN_TX_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR3_WR_SOFT_RSTB_OFFSET                                                          (2015)
  #define RTL8390_SDS8_9_XSG1_SR3_WR_SOFT_RSTB_MASK                                                            (0x1 << RTL8390_SDS8_9_XSG1_SR3_WR_SOFT_RSTB_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR3_USE_25M_CLK_OFFSET                                                           (2014)
  #define RTL8390_SDS8_9_XSG1_SR3_USE_25M_CLK_MASK                                                             (0x1 << RTL8390_SDS8_9_XSG1_SR3_USE_25M_CLK_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR3_MARK_CARR_EXT_OFFSET                                                         (2013)
  #define RTL8390_SDS8_9_XSG1_SR3_MARK_CARR_EXT_MASK                                                           (0x1 << RTL8390_SDS8_9_XSG1_SR3_MARK_CARR_EXT_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR3_SEL_DEG_OFFSET                                                               (2012)
  #define RTL8390_SDS8_9_XSG1_SR3_SEL_DEG_MASK                                                                 (0x1 << RTL8390_SDS8_9_XSG1_SR3_SEL_DEG_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR3_REG_CALIB_OK_CNT_OFFSET                                                      (2008)
  #define RTL8390_SDS8_9_XSG1_SR3_REG_CALIB_OK_CNT_MASK                                                        (0xF << RTL8390_SDS8_9_XSG1_SR3_REG_CALIB_OK_CNT_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR3_EXT_PWR_CTL_OFFSET                                                           (2007)
  #define RTL8390_SDS8_9_XSG1_SR3_EXT_PWR_CTL_MASK                                                             (0x1 << RTL8390_SDS8_9_XSG1_SR3_EXT_PWR_CTL_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR3_SOFT_RST_OFFSET                                                              (2006)
  #define RTL8390_SDS8_9_XSG1_SR3_SOFT_RST_MASK                                                                (0x1 << RTL8390_SDS8_9_XSG1_SR3_SOFT_RST_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR3_CLR_SOFT_RSTB_OFFSET                                                         (2005)
  #define RTL8390_SDS8_9_XSG1_SR3_CLR_SOFT_RSTB_MASK                                                           (0x1 << RTL8390_SDS8_9_XSG1_SR3_CLR_SOFT_RSTB_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR3_CMA_RQ_OFFSET                                                                (2000)
  #define RTL8390_SDS8_9_XSG1_SR3_CMA_RQ_MASK                                                                  (0x1F << RTL8390_SDS8_9_XSG1_SR3_CMA_RQ_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR2_FRC_PREAMBLE_OFFSET                                                          (1998)
  #define RTL8390_SDS8_9_XSG1_SR2_FRC_PREAMBLE_MASK                                                            (0x3 << RTL8390_SDS8_9_XSG1_SR2_FRC_PREAMBLE_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR2_FRC_IPG_OFFSET                                                               (1996)
  #define RTL8390_SDS8_9_XSG1_SR2_FRC_IPG_MASK                                                                 (0x3 << RTL8390_SDS8_9_XSG1_SR2_FRC_IPG_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR2_FRC_CGGOOD_OFFSET                                                            (1994)
  #define RTL8390_SDS8_9_XSG1_SR2_FRC_CGGOOD_MASK                                                              (0x3 << RTL8390_SDS8_9_XSG1_SR2_FRC_CGGOOD_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR2_SDS_FRC_AN_OFFSET                                                            (1992)
  #define RTL8390_SDS8_9_XSG1_SR2_SDS_FRC_AN_MASK                                                              (0x3 << RTL8390_SDS8_9_XSG1_SR2_SDS_FRC_AN_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR2_CFG_INS_IPG_MDY_OFFSET                                                       (1991)
  #define RTL8390_SDS8_9_XSG1_SR2_CFG_INS_IPG_MDY_MASK                                                         (0x1 << RTL8390_SDS8_9_XSG1_SR2_CFG_INS_IPG_MDY_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR2_CFG_RDS_CMA_DET_OFFSET                                                       (1990)
  #define RTL8390_SDS8_9_XSG1_SR2_CFG_RDS_CMA_DET_MASK                                                         (0x1 << RTL8390_SDS8_9_XSG1_SR2_CFG_RDS_CMA_DET_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR2_CFG_SEL_TMR_LIM_OFFSET                                                       (1988)
  #define RTL8390_SDS8_9_XSG1_SR2_CFG_SEL_TMR_LIM_MASK                                                         (0x3 << RTL8390_SDS8_9_XSG1_SR2_CFG_SEL_TMR_LIM_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR2_SDS_RESTART_AN_OFFSET                                                        (1984)
  #define RTL8390_SDS8_9_XSG1_SR2_SDS_RESTART_AN_MASK                                                          (0xF << RTL8390_SDS8_9_XSG1_SR2_SDS_RESTART_AN_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR5_LPI_TRANSMIT_STYLE_OFFSET                                                    (1983)
  #define RTL8390_SDS8_9_XSG1_SR5_LPI_TRANSMIT_STYLE_MASK                                                      (0x1 << RTL8390_SDS8_9_XSG1_SR5_LPI_TRANSMIT_STYLE_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR5_PWRSV_INB_PERIOD_OFFSET                                                      (1980)
  #define RTL8390_SDS8_9_XSG1_SR5_PWRSV_INB_PERIOD_MASK                                                        (0x7 << RTL8390_SDS8_9_XSG1_SR5_PWRSV_INB_PERIOD_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR5_PWRSV_WAKEUP_C2_OFFSET                                                       (1979)
  #define RTL8390_SDS8_9_XSG1_SR5_PWRSV_WAKEUP_C2_MASK                                                         (0x1 << RTL8390_SDS8_9_XSG1_SR5_PWRSV_WAKEUP_C2_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR5_PWRSV_WAKEUP_C1_OFFSET                                                       (1978)
  #define RTL8390_SDS8_9_XSG1_SR5_PWRSV_WAKEUP_C1_MASK                                                         (0x1 << RTL8390_SDS8_9_XSG1_SR5_PWRSV_WAKEUP_C1_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR5_CFG_MARK_CARR_EXT_ERR_OFFSET                                                 (1977)
  #define RTL8390_SDS8_9_XSG1_SR5_CFG_MARK_CARR_EXT_ERR_MASK                                                   (0x1 << RTL8390_SDS8_9_XSG1_SR5_CFG_MARK_CARR_EXT_ERR_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR5_REG_PCSREQ_POS_OFFSET                                                        (1976)
  #define RTL8390_SDS8_9_XSG1_SR5_REG_PCSREQ_POS_MASK                                                          (0x1 << RTL8390_SDS8_9_XSG1_SR5_REG_PCSREQ_POS_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR5_CFG_INBTOUT_LEVEL_OFFSET                                                     (1975)
  #define RTL8390_SDS8_9_XSG1_SR5_CFG_INBTOUT_LEVEL_MASK                                                       (0x1 << RTL8390_SDS8_9_XSG1_SR5_CFG_INBTOUT_LEVEL_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR5_CFG_SUDINB_OFFSET                                                            (1974)
  #define RTL8390_SDS8_9_XSG1_SR5_CFG_SUDINB_MASK                                                              (0x1 << RTL8390_SDS8_9_XSG1_SR5_CFG_SUDINB_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR5_CFG_PCSRDABT_LD_OFFSET                                                       (1973)
  #define RTL8390_SDS8_9_XSG1_SR5_CFG_PCSRDABT_LD_MASK                                                         (0x1 << RTL8390_SDS8_9_XSG1_SR5_CFG_PCSRDABT_LD_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR5_CFG_AN_UZ_OFFSET                                                             (1972)
  #define RTL8390_SDS8_9_XSG1_SR5_CFG_AN_UZ_MASK                                                               (0x1 << RTL8390_SDS8_9_XSG1_SR5_CFG_AN_UZ_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR5_CFG_INBAND_EN_OFFSET                                                         (1968)
  #define RTL8390_SDS8_9_XSG1_SR5_CFG_INBAND_EN_MASK                                                           (0xF << RTL8390_SDS8_9_XSG1_SR5_CFG_INBAND_EN_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR4_CFG_FRC_SDS_MODE_OFFSET                                                      (1965)
  #define RTL8390_SDS8_9_XSG1_SR4_CFG_FRC_SDS_MODE_MASK                                                        (0x7 << RTL8390_SDS8_9_XSG1_SR4_CFG_FRC_SDS_MODE_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR4_CFG_FRC_SDS_MODE_EN_OFFSET                                                   (1964)
  #define RTL8390_SDS8_9_XSG1_SR4_CFG_FRC_SDS_MODE_EN_MASK                                                     (0x1 << RTL8390_SDS8_9_XSG1_SR4_CFG_FRC_SDS_MODE_EN_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR4_CFG_UPD_RXD_OFFSET                                                           (1960)
  #define RTL8390_SDS8_9_XSG1_SR4_CFG_UPD_RXD_MASK                                                             (0xF << RTL8390_SDS8_9_XSG1_SR4_CFG_UPD_RXD_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR4_CFG_UPD_TXD_OFFSET                                                           (1956)
  #define RTL8390_SDS8_9_XSG1_SR4_CFG_UPD_TXD_MASK                                                             (0xF << RTL8390_SDS8_9_XSG1_SR4_CFG_UPD_TXD_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR4_CFG_UPD_RXD_DYN_OFFSET                                                       (1955)
  #define RTL8390_SDS8_9_XSG1_SR4_CFG_UPD_RXD_DYN_MASK                                                         (0x1 << RTL8390_SDS8_9_XSG1_SR4_CFG_UPD_RXD_DYN_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR4_CFG_EN_LINK_FIB1G_OFFSET                                                     (1954)
  #define RTL8390_SDS8_9_XSG1_SR4_CFG_EN_LINK_FIB1G_MASK                                                       (0x1 << RTL8390_SDS8_9_XSG1_SR4_CFG_EN_LINK_FIB1G_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR4_CFG_EN_LINK_SGM_OFFSET                                                       (1953)
  #define RTL8390_SDS8_9_XSG1_SR4_CFG_EN_LINK_SGM_MASK                                                         (0x1 << RTL8390_SDS8_9_XSG1_SR4_CFG_EN_LINK_SGM_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR4_CFG_SGM_CK_SEL_OFFSET                                                        (1952)
  #define RTL8390_SDS8_9_XSG1_SR4_CFG_SGM_CK_SEL_MASK                                                          (0x1 << RTL8390_SDS8_9_XSG1_SR4_CFG_SGM_CK_SEL_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR7_CFG_8B10B_NO_CREXT_OFFSET                                                    (1951)
  #define RTL8390_SDS8_9_XSG1_SR7_CFG_8B10B_NO_CREXT_MASK                                                      (0x1 << RTL8390_SDS8_9_XSG1_SR7_CFG_8B10B_NO_CREXT_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR7_CFG_NEG_CLKWR_A2D_OFFSET                                                     (1950)
  #define RTL8390_SDS8_9_XSG1_SR7_CFG_NEG_CLKWR_A2D_MASK                                                       (0x1 << RTL8390_SDS8_9_XSG1_SR7_CFG_NEG_CLKWR_A2D_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR7_CFG_MIIXF_TS1K_OFFSET                                                        (1949)
  #define RTL8390_SDS8_9_XSG1_SR7_CFG_MIIXF_TS1K_MASK                                                          (0x1 << RTL8390_SDS8_9_XSG1_SR7_CFG_MIIXF_TS1K_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR7_CFG_DLY_PRE8_OFFSET                                                          (1948)
  #define RTL8390_SDS8_9_XSG1_SR7_CFG_DLY_PRE8_MASK                                                            (0x1 << RTL8390_SDS8_9_XSG1_SR7_CFG_DLY_PRE8_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR7_CFG_GRXD_SEL_OFFSET                                                          (1947)
  #define RTL8390_SDS8_9_XSG1_SR7_CFG_GRXD_SEL_MASK                                                            (0x1 << RTL8390_SDS8_9_XSG1_SR7_CFG_GRXD_SEL_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR7_CFG_LPI_CMD_MII_OFFSET                                                       (1946)
  #define RTL8390_SDS8_9_XSG1_SR7_CFG_LPI_CMD_MII_MASK                                                         (0x1 << RTL8390_SDS8_9_XSG1_SR7_CFG_LPI_CMD_MII_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR7_CFG_MARK_RXSCR_ERR_OFFSET                                                    (1945)
  #define RTL8390_SDS8_9_XSG1_SR7_CFG_MARK_RXSCR_ERR_MASK                                                      (0x1 << RTL8390_SDS8_9_XSG1_SR7_CFG_MARK_RXSCR_ERR_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR7_CFG_MARK_TXSCR_ERR_OFFSET                                                    (1944)
  #define RTL8390_SDS8_9_XSG1_SR7_CFG_MARK_TXSCR_ERR_MASK                                                      (0x1 << RTL8390_SDS8_9_XSG1_SR7_CFG_MARK_TXSCR_ERR_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR7_BYP_START_OFFSET                                                             (1940)
  #define RTL8390_SDS8_9_XSG1_SR7_BYP_START_MASK                                                               (0xF << RTL8390_SDS8_9_XSG1_SR7_BYP_START_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR7_BYP_END_OFFSET                                                               (1936)
  #define RTL8390_SDS8_9_XSG1_SR7_BYP_END_MASK                                                                 (0xF << RTL8390_SDS8_9_XSG1_SR7_BYP_END_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR6_CFG_NO_GIGA_SCM_OFFSET                                                       (1935)
  #define RTL8390_SDS8_9_XSG1_SR6_CFG_NO_GIGA_SCM_MASK                                                         (0x1 << RTL8390_SDS8_9_XSG1_SR6_CFG_NO_GIGA_SCM_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR6_CFG_RE_SYNC_STYLE_OFFSET                                                     (1934)
  #define RTL8390_SDS8_9_XSG1_SR6_CFG_RE_SYNC_STYLE_MASK                                                       (0x1 << RTL8390_SDS8_9_XSG1_SR6_CFG_RE_SYNC_STYLE_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR6_CFG_SYNC_GAT_OFFSET                                                          (1933)
  #define RTL8390_SDS8_9_XSG1_SR6_CFG_SYNC_GAT_MASK                                                            (0x1 << RTL8390_SDS8_9_XSG1_SR6_CFG_SYNC_GAT_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR6_CFG_BYPSCR_XSG_OFFSET                                                        (1932)
  #define RTL8390_SDS8_9_XSG1_SR6_CFG_BYPSCR_XSG_MASK                                                          (0x1 << RTL8390_SDS8_9_XSG1_SR6_CFG_BYPSCR_XSG_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR6_RX_BYPSCR_OFFSET                                                             (1928)
  #define RTL8390_SDS8_9_XSG1_SR6_RX_BYPSCR_MASK                                                               (0xF << RTL8390_SDS8_9_XSG1_SR6_RX_BYPSCR_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR6_CFG_SLP_RQ_OFFSET                                                            (1924)
  #define RTL8390_SDS8_9_XSG1_SR6_CFG_SLP_RQ_MASK                                                              (0xF << RTL8390_SDS8_9_XSG1_SR6_CFG_SLP_RQ_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR6_TX_BYPSCR_OFFSET                                                             (1920)
  #define RTL8390_SDS8_9_XSG1_SR6_TX_BYPSCR_MASK                                                               (0xF << RTL8390_SDS8_9_XSG1_SR6_TX_BYPSCR_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR9_CFG_EEE_PROGRAM_0_OFFSET                                                     (1904)
  #define RTL8390_SDS8_9_XSG1_SR9_CFG_EEE_PROGRAM_0_MASK                                                       (0xFFFF << RTL8390_SDS8_9_XSG1_SR9_CFG_EEE_PROGRAM_0_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR8_CFG_EEE_PWRSAV_EN_OFFSET                                                     (1903)
  #define RTL8390_SDS8_9_XSG1_SR8_CFG_EEE_PWRSAV_EN_MASK                                                       (0x1 << RTL8390_SDS8_9_XSG1_SR8_CFG_EEE_PWRSAV_EN_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR8_REG_EEE_SDS_AN_OFFSET                                                        (1902)
  #define RTL8390_SDS8_9_XSG1_SR8_REG_EEE_SDS_AN_MASK                                                          (0x1 << RTL8390_SDS8_9_XSG1_SR8_REG_EEE_SDS_AN_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR8_REG_C3_TIMER_OFFSET                                                          (1899)
  #define RTL8390_SDS8_9_XSG1_SR8_REG_C3_TIMER_MASK                                                            (0x7 << RTL8390_SDS8_9_XSG1_SR8_REG_C3_TIMER_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR8_REG_C2_TIMER_OFFSET                                                          (1896)
  #define RTL8390_SDS8_9_XSG1_SR8_REG_C2_TIMER_MASK                                                            (0x7 << RTL8390_SDS8_9_XSG1_SR8_REG_C2_TIMER_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR8_REG_C1_TIMER_OFFSET                                                          (1893)
  #define RTL8390_SDS8_9_XSG1_SR8_REG_C1_TIMER_MASK                                                            (0x7 << RTL8390_SDS8_9_XSG1_SR8_REG_C1_TIMER_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR8_REG_C0_TIMER_OFFSET                                                          (1890)
  #define RTL8390_SDS8_9_XSG1_SR8_REG_C0_TIMER_MASK                                                            (0x7 << RTL8390_SDS8_9_XSG1_SR8_REG_C0_TIMER_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR8_CFG_MAC_C1_CHG_RESTC3_OFFSET                                                 (1889)
  #define RTL8390_SDS8_9_XSG1_SR8_CFG_MAC_C1_CHG_RESTC3_MASK                                                   (0x1 << RTL8390_SDS8_9_XSG1_SR8_CFG_MAC_C1_CHG_RESTC3_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR8_CFG_PHY_GO_C1_COND_SPC_OFFSET                                                (1888)
  #define RTL8390_SDS8_9_XSG1_SR8_CFG_PHY_GO_C1_COND_SPC_MASK                                                  (0x1 << RTL8390_SDS8_9_XSG1_SR8_CFG_PHY_GO_C1_COND_SPC_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR11_CFG_EEE_DBG_CNT_OFFSET                                                      (1872)
  #define RTL8390_SDS8_9_XSG1_SR11_CFG_EEE_DBG_CNT_MASK                                                        (0xFFFF << RTL8390_SDS8_9_XSG1_SR11_CFG_EEE_DBG_CNT_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR10_CFG_RG10X1512_OFFSET                                                        (1868)
  #define RTL8390_SDS8_9_XSG1_SR10_CFG_RG10X1512_MASK                                                          (0xF << RTL8390_SDS8_9_XSG1_SR10_CFG_RG10X1512_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR10_QSGMII_NO_DILE2_OFFSET                                                      (1867)
  #define RTL8390_SDS8_9_XSG1_SR10_QSGMII_NO_DILE2_MASK                                                        (0x1 << RTL8390_SDS8_9_XSG1_SR10_QSGMII_NO_DILE2_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR10_QSGMII_EEE_SEL_OFFSET                                                       (1866)
  #define RTL8390_SDS8_9_XSG1_SR10_QSGMII_EEE_SEL_MASK                                                         (0x1 << RTL8390_SDS8_9_XSG1_SR10_QSGMII_EEE_SEL_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR10_QSGMII_LPI_TX_EN_OFFSET                                                     (1865)
  #define RTL8390_SDS8_9_XSG1_SR10_QSGMII_LPI_TX_EN_MASK                                                       (0x1 << RTL8390_SDS8_9_XSG1_SR10_QSGMII_LPI_TX_EN_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR10_QSGMII_LPI_RX_EN_OFFSET                                                     (1864)
  #define RTL8390_SDS8_9_XSG1_SR10_QSGMII_LPI_RX_EN_MASK                                                       (0x1 << RTL8390_SDS8_9_XSG1_SR10_QSGMII_LPI_RX_EN_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR10_QSGMII_INB_EN_OFFSET                                                        (1863)
  #define RTL8390_SDS8_9_XSG1_SR10_QSGMII_INB_EN_MASK                                                          (0x1 << RTL8390_SDS8_9_XSG1_SR10_QSGMII_INB_EN_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR10_QSGMII_RXER_SEL_OFFSET                                                      (1862)
  #define RTL8390_SDS8_9_XSG1_SR10_QSGMII_RXER_SEL_MASK                                                        (0x1 << RTL8390_SDS8_9_XSG1_SR10_QSGMII_RXER_SEL_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR10_CFG_FAST_TIMER_OFFSET                                                       (1860)
  #define RTL8390_SDS8_9_XSG1_SR10_CFG_FAST_TIMER_MASK                                                         (0x3 << RTL8390_SDS8_9_XSG1_SR10_CFG_FAST_TIMER_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR10_EEE_LINK_FASTER_OFFSET                                                      (1856)
  #define RTL8390_SDS8_9_XSG1_SR10_EEE_LINK_FASTER_MASK                                                        (0xF << RTL8390_SDS8_9_XSG1_SR10_EEE_LINK_FASTER_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR13_SDS_LK_TIME_OFFSET                                                          (1848)
  #define RTL8390_SDS8_9_XSG1_SR13_SDS_LK_TIME_MASK                                                            (0xFF << RTL8390_SDS8_9_XSG1_SR13_SDS_LK_TIME_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR13_CFG_APXT_TMP_OFFSET                                                         (1840)
  #define RTL8390_SDS8_9_XSG1_SR13_CFG_APXT_TMP_MASK                                                           (0xFF << RTL8390_SDS8_9_XSG1_SR13_CFG_APXT_TMP_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR12_CFG_INB_TIMEOUT_OFFSET                                                      (1832)
  #define RTL8390_SDS8_9_XSG1_SR12_CFG_INB_TIMEOUT_MASK                                                        (0xFF << RTL8390_SDS8_9_XSG1_SR12_CFG_INB_TIMEOUT_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR12_ABILITY_OFFSET                                                              (1828)
  #define RTL8390_SDS8_9_XSG1_SR12_ABILITY_MASK                                                                (0xF << RTL8390_SDS8_9_XSG1_SR12_ABILITY_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR12_RDM_ALGOR_OFFSET                                                            (1827)
  #define RTL8390_SDS8_9_XSG1_SR12_RDM_ALGOR_MASK                                                              (0x1 << RTL8390_SDS8_9_XSG1_SR12_RDM_ALGOR_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR12_SD_DET_ALGOR_OFFSET                                                         (1826)
  #define RTL8390_SDS8_9_XSG1_SR12_SD_DET_ALGOR_MASK                                                           (0x1 << RTL8390_SDS8_9_XSG1_SR12_SD_DET_ALGOR_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR12_AUTO_DET_ALGOR_OFFSET                                                       (1825)
  #define RTL8390_SDS8_9_XSG1_SR12_AUTO_DET_ALGOR_MASK                                                         (0x1 << RTL8390_SDS8_9_XSG1_SR12_AUTO_DET_ALGOR_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR12_SEND_NP_ON_OFFSET                                                           (1824)
  #define RTL8390_SDS8_9_XSG1_SR12_SEND_NP_ON_MASK                                                             (0x1 << RTL8390_SDS8_9_XSG1_SR12_SEND_NP_ON_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR15_CFG_INBAND_MASTER_0_OFFSET                                                  (1808)
  #define RTL8390_SDS8_9_XSG1_SR15_CFG_INBAND_MASTER_0_MASK                                                    (0xFFFF << RTL8390_SDS8_9_XSG1_SR15_CFG_INBAND_MASTER_0_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR14_CFG_SPDUP_OFFSET                                                            (1807)
  #define RTL8390_SDS8_9_XSG1_SR14_CFG_SPDUP_MASK                                                              (0x1 << RTL8390_SDS8_9_XSG1_SR14_CFG_SPDUP_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR14_CFG_SPDUP_FIB100_OFFSET                                                     (1806)
  #define RTL8390_SDS8_9_XSG1_SR14_CFG_SPDUP_FIB100_MASK                                                       (0x1 << RTL8390_SDS8_9_XSG1_SR14_CFG_SPDUP_FIB100_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR14_CFG_RXSLEEP_TMROUT_OFFSET                                                   (1805)
  #define RTL8390_SDS8_9_XSG1_SR14_CFG_RXSLEEP_TMROUT_MASK                                                     (0x1 << RTL8390_SDS8_9_XSG1_SR14_CFG_RXSLEEP_TMROUT_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR14_SEL_CALIBOK_OFFSET                                                          (1804)
  #define RTL8390_SDS8_9_XSG1_SR14_SEL_CALIBOK_MASK                                                            (0x1 << RTL8390_SDS8_9_XSG1_SR14_SEL_CALIBOK_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR14_SEL_SDET_OFFSET                                                             (1803)
  #define RTL8390_SDS8_9_XSG1_SR14_SEL_SDET_MASK                                                               (0x1 << RTL8390_SDS8_9_XSG1_SR14_SEL_SDET_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR14_SEL_ANOK_OFFSET                                                             (1802)
  #define RTL8390_SDS8_9_XSG1_SR14_SEL_ANOK_MASK                                                               (0x1 << RTL8390_SDS8_9_XSG1_SR14_SEL_ANOK_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR14_CFG_SEL_ODD_BIT_OFFSET                                                      (1801)
  #define RTL8390_SDS8_9_XSG1_SR14_CFG_SEL_ODD_BIT_MASK                                                        (0x1 << RTL8390_SDS8_9_XSG1_SR14_CFG_SEL_ODD_BIT_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR14_CFG_FRC_LD_VALUE_OFFSET                                                     (1800)
  #define RTL8390_SDS8_9_XSG1_SR14_CFG_FRC_LD_VALUE_MASK                                                       (0x1 << RTL8390_SDS8_9_XSG1_SR14_CFG_FRC_LD_VALUE_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR14_CFG_FRC_LD_OFFSET                                                           (1799)
  #define RTL8390_SDS8_9_XSG1_SR14_CFG_FRC_LD_MASK                                                             (0x1 << RTL8390_SDS8_9_XSG1_SR14_CFG_FRC_LD_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR14_CFG_SGMI_CK1MS_EN_OFFSET                                                    (1798)
  #define RTL8390_SDS8_9_XSG1_SR14_CFG_SGMI_CK1MS_EN_MASK                                                      (0x1 << RTL8390_SDS8_9_XSG1_SR14_CFG_SGMI_CK1MS_EN_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR14_CFG_LINK_TMR_SGMII_SEL_OFFSET                                               (1795)
  #define RTL8390_SDS8_9_XSG1_SR14_CFG_LINK_TMR_SGMII_SEL_MASK                                                 (0x7 << RTL8390_SDS8_9_XSG1_SR14_CFG_LINK_TMR_SGMII_SEL_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR14_CFG_LINK_TMR_NORM_SEL_OFFSET                                                (1792)
  #define RTL8390_SDS8_9_XSG1_SR14_CFG_LINK_TMR_NORM_SEL_MASK                                                  (0x7 << RTL8390_SDS8_9_XSG1_SR14_CFG_LINK_TMR_NORM_SEL_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR17_MACRDVLD_OFFSET                                                             (1791)
  #define RTL8390_SDS8_9_XSG1_SR17_MACRDVLD_MASK                                                               (0x1 << RTL8390_SDS8_9_XSG1_SR17_MACRDVLD_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR17_MACRDABT_OFFSET                                                             (1790)
  #define RTL8390_SDS8_9_XSG1_SR17_MACRDABT_MASK                                                               (0x1 << RTL8390_SDS8_9_XSG1_SR17_MACRDABT_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR17_CFG_INBAND_MASTER_2_OFFSET                                                  (1776)
  #define RTL8390_SDS8_9_XSG1_SR17_CFG_INBAND_MASTER_2_MASK                                                    (0x3FFF << RTL8390_SDS8_9_XSG1_SR17_CFG_INBAND_MASTER_2_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR16_CFG_INBAND_MASTER_1_OFFSET                                                  (1760)
  #define RTL8390_SDS8_9_XSG1_SR16_CFG_INBAND_MASTER_1_MASK                                                    (0xFFFF << RTL8390_SDS8_9_XSG1_SR16_CFG_INBAND_MASTER_1_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR19_CFG_RSGP_TXCFG_MAC_OFFSET                                                   (1744)
  #define RTL8390_SDS8_9_XSG1_SR19_CFG_RSGP_TXCFG_MAC_MASK                                                     (0xFFFF << RTL8390_SDS8_9_XSG1_SR19_CFG_RSGP_TXCFG_MAC_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR18_CFG_RSGP_TXCFG_PHY_OFFSET                                                   (1728)
  #define RTL8390_SDS8_9_XSG1_SR18_CFG_RSGP_TXCFG_PHY_MASK                                                     (0xFFFF << RTL8390_SDS8_9_XSG1_SR18_CFG_RSGP_TXCFG_PHY_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR21_CFG_SGM_TXCFG_MAC_OFFSET                                                    (1712)
  #define RTL8390_SDS8_9_XSG1_SR21_CFG_SGM_TXCFG_MAC_MASK                                                      (0xFFFF << RTL8390_SDS8_9_XSG1_SR21_CFG_SGM_TXCFG_MAC_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR20_CFG_SGM_TXCFG_PHY_OFFSET                                                    (1696)
  #define RTL8390_SDS8_9_XSG1_SR20_CFG_SGM_TXCFG_PHY_MASK                                                      (0xFFFF << RTL8390_SDS8_9_XSG1_SR20_CFG_SGM_TXCFG_PHY_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR23_CFG_FIB2G_TXCFG_P1_OFFSET                                                   (1680)
  #define RTL8390_SDS8_9_XSG1_SR23_CFG_FIB2G_TXCFG_P1_MASK                                                     (0xFFFF << RTL8390_SDS8_9_XSG1_SR23_CFG_FIB2G_TXCFG_P1_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR22_CFG_FIB2G_TXCFG_P0_OFFSET                                                   (1664)
  #define RTL8390_SDS8_9_XSG1_SR22_CFG_FIB2G_TXCFG_P0_MASK                                                     (0xFFFF << RTL8390_SDS8_9_XSG1_SR22_CFG_FIB2G_TXCFG_P0_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR25_CFG_FIB2G_TXCFG_NP_P1_OFFSET                                                (1648)
  #define RTL8390_SDS8_9_XSG1_SR25_CFG_FIB2G_TXCFG_NP_P1_MASK                                                  (0xFFFF << RTL8390_SDS8_9_XSG1_SR25_CFG_FIB2G_TXCFG_NP_P1_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR24_CFG_FIB2G_TXCFG_NP_P0_OFFSET                                                (1632)
  #define RTL8390_SDS8_9_XSG1_SR24_CFG_FIB2G_TXCFG_NP_P0_MASK                                                  (0xFFFF << RTL8390_SDS8_9_XSG1_SR24_CFG_FIB2G_TXCFG_NP_P0_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR27_CFG_DBG_OUT_ECO1_OFFSET                                                     (1616)
  #define RTL8390_SDS8_9_XSG1_SR27_CFG_DBG_OUT_ECO1_MASK                                                       (0xFFFF << RTL8390_SDS8_9_XSG1_SR27_CFG_DBG_OUT_ECO1_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR26_IP_VERSION_OFFSET                                                           (1608)
  #define RTL8390_SDS8_9_XSG1_SR26_IP_VERSION_MASK                                                             (0xFF << RTL8390_SDS8_9_XSG1_SR26_IP_VERSION_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR26_SDS_MODE_OFFSET                                                             (1600)
  #define RTL8390_SDS8_9_XSG1_SR26_SDS_MODE_MASK                                                               (0xFF << RTL8390_SDS8_9_XSG1_SR26_SDS_MODE_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR29_CFG_SDS_DBG_OUT_0_OFFSET                                                    (1584)
  #define RTL8390_SDS8_9_XSG1_SR29_CFG_SDS_DBG_OUT_0_MASK                                                      (0xFFFF << RTL8390_SDS8_9_XSG1_SR29_CFG_SDS_DBG_OUT_0_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR28_CFG_PHY_GO_C2_COND_SPC_OFFSET                                               (1583)
  #define RTL8390_SDS8_9_XSG1_SR28_CFG_PHY_GO_C2_COND_SPC_MASK                                                 (0x1 << RTL8390_SDS8_9_XSG1_SR28_CFG_PHY_GO_C2_COND_SPC_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR28_CFG_ERRMSK_NOSIG_OFFSET                                                     (1582)
  #define RTL8390_SDS8_9_XSG1_SR28_CFG_ERRMSK_NOSIG_MASK                                                       (0x1 << RTL8390_SDS8_9_XSG1_SR28_CFG_ERRMSK_NOSIG_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR28_RM_LPK_EVEN_BITS_OFFSET                                                     (1581)
  #define RTL8390_SDS8_9_XSG1_SR28_RM_LPK_EVEN_BITS_MASK                                                       (0x1 << RTL8390_SDS8_9_XSG1_SR28_RM_LPK_EVEN_BITS_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR28_CFG_QSGMII_PARITY_CHK_OFFSET                                                (1580)
  #define RTL8390_SDS8_9_XSG1_SR28_CFG_QSGMII_PARITY_CHK_MASK                                                  (0x1 << RTL8390_SDS8_9_XSG1_SR28_CFG_QSGMII_PARITY_CHK_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR28_CFG_DBG_S0_OFFSET                                                           (1579)
  #define RTL8390_SDS8_9_XSG1_SR28_CFG_DBG_S0_MASK                                                             (0x1 << RTL8390_SDS8_9_XSG1_SR28_CFG_DBG_S0_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR28_CFG_SDS_DBG_EN_OFFSET                                                       (1578)
  #define RTL8390_SDS8_9_XSG1_SR28_CFG_SDS_DBG_EN_MASK                                                         (0x1 << RTL8390_SDS8_9_XSG1_SR28_CFG_SDS_DBG_EN_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR28_CFG_SDS_DBG_SEL_OFFSET                                                      (1568)
  #define RTL8390_SDS8_9_XSG1_SR28_CFG_SDS_DBG_SEL_MASK                                                        (0x3FF << RTL8390_SDS8_9_XSG1_SR28_CFG_SDS_DBG_SEL_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SR30_CFG_SDS_DBG_OUT_1_OFFSET                                                    (1536)
  #define RTL8390_SDS8_9_XSG1_SR30_CFG_SDS_DBG_OUT_1_MASK                                                      (0xFFFF << RTL8390_SDS8_9_XSG1_SR30_CFG_SDS_DBG_OUT_1_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SRE1_ANA_RG1X_OFFSET                                                             (1520)
  #define RTL8390_SDS8_9_XSG1_SRE1_ANA_RG1X_MASK                                                               (0xFFFF << RTL8390_SDS8_9_XSG1_SRE1_ANA_RG1X_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SRE0_ANA_RG0X_OFFSET                                                             (1504)
  #define RTL8390_SDS8_9_XSG1_SRE0_ANA_RG0X_MASK                                                               (0xFFFF << RTL8390_SDS8_9_XSG1_SRE0_ANA_RG0X_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SRE3_ANA_RG3X_OFFSET                                                             (1488)
  #define RTL8390_SDS8_9_XSG1_SRE3_ANA_RG3X_MASK                                                               (0xFFFF << RTL8390_SDS8_9_XSG1_SRE3_ANA_RG3X_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SRE2_ANA_RG2X_OFFSET                                                             (1472)
  #define RTL8390_SDS8_9_XSG1_SRE2_ANA_RG2X_MASK                                                               (0xFFFF << RTL8390_SDS8_9_XSG1_SRE2_ANA_RG2X_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SRE5_ANA_RG5X_OFFSET                                                             (1456)
  #define RTL8390_SDS8_9_XSG1_SRE5_ANA_RG5X_MASK                                                               (0xFFFF << RTL8390_SDS8_9_XSG1_SRE5_ANA_RG5X_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SRE4_ANA_RG4X_OFFSET                                                             (1440)
  #define RTL8390_SDS8_9_XSG1_SRE4_ANA_RG4X_MASK                                                               (0xFFFF << RTL8390_SDS8_9_XSG1_SRE4_ANA_RG4X_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SRE7_ANA_RG7X_OFFSET                                                             (1424)
  #define RTL8390_SDS8_9_XSG1_SRE7_ANA_RG7X_MASK                                                               (0xFFFF << RTL8390_SDS8_9_XSG1_SRE7_ANA_RG7X_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SRE6_ANA_RG6X_OFFSET                                                             (1408)
  #define RTL8390_SDS8_9_XSG1_SRE6_ANA_RG6X_MASK                                                               (0xFFFF << RTL8390_SDS8_9_XSG1_SRE6_ANA_RG6X_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SRE9_ANA_RG9X_OFFSET                                                             (1392)
  #define RTL8390_SDS8_9_XSG1_SRE9_ANA_RG9X_MASK                                                               (0xFFFF << RTL8390_SDS8_9_XSG1_SRE9_ANA_RG9X_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SRE8_ANA_RG8X_OFFSET                                                             (1376)
  #define RTL8390_SDS8_9_XSG1_SRE8_ANA_RG8X_MASK                                                               (0xFFFF << RTL8390_SDS8_9_XSG1_SRE8_ANA_RG8X_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SRE11_ANA_RG11X_OFFSET                                                           (1360)
  #define RTL8390_SDS8_9_XSG1_SRE11_ANA_RG11X_MASK                                                             (0xFFFF << RTL8390_SDS8_9_XSG1_SRE11_ANA_RG11X_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SRE10_ANA_RG10X_OFFSET                                                           (1344)
  #define RTL8390_SDS8_9_XSG1_SRE10_ANA_RG10X_MASK                                                             (0xFFFF << RTL8390_SDS8_9_XSG1_SRE10_ANA_RG10X_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SRE13_CFG_NEG_GTXC_OFFSET                                                        (1343)
  #define RTL8390_SDS8_9_XSG1_SRE13_CFG_NEG_GTXC_MASK                                                          (0x1 << RTL8390_SDS8_9_XSG1_SRE13_CFG_NEG_GTXC_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SRE13_CFG_LP_CNT_2_OFFSET                                                        (1339)
  #define RTL8390_SDS8_9_XSG1_SRE13_CFG_LP_CNT_2_MASK                                                          (0xF << RTL8390_SDS8_9_XSG1_SRE13_CFG_LP_CNT_2_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SRE13_CFG_EPON_SYNC_SM_OFFSET                                                    (1338)
  #define RTL8390_SDS8_9_XSG1_SRE13_CFG_EPON_SYNC_SM_MASK                                                      (0x1 << RTL8390_SDS8_9_XSG1_SRE13_CFG_EPON_SYNC_SM_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SRE13_CFG_DY_OFFSET                                                              (1328)
  #define RTL8390_SDS8_9_XSG1_SRE13_CFG_DY_MASK                                                                (0x3FF << RTL8390_SDS8_9_XSG1_SRE13_CFG_DY_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SRE12_ANA_RG12X_OFFSET                                                           (1315)
  #define RTL8390_SDS8_9_XSG1_SRE12_ANA_RG12X_MASK                                                             (0x1FFF << RTL8390_SDS8_9_XSG1_SRE12_ANA_RG12X_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SRE12_CFG_IPG_CNT_OFFSET                                                         (1312)
  #define RTL8390_SDS8_9_XSG1_SRE12_CFG_IPG_CNT_MASK                                                           (0x7 << RTL8390_SDS8_9_XSG1_SRE12_CFG_IPG_CNT_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SRE15_ANA_RG15X_OFFSET                                                           (1311)
  #define RTL8390_SDS8_9_XSG1_SRE15_ANA_RG15X_MASK                                                             (0x1 << RTL8390_SDS8_9_XSG1_SRE15_ANA_RG15X_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SRE15_CFG_LP_CNT_1_OFFSET                                                        (1307)
  #define RTL8390_SDS8_9_XSG1_SRE15_CFG_LP_CNT_1_MASK                                                          (0xF << RTL8390_SDS8_9_XSG1_SRE15_CFG_LP_CNT_1_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SRE15_CFG_EPON_OFFSET                                                            (1306)
  #define RTL8390_SDS8_9_XSG1_SRE15_CFG_EPON_MASK                                                              (0x1 << RTL8390_SDS8_9_XSG1_SRE15_CFG_EPON_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SRE15_CFG_DX_OFFSET                                                              (1296)
  #define RTL8390_SDS8_9_XSG1_SRE15_CFG_DX_MASK                                                                (0x3FF << RTL8390_SDS8_9_XSG1_SRE15_CFG_DX_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SRE14_ANA_RG14X_OFFSET                                                           (1280)
  #define RTL8390_SDS8_9_XSG1_SRE14_ANA_RG14X_MASK                                                             (0xFFFF << RTL8390_SDS8_9_XSG1_SRE14_ANA_RG14X_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SRE16_CFG_DY_8B_OFFSET                                                           (1256)
  #define RTL8390_SDS8_9_XSG1_SRE16_CFG_DY_8B_MASK                                                             (0xFF << RTL8390_SDS8_9_XSG1_SRE16_CFG_DY_8B_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SRE16_CFG_DX_8B_OFFSET                                                           (1248)
  #define RTL8390_SDS8_9_XSG1_SRE16_CFG_DX_8B_MASK                                                             (0xFF << RTL8390_SDS8_9_XSG1_SRE16_CFG_DX_8B_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SRE25_ALL_SYMBOLERR_CNT_OFFSET                                                   (1144)
  #define RTL8390_SDS8_9_XSG1_SRE25_ALL_SYMBOLERR_CNT_MASK                                                     (0xFF << RTL8390_SDS8_9_XSG1_SRE25_ALL_SYMBOLERR_CNT_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SRE25_MUX_SYMBOLERR_CNT_OFFSET                                                   (1136)
  #define RTL8390_SDS8_9_XSG1_SRE25_MUX_SYMBOLERR_CNT_MASK                                                     (0xFF << RTL8390_SDS8_9_XSG1_SRE25_MUX_SYMBOLERR_CNT_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SRE24_CFG_SD_H_OFFSET                                                            (1135)
  #define RTL8390_SDS8_9_XSG1_SRE24_CFG_SD_H_MASK                                                              (0x1 << RTL8390_SDS8_9_XSG1_SRE24_CFG_SD_H_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SRE24_CFG_RG24X14_OFFSET                                                         (1134)
  #define RTL8390_SDS8_9_XSG1_SRE24_CFG_RG24X14_MASK                                                           (0x1 << RTL8390_SDS8_9_XSG1_SRE24_CFG_RG24X14_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SRE24_CFG_HYSDET_OFFSET                                                          (1130)
  #define RTL8390_SDS8_9_XSG1_SRE24_CFG_HYSDET_MASK                                                            (0xF << RTL8390_SDS8_9_XSG1_SRE24_CFG_HYSDET_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SRE24_CFG_D2A_LPK_OFFSET                                                         (1129)
  #define RTL8390_SDS8_9_XSG1_SRE24_CFG_D2A_LPK_MASK                                                           (0x1 << RTL8390_SDS8_9_XSG1_SRE24_CFG_D2A_LPK_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SRE24_CFG_HAM_PTR_OFFSET                                                         (1128)
  #define RTL8390_SDS8_9_XSG1_SRE24_CFG_HAM_PTR_MASK                                                           (0x1 << RTL8390_SDS8_9_XSG1_SRE24_CFG_HAM_PTR_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SRE24_CFG_ENTX_OFFSET                                                            (1127)
  #define RTL8390_SDS8_9_XSG1_SRE24_CFG_ENTX_MASK                                                              (0x1 << RTL8390_SDS8_9_XSG1_SRE24_CFG_ENTX_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SRE24_CFG_CMALI_SIG_OFFSET                                                       (1126)
  #define RTL8390_SDS8_9_XSG1_SRE24_CFG_CMALI_SIG_MASK                                                         (0x1 << RTL8390_SDS8_9_XSG1_SRE24_CFG_CMALI_SIG_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SRE24_CFG_TMR_ALI_OFFSET                                                         (1123)
  #define RTL8390_SDS8_9_XSG1_SRE24_CFG_TMR_ALI_MASK                                                           (0x7 << RTL8390_SDS8_9_XSG1_SRE24_CFG_TMR_ALI_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SRE24_CFG_SYMBOLERR_CNT_OFFSET                                                   (1120)
  #define RTL8390_SDS8_9_XSG1_SRE24_CFG_SYMBOLERR_CNT_MASK                                                     (0x7 << RTL8390_SDS8_9_XSG1_SRE24_CFG_SYMBOLERR_CNT_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SRE27_CFG_DBG_STATUS_ECO_0_OFFSET                                                (1104)
  #define RTL8390_SDS8_9_XSG1_SRE27_CFG_DBG_STATUS_ECO_0_MASK                                                  (0xFFFF << RTL8390_SDS8_9_XSG1_SRE27_CFG_DBG_STATUS_ECO_0_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SRE26_P3LNKDOWNCNT_OFFSET                                                        (1100)
  #define RTL8390_SDS8_9_XSG1_SRE26_P3LNKDOWNCNT_MASK                                                          (0xF << RTL8390_SDS8_9_XSG1_SRE26_P3LNKDOWNCNT_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SRE26_P2LNKDOWNCNT_OFFSET                                                        (1096)
  #define RTL8390_SDS8_9_XSG1_SRE26_P2LNKDOWNCNT_MASK                                                          (0xF << RTL8390_SDS8_9_XSG1_SRE26_P2LNKDOWNCNT_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SRE26_P1LNKDOWNCNT_OFFSET                                                        (1092)
  #define RTL8390_SDS8_9_XSG1_SRE26_P1LNKDOWNCNT_MASK                                                          (0xF << RTL8390_SDS8_9_XSG1_SRE26_P1LNKDOWNCNT_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SRE26_P0LNKDOWNCNT_OFFSET                                                        (1088)
  #define RTL8390_SDS8_9_XSG1_SRE26_P0LNKDOWNCNT_MASK                                                          (0xF << RTL8390_SDS8_9_XSG1_SRE26_P0LNKDOWNCNT_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SRE29_CFG_DBG_STATUS_ECO_2_OFFSET                                                (1081)
  #define RTL8390_SDS8_9_XSG1_SRE29_CFG_DBG_STATUS_ECO_2_MASK                                                  (0x7F << RTL8390_SDS8_9_XSG1_SRE29_CFG_DBG_STATUS_ECO_2_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SRE29_SIGNOK_LAT_OFFSET                                                          (1080)
  #define RTL8390_SDS8_9_XSG1_SRE29_SIGNOK_LAT_MASK                                                            (0x1 << RTL8390_SDS8_9_XSG1_SRE29_SIGNOK_LAT_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SRE29_LINKOK_LAT_OFFSET                                                          (1076)
  #define RTL8390_SDS8_9_XSG1_SRE29_LINKOK_LAT_MASK                                                            (0xF << RTL8390_SDS8_9_XSG1_SRE29_LINKOK_LAT_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SRE29_SYNCOK_LAT_OFFSET                                                          (1072)
  #define RTL8390_SDS8_9_XSG1_SRE29_SYNCOK_LAT_MASK                                                            (0xF << RTL8390_SDS8_9_XSG1_SRE29_SYNCOK_LAT_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SRE28_CFG_DBG_STATUS_ECO_1_OFFSET                                                (1056)
  #define RTL8390_SDS8_9_XSG1_SRE28_CFG_DBG_STATUS_ECO_1_MASK                                                  (0xFFFF << RTL8390_SDS8_9_XSG1_SRE28_CFG_DBG_STATUS_ECO_1_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SRE30_CFG_DBG_STATUS_ECO_3_OFFSET                                                (1033)
  #define RTL8390_SDS8_9_XSG1_SRE30_CFG_DBG_STATUS_ECO_3_MASK                                                  (0x7F << RTL8390_SDS8_9_XSG1_SRE30_CFG_DBG_STATUS_ECO_3_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SRE30_SIGNOKSTAT_OFFSET                                                          (1032)
  #define RTL8390_SDS8_9_XSG1_SRE30_SIGNOKSTAT_MASK                                                            (0x1 << RTL8390_SDS8_9_XSG1_SRE30_SIGNOKSTAT_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SRE30_LINKOKSTAT_OFFSET                                                          (1028)
  #define RTL8390_SDS8_9_XSG1_SRE30_LINKOKSTAT_MASK                                                            (0xF << RTL8390_SDS8_9_XSG1_SRE30_LINKOKSTAT_OFFSET)
  #define RTL8390_SDS8_9_XSG1_SRE30_SYNCOKSTAT_OFFSET                                                          (1024)
  #define RTL8390_SDS8_9_XSG1_SRE30_SYNCOKSTAT_MASK                                                            (0xF << RTL8390_SDS8_9_XSG1_SRE30_SYNCOKSTAT_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FR1_CAPBILITY_OFFSET                                                             (1014)
  #define RTL8390_SDS8_9_XSG1_FR1_CAPBILITY_MASK                                                               (0x3FF << RTL8390_SDS8_9_XSG1_FR1_CAPBILITY_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FR1_AN_COMPLETE_OFFSET                                                           (1013)
  #define RTL8390_SDS8_9_XSG1_FR1_AN_COMPLETE_MASK                                                             (0x1 << RTL8390_SDS8_9_XSG1_FR1_AN_COMPLETE_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FR1_R_FAULT_OFFSET                                                               (1012)
  #define RTL8390_SDS8_9_XSG1_FR1_R_FAULT_MASK                                                                 (0x1 << RTL8390_SDS8_9_XSG1_FR1_R_FAULT_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FR1_NWAY_ABILITY_OFFSET                                                          (1011)
  #define RTL8390_SDS8_9_XSG1_FR1_NWAY_ABILITY_MASK                                                            (0x1 << RTL8390_SDS8_9_XSG1_FR1_NWAY_ABILITY_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FR1_LINK_STATUS_OFFSET                                                           (1010)
  #define RTL8390_SDS8_9_XSG1_FR1_LINK_STATUS_MASK                                                             (0x1 << RTL8390_SDS8_9_XSG1_FR1_LINK_STATUS_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FR1_JABBER_DETECT_OFFSET                                                         (1009)
  #define RTL8390_SDS8_9_XSG1_FR1_JABBER_DETECT_MASK                                                           (0x1 << RTL8390_SDS8_9_XSG1_FR1_JABBER_DETECT_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FR1_EXTENDED_CAPBILITY_OFFSET                                                    (1008)
  #define RTL8390_SDS8_9_XSG1_FR1_EXTENDED_CAPBILITY_MASK                                                      (0x1 << RTL8390_SDS8_9_XSG1_FR1_EXTENDED_CAPBILITY_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FR0_CFG_FIB_RST_OFFSET                                                           (1007)
  #define RTL8390_SDS8_9_XSG1_FR0_CFG_FIB_RST_MASK                                                             (0x1 << RTL8390_SDS8_9_XSG1_FR0_CFG_FIB_RST_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FR0_CFG_FIB_LPK_OFFSET                                                           (1006)
  #define RTL8390_SDS8_9_XSG1_FR0_CFG_FIB_LPK_MASK                                                             (0x1 << RTL8390_SDS8_9_XSG1_FR0_CFG_FIB_LPK_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FR0_CFG_FIB_SPD_RD_00_OFFSET                                                     (1005)
  #define RTL8390_SDS8_9_XSG1_FR0_CFG_FIB_SPD_RD_00_MASK                                                       (0x1 << RTL8390_SDS8_9_XSG1_FR0_CFG_FIB_SPD_RD_00_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FR0_CFG_FIB_ANEN_OFFSET                                                          (1004)
  #define RTL8390_SDS8_9_XSG1_FR0_CFG_FIB_ANEN_MASK                                                            (0x1 << RTL8390_SDS8_9_XSG1_FR0_CFG_FIB_ANEN_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FR0_CFG_FIB_PDOWN_OFFSET                                                         (1003)
  #define RTL8390_SDS8_9_XSG1_FR0_CFG_FIB_PDOWN_MASK                                                           (0x1 << RTL8390_SDS8_9_XSG1_FR0_CFG_FIB_PDOWN_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FR0_CFG_FIB_ISO_OFFSET                                                           (1002)
  #define RTL8390_SDS8_9_XSG1_FR0_CFG_FIB_ISO_MASK                                                             (0x1 << RTL8390_SDS8_9_XSG1_FR0_CFG_FIB_ISO_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FR0_CFG_FIB_RESTART_OFFSET                                                       (1001)
  #define RTL8390_SDS8_9_XSG1_FR0_CFG_FIB_RESTART_MASK                                                         (0x1 << RTL8390_SDS8_9_XSG1_FR0_CFG_FIB_RESTART_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FR0_CFG_FIB_FULLDUP_OFFSET                                                       (1000)
  #define RTL8390_SDS8_9_XSG1_FR0_CFG_FIB_FULLDUP_MASK                                                         (0x1 << RTL8390_SDS8_9_XSG1_FR0_CFG_FIB_FULLDUP_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FR0_CFG_FIB_SPD_RD_01_OFFSET                                                     (998)
  #define RTL8390_SDS8_9_XSG1_FR0_CFG_FIB_SPD_RD_01_MASK                                                       (0x1 << RTL8390_SDS8_9_XSG1_FR0_CFG_FIB_SPD_RD_01_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FR0_CFG_FIB_FRCTX_OFFSET                                                         (997)
  #define RTL8390_SDS8_9_XSG1_FR0_CFG_FIB_FRCTX_MASK                                                           (0x1 << RTL8390_SDS8_9_XSG1_FR0_CFG_FIB_FRCTX_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FR3_REALTEK_OUI_0500_OFFSET                                                      (986)
  #define RTL8390_SDS8_9_XSG1_FR3_REALTEK_OUI_0500_MASK                                                        (0x3F << RTL8390_SDS8_9_XSG1_FR3_REALTEK_OUI_0500_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FR3_MODEL_NO_0500_OFFSET                                                         (980)
  #define RTL8390_SDS8_9_XSG1_FR3_MODEL_NO_0500_MASK                                                           (0x3F << RTL8390_SDS8_9_XSG1_FR3_MODEL_NO_0500_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FR3_REVISION_NO_0300_OFFSET                                                      (976)
  #define RTL8390_SDS8_9_XSG1_FR3_REVISION_NO_0300_MASK                                                        (0xF << RTL8390_SDS8_9_XSG1_FR3_REVISION_NO_0300_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FR2_REALTEK_OUI_2106_OFFSET                                                      (960)
  #define RTL8390_SDS8_9_XSG1_FR2_REALTEK_OUI_2106_MASK                                                        (0xFFFF << RTL8390_SDS8_9_XSG1_FR2_REALTEK_OUI_2106_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FR5_RX_CFG_REG_OFFSET                                                            (944)
  #define RTL8390_SDS8_9_XSG1_FR5_RX_CFG_REG_MASK                                                              (0xFFFF << RTL8390_SDS8_9_XSG1_FR5_RX_CFG_REG_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FR4_TX_CFG_REG_OFFSET                                                            (928)
  #define RTL8390_SDS8_9_XSG1_FR4_TX_CFG_REG_MASK                                                              (0xFFFF << RTL8390_SDS8_9_XSG1_FR4_TX_CFG_REG_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FR7_MR_NP_TX_OFFSET                                                              (912)
  #define RTL8390_SDS8_9_XSG1_FR7_MR_NP_TX_MASK                                                                (0xFFFF << RTL8390_SDS8_9_XSG1_FR7_MR_NP_TX_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FR6_FIB_NP_EN_OFFSET                                                             (898)
  #define RTL8390_SDS8_9_XSG1_FR6_FIB_NP_EN_MASK                                                               (0x1 << RTL8390_SDS8_9_XSG1_FR6_FIB_NP_EN_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FR6_RXPAGE_OFFSET                                                                (897)
  #define RTL8390_SDS8_9_XSG1_FR6_RXPAGE_MASK                                                                  (0x1 << RTL8390_SDS8_9_XSG1_FR6_RXPAGE_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FR8_MR_NP_RX_OFFSET                                                              (864)
  #define RTL8390_SDS8_9_XSG1_FR8_MR_NP_RX_MASK                                                                (0xFFFF << RTL8390_SDS8_9_XSG1_FR8_MR_NP_RX_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FR13_INDR_FUNC_OFFSET                                                            (830)
  #define RTL8390_SDS8_9_XSG1_FR13_INDR_FUNC_MASK                                                              (0x3 << RTL8390_SDS8_9_XSG1_FR13_INDR_FUNC_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FR13_DUMMY_REG13_1305_OFFSET                                                     (821)
  #define RTL8390_SDS8_9_XSG1_FR13_DUMMY_REG13_1305_MASK                                                       (0x1FF << RTL8390_SDS8_9_XSG1_FR13_DUMMY_REG13_1305_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FR13_INDR_DEVAD_OFFSET                                                           (816)
  #define RTL8390_SDS8_9_XSG1_FR13_INDR_DEVAD_MASK                                                             (0x1F << RTL8390_SDS8_9_XSG1_FR13_INDR_DEVAD_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FR14_MMDRDBUS_OFFSET                                                             (768)
  #define RTL8390_SDS8_9_XSG1_FR14_MMDRDBUS_MASK                                                               (0xFFFF << RTL8390_SDS8_9_XSG1_FR14_MMDRDBUS_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FR17_ANA_RG3X_OFFSET                                                             (752)
  #define RTL8390_SDS8_9_XSG1_FR17_ANA_RG3X_MASK                                                               (0xFFFF << RTL8390_SDS8_9_XSG1_FR17_ANA_RG3X_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FR16_ANA_RG2X_OFFSET                                                             (736)
  #define RTL8390_SDS8_9_XSG1_FR16_ANA_RG2X_MASK                                                               (0xFFFF << RTL8390_SDS8_9_XSG1_FR16_ANA_RG2X_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FR19_ANA_RG5X_OFFSET                                                             (720)
  #define RTL8390_SDS8_9_XSG1_FR19_ANA_RG5X_MASK                                                               (0xFFFF << RTL8390_SDS8_9_XSG1_FR19_ANA_RG5X_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FR18_ANA_RG4X_OFFSET                                                             (704)
  #define RTL8390_SDS8_9_XSG1_FR18_ANA_RG4X_MASK                                                               (0xFFFF << RTL8390_SDS8_9_XSG1_FR18_ANA_RG4X_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FR21_ANA_RG7X_OFFSET                                                             (688)
  #define RTL8390_SDS8_9_XSG1_FR21_ANA_RG7X_MASK                                                               (0xFFFF << RTL8390_SDS8_9_XSG1_FR21_ANA_RG7X_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FR20_ANA_RG6X_OFFSET                                                             (672)
  #define RTL8390_SDS8_9_XSG1_FR20_ANA_RG6X_MASK                                                               (0xFFFF << RTL8390_SDS8_9_XSG1_FR20_ANA_RG6X_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FR23_QSGM_TXCFG_MAC_OFFSET                                                       (656)
  #define RTL8390_SDS8_9_XSG1_FR23_QSGM_TXCFG_MAC_MASK                                                         (0xFFFF << RTL8390_SDS8_9_XSG1_FR23_QSGM_TXCFG_MAC_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FR22_QSGM_TXCFG_PHY_OFFSET                                                       (640)
  #define RTL8390_SDS8_9_XSG1_FR22_QSGM_TXCFG_PHY_MASK                                                         (0xFFFF << RTL8390_SDS8_9_XSG1_FR22_QSGM_TXCFG_PHY_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FR25_ANA_RG13X_OFFSET                                                            (624)
  #define RTL8390_SDS8_9_XSG1_FR25_ANA_RG13X_MASK                                                              (0xFFFF << RTL8390_SDS8_9_XSG1_FR25_ANA_RG13X_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FR24_ANA_RG12X_OFFSET                                                            (608)
  #define RTL8390_SDS8_9_XSG1_FR24_ANA_RG12X_MASK                                                              (0xFFFF << RTL8390_SDS8_9_XSG1_FR24_ANA_RG12X_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FR27_ANA_RG15X_OFFSET                                                            (592)
  #define RTL8390_SDS8_9_XSG1_FR27_ANA_RG15X_MASK                                                              (0xFFFF << RTL8390_SDS8_9_XSG1_FR27_ANA_RG15X_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FR29_CFG_AUTO_DET_ON_OFFSET                                                      (575)
  #define RTL8390_SDS8_9_XSG1_FR29_CFG_AUTO_DET_ON_MASK                                                        (0x1 << RTL8390_SDS8_9_XSG1_FR29_CFG_AUTO_DET_ON_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FR29_CFG_TOUT_MAX_OFFSET                                                         (569)
  #define RTL8390_SDS8_9_XSG1_FR29_CFG_TOUT_MAX_MASK                                                           (0x3F << RTL8390_SDS8_9_XSG1_FR29_CFG_TOUT_MAX_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FR29_CFG_STATE_TMR_OFFSET                                                        (565)
  #define RTL8390_SDS8_9_XSG1_FR29_CFG_STATE_TMR_MASK                                                          (0xF << RTL8390_SDS8_9_XSG1_FR29_CFG_STATE_TMR_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FR29_CFG_TEST_TMR_OFFSET                                                         (560)
  #define RTL8390_SDS8_9_XSG1_FR29_CFG_TEST_TMR_MASK                                                           (0x1F << RTL8390_SDS8_9_XSG1_FR29_CFG_TEST_TMR_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FR28_CFG_CONS1_MAX_OFFSET                                                        (556)
  #define RTL8390_SDS8_9_XSG1_FR28_CFG_CONS1_MAX_MASK                                                          (0xF << RTL8390_SDS8_9_XSG1_FR28_CFG_CONS1_MAX_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FR28_CFG_CONS0_MAX_OFFSET                                                        (552)
  #define RTL8390_SDS8_9_XSG1_FR28_CFG_CONS0_MAX_MASK                                                          (0xF << RTL8390_SDS8_9_XSG1_FR28_CFG_CONS0_MAX_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FR28_CFG_CNT_MIN_OFFSET                                                          (544)
  #define RTL8390_SDS8_9_XSG1_FR28_CFG_CNT_MIN_MASK                                                            (0xFF << RTL8390_SDS8_9_XSG1_FR28_CFG_CNT_MIN_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FR30_CFG_RG30X1512_OFFSET                                                        (524)
  #define RTL8390_SDS8_9_XSG1_FR30_CFG_RG30X1512_MASK                                                          (0xF << RTL8390_SDS8_9_XSG1_FR30_CFG_RG30X1512_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FR30_CFG_STATMR_LEVEL_OFFSET                                                     (523)
  #define RTL8390_SDS8_9_XSG1_FR30_CFG_STATMR_LEVEL_MASK                                                       (0x1 << RTL8390_SDS8_9_XSG1_FR30_CFG_STATMR_LEVEL_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FR30_CFG_CNTEN_OFFSET                                                            (522)
  #define RTL8390_SDS8_9_XSG1_FR30_CFG_CNTEN_MASK                                                              (0x1 << RTL8390_SDS8_9_XSG1_FR30_CFG_CNTEN_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FR30_CFG_CONSEN_OFFSET                                                           (521)
  #define RTL8390_SDS8_9_XSG1_FR30_CFG_CONSEN_MASK                                                             (0x1 << RTL8390_SDS8_9_XSG1_FR30_CFG_CONSEN_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FR30_CFG_STATMR_EN_OFFSET                                                        (520)
  #define RTL8390_SDS8_9_XSG1_FR30_CFG_STATMR_EN_MASK                                                          (0x1 << RTL8390_SDS8_9_XSG1_FR30_CFG_STATMR_EN_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FR30_CFG_LNK_ON_TMR_OFFSET                                                       (512)
  #define RTL8390_SDS8_9_XSG1_FR30_CFG_LNK_ON_TMR_MASK                                                         (0xFF << RTL8390_SDS8_9_XSG1_FR30_CFG_LNK_ON_TMR_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FRE1_CAPBILITY_OFFSET                                                            (502)
  #define RTL8390_SDS8_9_XSG1_FRE1_CAPBILITY_MASK                                                              (0x3FF << RTL8390_SDS8_9_XSG1_FRE1_CAPBILITY_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FRE1_AN_COMPLETE_OFFSET                                                          (501)
  #define RTL8390_SDS8_9_XSG1_FRE1_AN_COMPLETE_MASK                                                            (0x1 << RTL8390_SDS8_9_XSG1_FRE1_AN_COMPLETE_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FRE1_R_FAULT_OFFSET                                                              (500)
  #define RTL8390_SDS8_9_XSG1_FRE1_R_FAULT_MASK                                                                (0x1 << RTL8390_SDS8_9_XSG1_FRE1_R_FAULT_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FRE1_NWAY_ABILITY_OFFSET                                                         (499)
  #define RTL8390_SDS8_9_XSG1_FRE1_NWAY_ABILITY_MASK                                                           (0x1 << RTL8390_SDS8_9_XSG1_FRE1_NWAY_ABILITY_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FRE1_LINK_STATUS_OFFSET                                                          (498)
  #define RTL8390_SDS8_9_XSG1_FRE1_LINK_STATUS_MASK                                                            (0x1 << RTL8390_SDS8_9_XSG1_FRE1_LINK_STATUS_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FRE1_JABBER_DETECT_OFFSET                                                        (497)
  #define RTL8390_SDS8_9_XSG1_FRE1_JABBER_DETECT_MASK                                                          (0x1 << RTL8390_SDS8_9_XSG1_FRE1_JABBER_DETECT_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FRE1_EXTENDED_CAPBILITY_OFFSET                                                   (496)
  #define RTL8390_SDS8_9_XSG1_FRE1_EXTENDED_CAPBILITY_MASK                                                     (0x1 << RTL8390_SDS8_9_XSG1_FRE1_EXTENDED_CAPBILITY_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FRE0_CFG_FIB_RST_OFFSET                                                          (495)
  #define RTL8390_SDS8_9_XSG1_FRE0_CFG_FIB_RST_MASK                                                            (0x1 << RTL8390_SDS8_9_XSG1_FRE0_CFG_FIB_RST_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FRE0_CFG_FIB_LPK_OFFSET                                                          (494)
  #define RTL8390_SDS8_9_XSG1_FRE0_CFG_FIB_LPK_MASK                                                            (0x1 << RTL8390_SDS8_9_XSG1_FRE0_CFG_FIB_LPK_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FRE0_CFG_FIB_SPD_RD_00_OFFSET                                                    (493)
  #define RTL8390_SDS8_9_XSG1_FRE0_CFG_FIB_SPD_RD_00_MASK                                                      (0x1 << RTL8390_SDS8_9_XSG1_FRE0_CFG_FIB_SPD_RD_00_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FRE0_CFG_FIB_ANEN_OFFSET                                                         (492)
  #define RTL8390_SDS8_9_XSG1_FRE0_CFG_FIB_ANEN_MASK                                                           (0x1 << RTL8390_SDS8_9_XSG1_FRE0_CFG_FIB_ANEN_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FRE0_CFG_FIB_PDOWN_OFFSET                                                        (491)
  #define RTL8390_SDS8_9_XSG1_FRE0_CFG_FIB_PDOWN_MASK                                                          (0x1 << RTL8390_SDS8_9_XSG1_FRE0_CFG_FIB_PDOWN_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FRE0_CFG_FIB_ISO_OFFSET                                                          (490)
  #define RTL8390_SDS8_9_XSG1_FRE0_CFG_FIB_ISO_MASK                                                            (0x1 << RTL8390_SDS8_9_XSG1_FRE0_CFG_FIB_ISO_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FRE0_CFG_FIB_RESTART_OFFSET                                                      (489)
  #define RTL8390_SDS8_9_XSG1_FRE0_CFG_FIB_RESTART_MASK                                                        (0x1 << RTL8390_SDS8_9_XSG1_FRE0_CFG_FIB_RESTART_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FRE0_CFG_FIB_FULLDUP_OFFSET                                                      (488)
  #define RTL8390_SDS8_9_XSG1_FRE0_CFG_FIB_FULLDUP_MASK                                                        (0x1 << RTL8390_SDS8_9_XSG1_FRE0_CFG_FIB_FULLDUP_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FRE0_CFG_FIB_SPD_RD_01_OFFSET                                                    (486)
  #define RTL8390_SDS8_9_XSG1_FRE0_CFG_FIB_SPD_RD_01_MASK                                                      (0x1 << RTL8390_SDS8_9_XSG1_FRE0_CFG_FIB_SPD_RD_01_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FRE0_CFG_FIB_FRCTX_OFFSET                                                        (485)
  #define RTL8390_SDS8_9_XSG1_FRE0_CFG_FIB_FRCTX_MASK                                                          (0x1 << RTL8390_SDS8_9_XSG1_FRE0_CFG_FIB_FRCTX_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FRE3_REALTEK_OUI_0500_OFFSET                                                     (474)
  #define RTL8390_SDS8_9_XSG1_FRE3_REALTEK_OUI_0500_MASK                                                       (0x3F << RTL8390_SDS8_9_XSG1_FRE3_REALTEK_OUI_0500_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FRE3_MODEL_NO_0500_OFFSET                                                        (468)
  #define RTL8390_SDS8_9_XSG1_FRE3_MODEL_NO_0500_MASK                                                          (0x3F << RTL8390_SDS8_9_XSG1_FRE3_MODEL_NO_0500_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FRE3_REVISION_NO_0300_OFFSET                                                     (464)
  #define RTL8390_SDS8_9_XSG1_FRE3_REVISION_NO_0300_MASK                                                       (0xF << RTL8390_SDS8_9_XSG1_FRE3_REVISION_NO_0300_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FRE2_REALTEK_OUI_2106_OFFSET                                                     (448)
  #define RTL8390_SDS8_9_XSG1_FRE2_REALTEK_OUI_2106_MASK                                                       (0xFFFF << RTL8390_SDS8_9_XSG1_FRE2_REALTEK_OUI_2106_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FRE5_RX_CFG_REG_OFFSET                                                           (432)
  #define RTL8390_SDS8_9_XSG1_FRE5_RX_CFG_REG_MASK                                                             (0xFFFF << RTL8390_SDS8_9_XSG1_FRE5_RX_CFG_REG_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FRE4_TX_CFG_REG_OFFSET                                                           (416)
  #define RTL8390_SDS8_9_XSG1_FRE4_TX_CFG_REG_MASK                                                             (0xFFFF << RTL8390_SDS8_9_XSG1_FRE4_TX_CFG_REG_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FRE7_MR_NP_TX_OFFSET                                                             (400)
  #define RTL8390_SDS8_9_XSG1_FRE7_MR_NP_TX_MASK                                                               (0xFFFF << RTL8390_SDS8_9_XSG1_FRE7_MR_NP_TX_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FRE6_FIB_NP_EN_OFFSET                                                            (386)
  #define RTL8390_SDS8_9_XSG1_FRE6_FIB_NP_EN_MASK                                                              (0x1 << RTL8390_SDS8_9_XSG1_FRE6_FIB_NP_EN_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FRE6_RXPAGE_OFFSET                                                               (385)
  #define RTL8390_SDS8_9_XSG1_FRE6_RXPAGE_MASK                                                                 (0x1 << RTL8390_SDS8_9_XSG1_FRE6_RXPAGE_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FRE8_MR_NP_RX_OFFSET                                                             (352)
  #define RTL8390_SDS8_9_XSG1_FRE8_MR_NP_RX_MASK                                                               (0xFFFF << RTL8390_SDS8_9_XSG1_FRE8_MR_NP_RX_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FRE13_INDR_FUNC_OFFSET                                                           (318)
  #define RTL8390_SDS8_9_XSG1_FRE13_INDR_FUNC_MASK                                                             (0x3 << RTL8390_SDS8_9_XSG1_FRE13_INDR_FUNC_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FRE13_DUMMY_REG13_1305_OFFSET                                                    (309)
  #define RTL8390_SDS8_9_XSG1_FRE13_DUMMY_REG13_1305_MASK                                                      (0x1FF << RTL8390_SDS8_9_XSG1_FRE13_DUMMY_REG13_1305_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FRE13_INDR_DEVAD_OFFSET                                                          (304)
  #define RTL8390_SDS8_9_XSG1_FRE13_INDR_DEVAD_MASK                                                            (0x1F << RTL8390_SDS8_9_XSG1_FRE13_INDR_DEVAD_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FRE14_MMDRDBUS_OFFSET                                                            (256)
  #define RTL8390_SDS8_9_XSG1_FRE14_MMDRDBUS_MASK                                                              (0xFFFF << RTL8390_SDS8_9_XSG1_FRE14_MMDRDBUS_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FRE17_DUMMY_REG17_1505_OFFSET                                                    (245)
  #define RTL8390_SDS8_9_XSG1_FRE17_DUMMY_REG17_1505_MASK                                                      (0x7FF << RTL8390_SDS8_9_XSG1_FRE17_DUMMY_REG17_1505_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FRE17_EEE_RSG_FIB100_OFFSET                                                      (244)
  #define RTL8390_SDS8_9_XSG1_FRE17_EEE_RSG_FIB100_MASK                                                        (0x1 << RTL8390_SDS8_9_XSG1_FRE17_EEE_RSG_FIB100_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FRE17_EEE_STD_FIB100_OFFSET                                                      (243)
  #define RTL8390_SDS8_9_XSG1_FRE17_EEE_STD_FIB100_MASK                                                        (0x1 << RTL8390_SDS8_9_XSG1_FRE17_EEE_STD_FIB100_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FRE17_C1_PWRSAV_EN_FIB100_OFFSET                                                 (242)
  #define RTL8390_SDS8_9_XSG1_FRE17_C1_PWRSAV_EN_FIB100_MASK                                                   (0x1 << RTL8390_SDS8_9_XSG1_FRE17_C1_PWRSAV_EN_FIB100_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FRE17_C2_PWRSAV_EN_FIB100_OFFSET                                                 (241)
  #define RTL8390_SDS8_9_XSG1_FRE17_C2_PWRSAV_EN_FIB100_MASK                                                   (0x1 << RTL8390_SDS8_9_XSG1_FRE17_C2_PWRSAV_EN_FIB100_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FRE17_EEE_QUIET_FIB100_OFFSET                                                    (240)
  #define RTL8390_SDS8_9_XSG1_FRE17_EEE_QUIET_FIB100_MASK                                                      (0x1 << RTL8390_SDS8_9_XSG1_FRE17_EEE_QUIET_FIB100_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FRE16_DUMMY_REG16_15_OFFSET                                                      (239)
  #define RTL8390_SDS8_9_XSG1_FRE16_DUMMY_REG16_15_MASK                                                        (0x1 << RTL8390_SDS8_9_XSG1_FRE16_DUMMY_REG16_15_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FRE16_EEE_RSG_FIB1G_OFFSET                                                       (238)
  #define RTL8390_SDS8_9_XSG1_FRE16_EEE_RSG_FIB1G_MASK                                                         (0x1 << RTL8390_SDS8_9_XSG1_FRE16_EEE_RSG_FIB1G_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FRE16_EEE_STD_FIB1G_OFFSET                                                       (237)
  #define RTL8390_SDS8_9_XSG1_FRE16_EEE_STD_FIB1G_MASK                                                         (0x1 << RTL8390_SDS8_9_XSG1_FRE16_EEE_STD_FIB1G_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FRE16_C1_PWRSAV_EN_FIB1G_OFFSET                                                  (236)
  #define RTL8390_SDS8_9_XSG1_FRE16_C1_PWRSAV_EN_FIB1G_MASK                                                    (0x1 << RTL8390_SDS8_9_XSG1_FRE16_C1_PWRSAV_EN_FIB1G_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FRE16_C2_PWRSAV_EN_FIB1G_OFFSET                                                  (235)
  #define RTL8390_SDS8_9_XSG1_FRE16_C2_PWRSAV_EN_FIB1G_MASK                                                    (0x1 << RTL8390_SDS8_9_XSG1_FRE16_C2_PWRSAV_EN_FIB1G_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FRE16_EEE_QUIET_FIB1G_OFFSET                                                     (234)
  #define RTL8390_SDS8_9_XSG1_FRE16_EEE_QUIET_FIB1G_MASK                                                       (0x1 << RTL8390_SDS8_9_XSG1_FRE16_EEE_QUIET_FIB1G_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FRE16_EEE_RSG_QSGP_OFFSET                                                        (233)
  #define RTL8390_SDS8_9_XSG1_FRE16_EEE_RSG_QSGP_MASK                                                          (0x1 << RTL8390_SDS8_9_XSG1_FRE16_EEE_RSG_QSGP_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FRE16_EEE_STD_QSGP_OFFSET                                                        (232)
  #define RTL8390_SDS8_9_XSG1_FRE16_EEE_STD_QSGP_MASK                                                          (0x1 << RTL8390_SDS8_9_XSG1_FRE16_EEE_STD_QSGP_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FRE16_C1_PWRSAV_EN_QSGP_OFFSET                                                   (231)
  #define RTL8390_SDS8_9_XSG1_FRE16_C1_PWRSAV_EN_QSGP_MASK                                                     (0x1 << RTL8390_SDS8_9_XSG1_FRE16_C1_PWRSAV_EN_QSGP_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FRE16_C2_PWRSAV_EN_QSGP_OFFSET                                                   (230)
  #define RTL8390_SDS8_9_XSG1_FRE16_C2_PWRSAV_EN_QSGP_MASK                                                     (0x1 << RTL8390_SDS8_9_XSG1_FRE16_C2_PWRSAV_EN_QSGP_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FRE16_EEE_QUIET_QSGP_OFFSET                                                      (229)
  #define RTL8390_SDS8_9_XSG1_FRE16_EEE_QUIET_QSGP_MASK                                                        (0x1 << RTL8390_SDS8_9_XSG1_FRE16_EEE_QUIET_QSGP_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FRE16_EEE_RSG_RSGP_OFFSET                                                        (228)
  #define RTL8390_SDS8_9_XSG1_FRE16_EEE_RSG_RSGP_MASK                                                          (0x1 << RTL8390_SDS8_9_XSG1_FRE16_EEE_RSG_RSGP_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FRE16_EEE_STD_RSGP_OFFSET                                                        (227)
  #define RTL8390_SDS8_9_XSG1_FRE16_EEE_STD_RSGP_MASK                                                          (0x1 << RTL8390_SDS8_9_XSG1_FRE16_EEE_STD_RSGP_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FRE16_C1_PWRSAV_EN_RSGP_OFFSET                                                   (226)
  #define RTL8390_SDS8_9_XSG1_FRE16_C1_PWRSAV_EN_RSGP_MASK                                                     (0x1 << RTL8390_SDS8_9_XSG1_FRE16_C1_PWRSAV_EN_RSGP_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FRE16_C2_PWRSAV_EN_RSGP_OFFSET                                                   (225)
  #define RTL8390_SDS8_9_XSG1_FRE16_C2_PWRSAV_EN_RSGP_MASK                                                     (0x1 << RTL8390_SDS8_9_XSG1_FRE16_C2_PWRSAV_EN_RSGP_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FRE16_EEE_QUIET_RSGP_OFFSET                                                      (224)
  #define RTL8390_SDS8_9_XSG1_FRE16_EEE_QUIET_RSGP_MASK                                                        (0x1 << RTL8390_SDS8_9_XSG1_FRE16_EEE_QUIET_RSGP_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FRE19_CFG_TX_MODE_OFFSET                                                         (222)
  #define RTL8390_SDS8_9_XSG1_FRE19_CFG_TX_MODE_MASK                                                           (0x3 << RTL8390_SDS8_9_XSG1_FRE19_CFG_TX_MODE_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FRE19_DET_IDLE32_DIS_OFFSET                                                      (221)
  #define RTL8390_SDS8_9_XSG1_FRE19_DET_IDLE32_DIS_MASK                                                        (0x1 << RTL8390_SDS8_9_XSG1_FRE19_DET_IDLE32_DIS_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FRE19_DET_CG_DIS_OFFSET                                                          (220)
  #define RTL8390_SDS8_9_XSG1_FRE19_DET_CG_DIS_MASK                                                            (0x1 << RTL8390_SDS8_9_XSG1_FRE19_DET_CG_DIS_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FRE19_CFG_LINK_OK_SEL_OFFSET                                                     (219)
  #define RTL8390_SDS8_9_XSG1_FRE19_CFG_LINK_OK_SEL_MASK                                                       (0x1 << RTL8390_SDS8_9_XSG1_FRE19_CFG_LINK_OK_SEL_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FRE19_RX_TS_TIMER_OFFSET                                                         (217)
  #define RTL8390_SDS8_9_XSG1_FRE19_RX_TS_TIMER_MASK                                                           (0x3 << RTL8390_SDS8_9_XSG1_FRE19_RX_TS_TIMER_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FRE19_RX_WF_TIMER_OFFSET                                                         (214)
  #define RTL8390_SDS8_9_XSG1_FRE19_RX_WF_TIMER_MASK                                                           (0x7 << RTL8390_SDS8_9_XSG1_FRE19_RX_WF_TIMER_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FRE19_RX_TW_TIMER_OFFSET                                                         (211)
  #define RTL8390_SDS8_9_XSG1_FRE19_RX_TW_TIMER_MASK                                                           (0x7 << RTL8390_SDS8_9_XSG1_FRE19_RX_TW_TIMER_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FRE19_RX_TQ_TIMER_OFFSET                                                         (208)
  #define RTL8390_SDS8_9_XSG1_FRE19_RX_TQ_TIMER_MASK                                                           (0x7 << RTL8390_SDS8_9_XSG1_FRE19_RX_TQ_TIMER_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FRE18_DUMMY_REG18_1509_OFFSET                                                    (201)
  #define RTL8390_SDS8_9_XSG1_FRE18_DUMMY_REG18_1509_MASK                                                      (0x7F << RTL8390_SDS8_9_XSG1_FRE18_DUMMY_REG18_1509_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FRE18_TX_TR_TIMER_OFFSET                                                         (198)
  #define RTL8390_SDS8_9_XSG1_FRE18_TX_TR_TIMER_MASK                                                           (0x7 << RTL8390_SDS8_9_XSG1_FRE18_TX_TR_TIMER_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FRE18_TX_TQ_TIMER_OFFSET                                                         (195)
  #define RTL8390_SDS8_9_XSG1_FRE18_TX_TQ_TIMER_MASK                                                           (0x7 << RTL8390_SDS8_9_XSG1_FRE18_TX_TQ_TIMER_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FRE18_TX_TS_TIMER_OFFSET                                                         (192)
  #define RTL8390_SDS8_9_XSG1_FRE18_TX_TS_TIMER_MASK                                                           (0x7 << RTL8390_SDS8_9_XSG1_FRE18_TX_TS_TIMER_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FRE21_DUMMY_REG21_1513_OFFSET                                                    (189)
  #define RTL8390_SDS8_9_XSG1_FRE21_DUMMY_REG21_1513_MASK                                                      (0x7 << RTL8390_SDS8_9_XSG1_FRE21_DUMMY_REG21_1513_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FRE21_DUMMY_REG21_1204_OFFSET                                                    (180)
  #define RTL8390_SDS8_9_XSG1_FRE21_DUMMY_REG21_1204_MASK                                                      (0x1FF << RTL8390_SDS8_9_XSG1_FRE21_DUMMY_REG21_1204_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FRE21_DUMMY_REG21_0300_OFFSET                                                    (176)
  #define RTL8390_SDS8_9_XSG1_FRE21_DUMMY_REG21_0300_MASK                                                      (0xF << RTL8390_SDS8_9_XSG1_FRE21_DUMMY_REG21_0300_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FRE20_CFG_SFD_SEL_OFFSET                                                         (175)
  #define RTL8390_SDS8_9_XSG1_FRE20_CFG_SFD_SEL_MASK                                                           (0x1 << RTL8390_SDS8_9_XSG1_FRE20_CFG_SFD_SEL_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FRE20_CFG_IDLE_SEL_OFFSET                                                        (174)
  #define RTL8390_SDS8_9_XSG1_FRE20_CFG_IDLE_SEL_MASK                                                          (0x1 << RTL8390_SDS8_9_XSG1_FRE20_CFG_IDLE_SEL_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FRE20_CFG_CG_SEL_OFFSET                                                          (173)
  #define RTL8390_SDS8_9_XSG1_FRE20_CFG_CG_SEL_MASK                                                            (0x1 << RTL8390_SDS8_9_XSG1_FRE20_CFG_CG_SEL_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FRE20_CFG_IDLE32_CNT_OFFSET                                                      (168)
  #define RTL8390_SDS8_9_XSG1_FRE20_CFG_IDLE32_CNT_MASK                                                        (0x1F << RTL8390_SDS8_9_XSG1_FRE20_CFG_IDLE32_CNT_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FRE20_CFG_IDLE_CNT_OFFSET                                                        (164)
  #define RTL8390_SDS8_9_XSG1_FRE20_CFG_IDLE_CNT_MASK                                                          (0xF << RTL8390_SDS8_9_XSG1_FRE20_CFG_IDLE_CNT_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FRE20_CFG_CG_CNT_OFFSET                                                          (160)
  #define RTL8390_SDS8_9_XSG1_FRE20_CFG_CG_CNT_MASK                                                            (0xF << RTL8390_SDS8_9_XSG1_FRE20_CFG_CG_CNT_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FRE23_DUMMY_REG23_1508_OFFSET                                                    (152)
  #define RTL8390_SDS8_9_XSG1_FRE23_DUMMY_REG23_1508_MASK                                                      (0xFF << RTL8390_SDS8_9_XSG1_FRE23_DUMMY_REG23_1508_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FRE23_CFG_SILENT_PROB_SEL_OFFSET                                                 (148)
  #define RTL8390_SDS8_9_XSG1_FRE23_CFG_SILENT_PROB_SEL_MASK                                                   (0xF << RTL8390_SDS8_9_XSG1_FRE23_CFG_SILENT_PROB_SEL_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FRE23_CFG_LINK_SEL_OFFSET                                                        (147)
  #define RTL8390_SDS8_9_XSG1_FRE23_CFG_LINK_SEL_MASK                                                          (0x1 << RTL8390_SDS8_9_XSG1_FRE23_CFG_LINK_SEL_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FRE23_DUMMY_REG23_0200_OFFSET                                                    (144)
  #define RTL8390_SDS8_9_XSG1_FRE23_DUMMY_REG23_0200_MASK                                                      (0x7 << RTL8390_SDS8_9_XSG1_FRE23_DUMMY_REG23_0200_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FRE22_CFG_EPON_INTEN_OFFSET                                                      (143)
  #define RTL8390_SDS8_9_XSG1_FRE22_CFG_EPON_INTEN_MASK                                                        (0x1 << RTL8390_SDS8_9_XSG1_FRE22_CFG_EPON_INTEN_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FRE22_CFG_LINK_INTEN_OFFSET                                                      (142)
  #define RTL8390_SDS8_9_XSG1_FRE22_CFG_LINK_INTEN_MASK                                                        (0x1 << RTL8390_SDS8_9_XSG1_FRE22_CFG_LINK_INTEN_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FRE22_DUMMY_REG22_1302_OFFSET                                                    (130)
  #define RTL8390_SDS8_9_XSG1_FRE22_DUMMY_REG22_1302_MASK                                                      (0xFFF << RTL8390_SDS8_9_XSG1_FRE22_DUMMY_REG22_1302_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FRE22_DET_EPON_INT_OFFSET                                                        (129)
  #define RTL8390_SDS8_9_XSG1_FRE22_DET_EPON_INT_MASK                                                          (0x1 << RTL8390_SDS8_9_XSG1_FRE22_DET_EPON_INT_OFFSET)
  #define RTL8390_SDS8_9_XSG1_FRE22_SDS_LINK_INT_OFFSET                                                        (128)
  #define RTL8390_SDS8_9_XSG1_FRE22_SDS_LINK_INT_MASK                                                          (0x1 << RTL8390_SDS8_9_XSG1_FRE22_SDS_LINK_INT_OFFSET)

#define RTL8390_SDS8_9_TGRX_ADDR                                                                               (0xB200)
  #define RTL8390_SDS8_9_TGRX_DTE1_FAULT_DET_OFFSET                                                            (2039)
  #define RTL8390_SDS8_9_TGRX_DTE1_FAULT_DET_MASK                                                              (0x1 << RTL8390_SDS8_9_TGRX_DTE1_FAULT_DET_OFFSET)
  #define RTL8390_SDS8_9_TGRX_DTE1_RX_LINK_OFFSET                                                              (2034)
  #define RTL8390_SDS8_9_TGRX_DTE1_RX_LINK_MASK                                                                (0x1 << RTL8390_SDS8_9_TGRX_DTE1_RX_LINK_OFFSET)
  #define RTL8390_SDS8_9_TGRX_DTE1_LO_PWR_ABLTY_OFFSET                                                         (2033)
  #define RTL8390_SDS8_9_TGRX_DTE1_LO_PWR_ABLTY_MASK                                                           (0x1 << RTL8390_SDS8_9_TGRX_DTE1_LO_PWR_ABLTY_OFFSET)
  #define RTL8390_SDS8_9_TGRX_DTE0_RST_OFFSET                                                                  (2031)
  #define RTL8390_SDS8_9_TGRX_DTE0_RST_MASK                                                                    (0x1 << RTL8390_SDS8_9_TGRX_DTE0_RST_OFFSET)
  #define RTL8390_SDS8_9_TGRX_DTE0_LPB_OFFSET                                                                  (2030)
  #define RTL8390_SDS8_9_TGRX_DTE0_LPB_MASK                                                                    (0x1 << RTL8390_SDS8_9_TGRX_DTE0_LPB_OFFSET)
  #define RTL8390_SDS8_9_TGRX_DTE0_SPD_SEL_1_OFFSET                                                            (2029)
  #define RTL8390_SDS8_9_TGRX_DTE0_SPD_SEL_1_MASK                                                              (0x1 << RTL8390_SDS8_9_TGRX_DTE0_SPD_SEL_1_OFFSET)
  #define RTL8390_SDS8_9_TGRX_DTE0_LO_PWR_OFFSET                                                               (2027)
  #define RTL8390_SDS8_9_TGRX_DTE0_LO_PWR_MASK                                                                 (0x1 << RTL8390_SDS8_9_TGRX_DTE0_LO_PWR_OFFSET)
  #define RTL8390_SDS8_9_TGRX_DTE0_SPD_SEL_0_OFFSET                                                            (2022)
  #define RTL8390_SDS8_9_TGRX_DTE0_SPD_SEL_0_MASK                                                              (0x1 << RTL8390_SDS8_9_TGRX_DTE0_SPD_SEL_0_OFFSET)
  #define RTL8390_SDS8_9_TGRX_DTE0_SPD_TYPE_SEL_OFFSET                                                         (2018)
  #define RTL8390_SDS8_9_TGRX_DTE0_SPD_TYPE_SEL_MASK                                                           (0xF << RTL8390_SDS8_9_TGRX_DTE0_SPD_TYPE_SEL_OFFSET)
  #define RTL8390_SDS8_9_TGRX_DTE2_3_DEV_ID_OFFSET                                                             (1984)
  #define RTL8390_SDS8_9_TGRX_DTE2_3_DEV_ID_MASK                                                               (0xFFFFFFFF << RTL8390_SDS8_9_TGRX_DTE2_3_DEV_ID_OFFSET)
  #define RTL8390_SDS8_9_TGRX_DTE5_NWAY_PRSNT_OFFSET                                                           (1975)
  #define RTL8390_SDS8_9_TGRX_DTE5_NWAY_PRSNT_MASK                                                             (0x1 << RTL8390_SDS8_9_TGRX_DTE5_NWAY_PRSNT_OFFSET)
  #define RTL8390_SDS8_9_TGRX_DTE5_TC_PRSNT_OFFSET                                                             (1974)
  #define RTL8390_SDS8_9_TGRX_DTE5_TC_PRSNT_MASK                                                               (0x1 << RTL8390_SDS8_9_TGRX_DTE5_TC_PRSNT_OFFSET)
  #define RTL8390_SDS8_9_TGRX_DTE5_DTE_XS_PRSNT_OFFSET                                                         (1973)
  #define RTL8390_SDS8_9_TGRX_DTE5_DTE_XS_PRSNT_MASK                                                           (0x1 << RTL8390_SDS8_9_TGRX_DTE5_DTE_XS_PRSNT_OFFSET)
  #define RTL8390_SDS8_9_TGRX_DTE5_PHY_XS_PRSNT_OFFSET                                                         (1972)
  #define RTL8390_SDS8_9_TGRX_DTE5_PHY_XS_PRSNT_MASK                                                           (0x1 << RTL8390_SDS8_9_TGRX_DTE5_PHY_XS_PRSNT_OFFSET)
  #define RTL8390_SDS8_9_TGRX_DTE5_PCS_PRSNT_OFFSET                                                            (1971)
  #define RTL8390_SDS8_9_TGRX_DTE5_PCS_PRSNT_MASK                                                              (0x1 << RTL8390_SDS8_9_TGRX_DTE5_PCS_PRSNT_OFFSET)
  #define RTL8390_SDS8_9_TGRX_DTE5_WIS_PRSNT_OFFSET                                                            (1970)
  #define RTL8390_SDS8_9_TGRX_DTE5_WIS_PRSNT_MASK                                                              (0x1 << RTL8390_SDS8_9_TGRX_DTE5_WIS_PRSNT_OFFSET)
  #define RTL8390_SDS8_9_TGRX_DTE5_PMA_PMD_PRSNT_OFFSET                                                        (1969)
  #define RTL8390_SDS8_9_TGRX_DTE5_PMA_PMD_PRSNT_MASK                                                          (0x1 << RTL8390_SDS8_9_TGRX_DTE5_PMA_PMD_PRSNT_OFFSET)
  #define RTL8390_SDS8_9_TGRX_DTE5_CLAUSE_22_PRSNT_OFFSET                                                      (1968)
  #define RTL8390_SDS8_9_TGRX_DTE5_CLAUSE_22_PRSNT_MASK                                                        (0x1 << RTL8390_SDS8_9_TGRX_DTE5_CLAUSE_22_PRSNT_OFFSET)
  #define RTL8390_SDS8_9_TGRX_DTE4_10G_CAPABLE_OFFSET                                                          (1952)
  #define RTL8390_SDS8_9_TGRX_DTE4_10G_CAPABLE_MASK                                                            (0x1 << RTL8390_SDS8_9_TGRX_DTE4_10G_CAPABLE_OFFSET)
  #define RTL8390_SDS8_9_TGRX_DTE6_VNDR_SPEC_DEV_2_PRSNT_OFFSET                                                (1935)
  #define RTL8390_SDS8_9_TGRX_DTE6_VNDR_SPEC_DEV_2_PRSNT_MASK                                                  (0x1 << RTL8390_SDS8_9_TGRX_DTE6_VNDR_SPEC_DEV_2_PRSNT_OFFSET)
  #define RTL8390_SDS8_9_TGRX_DTE6_VNDR_SPEC_DEV_1_PRSNT_OFFSET                                                (1934)
  #define RTL8390_SDS8_9_TGRX_DTE6_VNDR_SPEC_DEV_1_PRSNT_MASK                                                  (0x1 << RTL8390_SDS8_9_TGRX_DTE6_VNDR_SPEC_DEV_1_PRSNT_OFFSET)
  #define RTL8390_SDS8_9_TGRX_DTE6_CLAUSE_22_EXT_PRSNT_OFFSET                                                  (1933)
  #define RTL8390_SDS8_9_TGRX_DTE6_CLAUSE_22_EXT_PRSNT_MASK                                                    (0x1 << RTL8390_SDS8_9_TGRX_DTE6_CLAUSE_22_EXT_PRSNT_OFFSET)
  #define RTL8390_SDS8_9_TGRX_DTE8_DEV_PRSNT_OFFSET                                                            (1902)
  #define RTL8390_SDS8_9_TGRX_DTE8_DEV_PRSNT_MASK                                                              (0x3 << RTL8390_SDS8_9_TGRX_DTE8_DEV_PRSNT_OFFSET)
  #define RTL8390_SDS8_9_TGRX_DTE8_TX_FAULT_OFFSET                                                             (1899)
  #define RTL8390_SDS8_9_TGRX_DTE8_TX_FAULT_MASK                                                               (0x1 << RTL8390_SDS8_9_TGRX_DTE8_TX_FAULT_OFFSET)
  #define RTL8390_SDS8_9_TGRX_DTE8_RX_FAULT_OFFSET                                                             (1898)
  #define RTL8390_SDS8_9_TGRX_DTE8_RX_FAULT_MASK                                                               (0x1 << RTL8390_SDS8_9_TGRX_DTE8_RX_FAULT_OFFSET)
  #define RTL8390_SDS8_9_TGRX_DTE14_15_PKG_ID_OFFSET                                                           (1792)
  #define RTL8390_SDS8_9_TGRX_DTE14_15_PKG_ID_MASK                                                             (0xFFFFFFFF << RTL8390_SDS8_9_TGRX_DTE14_15_PKG_ID_OFFSET)
  #define RTL8390_SDS8_9_TGRX_DTE25_TEST_PTRN_EN_OFFSET                                                        (1650)
  #define RTL8390_SDS8_9_TGRX_DTE25_TEST_PTRN_EN_MASK                                                          (0x1 << RTL8390_SDS8_9_TGRX_DTE25_TEST_PTRN_EN_OFFSET)
  #define RTL8390_SDS8_9_TGRX_DTE25_TEST_PTRN_SEL_OFFSET                                                       (1648)
  #define RTL8390_SDS8_9_TGRX_DTE25_TEST_PTRN_SEL_MASK                                                         (0x3 << RTL8390_SDS8_9_TGRX_DTE25_TEST_PTRN_SEL_OFFSET)
  #define RTL8390_SDS8_9_TGRX_DTE24_DTE_XGXS_LANE_ALGNMNT_OFFSET                                               (1644)
  #define RTL8390_SDS8_9_TGRX_DTE24_DTE_XGXS_LANE_ALGNMNT_MASK                                                 (0x1 << RTL8390_SDS8_9_TGRX_DTE24_DTE_XGXS_LANE_ALGNMNT_OFFSET)
  #define RTL8390_SDS8_9_TGRX_DTE24_TEST_PTRN_ABLTY_OFFSET                                                     (1643)
  #define RTL8390_SDS8_9_TGRX_DTE24_TEST_PTRN_ABLTY_MASK                                                       (0x1 << RTL8390_SDS8_9_TGRX_DTE24_TEST_PTRN_ABLTY_OFFSET)
  #define RTL8390_SDS8_9_TGRX_DTE24_IGNORED_OFFSET                                                             (1642)
  #define RTL8390_SDS8_9_TGRX_DTE24_IGNORED_MASK                                                               (0x1 << RTL8390_SDS8_9_TGRX_DTE24_IGNORED_OFFSET)
  #define RTL8390_SDS8_9_TGRX_DTE24_LANE_3_SYNC_OFFSET                                                         (1635)
  #define RTL8390_SDS8_9_TGRX_DTE24_LANE_3_SYNC_MASK                                                           (0x1 << RTL8390_SDS8_9_TGRX_DTE24_LANE_3_SYNC_OFFSET)
  #define RTL8390_SDS8_9_TGRX_DTE24_LANE_2_SYNC_OFFSET                                                         (1634)
  #define RTL8390_SDS8_9_TGRX_DTE24_LANE_2_SYNC_MASK                                                           (0x1 << RTL8390_SDS8_9_TGRX_DTE24_LANE_2_SYNC_OFFSET)
  #define RTL8390_SDS8_9_TGRX_DTE24_LANE_1_SYNC_OFFSET                                                         (1633)
  #define RTL8390_SDS8_9_TGRX_DTE24_LANE_1_SYNC_MASK                                                           (0x1 << RTL8390_SDS8_9_TGRX_DTE24_LANE_1_SYNC_OFFSET)
  #define RTL8390_SDS8_9_TGRX_DTE24_LANE_0_SYNC_OFFSET                                                         (1632)
  #define RTL8390_SDS8_9_TGRX_DTE24_LANE_0_SYNC_MASK                                                           (0x1 << RTL8390_SDS8_9_TGRX_DTE24_LANE_0_SYNC_OFFSET)
  #define RTL8390_SDS8_9_TGRX_TGX1_CFG_INV_HSO_1_OFFSET                                                        (1023)
  #define RTL8390_SDS8_9_TGRX_TGX1_CFG_INV_HSO_1_MASK                                                          (0x1 << RTL8390_SDS8_9_TGRX_TGX1_CFG_INV_HSO_1_OFFSET)
  #define RTL8390_SDS8_9_TGRX_TGX1_CFG_INV_HSO_0_OFFSET                                                        (1022)
  #define RTL8390_SDS8_9_TGRX_TGX1_CFG_INV_HSO_0_MASK                                                          (0x1 << RTL8390_SDS8_9_TGRX_TGX1_CFG_INV_HSO_0_OFFSET)
  #define RTL8390_SDS8_9_TGRX_TGX1_CFG_INV_HSI_1_OFFSET                                                        (1021)
  #define RTL8390_SDS8_9_TGRX_TGX1_CFG_INV_HSI_1_MASK                                                          (0x1 << RTL8390_SDS8_9_TGRX_TGX1_CFG_INV_HSI_1_OFFSET)
  #define RTL8390_SDS8_9_TGRX_TGX1_CFG_INV_HSI_0_OFFSET                                                        (1020)
  #define RTL8390_SDS8_9_TGRX_TGX1_CFG_INV_HSI_0_MASK                                                          (0x1 << RTL8390_SDS8_9_TGRX_TGX1_CFG_INV_HSI_0_OFFSET)
  #define RTL8390_SDS8_9_TGRX_TGX1_CFG_CLK_RD_INV_1_OFFSET                                                     (1019)
  #define RTL8390_SDS8_9_TGRX_TGX1_CFG_CLK_RD_INV_1_MASK                                                       (0x1 << RTL8390_SDS8_9_TGRX_TGX1_CFG_CLK_RD_INV_1_OFFSET)
  #define RTL8390_SDS8_9_TGRX_TGX1_CFG_CLK_RD_INV_0_OFFSET                                                     (1018)
  #define RTL8390_SDS8_9_TGRX_TGX1_CFG_CLK_RD_INV_0_MASK                                                       (0x1 << RTL8390_SDS8_9_TGRX_TGX1_CFG_CLK_RD_INV_0_OFFSET)
  #define RTL8390_SDS8_9_TGRX_TGX1_CFG_CLK_WR_INV_1_OFFSET                                                     (1017)
  #define RTL8390_SDS8_9_TGRX_TGX1_CFG_CLK_WR_INV_1_MASK                                                       (0x1 << RTL8390_SDS8_9_TGRX_TGX1_CFG_CLK_WR_INV_1_OFFSET)
  #define RTL8390_SDS8_9_TGRX_TGX1_CFG_CLK_WR_INV_0_OFFSET                                                     (1016)
  #define RTL8390_SDS8_9_TGRX_TGX1_CFG_CLK_WR_INV_0_MASK                                                       (0x1 << RTL8390_SDS8_9_TGRX_TGX1_CFG_CLK_WR_INV_0_OFFSET)
  #define RTL8390_SDS8_9_TGRX_TGX1_CFG_RS_BYPASS_OFFSET                                                        (1015)
  #define RTL8390_SDS8_9_TGRX_TGX1_CFG_RS_BYPASS_MASK                                                          (0x1 << RTL8390_SDS8_9_TGRX_TGX1_CFG_RS_BYPASS_OFFSET)
  #define RTL8390_SDS8_9_TGRX_TGX1_CFG_RS_RTLPK_OFFSET                                                         (1014)
  #define RTL8390_SDS8_9_TGRX_TGX1_CFG_RS_RTLPK_MASK                                                           (0x1 << RTL8390_SDS8_9_TGRX_TGX1_CFG_RS_RTLPK_OFFSET)
  #define RTL8390_SDS8_9_TGRX_TGX1_CFG_RS_TRLPK_OFFSET                                                         (1013)
  #define RTL8390_SDS8_9_TGRX_TGX1_CFG_RS_TRLPK_MASK                                                           (0x1 << RTL8390_SDS8_9_TGRX_TGX1_CFG_RS_TRLPK_OFFSET)
  #define RTL8390_SDS8_9_TGRX_TGX1_CFG_DIG_LPK_OFFSET                                                          (1012)
  #define RTL8390_SDS8_9_TGRX_TGX1_CFG_DIG_LPK_MASK                                                            (0x1 << RTL8390_SDS8_9_TGRX_TGX1_CFG_DIG_LPK_OFFSET)
  #define RTL8390_SDS8_9_TGRX_TGX1_CFG_REM_LPK_OFFSET                                                          (1011)
  #define RTL8390_SDS8_9_TGRX_TGX1_CFG_REM_LPK_MASK                                                            (0x1 << RTL8390_SDS8_9_TGRX_TGX1_CFG_REM_LPK_OFFSET)
  #define RTL8390_SDS8_9_TGRX_TGX1_CFG_AFE_LPK_OFFSET                                                          (1010)
  #define RTL8390_SDS8_9_TGRX_TGX1_CFG_AFE_LPK_MASK                                                            (0x1 << RTL8390_SDS8_9_TGRX_TGX1_CFG_AFE_LPK_OFFSET)
  #define RTL8390_SDS8_9_TGRX_TGX1_CFG_XGM_RTLPK_OFFSET                                                        (1009)
  #define RTL8390_SDS8_9_TGRX_TGX1_CFG_XGM_RTLPK_MASK                                                          (0x1 << RTL8390_SDS8_9_TGRX_TGX1_CFG_XGM_RTLPK_OFFSET)
  #define RTL8390_SDS8_9_TGRX_TGX1_CFG_XGM_TRLPK_OFFSET                                                        (1008)
  #define RTL8390_SDS8_9_TGRX_TGX1_CFG_XGM_TRLPK_MASK                                                          (0x1 << RTL8390_SDS8_9_TGRX_TGX1_CFG_XGM_TRLPK_OFFSET)
  #define RTL8390_SDS8_9_TGRX_TGX0_CFG_TXCG_DBGI_OFFSET                                                        (1007)
  #define RTL8390_SDS8_9_TGRX_TGX0_CFG_TXCG_DBGI_MASK                                                          (0x1 << RTL8390_SDS8_9_TGRX_TGX0_CFG_TXCG_DBGI_OFFSET)
  #define RTL8390_SDS8_9_TGRX_TGX0_CFG_PUDI_DBGI_OFFSET                                                        (1006)
  #define RTL8390_SDS8_9_TGRX_TGX0_CFG_PUDI_DBGI_MASK                                                          (0x1 << RTL8390_SDS8_9_TGRX_TGX0_CFG_PUDI_DBGI_OFFSET)
  #define RTL8390_SDS8_9_TGRX_TGX0_CFG_D2A_DBGI_OFFSET                                                         (1005)
  #define RTL8390_SDS8_9_TGRX_TGX0_CFG_D2A_DBGI_MASK                                                           (0x1 << RTL8390_SDS8_9_TGRX_TGX0_CFG_D2A_DBGI_OFFSET)
  #define RTL8390_SDS8_9_TGRX_TGX0_CFG_A2D_DBGI_OFFSET                                                         (1004)
  #define RTL8390_SDS8_9_TGRX_TGX0_CFG_A2D_DBGI_MASK                                                           (0x1 << RTL8390_SDS8_9_TGRX_TGX0_CFG_A2D_DBGI_OFFSET)
  #define RTL8390_SDS8_9_TGRX_TGX0_DUMMY_1110_OFFSET                                                           (1002)
  #define RTL8390_SDS8_9_TGRX_TGX0_DUMMY_1110_MASK                                                             (0x3 << RTL8390_SDS8_9_TGRX_TGX0_DUMMY_1110_OFFSET)
  #define RTL8390_SDS8_9_TGRX_TGX0_CFG_PRBS7_GEN_OFFSET                                                        (1001)
  #define RTL8390_SDS8_9_TGRX_TGX0_CFG_PRBS7_GEN_MASK                                                          (0x1 << RTL8390_SDS8_9_TGRX_TGX0_CFG_PRBS7_GEN_OFFSET)
  #define RTL8390_SDS8_9_TGRX_TGX0_CFG_JT_CPAT_OFFSET                                                          (1000)
  #define RTL8390_SDS8_9_TGRX_TGX0_CFG_JT_CPAT_MASK                                                            (0x1 << RTL8390_SDS8_9_TGRX_TGX0_CFG_JT_CPAT_OFFSET)
  #define RTL8390_SDS8_9_TGRX_TGX0_CFG_TQ_TMR_OFFSET                                                           (999)
  #define RTL8390_SDS8_9_TGRX_TGX0_CFG_TQ_TMR_MASK                                                             (0x1 << RTL8390_SDS8_9_TGRX_TGX0_CFG_TQ_TMR_OFFSET)
  #define RTL8390_SDS8_9_TGRX_TGX0_CFG_INVLD_CNT_2_0_OFFSET                                                    (996)
  #define RTL8390_SDS8_9_TGRX_TGX0_CFG_INVLD_CNT_2_0_MASK                                                      (0x7 << RTL8390_SDS8_9_TGRX_TGX0_CFG_INVLD_CNT_2_0_OFFSET)
  #define RTL8390_SDS8_9_TGRX_TGX0_CFG_RST_FIFO_OFFSET                                                         (995)
  #define RTL8390_SDS8_9_TGRX_TGX0_CFG_RST_FIFO_MASK                                                           (0x1 << RTL8390_SDS8_9_TGRX_TGX0_CFG_RST_FIFO_OFFSET)
  #define RTL8390_SDS8_9_TGRX_TGX0_CFG_TGX_RFEN_OFFSET                                                         (994)
  #define RTL8390_SDS8_9_TGRX_TGX0_CFG_TGX_RFEN_MASK                                                           (0x1 << RTL8390_SDS8_9_TGRX_TGX0_CFG_TGX_RFEN_OFFSET)
  #define RTL8390_SDS8_9_TGRX_TGX0_CFG_TGX_TFEN_OFFSET                                                         (993)
  #define RTL8390_SDS8_9_TGRX_TGX0_CFG_TGX_TFEN_MASK                                                           (0x1 << RTL8390_SDS8_9_TGRX_TGX0_CFG_TGX_TFEN_OFFSET)
  #define RTL8390_SDS8_9_TGRX_TGX0_CFG_EEE_EN_OFFSET                                                           (992)
  #define RTL8390_SDS8_9_TGRX_TGX0_CFG_EEE_EN_MASK                                                             (0x1 << RTL8390_SDS8_9_TGRX_TGX0_CFG_EEE_EN_OFFSET)
  #define RTL8390_SDS8_9_TGRX_TGX2_DUMMY_1514_OFFSET                                                           (974)
  #define RTL8390_SDS8_9_TGRX_TGX2_DUMMY_1514_MASK                                                             (0x3 << RTL8390_SDS8_9_TGRX_TGX2_DUMMY_1514_OFFSET)
  #define RTL8390_SDS8_9_TGRX_TGX2_CFG_HAMPTR_OFFSET                                                           (973)
  #define RTL8390_SDS8_9_TGRX_TGX2_CFG_HAMPTR_MASK                                                             (0x1 << RTL8390_SDS8_9_TGRX_TGX2_CFG_HAMPTR_OFFSET)
  #define RTL8390_SDS8_9_TGRX_TGX2_SM_RESET_OFFSET                                                             (972)
  #define RTL8390_SDS8_9_TGRX_TGX2_SM_RESET_MASK                                                               (0x1 << RTL8390_SDS8_9_TGRX_TGX2_SM_RESET_OFFSET)
  #define RTL8390_SDS8_9_TGRX_TGX2_CFG_RXIDLE_OFFSET                                                           (971)
  #define RTL8390_SDS8_9_TGRX_TGX2_CFG_RXIDLE_MASK                                                             (0x1 << RTL8390_SDS8_9_TGRX_TGX2_CFG_RXIDLE_OFFSET)
  #define RTL8390_SDS8_9_TGRX_TGX2_CFG_RXIDLE_HYS_1_0_OFFSET                                                   (969)
  #define RTL8390_SDS8_9_TGRX_TGX2_CFG_RXIDLE_HYS_1_0_MASK                                                     (0x3 << RTL8390_SDS8_9_TGRX_TGX2_CFG_RXIDLE_HYS_1_0_OFFSET)
  #define RTL8390_SDS8_9_TGRX_TGX2_CFG_EEE_RXCTL_OFFSET                                                        (968)
  #define RTL8390_SDS8_9_TGRX_TGX2_CFG_EEE_RXCTL_MASK                                                          (0x1 << RTL8390_SDS8_9_TGRX_TGX2_CFG_EEE_RXCTL_OFFSET)
  #define RTL8390_SDS8_9_TGRX_TGX2_CFG_EEE_TXCTL_OFFSET                                                        (967)
  #define RTL8390_SDS8_9_TGRX_TGX2_CFG_EEE_TXCTL_MASK                                                          (0x1 << RTL8390_SDS8_9_TGRX_TGX2_CFG_EEE_TXCTL_OFFSET)
  #define RTL8390_SDS8_9_TGRX_TGX2_CFG_V2ANALOG_OFFSET                                                         (966)
  #define RTL8390_SDS8_9_TGRX_TGX2_CFG_V2ANALOG_MASK                                                           (0x1 << RTL8390_SDS8_9_TGRX_TGX2_CFG_V2ANALOG_OFFSET)
  #define RTL8390_SDS8_9_TGRX_TGX2_CFG_PDOWN_OFFSET                                                            (965)
  #define RTL8390_SDS8_9_TGRX_TGX2_CFG_PDOWN_MASK                                                              (0x1 << RTL8390_SDS8_9_TGRX_TGX2_CFG_PDOWN_OFFSET)
  #define RTL8390_SDS8_9_TGRX_TGX2_CFG_CMU_EN_OFFSET                                                           (964)
  #define RTL8390_SDS8_9_TGRX_TGX2_CFG_CMU_EN_MASK                                                             (0x1 << RTL8390_SDS8_9_TGRX_TGX2_CFG_CMU_EN_OFFSET)
  #define RTL8390_SDS8_9_TGRX_TGX2_CFG_RX_DATA_OFFSET                                                          (963)
  #define RTL8390_SDS8_9_TGRX_TGX2_CFG_RX_DATA_MASK                                                            (0x1 << RTL8390_SDS8_9_TGRX_TGX2_CFG_RX_DATA_OFFSET)
  #define RTL8390_SDS8_9_TGRX_TGX2_CFG_RX_CLKWR_OFFSET                                                         (962)
  #define RTL8390_SDS8_9_TGRX_TGX2_CFG_RX_CLKWR_MASK                                                           (0x1 << RTL8390_SDS8_9_TGRX_TGX2_CFG_RX_CLKWR_OFFSET)
  #define RTL8390_SDS8_9_TGRX_TGX2_CFG_RX_EN_OFFSET                                                            (961)
  #define RTL8390_SDS8_9_TGRX_TGX2_CFG_RX_EN_MASK                                                              (0x1 << RTL8390_SDS8_9_TGRX_TGX2_CFG_RX_EN_OFFSET)
  #define RTL8390_SDS8_9_TGRX_TGX2_CFG_FRC_MODE_OFFSET                                                         (960)
  #define RTL8390_SDS8_9_TGRX_TGX2_CFG_FRC_MODE_MASK                                                           (0x1 << RTL8390_SDS8_9_TGRX_TGX2_CFG_FRC_MODE_OFFSET)
  #define RTL8390_SDS8_9_TGRX_TGX13_DUMMY_1507_OFFSET                                                          (823)
  #define RTL8390_SDS8_9_TGRX_TGX13_DUMMY_1507_MASK                                                            (0x1FF << RTL8390_SDS8_9_TGRX_TGX13_DUMMY_1507_OFFSET)
  #define RTL8390_SDS8_9_TGRX_TGX13_CFG_MAC_CLK_DIS_OFFSET                                                     (822)
  #define RTL8390_SDS8_9_TGRX_TGX13_CFG_MAC_CLK_DIS_MASK                                                       (0x1 << RTL8390_SDS8_9_TGRX_TGX13_CFG_MAC_CLK_DIS_OFFSET)
  #define RTL8390_SDS8_9_TGRX_TGX13_DBG_RXAUI_SEL_1_0_OFFSET                                                   (820)
  #define RTL8390_SDS8_9_TGRX_TGX13_DBG_RXAUI_SEL_1_0_MASK                                                     (0x3 << RTL8390_SDS8_9_TGRX_TGX13_DBG_RXAUI_SEL_1_0_OFFSET)
  #define RTL8390_SDS8_9_TGRX_TGX13_DBG81_SEL_3_0_OFFSET                                                       (816)
  #define RTL8390_SDS8_9_TGRX_TGX13_DBG81_SEL_3_0_MASK                                                         (0xF << RTL8390_SDS8_9_TGRX_TGX13_DBG81_SEL_3_0_OFFSET)
  #define RTL8390_SDS8_9_TGRX_TGX12_DBG_SEL_15_0_OFFSET                                                        (800)
  #define RTL8390_SDS8_9_TGRX_TGX12_DBG_SEL_15_0_MASK                                                          (0xFFFF << RTL8390_SDS8_9_TGRX_TGX12_DBG_SEL_15_0_OFFSET)
  #define RTL8390_SDS8_9_TGRX_TGX14_BITERR_EN_OFFSET                                                           (783)
  #define RTL8390_SDS8_9_TGRX_TGX14_BITERR_EN_MASK                                                             (0x1 << RTL8390_SDS8_9_TGRX_TGX14_BITERR_EN_OFFSET)
  #define RTL8390_SDS8_9_TGRX_TGX14_ENABLE_CNT_4_0_OFFSET                                                      (776)
  #define RTL8390_SDS8_9_TGRX_TGX14_ENABLE_CNT_4_0_MASK                                                        (0x1F << RTL8390_SDS8_9_TGRX_TGX14_ENABLE_CNT_4_0_OFFSET)
  #define RTL8390_SDS8_9_TGRX_TGX14_COUNTER_NUM_3_0_OFFSET                                                     (772)
  #define RTL8390_SDS8_9_TGRX_TGX14_COUNTER_NUM_3_0_MASK                                                       (0xF << RTL8390_SDS8_9_TGRX_TGX14_COUNTER_NUM_3_0_OFFSET)
  #define RTL8390_SDS8_9_TGRX_TGX14_ERR_BIT_NUM_3_0_OFFSET                                                     (768)
  #define RTL8390_SDS8_9_TGRX_TGX14_ERR_BIT_NUM_3_0_MASK                                                       (0xF << RTL8390_SDS8_9_TGRX_TGX14_ERR_BIT_NUM_3_0_OFFSET)

#define RTL8390_SDS8_9_ANA_TG_ADDR                                                                             (0xB300)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_BIAS_PICORE_KP_OFFSET                                                   (2046)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_BIAS_PICORE_KP_MASK                                                     (0x3 << RTL8390_SDS8_9_ANA_TG_S0_REG_BIAS_PICORE_KP_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_INT_INIT_OFFSET                                                         (2032)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_INT_INIT_MASK                                                           (0x3FFF << RTL8390_SDS8_9_ANA_TG_S0_REG_INT_INIT_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_BIAS_PICORE_KI_OFFSET                                                   (2030)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_BIAS_PICORE_KI_MASK                                                     (0x3 << RTL8390_SDS8_9_ANA_TG_S0_REG_BIAS_PICORE_KI_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_BIAS_STR_OFFSET                                                         (2027)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_BIAS_STR_MASK                                                           (0x7 << RTL8390_SDS8_9_ANA_TG_S0_REG_BIAS_STR_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_ACC2_MANUAL_OFFSET                                                      (2026)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_ACC2_MANUAL_MASK                                                        (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_ACC2_MANUAL_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_ACC2_PERIOD_OFFSET                                                      (2016)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_ACC2_PERIOD_MASK                                                        (0x3FF << RTL8390_SDS8_9_ANA_TG_S0_REG_ACC2_PERIOD_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_BITSEL_OFFSET                                                           (2015)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_BITSEL_MASK                                                             (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_BITSEL_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_EQ_LO_BND2_OFFSET                                                       (2010)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_EQ_LO_BND2_MASK                                                         (0x1F << RTL8390_SDS8_9_ANA_TG_S0_REG_EQ_LO_BND2_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_EQ_LO_BND1_OFFSET                                                       (2005)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_EQ_LO_BND1_MASK                                                         (0x1F << RTL8390_SDS8_9_ANA_TG_S0_REG_EQ_LO_BND1_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_EQ_LO_BND0_OFFSET                                                       (2000)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_EQ_LO_BND0_MASK                                                         (0x1F << RTL8390_SDS8_9_ANA_TG_S0_REG_EQ_LO_BND0_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_CDR_RESET_SEL_OFFSET                                                    (1999)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_CDR_RESET_SEL_MASK                                                      (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_CDR_RESET_SEL_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_CLKLA_AMP_OFFSET                                                        (1996)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_CLKLA_AMP_MASK                                                          (0x7 << RTL8390_SDS8_9_ANA_TG_S0_REG_CLKLA_AMP_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_CK25MO_E4_OFFSET                                                        (1995)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_CK25MO_E4_MASK                                                          (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_CK25MO_E4_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_CK25MO_EN_OFFSET                                                        (1994)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_CK25MO_EN_MASK                                                          (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_CK25MO_EN_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_EQ_UP_BND3_OFFSET                                                       (1989)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_EQ_UP_BND3_MASK                                                         (0x1F << RTL8390_SDS8_9_ANA_TG_S0_REG_EQ_UP_BND3_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_EQ_UP_BND2_OFFSET                                                       (1984)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_EQ_UP_BND2_MASK                                                         (0x1F << RTL8390_SDS8_9_ANA_TG_S0_REG_EQ_UP_BND2_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_BIAS_PIFINE_KI_OFFSET                                                   (1982)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_BIAS_PIFINE_KI_MASK                                                     (0x3 << RTL8390_SDS8_9_ANA_TG_S0_REG_BIAS_PIFINE_KI_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_EQ_PERIOD1_OFFSET                                                       (1975)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_EQ_PERIOD1_MASK                                                         (0x7F << RTL8390_SDS8_9_ANA_TG_S0_REG_EQ_PERIOD1_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_EQ_PERIOD0_OFFSET                                                       (1968)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_EQ_PERIOD0_MASK                                                         (0x7F << RTL8390_SDS8_9_ANA_TG_S0_REG_EQ_PERIOD0_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_RELOAD_EN_OFFSET                                                        (1967)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_RELOAD_EN_MASK                                                          (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_RELOAD_EN_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_EQ_UP_BND1_OFFSET                                                       (1962)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_EQ_UP_BND1_MASK                                                         (0x1F << RTL8390_SDS8_9_ANA_TG_S0_REG_EQ_UP_BND1_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_EQ_UP_BND0_OFFSET                                                       (1957)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_EQ_UP_BND0_MASK                                                         (0x1F << RTL8390_SDS8_9_ANA_TG_S0_REG_EQ_UP_BND0_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_EQ_LO_BND3_OFFSET                                                       (1952)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_EQ_LO_BND3_MASK                                                         (0x1F << RTL8390_SDS8_9_ANA_TG_S0_REG_EQ_LO_BND3_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_ST2_INIT_1_OFFSET                                                       (1936)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_ST2_INIT_1_MASK                                                         (0xFFFF << RTL8390_SDS8_9_ANA_TG_S0_REG_ST2_INIT_1_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_BIAS_PIFINE_KP_OFFSET                                                   (1934)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_BIAS_PIFINE_KP_MASK                                                     (0x3 << RTL8390_SDS8_9_ANA_TG_S0_REG_BIAS_PIFINE_KP_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_EQ_PERIOD3_OFFSET                                                       (1927)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_EQ_PERIOD3_MASK                                                         (0x7F << RTL8390_SDS8_9_ANA_TG_S0_REG_EQ_PERIOD3_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_EQ_PERIOD2_OFFSET                                                       (1920)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_EQ_PERIOD2_MASK                                                         (0x7F << RTL8390_SDS8_9_ANA_TG_S0_REG_EQ_PERIOD2_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_LPFEN_MANUAL_OFFSET                                                     (1919)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_LPFEN_MANUAL_MASK                                                       (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_LPFEN_MANUAL_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_OCHOLD_OFFSET                                                           (1918)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_OCHOLD_MASK                                                             (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_OCHOLD_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_OC_SLICER_OFFSET                                                        (1917)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_OC_SLICER_MASK                                                          (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_OC_SLICER_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_OC_SELREG_OFFSET                                                        (1916)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_OC_SELREG_MASK                                                          (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_OC_SELREG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_OC_GAIN_OFFSET                                                          (1913)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_OC_GAIN_MASK                                                            (0x7 << RTL8390_SDS8_9_ANA_TG_S0_REG_OC_GAIN_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_EN2_INIT_1_OFFSET                                                       (1909)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_EN2_INIT_1_MASK                                                         (0xF << RTL8390_SDS8_9_ANA_TG_S0_REG_EN2_INIT_1_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_ST_M_VALUE_OFFSET                                                       (1904)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_ST_M_VALUE_MASK                                                         (0x1F << RTL8390_SDS8_9_ANA_TG_S0_REG_ST_M_VALUE_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_ST_M_VALUE_1_OFFSET                                                     (1888)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_ST_M_VALUE_1_MASK                                                       (0xFFFF << RTL8390_SDS8_9_ANA_TG_S0_REG_ST_M_VALUE_1_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_BYPASS_SDM_int_OFFSET                                                   (1887)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_BYPASS_SDM_int_MASK                                                     (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_BYPASS_SDM_int_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TIMER_EQ3_OFFSET                                                        (1882)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TIMER_EQ3_MASK                                                          (0x1F << RTL8390_SDS8_9_ANA_TG_S0_REG_TIMER_EQ3_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TIMER_EQ2_OFFSET                                                        (1877)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TIMER_EQ2_MASK                                                          (0x1F << RTL8390_SDS8_9_ANA_TG_S0_REG_TIMER_EQ2_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TIMER_EQ1_OFFSET                                                        (1872)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TIMER_EQ1_MASK                                                          (0x1F << RTL8390_SDS8_9_ANA_TG_S0_REG_TIMER_EQ1_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_RX_OEB_CKPIO13_OFFSET                                                   (1871)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_RX_OEB_CKPIO13_MASK                                                     (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_RX_OEB_CKPIO13_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TIMER_EQ0_OFFSET                                                        (1866)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TIMER_EQ0_MASK                                                          (0x1F << RTL8390_SDS8_9_ANA_TG_S0_REG_TIMER_EQ0_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TIMER_DCCAL_OFFSET                                                      (1861)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TIMER_DCCAL_MASK                                                        (0x1F << RTL8390_SDS8_9_ANA_TG_S0_REG_TIMER_DCCAL_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TIMER_BER_OFFSET                                                        (1856)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TIMER_BER_MASK                                                          (0x1F << RTL8390_SDS8_9_ANA_TG_S0_REG_TIMER_BER_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_EQ_SLICER3_OFFSET                                                       (1855)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_EQ_SLICER3_MASK                                                         (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_EQ_SLICER3_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_EQ_SLICER2_OFFSET                                                       (1854)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_EQ_SLICER2_MASK                                                         (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_EQ_SLICER2_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_EQ_SLICER1_OFFSET                                                       (1853)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_EQ_SLICER1_MASK                                                         (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_EQ_SLICER1_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_EQ_SLICER0_OFFSET                                                       (1852)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_EQ_SLICER0_MASK                                                         (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_EQ_SLICER0_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TIMER_EQHOLD3_OFFSET                                                    (1846)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TIMER_EQHOLD3_MASK                                                      (0x3F << RTL8390_SDS8_9_ANA_TG_S0_REG_TIMER_EQHOLD3_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TIMER_EQHOLD2_OFFSET                                                    (1840)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TIMER_EQHOLD2_MASK                                                      (0x3F << RTL8390_SDS8_9_ANA_TG_S0_REG_TIMER_EQHOLD2_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_EQHOLD_OFFSET                                                           (1836)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_EQHOLD_MASK                                                             (0xF << RTL8390_SDS8_9_ANA_TG_S0_REG_EQHOLD_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TIMER_EQHOLD1_OFFSET                                                    (1830)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TIMER_EQHOLD1_MASK                                                      (0x3F << RTL8390_SDS8_9_ANA_TG_S0_REG_TIMER_EQHOLD1_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TIMER_EQHOLD0_OFFSET                                                    (1824)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TIMER_EQHOLD0_MASK                                                      (0x3F << RTL8390_SDS8_9_ANA_TG_S0_REG_TIMER_EQHOLD0_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_CK25MO_E32_OFFSET                                                       (1822)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_CK25MO_E32_MASK                                                         (0x3 << RTL8390_SDS8_9_ANA_TG_S0_REG_CK25MO_E32_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_RX_DBG_SEL_OFFSET                                                       (1820)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_RX_DBG_SEL_MASK                                                         (0x3 << RTL8390_SDS8_9_ANA_TG_S0_REG_RX_DBG_SEL_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_EQ_GAIN3_OFFSET                                                         (1817)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_EQ_GAIN3_MASK                                                           (0x7 << RTL8390_SDS8_9_ANA_TG_S0_REG_EQ_GAIN3_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_EQ_GAIN2_OFFSET                                                         (1814)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_EQ_GAIN2_MASK                                                           (0x7 << RTL8390_SDS8_9_ANA_TG_S0_REG_EQ_GAIN2_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_EQ_GAIN1_OFFSET                                                         (1811)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_EQ_GAIN1_MASK                                                           (0x7 << RTL8390_SDS8_9_ANA_TG_S0_REG_EQ_GAIN1_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_EQ_GAIN0_OFFSET                                                         (1808)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_EQ_GAIN0_MASK                                                           (0x7 << RTL8390_SDS8_9_ANA_TG_S0_REG_EQ_GAIN0_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_OFFSET_ADJR_OFFSET                                                      (1804)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_OFFSET_ADJR_MASK                                                        (0xF << RTL8390_SDS8_9_ANA_TG_S0_REG_OFFSET_ADJR_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_OOBS_SEN_VAL_OFFSET                                                     (1799)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_OOBS_SEN_VAL_MASK                                                       (0x1F << RTL8390_SDS8_9_ANA_TG_S0_REG_OOBS_SEN_VAL_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_OC_PERIOD_OFFSET                                                        (1792)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_OC_PERIOD_MASK                                                          (0x7F << RTL8390_SDS8_9_ANA_TG_S0_REG_OC_PERIOD_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_VSEL_LREG_OFFSET                                                        (1789)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_VSEL_LREG_MASK                                                          (0x7 << RTL8390_SDS8_9_ANA_TG_S0_REG_VSEL_LREG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_LCVCO_TR_3__OFFSET                                                      (1788)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_LCVCO_TR_3__MASK                                                        (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_LCVCO_TR_3__OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_LCVCO_TR_2__OFFSET                                                      (1787)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_LCVCO_TR_2__MASK                                                        (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_LCVCO_TR_2__OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_LCVCO_TR_1__OFFSET                                                      (1786)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_LCVCO_TR_1__MASK                                                        (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_LCVCO_TR_1__OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_LCVCO_TR_0__OFFSET                                                      (1785)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_LCVCO_TR_0__MASK                                                        (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_LCVCO_TR_0__OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_INIT_TIME_OFFSET                                                        (1782)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_INIT_TIME_MASK                                                          (0x7 << RTL8390_SDS8_9_ANA_TG_S0_REG_INIT_TIME_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_CP_TIME_OFFSET                                                          (1779)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_CP_TIME_MASK                                                            (0x7 << RTL8390_SDS8_9_ANA_TG_S0_REG_CP_TIME_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_CALIB_TIME_OFFSET                                                       (1776)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_CALIB_TIME_MASK                                                         (0x7 << RTL8390_SDS8_9_ANA_TG_S0_REG_CALIB_TIME_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_OFFSET_RANGE_OFFSET                                                     (1774)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_OFFSET_RANGE_MASK                                                       (0x3 << RTL8390_SDS8_9_ANA_TG_S0_REG_OFFSET_RANGE_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_OFFSET_AUTOK_OFFSET                                                     (1773)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_OFFSET_AUTOK_MASK                                                       (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_OFFSET_AUTOK_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_EN_KOFFSET_OFFSET                                                       (1772)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_EN_KOFFSET_MASK                                                         (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_EN_KOFFSET_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TESTOUT_SEL_1_OFFSET                                                    (1770)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TESTOUT_SEL_1_MASK                                                      (0x3 << RTL8390_SDS8_9_ANA_TG_S0_REG_TESTOUT_SEL_1_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TESTOUT_SEL_OFFSET                                                      (1768)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TESTOUT_SEL_MASK                                                        (0x3 << RTL8390_SDS8_9_ANA_TG_S0_REG_TESTOUT_SEL_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_SQU_TRI_OFFSET                                                          (1767)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_SQU_TRI_MASK                                                            (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_SQU_TRI_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_RX_IDLE_SPD_OFFSET                                                      (1766)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_RX_IDLE_SPD_MASK                                                        (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_RX_IDLE_SPD_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_RX_SEL_RXIDLE_OFFSET                                                    (1765)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_RX_SEL_RXIDLE_MASK                                                      (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_RX_SEL_RXIDLE_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_RX_EN_TEST_OFFSET                                                       (1764)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_RX_EN_TEST_MASK                                                         (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_RX_EN_TEST_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_RX_FORCERUN_OFFSET                                                      (1763)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_RX_FORCERUN_MASK                                                        (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_RX_FORCERUN_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_RX_DATA_EN_SEL_OFFSET                                                   (1762)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_RX_DATA_EN_SEL_MASK                                                     (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_RX_DATA_EN_SEL_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_RX_CLKWR_EN_SEL_OFFSET                                                  (1761)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_RX_CLKWR_EN_SEL_MASK                                                    (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_RX_CLKWR_EN_SEL_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_RESET_MANUAL_OFFSET                                                     (1760)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_RESET_MANUAL_MASK                                                       (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_RESET_MANUAL_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TX_SWING25_OFFSET                                                       (1759)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TX_SWING25_MASK                                                         (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_TX_SWING25_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TX_VCM_RES_OFFSET                                                       (1758)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TX_VCM_RES_MASK                                                         (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_TX_VCM_RES_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TX_EN_TEST_OFFSET                                                       (1757)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TX_EN_TEST_MASK                                                         (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_TX_EN_TEST_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_ZTUNE_OFFSET                                                            (1756)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_ZTUNE_MASK                                                              (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_ZTUNE_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_ZTEST_OFFSET                                                            (1755)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_ZTEST_MASK                                                              (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_ZTEST_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TX_SEL_CKRD_DUTY_OFFSET                                                 (1754)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TX_SEL_CKRD_DUTY_MASK                                                   (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_TX_SEL_CKRD_DUTY_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_Z0_PAUTO_K_OFFSET                                                       (1753)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_Z0_PAUTO_K_MASK                                                         (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_Z0_PAUTO_K_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_Z0_PADJR_OFFSET                                                         (1749)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_Z0_PADJR_MASK                                                           (0xF << RTL8390_SDS8_9_ANA_TG_S0_REG_Z0_PADJR_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_Z0_NAUTO_K_OFFSET                                                       (1748)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_Z0_NAUTO_K_MASK                                                         (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_Z0_NAUTO_K_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_Z0_NADJR_OFFSET                                                         (1744)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_Z0_NADJR_MASK                                                           (0xF << RTL8390_SDS8_9_ANA_TG_S0_REG_Z0_NADJR_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_CMU_SEL_WDCK_OFFSET                                                     (1743)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_CMU_SEL_WDCK_MASK                                                       (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_CMU_SEL_WDCK_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_CMU_EN_WD_OFFSET                                                        (1742)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_CMU_EN_WD_MASK                                                          (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_CMU_EN_WD_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_IB_CENTER_FILTER_OFFSET                                                 (1741)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_IB_CENTER_FILTER_MASK                                                   (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_IB_CENTER_FILTER_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_IB_FILTER_OFFSET                                                        (1740)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_IB_FILTER_MASK                                                          (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_IB_FILTER_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_SINGVCO_OFFSET                                                          (1739)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_SINGVCO_MASK                                                            (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_SINGVCO_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_LCBIAS_LPF_EN_OFFSET                                                    (1738)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_LCBIAS_LPF_EN_MASK                                                      (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_LCBIAS_LPF_EN_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_ISTANK_SEL_LS_1__OFFSET                                                 (1737)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_ISTANK_SEL_LS_1__MASK                                                   (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_ISTANK_SEL_LS_1__OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_ISTANK_SEL_LS_0__OFFSET                                                 (1736)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_ISTANK_SEL_LS_0__MASK                                                   (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_ISTANK_SEL_LS_0__OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_FLD_DSEL_OFFSET                                                         (1735)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_FLD_DSEL_MASK                                                           (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_FLD_DSEL_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_CMU_VCP_SEL_OFFSET                                                      (1734)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_CMU_VCP_SEL_MASK                                                        (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_CMU_VCP_SEL_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_CMU_AUTO_K_OFFSET                                                       (1733)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_CMU_AUTO_K_MASK                                                         (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_CMU_AUTO_K_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_CLKRDY_OFFSET                                                           (1731)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_CLKRDY_MASK                                                             (0x3 << RTL8390_SDS8_9_ANA_TG_S0_REG_CLKRDY_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_ADP_TIME_OFFSET                                                         (1728)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_ADP_TIME_MASK                                                           (0x7 << RTL8390_SDS8_9_ANA_TG_S0_REG_ADP_TIME_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_DUMMY_RG1514_3116_OFFSET                                                    (1712)
  #define RTL8390_SDS8_9_ANA_TG_S0_DUMMY_RG1514_3116_MASK                                                      (0xFFFF << RTL8390_SDS8_9_ANA_TG_S0_DUMMY_RG1514_3116_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_BG_OFFSET                                                               (1710)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_BG_MASK                                                                 (0x3 << RTL8390_SDS8_9_ANA_TG_S0_REG_BG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TX_SWING_OFFSET                                                         (1708)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TX_SWING_MASK                                                           (0x3 << RTL8390_SDS8_9_ANA_TG_S0_REG_TX_SWING_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_IBRXSEL_OFFSET                                                          (1706)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_IBRXSEL_MASK                                                            (0x3 << RTL8390_SDS8_9_ANA_TG_S0_REG_IBRXSEL_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_IBTXSEL_OFFSET                                                          (1704)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_IBTXSEL_MASK                                                            (0x3 << RTL8390_SDS8_9_ANA_TG_S0_REG_IBTXSEL_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_DATA_TRANS_OFFSET                                                       (1700)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_DATA_TRANS_MASK                                                         (0xF << RTL8390_SDS8_9_ANA_TG_S0_REG_DATA_TRANS_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_EN_M_VALUE_OFFSET                                                       (1696)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_EN_M_VALUE_MASK                                                         (0xF << RTL8390_SDS8_9_ANA_TG_S0_REG_EN_M_VALUE_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_FILTER_OUT0_TG_OFFSET                                                   (1691)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_FILTER_OUT0_TG_MASK                                                     (0x1F << RTL8390_SDS8_9_ANA_TG_S0_REG_FILTER_OUT0_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_EQ_SELREG_TG_OFFSET                                                     (1687)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_EQ_SELREG_TG_MASK                                                       (0xF << RTL8390_SDS8_9_ANA_TG_S0_REG_EQ_SELREG_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_EQ_IN_TG_OFFSET                                                         (1680)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_EQ_IN_TG_MASK                                                           (0x7F << RTL8390_SDS8_9_ANA_TG_S0_REG_EQ_IN_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_FILTER_OUT0_XSG_OFFSET                                                  (1675)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_FILTER_OUT0_XSG_MASK                                                    (0x1F << RTL8390_SDS8_9_ANA_TG_S0_REG_FILTER_OUT0_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_EQ_SELREG_XSG_OFFSET                                                    (1671)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_EQ_SELREG_XSG_MASK                                                      (0xF << RTL8390_SDS8_9_ANA_TG_S0_REG_EQ_SELREG_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_EQ_IN_XSG_OFFSET                                                        (1664)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_EQ_IN_XSG_MASK                                                          (0x7F << RTL8390_SDS8_9_ANA_TG_S0_REG_EQ_IN_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_RX_EQ_Boost_DC_TG_OFFSET                                                (1663)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_RX_EQ_Boost_DC_TG_MASK                                                  (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_RX_EQ_Boost_DC_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_FILTER_OUT3_TG_OFFSET                                                   (1658)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_FILTER_OUT3_TG_MASK                                                     (0x1F << RTL8390_SDS8_9_ANA_TG_S0_REG_FILTER_OUT3_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_FILTER_OUT2_TG_OFFSET                                                   (1653)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_FILTER_OUT2_TG_MASK                                                     (0x1F << RTL8390_SDS8_9_ANA_TG_S0_REG_FILTER_OUT2_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_FILTER_OUT1_TG_OFFSET                                                   (1648)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_FILTER_OUT1_TG_MASK                                                     (0x1F << RTL8390_SDS8_9_ANA_TG_S0_REG_FILTER_OUT1_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_RX_EQ_Boost_DC_XSG_OFFSET                                               (1647)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_RX_EQ_Boost_DC_XSG_MASK                                                 (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_RX_EQ_Boost_DC_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_FILTER_OUT3_XSG_OFFSET                                                  (1642)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_FILTER_OUT3_XSG_MASK                                                    (0x1F << RTL8390_SDS8_9_ANA_TG_S0_REG_FILTER_OUT3_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_FILTER_OUT2_XSG_OFFSET                                                  (1637)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_FILTER_OUT2_XSG_MASK                                                    (0x1F << RTL8390_SDS8_9_ANA_TG_S0_REG_FILTER_OUT2_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_FILTER_OUT1_XSG_OFFSET                                                  (1632)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_FILTER_OUT1_XSG_MASK                                                    (0x1F << RTL8390_SDS8_9_ANA_TG_S0_REG_FILTER_OUT1_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_ST2_M_VALUE_1_TG_OFFSET                                                 (1616)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_ST2_M_VALUE_1_TG_MASK                                                   (0xFFFF << RTL8390_SDS8_9_ANA_TG_S0_REG_ST2_M_VALUE_1_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_ST2_M_VALUE_1_XSG_OFFSET                                                (1600)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_ST2_M_VALUE_1_XSG_MASK                                                  (0xFFFF << RTL8390_SDS8_9_ANA_TG_S0_REG_ST2_M_VALUE_1_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_CLKLA_EN_TG_OFFSET                                                      (1599)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_CLKLA_EN_TG_MASK                                                        (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_CLKLA_EN_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_RSEL_TG_OFFSET                                                          (1597)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_RSEL_TG_MASK                                                            (0x3 << RTL8390_SDS8_9_ANA_TG_S0_REG_RSEL_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_KI_TG_OFFSET                                                            (1594)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_KI_TG_MASK                                                              (0x7 << RTL8390_SDS8_9_ANA_TG_S0_REG_KI_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_KD_TG_OFFSET                                                            (1593)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_KD_TG_MASK                                                              (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_KD_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_KP2_TG_OFFSET                                                           (1590)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_KP2_TG_MASK                                                             (0x7 << RTL8390_SDS8_9_ANA_TG_S0_REG_KP2_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_KP1_TG_OFFSET                                                           (1588)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_KP1_TG_MASK                                                             (0x3 << RTL8390_SDS8_9_ANA_TG_S0_REG_KP1_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_KP1_1_TG_OFFSET                                                         (1584)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_KP1_1_TG_MASK                                                           (0xF << RTL8390_SDS8_9_ANA_TG_S0_REG_KP1_1_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_CLKLA_EN_XSG_OFFSET                                                     (1583)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_CLKLA_EN_XSG_MASK                                                       (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_CLKLA_EN_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_RSEL_XSG_OFFSET                                                         (1581)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_RSEL_XSG_MASK                                                           (0x3 << RTL8390_SDS8_9_ANA_TG_S0_REG_RSEL_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_KI_XSG_OFFSET                                                           (1578)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_KI_XSG_MASK                                                             (0x7 << RTL8390_SDS8_9_ANA_TG_S0_REG_KI_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_KD_XSG_OFFSET                                                           (1577)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_KD_XSG_MASK                                                             (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_KD_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_KP2_XSG_OFFSET                                                          (1574)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_KP2_XSG_MASK                                                            (0x7 << RTL8390_SDS8_9_ANA_TG_S0_REG_KP2_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_KP1_XSG_OFFSET                                                          (1572)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_KP1_XSG_MASK                                                            (0x3 << RTL8390_SDS8_9_ANA_TG_S0_REG_KP1_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_KP1_1_XSG_OFFSET                                                        (1568)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_KP1_1_XSG_MASK                                                          (0xF << RTL8390_SDS8_9_ANA_TG_S0_REG_KP1_1_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_PR1_KP_RSEL_TG_OFFSET                                                   (1566)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_PR1_KP_RSEL_TG_MASK                                                     (0x3 << RTL8390_SDS8_9_ANA_TG_S0_REG_PR1_KP_RSEL_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_PR2_KI_RSEL_TG_OFFSET                                                   (1564)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_PR2_KI_RSEL_TG_MASK                                                     (0x3 << RTL8390_SDS8_9_ANA_TG_S0_REG_PR2_KI_RSEL_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_OOBS_VCM_TG_OFFSET                                                      (1562)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_OOBS_VCM_TG_MASK                                                        (0x3 << RTL8390_SDS8_9_ANA_TG_S0_REG_OOBS_VCM_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_PI_HOLD_TG_OFFSET                                                       (1561)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_PI_HOLD_TG_MASK                                                         (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_PI_HOLD_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_PI2_HOLD_1_TG_OFFSET                                                    (1560)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_PI2_HOLD_1_TG_MASK                                                      (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_PI2_HOLD_1_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_PI_HOLD_1_TG_OFFSET                                                     (1559)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_PI_HOLD_1_TG_MASK                                                       (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_PI_HOLD_1_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_OFFSET_SR_TG_OFFSET                                                     (1557)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_OFFSET_SR_TG_MASK                                                       (0x3 << RTL8390_SDS8_9_ANA_TG_S0_REG_OFFSET_SR_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_OFFSET_IH_TG_OFFSET                                                     (1555)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_OFFSET_IH_TG_MASK                                                       (0x3 << RTL8390_SDS8_9_ANA_TG_S0_REG_OFFSET_IH_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_OOBS_SEL_TG_OFFSET                                                      (1554)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_OOBS_SEL_TG_MASK                                                        (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_OOBS_SEL_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_OOBS_FREQ_SEL_TG_OFFSET                                                 (1553)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_OOBS_FREQ_SEL_TG_MASK                                                   (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_OOBS_FREQ_SEL_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_PI_IBX_SEL_TG_OFFSET                                                    (1552)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_PI_IBX_SEL_TG_MASK                                                      (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_PI_IBX_SEL_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_PR1_KP_RSEL_XSG_OFFSET                                                  (1550)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_PR1_KP_RSEL_XSG_MASK                                                    (0x3 << RTL8390_SDS8_9_ANA_TG_S0_REG_PR1_KP_RSEL_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_PR2_KI_RSEL_XSG_OFFSET                                                  (1548)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_PR2_KI_RSEL_XSG_MASK                                                    (0x3 << RTL8390_SDS8_9_ANA_TG_S0_REG_PR2_KI_RSEL_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_OOBS_VCM_XSG_OFFSET                                                     (1546)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_OOBS_VCM_XSG_MASK                                                       (0x3 << RTL8390_SDS8_9_ANA_TG_S0_REG_OOBS_VCM_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_PI_HOLD_XSG_OFFSET                                                      (1545)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_PI_HOLD_XSG_MASK                                                        (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_PI_HOLD_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_PI2_HOLD_1_XSG_OFFSET                                                   (1544)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_PI2_HOLD_1_XSG_MASK                                                     (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_PI2_HOLD_1_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_PI_HOLD_1_XSG_OFFSET                                                    (1543)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_PI_HOLD_1_XSG_MASK                                                      (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_PI_HOLD_1_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_OFFSET_SR_XSG_OFFSET                                                    (1541)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_OFFSET_SR_XSG_MASK                                                      (0x3 << RTL8390_SDS8_9_ANA_TG_S0_REG_OFFSET_SR_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_OFFSET_IH_XSG_OFFSET                                                    (1539)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_OFFSET_IH_XSG_MASK                                                      (0x3 << RTL8390_SDS8_9_ANA_TG_S0_REG_OFFSET_IH_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_OOBS_SEL_XSG_OFFSET                                                     (1538)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_OOBS_SEL_XSG_MASK                                                       (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_OOBS_SEL_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_OOBS_FREQ_SEL_XSG_OFFSET                                                (1537)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_OOBS_FREQ_SEL_XSG_MASK                                                  (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_OOBS_FREQ_SEL_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_PI_IBX_SEL_XSG_OFFSET                                                   (1536)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_PI_IBX_SEL_XSG_MASK                                                     (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_PI_IBX_SEL_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_RX_EN_SELF_TG_OFFSET                                                    (1535)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_RX_EN_SELF_TG_MASK                                                      (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_RX_EN_SELF_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_OOBS_RXIDLE_MANUAL_TG_OFFSET                                            (1534)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_OOBS_RXIDLE_MANUAL_TG_MASK                                              (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_OOBS_RXIDLE_MANUAL_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_OOBS_CKSEL_TG_OFFSET                                                    (1533)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_OOBS_CKSEL_TG_MASK                                                      (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_OOBS_CKSEL_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_PI2_M_MODE_1_TG_OFFSET                                                  (1532)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_PI2_M_MODE_1_TG_MASK                                                    (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_PI2_M_MODE_1_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_PI_M_MODE_1_TG_OFFSET                                                   (1531)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_PI_M_MODE_1_TG_MASK                                                     (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_PI_M_MODE_1_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_PI_M_MODE_TG_OFFSET                                                     (1530)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_PI_M_MODE_TG_MASK                                                       (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_PI_M_MODE_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_EN2_M_VALUE_1_TG_OFFSET                                                 (1526)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_EN2_M_VALUE_1_TG_MASK                                                   (0xF << RTL8390_SDS8_9_ANA_TG_S0_REG_EN2_M_VALUE_1_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_OOBS_NSQDLY_SEL_TG_OFFSET                                               (1525)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_OOBS_NSQDLY_SEL_TG_MASK                                                 (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_OOBS_NSQDLY_SEL_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_OOBS_SWEN_TG_OFFSET                                                     (1524)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_OOBS_SWEN_TG_MASK                                                       (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_OOBS_SWEN_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_RSSI_SEN_TG_OFFSET                                                      (1522)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_RSSI_SEN_TG_MASK                                                        (0x3 << RTL8390_SDS8_9_ANA_TG_S0_REG_RSSI_SEN_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_OOBS_CALI_TG_OFFSET                                                     (1520)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_OOBS_CALI_TG_MASK                                                       (0x3 << RTL8390_SDS8_9_ANA_TG_S0_REG_OOBS_CALI_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_RX_EN_SELF_XSG_OFFSET                                                   (1519)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_RX_EN_SELF_XSG_MASK                                                     (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_RX_EN_SELF_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_OOBS_RXIDLE_MANUAL_XSG_OFFSET                                           (1518)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_OOBS_RXIDLE_MANUAL_XSG_MASK                                             (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_OOBS_RXIDLE_MANUAL_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_OOBS_CKSEL_XSG_OFFSET                                                   (1517)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_OOBS_CKSEL_XSG_MASK                                                     (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_OOBS_CKSEL_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_PI2_M_MODE_1_XSG_OFFSET                                                 (1516)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_PI2_M_MODE_1_XSG_MASK                                                   (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_PI2_M_MODE_1_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_PI_M_MODE_1_XSG_OFFSET                                                  (1515)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_PI_M_MODE_1_XSG_MASK                                                    (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_PI_M_MODE_1_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_PI_M_MODE_XSG_OFFSET                                                    (1514)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_PI_M_MODE_XSG_MASK                                                      (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_PI_M_MODE_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_EN2_M_VALUE_1_XSG_OFFSET                                                (1510)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_EN2_M_VALUE_1_XSG_MASK                                                  (0xF << RTL8390_SDS8_9_ANA_TG_S0_REG_EN2_M_VALUE_1_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_OOBS_NSQDLY_SEL_XSG_OFFSET                                              (1509)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_OOBS_NSQDLY_SEL_XSG_MASK                                                (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_OOBS_NSQDLY_SEL_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_OOBS_SWEN_XSG_OFFSET                                                    (1508)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_OOBS_SWEN_XSG_MASK                                                      (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_OOBS_SWEN_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_RSSI_SEN_XSG_OFFSET                                                     (1506)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_RSSI_SEN_XSG_MASK                                                       (0x3 << RTL8390_SDS8_9_ANA_TG_S0_REG_RSSI_SEN_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_OOBS_CALI_XSG_OFFSET                                                    (1504)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_OOBS_CALI_XSG_MASK                                                      (0x3 << RTL8390_SDS8_9_ANA_TG_S0_REG_OOBS_CALI_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_DIVIDE_NUM_TG_OFFSET                                                    (1498)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_DIVIDE_NUM_TG_MASK                                                      (0x3F << RTL8390_SDS8_9_ANA_TG_S0_REG_DIVIDE_NUM_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_LOCK_DN_LIMIT_TG_OFFSET                                                 (1488)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_LOCK_DN_LIMIT_TG_MASK                                                   (0x3FF << RTL8390_SDS8_9_ANA_TG_S0_REG_LOCK_DN_LIMIT_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_DIVIDE_NUM_XSG_OFFSET                                                   (1482)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_DIVIDE_NUM_XSG_MASK                                                     (0x3F << RTL8390_SDS8_9_ANA_TG_S0_REG_DIVIDE_NUM_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_LOCK_DN_LIMIT_XSG_OFFSET                                                (1472)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_LOCK_DN_LIMIT_XSG_MASK                                                  (0x3FF << RTL8390_SDS8_9_ANA_TG_S0_REG_LOCK_DN_LIMIT_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_LCVCO_HSMODE_TG_OFFSET                                                  (1471)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_LCVCO_HSMODE_TG_MASK                                                    (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_LCVCO_HSMODE_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_CMU_LOOP_DIVN_TG_OFFSET                                                 (1466)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_CMU_LOOP_DIVN_TG_MASK                                                   (0x1F << RTL8390_SDS8_9_ANA_TG_S0_REG_CMU_LOOP_DIVN_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_LOCK_UP_LIMIT_TG_OFFSET                                                 (1456)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_LOCK_UP_LIMIT_TG_MASK                                                   (0x3FF << RTL8390_SDS8_9_ANA_TG_S0_REG_LOCK_UP_LIMIT_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_LCVCO_HSMODE_XSG_OFFSET                                                 (1455)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_LCVCO_HSMODE_XSG_MASK                                                   (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_LCVCO_HSMODE_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_CMU_LOOP_DIVN_XSG_OFFSET                                                (1450)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_CMU_LOOP_DIVN_XSG_MASK                                                  (0x1F << RTL8390_SDS8_9_ANA_TG_S0_REG_CMU_LOOP_DIVN_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_LOCK_UP_LIMIT_XSG_OFFSET                                                (1440)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_LOCK_UP_LIMIT_XSG_MASK                                                  (0x3FF << RTL8390_SDS8_9_ANA_TG_S0_REG_LOCK_UP_LIMIT_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_ISTANK_SEL_HS_TG_1_OFFSET                                               (1439)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_ISTANK_SEL_HS_TG_1_MASK                                                 (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_ISTANK_SEL_HS_TG_1_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_ISTANK_SEL_HS_TG_0_OFFSET                                               (1438)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_ISTANK_SEL_HS_TG_0_MASK                                                 (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_ISTANK_SEL_HS_TG_0_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_CMU_SEL_CP_TG_OFFSET                                                    (1436)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_CMU_SEL_CP_TG_MASK                                                      (0x3 << RTL8390_SDS8_9_ANA_TG_S0_REG_CMU_SEL_CP_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_CMU_SELPREDIV_TG_OFFSET                                                 (1434)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_CMU_SELPREDIV_TG_MASK                                                   (0x3 << RTL8390_SDS8_9_ANA_TG_S0_REG_CMU_SELPREDIV_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_CMU_LOOP_DIV4_TG_OFFSET                                                 (1432)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_CMU_LOOP_DIV4_TG_MASK                                                   (0x3 << RTL8390_SDS8_9_ANA_TG_S0_REG_CMU_LOOP_DIV4_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_CMU_ICP_SEL_TG_OFFSET                                                   (1428)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_CMU_ICP_SEL_TG_MASK                                                     (0xF << RTL8390_SDS8_9_ANA_TG_S0_REG_CMU_ICP_SEL_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_CMU_SEL_R_TG_3_OFFSET                                                   (1427)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_CMU_SEL_R_TG_3_MASK                                                     (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_CMU_SEL_R_TG_3_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_CMU_SEL_R_TG_2_0_OFFSET                                                 (1424)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_CMU_SEL_R_TG_2_0_MASK                                                   (0x7 << RTL8390_SDS8_9_ANA_TG_S0_REG_CMU_SEL_R_TG_2_0_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_ISTANK_SEL_HS_XSG_1_OFFSET                                              (1423)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_ISTANK_SEL_HS_XSG_1_MASK                                                (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_ISTANK_SEL_HS_XSG_1_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_ISTANK_SEL_HS_XSG_0_OFFSET                                              (1422)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_ISTANK_SEL_HS_XSG_0_MASK                                                (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_ISTANK_SEL_HS_XSG_0_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_CMU_SEL_CP_XSG_OFFSET                                                   (1420)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_CMU_SEL_CP_XSG_MASK                                                     (0x3 << RTL8390_SDS8_9_ANA_TG_S0_REG_CMU_SEL_CP_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_CMU_SELPREDIV_XSG_OFFSET                                                (1418)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_CMU_SELPREDIV_XSG_MASK                                                  (0x3 << RTL8390_SDS8_9_ANA_TG_S0_REG_CMU_SELPREDIV_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_CMU_LOOP_DIV4_XSG_OFFSET                                                (1416)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_CMU_LOOP_DIV4_XSG_MASK                                                  (0x3 << RTL8390_SDS8_9_ANA_TG_S0_REG_CMU_LOOP_DIV4_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_CMU_ICP_SEL_XSG_OFFSET                                                  (1412)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_CMU_ICP_SEL_XSG_MASK                                                    (0xF << RTL8390_SDS8_9_ANA_TG_S0_REG_CMU_ICP_SEL_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_CMU_SEL_R_XSG_3_OFFSET                                                  (1411)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_CMU_SEL_R_XSG_3_MASK                                                    (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_CMU_SEL_R_XSG_3_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_CMU_SEL_R_XSG_2_0_OFFSET                                                (1408)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_CMU_SEL_R_XSG_2_0_MASK                                                  (0x7 << RTL8390_SDS8_9_ANA_TG_S0_REG_CMU_SEL_R_XSG_2_0_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TXLA_IBXSEL_TG_OFFSET                                                   (1407)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TXLA_IBXSEL_TG_MASK                                                     (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_TXLA_IBXSEL_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TX_D2_AMP_TG_OFFSET                                                     (1402)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TX_D2_AMP_TG_MASK                                                       (0x1F << RTL8390_SDS8_9_ANA_TG_S0_REG_TX_D2_AMP_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TX_D1_AMP_TG_OFFSET                                                     (1397)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TX_D1_AMP_TG_MASK                                                       (0x1F << RTL8390_SDS8_9_ANA_TG_S0_REG_TX_D1_AMP_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TX_D0_AMP_TG_OFFSET                                                     (1392)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TX_D0_AMP_TG_MASK                                                       (0x1F << RTL8390_SDS8_9_ANA_TG_S0_REG_TX_D0_AMP_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TXLA_IBXSEL_XSG_OFFSET                                                  (1391)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TXLA_IBXSEL_XSG_MASK                                                    (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_TXLA_IBXSEL_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TX_D2_AMP_XSG_OFFSET                                                    (1386)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TX_D2_AMP_XSG_MASK                                                      (0x1F << RTL8390_SDS8_9_ANA_TG_S0_REG_TX_D2_AMP_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TX_D1_AMP_XSG_OFFSET                                                    (1381)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TX_D1_AMP_XSG_MASK                                                      (0x1F << RTL8390_SDS8_9_ANA_TG_S0_REG_TX_D1_AMP_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TX_D0_AMP_XSG_OFFSET                                                    (1376)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TX_D0_AMP_XSG_MASK                                                      (0x1F << RTL8390_SDS8_9_ANA_TG_S0_REG_TX_D0_AMP_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TX_SEL_VCM_TG_OFFSET                                                    (1374)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TX_SEL_VCM_TG_MASK                                                      (0x3 << RTL8390_SDS8_9_ANA_TG_S0_REG_TX_SEL_VCM_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TXDLY_TG_OFFSET                                                         (1372)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TXDLY_TG_MASK                                                           (0x3 << RTL8390_SDS8_9_ANA_TG_S0_REG_TXDLY_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TX_ADDMOS_TG_OFFSET                                                     (1371)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TX_ADDMOS_TG_MASK                                                       (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_TX_ADDMOS_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TX_D2S_SEL_TG_OFFSET                                                    (1370)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TX_D2S_SEL_TG_MASK                                                      (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_TX_D2S_SEL_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TXLA_SENDB_TG_OFFSET                                                    (1369)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TXLA_SENDB_TG_MASK                                                      (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_TXLA_SENDB_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_IBRX_BOOSTER_TG_OFFSET                                                  (1368)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_IBRX_BOOSTER_TG_MASK                                                    (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_IBRX_BOOSTER_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_IBTX_BOOSTER_TG_OFFSET                                                  (1367)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_IBTX_BOOSTER_TG_MASK                                                    (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_IBTX_BOOSTER_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_EN_M_VALUE_1_TG_OFFSET                                                  (1363)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_EN_M_VALUE_1_TG_MASK                                                    (0xF << RTL8390_SDS8_9_ANA_TG_S0_REG_EN_M_VALUE_1_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TX_TAMP_TG_OFFSET                                                       (1360)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TX_TAMP_TG_MASK                                                         (0x7 << RTL8390_SDS8_9_ANA_TG_S0_REG_TX_TAMP_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TX_SEL_VCM_XSG_OFFSET                                                   (1358)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TX_SEL_VCM_XSG_MASK                                                     (0x3 << RTL8390_SDS8_9_ANA_TG_S0_REG_TX_SEL_VCM_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TXDLY_XSG_OFFSET                                                        (1356)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TXDLY_XSG_MASK                                                          (0x3 << RTL8390_SDS8_9_ANA_TG_S0_REG_TXDLY_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TX_ADDMOS_XSG_OFFSET                                                    (1355)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TX_ADDMOS_XSG_MASK                                                      (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_TX_ADDMOS_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TX_D2S_SEL_XSG_OFFSET                                                   (1354)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TX_D2S_SEL_XSG_MASK                                                     (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_TX_D2S_SEL_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TXLA_SENDB_XSG_OFFSET                                                   (1353)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TXLA_SENDB_XSG_MASK                                                     (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_TXLA_SENDB_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_IBRX_BOOSTER_XSG_OFFSET                                                 (1352)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_IBRX_BOOSTER_XSG_MASK                                                   (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_IBRX_BOOSTER_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_IBTX_BOOSTER_XSG_OFFSET                                                 (1351)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_IBTX_BOOSTER_XSG_MASK                                                   (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_IBTX_BOOSTER_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_EN_M_VALUE_1_XSG_OFFSET                                                 (1347)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_EN_M_VALUE_1_XSG_MASK                                                   (0xF << RTL8390_SDS8_9_ANA_TG_S0_REG_EN_M_VALUE_1_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TX_TAMP_XSG_OFFSET                                                      (1344)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TX_TAMP_XSG_MASK                                                        (0x7 << RTL8390_SDS8_9_ANA_TG_S0_REG_TX_TAMP_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TX_PRDRV_CM_TG_OFFSET                                                   (1342)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TX_PRDRV_CM_TG_MASK                                                     (0x3 << RTL8390_SDS8_9_ANA_TG_S0_REG_TX_PRDRV_CM_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TX_D2_PN_SEL_TG_OFFSET                                                  (1341)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TX_D2_PN_SEL_TG_MASK                                                    (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_TX_D2_PN_SEL_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TX_D1_PN_SEL_TG_OFFSET                                                  (1340)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TX_D1_PN_SEL_TG_MASK                                                    (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_TX_D1_PN_SEL_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TX_D0_PN_SEL_TG_OFFSET                                                  (1339)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TX_D0_PN_SEL_TG_MASK                                                    (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_TX_D0_PN_SEL_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TX_D2_EN_TG_OFFSET                                                      (1338)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TX_D2_EN_TG_MASK                                                        (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_TX_D2_EN_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TX_D1_EN_TG_OFFSET                                                      (1337)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TX_D1_EN_TG_MASK                                                        (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_TX_D1_EN_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TX_D0_EN_TG_OFFSET                                                      (1336)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TX_D0_EN_TG_MASK                                                        (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_TX_D0_EN_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TX_SPDSEL_DIG_TG_OFFSET                                                 (1335)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TX_SPDSEL_DIG_TG_MASK                                                   (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_TX_SPDSEL_DIG_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_DUMMY_RG2D2C_22_OFFSET                                                      (1334)
  #define RTL8390_SDS8_9_ANA_TG_S0_DUMMY_RG2D2C_22_MASK                                                        (0x1 << RTL8390_SDS8_9_ANA_TG_S0_DUMMY_RG2D2C_22_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_RX_CKLC_SEL_TG_OFFSET                                                   (1333)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_RX_CKLC_SEL_TG_MASK                                                     (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_RX_CKLC_SEL_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_RX_CKDIV2_SEL_TG_OFFSET                                                 (1332)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_RX_CKDIV2_SEL_TG_MASK                                                   (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_RX_CKDIV2_SEL_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TX_SPDSEL_TG_OFFSET                                                     (1330)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TX_SPDSEL_TG_MASK                                                       (0x3 << RTL8390_SDS8_9_ANA_TG_S0_REG_TX_SPDSEL_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TX_CKLC_SEL_TG_OFFSET                                                   (1329)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TX_CKLC_SEL_TG_MASK                                                     (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_TX_CKLC_SEL_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TX_CKDIV2_SEL_TG_OFFSET                                                 (1328)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TX_CKDIV2_SEL_TG_MASK                                                   (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_TX_CKDIV2_SEL_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TX_PRDRV_CM_XSG_OFFSET                                                  (1326)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TX_PRDRV_CM_XSG_MASK                                                    (0x3 << RTL8390_SDS8_9_ANA_TG_S0_REG_TX_PRDRV_CM_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TX_D2_PN_SEL_XSG_OFFSET                                                 (1325)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TX_D2_PN_SEL_XSG_MASK                                                   (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_TX_D2_PN_SEL_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TX_D1_PN_SEL_XSG_OFFSET                                                 (1324)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TX_D1_PN_SEL_XSG_MASK                                                   (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_TX_D1_PN_SEL_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TX_D0_PN_SEL_XSG_OFFSET                                                 (1323)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TX_D0_PN_SEL_XSG_MASK                                                   (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_TX_D0_PN_SEL_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TX_D2_EN_XSG_OFFSET                                                     (1322)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TX_D2_EN_XSG_MASK                                                       (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_TX_D2_EN_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TX_D1_EN_XSG_OFFSET                                                     (1321)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TX_D1_EN_XSG_MASK                                                       (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_TX_D1_EN_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TX_D0_EN_XSG_OFFSET                                                     (1320)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TX_D0_EN_XSG_MASK                                                       (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_TX_D0_EN_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TX_SPDSEL_DIG_XSG_OFFSET                                                (1319)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TX_SPDSEL_DIG_XSG_MASK                                                  (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_TX_SPDSEL_DIG_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_DUMMY_RG2D2C_06_OFFSET                                                      (1318)
  #define RTL8390_SDS8_9_ANA_TG_S0_DUMMY_RG2D2C_06_MASK                                                        (0x1 << RTL8390_SDS8_9_ANA_TG_S0_DUMMY_RG2D2C_06_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_RX_CKLC_SEL_XSG_OFFSET                                                  (1317)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_RX_CKLC_SEL_XSG_MASK                                                    (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_RX_CKLC_SEL_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_RX_CKDIV2_SEL_XSG_OFFSET                                                (1316)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_RX_CKDIV2_SEL_XSG_MASK                                                  (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_RX_CKDIV2_SEL_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TX_SPDSEL_XSG_OFFSET                                                    (1314)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TX_SPDSEL_XSG_MASK                                                      (0x3 << RTL8390_SDS8_9_ANA_TG_S0_REG_TX_SPDSEL_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TX_CKLC_SEL_XSG_OFFSET                                                  (1313)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TX_CKLC_SEL_XSG_MASK                                                    (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_TX_CKLC_SEL_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TX_CKDIV2_SEL_XSG_OFFSET                                                (1312)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TX_CKDIV2_SEL_XSG_MASK                                                  (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_TX_CKDIV2_SEL_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_ISTANK_SEL_TG_OFFSET                                                    (1309)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_ISTANK_SEL_TG_MASK                                                      (0x7 << RTL8390_SDS8_9_ANA_TG_S0_REG_ISTANK_SEL_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TIME2_RST_WIDTH_TG_OFFSET                                               (1307)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TIME2_RST_WIDTH_TG_MASK                                                 (0x3 << RTL8390_SDS8_9_ANA_TG_S0_REG_TIME2_RST_WIDTH_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_VI_SEL_TG_OFFSET                                                        (1304)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_VI_SEL_TG_MASK                                                          (0x7 << RTL8390_SDS8_9_ANA_TG_S0_REG_VI_SEL_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_CMU_INJ_MODE_SEL_TG_OFFSET                                              (1303)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_CMU_INJ_MODE_SEL_TG_MASK                                                (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_CMU_INJ_MODE_SEL_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_CMU_SEL_CSM_TG_OFFSET                                                   (1301)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_CMU_SEL_CSM_TG_MASK                                                     (0x3 << RTL8390_SDS8_9_ANA_TG_S0_REG_CMU_SEL_CSM_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_CMU_VCO_COARSE_TG_OFFSET                                                (1296)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_CMU_VCO_COARSE_TG_MASK                                                  (0x1F << RTL8390_SDS8_9_ANA_TG_S0_REG_CMU_VCO_COARSE_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_ISTANK_SEL_XSG_OFFSET                                                   (1293)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_ISTANK_SEL_XSG_MASK                                                     (0x7 << RTL8390_SDS8_9_ANA_TG_S0_REG_ISTANK_SEL_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TIME2_RST_WIDTH_XSG_OFFSET                                              (1291)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_TIME2_RST_WIDTH_XSG_MASK                                                (0x3 << RTL8390_SDS8_9_ANA_TG_S0_REG_TIME2_RST_WIDTH_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_VI_SEL_XSG_OFFSET                                                       (1288)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_VI_SEL_XSG_MASK                                                         (0x7 << RTL8390_SDS8_9_ANA_TG_S0_REG_VI_SEL_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_CMU_INJ_MODE_SEL_XSG_OFFSET                                             (1287)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_CMU_INJ_MODE_SEL_XSG_MASK                                               (0x1 << RTL8390_SDS8_9_ANA_TG_S0_REG_CMU_INJ_MODE_SEL_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_CMU_SEL_CSM_XSG_OFFSET                                                  (1285)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_CMU_SEL_CSM_XSG_MASK                                                    (0x3 << RTL8390_SDS8_9_ANA_TG_S0_REG_CMU_SEL_CSM_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_CMU_VCO_COARSE_XSG_OFFSET                                               (1280)
  #define RTL8390_SDS8_9_ANA_TG_S0_REG_CMU_VCO_COARSE_XSG_MASK                                                 (0x1F << RTL8390_SDS8_9_ANA_TG_S0_REG_CMU_VCO_COARSE_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_DUMMY_RG3130_3100_OFFSET                                                    (1248)
  #define RTL8390_SDS8_9_ANA_TG_S0_DUMMY_RG3130_3100_MASK                                                      (0xFFFFFFFF << RTL8390_SDS8_9_ANA_TG_S0_DUMMY_RG3130_3100_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_DUMMY_RG3332_3100_OFFSET                                                    (1216)
  #define RTL8390_SDS8_9_ANA_TG_S0_DUMMY_RG3332_3100_MASK                                                      (0xFFFFFFFF << RTL8390_SDS8_9_ANA_TG_S0_DUMMY_RG3332_3100_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_DUMMY_RG3534_3100_OFFSET                                                    (1184)
  #define RTL8390_SDS8_9_ANA_TG_S0_DUMMY_RG3534_3100_MASK                                                      (0xFFFFFFFF << RTL8390_SDS8_9_ANA_TG_S0_DUMMY_RG3534_3100_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_DUMMY_RG3736_3100_OFFSET                                                    (1152)
  #define RTL8390_SDS8_9_ANA_TG_S0_DUMMY_RG3736_3100_MASK                                                      (0xFFFFFFFF << RTL8390_SDS8_9_ANA_TG_S0_DUMMY_RG3736_3100_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_DUMMY_RG3938_3100_OFFSET                                                    (1120)
  #define RTL8390_SDS8_9_ANA_TG_S0_DUMMY_RG3938_3100_MASK                                                      (0xFFFFFFFF << RTL8390_SDS8_9_ANA_TG_S0_DUMMY_RG3938_3100_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_DUMMY_RG3B3A_3100_OFFSET                                                    (1088)
  #define RTL8390_SDS8_9_ANA_TG_S0_DUMMY_RG3B3A_3100_MASK                                                      (0xFFFFFFFF << RTL8390_SDS8_9_ANA_TG_S0_DUMMY_RG3B3A_3100_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_RU1_CNT_OFFSET                                                              (1082)
  #define RTL8390_SDS8_9_ANA_TG_S0_RU1_CNT_MASK                                                                (0x3F << RTL8390_SDS8_9_ANA_TG_S0_RU1_CNT_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_FRC_OOBS_RSTB_OFFSET                                                        (1081)
  #define RTL8390_SDS8_9_ANA_TG_S0_FRC_OOBS_RSTB_MASK                                                          (0x1 << RTL8390_SDS8_9_ANA_TG_S0_FRC_OOBS_RSTB_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_FRC_XSG_OFFSET                                                              (1080)
  #define RTL8390_SDS8_9_ANA_TG_S0_FRC_XSG_MASK                                                                (0x1 << RTL8390_SDS8_9_ANA_TG_S0_FRC_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_FRC_TGR_OFFSET                                                              (1079)
  #define RTL8390_SDS8_9_ANA_TG_S0_FRC_TGR_MASK                                                                (0x1 << RTL8390_SDS8_9_ANA_TG_S0_FRC_TGR_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_FRC_TGX_OFFSET                                                              (1078)
  #define RTL8390_SDS8_9_ANA_TG_S0_FRC_TGX_MASK                                                                (0x1 << RTL8390_SDS8_9_ANA_TG_S0_FRC_TGX_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_FRC_BER_NOTIFY_OFFSET                                                       (1077)
  #define RTL8390_SDS8_9_ANA_TG_S0_FRC_BER_NOTIFY_MASK                                                         (0x1 << RTL8390_SDS8_9_ANA_TG_S0_FRC_BER_NOTIFY_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_FRC_CLKRDY_OFFSET                                                           (1076)
  #define RTL8390_SDS8_9_ANA_TG_S0_FRC_CLKRDY_MASK                                                             (0x1 << RTL8390_SDS8_9_ANA_TG_S0_FRC_CLKRDY_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_FRC_RXAUI_OFFSET                                                            (1075)
  #define RTL8390_SDS8_9_ANA_TG_S0_FRC_RXAUI_MASK                                                              (0x1 << RTL8390_SDS8_9_ANA_TG_S0_FRC_RXAUI_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_FRC_CLK156_EN_OFFSET                                                        (1074)
  #define RTL8390_SDS8_9_ANA_TG_S0_FRC_CLK156_EN_MASK                                                          (0x1 << RTL8390_SDS8_9_ANA_TG_S0_FRC_CLK156_EN_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_FRC_SPDSEL1_OFFSET                                                          (1072)
  #define RTL8390_SDS8_9_ANA_TG_S0_FRC_SPDSEL1_MASK                                                            (0x3 << RTL8390_SDS8_9_ANA_TG_S0_FRC_SPDSEL1_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_FRC_SPDSEL0_OFFSET                                                          (1070)
  #define RTL8390_SDS8_9_ANA_TG_S0_FRC_SPDSEL0_MASK                                                            (0x3 << RTL8390_SDS8_9_ANA_TG_S0_FRC_SPDSEL0_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_FRC_RST_BITERR_OFFSET                                                       (1068)
  #define RTL8390_SDS8_9_ANA_TG_S0_FRC_RST_BITERR_MASK                                                         (0x3 << RTL8390_SDS8_9_ANA_TG_S0_FRC_RST_BITERR_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_FRC_V2ANALOG_OFFSET                                                         (1066)
  #define RTL8390_SDS8_9_ANA_TG_S0_FRC_V2ANALOG_MASK                                                           (0x3 << RTL8390_SDS8_9_ANA_TG_S0_FRC_V2ANALOG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_FRC_RX_DATA_EN_OFFSET                                                       (1064)
  #define RTL8390_SDS8_9_ANA_TG_S0_FRC_RX_DATA_EN_MASK                                                         (0x3 << RTL8390_SDS8_9_ANA_TG_S0_FRC_RX_DATA_EN_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_FRC_RX_CLKWR_EN_OFFSET                                                      (1062)
  #define RTL8390_SDS8_9_ANA_TG_S0_FRC_RX_CLKWR_EN_MASK                                                        (0x3 << RTL8390_SDS8_9_ANA_TG_S0_FRC_RX_CLKWR_EN_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_FRC_RX_EN_OFFSET                                                            (1060)
  #define RTL8390_SDS8_9_ANA_TG_S0_FRC_RX_EN_MASK                                                              (0x3 << RTL8390_SDS8_9_ANA_TG_S0_FRC_RX_EN_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_FRC_PDOWN_OFFSET                                                            (1058)
  #define RTL8390_SDS8_9_ANA_TG_S0_FRC_PDOWN_MASK                                                              (0x3 << RTL8390_SDS8_9_ANA_TG_S0_FRC_PDOWN_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_FRC_CMU_EN_OFFSET                                                           (1057)
  #define RTL8390_SDS8_9_ANA_TG_S0_FRC_CMU_EN_MASK                                                             (0x1 << RTL8390_SDS8_9_ANA_TG_S0_FRC_CMU_EN_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_FRC_EN_OFFSET                                                               (1056)
  #define RTL8390_SDS8_9_ANA_TG_S0_FRC_EN_MASK                                                                 (0x1 << RTL8390_SDS8_9_ANA_TG_S0_FRC_EN_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_FRC_CLK156_2_EN_OFFSET                                                      (1055)
  #define RTL8390_SDS8_9_ANA_TG_S0_FRC_CLK156_2_EN_MASK                                                        (0x1 << RTL8390_SDS8_9_ANA_TG_S0_FRC_CLK156_2_EN_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_RU0_CNT_OFFSET                                                              (1046)
  #define RTL8390_SDS8_9_ANA_TG_S0_RU0_CNT_MASK                                                                (0x1FF << RTL8390_SDS8_9_ANA_TG_S0_RU0_CNT_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_RU2_OFFSET                                                                  (1045)
  #define RTL8390_SDS8_9_ANA_TG_S0_RU2_MASK                                                                    (0x1 << RTL8390_SDS8_9_ANA_TG_S0_RU2_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_RU1_OFFSET                                                                  (1044)
  #define RTL8390_SDS8_9_ANA_TG_S0_RU1_MASK                                                                    (0x1 << RTL8390_SDS8_9_ANA_TG_S0_RU1_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_LNK_SG_TMR_OFFSET                                                           (1040)
  #define RTL8390_SDS8_9_ANA_TG_S0_LNK_SG_TMR_MASK                                                             (0xF << RTL8390_SDS8_9_ANA_TG_S0_LNK_SG_TMR_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_DONE_LVL_OFFSET                                                             (1039)
  #define RTL8390_SDS8_9_ANA_TG_S0_DONE_LVL_MASK                                                               (0x1 << RTL8390_SDS8_9_ANA_TG_S0_DONE_LVL_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_FULLL_LVL_OFFSET                                                            (1038)
  #define RTL8390_SDS8_9_ANA_TG_S0_FULLL_LVL_MASK                                                              (0x1 << RTL8390_SDS8_9_ANA_TG_S0_FULLL_LVL_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_RU0_OFFSET                                                                  (1037)
  #define RTL8390_SDS8_9_ANA_TG_S0_RU0_MASK                                                                    (0x1 << RTL8390_SDS8_9_ANA_TG_S0_RU0_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_CHK_TMR_OFFSET                                                              (1033)
  #define RTL8390_SDS8_9_ANA_TG_S0_CHK_TMR_MASK                                                                (0xF << RTL8390_SDS8_9_ANA_TG_S0_CHK_TMR_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_SYMB_TMR_OFFSET                                                             (1028)
  #define RTL8390_SDS8_9_ANA_TG_S0_SYMB_TMR_MASK                                                               (0x1F << RTL8390_SDS8_9_ANA_TG_S0_SYMB_TMR_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_EYE_WIDTH_OFFSET                                                            (1025)
  #define RTL8390_SDS8_9_ANA_TG_S0_EYE_WIDTH_MASK                                                              (0x7 << RTL8390_SDS8_9_ANA_TG_S0_EYE_WIDTH_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S0_DIS_AD_OFFSET                                                               (1024)
  #define RTL8390_SDS8_9_ANA_TG_S0_DIS_AD_MASK                                                                 (0x1 << RTL8390_SDS8_9_ANA_TG_S0_DIS_AD_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_BIAS_PICORE_KP_OFFSET                                                   (1022)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_BIAS_PICORE_KP_MASK                                                     (0x3 << RTL8390_SDS8_9_ANA_TG_S1_REG_BIAS_PICORE_KP_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_INT_INIT_OFFSET                                                         (1008)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_INT_INIT_MASK                                                           (0x3FFF << RTL8390_SDS8_9_ANA_TG_S1_REG_INT_INIT_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_BIAS_PICORE_KI_OFFSET                                                   (1006)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_BIAS_PICORE_KI_MASK                                                     (0x3 << RTL8390_SDS8_9_ANA_TG_S1_REG_BIAS_PICORE_KI_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_BIAS_STR_OFFSET                                                         (1003)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_BIAS_STR_MASK                                                           (0x7 << RTL8390_SDS8_9_ANA_TG_S1_REG_BIAS_STR_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_ACC2_MANUAL_OFFSET                                                      (1002)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_ACC2_MANUAL_MASK                                                        (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_ACC2_MANUAL_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_ACC2_PERIOD_OFFSET                                                      (992)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_ACC2_PERIOD_MASK                                                        (0x3FF << RTL8390_SDS8_9_ANA_TG_S1_REG_ACC2_PERIOD_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_BITSEL_OFFSET                                                           (991)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_BITSEL_MASK                                                             (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_BITSEL_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_EQ_LO_BND2_OFFSET                                                       (986)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_EQ_LO_BND2_MASK                                                         (0x1F << RTL8390_SDS8_9_ANA_TG_S1_REG_EQ_LO_BND2_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_EQ_LO_BND1_OFFSET                                                       (981)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_EQ_LO_BND1_MASK                                                         (0x1F << RTL8390_SDS8_9_ANA_TG_S1_REG_EQ_LO_BND1_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_EQ_LO_BND0_OFFSET                                                       (976)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_EQ_LO_BND0_MASK                                                         (0x1F << RTL8390_SDS8_9_ANA_TG_S1_REG_EQ_LO_BND0_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_CDR_RESET_SEL_OFFSET                                                    (975)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_CDR_RESET_SEL_MASK                                                      (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_CDR_RESET_SEL_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_CLKLA_AMP_OFFSET                                                        (972)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_CLKLA_AMP_MASK                                                          (0x7 << RTL8390_SDS8_9_ANA_TG_S1_REG_CLKLA_AMP_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_CK25MO_E4_OFFSET                                                        (971)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_CK25MO_E4_MASK                                                          (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_CK25MO_E4_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_CK25MO_EN_OFFSET                                                        (970)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_CK25MO_EN_MASK                                                          (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_CK25MO_EN_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_EQ_UP_BND3_OFFSET                                                       (965)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_EQ_UP_BND3_MASK                                                         (0x1F << RTL8390_SDS8_9_ANA_TG_S1_REG_EQ_UP_BND3_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_EQ_UP_BND2_OFFSET                                                       (960)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_EQ_UP_BND2_MASK                                                         (0x1F << RTL8390_SDS8_9_ANA_TG_S1_REG_EQ_UP_BND2_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_BIAS_PIFINE_KI_OFFSET                                                   (958)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_BIAS_PIFINE_KI_MASK                                                     (0x3 << RTL8390_SDS8_9_ANA_TG_S1_REG_BIAS_PIFINE_KI_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_EQ_PERIOD1_OFFSET                                                       (951)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_EQ_PERIOD1_MASK                                                         (0x7F << RTL8390_SDS8_9_ANA_TG_S1_REG_EQ_PERIOD1_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_EQ_PERIOD0_OFFSET                                                       (944)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_EQ_PERIOD0_MASK                                                         (0x7F << RTL8390_SDS8_9_ANA_TG_S1_REG_EQ_PERIOD0_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_RELOAD_EN_OFFSET                                                        (943)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_RELOAD_EN_MASK                                                          (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_RELOAD_EN_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_EQ_UP_BND1_OFFSET                                                       (938)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_EQ_UP_BND1_MASK                                                         (0x1F << RTL8390_SDS8_9_ANA_TG_S1_REG_EQ_UP_BND1_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_EQ_UP_BND0_OFFSET                                                       (933)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_EQ_UP_BND0_MASK                                                         (0x1F << RTL8390_SDS8_9_ANA_TG_S1_REG_EQ_UP_BND0_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_EQ_LO_BND3_OFFSET                                                       (928)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_EQ_LO_BND3_MASK                                                         (0x1F << RTL8390_SDS8_9_ANA_TG_S1_REG_EQ_LO_BND3_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_ST2_INIT_1_OFFSET                                                       (912)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_ST2_INIT_1_MASK                                                         (0xFFFF << RTL8390_SDS8_9_ANA_TG_S1_REG_ST2_INIT_1_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_BIAS_PIFINE_KP_OFFSET                                                   (910)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_BIAS_PIFINE_KP_MASK                                                     (0x3 << RTL8390_SDS8_9_ANA_TG_S1_REG_BIAS_PIFINE_KP_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_EQ_PERIOD3_OFFSET                                                       (903)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_EQ_PERIOD3_MASK                                                         (0x7F << RTL8390_SDS8_9_ANA_TG_S1_REG_EQ_PERIOD3_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_EQ_PERIOD2_OFFSET                                                       (896)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_EQ_PERIOD2_MASK                                                         (0x7F << RTL8390_SDS8_9_ANA_TG_S1_REG_EQ_PERIOD2_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_LPFEN_MANUAL_OFFSET                                                     (895)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_LPFEN_MANUAL_MASK                                                       (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_LPFEN_MANUAL_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_OCHOLD_OFFSET                                                           (894)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_OCHOLD_MASK                                                             (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_OCHOLD_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_OC_SLICER_OFFSET                                                        (893)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_OC_SLICER_MASK                                                          (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_OC_SLICER_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_OC_SELREG_OFFSET                                                        (892)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_OC_SELREG_MASK                                                          (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_OC_SELREG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_OC_GAIN_OFFSET                                                          (889)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_OC_GAIN_MASK                                                            (0x7 << RTL8390_SDS8_9_ANA_TG_S1_REG_OC_GAIN_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_EN2_INIT_1_OFFSET                                                       (885)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_EN2_INIT_1_MASK                                                         (0xF << RTL8390_SDS8_9_ANA_TG_S1_REG_EN2_INIT_1_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_ST_M_VALUE_OFFSET                                                       (880)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_ST_M_VALUE_MASK                                                         (0x1F << RTL8390_SDS8_9_ANA_TG_S1_REG_ST_M_VALUE_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_ST_M_VALUE_1_OFFSET                                                     (864)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_ST_M_VALUE_1_MASK                                                       (0xFFFF << RTL8390_SDS8_9_ANA_TG_S1_REG_ST_M_VALUE_1_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_BYPASS_SDM_int_OFFSET                                                   (863)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_BYPASS_SDM_int_MASK                                                     (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_BYPASS_SDM_int_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TIMER_EQ3_OFFSET                                                        (858)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TIMER_EQ3_MASK                                                          (0x1F << RTL8390_SDS8_9_ANA_TG_S1_REG_TIMER_EQ3_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TIMER_EQ2_OFFSET                                                        (853)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TIMER_EQ2_MASK                                                          (0x1F << RTL8390_SDS8_9_ANA_TG_S1_REG_TIMER_EQ2_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TIMER_EQ1_OFFSET                                                        (848)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TIMER_EQ1_MASK                                                          (0x1F << RTL8390_SDS8_9_ANA_TG_S1_REG_TIMER_EQ1_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_RX_OEB_CKPIO13_OFFSET                                                   (847)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_RX_OEB_CKPIO13_MASK                                                     (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_RX_OEB_CKPIO13_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TIMER_EQ0_OFFSET                                                        (842)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TIMER_EQ0_MASK                                                          (0x1F << RTL8390_SDS8_9_ANA_TG_S1_REG_TIMER_EQ0_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TIMER_DCCAL_OFFSET                                                      (837)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TIMER_DCCAL_MASK                                                        (0x1F << RTL8390_SDS8_9_ANA_TG_S1_REG_TIMER_DCCAL_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TIMER_BER_OFFSET                                                        (832)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TIMER_BER_MASK                                                          (0x1F << RTL8390_SDS8_9_ANA_TG_S1_REG_TIMER_BER_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_EQ_SLICER3_OFFSET                                                       (831)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_EQ_SLICER3_MASK                                                         (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_EQ_SLICER3_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_EQ_SLICER2_OFFSET                                                       (830)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_EQ_SLICER2_MASK                                                         (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_EQ_SLICER2_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_EQ_SLICER1_OFFSET                                                       (829)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_EQ_SLICER1_MASK                                                         (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_EQ_SLICER1_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_EQ_SLICER0_OFFSET                                                       (828)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_EQ_SLICER0_MASK                                                         (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_EQ_SLICER0_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TIMER_EQHOLD3_OFFSET                                                    (822)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TIMER_EQHOLD3_MASK                                                      (0x3F << RTL8390_SDS8_9_ANA_TG_S1_REG_TIMER_EQHOLD3_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TIMER_EQHOLD2_OFFSET                                                    (816)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TIMER_EQHOLD2_MASK                                                      (0x3F << RTL8390_SDS8_9_ANA_TG_S1_REG_TIMER_EQHOLD2_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_EQHOLD_OFFSET                                                           (812)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_EQHOLD_MASK                                                             (0xF << RTL8390_SDS8_9_ANA_TG_S1_REG_EQHOLD_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TIMER_EQHOLD1_OFFSET                                                    (806)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TIMER_EQHOLD1_MASK                                                      (0x3F << RTL8390_SDS8_9_ANA_TG_S1_REG_TIMER_EQHOLD1_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TIMER_EQHOLD0_OFFSET                                                    (800)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TIMER_EQHOLD0_MASK                                                      (0x3F << RTL8390_SDS8_9_ANA_TG_S1_REG_TIMER_EQHOLD0_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_CK25MO_E32_OFFSET                                                       (798)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_CK25MO_E32_MASK                                                         (0x3 << RTL8390_SDS8_9_ANA_TG_S1_REG_CK25MO_E32_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_RX_DBG_SEL_OFFSET                                                       (796)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_RX_DBG_SEL_MASK                                                         (0x3 << RTL8390_SDS8_9_ANA_TG_S1_REG_RX_DBG_SEL_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_EQ_GAIN3_OFFSET                                                         (793)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_EQ_GAIN3_MASK                                                           (0x7 << RTL8390_SDS8_9_ANA_TG_S1_REG_EQ_GAIN3_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_EQ_GAIN2_OFFSET                                                         (790)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_EQ_GAIN2_MASK                                                           (0x7 << RTL8390_SDS8_9_ANA_TG_S1_REG_EQ_GAIN2_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_EQ_GAIN1_OFFSET                                                         (787)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_EQ_GAIN1_MASK                                                           (0x7 << RTL8390_SDS8_9_ANA_TG_S1_REG_EQ_GAIN1_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_EQ_GAIN0_OFFSET                                                         (784)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_EQ_GAIN0_MASK                                                           (0x7 << RTL8390_SDS8_9_ANA_TG_S1_REG_EQ_GAIN0_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_OFFSET_ADJR_OFFSET                                                      (780)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_OFFSET_ADJR_MASK                                                        (0xF << RTL8390_SDS8_9_ANA_TG_S1_REG_OFFSET_ADJR_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_OOBS_SEN_VAL_OFFSET                                                     (775)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_OOBS_SEN_VAL_MASK                                                       (0x1F << RTL8390_SDS8_9_ANA_TG_S1_REG_OOBS_SEN_VAL_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_OC_PERIOD_OFFSET                                                        (768)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_OC_PERIOD_MASK                                                          (0x7F << RTL8390_SDS8_9_ANA_TG_S1_REG_OC_PERIOD_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_VSEL_LREG_OFFSET                                                        (765)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_VSEL_LREG_MASK                                                          (0x7 << RTL8390_SDS8_9_ANA_TG_S1_REG_VSEL_LREG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_LCVCO_TR_3__OFFSET                                                      (764)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_LCVCO_TR_3__MASK                                                        (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_LCVCO_TR_3__OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_LCVCO_TR_2__OFFSET                                                      (763)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_LCVCO_TR_2__MASK                                                        (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_LCVCO_TR_2__OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_LCVCO_TR_1__OFFSET                                                      (762)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_LCVCO_TR_1__MASK                                                        (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_LCVCO_TR_1__OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_LCVCO_TR_0__OFFSET                                                      (761)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_LCVCO_TR_0__MASK                                                        (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_LCVCO_TR_0__OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_INIT_TIME_OFFSET                                                        (758)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_INIT_TIME_MASK                                                          (0x7 << RTL8390_SDS8_9_ANA_TG_S1_REG_INIT_TIME_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_CP_TIME_OFFSET                                                          (755)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_CP_TIME_MASK                                                            (0x7 << RTL8390_SDS8_9_ANA_TG_S1_REG_CP_TIME_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_CALIB_TIME_OFFSET                                                       (752)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_CALIB_TIME_MASK                                                         (0x7 << RTL8390_SDS8_9_ANA_TG_S1_REG_CALIB_TIME_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_OFFSET_RANGE_OFFSET                                                     (750)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_OFFSET_RANGE_MASK                                                       (0x3 << RTL8390_SDS8_9_ANA_TG_S1_REG_OFFSET_RANGE_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_OFFSET_AUTOK_OFFSET                                                     (749)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_OFFSET_AUTOK_MASK                                                       (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_OFFSET_AUTOK_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_EN_KOFFSET_OFFSET                                                       (748)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_EN_KOFFSET_MASK                                                         (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_EN_KOFFSET_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TESTOUT_SEL_1_OFFSET                                                    (746)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TESTOUT_SEL_1_MASK                                                      (0x3 << RTL8390_SDS8_9_ANA_TG_S1_REG_TESTOUT_SEL_1_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TESTOUT_SEL_OFFSET                                                      (744)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TESTOUT_SEL_MASK                                                        (0x3 << RTL8390_SDS8_9_ANA_TG_S1_REG_TESTOUT_SEL_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_SQU_TRI_OFFSET                                                          (743)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_SQU_TRI_MASK                                                            (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_SQU_TRI_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_RX_IDLE_SPD_OFFSET                                                      (742)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_RX_IDLE_SPD_MASK                                                        (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_RX_IDLE_SPD_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_RX_SEL_RXIDLE_OFFSET                                                    (741)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_RX_SEL_RXIDLE_MASK                                                      (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_RX_SEL_RXIDLE_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_RX_EN_TEST_OFFSET                                                       (740)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_RX_EN_TEST_MASK                                                         (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_RX_EN_TEST_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_RX_FORCERUN_OFFSET                                                      (739)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_RX_FORCERUN_MASK                                                        (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_RX_FORCERUN_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_RX_DATA_EN_SEL_OFFSET                                                   (738)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_RX_DATA_EN_SEL_MASK                                                     (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_RX_DATA_EN_SEL_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_RX_CLKWR_EN_SEL_OFFSET                                                  (737)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_RX_CLKWR_EN_SEL_MASK                                                    (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_RX_CLKWR_EN_SEL_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_RESET_MANUAL_OFFSET                                                     (736)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_RESET_MANUAL_MASK                                                       (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_RESET_MANUAL_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TX_SWING25_OFFSET                                                       (735)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TX_SWING25_MASK                                                         (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_TX_SWING25_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TX_VCM_RES_OFFSET                                                       (734)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TX_VCM_RES_MASK                                                         (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_TX_VCM_RES_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TX_EN_TEST_OFFSET                                                       (733)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TX_EN_TEST_MASK                                                         (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_TX_EN_TEST_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_ZTUNE_OFFSET                                                            (732)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_ZTUNE_MASK                                                              (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_ZTUNE_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_ZTEST_OFFSET                                                            (731)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_ZTEST_MASK                                                              (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_ZTEST_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TX_SEL_CKRD_DUTY_OFFSET                                                 (730)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TX_SEL_CKRD_DUTY_MASK                                                   (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_TX_SEL_CKRD_DUTY_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_Z0_PAUTO_K_OFFSET                                                       (729)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_Z0_PAUTO_K_MASK                                                         (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_Z0_PAUTO_K_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_Z0_PADJR_OFFSET                                                         (725)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_Z0_PADJR_MASK                                                           (0xF << RTL8390_SDS8_9_ANA_TG_S1_REG_Z0_PADJR_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_Z0_NAUTO_K_OFFSET                                                       (724)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_Z0_NAUTO_K_MASK                                                         (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_Z0_NAUTO_K_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_Z0_NADJR_OFFSET                                                         (720)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_Z0_NADJR_MASK                                                           (0xF << RTL8390_SDS8_9_ANA_TG_S1_REG_Z0_NADJR_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_CMU_SEL_WDCK_OFFSET                                                     (719)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_CMU_SEL_WDCK_MASK                                                       (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_CMU_SEL_WDCK_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_CMU_EN_WD_OFFSET                                                        (718)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_CMU_EN_WD_MASK                                                          (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_CMU_EN_WD_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_IB_CENTER_FILTER_OFFSET                                                 (717)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_IB_CENTER_FILTER_MASK                                                   (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_IB_CENTER_FILTER_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_IB_FILTER_OFFSET                                                        (716)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_IB_FILTER_MASK                                                          (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_IB_FILTER_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_SINGVCO_OFFSET                                                          (715)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_SINGVCO_MASK                                                            (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_SINGVCO_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_LCBIAS_LPF_EN_OFFSET                                                    (714)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_LCBIAS_LPF_EN_MASK                                                      (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_LCBIAS_LPF_EN_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_ISTANK_SEL_LS_1__OFFSET                                                 (713)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_ISTANK_SEL_LS_1__MASK                                                   (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_ISTANK_SEL_LS_1__OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_ISTANK_SEL_LS_0__OFFSET                                                 (712)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_ISTANK_SEL_LS_0__MASK                                                   (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_ISTANK_SEL_LS_0__OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_FLD_DSEL_OFFSET                                                         (711)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_FLD_DSEL_MASK                                                           (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_FLD_DSEL_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_CMU_VCP_SEL_OFFSET                                                      (710)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_CMU_VCP_SEL_MASK                                                        (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_CMU_VCP_SEL_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_CMU_AUTO_K_OFFSET                                                       (709)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_CMU_AUTO_K_MASK                                                         (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_CMU_AUTO_K_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_CLKRDY_OFFSET                                                           (707)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_CLKRDY_MASK                                                             (0x3 << RTL8390_SDS8_9_ANA_TG_S1_REG_CLKRDY_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_ADP_TIME_OFFSET                                                         (704)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_ADP_TIME_MASK                                                           (0x7 << RTL8390_SDS8_9_ANA_TG_S1_REG_ADP_TIME_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG1514_3116_OFFSET                                                    (688)
  #define RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG1514_3116_MASK                                                      (0xFFFF << RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG1514_3116_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_BG_OFFSET                                                               (686)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_BG_MASK                                                                 (0x3 << RTL8390_SDS8_9_ANA_TG_S1_REG_BG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TX_SWING_OFFSET                                                         (684)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TX_SWING_MASK                                                           (0x3 << RTL8390_SDS8_9_ANA_TG_S1_REG_TX_SWING_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_IBRXSEL_OFFSET                                                          (682)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_IBRXSEL_MASK                                                            (0x3 << RTL8390_SDS8_9_ANA_TG_S1_REG_IBRXSEL_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_IBTXSEL_OFFSET                                                          (680)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_IBTXSEL_MASK                                                            (0x3 << RTL8390_SDS8_9_ANA_TG_S1_REG_IBTXSEL_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_DATA_TRANS_OFFSET                                                       (676)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_DATA_TRANS_MASK                                                         (0xF << RTL8390_SDS8_9_ANA_TG_S1_REG_DATA_TRANS_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_EN_M_VALUE_OFFSET                                                       (672)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_EN_M_VALUE_MASK                                                         (0xF << RTL8390_SDS8_9_ANA_TG_S1_REG_EN_M_VALUE_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_FILTER_OUT0_TG_OFFSET                                                   (667)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_FILTER_OUT0_TG_MASK                                                     (0x1F << RTL8390_SDS8_9_ANA_TG_S1_REG_FILTER_OUT0_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_EQ_SELREG_TG_OFFSET                                                     (663)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_EQ_SELREG_TG_MASK                                                       (0xF << RTL8390_SDS8_9_ANA_TG_S1_REG_EQ_SELREG_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_EQ_IN_TG_OFFSET                                                         (656)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_EQ_IN_TG_MASK                                                           (0x7F << RTL8390_SDS8_9_ANA_TG_S1_REG_EQ_IN_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_FILTER_OUT0_XSG_OFFSET                                                  (651)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_FILTER_OUT0_XSG_MASK                                                    (0x1F << RTL8390_SDS8_9_ANA_TG_S1_REG_FILTER_OUT0_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_EQ_SELREG_XSG_OFFSET                                                    (647)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_EQ_SELREG_XSG_MASK                                                      (0xF << RTL8390_SDS8_9_ANA_TG_S1_REG_EQ_SELREG_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_EQ_IN_XSG_OFFSET                                                        (640)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_EQ_IN_XSG_MASK                                                          (0x7F << RTL8390_SDS8_9_ANA_TG_S1_REG_EQ_IN_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_RX_EQ_Boost_DC_TG_OFFSET                                                (639)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_RX_EQ_Boost_DC_TG_MASK                                                  (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_RX_EQ_Boost_DC_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_FILTER_OUT3_TG_OFFSET                                                   (634)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_FILTER_OUT3_TG_MASK                                                     (0x1F << RTL8390_SDS8_9_ANA_TG_S1_REG_FILTER_OUT3_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_FILTER_OUT2_TG_OFFSET                                                   (629)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_FILTER_OUT2_TG_MASK                                                     (0x1F << RTL8390_SDS8_9_ANA_TG_S1_REG_FILTER_OUT2_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_FILTER_OUT1_TG_OFFSET                                                   (624)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_FILTER_OUT1_TG_MASK                                                     (0x1F << RTL8390_SDS8_9_ANA_TG_S1_REG_FILTER_OUT1_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_RX_EQ_Boost_DC_XSG_OFFSET                                               (623)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_RX_EQ_Boost_DC_XSG_MASK                                                 (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_RX_EQ_Boost_DC_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_FILTER_OUT3_XSG_OFFSET                                                  (618)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_FILTER_OUT3_XSG_MASK                                                    (0x1F << RTL8390_SDS8_9_ANA_TG_S1_REG_FILTER_OUT3_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_FILTER_OUT2_XSG_OFFSET                                                  (613)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_FILTER_OUT2_XSG_MASK                                                    (0x1F << RTL8390_SDS8_9_ANA_TG_S1_REG_FILTER_OUT2_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_FILTER_OUT1_XSG_OFFSET                                                  (608)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_FILTER_OUT1_XSG_MASK                                                    (0x1F << RTL8390_SDS8_9_ANA_TG_S1_REG_FILTER_OUT1_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_ST2_M_VALUE_1_TG_OFFSET                                                 (592)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_ST2_M_VALUE_1_TG_MASK                                                   (0xFFFF << RTL8390_SDS8_9_ANA_TG_S1_REG_ST2_M_VALUE_1_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_ST2_M_VALUE_1_XSG_OFFSET                                                (576)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_ST2_M_VALUE_1_XSG_MASK                                                  (0xFFFF << RTL8390_SDS8_9_ANA_TG_S1_REG_ST2_M_VALUE_1_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_CLKLA_EN_TG_OFFSET                                                      (575)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_CLKLA_EN_TG_MASK                                                        (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_CLKLA_EN_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_RSEL_TG_OFFSET                                                          (573)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_RSEL_TG_MASK                                                            (0x3 << RTL8390_SDS8_9_ANA_TG_S1_REG_RSEL_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_KI_TG_OFFSET                                                            (570)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_KI_TG_MASK                                                              (0x7 << RTL8390_SDS8_9_ANA_TG_S1_REG_KI_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_KD_TG_OFFSET                                                            (569)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_KD_TG_MASK                                                              (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_KD_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_KP2_TG_OFFSET                                                           (566)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_KP2_TG_MASK                                                             (0x7 << RTL8390_SDS8_9_ANA_TG_S1_REG_KP2_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_KP1_TG_OFFSET                                                           (564)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_KP1_TG_MASK                                                             (0x3 << RTL8390_SDS8_9_ANA_TG_S1_REG_KP1_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_KP1_1_TG_OFFSET                                                         (560)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_KP1_1_TG_MASK                                                           (0xF << RTL8390_SDS8_9_ANA_TG_S1_REG_KP1_1_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_CLKLA_EN_XSG_OFFSET                                                     (559)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_CLKLA_EN_XSG_MASK                                                       (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_CLKLA_EN_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_RSEL_XSG_OFFSET                                                         (557)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_RSEL_XSG_MASK                                                           (0x3 << RTL8390_SDS8_9_ANA_TG_S1_REG_RSEL_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_KI_XSG_OFFSET                                                           (554)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_KI_XSG_MASK                                                             (0x7 << RTL8390_SDS8_9_ANA_TG_S1_REG_KI_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_KD_XSG_OFFSET                                                           (553)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_KD_XSG_MASK                                                             (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_KD_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_KP2_XSG_OFFSET                                                          (550)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_KP2_XSG_MASK                                                            (0x7 << RTL8390_SDS8_9_ANA_TG_S1_REG_KP2_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_KP1_XSG_OFFSET                                                          (548)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_KP1_XSG_MASK                                                            (0x3 << RTL8390_SDS8_9_ANA_TG_S1_REG_KP1_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_KP1_1_XSG_OFFSET                                                        (544)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_KP1_1_XSG_MASK                                                          (0xF << RTL8390_SDS8_9_ANA_TG_S1_REG_KP1_1_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_PR1_KP_RSEL_TG_OFFSET                                                   (542)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_PR1_KP_RSEL_TG_MASK                                                     (0x3 << RTL8390_SDS8_9_ANA_TG_S1_REG_PR1_KP_RSEL_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_PR2_KI_RSEL_TG_OFFSET                                                   (540)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_PR2_KI_RSEL_TG_MASK                                                     (0x3 << RTL8390_SDS8_9_ANA_TG_S1_REG_PR2_KI_RSEL_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_OOBS_VCM_TG_OFFSET                                                      (538)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_OOBS_VCM_TG_MASK                                                        (0x3 << RTL8390_SDS8_9_ANA_TG_S1_REG_OOBS_VCM_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_PI_HOLD_TG_OFFSET                                                       (537)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_PI_HOLD_TG_MASK                                                         (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_PI_HOLD_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_PI2_HOLD_1_TG_OFFSET                                                    (536)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_PI2_HOLD_1_TG_MASK                                                      (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_PI2_HOLD_1_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_PI_HOLD_1_TG_OFFSET                                                     (535)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_PI_HOLD_1_TG_MASK                                                       (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_PI_HOLD_1_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_OFFSET_SR_TG_OFFSET                                                     (533)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_OFFSET_SR_TG_MASK                                                       (0x3 << RTL8390_SDS8_9_ANA_TG_S1_REG_OFFSET_SR_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_OFFSET_IH_TG_OFFSET                                                     (531)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_OFFSET_IH_TG_MASK                                                       (0x3 << RTL8390_SDS8_9_ANA_TG_S1_REG_OFFSET_IH_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_OOBS_SEL_TG_OFFSET                                                      (530)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_OOBS_SEL_TG_MASK                                                        (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_OOBS_SEL_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_OOBS_FREQ_SEL_TG_OFFSET                                                 (529)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_OOBS_FREQ_SEL_TG_MASK                                                   (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_OOBS_FREQ_SEL_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_PI_IBX_SEL_TG_OFFSET                                                    (528)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_PI_IBX_SEL_TG_MASK                                                      (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_PI_IBX_SEL_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_PR1_KP_RSEL_XSG_OFFSET                                                  (526)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_PR1_KP_RSEL_XSG_MASK                                                    (0x3 << RTL8390_SDS8_9_ANA_TG_S1_REG_PR1_KP_RSEL_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_PR2_KI_RSEL_XSG_OFFSET                                                  (524)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_PR2_KI_RSEL_XSG_MASK                                                    (0x3 << RTL8390_SDS8_9_ANA_TG_S1_REG_PR2_KI_RSEL_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_OOBS_VCM_XSG_OFFSET                                                     (522)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_OOBS_VCM_XSG_MASK                                                       (0x3 << RTL8390_SDS8_9_ANA_TG_S1_REG_OOBS_VCM_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_PI_HOLD_XSG_OFFSET                                                      (521)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_PI_HOLD_XSG_MASK                                                        (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_PI_HOLD_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_PI2_HOLD_1_XSG_OFFSET                                                   (520)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_PI2_HOLD_1_XSG_MASK                                                     (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_PI2_HOLD_1_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_PI_HOLD_1_XSG_OFFSET                                                    (519)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_PI_HOLD_1_XSG_MASK                                                      (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_PI_HOLD_1_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_OFFSET_SR_XSG_OFFSET                                                    (517)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_OFFSET_SR_XSG_MASK                                                      (0x3 << RTL8390_SDS8_9_ANA_TG_S1_REG_OFFSET_SR_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_OFFSET_IH_XSG_OFFSET                                                    (515)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_OFFSET_IH_XSG_MASK                                                      (0x3 << RTL8390_SDS8_9_ANA_TG_S1_REG_OFFSET_IH_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_OOBS_SEL_XSG_OFFSET                                                     (514)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_OOBS_SEL_XSG_MASK                                                       (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_OOBS_SEL_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_OOBS_FREQ_SEL_XSG_OFFSET                                                (513)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_OOBS_FREQ_SEL_XSG_MASK                                                  (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_OOBS_FREQ_SEL_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_PI_IBX_SEL_XSG_OFFSET                                                   (512)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_PI_IBX_SEL_XSG_MASK                                                     (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_PI_IBX_SEL_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_RX_EN_SELF_TG_OFFSET                                                    (511)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_RX_EN_SELF_TG_MASK                                                      (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_RX_EN_SELF_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_OOBS_RXIDLE_MANUAL_TG_OFFSET                                            (510)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_OOBS_RXIDLE_MANUAL_TG_MASK                                              (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_OOBS_RXIDLE_MANUAL_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_OOBS_CKSEL_TG_OFFSET                                                    (509)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_OOBS_CKSEL_TG_MASK                                                      (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_OOBS_CKSEL_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_PI2_M_MODE_1_TG_OFFSET                                                  (508)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_PI2_M_MODE_1_TG_MASK                                                    (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_PI2_M_MODE_1_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_PI_M_MODE_1_TG_OFFSET                                                   (507)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_PI_M_MODE_1_TG_MASK                                                     (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_PI_M_MODE_1_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_PI_M_MODE_TG_OFFSET                                                     (506)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_PI_M_MODE_TG_MASK                                                       (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_PI_M_MODE_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_EN2_M_VALUE_1_TG_OFFSET                                                 (502)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_EN2_M_VALUE_1_TG_MASK                                                   (0xF << RTL8390_SDS8_9_ANA_TG_S1_REG_EN2_M_VALUE_1_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_OOBS_NSQDLY_SEL_TG_OFFSET                                               (501)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_OOBS_NSQDLY_SEL_TG_MASK                                                 (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_OOBS_NSQDLY_SEL_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_OOBS_SWEN_TG_OFFSET                                                     (500)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_OOBS_SWEN_TG_MASK                                                       (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_OOBS_SWEN_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_RSSI_SEN_TG_OFFSET                                                      (498)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_RSSI_SEN_TG_MASK                                                        (0x3 << RTL8390_SDS8_9_ANA_TG_S1_REG_RSSI_SEN_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_OOBS_CALI_TG_OFFSET                                                     (496)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_OOBS_CALI_TG_MASK                                                       (0x3 << RTL8390_SDS8_9_ANA_TG_S1_REG_OOBS_CALI_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_RX_EN_SELF_XSG_OFFSET                                                   (495)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_RX_EN_SELF_XSG_MASK                                                     (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_RX_EN_SELF_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_OOBS_RXIDLE_MANUAL_XSG_OFFSET                                           (494)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_OOBS_RXIDLE_MANUAL_XSG_MASK                                             (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_OOBS_RXIDLE_MANUAL_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_OOBS_CKSEL_XSG_OFFSET                                                   (493)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_OOBS_CKSEL_XSG_MASK                                                     (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_OOBS_CKSEL_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_PI2_M_MODE_1_XSG_OFFSET                                                 (492)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_PI2_M_MODE_1_XSG_MASK                                                   (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_PI2_M_MODE_1_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_PI_M_MODE_1_XSG_OFFSET                                                  (491)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_PI_M_MODE_1_XSG_MASK                                                    (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_PI_M_MODE_1_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_PI_M_MODE_XSG_OFFSET                                                    (490)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_PI_M_MODE_XSG_MASK                                                      (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_PI_M_MODE_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_EN2_M_VALUE_1_XSG_OFFSET                                                (486)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_EN2_M_VALUE_1_XSG_MASK                                                  (0xF << RTL8390_SDS8_9_ANA_TG_S1_REG_EN2_M_VALUE_1_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_OOBS_NSQDLY_SEL_XSG_OFFSET                                              (485)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_OOBS_NSQDLY_SEL_XSG_MASK                                                (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_OOBS_NSQDLY_SEL_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_OOBS_SWEN_XSG_OFFSET                                                    (484)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_OOBS_SWEN_XSG_MASK                                                      (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_OOBS_SWEN_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_RSSI_SEN_XSG_OFFSET                                                     (482)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_RSSI_SEN_XSG_MASK                                                       (0x3 << RTL8390_SDS8_9_ANA_TG_S1_REG_RSSI_SEN_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_OOBS_CALI_XSG_OFFSET                                                    (480)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_OOBS_CALI_XSG_MASK                                                      (0x3 << RTL8390_SDS8_9_ANA_TG_S1_REG_OOBS_CALI_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_DIVIDE_NUM_TG_OFFSET                                                    (474)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_DIVIDE_NUM_TG_MASK                                                      (0x3F << RTL8390_SDS8_9_ANA_TG_S1_REG_DIVIDE_NUM_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_LOCK_DN_LIMIT_TG_OFFSET                                                 (464)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_LOCK_DN_LIMIT_TG_MASK                                                   (0x3FF << RTL8390_SDS8_9_ANA_TG_S1_REG_LOCK_DN_LIMIT_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_DIVIDE_NUM_XSG_OFFSET                                                   (458)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_DIVIDE_NUM_XSG_MASK                                                     (0x3F << RTL8390_SDS8_9_ANA_TG_S1_REG_DIVIDE_NUM_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_LOCK_DN_LIMIT_XSG_OFFSET                                                (448)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_LOCK_DN_LIMIT_XSG_MASK                                                  (0x3FF << RTL8390_SDS8_9_ANA_TG_S1_REG_LOCK_DN_LIMIT_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_LCVCO_HSMODE_TG_OFFSET                                                  (447)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_LCVCO_HSMODE_TG_MASK                                                    (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_LCVCO_HSMODE_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_CMU_LOOP_DIVN_TG_OFFSET                                                 (442)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_CMU_LOOP_DIVN_TG_MASK                                                   (0x1F << RTL8390_SDS8_9_ANA_TG_S1_REG_CMU_LOOP_DIVN_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_LOCK_UP_LIMIT_TG_OFFSET                                                 (432)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_LOCK_UP_LIMIT_TG_MASK                                                   (0x3FF << RTL8390_SDS8_9_ANA_TG_S1_REG_LOCK_UP_LIMIT_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_LCVCO_HSMODE_XSG_OFFSET                                                 (431)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_LCVCO_HSMODE_XSG_MASK                                                   (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_LCVCO_HSMODE_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_CMU_LOOP_DIVN_XSG_OFFSET                                                (426)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_CMU_LOOP_DIVN_XSG_MASK                                                  (0x1F << RTL8390_SDS8_9_ANA_TG_S1_REG_CMU_LOOP_DIVN_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_LOCK_UP_LIMIT_XSG_OFFSET                                                (416)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_LOCK_UP_LIMIT_XSG_MASK                                                  (0x3FF << RTL8390_SDS8_9_ANA_TG_S1_REG_LOCK_UP_LIMIT_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_ISTANK_SEL_HS_TG_1_OFFSET                                               (415)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_ISTANK_SEL_HS_TG_1_MASK                                                 (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_ISTANK_SEL_HS_TG_1_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_ISTANK_SEL_HS_TG_0_OFFSET                                               (414)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_ISTANK_SEL_HS_TG_0_MASK                                                 (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_ISTANK_SEL_HS_TG_0_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_CMU_SEL_CP_TG_OFFSET                                                    (412)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_CMU_SEL_CP_TG_MASK                                                      (0x3 << RTL8390_SDS8_9_ANA_TG_S1_REG_CMU_SEL_CP_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_CMU_SELPREDIV_TG_OFFSET                                                 (410)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_CMU_SELPREDIV_TG_MASK                                                   (0x3 << RTL8390_SDS8_9_ANA_TG_S1_REG_CMU_SELPREDIV_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_CMU_LOOP_DIV4_TG_OFFSET                                                 (408)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_CMU_LOOP_DIV4_TG_MASK                                                   (0x3 << RTL8390_SDS8_9_ANA_TG_S1_REG_CMU_LOOP_DIV4_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_CMU_ICP_SEL_TG_OFFSET                                                   (404)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_CMU_ICP_SEL_TG_MASK                                                     (0xF << RTL8390_SDS8_9_ANA_TG_S1_REG_CMU_ICP_SEL_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_CMU_SEL_R_TG_3_OFFSET                                                   (403)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_CMU_SEL_R_TG_3_MASK                                                     (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_CMU_SEL_R_TG_3_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_CMU_SEL_R_TG_2_0_OFFSET                                                 (400)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_CMU_SEL_R_TG_2_0_MASK                                                   (0x7 << RTL8390_SDS8_9_ANA_TG_S1_REG_CMU_SEL_R_TG_2_0_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_ISTANK_SEL_HS_XSG_1_OFFSET                                              (399)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_ISTANK_SEL_HS_XSG_1_MASK                                                (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_ISTANK_SEL_HS_XSG_1_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_ISTANK_SEL_HS_XSG_0_OFFSET                                              (398)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_ISTANK_SEL_HS_XSG_0_MASK                                                (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_ISTANK_SEL_HS_XSG_0_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_CMU_SEL_CP_XSG_OFFSET                                                   (396)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_CMU_SEL_CP_XSG_MASK                                                     (0x3 << RTL8390_SDS8_9_ANA_TG_S1_REG_CMU_SEL_CP_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_CMU_SELPREDIV_XSG_OFFSET                                                (394)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_CMU_SELPREDIV_XSG_MASK                                                  (0x3 << RTL8390_SDS8_9_ANA_TG_S1_REG_CMU_SELPREDIV_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_CMU_LOOP_DIV4_XSG_OFFSET                                                (392)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_CMU_LOOP_DIV4_XSG_MASK                                                  (0x3 << RTL8390_SDS8_9_ANA_TG_S1_REG_CMU_LOOP_DIV4_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_CMU_ICP_SEL_XSG_OFFSET                                                  (388)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_CMU_ICP_SEL_XSG_MASK                                                    (0xF << RTL8390_SDS8_9_ANA_TG_S1_REG_CMU_ICP_SEL_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_CMU_SEL_R_XSG_3_OFFSET                                                  (387)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_CMU_SEL_R_XSG_3_MASK                                                    (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_CMU_SEL_R_XSG_3_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_CMU_SEL_R_XSG_2_0_OFFSET                                                (384)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_CMU_SEL_R_XSG_2_0_MASK                                                  (0x7 << RTL8390_SDS8_9_ANA_TG_S1_REG_CMU_SEL_R_XSG_2_0_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TXLA_IBXSEL_TG_OFFSET                                                   (383)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TXLA_IBXSEL_TG_MASK                                                     (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_TXLA_IBXSEL_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TX_D2_AMP_TG_OFFSET                                                     (378)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TX_D2_AMP_TG_MASK                                                       (0x1F << RTL8390_SDS8_9_ANA_TG_S1_REG_TX_D2_AMP_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TX_D1_AMP_TG_OFFSET                                                     (373)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TX_D1_AMP_TG_MASK                                                       (0x1F << RTL8390_SDS8_9_ANA_TG_S1_REG_TX_D1_AMP_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TX_D0_AMP_TG_OFFSET                                                     (368)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TX_D0_AMP_TG_MASK                                                       (0x1F << RTL8390_SDS8_9_ANA_TG_S1_REG_TX_D0_AMP_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TXLA_IBXSEL_XSG_OFFSET                                                  (367)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TXLA_IBXSEL_XSG_MASK                                                    (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_TXLA_IBXSEL_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TX_D2_AMP_XSG_OFFSET                                                    (362)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TX_D2_AMP_XSG_MASK                                                      (0x1F << RTL8390_SDS8_9_ANA_TG_S1_REG_TX_D2_AMP_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TX_D1_AMP_XSG_OFFSET                                                    (357)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TX_D1_AMP_XSG_MASK                                                      (0x1F << RTL8390_SDS8_9_ANA_TG_S1_REG_TX_D1_AMP_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TX_D0_AMP_XSG_OFFSET                                                    (352)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TX_D0_AMP_XSG_MASK                                                      (0x1F << RTL8390_SDS8_9_ANA_TG_S1_REG_TX_D0_AMP_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TX_SEL_VCM_TG_OFFSET                                                    (350)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TX_SEL_VCM_TG_MASK                                                      (0x3 << RTL8390_SDS8_9_ANA_TG_S1_REG_TX_SEL_VCM_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TXDLY_TG_OFFSET                                                         (348)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TXDLY_TG_MASK                                                           (0x3 << RTL8390_SDS8_9_ANA_TG_S1_REG_TXDLY_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TX_ADDMOS_TG_OFFSET                                                     (347)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TX_ADDMOS_TG_MASK                                                       (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_TX_ADDMOS_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TX_D2S_SEL_TG_OFFSET                                                    (346)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TX_D2S_SEL_TG_MASK                                                      (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_TX_D2S_SEL_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TXLA_SENDB_TG_OFFSET                                                    (345)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TXLA_SENDB_TG_MASK                                                      (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_TXLA_SENDB_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_IBRX_BOOSTER_TG_OFFSET                                                  (344)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_IBRX_BOOSTER_TG_MASK                                                    (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_IBRX_BOOSTER_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_IBTX_BOOSTER_TG_OFFSET                                                  (343)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_IBTX_BOOSTER_TG_MASK                                                    (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_IBTX_BOOSTER_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_EN_M_VALUE_1_TG_OFFSET                                                  (339)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_EN_M_VALUE_1_TG_MASK                                                    (0xF << RTL8390_SDS8_9_ANA_TG_S1_REG_EN_M_VALUE_1_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TX_TAMP_TG_OFFSET                                                       (336)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TX_TAMP_TG_MASK                                                         (0x7 << RTL8390_SDS8_9_ANA_TG_S1_REG_TX_TAMP_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TX_SEL_VCM_XSG_OFFSET                                                   (334)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TX_SEL_VCM_XSG_MASK                                                     (0x3 << RTL8390_SDS8_9_ANA_TG_S1_REG_TX_SEL_VCM_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TXDLY_XSG_OFFSET                                                        (332)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TXDLY_XSG_MASK                                                          (0x3 << RTL8390_SDS8_9_ANA_TG_S1_REG_TXDLY_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TX_ADDMOS_XSG_OFFSET                                                    (331)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TX_ADDMOS_XSG_MASK                                                      (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_TX_ADDMOS_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TX_D2S_SEL_XSG_OFFSET                                                   (330)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TX_D2S_SEL_XSG_MASK                                                     (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_TX_D2S_SEL_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TXLA_SENDB_XSG_OFFSET                                                   (329)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TXLA_SENDB_XSG_MASK                                                     (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_TXLA_SENDB_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_IBRX_BOOSTER_XSG_OFFSET                                                 (328)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_IBRX_BOOSTER_XSG_MASK                                                   (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_IBRX_BOOSTER_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_IBTX_BOOSTER_XSG_OFFSET                                                 (327)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_IBTX_BOOSTER_XSG_MASK                                                   (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_IBTX_BOOSTER_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_EN_M_VALUE_1_XSG_OFFSET                                                 (323)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_EN_M_VALUE_1_XSG_MASK                                                   (0xF << RTL8390_SDS8_9_ANA_TG_S1_REG_EN_M_VALUE_1_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TX_TAMP_XSG_OFFSET                                                      (320)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TX_TAMP_XSG_MASK                                                        (0x7 << RTL8390_SDS8_9_ANA_TG_S1_REG_TX_TAMP_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TX_PRDRV_CM_TG_OFFSET                                                   (318)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TX_PRDRV_CM_TG_MASK                                                     (0x3 << RTL8390_SDS8_9_ANA_TG_S1_REG_TX_PRDRV_CM_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TX_D2_PN_SEL_TG_OFFSET                                                  (317)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TX_D2_PN_SEL_TG_MASK                                                    (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_TX_D2_PN_SEL_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TX_D1_PN_SEL_TG_OFFSET                                                  (316)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TX_D1_PN_SEL_TG_MASK                                                    (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_TX_D1_PN_SEL_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TX_D0_PN_SEL_TG_OFFSET                                                  (315)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TX_D0_PN_SEL_TG_MASK                                                    (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_TX_D0_PN_SEL_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TX_D2_EN_TG_OFFSET                                                      (314)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TX_D2_EN_TG_MASK                                                        (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_TX_D2_EN_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TX_D1_EN_TG_OFFSET                                                      (313)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TX_D1_EN_TG_MASK                                                        (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_TX_D1_EN_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TX_D0_EN_TG_OFFSET                                                      (312)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TX_D0_EN_TG_MASK                                                        (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_TX_D0_EN_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TX_SPDSEL_DIG_TG_OFFSET                                                 (311)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TX_SPDSEL_DIG_TG_MASK                                                   (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_TX_SPDSEL_DIG_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG2D2C_22_OFFSET                                                      (310)
  #define RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG2D2C_22_MASK                                                        (0x1 << RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG2D2C_22_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_RX_CKLC_SEL_TG_OFFSET                                                   (309)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_RX_CKLC_SEL_TG_MASK                                                     (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_RX_CKLC_SEL_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_RX_CKDIV2_SEL_TG_OFFSET                                                 (308)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_RX_CKDIV2_SEL_TG_MASK                                                   (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_RX_CKDIV2_SEL_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TX_SPDSEL_TG_OFFSET                                                     (306)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TX_SPDSEL_TG_MASK                                                       (0x3 << RTL8390_SDS8_9_ANA_TG_S1_REG_TX_SPDSEL_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TX_CKLC_SEL_TG_OFFSET                                                   (305)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TX_CKLC_SEL_TG_MASK                                                     (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_TX_CKLC_SEL_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TX_CKDIV2_SEL_TG_OFFSET                                                 (304)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TX_CKDIV2_SEL_TG_MASK                                                   (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_TX_CKDIV2_SEL_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TX_PRDRV_CM_XSG_OFFSET                                                  (302)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TX_PRDRV_CM_XSG_MASK                                                    (0x3 << RTL8390_SDS8_9_ANA_TG_S1_REG_TX_PRDRV_CM_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TX_D2_PN_SEL_XSG_OFFSET                                                 (301)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TX_D2_PN_SEL_XSG_MASK                                                   (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_TX_D2_PN_SEL_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TX_D1_PN_SEL_XSG_OFFSET                                                 (300)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TX_D1_PN_SEL_XSG_MASK                                                   (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_TX_D1_PN_SEL_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TX_D0_PN_SEL_XSG_OFFSET                                                 (299)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TX_D0_PN_SEL_XSG_MASK                                                   (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_TX_D0_PN_SEL_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TX_D2_EN_XSG_OFFSET                                                     (298)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TX_D2_EN_XSG_MASK                                                       (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_TX_D2_EN_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TX_D1_EN_XSG_OFFSET                                                     (297)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TX_D1_EN_XSG_MASK                                                       (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_TX_D1_EN_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TX_D0_EN_XSG_OFFSET                                                     (296)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TX_D0_EN_XSG_MASK                                                       (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_TX_D0_EN_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TX_SPDSEL_DIG_XSG_OFFSET                                                (295)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TX_SPDSEL_DIG_XSG_MASK                                                  (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_TX_SPDSEL_DIG_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG2D2C_06_OFFSET                                                      (294)
  #define RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG2D2C_06_MASK                                                        (0x1 << RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG2D2C_06_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_RX_CKLC_SEL_XSG_OFFSET                                                  (293)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_RX_CKLC_SEL_XSG_MASK                                                    (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_RX_CKLC_SEL_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_RX_CKDIV2_SEL_XSG_OFFSET                                                (292)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_RX_CKDIV2_SEL_XSG_MASK                                                  (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_RX_CKDIV2_SEL_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TX_SPDSEL_XSG_OFFSET                                                    (290)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TX_SPDSEL_XSG_MASK                                                      (0x3 << RTL8390_SDS8_9_ANA_TG_S1_REG_TX_SPDSEL_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TX_CKLC_SEL_XSG_OFFSET                                                  (289)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TX_CKLC_SEL_XSG_MASK                                                    (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_TX_CKLC_SEL_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TX_CKDIV2_SEL_XSG_OFFSET                                                (288)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TX_CKDIV2_SEL_XSG_MASK                                                  (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_TX_CKDIV2_SEL_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_ISTANK_SEL_TG_OFFSET                                                    (285)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_ISTANK_SEL_TG_MASK                                                      (0x7 << RTL8390_SDS8_9_ANA_TG_S1_REG_ISTANK_SEL_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TIME2_RST_WIDTH_TG_OFFSET                                               (283)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TIME2_RST_WIDTH_TG_MASK                                                 (0x3 << RTL8390_SDS8_9_ANA_TG_S1_REG_TIME2_RST_WIDTH_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_VI_SEL_TG_OFFSET                                                        (280)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_VI_SEL_TG_MASK                                                          (0x7 << RTL8390_SDS8_9_ANA_TG_S1_REG_VI_SEL_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_CMU_INJ_MODE_SEL_TG_OFFSET                                              (279)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_CMU_INJ_MODE_SEL_TG_MASK                                                (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_CMU_INJ_MODE_SEL_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_CMU_SEL_CSM_TG_OFFSET                                                   (277)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_CMU_SEL_CSM_TG_MASK                                                     (0x3 << RTL8390_SDS8_9_ANA_TG_S1_REG_CMU_SEL_CSM_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_CMU_VCO_COARSE_TG_OFFSET                                                (272)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_CMU_VCO_COARSE_TG_MASK                                                  (0x1F << RTL8390_SDS8_9_ANA_TG_S1_REG_CMU_VCO_COARSE_TG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_ISTANK_SEL_XSG_OFFSET                                                   (269)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_ISTANK_SEL_XSG_MASK                                                     (0x7 << RTL8390_SDS8_9_ANA_TG_S1_REG_ISTANK_SEL_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TIME2_RST_WIDTH_XSG_OFFSET                                              (267)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_TIME2_RST_WIDTH_XSG_MASK                                                (0x3 << RTL8390_SDS8_9_ANA_TG_S1_REG_TIME2_RST_WIDTH_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_VI_SEL_XSG_OFFSET                                                       (264)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_VI_SEL_XSG_MASK                                                         (0x7 << RTL8390_SDS8_9_ANA_TG_S1_REG_VI_SEL_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_CMU_INJ_MODE_SEL_XSG_OFFSET                                             (263)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_CMU_INJ_MODE_SEL_XSG_MASK                                               (0x1 << RTL8390_SDS8_9_ANA_TG_S1_REG_CMU_INJ_MODE_SEL_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_CMU_SEL_CSM_XSG_OFFSET                                                  (261)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_CMU_SEL_CSM_XSG_MASK                                                    (0x3 << RTL8390_SDS8_9_ANA_TG_S1_REG_CMU_SEL_CSM_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_CMU_VCO_COARSE_XSG_OFFSET                                               (256)
  #define RTL8390_SDS8_9_ANA_TG_S1_REG_CMU_VCO_COARSE_XSG_MASK                                                 (0x1F << RTL8390_SDS8_9_ANA_TG_S1_REG_CMU_VCO_COARSE_XSG_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG3130_3100_OFFSET                                                    (224)
  #define RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG3130_3100_MASK                                                      (0xFFFFFFFF << RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG3130_3100_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG3332_3100_OFFSET                                                    (192)
  #define RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG3332_3100_MASK                                                      (0xFFFFFFFF << RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG3332_3100_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG3534_3100_OFFSET                                                    (160)
  #define RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG3534_3100_MASK                                                      (0xFFFFFFFF << RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG3534_3100_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG3736_3100_OFFSET                                                    (128)
  #define RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG3736_3100_MASK                                                      (0xFFFFFFFF << RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG3736_3100_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG3938_3100_OFFSET                                                    (96)
  #define RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG3938_3100_MASK                                                      (0xFFFFFFFF << RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG3938_3100_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG3B3A_3100_OFFSET                                                    (64)
  #define RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG3B3A_3100_MASK                                                      (0xFFFFFFFF << RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG3B3A_3100_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG3D3C_31_26_OFFSET                                                   (58)
  #define RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG3D3C_31_26_MASK                                                     (0x3F << RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG3D3C_31_26_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG3D3C_25_OFFSET                                                      (57)
  #define RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG3D3C_25_MASK                                                        (0x1 << RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG3D3C_25_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG3D3C_24_OFFSET                                                      (56)
  #define RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG3D3C_24_MASK                                                        (0x1 << RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG3D3C_24_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG3D3C_23_OFFSET                                                      (55)
  #define RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG3D3C_23_MASK                                                        (0x1 << RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG3D3C_23_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG3D3C_22_OFFSET                                                      (54)
  #define RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG3D3C_22_MASK                                                        (0x1 << RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG3D3C_22_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG3D3C_21_OFFSET                                                      (53)
  #define RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG3D3C_21_MASK                                                        (0x1 << RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG3D3C_21_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG3D3C_20_OFFSET                                                      (52)
  #define RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG3D3C_20_MASK                                                        (0x1 << RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG3D3C_20_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG3D3C_19_OFFSET                                                      (51)
  #define RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG3D3C_19_MASK                                                        (0x1 << RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG3D3C_19_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG3D3C_18_OFFSET                                                      (50)
  #define RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG3D3C_18_MASK                                                        (0x1 << RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG3D3C_18_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG3D3C_17_16_OFFSET                                                   (48)
  #define RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG3D3C_17_16_MASK                                                     (0x3 << RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG3D3C_17_16_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG3D3C_15_14_OFFSET                                                   (46)
  #define RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG3D3C_15_14_MASK                                                     (0x3 << RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG3D3C_15_14_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG3D3C_13_12_OFFSET                                                   (44)
  #define RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG3D3C_13_12_MASK                                                     (0x3 << RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG3D3C_13_12_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG3D3C_11_10_OFFSET                                                   (42)
  #define RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG3D3C_11_10_MASK                                                     (0x3 << RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG3D3C_11_10_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG3D3C_9_8_OFFSET                                                     (40)
  #define RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG3D3C_9_8_MASK                                                       (0x3 << RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG3D3C_9_8_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG3D3C_7_6_OFFSET                                                     (38)
  #define RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG3D3C_7_6_MASK                                                       (0x3 << RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG3D3C_7_6_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG3D3C_5_4_OFFSET                                                     (36)
  #define RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG3D3C_5_4_MASK                                                       (0x3 << RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG3D3C_5_4_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG3D3C_3_2_OFFSET                                                     (34)
  #define RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG3D3C_3_2_MASK                                                       (0x3 << RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG3D3C_3_2_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG3D3C_1_OFFSET                                                       (33)
  #define RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG3D3C_1_MASK                                                         (0x1 << RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG3D3C_1_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG3D3C_0_OFFSET                                                       (32)
  #define RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG3D3C_0_MASK                                                         (0x1 << RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG3D3C_0_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG3F3E_31_OFFSET                                                      (31)
  #define RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG3F3E_31_MASK                                                        (0x1 << RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG3F3E_31_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG3F3E_30_22_OFFSET                                                   (22)
  #define RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG3F3E_30_22_MASK                                                     (0x1FF << RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG3F3E_30_22_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG3F3E_21_OFFSET                                                      (21)
  #define RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG3F3E_21_MASK                                                        (0x1 << RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG3F3E_21_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG3F3E_20_OFFSET                                                      (20)
  #define RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG3F3E_20_MASK                                                        (0x1 << RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG3F3E_20_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG3F3E_19_16_OFFSET                                                   (16)
  #define RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG3F3E_19_16_MASK                                                     (0xF << RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG3F3E_19_16_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG3F3E_15_OFFSET                                                      (15)
  #define RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG3F3E_15_MASK                                                        (0x1 << RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG3F3E_15_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG3F3E_14_OFFSET                                                      (14)
  #define RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG3F3E_14_MASK                                                        (0x1 << RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG3F3E_14_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG3F3E_13_OFFSET                                                      (13)
  #define RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG3F3E_13_MASK                                                        (0x1 << RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG3F3E_13_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG3F3E_12_9_OFFSET                                                    (9)
  #define RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG3F3E_12_9_MASK                                                      (0xF << RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG3F3E_12_9_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG3F3E_8_4_OFFSET                                                     (4)
  #define RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG3F3E_8_4_MASK                                                       (0x1F << RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG3F3E_8_4_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG3F3E_3_1_OFFSET                                                     (1)
  #define RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG3F3E_3_1_MASK                                                       (0x7 << RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG3F3E_3_1_OFFSET)
  #define RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG3F3E_0_OFFSET                                                       (0)
  #define RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG3F3E_0_MASK                                                         (0x1 << RTL8390_SDS8_9_ANA_TG_S1_DUMMY_RG3F3E_0_OFFSET)

#define RTL8390_SDS10_11_XSG0_ADDR                                                                             (0xB400)
  #define RTL8390_SDS10_11_XSG0_SR1_CFG_PTR_ERR_EN_OFFSET                                                      (2047)
  #define RTL8390_SDS10_11_XSG0_SR1_CFG_PTR_ERR_EN_MASK                                                        (0x1 << RTL8390_SDS10_11_XSG0_SR1_CFG_PTR_ERR_EN_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR1_CFG_AUTO_10BIT_OFFSET                                                      (2046)
  #define RTL8390_SDS10_11_XSG0_SR1_CFG_AUTO_10BIT_MASK                                                        (0x1 << RTL8390_SDS10_11_XSG0_SR1_CFG_AUTO_10BIT_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR1_CFG_FULL_ACK2_OFFSET                                                       (2045)
  #define RTL8390_SDS10_11_XSG0_SR1_CFG_FULL_ACK2_MASK                                                         (0x1 << RTL8390_SDS10_11_XSG0_SR1_CFG_FULL_ACK2_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR1_CFG_NXP_EN_OFFSET                                                          (2044)
  #define RTL8390_SDS10_11_XSG0_SR1_CFG_NXP_EN_MASK                                                            (0x1 << RTL8390_SDS10_11_XSG0_SR1_CFG_NXP_EN_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR1_SDS_FRC_RX_OFFSET                                                          (2040)
  #define RTL8390_SDS10_11_XSG0_SR1_SDS_FRC_RX_MASK                                                            (0xF << RTL8390_SDS10_11_XSG0_SR1_SDS_FRC_RX_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR1_CFG_HSG_RTIG_OFFSET                                                        (2039)
  #define RTL8390_SDS10_11_XSG0_SR1_CFG_HSG_RTIG_MASK                                                          (0x1 << RTL8390_SDS10_11_XSG0_SR1_CFG_HSG_RTIG_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR1_CFG_XSG_OFFSET                                                             (2038)
  #define RTL8390_SDS10_11_XSG0_SR1_CFG_XSG_MASK                                                               (0x1 << RTL8390_SDS10_11_XSG0_SR1_CFG_XSG_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR1_CFG_RG1X54_OFFSET                                                          (2036)
  #define RTL8390_SDS10_11_XSG0_SR1_CFG_RG1X54_MASK                                                            (0x3 << RTL8390_SDS10_11_XSG0_SR1_CFG_RG1X54_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR1_SDS_FRC_TX_OFFSET                                                          (2032)
  #define RTL8390_SDS10_11_XSG0_SR1_SDS_FRC_TX_MASK                                                            (0xF << RTL8390_SDS10_11_XSG0_SR1_SDS_FRC_TX_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR0_DIS_RENWAY_OFFSET                                                          (2031)
  #define RTL8390_SDS10_11_XSG0_SR0_DIS_RENWAY_MASK                                                            (0x1 << RTL8390_SDS10_11_XSG0_SR0_DIS_RENWAY_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR0_BYP_8B10B_OFFSET                                                           (2030)
  #define RTL8390_SDS10_11_XSG0_SR0_BYP_8B10B_MASK                                                             (0x1 << RTL8390_SDS10_11_XSG0_SR0_BYP_8B10B_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR0_CDET_OFFSET                                                                (2028)
  #define RTL8390_SDS10_11_XSG0_SR0_CDET_MASK                                                                  (0x3 << RTL8390_SDS10_11_XSG0_SR0_CDET_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR0_DIS_TMR_CMA_OFFSET                                                         (2027)
  #define RTL8390_SDS10_11_XSG0_SR0_DIS_TMR_CMA_MASK                                                           (0x1 << RTL8390_SDS10_11_XSG0_SR0_DIS_TMR_CMA_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR0_DIS_APX_OFFSET                                                             (2026)
  #define RTL8390_SDS10_11_XSG0_SR0_DIS_APX_MASK                                                               (0x1 << RTL8390_SDS10_11_XSG0_SR0_DIS_APX_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR0_INV_HSI_OFFSET                                                             (2025)
  #define RTL8390_SDS10_11_XSG0_SR0_INV_HSI_MASK                                                               (0x1 << RTL8390_SDS10_11_XSG0_SR0_INV_HSI_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR0_INV_HSO_OFFSET                                                             (2024)
  #define RTL8390_SDS10_11_XSG0_SR0_INV_HSO_MASK                                                               (0x1 << RTL8390_SDS10_11_XSG0_SR0_INV_HSO_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR0_SDS_SDET_DEG_OFFSET                                                        (2022)
  #define RTL8390_SDS10_11_XSG0_SR0_SDS_SDET_DEG_MASK                                                          (0x3 << RTL8390_SDS10_11_XSG0_SR0_SDS_SDET_DEG_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR0_CODEC_LPK_OFFSET                                                           (2021)
  #define RTL8390_SDS10_11_XSG0_SR0_CODEC_LPK_MASK                                                             (0x1 << RTL8390_SDS10_11_XSG0_SR0_CODEC_LPK_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR0_AFE_LPK_OFFSET                                                             (2020)
  #define RTL8390_SDS10_11_XSG0_SR0_AFE_LPK_MASK                                                               (0x1 << RTL8390_SDS10_11_XSG0_SR0_AFE_LPK_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR0_REMOTE_LPK_OFFSET                                                          (2019)
  #define RTL8390_SDS10_11_XSG0_SR0_REMOTE_LPK_MASK                                                            (0x1 << RTL8390_SDS10_11_XSG0_SR0_REMOTE_LPK_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR0_SDS_TX_DOWN_OFFSET                                                         (2018)
  #define RTL8390_SDS10_11_XSG0_SR0_SDS_TX_DOWN_MASK                                                           (0x1 << RTL8390_SDS10_11_XSG0_SR0_SDS_TX_DOWN_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR0_SDS_EN_RX_OFFSET                                                           (2017)
  #define RTL8390_SDS10_11_XSG0_SR0_SDS_EN_RX_MASK                                                             (0x1 << RTL8390_SDS10_11_XSG0_SR0_SDS_EN_RX_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR0_SDS_EN_TX_OFFSET                                                           (2016)
  #define RTL8390_SDS10_11_XSG0_SR0_SDS_EN_TX_MASK                                                             (0x1 << RTL8390_SDS10_11_XSG0_SR0_SDS_EN_TX_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR3_WR_SOFT_RSTB_OFFSET                                                        (2015)
  #define RTL8390_SDS10_11_XSG0_SR3_WR_SOFT_RSTB_MASK                                                          (0x1 << RTL8390_SDS10_11_XSG0_SR3_WR_SOFT_RSTB_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR3_USE_25M_CLK_OFFSET                                                         (2014)
  #define RTL8390_SDS10_11_XSG0_SR3_USE_25M_CLK_MASK                                                           (0x1 << RTL8390_SDS10_11_XSG0_SR3_USE_25M_CLK_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR3_MARK_CARR_EXT_OFFSET                                                       (2013)
  #define RTL8390_SDS10_11_XSG0_SR3_MARK_CARR_EXT_MASK                                                         (0x1 << RTL8390_SDS10_11_XSG0_SR3_MARK_CARR_EXT_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR3_SEL_DEG_OFFSET                                                             (2012)
  #define RTL8390_SDS10_11_XSG0_SR3_SEL_DEG_MASK                                                               (0x1 << RTL8390_SDS10_11_XSG0_SR3_SEL_DEG_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR3_REG_CALIB_OK_CNT_OFFSET                                                    (2008)
  #define RTL8390_SDS10_11_XSG0_SR3_REG_CALIB_OK_CNT_MASK                                                      (0xF << RTL8390_SDS10_11_XSG0_SR3_REG_CALIB_OK_CNT_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR3_EXT_PWR_CTL_OFFSET                                                         (2007)
  #define RTL8390_SDS10_11_XSG0_SR3_EXT_PWR_CTL_MASK                                                           (0x1 << RTL8390_SDS10_11_XSG0_SR3_EXT_PWR_CTL_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR3_SOFT_RST_OFFSET                                                            (2006)
  #define RTL8390_SDS10_11_XSG0_SR3_SOFT_RST_MASK                                                              (0x1 << RTL8390_SDS10_11_XSG0_SR3_SOFT_RST_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR3_CLR_SOFT_RSTB_OFFSET                                                       (2005)
  #define RTL8390_SDS10_11_XSG0_SR3_CLR_SOFT_RSTB_MASK                                                         (0x1 << RTL8390_SDS10_11_XSG0_SR3_CLR_SOFT_RSTB_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR3_CMA_RQ_OFFSET                                                              (2000)
  #define RTL8390_SDS10_11_XSG0_SR3_CMA_RQ_MASK                                                                (0x1F << RTL8390_SDS10_11_XSG0_SR3_CMA_RQ_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR2_FRC_PREAMBLE_OFFSET                                                        (1998)
  #define RTL8390_SDS10_11_XSG0_SR2_FRC_PREAMBLE_MASK                                                          (0x3 << RTL8390_SDS10_11_XSG0_SR2_FRC_PREAMBLE_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR2_FRC_IPG_OFFSET                                                             (1996)
  #define RTL8390_SDS10_11_XSG0_SR2_FRC_IPG_MASK                                                               (0x3 << RTL8390_SDS10_11_XSG0_SR2_FRC_IPG_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR2_FRC_CGGOOD_OFFSET                                                          (1994)
  #define RTL8390_SDS10_11_XSG0_SR2_FRC_CGGOOD_MASK                                                            (0x3 << RTL8390_SDS10_11_XSG0_SR2_FRC_CGGOOD_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR2_SDS_FRC_AN_OFFSET                                                          (1992)
  #define RTL8390_SDS10_11_XSG0_SR2_SDS_FRC_AN_MASK                                                            (0x3 << RTL8390_SDS10_11_XSG0_SR2_SDS_FRC_AN_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR2_CFG_INS_IPG_MDY_OFFSET                                                     (1991)
  #define RTL8390_SDS10_11_XSG0_SR2_CFG_INS_IPG_MDY_MASK                                                       (0x1 << RTL8390_SDS10_11_XSG0_SR2_CFG_INS_IPG_MDY_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR2_CFG_RDS_CMA_DET_OFFSET                                                     (1990)
  #define RTL8390_SDS10_11_XSG0_SR2_CFG_RDS_CMA_DET_MASK                                                       (0x1 << RTL8390_SDS10_11_XSG0_SR2_CFG_RDS_CMA_DET_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR2_CFG_SEL_TMR_LIM_OFFSET                                                     (1988)
  #define RTL8390_SDS10_11_XSG0_SR2_CFG_SEL_TMR_LIM_MASK                                                       (0x3 << RTL8390_SDS10_11_XSG0_SR2_CFG_SEL_TMR_LIM_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR2_SDS_RESTART_AN_OFFSET                                                      (1984)
  #define RTL8390_SDS10_11_XSG0_SR2_SDS_RESTART_AN_MASK                                                        (0xF << RTL8390_SDS10_11_XSG0_SR2_SDS_RESTART_AN_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR5_LPI_TRANSMIT_STYLE_OFFSET                                                  (1983)
  #define RTL8390_SDS10_11_XSG0_SR5_LPI_TRANSMIT_STYLE_MASK                                                    (0x1 << RTL8390_SDS10_11_XSG0_SR5_LPI_TRANSMIT_STYLE_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR5_PWRSV_INB_PERIOD_OFFSET                                                    (1980)
  #define RTL8390_SDS10_11_XSG0_SR5_PWRSV_INB_PERIOD_MASK                                                      (0x7 << RTL8390_SDS10_11_XSG0_SR5_PWRSV_INB_PERIOD_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR5_PWRSV_WAKEUP_C2_OFFSET                                                     (1979)
  #define RTL8390_SDS10_11_XSG0_SR5_PWRSV_WAKEUP_C2_MASK                                                       (0x1 << RTL8390_SDS10_11_XSG0_SR5_PWRSV_WAKEUP_C2_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR5_PWRSV_WAKEUP_C1_OFFSET                                                     (1978)
  #define RTL8390_SDS10_11_XSG0_SR5_PWRSV_WAKEUP_C1_MASK                                                       (0x1 << RTL8390_SDS10_11_XSG0_SR5_PWRSV_WAKEUP_C1_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR5_CFG_MARK_CARR_EXT_ERR_OFFSET                                               (1977)
  #define RTL8390_SDS10_11_XSG0_SR5_CFG_MARK_CARR_EXT_ERR_MASK                                                 (0x1 << RTL8390_SDS10_11_XSG0_SR5_CFG_MARK_CARR_EXT_ERR_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR5_REG_PCSREQ_POS_OFFSET                                                      (1976)
  #define RTL8390_SDS10_11_XSG0_SR5_REG_PCSREQ_POS_MASK                                                        (0x1 << RTL8390_SDS10_11_XSG0_SR5_REG_PCSREQ_POS_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR5_CFG_INBTOUT_LEVEL_OFFSET                                                   (1975)
  #define RTL8390_SDS10_11_XSG0_SR5_CFG_INBTOUT_LEVEL_MASK                                                     (0x1 << RTL8390_SDS10_11_XSG0_SR5_CFG_INBTOUT_LEVEL_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR5_CFG_SUDINB_OFFSET                                                          (1974)
  #define RTL8390_SDS10_11_XSG0_SR5_CFG_SUDINB_MASK                                                            (0x1 << RTL8390_SDS10_11_XSG0_SR5_CFG_SUDINB_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR5_CFG_PCSRDABT_LD_OFFSET                                                     (1973)
  #define RTL8390_SDS10_11_XSG0_SR5_CFG_PCSRDABT_LD_MASK                                                       (0x1 << RTL8390_SDS10_11_XSG0_SR5_CFG_PCSRDABT_LD_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR5_CFG_AN_UZ_OFFSET                                                           (1972)
  #define RTL8390_SDS10_11_XSG0_SR5_CFG_AN_UZ_MASK                                                             (0x1 << RTL8390_SDS10_11_XSG0_SR5_CFG_AN_UZ_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR5_CFG_INBAND_EN_OFFSET                                                       (1968)
  #define RTL8390_SDS10_11_XSG0_SR5_CFG_INBAND_EN_MASK                                                         (0xF << RTL8390_SDS10_11_XSG0_SR5_CFG_INBAND_EN_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR4_CFG_FRC_SDS_MODE_OFFSET                                                    (1965)
  #define RTL8390_SDS10_11_XSG0_SR4_CFG_FRC_SDS_MODE_MASK                                                      (0x7 << RTL8390_SDS10_11_XSG0_SR4_CFG_FRC_SDS_MODE_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR4_CFG_FRC_SDS_MODE_EN_OFFSET                                                 (1964)
  #define RTL8390_SDS10_11_XSG0_SR4_CFG_FRC_SDS_MODE_EN_MASK                                                   (0x1 << RTL8390_SDS10_11_XSG0_SR4_CFG_FRC_SDS_MODE_EN_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR4_CFG_UPD_RXD_OFFSET                                                         (1960)
  #define RTL8390_SDS10_11_XSG0_SR4_CFG_UPD_RXD_MASK                                                           (0xF << RTL8390_SDS10_11_XSG0_SR4_CFG_UPD_RXD_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR4_CFG_UPD_TXD_OFFSET                                                         (1956)
  #define RTL8390_SDS10_11_XSG0_SR4_CFG_UPD_TXD_MASK                                                           (0xF << RTL8390_SDS10_11_XSG0_SR4_CFG_UPD_TXD_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR4_CFG_UPD_RXD_DYN_OFFSET                                                     (1955)
  #define RTL8390_SDS10_11_XSG0_SR4_CFG_UPD_RXD_DYN_MASK                                                       (0x1 << RTL8390_SDS10_11_XSG0_SR4_CFG_UPD_RXD_DYN_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR4_CFG_EN_LINK_FIB1G_OFFSET                                                   (1954)
  #define RTL8390_SDS10_11_XSG0_SR4_CFG_EN_LINK_FIB1G_MASK                                                     (0x1 << RTL8390_SDS10_11_XSG0_SR4_CFG_EN_LINK_FIB1G_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR4_CFG_EN_LINK_SGM_OFFSET                                                     (1953)
  #define RTL8390_SDS10_11_XSG0_SR4_CFG_EN_LINK_SGM_MASK                                                       (0x1 << RTL8390_SDS10_11_XSG0_SR4_CFG_EN_LINK_SGM_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR4_CFG_SGM_CK_SEL_OFFSET                                                      (1952)
  #define RTL8390_SDS10_11_XSG0_SR4_CFG_SGM_CK_SEL_MASK                                                        (0x1 << RTL8390_SDS10_11_XSG0_SR4_CFG_SGM_CK_SEL_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR7_CFG_8B10B_NO_CREXT_OFFSET                                                  (1951)
  #define RTL8390_SDS10_11_XSG0_SR7_CFG_8B10B_NO_CREXT_MASK                                                    (0x1 << RTL8390_SDS10_11_XSG0_SR7_CFG_8B10B_NO_CREXT_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR7_CFG_NEG_CLKWR_A2D_OFFSET                                                   (1950)
  #define RTL8390_SDS10_11_XSG0_SR7_CFG_NEG_CLKWR_A2D_MASK                                                     (0x1 << RTL8390_SDS10_11_XSG0_SR7_CFG_NEG_CLKWR_A2D_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR7_CFG_MIIXF_TS1K_OFFSET                                                      (1949)
  #define RTL8390_SDS10_11_XSG0_SR7_CFG_MIIXF_TS1K_MASK                                                        (0x1 << RTL8390_SDS10_11_XSG0_SR7_CFG_MIIXF_TS1K_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR7_CFG_DLY_PRE8_OFFSET                                                        (1948)
  #define RTL8390_SDS10_11_XSG0_SR7_CFG_DLY_PRE8_MASK                                                          (0x1 << RTL8390_SDS10_11_XSG0_SR7_CFG_DLY_PRE8_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR7_CFG_GRXD_SEL_OFFSET                                                        (1947)
  #define RTL8390_SDS10_11_XSG0_SR7_CFG_GRXD_SEL_MASK                                                          (0x1 << RTL8390_SDS10_11_XSG0_SR7_CFG_GRXD_SEL_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR7_CFG_LPI_CMD_MII_OFFSET                                                     (1946)
  #define RTL8390_SDS10_11_XSG0_SR7_CFG_LPI_CMD_MII_MASK                                                       (0x1 << RTL8390_SDS10_11_XSG0_SR7_CFG_LPI_CMD_MII_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR7_CFG_MARK_RXSCR_ERR_OFFSET                                                  (1945)
  #define RTL8390_SDS10_11_XSG0_SR7_CFG_MARK_RXSCR_ERR_MASK                                                    (0x1 << RTL8390_SDS10_11_XSG0_SR7_CFG_MARK_RXSCR_ERR_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR7_CFG_MARK_TXSCR_ERR_OFFSET                                                  (1944)
  #define RTL8390_SDS10_11_XSG0_SR7_CFG_MARK_TXSCR_ERR_MASK                                                    (0x1 << RTL8390_SDS10_11_XSG0_SR7_CFG_MARK_TXSCR_ERR_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR7_BYP_START_OFFSET                                                           (1940)
  #define RTL8390_SDS10_11_XSG0_SR7_BYP_START_MASK                                                             (0xF << RTL8390_SDS10_11_XSG0_SR7_BYP_START_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR7_BYP_END_OFFSET                                                             (1936)
  #define RTL8390_SDS10_11_XSG0_SR7_BYP_END_MASK                                                               (0xF << RTL8390_SDS10_11_XSG0_SR7_BYP_END_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR6_CFG_NO_GIGA_SCM_OFFSET                                                     (1935)
  #define RTL8390_SDS10_11_XSG0_SR6_CFG_NO_GIGA_SCM_MASK                                                       (0x1 << RTL8390_SDS10_11_XSG0_SR6_CFG_NO_GIGA_SCM_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR6_CFG_RE_SYNC_STYLE_OFFSET                                                   (1934)
  #define RTL8390_SDS10_11_XSG0_SR6_CFG_RE_SYNC_STYLE_MASK                                                     (0x1 << RTL8390_SDS10_11_XSG0_SR6_CFG_RE_SYNC_STYLE_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR6_CFG_SYNC_GAT_OFFSET                                                        (1933)
  #define RTL8390_SDS10_11_XSG0_SR6_CFG_SYNC_GAT_MASK                                                          (0x1 << RTL8390_SDS10_11_XSG0_SR6_CFG_SYNC_GAT_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR6_CFG_BYPSCR_XSG_OFFSET                                                      (1932)
  #define RTL8390_SDS10_11_XSG0_SR6_CFG_BYPSCR_XSG_MASK                                                        (0x1 << RTL8390_SDS10_11_XSG0_SR6_CFG_BYPSCR_XSG_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR6_RX_BYPSCR_OFFSET                                                           (1928)
  #define RTL8390_SDS10_11_XSG0_SR6_RX_BYPSCR_MASK                                                             (0xF << RTL8390_SDS10_11_XSG0_SR6_RX_BYPSCR_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR6_CFG_SLP_RQ_OFFSET                                                          (1924)
  #define RTL8390_SDS10_11_XSG0_SR6_CFG_SLP_RQ_MASK                                                            (0xF << RTL8390_SDS10_11_XSG0_SR6_CFG_SLP_RQ_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR6_TX_BYPSCR_OFFSET                                                           (1920)
  #define RTL8390_SDS10_11_XSG0_SR6_TX_BYPSCR_MASK                                                             (0xF << RTL8390_SDS10_11_XSG0_SR6_TX_BYPSCR_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR9_CFG_EEE_PROGRAM_0_OFFSET                                                   (1904)
  #define RTL8390_SDS10_11_XSG0_SR9_CFG_EEE_PROGRAM_0_MASK                                                     (0xFFFF << RTL8390_SDS10_11_XSG0_SR9_CFG_EEE_PROGRAM_0_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR8_CFG_EEE_PWRSAV_EN_OFFSET                                                   (1903)
  #define RTL8390_SDS10_11_XSG0_SR8_CFG_EEE_PWRSAV_EN_MASK                                                     (0x1 << RTL8390_SDS10_11_XSG0_SR8_CFG_EEE_PWRSAV_EN_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR8_REG_EEE_SDS_AN_OFFSET                                                      (1902)
  #define RTL8390_SDS10_11_XSG0_SR8_REG_EEE_SDS_AN_MASK                                                        (0x1 << RTL8390_SDS10_11_XSG0_SR8_REG_EEE_SDS_AN_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR8_REG_C3_TIMER_OFFSET                                                        (1899)
  #define RTL8390_SDS10_11_XSG0_SR8_REG_C3_TIMER_MASK                                                          (0x7 << RTL8390_SDS10_11_XSG0_SR8_REG_C3_TIMER_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR8_REG_C2_TIMER_OFFSET                                                        (1896)
  #define RTL8390_SDS10_11_XSG0_SR8_REG_C2_TIMER_MASK                                                          (0x7 << RTL8390_SDS10_11_XSG0_SR8_REG_C2_TIMER_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR8_REG_C1_TIMER_OFFSET                                                        (1893)
  #define RTL8390_SDS10_11_XSG0_SR8_REG_C1_TIMER_MASK                                                          (0x7 << RTL8390_SDS10_11_XSG0_SR8_REG_C1_TIMER_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR8_REG_C0_TIMER_OFFSET                                                        (1890)
  #define RTL8390_SDS10_11_XSG0_SR8_REG_C0_TIMER_MASK                                                          (0x7 << RTL8390_SDS10_11_XSG0_SR8_REG_C0_TIMER_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR8_CFG_MAC_C1_CHG_RESTC3_OFFSET                                               (1889)
  #define RTL8390_SDS10_11_XSG0_SR8_CFG_MAC_C1_CHG_RESTC3_MASK                                                 (0x1 << RTL8390_SDS10_11_XSG0_SR8_CFG_MAC_C1_CHG_RESTC3_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR8_CFG_PHY_GO_C1_COND_SPC_OFFSET                                              (1888)
  #define RTL8390_SDS10_11_XSG0_SR8_CFG_PHY_GO_C1_COND_SPC_MASK                                                (0x1 << RTL8390_SDS10_11_XSG0_SR8_CFG_PHY_GO_C1_COND_SPC_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR11_CFG_EEE_DBG_CNT_OFFSET                                                    (1872)
  #define RTL8390_SDS10_11_XSG0_SR11_CFG_EEE_DBG_CNT_MASK                                                      (0xFFFF << RTL8390_SDS10_11_XSG0_SR11_CFG_EEE_DBG_CNT_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR10_CFG_RG10X1512_OFFSET                                                      (1868)
  #define RTL8390_SDS10_11_XSG0_SR10_CFG_RG10X1512_MASK                                                        (0xF << RTL8390_SDS10_11_XSG0_SR10_CFG_RG10X1512_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR10_QSGMII_NO_DILE2_OFFSET                                                    (1867)
  #define RTL8390_SDS10_11_XSG0_SR10_QSGMII_NO_DILE2_MASK                                                      (0x1 << RTL8390_SDS10_11_XSG0_SR10_QSGMII_NO_DILE2_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR10_QSGMII_EEE_SEL_OFFSET                                                     (1866)
  #define RTL8390_SDS10_11_XSG0_SR10_QSGMII_EEE_SEL_MASK                                                       (0x1 << RTL8390_SDS10_11_XSG0_SR10_QSGMII_EEE_SEL_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR10_QSGMII_LPI_TX_EN_OFFSET                                                   (1865)
  #define RTL8390_SDS10_11_XSG0_SR10_QSGMII_LPI_TX_EN_MASK                                                     (0x1 << RTL8390_SDS10_11_XSG0_SR10_QSGMII_LPI_TX_EN_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR10_QSGMII_LPI_RX_EN_OFFSET                                                   (1864)
  #define RTL8390_SDS10_11_XSG0_SR10_QSGMII_LPI_RX_EN_MASK                                                     (0x1 << RTL8390_SDS10_11_XSG0_SR10_QSGMII_LPI_RX_EN_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR10_QSGMII_INB_EN_OFFSET                                                      (1863)
  #define RTL8390_SDS10_11_XSG0_SR10_QSGMII_INB_EN_MASK                                                        (0x1 << RTL8390_SDS10_11_XSG0_SR10_QSGMII_INB_EN_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR10_QSGMII_RXER_SEL_OFFSET                                                    (1862)
  #define RTL8390_SDS10_11_XSG0_SR10_QSGMII_RXER_SEL_MASK                                                      (0x1 << RTL8390_SDS10_11_XSG0_SR10_QSGMII_RXER_SEL_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR10_CFG_FAST_TIMER_OFFSET                                                     (1860)
  #define RTL8390_SDS10_11_XSG0_SR10_CFG_FAST_TIMER_MASK                                                       (0x3 << RTL8390_SDS10_11_XSG0_SR10_CFG_FAST_TIMER_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR10_EEE_LINK_FASTER_OFFSET                                                    (1856)
  #define RTL8390_SDS10_11_XSG0_SR10_EEE_LINK_FASTER_MASK                                                      (0xF << RTL8390_SDS10_11_XSG0_SR10_EEE_LINK_FASTER_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR13_SDS_LK_TIME_OFFSET                                                        (1848)
  #define RTL8390_SDS10_11_XSG0_SR13_SDS_LK_TIME_MASK                                                          (0xFF << RTL8390_SDS10_11_XSG0_SR13_SDS_LK_TIME_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR13_CFG_APXT_TMP_OFFSET                                                       (1840)
  #define RTL8390_SDS10_11_XSG0_SR13_CFG_APXT_TMP_MASK                                                         (0xFF << RTL8390_SDS10_11_XSG0_SR13_CFG_APXT_TMP_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR12_CFG_INB_TIMEOUT_OFFSET                                                    (1832)
  #define RTL8390_SDS10_11_XSG0_SR12_CFG_INB_TIMEOUT_MASK                                                      (0xFF << RTL8390_SDS10_11_XSG0_SR12_CFG_INB_TIMEOUT_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR12_ABILITY_OFFSET                                                            (1828)
  #define RTL8390_SDS10_11_XSG0_SR12_ABILITY_MASK                                                              (0xF << RTL8390_SDS10_11_XSG0_SR12_ABILITY_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR12_RDM_ALGOR_OFFSET                                                          (1827)
  #define RTL8390_SDS10_11_XSG0_SR12_RDM_ALGOR_MASK                                                            (0x1 << RTL8390_SDS10_11_XSG0_SR12_RDM_ALGOR_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR12_SD_DET_ALGOR_OFFSET                                                       (1826)
  #define RTL8390_SDS10_11_XSG0_SR12_SD_DET_ALGOR_MASK                                                         (0x1 << RTL8390_SDS10_11_XSG0_SR12_SD_DET_ALGOR_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR12_AUTO_DET_ALGOR_OFFSET                                                     (1825)
  #define RTL8390_SDS10_11_XSG0_SR12_AUTO_DET_ALGOR_MASK                                                       (0x1 << RTL8390_SDS10_11_XSG0_SR12_AUTO_DET_ALGOR_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR12_SEND_NP_ON_OFFSET                                                         (1824)
  #define RTL8390_SDS10_11_XSG0_SR12_SEND_NP_ON_MASK                                                           (0x1 << RTL8390_SDS10_11_XSG0_SR12_SEND_NP_ON_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR15_CFG_INBAND_MASTER_0_OFFSET                                                (1808)
  #define RTL8390_SDS10_11_XSG0_SR15_CFG_INBAND_MASTER_0_MASK                                                  (0xFFFF << RTL8390_SDS10_11_XSG0_SR15_CFG_INBAND_MASTER_0_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR14_CFG_SPDUP_OFFSET                                                          (1807)
  #define RTL8390_SDS10_11_XSG0_SR14_CFG_SPDUP_MASK                                                            (0x1 << RTL8390_SDS10_11_XSG0_SR14_CFG_SPDUP_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR14_CFG_SPDUP_FIB100_OFFSET                                                   (1806)
  #define RTL8390_SDS10_11_XSG0_SR14_CFG_SPDUP_FIB100_MASK                                                     (0x1 << RTL8390_SDS10_11_XSG0_SR14_CFG_SPDUP_FIB100_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR14_CFG_RXSLEEP_TMROUT_OFFSET                                                 (1805)
  #define RTL8390_SDS10_11_XSG0_SR14_CFG_RXSLEEP_TMROUT_MASK                                                   (0x1 << RTL8390_SDS10_11_XSG0_SR14_CFG_RXSLEEP_TMROUT_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR14_SEL_CALIBOK_OFFSET                                                        (1804)
  #define RTL8390_SDS10_11_XSG0_SR14_SEL_CALIBOK_MASK                                                          (0x1 << RTL8390_SDS10_11_XSG0_SR14_SEL_CALIBOK_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR14_SEL_SDET_OFFSET                                                           (1803)
  #define RTL8390_SDS10_11_XSG0_SR14_SEL_SDET_MASK                                                             (0x1 << RTL8390_SDS10_11_XSG0_SR14_SEL_SDET_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR14_SEL_ANOK_OFFSET                                                           (1802)
  #define RTL8390_SDS10_11_XSG0_SR14_SEL_ANOK_MASK                                                             (0x1 << RTL8390_SDS10_11_XSG0_SR14_SEL_ANOK_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR14_CFG_SEL_ODD_BIT_OFFSET                                                    (1801)
  #define RTL8390_SDS10_11_XSG0_SR14_CFG_SEL_ODD_BIT_MASK                                                      (0x1 << RTL8390_SDS10_11_XSG0_SR14_CFG_SEL_ODD_BIT_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR14_CFG_FRC_LD_VALUE_OFFSET                                                   (1800)
  #define RTL8390_SDS10_11_XSG0_SR14_CFG_FRC_LD_VALUE_MASK                                                     (0x1 << RTL8390_SDS10_11_XSG0_SR14_CFG_FRC_LD_VALUE_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR14_CFG_FRC_LD_OFFSET                                                         (1799)
  #define RTL8390_SDS10_11_XSG0_SR14_CFG_FRC_LD_MASK                                                           (0x1 << RTL8390_SDS10_11_XSG0_SR14_CFG_FRC_LD_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR14_CFG_SGMI_CK1MS_EN_OFFSET                                                  (1798)
  #define RTL8390_SDS10_11_XSG0_SR14_CFG_SGMI_CK1MS_EN_MASK                                                    (0x1 << RTL8390_SDS10_11_XSG0_SR14_CFG_SGMI_CK1MS_EN_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR14_CFG_LINK_TMR_SGMII_SEL_OFFSET                                             (1795)
  #define RTL8390_SDS10_11_XSG0_SR14_CFG_LINK_TMR_SGMII_SEL_MASK                                               (0x7 << RTL8390_SDS10_11_XSG0_SR14_CFG_LINK_TMR_SGMII_SEL_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR14_CFG_LINK_TMR_NORM_SEL_OFFSET                                              (1792)
  #define RTL8390_SDS10_11_XSG0_SR14_CFG_LINK_TMR_NORM_SEL_MASK                                                (0x7 << RTL8390_SDS10_11_XSG0_SR14_CFG_LINK_TMR_NORM_SEL_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR17_MACRDVLD_OFFSET                                                           (1791)
  #define RTL8390_SDS10_11_XSG0_SR17_MACRDVLD_MASK                                                             (0x1 << RTL8390_SDS10_11_XSG0_SR17_MACRDVLD_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR17_MACRDABT_OFFSET                                                           (1790)
  #define RTL8390_SDS10_11_XSG0_SR17_MACRDABT_MASK                                                             (0x1 << RTL8390_SDS10_11_XSG0_SR17_MACRDABT_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR17_CFG_INBAND_MASTER_2_OFFSET                                                (1776)
  #define RTL8390_SDS10_11_XSG0_SR17_CFG_INBAND_MASTER_2_MASK                                                  (0x3FFF << RTL8390_SDS10_11_XSG0_SR17_CFG_INBAND_MASTER_2_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR16_CFG_INBAND_MASTER_1_OFFSET                                                (1760)
  #define RTL8390_SDS10_11_XSG0_SR16_CFG_INBAND_MASTER_1_MASK                                                  (0xFFFF << RTL8390_SDS10_11_XSG0_SR16_CFG_INBAND_MASTER_1_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR19_CFG_RSGP_TXCFG_MAC_OFFSET                                                 (1744)
  #define RTL8390_SDS10_11_XSG0_SR19_CFG_RSGP_TXCFG_MAC_MASK                                                   (0xFFFF << RTL8390_SDS10_11_XSG0_SR19_CFG_RSGP_TXCFG_MAC_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR18_CFG_RSGP_TXCFG_PHY_OFFSET                                                 (1728)
  #define RTL8390_SDS10_11_XSG0_SR18_CFG_RSGP_TXCFG_PHY_MASK                                                   (0xFFFF << RTL8390_SDS10_11_XSG0_SR18_CFG_RSGP_TXCFG_PHY_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR21_CFG_SGM_TXCFG_MAC_OFFSET                                                  (1712)
  #define RTL8390_SDS10_11_XSG0_SR21_CFG_SGM_TXCFG_MAC_MASK                                                    (0xFFFF << RTL8390_SDS10_11_XSG0_SR21_CFG_SGM_TXCFG_MAC_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR20_CFG_SGM_TXCFG_PHY_OFFSET                                                  (1696)
  #define RTL8390_SDS10_11_XSG0_SR20_CFG_SGM_TXCFG_PHY_MASK                                                    (0xFFFF << RTL8390_SDS10_11_XSG0_SR20_CFG_SGM_TXCFG_PHY_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR23_CFG_FIB2G_TXCFG_P1_OFFSET                                                 (1680)
  #define RTL8390_SDS10_11_XSG0_SR23_CFG_FIB2G_TXCFG_P1_MASK                                                   (0xFFFF << RTL8390_SDS10_11_XSG0_SR23_CFG_FIB2G_TXCFG_P1_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR22_CFG_FIB2G_TXCFG_P0_OFFSET                                                 (1664)
  #define RTL8390_SDS10_11_XSG0_SR22_CFG_FIB2G_TXCFG_P0_MASK                                                   (0xFFFF << RTL8390_SDS10_11_XSG0_SR22_CFG_FIB2G_TXCFG_P0_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR25_CFG_FIB2G_TXCFG_NP_P1_OFFSET                                              (1648)
  #define RTL8390_SDS10_11_XSG0_SR25_CFG_FIB2G_TXCFG_NP_P1_MASK                                                (0xFFFF << RTL8390_SDS10_11_XSG0_SR25_CFG_FIB2G_TXCFG_NP_P1_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR24_CFG_FIB2G_TXCFG_NP_P0_OFFSET                                              (1632)
  #define RTL8390_SDS10_11_XSG0_SR24_CFG_FIB2G_TXCFG_NP_P0_MASK                                                (0xFFFF << RTL8390_SDS10_11_XSG0_SR24_CFG_FIB2G_TXCFG_NP_P0_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR27_CFG_DBG_OUT_ECO1_OFFSET                                                   (1616)
  #define RTL8390_SDS10_11_XSG0_SR27_CFG_DBG_OUT_ECO1_MASK                                                     (0xFFFF << RTL8390_SDS10_11_XSG0_SR27_CFG_DBG_OUT_ECO1_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR26_IP_VERSION_OFFSET                                                         (1608)
  #define RTL8390_SDS10_11_XSG0_SR26_IP_VERSION_MASK                                                           (0xFF << RTL8390_SDS10_11_XSG0_SR26_IP_VERSION_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR26_SDS_MODE_OFFSET                                                           (1600)
  #define RTL8390_SDS10_11_XSG0_SR26_SDS_MODE_MASK                                                             (0xFF << RTL8390_SDS10_11_XSG0_SR26_SDS_MODE_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR29_CFG_SDS_DBG_OUT_0_OFFSET                                                  (1584)
  #define RTL8390_SDS10_11_XSG0_SR29_CFG_SDS_DBG_OUT_0_MASK                                                    (0xFFFF << RTL8390_SDS10_11_XSG0_SR29_CFG_SDS_DBG_OUT_0_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR28_CFG_PHY_GO_C2_COND_SPC_OFFSET                                             (1583)
  #define RTL8390_SDS10_11_XSG0_SR28_CFG_PHY_GO_C2_COND_SPC_MASK                                               (0x1 << RTL8390_SDS10_11_XSG0_SR28_CFG_PHY_GO_C2_COND_SPC_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR28_CFG_ERRMSK_NOSIG_OFFSET                                                   (1582)
  #define RTL8390_SDS10_11_XSG0_SR28_CFG_ERRMSK_NOSIG_MASK                                                     (0x1 << RTL8390_SDS10_11_XSG0_SR28_CFG_ERRMSK_NOSIG_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR28_RM_LPK_EVEN_BITS_OFFSET                                                   (1581)
  #define RTL8390_SDS10_11_XSG0_SR28_RM_LPK_EVEN_BITS_MASK                                                     (0x1 << RTL8390_SDS10_11_XSG0_SR28_RM_LPK_EVEN_BITS_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR28_CFG_QSGMII_PARITY_CHK_OFFSET                                              (1580)
  #define RTL8390_SDS10_11_XSG0_SR28_CFG_QSGMII_PARITY_CHK_MASK                                                (0x1 << RTL8390_SDS10_11_XSG0_SR28_CFG_QSGMII_PARITY_CHK_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR28_CFG_DBG_S0_OFFSET                                                         (1579)
  #define RTL8390_SDS10_11_XSG0_SR28_CFG_DBG_S0_MASK                                                           (0x1 << RTL8390_SDS10_11_XSG0_SR28_CFG_DBG_S0_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR28_CFG_SDS_DBG_EN_OFFSET                                                     (1578)
  #define RTL8390_SDS10_11_XSG0_SR28_CFG_SDS_DBG_EN_MASK                                                       (0x1 << RTL8390_SDS10_11_XSG0_SR28_CFG_SDS_DBG_EN_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR28_CFG_SDS_DBG_SEL_OFFSET                                                    (1568)
  #define RTL8390_SDS10_11_XSG0_SR28_CFG_SDS_DBG_SEL_MASK                                                      (0x3FF << RTL8390_SDS10_11_XSG0_SR28_CFG_SDS_DBG_SEL_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SR30_CFG_SDS_DBG_OUT_1_OFFSET                                                  (1536)
  #define RTL8390_SDS10_11_XSG0_SR30_CFG_SDS_DBG_OUT_1_MASK                                                    (0xFFFF << RTL8390_SDS10_11_XSG0_SR30_CFG_SDS_DBG_OUT_1_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SRE1_ANA_RG1X_OFFSET                                                           (1520)
  #define RTL8390_SDS10_11_XSG0_SRE1_ANA_RG1X_MASK                                                             (0xFFFF << RTL8390_SDS10_11_XSG0_SRE1_ANA_RG1X_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SRE0_ANA_RG0X_OFFSET                                                           (1504)
  #define RTL8390_SDS10_11_XSG0_SRE0_ANA_RG0X_MASK                                                             (0xFFFF << RTL8390_SDS10_11_XSG0_SRE0_ANA_RG0X_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SRE3_ANA_RG3X_OFFSET                                                           (1488)
  #define RTL8390_SDS10_11_XSG0_SRE3_ANA_RG3X_MASK                                                             (0xFFFF << RTL8390_SDS10_11_XSG0_SRE3_ANA_RG3X_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SRE2_ANA_RG2X_OFFSET                                                           (1472)
  #define RTL8390_SDS10_11_XSG0_SRE2_ANA_RG2X_MASK                                                             (0xFFFF << RTL8390_SDS10_11_XSG0_SRE2_ANA_RG2X_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SRE5_ANA_RG5X_OFFSET                                                           (1456)
  #define RTL8390_SDS10_11_XSG0_SRE5_ANA_RG5X_MASK                                                             (0xFFFF << RTL8390_SDS10_11_XSG0_SRE5_ANA_RG5X_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SRE4_ANA_RG4X_OFFSET                                                           (1440)
  #define RTL8390_SDS10_11_XSG0_SRE4_ANA_RG4X_MASK                                                             (0xFFFF << RTL8390_SDS10_11_XSG0_SRE4_ANA_RG4X_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SRE7_ANA_RG7X_OFFSET                                                           (1424)
  #define RTL8390_SDS10_11_XSG0_SRE7_ANA_RG7X_MASK                                                             (0xFFFF << RTL8390_SDS10_11_XSG0_SRE7_ANA_RG7X_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SRE6_ANA_RG6X_OFFSET                                                           (1408)
  #define RTL8390_SDS10_11_XSG0_SRE6_ANA_RG6X_MASK                                                             (0xFFFF << RTL8390_SDS10_11_XSG0_SRE6_ANA_RG6X_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SRE9_ANA_RG9X_OFFSET                                                           (1392)
  #define RTL8390_SDS10_11_XSG0_SRE9_ANA_RG9X_MASK                                                             (0xFFFF << RTL8390_SDS10_11_XSG0_SRE9_ANA_RG9X_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SRE8_ANA_RG8X_OFFSET                                                           (1376)
  #define RTL8390_SDS10_11_XSG0_SRE8_ANA_RG8X_MASK                                                             (0xFFFF << RTL8390_SDS10_11_XSG0_SRE8_ANA_RG8X_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SRE11_ANA_RG11X_OFFSET                                                         (1360)
  #define RTL8390_SDS10_11_XSG0_SRE11_ANA_RG11X_MASK                                                           (0xFFFF << RTL8390_SDS10_11_XSG0_SRE11_ANA_RG11X_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SRE10_ANA_RG10X_OFFSET                                                         (1344)
  #define RTL8390_SDS10_11_XSG0_SRE10_ANA_RG10X_MASK                                                           (0xFFFF << RTL8390_SDS10_11_XSG0_SRE10_ANA_RG10X_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SRE13_CFG_NEG_GTXC_OFFSET                                                      (1343)
  #define RTL8390_SDS10_11_XSG0_SRE13_CFG_NEG_GTXC_MASK                                                        (0x1 << RTL8390_SDS10_11_XSG0_SRE13_CFG_NEG_GTXC_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SRE13_CFG_LP_CNT_2_OFFSET                                                      (1339)
  #define RTL8390_SDS10_11_XSG0_SRE13_CFG_LP_CNT_2_MASK                                                        (0xF << RTL8390_SDS10_11_XSG0_SRE13_CFG_LP_CNT_2_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SRE13_CFG_EPON_SYNC_SM_OFFSET                                                  (1338)
  #define RTL8390_SDS10_11_XSG0_SRE13_CFG_EPON_SYNC_SM_MASK                                                    (0x1 << RTL8390_SDS10_11_XSG0_SRE13_CFG_EPON_SYNC_SM_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SRE13_CFG_DY_OFFSET                                                            (1328)
  #define RTL8390_SDS10_11_XSG0_SRE13_CFG_DY_MASK                                                              (0x3FF << RTL8390_SDS10_11_XSG0_SRE13_CFG_DY_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SRE12_ANA_RG12X_OFFSET                                                         (1315)
  #define RTL8390_SDS10_11_XSG0_SRE12_ANA_RG12X_MASK                                                           (0x1FFF << RTL8390_SDS10_11_XSG0_SRE12_ANA_RG12X_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SRE12_CFG_IPG_CNT_OFFSET                                                       (1312)
  #define RTL8390_SDS10_11_XSG0_SRE12_CFG_IPG_CNT_MASK                                                         (0x7 << RTL8390_SDS10_11_XSG0_SRE12_CFG_IPG_CNT_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SRE15_ANA_RG15X_OFFSET                                                         (1311)
  #define RTL8390_SDS10_11_XSG0_SRE15_ANA_RG15X_MASK                                                           (0x1 << RTL8390_SDS10_11_XSG0_SRE15_ANA_RG15X_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SRE15_CFG_LP_CNT_1_OFFSET                                                      (1307)
  #define RTL8390_SDS10_11_XSG0_SRE15_CFG_LP_CNT_1_MASK                                                        (0xF << RTL8390_SDS10_11_XSG0_SRE15_CFG_LP_CNT_1_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SRE15_CFG_EPON_OFFSET                                                          (1306)
  #define RTL8390_SDS10_11_XSG0_SRE15_CFG_EPON_MASK                                                            (0x1 << RTL8390_SDS10_11_XSG0_SRE15_CFG_EPON_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SRE15_CFG_DX_OFFSET                                                            (1296)
  #define RTL8390_SDS10_11_XSG0_SRE15_CFG_DX_MASK                                                              (0x3FF << RTL8390_SDS10_11_XSG0_SRE15_CFG_DX_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SRE14_ANA_RG14X_OFFSET                                                         (1280)
  #define RTL8390_SDS10_11_XSG0_SRE14_ANA_RG14X_MASK                                                           (0xFFFF << RTL8390_SDS10_11_XSG0_SRE14_ANA_RG14X_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SRE16_CFG_DY_8B_OFFSET                                                         (1256)
  #define RTL8390_SDS10_11_XSG0_SRE16_CFG_DY_8B_MASK                                                           (0xFF << RTL8390_SDS10_11_XSG0_SRE16_CFG_DY_8B_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SRE16_CFG_DX_8B_OFFSET                                                         (1248)
  #define RTL8390_SDS10_11_XSG0_SRE16_CFG_DX_8B_MASK                                                           (0xFF << RTL8390_SDS10_11_XSG0_SRE16_CFG_DX_8B_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SRE25_ALL_SYMBOLERR_CNT_OFFSET                                                 (1144)
  #define RTL8390_SDS10_11_XSG0_SRE25_ALL_SYMBOLERR_CNT_MASK                                                   (0xFF << RTL8390_SDS10_11_XSG0_SRE25_ALL_SYMBOLERR_CNT_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SRE25_MUX_SYMBOLERR_CNT_OFFSET                                                 (1136)
  #define RTL8390_SDS10_11_XSG0_SRE25_MUX_SYMBOLERR_CNT_MASK                                                   (0xFF << RTL8390_SDS10_11_XSG0_SRE25_MUX_SYMBOLERR_CNT_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SRE24_CFG_SD_H_OFFSET                                                          (1135)
  #define RTL8390_SDS10_11_XSG0_SRE24_CFG_SD_H_MASK                                                            (0x1 << RTL8390_SDS10_11_XSG0_SRE24_CFG_SD_H_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SRE24_CFG_RG24X14_OFFSET                                                       (1134)
  #define RTL8390_SDS10_11_XSG0_SRE24_CFG_RG24X14_MASK                                                         (0x1 << RTL8390_SDS10_11_XSG0_SRE24_CFG_RG24X14_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SRE24_CFG_HYSDET_OFFSET                                                        (1130)
  #define RTL8390_SDS10_11_XSG0_SRE24_CFG_HYSDET_MASK                                                          (0xF << RTL8390_SDS10_11_XSG0_SRE24_CFG_HYSDET_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SRE24_CFG_D2A_LPK_OFFSET                                                       (1129)
  #define RTL8390_SDS10_11_XSG0_SRE24_CFG_D2A_LPK_MASK                                                         (0x1 << RTL8390_SDS10_11_XSG0_SRE24_CFG_D2A_LPK_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SRE24_CFG_HAM_PTR_OFFSET                                                       (1128)
  #define RTL8390_SDS10_11_XSG0_SRE24_CFG_HAM_PTR_MASK                                                         (0x1 << RTL8390_SDS10_11_XSG0_SRE24_CFG_HAM_PTR_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SRE24_CFG_ENTX_OFFSET                                                          (1127)
  #define RTL8390_SDS10_11_XSG0_SRE24_CFG_ENTX_MASK                                                            (0x1 << RTL8390_SDS10_11_XSG0_SRE24_CFG_ENTX_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SRE24_CFG_CMALI_SIG_OFFSET                                                     (1126)
  #define RTL8390_SDS10_11_XSG0_SRE24_CFG_CMALI_SIG_MASK                                                       (0x1 << RTL8390_SDS10_11_XSG0_SRE24_CFG_CMALI_SIG_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SRE24_CFG_TMR_ALI_OFFSET                                                       (1123)
  #define RTL8390_SDS10_11_XSG0_SRE24_CFG_TMR_ALI_MASK                                                         (0x7 << RTL8390_SDS10_11_XSG0_SRE24_CFG_TMR_ALI_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SRE24_CFG_SYMBOLERR_CNT_OFFSET                                                 (1120)
  #define RTL8390_SDS10_11_XSG0_SRE24_CFG_SYMBOLERR_CNT_MASK                                                   (0x7 << RTL8390_SDS10_11_XSG0_SRE24_CFG_SYMBOLERR_CNT_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SRE27_CFG_DBG_STATUS_ECO_0_OFFSET                                              (1104)
  #define RTL8390_SDS10_11_XSG0_SRE27_CFG_DBG_STATUS_ECO_0_MASK                                                (0xFFFF << RTL8390_SDS10_11_XSG0_SRE27_CFG_DBG_STATUS_ECO_0_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SRE26_P3LNKDOWNCNT_OFFSET                                                      (1100)
  #define RTL8390_SDS10_11_XSG0_SRE26_P3LNKDOWNCNT_MASK                                                        (0xF << RTL8390_SDS10_11_XSG0_SRE26_P3LNKDOWNCNT_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SRE26_P2LNKDOWNCNT_OFFSET                                                      (1096)
  #define RTL8390_SDS10_11_XSG0_SRE26_P2LNKDOWNCNT_MASK                                                        (0xF << RTL8390_SDS10_11_XSG0_SRE26_P2LNKDOWNCNT_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SRE26_P1LNKDOWNCNT_OFFSET                                                      (1092)
  #define RTL8390_SDS10_11_XSG0_SRE26_P1LNKDOWNCNT_MASK                                                        (0xF << RTL8390_SDS10_11_XSG0_SRE26_P1LNKDOWNCNT_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SRE26_P0LNKDOWNCNT_OFFSET                                                      (1088)
  #define RTL8390_SDS10_11_XSG0_SRE26_P0LNKDOWNCNT_MASK                                                        (0xF << RTL8390_SDS10_11_XSG0_SRE26_P0LNKDOWNCNT_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SRE29_CFG_DBG_STATUS_ECO_2_OFFSET                                              (1081)
  #define RTL8390_SDS10_11_XSG0_SRE29_CFG_DBG_STATUS_ECO_2_MASK                                                (0x7F << RTL8390_SDS10_11_XSG0_SRE29_CFG_DBG_STATUS_ECO_2_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SRE29_SIGNOK_LAT_OFFSET                                                        (1080)
  #define RTL8390_SDS10_11_XSG0_SRE29_SIGNOK_LAT_MASK                                                          (0x1 << RTL8390_SDS10_11_XSG0_SRE29_SIGNOK_LAT_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SRE29_LINKOK_LAT_OFFSET                                                        (1076)
  #define RTL8390_SDS10_11_XSG0_SRE29_LINKOK_LAT_MASK                                                          (0xF << RTL8390_SDS10_11_XSG0_SRE29_LINKOK_LAT_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SRE29_SYNCOK_LAT_OFFSET                                                        (1072)
  #define RTL8390_SDS10_11_XSG0_SRE29_SYNCOK_LAT_MASK                                                          (0xF << RTL8390_SDS10_11_XSG0_SRE29_SYNCOK_LAT_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SRE28_CFG_DBG_STATUS_ECO_1_OFFSET                                              (1056)
  #define RTL8390_SDS10_11_XSG0_SRE28_CFG_DBG_STATUS_ECO_1_MASK                                                (0xFFFF << RTL8390_SDS10_11_XSG0_SRE28_CFG_DBG_STATUS_ECO_1_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SRE30_CFG_DBG_STATUS_ECO_3_OFFSET                                              (1033)
  #define RTL8390_SDS10_11_XSG0_SRE30_CFG_DBG_STATUS_ECO_3_MASK                                                (0x7F << RTL8390_SDS10_11_XSG0_SRE30_CFG_DBG_STATUS_ECO_3_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SRE30_SIGNOKSTAT_OFFSET                                                        (1032)
  #define RTL8390_SDS10_11_XSG0_SRE30_SIGNOKSTAT_MASK                                                          (0x1 << RTL8390_SDS10_11_XSG0_SRE30_SIGNOKSTAT_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SRE30_LINKOKSTAT_OFFSET                                                        (1028)
  #define RTL8390_SDS10_11_XSG0_SRE30_LINKOKSTAT_MASK                                                          (0xF << RTL8390_SDS10_11_XSG0_SRE30_LINKOKSTAT_OFFSET)
  #define RTL8390_SDS10_11_XSG0_SRE30_SYNCOKSTAT_OFFSET                                                        (1024)
  #define RTL8390_SDS10_11_XSG0_SRE30_SYNCOKSTAT_MASK                                                          (0xF << RTL8390_SDS10_11_XSG0_SRE30_SYNCOKSTAT_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FR1_CAPBILITY_OFFSET                                                           (1014)
  #define RTL8390_SDS10_11_XSG0_FR1_CAPBILITY_MASK                                                             (0x3FF << RTL8390_SDS10_11_XSG0_FR1_CAPBILITY_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FR1_AN_COMPLETE_OFFSET                                                         (1013)
  #define RTL8390_SDS10_11_XSG0_FR1_AN_COMPLETE_MASK                                                           (0x1 << RTL8390_SDS10_11_XSG0_FR1_AN_COMPLETE_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FR1_R_FAULT_OFFSET                                                             (1012)
  #define RTL8390_SDS10_11_XSG0_FR1_R_FAULT_MASK                                                               (0x1 << RTL8390_SDS10_11_XSG0_FR1_R_FAULT_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FR1_NWAY_ABILITY_OFFSET                                                        (1011)
  #define RTL8390_SDS10_11_XSG0_FR1_NWAY_ABILITY_MASK                                                          (0x1 << RTL8390_SDS10_11_XSG0_FR1_NWAY_ABILITY_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FR1_LINK_STATUS_OFFSET                                                         (1010)
  #define RTL8390_SDS10_11_XSG0_FR1_LINK_STATUS_MASK                                                           (0x1 << RTL8390_SDS10_11_XSG0_FR1_LINK_STATUS_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FR1_JABBER_DETECT_OFFSET                                                       (1009)
  #define RTL8390_SDS10_11_XSG0_FR1_JABBER_DETECT_MASK                                                         (0x1 << RTL8390_SDS10_11_XSG0_FR1_JABBER_DETECT_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FR1_EXTENDED_CAPBILITY_OFFSET                                                  (1008)
  #define RTL8390_SDS10_11_XSG0_FR1_EXTENDED_CAPBILITY_MASK                                                    (0x1 << RTL8390_SDS10_11_XSG0_FR1_EXTENDED_CAPBILITY_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FR0_CFG_FIB_RST_OFFSET                                                         (1007)
  #define RTL8390_SDS10_11_XSG0_FR0_CFG_FIB_RST_MASK                                                           (0x1 << RTL8390_SDS10_11_XSG0_FR0_CFG_FIB_RST_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FR0_CFG_FIB_LPK_OFFSET                                                         (1006)
  #define RTL8390_SDS10_11_XSG0_FR0_CFG_FIB_LPK_MASK                                                           (0x1 << RTL8390_SDS10_11_XSG0_FR0_CFG_FIB_LPK_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FR0_CFG_FIB_SPD_RD_00_OFFSET                                                   (1005)
  #define RTL8390_SDS10_11_XSG0_FR0_CFG_FIB_SPD_RD_00_MASK                                                     (0x1 << RTL8390_SDS10_11_XSG0_FR0_CFG_FIB_SPD_RD_00_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FR0_CFG_FIB_ANEN_OFFSET                                                        (1004)
  #define RTL8390_SDS10_11_XSG0_FR0_CFG_FIB_ANEN_MASK                                                          (0x1 << RTL8390_SDS10_11_XSG0_FR0_CFG_FIB_ANEN_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FR0_CFG_FIB_PDOWN_OFFSET                                                       (1003)
  #define RTL8390_SDS10_11_XSG0_FR0_CFG_FIB_PDOWN_MASK                                                         (0x1 << RTL8390_SDS10_11_XSG0_FR0_CFG_FIB_PDOWN_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FR0_CFG_FIB_ISO_OFFSET                                                         (1002)
  #define RTL8390_SDS10_11_XSG0_FR0_CFG_FIB_ISO_MASK                                                           (0x1 << RTL8390_SDS10_11_XSG0_FR0_CFG_FIB_ISO_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FR0_CFG_FIB_RESTART_OFFSET                                                     (1001)
  #define RTL8390_SDS10_11_XSG0_FR0_CFG_FIB_RESTART_MASK                                                       (0x1 << RTL8390_SDS10_11_XSG0_FR0_CFG_FIB_RESTART_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FR0_CFG_FIB_FULLDUP_OFFSET                                                     (1000)
  #define RTL8390_SDS10_11_XSG0_FR0_CFG_FIB_FULLDUP_MASK                                                       (0x1 << RTL8390_SDS10_11_XSG0_FR0_CFG_FIB_FULLDUP_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FR0_CFG_FIB_SPD_RD_01_OFFSET                                                   (998)
  #define RTL8390_SDS10_11_XSG0_FR0_CFG_FIB_SPD_RD_01_MASK                                                     (0x1 << RTL8390_SDS10_11_XSG0_FR0_CFG_FIB_SPD_RD_01_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FR0_CFG_FIB_FRCTX_OFFSET                                                       (997)
  #define RTL8390_SDS10_11_XSG0_FR0_CFG_FIB_FRCTX_MASK                                                         (0x1 << RTL8390_SDS10_11_XSG0_FR0_CFG_FIB_FRCTX_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FR3_REALTEK_OUI_0500_OFFSET                                                    (986)
  #define RTL8390_SDS10_11_XSG0_FR3_REALTEK_OUI_0500_MASK                                                      (0x3F << RTL8390_SDS10_11_XSG0_FR3_REALTEK_OUI_0500_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FR3_MODEL_NO_0500_OFFSET                                                       (980)
  #define RTL8390_SDS10_11_XSG0_FR3_MODEL_NO_0500_MASK                                                         (0x3F << RTL8390_SDS10_11_XSG0_FR3_MODEL_NO_0500_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FR3_REVISION_NO_0300_OFFSET                                                    (976)
  #define RTL8390_SDS10_11_XSG0_FR3_REVISION_NO_0300_MASK                                                      (0xF << RTL8390_SDS10_11_XSG0_FR3_REVISION_NO_0300_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FR2_REALTEK_OUI_2106_OFFSET                                                    (960)
  #define RTL8390_SDS10_11_XSG0_FR2_REALTEK_OUI_2106_MASK                                                      (0xFFFF << RTL8390_SDS10_11_XSG0_FR2_REALTEK_OUI_2106_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FR5_RX_CFG_REG_OFFSET                                                          (944)
  #define RTL8390_SDS10_11_XSG0_FR5_RX_CFG_REG_MASK                                                            (0xFFFF << RTL8390_SDS10_11_XSG0_FR5_RX_CFG_REG_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FR4_TX_CFG_REG_OFFSET                                                          (928)
  #define RTL8390_SDS10_11_XSG0_FR4_TX_CFG_REG_MASK                                                            (0xFFFF << RTL8390_SDS10_11_XSG0_FR4_TX_CFG_REG_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FR7_MR_NP_TX_OFFSET                                                            (912)
  #define RTL8390_SDS10_11_XSG0_FR7_MR_NP_TX_MASK                                                              (0xFFFF << RTL8390_SDS10_11_XSG0_FR7_MR_NP_TX_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FR6_FIB_NP_EN_OFFSET                                                           (898)
  #define RTL8390_SDS10_11_XSG0_FR6_FIB_NP_EN_MASK                                                             (0x1 << RTL8390_SDS10_11_XSG0_FR6_FIB_NP_EN_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FR6_RXPAGE_OFFSET                                                              (897)
  #define RTL8390_SDS10_11_XSG0_FR6_RXPAGE_MASK                                                                (0x1 << RTL8390_SDS10_11_XSG0_FR6_RXPAGE_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FR8_MR_NP_RX_OFFSET                                                            (864)
  #define RTL8390_SDS10_11_XSG0_FR8_MR_NP_RX_MASK                                                              (0xFFFF << RTL8390_SDS10_11_XSG0_FR8_MR_NP_RX_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FR13_INDR_FUNC_OFFSET                                                          (830)
  #define RTL8390_SDS10_11_XSG0_FR13_INDR_FUNC_MASK                                                            (0x3 << RTL8390_SDS10_11_XSG0_FR13_INDR_FUNC_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FR13_DUMMY_REG13_1305_OFFSET                                                   (821)
  #define RTL8390_SDS10_11_XSG0_FR13_DUMMY_REG13_1305_MASK                                                     (0x1FF << RTL8390_SDS10_11_XSG0_FR13_DUMMY_REG13_1305_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FR13_INDR_DEVAD_OFFSET                                                         (816)
  #define RTL8390_SDS10_11_XSG0_FR13_INDR_DEVAD_MASK                                                           (0x1F << RTL8390_SDS10_11_XSG0_FR13_INDR_DEVAD_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FR14_MMDRDBUS_OFFSET                                                           (768)
  #define RTL8390_SDS10_11_XSG0_FR14_MMDRDBUS_MASK                                                             (0xFFFF << RTL8390_SDS10_11_XSG0_FR14_MMDRDBUS_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FR17_ANA_RG3X_OFFSET                                                           (752)
  #define RTL8390_SDS10_11_XSG0_FR17_ANA_RG3X_MASK                                                             (0xFFFF << RTL8390_SDS10_11_XSG0_FR17_ANA_RG3X_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FR16_ANA_RG2X_OFFSET                                                           (736)
  #define RTL8390_SDS10_11_XSG0_FR16_ANA_RG2X_MASK                                                             (0xFFFF << RTL8390_SDS10_11_XSG0_FR16_ANA_RG2X_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FR19_ANA_RG5X_OFFSET                                                           (720)
  #define RTL8390_SDS10_11_XSG0_FR19_ANA_RG5X_MASK                                                             (0xFFFF << RTL8390_SDS10_11_XSG0_FR19_ANA_RG5X_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FR18_ANA_RG4X_OFFSET                                                           (704)
  #define RTL8390_SDS10_11_XSG0_FR18_ANA_RG4X_MASK                                                             (0xFFFF << RTL8390_SDS10_11_XSG0_FR18_ANA_RG4X_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FR21_ANA_RG7X_OFFSET                                                           (688)
  #define RTL8390_SDS10_11_XSG0_FR21_ANA_RG7X_MASK                                                             (0xFFFF << RTL8390_SDS10_11_XSG0_FR21_ANA_RG7X_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FR20_ANA_RG6X_OFFSET                                                           (672)
  #define RTL8390_SDS10_11_XSG0_FR20_ANA_RG6X_MASK                                                             (0xFFFF << RTL8390_SDS10_11_XSG0_FR20_ANA_RG6X_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FR23_QSGM_TXCFG_MAC_OFFSET                                                     (656)
  #define RTL8390_SDS10_11_XSG0_FR23_QSGM_TXCFG_MAC_MASK                                                       (0xFFFF << RTL8390_SDS10_11_XSG0_FR23_QSGM_TXCFG_MAC_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FR22_QSGM_TXCFG_PHY_OFFSET                                                     (640)
  #define RTL8390_SDS10_11_XSG0_FR22_QSGM_TXCFG_PHY_MASK                                                       (0xFFFF << RTL8390_SDS10_11_XSG0_FR22_QSGM_TXCFG_PHY_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FR25_ANA_RG13X_OFFSET                                                          (624)
  #define RTL8390_SDS10_11_XSG0_FR25_ANA_RG13X_MASK                                                            (0xFFFF << RTL8390_SDS10_11_XSG0_FR25_ANA_RG13X_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FR24_ANA_RG12X_OFFSET                                                          (608)
  #define RTL8390_SDS10_11_XSG0_FR24_ANA_RG12X_MASK                                                            (0xFFFF << RTL8390_SDS10_11_XSG0_FR24_ANA_RG12X_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FR27_ANA_RG15X_OFFSET                                                          (592)
  #define RTL8390_SDS10_11_XSG0_FR27_ANA_RG15X_MASK                                                            (0xFFFF << RTL8390_SDS10_11_XSG0_FR27_ANA_RG15X_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FR29_CFG_AUTO_DET_ON_OFFSET                                                    (575)
  #define RTL8390_SDS10_11_XSG0_FR29_CFG_AUTO_DET_ON_MASK                                                      (0x1 << RTL8390_SDS10_11_XSG0_FR29_CFG_AUTO_DET_ON_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FR29_CFG_TOUT_MAX_OFFSET                                                       (569)
  #define RTL8390_SDS10_11_XSG0_FR29_CFG_TOUT_MAX_MASK                                                         (0x3F << RTL8390_SDS10_11_XSG0_FR29_CFG_TOUT_MAX_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FR29_CFG_STATE_TMR_OFFSET                                                      (565)
  #define RTL8390_SDS10_11_XSG0_FR29_CFG_STATE_TMR_MASK                                                        (0xF << RTL8390_SDS10_11_XSG0_FR29_CFG_STATE_TMR_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FR29_CFG_TEST_TMR_OFFSET                                                       (560)
  #define RTL8390_SDS10_11_XSG0_FR29_CFG_TEST_TMR_MASK                                                         (0x1F << RTL8390_SDS10_11_XSG0_FR29_CFG_TEST_TMR_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FR28_CFG_CONS1_MAX_OFFSET                                                      (556)
  #define RTL8390_SDS10_11_XSG0_FR28_CFG_CONS1_MAX_MASK                                                        (0xF << RTL8390_SDS10_11_XSG0_FR28_CFG_CONS1_MAX_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FR28_CFG_CONS0_MAX_OFFSET                                                      (552)
  #define RTL8390_SDS10_11_XSG0_FR28_CFG_CONS0_MAX_MASK                                                        (0xF << RTL8390_SDS10_11_XSG0_FR28_CFG_CONS0_MAX_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FR28_CFG_CNT_MIN_OFFSET                                                        (544)
  #define RTL8390_SDS10_11_XSG0_FR28_CFG_CNT_MIN_MASK                                                          (0xFF << RTL8390_SDS10_11_XSG0_FR28_CFG_CNT_MIN_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FR30_CFG_RG30X1512_OFFSET                                                      (524)
  #define RTL8390_SDS10_11_XSG0_FR30_CFG_RG30X1512_MASK                                                        (0xF << RTL8390_SDS10_11_XSG0_FR30_CFG_RG30X1512_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FR30_CFG_STATMR_LEVEL_OFFSET                                                   (523)
  #define RTL8390_SDS10_11_XSG0_FR30_CFG_STATMR_LEVEL_MASK                                                     (0x1 << RTL8390_SDS10_11_XSG0_FR30_CFG_STATMR_LEVEL_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FR30_CFG_CNTEN_OFFSET                                                          (522)
  #define RTL8390_SDS10_11_XSG0_FR30_CFG_CNTEN_MASK                                                            (0x1 << RTL8390_SDS10_11_XSG0_FR30_CFG_CNTEN_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FR30_CFG_CONSEN_OFFSET                                                         (521)
  #define RTL8390_SDS10_11_XSG0_FR30_CFG_CONSEN_MASK                                                           (0x1 << RTL8390_SDS10_11_XSG0_FR30_CFG_CONSEN_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FR30_CFG_STATMR_EN_OFFSET                                                      (520)
  #define RTL8390_SDS10_11_XSG0_FR30_CFG_STATMR_EN_MASK                                                        (0x1 << RTL8390_SDS10_11_XSG0_FR30_CFG_STATMR_EN_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FR30_CFG_LNK_ON_TMR_OFFSET                                                     (512)
  #define RTL8390_SDS10_11_XSG0_FR30_CFG_LNK_ON_TMR_MASK                                                       (0xFF << RTL8390_SDS10_11_XSG0_FR30_CFG_LNK_ON_TMR_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FRE1_CAPBILITY_OFFSET                                                          (502)
  #define RTL8390_SDS10_11_XSG0_FRE1_CAPBILITY_MASK                                                            (0x3FF << RTL8390_SDS10_11_XSG0_FRE1_CAPBILITY_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FRE1_AN_COMPLETE_OFFSET                                                        (501)
  #define RTL8390_SDS10_11_XSG0_FRE1_AN_COMPLETE_MASK                                                          (0x1 << RTL8390_SDS10_11_XSG0_FRE1_AN_COMPLETE_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FRE1_R_FAULT_OFFSET                                                            (500)
  #define RTL8390_SDS10_11_XSG0_FRE1_R_FAULT_MASK                                                              (0x1 << RTL8390_SDS10_11_XSG0_FRE1_R_FAULT_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FRE1_NWAY_ABILITY_OFFSET                                                       (499)
  #define RTL8390_SDS10_11_XSG0_FRE1_NWAY_ABILITY_MASK                                                         (0x1 << RTL8390_SDS10_11_XSG0_FRE1_NWAY_ABILITY_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FRE1_LINK_STATUS_OFFSET                                                        (498)
  #define RTL8390_SDS10_11_XSG0_FRE1_LINK_STATUS_MASK                                                          (0x1 << RTL8390_SDS10_11_XSG0_FRE1_LINK_STATUS_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FRE1_JABBER_DETECT_OFFSET                                                      (497)
  #define RTL8390_SDS10_11_XSG0_FRE1_JABBER_DETECT_MASK                                                        (0x1 << RTL8390_SDS10_11_XSG0_FRE1_JABBER_DETECT_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FRE1_EXTENDED_CAPBILITY_OFFSET                                                 (496)
  #define RTL8390_SDS10_11_XSG0_FRE1_EXTENDED_CAPBILITY_MASK                                                   (0x1 << RTL8390_SDS10_11_XSG0_FRE1_EXTENDED_CAPBILITY_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FRE0_CFG_FIB_RST_OFFSET                                                        (495)
  #define RTL8390_SDS10_11_XSG0_FRE0_CFG_FIB_RST_MASK                                                          (0x1 << RTL8390_SDS10_11_XSG0_FRE0_CFG_FIB_RST_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FRE0_CFG_FIB_LPK_OFFSET                                                        (494)
  #define RTL8390_SDS10_11_XSG0_FRE0_CFG_FIB_LPK_MASK                                                          (0x1 << RTL8390_SDS10_11_XSG0_FRE0_CFG_FIB_LPK_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FRE0_CFG_FIB_SPD_RD_00_OFFSET                                                  (493)
  #define RTL8390_SDS10_11_XSG0_FRE0_CFG_FIB_SPD_RD_00_MASK                                                    (0x1 << RTL8390_SDS10_11_XSG0_FRE0_CFG_FIB_SPD_RD_00_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FRE0_CFG_FIB_ANEN_OFFSET                                                       (492)
  #define RTL8390_SDS10_11_XSG0_FRE0_CFG_FIB_ANEN_MASK                                                         (0x1 << RTL8390_SDS10_11_XSG0_FRE0_CFG_FIB_ANEN_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FRE0_CFG_FIB_PDOWN_OFFSET                                                      (491)
  #define RTL8390_SDS10_11_XSG0_FRE0_CFG_FIB_PDOWN_MASK                                                        (0x1 << RTL8390_SDS10_11_XSG0_FRE0_CFG_FIB_PDOWN_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FRE0_CFG_FIB_ISO_OFFSET                                                        (490)
  #define RTL8390_SDS10_11_XSG0_FRE0_CFG_FIB_ISO_MASK                                                          (0x1 << RTL8390_SDS10_11_XSG0_FRE0_CFG_FIB_ISO_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FRE0_CFG_FIB_RESTART_OFFSET                                                    (489)
  #define RTL8390_SDS10_11_XSG0_FRE0_CFG_FIB_RESTART_MASK                                                      (0x1 << RTL8390_SDS10_11_XSG0_FRE0_CFG_FIB_RESTART_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FRE0_CFG_FIB_FULLDUP_OFFSET                                                    (488)
  #define RTL8390_SDS10_11_XSG0_FRE0_CFG_FIB_FULLDUP_MASK                                                      (0x1 << RTL8390_SDS10_11_XSG0_FRE0_CFG_FIB_FULLDUP_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FRE0_CFG_FIB_SPD_RD_01_OFFSET                                                  (486)
  #define RTL8390_SDS10_11_XSG0_FRE0_CFG_FIB_SPD_RD_01_MASK                                                    (0x1 << RTL8390_SDS10_11_XSG0_FRE0_CFG_FIB_SPD_RD_01_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FRE0_CFG_FIB_FRCTX_OFFSET                                                      (485)
  #define RTL8390_SDS10_11_XSG0_FRE0_CFG_FIB_FRCTX_MASK                                                        (0x1 << RTL8390_SDS10_11_XSG0_FRE0_CFG_FIB_FRCTX_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FRE3_REALTEK_OUI_0500_OFFSET                                                   (474)
  #define RTL8390_SDS10_11_XSG0_FRE3_REALTEK_OUI_0500_MASK                                                     (0x3F << RTL8390_SDS10_11_XSG0_FRE3_REALTEK_OUI_0500_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FRE3_MODEL_NO_0500_OFFSET                                                      (468)
  #define RTL8390_SDS10_11_XSG0_FRE3_MODEL_NO_0500_MASK                                                        (0x3F << RTL8390_SDS10_11_XSG0_FRE3_MODEL_NO_0500_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FRE3_REVISION_NO_0300_OFFSET                                                   (464)
  #define RTL8390_SDS10_11_XSG0_FRE3_REVISION_NO_0300_MASK                                                     (0xF << RTL8390_SDS10_11_XSG0_FRE3_REVISION_NO_0300_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FRE2_REALTEK_OUI_2106_OFFSET                                                   (448)
  #define RTL8390_SDS10_11_XSG0_FRE2_REALTEK_OUI_2106_MASK                                                     (0xFFFF << RTL8390_SDS10_11_XSG0_FRE2_REALTEK_OUI_2106_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FRE5_RX_CFG_REG_OFFSET                                                         (432)
  #define RTL8390_SDS10_11_XSG0_FRE5_RX_CFG_REG_MASK                                                           (0xFFFF << RTL8390_SDS10_11_XSG0_FRE5_RX_CFG_REG_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FRE4_TX_CFG_REG_OFFSET                                                         (416)
  #define RTL8390_SDS10_11_XSG0_FRE4_TX_CFG_REG_MASK                                                           (0xFFFF << RTL8390_SDS10_11_XSG0_FRE4_TX_CFG_REG_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FRE7_MR_NP_TX_OFFSET                                                           (400)
  #define RTL8390_SDS10_11_XSG0_FRE7_MR_NP_TX_MASK                                                             (0xFFFF << RTL8390_SDS10_11_XSG0_FRE7_MR_NP_TX_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FRE6_FIB_NP_EN_OFFSET                                                          (386)
  #define RTL8390_SDS10_11_XSG0_FRE6_FIB_NP_EN_MASK                                                            (0x1 << RTL8390_SDS10_11_XSG0_FRE6_FIB_NP_EN_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FRE6_RXPAGE_OFFSET                                                             (385)
  #define RTL8390_SDS10_11_XSG0_FRE6_RXPAGE_MASK                                                               (0x1 << RTL8390_SDS10_11_XSG0_FRE6_RXPAGE_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FRE8_MR_NP_RX_OFFSET                                                           (352)
  #define RTL8390_SDS10_11_XSG0_FRE8_MR_NP_RX_MASK                                                             (0xFFFF << RTL8390_SDS10_11_XSG0_FRE8_MR_NP_RX_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FRE13_INDR_FUNC_OFFSET                                                         (318)
  #define RTL8390_SDS10_11_XSG0_FRE13_INDR_FUNC_MASK                                                           (0x3 << RTL8390_SDS10_11_XSG0_FRE13_INDR_FUNC_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FRE13_DUMMY_REG13_1305_OFFSET                                                  (309)
  #define RTL8390_SDS10_11_XSG0_FRE13_DUMMY_REG13_1305_MASK                                                    (0x1FF << RTL8390_SDS10_11_XSG0_FRE13_DUMMY_REG13_1305_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FRE13_INDR_DEVAD_OFFSET                                                        (304)
  #define RTL8390_SDS10_11_XSG0_FRE13_INDR_DEVAD_MASK                                                          (0x1F << RTL8390_SDS10_11_XSG0_FRE13_INDR_DEVAD_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FRE14_MMDRDBUS_OFFSET                                                          (256)
  #define RTL8390_SDS10_11_XSG0_FRE14_MMDRDBUS_MASK                                                            (0xFFFF << RTL8390_SDS10_11_XSG0_FRE14_MMDRDBUS_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FRE17_DUMMY_REG17_1505_OFFSET                                                  (245)
  #define RTL8390_SDS10_11_XSG0_FRE17_DUMMY_REG17_1505_MASK                                                    (0x7FF << RTL8390_SDS10_11_XSG0_FRE17_DUMMY_REG17_1505_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FRE17_EEE_RSG_FIB100_OFFSET                                                    (244)
  #define RTL8390_SDS10_11_XSG0_FRE17_EEE_RSG_FIB100_MASK                                                      (0x1 << RTL8390_SDS10_11_XSG0_FRE17_EEE_RSG_FIB100_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FRE17_EEE_STD_FIB100_OFFSET                                                    (243)
  #define RTL8390_SDS10_11_XSG0_FRE17_EEE_STD_FIB100_MASK                                                      (0x1 << RTL8390_SDS10_11_XSG0_FRE17_EEE_STD_FIB100_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FRE17_C1_PWRSAV_EN_FIB100_OFFSET                                               (242)
  #define RTL8390_SDS10_11_XSG0_FRE17_C1_PWRSAV_EN_FIB100_MASK                                                 (0x1 << RTL8390_SDS10_11_XSG0_FRE17_C1_PWRSAV_EN_FIB100_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FRE17_C2_PWRSAV_EN_FIB100_OFFSET                                               (241)
  #define RTL8390_SDS10_11_XSG0_FRE17_C2_PWRSAV_EN_FIB100_MASK                                                 (0x1 << RTL8390_SDS10_11_XSG0_FRE17_C2_PWRSAV_EN_FIB100_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FRE17_EEE_QUIET_FIB100_OFFSET                                                  (240)
  #define RTL8390_SDS10_11_XSG0_FRE17_EEE_QUIET_FIB100_MASK                                                    (0x1 << RTL8390_SDS10_11_XSG0_FRE17_EEE_QUIET_FIB100_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FRE16_DUMMY_REG16_15_OFFSET                                                    (239)
  #define RTL8390_SDS10_11_XSG0_FRE16_DUMMY_REG16_15_MASK                                                      (0x1 << RTL8390_SDS10_11_XSG0_FRE16_DUMMY_REG16_15_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FRE16_EEE_RSG_FIB1G_OFFSET                                                     (238)
  #define RTL8390_SDS10_11_XSG0_FRE16_EEE_RSG_FIB1G_MASK                                                       (0x1 << RTL8390_SDS10_11_XSG0_FRE16_EEE_RSG_FIB1G_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FRE16_EEE_STD_FIB1G_OFFSET                                                     (237)
  #define RTL8390_SDS10_11_XSG0_FRE16_EEE_STD_FIB1G_MASK                                                       (0x1 << RTL8390_SDS10_11_XSG0_FRE16_EEE_STD_FIB1G_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FRE16_C1_PWRSAV_EN_FIB1G_OFFSET                                                (236)
  #define RTL8390_SDS10_11_XSG0_FRE16_C1_PWRSAV_EN_FIB1G_MASK                                                  (0x1 << RTL8390_SDS10_11_XSG0_FRE16_C1_PWRSAV_EN_FIB1G_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FRE16_C2_PWRSAV_EN_FIB1G_OFFSET                                                (235)
  #define RTL8390_SDS10_11_XSG0_FRE16_C2_PWRSAV_EN_FIB1G_MASK                                                  (0x1 << RTL8390_SDS10_11_XSG0_FRE16_C2_PWRSAV_EN_FIB1G_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FRE16_EEE_QUIET_FIB1G_OFFSET                                                   (234)
  #define RTL8390_SDS10_11_XSG0_FRE16_EEE_QUIET_FIB1G_MASK                                                     (0x1 << RTL8390_SDS10_11_XSG0_FRE16_EEE_QUIET_FIB1G_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FRE16_EEE_RSG_QSGP_OFFSET                                                      (233)
  #define RTL8390_SDS10_11_XSG0_FRE16_EEE_RSG_QSGP_MASK                                                        (0x1 << RTL8390_SDS10_11_XSG0_FRE16_EEE_RSG_QSGP_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FRE16_EEE_STD_QSGP_OFFSET                                                      (232)
  #define RTL8390_SDS10_11_XSG0_FRE16_EEE_STD_QSGP_MASK                                                        (0x1 << RTL8390_SDS10_11_XSG0_FRE16_EEE_STD_QSGP_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FRE16_C1_PWRSAV_EN_QSGP_OFFSET                                                 (231)
  #define RTL8390_SDS10_11_XSG0_FRE16_C1_PWRSAV_EN_QSGP_MASK                                                   (0x1 << RTL8390_SDS10_11_XSG0_FRE16_C1_PWRSAV_EN_QSGP_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FRE16_C2_PWRSAV_EN_QSGP_OFFSET                                                 (230)
  #define RTL8390_SDS10_11_XSG0_FRE16_C2_PWRSAV_EN_QSGP_MASK                                                   (0x1 << RTL8390_SDS10_11_XSG0_FRE16_C2_PWRSAV_EN_QSGP_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FRE16_EEE_QUIET_QSGP_OFFSET                                                    (229)
  #define RTL8390_SDS10_11_XSG0_FRE16_EEE_QUIET_QSGP_MASK                                                      (0x1 << RTL8390_SDS10_11_XSG0_FRE16_EEE_QUIET_QSGP_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FRE16_EEE_RSG_RSGP_OFFSET                                                      (228)
  #define RTL8390_SDS10_11_XSG0_FRE16_EEE_RSG_RSGP_MASK                                                        (0x1 << RTL8390_SDS10_11_XSG0_FRE16_EEE_RSG_RSGP_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FRE16_EEE_STD_RSGP_OFFSET                                                      (227)
  #define RTL8390_SDS10_11_XSG0_FRE16_EEE_STD_RSGP_MASK                                                        (0x1 << RTL8390_SDS10_11_XSG0_FRE16_EEE_STD_RSGP_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FRE16_C1_PWRSAV_EN_RSGP_OFFSET                                                 (226)
  #define RTL8390_SDS10_11_XSG0_FRE16_C1_PWRSAV_EN_RSGP_MASK                                                   (0x1 << RTL8390_SDS10_11_XSG0_FRE16_C1_PWRSAV_EN_RSGP_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FRE16_C2_PWRSAV_EN_RSGP_OFFSET                                                 (225)
  #define RTL8390_SDS10_11_XSG0_FRE16_C2_PWRSAV_EN_RSGP_MASK                                                   (0x1 << RTL8390_SDS10_11_XSG0_FRE16_C2_PWRSAV_EN_RSGP_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FRE16_EEE_QUIET_RSGP_OFFSET                                                    (224)
  #define RTL8390_SDS10_11_XSG0_FRE16_EEE_QUIET_RSGP_MASK                                                      (0x1 << RTL8390_SDS10_11_XSG0_FRE16_EEE_QUIET_RSGP_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FRE19_CFG_TX_MODE_OFFSET                                                       (222)
  #define RTL8390_SDS10_11_XSG0_FRE19_CFG_TX_MODE_MASK                                                         (0x3 << RTL8390_SDS10_11_XSG0_FRE19_CFG_TX_MODE_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FRE19_DET_IDLE32_DIS_OFFSET                                                    (221)
  #define RTL8390_SDS10_11_XSG0_FRE19_DET_IDLE32_DIS_MASK                                                      (0x1 << RTL8390_SDS10_11_XSG0_FRE19_DET_IDLE32_DIS_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FRE19_DET_CG_DIS_OFFSET                                                        (220)
  #define RTL8390_SDS10_11_XSG0_FRE19_DET_CG_DIS_MASK                                                          (0x1 << RTL8390_SDS10_11_XSG0_FRE19_DET_CG_DIS_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FRE19_CFG_LINK_OK_SEL_OFFSET                                                   (219)
  #define RTL8390_SDS10_11_XSG0_FRE19_CFG_LINK_OK_SEL_MASK                                                     (0x1 << RTL8390_SDS10_11_XSG0_FRE19_CFG_LINK_OK_SEL_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FRE19_RX_TS_TIMER_OFFSET                                                       (217)
  #define RTL8390_SDS10_11_XSG0_FRE19_RX_TS_TIMER_MASK                                                         (0x3 << RTL8390_SDS10_11_XSG0_FRE19_RX_TS_TIMER_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FRE19_RX_WF_TIMER_OFFSET                                                       (214)
  #define RTL8390_SDS10_11_XSG0_FRE19_RX_WF_TIMER_MASK                                                         (0x7 << RTL8390_SDS10_11_XSG0_FRE19_RX_WF_TIMER_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FRE19_RX_TW_TIMER_OFFSET                                                       (211)
  #define RTL8390_SDS10_11_XSG0_FRE19_RX_TW_TIMER_MASK                                                         (0x7 << RTL8390_SDS10_11_XSG0_FRE19_RX_TW_TIMER_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FRE19_RX_TQ_TIMER_OFFSET                                                       (208)
  #define RTL8390_SDS10_11_XSG0_FRE19_RX_TQ_TIMER_MASK                                                         (0x7 << RTL8390_SDS10_11_XSG0_FRE19_RX_TQ_TIMER_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FRE18_DUMMY_REG18_1509_OFFSET                                                  (201)
  #define RTL8390_SDS10_11_XSG0_FRE18_DUMMY_REG18_1509_MASK                                                    (0x7F << RTL8390_SDS10_11_XSG0_FRE18_DUMMY_REG18_1509_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FRE18_TX_TR_TIMER_OFFSET                                                       (198)
  #define RTL8390_SDS10_11_XSG0_FRE18_TX_TR_TIMER_MASK                                                         (0x7 << RTL8390_SDS10_11_XSG0_FRE18_TX_TR_TIMER_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FRE18_TX_TQ_TIMER_OFFSET                                                       (195)
  #define RTL8390_SDS10_11_XSG0_FRE18_TX_TQ_TIMER_MASK                                                         (0x7 << RTL8390_SDS10_11_XSG0_FRE18_TX_TQ_TIMER_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FRE18_TX_TS_TIMER_OFFSET                                                       (192)
  #define RTL8390_SDS10_11_XSG0_FRE18_TX_TS_TIMER_MASK                                                         (0x7 << RTL8390_SDS10_11_XSG0_FRE18_TX_TS_TIMER_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FRE21_DUMMY_REG21_1513_OFFSET                                                  (189)
  #define RTL8390_SDS10_11_XSG0_FRE21_DUMMY_REG21_1513_MASK                                                    (0x7 << RTL8390_SDS10_11_XSG0_FRE21_DUMMY_REG21_1513_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FRE21_DUMMY_REG21_1204_OFFSET                                                  (180)
  #define RTL8390_SDS10_11_XSG0_FRE21_DUMMY_REG21_1204_MASK                                                    (0x1FF << RTL8390_SDS10_11_XSG0_FRE21_DUMMY_REG21_1204_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FRE21_DUMMY_REG21_0300_OFFSET                                                  (176)
  #define RTL8390_SDS10_11_XSG0_FRE21_DUMMY_REG21_0300_MASK                                                    (0xF << RTL8390_SDS10_11_XSG0_FRE21_DUMMY_REG21_0300_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FRE20_CFG_SFD_SEL_OFFSET                                                       (175)
  #define RTL8390_SDS10_11_XSG0_FRE20_CFG_SFD_SEL_MASK                                                         (0x1 << RTL8390_SDS10_11_XSG0_FRE20_CFG_SFD_SEL_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FRE20_CFG_IDLE_SEL_OFFSET                                                      (174)
  #define RTL8390_SDS10_11_XSG0_FRE20_CFG_IDLE_SEL_MASK                                                        (0x1 << RTL8390_SDS10_11_XSG0_FRE20_CFG_IDLE_SEL_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FRE20_CFG_CG_SEL_OFFSET                                                        (173)
  #define RTL8390_SDS10_11_XSG0_FRE20_CFG_CG_SEL_MASK                                                          (0x1 << RTL8390_SDS10_11_XSG0_FRE20_CFG_CG_SEL_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FRE20_CFG_IDLE32_CNT_OFFSET                                                    (168)
  #define RTL8390_SDS10_11_XSG0_FRE20_CFG_IDLE32_CNT_MASK                                                      (0x1F << RTL8390_SDS10_11_XSG0_FRE20_CFG_IDLE32_CNT_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FRE20_CFG_IDLE_CNT_OFFSET                                                      (164)
  #define RTL8390_SDS10_11_XSG0_FRE20_CFG_IDLE_CNT_MASK                                                        (0xF << RTL8390_SDS10_11_XSG0_FRE20_CFG_IDLE_CNT_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FRE20_CFG_CG_CNT_OFFSET                                                        (160)
  #define RTL8390_SDS10_11_XSG0_FRE20_CFG_CG_CNT_MASK                                                          (0xF << RTL8390_SDS10_11_XSG0_FRE20_CFG_CG_CNT_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FRE23_DUMMY_REG23_1508_OFFSET                                                  (152)
  #define RTL8390_SDS10_11_XSG0_FRE23_DUMMY_REG23_1508_MASK                                                    (0xFF << RTL8390_SDS10_11_XSG0_FRE23_DUMMY_REG23_1508_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FRE23_CFG_SILENT_PROB_SEL_OFFSET                                               (148)
  #define RTL8390_SDS10_11_XSG0_FRE23_CFG_SILENT_PROB_SEL_MASK                                                 (0xF << RTL8390_SDS10_11_XSG0_FRE23_CFG_SILENT_PROB_SEL_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FRE23_CFG_LINK_SEL_OFFSET                                                      (147)
  #define RTL8390_SDS10_11_XSG0_FRE23_CFG_LINK_SEL_MASK                                                        (0x1 << RTL8390_SDS10_11_XSG0_FRE23_CFG_LINK_SEL_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FRE23_DUMMY_REG23_0200_OFFSET                                                  (144)
  #define RTL8390_SDS10_11_XSG0_FRE23_DUMMY_REG23_0200_MASK                                                    (0x7 << RTL8390_SDS10_11_XSG0_FRE23_DUMMY_REG23_0200_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FRE22_CFG_EPON_INTEN_OFFSET                                                    (143)
  #define RTL8390_SDS10_11_XSG0_FRE22_CFG_EPON_INTEN_MASK                                                      (0x1 << RTL8390_SDS10_11_XSG0_FRE22_CFG_EPON_INTEN_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FRE22_CFG_LINK_INTEN_OFFSET                                                    (142)
  #define RTL8390_SDS10_11_XSG0_FRE22_CFG_LINK_INTEN_MASK                                                      (0x1 << RTL8390_SDS10_11_XSG0_FRE22_CFG_LINK_INTEN_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FRE22_DUMMY_REG22_1302_OFFSET                                                  (130)
  #define RTL8390_SDS10_11_XSG0_FRE22_DUMMY_REG22_1302_MASK                                                    (0xFFF << RTL8390_SDS10_11_XSG0_FRE22_DUMMY_REG22_1302_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FRE22_DET_EPON_INT_OFFSET                                                      (129)
  #define RTL8390_SDS10_11_XSG0_FRE22_DET_EPON_INT_MASK                                                        (0x1 << RTL8390_SDS10_11_XSG0_FRE22_DET_EPON_INT_OFFSET)
  #define RTL8390_SDS10_11_XSG0_FRE22_SDS_LINK_INT_OFFSET                                                      (128)
  #define RTL8390_SDS10_11_XSG0_FRE22_SDS_LINK_INT_MASK                                                        (0x1 << RTL8390_SDS10_11_XSG0_FRE22_SDS_LINK_INT_OFFSET)

#define RTL8390_SDS10_11_XSG1_ADDR                                                                             (0xB500)
  #define RTL8390_SDS10_11_XSG1_SR1_CFG_PTR_ERR_EN_OFFSET                                                      (2047)
  #define RTL8390_SDS10_11_XSG1_SR1_CFG_PTR_ERR_EN_MASK                                                        (0x1 << RTL8390_SDS10_11_XSG1_SR1_CFG_PTR_ERR_EN_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR1_CFG_AUTO_10BIT_OFFSET                                                      (2046)
  #define RTL8390_SDS10_11_XSG1_SR1_CFG_AUTO_10BIT_MASK                                                        (0x1 << RTL8390_SDS10_11_XSG1_SR1_CFG_AUTO_10BIT_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR1_CFG_FULL_ACK2_OFFSET                                                       (2045)
  #define RTL8390_SDS10_11_XSG1_SR1_CFG_FULL_ACK2_MASK                                                         (0x1 << RTL8390_SDS10_11_XSG1_SR1_CFG_FULL_ACK2_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR1_CFG_NXP_EN_OFFSET                                                          (2044)
  #define RTL8390_SDS10_11_XSG1_SR1_CFG_NXP_EN_MASK                                                            (0x1 << RTL8390_SDS10_11_XSG1_SR1_CFG_NXP_EN_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR1_SDS_FRC_RX_OFFSET                                                          (2040)
  #define RTL8390_SDS10_11_XSG1_SR1_SDS_FRC_RX_MASK                                                            (0xF << RTL8390_SDS10_11_XSG1_SR1_SDS_FRC_RX_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR1_CFG_HSG_RTIG_OFFSET                                                        (2039)
  #define RTL8390_SDS10_11_XSG1_SR1_CFG_HSG_RTIG_MASK                                                          (0x1 << RTL8390_SDS10_11_XSG1_SR1_CFG_HSG_RTIG_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR1_CFG_XSG_OFFSET                                                             (2038)
  #define RTL8390_SDS10_11_XSG1_SR1_CFG_XSG_MASK                                                               (0x1 << RTL8390_SDS10_11_XSG1_SR1_CFG_XSG_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR1_CFG_RG1X54_OFFSET                                                          (2036)
  #define RTL8390_SDS10_11_XSG1_SR1_CFG_RG1X54_MASK                                                            (0x3 << RTL8390_SDS10_11_XSG1_SR1_CFG_RG1X54_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR1_SDS_FRC_TX_OFFSET                                                          (2032)
  #define RTL8390_SDS10_11_XSG1_SR1_SDS_FRC_TX_MASK                                                            (0xF << RTL8390_SDS10_11_XSG1_SR1_SDS_FRC_TX_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR0_DIS_RENWAY_OFFSET                                                          (2031)
  #define RTL8390_SDS10_11_XSG1_SR0_DIS_RENWAY_MASK                                                            (0x1 << RTL8390_SDS10_11_XSG1_SR0_DIS_RENWAY_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR0_BYP_8B10B_OFFSET                                                           (2030)
  #define RTL8390_SDS10_11_XSG1_SR0_BYP_8B10B_MASK                                                             (0x1 << RTL8390_SDS10_11_XSG1_SR0_BYP_8B10B_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR0_CDET_OFFSET                                                                (2028)
  #define RTL8390_SDS10_11_XSG1_SR0_CDET_MASK                                                                  (0x3 << RTL8390_SDS10_11_XSG1_SR0_CDET_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR0_DIS_TMR_CMA_OFFSET                                                         (2027)
  #define RTL8390_SDS10_11_XSG1_SR0_DIS_TMR_CMA_MASK                                                           (0x1 << RTL8390_SDS10_11_XSG1_SR0_DIS_TMR_CMA_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR0_DIS_APX_OFFSET                                                             (2026)
  #define RTL8390_SDS10_11_XSG1_SR0_DIS_APX_MASK                                                               (0x1 << RTL8390_SDS10_11_XSG1_SR0_DIS_APX_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR0_INV_HSI_OFFSET                                                             (2025)
  #define RTL8390_SDS10_11_XSG1_SR0_INV_HSI_MASK                                                               (0x1 << RTL8390_SDS10_11_XSG1_SR0_INV_HSI_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR0_INV_HSO_OFFSET                                                             (2024)
  #define RTL8390_SDS10_11_XSG1_SR0_INV_HSO_MASK                                                               (0x1 << RTL8390_SDS10_11_XSG1_SR0_INV_HSO_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR0_SDS_SDET_DEG_OFFSET                                                        (2022)
  #define RTL8390_SDS10_11_XSG1_SR0_SDS_SDET_DEG_MASK                                                          (0x3 << RTL8390_SDS10_11_XSG1_SR0_SDS_SDET_DEG_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR0_CODEC_LPK_OFFSET                                                           (2021)
  #define RTL8390_SDS10_11_XSG1_SR0_CODEC_LPK_MASK                                                             (0x1 << RTL8390_SDS10_11_XSG1_SR0_CODEC_LPK_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR0_AFE_LPK_OFFSET                                                             (2020)
  #define RTL8390_SDS10_11_XSG1_SR0_AFE_LPK_MASK                                                               (0x1 << RTL8390_SDS10_11_XSG1_SR0_AFE_LPK_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR0_REMOTE_LPK_OFFSET                                                          (2019)
  #define RTL8390_SDS10_11_XSG1_SR0_REMOTE_LPK_MASK                                                            (0x1 << RTL8390_SDS10_11_XSG1_SR0_REMOTE_LPK_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR0_SDS_TX_DOWN_OFFSET                                                         (2018)
  #define RTL8390_SDS10_11_XSG1_SR0_SDS_TX_DOWN_MASK                                                           (0x1 << RTL8390_SDS10_11_XSG1_SR0_SDS_TX_DOWN_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR0_SDS_EN_RX_OFFSET                                                           (2017)
  #define RTL8390_SDS10_11_XSG1_SR0_SDS_EN_RX_MASK                                                             (0x1 << RTL8390_SDS10_11_XSG1_SR0_SDS_EN_RX_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR0_SDS_EN_TX_OFFSET                                                           (2016)
  #define RTL8390_SDS10_11_XSG1_SR0_SDS_EN_TX_MASK                                                             (0x1 << RTL8390_SDS10_11_XSG1_SR0_SDS_EN_TX_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR3_WR_SOFT_RSTB_OFFSET                                                        (2015)
  #define RTL8390_SDS10_11_XSG1_SR3_WR_SOFT_RSTB_MASK                                                          (0x1 << RTL8390_SDS10_11_XSG1_SR3_WR_SOFT_RSTB_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR3_USE_25M_CLK_OFFSET                                                         (2014)
  #define RTL8390_SDS10_11_XSG1_SR3_USE_25M_CLK_MASK                                                           (0x1 << RTL8390_SDS10_11_XSG1_SR3_USE_25M_CLK_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR3_MARK_CARR_EXT_OFFSET                                                       (2013)
  #define RTL8390_SDS10_11_XSG1_SR3_MARK_CARR_EXT_MASK                                                         (0x1 << RTL8390_SDS10_11_XSG1_SR3_MARK_CARR_EXT_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR3_SEL_DEG_OFFSET                                                             (2012)
  #define RTL8390_SDS10_11_XSG1_SR3_SEL_DEG_MASK                                                               (0x1 << RTL8390_SDS10_11_XSG1_SR3_SEL_DEG_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR3_REG_CALIB_OK_CNT_OFFSET                                                    (2008)
  #define RTL8390_SDS10_11_XSG1_SR3_REG_CALIB_OK_CNT_MASK                                                      (0xF << RTL8390_SDS10_11_XSG1_SR3_REG_CALIB_OK_CNT_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR3_EXT_PWR_CTL_OFFSET                                                         (2007)
  #define RTL8390_SDS10_11_XSG1_SR3_EXT_PWR_CTL_MASK                                                           (0x1 << RTL8390_SDS10_11_XSG1_SR3_EXT_PWR_CTL_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR3_SOFT_RST_OFFSET                                                            (2006)
  #define RTL8390_SDS10_11_XSG1_SR3_SOFT_RST_MASK                                                              (0x1 << RTL8390_SDS10_11_XSG1_SR3_SOFT_RST_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR3_CLR_SOFT_RSTB_OFFSET                                                       (2005)
  #define RTL8390_SDS10_11_XSG1_SR3_CLR_SOFT_RSTB_MASK                                                         (0x1 << RTL8390_SDS10_11_XSG1_SR3_CLR_SOFT_RSTB_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR3_CMA_RQ_OFFSET                                                              (2000)
  #define RTL8390_SDS10_11_XSG1_SR3_CMA_RQ_MASK                                                                (0x1F << RTL8390_SDS10_11_XSG1_SR3_CMA_RQ_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR2_FRC_PREAMBLE_OFFSET                                                        (1998)
  #define RTL8390_SDS10_11_XSG1_SR2_FRC_PREAMBLE_MASK                                                          (0x3 << RTL8390_SDS10_11_XSG1_SR2_FRC_PREAMBLE_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR2_FRC_IPG_OFFSET                                                             (1996)
  #define RTL8390_SDS10_11_XSG1_SR2_FRC_IPG_MASK                                                               (0x3 << RTL8390_SDS10_11_XSG1_SR2_FRC_IPG_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR2_FRC_CGGOOD_OFFSET                                                          (1994)
  #define RTL8390_SDS10_11_XSG1_SR2_FRC_CGGOOD_MASK                                                            (0x3 << RTL8390_SDS10_11_XSG1_SR2_FRC_CGGOOD_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR2_SDS_FRC_AN_OFFSET                                                          (1992)
  #define RTL8390_SDS10_11_XSG1_SR2_SDS_FRC_AN_MASK                                                            (0x3 << RTL8390_SDS10_11_XSG1_SR2_SDS_FRC_AN_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR2_CFG_INS_IPG_MDY_OFFSET                                                     (1991)
  #define RTL8390_SDS10_11_XSG1_SR2_CFG_INS_IPG_MDY_MASK                                                       (0x1 << RTL8390_SDS10_11_XSG1_SR2_CFG_INS_IPG_MDY_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR2_CFG_RDS_CMA_DET_OFFSET                                                     (1990)
  #define RTL8390_SDS10_11_XSG1_SR2_CFG_RDS_CMA_DET_MASK                                                       (0x1 << RTL8390_SDS10_11_XSG1_SR2_CFG_RDS_CMA_DET_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR2_CFG_SEL_TMR_LIM_OFFSET                                                     (1988)
  #define RTL8390_SDS10_11_XSG1_SR2_CFG_SEL_TMR_LIM_MASK                                                       (0x3 << RTL8390_SDS10_11_XSG1_SR2_CFG_SEL_TMR_LIM_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR2_SDS_RESTART_AN_OFFSET                                                      (1984)
  #define RTL8390_SDS10_11_XSG1_SR2_SDS_RESTART_AN_MASK                                                        (0xF << RTL8390_SDS10_11_XSG1_SR2_SDS_RESTART_AN_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR5_LPI_TRANSMIT_STYLE_OFFSET                                                  (1983)
  #define RTL8390_SDS10_11_XSG1_SR5_LPI_TRANSMIT_STYLE_MASK                                                    (0x1 << RTL8390_SDS10_11_XSG1_SR5_LPI_TRANSMIT_STYLE_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR5_PWRSV_INB_PERIOD_OFFSET                                                    (1980)
  #define RTL8390_SDS10_11_XSG1_SR5_PWRSV_INB_PERIOD_MASK                                                      (0x7 << RTL8390_SDS10_11_XSG1_SR5_PWRSV_INB_PERIOD_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR5_PWRSV_WAKEUP_C2_OFFSET                                                     (1979)
  #define RTL8390_SDS10_11_XSG1_SR5_PWRSV_WAKEUP_C2_MASK                                                       (0x1 << RTL8390_SDS10_11_XSG1_SR5_PWRSV_WAKEUP_C2_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR5_PWRSV_WAKEUP_C1_OFFSET                                                     (1978)
  #define RTL8390_SDS10_11_XSG1_SR5_PWRSV_WAKEUP_C1_MASK                                                       (0x1 << RTL8390_SDS10_11_XSG1_SR5_PWRSV_WAKEUP_C1_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR5_CFG_MARK_CARR_EXT_ERR_OFFSET                                               (1977)
  #define RTL8390_SDS10_11_XSG1_SR5_CFG_MARK_CARR_EXT_ERR_MASK                                                 (0x1 << RTL8390_SDS10_11_XSG1_SR5_CFG_MARK_CARR_EXT_ERR_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR5_REG_PCSREQ_POS_OFFSET                                                      (1976)
  #define RTL8390_SDS10_11_XSG1_SR5_REG_PCSREQ_POS_MASK                                                        (0x1 << RTL8390_SDS10_11_XSG1_SR5_REG_PCSREQ_POS_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR5_CFG_INBTOUT_LEVEL_OFFSET                                                   (1975)
  #define RTL8390_SDS10_11_XSG1_SR5_CFG_INBTOUT_LEVEL_MASK                                                     (0x1 << RTL8390_SDS10_11_XSG1_SR5_CFG_INBTOUT_LEVEL_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR5_CFG_SUDINB_OFFSET                                                          (1974)
  #define RTL8390_SDS10_11_XSG1_SR5_CFG_SUDINB_MASK                                                            (0x1 << RTL8390_SDS10_11_XSG1_SR5_CFG_SUDINB_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR5_CFG_PCSRDABT_LD_OFFSET                                                     (1973)
  #define RTL8390_SDS10_11_XSG1_SR5_CFG_PCSRDABT_LD_MASK                                                       (0x1 << RTL8390_SDS10_11_XSG1_SR5_CFG_PCSRDABT_LD_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR5_CFG_AN_UZ_OFFSET                                                           (1972)
  #define RTL8390_SDS10_11_XSG1_SR5_CFG_AN_UZ_MASK                                                             (0x1 << RTL8390_SDS10_11_XSG1_SR5_CFG_AN_UZ_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR5_CFG_INBAND_EN_OFFSET                                                       (1968)
  #define RTL8390_SDS10_11_XSG1_SR5_CFG_INBAND_EN_MASK                                                         (0xF << RTL8390_SDS10_11_XSG1_SR5_CFG_INBAND_EN_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR4_CFG_FRC_SDS_MODE_OFFSET                                                    (1965)
  #define RTL8390_SDS10_11_XSG1_SR4_CFG_FRC_SDS_MODE_MASK                                                      (0x7 << RTL8390_SDS10_11_XSG1_SR4_CFG_FRC_SDS_MODE_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR4_CFG_FRC_SDS_MODE_EN_OFFSET                                                 (1964)
  #define RTL8390_SDS10_11_XSG1_SR4_CFG_FRC_SDS_MODE_EN_MASK                                                   (0x1 << RTL8390_SDS10_11_XSG1_SR4_CFG_FRC_SDS_MODE_EN_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR4_CFG_UPD_RXD_OFFSET                                                         (1960)
  #define RTL8390_SDS10_11_XSG1_SR4_CFG_UPD_RXD_MASK                                                           (0xF << RTL8390_SDS10_11_XSG1_SR4_CFG_UPD_RXD_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR4_CFG_UPD_TXD_OFFSET                                                         (1956)
  #define RTL8390_SDS10_11_XSG1_SR4_CFG_UPD_TXD_MASK                                                           (0xF << RTL8390_SDS10_11_XSG1_SR4_CFG_UPD_TXD_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR4_CFG_UPD_RXD_DYN_OFFSET                                                     (1955)
  #define RTL8390_SDS10_11_XSG1_SR4_CFG_UPD_RXD_DYN_MASK                                                       (0x1 << RTL8390_SDS10_11_XSG1_SR4_CFG_UPD_RXD_DYN_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR4_CFG_EN_LINK_FIB1G_OFFSET                                                   (1954)
  #define RTL8390_SDS10_11_XSG1_SR4_CFG_EN_LINK_FIB1G_MASK                                                     (0x1 << RTL8390_SDS10_11_XSG1_SR4_CFG_EN_LINK_FIB1G_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR4_CFG_EN_LINK_SGM_OFFSET                                                     (1953)
  #define RTL8390_SDS10_11_XSG1_SR4_CFG_EN_LINK_SGM_MASK                                                       (0x1 << RTL8390_SDS10_11_XSG1_SR4_CFG_EN_LINK_SGM_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR4_CFG_SGM_CK_SEL_OFFSET                                                      (1952)
  #define RTL8390_SDS10_11_XSG1_SR4_CFG_SGM_CK_SEL_MASK                                                        (0x1 << RTL8390_SDS10_11_XSG1_SR4_CFG_SGM_CK_SEL_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR7_CFG_8B10B_NO_CREXT_OFFSET                                                  (1951)
  #define RTL8390_SDS10_11_XSG1_SR7_CFG_8B10B_NO_CREXT_MASK                                                    (0x1 << RTL8390_SDS10_11_XSG1_SR7_CFG_8B10B_NO_CREXT_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR7_CFG_NEG_CLKWR_A2D_OFFSET                                                   (1950)
  #define RTL8390_SDS10_11_XSG1_SR7_CFG_NEG_CLKWR_A2D_MASK                                                     (0x1 << RTL8390_SDS10_11_XSG1_SR7_CFG_NEG_CLKWR_A2D_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR7_CFG_MIIXF_TS1K_OFFSET                                                      (1949)
  #define RTL8390_SDS10_11_XSG1_SR7_CFG_MIIXF_TS1K_MASK                                                        (0x1 << RTL8390_SDS10_11_XSG1_SR7_CFG_MIIXF_TS1K_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR7_CFG_DLY_PRE8_OFFSET                                                        (1948)
  #define RTL8390_SDS10_11_XSG1_SR7_CFG_DLY_PRE8_MASK                                                          (0x1 << RTL8390_SDS10_11_XSG1_SR7_CFG_DLY_PRE8_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR7_CFG_GRXD_SEL_OFFSET                                                        (1947)
  #define RTL8390_SDS10_11_XSG1_SR7_CFG_GRXD_SEL_MASK                                                          (0x1 << RTL8390_SDS10_11_XSG1_SR7_CFG_GRXD_SEL_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR7_CFG_LPI_CMD_MII_OFFSET                                                     (1946)
  #define RTL8390_SDS10_11_XSG1_SR7_CFG_LPI_CMD_MII_MASK                                                       (0x1 << RTL8390_SDS10_11_XSG1_SR7_CFG_LPI_CMD_MII_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR7_CFG_MARK_RXSCR_ERR_OFFSET                                                  (1945)
  #define RTL8390_SDS10_11_XSG1_SR7_CFG_MARK_RXSCR_ERR_MASK                                                    (0x1 << RTL8390_SDS10_11_XSG1_SR7_CFG_MARK_RXSCR_ERR_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR7_CFG_MARK_TXSCR_ERR_OFFSET                                                  (1944)
  #define RTL8390_SDS10_11_XSG1_SR7_CFG_MARK_TXSCR_ERR_MASK                                                    (0x1 << RTL8390_SDS10_11_XSG1_SR7_CFG_MARK_TXSCR_ERR_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR7_BYP_START_OFFSET                                                           (1940)
  #define RTL8390_SDS10_11_XSG1_SR7_BYP_START_MASK                                                             (0xF << RTL8390_SDS10_11_XSG1_SR7_BYP_START_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR7_BYP_END_OFFSET                                                             (1936)
  #define RTL8390_SDS10_11_XSG1_SR7_BYP_END_MASK                                                               (0xF << RTL8390_SDS10_11_XSG1_SR7_BYP_END_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR6_CFG_NO_GIGA_SCM_OFFSET                                                     (1935)
  #define RTL8390_SDS10_11_XSG1_SR6_CFG_NO_GIGA_SCM_MASK                                                       (0x1 << RTL8390_SDS10_11_XSG1_SR6_CFG_NO_GIGA_SCM_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR6_CFG_RE_SYNC_STYLE_OFFSET                                                   (1934)
  #define RTL8390_SDS10_11_XSG1_SR6_CFG_RE_SYNC_STYLE_MASK                                                     (0x1 << RTL8390_SDS10_11_XSG1_SR6_CFG_RE_SYNC_STYLE_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR6_CFG_SYNC_GAT_OFFSET                                                        (1933)
  #define RTL8390_SDS10_11_XSG1_SR6_CFG_SYNC_GAT_MASK                                                          (0x1 << RTL8390_SDS10_11_XSG1_SR6_CFG_SYNC_GAT_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR6_CFG_BYPSCR_XSG_OFFSET                                                      (1932)
  #define RTL8390_SDS10_11_XSG1_SR6_CFG_BYPSCR_XSG_MASK                                                        (0x1 << RTL8390_SDS10_11_XSG1_SR6_CFG_BYPSCR_XSG_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR6_RX_BYPSCR_OFFSET                                                           (1928)
  #define RTL8390_SDS10_11_XSG1_SR6_RX_BYPSCR_MASK                                                             (0xF << RTL8390_SDS10_11_XSG1_SR6_RX_BYPSCR_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR6_CFG_SLP_RQ_OFFSET                                                          (1924)
  #define RTL8390_SDS10_11_XSG1_SR6_CFG_SLP_RQ_MASK                                                            (0xF << RTL8390_SDS10_11_XSG1_SR6_CFG_SLP_RQ_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR6_TX_BYPSCR_OFFSET                                                           (1920)
  #define RTL8390_SDS10_11_XSG1_SR6_TX_BYPSCR_MASK                                                             (0xF << RTL8390_SDS10_11_XSG1_SR6_TX_BYPSCR_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR9_CFG_EEE_PROGRAM_0_OFFSET                                                   (1904)
  #define RTL8390_SDS10_11_XSG1_SR9_CFG_EEE_PROGRAM_0_MASK                                                     (0xFFFF << RTL8390_SDS10_11_XSG1_SR9_CFG_EEE_PROGRAM_0_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR8_CFG_EEE_PWRSAV_EN_OFFSET                                                   (1903)
  #define RTL8390_SDS10_11_XSG1_SR8_CFG_EEE_PWRSAV_EN_MASK                                                     (0x1 << RTL8390_SDS10_11_XSG1_SR8_CFG_EEE_PWRSAV_EN_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR8_REG_EEE_SDS_AN_OFFSET                                                      (1902)
  #define RTL8390_SDS10_11_XSG1_SR8_REG_EEE_SDS_AN_MASK                                                        (0x1 << RTL8390_SDS10_11_XSG1_SR8_REG_EEE_SDS_AN_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR8_REG_C3_TIMER_OFFSET                                                        (1899)
  #define RTL8390_SDS10_11_XSG1_SR8_REG_C3_TIMER_MASK                                                          (0x7 << RTL8390_SDS10_11_XSG1_SR8_REG_C3_TIMER_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR8_REG_C2_TIMER_OFFSET                                                        (1896)
  #define RTL8390_SDS10_11_XSG1_SR8_REG_C2_TIMER_MASK                                                          (0x7 << RTL8390_SDS10_11_XSG1_SR8_REG_C2_TIMER_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR8_REG_C1_TIMER_OFFSET                                                        (1893)
  #define RTL8390_SDS10_11_XSG1_SR8_REG_C1_TIMER_MASK                                                          (0x7 << RTL8390_SDS10_11_XSG1_SR8_REG_C1_TIMER_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR8_REG_C0_TIMER_OFFSET                                                        (1890)
  #define RTL8390_SDS10_11_XSG1_SR8_REG_C0_TIMER_MASK                                                          (0x7 << RTL8390_SDS10_11_XSG1_SR8_REG_C0_TIMER_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR8_CFG_MAC_C1_CHG_RESTC3_OFFSET                                               (1889)
  #define RTL8390_SDS10_11_XSG1_SR8_CFG_MAC_C1_CHG_RESTC3_MASK                                                 (0x1 << RTL8390_SDS10_11_XSG1_SR8_CFG_MAC_C1_CHG_RESTC3_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR8_CFG_PHY_GO_C1_COND_SPC_OFFSET                                              (1888)
  #define RTL8390_SDS10_11_XSG1_SR8_CFG_PHY_GO_C1_COND_SPC_MASK                                                (0x1 << RTL8390_SDS10_11_XSG1_SR8_CFG_PHY_GO_C1_COND_SPC_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR11_CFG_EEE_DBG_CNT_OFFSET                                                    (1872)
  #define RTL8390_SDS10_11_XSG1_SR11_CFG_EEE_DBG_CNT_MASK                                                      (0xFFFF << RTL8390_SDS10_11_XSG1_SR11_CFG_EEE_DBG_CNT_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR10_CFG_RG10X1512_OFFSET                                                      (1868)
  #define RTL8390_SDS10_11_XSG1_SR10_CFG_RG10X1512_MASK                                                        (0xF << RTL8390_SDS10_11_XSG1_SR10_CFG_RG10X1512_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR10_QSGMII_NO_DILE2_OFFSET                                                    (1867)
  #define RTL8390_SDS10_11_XSG1_SR10_QSGMII_NO_DILE2_MASK                                                      (0x1 << RTL8390_SDS10_11_XSG1_SR10_QSGMII_NO_DILE2_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR10_QSGMII_EEE_SEL_OFFSET                                                     (1866)
  #define RTL8390_SDS10_11_XSG1_SR10_QSGMII_EEE_SEL_MASK                                                       (0x1 << RTL8390_SDS10_11_XSG1_SR10_QSGMII_EEE_SEL_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR10_QSGMII_LPI_TX_EN_OFFSET                                                   (1865)
  #define RTL8390_SDS10_11_XSG1_SR10_QSGMII_LPI_TX_EN_MASK                                                     (0x1 << RTL8390_SDS10_11_XSG1_SR10_QSGMII_LPI_TX_EN_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR10_QSGMII_LPI_RX_EN_OFFSET                                                   (1864)
  #define RTL8390_SDS10_11_XSG1_SR10_QSGMII_LPI_RX_EN_MASK                                                     (0x1 << RTL8390_SDS10_11_XSG1_SR10_QSGMII_LPI_RX_EN_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR10_QSGMII_INB_EN_OFFSET                                                      (1863)
  #define RTL8390_SDS10_11_XSG1_SR10_QSGMII_INB_EN_MASK                                                        (0x1 << RTL8390_SDS10_11_XSG1_SR10_QSGMII_INB_EN_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR10_QSGMII_RXER_SEL_OFFSET                                                    (1862)
  #define RTL8390_SDS10_11_XSG1_SR10_QSGMII_RXER_SEL_MASK                                                      (0x1 << RTL8390_SDS10_11_XSG1_SR10_QSGMII_RXER_SEL_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR10_CFG_FAST_TIMER_OFFSET                                                     (1860)
  #define RTL8390_SDS10_11_XSG1_SR10_CFG_FAST_TIMER_MASK                                                       (0x3 << RTL8390_SDS10_11_XSG1_SR10_CFG_FAST_TIMER_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR10_EEE_LINK_FASTER_OFFSET                                                    (1856)
  #define RTL8390_SDS10_11_XSG1_SR10_EEE_LINK_FASTER_MASK                                                      (0xF << RTL8390_SDS10_11_XSG1_SR10_EEE_LINK_FASTER_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR13_SDS_LK_TIME_OFFSET                                                        (1848)
  #define RTL8390_SDS10_11_XSG1_SR13_SDS_LK_TIME_MASK                                                          (0xFF << RTL8390_SDS10_11_XSG1_SR13_SDS_LK_TIME_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR13_CFG_APXT_TMP_OFFSET                                                       (1840)
  #define RTL8390_SDS10_11_XSG1_SR13_CFG_APXT_TMP_MASK                                                         (0xFF << RTL8390_SDS10_11_XSG1_SR13_CFG_APXT_TMP_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR12_CFG_INB_TIMEOUT_OFFSET                                                    (1832)
  #define RTL8390_SDS10_11_XSG1_SR12_CFG_INB_TIMEOUT_MASK                                                      (0xFF << RTL8390_SDS10_11_XSG1_SR12_CFG_INB_TIMEOUT_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR12_ABILITY_OFFSET                                                            (1828)
  #define RTL8390_SDS10_11_XSG1_SR12_ABILITY_MASK                                                              (0xF << RTL8390_SDS10_11_XSG1_SR12_ABILITY_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR12_RDM_ALGOR_OFFSET                                                          (1827)
  #define RTL8390_SDS10_11_XSG1_SR12_RDM_ALGOR_MASK                                                            (0x1 << RTL8390_SDS10_11_XSG1_SR12_RDM_ALGOR_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR12_SD_DET_ALGOR_OFFSET                                                       (1826)
  #define RTL8390_SDS10_11_XSG1_SR12_SD_DET_ALGOR_MASK                                                         (0x1 << RTL8390_SDS10_11_XSG1_SR12_SD_DET_ALGOR_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR12_AUTO_DET_ALGOR_OFFSET                                                     (1825)
  #define RTL8390_SDS10_11_XSG1_SR12_AUTO_DET_ALGOR_MASK                                                       (0x1 << RTL8390_SDS10_11_XSG1_SR12_AUTO_DET_ALGOR_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR12_SEND_NP_ON_OFFSET                                                         (1824)
  #define RTL8390_SDS10_11_XSG1_SR12_SEND_NP_ON_MASK                                                           (0x1 << RTL8390_SDS10_11_XSG1_SR12_SEND_NP_ON_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR15_CFG_INBAND_MASTER_0_OFFSET                                                (1808)
  #define RTL8390_SDS10_11_XSG1_SR15_CFG_INBAND_MASTER_0_MASK                                                  (0xFFFF << RTL8390_SDS10_11_XSG1_SR15_CFG_INBAND_MASTER_0_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR14_CFG_SPDUP_OFFSET                                                          (1807)
  #define RTL8390_SDS10_11_XSG1_SR14_CFG_SPDUP_MASK                                                            (0x1 << RTL8390_SDS10_11_XSG1_SR14_CFG_SPDUP_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR14_CFG_SPDUP_FIB100_OFFSET                                                   (1806)
  #define RTL8390_SDS10_11_XSG1_SR14_CFG_SPDUP_FIB100_MASK                                                     (0x1 << RTL8390_SDS10_11_XSG1_SR14_CFG_SPDUP_FIB100_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR14_CFG_RXSLEEP_TMROUT_OFFSET                                                 (1805)
  #define RTL8390_SDS10_11_XSG1_SR14_CFG_RXSLEEP_TMROUT_MASK                                                   (0x1 << RTL8390_SDS10_11_XSG1_SR14_CFG_RXSLEEP_TMROUT_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR14_SEL_CALIBOK_OFFSET                                                        (1804)
  #define RTL8390_SDS10_11_XSG1_SR14_SEL_CALIBOK_MASK                                                          (0x1 << RTL8390_SDS10_11_XSG1_SR14_SEL_CALIBOK_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR14_SEL_SDET_OFFSET                                                           (1803)
  #define RTL8390_SDS10_11_XSG1_SR14_SEL_SDET_MASK                                                             (0x1 << RTL8390_SDS10_11_XSG1_SR14_SEL_SDET_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR14_SEL_ANOK_OFFSET                                                           (1802)
  #define RTL8390_SDS10_11_XSG1_SR14_SEL_ANOK_MASK                                                             (0x1 << RTL8390_SDS10_11_XSG1_SR14_SEL_ANOK_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR14_CFG_SEL_ODD_BIT_OFFSET                                                    (1801)
  #define RTL8390_SDS10_11_XSG1_SR14_CFG_SEL_ODD_BIT_MASK                                                      (0x1 << RTL8390_SDS10_11_XSG1_SR14_CFG_SEL_ODD_BIT_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR14_CFG_FRC_LD_VALUE_OFFSET                                                   (1800)
  #define RTL8390_SDS10_11_XSG1_SR14_CFG_FRC_LD_VALUE_MASK                                                     (0x1 << RTL8390_SDS10_11_XSG1_SR14_CFG_FRC_LD_VALUE_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR14_CFG_FRC_LD_OFFSET                                                         (1799)
  #define RTL8390_SDS10_11_XSG1_SR14_CFG_FRC_LD_MASK                                                           (0x1 << RTL8390_SDS10_11_XSG1_SR14_CFG_FRC_LD_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR14_CFG_SGMI_CK1MS_EN_OFFSET                                                  (1798)
  #define RTL8390_SDS10_11_XSG1_SR14_CFG_SGMI_CK1MS_EN_MASK                                                    (0x1 << RTL8390_SDS10_11_XSG1_SR14_CFG_SGMI_CK1MS_EN_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR14_CFG_LINK_TMR_SGMII_SEL_OFFSET                                             (1795)
  #define RTL8390_SDS10_11_XSG1_SR14_CFG_LINK_TMR_SGMII_SEL_MASK                                               (0x7 << RTL8390_SDS10_11_XSG1_SR14_CFG_LINK_TMR_SGMII_SEL_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR14_CFG_LINK_TMR_NORM_SEL_OFFSET                                              (1792)
  #define RTL8390_SDS10_11_XSG1_SR14_CFG_LINK_TMR_NORM_SEL_MASK                                                (0x7 << RTL8390_SDS10_11_XSG1_SR14_CFG_LINK_TMR_NORM_SEL_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR17_MACRDVLD_OFFSET                                                           (1791)
  #define RTL8390_SDS10_11_XSG1_SR17_MACRDVLD_MASK                                                             (0x1 << RTL8390_SDS10_11_XSG1_SR17_MACRDVLD_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR17_MACRDABT_OFFSET                                                           (1790)
  #define RTL8390_SDS10_11_XSG1_SR17_MACRDABT_MASK                                                             (0x1 << RTL8390_SDS10_11_XSG1_SR17_MACRDABT_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR17_CFG_INBAND_MASTER_2_OFFSET                                                (1776)
  #define RTL8390_SDS10_11_XSG1_SR17_CFG_INBAND_MASTER_2_MASK                                                  (0x3FFF << RTL8390_SDS10_11_XSG1_SR17_CFG_INBAND_MASTER_2_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR16_CFG_INBAND_MASTER_1_OFFSET                                                (1760)
  #define RTL8390_SDS10_11_XSG1_SR16_CFG_INBAND_MASTER_1_MASK                                                  (0xFFFF << RTL8390_SDS10_11_XSG1_SR16_CFG_INBAND_MASTER_1_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR19_CFG_RSGP_TXCFG_MAC_OFFSET                                                 (1744)
  #define RTL8390_SDS10_11_XSG1_SR19_CFG_RSGP_TXCFG_MAC_MASK                                                   (0xFFFF << RTL8390_SDS10_11_XSG1_SR19_CFG_RSGP_TXCFG_MAC_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR18_CFG_RSGP_TXCFG_PHY_OFFSET                                                 (1728)
  #define RTL8390_SDS10_11_XSG1_SR18_CFG_RSGP_TXCFG_PHY_MASK                                                   (0xFFFF << RTL8390_SDS10_11_XSG1_SR18_CFG_RSGP_TXCFG_PHY_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR21_CFG_SGM_TXCFG_MAC_OFFSET                                                  (1712)
  #define RTL8390_SDS10_11_XSG1_SR21_CFG_SGM_TXCFG_MAC_MASK                                                    (0xFFFF << RTL8390_SDS10_11_XSG1_SR21_CFG_SGM_TXCFG_MAC_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR20_CFG_SGM_TXCFG_PHY_OFFSET                                                  (1696)
  #define RTL8390_SDS10_11_XSG1_SR20_CFG_SGM_TXCFG_PHY_MASK                                                    (0xFFFF << RTL8390_SDS10_11_XSG1_SR20_CFG_SGM_TXCFG_PHY_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR23_CFG_FIB2G_TXCFG_P1_OFFSET                                                 (1680)
  #define RTL8390_SDS10_11_XSG1_SR23_CFG_FIB2G_TXCFG_P1_MASK                                                   (0xFFFF << RTL8390_SDS10_11_XSG1_SR23_CFG_FIB2G_TXCFG_P1_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR22_CFG_FIB2G_TXCFG_P0_OFFSET                                                 (1664)
  #define RTL8390_SDS10_11_XSG1_SR22_CFG_FIB2G_TXCFG_P0_MASK                                                   (0xFFFF << RTL8390_SDS10_11_XSG1_SR22_CFG_FIB2G_TXCFG_P0_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR25_CFG_FIB2G_TXCFG_NP_P1_OFFSET                                              (1648)
  #define RTL8390_SDS10_11_XSG1_SR25_CFG_FIB2G_TXCFG_NP_P1_MASK                                                (0xFFFF << RTL8390_SDS10_11_XSG1_SR25_CFG_FIB2G_TXCFG_NP_P1_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR24_CFG_FIB2G_TXCFG_NP_P0_OFFSET                                              (1632)
  #define RTL8390_SDS10_11_XSG1_SR24_CFG_FIB2G_TXCFG_NP_P0_MASK                                                (0xFFFF << RTL8390_SDS10_11_XSG1_SR24_CFG_FIB2G_TXCFG_NP_P0_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR27_CFG_DBG_OUT_ECO1_OFFSET                                                   (1616)
  #define RTL8390_SDS10_11_XSG1_SR27_CFG_DBG_OUT_ECO1_MASK                                                     (0xFFFF << RTL8390_SDS10_11_XSG1_SR27_CFG_DBG_OUT_ECO1_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR26_IP_VERSION_OFFSET                                                         (1608)
  #define RTL8390_SDS10_11_XSG1_SR26_IP_VERSION_MASK                                                           (0xFF << RTL8390_SDS10_11_XSG1_SR26_IP_VERSION_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR26_SDS_MODE_OFFSET                                                           (1600)
  #define RTL8390_SDS10_11_XSG1_SR26_SDS_MODE_MASK                                                             (0xFF << RTL8390_SDS10_11_XSG1_SR26_SDS_MODE_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR29_CFG_SDS_DBG_OUT_0_OFFSET                                                  (1584)
  #define RTL8390_SDS10_11_XSG1_SR29_CFG_SDS_DBG_OUT_0_MASK                                                    (0xFFFF << RTL8390_SDS10_11_XSG1_SR29_CFG_SDS_DBG_OUT_0_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR28_CFG_PHY_GO_C2_COND_SPC_OFFSET                                             (1583)
  #define RTL8390_SDS10_11_XSG1_SR28_CFG_PHY_GO_C2_COND_SPC_MASK                                               (0x1 << RTL8390_SDS10_11_XSG1_SR28_CFG_PHY_GO_C2_COND_SPC_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR28_CFG_ERRMSK_NOSIG_OFFSET                                                   (1582)
  #define RTL8390_SDS10_11_XSG1_SR28_CFG_ERRMSK_NOSIG_MASK                                                     (0x1 << RTL8390_SDS10_11_XSG1_SR28_CFG_ERRMSK_NOSIG_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR28_RM_LPK_EVEN_BITS_OFFSET                                                   (1581)
  #define RTL8390_SDS10_11_XSG1_SR28_RM_LPK_EVEN_BITS_MASK                                                     (0x1 << RTL8390_SDS10_11_XSG1_SR28_RM_LPK_EVEN_BITS_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR28_CFG_QSGMII_PARITY_CHK_OFFSET                                              (1580)
  #define RTL8390_SDS10_11_XSG1_SR28_CFG_QSGMII_PARITY_CHK_MASK                                                (0x1 << RTL8390_SDS10_11_XSG1_SR28_CFG_QSGMII_PARITY_CHK_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR28_CFG_DBG_S0_OFFSET                                                         (1579)
  #define RTL8390_SDS10_11_XSG1_SR28_CFG_DBG_S0_MASK                                                           (0x1 << RTL8390_SDS10_11_XSG1_SR28_CFG_DBG_S0_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR28_CFG_SDS_DBG_EN_OFFSET                                                     (1578)
  #define RTL8390_SDS10_11_XSG1_SR28_CFG_SDS_DBG_EN_MASK                                                       (0x1 << RTL8390_SDS10_11_XSG1_SR28_CFG_SDS_DBG_EN_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR28_CFG_SDS_DBG_SEL_OFFSET                                                    (1568)
  #define RTL8390_SDS10_11_XSG1_SR28_CFG_SDS_DBG_SEL_MASK                                                      (0x3FF << RTL8390_SDS10_11_XSG1_SR28_CFG_SDS_DBG_SEL_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SR30_CFG_SDS_DBG_OUT_1_OFFSET                                                  (1536)
  #define RTL8390_SDS10_11_XSG1_SR30_CFG_SDS_DBG_OUT_1_MASK                                                    (0xFFFF << RTL8390_SDS10_11_XSG1_SR30_CFG_SDS_DBG_OUT_1_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SRE1_ANA_RG1X_OFFSET                                                           (1520)
  #define RTL8390_SDS10_11_XSG1_SRE1_ANA_RG1X_MASK                                                             (0xFFFF << RTL8390_SDS10_11_XSG1_SRE1_ANA_RG1X_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SRE0_ANA_RG0X_OFFSET                                                           (1504)
  #define RTL8390_SDS10_11_XSG1_SRE0_ANA_RG0X_MASK                                                             (0xFFFF << RTL8390_SDS10_11_XSG1_SRE0_ANA_RG0X_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SRE3_ANA_RG3X_OFFSET                                                           (1488)
  #define RTL8390_SDS10_11_XSG1_SRE3_ANA_RG3X_MASK                                                             (0xFFFF << RTL8390_SDS10_11_XSG1_SRE3_ANA_RG3X_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SRE2_ANA_RG2X_OFFSET                                                           (1472)
  #define RTL8390_SDS10_11_XSG1_SRE2_ANA_RG2X_MASK                                                             (0xFFFF << RTL8390_SDS10_11_XSG1_SRE2_ANA_RG2X_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SRE5_ANA_RG5X_OFFSET                                                           (1456)
  #define RTL8390_SDS10_11_XSG1_SRE5_ANA_RG5X_MASK                                                             (0xFFFF << RTL8390_SDS10_11_XSG1_SRE5_ANA_RG5X_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SRE4_ANA_RG4X_OFFSET                                                           (1440)
  #define RTL8390_SDS10_11_XSG1_SRE4_ANA_RG4X_MASK                                                             (0xFFFF << RTL8390_SDS10_11_XSG1_SRE4_ANA_RG4X_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SRE7_ANA_RG7X_OFFSET                                                           (1424)
  #define RTL8390_SDS10_11_XSG1_SRE7_ANA_RG7X_MASK                                                             (0xFFFF << RTL8390_SDS10_11_XSG1_SRE7_ANA_RG7X_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SRE6_ANA_RG6X_OFFSET                                                           (1408)
  #define RTL8390_SDS10_11_XSG1_SRE6_ANA_RG6X_MASK                                                             (0xFFFF << RTL8390_SDS10_11_XSG1_SRE6_ANA_RG6X_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SRE9_ANA_RG9X_OFFSET                                                           (1392)
  #define RTL8390_SDS10_11_XSG1_SRE9_ANA_RG9X_MASK                                                             (0xFFFF << RTL8390_SDS10_11_XSG1_SRE9_ANA_RG9X_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SRE8_ANA_RG8X_OFFSET                                                           (1376)
  #define RTL8390_SDS10_11_XSG1_SRE8_ANA_RG8X_MASK                                                             (0xFFFF << RTL8390_SDS10_11_XSG1_SRE8_ANA_RG8X_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SRE11_ANA_RG11X_OFFSET                                                         (1360)
  #define RTL8390_SDS10_11_XSG1_SRE11_ANA_RG11X_MASK                                                           (0xFFFF << RTL8390_SDS10_11_XSG1_SRE11_ANA_RG11X_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SRE10_ANA_RG10X_OFFSET                                                         (1344)
  #define RTL8390_SDS10_11_XSG1_SRE10_ANA_RG10X_MASK                                                           (0xFFFF << RTL8390_SDS10_11_XSG1_SRE10_ANA_RG10X_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SRE13_CFG_NEG_GTXC_OFFSET                                                      (1343)
  #define RTL8390_SDS10_11_XSG1_SRE13_CFG_NEG_GTXC_MASK                                                        (0x1 << RTL8390_SDS10_11_XSG1_SRE13_CFG_NEG_GTXC_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SRE13_CFG_LP_CNT_2_OFFSET                                                      (1339)
  #define RTL8390_SDS10_11_XSG1_SRE13_CFG_LP_CNT_2_MASK                                                        (0xF << RTL8390_SDS10_11_XSG1_SRE13_CFG_LP_CNT_2_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SRE13_CFG_EPON_SYNC_SM_OFFSET                                                  (1338)
  #define RTL8390_SDS10_11_XSG1_SRE13_CFG_EPON_SYNC_SM_MASK                                                    (0x1 << RTL8390_SDS10_11_XSG1_SRE13_CFG_EPON_SYNC_SM_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SRE13_CFG_DY_OFFSET                                                            (1328)
  #define RTL8390_SDS10_11_XSG1_SRE13_CFG_DY_MASK                                                              (0x3FF << RTL8390_SDS10_11_XSG1_SRE13_CFG_DY_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SRE12_ANA_RG12X_OFFSET                                                         (1315)
  #define RTL8390_SDS10_11_XSG1_SRE12_ANA_RG12X_MASK                                                           (0x1FFF << RTL8390_SDS10_11_XSG1_SRE12_ANA_RG12X_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SRE12_CFG_IPG_CNT_OFFSET                                                       (1312)
  #define RTL8390_SDS10_11_XSG1_SRE12_CFG_IPG_CNT_MASK                                                         (0x7 << RTL8390_SDS10_11_XSG1_SRE12_CFG_IPG_CNT_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SRE15_ANA_RG15X_OFFSET                                                         (1311)
  #define RTL8390_SDS10_11_XSG1_SRE15_ANA_RG15X_MASK                                                           (0x1 << RTL8390_SDS10_11_XSG1_SRE15_ANA_RG15X_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SRE15_CFG_LP_CNT_1_OFFSET                                                      (1307)
  #define RTL8390_SDS10_11_XSG1_SRE15_CFG_LP_CNT_1_MASK                                                        (0xF << RTL8390_SDS10_11_XSG1_SRE15_CFG_LP_CNT_1_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SRE15_CFG_EPON_OFFSET                                                          (1306)
  #define RTL8390_SDS10_11_XSG1_SRE15_CFG_EPON_MASK                                                            (0x1 << RTL8390_SDS10_11_XSG1_SRE15_CFG_EPON_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SRE15_CFG_DX_OFFSET                                                            (1296)
  #define RTL8390_SDS10_11_XSG1_SRE15_CFG_DX_MASK                                                              (0x3FF << RTL8390_SDS10_11_XSG1_SRE15_CFG_DX_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SRE14_ANA_RG14X_OFFSET                                                         (1280)
  #define RTL8390_SDS10_11_XSG1_SRE14_ANA_RG14X_MASK                                                           (0xFFFF << RTL8390_SDS10_11_XSG1_SRE14_ANA_RG14X_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SRE16_CFG_DY_8B_OFFSET                                                         (1256)
  #define RTL8390_SDS10_11_XSG1_SRE16_CFG_DY_8B_MASK                                                           (0xFF << RTL8390_SDS10_11_XSG1_SRE16_CFG_DY_8B_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SRE16_CFG_DX_8B_OFFSET                                                         (1248)
  #define RTL8390_SDS10_11_XSG1_SRE16_CFG_DX_8B_MASK                                                           (0xFF << RTL8390_SDS10_11_XSG1_SRE16_CFG_DX_8B_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SRE25_ALL_SYMBOLERR_CNT_OFFSET                                                 (1144)
  #define RTL8390_SDS10_11_XSG1_SRE25_ALL_SYMBOLERR_CNT_MASK                                                   (0xFF << RTL8390_SDS10_11_XSG1_SRE25_ALL_SYMBOLERR_CNT_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SRE25_MUX_SYMBOLERR_CNT_OFFSET                                                 (1136)
  #define RTL8390_SDS10_11_XSG1_SRE25_MUX_SYMBOLERR_CNT_MASK                                                   (0xFF << RTL8390_SDS10_11_XSG1_SRE25_MUX_SYMBOLERR_CNT_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SRE24_CFG_SD_H_OFFSET                                                          (1135)
  #define RTL8390_SDS10_11_XSG1_SRE24_CFG_SD_H_MASK                                                            (0x1 << RTL8390_SDS10_11_XSG1_SRE24_CFG_SD_H_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SRE24_CFG_RG24X14_OFFSET                                                       (1134)
  #define RTL8390_SDS10_11_XSG1_SRE24_CFG_RG24X14_MASK                                                         (0x1 << RTL8390_SDS10_11_XSG1_SRE24_CFG_RG24X14_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SRE24_CFG_HYSDET_OFFSET                                                        (1130)
  #define RTL8390_SDS10_11_XSG1_SRE24_CFG_HYSDET_MASK                                                          (0xF << RTL8390_SDS10_11_XSG1_SRE24_CFG_HYSDET_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SRE24_CFG_D2A_LPK_OFFSET                                                       (1129)
  #define RTL8390_SDS10_11_XSG1_SRE24_CFG_D2A_LPK_MASK                                                         (0x1 << RTL8390_SDS10_11_XSG1_SRE24_CFG_D2A_LPK_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SRE24_CFG_HAM_PTR_OFFSET                                                       (1128)
  #define RTL8390_SDS10_11_XSG1_SRE24_CFG_HAM_PTR_MASK                                                         (0x1 << RTL8390_SDS10_11_XSG1_SRE24_CFG_HAM_PTR_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SRE24_CFG_ENTX_OFFSET                                                          (1127)
  #define RTL8390_SDS10_11_XSG1_SRE24_CFG_ENTX_MASK                                                            (0x1 << RTL8390_SDS10_11_XSG1_SRE24_CFG_ENTX_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SRE24_CFG_CMALI_SIG_OFFSET                                                     (1126)
  #define RTL8390_SDS10_11_XSG1_SRE24_CFG_CMALI_SIG_MASK                                                       (0x1 << RTL8390_SDS10_11_XSG1_SRE24_CFG_CMALI_SIG_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SRE24_CFG_TMR_ALI_OFFSET                                                       (1123)
  #define RTL8390_SDS10_11_XSG1_SRE24_CFG_TMR_ALI_MASK                                                         (0x7 << RTL8390_SDS10_11_XSG1_SRE24_CFG_TMR_ALI_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SRE24_CFG_SYMBOLERR_CNT_OFFSET                                                 (1120)
  #define RTL8390_SDS10_11_XSG1_SRE24_CFG_SYMBOLERR_CNT_MASK                                                   (0x7 << RTL8390_SDS10_11_XSG1_SRE24_CFG_SYMBOLERR_CNT_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SRE27_CFG_DBG_STATUS_ECO_0_OFFSET                                              (1104)
  #define RTL8390_SDS10_11_XSG1_SRE27_CFG_DBG_STATUS_ECO_0_MASK                                                (0xFFFF << RTL8390_SDS10_11_XSG1_SRE27_CFG_DBG_STATUS_ECO_0_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SRE26_P3LNKDOWNCNT_OFFSET                                                      (1100)
  #define RTL8390_SDS10_11_XSG1_SRE26_P3LNKDOWNCNT_MASK                                                        (0xF << RTL8390_SDS10_11_XSG1_SRE26_P3LNKDOWNCNT_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SRE26_P2LNKDOWNCNT_OFFSET                                                      (1096)
  #define RTL8390_SDS10_11_XSG1_SRE26_P2LNKDOWNCNT_MASK                                                        (0xF << RTL8390_SDS10_11_XSG1_SRE26_P2LNKDOWNCNT_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SRE26_P1LNKDOWNCNT_OFFSET                                                      (1092)
  #define RTL8390_SDS10_11_XSG1_SRE26_P1LNKDOWNCNT_MASK                                                        (0xF << RTL8390_SDS10_11_XSG1_SRE26_P1LNKDOWNCNT_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SRE26_P0LNKDOWNCNT_OFFSET                                                      (1088)
  #define RTL8390_SDS10_11_XSG1_SRE26_P0LNKDOWNCNT_MASK                                                        (0xF << RTL8390_SDS10_11_XSG1_SRE26_P0LNKDOWNCNT_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SRE29_CFG_DBG_STATUS_ECO_2_OFFSET                                              (1081)
  #define RTL8390_SDS10_11_XSG1_SRE29_CFG_DBG_STATUS_ECO_2_MASK                                                (0x7F << RTL8390_SDS10_11_XSG1_SRE29_CFG_DBG_STATUS_ECO_2_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SRE29_SIGNOK_LAT_OFFSET                                                        (1080)
  #define RTL8390_SDS10_11_XSG1_SRE29_SIGNOK_LAT_MASK                                                          (0x1 << RTL8390_SDS10_11_XSG1_SRE29_SIGNOK_LAT_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SRE29_LINKOK_LAT_OFFSET                                                        (1076)
  #define RTL8390_SDS10_11_XSG1_SRE29_LINKOK_LAT_MASK                                                          (0xF << RTL8390_SDS10_11_XSG1_SRE29_LINKOK_LAT_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SRE29_SYNCOK_LAT_OFFSET                                                        (1072)
  #define RTL8390_SDS10_11_XSG1_SRE29_SYNCOK_LAT_MASK                                                          (0xF << RTL8390_SDS10_11_XSG1_SRE29_SYNCOK_LAT_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SRE28_CFG_DBG_STATUS_ECO_1_OFFSET                                              (1056)
  #define RTL8390_SDS10_11_XSG1_SRE28_CFG_DBG_STATUS_ECO_1_MASK                                                (0xFFFF << RTL8390_SDS10_11_XSG1_SRE28_CFG_DBG_STATUS_ECO_1_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SRE30_CFG_DBG_STATUS_ECO_3_OFFSET                                              (1033)
  #define RTL8390_SDS10_11_XSG1_SRE30_CFG_DBG_STATUS_ECO_3_MASK                                                (0x7F << RTL8390_SDS10_11_XSG1_SRE30_CFG_DBG_STATUS_ECO_3_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SRE30_SIGNOKSTAT_OFFSET                                                        (1032)
  #define RTL8390_SDS10_11_XSG1_SRE30_SIGNOKSTAT_MASK                                                          (0x1 << RTL8390_SDS10_11_XSG1_SRE30_SIGNOKSTAT_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SRE30_LINKOKSTAT_OFFSET                                                        (1028)
  #define RTL8390_SDS10_11_XSG1_SRE30_LINKOKSTAT_MASK                                                          (0xF << RTL8390_SDS10_11_XSG1_SRE30_LINKOKSTAT_OFFSET)
  #define RTL8390_SDS10_11_XSG1_SRE30_SYNCOKSTAT_OFFSET                                                        (1024)
  #define RTL8390_SDS10_11_XSG1_SRE30_SYNCOKSTAT_MASK                                                          (0xF << RTL8390_SDS10_11_XSG1_SRE30_SYNCOKSTAT_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FR1_CAPBILITY_OFFSET                                                           (1014)
  #define RTL8390_SDS10_11_XSG1_FR1_CAPBILITY_MASK                                                             (0x3FF << RTL8390_SDS10_11_XSG1_FR1_CAPBILITY_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FR1_AN_COMPLETE_OFFSET                                                         (1013)
  #define RTL8390_SDS10_11_XSG1_FR1_AN_COMPLETE_MASK                                                           (0x1 << RTL8390_SDS10_11_XSG1_FR1_AN_COMPLETE_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FR1_R_FAULT_OFFSET                                                             (1012)
  #define RTL8390_SDS10_11_XSG1_FR1_R_FAULT_MASK                                                               (0x1 << RTL8390_SDS10_11_XSG1_FR1_R_FAULT_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FR1_NWAY_ABILITY_OFFSET                                                        (1011)
  #define RTL8390_SDS10_11_XSG1_FR1_NWAY_ABILITY_MASK                                                          (0x1 << RTL8390_SDS10_11_XSG1_FR1_NWAY_ABILITY_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FR1_LINK_STATUS_OFFSET                                                         (1010)
  #define RTL8390_SDS10_11_XSG1_FR1_LINK_STATUS_MASK                                                           (0x1 << RTL8390_SDS10_11_XSG1_FR1_LINK_STATUS_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FR1_JABBER_DETECT_OFFSET                                                       (1009)
  #define RTL8390_SDS10_11_XSG1_FR1_JABBER_DETECT_MASK                                                         (0x1 << RTL8390_SDS10_11_XSG1_FR1_JABBER_DETECT_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FR1_EXTENDED_CAPBILITY_OFFSET                                                  (1008)
  #define RTL8390_SDS10_11_XSG1_FR1_EXTENDED_CAPBILITY_MASK                                                    (0x1 << RTL8390_SDS10_11_XSG1_FR1_EXTENDED_CAPBILITY_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FR0_CFG_FIB_RST_OFFSET                                                         (1007)
  #define RTL8390_SDS10_11_XSG1_FR0_CFG_FIB_RST_MASK                                                           (0x1 << RTL8390_SDS10_11_XSG1_FR0_CFG_FIB_RST_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FR0_CFG_FIB_LPK_OFFSET                                                         (1006)
  #define RTL8390_SDS10_11_XSG1_FR0_CFG_FIB_LPK_MASK                                                           (0x1 << RTL8390_SDS10_11_XSG1_FR0_CFG_FIB_LPK_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FR0_CFG_FIB_SPD_RD_00_OFFSET                                                   (1005)
  #define RTL8390_SDS10_11_XSG1_FR0_CFG_FIB_SPD_RD_00_MASK                                                     (0x1 << RTL8390_SDS10_11_XSG1_FR0_CFG_FIB_SPD_RD_00_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FR0_CFG_FIB_ANEN_OFFSET                                                        (1004)
  #define RTL8390_SDS10_11_XSG1_FR0_CFG_FIB_ANEN_MASK                                                          (0x1 << RTL8390_SDS10_11_XSG1_FR0_CFG_FIB_ANEN_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FR0_CFG_FIB_PDOWN_OFFSET                                                       (1003)
  #define RTL8390_SDS10_11_XSG1_FR0_CFG_FIB_PDOWN_MASK                                                         (0x1 << RTL8390_SDS10_11_XSG1_FR0_CFG_FIB_PDOWN_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FR0_CFG_FIB_ISO_OFFSET                                                         (1002)
  #define RTL8390_SDS10_11_XSG1_FR0_CFG_FIB_ISO_MASK                                                           (0x1 << RTL8390_SDS10_11_XSG1_FR0_CFG_FIB_ISO_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FR0_CFG_FIB_RESTART_OFFSET                                                     (1001)
  #define RTL8390_SDS10_11_XSG1_FR0_CFG_FIB_RESTART_MASK                                                       (0x1 << RTL8390_SDS10_11_XSG1_FR0_CFG_FIB_RESTART_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FR0_CFG_FIB_FULLDUP_OFFSET                                                     (1000)
  #define RTL8390_SDS10_11_XSG1_FR0_CFG_FIB_FULLDUP_MASK                                                       (0x1 << RTL8390_SDS10_11_XSG1_FR0_CFG_FIB_FULLDUP_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FR0_CFG_FIB_SPD_RD_01_OFFSET                                                   (998)
  #define RTL8390_SDS10_11_XSG1_FR0_CFG_FIB_SPD_RD_01_MASK                                                     (0x1 << RTL8390_SDS10_11_XSG1_FR0_CFG_FIB_SPD_RD_01_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FR0_CFG_FIB_FRCTX_OFFSET                                                       (997)
  #define RTL8390_SDS10_11_XSG1_FR0_CFG_FIB_FRCTX_MASK                                                         (0x1 << RTL8390_SDS10_11_XSG1_FR0_CFG_FIB_FRCTX_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FR3_REALTEK_OUI_0500_OFFSET                                                    (986)
  #define RTL8390_SDS10_11_XSG1_FR3_REALTEK_OUI_0500_MASK                                                      (0x3F << RTL8390_SDS10_11_XSG1_FR3_REALTEK_OUI_0500_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FR3_MODEL_NO_0500_OFFSET                                                       (980)
  #define RTL8390_SDS10_11_XSG1_FR3_MODEL_NO_0500_MASK                                                         (0x3F << RTL8390_SDS10_11_XSG1_FR3_MODEL_NO_0500_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FR3_REVISION_NO_0300_OFFSET                                                    (976)
  #define RTL8390_SDS10_11_XSG1_FR3_REVISION_NO_0300_MASK                                                      (0xF << RTL8390_SDS10_11_XSG1_FR3_REVISION_NO_0300_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FR2_REALTEK_OUI_2106_OFFSET                                                    (960)
  #define RTL8390_SDS10_11_XSG1_FR2_REALTEK_OUI_2106_MASK                                                      (0xFFFF << RTL8390_SDS10_11_XSG1_FR2_REALTEK_OUI_2106_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FR5_RX_CFG_REG_OFFSET                                                          (944)
  #define RTL8390_SDS10_11_XSG1_FR5_RX_CFG_REG_MASK                                                            (0xFFFF << RTL8390_SDS10_11_XSG1_FR5_RX_CFG_REG_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FR4_TX_CFG_REG_OFFSET                                                          (928)
  #define RTL8390_SDS10_11_XSG1_FR4_TX_CFG_REG_MASK                                                            (0xFFFF << RTL8390_SDS10_11_XSG1_FR4_TX_CFG_REG_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FR7_MR_NP_TX_OFFSET                                                            (912)
  #define RTL8390_SDS10_11_XSG1_FR7_MR_NP_TX_MASK                                                              (0xFFFF << RTL8390_SDS10_11_XSG1_FR7_MR_NP_TX_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FR6_FIB_NP_EN_OFFSET                                                           (898)
  #define RTL8390_SDS10_11_XSG1_FR6_FIB_NP_EN_MASK                                                             (0x1 << RTL8390_SDS10_11_XSG1_FR6_FIB_NP_EN_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FR6_RXPAGE_OFFSET                                                              (897)
  #define RTL8390_SDS10_11_XSG1_FR6_RXPAGE_MASK                                                                (0x1 << RTL8390_SDS10_11_XSG1_FR6_RXPAGE_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FR8_MR_NP_RX_OFFSET                                                            (864)
  #define RTL8390_SDS10_11_XSG1_FR8_MR_NP_RX_MASK                                                              (0xFFFF << RTL8390_SDS10_11_XSG1_FR8_MR_NP_RX_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FR13_INDR_FUNC_OFFSET                                                          (830)
  #define RTL8390_SDS10_11_XSG1_FR13_INDR_FUNC_MASK                                                            (0x3 << RTL8390_SDS10_11_XSG1_FR13_INDR_FUNC_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FR13_DUMMY_REG13_1305_OFFSET                                                   (821)
  #define RTL8390_SDS10_11_XSG1_FR13_DUMMY_REG13_1305_MASK                                                     (0x1FF << RTL8390_SDS10_11_XSG1_FR13_DUMMY_REG13_1305_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FR13_INDR_DEVAD_OFFSET                                                         (816)
  #define RTL8390_SDS10_11_XSG1_FR13_INDR_DEVAD_MASK                                                           (0x1F << RTL8390_SDS10_11_XSG1_FR13_INDR_DEVAD_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FR14_MMDRDBUS_OFFSET                                                           (768)
  #define RTL8390_SDS10_11_XSG1_FR14_MMDRDBUS_MASK                                                             (0xFFFF << RTL8390_SDS10_11_XSG1_FR14_MMDRDBUS_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FR17_ANA_RG3X_OFFSET                                                           (752)
  #define RTL8390_SDS10_11_XSG1_FR17_ANA_RG3X_MASK                                                             (0xFFFF << RTL8390_SDS10_11_XSG1_FR17_ANA_RG3X_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FR16_ANA_RG2X_OFFSET                                                           (736)
  #define RTL8390_SDS10_11_XSG1_FR16_ANA_RG2X_MASK                                                             (0xFFFF << RTL8390_SDS10_11_XSG1_FR16_ANA_RG2X_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FR19_ANA_RG5X_OFFSET                                                           (720)
  #define RTL8390_SDS10_11_XSG1_FR19_ANA_RG5X_MASK                                                             (0xFFFF << RTL8390_SDS10_11_XSG1_FR19_ANA_RG5X_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FR18_ANA_RG4X_OFFSET                                                           (704)
  #define RTL8390_SDS10_11_XSG1_FR18_ANA_RG4X_MASK                                                             (0xFFFF << RTL8390_SDS10_11_XSG1_FR18_ANA_RG4X_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FR21_ANA_RG7X_OFFSET                                                           (688)
  #define RTL8390_SDS10_11_XSG1_FR21_ANA_RG7X_MASK                                                             (0xFFFF << RTL8390_SDS10_11_XSG1_FR21_ANA_RG7X_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FR20_ANA_RG6X_OFFSET                                                           (672)
  #define RTL8390_SDS10_11_XSG1_FR20_ANA_RG6X_MASK                                                             (0xFFFF << RTL8390_SDS10_11_XSG1_FR20_ANA_RG6X_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FR23_QSGM_TXCFG_MAC_OFFSET                                                     (656)
  #define RTL8390_SDS10_11_XSG1_FR23_QSGM_TXCFG_MAC_MASK                                                       (0xFFFF << RTL8390_SDS10_11_XSG1_FR23_QSGM_TXCFG_MAC_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FR22_QSGM_TXCFG_PHY_OFFSET                                                     (640)
  #define RTL8390_SDS10_11_XSG1_FR22_QSGM_TXCFG_PHY_MASK                                                       (0xFFFF << RTL8390_SDS10_11_XSG1_FR22_QSGM_TXCFG_PHY_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FR25_ANA_RG13X_OFFSET                                                          (624)
  #define RTL8390_SDS10_11_XSG1_FR25_ANA_RG13X_MASK                                                            (0xFFFF << RTL8390_SDS10_11_XSG1_FR25_ANA_RG13X_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FR24_ANA_RG12X_OFFSET                                                          (608)
  #define RTL8390_SDS10_11_XSG1_FR24_ANA_RG12X_MASK                                                            (0xFFFF << RTL8390_SDS10_11_XSG1_FR24_ANA_RG12X_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FR27_ANA_RG15X_OFFSET                                                          (592)
  #define RTL8390_SDS10_11_XSG1_FR27_ANA_RG15X_MASK                                                            (0xFFFF << RTL8390_SDS10_11_XSG1_FR27_ANA_RG15X_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FR29_CFG_AUTO_DET_ON_OFFSET                                                    (575)
  #define RTL8390_SDS10_11_XSG1_FR29_CFG_AUTO_DET_ON_MASK                                                      (0x1 << RTL8390_SDS10_11_XSG1_FR29_CFG_AUTO_DET_ON_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FR29_CFG_TOUT_MAX_OFFSET                                                       (569)
  #define RTL8390_SDS10_11_XSG1_FR29_CFG_TOUT_MAX_MASK                                                         (0x3F << RTL8390_SDS10_11_XSG1_FR29_CFG_TOUT_MAX_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FR29_CFG_STATE_TMR_OFFSET                                                      (565)
  #define RTL8390_SDS10_11_XSG1_FR29_CFG_STATE_TMR_MASK                                                        (0xF << RTL8390_SDS10_11_XSG1_FR29_CFG_STATE_TMR_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FR29_CFG_TEST_TMR_OFFSET                                                       (560)
  #define RTL8390_SDS10_11_XSG1_FR29_CFG_TEST_TMR_MASK                                                         (0x1F << RTL8390_SDS10_11_XSG1_FR29_CFG_TEST_TMR_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FR28_CFG_CONS1_MAX_OFFSET                                                      (556)
  #define RTL8390_SDS10_11_XSG1_FR28_CFG_CONS1_MAX_MASK                                                        (0xF << RTL8390_SDS10_11_XSG1_FR28_CFG_CONS1_MAX_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FR28_CFG_CONS0_MAX_OFFSET                                                      (552)
  #define RTL8390_SDS10_11_XSG1_FR28_CFG_CONS0_MAX_MASK                                                        (0xF << RTL8390_SDS10_11_XSG1_FR28_CFG_CONS0_MAX_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FR28_CFG_CNT_MIN_OFFSET                                                        (544)
  #define RTL8390_SDS10_11_XSG1_FR28_CFG_CNT_MIN_MASK                                                          (0xFF << RTL8390_SDS10_11_XSG1_FR28_CFG_CNT_MIN_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FR30_CFG_RG30X1512_OFFSET                                                      (524)
  #define RTL8390_SDS10_11_XSG1_FR30_CFG_RG30X1512_MASK                                                        (0xF << RTL8390_SDS10_11_XSG1_FR30_CFG_RG30X1512_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FR30_CFG_STATMR_LEVEL_OFFSET                                                   (523)
  #define RTL8390_SDS10_11_XSG1_FR30_CFG_STATMR_LEVEL_MASK                                                     (0x1 << RTL8390_SDS10_11_XSG1_FR30_CFG_STATMR_LEVEL_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FR30_CFG_CNTEN_OFFSET                                                          (522)
  #define RTL8390_SDS10_11_XSG1_FR30_CFG_CNTEN_MASK                                                            (0x1 << RTL8390_SDS10_11_XSG1_FR30_CFG_CNTEN_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FR30_CFG_CONSEN_OFFSET                                                         (521)
  #define RTL8390_SDS10_11_XSG1_FR30_CFG_CONSEN_MASK                                                           (0x1 << RTL8390_SDS10_11_XSG1_FR30_CFG_CONSEN_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FR30_CFG_STATMR_EN_OFFSET                                                      (520)
  #define RTL8390_SDS10_11_XSG1_FR30_CFG_STATMR_EN_MASK                                                        (0x1 << RTL8390_SDS10_11_XSG1_FR30_CFG_STATMR_EN_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FR30_CFG_LNK_ON_TMR_OFFSET                                                     (512)
  #define RTL8390_SDS10_11_XSG1_FR30_CFG_LNK_ON_TMR_MASK                                                       (0xFF << RTL8390_SDS10_11_XSG1_FR30_CFG_LNK_ON_TMR_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FRE1_CAPBILITY_OFFSET                                                          (502)
  #define RTL8390_SDS10_11_XSG1_FRE1_CAPBILITY_MASK                                                            (0x3FF << RTL8390_SDS10_11_XSG1_FRE1_CAPBILITY_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FRE1_AN_COMPLETE_OFFSET                                                        (501)
  #define RTL8390_SDS10_11_XSG1_FRE1_AN_COMPLETE_MASK                                                          (0x1 << RTL8390_SDS10_11_XSG1_FRE1_AN_COMPLETE_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FRE1_R_FAULT_OFFSET                                                            (500)
  #define RTL8390_SDS10_11_XSG1_FRE1_R_FAULT_MASK                                                              (0x1 << RTL8390_SDS10_11_XSG1_FRE1_R_FAULT_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FRE1_NWAY_ABILITY_OFFSET                                                       (499)
  #define RTL8390_SDS10_11_XSG1_FRE1_NWAY_ABILITY_MASK                                                         (0x1 << RTL8390_SDS10_11_XSG1_FRE1_NWAY_ABILITY_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FRE1_LINK_STATUS_OFFSET                                                        (498)
  #define RTL8390_SDS10_11_XSG1_FRE1_LINK_STATUS_MASK                                                          (0x1 << RTL8390_SDS10_11_XSG1_FRE1_LINK_STATUS_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FRE1_JABBER_DETECT_OFFSET                                                      (497)
  #define RTL8390_SDS10_11_XSG1_FRE1_JABBER_DETECT_MASK                                                        (0x1 << RTL8390_SDS10_11_XSG1_FRE1_JABBER_DETECT_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FRE1_EXTENDED_CAPBILITY_OFFSET                                                 (496)
  #define RTL8390_SDS10_11_XSG1_FRE1_EXTENDED_CAPBILITY_MASK                                                   (0x1 << RTL8390_SDS10_11_XSG1_FRE1_EXTENDED_CAPBILITY_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FRE0_CFG_FIB_RST_OFFSET                                                        (495)
  #define RTL8390_SDS10_11_XSG1_FRE0_CFG_FIB_RST_MASK                                                          (0x1 << RTL8390_SDS10_11_XSG1_FRE0_CFG_FIB_RST_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FRE0_CFG_FIB_LPK_OFFSET                                                        (494)
  #define RTL8390_SDS10_11_XSG1_FRE0_CFG_FIB_LPK_MASK                                                          (0x1 << RTL8390_SDS10_11_XSG1_FRE0_CFG_FIB_LPK_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FRE0_CFG_FIB_SPD_RD_00_OFFSET                                                  (493)
  #define RTL8390_SDS10_11_XSG1_FRE0_CFG_FIB_SPD_RD_00_MASK                                                    (0x1 << RTL8390_SDS10_11_XSG1_FRE0_CFG_FIB_SPD_RD_00_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FRE0_CFG_FIB_ANEN_OFFSET                                                       (492)
  #define RTL8390_SDS10_11_XSG1_FRE0_CFG_FIB_ANEN_MASK                                                         (0x1 << RTL8390_SDS10_11_XSG1_FRE0_CFG_FIB_ANEN_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FRE0_CFG_FIB_PDOWN_OFFSET                                                      (491)
  #define RTL8390_SDS10_11_XSG1_FRE0_CFG_FIB_PDOWN_MASK                                                        (0x1 << RTL8390_SDS10_11_XSG1_FRE0_CFG_FIB_PDOWN_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FRE0_CFG_FIB_ISO_OFFSET                                                        (490)
  #define RTL8390_SDS10_11_XSG1_FRE0_CFG_FIB_ISO_MASK                                                          (0x1 << RTL8390_SDS10_11_XSG1_FRE0_CFG_FIB_ISO_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FRE0_CFG_FIB_RESTART_OFFSET                                                    (489)
  #define RTL8390_SDS10_11_XSG1_FRE0_CFG_FIB_RESTART_MASK                                                      (0x1 << RTL8390_SDS10_11_XSG1_FRE0_CFG_FIB_RESTART_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FRE0_CFG_FIB_FULLDUP_OFFSET                                                    (488)
  #define RTL8390_SDS10_11_XSG1_FRE0_CFG_FIB_FULLDUP_MASK                                                      (0x1 << RTL8390_SDS10_11_XSG1_FRE0_CFG_FIB_FULLDUP_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FRE0_CFG_FIB_SPD_RD_01_OFFSET                                                  (486)
  #define RTL8390_SDS10_11_XSG1_FRE0_CFG_FIB_SPD_RD_01_MASK                                                    (0x1 << RTL8390_SDS10_11_XSG1_FRE0_CFG_FIB_SPD_RD_01_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FRE0_CFG_FIB_FRCTX_OFFSET                                                      (485)
  #define RTL8390_SDS10_11_XSG1_FRE0_CFG_FIB_FRCTX_MASK                                                        (0x1 << RTL8390_SDS10_11_XSG1_FRE0_CFG_FIB_FRCTX_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FRE3_REALTEK_OUI_0500_OFFSET                                                   (474)
  #define RTL8390_SDS10_11_XSG1_FRE3_REALTEK_OUI_0500_MASK                                                     (0x3F << RTL8390_SDS10_11_XSG1_FRE3_REALTEK_OUI_0500_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FRE3_MODEL_NO_0500_OFFSET                                                      (468)
  #define RTL8390_SDS10_11_XSG1_FRE3_MODEL_NO_0500_MASK                                                        (0x3F << RTL8390_SDS10_11_XSG1_FRE3_MODEL_NO_0500_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FRE3_REVISION_NO_0300_OFFSET                                                   (464)
  #define RTL8390_SDS10_11_XSG1_FRE3_REVISION_NO_0300_MASK                                                     (0xF << RTL8390_SDS10_11_XSG1_FRE3_REVISION_NO_0300_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FRE2_REALTEK_OUI_2106_OFFSET                                                   (448)
  #define RTL8390_SDS10_11_XSG1_FRE2_REALTEK_OUI_2106_MASK                                                     (0xFFFF << RTL8390_SDS10_11_XSG1_FRE2_REALTEK_OUI_2106_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FRE5_RX_CFG_REG_OFFSET                                                         (432)
  #define RTL8390_SDS10_11_XSG1_FRE5_RX_CFG_REG_MASK                                                           (0xFFFF << RTL8390_SDS10_11_XSG1_FRE5_RX_CFG_REG_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FRE4_TX_CFG_REG_OFFSET                                                         (416)
  #define RTL8390_SDS10_11_XSG1_FRE4_TX_CFG_REG_MASK                                                           (0xFFFF << RTL8390_SDS10_11_XSG1_FRE4_TX_CFG_REG_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FRE7_MR_NP_TX_OFFSET                                                           (400)
  #define RTL8390_SDS10_11_XSG1_FRE7_MR_NP_TX_MASK                                                             (0xFFFF << RTL8390_SDS10_11_XSG1_FRE7_MR_NP_TX_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FRE6_FIB_NP_EN_OFFSET                                                          (386)
  #define RTL8390_SDS10_11_XSG1_FRE6_FIB_NP_EN_MASK                                                            (0x1 << RTL8390_SDS10_11_XSG1_FRE6_FIB_NP_EN_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FRE6_RXPAGE_OFFSET                                                             (385)
  #define RTL8390_SDS10_11_XSG1_FRE6_RXPAGE_MASK                                                               (0x1 << RTL8390_SDS10_11_XSG1_FRE6_RXPAGE_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FRE8_MR_NP_RX_OFFSET                                                           (352)
  #define RTL8390_SDS10_11_XSG1_FRE8_MR_NP_RX_MASK                                                             (0xFFFF << RTL8390_SDS10_11_XSG1_FRE8_MR_NP_RX_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FRE13_INDR_FUNC_OFFSET                                                         (318)
  #define RTL8390_SDS10_11_XSG1_FRE13_INDR_FUNC_MASK                                                           (0x3 << RTL8390_SDS10_11_XSG1_FRE13_INDR_FUNC_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FRE13_DUMMY_REG13_1305_OFFSET                                                  (309)
  #define RTL8390_SDS10_11_XSG1_FRE13_DUMMY_REG13_1305_MASK                                                    (0x1FF << RTL8390_SDS10_11_XSG1_FRE13_DUMMY_REG13_1305_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FRE13_INDR_DEVAD_OFFSET                                                        (304)
  #define RTL8390_SDS10_11_XSG1_FRE13_INDR_DEVAD_MASK                                                          (0x1F << RTL8390_SDS10_11_XSG1_FRE13_INDR_DEVAD_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FRE14_MMDRDBUS_OFFSET                                                          (256)
  #define RTL8390_SDS10_11_XSG1_FRE14_MMDRDBUS_MASK                                                            (0xFFFF << RTL8390_SDS10_11_XSG1_FRE14_MMDRDBUS_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FRE17_DUMMY_REG17_1505_OFFSET                                                  (245)
  #define RTL8390_SDS10_11_XSG1_FRE17_DUMMY_REG17_1505_MASK                                                    (0x7FF << RTL8390_SDS10_11_XSG1_FRE17_DUMMY_REG17_1505_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FRE17_EEE_RSG_FIB100_OFFSET                                                    (244)
  #define RTL8390_SDS10_11_XSG1_FRE17_EEE_RSG_FIB100_MASK                                                      (0x1 << RTL8390_SDS10_11_XSG1_FRE17_EEE_RSG_FIB100_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FRE17_EEE_STD_FIB100_OFFSET                                                    (243)
  #define RTL8390_SDS10_11_XSG1_FRE17_EEE_STD_FIB100_MASK                                                      (0x1 << RTL8390_SDS10_11_XSG1_FRE17_EEE_STD_FIB100_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FRE17_C1_PWRSAV_EN_FIB100_OFFSET                                               (242)
  #define RTL8390_SDS10_11_XSG1_FRE17_C1_PWRSAV_EN_FIB100_MASK                                                 (0x1 << RTL8390_SDS10_11_XSG1_FRE17_C1_PWRSAV_EN_FIB100_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FRE17_C2_PWRSAV_EN_FIB100_OFFSET                                               (241)
  #define RTL8390_SDS10_11_XSG1_FRE17_C2_PWRSAV_EN_FIB100_MASK                                                 (0x1 << RTL8390_SDS10_11_XSG1_FRE17_C2_PWRSAV_EN_FIB100_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FRE17_EEE_QUIET_FIB100_OFFSET                                                  (240)
  #define RTL8390_SDS10_11_XSG1_FRE17_EEE_QUIET_FIB100_MASK                                                    (0x1 << RTL8390_SDS10_11_XSG1_FRE17_EEE_QUIET_FIB100_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FRE16_DUMMY_REG16_15_OFFSET                                                    (239)
  #define RTL8390_SDS10_11_XSG1_FRE16_DUMMY_REG16_15_MASK                                                      (0x1 << RTL8390_SDS10_11_XSG1_FRE16_DUMMY_REG16_15_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FRE16_EEE_RSG_FIB1G_OFFSET                                                     (238)
  #define RTL8390_SDS10_11_XSG1_FRE16_EEE_RSG_FIB1G_MASK                                                       (0x1 << RTL8390_SDS10_11_XSG1_FRE16_EEE_RSG_FIB1G_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FRE16_EEE_STD_FIB1G_OFFSET                                                     (237)
  #define RTL8390_SDS10_11_XSG1_FRE16_EEE_STD_FIB1G_MASK                                                       (0x1 << RTL8390_SDS10_11_XSG1_FRE16_EEE_STD_FIB1G_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FRE16_C1_PWRSAV_EN_FIB1G_OFFSET                                                (236)
  #define RTL8390_SDS10_11_XSG1_FRE16_C1_PWRSAV_EN_FIB1G_MASK                                                  (0x1 << RTL8390_SDS10_11_XSG1_FRE16_C1_PWRSAV_EN_FIB1G_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FRE16_C2_PWRSAV_EN_FIB1G_OFFSET                                                (235)
  #define RTL8390_SDS10_11_XSG1_FRE16_C2_PWRSAV_EN_FIB1G_MASK                                                  (0x1 << RTL8390_SDS10_11_XSG1_FRE16_C2_PWRSAV_EN_FIB1G_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FRE16_EEE_QUIET_FIB1G_OFFSET                                                   (234)
  #define RTL8390_SDS10_11_XSG1_FRE16_EEE_QUIET_FIB1G_MASK                                                     (0x1 << RTL8390_SDS10_11_XSG1_FRE16_EEE_QUIET_FIB1G_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FRE16_EEE_RSG_QSGP_OFFSET                                                      (233)
  #define RTL8390_SDS10_11_XSG1_FRE16_EEE_RSG_QSGP_MASK                                                        (0x1 << RTL8390_SDS10_11_XSG1_FRE16_EEE_RSG_QSGP_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FRE16_EEE_STD_QSGP_OFFSET                                                      (232)
  #define RTL8390_SDS10_11_XSG1_FRE16_EEE_STD_QSGP_MASK                                                        (0x1 << RTL8390_SDS10_11_XSG1_FRE16_EEE_STD_QSGP_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FRE16_C1_PWRSAV_EN_QSGP_OFFSET                                                 (231)
  #define RTL8390_SDS10_11_XSG1_FRE16_C1_PWRSAV_EN_QSGP_MASK                                                   (0x1 << RTL8390_SDS10_11_XSG1_FRE16_C1_PWRSAV_EN_QSGP_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FRE16_C2_PWRSAV_EN_QSGP_OFFSET                                                 (230)
  #define RTL8390_SDS10_11_XSG1_FRE16_C2_PWRSAV_EN_QSGP_MASK                                                   (0x1 << RTL8390_SDS10_11_XSG1_FRE16_C2_PWRSAV_EN_QSGP_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FRE16_EEE_QUIET_QSGP_OFFSET                                                    (229)
  #define RTL8390_SDS10_11_XSG1_FRE16_EEE_QUIET_QSGP_MASK                                                      (0x1 << RTL8390_SDS10_11_XSG1_FRE16_EEE_QUIET_QSGP_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FRE16_EEE_RSG_RSGP_OFFSET                                                      (228)
  #define RTL8390_SDS10_11_XSG1_FRE16_EEE_RSG_RSGP_MASK                                                        (0x1 << RTL8390_SDS10_11_XSG1_FRE16_EEE_RSG_RSGP_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FRE16_EEE_STD_RSGP_OFFSET                                                      (227)
  #define RTL8390_SDS10_11_XSG1_FRE16_EEE_STD_RSGP_MASK                                                        (0x1 << RTL8390_SDS10_11_XSG1_FRE16_EEE_STD_RSGP_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FRE16_C1_PWRSAV_EN_RSGP_OFFSET                                                 (226)
  #define RTL8390_SDS10_11_XSG1_FRE16_C1_PWRSAV_EN_RSGP_MASK                                                   (0x1 << RTL8390_SDS10_11_XSG1_FRE16_C1_PWRSAV_EN_RSGP_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FRE16_C2_PWRSAV_EN_RSGP_OFFSET                                                 (225)
  #define RTL8390_SDS10_11_XSG1_FRE16_C2_PWRSAV_EN_RSGP_MASK                                                   (0x1 << RTL8390_SDS10_11_XSG1_FRE16_C2_PWRSAV_EN_RSGP_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FRE16_EEE_QUIET_RSGP_OFFSET                                                    (224)
  #define RTL8390_SDS10_11_XSG1_FRE16_EEE_QUIET_RSGP_MASK                                                      (0x1 << RTL8390_SDS10_11_XSG1_FRE16_EEE_QUIET_RSGP_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FRE19_CFG_TX_MODE_OFFSET                                                       (222)
  #define RTL8390_SDS10_11_XSG1_FRE19_CFG_TX_MODE_MASK                                                         (0x3 << RTL8390_SDS10_11_XSG1_FRE19_CFG_TX_MODE_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FRE19_DET_IDLE32_DIS_OFFSET                                                    (221)
  #define RTL8390_SDS10_11_XSG1_FRE19_DET_IDLE32_DIS_MASK                                                      (0x1 << RTL8390_SDS10_11_XSG1_FRE19_DET_IDLE32_DIS_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FRE19_DET_CG_DIS_OFFSET                                                        (220)
  #define RTL8390_SDS10_11_XSG1_FRE19_DET_CG_DIS_MASK                                                          (0x1 << RTL8390_SDS10_11_XSG1_FRE19_DET_CG_DIS_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FRE19_CFG_LINK_OK_SEL_OFFSET                                                   (219)
  #define RTL8390_SDS10_11_XSG1_FRE19_CFG_LINK_OK_SEL_MASK                                                     (0x1 << RTL8390_SDS10_11_XSG1_FRE19_CFG_LINK_OK_SEL_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FRE19_RX_TS_TIMER_OFFSET                                                       (217)
  #define RTL8390_SDS10_11_XSG1_FRE19_RX_TS_TIMER_MASK                                                         (0x3 << RTL8390_SDS10_11_XSG1_FRE19_RX_TS_TIMER_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FRE19_RX_WF_TIMER_OFFSET                                                       (214)
  #define RTL8390_SDS10_11_XSG1_FRE19_RX_WF_TIMER_MASK                                                         (0x7 << RTL8390_SDS10_11_XSG1_FRE19_RX_WF_TIMER_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FRE19_RX_TW_TIMER_OFFSET                                                       (211)
  #define RTL8390_SDS10_11_XSG1_FRE19_RX_TW_TIMER_MASK                                                         (0x7 << RTL8390_SDS10_11_XSG1_FRE19_RX_TW_TIMER_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FRE19_RX_TQ_TIMER_OFFSET                                                       (208)
  #define RTL8390_SDS10_11_XSG1_FRE19_RX_TQ_TIMER_MASK                                                         (0x7 << RTL8390_SDS10_11_XSG1_FRE19_RX_TQ_TIMER_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FRE18_DUMMY_REG18_1509_OFFSET                                                  (201)
  #define RTL8390_SDS10_11_XSG1_FRE18_DUMMY_REG18_1509_MASK                                                    (0x7F << RTL8390_SDS10_11_XSG1_FRE18_DUMMY_REG18_1509_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FRE18_TX_TR_TIMER_OFFSET                                                       (198)
  #define RTL8390_SDS10_11_XSG1_FRE18_TX_TR_TIMER_MASK                                                         (0x7 << RTL8390_SDS10_11_XSG1_FRE18_TX_TR_TIMER_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FRE18_TX_TQ_TIMER_OFFSET                                                       (195)
  #define RTL8390_SDS10_11_XSG1_FRE18_TX_TQ_TIMER_MASK                                                         (0x7 << RTL8390_SDS10_11_XSG1_FRE18_TX_TQ_TIMER_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FRE18_TX_TS_TIMER_OFFSET                                                       (192)
  #define RTL8390_SDS10_11_XSG1_FRE18_TX_TS_TIMER_MASK                                                         (0x7 << RTL8390_SDS10_11_XSG1_FRE18_TX_TS_TIMER_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FRE21_DUMMY_REG21_1513_OFFSET                                                  (189)
  #define RTL8390_SDS10_11_XSG1_FRE21_DUMMY_REG21_1513_MASK                                                    (0x7 << RTL8390_SDS10_11_XSG1_FRE21_DUMMY_REG21_1513_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FRE21_DUMMY_REG21_1204_OFFSET                                                  (180)
  #define RTL8390_SDS10_11_XSG1_FRE21_DUMMY_REG21_1204_MASK                                                    (0x1FF << RTL8390_SDS10_11_XSG1_FRE21_DUMMY_REG21_1204_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FRE21_DUMMY_REG21_0300_OFFSET                                                  (176)
  #define RTL8390_SDS10_11_XSG1_FRE21_DUMMY_REG21_0300_MASK                                                    (0xF << RTL8390_SDS10_11_XSG1_FRE21_DUMMY_REG21_0300_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FRE20_CFG_SFD_SEL_OFFSET                                                       (175)
  #define RTL8390_SDS10_11_XSG1_FRE20_CFG_SFD_SEL_MASK                                                         (0x1 << RTL8390_SDS10_11_XSG1_FRE20_CFG_SFD_SEL_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FRE20_CFG_IDLE_SEL_OFFSET                                                      (174)
  #define RTL8390_SDS10_11_XSG1_FRE20_CFG_IDLE_SEL_MASK                                                        (0x1 << RTL8390_SDS10_11_XSG1_FRE20_CFG_IDLE_SEL_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FRE20_CFG_CG_SEL_OFFSET                                                        (173)
  #define RTL8390_SDS10_11_XSG1_FRE20_CFG_CG_SEL_MASK                                                          (0x1 << RTL8390_SDS10_11_XSG1_FRE20_CFG_CG_SEL_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FRE20_CFG_IDLE32_CNT_OFFSET                                                    (168)
  #define RTL8390_SDS10_11_XSG1_FRE20_CFG_IDLE32_CNT_MASK                                                      (0x1F << RTL8390_SDS10_11_XSG1_FRE20_CFG_IDLE32_CNT_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FRE20_CFG_IDLE_CNT_OFFSET                                                      (164)
  #define RTL8390_SDS10_11_XSG1_FRE20_CFG_IDLE_CNT_MASK                                                        (0xF << RTL8390_SDS10_11_XSG1_FRE20_CFG_IDLE_CNT_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FRE20_CFG_CG_CNT_OFFSET                                                        (160)
  #define RTL8390_SDS10_11_XSG1_FRE20_CFG_CG_CNT_MASK                                                          (0xF << RTL8390_SDS10_11_XSG1_FRE20_CFG_CG_CNT_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FRE23_DUMMY_REG23_1508_OFFSET                                                  (152)
  #define RTL8390_SDS10_11_XSG1_FRE23_DUMMY_REG23_1508_MASK                                                    (0xFF << RTL8390_SDS10_11_XSG1_FRE23_DUMMY_REG23_1508_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FRE23_CFG_SILENT_PROB_SEL_OFFSET                                               (148)
  #define RTL8390_SDS10_11_XSG1_FRE23_CFG_SILENT_PROB_SEL_MASK                                                 (0xF << RTL8390_SDS10_11_XSG1_FRE23_CFG_SILENT_PROB_SEL_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FRE23_CFG_LINK_SEL_OFFSET                                                      (147)
  #define RTL8390_SDS10_11_XSG1_FRE23_CFG_LINK_SEL_MASK                                                        (0x1 << RTL8390_SDS10_11_XSG1_FRE23_CFG_LINK_SEL_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FRE23_DUMMY_REG23_0200_OFFSET                                                  (144)
  #define RTL8390_SDS10_11_XSG1_FRE23_DUMMY_REG23_0200_MASK                                                    (0x7 << RTL8390_SDS10_11_XSG1_FRE23_DUMMY_REG23_0200_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FRE22_CFG_EPON_INTEN_OFFSET                                                    (143)
  #define RTL8390_SDS10_11_XSG1_FRE22_CFG_EPON_INTEN_MASK                                                      (0x1 << RTL8390_SDS10_11_XSG1_FRE22_CFG_EPON_INTEN_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FRE22_CFG_LINK_INTEN_OFFSET                                                    (142)
  #define RTL8390_SDS10_11_XSG1_FRE22_CFG_LINK_INTEN_MASK                                                      (0x1 << RTL8390_SDS10_11_XSG1_FRE22_CFG_LINK_INTEN_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FRE22_DUMMY_REG22_1302_OFFSET                                                  (130)
  #define RTL8390_SDS10_11_XSG1_FRE22_DUMMY_REG22_1302_MASK                                                    (0xFFF << RTL8390_SDS10_11_XSG1_FRE22_DUMMY_REG22_1302_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FRE22_DET_EPON_INT_OFFSET                                                      (129)
  #define RTL8390_SDS10_11_XSG1_FRE22_DET_EPON_INT_MASK                                                        (0x1 << RTL8390_SDS10_11_XSG1_FRE22_DET_EPON_INT_OFFSET)
  #define RTL8390_SDS10_11_XSG1_FRE22_SDS_LINK_INT_OFFSET                                                      (128)
  #define RTL8390_SDS10_11_XSG1_FRE22_SDS_LINK_INT_MASK                                                        (0x1 << RTL8390_SDS10_11_XSG1_FRE22_SDS_LINK_INT_OFFSET)

#define RTL8390_SDS10_11_ANA_RG_EXT_ADDR                                                                       (0xB700)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CMU_ICP_SEL_OFFSET                                                (2044)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CMU_ICP_SEL_MASK                                                  (0xF << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CMU_ICP_SEL_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CMU_VCP_SEL_OFFSET                                                (2043)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CMU_VCP_SEL_MASK                                                  (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CMU_VCP_SEL_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_ISTANK_SEL_HS_OFFSET                                              (2041)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_ISTANK_SEL_HS_MASK                                                (0x3 << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_ISTANK_SEL_HS_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_ISTANK_SEL_LS_OFFSET                                              (2039)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_ISTANK_SEL_LS_MASK                                                (0x3 << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_ISTANK_SEL_LS_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_LCBIAS_LPF_EN_OFFSET                                              (2038)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_LCBIAS_LPF_EN_MASK                                                (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_LCBIAS_LPF_EN_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_LCVCO_HSMODE_OFFSET                                               (2037)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_LCVCO_HSMODE_MASK                                                 (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_LCVCO_HSMODE_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CMU_SEL_CP_OFFSET                                                 (2035)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CMU_SEL_CP_MASK                                                   (0x3 << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CMU_SEL_CP_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CMU_SEL_R_OFFSET                                                  (2032)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CMU_SEL_R_MASK                                                    (0x7 << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CMU_SEL_R_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_DUMMY_RG00_1500_OFFSET                                                (2016)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_DUMMY_RG00_1500_MASK                                                  (0xFFFF << RTL8390_SDS10_11_ANA_RG_EXT_S0_DUMMY_RG00_1500_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CMU_SELPREDIV_OFFSET                                              (2014)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CMU_SELPREDIV_MASK                                                (0x3 << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CMU_SELPREDIV_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CMU_INJ_MODE_SEL_OFFSET                                           (2013)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CMU_INJ_MODE_SEL_MASK                                             (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CMU_INJ_MODE_SEL_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_LOCKDET_REF_DIV_SEL_OFFSET                                        (2012)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_LOCKDET_REF_DIV_SEL_MASK                                          (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_LOCKDET_REF_DIV_SEL_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CMU_SEL_CSM_OFFSET                                                (2010)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CMU_SEL_CSM_MASK                                                  (0x3 << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CMU_SEL_CSM_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_VI_SEL_OFFSET                                                     (2007)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_VI_SEL_MASK                                                       (0x7 << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_VI_SEL_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CKLC_SEL_OFFSET                                                   (2006)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CKLC_SEL_MASK                                                     (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CKLC_SEL_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CMU_EN_WD_OFFSET                                                  (2005)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CMU_EN_WD_MASK                                                    (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CMU_EN_WD_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CMU_CLKRDY_OFFSET                                                 (2003)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CMU_CLKRDY_MASK                                                   (0x3 << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CMU_CLKRDY_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_TIME0_CK_OFFSET                                                   (2000)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_TIME0_CK_MASK                                                     (0x7 << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_TIME0_CK_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_LCVCO_TR_OFFSET                                                   (1995)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_LCVCO_TR_MASK                                                     (0x1F << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_LCVCO_TR_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CMU_LOOP_DIVN_OFFSET                                              (1990)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CMU_LOOP_DIVN_MASK                                                (0x1F << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CMU_LOOP_DIVN_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CMU_LOOP_DIV4_OFFSET                                              (1988)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CMU_LOOP_DIV4_MASK                                                (0x3 << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CMU_LOOP_DIV4_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_VSEL_LREG_OFFSET                                                  (1985)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_VSEL_LREG_MASK                                                    (0x7 << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_VSEL_LREG_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_TESTEN_OFFSET                                                     (1984)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_TESTEN_MASK                                                       (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_TESTEN_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_DIVIDE_NUM_OFFSET                                                 (1978)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_DIVIDE_NUM_MASK                                                   (0x3F << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_DIVIDE_NUM_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_LOCK_UP_LIMIT_OFFSET                                              (1968)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_LOCK_UP_LIMIT_MASK                                                (0x3FF << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_LOCK_UP_LIMIT_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_TIME2_RST_WIDTH_OFFSET                                            (1966)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_TIME2_RST_WIDTH_MASK                                              (0x3 << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_TIME2_RST_WIDTH_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CMU_AUTO_K_OFFSET                                                 (1965)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CMU_AUTO_K_MASK                                                   (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CMU_AUTO_K_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_AUTO_MODE_OFFSET                                                  (1964)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_AUTO_MODE_MASK                                                    (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_AUTO_MODE_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CALIB_MANUAL_OFFSET                                               (1963)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CALIB_MANUAL_MASK                                                 (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CALIB_MANUAL_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CALIB_TIME_OFFSET                                                 (1960)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CALIB_TIME_MASK                                                   (0x7 << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CALIB_TIME_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CP_EN_MANUAL_OFFSET                                               (1959)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CP_EN_MANUAL_MASK                                                 (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CP_EN_MANUAL_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CP_TIME_OFFSET                                                    (1956)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CP_TIME_MASK                                                      (0x7 << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CP_TIME_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CMU_DM_0__OFFSET                                                  (1955)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CMU_DM_0__MASK                                                    (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CMU_DM_0__OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_INIT_TIME_OFFSET                                                  (1952)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_INIT_TIME_MASK                                                    (0x7 << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_INIT_TIME_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CLKOUT_D_OFFSET                                                   (1949)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CLKOUT_D_MASK                                                     (0x7 << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CLKOUT_D_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CLKOUT_EN_OFFSET                                                  (1947)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CLKOUT_EN_MASK                                                    (0x3 << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CLKOUT_EN_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CMU_DM_1__OFFSET                                                  (1946)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CMU_DM_1__MASK                                                    (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CMU_DM_1__OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_BG_OFFSET                                                         (1944)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_BG_MASK                                                           (0x3 << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_BG_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_IB_CENTER_FILTER_OFFSET                                           (1943)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_IB_CENTER_FILTER_MASK                                             (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_IB_CENTER_FILTER_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_IB_LANE_FILTER_OFFSET                                             (1942)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_IB_LANE_FILTER_MASK                                               (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_IB_LANE_FILTER_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_IBRX_BOOSTER_OFFSET                                               (1941)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_IBRX_BOOSTER_MASK                                                 (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_IBRX_BOOSTER_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_IBTX_BOOSTER_OFFSET                                               (1940)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_IBTX_BOOSTER_MASK                                                 (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_IBTX_BOOSTER_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_IBRXSEL_OFFSET                                                    (1938)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_IBRXSEL_MASK                                                      (0x3 << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_IBRXSEL_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_IBTXSEL_OFFSET                                                    (1936)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_IBTXSEL_MASK                                                      (0x3 << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_IBTXSEL_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_FLD_DSEL_OFFSET                                                   (1935)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_FLD_DSEL_MASK                                                     (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_FLD_DSEL_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CMU_VCO_COARSE_OFFSET                                             (1930)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CMU_VCO_COARSE_MASK                                               (0x1F << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CMU_VCO_COARSE_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_LOCK_DN_LIMIT_OFFSET                                              (1920)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_LOCK_DN_LIMIT_MASK                                                (0x3FF << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_LOCK_DN_LIMIT_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_OOBS_CALI_OFFSET                                                  (1918)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_OOBS_CALI_MASK                                                    (0x3 << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_OOBS_CALI_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_OOBS_CALSEL_OFFSET                                                (1917)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_OOBS_CALSEL_MASK                                                  (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_OOBS_CALSEL_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_OOBS_CKSEL_OFFSET                                                 (1916)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_OOBS_CKSEL_MASK                                                   (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_OOBS_CKSEL_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_OOBS_FORCECAL_OFFSET                                              (1915)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_OOBS_FORCECAL_MASK                                                (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_OOBS_FORCECAL_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_OOBS_FREQSEL_OFFSET                                               (1914)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_OOBS_FREQSEL_MASK                                                 (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_OOBS_FREQSEL_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_OOBS_NSQDLY_OFFSET                                                (1913)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_OOBS_NSQDLY_MASK                                                  (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_OOBS_NSQDLY_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_OOBS_RXIDLE_MANUAL_OFFSET                                         (1912)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_OOBS_RXIDLE_MANUAL_MASK                                           (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_OOBS_RXIDLE_MANUAL_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_OOBS_SEL_OFFSET                                                   (1911)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_OOBS_SEL_MASK                                                     (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_OOBS_SEL_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_OOBS_SEN_OFFSET                                                   (1906)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_OOBS_SEN_MASK                                                     (0x1F << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_OOBS_SEN_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_OOBS_VCM_OFFSET                                                   (1904)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_OOBS_VCM_MASK                                                     (0x3 << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_OOBS_VCM_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_Z0_NADJR_OFFSET                                                   (1900)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_Z0_NADJR_MASK                                                     (0xF << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_Z0_NADJR_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_Z0_NAUTO_K_OFFSET                                                 (1899)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_Z0_NAUTO_K_MASK                                                   (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_Z0_NAUTO_K_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_Z0_PADJR_OFFSET                                                   (1895)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_Z0_PADJR_MASK                                                     (0xF << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_Z0_PADJR_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_Z0_PAUTO_K_OFFSET                                                 (1894)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_Z0_PAUTO_K_MASK                                                   (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_Z0_PAUTO_K_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_Z0_TUNE_OFFSET                                                    (1893)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_Z0_TUNE_MASK                                                      (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_Z0_TUNE_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_Z0_TEST_OFFSET                                                    (1892)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_Z0_TEST_MASK                                                      (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_Z0_TEST_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_GLB_DM_OFFSET                                                     (1888)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_GLB_DM_MASK                                                       (0xF << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_GLB_DM_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CDR_KD_OFFSET                                                     (1791)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CDR_KD_MASK                                                       (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CDR_KD_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CDR_KI_OFFSET                                                     (1788)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CDR_KI_MASK                                                       (0x7 << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CDR_KI_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CDR_KP1_OFFSET                                                    (1785)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CDR_KP1_MASK                                                      (0x7 << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CDR_KP1_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CDR_KP2_OFFSET                                                    (1782)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CDR_KP2_MASK                                                      (0x7 << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CDR_KP2_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CDR_PWR_DWN_EN_OFFSET                                             (1781)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CDR_PWR_DWN_EN_MASK                                               (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CDR_PWR_DWN_EN_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CDR_PWR_DWN_CYCLE_OFFSET                                          (1779)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CDR_PWR_DWN_CYCLE_MASK                                            (0x3 << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CDR_PWR_DWN_CYCLE_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CDR_DATA_ORDER_OFFSET                                             (1778)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CDR_DATA_ORDER_MASK                                               (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CDR_DATA_ORDER_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CDR_SEL_TESTOUT_OFFSET                                            (1776)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CDR_SEL_TESTOUT_MASK                                              (0x3 << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CDR_SEL_TESTOUT_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CDR_BYPASS_SDM_INT_OFFSET                                         (1775)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CDR_BYPASS_SDM_INT_MASK                                           (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CDR_BYPASS_SDM_INT_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CDR_EN_LPF_MANUAL_OFFSET                                          (1774)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CDR_EN_LPF_MANUAL_MASK                                            (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CDR_EN_LPF_MANUAL_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CDR_INT_INIT_OFFSET                                               (1760)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CDR_INT_INIT_MASK                                                 (0x3FFF << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CDR_INT_INIT_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CDR_ST_M_VALUE_OFFSET                                             (1755)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CDR_ST_M_VALUE_MASK                                               (0x1F << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CDR_ST_M_VALUE_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CDR_PI_M_MODE_OFFSET                                              (1754)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CDR_PI_M_MODE_MASK                                                (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CDR_PI_M_MODE_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CDR_RESET_MANUAL_OFFSET                                           (1753)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CDR_RESET_MANUAL_MASK                                             (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CDR_RESET_MANUAL_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CDR_RESET_SEL_OFFSET                                              (1752)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CDR_RESET_SEL_MASK                                                (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CDR_RESET_SEL_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CDR_DM_OFFSET                                                     (1744)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CDR_DM_MASK                                                       (0xFF << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CDR_DM_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CDR_ACC2_MANUAL_OFFSET                                            (1743)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CDR_ACC2_MANUAL_MASK                                              (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CDR_ACC2_MANUAL_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CDR_ACC2_PERIOD_OFFSET                                            (1733)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CDR_ACC2_PERIOD_MASK                                              (0x3FF << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CDR_ACC2_PERIOD_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CDR_SQU_TRI_OFFSET                                                (1732)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CDR_SQU_TRI_MASK                                                  (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CDR_SQU_TRI_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CDR_EN_M_VALUE_OFFSET                                             (1728)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CDR_EN_M_VALUE_MASK                                               (0xF << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_CDR_EN_M_VALUE_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_RX_EQ_IN_OFFSET                                                   (1721)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_RX_EQ_IN_MASK                                                     (0x7F << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_RX_EQ_IN_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_RX_IDLE_SPD_OFFSET                                                (1720)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_RX_IDLE_SPD_MASK                                                  (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_RX_IDLE_SPD_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_RX_IQDSEL_OFFSET                                                  (1719)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_RX_IQDSEL_MASK                                                    (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_RX_IQDSEL_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_RX_OFFSET_ADJR_OFFSET                                             (1715)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_RX_OFFSET_ADJR_MASK                                               (0xF << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_RX_OFFSET_ADJR_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_RX_OFFSET_AUTO_K_OFFSET                                           (1714)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_RX_OFFSET_AUTO_K_MASK                                             (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_RX_OFFSET_AUTO_K_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_RX_OFFSET_RANGE_OFFSET                                            (1712)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_RX_OFFSET_RANGE_MASK                                              (0x3 << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_RX_OFFSET_RANGE_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_EN_CLKREQ_OFFSET                                                  (1711)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_EN_CLKREQ_MASK                                                    (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_EN_CLKREQ_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_EN_SATA_OFFSET                                                    (1710)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_EN_SATA_MASK                                                      (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_EN_SATA_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_RXDSEL_OFFSET                                                     (1708)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_RXDSEL_MASK                                                       (0x3 << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_RXDSEL_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_RX_DCVS_SEL_OFFSET                                                (1707)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_RX_DCVS_SEL_MASK                                                  (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_RX_DCVS_SEL_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_RX_EN_KOFFSET_OFFSET                                              (1706)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_RX_EN_KOFFSET_MASK                                                (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_RX_EN_KOFFSET_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_RX_EN_SELF_OFFSET                                                 (1705)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_RX_EN_SELF_MASK                                                   (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_RX_EN_SELF_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_RX_EN_TEST_OFFSET                                                 (1704)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_RX_EN_TEST_MASK                                                   (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_RX_EN_TEST_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_RX_EQ2SEL_OFFSET                                                  (1702)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_RX_EQ2SEL_MASK                                                    (0x3 << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_RX_EQ2SEL_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_RX_EQ_EN_SLICER_OFFSET                                            (1701)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_RX_EQ_EN_SLICER_MASK                                              (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_RX_EQ_EN_SLICER_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_RX_EQ_GAIN_OFFSET                                                 (1699)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_RX_EQ_GAIN_MASK                                                   (0x3 << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_RX_EQ_GAIN_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_RX_EQ_HOLD_OFFSET                                                 (1698)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_RX_EQ_HOLD_MASK                                                   (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_RX_EQ_HOLD_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_RX_EQ_SELREG_OFFSET                                               (1697)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_RX_EQ_SELREG_MASK                                                 (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_RX_EQ_SELREG_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_RX_FORCERUN_OFFSET                                                (1696)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_RX_FORCERUN_MASK                                                  (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_RX_FORCERUN_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_RX_TIMER_LPF_OFFSET                                               (1691)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_RX_TIMER_LPF_MASK                                                 (0x1F << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_RX_TIMER_LPF_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_SPDSEL_OFFSET                                                     (1689)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_SPDSEL_MASK                                                       (0x3 << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_SPDSEL_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_125M_MODE_OFFSET                                                  (1688)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_125M_MODE_MASK                                                    (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_125M_MODE_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_RX_DM_OFFSET                                                      (1680)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_RX_DM_MASK                                                        (0xFF << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_RX_DM_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_OFFSET_DIG_EN_OFFSET                                              (1679)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_OFFSET_DIG_EN_MASK                                                (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_OFFSET_DIG_EN_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_RX_PIENSEL_OFFSET                                                 (1678)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_RX_PIENSEL_MASK                                                   (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_RX_PIENSEL_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_RX_PSAVE_SEL_OFFSET                                               (1677)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_RX_PSAVE_SEL_MASK                                                 (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_RX_PSAVE_SEL_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_RX_PS_AFE_OFFSET                                                  (1676)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_RX_PS_AFE_MASK                                                    (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_RX_PS_AFE_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_RX_SEL_RXIDLE_OFFSET                                              (1675)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_RX_SEL_RXIDLE_MASK                                                (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_RX_SEL_RXIDLE_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_RX_D2S_SEL_OFFSET                                                 (1674)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_RX_D2S_SEL_MASK                                                   (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_RX_D2S_SEL_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_RX_TIMER_BER_OFFSET                                               (1669)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_RX_TIMER_BER_MASK                                                 (0x1F << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_RX_TIMER_BER_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_RX_TIMER_EQ_OFFSET                                                (1664)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_RX_TIMER_EQ_MASK                                                  (0x1F << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_RX_TIMER_EQ_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_TX_DRV_DAC_DAT_OFFSET                                             (1660)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_TX_DRV_DAC_DAT_MASK                                               (0xF << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_TX_DRV_DAC_DAT_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_TX_DRV_DAC_POST1_OFFSET                                           (1656)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_TX_DRV_DAC_POST1_MASK                                             (0xF << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_TX_DRV_DAC_POST1_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_TX_DRV_DAC_POST0_OFFSET                                           (1652)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_TX_DRV_DAC_POST0_MASK                                             (0xF << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_TX_DRV_DAC_POST0_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_TX_SWING_OFFSET                                                   (1650)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_TX_SWING_MASK                                                     (0x3 << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_TX_SWING_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_TX_DLY_OFFSET                                                     (1648)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_TX_DLY_MASK                                                       (0x3 << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_TX_DLY_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_TX_VREF_CTRL_OFFSET                                               (1645)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_TX_VREF_CTRL_MASK                                                 (0x7 << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_TX_VREF_CTRL_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_TX_VCM_CTRL_OFFSET                                                (1642)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_TX_VCM_CTRL_MASK                                                  (0x7 << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_TX_VCM_CTRL_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_TX_EN_EMPHASE_OFFSET                                              (1632)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_TX_EN_EMPHASE_MASK                                                (0x3FF << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_TX_EN_EMPHASE_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_DUMMY_RG21_1500_OFFSET                                                (1520)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_DUMMY_RG21_1500_MASK                                                  (0xFFFF << RTL8390_SDS10_11_ANA_RG_EXT_S0_DUMMY_RG21_1500_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_TX_BEAEN_OFFSET                                                   (1519)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_TX_BEAEN_MASK                                                     (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_TX_BEAEN_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_FORCE_RCVDET_OFFSET                                               (1518)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_FORCE_RCVDET_MASK                                                 (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_FORCE_RCVDET_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_TX_EN_VCM_RES_OFFSET                                              (1517)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_TX_EN_VCM_RES_MASK                                                (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_TX_EN_VCM_RES_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_TX_SEL_CKRD_DUTY_OFFSET                                           (1516)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_TX_SEL_CKRD_DUTY_MASK                                             (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_TX_SEL_CKRD_DUTY_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_TX_SEL_VCM_OFFSET                                                 (1514)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_TX_SEL_VCM_MASK                                                   (0x3 << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_TX_SEL_VCM_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_TX_EN_TEST_OFFSET                                                 (1513)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_TX_EN_TEST_MASK                                                   (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_TX_EN_TEST_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_TX_SWING25_OFFSET                                                 (1512)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_TX_SWING25_MASK                                                   (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_TX_SWING25_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_TX_DM_OFFSET                                                      (1504)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_TX_DM_MASK                                                        (0xFF << RTL8390_SDS10_11_ANA_RG_EXT_S0_REG_TX_DM_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG01_1512_OFFSET                                                (1020)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG01_1512_MASK                                                  (0xF << RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG01_1512_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG01_11_OFFSET                                                  (1019)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG01_11_MASK                                                    (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG01_11_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG01_1009_OFFSET                                                (1017)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG01_1009_MASK                                                  (0x3 << RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG01_1009_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG01_1807_OFFSET                                                (1015)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG01_1807_MASK                                                  (0x3 << RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG01_1807_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG01_06_OFFSET                                                  (1014)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG01_06_MASK                                                    (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG01_06_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG01_05_OFFSET                                                  (1013)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG01_05_MASK                                                    (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG01_05_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG01_0403_OFFSET                                                (1011)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG01_0403_MASK                                                  (0x3 << RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG01_0403_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG01_0200_OFFSET                                                (1008)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG01_0200_MASK                                                  (0x7 << RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG01_0200_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG00_1500_OFFSET                                                (992)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG00_1500_MASK                                                  (0xFFFF << RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG00_1500_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG03_1514_OFFSET                                                (990)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG03_1514_MASK                                                  (0x3 << RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG03_1514_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG03_13_OFFSET                                                  (989)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG03_13_MASK                                                    (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG03_13_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG03_12_OFFSET                                                  (988)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG03_12_MASK                                                    (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG03_12_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG03_1110_OFFSET                                                (986)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG03_1110_MASK                                                  (0x3 << RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG03_1110_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG03_0907_OFFSET                                                (983)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG03_0907_MASK                                                  (0x7 << RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG03_0907_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG03_06_OFFSET                                                  (982)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG03_06_MASK                                                    (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG03_06_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG03_05_OFFSET                                                  (981)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG03_05_MASK                                                    (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG03_05_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG03_0403_OFFSET                                                (979)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG03_0403_MASK                                                  (0x3 << RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG03_0403_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG03_0200_OFFSET                                                (976)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG03_0200_MASK                                                  (0x7 << RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG03_0200_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG02_1511_OFFSET                                                (971)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG02_1511_MASK                                                  (0x1F << RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG02_1511_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG02_1006_OFFSET                                                (966)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG02_1006_MASK                                                  (0x1F << RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG02_1006_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG02_0504_OFFSET                                                (964)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG02_0504_MASK                                                  (0x3 << RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG02_0504_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG02_0301_OFFSET                                                (961)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG02_0301_MASK                                                  (0x7 << RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG02_0301_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG02_00_OFFSET                                                  (960)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG02_00_MASK                                                    (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG02_00_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG05_1510_OFFSET                                                (954)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG05_1510_MASK                                                  (0x3F << RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG05_1510_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG05_0900_OFFSET                                                (944)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG05_0900_MASK                                                  (0x3FF << RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG05_0900_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG04_1514_OFFSET                                                (942)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG04_1514_MASK                                                  (0x3 << RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG04_1514_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG04_13_OFFSET                                                  (941)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG04_13_MASK                                                    (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG04_13_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG04_12_OFFSET                                                  (940)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG04_12_MASK                                                    (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG04_12_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG04_11_OFFSET                                                  (939)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG04_11_MASK                                                    (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG04_11_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG04_1008_OFFSET                                                (936)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG04_1008_MASK                                                  (0x7 << RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG04_1008_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG04_07_OFFSET                                                  (935)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG04_07_MASK                                                    (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG04_07_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG04_0604_OFFSET                                                (932)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG04_0604_MASK                                                  (0x7 << RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG04_0604_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG04_03_OFFSET                                                  (931)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG04_03_MASK                                                    (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG04_03_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG04_0200_OFFSET                                                (928)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG04_0200_MASK                                                  (0x7 << RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG04_0200_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG07_1513_OFFSET                                                (925)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG07_1513_MASK                                                  (0x7 << RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG07_1513_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG07_1211_OFFSET                                                (923)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG07_1211_MASK                                                  (0x3 << RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG07_1211_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG07_10_OFFSET                                                  (922)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG07_10_MASK                                                    (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG07_10_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG07_0908_OFFSET                                                (920)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG07_0908_MASK                                                  (0x3 << RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG07_0908_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG07_07_OFFSET                                                  (919)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG07_07_MASK                                                    (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG07_07_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_IB_LANE_FILTER_OFFSET                                             (918)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_IB_LANE_FILTER_MASK                                               (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_IB_LANE_FILTER_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_IBRX_BOOSTER_OFFSET                                               (917)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_IBRX_BOOSTER_MASK                                                 (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_IBRX_BOOSTER_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_IBTX_BOOSTER_OFFSET                                               (916)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_IBTX_BOOSTER_MASK                                                 (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_IBTX_BOOSTER_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_IBRXSEL_OFFSET                                                    (914)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_IBRXSEL_MASK                                                      (0x3 << RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_IBRXSEL_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_IBTXSEL_OFFSET                                                    (912)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_IBTXSEL_MASK                                                      (0x3 << RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_IBTXSEL_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG06_15_OFFSET                                                  (911)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG06_15_MASK                                                    (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG06_15_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG06_1410_OFFSET                                                (906)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG06_1410_MASK                                                  (0x1F << RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG06_1410_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG06_0900_OFFSET                                                (896)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG06_0900_MASK                                                  (0x3FF << RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG06_0900_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_OOBS_CALI_OFFSET                                                  (894)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_OOBS_CALI_MASK                                                    (0x3 << RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_OOBS_CALI_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_OOBS_CALSEL_OFFSET                                                (893)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_OOBS_CALSEL_MASK                                                  (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_OOBS_CALSEL_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_OOBS_CKSEL_OFFSET                                                 (892)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_OOBS_CKSEL_MASK                                                   (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_OOBS_CKSEL_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_OOBS_FORCECAL_OFFSET                                              (891)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_OOBS_FORCECAL_MASK                                                (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_OOBS_FORCECAL_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_OOBS_FREQSEL_OFFSET                                               (890)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_OOBS_FREQSEL_MASK                                                 (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_OOBS_FREQSEL_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_OOBS_NSQDLY_OFFSET                                                (889)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_OOBS_NSQDLY_MASK                                                  (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_OOBS_NSQDLY_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_OOBS_RXIDLE_MANUAL_OFFSET                                         (888)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_OOBS_RXIDLE_MANUAL_MASK                                           (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_OOBS_RXIDLE_MANUAL_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_OOBS_SEL_OFFSET                                                   (887)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_OOBS_SEL_MASK                                                     (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_OOBS_SEL_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_OOBS_SEN_OFFSET                                                   (882)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_OOBS_SEN_MASK                                                     (0x1F << RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_OOBS_SEN_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_OOBS_VCM_OFFSET                                                   (880)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_OOBS_VCM_MASK                                                     (0x3 << RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_OOBS_VCM_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG08_1512_OFFSET                                                (876)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG08_1512_MASK                                                  (0xF << RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG08_1512_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG08_11_OFFSET                                                  (875)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG08_11_MASK                                                    (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG08_11_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG08_1007_OFFSET                                                (871)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG08_1007_MASK                                                  (0xF << RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG08_1007_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG08_06_OFFSET                                                  (870)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG08_06_MASK                                                    (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG08_06_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG08_05_OFFSET                                                  (869)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG08_05_MASK                                                    (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG08_05_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG08_04_OFFSET                                                  (868)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG08_04_MASK                                                    (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG08_04_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG08_0300_OFFSET                                                (864)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG08_0300_MASK                                                  (0xF << RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG08_0300_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_CDR_KD_OFFSET                                                     (767)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_CDR_KD_MASK                                                       (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_CDR_KD_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_CDR_KI_OFFSET                                                     (764)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_CDR_KI_MASK                                                       (0x7 << RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_CDR_KI_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_CDR_KP1_OFFSET                                                    (761)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_CDR_KP1_MASK                                                      (0x7 << RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_CDR_KP1_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_CDR_KP2_OFFSET                                                    (758)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_CDR_KP2_MASK                                                      (0x7 << RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_CDR_KP2_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_CDR_PWR_DWN_EN_OFFSET                                             (757)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_CDR_PWR_DWN_EN_MASK                                               (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_CDR_PWR_DWN_EN_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_CDR_PWR_DWN_CYCLE_OFFSET                                          (755)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_CDR_PWR_DWN_CYCLE_MASK                                            (0x3 << RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_CDR_PWR_DWN_CYCLE_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_CDR_DATA_ORDER_OFFSET                                             (754)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_CDR_DATA_ORDER_MASK                                               (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_CDR_DATA_ORDER_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_CDR_SEL_TESTOUT_OFFSET                                            (752)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_CDR_SEL_TESTOUT_MASK                                              (0x3 << RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_CDR_SEL_TESTOUT_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_CDR_BYPASS_SDM_INT_OFFSET                                         (751)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_CDR_BYPASS_SDM_INT_MASK                                           (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_CDR_BYPASS_SDM_INT_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_CDR_EN_LPF_MANUAL_OFFSET                                          (750)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_CDR_EN_LPF_MANUAL_MASK                                            (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_CDR_EN_LPF_MANUAL_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_CDR_INT_INIT_OFFSET                                               (736)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_CDR_INT_INIT_MASK                                                 (0x3FFF << RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_CDR_INT_INIT_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_CDR_ST_M_VALUE_OFFSET                                             (731)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_CDR_ST_M_VALUE_MASK                                               (0x1F << RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_CDR_ST_M_VALUE_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_CDR_PI_M_MODE_OFFSET                                              (730)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_CDR_PI_M_MODE_MASK                                                (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_CDR_PI_M_MODE_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_CDR_RESET_MANUAL_OFFSET                                           (729)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_CDR_RESET_MANUAL_MASK                                             (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_CDR_RESET_MANUAL_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_CDR_RESET_SEL_OFFSET                                              (728)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_CDR_RESET_SEL_MASK                                                (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_CDR_RESET_SEL_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG13_0700_OFFSET                                                (720)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG13_0700_MASK                                                  (0xFF << RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG13_0700_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_CDR_ACC2_MANUAL_OFFSET                                            (719)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_CDR_ACC2_MANUAL_MASK                                              (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_CDR_ACC2_MANUAL_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_CDR_ACC2_PERIOD_OFFSET                                            (709)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_CDR_ACC2_PERIOD_MASK                                              (0x3FF << RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_CDR_ACC2_PERIOD_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_CDR_SQU_TRI_OFFSET                                                (708)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_CDR_SQU_TRI_MASK                                                  (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_CDR_SQU_TRI_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_CDR_EN_M_VALUE_OFFSET                                             (704)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_CDR_EN_M_VALUE_MASK                                               (0xF << RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_CDR_EN_M_VALUE_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_RX_EQ_IN_OFFSET                                                   (697)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_RX_EQ_IN_MASK                                                     (0x7F << RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_RX_EQ_IN_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_RX_IDLE_SPD_OFFSET                                                (696)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_RX_IDLE_SPD_MASK                                                  (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_RX_IDLE_SPD_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_RX_IQDSEL_OFFSET                                                  (695)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_RX_IQDSEL_MASK                                                    (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_RX_IQDSEL_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_RX_OFFSET_ADJR_OFFSET                                             (691)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_RX_OFFSET_ADJR_MASK                                               (0xF << RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_RX_OFFSET_ADJR_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_RX_OFFSET_AUTO_K_OFFSET                                           (690)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_RX_OFFSET_AUTO_K_MASK                                             (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_RX_OFFSET_AUTO_K_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_RX_OFFSET_RANGE_OFFSET                                            (688)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_RX_OFFSET_RANGE_MASK                                              (0x3 << RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_RX_OFFSET_RANGE_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_EN_CLKREQ_OFFSET                                                  (687)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_EN_CLKREQ_MASK                                                    (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_EN_CLKREQ_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_EN_SATA_OFFSET                                                    (686)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_EN_SATA_MASK                                                      (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_EN_SATA_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_RXDSEL_OFFSET                                                     (684)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_RXDSEL_MASK                                                       (0x3 << RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_RXDSEL_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_RX_DCVS_SEL_OFFSET                                                (683)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_RX_DCVS_SEL_MASK                                                  (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_RX_DCVS_SEL_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_RX_EN_KOFFSET_OFFSET                                              (682)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_RX_EN_KOFFSET_MASK                                                (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_RX_EN_KOFFSET_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_RX_EN_SELF_OFFSET                                                 (681)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_RX_EN_SELF_MASK                                                   (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_RX_EN_SELF_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_RX_EN_TEST_OFFSET                                                 (680)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_RX_EN_TEST_MASK                                                   (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_RX_EN_TEST_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_RX_EQ2SEL_OFFSET                                                  (678)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_RX_EQ2SEL_MASK                                                    (0x3 << RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_RX_EQ2SEL_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_RX_EQ_EN_SLICER_OFFSET                                            (677)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_RX_EQ_EN_SLICER_MASK                                              (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_RX_EQ_EN_SLICER_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_RX_EQ_GAIN_OFFSET                                                 (675)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_RX_EQ_GAIN_MASK                                                   (0x3 << RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_RX_EQ_GAIN_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_RX_EQ_HOLD_OFFSET                                                 (674)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_RX_EQ_HOLD_MASK                                                   (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_RX_EQ_HOLD_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_RX_EQ_SELREG_OFFSET                                               (673)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_RX_EQ_SELREG_MASK                                                 (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_RX_EQ_SELREG_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_RX_FORCERUN_OFFSET                                                (672)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_RX_FORCERUN_MASK                                                  (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_RX_FORCERUN_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_RX_TIMER_LPF_OFFSET                                               (667)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_RX_TIMER_LPF_MASK                                                 (0x1F << RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_RX_TIMER_LPF_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_SPDSEL_OFFSET                                                     (665)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_SPDSEL_MASK                                                       (0x3 << RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_SPDSEL_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_125M_MODE_OFFSET                                                  (664)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_125M_MODE_MASK                                                    (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_125M_MODE_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG17_0700_OFFSET                                                (656)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG17_0700_MASK                                                  (0xFF << RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG17_0700_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_OFFSET_DIG_EN_OFFSET                                              (655)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_OFFSET_DIG_EN_MASK                                                (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_OFFSET_DIG_EN_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_RX_PIENSEL_OFFSET                                                 (654)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_RX_PIENSEL_MASK                                                   (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_RX_PIENSEL_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_RX_PSAVE_SEL_OFFSET                                               (653)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_RX_PSAVE_SEL_MASK                                                 (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_RX_PSAVE_SEL_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_RX_PS_AFE_OFFSET                                                  (652)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_RX_PS_AFE_MASK                                                    (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_RX_PS_AFE_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_RX_SEL_RXIDLE_OFFSET                                              (651)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_RX_SEL_RXIDLE_MASK                                                (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_RX_SEL_RXIDLE_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_RX_D2S_SEL_OFFSET                                                 (650)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_RX_D2S_SEL_MASK                                                   (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_RX_D2S_SEL_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_RX_TIMER_BER_OFFSET                                               (645)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_RX_TIMER_BER_MASK                                                 (0x1F << RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_RX_TIMER_BER_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_RX_TIMER_EQ_OFFSET                                                (640)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_RX_TIMER_EQ_MASK                                                  (0x1F << RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_RX_TIMER_EQ_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_TX_DRV_DAC_DAT_OFFSET                                             (636)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_TX_DRV_DAC_DAT_MASK                                               (0xF << RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_TX_DRV_DAC_DAT_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_TX_DRV_DAC_POST1_OFFSET                                           (632)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_TX_DRV_DAC_POST1_MASK                                             (0xF << RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_TX_DRV_DAC_POST1_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_TX_DRV_DAC_POST0_OFFSET                                           (628)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_TX_DRV_DAC_POST0_MASK                                             (0xF << RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_TX_DRV_DAC_POST0_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_TX_SWING_OFFSET                                                   (626)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_TX_SWING_MASK                                                     (0x3 << RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_TX_SWING_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_TX_DLY_OFFSET                                                     (624)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_TX_DLY_MASK                                                       (0x3 << RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_TX_DLY_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_TX_VREF_CTRL_OFFSET                                               (621)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_TX_VREF_CTRL_MASK                                                 (0x7 << RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_TX_VREF_CTRL_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_TX_VCM_CTRL_OFFSET                                                (618)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_TX_VCM_CTRL_MASK                                                  (0x7 << RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_TX_VCM_CTRL_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_TX_EN_EMPHASE_OFFSET                                              (608)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_TX_EN_EMPHASE_MASK                                                (0x3FF << RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_TX_EN_EMPHASE_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG21_1500_OFFSET                                                (496)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG21_1500_MASK                                                  (0xFFFF << RTL8390_SDS10_11_ANA_RG_EXT_S1_DUMMY_RG21_1500_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_TX_BEAEN_OFFSET                                                   (495)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_TX_BEAEN_MASK                                                     (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_TX_BEAEN_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_FORCE_RCVDET_OFFSET                                               (494)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_FORCE_RCVDET_MASK                                                 (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_FORCE_RCVDET_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_TX_EN_VCM_RES_OFFSET                                              (493)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_TX_EN_VCM_RES_MASK                                                (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_TX_EN_VCM_RES_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_TX_SEL_CKRD_DUTY_OFFSET                                           (492)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_TX_SEL_CKRD_DUTY_MASK                                             (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_TX_SEL_CKRD_DUTY_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_TX_SEL_VCM_OFFSET                                                 (490)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_TX_SEL_VCM_MASK                                                   (0x3 << RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_TX_SEL_VCM_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_TX_EN_TEST_OFFSET                                                 (489)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_TX_EN_TEST_MASK                                                   (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_TX_EN_TEST_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_TX_SWING25_OFFSET                                                 (488)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_TX_SWING25_MASK                                                   (0x1 << RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_TX_SWING25_OFFSET)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_TX_DM_OFFSET                                                      (480)
  #define RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_TX_DM_MASK                                                        (0xFF << RTL8390_SDS10_11_ANA_RG_EXT_S1_REG_TX_DM_OFFSET)

#define RTL8390_SDS12_13_XSG0_ADDR                                                                             (0xB800)
  #define RTL8390_SDS12_13_XSG0_SR1_CFG_PTR_ERR_EN_OFFSET                                                      (2047)
  #define RTL8390_SDS12_13_XSG0_SR1_CFG_PTR_ERR_EN_MASK                                                        (0x1 << RTL8390_SDS12_13_XSG0_SR1_CFG_PTR_ERR_EN_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR1_CFG_AUTO_10BIT_OFFSET                                                      (2046)
  #define RTL8390_SDS12_13_XSG0_SR1_CFG_AUTO_10BIT_MASK                                                        (0x1 << RTL8390_SDS12_13_XSG0_SR1_CFG_AUTO_10BIT_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR1_CFG_FULL_ACK2_OFFSET                                                       (2045)
  #define RTL8390_SDS12_13_XSG0_SR1_CFG_FULL_ACK2_MASK                                                         (0x1 << RTL8390_SDS12_13_XSG0_SR1_CFG_FULL_ACK2_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR1_CFG_NXP_EN_OFFSET                                                          (2044)
  #define RTL8390_SDS12_13_XSG0_SR1_CFG_NXP_EN_MASK                                                            (0x1 << RTL8390_SDS12_13_XSG0_SR1_CFG_NXP_EN_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR1_SDS_FRC_RX_OFFSET                                                          (2040)
  #define RTL8390_SDS12_13_XSG0_SR1_SDS_FRC_RX_MASK                                                            (0xF << RTL8390_SDS12_13_XSG0_SR1_SDS_FRC_RX_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR1_CFG_HSG_RTIG_OFFSET                                                        (2039)
  #define RTL8390_SDS12_13_XSG0_SR1_CFG_HSG_RTIG_MASK                                                          (0x1 << RTL8390_SDS12_13_XSG0_SR1_CFG_HSG_RTIG_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR1_CFG_XSG_OFFSET                                                             (2038)
  #define RTL8390_SDS12_13_XSG0_SR1_CFG_XSG_MASK                                                               (0x1 << RTL8390_SDS12_13_XSG0_SR1_CFG_XSG_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR1_CFG_RG1X54_OFFSET                                                          (2036)
  #define RTL8390_SDS12_13_XSG0_SR1_CFG_RG1X54_MASK                                                            (0x3 << RTL8390_SDS12_13_XSG0_SR1_CFG_RG1X54_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR1_SDS_FRC_TX_OFFSET                                                          (2032)
  #define RTL8390_SDS12_13_XSG0_SR1_SDS_FRC_TX_MASK                                                            (0xF << RTL8390_SDS12_13_XSG0_SR1_SDS_FRC_TX_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR0_DIS_RENWAY_OFFSET                                                          (2031)
  #define RTL8390_SDS12_13_XSG0_SR0_DIS_RENWAY_MASK                                                            (0x1 << RTL8390_SDS12_13_XSG0_SR0_DIS_RENWAY_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR0_BYP_8B10B_OFFSET                                                           (2030)
  #define RTL8390_SDS12_13_XSG0_SR0_BYP_8B10B_MASK                                                             (0x1 << RTL8390_SDS12_13_XSG0_SR0_BYP_8B10B_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR0_CDET_OFFSET                                                                (2028)
  #define RTL8390_SDS12_13_XSG0_SR0_CDET_MASK                                                                  (0x3 << RTL8390_SDS12_13_XSG0_SR0_CDET_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR0_DIS_TMR_CMA_OFFSET                                                         (2027)
  #define RTL8390_SDS12_13_XSG0_SR0_DIS_TMR_CMA_MASK                                                           (0x1 << RTL8390_SDS12_13_XSG0_SR0_DIS_TMR_CMA_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR0_DIS_APX_OFFSET                                                             (2026)
  #define RTL8390_SDS12_13_XSG0_SR0_DIS_APX_MASK                                                               (0x1 << RTL8390_SDS12_13_XSG0_SR0_DIS_APX_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR0_INV_HSI_OFFSET                                                             (2025)
  #define RTL8390_SDS12_13_XSG0_SR0_INV_HSI_MASK                                                               (0x1 << RTL8390_SDS12_13_XSG0_SR0_INV_HSI_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR0_INV_HSO_OFFSET                                                             (2024)
  #define RTL8390_SDS12_13_XSG0_SR0_INV_HSO_MASK                                                               (0x1 << RTL8390_SDS12_13_XSG0_SR0_INV_HSO_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR0_SDS_SDET_DEG_OFFSET                                                        (2022)
  #define RTL8390_SDS12_13_XSG0_SR0_SDS_SDET_DEG_MASK                                                          (0x3 << RTL8390_SDS12_13_XSG0_SR0_SDS_SDET_DEG_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR0_CODEC_LPK_OFFSET                                                           (2021)
  #define RTL8390_SDS12_13_XSG0_SR0_CODEC_LPK_MASK                                                             (0x1 << RTL8390_SDS12_13_XSG0_SR0_CODEC_LPK_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR0_AFE_LPK_OFFSET                                                             (2020)
  #define RTL8390_SDS12_13_XSG0_SR0_AFE_LPK_MASK                                                               (0x1 << RTL8390_SDS12_13_XSG0_SR0_AFE_LPK_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR0_REMOTE_LPK_OFFSET                                                          (2019)
  #define RTL8390_SDS12_13_XSG0_SR0_REMOTE_LPK_MASK                                                            (0x1 << RTL8390_SDS12_13_XSG0_SR0_REMOTE_LPK_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR0_SDS_TX_DOWN_OFFSET                                                         (2018)
  #define RTL8390_SDS12_13_XSG0_SR0_SDS_TX_DOWN_MASK                                                           (0x1 << RTL8390_SDS12_13_XSG0_SR0_SDS_TX_DOWN_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR0_SDS_EN_RX_OFFSET                                                           (2017)
  #define RTL8390_SDS12_13_XSG0_SR0_SDS_EN_RX_MASK                                                             (0x1 << RTL8390_SDS12_13_XSG0_SR0_SDS_EN_RX_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR0_SDS_EN_TX_OFFSET                                                           (2016)
  #define RTL8390_SDS12_13_XSG0_SR0_SDS_EN_TX_MASK                                                             (0x1 << RTL8390_SDS12_13_XSG0_SR0_SDS_EN_TX_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR3_WR_SOFT_RSTB_OFFSET                                                        (2015)
  #define RTL8390_SDS12_13_XSG0_SR3_WR_SOFT_RSTB_MASK                                                          (0x1 << RTL8390_SDS12_13_XSG0_SR3_WR_SOFT_RSTB_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR3_USE_25M_CLK_OFFSET                                                         (2014)
  #define RTL8390_SDS12_13_XSG0_SR3_USE_25M_CLK_MASK                                                           (0x1 << RTL8390_SDS12_13_XSG0_SR3_USE_25M_CLK_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR3_MARK_CARR_EXT_OFFSET                                                       (2013)
  #define RTL8390_SDS12_13_XSG0_SR3_MARK_CARR_EXT_MASK                                                         (0x1 << RTL8390_SDS12_13_XSG0_SR3_MARK_CARR_EXT_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR3_SEL_DEG_OFFSET                                                             (2012)
  #define RTL8390_SDS12_13_XSG0_SR3_SEL_DEG_MASK                                                               (0x1 << RTL8390_SDS12_13_XSG0_SR3_SEL_DEG_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR3_REG_CALIB_OK_CNT_OFFSET                                                    (2008)
  #define RTL8390_SDS12_13_XSG0_SR3_REG_CALIB_OK_CNT_MASK                                                      (0xF << RTL8390_SDS12_13_XSG0_SR3_REG_CALIB_OK_CNT_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR3_EXT_PWR_CTL_OFFSET                                                         (2007)
  #define RTL8390_SDS12_13_XSG0_SR3_EXT_PWR_CTL_MASK                                                           (0x1 << RTL8390_SDS12_13_XSG0_SR3_EXT_PWR_CTL_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR3_SOFT_RST_OFFSET                                                            (2006)
  #define RTL8390_SDS12_13_XSG0_SR3_SOFT_RST_MASK                                                              (0x1 << RTL8390_SDS12_13_XSG0_SR3_SOFT_RST_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR3_CLR_SOFT_RSTB_OFFSET                                                       (2005)
  #define RTL8390_SDS12_13_XSG0_SR3_CLR_SOFT_RSTB_MASK                                                         (0x1 << RTL8390_SDS12_13_XSG0_SR3_CLR_SOFT_RSTB_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR3_CMA_RQ_OFFSET                                                              (2000)
  #define RTL8390_SDS12_13_XSG0_SR3_CMA_RQ_MASK                                                                (0x1F << RTL8390_SDS12_13_XSG0_SR3_CMA_RQ_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR2_FRC_PREAMBLE_OFFSET                                                        (1998)
  #define RTL8390_SDS12_13_XSG0_SR2_FRC_PREAMBLE_MASK                                                          (0x3 << RTL8390_SDS12_13_XSG0_SR2_FRC_PREAMBLE_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR2_FRC_IPG_OFFSET                                                             (1996)
  #define RTL8390_SDS12_13_XSG0_SR2_FRC_IPG_MASK                                                               (0x3 << RTL8390_SDS12_13_XSG0_SR2_FRC_IPG_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR2_FRC_CGGOOD_OFFSET                                                          (1994)
  #define RTL8390_SDS12_13_XSG0_SR2_FRC_CGGOOD_MASK                                                            (0x3 << RTL8390_SDS12_13_XSG0_SR2_FRC_CGGOOD_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR2_SDS_FRC_AN_OFFSET                                                          (1992)
  #define RTL8390_SDS12_13_XSG0_SR2_SDS_FRC_AN_MASK                                                            (0x3 << RTL8390_SDS12_13_XSG0_SR2_SDS_FRC_AN_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR2_CFG_INS_IPG_MDY_OFFSET                                                     (1991)
  #define RTL8390_SDS12_13_XSG0_SR2_CFG_INS_IPG_MDY_MASK                                                       (0x1 << RTL8390_SDS12_13_XSG0_SR2_CFG_INS_IPG_MDY_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR2_CFG_RDS_CMA_DET_OFFSET                                                     (1990)
  #define RTL8390_SDS12_13_XSG0_SR2_CFG_RDS_CMA_DET_MASK                                                       (0x1 << RTL8390_SDS12_13_XSG0_SR2_CFG_RDS_CMA_DET_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR2_CFG_SEL_TMR_LIM_OFFSET                                                     (1988)
  #define RTL8390_SDS12_13_XSG0_SR2_CFG_SEL_TMR_LIM_MASK                                                       (0x3 << RTL8390_SDS12_13_XSG0_SR2_CFG_SEL_TMR_LIM_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR2_SDS_RESTART_AN_OFFSET                                                      (1984)
  #define RTL8390_SDS12_13_XSG0_SR2_SDS_RESTART_AN_MASK                                                        (0xF << RTL8390_SDS12_13_XSG0_SR2_SDS_RESTART_AN_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR5_LPI_TRANSMIT_STYLE_OFFSET                                                  (1983)
  #define RTL8390_SDS12_13_XSG0_SR5_LPI_TRANSMIT_STYLE_MASK                                                    (0x1 << RTL8390_SDS12_13_XSG0_SR5_LPI_TRANSMIT_STYLE_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR5_PWRSV_INB_PERIOD_OFFSET                                                    (1980)
  #define RTL8390_SDS12_13_XSG0_SR5_PWRSV_INB_PERIOD_MASK                                                      (0x7 << RTL8390_SDS12_13_XSG0_SR5_PWRSV_INB_PERIOD_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR5_PWRSV_WAKEUP_C2_OFFSET                                                     (1979)
  #define RTL8390_SDS12_13_XSG0_SR5_PWRSV_WAKEUP_C2_MASK                                                       (0x1 << RTL8390_SDS12_13_XSG0_SR5_PWRSV_WAKEUP_C2_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR5_PWRSV_WAKEUP_C1_OFFSET                                                     (1978)
  #define RTL8390_SDS12_13_XSG0_SR5_PWRSV_WAKEUP_C1_MASK                                                       (0x1 << RTL8390_SDS12_13_XSG0_SR5_PWRSV_WAKEUP_C1_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR5_CFG_MARK_CARR_EXT_ERR_OFFSET                                               (1977)
  #define RTL8390_SDS12_13_XSG0_SR5_CFG_MARK_CARR_EXT_ERR_MASK                                                 (0x1 << RTL8390_SDS12_13_XSG0_SR5_CFG_MARK_CARR_EXT_ERR_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR5_REG_PCSREQ_POS_OFFSET                                                      (1976)
  #define RTL8390_SDS12_13_XSG0_SR5_REG_PCSREQ_POS_MASK                                                        (0x1 << RTL8390_SDS12_13_XSG0_SR5_REG_PCSREQ_POS_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR5_CFG_INBTOUT_LEVEL_OFFSET                                                   (1975)
  #define RTL8390_SDS12_13_XSG0_SR5_CFG_INBTOUT_LEVEL_MASK                                                     (0x1 << RTL8390_SDS12_13_XSG0_SR5_CFG_INBTOUT_LEVEL_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR5_CFG_SUDINB_OFFSET                                                          (1974)
  #define RTL8390_SDS12_13_XSG0_SR5_CFG_SUDINB_MASK                                                            (0x1 << RTL8390_SDS12_13_XSG0_SR5_CFG_SUDINB_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR5_CFG_PCSRDABT_LD_OFFSET                                                     (1973)
  #define RTL8390_SDS12_13_XSG0_SR5_CFG_PCSRDABT_LD_MASK                                                       (0x1 << RTL8390_SDS12_13_XSG0_SR5_CFG_PCSRDABT_LD_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR5_CFG_AN_UZ_OFFSET                                                           (1972)
  #define RTL8390_SDS12_13_XSG0_SR5_CFG_AN_UZ_MASK                                                             (0x1 << RTL8390_SDS12_13_XSG0_SR5_CFG_AN_UZ_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR5_CFG_INBAND_EN_OFFSET                                                       (1968)
  #define RTL8390_SDS12_13_XSG0_SR5_CFG_INBAND_EN_MASK                                                         (0xF << RTL8390_SDS12_13_XSG0_SR5_CFG_INBAND_EN_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR4_CFG_FRC_SDS_MODE_OFFSET                                                    (1965)
  #define RTL8390_SDS12_13_XSG0_SR4_CFG_FRC_SDS_MODE_MASK                                                      (0x7 << RTL8390_SDS12_13_XSG0_SR4_CFG_FRC_SDS_MODE_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR4_CFG_FRC_SDS_MODE_EN_OFFSET                                                 (1964)
  #define RTL8390_SDS12_13_XSG0_SR4_CFG_FRC_SDS_MODE_EN_MASK                                                   (0x1 << RTL8390_SDS12_13_XSG0_SR4_CFG_FRC_SDS_MODE_EN_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR4_CFG_UPD_RXD_OFFSET                                                         (1960)
  #define RTL8390_SDS12_13_XSG0_SR4_CFG_UPD_RXD_MASK                                                           (0xF << RTL8390_SDS12_13_XSG0_SR4_CFG_UPD_RXD_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR4_CFG_UPD_TXD_OFFSET                                                         (1956)
  #define RTL8390_SDS12_13_XSG0_SR4_CFG_UPD_TXD_MASK                                                           (0xF << RTL8390_SDS12_13_XSG0_SR4_CFG_UPD_TXD_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR4_CFG_UPD_RXD_DYN_OFFSET                                                     (1955)
  #define RTL8390_SDS12_13_XSG0_SR4_CFG_UPD_RXD_DYN_MASK                                                       (0x1 << RTL8390_SDS12_13_XSG0_SR4_CFG_UPD_RXD_DYN_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR4_CFG_EN_LINK_FIB1G_OFFSET                                                   (1954)
  #define RTL8390_SDS12_13_XSG0_SR4_CFG_EN_LINK_FIB1G_MASK                                                     (0x1 << RTL8390_SDS12_13_XSG0_SR4_CFG_EN_LINK_FIB1G_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR4_CFG_EN_LINK_SGM_OFFSET                                                     (1953)
  #define RTL8390_SDS12_13_XSG0_SR4_CFG_EN_LINK_SGM_MASK                                                       (0x1 << RTL8390_SDS12_13_XSG0_SR4_CFG_EN_LINK_SGM_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR4_CFG_SGM_CK_SEL_OFFSET                                                      (1952)
  #define RTL8390_SDS12_13_XSG0_SR4_CFG_SGM_CK_SEL_MASK                                                        (0x1 << RTL8390_SDS12_13_XSG0_SR4_CFG_SGM_CK_SEL_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR7_CFG_8B10B_NO_CREXT_OFFSET                                                  (1951)
  #define RTL8390_SDS12_13_XSG0_SR7_CFG_8B10B_NO_CREXT_MASK                                                    (0x1 << RTL8390_SDS12_13_XSG0_SR7_CFG_8B10B_NO_CREXT_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR7_CFG_NEG_CLKWR_A2D_OFFSET                                                   (1950)
  #define RTL8390_SDS12_13_XSG0_SR7_CFG_NEG_CLKWR_A2D_MASK                                                     (0x1 << RTL8390_SDS12_13_XSG0_SR7_CFG_NEG_CLKWR_A2D_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR7_CFG_MIIXF_TS1K_OFFSET                                                      (1949)
  #define RTL8390_SDS12_13_XSG0_SR7_CFG_MIIXF_TS1K_MASK                                                        (0x1 << RTL8390_SDS12_13_XSG0_SR7_CFG_MIIXF_TS1K_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR7_CFG_DLY_PRE8_OFFSET                                                        (1948)
  #define RTL8390_SDS12_13_XSG0_SR7_CFG_DLY_PRE8_MASK                                                          (0x1 << RTL8390_SDS12_13_XSG0_SR7_CFG_DLY_PRE8_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR7_CFG_GRXD_SEL_OFFSET                                                        (1947)
  #define RTL8390_SDS12_13_XSG0_SR7_CFG_GRXD_SEL_MASK                                                          (0x1 << RTL8390_SDS12_13_XSG0_SR7_CFG_GRXD_SEL_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR7_CFG_LPI_CMD_MII_OFFSET                                                     (1946)
  #define RTL8390_SDS12_13_XSG0_SR7_CFG_LPI_CMD_MII_MASK                                                       (0x1 << RTL8390_SDS12_13_XSG0_SR7_CFG_LPI_CMD_MII_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR7_CFG_MARK_RXSCR_ERR_OFFSET                                                  (1945)
  #define RTL8390_SDS12_13_XSG0_SR7_CFG_MARK_RXSCR_ERR_MASK                                                    (0x1 << RTL8390_SDS12_13_XSG0_SR7_CFG_MARK_RXSCR_ERR_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR7_CFG_MARK_TXSCR_ERR_OFFSET                                                  (1944)
  #define RTL8390_SDS12_13_XSG0_SR7_CFG_MARK_TXSCR_ERR_MASK                                                    (0x1 << RTL8390_SDS12_13_XSG0_SR7_CFG_MARK_TXSCR_ERR_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR7_BYP_START_OFFSET                                                           (1940)
  #define RTL8390_SDS12_13_XSG0_SR7_BYP_START_MASK                                                             (0xF << RTL8390_SDS12_13_XSG0_SR7_BYP_START_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR7_BYP_END_OFFSET                                                             (1936)
  #define RTL8390_SDS12_13_XSG0_SR7_BYP_END_MASK                                                               (0xF << RTL8390_SDS12_13_XSG0_SR7_BYP_END_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR6_CFG_NO_GIGA_SCM_OFFSET                                                     (1935)
  #define RTL8390_SDS12_13_XSG0_SR6_CFG_NO_GIGA_SCM_MASK                                                       (0x1 << RTL8390_SDS12_13_XSG0_SR6_CFG_NO_GIGA_SCM_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR6_CFG_RE_SYNC_STYLE_OFFSET                                                   (1934)
  #define RTL8390_SDS12_13_XSG0_SR6_CFG_RE_SYNC_STYLE_MASK                                                     (0x1 << RTL8390_SDS12_13_XSG0_SR6_CFG_RE_SYNC_STYLE_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR6_CFG_SYNC_GAT_OFFSET                                                        (1933)
  #define RTL8390_SDS12_13_XSG0_SR6_CFG_SYNC_GAT_MASK                                                          (0x1 << RTL8390_SDS12_13_XSG0_SR6_CFG_SYNC_GAT_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR6_CFG_BYPSCR_XSG_OFFSET                                                      (1932)
  #define RTL8390_SDS12_13_XSG0_SR6_CFG_BYPSCR_XSG_MASK                                                        (0x1 << RTL8390_SDS12_13_XSG0_SR6_CFG_BYPSCR_XSG_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR6_RX_BYPSCR_OFFSET                                                           (1928)
  #define RTL8390_SDS12_13_XSG0_SR6_RX_BYPSCR_MASK                                                             (0xF << RTL8390_SDS12_13_XSG0_SR6_RX_BYPSCR_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR6_CFG_SLP_RQ_OFFSET                                                          (1924)
  #define RTL8390_SDS12_13_XSG0_SR6_CFG_SLP_RQ_MASK                                                            (0xF << RTL8390_SDS12_13_XSG0_SR6_CFG_SLP_RQ_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR6_TX_BYPSCR_OFFSET                                                           (1920)
  #define RTL8390_SDS12_13_XSG0_SR6_TX_BYPSCR_MASK                                                             (0xF << RTL8390_SDS12_13_XSG0_SR6_TX_BYPSCR_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR9_CFG_EEE_PROGRAM_0_OFFSET                                                   (1904)
  #define RTL8390_SDS12_13_XSG0_SR9_CFG_EEE_PROGRAM_0_MASK                                                     (0xFFFF << RTL8390_SDS12_13_XSG0_SR9_CFG_EEE_PROGRAM_0_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR8_CFG_EEE_PWRSAV_EN_OFFSET                                                   (1903)
  #define RTL8390_SDS12_13_XSG0_SR8_CFG_EEE_PWRSAV_EN_MASK                                                     (0x1 << RTL8390_SDS12_13_XSG0_SR8_CFG_EEE_PWRSAV_EN_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR8_REG_EEE_SDS_AN_OFFSET                                                      (1902)
  #define RTL8390_SDS12_13_XSG0_SR8_REG_EEE_SDS_AN_MASK                                                        (0x1 << RTL8390_SDS12_13_XSG0_SR8_REG_EEE_SDS_AN_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR8_REG_C3_TIMER_OFFSET                                                        (1899)
  #define RTL8390_SDS12_13_XSG0_SR8_REG_C3_TIMER_MASK                                                          (0x7 << RTL8390_SDS12_13_XSG0_SR8_REG_C3_TIMER_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR8_REG_C2_TIMER_OFFSET                                                        (1896)
  #define RTL8390_SDS12_13_XSG0_SR8_REG_C2_TIMER_MASK                                                          (0x7 << RTL8390_SDS12_13_XSG0_SR8_REG_C2_TIMER_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR8_REG_C1_TIMER_OFFSET                                                        (1893)
  #define RTL8390_SDS12_13_XSG0_SR8_REG_C1_TIMER_MASK                                                          (0x7 << RTL8390_SDS12_13_XSG0_SR8_REG_C1_TIMER_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR8_REG_C0_TIMER_OFFSET                                                        (1890)
  #define RTL8390_SDS12_13_XSG0_SR8_REG_C0_TIMER_MASK                                                          (0x7 << RTL8390_SDS12_13_XSG0_SR8_REG_C0_TIMER_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR8_CFG_MAC_C1_CHG_RESTC3_OFFSET                                               (1889)
  #define RTL8390_SDS12_13_XSG0_SR8_CFG_MAC_C1_CHG_RESTC3_MASK                                                 (0x1 << RTL8390_SDS12_13_XSG0_SR8_CFG_MAC_C1_CHG_RESTC3_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR8_CFG_PHY_GO_C1_COND_SPC_OFFSET                                              (1888)
  #define RTL8390_SDS12_13_XSG0_SR8_CFG_PHY_GO_C1_COND_SPC_MASK                                                (0x1 << RTL8390_SDS12_13_XSG0_SR8_CFG_PHY_GO_C1_COND_SPC_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR11_CFG_EEE_DBG_CNT_OFFSET                                                    (1872)
  #define RTL8390_SDS12_13_XSG0_SR11_CFG_EEE_DBG_CNT_MASK                                                      (0xFFFF << RTL8390_SDS12_13_XSG0_SR11_CFG_EEE_DBG_CNT_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR10_CFG_RG10X1512_OFFSET                                                      (1868)
  #define RTL8390_SDS12_13_XSG0_SR10_CFG_RG10X1512_MASK                                                        (0xF << RTL8390_SDS12_13_XSG0_SR10_CFG_RG10X1512_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR10_QSGMII_NO_DILE2_OFFSET                                                    (1867)
  #define RTL8390_SDS12_13_XSG0_SR10_QSGMII_NO_DILE2_MASK                                                      (0x1 << RTL8390_SDS12_13_XSG0_SR10_QSGMII_NO_DILE2_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR10_QSGMII_EEE_SEL_OFFSET                                                     (1866)
  #define RTL8390_SDS12_13_XSG0_SR10_QSGMII_EEE_SEL_MASK                                                       (0x1 << RTL8390_SDS12_13_XSG0_SR10_QSGMII_EEE_SEL_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR10_QSGMII_LPI_TX_EN_OFFSET                                                   (1865)
  #define RTL8390_SDS12_13_XSG0_SR10_QSGMII_LPI_TX_EN_MASK                                                     (0x1 << RTL8390_SDS12_13_XSG0_SR10_QSGMII_LPI_TX_EN_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR10_QSGMII_LPI_RX_EN_OFFSET                                                   (1864)
  #define RTL8390_SDS12_13_XSG0_SR10_QSGMII_LPI_RX_EN_MASK                                                     (0x1 << RTL8390_SDS12_13_XSG0_SR10_QSGMII_LPI_RX_EN_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR10_QSGMII_INB_EN_OFFSET                                                      (1863)
  #define RTL8390_SDS12_13_XSG0_SR10_QSGMII_INB_EN_MASK                                                        (0x1 << RTL8390_SDS12_13_XSG0_SR10_QSGMII_INB_EN_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR10_QSGMII_RXER_SEL_OFFSET                                                    (1862)
  #define RTL8390_SDS12_13_XSG0_SR10_QSGMII_RXER_SEL_MASK                                                      (0x1 << RTL8390_SDS12_13_XSG0_SR10_QSGMII_RXER_SEL_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR10_CFG_FAST_TIMER_OFFSET                                                     (1860)
  #define RTL8390_SDS12_13_XSG0_SR10_CFG_FAST_TIMER_MASK                                                       (0x3 << RTL8390_SDS12_13_XSG0_SR10_CFG_FAST_TIMER_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR10_EEE_LINK_FASTER_OFFSET                                                    (1856)
  #define RTL8390_SDS12_13_XSG0_SR10_EEE_LINK_FASTER_MASK                                                      (0xF << RTL8390_SDS12_13_XSG0_SR10_EEE_LINK_FASTER_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR13_SDS_LK_TIME_OFFSET                                                        (1848)
  #define RTL8390_SDS12_13_XSG0_SR13_SDS_LK_TIME_MASK                                                          (0xFF << RTL8390_SDS12_13_XSG0_SR13_SDS_LK_TIME_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR13_CFG_APXT_TMP_OFFSET                                                       (1840)
  #define RTL8390_SDS12_13_XSG0_SR13_CFG_APXT_TMP_MASK                                                         (0xFF << RTL8390_SDS12_13_XSG0_SR13_CFG_APXT_TMP_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR12_CFG_INB_TIMEOUT_OFFSET                                                    (1832)
  #define RTL8390_SDS12_13_XSG0_SR12_CFG_INB_TIMEOUT_MASK                                                      (0xFF << RTL8390_SDS12_13_XSG0_SR12_CFG_INB_TIMEOUT_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR12_ABILITY_OFFSET                                                            (1828)
  #define RTL8390_SDS12_13_XSG0_SR12_ABILITY_MASK                                                              (0xF << RTL8390_SDS12_13_XSG0_SR12_ABILITY_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR12_RDM_ALGOR_OFFSET                                                          (1827)
  #define RTL8390_SDS12_13_XSG0_SR12_RDM_ALGOR_MASK                                                            (0x1 << RTL8390_SDS12_13_XSG0_SR12_RDM_ALGOR_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR12_SD_DET_ALGOR_OFFSET                                                       (1826)
  #define RTL8390_SDS12_13_XSG0_SR12_SD_DET_ALGOR_MASK                                                         (0x1 << RTL8390_SDS12_13_XSG0_SR12_SD_DET_ALGOR_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR12_AUTO_DET_ALGOR_OFFSET                                                     (1825)
  #define RTL8390_SDS12_13_XSG0_SR12_AUTO_DET_ALGOR_MASK                                                       (0x1 << RTL8390_SDS12_13_XSG0_SR12_AUTO_DET_ALGOR_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR12_SEND_NP_ON_OFFSET                                                         (1824)
  #define RTL8390_SDS12_13_XSG0_SR12_SEND_NP_ON_MASK                                                           (0x1 << RTL8390_SDS12_13_XSG0_SR12_SEND_NP_ON_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR15_CFG_INBAND_MASTER_0_OFFSET                                                (1808)
  #define RTL8390_SDS12_13_XSG0_SR15_CFG_INBAND_MASTER_0_MASK                                                  (0xFFFF << RTL8390_SDS12_13_XSG0_SR15_CFG_INBAND_MASTER_0_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR14_CFG_SPDUP_OFFSET                                                          (1807)
  #define RTL8390_SDS12_13_XSG0_SR14_CFG_SPDUP_MASK                                                            (0x1 << RTL8390_SDS12_13_XSG0_SR14_CFG_SPDUP_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR14_CFG_SPDUP_FIB100_OFFSET                                                   (1806)
  #define RTL8390_SDS12_13_XSG0_SR14_CFG_SPDUP_FIB100_MASK                                                     (0x1 << RTL8390_SDS12_13_XSG0_SR14_CFG_SPDUP_FIB100_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR14_CFG_RXSLEEP_TMROUT_OFFSET                                                 (1805)
  #define RTL8390_SDS12_13_XSG0_SR14_CFG_RXSLEEP_TMROUT_MASK                                                   (0x1 << RTL8390_SDS12_13_XSG0_SR14_CFG_RXSLEEP_TMROUT_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR14_SEL_CALIBOK_OFFSET                                                        (1804)
  #define RTL8390_SDS12_13_XSG0_SR14_SEL_CALIBOK_MASK                                                          (0x1 << RTL8390_SDS12_13_XSG0_SR14_SEL_CALIBOK_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR14_SEL_SDET_OFFSET                                                           (1803)
  #define RTL8390_SDS12_13_XSG0_SR14_SEL_SDET_MASK                                                             (0x1 << RTL8390_SDS12_13_XSG0_SR14_SEL_SDET_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR14_SEL_ANOK_OFFSET                                                           (1802)
  #define RTL8390_SDS12_13_XSG0_SR14_SEL_ANOK_MASK                                                             (0x1 << RTL8390_SDS12_13_XSG0_SR14_SEL_ANOK_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR14_CFG_SEL_ODD_BIT_OFFSET                                                    (1801)
  #define RTL8390_SDS12_13_XSG0_SR14_CFG_SEL_ODD_BIT_MASK                                                      (0x1 << RTL8390_SDS12_13_XSG0_SR14_CFG_SEL_ODD_BIT_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR14_CFG_FRC_LD_VALUE_OFFSET                                                   (1800)
  #define RTL8390_SDS12_13_XSG0_SR14_CFG_FRC_LD_VALUE_MASK                                                     (0x1 << RTL8390_SDS12_13_XSG0_SR14_CFG_FRC_LD_VALUE_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR14_CFG_FRC_LD_OFFSET                                                         (1799)
  #define RTL8390_SDS12_13_XSG0_SR14_CFG_FRC_LD_MASK                                                           (0x1 << RTL8390_SDS12_13_XSG0_SR14_CFG_FRC_LD_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR14_CFG_SGMI_CK1MS_EN_OFFSET                                                  (1798)
  #define RTL8390_SDS12_13_XSG0_SR14_CFG_SGMI_CK1MS_EN_MASK                                                    (0x1 << RTL8390_SDS12_13_XSG0_SR14_CFG_SGMI_CK1MS_EN_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR14_CFG_LINK_TMR_SGMII_SEL_OFFSET                                             (1795)
  #define RTL8390_SDS12_13_XSG0_SR14_CFG_LINK_TMR_SGMII_SEL_MASK                                               (0x7 << RTL8390_SDS12_13_XSG0_SR14_CFG_LINK_TMR_SGMII_SEL_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR14_CFG_LINK_TMR_NORM_SEL_OFFSET                                              (1792)
  #define RTL8390_SDS12_13_XSG0_SR14_CFG_LINK_TMR_NORM_SEL_MASK                                                (0x7 << RTL8390_SDS12_13_XSG0_SR14_CFG_LINK_TMR_NORM_SEL_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR17_MACRDVLD_OFFSET                                                           (1791)
  #define RTL8390_SDS12_13_XSG0_SR17_MACRDVLD_MASK                                                             (0x1 << RTL8390_SDS12_13_XSG0_SR17_MACRDVLD_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR17_MACRDABT_OFFSET                                                           (1790)
  #define RTL8390_SDS12_13_XSG0_SR17_MACRDABT_MASK                                                             (0x1 << RTL8390_SDS12_13_XSG0_SR17_MACRDABT_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR17_CFG_INBAND_MASTER_2_OFFSET                                                (1776)
  #define RTL8390_SDS12_13_XSG0_SR17_CFG_INBAND_MASTER_2_MASK                                                  (0x3FFF << RTL8390_SDS12_13_XSG0_SR17_CFG_INBAND_MASTER_2_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR16_CFG_INBAND_MASTER_1_OFFSET                                                (1760)
  #define RTL8390_SDS12_13_XSG0_SR16_CFG_INBAND_MASTER_1_MASK                                                  (0xFFFF << RTL8390_SDS12_13_XSG0_SR16_CFG_INBAND_MASTER_1_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR19_CFG_RSGP_TXCFG_MAC_OFFSET                                                 (1744)
  #define RTL8390_SDS12_13_XSG0_SR19_CFG_RSGP_TXCFG_MAC_MASK                                                   (0xFFFF << RTL8390_SDS12_13_XSG0_SR19_CFG_RSGP_TXCFG_MAC_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR18_CFG_RSGP_TXCFG_PHY_OFFSET                                                 (1728)
  #define RTL8390_SDS12_13_XSG0_SR18_CFG_RSGP_TXCFG_PHY_MASK                                                   (0xFFFF << RTL8390_SDS12_13_XSG0_SR18_CFG_RSGP_TXCFG_PHY_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR21_CFG_SGM_TXCFG_MAC_OFFSET                                                  (1712)
  #define RTL8390_SDS12_13_XSG0_SR21_CFG_SGM_TXCFG_MAC_MASK                                                    (0xFFFF << RTL8390_SDS12_13_XSG0_SR21_CFG_SGM_TXCFG_MAC_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR20_CFG_SGM_TXCFG_PHY_OFFSET                                                  (1696)
  #define RTL8390_SDS12_13_XSG0_SR20_CFG_SGM_TXCFG_PHY_MASK                                                    (0xFFFF << RTL8390_SDS12_13_XSG0_SR20_CFG_SGM_TXCFG_PHY_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR23_CFG_FIB2G_TXCFG_P1_OFFSET                                                 (1680)
  #define RTL8390_SDS12_13_XSG0_SR23_CFG_FIB2G_TXCFG_P1_MASK                                                   (0xFFFF << RTL8390_SDS12_13_XSG0_SR23_CFG_FIB2G_TXCFG_P1_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR22_CFG_FIB2G_TXCFG_P0_OFFSET                                                 (1664)
  #define RTL8390_SDS12_13_XSG0_SR22_CFG_FIB2G_TXCFG_P0_MASK                                                   (0xFFFF << RTL8390_SDS12_13_XSG0_SR22_CFG_FIB2G_TXCFG_P0_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR25_CFG_FIB2G_TXCFG_NP_P1_OFFSET                                              (1648)
  #define RTL8390_SDS12_13_XSG0_SR25_CFG_FIB2G_TXCFG_NP_P1_MASK                                                (0xFFFF << RTL8390_SDS12_13_XSG0_SR25_CFG_FIB2G_TXCFG_NP_P1_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR24_CFG_FIB2G_TXCFG_NP_P0_OFFSET                                              (1632)
  #define RTL8390_SDS12_13_XSG0_SR24_CFG_FIB2G_TXCFG_NP_P0_MASK                                                (0xFFFF << RTL8390_SDS12_13_XSG0_SR24_CFG_FIB2G_TXCFG_NP_P0_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR27_CFG_DBG_OUT_ECO1_OFFSET                                                   (1616)
  #define RTL8390_SDS12_13_XSG0_SR27_CFG_DBG_OUT_ECO1_MASK                                                     (0xFFFF << RTL8390_SDS12_13_XSG0_SR27_CFG_DBG_OUT_ECO1_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR26_IP_VERSION_OFFSET                                                         (1608)
  #define RTL8390_SDS12_13_XSG0_SR26_IP_VERSION_MASK                                                           (0xFF << RTL8390_SDS12_13_XSG0_SR26_IP_VERSION_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR26_SDS_MODE_OFFSET                                                           (1600)
  #define RTL8390_SDS12_13_XSG0_SR26_SDS_MODE_MASK                                                             (0xFF << RTL8390_SDS12_13_XSG0_SR26_SDS_MODE_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR29_CFG_SDS_DBG_OUT_0_OFFSET                                                  (1584)
  #define RTL8390_SDS12_13_XSG0_SR29_CFG_SDS_DBG_OUT_0_MASK                                                    (0xFFFF << RTL8390_SDS12_13_XSG0_SR29_CFG_SDS_DBG_OUT_0_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR28_CFG_PHY_GO_C2_COND_SPC_OFFSET                                             (1583)
  #define RTL8390_SDS12_13_XSG0_SR28_CFG_PHY_GO_C2_COND_SPC_MASK                                               (0x1 << RTL8390_SDS12_13_XSG0_SR28_CFG_PHY_GO_C2_COND_SPC_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR28_CFG_ERRMSK_NOSIG_OFFSET                                                   (1582)
  #define RTL8390_SDS12_13_XSG0_SR28_CFG_ERRMSK_NOSIG_MASK                                                     (0x1 << RTL8390_SDS12_13_XSG0_SR28_CFG_ERRMSK_NOSIG_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR28_RM_LPK_EVEN_BITS_OFFSET                                                   (1581)
  #define RTL8390_SDS12_13_XSG0_SR28_RM_LPK_EVEN_BITS_MASK                                                     (0x1 << RTL8390_SDS12_13_XSG0_SR28_RM_LPK_EVEN_BITS_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR28_CFG_QSGMII_PARITY_CHK_OFFSET                                              (1580)
  #define RTL8390_SDS12_13_XSG0_SR28_CFG_QSGMII_PARITY_CHK_MASK                                                (0x1 << RTL8390_SDS12_13_XSG0_SR28_CFG_QSGMII_PARITY_CHK_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR28_CFG_DBG_S0_OFFSET                                                         (1579)
  #define RTL8390_SDS12_13_XSG0_SR28_CFG_DBG_S0_MASK                                                           (0x1 << RTL8390_SDS12_13_XSG0_SR28_CFG_DBG_S0_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR28_CFG_SDS_DBG_EN_OFFSET                                                     (1578)
  #define RTL8390_SDS12_13_XSG0_SR28_CFG_SDS_DBG_EN_MASK                                                       (0x1 << RTL8390_SDS12_13_XSG0_SR28_CFG_SDS_DBG_EN_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR28_CFG_SDS_DBG_SEL_OFFSET                                                    (1568)
  #define RTL8390_SDS12_13_XSG0_SR28_CFG_SDS_DBG_SEL_MASK                                                      (0x3FF << RTL8390_SDS12_13_XSG0_SR28_CFG_SDS_DBG_SEL_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SR30_CFG_SDS_DBG_OUT_1_OFFSET                                                  (1536)
  #define RTL8390_SDS12_13_XSG0_SR30_CFG_SDS_DBG_OUT_1_MASK                                                    (0xFFFF << RTL8390_SDS12_13_XSG0_SR30_CFG_SDS_DBG_OUT_1_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SRE1_ANA_RG1X_OFFSET                                                           (1520)
  #define RTL8390_SDS12_13_XSG0_SRE1_ANA_RG1X_MASK                                                             (0xFFFF << RTL8390_SDS12_13_XSG0_SRE1_ANA_RG1X_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SRE0_ANA_RG0X_OFFSET                                                           (1504)
  #define RTL8390_SDS12_13_XSG0_SRE0_ANA_RG0X_MASK                                                             (0xFFFF << RTL8390_SDS12_13_XSG0_SRE0_ANA_RG0X_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SRE3_ANA_RG3X_OFFSET                                                           (1488)
  #define RTL8390_SDS12_13_XSG0_SRE3_ANA_RG3X_MASK                                                             (0xFFFF << RTL8390_SDS12_13_XSG0_SRE3_ANA_RG3X_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SRE2_ANA_RG2X_OFFSET                                                           (1472)
  #define RTL8390_SDS12_13_XSG0_SRE2_ANA_RG2X_MASK                                                             (0xFFFF << RTL8390_SDS12_13_XSG0_SRE2_ANA_RG2X_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SRE5_ANA_RG5X_OFFSET                                                           (1456)
  #define RTL8390_SDS12_13_XSG0_SRE5_ANA_RG5X_MASK                                                             (0xFFFF << RTL8390_SDS12_13_XSG0_SRE5_ANA_RG5X_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SRE4_ANA_RG4X_OFFSET                                                           (1440)
  #define RTL8390_SDS12_13_XSG0_SRE4_ANA_RG4X_MASK                                                             (0xFFFF << RTL8390_SDS12_13_XSG0_SRE4_ANA_RG4X_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SRE7_ANA_RG7X_OFFSET                                                           (1424)
  #define RTL8390_SDS12_13_XSG0_SRE7_ANA_RG7X_MASK                                                             (0xFFFF << RTL8390_SDS12_13_XSG0_SRE7_ANA_RG7X_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SRE6_ANA_RG6X_OFFSET                                                           (1408)
  #define RTL8390_SDS12_13_XSG0_SRE6_ANA_RG6X_MASK                                                             (0xFFFF << RTL8390_SDS12_13_XSG0_SRE6_ANA_RG6X_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SRE9_ANA_RG9X_OFFSET                                                           (1392)
  #define RTL8390_SDS12_13_XSG0_SRE9_ANA_RG9X_MASK                                                             (0xFFFF << RTL8390_SDS12_13_XSG0_SRE9_ANA_RG9X_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SRE8_ANA_RG8X_OFFSET                                                           (1376)
  #define RTL8390_SDS12_13_XSG0_SRE8_ANA_RG8X_MASK                                                             (0xFFFF << RTL8390_SDS12_13_XSG0_SRE8_ANA_RG8X_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SRE11_ANA_RG11X_OFFSET                                                         (1360)
  #define RTL8390_SDS12_13_XSG0_SRE11_ANA_RG11X_MASK                                                           (0xFFFF << RTL8390_SDS12_13_XSG0_SRE11_ANA_RG11X_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SRE10_ANA_RG10X_OFFSET                                                         (1344)
  #define RTL8390_SDS12_13_XSG0_SRE10_ANA_RG10X_MASK                                                           (0xFFFF << RTL8390_SDS12_13_XSG0_SRE10_ANA_RG10X_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SRE13_CFG_NEG_GTXC_OFFSET                                                      (1343)
  #define RTL8390_SDS12_13_XSG0_SRE13_CFG_NEG_GTXC_MASK                                                        (0x1 << RTL8390_SDS12_13_XSG0_SRE13_CFG_NEG_GTXC_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SRE13_CFG_LP_CNT_2_OFFSET                                                      (1339)
  #define RTL8390_SDS12_13_XSG0_SRE13_CFG_LP_CNT_2_MASK                                                        (0xF << RTL8390_SDS12_13_XSG0_SRE13_CFG_LP_CNT_2_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SRE13_CFG_EPON_SYNC_SM_OFFSET                                                  (1338)
  #define RTL8390_SDS12_13_XSG0_SRE13_CFG_EPON_SYNC_SM_MASK                                                    (0x1 << RTL8390_SDS12_13_XSG0_SRE13_CFG_EPON_SYNC_SM_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SRE13_CFG_DY_OFFSET                                                            (1328)
  #define RTL8390_SDS12_13_XSG0_SRE13_CFG_DY_MASK                                                              (0x3FF << RTL8390_SDS12_13_XSG0_SRE13_CFG_DY_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SRE12_ANA_RG12X_OFFSET                                                         (1315)
  #define RTL8390_SDS12_13_XSG0_SRE12_ANA_RG12X_MASK                                                           (0x1FFF << RTL8390_SDS12_13_XSG0_SRE12_ANA_RG12X_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SRE12_CFG_IPG_CNT_OFFSET                                                       (1312)
  #define RTL8390_SDS12_13_XSG0_SRE12_CFG_IPG_CNT_MASK                                                         (0x7 << RTL8390_SDS12_13_XSG0_SRE12_CFG_IPG_CNT_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SRE15_ANA_RG15X_OFFSET                                                         (1311)
  #define RTL8390_SDS12_13_XSG0_SRE15_ANA_RG15X_MASK                                                           (0x1 << RTL8390_SDS12_13_XSG0_SRE15_ANA_RG15X_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SRE15_CFG_LP_CNT_1_OFFSET                                                      (1307)
  #define RTL8390_SDS12_13_XSG0_SRE15_CFG_LP_CNT_1_MASK                                                        (0xF << RTL8390_SDS12_13_XSG0_SRE15_CFG_LP_CNT_1_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SRE15_CFG_EPON_OFFSET                                                          (1306)
  #define RTL8390_SDS12_13_XSG0_SRE15_CFG_EPON_MASK                                                            (0x1 << RTL8390_SDS12_13_XSG0_SRE15_CFG_EPON_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SRE15_CFG_DX_OFFSET                                                            (1296)
  #define RTL8390_SDS12_13_XSG0_SRE15_CFG_DX_MASK                                                              (0x3FF << RTL8390_SDS12_13_XSG0_SRE15_CFG_DX_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SRE14_ANA_RG14X_OFFSET                                                         (1280)
  #define RTL8390_SDS12_13_XSG0_SRE14_ANA_RG14X_MASK                                                           (0xFFFF << RTL8390_SDS12_13_XSG0_SRE14_ANA_RG14X_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SRE16_CFG_DY_8B_OFFSET                                                         (1256)
  #define RTL8390_SDS12_13_XSG0_SRE16_CFG_DY_8B_MASK                                                           (0xFF << RTL8390_SDS12_13_XSG0_SRE16_CFG_DY_8B_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SRE16_CFG_DX_8B_OFFSET                                                         (1248)
  #define RTL8390_SDS12_13_XSG0_SRE16_CFG_DX_8B_MASK                                                           (0xFF << RTL8390_SDS12_13_XSG0_SRE16_CFG_DX_8B_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SRE25_ALL_SYMBOLERR_CNT_OFFSET                                                 (1144)
  #define RTL8390_SDS12_13_XSG0_SRE25_ALL_SYMBOLERR_CNT_MASK                                                   (0xFF << RTL8390_SDS12_13_XSG0_SRE25_ALL_SYMBOLERR_CNT_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SRE25_MUX_SYMBOLERR_CNT_OFFSET                                                 (1136)
  #define RTL8390_SDS12_13_XSG0_SRE25_MUX_SYMBOLERR_CNT_MASK                                                   (0xFF << RTL8390_SDS12_13_XSG0_SRE25_MUX_SYMBOLERR_CNT_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SRE24_CFG_SD_H_OFFSET                                                          (1135)
  #define RTL8390_SDS12_13_XSG0_SRE24_CFG_SD_H_MASK                                                            (0x1 << RTL8390_SDS12_13_XSG0_SRE24_CFG_SD_H_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SRE24_CFG_RG24X14_OFFSET                                                       (1134)
  #define RTL8390_SDS12_13_XSG0_SRE24_CFG_RG24X14_MASK                                                         (0x1 << RTL8390_SDS12_13_XSG0_SRE24_CFG_RG24X14_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SRE24_CFG_HYSDET_OFFSET                                                        (1130)
  #define RTL8390_SDS12_13_XSG0_SRE24_CFG_HYSDET_MASK                                                          (0xF << RTL8390_SDS12_13_XSG0_SRE24_CFG_HYSDET_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SRE24_CFG_D2A_LPK_OFFSET                                                       (1129)
  #define RTL8390_SDS12_13_XSG0_SRE24_CFG_D2A_LPK_MASK                                                         (0x1 << RTL8390_SDS12_13_XSG0_SRE24_CFG_D2A_LPK_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SRE24_CFG_HAM_PTR_OFFSET                                                       (1128)
  #define RTL8390_SDS12_13_XSG0_SRE24_CFG_HAM_PTR_MASK                                                         (0x1 << RTL8390_SDS12_13_XSG0_SRE24_CFG_HAM_PTR_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SRE24_CFG_ENTX_OFFSET                                                          (1127)
  #define RTL8390_SDS12_13_XSG0_SRE24_CFG_ENTX_MASK                                                            (0x1 << RTL8390_SDS12_13_XSG0_SRE24_CFG_ENTX_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SRE24_CFG_CMALI_SIG_OFFSET                                                     (1126)
  #define RTL8390_SDS12_13_XSG0_SRE24_CFG_CMALI_SIG_MASK                                                       (0x1 << RTL8390_SDS12_13_XSG0_SRE24_CFG_CMALI_SIG_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SRE24_CFG_TMR_ALI_OFFSET                                                       (1123)
  #define RTL8390_SDS12_13_XSG0_SRE24_CFG_TMR_ALI_MASK                                                         (0x7 << RTL8390_SDS12_13_XSG0_SRE24_CFG_TMR_ALI_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SRE24_CFG_SYMBOLERR_CNT_OFFSET                                                 (1120)
  #define RTL8390_SDS12_13_XSG0_SRE24_CFG_SYMBOLERR_CNT_MASK                                                   (0x7 << RTL8390_SDS12_13_XSG0_SRE24_CFG_SYMBOLERR_CNT_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SRE27_CFG_DBG_STATUS_ECO_0_OFFSET                                              (1104)
  #define RTL8390_SDS12_13_XSG0_SRE27_CFG_DBG_STATUS_ECO_0_MASK                                                (0xFFFF << RTL8390_SDS12_13_XSG0_SRE27_CFG_DBG_STATUS_ECO_0_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SRE26_P3LNKDOWNCNT_OFFSET                                                      (1100)
  #define RTL8390_SDS12_13_XSG0_SRE26_P3LNKDOWNCNT_MASK                                                        (0xF << RTL8390_SDS12_13_XSG0_SRE26_P3LNKDOWNCNT_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SRE26_P2LNKDOWNCNT_OFFSET                                                      (1096)
  #define RTL8390_SDS12_13_XSG0_SRE26_P2LNKDOWNCNT_MASK                                                        (0xF << RTL8390_SDS12_13_XSG0_SRE26_P2LNKDOWNCNT_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SRE26_P1LNKDOWNCNT_OFFSET                                                      (1092)
  #define RTL8390_SDS12_13_XSG0_SRE26_P1LNKDOWNCNT_MASK                                                        (0xF << RTL8390_SDS12_13_XSG0_SRE26_P1LNKDOWNCNT_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SRE26_P0LNKDOWNCNT_OFFSET                                                      (1088)
  #define RTL8390_SDS12_13_XSG0_SRE26_P0LNKDOWNCNT_MASK                                                        (0xF << RTL8390_SDS12_13_XSG0_SRE26_P0LNKDOWNCNT_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SRE29_CFG_DBG_STATUS_ECO_2_OFFSET                                              (1081)
  #define RTL8390_SDS12_13_XSG0_SRE29_CFG_DBG_STATUS_ECO_2_MASK                                                (0x7F << RTL8390_SDS12_13_XSG0_SRE29_CFG_DBG_STATUS_ECO_2_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SRE29_SIGNOK_LAT_OFFSET                                                        (1080)
  #define RTL8390_SDS12_13_XSG0_SRE29_SIGNOK_LAT_MASK                                                          (0x1 << RTL8390_SDS12_13_XSG0_SRE29_SIGNOK_LAT_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SRE29_LINKOK_LAT_OFFSET                                                        (1076)
  #define RTL8390_SDS12_13_XSG0_SRE29_LINKOK_LAT_MASK                                                          (0xF << RTL8390_SDS12_13_XSG0_SRE29_LINKOK_LAT_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SRE29_SYNCOK_LAT_OFFSET                                                        (1072)
  #define RTL8390_SDS12_13_XSG0_SRE29_SYNCOK_LAT_MASK                                                          (0xF << RTL8390_SDS12_13_XSG0_SRE29_SYNCOK_LAT_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SRE28_CFG_DBG_STATUS_ECO_1_OFFSET                                              (1056)
  #define RTL8390_SDS12_13_XSG0_SRE28_CFG_DBG_STATUS_ECO_1_MASK                                                (0xFFFF << RTL8390_SDS12_13_XSG0_SRE28_CFG_DBG_STATUS_ECO_1_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SRE30_CFG_DBG_STATUS_ECO_3_OFFSET                                              (1033)
  #define RTL8390_SDS12_13_XSG0_SRE30_CFG_DBG_STATUS_ECO_3_MASK                                                (0x7F << RTL8390_SDS12_13_XSG0_SRE30_CFG_DBG_STATUS_ECO_3_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SRE30_SIGNOKSTAT_OFFSET                                                        (1032)
  #define RTL8390_SDS12_13_XSG0_SRE30_SIGNOKSTAT_MASK                                                          (0x1 << RTL8390_SDS12_13_XSG0_SRE30_SIGNOKSTAT_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SRE30_LINKOKSTAT_OFFSET                                                        (1028)
  #define RTL8390_SDS12_13_XSG0_SRE30_LINKOKSTAT_MASK                                                          (0xF << RTL8390_SDS12_13_XSG0_SRE30_LINKOKSTAT_OFFSET)
  #define RTL8390_SDS12_13_XSG0_SRE30_SYNCOKSTAT_OFFSET                                                        (1024)
  #define RTL8390_SDS12_13_XSG0_SRE30_SYNCOKSTAT_MASK                                                          (0xF << RTL8390_SDS12_13_XSG0_SRE30_SYNCOKSTAT_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FR1_CAPBILITY_OFFSET                                                           (1014)
  #define RTL8390_SDS12_13_XSG0_FR1_CAPBILITY_MASK                                                             (0x3FF << RTL8390_SDS12_13_XSG0_FR1_CAPBILITY_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FR1_AN_COMPLETE_OFFSET                                                         (1013)
  #define RTL8390_SDS12_13_XSG0_FR1_AN_COMPLETE_MASK                                                           (0x1 << RTL8390_SDS12_13_XSG0_FR1_AN_COMPLETE_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FR1_R_FAULT_OFFSET                                                             (1012)
  #define RTL8390_SDS12_13_XSG0_FR1_R_FAULT_MASK                                                               (0x1 << RTL8390_SDS12_13_XSG0_FR1_R_FAULT_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FR1_NWAY_ABILITY_OFFSET                                                        (1011)
  #define RTL8390_SDS12_13_XSG0_FR1_NWAY_ABILITY_MASK                                                          (0x1 << RTL8390_SDS12_13_XSG0_FR1_NWAY_ABILITY_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FR1_LINK_STATUS_OFFSET                                                         (1010)
  #define RTL8390_SDS12_13_XSG0_FR1_LINK_STATUS_MASK                                                           (0x1 << RTL8390_SDS12_13_XSG0_FR1_LINK_STATUS_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FR1_JABBER_DETECT_OFFSET                                                       (1009)
  #define RTL8390_SDS12_13_XSG0_FR1_JABBER_DETECT_MASK                                                         (0x1 << RTL8390_SDS12_13_XSG0_FR1_JABBER_DETECT_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FR1_EXTENDED_CAPBILITY_OFFSET                                                  (1008)
  #define RTL8390_SDS12_13_XSG0_FR1_EXTENDED_CAPBILITY_MASK                                                    (0x1 << RTL8390_SDS12_13_XSG0_FR1_EXTENDED_CAPBILITY_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FR0_CFG_FIB_RST_OFFSET                                                         (1007)
  #define RTL8390_SDS12_13_XSG0_FR0_CFG_FIB_RST_MASK                                                           (0x1 << RTL8390_SDS12_13_XSG0_FR0_CFG_FIB_RST_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FR0_CFG_FIB_LPK_OFFSET                                                         (1006)
  #define RTL8390_SDS12_13_XSG0_FR0_CFG_FIB_LPK_MASK                                                           (0x1 << RTL8390_SDS12_13_XSG0_FR0_CFG_FIB_LPK_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FR0_CFG_FIB_SPD_RD_00_OFFSET                                                   (1005)
  #define RTL8390_SDS12_13_XSG0_FR0_CFG_FIB_SPD_RD_00_MASK                                                     (0x1 << RTL8390_SDS12_13_XSG0_FR0_CFG_FIB_SPD_RD_00_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FR0_CFG_FIB_ANEN_OFFSET                                                        (1004)
  #define RTL8390_SDS12_13_XSG0_FR0_CFG_FIB_ANEN_MASK                                                          (0x1 << RTL8390_SDS12_13_XSG0_FR0_CFG_FIB_ANEN_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FR0_CFG_FIB_PDOWN_OFFSET                                                       (1003)
  #define RTL8390_SDS12_13_XSG0_FR0_CFG_FIB_PDOWN_MASK                                                         (0x1 << RTL8390_SDS12_13_XSG0_FR0_CFG_FIB_PDOWN_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FR0_CFG_FIB_ISO_OFFSET                                                         (1002)
  #define RTL8390_SDS12_13_XSG0_FR0_CFG_FIB_ISO_MASK                                                           (0x1 << RTL8390_SDS12_13_XSG0_FR0_CFG_FIB_ISO_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FR0_CFG_FIB_RESTART_OFFSET                                                     (1001)
  #define RTL8390_SDS12_13_XSG0_FR0_CFG_FIB_RESTART_MASK                                                       (0x1 << RTL8390_SDS12_13_XSG0_FR0_CFG_FIB_RESTART_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FR0_CFG_FIB_FULLDUP_OFFSET                                                     (1000)
  #define RTL8390_SDS12_13_XSG0_FR0_CFG_FIB_FULLDUP_MASK                                                       (0x1 << RTL8390_SDS12_13_XSG0_FR0_CFG_FIB_FULLDUP_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FR0_CFG_FIB_SPD_RD_01_OFFSET                                                   (998)
  #define RTL8390_SDS12_13_XSG0_FR0_CFG_FIB_SPD_RD_01_MASK                                                     (0x1 << RTL8390_SDS12_13_XSG0_FR0_CFG_FIB_SPD_RD_01_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FR0_CFG_FIB_FRCTX_OFFSET                                                       (997)
  #define RTL8390_SDS12_13_XSG0_FR0_CFG_FIB_FRCTX_MASK                                                         (0x1 << RTL8390_SDS12_13_XSG0_FR0_CFG_FIB_FRCTX_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FR3_REALTEK_OUI_0500_OFFSET                                                    (986)
  #define RTL8390_SDS12_13_XSG0_FR3_REALTEK_OUI_0500_MASK                                                      (0x3F << RTL8390_SDS12_13_XSG0_FR3_REALTEK_OUI_0500_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FR3_MODEL_NO_0500_OFFSET                                                       (980)
  #define RTL8390_SDS12_13_XSG0_FR3_MODEL_NO_0500_MASK                                                         (0x3F << RTL8390_SDS12_13_XSG0_FR3_MODEL_NO_0500_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FR3_REVISION_NO_0300_OFFSET                                                    (976)
  #define RTL8390_SDS12_13_XSG0_FR3_REVISION_NO_0300_MASK                                                      (0xF << RTL8390_SDS12_13_XSG0_FR3_REVISION_NO_0300_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FR2_REALTEK_OUI_2106_OFFSET                                                    (960)
  #define RTL8390_SDS12_13_XSG0_FR2_REALTEK_OUI_2106_MASK                                                      (0xFFFF << RTL8390_SDS12_13_XSG0_FR2_REALTEK_OUI_2106_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FR5_RX_CFG_REG_OFFSET                                                          (944)
  #define RTL8390_SDS12_13_XSG0_FR5_RX_CFG_REG_MASK                                                            (0xFFFF << RTL8390_SDS12_13_XSG0_FR5_RX_CFG_REG_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FR4_TX_CFG_REG_OFFSET                                                          (928)
  #define RTL8390_SDS12_13_XSG0_FR4_TX_CFG_REG_MASK                                                            (0xFFFF << RTL8390_SDS12_13_XSG0_FR4_TX_CFG_REG_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FR7_MR_NP_TX_OFFSET                                                            (912)
  #define RTL8390_SDS12_13_XSG0_FR7_MR_NP_TX_MASK                                                              (0xFFFF << RTL8390_SDS12_13_XSG0_FR7_MR_NP_TX_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FR6_FIB_NP_EN_OFFSET                                                           (898)
  #define RTL8390_SDS12_13_XSG0_FR6_FIB_NP_EN_MASK                                                             (0x1 << RTL8390_SDS12_13_XSG0_FR6_FIB_NP_EN_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FR6_RXPAGE_OFFSET                                                              (897)
  #define RTL8390_SDS12_13_XSG0_FR6_RXPAGE_MASK                                                                (0x1 << RTL8390_SDS12_13_XSG0_FR6_RXPAGE_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FR8_MR_NP_RX_OFFSET                                                            (864)
  #define RTL8390_SDS12_13_XSG0_FR8_MR_NP_RX_MASK                                                              (0xFFFF << RTL8390_SDS12_13_XSG0_FR8_MR_NP_RX_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FR13_INDR_FUNC_OFFSET                                                          (830)
  #define RTL8390_SDS12_13_XSG0_FR13_INDR_FUNC_MASK                                                            (0x3 << RTL8390_SDS12_13_XSG0_FR13_INDR_FUNC_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FR13_DUMMY_REG13_1305_OFFSET                                                   (821)
  #define RTL8390_SDS12_13_XSG0_FR13_DUMMY_REG13_1305_MASK                                                     (0x1FF << RTL8390_SDS12_13_XSG0_FR13_DUMMY_REG13_1305_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FR13_INDR_DEVAD_OFFSET                                                         (816)
  #define RTL8390_SDS12_13_XSG0_FR13_INDR_DEVAD_MASK                                                           (0x1F << RTL8390_SDS12_13_XSG0_FR13_INDR_DEVAD_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FR14_MMDRDBUS_OFFSET                                                           (768)
  #define RTL8390_SDS12_13_XSG0_FR14_MMDRDBUS_MASK                                                             (0xFFFF << RTL8390_SDS12_13_XSG0_FR14_MMDRDBUS_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FR17_ANA_RG3X_OFFSET                                                           (752)
  #define RTL8390_SDS12_13_XSG0_FR17_ANA_RG3X_MASK                                                             (0xFFFF << RTL8390_SDS12_13_XSG0_FR17_ANA_RG3X_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FR16_ANA_RG2X_OFFSET                                                           (736)
  #define RTL8390_SDS12_13_XSG0_FR16_ANA_RG2X_MASK                                                             (0xFFFF << RTL8390_SDS12_13_XSG0_FR16_ANA_RG2X_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FR19_ANA_RG5X_OFFSET                                                           (720)
  #define RTL8390_SDS12_13_XSG0_FR19_ANA_RG5X_MASK                                                             (0xFFFF << RTL8390_SDS12_13_XSG0_FR19_ANA_RG5X_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FR18_ANA_RG4X_OFFSET                                                           (704)
  #define RTL8390_SDS12_13_XSG0_FR18_ANA_RG4X_MASK                                                             (0xFFFF << RTL8390_SDS12_13_XSG0_FR18_ANA_RG4X_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FR21_ANA_RG7X_OFFSET                                                           (688)
  #define RTL8390_SDS12_13_XSG0_FR21_ANA_RG7X_MASK                                                             (0xFFFF << RTL8390_SDS12_13_XSG0_FR21_ANA_RG7X_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FR20_ANA_RG6X_OFFSET                                                           (672)
  #define RTL8390_SDS12_13_XSG0_FR20_ANA_RG6X_MASK                                                             (0xFFFF << RTL8390_SDS12_13_XSG0_FR20_ANA_RG6X_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FR23_QSGM_TXCFG_MAC_OFFSET                                                     (656)
  #define RTL8390_SDS12_13_XSG0_FR23_QSGM_TXCFG_MAC_MASK                                                       (0xFFFF << RTL8390_SDS12_13_XSG0_FR23_QSGM_TXCFG_MAC_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FR22_QSGM_TXCFG_PHY_OFFSET                                                     (640)
  #define RTL8390_SDS12_13_XSG0_FR22_QSGM_TXCFG_PHY_MASK                                                       (0xFFFF << RTL8390_SDS12_13_XSG0_FR22_QSGM_TXCFG_PHY_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FR25_ANA_RG13X_OFFSET                                                          (624)
  #define RTL8390_SDS12_13_XSG0_FR25_ANA_RG13X_MASK                                                            (0xFFFF << RTL8390_SDS12_13_XSG0_FR25_ANA_RG13X_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FR24_ANA_RG12X_OFFSET                                                          (608)
  #define RTL8390_SDS12_13_XSG0_FR24_ANA_RG12X_MASK                                                            (0xFFFF << RTL8390_SDS12_13_XSG0_FR24_ANA_RG12X_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FR27_ANA_RG15X_OFFSET                                                          (592)
  #define RTL8390_SDS12_13_XSG0_FR27_ANA_RG15X_MASK                                                            (0xFFFF << RTL8390_SDS12_13_XSG0_FR27_ANA_RG15X_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FR29_CFG_AUTO_DET_ON_OFFSET                                                    (575)
  #define RTL8390_SDS12_13_XSG0_FR29_CFG_AUTO_DET_ON_MASK                                                      (0x1 << RTL8390_SDS12_13_XSG0_FR29_CFG_AUTO_DET_ON_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FR29_CFG_TOUT_MAX_OFFSET                                                       (569)
  #define RTL8390_SDS12_13_XSG0_FR29_CFG_TOUT_MAX_MASK                                                         (0x3F << RTL8390_SDS12_13_XSG0_FR29_CFG_TOUT_MAX_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FR29_CFG_STATE_TMR_OFFSET                                                      (565)
  #define RTL8390_SDS12_13_XSG0_FR29_CFG_STATE_TMR_MASK                                                        (0xF << RTL8390_SDS12_13_XSG0_FR29_CFG_STATE_TMR_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FR29_CFG_TEST_TMR_OFFSET                                                       (560)
  #define RTL8390_SDS12_13_XSG0_FR29_CFG_TEST_TMR_MASK                                                         (0x1F << RTL8390_SDS12_13_XSG0_FR29_CFG_TEST_TMR_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FR28_CFG_CONS1_MAX_OFFSET                                                      (556)
  #define RTL8390_SDS12_13_XSG0_FR28_CFG_CONS1_MAX_MASK                                                        (0xF << RTL8390_SDS12_13_XSG0_FR28_CFG_CONS1_MAX_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FR28_CFG_CONS0_MAX_OFFSET                                                      (552)
  #define RTL8390_SDS12_13_XSG0_FR28_CFG_CONS0_MAX_MASK                                                        (0xF << RTL8390_SDS12_13_XSG0_FR28_CFG_CONS0_MAX_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FR28_CFG_CNT_MIN_OFFSET                                                        (544)
  #define RTL8390_SDS12_13_XSG0_FR28_CFG_CNT_MIN_MASK                                                          (0xFF << RTL8390_SDS12_13_XSG0_FR28_CFG_CNT_MIN_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FR30_CFG_RG30X1512_OFFSET                                                      (524)
  #define RTL8390_SDS12_13_XSG0_FR30_CFG_RG30X1512_MASK                                                        (0xF << RTL8390_SDS12_13_XSG0_FR30_CFG_RG30X1512_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FR30_CFG_STATMR_LEVEL_OFFSET                                                   (523)
  #define RTL8390_SDS12_13_XSG0_FR30_CFG_STATMR_LEVEL_MASK                                                     (0x1 << RTL8390_SDS12_13_XSG0_FR30_CFG_STATMR_LEVEL_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FR30_CFG_CNTEN_OFFSET                                                          (522)
  #define RTL8390_SDS12_13_XSG0_FR30_CFG_CNTEN_MASK                                                            (0x1 << RTL8390_SDS12_13_XSG0_FR30_CFG_CNTEN_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FR30_CFG_CONSEN_OFFSET                                                         (521)
  #define RTL8390_SDS12_13_XSG0_FR30_CFG_CONSEN_MASK                                                           (0x1 << RTL8390_SDS12_13_XSG0_FR30_CFG_CONSEN_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FR30_CFG_STATMR_EN_OFFSET                                                      (520)
  #define RTL8390_SDS12_13_XSG0_FR30_CFG_STATMR_EN_MASK                                                        (0x1 << RTL8390_SDS12_13_XSG0_FR30_CFG_STATMR_EN_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FR30_CFG_LNK_ON_TMR_OFFSET                                                     (512)
  #define RTL8390_SDS12_13_XSG0_FR30_CFG_LNK_ON_TMR_MASK                                                       (0xFF << RTL8390_SDS12_13_XSG0_FR30_CFG_LNK_ON_TMR_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FRE1_CAPBILITY_OFFSET                                                          (502)
  #define RTL8390_SDS12_13_XSG0_FRE1_CAPBILITY_MASK                                                            (0x3FF << RTL8390_SDS12_13_XSG0_FRE1_CAPBILITY_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FRE1_AN_COMPLETE_OFFSET                                                        (501)
  #define RTL8390_SDS12_13_XSG0_FRE1_AN_COMPLETE_MASK                                                          (0x1 << RTL8390_SDS12_13_XSG0_FRE1_AN_COMPLETE_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FRE1_R_FAULT_OFFSET                                                            (500)
  #define RTL8390_SDS12_13_XSG0_FRE1_R_FAULT_MASK                                                              (0x1 << RTL8390_SDS12_13_XSG0_FRE1_R_FAULT_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FRE1_NWAY_ABILITY_OFFSET                                                       (499)
  #define RTL8390_SDS12_13_XSG0_FRE1_NWAY_ABILITY_MASK                                                         (0x1 << RTL8390_SDS12_13_XSG0_FRE1_NWAY_ABILITY_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FRE1_LINK_STATUS_OFFSET                                                        (498)
  #define RTL8390_SDS12_13_XSG0_FRE1_LINK_STATUS_MASK                                                          (0x1 << RTL8390_SDS12_13_XSG0_FRE1_LINK_STATUS_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FRE1_JABBER_DETECT_OFFSET                                                      (497)
  #define RTL8390_SDS12_13_XSG0_FRE1_JABBER_DETECT_MASK                                                        (0x1 << RTL8390_SDS12_13_XSG0_FRE1_JABBER_DETECT_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FRE1_EXTENDED_CAPBILITY_OFFSET                                                 (496)
  #define RTL8390_SDS12_13_XSG0_FRE1_EXTENDED_CAPBILITY_MASK                                                   (0x1 << RTL8390_SDS12_13_XSG0_FRE1_EXTENDED_CAPBILITY_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FRE0_CFG_FIB_RST_OFFSET                                                        (495)
  #define RTL8390_SDS12_13_XSG0_FRE0_CFG_FIB_RST_MASK                                                          (0x1 << RTL8390_SDS12_13_XSG0_FRE0_CFG_FIB_RST_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FRE0_CFG_FIB_LPK_OFFSET                                                        (494)
  #define RTL8390_SDS12_13_XSG0_FRE0_CFG_FIB_LPK_MASK                                                          (0x1 << RTL8390_SDS12_13_XSG0_FRE0_CFG_FIB_LPK_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FRE0_CFG_FIB_SPD_RD_00_OFFSET                                                  (493)
  #define RTL8390_SDS12_13_XSG0_FRE0_CFG_FIB_SPD_RD_00_MASK                                                    (0x1 << RTL8390_SDS12_13_XSG0_FRE0_CFG_FIB_SPD_RD_00_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FRE0_CFG_FIB_ANEN_OFFSET                                                       (492)
  #define RTL8390_SDS12_13_XSG0_FRE0_CFG_FIB_ANEN_MASK                                                         (0x1 << RTL8390_SDS12_13_XSG0_FRE0_CFG_FIB_ANEN_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FRE0_CFG_FIB_PDOWN_OFFSET                                                      (491)
  #define RTL8390_SDS12_13_XSG0_FRE0_CFG_FIB_PDOWN_MASK                                                        (0x1 << RTL8390_SDS12_13_XSG0_FRE0_CFG_FIB_PDOWN_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FRE0_CFG_FIB_ISO_OFFSET                                                        (490)
  #define RTL8390_SDS12_13_XSG0_FRE0_CFG_FIB_ISO_MASK                                                          (0x1 << RTL8390_SDS12_13_XSG0_FRE0_CFG_FIB_ISO_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FRE0_CFG_FIB_RESTART_OFFSET                                                    (489)
  #define RTL8390_SDS12_13_XSG0_FRE0_CFG_FIB_RESTART_MASK                                                      (0x1 << RTL8390_SDS12_13_XSG0_FRE0_CFG_FIB_RESTART_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FRE0_CFG_FIB_FULLDUP_OFFSET                                                    (488)
  #define RTL8390_SDS12_13_XSG0_FRE0_CFG_FIB_FULLDUP_MASK                                                      (0x1 << RTL8390_SDS12_13_XSG0_FRE0_CFG_FIB_FULLDUP_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FRE0_CFG_FIB_SPD_RD_01_OFFSET                                                  (486)
  #define RTL8390_SDS12_13_XSG0_FRE0_CFG_FIB_SPD_RD_01_MASK                                                    (0x1 << RTL8390_SDS12_13_XSG0_FRE0_CFG_FIB_SPD_RD_01_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FRE0_CFG_FIB_FRCTX_OFFSET                                                      (485)
  #define RTL8390_SDS12_13_XSG0_FRE0_CFG_FIB_FRCTX_MASK                                                        (0x1 << RTL8390_SDS12_13_XSG0_FRE0_CFG_FIB_FRCTX_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FRE3_REALTEK_OUI_0500_OFFSET                                                   (474)
  #define RTL8390_SDS12_13_XSG0_FRE3_REALTEK_OUI_0500_MASK                                                     (0x3F << RTL8390_SDS12_13_XSG0_FRE3_REALTEK_OUI_0500_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FRE3_MODEL_NO_0500_OFFSET                                                      (468)
  #define RTL8390_SDS12_13_XSG0_FRE3_MODEL_NO_0500_MASK                                                        (0x3F << RTL8390_SDS12_13_XSG0_FRE3_MODEL_NO_0500_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FRE3_REVISION_NO_0300_OFFSET                                                   (464)
  #define RTL8390_SDS12_13_XSG0_FRE3_REVISION_NO_0300_MASK                                                     (0xF << RTL8390_SDS12_13_XSG0_FRE3_REVISION_NO_0300_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FRE2_REALTEK_OUI_2106_OFFSET                                                   (448)
  #define RTL8390_SDS12_13_XSG0_FRE2_REALTEK_OUI_2106_MASK                                                     (0xFFFF << RTL8390_SDS12_13_XSG0_FRE2_REALTEK_OUI_2106_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FRE5_RX_CFG_REG_OFFSET                                                         (432)
  #define RTL8390_SDS12_13_XSG0_FRE5_RX_CFG_REG_MASK                                                           (0xFFFF << RTL8390_SDS12_13_XSG0_FRE5_RX_CFG_REG_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FRE4_TX_CFG_REG_OFFSET                                                         (416)
  #define RTL8390_SDS12_13_XSG0_FRE4_TX_CFG_REG_MASK                                                           (0xFFFF << RTL8390_SDS12_13_XSG0_FRE4_TX_CFG_REG_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FRE7_MR_NP_TX_OFFSET                                                           (400)
  #define RTL8390_SDS12_13_XSG0_FRE7_MR_NP_TX_MASK                                                             (0xFFFF << RTL8390_SDS12_13_XSG0_FRE7_MR_NP_TX_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FRE6_FIB_NP_EN_OFFSET                                                          (386)
  #define RTL8390_SDS12_13_XSG0_FRE6_FIB_NP_EN_MASK                                                            (0x1 << RTL8390_SDS12_13_XSG0_FRE6_FIB_NP_EN_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FRE6_RXPAGE_OFFSET                                                             (385)
  #define RTL8390_SDS12_13_XSG0_FRE6_RXPAGE_MASK                                                               (0x1 << RTL8390_SDS12_13_XSG0_FRE6_RXPAGE_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FRE8_MR_NP_RX_OFFSET                                                           (352)
  #define RTL8390_SDS12_13_XSG0_FRE8_MR_NP_RX_MASK                                                             (0xFFFF << RTL8390_SDS12_13_XSG0_FRE8_MR_NP_RX_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FRE13_INDR_FUNC_OFFSET                                                         (318)
  #define RTL8390_SDS12_13_XSG0_FRE13_INDR_FUNC_MASK                                                           (0x3 << RTL8390_SDS12_13_XSG0_FRE13_INDR_FUNC_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FRE13_DUMMY_REG13_1305_OFFSET                                                  (309)
  #define RTL8390_SDS12_13_XSG0_FRE13_DUMMY_REG13_1305_MASK                                                    (0x1FF << RTL8390_SDS12_13_XSG0_FRE13_DUMMY_REG13_1305_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FRE13_INDR_DEVAD_OFFSET                                                        (304)
  #define RTL8390_SDS12_13_XSG0_FRE13_INDR_DEVAD_MASK                                                          (0x1F << RTL8390_SDS12_13_XSG0_FRE13_INDR_DEVAD_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FRE14_MMDRDBUS_OFFSET                                                          (256)
  #define RTL8390_SDS12_13_XSG0_FRE14_MMDRDBUS_MASK                                                            (0xFFFF << RTL8390_SDS12_13_XSG0_FRE14_MMDRDBUS_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FRE17_DUMMY_REG17_1505_OFFSET                                                  (245)
  #define RTL8390_SDS12_13_XSG0_FRE17_DUMMY_REG17_1505_MASK                                                    (0x7FF << RTL8390_SDS12_13_XSG0_FRE17_DUMMY_REG17_1505_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FRE17_EEE_RSG_FIB100_OFFSET                                                    (244)
  #define RTL8390_SDS12_13_XSG0_FRE17_EEE_RSG_FIB100_MASK                                                      (0x1 << RTL8390_SDS12_13_XSG0_FRE17_EEE_RSG_FIB100_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FRE17_EEE_STD_FIB100_OFFSET                                                    (243)
  #define RTL8390_SDS12_13_XSG0_FRE17_EEE_STD_FIB100_MASK                                                      (0x1 << RTL8390_SDS12_13_XSG0_FRE17_EEE_STD_FIB100_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FRE17_C1_PWRSAV_EN_FIB100_OFFSET                                               (242)
  #define RTL8390_SDS12_13_XSG0_FRE17_C1_PWRSAV_EN_FIB100_MASK                                                 (0x1 << RTL8390_SDS12_13_XSG0_FRE17_C1_PWRSAV_EN_FIB100_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FRE17_C2_PWRSAV_EN_FIB100_OFFSET                                               (241)
  #define RTL8390_SDS12_13_XSG0_FRE17_C2_PWRSAV_EN_FIB100_MASK                                                 (0x1 << RTL8390_SDS12_13_XSG0_FRE17_C2_PWRSAV_EN_FIB100_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FRE17_EEE_QUIET_FIB100_OFFSET                                                  (240)
  #define RTL8390_SDS12_13_XSG0_FRE17_EEE_QUIET_FIB100_MASK                                                    (0x1 << RTL8390_SDS12_13_XSG0_FRE17_EEE_QUIET_FIB100_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FRE16_DUMMY_REG16_15_OFFSET                                                    (239)
  #define RTL8390_SDS12_13_XSG0_FRE16_DUMMY_REG16_15_MASK                                                      (0x1 << RTL8390_SDS12_13_XSG0_FRE16_DUMMY_REG16_15_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FRE16_EEE_RSG_FIB1G_OFFSET                                                     (238)
  #define RTL8390_SDS12_13_XSG0_FRE16_EEE_RSG_FIB1G_MASK                                                       (0x1 << RTL8390_SDS12_13_XSG0_FRE16_EEE_RSG_FIB1G_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FRE16_EEE_STD_FIB1G_OFFSET                                                     (237)
  #define RTL8390_SDS12_13_XSG0_FRE16_EEE_STD_FIB1G_MASK                                                       (0x1 << RTL8390_SDS12_13_XSG0_FRE16_EEE_STD_FIB1G_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FRE16_C1_PWRSAV_EN_FIB1G_OFFSET                                                (236)
  #define RTL8390_SDS12_13_XSG0_FRE16_C1_PWRSAV_EN_FIB1G_MASK                                                  (0x1 << RTL8390_SDS12_13_XSG0_FRE16_C1_PWRSAV_EN_FIB1G_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FRE16_C2_PWRSAV_EN_FIB1G_OFFSET                                                (235)
  #define RTL8390_SDS12_13_XSG0_FRE16_C2_PWRSAV_EN_FIB1G_MASK                                                  (0x1 << RTL8390_SDS12_13_XSG0_FRE16_C2_PWRSAV_EN_FIB1G_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FRE16_EEE_QUIET_FIB1G_OFFSET                                                   (234)
  #define RTL8390_SDS12_13_XSG0_FRE16_EEE_QUIET_FIB1G_MASK                                                     (0x1 << RTL8390_SDS12_13_XSG0_FRE16_EEE_QUIET_FIB1G_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FRE16_EEE_RSG_QSGP_OFFSET                                                      (233)
  #define RTL8390_SDS12_13_XSG0_FRE16_EEE_RSG_QSGP_MASK                                                        (0x1 << RTL8390_SDS12_13_XSG0_FRE16_EEE_RSG_QSGP_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FRE16_EEE_STD_QSGP_OFFSET                                                      (232)
  #define RTL8390_SDS12_13_XSG0_FRE16_EEE_STD_QSGP_MASK                                                        (0x1 << RTL8390_SDS12_13_XSG0_FRE16_EEE_STD_QSGP_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FRE16_C1_PWRSAV_EN_QSGP_OFFSET                                                 (231)
  #define RTL8390_SDS12_13_XSG0_FRE16_C1_PWRSAV_EN_QSGP_MASK                                                   (0x1 << RTL8390_SDS12_13_XSG0_FRE16_C1_PWRSAV_EN_QSGP_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FRE16_C2_PWRSAV_EN_QSGP_OFFSET                                                 (230)
  #define RTL8390_SDS12_13_XSG0_FRE16_C2_PWRSAV_EN_QSGP_MASK                                                   (0x1 << RTL8390_SDS12_13_XSG0_FRE16_C2_PWRSAV_EN_QSGP_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FRE16_EEE_QUIET_QSGP_OFFSET                                                    (229)
  #define RTL8390_SDS12_13_XSG0_FRE16_EEE_QUIET_QSGP_MASK                                                      (0x1 << RTL8390_SDS12_13_XSG0_FRE16_EEE_QUIET_QSGP_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FRE16_EEE_RSG_RSGP_OFFSET                                                      (228)
  #define RTL8390_SDS12_13_XSG0_FRE16_EEE_RSG_RSGP_MASK                                                        (0x1 << RTL8390_SDS12_13_XSG0_FRE16_EEE_RSG_RSGP_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FRE16_EEE_STD_RSGP_OFFSET                                                      (227)
  #define RTL8390_SDS12_13_XSG0_FRE16_EEE_STD_RSGP_MASK                                                        (0x1 << RTL8390_SDS12_13_XSG0_FRE16_EEE_STD_RSGP_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FRE16_C1_PWRSAV_EN_RSGP_OFFSET                                                 (226)
  #define RTL8390_SDS12_13_XSG0_FRE16_C1_PWRSAV_EN_RSGP_MASK                                                   (0x1 << RTL8390_SDS12_13_XSG0_FRE16_C1_PWRSAV_EN_RSGP_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FRE16_C2_PWRSAV_EN_RSGP_OFFSET                                                 (225)
  #define RTL8390_SDS12_13_XSG0_FRE16_C2_PWRSAV_EN_RSGP_MASK                                                   (0x1 << RTL8390_SDS12_13_XSG0_FRE16_C2_PWRSAV_EN_RSGP_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FRE16_EEE_QUIET_RSGP_OFFSET                                                    (224)
  #define RTL8390_SDS12_13_XSG0_FRE16_EEE_QUIET_RSGP_MASK                                                      (0x1 << RTL8390_SDS12_13_XSG0_FRE16_EEE_QUIET_RSGP_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FRE19_CFG_TX_MODE_OFFSET                                                       (222)
  #define RTL8390_SDS12_13_XSG0_FRE19_CFG_TX_MODE_MASK                                                         (0x3 << RTL8390_SDS12_13_XSG0_FRE19_CFG_TX_MODE_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FRE19_DET_IDLE32_DIS_OFFSET                                                    (221)
  #define RTL8390_SDS12_13_XSG0_FRE19_DET_IDLE32_DIS_MASK                                                      (0x1 << RTL8390_SDS12_13_XSG0_FRE19_DET_IDLE32_DIS_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FRE19_DET_CG_DIS_OFFSET                                                        (220)
  #define RTL8390_SDS12_13_XSG0_FRE19_DET_CG_DIS_MASK                                                          (0x1 << RTL8390_SDS12_13_XSG0_FRE19_DET_CG_DIS_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FRE19_CFG_LINK_OK_SEL_OFFSET                                                   (219)
  #define RTL8390_SDS12_13_XSG0_FRE19_CFG_LINK_OK_SEL_MASK                                                     (0x1 << RTL8390_SDS12_13_XSG0_FRE19_CFG_LINK_OK_SEL_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FRE19_RX_TS_TIMER_OFFSET                                                       (217)
  #define RTL8390_SDS12_13_XSG0_FRE19_RX_TS_TIMER_MASK                                                         (0x3 << RTL8390_SDS12_13_XSG0_FRE19_RX_TS_TIMER_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FRE19_RX_WF_TIMER_OFFSET                                                       (214)
  #define RTL8390_SDS12_13_XSG0_FRE19_RX_WF_TIMER_MASK                                                         (0x7 << RTL8390_SDS12_13_XSG0_FRE19_RX_WF_TIMER_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FRE19_RX_TW_TIMER_OFFSET                                                       (211)
  #define RTL8390_SDS12_13_XSG0_FRE19_RX_TW_TIMER_MASK                                                         (0x7 << RTL8390_SDS12_13_XSG0_FRE19_RX_TW_TIMER_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FRE19_RX_TQ_TIMER_OFFSET                                                       (208)
  #define RTL8390_SDS12_13_XSG0_FRE19_RX_TQ_TIMER_MASK                                                         (0x7 << RTL8390_SDS12_13_XSG0_FRE19_RX_TQ_TIMER_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FRE18_DUMMY_REG18_1509_OFFSET                                                  (201)
  #define RTL8390_SDS12_13_XSG0_FRE18_DUMMY_REG18_1509_MASK                                                    (0x7F << RTL8390_SDS12_13_XSG0_FRE18_DUMMY_REG18_1509_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FRE18_TX_TR_TIMER_OFFSET                                                       (198)
  #define RTL8390_SDS12_13_XSG0_FRE18_TX_TR_TIMER_MASK                                                         (0x7 << RTL8390_SDS12_13_XSG0_FRE18_TX_TR_TIMER_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FRE18_TX_TQ_TIMER_OFFSET                                                       (195)
  #define RTL8390_SDS12_13_XSG0_FRE18_TX_TQ_TIMER_MASK                                                         (0x7 << RTL8390_SDS12_13_XSG0_FRE18_TX_TQ_TIMER_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FRE18_TX_TS_TIMER_OFFSET                                                       (192)
  #define RTL8390_SDS12_13_XSG0_FRE18_TX_TS_TIMER_MASK                                                         (0x7 << RTL8390_SDS12_13_XSG0_FRE18_TX_TS_TIMER_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FRE21_DUMMY_REG21_1513_OFFSET                                                  (189)
  #define RTL8390_SDS12_13_XSG0_FRE21_DUMMY_REG21_1513_MASK                                                    (0x7 << RTL8390_SDS12_13_XSG0_FRE21_DUMMY_REG21_1513_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FRE21_DUMMY_REG21_1204_OFFSET                                                  (180)
  #define RTL8390_SDS12_13_XSG0_FRE21_DUMMY_REG21_1204_MASK                                                    (0x1FF << RTL8390_SDS12_13_XSG0_FRE21_DUMMY_REG21_1204_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FRE21_DUMMY_REG21_0300_OFFSET                                                  (176)
  #define RTL8390_SDS12_13_XSG0_FRE21_DUMMY_REG21_0300_MASK                                                    (0xF << RTL8390_SDS12_13_XSG0_FRE21_DUMMY_REG21_0300_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FRE20_CFG_SFD_SEL_OFFSET                                                       (175)
  #define RTL8390_SDS12_13_XSG0_FRE20_CFG_SFD_SEL_MASK                                                         (0x1 << RTL8390_SDS12_13_XSG0_FRE20_CFG_SFD_SEL_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FRE20_CFG_IDLE_SEL_OFFSET                                                      (174)
  #define RTL8390_SDS12_13_XSG0_FRE20_CFG_IDLE_SEL_MASK                                                        (0x1 << RTL8390_SDS12_13_XSG0_FRE20_CFG_IDLE_SEL_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FRE20_CFG_CG_SEL_OFFSET                                                        (173)
  #define RTL8390_SDS12_13_XSG0_FRE20_CFG_CG_SEL_MASK                                                          (0x1 << RTL8390_SDS12_13_XSG0_FRE20_CFG_CG_SEL_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FRE20_CFG_IDLE32_CNT_OFFSET                                                    (168)
  #define RTL8390_SDS12_13_XSG0_FRE20_CFG_IDLE32_CNT_MASK                                                      (0x1F << RTL8390_SDS12_13_XSG0_FRE20_CFG_IDLE32_CNT_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FRE20_CFG_IDLE_CNT_OFFSET                                                      (164)
  #define RTL8390_SDS12_13_XSG0_FRE20_CFG_IDLE_CNT_MASK                                                        (0xF << RTL8390_SDS12_13_XSG0_FRE20_CFG_IDLE_CNT_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FRE20_CFG_CG_CNT_OFFSET                                                        (160)
  #define RTL8390_SDS12_13_XSG0_FRE20_CFG_CG_CNT_MASK                                                          (0xF << RTL8390_SDS12_13_XSG0_FRE20_CFG_CG_CNT_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FRE23_DUMMY_REG23_1508_OFFSET                                                  (152)
  #define RTL8390_SDS12_13_XSG0_FRE23_DUMMY_REG23_1508_MASK                                                    (0xFF << RTL8390_SDS12_13_XSG0_FRE23_DUMMY_REG23_1508_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FRE23_CFG_SILENT_PROB_SEL_OFFSET                                               (148)
  #define RTL8390_SDS12_13_XSG0_FRE23_CFG_SILENT_PROB_SEL_MASK                                                 (0xF << RTL8390_SDS12_13_XSG0_FRE23_CFG_SILENT_PROB_SEL_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FRE23_CFG_LINK_SEL_OFFSET                                                      (147)
  #define RTL8390_SDS12_13_XSG0_FRE23_CFG_LINK_SEL_MASK                                                        (0x1 << RTL8390_SDS12_13_XSG0_FRE23_CFG_LINK_SEL_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FRE23_DUMMY_REG23_0200_OFFSET                                                  (144)
  #define RTL8390_SDS12_13_XSG0_FRE23_DUMMY_REG23_0200_MASK                                                    (0x7 << RTL8390_SDS12_13_XSG0_FRE23_DUMMY_REG23_0200_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FRE22_CFG_EPON_INTEN_OFFSET                                                    (143)
  #define RTL8390_SDS12_13_XSG0_FRE22_CFG_EPON_INTEN_MASK                                                      (0x1 << RTL8390_SDS12_13_XSG0_FRE22_CFG_EPON_INTEN_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FRE22_CFG_LINK_INTEN_OFFSET                                                    (142)
  #define RTL8390_SDS12_13_XSG0_FRE22_CFG_LINK_INTEN_MASK                                                      (0x1 << RTL8390_SDS12_13_XSG0_FRE22_CFG_LINK_INTEN_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FRE22_DUMMY_REG22_1302_OFFSET                                                  (130)
  #define RTL8390_SDS12_13_XSG0_FRE22_DUMMY_REG22_1302_MASK                                                    (0xFFF << RTL8390_SDS12_13_XSG0_FRE22_DUMMY_REG22_1302_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FRE22_DET_EPON_INT_OFFSET                                                      (129)
  #define RTL8390_SDS12_13_XSG0_FRE22_DET_EPON_INT_MASK                                                        (0x1 << RTL8390_SDS12_13_XSG0_FRE22_DET_EPON_INT_OFFSET)
  #define RTL8390_SDS12_13_XSG0_FRE22_SDS_LINK_INT_OFFSET                                                      (128)
  #define RTL8390_SDS12_13_XSG0_FRE22_SDS_LINK_INT_MASK                                                        (0x1 << RTL8390_SDS12_13_XSG0_FRE22_SDS_LINK_INT_OFFSET)

#define RTL8390_SDS12_13_XSG1_ADDR                                                                             (0xB900)
  #define RTL8390_SDS12_13_XSG1_SR1_CFG_PTR_ERR_EN_OFFSET                                                      (2047)
  #define RTL8390_SDS12_13_XSG1_SR1_CFG_PTR_ERR_EN_MASK                                                        (0x1 << RTL8390_SDS12_13_XSG1_SR1_CFG_PTR_ERR_EN_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR1_CFG_AUTO_10BIT_OFFSET                                                      (2046)
  #define RTL8390_SDS12_13_XSG1_SR1_CFG_AUTO_10BIT_MASK                                                        (0x1 << RTL8390_SDS12_13_XSG1_SR1_CFG_AUTO_10BIT_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR1_CFG_FULL_ACK2_OFFSET                                                       (2045)
  #define RTL8390_SDS12_13_XSG1_SR1_CFG_FULL_ACK2_MASK                                                         (0x1 << RTL8390_SDS12_13_XSG1_SR1_CFG_FULL_ACK2_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR1_CFG_NXP_EN_OFFSET                                                          (2044)
  #define RTL8390_SDS12_13_XSG1_SR1_CFG_NXP_EN_MASK                                                            (0x1 << RTL8390_SDS12_13_XSG1_SR1_CFG_NXP_EN_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR1_SDS_FRC_RX_OFFSET                                                          (2040)
  #define RTL8390_SDS12_13_XSG1_SR1_SDS_FRC_RX_MASK                                                            (0xF << RTL8390_SDS12_13_XSG1_SR1_SDS_FRC_RX_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR1_CFG_HSG_RTIG_OFFSET                                                        (2039)
  #define RTL8390_SDS12_13_XSG1_SR1_CFG_HSG_RTIG_MASK                                                          (0x1 << RTL8390_SDS12_13_XSG1_SR1_CFG_HSG_RTIG_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR1_CFG_XSG_OFFSET                                                             (2038)
  #define RTL8390_SDS12_13_XSG1_SR1_CFG_XSG_MASK                                                               (0x1 << RTL8390_SDS12_13_XSG1_SR1_CFG_XSG_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR1_CFG_RG1X54_OFFSET                                                          (2036)
  #define RTL8390_SDS12_13_XSG1_SR1_CFG_RG1X54_MASK                                                            (0x3 << RTL8390_SDS12_13_XSG1_SR1_CFG_RG1X54_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR1_SDS_FRC_TX_OFFSET                                                          (2032)
  #define RTL8390_SDS12_13_XSG1_SR1_SDS_FRC_TX_MASK                                                            (0xF << RTL8390_SDS12_13_XSG1_SR1_SDS_FRC_TX_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR0_DIS_RENWAY_OFFSET                                                          (2031)
  #define RTL8390_SDS12_13_XSG1_SR0_DIS_RENWAY_MASK                                                            (0x1 << RTL8390_SDS12_13_XSG1_SR0_DIS_RENWAY_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR0_BYP_8B10B_OFFSET                                                           (2030)
  #define RTL8390_SDS12_13_XSG1_SR0_BYP_8B10B_MASK                                                             (0x1 << RTL8390_SDS12_13_XSG1_SR0_BYP_8B10B_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR0_CDET_OFFSET                                                                (2028)
  #define RTL8390_SDS12_13_XSG1_SR0_CDET_MASK                                                                  (0x3 << RTL8390_SDS12_13_XSG1_SR0_CDET_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR0_DIS_TMR_CMA_OFFSET                                                         (2027)
  #define RTL8390_SDS12_13_XSG1_SR0_DIS_TMR_CMA_MASK                                                           (0x1 << RTL8390_SDS12_13_XSG1_SR0_DIS_TMR_CMA_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR0_DIS_APX_OFFSET                                                             (2026)
  #define RTL8390_SDS12_13_XSG1_SR0_DIS_APX_MASK                                                               (0x1 << RTL8390_SDS12_13_XSG1_SR0_DIS_APX_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR0_INV_HSI_OFFSET                                                             (2025)
  #define RTL8390_SDS12_13_XSG1_SR0_INV_HSI_MASK                                                               (0x1 << RTL8390_SDS12_13_XSG1_SR0_INV_HSI_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR0_INV_HSO_OFFSET                                                             (2024)
  #define RTL8390_SDS12_13_XSG1_SR0_INV_HSO_MASK                                                               (0x1 << RTL8390_SDS12_13_XSG1_SR0_INV_HSO_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR0_SDS_SDET_DEG_OFFSET                                                        (2022)
  #define RTL8390_SDS12_13_XSG1_SR0_SDS_SDET_DEG_MASK                                                          (0x3 << RTL8390_SDS12_13_XSG1_SR0_SDS_SDET_DEG_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR0_CODEC_LPK_OFFSET                                                           (2021)
  #define RTL8390_SDS12_13_XSG1_SR0_CODEC_LPK_MASK                                                             (0x1 << RTL8390_SDS12_13_XSG1_SR0_CODEC_LPK_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR0_AFE_LPK_OFFSET                                                             (2020)
  #define RTL8390_SDS12_13_XSG1_SR0_AFE_LPK_MASK                                                               (0x1 << RTL8390_SDS12_13_XSG1_SR0_AFE_LPK_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR0_REMOTE_LPK_OFFSET                                                          (2019)
  #define RTL8390_SDS12_13_XSG1_SR0_REMOTE_LPK_MASK                                                            (0x1 << RTL8390_SDS12_13_XSG1_SR0_REMOTE_LPK_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR0_SDS_TX_DOWN_OFFSET                                                         (2018)
  #define RTL8390_SDS12_13_XSG1_SR0_SDS_TX_DOWN_MASK                                                           (0x1 << RTL8390_SDS12_13_XSG1_SR0_SDS_TX_DOWN_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR0_SDS_EN_RX_OFFSET                                                           (2017)
  #define RTL8390_SDS12_13_XSG1_SR0_SDS_EN_RX_MASK                                                             (0x1 << RTL8390_SDS12_13_XSG1_SR0_SDS_EN_RX_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR0_SDS_EN_TX_OFFSET                                                           (2016)
  #define RTL8390_SDS12_13_XSG1_SR0_SDS_EN_TX_MASK                                                             (0x1 << RTL8390_SDS12_13_XSG1_SR0_SDS_EN_TX_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR3_WR_SOFT_RSTB_OFFSET                                                        (2015)
  #define RTL8390_SDS12_13_XSG1_SR3_WR_SOFT_RSTB_MASK                                                          (0x1 << RTL8390_SDS12_13_XSG1_SR3_WR_SOFT_RSTB_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR3_USE_25M_CLK_OFFSET                                                         (2014)
  #define RTL8390_SDS12_13_XSG1_SR3_USE_25M_CLK_MASK                                                           (0x1 << RTL8390_SDS12_13_XSG1_SR3_USE_25M_CLK_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR3_MARK_CARR_EXT_OFFSET                                                       (2013)
  #define RTL8390_SDS12_13_XSG1_SR3_MARK_CARR_EXT_MASK                                                         (0x1 << RTL8390_SDS12_13_XSG1_SR3_MARK_CARR_EXT_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR3_SEL_DEG_OFFSET                                                             (2012)
  #define RTL8390_SDS12_13_XSG1_SR3_SEL_DEG_MASK                                                               (0x1 << RTL8390_SDS12_13_XSG1_SR3_SEL_DEG_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR3_REG_CALIB_OK_CNT_OFFSET                                                    (2008)
  #define RTL8390_SDS12_13_XSG1_SR3_REG_CALIB_OK_CNT_MASK                                                      (0xF << RTL8390_SDS12_13_XSG1_SR3_REG_CALIB_OK_CNT_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR3_EXT_PWR_CTL_OFFSET                                                         (2007)
  #define RTL8390_SDS12_13_XSG1_SR3_EXT_PWR_CTL_MASK                                                           (0x1 << RTL8390_SDS12_13_XSG1_SR3_EXT_PWR_CTL_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR3_SOFT_RST_OFFSET                                                            (2006)
  #define RTL8390_SDS12_13_XSG1_SR3_SOFT_RST_MASK                                                              (0x1 << RTL8390_SDS12_13_XSG1_SR3_SOFT_RST_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR3_CLR_SOFT_RSTB_OFFSET                                                       (2005)
  #define RTL8390_SDS12_13_XSG1_SR3_CLR_SOFT_RSTB_MASK                                                         (0x1 << RTL8390_SDS12_13_XSG1_SR3_CLR_SOFT_RSTB_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR3_CMA_RQ_OFFSET                                                              (2000)
  #define RTL8390_SDS12_13_XSG1_SR3_CMA_RQ_MASK                                                                (0x1F << RTL8390_SDS12_13_XSG1_SR3_CMA_RQ_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR2_FRC_PREAMBLE_OFFSET                                                        (1998)
  #define RTL8390_SDS12_13_XSG1_SR2_FRC_PREAMBLE_MASK                                                          (0x3 << RTL8390_SDS12_13_XSG1_SR2_FRC_PREAMBLE_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR2_FRC_IPG_OFFSET                                                             (1996)
  #define RTL8390_SDS12_13_XSG1_SR2_FRC_IPG_MASK                                                               (0x3 << RTL8390_SDS12_13_XSG1_SR2_FRC_IPG_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR2_FRC_CGGOOD_OFFSET                                                          (1994)
  #define RTL8390_SDS12_13_XSG1_SR2_FRC_CGGOOD_MASK                                                            (0x3 << RTL8390_SDS12_13_XSG1_SR2_FRC_CGGOOD_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR2_SDS_FRC_AN_OFFSET                                                          (1992)
  #define RTL8390_SDS12_13_XSG1_SR2_SDS_FRC_AN_MASK                                                            (0x3 << RTL8390_SDS12_13_XSG1_SR2_SDS_FRC_AN_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR2_CFG_INS_IPG_MDY_OFFSET                                                     (1991)
  #define RTL8390_SDS12_13_XSG1_SR2_CFG_INS_IPG_MDY_MASK                                                       (0x1 << RTL8390_SDS12_13_XSG1_SR2_CFG_INS_IPG_MDY_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR2_CFG_RDS_CMA_DET_OFFSET                                                     (1990)
  #define RTL8390_SDS12_13_XSG1_SR2_CFG_RDS_CMA_DET_MASK                                                       (0x1 << RTL8390_SDS12_13_XSG1_SR2_CFG_RDS_CMA_DET_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR2_CFG_SEL_TMR_LIM_OFFSET                                                     (1988)
  #define RTL8390_SDS12_13_XSG1_SR2_CFG_SEL_TMR_LIM_MASK                                                       (0x3 << RTL8390_SDS12_13_XSG1_SR2_CFG_SEL_TMR_LIM_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR2_SDS_RESTART_AN_OFFSET                                                      (1984)
  #define RTL8390_SDS12_13_XSG1_SR2_SDS_RESTART_AN_MASK                                                        (0xF << RTL8390_SDS12_13_XSG1_SR2_SDS_RESTART_AN_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR5_LPI_TRANSMIT_STYLE_OFFSET                                                  (1983)
  #define RTL8390_SDS12_13_XSG1_SR5_LPI_TRANSMIT_STYLE_MASK                                                    (0x1 << RTL8390_SDS12_13_XSG1_SR5_LPI_TRANSMIT_STYLE_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR5_PWRSV_INB_PERIOD_OFFSET                                                    (1980)
  #define RTL8390_SDS12_13_XSG1_SR5_PWRSV_INB_PERIOD_MASK                                                      (0x7 << RTL8390_SDS12_13_XSG1_SR5_PWRSV_INB_PERIOD_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR5_PWRSV_WAKEUP_C2_OFFSET                                                     (1979)
  #define RTL8390_SDS12_13_XSG1_SR5_PWRSV_WAKEUP_C2_MASK                                                       (0x1 << RTL8390_SDS12_13_XSG1_SR5_PWRSV_WAKEUP_C2_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR5_PWRSV_WAKEUP_C1_OFFSET                                                     (1978)
  #define RTL8390_SDS12_13_XSG1_SR5_PWRSV_WAKEUP_C1_MASK                                                       (0x1 << RTL8390_SDS12_13_XSG1_SR5_PWRSV_WAKEUP_C1_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR5_CFG_MARK_CARR_EXT_ERR_OFFSET                                               (1977)
  #define RTL8390_SDS12_13_XSG1_SR5_CFG_MARK_CARR_EXT_ERR_MASK                                                 (0x1 << RTL8390_SDS12_13_XSG1_SR5_CFG_MARK_CARR_EXT_ERR_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR5_REG_PCSREQ_POS_OFFSET                                                      (1976)
  #define RTL8390_SDS12_13_XSG1_SR5_REG_PCSREQ_POS_MASK                                                        (0x1 << RTL8390_SDS12_13_XSG1_SR5_REG_PCSREQ_POS_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR5_CFG_INBTOUT_LEVEL_OFFSET                                                   (1975)
  #define RTL8390_SDS12_13_XSG1_SR5_CFG_INBTOUT_LEVEL_MASK                                                     (0x1 << RTL8390_SDS12_13_XSG1_SR5_CFG_INBTOUT_LEVEL_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR5_CFG_SUDINB_OFFSET                                                          (1974)
  #define RTL8390_SDS12_13_XSG1_SR5_CFG_SUDINB_MASK                                                            (0x1 << RTL8390_SDS12_13_XSG1_SR5_CFG_SUDINB_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR5_CFG_PCSRDABT_LD_OFFSET                                                     (1973)
  #define RTL8390_SDS12_13_XSG1_SR5_CFG_PCSRDABT_LD_MASK                                                       (0x1 << RTL8390_SDS12_13_XSG1_SR5_CFG_PCSRDABT_LD_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR5_CFG_AN_UZ_OFFSET                                                           (1972)
  #define RTL8390_SDS12_13_XSG1_SR5_CFG_AN_UZ_MASK                                                             (0x1 << RTL8390_SDS12_13_XSG1_SR5_CFG_AN_UZ_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR5_CFG_INBAND_EN_OFFSET                                                       (1968)
  #define RTL8390_SDS12_13_XSG1_SR5_CFG_INBAND_EN_MASK                                                         (0xF << RTL8390_SDS12_13_XSG1_SR5_CFG_INBAND_EN_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR4_CFG_FRC_SDS_MODE_OFFSET                                                    (1965)
  #define RTL8390_SDS12_13_XSG1_SR4_CFG_FRC_SDS_MODE_MASK                                                      (0x7 << RTL8390_SDS12_13_XSG1_SR4_CFG_FRC_SDS_MODE_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR4_CFG_FRC_SDS_MODE_EN_OFFSET                                                 (1964)
  #define RTL8390_SDS12_13_XSG1_SR4_CFG_FRC_SDS_MODE_EN_MASK                                                   (0x1 << RTL8390_SDS12_13_XSG1_SR4_CFG_FRC_SDS_MODE_EN_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR4_CFG_UPD_RXD_OFFSET                                                         (1960)
  #define RTL8390_SDS12_13_XSG1_SR4_CFG_UPD_RXD_MASK                                                           (0xF << RTL8390_SDS12_13_XSG1_SR4_CFG_UPD_RXD_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR4_CFG_UPD_TXD_OFFSET                                                         (1956)
  #define RTL8390_SDS12_13_XSG1_SR4_CFG_UPD_TXD_MASK                                                           (0xF << RTL8390_SDS12_13_XSG1_SR4_CFG_UPD_TXD_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR4_CFG_UPD_RXD_DYN_OFFSET                                                     (1955)
  #define RTL8390_SDS12_13_XSG1_SR4_CFG_UPD_RXD_DYN_MASK                                                       (0x1 << RTL8390_SDS12_13_XSG1_SR4_CFG_UPD_RXD_DYN_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR4_CFG_EN_LINK_FIB1G_OFFSET                                                   (1954)
  #define RTL8390_SDS12_13_XSG1_SR4_CFG_EN_LINK_FIB1G_MASK                                                     (0x1 << RTL8390_SDS12_13_XSG1_SR4_CFG_EN_LINK_FIB1G_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR4_CFG_EN_LINK_SGM_OFFSET                                                     (1953)
  #define RTL8390_SDS12_13_XSG1_SR4_CFG_EN_LINK_SGM_MASK                                                       (0x1 << RTL8390_SDS12_13_XSG1_SR4_CFG_EN_LINK_SGM_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR4_CFG_SGM_CK_SEL_OFFSET                                                      (1952)
  #define RTL8390_SDS12_13_XSG1_SR4_CFG_SGM_CK_SEL_MASK                                                        (0x1 << RTL8390_SDS12_13_XSG1_SR4_CFG_SGM_CK_SEL_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR7_CFG_8B10B_NO_CREXT_OFFSET                                                  (1951)
  #define RTL8390_SDS12_13_XSG1_SR7_CFG_8B10B_NO_CREXT_MASK                                                    (0x1 << RTL8390_SDS12_13_XSG1_SR7_CFG_8B10B_NO_CREXT_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR7_CFG_NEG_CLKWR_A2D_OFFSET                                                   (1950)
  #define RTL8390_SDS12_13_XSG1_SR7_CFG_NEG_CLKWR_A2D_MASK                                                     (0x1 << RTL8390_SDS12_13_XSG1_SR7_CFG_NEG_CLKWR_A2D_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR7_CFG_MIIXF_TS1K_OFFSET                                                      (1949)
  #define RTL8390_SDS12_13_XSG1_SR7_CFG_MIIXF_TS1K_MASK                                                        (0x1 << RTL8390_SDS12_13_XSG1_SR7_CFG_MIIXF_TS1K_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR7_CFG_DLY_PRE8_OFFSET                                                        (1948)
  #define RTL8390_SDS12_13_XSG1_SR7_CFG_DLY_PRE8_MASK                                                          (0x1 << RTL8390_SDS12_13_XSG1_SR7_CFG_DLY_PRE8_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR7_CFG_GRXD_SEL_OFFSET                                                        (1947)
  #define RTL8390_SDS12_13_XSG1_SR7_CFG_GRXD_SEL_MASK                                                          (0x1 << RTL8390_SDS12_13_XSG1_SR7_CFG_GRXD_SEL_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR7_CFG_LPI_CMD_MII_OFFSET                                                     (1946)
  #define RTL8390_SDS12_13_XSG1_SR7_CFG_LPI_CMD_MII_MASK                                                       (0x1 << RTL8390_SDS12_13_XSG1_SR7_CFG_LPI_CMD_MII_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR7_CFG_MARK_RXSCR_ERR_OFFSET                                                  (1945)
  #define RTL8390_SDS12_13_XSG1_SR7_CFG_MARK_RXSCR_ERR_MASK                                                    (0x1 << RTL8390_SDS12_13_XSG1_SR7_CFG_MARK_RXSCR_ERR_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR7_CFG_MARK_TXSCR_ERR_OFFSET                                                  (1944)
  #define RTL8390_SDS12_13_XSG1_SR7_CFG_MARK_TXSCR_ERR_MASK                                                    (0x1 << RTL8390_SDS12_13_XSG1_SR7_CFG_MARK_TXSCR_ERR_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR7_BYP_START_OFFSET                                                           (1940)
  #define RTL8390_SDS12_13_XSG1_SR7_BYP_START_MASK                                                             (0xF << RTL8390_SDS12_13_XSG1_SR7_BYP_START_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR7_BYP_END_OFFSET                                                             (1936)
  #define RTL8390_SDS12_13_XSG1_SR7_BYP_END_MASK                                                               (0xF << RTL8390_SDS12_13_XSG1_SR7_BYP_END_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR6_CFG_NO_GIGA_SCM_OFFSET                                                     (1935)
  #define RTL8390_SDS12_13_XSG1_SR6_CFG_NO_GIGA_SCM_MASK                                                       (0x1 << RTL8390_SDS12_13_XSG1_SR6_CFG_NO_GIGA_SCM_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR6_CFG_RE_SYNC_STYLE_OFFSET                                                   (1934)
  #define RTL8390_SDS12_13_XSG1_SR6_CFG_RE_SYNC_STYLE_MASK                                                     (0x1 << RTL8390_SDS12_13_XSG1_SR6_CFG_RE_SYNC_STYLE_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR6_CFG_SYNC_GAT_OFFSET                                                        (1933)
  #define RTL8390_SDS12_13_XSG1_SR6_CFG_SYNC_GAT_MASK                                                          (0x1 << RTL8390_SDS12_13_XSG1_SR6_CFG_SYNC_GAT_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR6_CFG_BYPSCR_XSG_OFFSET                                                      (1932)
  #define RTL8390_SDS12_13_XSG1_SR6_CFG_BYPSCR_XSG_MASK                                                        (0x1 << RTL8390_SDS12_13_XSG1_SR6_CFG_BYPSCR_XSG_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR6_RX_BYPSCR_OFFSET                                                           (1928)
  #define RTL8390_SDS12_13_XSG1_SR6_RX_BYPSCR_MASK                                                             (0xF << RTL8390_SDS12_13_XSG1_SR6_RX_BYPSCR_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR6_CFG_SLP_RQ_OFFSET                                                          (1924)
  #define RTL8390_SDS12_13_XSG1_SR6_CFG_SLP_RQ_MASK                                                            (0xF << RTL8390_SDS12_13_XSG1_SR6_CFG_SLP_RQ_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR6_TX_BYPSCR_OFFSET                                                           (1920)
  #define RTL8390_SDS12_13_XSG1_SR6_TX_BYPSCR_MASK                                                             (0xF << RTL8390_SDS12_13_XSG1_SR6_TX_BYPSCR_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR9_CFG_EEE_PROGRAM_0_OFFSET                                                   (1904)
  #define RTL8390_SDS12_13_XSG1_SR9_CFG_EEE_PROGRAM_0_MASK                                                     (0xFFFF << RTL8390_SDS12_13_XSG1_SR9_CFG_EEE_PROGRAM_0_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR8_CFG_EEE_PWRSAV_EN_OFFSET                                                   (1903)
  #define RTL8390_SDS12_13_XSG1_SR8_CFG_EEE_PWRSAV_EN_MASK                                                     (0x1 << RTL8390_SDS12_13_XSG1_SR8_CFG_EEE_PWRSAV_EN_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR8_REG_EEE_SDS_AN_OFFSET                                                      (1902)
  #define RTL8390_SDS12_13_XSG1_SR8_REG_EEE_SDS_AN_MASK                                                        (0x1 << RTL8390_SDS12_13_XSG1_SR8_REG_EEE_SDS_AN_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR8_REG_C3_TIMER_OFFSET                                                        (1899)
  #define RTL8390_SDS12_13_XSG1_SR8_REG_C3_TIMER_MASK                                                          (0x7 << RTL8390_SDS12_13_XSG1_SR8_REG_C3_TIMER_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR8_REG_C2_TIMER_OFFSET                                                        (1896)
  #define RTL8390_SDS12_13_XSG1_SR8_REG_C2_TIMER_MASK                                                          (0x7 << RTL8390_SDS12_13_XSG1_SR8_REG_C2_TIMER_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR8_REG_C1_TIMER_OFFSET                                                        (1893)
  #define RTL8390_SDS12_13_XSG1_SR8_REG_C1_TIMER_MASK                                                          (0x7 << RTL8390_SDS12_13_XSG1_SR8_REG_C1_TIMER_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR8_REG_C0_TIMER_OFFSET                                                        (1890)
  #define RTL8390_SDS12_13_XSG1_SR8_REG_C0_TIMER_MASK                                                          (0x7 << RTL8390_SDS12_13_XSG1_SR8_REG_C0_TIMER_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR8_CFG_MAC_C1_CHG_RESTC3_OFFSET                                               (1889)
  #define RTL8390_SDS12_13_XSG1_SR8_CFG_MAC_C1_CHG_RESTC3_MASK                                                 (0x1 << RTL8390_SDS12_13_XSG1_SR8_CFG_MAC_C1_CHG_RESTC3_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR8_CFG_PHY_GO_C1_COND_SPC_OFFSET                                              (1888)
  #define RTL8390_SDS12_13_XSG1_SR8_CFG_PHY_GO_C1_COND_SPC_MASK                                                (0x1 << RTL8390_SDS12_13_XSG1_SR8_CFG_PHY_GO_C1_COND_SPC_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR11_CFG_EEE_DBG_CNT_OFFSET                                                    (1872)
  #define RTL8390_SDS12_13_XSG1_SR11_CFG_EEE_DBG_CNT_MASK                                                      (0xFFFF << RTL8390_SDS12_13_XSG1_SR11_CFG_EEE_DBG_CNT_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR10_CFG_RG10X1512_OFFSET                                                      (1868)
  #define RTL8390_SDS12_13_XSG1_SR10_CFG_RG10X1512_MASK                                                        (0xF << RTL8390_SDS12_13_XSG1_SR10_CFG_RG10X1512_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR10_QSGMII_NO_DILE2_OFFSET                                                    (1867)
  #define RTL8390_SDS12_13_XSG1_SR10_QSGMII_NO_DILE2_MASK                                                      (0x1 << RTL8390_SDS12_13_XSG1_SR10_QSGMII_NO_DILE2_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR10_QSGMII_EEE_SEL_OFFSET                                                     (1866)
  #define RTL8390_SDS12_13_XSG1_SR10_QSGMII_EEE_SEL_MASK                                                       (0x1 << RTL8390_SDS12_13_XSG1_SR10_QSGMII_EEE_SEL_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR10_QSGMII_LPI_TX_EN_OFFSET                                                   (1865)
  #define RTL8390_SDS12_13_XSG1_SR10_QSGMII_LPI_TX_EN_MASK                                                     (0x1 << RTL8390_SDS12_13_XSG1_SR10_QSGMII_LPI_TX_EN_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR10_QSGMII_LPI_RX_EN_OFFSET                                                   (1864)
  #define RTL8390_SDS12_13_XSG1_SR10_QSGMII_LPI_RX_EN_MASK                                                     (0x1 << RTL8390_SDS12_13_XSG1_SR10_QSGMII_LPI_RX_EN_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR10_QSGMII_INB_EN_OFFSET                                                      (1863)
  #define RTL8390_SDS12_13_XSG1_SR10_QSGMII_INB_EN_MASK                                                        (0x1 << RTL8390_SDS12_13_XSG1_SR10_QSGMII_INB_EN_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR10_QSGMII_RXER_SEL_OFFSET                                                    (1862)
  #define RTL8390_SDS12_13_XSG1_SR10_QSGMII_RXER_SEL_MASK                                                      (0x1 << RTL8390_SDS12_13_XSG1_SR10_QSGMII_RXER_SEL_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR10_CFG_FAST_TIMER_OFFSET                                                     (1860)
  #define RTL8390_SDS12_13_XSG1_SR10_CFG_FAST_TIMER_MASK                                                       (0x3 << RTL8390_SDS12_13_XSG1_SR10_CFG_FAST_TIMER_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR10_EEE_LINK_FASTER_OFFSET                                                    (1856)
  #define RTL8390_SDS12_13_XSG1_SR10_EEE_LINK_FASTER_MASK                                                      (0xF << RTL8390_SDS12_13_XSG1_SR10_EEE_LINK_FASTER_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR13_SDS_LK_TIME_OFFSET                                                        (1848)
  #define RTL8390_SDS12_13_XSG1_SR13_SDS_LK_TIME_MASK                                                          (0xFF << RTL8390_SDS12_13_XSG1_SR13_SDS_LK_TIME_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR13_CFG_APXT_TMP_OFFSET                                                       (1840)
  #define RTL8390_SDS12_13_XSG1_SR13_CFG_APXT_TMP_MASK                                                         (0xFF << RTL8390_SDS12_13_XSG1_SR13_CFG_APXT_TMP_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR12_CFG_INB_TIMEOUT_OFFSET                                                    (1832)
  #define RTL8390_SDS12_13_XSG1_SR12_CFG_INB_TIMEOUT_MASK                                                      (0xFF << RTL8390_SDS12_13_XSG1_SR12_CFG_INB_TIMEOUT_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR12_ABILITY_OFFSET                                                            (1828)
  #define RTL8390_SDS12_13_XSG1_SR12_ABILITY_MASK                                                              (0xF << RTL8390_SDS12_13_XSG1_SR12_ABILITY_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR12_RDM_ALGOR_OFFSET                                                          (1827)
  #define RTL8390_SDS12_13_XSG1_SR12_RDM_ALGOR_MASK                                                            (0x1 << RTL8390_SDS12_13_XSG1_SR12_RDM_ALGOR_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR12_SD_DET_ALGOR_OFFSET                                                       (1826)
  #define RTL8390_SDS12_13_XSG1_SR12_SD_DET_ALGOR_MASK                                                         (0x1 << RTL8390_SDS12_13_XSG1_SR12_SD_DET_ALGOR_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR12_AUTO_DET_ALGOR_OFFSET                                                     (1825)
  #define RTL8390_SDS12_13_XSG1_SR12_AUTO_DET_ALGOR_MASK                                                       (0x1 << RTL8390_SDS12_13_XSG1_SR12_AUTO_DET_ALGOR_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR12_SEND_NP_ON_OFFSET                                                         (1824)
  #define RTL8390_SDS12_13_XSG1_SR12_SEND_NP_ON_MASK                                                           (0x1 << RTL8390_SDS12_13_XSG1_SR12_SEND_NP_ON_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR15_CFG_INBAND_MASTER_0_OFFSET                                                (1808)
  #define RTL8390_SDS12_13_XSG1_SR15_CFG_INBAND_MASTER_0_MASK                                                  (0xFFFF << RTL8390_SDS12_13_XSG1_SR15_CFG_INBAND_MASTER_0_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR14_CFG_SPDUP_OFFSET                                                          (1807)
  #define RTL8390_SDS12_13_XSG1_SR14_CFG_SPDUP_MASK                                                            (0x1 << RTL8390_SDS12_13_XSG1_SR14_CFG_SPDUP_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR14_CFG_SPDUP_FIB100_OFFSET                                                   (1806)
  #define RTL8390_SDS12_13_XSG1_SR14_CFG_SPDUP_FIB100_MASK                                                     (0x1 << RTL8390_SDS12_13_XSG1_SR14_CFG_SPDUP_FIB100_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR14_CFG_RXSLEEP_TMROUT_OFFSET                                                 (1805)
  #define RTL8390_SDS12_13_XSG1_SR14_CFG_RXSLEEP_TMROUT_MASK                                                   (0x1 << RTL8390_SDS12_13_XSG1_SR14_CFG_RXSLEEP_TMROUT_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR14_SEL_CALIBOK_OFFSET                                                        (1804)
  #define RTL8390_SDS12_13_XSG1_SR14_SEL_CALIBOK_MASK                                                          (0x1 << RTL8390_SDS12_13_XSG1_SR14_SEL_CALIBOK_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR14_SEL_SDET_OFFSET                                                           (1803)
  #define RTL8390_SDS12_13_XSG1_SR14_SEL_SDET_MASK                                                             (0x1 << RTL8390_SDS12_13_XSG1_SR14_SEL_SDET_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR14_SEL_ANOK_OFFSET                                                           (1802)
  #define RTL8390_SDS12_13_XSG1_SR14_SEL_ANOK_MASK                                                             (0x1 << RTL8390_SDS12_13_XSG1_SR14_SEL_ANOK_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR14_CFG_SEL_ODD_BIT_OFFSET                                                    (1801)
  #define RTL8390_SDS12_13_XSG1_SR14_CFG_SEL_ODD_BIT_MASK                                                      (0x1 << RTL8390_SDS12_13_XSG1_SR14_CFG_SEL_ODD_BIT_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR14_CFG_FRC_LD_VALUE_OFFSET                                                   (1800)
  #define RTL8390_SDS12_13_XSG1_SR14_CFG_FRC_LD_VALUE_MASK                                                     (0x1 << RTL8390_SDS12_13_XSG1_SR14_CFG_FRC_LD_VALUE_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR14_CFG_FRC_LD_OFFSET                                                         (1799)
  #define RTL8390_SDS12_13_XSG1_SR14_CFG_FRC_LD_MASK                                                           (0x1 << RTL8390_SDS12_13_XSG1_SR14_CFG_FRC_LD_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR14_CFG_SGMI_CK1MS_EN_OFFSET                                                  (1798)
  #define RTL8390_SDS12_13_XSG1_SR14_CFG_SGMI_CK1MS_EN_MASK                                                    (0x1 << RTL8390_SDS12_13_XSG1_SR14_CFG_SGMI_CK1MS_EN_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR14_CFG_LINK_TMR_SGMII_SEL_OFFSET                                             (1795)
  #define RTL8390_SDS12_13_XSG1_SR14_CFG_LINK_TMR_SGMII_SEL_MASK                                               (0x7 << RTL8390_SDS12_13_XSG1_SR14_CFG_LINK_TMR_SGMII_SEL_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR14_CFG_LINK_TMR_NORM_SEL_OFFSET                                              (1792)
  #define RTL8390_SDS12_13_XSG1_SR14_CFG_LINK_TMR_NORM_SEL_MASK                                                (0x7 << RTL8390_SDS12_13_XSG1_SR14_CFG_LINK_TMR_NORM_SEL_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR17_MACRDVLD_OFFSET                                                           (1791)
  #define RTL8390_SDS12_13_XSG1_SR17_MACRDVLD_MASK                                                             (0x1 << RTL8390_SDS12_13_XSG1_SR17_MACRDVLD_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR17_MACRDABT_OFFSET                                                           (1790)
  #define RTL8390_SDS12_13_XSG1_SR17_MACRDABT_MASK                                                             (0x1 << RTL8390_SDS12_13_XSG1_SR17_MACRDABT_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR17_CFG_INBAND_MASTER_2_OFFSET                                                (1776)
  #define RTL8390_SDS12_13_XSG1_SR17_CFG_INBAND_MASTER_2_MASK                                                  (0x3FFF << RTL8390_SDS12_13_XSG1_SR17_CFG_INBAND_MASTER_2_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR16_CFG_INBAND_MASTER_1_OFFSET                                                (1760)
  #define RTL8390_SDS12_13_XSG1_SR16_CFG_INBAND_MASTER_1_MASK                                                  (0xFFFF << RTL8390_SDS12_13_XSG1_SR16_CFG_INBAND_MASTER_1_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR19_CFG_RSGP_TXCFG_MAC_OFFSET                                                 (1744)
  #define RTL8390_SDS12_13_XSG1_SR19_CFG_RSGP_TXCFG_MAC_MASK                                                   (0xFFFF << RTL8390_SDS12_13_XSG1_SR19_CFG_RSGP_TXCFG_MAC_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR18_CFG_RSGP_TXCFG_PHY_OFFSET                                                 (1728)
  #define RTL8390_SDS12_13_XSG1_SR18_CFG_RSGP_TXCFG_PHY_MASK                                                   (0xFFFF << RTL8390_SDS12_13_XSG1_SR18_CFG_RSGP_TXCFG_PHY_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR21_CFG_SGM_TXCFG_MAC_OFFSET                                                  (1712)
  #define RTL8390_SDS12_13_XSG1_SR21_CFG_SGM_TXCFG_MAC_MASK                                                    (0xFFFF << RTL8390_SDS12_13_XSG1_SR21_CFG_SGM_TXCFG_MAC_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR20_CFG_SGM_TXCFG_PHY_OFFSET                                                  (1696)
  #define RTL8390_SDS12_13_XSG1_SR20_CFG_SGM_TXCFG_PHY_MASK                                                    (0xFFFF << RTL8390_SDS12_13_XSG1_SR20_CFG_SGM_TXCFG_PHY_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR23_CFG_FIB2G_TXCFG_P1_OFFSET                                                 (1680)
  #define RTL8390_SDS12_13_XSG1_SR23_CFG_FIB2G_TXCFG_P1_MASK                                                   (0xFFFF << RTL8390_SDS12_13_XSG1_SR23_CFG_FIB2G_TXCFG_P1_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR22_CFG_FIB2G_TXCFG_P0_OFFSET                                                 (1664)
  #define RTL8390_SDS12_13_XSG1_SR22_CFG_FIB2G_TXCFG_P0_MASK                                                   (0xFFFF << RTL8390_SDS12_13_XSG1_SR22_CFG_FIB2G_TXCFG_P0_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR25_CFG_FIB2G_TXCFG_NP_P1_OFFSET                                              (1648)
  #define RTL8390_SDS12_13_XSG1_SR25_CFG_FIB2G_TXCFG_NP_P1_MASK                                                (0xFFFF << RTL8390_SDS12_13_XSG1_SR25_CFG_FIB2G_TXCFG_NP_P1_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR24_CFG_FIB2G_TXCFG_NP_P0_OFFSET                                              (1632)
  #define RTL8390_SDS12_13_XSG1_SR24_CFG_FIB2G_TXCFG_NP_P0_MASK                                                (0xFFFF << RTL8390_SDS12_13_XSG1_SR24_CFG_FIB2G_TXCFG_NP_P0_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR27_CFG_DBG_OUT_ECO1_OFFSET                                                   (1616)
  #define RTL8390_SDS12_13_XSG1_SR27_CFG_DBG_OUT_ECO1_MASK                                                     (0xFFFF << RTL8390_SDS12_13_XSG1_SR27_CFG_DBG_OUT_ECO1_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR26_IP_VERSION_OFFSET                                                         (1608)
  #define RTL8390_SDS12_13_XSG1_SR26_IP_VERSION_MASK                                                           (0xFF << RTL8390_SDS12_13_XSG1_SR26_IP_VERSION_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR26_SDS_MODE_OFFSET                                                           (1600)
  #define RTL8390_SDS12_13_XSG1_SR26_SDS_MODE_MASK                                                             (0xFF << RTL8390_SDS12_13_XSG1_SR26_SDS_MODE_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR29_CFG_SDS_DBG_OUT_0_OFFSET                                                  (1584)
  #define RTL8390_SDS12_13_XSG1_SR29_CFG_SDS_DBG_OUT_0_MASK                                                    (0xFFFF << RTL8390_SDS12_13_XSG1_SR29_CFG_SDS_DBG_OUT_0_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR28_CFG_PHY_GO_C2_COND_SPC_OFFSET                                             (1583)
  #define RTL8390_SDS12_13_XSG1_SR28_CFG_PHY_GO_C2_COND_SPC_MASK                                               (0x1 << RTL8390_SDS12_13_XSG1_SR28_CFG_PHY_GO_C2_COND_SPC_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR28_CFG_ERRMSK_NOSIG_OFFSET                                                   (1582)
  #define RTL8390_SDS12_13_XSG1_SR28_CFG_ERRMSK_NOSIG_MASK                                                     (0x1 << RTL8390_SDS12_13_XSG1_SR28_CFG_ERRMSK_NOSIG_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR28_RM_LPK_EVEN_BITS_OFFSET                                                   (1581)
  #define RTL8390_SDS12_13_XSG1_SR28_RM_LPK_EVEN_BITS_MASK                                                     (0x1 << RTL8390_SDS12_13_XSG1_SR28_RM_LPK_EVEN_BITS_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR28_CFG_QSGMII_PARITY_CHK_OFFSET                                              (1580)
  #define RTL8390_SDS12_13_XSG1_SR28_CFG_QSGMII_PARITY_CHK_MASK                                                (0x1 << RTL8390_SDS12_13_XSG1_SR28_CFG_QSGMII_PARITY_CHK_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR28_CFG_DBG_S0_OFFSET                                                         (1579)
  #define RTL8390_SDS12_13_XSG1_SR28_CFG_DBG_S0_MASK                                                           (0x1 << RTL8390_SDS12_13_XSG1_SR28_CFG_DBG_S0_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR28_CFG_SDS_DBG_EN_OFFSET                                                     (1578)
  #define RTL8390_SDS12_13_XSG1_SR28_CFG_SDS_DBG_EN_MASK                                                       (0x1 << RTL8390_SDS12_13_XSG1_SR28_CFG_SDS_DBG_EN_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR28_CFG_SDS_DBG_SEL_OFFSET                                                    (1568)
  #define RTL8390_SDS12_13_XSG1_SR28_CFG_SDS_DBG_SEL_MASK                                                      (0x3FF << RTL8390_SDS12_13_XSG1_SR28_CFG_SDS_DBG_SEL_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SR30_CFG_SDS_DBG_OUT_1_OFFSET                                                  (1536)
  #define RTL8390_SDS12_13_XSG1_SR30_CFG_SDS_DBG_OUT_1_MASK                                                    (0xFFFF << RTL8390_SDS12_13_XSG1_SR30_CFG_SDS_DBG_OUT_1_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SRE1_ANA_RG1X_OFFSET                                                           (1520)
  #define RTL8390_SDS12_13_XSG1_SRE1_ANA_RG1X_MASK                                                             (0xFFFF << RTL8390_SDS12_13_XSG1_SRE1_ANA_RG1X_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SRE0_ANA_RG0X_OFFSET                                                           (1504)
  #define RTL8390_SDS12_13_XSG1_SRE0_ANA_RG0X_MASK                                                             (0xFFFF << RTL8390_SDS12_13_XSG1_SRE0_ANA_RG0X_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SRE3_ANA_RG3X_OFFSET                                                           (1488)
  #define RTL8390_SDS12_13_XSG1_SRE3_ANA_RG3X_MASK                                                             (0xFFFF << RTL8390_SDS12_13_XSG1_SRE3_ANA_RG3X_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SRE2_ANA_RG2X_OFFSET                                                           (1472)
  #define RTL8390_SDS12_13_XSG1_SRE2_ANA_RG2X_MASK                                                             (0xFFFF << RTL8390_SDS12_13_XSG1_SRE2_ANA_RG2X_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SRE5_ANA_RG5X_OFFSET                                                           (1456)
  #define RTL8390_SDS12_13_XSG1_SRE5_ANA_RG5X_MASK                                                             (0xFFFF << RTL8390_SDS12_13_XSG1_SRE5_ANA_RG5X_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SRE4_ANA_RG4X_OFFSET                                                           (1440)
  #define RTL8390_SDS12_13_XSG1_SRE4_ANA_RG4X_MASK                                                             (0xFFFF << RTL8390_SDS12_13_XSG1_SRE4_ANA_RG4X_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SRE7_ANA_RG7X_OFFSET                                                           (1424)
  #define RTL8390_SDS12_13_XSG1_SRE7_ANA_RG7X_MASK                                                             (0xFFFF << RTL8390_SDS12_13_XSG1_SRE7_ANA_RG7X_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SRE6_ANA_RG6X_OFFSET                                                           (1408)
  #define RTL8390_SDS12_13_XSG1_SRE6_ANA_RG6X_MASK                                                             (0xFFFF << RTL8390_SDS12_13_XSG1_SRE6_ANA_RG6X_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SRE9_ANA_RG9X_OFFSET                                                           (1392)
  #define RTL8390_SDS12_13_XSG1_SRE9_ANA_RG9X_MASK                                                             (0xFFFF << RTL8390_SDS12_13_XSG1_SRE9_ANA_RG9X_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SRE8_ANA_RG8X_OFFSET                                                           (1376)
  #define RTL8390_SDS12_13_XSG1_SRE8_ANA_RG8X_MASK                                                             (0xFFFF << RTL8390_SDS12_13_XSG1_SRE8_ANA_RG8X_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SRE11_ANA_RG11X_OFFSET                                                         (1360)
  #define RTL8390_SDS12_13_XSG1_SRE11_ANA_RG11X_MASK                                                           (0xFFFF << RTL8390_SDS12_13_XSG1_SRE11_ANA_RG11X_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SRE10_ANA_RG10X_OFFSET                                                         (1344)
  #define RTL8390_SDS12_13_XSG1_SRE10_ANA_RG10X_MASK                                                           (0xFFFF << RTL8390_SDS12_13_XSG1_SRE10_ANA_RG10X_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SRE13_CFG_NEG_GTXC_OFFSET                                                      (1343)
  #define RTL8390_SDS12_13_XSG1_SRE13_CFG_NEG_GTXC_MASK                                                        (0x1 << RTL8390_SDS12_13_XSG1_SRE13_CFG_NEG_GTXC_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SRE13_CFG_LP_CNT_2_OFFSET                                                      (1339)
  #define RTL8390_SDS12_13_XSG1_SRE13_CFG_LP_CNT_2_MASK                                                        (0xF << RTL8390_SDS12_13_XSG1_SRE13_CFG_LP_CNT_2_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SRE13_CFG_EPON_SYNC_SM_OFFSET                                                  (1338)
  #define RTL8390_SDS12_13_XSG1_SRE13_CFG_EPON_SYNC_SM_MASK                                                    (0x1 << RTL8390_SDS12_13_XSG1_SRE13_CFG_EPON_SYNC_SM_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SRE13_CFG_DY_OFFSET                                                            (1328)
  #define RTL8390_SDS12_13_XSG1_SRE13_CFG_DY_MASK                                                              (0x3FF << RTL8390_SDS12_13_XSG1_SRE13_CFG_DY_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SRE12_ANA_RG12X_OFFSET                                                         (1315)
  #define RTL8390_SDS12_13_XSG1_SRE12_ANA_RG12X_MASK                                                           (0x1FFF << RTL8390_SDS12_13_XSG1_SRE12_ANA_RG12X_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SRE12_CFG_IPG_CNT_OFFSET                                                       (1312)
  #define RTL8390_SDS12_13_XSG1_SRE12_CFG_IPG_CNT_MASK                                                         (0x7 << RTL8390_SDS12_13_XSG1_SRE12_CFG_IPG_CNT_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SRE15_ANA_RG15X_OFFSET                                                         (1311)
  #define RTL8390_SDS12_13_XSG1_SRE15_ANA_RG15X_MASK                                                           (0x1 << RTL8390_SDS12_13_XSG1_SRE15_ANA_RG15X_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SRE15_CFG_LP_CNT_1_OFFSET                                                      (1307)
  #define RTL8390_SDS12_13_XSG1_SRE15_CFG_LP_CNT_1_MASK                                                        (0xF << RTL8390_SDS12_13_XSG1_SRE15_CFG_LP_CNT_1_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SRE15_CFG_EPON_OFFSET                                                          (1306)
  #define RTL8390_SDS12_13_XSG1_SRE15_CFG_EPON_MASK                                                            (0x1 << RTL8390_SDS12_13_XSG1_SRE15_CFG_EPON_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SRE15_CFG_DX_OFFSET                                                            (1296)
  #define RTL8390_SDS12_13_XSG1_SRE15_CFG_DX_MASK                                                              (0x3FF << RTL8390_SDS12_13_XSG1_SRE15_CFG_DX_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SRE14_ANA_RG14X_OFFSET                                                         (1280)
  #define RTL8390_SDS12_13_XSG1_SRE14_ANA_RG14X_MASK                                                           (0xFFFF << RTL8390_SDS12_13_XSG1_SRE14_ANA_RG14X_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SRE16_CFG_DY_8B_OFFSET                                                         (1256)
  #define RTL8390_SDS12_13_XSG1_SRE16_CFG_DY_8B_MASK                                                           (0xFF << RTL8390_SDS12_13_XSG1_SRE16_CFG_DY_8B_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SRE16_CFG_DX_8B_OFFSET                                                         (1248)
  #define RTL8390_SDS12_13_XSG1_SRE16_CFG_DX_8B_MASK                                                           (0xFF << RTL8390_SDS12_13_XSG1_SRE16_CFG_DX_8B_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SRE25_ALL_SYMBOLERR_CNT_OFFSET                                                 (1144)
  #define RTL8390_SDS12_13_XSG1_SRE25_ALL_SYMBOLERR_CNT_MASK                                                   (0xFF << RTL8390_SDS12_13_XSG1_SRE25_ALL_SYMBOLERR_CNT_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SRE25_MUX_SYMBOLERR_CNT_OFFSET                                                 (1136)
  #define RTL8390_SDS12_13_XSG1_SRE25_MUX_SYMBOLERR_CNT_MASK                                                   (0xFF << RTL8390_SDS12_13_XSG1_SRE25_MUX_SYMBOLERR_CNT_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SRE24_CFG_SD_H_OFFSET                                                          (1135)
  #define RTL8390_SDS12_13_XSG1_SRE24_CFG_SD_H_MASK                                                            (0x1 << RTL8390_SDS12_13_XSG1_SRE24_CFG_SD_H_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SRE24_CFG_RG24X14_OFFSET                                                       (1134)
  #define RTL8390_SDS12_13_XSG1_SRE24_CFG_RG24X14_MASK                                                         (0x1 << RTL8390_SDS12_13_XSG1_SRE24_CFG_RG24X14_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SRE24_CFG_HYSDET_OFFSET                                                        (1130)
  #define RTL8390_SDS12_13_XSG1_SRE24_CFG_HYSDET_MASK                                                          (0xF << RTL8390_SDS12_13_XSG1_SRE24_CFG_HYSDET_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SRE24_CFG_D2A_LPK_OFFSET                                                       (1129)
  #define RTL8390_SDS12_13_XSG1_SRE24_CFG_D2A_LPK_MASK                                                         (0x1 << RTL8390_SDS12_13_XSG1_SRE24_CFG_D2A_LPK_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SRE24_CFG_HAM_PTR_OFFSET                                                       (1128)
  #define RTL8390_SDS12_13_XSG1_SRE24_CFG_HAM_PTR_MASK                                                         (0x1 << RTL8390_SDS12_13_XSG1_SRE24_CFG_HAM_PTR_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SRE24_CFG_ENTX_OFFSET                                                          (1127)
  #define RTL8390_SDS12_13_XSG1_SRE24_CFG_ENTX_MASK                                                            (0x1 << RTL8390_SDS12_13_XSG1_SRE24_CFG_ENTX_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SRE24_CFG_CMALI_SIG_OFFSET                                                     (1126)
  #define RTL8390_SDS12_13_XSG1_SRE24_CFG_CMALI_SIG_MASK                                                       (0x1 << RTL8390_SDS12_13_XSG1_SRE24_CFG_CMALI_SIG_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SRE24_CFG_TMR_ALI_OFFSET                                                       (1123)
  #define RTL8390_SDS12_13_XSG1_SRE24_CFG_TMR_ALI_MASK                                                         (0x7 << RTL8390_SDS12_13_XSG1_SRE24_CFG_TMR_ALI_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SRE24_CFG_SYMBOLERR_CNT_OFFSET                                                 (1120)
  #define RTL8390_SDS12_13_XSG1_SRE24_CFG_SYMBOLERR_CNT_MASK                                                   (0x7 << RTL8390_SDS12_13_XSG1_SRE24_CFG_SYMBOLERR_CNT_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SRE27_CFG_DBG_STATUS_ECO_0_OFFSET                                              (1104)
  #define RTL8390_SDS12_13_XSG1_SRE27_CFG_DBG_STATUS_ECO_0_MASK                                                (0xFFFF << RTL8390_SDS12_13_XSG1_SRE27_CFG_DBG_STATUS_ECO_0_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SRE26_P3LNKDOWNCNT_OFFSET                                                      (1100)
  #define RTL8390_SDS12_13_XSG1_SRE26_P3LNKDOWNCNT_MASK                                                        (0xF << RTL8390_SDS12_13_XSG1_SRE26_P3LNKDOWNCNT_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SRE26_P2LNKDOWNCNT_OFFSET                                                      (1096)
  #define RTL8390_SDS12_13_XSG1_SRE26_P2LNKDOWNCNT_MASK                                                        (0xF << RTL8390_SDS12_13_XSG1_SRE26_P2LNKDOWNCNT_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SRE26_P1LNKDOWNCNT_OFFSET                                                      (1092)
  #define RTL8390_SDS12_13_XSG1_SRE26_P1LNKDOWNCNT_MASK                                                        (0xF << RTL8390_SDS12_13_XSG1_SRE26_P1LNKDOWNCNT_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SRE26_P0LNKDOWNCNT_OFFSET                                                      (1088)
  #define RTL8390_SDS12_13_XSG1_SRE26_P0LNKDOWNCNT_MASK                                                        (0xF << RTL8390_SDS12_13_XSG1_SRE26_P0LNKDOWNCNT_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SRE29_CFG_DBG_STATUS_ECO_2_OFFSET                                              (1081)
  #define RTL8390_SDS12_13_XSG1_SRE29_CFG_DBG_STATUS_ECO_2_MASK                                                (0x7F << RTL8390_SDS12_13_XSG1_SRE29_CFG_DBG_STATUS_ECO_2_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SRE29_SIGNOK_LAT_OFFSET                                                        (1080)
  #define RTL8390_SDS12_13_XSG1_SRE29_SIGNOK_LAT_MASK                                                          (0x1 << RTL8390_SDS12_13_XSG1_SRE29_SIGNOK_LAT_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SRE29_LINKOK_LAT_OFFSET                                                        (1076)
  #define RTL8390_SDS12_13_XSG1_SRE29_LINKOK_LAT_MASK                                                          (0xF << RTL8390_SDS12_13_XSG1_SRE29_LINKOK_LAT_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SRE29_SYNCOK_LAT_OFFSET                                                        (1072)
  #define RTL8390_SDS12_13_XSG1_SRE29_SYNCOK_LAT_MASK                                                          (0xF << RTL8390_SDS12_13_XSG1_SRE29_SYNCOK_LAT_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SRE28_CFG_DBG_STATUS_ECO_1_OFFSET                                              (1056)
  #define RTL8390_SDS12_13_XSG1_SRE28_CFG_DBG_STATUS_ECO_1_MASK                                                (0xFFFF << RTL8390_SDS12_13_XSG1_SRE28_CFG_DBG_STATUS_ECO_1_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SRE30_CFG_DBG_STATUS_ECO_3_OFFSET                                              (1033)
  #define RTL8390_SDS12_13_XSG1_SRE30_CFG_DBG_STATUS_ECO_3_MASK                                                (0x7F << RTL8390_SDS12_13_XSG1_SRE30_CFG_DBG_STATUS_ECO_3_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SRE30_SIGNOKSTAT_OFFSET                                                        (1032)
  #define RTL8390_SDS12_13_XSG1_SRE30_SIGNOKSTAT_MASK                                                          (0x1 << RTL8390_SDS12_13_XSG1_SRE30_SIGNOKSTAT_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SRE30_LINKOKSTAT_OFFSET                                                        (1028)
  #define RTL8390_SDS12_13_XSG1_SRE30_LINKOKSTAT_MASK                                                          (0xF << RTL8390_SDS12_13_XSG1_SRE30_LINKOKSTAT_OFFSET)
  #define RTL8390_SDS12_13_XSG1_SRE30_SYNCOKSTAT_OFFSET                                                        (1024)
  #define RTL8390_SDS12_13_XSG1_SRE30_SYNCOKSTAT_MASK                                                          (0xF << RTL8390_SDS12_13_XSG1_SRE30_SYNCOKSTAT_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FR1_CAPBILITY_OFFSET                                                           (1014)
  #define RTL8390_SDS12_13_XSG1_FR1_CAPBILITY_MASK                                                             (0x3FF << RTL8390_SDS12_13_XSG1_FR1_CAPBILITY_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FR1_AN_COMPLETE_OFFSET                                                         (1013)
  #define RTL8390_SDS12_13_XSG1_FR1_AN_COMPLETE_MASK                                                           (0x1 << RTL8390_SDS12_13_XSG1_FR1_AN_COMPLETE_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FR1_R_FAULT_OFFSET                                                             (1012)
  #define RTL8390_SDS12_13_XSG1_FR1_R_FAULT_MASK                                                               (0x1 << RTL8390_SDS12_13_XSG1_FR1_R_FAULT_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FR1_NWAY_ABILITY_OFFSET                                                        (1011)
  #define RTL8390_SDS12_13_XSG1_FR1_NWAY_ABILITY_MASK                                                          (0x1 << RTL8390_SDS12_13_XSG1_FR1_NWAY_ABILITY_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FR1_LINK_STATUS_OFFSET                                                         (1010)
  #define RTL8390_SDS12_13_XSG1_FR1_LINK_STATUS_MASK                                                           (0x1 << RTL8390_SDS12_13_XSG1_FR1_LINK_STATUS_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FR1_JABBER_DETECT_OFFSET                                                       (1009)
  #define RTL8390_SDS12_13_XSG1_FR1_JABBER_DETECT_MASK                                                         (0x1 << RTL8390_SDS12_13_XSG1_FR1_JABBER_DETECT_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FR1_EXTENDED_CAPBILITY_OFFSET                                                  (1008)
  #define RTL8390_SDS12_13_XSG1_FR1_EXTENDED_CAPBILITY_MASK                                                    (0x1 << RTL8390_SDS12_13_XSG1_FR1_EXTENDED_CAPBILITY_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FR0_CFG_FIB_RST_OFFSET                                                         (1007)
  #define RTL8390_SDS12_13_XSG1_FR0_CFG_FIB_RST_MASK                                                           (0x1 << RTL8390_SDS12_13_XSG1_FR0_CFG_FIB_RST_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FR0_CFG_FIB_LPK_OFFSET                                                         (1006)
  #define RTL8390_SDS12_13_XSG1_FR0_CFG_FIB_LPK_MASK                                                           (0x1 << RTL8390_SDS12_13_XSG1_FR0_CFG_FIB_LPK_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FR0_CFG_FIB_SPD_RD_00_OFFSET                                                   (1005)
  #define RTL8390_SDS12_13_XSG1_FR0_CFG_FIB_SPD_RD_00_MASK                                                     (0x1 << RTL8390_SDS12_13_XSG1_FR0_CFG_FIB_SPD_RD_00_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FR0_CFG_FIB_ANEN_OFFSET                                                        (1004)
  #define RTL8390_SDS12_13_XSG1_FR0_CFG_FIB_ANEN_MASK                                                          (0x1 << RTL8390_SDS12_13_XSG1_FR0_CFG_FIB_ANEN_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FR0_CFG_FIB_PDOWN_OFFSET                                                       (1003)
  #define RTL8390_SDS12_13_XSG1_FR0_CFG_FIB_PDOWN_MASK                                                         (0x1 << RTL8390_SDS12_13_XSG1_FR0_CFG_FIB_PDOWN_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FR0_CFG_FIB_ISO_OFFSET                                                         (1002)
  #define RTL8390_SDS12_13_XSG1_FR0_CFG_FIB_ISO_MASK                                                           (0x1 << RTL8390_SDS12_13_XSG1_FR0_CFG_FIB_ISO_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FR0_CFG_FIB_RESTART_OFFSET                                                     (1001)
  #define RTL8390_SDS12_13_XSG1_FR0_CFG_FIB_RESTART_MASK                                                       (0x1 << RTL8390_SDS12_13_XSG1_FR0_CFG_FIB_RESTART_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FR0_CFG_FIB_FULLDUP_OFFSET                                                     (1000)
  #define RTL8390_SDS12_13_XSG1_FR0_CFG_FIB_FULLDUP_MASK                                                       (0x1 << RTL8390_SDS12_13_XSG1_FR0_CFG_FIB_FULLDUP_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FR0_CFG_FIB_SPD_RD_01_OFFSET                                                   (998)
  #define RTL8390_SDS12_13_XSG1_FR0_CFG_FIB_SPD_RD_01_MASK                                                     (0x1 << RTL8390_SDS12_13_XSG1_FR0_CFG_FIB_SPD_RD_01_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FR0_CFG_FIB_FRCTX_OFFSET                                                       (997)
  #define RTL8390_SDS12_13_XSG1_FR0_CFG_FIB_FRCTX_MASK                                                         (0x1 << RTL8390_SDS12_13_XSG1_FR0_CFG_FIB_FRCTX_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FR3_REALTEK_OUI_0500_OFFSET                                                    (986)
  #define RTL8390_SDS12_13_XSG1_FR3_REALTEK_OUI_0500_MASK                                                      (0x3F << RTL8390_SDS12_13_XSG1_FR3_REALTEK_OUI_0500_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FR3_MODEL_NO_0500_OFFSET                                                       (980)
  #define RTL8390_SDS12_13_XSG1_FR3_MODEL_NO_0500_MASK                                                         (0x3F << RTL8390_SDS12_13_XSG1_FR3_MODEL_NO_0500_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FR3_REVISION_NO_0300_OFFSET                                                    (976)
  #define RTL8390_SDS12_13_XSG1_FR3_REVISION_NO_0300_MASK                                                      (0xF << RTL8390_SDS12_13_XSG1_FR3_REVISION_NO_0300_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FR2_REALTEK_OUI_2106_OFFSET                                                    (960)
  #define RTL8390_SDS12_13_XSG1_FR2_REALTEK_OUI_2106_MASK                                                      (0xFFFF << RTL8390_SDS12_13_XSG1_FR2_REALTEK_OUI_2106_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FR5_RX_CFG_REG_OFFSET                                                          (944)
  #define RTL8390_SDS12_13_XSG1_FR5_RX_CFG_REG_MASK                                                            (0xFFFF << RTL8390_SDS12_13_XSG1_FR5_RX_CFG_REG_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FR4_TX_CFG_REG_OFFSET                                                          (928)
  #define RTL8390_SDS12_13_XSG1_FR4_TX_CFG_REG_MASK                                                            (0xFFFF << RTL8390_SDS12_13_XSG1_FR4_TX_CFG_REG_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FR7_MR_NP_TX_OFFSET                                                            (912)
  #define RTL8390_SDS12_13_XSG1_FR7_MR_NP_TX_MASK                                                              (0xFFFF << RTL8390_SDS12_13_XSG1_FR7_MR_NP_TX_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FR6_FIB_NP_EN_OFFSET                                                           (898)
  #define RTL8390_SDS12_13_XSG1_FR6_FIB_NP_EN_MASK                                                             (0x1 << RTL8390_SDS12_13_XSG1_FR6_FIB_NP_EN_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FR6_RXPAGE_OFFSET                                                              (897)
  #define RTL8390_SDS12_13_XSG1_FR6_RXPAGE_MASK                                                                (0x1 << RTL8390_SDS12_13_XSG1_FR6_RXPAGE_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FR8_MR_NP_RX_OFFSET                                                            (864)
  #define RTL8390_SDS12_13_XSG1_FR8_MR_NP_RX_MASK                                                              (0xFFFF << RTL8390_SDS12_13_XSG1_FR8_MR_NP_RX_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FR13_INDR_FUNC_OFFSET                                                          (830)
  #define RTL8390_SDS12_13_XSG1_FR13_INDR_FUNC_MASK                                                            (0x3 << RTL8390_SDS12_13_XSG1_FR13_INDR_FUNC_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FR13_DUMMY_REG13_1305_OFFSET                                                   (821)
  #define RTL8390_SDS12_13_XSG1_FR13_DUMMY_REG13_1305_MASK                                                     (0x1FF << RTL8390_SDS12_13_XSG1_FR13_DUMMY_REG13_1305_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FR13_INDR_DEVAD_OFFSET                                                         (816)
  #define RTL8390_SDS12_13_XSG1_FR13_INDR_DEVAD_MASK                                                           (0x1F << RTL8390_SDS12_13_XSG1_FR13_INDR_DEVAD_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FR14_MMDRDBUS_OFFSET                                                           (768)
  #define RTL8390_SDS12_13_XSG1_FR14_MMDRDBUS_MASK                                                             (0xFFFF << RTL8390_SDS12_13_XSG1_FR14_MMDRDBUS_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FR17_ANA_RG3X_OFFSET                                                           (752)
  #define RTL8390_SDS12_13_XSG1_FR17_ANA_RG3X_MASK                                                             (0xFFFF << RTL8390_SDS12_13_XSG1_FR17_ANA_RG3X_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FR16_ANA_RG2X_OFFSET                                                           (736)
  #define RTL8390_SDS12_13_XSG1_FR16_ANA_RG2X_MASK                                                             (0xFFFF << RTL8390_SDS12_13_XSG1_FR16_ANA_RG2X_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FR19_ANA_RG5X_OFFSET                                                           (720)
  #define RTL8390_SDS12_13_XSG1_FR19_ANA_RG5X_MASK                                                             (0xFFFF << RTL8390_SDS12_13_XSG1_FR19_ANA_RG5X_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FR18_ANA_RG4X_OFFSET                                                           (704)
  #define RTL8390_SDS12_13_XSG1_FR18_ANA_RG4X_MASK                                                             (0xFFFF << RTL8390_SDS12_13_XSG1_FR18_ANA_RG4X_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FR21_ANA_RG7X_OFFSET                                                           (688)
  #define RTL8390_SDS12_13_XSG1_FR21_ANA_RG7X_MASK                                                             (0xFFFF << RTL8390_SDS12_13_XSG1_FR21_ANA_RG7X_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FR20_ANA_RG6X_OFFSET                                                           (672)
  #define RTL8390_SDS12_13_XSG1_FR20_ANA_RG6X_MASK                                                             (0xFFFF << RTL8390_SDS12_13_XSG1_FR20_ANA_RG6X_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FR23_QSGM_TXCFG_MAC_OFFSET                                                     (656)
  #define RTL8390_SDS12_13_XSG1_FR23_QSGM_TXCFG_MAC_MASK                                                       (0xFFFF << RTL8390_SDS12_13_XSG1_FR23_QSGM_TXCFG_MAC_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FR22_QSGM_TXCFG_PHY_OFFSET                                                     (640)
  #define RTL8390_SDS12_13_XSG1_FR22_QSGM_TXCFG_PHY_MASK                                                       (0xFFFF << RTL8390_SDS12_13_XSG1_FR22_QSGM_TXCFG_PHY_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FR25_ANA_RG13X_OFFSET                                                          (624)
  #define RTL8390_SDS12_13_XSG1_FR25_ANA_RG13X_MASK                                                            (0xFFFF << RTL8390_SDS12_13_XSG1_FR25_ANA_RG13X_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FR24_ANA_RG12X_OFFSET                                                          (608)
  #define RTL8390_SDS12_13_XSG1_FR24_ANA_RG12X_MASK                                                            (0xFFFF << RTL8390_SDS12_13_XSG1_FR24_ANA_RG12X_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FR27_ANA_RG15X_OFFSET                                                          (592)
  #define RTL8390_SDS12_13_XSG1_FR27_ANA_RG15X_MASK                                                            (0xFFFF << RTL8390_SDS12_13_XSG1_FR27_ANA_RG15X_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FR29_CFG_AUTO_DET_ON_OFFSET                                                    (575)
  #define RTL8390_SDS12_13_XSG1_FR29_CFG_AUTO_DET_ON_MASK                                                      (0x1 << RTL8390_SDS12_13_XSG1_FR29_CFG_AUTO_DET_ON_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FR29_CFG_TOUT_MAX_OFFSET                                                       (569)
  #define RTL8390_SDS12_13_XSG1_FR29_CFG_TOUT_MAX_MASK                                                         (0x3F << RTL8390_SDS12_13_XSG1_FR29_CFG_TOUT_MAX_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FR29_CFG_STATE_TMR_OFFSET                                                      (565)
  #define RTL8390_SDS12_13_XSG1_FR29_CFG_STATE_TMR_MASK                                                        (0xF << RTL8390_SDS12_13_XSG1_FR29_CFG_STATE_TMR_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FR29_CFG_TEST_TMR_OFFSET                                                       (560)
  #define RTL8390_SDS12_13_XSG1_FR29_CFG_TEST_TMR_MASK                                                         (0x1F << RTL8390_SDS12_13_XSG1_FR29_CFG_TEST_TMR_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FR28_CFG_CONS1_MAX_OFFSET                                                      (556)
  #define RTL8390_SDS12_13_XSG1_FR28_CFG_CONS1_MAX_MASK                                                        (0xF << RTL8390_SDS12_13_XSG1_FR28_CFG_CONS1_MAX_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FR28_CFG_CONS0_MAX_OFFSET                                                      (552)
  #define RTL8390_SDS12_13_XSG1_FR28_CFG_CONS0_MAX_MASK                                                        (0xF << RTL8390_SDS12_13_XSG1_FR28_CFG_CONS0_MAX_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FR28_CFG_CNT_MIN_OFFSET                                                        (544)
  #define RTL8390_SDS12_13_XSG1_FR28_CFG_CNT_MIN_MASK                                                          (0xFF << RTL8390_SDS12_13_XSG1_FR28_CFG_CNT_MIN_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FR30_CFG_RG30X1512_OFFSET                                                      (524)
  #define RTL8390_SDS12_13_XSG1_FR30_CFG_RG30X1512_MASK                                                        (0xF << RTL8390_SDS12_13_XSG1_FR30_CFG_RG30X1512_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FR30_CFG_STATMR_LEVEL_OFFSET                                                   (523)
  #define RTL8390_SDS12_13_XSG1_FR30_CFG_STATMR_LEVEL_MASK                                                     (0x1 << RTL8390_SDS12_13_XSG1_FR30_CFG_STATMR_LEVEL_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FR30_CFG_CNTEN_OFFSET                                                          (522)
  #define RTL8390_SDS12_13_XSG1_FR30_CFG_CNTEN_MASK                                                            (0x1 << RTL8390_SDS12_13_XSG1_FR30_CFG_CNTEN_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FR30_CFG_CONSEN_OFFSET                                                         (521)
  #define RTL8390_SDS12_13_XSG1_FR30_CFG_CONSEN_MASK                                                           (0x1 << RTL8390_SDS12_13_XSG1_FR30_CFG_CONSEN_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FR30_CFG_STATMR_EN_OFFSET                                                      (520)
  #define RTL8390_SDS12_13_XSG1_FR30_CFG_STATMR_EN_MASK                                                        (0x1 << RTL8390_SDS12_13_XSG1_FR30_CFG_STATMR_EN_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FR30_CFG_LNK_ON_TMR_OFFSET                                                     (512)
  #define RTL8390_SDS12_13_XSG1_FR30_CFG_LNK_ON_TMR_MASK                                                       (0xFF << RTL8390_SDS12_13_XSG1_FR30_CFG_LNK_ON_TMR_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FRE1_CAPBILITY_OFFSET                                                          (502)
  #define RTL8390_SDS12_13_XSG1_FRE1_CAPBILITY_MASK                                                            (0x3FF << RTL8390_SDS12_13_XSG1_FRE1_CAPBILITY_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FRE1_AN_COMPLETE_OFFSET                                                        (501)
  #define RTL8390_SDS12_13_XSG1_FRE1_AN_COMPLETE_MASK                                                          (0x1 << RTL8390_SDS12_13_XSG1_FRE1_AN_COMPLETE_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FRE1_R_FAULT_OFFSET                                                            (500)
  #define RTL8390_SDS12_13_XSG1_FRE1_R_FAULT_MASK                                                              (0x1 << RTL8390_SDS12_13_XSG1_FRE1_R_FAULT_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FRE1_NWAY_ABILITY_OFFSET                                                       (499)
  #define RTL8390_SDS12_13_XSG1_FRE1_NWAY_ABILITY_MASK                                                         (0x1 << RTL8390_SDS12_13_XSG1_FRE1_NWAY_ABILITY_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FRE1_LINK_STATUS_OFFSET                                                        (498)
  #define RTL8390_SDS12_13_XSG1_FRE1_LINK_STATUS_MASK                                                          (0x1 << RTL8390_SDS12_13_XSG1_FRE1_LINK_STATUS_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FRE1_JABBER_DETECT_OFFSET                                                      (497)
  #define RTL8390_SDS12_13_XSG1_FRE1_JABBER_DETECT_MASK                                                        (0x1 << RTL8390_SDS12_13_XSG1_FRE1_JABBER_DETECT_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FRE1_EXTENDED_CAPBILITY_OFFSET                                                 (496)
  #define RTL8390_SDS12_13_XSG1_FRE1_EXTENDED_CAPBILITY_MASK                                                   (0x1 << RTL8390_SDS12_13_XSG1_FRE1_EXTENDED_CAPBILITY_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FRE0_CFG_FIB_RST_OFFSET                                                        (495)
  #define RTL8390_SDS12_13_XSG1_FRE0_CFG_FIB_RST_MASK                                                          (0x1 << RTL8390_SDS12_13_XSG1_FRE0_CFG_FIB_RST_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FRE0_CFG_FIB_LPK_OFFSET                                                        (494)
  #define RTL8390_SDS12_13_XSG1_FRE0_CFG_FIB_LPK_MASK                                                          (0x1 << RTL8390_SDS12_13_XSG1_FRE0_CFG_FIB_LPK_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FRE0_CFG_FIB_SPD_RD_00_OFFSET                                                  (493)
  #define RTL8390_SDS12_13_XSG1_FRE0_CFG_FIB_SPD_RD_00_MASK                                                    (0x1 << RTL8390_SDS12_13_XSG1_FRE0_CFG_FIB_SPD_RD_00_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FRE0_CFG_FIB_ANEN_OFFSET                                                       (492)
  #define RTL8390_SDS12_13_XSG1_FRE0_CFG_FIB_ANEN_MASK                                                         (0x1 << RTL8390_SDS12_13_XSG1_FRE0_CFG_FIB_ANEN_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FRE0_CFG_FIB_PDOWN_OFFSET                                                      (491)
  #define RTL8390_SDS12_13_XSG1_FRE0_CFG_FIB_PDOWN_MASK                                                        (0x1 << RTL8390_SDS12_13_XSG1_FRE0_CFG_FIB_PDOWN_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FRE0_CFG_FIB_ISO_OFFSET                                                        (490)
  #define RTL8390_SDS12_13_XSG1_FRE0_CFG_FIB_ISO_MASK                                                          (0x1 << RTL8390_SDS12_13_XSG1_FRE0_CFG_FIB_ISO_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FRE0_CFG_FIB_RESTART_OFFSET                                                    (489)
  #define RTL8390_SDS12_13_XSG1_FRE0_CFG_FIB_RESTART_MASK                                                      (0x1 << RTL8390_SDS12_13_XSG1_FRE0_CFG_FIB_RESTART_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FRE0_CFG_FIB_FULLDUP_OFFSET                                                    (488)
  #define RTL8390_SDS12_13_XSG1_FRE0_CFG_FIB_FULLDUP_MASK                                                      (0x1 << RTL8390_SDS12_13_XSG1_FRE0_CFG_FIB_FULLDUP_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FRE0_CFG_FIB_SPD_RD_01_OFFSET                                                  (486)
  #define RTL8390_SDS12_13_XSG1_FRE0_CFG_FIB_SPD_RD_01_MASK                                                    (0x1 << RTL8390_SDS12_13_XSG1_FRE0_CFG_FIB_SPD_RD_01_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FRE0_CFG_FIB_FRCTX_OFFSET                                                      (485)
  #define RTL8390_SDS12_13_XSG1_FRE0_CFG_FIB_FRCTX_MASK                                                        (0x1 << RTL8390_SDS12_13_XSG1_FRE0_CFG_FIB_FRCTX_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FRE3_REALTEK_OUI_0500_OFFSET                                                   (474)
  #define RTL8390_SDS12_13_XSG1_FRE3_REALTEK_OUI_0500_MASK                                                     (0x3F << RTL8390_SDS12_13_XSG1_FRE3_REALTEK_OUI_0500_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FRE3_MODEL_NO_0500_OFFSET                                                      (468)
  #define RTL8390_SDS12_13_XSG1_FRE3_MODEL_NO_0500_MASK                                                        (0x3F << RTL8390_SDS12_13_XSG1_FRE3_MODEL_NO_0500_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FRE3_REVISION_NO_0300_OFFSET                                                   (464)
  #define RTL8390_SDS12_13_XSG1_FRE3_REVISION_NO_0300_MASK                                                     (0xF << RTL8390_SDS12_13_XSG1_FRE3_REVISION_NO_0300_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FRE2_REALTEK_OUI_2106_OFFSET                                                   (448)
  #define RTL8390_SDS12_13_XSG1_FRE2_REALTEK_OUI_2106_MASK                                                     (0xFFFF << RTL8390_SDS12_13_XSG1_FRE2_REALTEK_OUI_2106_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FRE5_RX_CFG_REG_OFFSET                                                         (432)
  #define RTL8390_SDS12_13_XSG1_FRE5_RX_CFG_REG_MASK                                                           (0xFFFF << RTL8390_SDS12_13_XSG1_FRE5_RX_CFG_REG_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FRE4_TX_CFG_REG_OFFSET                                                         (416)
  #define RTL8390_SDS12_13_XSG1_FRE4_TX_CFG_REG_MASK                                                           (0xFFFF << RTL8390_SDS12_13_XSG1_FRE4_TX_CFG_REG_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FRE7_MR_NP_TX_OFFSET                                                           (400)
  #define RTL8390_SDS12_13_XSG1_FRE7_MR_NP_TX_MASK                                                             (0xFFFF << RTL8390_SDS12_13_XSG1_FRE7_MR_NP_TX_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FRE6_FIB_NP_EN_OFFSET                                                          (386)
  #define RTL8390_SDS12_13_XSG1_FRE6_FIB_NP_EN_MASK                                                            (0x1 << RTL8390_SDS12_13_XSG1_FRE6_FIB_NP_EN_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FRE6_RXPAGE_OFFSET                                                             (385)
  #define RTL8390_SDS12_13_XSG1_FRE6_RXPAGE_MASK                                                               (0x1 << RTL8390_SDS12_13_XSG1_FRE6_RXPAGE_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FRE8_MR_NP_RX_OFFSET                                                           (352)
  #define RTL8390_SDS12_13_XSG1_FRE8_MR_NP_RX_MASK                                                             (0xFFFF << RTL8390_SDS12_13_XSG1_FRE8_MR_NP_RX_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FRE13_INDR_FUNC_OFFSET                                                         (318)
  #define RTL8390_SDS12_13_XSG1_FRE13_INDR_FUNC_MASK                                                           (0x3 << RTL8390_SDS12_13_XSG1_FRE13_INDR_FUNC_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FRE13_DUMMY_REG13_1305_OFFSET                                                  (309)
  #define RTL8390_SDS12_13_XSG1_FRE13_DUMMY_REG13_1305_MASK                                                    (0x1FF << RTL8390_SDS12_13_XSG1_FRE13_DUMMY_REG13_1305_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FRE13_INDR_DEVAD_OFFSET                                                        (304)
  #define RTL8390_SDS12_13_XSG1_FRE13_INDR_DEVAD_MASK                                                          (0x1F << RTL8390_SDS12_13_XSG1_FRE13_INDR_DEVAD_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FRE14_MMDRDBUS_OFFSET                                                          (256)
  #define RTL8390_SDS12_13_XSG1_FRE14_MMDRDBUS_MASK                                                            (0xFFFF << RTL8390_SDS12_13_XSG1_FRE14_MMDRDBUS_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FRE17_DUMMY_REG17_1505_OFFSET                                                  (245)
  #define RTL8390_SDS12_13_XSG1_FRE17_DUMMY_REG17_1505_MASK                                                    (0x7FF << RTL8390_SDS12_13_XSG1_FRE17_DUMMY_REG17_1505_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FRE17_EEE_RSG_FIB100_OFFSET                                                    (244)
  #define RTL8390_SDS12_13_XSG1_FRE17_EEE_RSG_FIB100_MASK                                                      (0x1 << RTL8390_SDS12_13_XSG1_FRE17_EEE_RSG_FIB100_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FRE17_EEE_STD_FIB100_OFFSET                                                    (243)
  #define RTL8390_SDS12_13_XSG1_FRE17_EEE_STD_FIB100_MASK                                                      (0x1 << RTL8390_SDS12_13_XSG1_FRE17_EEE_STD_FIB100_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FRE17_C1_PWRSAV_EN_FIB100_OFFSET                                               (242)
  #define RTL8390_SDS12_13_XSG1_FRE17_C1_PWRSAV_EN_FIB100_MASK                                                 (0x1 << RTL8390_SDS12_13_XSG1_FRE17_C1_PWRSAV_EN_FIB100_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FRE17_C2_PWRSAV_EN_FIB100_OFFSET                                               (241)
  #define RTL8390_SDS12_13_XSG1_FRE17_C2_PWRSAV_EN_FIB100_MASK                                                 (0x1 << RTL8390_SDS12_13_XSG1_FRE17_C2_PWRSAV_EN_FIB100_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FRE17_EEE_QUIET_FIB100_OFFSET                                                  (240)
  #define RTL8390_SDS12_13_XSG1_FRE17_EEE_QUIET_FIB100_MASK                                                    (0x1 << RTL8390_SDS12_13_XSG1_FRE17_EEE_QUIET_FIB100_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FRE16_DUMMY_REG16_15_OFFSET                                                    (239)
  #define RTL8390_SDS12_13_XSG1_FRE16_DUMMY_REG16_15_MASK                                                      (0x1 << RTL8390_SDS12_13_XSG1_FRE16_DUMMY_REG16_15_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FRE16_EEE_RSG_FIB1G_OFFSET                                                     (238)
  #define RTL8390_SDS12_13_XSG1_FRE16_EEE_RSG_FIB1G_MASK                                                       (0x1 << RTL8390_SDS12_13_XSG1_FRE16_EEE_RSG_FIB1G_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FRE16_EEE_STD_FIB1G_OFFSET                                                     (237)
  #define RTL8390_SDS12_13_XSG1_FRE16_EEE_STD_FIB1G_MASK                                                       (0x1 << RTL8390_SDS12_13_XSG1_FRE16_EEE_STD_FIB1G_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FRE16_C1_PWRSAV_EN_FIB1G_OFFSET                                                (236)
  #define RTL8390_SDS12_13_XSG1_FRE16_C1_PWRSAV_EN_FIB1G_MASK                                                  (0x1 << RTL8390_SDS12_13_XSG1_FRE16_C1_PWRSAV_EN_FIB1G_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FRE16_C2_PWRSAV_EN_FIB1G_OFFSET                                                (235)
  #define RTL8390_SDS12_13_XSG1_FRE16_C2_PWRSAV_EN_FIB1G_MASK                                                  (0x1 << RTL8390_SDS12_13_XSG1_FRE16_C2_PWRSAV_EN_FIB1G_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FRE16_EEE_QUIET_FIB1G_OFFSET                                                   (234)
  #define RTL8390_SDS12_13_XSG1_FRE16_EEE_QUIET_FIB1G_MASK                                                     (0x1 << RTL8390_SDS12_13_XSG1_FRE16_EEE_QUIET_FIB1G_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FRE16_EEE_RSG_QSGP_OFFSET                                                      (233)
  #define RTL8390_SDS12_13_XSG1_FRE16_EEE_RSG_QSGP_MASK                                                        (0x1 << RTL8390_SDS12_13_XSG1_FRE16_EEE_RSG_QSGP_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FRE16_EEE_STD_QSGP_OFFSET                                                      (232)
  #define RTL8390_SDS12_13_XSG1_FRE16_EEE_STD_QSGP_MASK                                                        (0x1 << RTL8390_SDS12_13_XSG1_FRE16_EEE_STD_QSGP_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FRE16_C1_PWRSAV_EN_QSGP_OFFSET                                                 (231)
  #define RTL8390_SDS12_13_XSG1_FRE16_C1_PWRSAV_EN_QSGP_MASK                                                   (0x1 << RTL8390_SDS12_13_XSG1_FRE16_C1_PWRSAV_EN_QSGP_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FRE16_C2_PWRSAV_EN_QSGP_OFFSET                                                 (230)
  #define RTL8390_SDS12_13_XSG1_FRE16_C2_PWRSAV_EN_QSGP_MASK                                                   (0x1 << RTL8390_SDS12_13_XSG1_FRE16_C2_PWRSAV_EN_QSGP_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FRE16_EEE_QUIET_QSGP_OFFSET                                                    (229)
  #define RTL8390_SDS12_13_XSG1_FRE16_EEE_QUIET_QSGP_MASK                                                      (0x1 << RTL8390_SDS12_13_XSG1_FRE16_EEE_QUIET_QSGP_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FRE16_EEE_RSG_RSGP_OFFSET                                                      (228)
  #define RTL8390_SDS12_13_XSG1_FRE16_EEE_RSG_RSGP_MASK                                                        (0x1 << RTL8390_SDS12_13_XSG1_FRE16_EEE_RSG_RSGP_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FRE16_EEE_STD_RSGP_OFFSET                                                      (227)
  #define RTL8390_SDS12_13_XSG1_FRE16_EEE_STD_RSGP_MASK                                                        (0x1 << RTL8390_SDS12_13_XSG1_FRE16_EEE_STD_RSGP_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FRE16_C1_PWRSAV_EN_RSGP_OFFSET                                                 (226)
  #define RTL8390_SDS12_13_XSG1_FRE16_C1_PWRSAV_EN_RSGP_MASK                                                   (0x1 << RTL8390_SDS12_13_XSG1_FRE16_C1_PWRSAV_EN_RSGP_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FRE16_C2_PWRSAV_EN_RSGP_OFFSET                                                 (225)
  #define RTL8390_SDS12_13_XSG1_FRE16_C2_PWRSAV_EN_RSGP_MASK                                                   (0x1 << RTL8390_SDS12_13_XSG1_FRE16_C2_PWRSAV_EN_RSGP_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FRE16_EEE_QUIET_RSGP_OFFSET                                                    (224)
  #define RTL8390_SDS12_13_XSG1_FRE16_EEE_QUIET_RSGP_MASK                                                      (0x1 << RTL8390_SDS12_13_XSG1_FRE16_EEE_QUIET_RSGP_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FRE19_CFG_TX_MODE_OFFSET                                                       (222)
  #define RTL8390_SDS12_13_XSG1_FRE19_CFG_TX_MODE_MASK                                                         (0x3 << RTL8390_SDS12_13_XSG1_FRE19_CFG_TX_MODE_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FRE19_DET_IDLE32_DIS_OFFSET                                                    (221)
  #define RTL8390_SDS12_13_XSG1_FRE19_DET_IDLE32_DIS_MASK                                                      (0x1 << RTL8390_SDS12_13_XSG1_FRE19_DET_IDLE32_DIS_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FRE19_DET_CG_DIS_OFFSET                                                        (220)
  #define RTL8390_SDS12_13_XSG1_FRE19_DET_CG_DIS_MASK                                                          (0x1 << RTL8390_SDS12_13_XSG1_FRE19_DET_CG_DIS_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FRE19_CFG_LINK_OK_SEL_OFFSET                                                   (219)
  #define RTL8390_SDS12_13_XSG1_FRE19_CFG_LINK_OK_SEL_MASK                                                     (0x1 << RTL8390_SDS12_13_XSG1_FRE19_CFG_LINK_OK_SEL_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FRE19_RX_TS_TIMER_OFFSET                                                       (217)
  #define RTL8390_SDS12_13_XSG1_FRE19_RX_TS_TIMER_MASK                                                         (0x3 << RTL8390_SDS12_13_XSG1_FRE19_RX_TS_TIMER_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FRE19_RX_WF_TIMER_OFFSET                                                       (214)
  #define RTL8390_SDS12_13_XSG1_FRE19_RX_WF_TIMER_MASK                                                         (0x7 << RTL8390_SDS12_13_XSG1_FRE19_RX_WF_TIMER_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FRE19_RX_TW_TIMER_OFFSET                                                       (211)
  #define RTL8390_SDS12_13_XSG1_FRE19_RX_TW_TIMER_MASK                                                         (0x7 << RTL8390_SDS12_13_XSG1_FRE19_RX_TW_TIMER_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FRE19_RX_TQ_TIMER_OFFSET                                                       (208)
  #define RTL8390_SDS12_13_XSG1_FRE19_RX_TQ_TIMER_MASK                                                         (0x7 << RTL8390_SDS12_13_XSG1_FRE19_RX_TQ_TIMER_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FRE18_DUMMY_REG18_1509_OFFSET                                                  (201)
  #define RTL8390_SDS12_13_XSG1_FRE18_DUMMY_REG18_1509_MASK                                                    (0x7F << RTL8390_SDS12_13_XSG1_FRE18_DUMMY_REG18_1509_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FRE18_TX_TR_TIMER_OFFSET                                                       (198)
  #define RTL8390_SDS12_13_XSG1_FRE18_TX_TR_TIMER_MASK                                                         (0x7 << RTL8390_SDS12_13_XSG1_FRE18_TX_TR_TIMER_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FRE18_TX_TQ_TIMER_OFFSET                                                       (195)
  #define RTL8390_SDS12_13_XSG1_FRE18_TX_TQ_TIMER_MASK                                                         (0x7 << RTL8390_SDS12_13_XSG1_FRE18_TX_TQ_TIMER_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FRE18_TX_TS_TIMER_OFFSET                                                       (192)
  #define RTL8390_SDS12_13_XSG1_FRE18_TX_TS_TIMER_MASK                                                         (0x7 << RTL8390_SDS12_13_XSG1_FRE18_TX_TS_TIMER_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FRE21_DUMMY_REG21_1513_OFFSET                                                  (189)
  #define RTL8390_SDS12_13_XSG1_FRE21_DUMMY_REG21_1513_MASK                                                    (0x7 << RTL8390_SDS12_13_XSG1_FRE21_DUMMY_REG21_1513_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FRE21_DUMMY_REG21_1204_OFFSET                                                  (180)
  #define RTL8390_SDS12_13_XSG1_FRE21_DUMMY_REG21_1204_MASK                                                    (0x1FF << RTL8390_SDS12_13_XSG1_FRE21_DUMMY_REG21_1204_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FRE21_DUMMY_REG21_0300_OFFSET                                                  (176)
  #define RTL8390_SDS12_13_XSG1_FRE21_DUMMY_REG21_0300_MASK                                                    (0xF << RTL8390_SDS12_13_XSG1_FRE21_DUMMY_REG21_0300_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FRE20_CFG_SFD_SEL_OFFSET                                                       (175)
  #define RTL8390_SDS12_13_XSG1_FRE20_CFG_SFD_SEL_MASK                                                         (0x1 << RTL8390_SDS12_13_XSG1_FRE20_CFG_SFD_SEL_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FRE20_CFG_IDLE_SEL_OFFSET                                                      (174)
  #define RTL8390_SDS12_13_XSG1_FRE20_CFG_IDLE_SEL_MASK                                                        (0x1 << RTL8390_SDS12_13_XSG1_FRE20_CFG_IDLE_SEL_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FRE20_CFG_CG_SEL_OFFSET                                                        (173)
  #define RTL8390_SDS12_13_XSG1_FRE20_CFG_CG_SEL_MASK                                                          (0x1 << RTL8390_SDS12_13_XSG1_FRE20_CFG_CG_SEL_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FRE20_CFG_IDLE32_CNT_OFFSET                                                    (168)
  #define RTL8390_SDS12_13_XSG1_FRE20_CFG_IDLE32_CNT_MASK                                                      (0x1F << RTL8390_SDS12_13_XSG1_FRE20_CFG_IDLE32_CNT_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FRE20_CFG_IDLE_CNT_OFFSET                                                      (164)
  #define RTL8390_SDS12_13_XSG1_FRE20_CFG_IDLE_CNT_MASK                                                        (0xF << RTL8390_SDS12_13_XSG1_FRE20_CFG_IDLE_CNT_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FRE20_CFG_CG_CNT_OFFSET                                                        (160)
  #define RTL8390_SDS12_13_XSG1_FRE20_CFG_CG_CNT_MASK                                                          (0xF << RTL8390_SDS12_13_XSG1_FRE20_CFG_CG_CNT_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FRE23_DUMMY_REG23_1508_OFFSET                                                  (152)
  #define RTL8390_SDS12_13_XSG1_FRE23_DUMMY_REG23_1508_MASK                                                    (0xFF << RTL8390_SDS12_13_XSG1_FRE23_DUMMY_REG23_1508_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FRE23_CFG_SILENT_PROB_SEL_OFFSET                                               (148)
  #define RTL8390_SDS12_13_XSG1_FRE23_CFG_SILENT_PROB_SEL_MASK                                                 (0xF << RTL8390_SDS12_13_XSG1_FRE23_CFG_SILENT_PROB_SEL_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FRE23_CFG_LINK_SEL_OFFSET                                                      (147)
  #define RTL8390_SDS12_13_XSG1_FRE23_CFG_LINK_SEL_MASK                                                        (0x1 << RTL8390_SDS12_13_XSG1_FRE23_CFG_LINK_SEL_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FRE23_DUMMY_REG23_0200_OFFSET                                                  (144)
  #define RTL8390_SDS12_13_XSG1_FRE23_DUMMY_REG23_0200_MASK                                                    (0x7 << RTL8390_SDS12_13_XSG1_FRE23_DUMMY_REG23_0200_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FRE22_CFG_EPON_INTEN_OFFSET                                                    (143)
  #define RTL8390_SDS12_13_XSG1_FRE22_CFG_EPON_INTEN_MASK                                                      (0x1 << RTL8390_SDS12_13_XSG1_FRE22_CFG_EPON_INTEN_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FRE22_CFG_LINK_INTEN_OFFSET                                                    (142)
  #define RTL8390_SDS12_13_XSG1_FRE22_CFG_LINK_INTEN_MASK                                                      (0x1 << RTL8390_SDS12_13_XSG1_FRE22_CFG_LINK_INTEN_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FRE22_DUMMY_REG22_1302_OFFSET                                                  (130)
  #define RTL8390_SDS12_13_XSG1_FRE22_DUMMY_REG22_1302_MASK                                                    (0xFFF << RTL8390_SDS12_13_XSG1_FRE22_DUMMY_REG22_1302_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FRE22_DET_EPON_INT_OFFSET                                                      (129)
  #define RTL8390_SDS12_13_XSG1_FRE22_DET_EPON_INT_MASK                                                        (0x1 << RTL8390_SDS12_13_XSG1_FRE22_DET_EPON_INT_OFFSET)
  #define RTL8390_SDS12_13_XSG1_FRE22_SDS_LINK_INT_OFFSET                                                      (128)
  #define RTL8390_SDS12_13_XSG1_FRE22_SDS_LINK_INT_MASK                                                        (0x1 << RTL8390_SDS12_13_XSG1_FRE22_SDS_LINK_INT_OFFSET)

#define RTL8390_SDS12_13_TGRX_ADDR                                                                             (0xBA00)
  #define RTL8390_SDS12_13_TGRX_DTE1_FAULT_DET_OFFSET                                                          (2039)
  #define RTL8390_SDS12_13_TGRX_DTE1_FAULT_DET_MASK                                                            (0x1 << RTL8390_SDS12_13_TGRX_DTE1_FAULT_DET_OFFSET)
  #define RTL8390_SDS12_13_TGRX_DTE1_RX_LINK_OFFSET                                                            (2034)
  #define RTL8390_SDS12_13_TGRX_DTE1_RX_LINK_MASK                                                              (0x1 << RTL8390_SDS12_13_TGRX_DTE1_RX_LINK_OFFSET)
  #define RTL8390_SDS12_13_TGRX_DTE1_LO_PWR_ABLTY_OFFSET                                                       (2033)
  #define RTL8390_SDS12_13_TGRX_DTE1_LO_PWR_ABLTY_MASK                                                         (0x1 << RTL8390_SDS12_13_TGRX_DTE1_LO_PWR_ABLTY_OFFSET)
  #define RTL8390_SDS12_13_TGRX_DTE0_RST_OFFSET                                                                (2031)
  #define RTL8390_SDS12_13_TGRX_DTE0_RST_MASK                                                                  (0x1 << RTL8390_SDS12_13_TGRX_DTE0_RST_OFFSET)
  #define RTL8390_SDS12_13_TGRX_DTE0_LPB_OFFSET                                                                (2030)
  #define RTL8390_SDS12_13_TGRX_DTE0_LPB_MASK                                                                  (0x1 << RTL8390_SDS12_13_TGRX_DTE0_LPB_OFFSET)
  #define RTL8390_SDS12_13_TGRX_DTE0_SPD_SEL_1_OFFSET                                                          (2029)
  #define RTL8390_SDS12_13_TGRX_DTE0_SPD_SEL_1_MASK                                                            (0x1 << RTL8390_SDS12_13_TGRX_DTE0_SPD_SEL_1_OFFSET)
  #define RTL8390_SDS12_13_TGRX_DTE0_LO_PWR_OFFSET                                                             (2027)
  #define RTL8390_SDS12_13_TGRX_DTE0_LO_PWR_MASK                                                               (0x1 << RTL8390_SDS12_13_TGRX_DTE0_LO_PWR_OFFSET)
  #define RTL8390_SDS12_13_TGRX_DTE0_SPD_SEL_0_OFFSET                                                          (2022)
  #define RTL8390_SDS12_13_TGRX_DTE0_SPD_SEL_0_MASK                                                            (0x1 << RTL8390_SDS12_13_TGRX_DTE0_SPD_SEL_0_OFFSET)
  #define RTL8390_SDS12_13_TGRX_DTE0_SPD_TYPE_SEL_OFFSET                                                       (2018)
  #define RTL8390_SDS12_13_TGRX_DTE0_SPD_TYPE_SEL_MASK                                                         (0xF << RTL8390_SDS12_13_TGRX_DTE0_SPD_TYPE_SEL_OFFSET)
  #define RTL8390_SDS12_13_TGRX_DTE2_3_DEV_ID_OFFSET                                                           (1984)
  #define RTL8390_SDS12_13_TGRX_DTE2_3_DEV_ID_MASK                                                             (0xFFFFFFFF << RTL8390_SDS12_13_TGRX_DTE2_3_DEV_ID_OFFSET)
  #define RTL8390_SDS12_13_TGRX_DTE5_NWAY_PRSNT_OFFSET                                                         (1975)
  #define RTL8390_SDS12_13_TGRX_DTE5_NWAY_PRSNT_MASK                                                           (0x1 << RTL8390_SDS12_13_TGRX_DTE5_NWAY_PRSNT_OFFSET)
  #define RTL8390_SDS12_13_TGRX_DTE5_TC_PRSNT_OFFSET                                                           (1974)
  #define RTL8390_SDS12_13_TGRX_DTE5_TC_PRSNT_MASK                                                             (0x1 << RTL8390_SDS12_13_TGRX_DTE5_TC_PRSNT_OFFSET)
  #define RTL8390_SDS12_13_TGRX_DTE5_DTE_XS_PRSNT_OFFSET                                                       (1973)
  #define RTL8390_SDS12_13_TGRX_DTE5_DTE_XS_PRSNT_MASK                                                         (0x1 << RTL8390_SDS12_13_TGRX_DTE5_DTE_XS_PRSNT_OFFSET)
  #define RTL8390_SDS12_13_TGRX_DTE5_PHY_XS_PRSNT_OFFSET                                                       (1972)
  #define RTL8390_SDS12_13_TGRX_DTE5_PHY_XS_PRSNT_MASK                                                         (0x1 << RTL8390_SDS12_13_TGRX_DTE5_PHY_XS_PRSNT_OFFSET)
  #define RTL8390_SDS12_13_TGRX_DTE5_PCS_PRSNT_OFFSET                                                          (1971)
  #define RTL8390_SDS12_13_TGRX_DTE5_PCS_PRSNT_MASK                                                            (0x1 << RTL8390_SDS12_13_TGRX_DTE5_PCS_PRSNT_OFFSET)
  #define RTL8390_SDS12_13_TGRX_DTE5_WIS_PRSNT_OFFSET                                                          (1970)
  #define RTL8390_SDS12_13_TGRX_DTE5_WIS_PRSNT_MASK                                                            (0x1 << RTL8390_SDS12_13_TGRX_DTE5_WIS_PRSNT_OFFSET)
  #define RTL8390_SDS12_13_TGRX_DTE5_PMA_PMD_PRSNT_OFFSET                                                      (1969)
  #define RTL8390_SDS12_13_TGRX_DTE5_PMA_PMD_PRSNT_MASK                                                        (0x1 << RTL8390_SDS12_13_TGRX_DTE5_PMA_PMD_PRSNT_OFFSET)
  #define RTL8390_SDS12_13_TGRX_DTE5_CLAUSE_22_PRSNT_OFFSET                                                    (1968)
  #define RTL8390_SDS12_13_TGRX_DTE5_CLAUSE_22_PRSNT_MASK                                                      (0x1 << RTL8390_SDS12_13_TGRX_DTE5_CLAUSE_22_PRSNT_OFFSET)
  #define RTL8390_SDS12_13_TGRX_DTE4_10G_CAPABLE_OFFSET                                                        (1952)
  #define RTL8390_SDS12_13_TGRX_DTE4_10G_CAPABLE_MASK                                                          (0x1 << RTL8390_SDS12_13_TGRX_DTE4_10G_CAPABLE_OFFSET)
  #define RTL8390_SDS12_13_TGRX_DTE6_VNDR_SPEC_DEV_2_PRSNT_OFFSET                                              (1935)
  #define RTL8390_SDS12_13_TGRX_DTE6_VNDR_SPEC_DEV_2_PRSNT_MASK                                                (0x1 << RTL8390_SDS12_13_TGRX_DTE6_VNDR_SPEC_DEV_2_PRSNT_OFFSET)
  #define RTL8390_SDS12_13_TGRX_DTE6_VNDR_SPEC_DEV_1_PRSNT_OFFSET                                              (1934)
  #define RTL8390_SDS12_13_TGRX_DTE6_VNDR_SPEC_DEV_1_PRSNT_MASK                                                (0x1 << RTL8390_SDS12_13_TGRX_DTE6_VNDR_SPEC_DEV_1_PRSNT_OFFSET)
  #define RTL8390_SDS12_13_TGRX_DTE6_CLAUSE_22_EXT_PRSNT_OFFSET                                                (1933)
  #define RTL8390_SDS12_13_TGRX_DTE6_CLAUSE_22_EXT_PRSNT_MASK                                                  (0x1 << RTL8390_SDS12_13_TGRX_DTE6_CLAUSE_22_EXT_PRSNT_OFFSET)
  #define RTL8390_SDS12_13_TGRX_DTE8_DEV_PRSNT_OFFSET                                                          (1902)
  #define RTL8390_SDS12_13_TGRX_DTE8_DEV_PRSNT_MASK                                                            (0x3 << RTL8390_SDS12_13_TGRX_DTE8_DEV_PRSNT_OFFSET)
  #define RTL8390_SDS12_13_TGRX_DTE8_TX_FAULT_OFFSET                                                           (1899)
  #define RTL8390_SDS12_13_TGRX_DTE8_TX_FAULT_MASK                                                             (0x1 << RTL8390_SDS12_13_TGRX_DTE8_TX_FAULT_OFFSET)
  #define RTL8390_SDS12_13_TGRX_DTE8_RX_FAULT_OFFSET                                                           (1898)
  #define RTL8390_SDS12_13_TGRX_DTE8_RX_FAULT_MASK                                                             (0x1 << RTL8390_SDS12_13_TGRX_DTE8_RX_FAULT_OFFSET)
  #define RTL8390_SDS12_13_TGRX_DTE14_15_PKG_ID_OFFSET                                                         (1792)
  #define RTL8390_SDS12_13_TGRX_DTE14_15_PKG_ID_MASK                                                           (0xFFFFFFFF << RTL8390_SDS12_13_TGRX_DTE14_15_PKG_ID_OFFSET)
  #define RTL8390_SDS12_13_TGRX_DTE25_TEST_PTRN_EN_OFFSET                                                      (1650)
  #define RTL8390_SDS12_13_TGRX_DTE25_TEST_PTRN_EN_MASK                                                        (0x1 << RTL8390_SDS12_13_TGRX_DTE25_TEST_PTRN_EN_OFFSET)
  #define RTL8390_SDS12_13_TGRX_DTE25_TEST_PTRN_SEL_OFFSET                                                     (1648)
  #define RTL8390_SDS12_13_TGRX_DTE25_TEST_PTRN_SEL_MASK                                                       (0x3 << RTL8390_SDS12_13_TGRX_DTE25_TEST_PTRN_SEL_OFFSET)
  #define RTL8390_SDS12_13_TGRX_DTE24_DTE_XGXS_LANE_ALGNMNT_OFFSET                                             (1644)
  #define RTL8390_SDS12_13_TGRX_DTE24_DTE_XGXS_LANE_ALGNMNT_MASK                                               (0x1 << RTL8390_SDS12_13_TGRX_DTE24_DTE_XGXS_LANE_ALGNMNT_OFFSET)
  #define RTL8390_SDS12_13_TGRX_DTE24_TEST_PTRN_ABLTY_OFFSET                                                   (1643)
  #define RTL8390_SDS12_13_TGRX_DTE24_TEST_PTRN_ABLTY_MASK                                                     (0x1 << RTL8390_SDS12_13_TGRX_DTE24_TEST_PTRN_ABLTY_OFFSET)
  #define RTL8390_SDS12_13_TGRX_DTE24_IGNORED_OFFSET                                                           (1642)
  #define RTL8390_SDS12_13_TGRX_DTE24_IGNORED_MASK                                                             (0x1 << RTL8390_SDS12_13_TGRX_DTE24_IGNORED_OFFSET)
  #define RTL8390_SDS12_13_TGRX_DTE24_LANE_3_SYNC_OFFSET                                                       (1635)
  #define RTL8390_SDS12_13_TGRX_DTE24_LANE_3_SYNC_MASK                                                         (0x1 << RTL8390_SDS12_13_TGRX_DTE24_LANE_3_SYNC_OFFSET)
  #define RTL8390_SDS12_13_TGRX_DTE24_LANE_2_SYNC_OFFSET                                                       (1634)
  #define RTL8390_SDS12_13_TGRX_DTE24_LANE_2_SYNC_MASK                                                         (0x1 << RTL8390_SDS12_13_TGRX_DTE24_LANE_2_SYNC_OFFSET)
  #define RTL8390_SDS12_13_TGRX_DTE24_LANE_1_SYNC_OFFSET                                                       (1633)
  #define RTL8390_SDS12_13_TGRX_DTE24_LANE_1_SYNC_MASK                                                         (0x1 << RTL8390_SDS12_13_TGRX_DTE24_LANE_1_SYNC_OFFSET)
  #define RTL8390_SDS12_13_TGRX_DTE24_LANE_0_SYNC_OFFSET                                                       (1632)
  #define RTL8390_SDS12_13_TGRX_DTE24_LANE_0_SYNC_MASK                                                         (0x1 << RTL8390_SDS12_13_TGRX_DTE24_LANE_0_SYNC_OFFSET)
  #define RTL8390_SDS12_13_TGRX_TGX1_CFG_INV_HSO_1_OFFSET                                                      (1023)
  #define RTL8390_SDS12_13_TGRX_TGX1_CFG_INV_HSO_1_MASK                                                        (0x1 << RTL8390_SDS12_13_TGRX_TGX1_CFG_INV_HSO_1_OFFSET)
  #define RTL8390_SDS12_13_TGRX_TGX1_CFG_INV_HSO_0_OFFSET                                                      (1022)
  #define RTL8390_SDS12_13_TGRX_TGX1_CFG_INV_HSO_0_MASK                                                        (0x1 << RTL8390_SDS12_13_TGRX_TGX1_CFG_INV_HSO_0_OFFSET)
  #define RTL8390_SDS12_13_TGRX_TGX1_CFG_INV_HSI_1_OFFSET                                                      (1021)
  #define RTL8390_SDS12_13_TGRX_TGX1_CFG_INV_HSI_1_MASK                                                        (0x1 << RTL8390_SDS12_13_TGRX_TGX1_CFG_INV_HSI_1_OFFSET)
  #define RTL8390_SDS12_13_TGRX_TGX1_CFG_INV_HSI_0_OFFSET                                                      (1020)
  #define RTL8390_SDS12_13_TGRX_TGX1_CFG_INV_HSI_0_MASK                                                        (0x1 << RTL8390_SDS12_13_TGRX_TGX1_CFG_INV_HSI_0_OFFSET)
  #define RTL8390_SDS12_13_TGRX_TGX1_CFG_CLK_RD_INV_1_OFFSET                                                   (1019)
  #define RTL8390_SDS12_13_TGRX_TGX1_CFG_CLK_RD_INV_1_MASK                                                     (0x1 << RTL8390_SDS12_13_TGRX_TGX1_CFG_CLK_RD_INV_1_OFFSET)
  #define RTL8390_SDS12_13_TGRX_TGX1_CFG_CLK_RD_INV_0_OFFSET                                                   (1018)
  #define RTL8390_SDS12_13_TGRX_TGX1_CFG_CLK_RD_INV_0_MASK                                                     (0x1 << RTL8390_SDS12_13_TGRX_TGX1_CFG_CLK_RD_INV_0_OFFSET)
  #define RTL8390_SDS12_13_TGRX_TGX1_CFG_CLK_WR_INV_1_OFFSET                                                   (1017)
  #define RTL8390_SDS12_13_TGRX_TGX1_CFG_CLK_WR_INV_1_MASK                                                     (0x1 << RTL8390_SDS12_13_TGRX_TGX1_CFG_CLK_WR_INV_1_OFFSET)
  #define RTL8390_SDS12_13_TGRX_TGX1_CFG_CLK_WR_INV_0_OFFSET                                                   (1016)
  #define RTL8390_SDS12_13_TGRX_TGX1_CFG_CLK_WR_INV_0_MASK                                                     (0x1 << RTL8390_SDS12_13_TGRX_TGX1_CFG_CLK_WR_INV_0_OFFSET)
  #define RTL8390_SDS12_13_TGRX_TGX1_CFG_RS_BYPASS_OFFSET                                                      (1015)
  #define RTL8390_SDS12_13_TGRX_TGX1_CFG_RS_BYPASS_MASK                                                        (0x1 << RTL8390_SDS12_13_TGRX_TGX1_CFG_RS_BYPASS_OFFSET)
  #define RTL8390_SDS12_13_TGRX_TGX1_CFG_RS_RTLPK_OFFSET                                                       (1014)
  #define RTL8390_SDS12_13_TGRX_TGX1_CFG_RS_RTLPK_MASK                                                         (0x1 << RTL8390_SDS12_13_TGRX_TGX1_CFG_RS_RTLPK_OFFSET)
  #define RTL8390_SDS12_13_TGRX_TGX1_CFG_RS_TRLPK_OFFSET                                                       (1013)
  #define RTL8390_SDS12_13_TGRX_TGX1_CFG_RS_TRLPK_MASK                                                         (0x1 << RTL8390_SDS12_13_TGRX_TGX1_CFG_RS_TRLPK_OFFSET)
  #define RTL8390_SDS12_13_TGRX_TGX1_CFG_DIG_LPK_OFFSET                                                        (1012)
  #define RTL8390_SDS12_13_TGRX_TGX1_CFG_DIG_LPK_MASK                                                          (0x1 << RTL8390_SDS12_13_TGRX_TGX1_CFG_DIG_LPK_OFFSET)
  #define RTL8390_SDS12_13_TGRX_TGX1_CFG_REM_LPK_OFFSET                                                        (1011)
  #define RTL8390_SDS12_13_TGRX_TGX1_CFG_REM_LPK_MASK                                                          (0x1 << RTL8390_SDS12_13_TGRX_TGX1_CFG_REM_LPK_OFFSET)
  #define RTL8390_SDS12_13_TGRX_TGX1_CFG_AFE_LPK_OFFSET                                                        (1010)
  #define RTL8390_SDS12_13_TGRX_TGX1_CFG_AFE_LPK_MASK                                                          (0x1 << RTL8390_SDS12_13_TGRX_TGX1_CFG_AFE_LPK_OFFSET)
  #define RTL8390_SDS12_13_TGRX_TGX1_CFG_XGM_RTLPK_OFFSET                                                      (1009)
  #define RTL8390_SDS12_13_TGRX_TGX1_CFG_XGM_RTLPK_MASK                                                        (0x1 << RTL8390_SDS12_13_TGRX_TGX1_CFG_XGM_RTLPK_OFFSET)
  #define RTL8390_SDS12_13_TGRX_TGX1_CFG_XGM_TRLPK_OFFSET                                                      (1008)
  #define RTL8390_SDS12_13_TGRX_TGX1_CFG_XGM_TRLPK_MASK                                                        (0x1 << RTL8390_SDS12_13_TGRX_TGX1_CFG_XGM_TRLPK_OFFSET)
  #define RTL8390_SDS12_13_TGRX_TGX0_CFG_TXCG_DBGI_OFFSET                                                      (1007)
  #define RTL8390_SDS12_13_TGRX_TGX0_CFG_TXCG_DBGI_MASK                                                        (0x1 << RTL8390_SDS12_13_TGRX_TGX0_CFG_TXCG_DBGI_OFFSET)
  #define RTL8390_SDS12_13_TGRX_TGX0_CFG_PUDI_DBGI_OFFSET                                                      (1006)
  #define RTL8390_SDS12_13_TGRX_TGX0_CFG_PUDI_DBGI_MASK                                                        (0x1 << RTL8390_SDS12_13_TGRX_TGX0_CFG_PUDI_DBGI_OFFSET)
  #define RTL8390_SDS12_13_TGRX_TGX0_CFG_D2A_DBGI_OFFSET                                                       (1005)
  #define RTL8390_SDS12_13_TGRX_TGX0_CFG_D2A_DBGI_MASK                                                         (0x1 << RTL8390_SDS12_13_TGRX_TGX0_CFG_D2A_DBGI_OFFSET)
  #define RTL8390_SDS12_13_TGRX_TGX0_CFG_A2D_DBGI_OFFSET                                                       (1004)
  #define RTL8390_SDS12_13_TGRX_TGX0_CFG_A2D_DBGI_MASK                                                         (0x1 << RTL8390_SDS12_13_TGRX_TGX0_CFG_A2D_DBGI_OFFSET)
  #define RTL8390_SDS12_13_TGRX_TGX0_DUMMY_1110_OFFSET                                                         (1002)
  #define RTL8390_SDS12_13_TGRX_TGX0_DUMMY_1110_MASK                                                           (0x3 << RTL8390_SDS12_13_TGRX_TGX0_DUMMY_1110_OFFSET)
  #define RTL8390_SDS12_13_TGRX_TGX0_CFG_PRBS7_GEN_OFFSET                                                      (1001)
  #define RTL8390_SDS12_13_TGRX_TGX0_CFG_PRBS7_GEN_MASK                                                        (0x1 << RTL8390_SDS12_13_TGRX_TGX0_CFG_PRBS7_GEN_OFFSET)
  #define RTL8390_SDS12_13_TGRX_TGX0_CFG_JT_CPAT_OFFSET                                                        (1000)
  #define RTL8390_SDS12_13_TGRX_TGX0_CFG_JT_CPAT_MASK                                                          (0x1 << RTL8390_SDS12_13_TGRX_TGX0_CFG_JT_CPAT_OFFSET)
  #define RTL8390_SDS12_13_TGRX_TGX0_CFG_TQ_TMR_OFFSET                                                         (999)
  #define RTL8390_SDS12_13_TGRX_TGX0_CFG_TQ_TMR_MASK                                                           (0x1 << RTL8390_SDS12_13_TGRX_TGX0_CFG_TQ_TMR_OFFSET)
  #define RTL8390_SDS12_13_TGRX_TGX0_CFG_INVLD_CNT_2_0_OFFSET                                                  (996)
  #define RTL8390_SDS12_13_TGRX_TGX0_CFG_INVLD_CNT_2_0_MASK                                                    (0x7 << RTL8390_SDS12_13_TGRX_TGX0_CFG_INVLD_CNT_2_0_OFFSET)
  #define RTL8390_SDS12_13_TGRX_TGX0_CFG_RST_FIFO_OFFSET                                                       (995)
  #define RTL8390_SDS12_13_TGRX_TGX0_CFG_RST_FIFO_MASK                                                         (0x1 << RTL8390_SDS12_13_TGRX_TGX0_CFG_RST_FIFO_OFFSET)
  #define RTL8390_SDS12_13_TGRX_TGX0_CFG_TGX_RFEN_OFFSET                                                       (994)
  #define RTL8390_SDS12_13_TGRX_TGX0_CFG_TGX_RFEN_MASK                                                         (0x1 << RTL8390_SDS12_13_TGRX_TGX0_CFG_TGX_RFEN_OFFSET)
  #define RTL8390_SDS12_13_TGRX_TGX0_CFG_TGX_TFEN_OFFSET                                                       (993)
  #define RTL8390_SDS12_13_TGRX_TGX0_CFG_TGX_TFEN_MASK                                                         (0x1 << RTL8390_SDS12_13_TGRX_TGX0_CFG_TGX_TFEN_OFFSET)
  #define RTL8390_SDS12_13_TGRX_TGX0_CFG_EEE_EN_OFFSET                                                         (992)
  #define RTL8390_SDS12_13_TGRX_TGX0_CFG_EEE_EN_MASK                                                           (0x1 << RTL8390_SDS12_13_TGRX_TGX0_CFG_EEE_EN_OFFSET)
  #define RTL8390_SDS12_13_TGRX_TGX2_DUMMY_1514_OFFSET                                                         (974)
  #define RTL8390_SDS12_13_TGRX_TGX2_DUMMY_1514_MASK                                                           (0x3 << RTL8390_SDS12_13_TGRX_TGX2_DUMMY_1514_OFFSET)
  #define RTL8390_SDS12_13_TGRX_TGX2_CFG_HAMPTR_OFFSET                                                         (973)
  #define RTL8390_SDS12_13_TGRX_TGX2_CFG_HAMPTR_MASK                                                           (0x1 << RTL8390_SDS12_13_TGRX_TGX2_CFG_HAMPTR_OFFSET)
  #define RTL8390_SDS12_13_TGRX_TGX2_SM_RESET_OFFSET                                                           (972)
  #define RTL8390_SDS12_13_TGRX_TGX2_SM_RESET_MASK                                                             (0x1 << RTL8390_SDS12_13_TGRX_TGX2_SM_RESET_OFFSET)
  #define RTL8390_SDS12_13_TGRX_TGX2_CFG_RXIDLE_OFFSET                                                         (971)
  #define RTL8390_SDS12_13_TGRX_TGX2_CFG_RXIDLE_MASK                                                           (0x1 << RTL8390_SDS12_13_TGRX_TGX2_CFG_RXIDLE_OFFSET)
  #define RTL8390_SDS12_13_TGRX_TGX2_CFG_RXIDLE_HYS_1_0_OFFSET                                                 (969)
  #define RTL8390_SDS12_13_TGRX_TGX2_CFG_RXIDLE_HYS_1_0_MASK                                                   (0x3 << RTL8390_SDS12_13_TGRX_TGX2_CFG_RXIDLE_HYS_1_0_OFFSET)
  #define RTL8390_SDS12_13_TGRX_TGX2_CFG_EEE_RXCTL_OFFSET                                                      (968)
  #define RTL8390_SDS12_13_TGRX_TGX2_CFG_EEE_RXCTL_MASK                                                        (0x1 << RTL8390_SDS12_13_TGRX_TGX2_CFG_EEE_RXCTL_OFFSET)
  #define RTL8390_SDS12_13_TGRX_TGX2_CFG_EEE_TXCTL_OFFSET                                                      (967)
  #define RTL8390_SDS12_13_TGRX_TGX2_CFG_EEE_TXCTL_MASK                                                        (0x1 << RTL8390_SDS12_13_TGRX_TGX2_CFG_EEE_TXCTL_OFFSET)
  #define RTL8390_SDS12_13_TGRX_TGX2_CFG_V2ANALOG_OFFSET                                                       (966)
  #define RTL8390_SDS12_13_TGRX_TGX2_CFG_V2ANALOG_MASK                                                         (0x1 << RTL8390_SDS12_13_TGRX_TGX2_CFG_V2ANALOG_OFFSET)
  #define RTL8390_SDS12_13_TGRX_TGX2_CFG_PDOWN_OFFSET                                                          (965)
  #define RTL8390_SDS12_13_TGRX_TGX2_CFG_PDOWN_MASK                                                            (0x1 << RTL8390_SDS12_13_TGRX_TGX2_CFG_PDOWN_OFFSET)
  #define RTL8390_SDS12_13_TGRX_TGX2_CFG_CMU_EN_OFFSET                                                         (964)
  #define RTL8390_SDS12_13_TGRX_TGX2_CFG_CMU_EN_MASK                                                           (0x1 << RTL8390_SDS12_13_TGRX_TGX2_CFG_CMU_EN_OFFSET)
  #define RTL8390_SDS12_13_TGRX_TGX2_CFG_RX_DATA_OFFSET                                                        (963)
  #define RTL8390_SDS12_13_TGRX_TGX2_CFG_RX_DATA_MASK                                                          (0x1 << RTL8390_SDS12_13_TGRX_TGX2_CFG_RX_DATA_OFFSET)
  #define RTL8390_SDS12_13_TGRX_TGX2_CFG_RX_CLKWR_OFFSET                                                       (962)
  #define RTL8390_SDS12_13_TGRX_TGX2_CFG_RX_CLKWR_MASK                                                         (0x1 << RTL8390_SDS12_13_TGRX_TGX2_CFG_RX_CLKWR_OFFSET)
  #define RTL8390_SDS12_13_TGRX_TGX2_CFG_RX_EN_OFFSET                                                          (961)
  #define RTL8390_SDS12_13_TGRX_TGX2_CFG_RX_EN_MASK                                                            (0x1 << RTL8390_SDS12_13_TGRX_TGX2_CFG_RX_EN_OFFSET)
  #define RTL8390_SDS12_13_TGRX_TGX2_CFG_FRC_MODE_OFFSET                                                       (960)
  #define RTL8390_SDS12_13_TGRX_TGX2_CFG_FRC_MODE_MASK                                                         (0x1 << RTL8390_SDS12_13_TGRX_TGX2_CFG_FRC_MODE_OFFSET)
  #define RTL8390_SDS12_13_TGRX_TGX13_DUMMY_1507_OFFSET                                                        (823)
  #define RTL8390_SDS12_13_TGRX_TGX13_DUMMY_1507_MASK                                                          (0x1FF << RTL8390_SDS12_13_TGRX_TGX13_DUMMY_1507_OFFSET)
  #define RTL8390_SDS12_13_TGRX_TGX13_CFG_MAC_CLK_DIS_OFFSET                                                   (822)
  #define RTL8390_SDS12_13_TGRX_TGX13_CFG_MAC_CLK_DIS_MASK                                                     (0x1 << RTL8390_SDS12_13_TGRX_TGX13_CFG_MAC_CLK_DIS_OFFSET)
  #define RTL8390_SDS12_13_TGRX_TGX13_DBG_RXAUI_SEL_1_0_OFFSET                                                 (820)
  #define RTL8390_SDS12_13_TGRX_TGX13_DBG_RXAUI_SEL_1_0_MASK                                                   (0x3 << RTL8390_SDS12_13_TGRX_TGX13_DBG_RXAUI_SEL_1_0_OFFSET)
  #define RTL8390_SDS12_13_TGRX_TGX13_DBG81_SEL_3_0_OFFSET                                                     (816)
  #define RTL8390_SDS12_13_TGRX_TGX13_DBG81_SEL_3_0_MASK                                                       (0xF << RTL8390_SDS12_13_TGRX_TGX13_DBG81_SEL_3_0_OFFSET)
  #define RTL8390_SDS12_13_TGRX_TGX12_DBG_SEL_15_0_OFFSET                                                      (800)
  #define RTL8390_SDS12_13_TGRX_TGX12_DBG_SEL_15_0_MASK                                                        (0xFFFF << RTL8390_SDS12_13_TGRX_TGX12_DBG_SEL_15_0_OFFSET)
  #define RTL8390_SDS12_13_TGRX_TGX14_BITERR_EN_OFFSET                                                         (783)
  #define RTL8390_SDS12_13_TGRX_TGX14_BITERR_EN_MASK                                                           (0x1 << RTL8390_SDS12_13_TGRX_TGX14_BITERR_EN_OFFSET)
  #define RTL8390_SDS12_13_TGRX_TGX14_ENABLE_CNT_4_0_OFFSET                                                    (776)
  #define RTL8390_SDS12_13_TGRX_TGX14_ENABLE_CNT_4_0_MASK                                                      (0x1F << RTL8390_SDS12_13_TGRX_TGX14_ENABLE_CNT_4_0_OFFSET)
  #define RTL8390_SDS12_13_TGRX_TGX14_COUNTER_NUM_3_0_OFFSET                                                   (772)
  #define RTL8390_SDS12_13_TGRX_TGX14_COUNTER_NUM_3_0_MASK                                                     (0xF << RTL8390_SDS12_13_TGRX_TGX14_COUNTER_NUM_3_0_OFFSET)
  #define RTL8390_SDS12_13_TGRX_TGX14_ERR_BIT_NUM_3_0_OFFSET                                                   (768)
  #define RTL8390_SDS12_13_TGRX_TGX14_ERR_BIT_NUM_3_0_MASK                                                     (0xF << RTL8390_SDS12_13_TGRX_TGX14_ERR_BIT_NUM_3_0_OFFSET)

#define RTL8390_SDS12_13_ANA_TG_ADDR                                                                           (0xBB00)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_BIAS_PICORE_KP_OFFSET                                                 (2046)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_BIAS_PICORE_KP_MASK                                                   (0x3 << RTL8390_SDS12_13_ANA_TG_S0_REG_BIAS_PICORE_KP_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_INT_INIT_OFFSET                                                       (2032)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_INT_INIT_MASK                                                         (0x3FFF << RTL8390_SDS12_13_ANA_TG_S0_REG_INT_INIT_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_BIAS_PICORE_KI_OFFSET                                                 (2030)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_BIAS_PICORE_KI_MASK                                                   (0x3 << RTL8390_SDS12_13_ANA_TG_S0_REG_BIAS_PICORE_KI_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_BIAS_STR_OFFSET                                                       (2027)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_BIAS_STR_MASK                                                         (0x7 << RTL8390_SDS12_13_ANA_TG_S0_REG_BIAS_STR_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_ACC2_MANUAL_OFFSET                                                    (2026)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_ACC2_MANUAL_MASK                                                      (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_ACC2_MANUAL_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_ACC2_PERIOD_OFFSET                                                    (2016)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_ACC2_PERIOD_MASK                                                      (0x3FF << RTL8390_SDS12_13_ANA_TG_S0_REG_ACC2_PERIOD_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_BITSEL_OFFSET                                                         (2015)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_BITSEL_MASK                                                           (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_BITSEL_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_EQ_LO_BND2_OFFSET                                                     (2010)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_EQ_LO_BND2_MASK                                                       (0x1F << RTL8390_SDS12_13_ANA_TG_S0_REG_EQ_LO_BND2_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_EQ_LO_BND1_OFFSET                                                     (2005)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_EQ_LO_BND1_MASK                                                       (0x1F << RTL8390_SDS12_13_ANA_TG_S0_REG_EQ_LO_BND1_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_EQ_LO_BND0_OFFSET                                                     (2000)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_EQ_LO_BND0_MASK                                                       (0x1F << RTL8390_SDS12_13_ANA_TG_S0_REG_EQ_LO_BND0_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_CDR_RESET_SEL_OFFSET                                                  (1999)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_CDR_RESET_SEL_MASK                                                    (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_CDR_RESET_SEL_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_CLKLA_AMP_OFFSET                                                      (1996)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_CLKLA_AMP_MASK                                                        (0x7 << RTL8390_SDS12_13_ANA_TG_S0_REG_CLKLA_AMP_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_CK25MO_E4_OFFSET                                                      (1995)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_CK25MO_E4_MASK                                                        (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_CK25MO_E4_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_CK25MO_EN_OFFSET                                                      (1994)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_CK25MO_EN_MASK                                                        (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_CK25MO_EN_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_EQ_UP_BND3_OFFSET                                                     (1989)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_EQ_UP_BND3_MASK                                                       (0x1F << RTL8390_SDS12_13_ANA_TG_S0_REG_EQ_UP_BND3_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_EQ_UP_BND2_OFFSET                                                     (1984)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_EQ_UP_BND2_MASK                                                       (0x1F << RTL8390_SDS12_13_ANA_TG_S0_REG_EQ_UP_BND2_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_BIAS_PIFINE_KI_OFFSET                                                 (1982)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_BIAS_PIFINE_KI_MASK                                                   (0x3 << RTL8390_SDS12_13_ANA_TG_S0_REG_BIAS_PIFINE_KI_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_EQ_PERIOD1_OFFSET                                                     (1975)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_EQ_PERIOD1_MASK                                                       (0x7F << RTL8390_SDS12_13_ANA_TG_S0_REG_EQ_PERIOD1_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_EQ_PERIOD0_OFFSET                                                     (1968)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_EQ_PERIOD0_MASK                                                       (0x7F << RTL8390_SDS12_13_ANA_TG_S0_REG_EQ_PERIOD0_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_RELOAD_EN_OFFSET                                                      (1967)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_RELOAD_EN_MASK                                                        (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_RELOAD_EN_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_EQ_UP_BND1_OFFSET                                                     (1962)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_EQ_UP_BND1_MASK                                                       (0x1F << RTL8390_SDS12_13_ANA_TG_S0_REG_EQ_UP_BND1_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_EQ_UP_BND0_OFFSET                                                     (1957)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_EQ_UP_BND0_MASK                                                       (0x1F << RTL8390_SDS12_13_ANA_TG_S0_REG_EQ_UP_BND0_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_EQ_LO_BND3_OFFSET                                                     (1952)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_EQ_LO_BND3_MASK                                                       (0x1F << RTL8390_SDS12_13_ANA_TG_S0_REG_EQ_LO_BND3_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_ST2_INIT_1_OFFSET                                                     (1936)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_ST2_INIT_1_MASK                                                       (0xFFFF << RTL8390_SDS12_13_ANA_TG_S0_REG_ST2_INIT_1_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_BIAS_PIFINE_KP_OFFSET                                                 (1934)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_BIAS_PIFINE_KP_MASK                                                   (0x3 << RTL8390_SDS12_13_ANA_TG_S0_REG_BIAS_PIFINE_KP_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_EQ_PERIOD3_OFFSET                                                     (1927)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_EQ_PERIOD3_MASK                                                       (0x7F << RTL8390_SDS12_13_ANA_TG_S0_REG_EQ_PERIOD3_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_EQ_PERIOD2_OFFSET                                                     (1920)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_EQ_PERIOD2_MASK                                                       (0x7F << RTL8390_SDS12_13_ANA_TG_S0_REG_EQ_PERIOD2_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_LPFEN_MANUAL_OFFSET                                                   (1919)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_LPFEN_MANUAL_MASK                                                     (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_LPFEN_MANUAL_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_OCHOLD_OFFSET                                                         (1918)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_OCHOLD_MASK                                                           (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_OCHOLD_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_OC_SLICER_OFFSET                                                      (1917)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_OC_SLICER_MASK                                                        (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_OC_SLICER_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_OC_SELREG_OFFSET                                                      (1916)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_OC_SELREG_MASK                                                        (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_OC_SELREG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_OC_GAIN_OFFSET                                                        (1913)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_OC_GAIN_MASK                                                          (0x7 << RTL8390_SDS12_13_ANA_TG_S0_REG_OC_GAIN_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_EN2_INIT_1_OFFSET                                                     (1909)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_EN2_INIT_1_MASK                                                       (0xF << RTL8390_SDS12_13_ANA_TG_S0_REG_EN2_INIT_1_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_ST_M_VALUE_OFFSET                                                     (1904)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_ST_M_VALUE_MASK                                                       (0x1F << RTL8390_SDS12_13_ANA_TG_S0_REG_ST_M_VALUE_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_ST_M_VALUE_1_OFFSET                                                   (1888)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_ST_M_VALUE_1_MASK                                                     (0xFFFF << RTL8390_SDS12_13_ANA_TG_S0_REG_ST_M_VALUE_1_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_BYPASS_SDM_int_OFFSET                                                 (1887)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_BYPASS_SDM_int_MASK                                                   (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_BYPASS_SDM_int_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TIMER_EQ3_OFFSET                                                      (1882)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TIMER_EQ3_MASK                                                        (0x1F << RTL8390_SDS12_13_ANA_TG_S0_REG_TIMER_EQ3_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TIMER_EQ2_OFFSET                                                      (1877)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TIMER_EQ2_MASK                                                        (0x1F << RTL8390_SDS12_13_ANA_TG_S0_REG_TIMER_EQ2_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TIMER_EQ1_OFFSET                                                      (1872)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TIMER_EQ1_MASK                                                        (0x1F << RTL8390_SDS12_13_ANA_TG_S0_REG_TIMER_EQ1_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_RX_OEB_CKPIO13_OFFSET                                                 (1871)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_RX_OEB_CKPIO13_MASK                                                   (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_RX_OEB_CKPIO13_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TIMER_EQ0_OFFSET                                                      (1866)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TIMER_EQ0_MASK                                                        (0x1F << RTL8390_SDS12_13_ANA_TG_S0_REG_TIMER_EQ0_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TIMER_DCCAL_OFFSET                                                    (1861)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TIMER_DCCAL_MASK                                                      (0x1F << RTL8390_SDS12_13_ANA_TG_S0_REG_TIMER_DCCAL_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TIMER_BER_OFFSET                                                      (1856)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TIMER_BER_MASK                                                        (0x1F << RTL8390_SDS12_13_ANA_TG_S0_REG_TIMER_BER_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_EQ_SLICER3_OFFSET                                                     (1855)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_EQ_SLICER3_MASK                                                       (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_EQ_SLICER3_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_EQ_SLICER2_OFFSET                                                     (1854)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_EQ_SLICER2_MASK                                                       (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_EQ_SLICER2_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_EQ_SLICER1_OFFSET                                                     (1853)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_EQ_SLICER1_MASK                                                       (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_EQ_SLICER1_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_EQ_SLICER0_OFFSET                                                     (1852)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_EQ_SLICER0_MASK                                                       (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_EQ_SLICER0_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TIMER_EQHOLD3_OFFSET                                                  (1846)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TIMER_EQHOLD3_MASK                                                    (0x3F << RTL8390_SDS12_13_ANA_TG_S0_REG_TIMER_EQHOLD3_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TIMER_EQHOLD2_OFFSET                                                  (1840)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TIMER_EQHOLD2_MASK                                                    (0x3F << RTL8390_SDS12_13_ANA_TG_S0_REG_TIMER_EQHOLD2_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_EQHOLD_OFFSET                                                         (1836)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_EQHOLD_MASK                                                           (0xF << RTL8390_SDS12_13_ANA_TG_S0_REG_EQHOLD_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TIMER_EQHOLD1_OFFSET                                                  (1830)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TIMER_EQHOLD1_MASK                                                    (0x3F << RTL8390_SDS12_13_ANA_TG_S0_REG_TIMER_EQHOLD1_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TIMER_EQHOLD0_OFFSET                                                  (1824)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TIMER_EQHOLD0_MASK                                                    (0x3F << RTL8390_SDS12_13_ANA_TG_S0_REG_TIMER_EQHOLD0_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_CK25MO_E32_OFFSET                                                     (1822)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_CK25MO_E32_MASK                                                       (0x3 << RTL8390_SDS12_13_ANA_TG_S0_REG_CK25MO_E32_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_RX_DBG_SEL_OFFSET                                                     (1820)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_RX_DBG_SEL_MASK                                                       (0x3 << RTL8390_SDS12_13_ANA_TG_S0_REG_RX_DBG_SEL_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_EQ_GAIN3_OFFSET                                                       (1817)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_EQ_GAIN3_MASK                                                         (0x7 << RTL8390_SDS12_13_ANA_TG_S0_REG_EQ_GAIN3_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_EQ_GAIN2_OFFSET                                                       (1814)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_EQ_GAIN2_MASK                                                         (0x7 << RTL8390_SDS12_13_ANA_TG_S0_REG_EQ_GAIN2_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_EQ_GAIN1_OFFSET                                                       (1811)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_EQ_GAIN1_MASK                                                         (0x7 << RTL8390_SDS12_13_ANA_TG_S0_REG_EQ_GAIN1_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_EQ_GAIN0_OFFSET                                                       (1808)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_EQ_GAIN0_MASK                                                         (0x7 << RTL8390_SDS12_13_ANA_TG_S0_REG_EQ_GAIN0_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_OFFSET_ADJR_OFFSET                                                    (1804)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_OFFSET_ADJR_MASK                                                      (0xF << RTL8390_SDS12_13_ANA_TG_S0_REG_OFFSET_ADJR_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_OOBS_SEN_VAL_OFFSET                                                   (1799)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_OOBS_SEN_VAL_MASK                                                     (0x1F << RTL8390_SDS12_13_ANA_TG_S0_REG_OOBS_SEN_VAL_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_OC_PERIOD_OFFSET                                                      (1792)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_OC_PERIOD_MASK                                                        (0x7F << RTL8390_SDS12_13_ANA_TG_S0_REG_OC_PERIOD_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_VSEL_LREG_OFFSET                                                      (1789)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_VSEL_LREG_MASK                                                        (0x7 << RTL8390_SDS12_13_ANA_TG_S0_REG_VSEL_LREG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_LCVCO_TR_3__OFFSET                                                    (1788)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_LCVCO_TR_3__MASK                                                      (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_LCVCO_TR_3__OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_LCVCO_TR_2__OFFSET                                                    (1787)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_LCVCO_TR_2__MASK                                                      (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_LCVCO_TR_2__OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_LCVCO_TR_1__OFFSET                                                    (1786)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_LCVCO_TR_1__MASK                                                      (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_LCVCO_TR_1__OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_LCVCO_TR_0__OFFSET                                                    (1785)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_LCVCO_TR_0__MASK                                                      (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_LCVCO_TR_0__OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_INIT_TIME_OFFSET                                                      (1782)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_INIT_TIME_MASK                                                        (0x7 << RTL8390_SDS12_13_ANA_TG_S0_REG_INIT_TIME_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_CP_TIME_OFFSET                                                        (1779)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_CP_TIME_MASK                                                          (0x7 << RTL8390_SDS12_13_ANA_TG_S0_REG_CP_TIME_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_CALIB_TIME_OFFSET                                                     (1776)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_CALIB_TIME_MASK                                                       (0x7 << RTL8390_SDS12_13_ANA_TG_S0_REG_CALIB_TIME_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_OFFSET_RANGE_OFFSET                                                   (1774)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_OFFSET_RANGE_MASK                                                     (0x3 << RTL8390_SDS12_13_ANA_TG_S0_REG_OFFSET_RANGE_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_OFFSET_AUTOK_OFFSET                                                   (1773)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_OFFSET_AUTOK_MASK                                                     (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_OFFSET_AUTOK_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_EN_KOFFSET_OFFSET                                                     (1772)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_EN_KOFFSET_MASK                                                       (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_EN_KOFFSET_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TESTOUT_SEL_1_OFFSET                                                  (1770)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TESTOUT_SEL_1_MASK                                                    (0x3 << RTL8390_SDS12_13_ANA_TG_S0_REG_TESTOUT_SEL_1_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TESTOUT_SEL_OFFSET                                                    (1768)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TESTOUT_SEL_MASK                                                      (0x3 << RTL8390_SDS12_13_ANA_TG_S0_REG_TESTOUT_SEL_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_SQU_TRI_OFFSET                                                        (1767)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_SQU_TRI_MASK                                                          (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_SQU_TRI_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_RX_IDLE_SPD_OFFSET                                                    (1766)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_RX_IDLE_SPD_MASK                                                      (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_RX_IDLE_SPD_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_RX_SEL_RXIDLE_OFFSET                                                  (1765)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_RX_SEL_RXIDLE_MASK                                                    (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_RX_SEL_RXIDLE_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_RX_EN_TEST_OFFSET                                                     (1764)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_RX_EN_TEST_MASK                                                       (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_RX_EN_TEST_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_RX_FORCERUN_OFFSET                                                    (1763)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_RX_FORCERUN_MASK                                                      (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_RX_FORCERUN_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_RX_DATA_EN_SEL_OFFSET                                                 (1762)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_RX_DATA_EN_SEL_MASK                                                   (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_RX_DATA_EN_SEL_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_RX_CLKWR_EN_SEL_OFFSET                                                (1761)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_RX_CLKWR_EN_SEL_MASK                                                  (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_RX_CLKWR_EN_SEL_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_RESET_MANUAL_OFFSET                                                   (1760)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_RESET_MANUAL_MASK                                                     (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_RESET_MANUAL_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TX_SWING25_OFFSET                                                     (1759)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TX_SWING25_MASK                                                       (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_TX_SWING25_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TX_VCM_RES_OFFSET                                                     (1758)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TX_VCM_RES_MASK                                                       (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_TX_VCM_RES_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TX_EN_TEST_OFFSET                                                     (1757)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TX_EN_TEST_MASK                                                       (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_TX_EN_TEST_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_ZTUNE_OFFSET                                                          (1756)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_ZTUNE_MASK                                                            (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_ZTUNE_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_ZTEST_OFFSET                                                          (1755)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_ZTEST_MASK                                                            (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_ZTEST_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TX_SEL_CKRD_DUTY_OFFSET                                               (1754)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TX_SEL_CKRD_DUTY_MASK                                                 (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_TX_SEL_CKRD_DUTY_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_Z0_PAUTO_K_OFFSET                                                     (1753)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_Z0_PAUTO_K_MASK                                                       (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_Z0_PAUTO_K_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_Z0_PADJR_OFFSET                                                       (1749)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_Z0_PADJR_MASK                                                         (0xF << RTL8390_SDS12_13_ANA_TG_S0_REG_Z0_PADJR_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_Z0_NAUTO_K_OFFSET                                                     (1748)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_Z0_NAUTO_K_MASK                                                       (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_Z0_NAUTO_K_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_Z0_NADJR_OFFSET                                                       (1744)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_Z0_NADJR_MASK                                                         (0xF << RTL8390_SDS12_13_ANA_TG_S0_REG_Z0_NADJR_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_CMU_SEL_WDCK_OFFSET                                                   (1743)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_CMU_SEL_WDCK_MASK                                                     (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_CMU_SEL_WDCK_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_CMU_EN_WD_OFFSET                                                      (1742)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_CMU_EN_WD_MASK                                                        (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_CMU_EN_WD_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_IB_CENTER_FILTER_OFFSET                                               (1741)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_IB_CENTER_FILTER_MASK                                                 (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_IB_CENTER_FILTER_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_IB_FILTER_OFFSET                                                      (1740)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_IB_FILTER_MASK                                                        (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_IB_FILTER_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_SINGVCO_OFFSET                                                        (1739)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_SINGVCO_MASK                                                          (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_SINGVCO_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_LCBIAS_LPF_EN_OFFSET                                                  (1738)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_LCBIAS_LPF_EN_MASK                                                    (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_LCBIAS_LPF_EN_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_ISTANK_SEL_LS_1__OFFSET                                               (1737)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_ISTANK_SEL_LS_1__MASK                                                 (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_ISTANK_SEL_LS_1__OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_ISTANK_SEL_LS_0__OFFSET                                               (1736)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_ISTANK_SEL_LS_0__MASK                                                 (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_ISTANK_SEL_LS_0__OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_FLD_DSEL_OFFSET                                                       (1735)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_FLD_DSEL_MASK                                                         (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_FLD_DSEL_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_CMU_VCP_SEL_OFFSET                                                    (1734)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_CMU_VCP_SEL_MASK                                                      (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_CMU_VCP_SEL_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_CMU_AUTO_K_OFFSET                                                     (1733)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_CMU_AUTO_K_MASK                                                       (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_CMU_AUTO_K_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_CLKRDY_OFFSET                                                         (1731)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_CLKRDY_MASK                                                           (0x3 << RTL8390_SDS12_13_ANA_TG_S0_REG_CLKRDY_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_ADP_TIME_OFFSET                                                       (1728)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_ADP_TIME_MASK                                                         (0x7 << RTL8390_SDS12_13_ANA_TG_S0_REG_ADP_TIME_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_DUMMY_RG1514_3116_OFFSET                                                  (1712)
  #define RTL8390_SDS12_13_ANA_TG_S0_DUMMY_RG1514_3116_MASK                                                    (0xFFFF << RTL8390_SDS12_13_ANA_TG_S0_DUMMY_RG1514_3116_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_BG_OFFSET                                                             (1710)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_BG_MASK                                                               (0x3 << RTL8390_SDS12_13_ANA_TG_S0_REG_BG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TX_SWING_OFFSET                                                       (1708)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TX_SWING_MASK                                                         (0x3 << RTL8390_SDS12_13_ANA_TG_S0_REG_TX_SWING_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_IBRXSEL_OFFSET                                                        (1706)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_IBRXSEL_MASK                                                          (0x3 << RTL8390_SDS12_13_ANA_TG_S0_REG_IBRXSEL_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_IBTXSEL_OFFSET                                                        (1704)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_IBTXSEL_MASK                                                          (0x3 << RTL8390_SDS12_13_ANA_TG_S0_REG_IBTXSEL_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_DATA_TRANS_OFFSET                                                     (1700)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_DATA_TRANS_MASK                                                       (0xF << RTL8390_SDS12_13_ANA_TG_S0_REG_DATA_TRANS_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_EN_M_VALUE_OFFSET                                                     (1696)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_EN_M_VALUE_MASK                                                       (0xF << RTL8390_SDS12_13_ANA_TG_S0_REG_EN_M_VALUE_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_FILTER_OUT0_TG_OFFSET                                                 (1691)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_FILTER_OUT0_TG_MASK                                                   (0x1F << RTL8390_SDS12_13_ANA_TG_S0_REG_FILTER_OUT0_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_EQ_SELREG_TG_OFFSET                                                   (1687)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_EQ_SELREG_TG_MASK                                                     (0xF << RTL8390_SDS12_13_ANA_TG_S0_REG_EQ_SELREG_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_EQ_IN_TG_OFFSET                                                       (1680)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_EQ_IN_TG_MASK                                                         (0x7F << RTL8390_SDS12_13_ANA_TG_S0_REG_EQ_IN_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_FILTER_OUT0_XSG_OFFSET                                                (1675)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_FILTER_OUT0_XSG_MASK                                                  (0x1F << RTL8390_SDS12_13_ANA_TG_S0_REG_FILTER_OUT0_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_EQ_SELREG_XSG_OFFSET                                                  (1671)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_EQ_SELREG_XSG_MASK                                                    (0xF << RTL8390_SDS12_13_ANA_TG_S0_REG_EQ_SELREG_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_EQ_IN_XSG_OFFSET                                                      (1664)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_EQ_IN_XSG_MASK                                                        (0x7F << RTL8390_SDS12_13_ANA_TG_S0_REG_EQ_IN_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_RX_EQ_Boost_DC_TG_OFFSET                                              (1663)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_RX_EQ_Boost_DC_TG_MASK                                                (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_RX_EQ_Boost_DC_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_FILTER_OUT3_TG_OFFSET                                                 (1658)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_FILTER_OUT3_TG_MASK                                                   (0x1F << RTL8390_SDS12_13_ANA_TG_S0_REG_FILTER_OUT3_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_FILTER_OUT2_TG_OFFSET                                                 (1653)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_FILTER_OUT2_TG_MASK                                                   (0x1F << RTL8390_SDS12_13_ANA_TG_S0_REG_FILTER_OUT2_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_FILTER_OUT1_TG_OFFSET                                                 (1648)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_FILTER_OUT1_TG_MASK                                                   (0x1F << RTL8390_SDS12_13_ANA_TG_S0_REG_FILTER_OUT1_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_RX_EQ_Boost_DC_XSG_OFFSET                                             (1647)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_RX_EQ_Boost_DC_XSG_MASK                                               (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_RX_EQ_Boost_DC_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_FILTER_OUT3_XSG_OFFSET                                                (1642)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_FILTER_OUT3_XSG_MASK                                                  (0x1F << RTL8390_SDS12_13_ANA_TG_S0_REG_FILTER_OUT3_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_FILTER_OUT2_XSG_OFFSET                                                (1637)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_FILTER_OUT2_XSG_MASK                                                  (0x1F << RTL8390_SDS12_13_ANA_TG_S0_REG_FILTER_OUT2_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_FILTER_OUT1_XSG_OFFSET                                                (1632)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_FILTER_OUT1_XSG_MASK                                                  (0x1F << RTL8390_SDS12_13_ANA_TG_S0_REG_FILTER_OUT1_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_ST2_M_VALUE_1_TG_OFFSET                                               (1616)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_ST2_M_VALUE_1_TG_MASK                                                 (0xFFFF << RTL8390_SDS12_13_ANA_TG_S0_REG_ST2_M_VALUE_1_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_ST2_M_VALUE_1_XSG_OFFSET                                              (1600)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_ST2_M_VALUE_1_XSG_MASK                                                (0xFFFF << RTL8390_SDS12_13_ANA_TG_S0_REG_ST2_M_VALUE_1_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_CLKLA_EN_TG_OFFSET                                                    (1599)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_CLKLA_EN_TG_MASK                                                      (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_CLKLA_EN_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_RSEL_TG_OFFSET                                                        (1597)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_RSEL_TG_MASK                                                          (0x3 << RTL8390_SDS12_13_ANA_TG_S0_REG_RSEL_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_KI_TG_OFFSET                                                          (1594)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_KI_TG_MASK                                                            (0x7 << RTL8390_SDS12_13_ANA_TG_S0_REG_KI_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_KD_TG_OFFSET                                                          (1593)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_KD_TG_MASK                                                            (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_KD_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_KP2_TG_OFFSET                                                         (1590)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_KP2_TG_MASK                                                           (0x7 << RTL8390_SDS12_13_ANA_TG_S0_REG_KP2_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_KP1_TG_OFFSET                                                         (1588)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_KP1_TG_MASK                                                           (0x3 << RTL8390_SDS12_13_ANA_TG_S0_REG_KP1_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_KP1_1_TG_OFFSET                                                       (1584)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_KP1_1_TG_MASK                                                         (0xF << RTL8390_SDS12_13_ANA_TG_S0_REG_KP1_1_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_CLKLA_EN_XSG_OFFSET                                                   (1583)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_CLKLA_EN_XSG_MASK                                                     (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_CLKLA_EN_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_RSEL_XSG_OFFSET                                                       (1581)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_RSEL_XSG_MASK                                                         (0x3 << RTL8390_SDS12_13_ANA_TG_S0_REG_RSEL_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_KI_XSG_OFFSET                                                         (1578)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_KI_XSG_MASK                                                           (0x7 << RTL8390_SDS12_13_ANA_TG_S0_REG_KI_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_KD_XSG_OFFSET                                                         (1577)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_KD_XSG_MASK                                                           (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_KD_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_KP2_XSG_OFFSET                                                        (1574)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_KP2_XSG_MASK                                                          (0x7 << RTL8390_SDS12_13_ANA_TG_S0_REG_KP2_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_KP1_XSG_OFFSET                                                        (1572)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_KP1_XSG_MASK                                                          (0x3 << RTL8390_SDS12_13_ANA_TG_S0_REG_KP1_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_KP1_1_XSG_OFFSET                                                      (1568)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_KP1_1_XSG_MASK                                                        (0xF << RTL8390_SDS12_13_ANA_TG_S0_REG_KP1_1_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_PR1_KP_RSEL_TG_OFFSET                                                 (1566)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_PR1_KP_RSEL_TG_MASK                                                   (0x3 << RTL8390_SDS12_13_ANA_TG_S0_REG_PR1_KP_RSEL_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_PR2_KI_RSEL_TG_OFFSET                                                 (1564)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_PR2_KI_RSEL_TG_MASK                                                   (0x3 << RTL8390_SDS12_13_ANA_TG_S0_REG_PR2_KI_RSEL_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_OOBS_VCM_TG_OFFSET                                                    (1562)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_OOBS_VCM_TG_MASK                                                      (0x3 << RTL8390_SDS12_13_ANA_TG_S0_REG_OOBS_VCM_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_PI_HOLD_TG_OFFSET                                                     (1561)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_PI_HOLD_TG_MASK                                                       (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_PI_HOLD_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_PI2_HOLD_1_TG_OFFSET                                                  (1560)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_PI2_HOLD_1_TG_MASK                                                    (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_PI2_HOLD_1_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_PI_HOLD_1_TG_OFFSET                                                   (1559)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_PI_HOLD_1_TG_MASK                                                     (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_PI_HOLD_1_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_OFFSET_SR_TG_OFFSET                                                   (1557)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_OFFSET_SR_TG_MASK                                                     (0x3 << RTL8390_SDS12_13_ANA_TG_S0_REG_OFFSET_SR_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_OFFSET_IH_TG_OFFSET                                                   (1555)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_OFFSET_IH_TG_MASK                                                     (0x3 << RTL8390_SDS12_13_ANA_TG_S0_REG_OFFSET_IH_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_OOBS_SEL_TG_OFFSET                                                    (1554)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_OOBS_SEL_TG_MASK                                                      (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_OOBS_SEL_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_OOBS_FREQ_SEL_TG_OFFSET                                               (1553)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_OOBS_FREQ_SEL_TG_MASK                                                 (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_OOBS_FREQ_SEL_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_PI_IBX_SEL_TG_OFFSET                                                  (1552)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_PI_IBX_SEL_TG_MASK                                                    (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_PI_IBX_SEL_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_PR1_KP_RSEL_XSG_OFFSET                                                (1550)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_PR1_KP_RSEL_XSG_MASK                                                  (0x3 << RTL8390_SDS12_13_ANA_TG_S0_REG_PR1_KP_RSEL_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_PR2_KI_RSEL_XSG_OFFSET                                                (1548)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_PR2_KI_RSEL_XSG_MASK                                                  (0x3 << RTL8390_SDS12_13_ANA_TG_S0_REG_PR2_KI_RSEL_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_OOBS_VCM_XSG_OFFSET                                                   (1546)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_OOBS_VCM_XSG_MASK                                                     (0x3 << RTL8390_SDS12_13_ANA_TG_S0_REG_OOBS_VCM_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_PI_HOLD_XSG_OFFSET                                                    (1545)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_PI_HOLD_XSG_MASK                                                      (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_PI_HOLD_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_PI2_HOLD_1_XSG_OFFSET                                                 (1544)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_PI2_HOLD_1_XSG_MASK                                                   (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_PI2_HOLD_1_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_PI_HOLD_1_XSG_OFFSET                                                  (1543)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_PI_HOLD_1_XSG_MASK                                                    (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_PI_HOLD_1_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_OFFSET_SR_XSG_OFFSET                                                  (1541)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_OFFSET_SR_XSG_MASK                                                    (0x3 << RTL8390_SDS12_13_ANA_TG_S0_REG_OFFSET_SR_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_OFFSET_IH_XSG_OFFSET                                                  (1539)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_OFFSET_IH_XSG_MASK                                                    (0x3 << RTL8390_SDS12_13_ANA_TG_S0_REG_OFFSET_IH_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_OOBS_SEL_XSG_OFFSET                                                   (1538)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_OOBS_SEL_XSG_MASK                                                     (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_OOBS_SEL_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_OOBS_FREQ_SEL_XSG_OFFSET                                              (1537)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_OOBS_FREQ_SEL_XSG_MASK                                                (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_OOBS_FREQ_SEL_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_PI_IBX_SEL_XSG_OFFSET                                                 (1536)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_PI_IBX_SEL_XSG_MASK                                                   (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_PI_IBX_SEL_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_RX_EN_SELF_TG_OFFSET                                                  (1535)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_RX_EN_SELF_TG_MASK                                                    (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_RX_EN_SELF_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_OOBS_RXIDLE_MANUAL_TG_OFFSET                                          (1534)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_OOBS_RXIDLE_MANUAL_TG_MASK                                            (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_OOBS_RXIDLE_MANUAL_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_OOBS_CKSEL_TG_OFFSET                                                  (1533)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_OOBS_CKSEL_TG_MASK                                                    (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_OOBS_CKSEL_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_PI2_M_MODE_1_TG_OFFSET                                                (1532)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_PI2_M_MODE_1_TG_MASK                                                  (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_PI2_M_MODE_1_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_PI_M_MODE_1_TG_OFFSET                                                 (1531)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_PI_M_MODE_1_TG_MASK                                                   (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_PI_M_MODE_1_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_PI_M_MODE_TG_OFFSET                                                   (1530)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_PI_M_MODE_TG_MASK                                                     (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_PI_M_MODE_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_EN2_M_VALUE_1_TG_OFFSET                                               (1526)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_EN2_M_VALUE_1_TG_MASK                                                 (0xF << RTL8390_SDS12_13_ANA_TG_S0_REG_EN2_M_VALUE_1_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_OOBS_NSQDLY_SEL_TG_OFFSET                                             (1525)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_OOBS_NSQDLY_SEL_TG_MASK                                               (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_OOBS_NSQDLY_SEL_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_OOBS_SWEN_TG_OFFSET                                                   (1524)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_OOBS_SWEN_TG_MASK                                                     (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_OOBS_SWEN_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_RSSI_SEN_TG_OFFSET                                                    (1522)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_RSSI_SEN_TG_MASK                                                      (0x3 << RTL8390_SDS12_13_ANA_TG_S0_REG_RSSI_SEN_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_OOBS_CALI_TG_OFFSET                                                   (1520)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_OOBS_CALI_TG_MASK                                                     (0x3 << RTL8390_SDS12_13_ANA_TG_S0_REG_OOBS_CALI_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_RX_EN_SELF_XSG_OFFSET                                                 (1519)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_RX_EN_SELF_XSG_MASK                                                   (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_RX_EN_SELF_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_OOBS_RXIDLE_MANUAL_XSG_OFFSET                                         (1518)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_OOBS_RXIDLE_MANUAL_XSG_MASK                                           (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_OOBS_RXIDLE_MANUAL_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_OOBS_CKSEL_XSG_OFFSET                                                 (1517)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_OOBS_CKSEL_XSG_MASK                                                   (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_OOBS_CKSEL_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_PI2_M_MODE_1_XSG_OFFSET                                               (1516)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_PI2_M_MODE_1_XSG_MASK                                                 (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_PI2_M_MODE_1_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_PI_M_MODE_1_XSG_OFFSET                                                (1515)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_PI_M_MODE_1_XSG_MASK                                                  (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_PI_M_MODE_1_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_PI_M_MODE_XSG_OFFSET                                                  (1514)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_PI_M_MODE_XSG_MASK                                                    (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_PI_M_MODE_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_EN2_M_VALUE_1_XSG_OFFSET                                              (1510)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_EN2_M_VALUE_1_XSG_MASK                                                (0xF << RTL8390_SDS12_13_ANA_TG_S0_REG_EN2_M_VALUE_1_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_OOBS_NSQDLY_SEL_XSG_OFFSET                                            (1509)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_OOBS_NSQDLY_SEL_XSG_MASK                                              (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_OOBS_NSQDLY_SEL_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_OOBS_SWEN_XSG_OFFSET                                                  (1508)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_OOBS_SWEN_XSG_MASK                                                    (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_OOBS_SWEN_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_RSSI_SEN_XSG_OFFSET                                                   (1506)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_RSSI_SEN_XSG_MASK                                                     (0x3 << RTL8390_SDS12_13_ANA_TG_S0_REG_RSSI_SEN_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_OOBS_CALI_XSG_OFFSET                                                  (1504)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_OOBS_CALI_XSG_MASK                                                    (0x3 << RTL8390_SDS12_13_ANA_TG_S0_REG_OOBS_CALI_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_DIVIDE_NUM_TG_OFFSET                                                  (1498)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_DIVIDE_NUM_TG_MASK                                                    (0x3F << RTL8390_SDS12_13_ANA_TG_S0_REG_DIVIDE_NUM_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_LOCK_DN_LIMIT_TG_OFFSET                                               (1488)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_LOCK_DN_LIMIT_TG_MASK                                                 (0x3FF << RTL8390_SDS12_13_ANA_TG_S0_REG_LOCK_DN_LIMIT_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_DIVIDE_NUM_XSG_OFFSET                                                 (1482)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_DIVIDE_NUM_XSG_MASK                                                   (0x3F << RTL8390_SDS12_13_ANA_TG_S0_REG_DIVIDE_NUM_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_LOCK_DN_LIMIT_XSG_OFFSET                                              (1472)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_LOCK_DN_LIMIT_XSG_MASK                                                (0x3FF << RTL8390_SDS12_13_ANA_TG_S0_REG_LOCK_DN_LIMIT_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_LCVCO_HSMODE_TG_OFFSET                                                (1471)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_LCVCO_HSMODE_TG_MASK                                                  (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_LCVCO_HSMODE_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_CMU_LOOP_DIVN_TG_OFFSET                                               (1466)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_CMU_LOOP_DIVN_TG_MASK                                                 (0x1F << RTL8390_SDS12_13_ANA_TG_S0_REG_CMU_LOOP_DIVN_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_LOCK_UP_LIMIT_TG_OFFSET                                               (1456)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_LOCK_UP_LIMIT_TG_MASK                                                 (0x3FF << RTL8390_SDS12_13_ANA_TG_S0_REG_LOCK_UP_LIMIT_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_LCVCO_HSMODE_XSG_OFFSET                                               (1455)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_LCVCO_HSMODE_XSG_MASK                                                 (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_LCVCO_HSMODE_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_CMU_LOOP_DIVN_XSG_OFFSET                                              (1450)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_CMU_LOOP_DIVN_XSG_MASK                                                (0x1F << RTL8390_SDS12_13_ANA_TG_S0_REG_CMU_LOOP_DIVN_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_LOCK_UP_LIMIT_XSG_OFFSET                                              (1440)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_LOCK_UP_LIMIT_XSG_MASK                                                (0x3FF << RTL8390_SDS12_13_ANA_TG_S0_REG_LOCK_UP_LIMIT_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_ISTANK_SEL_HS_TG_1_OFFSET                                             (1439)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_ISTANK_SEL_HS_TG_1_MASK                                               (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_ISTANK_SEL_HS_TG_1_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_ISTANK_SEL_HS_TG_0_OFFSET                                             (1438)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_ISTANK_SEL_HS_TG_0_MASK                                               (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_ISTANK_SEL_HS_TG_0_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_CMU_SEL_CP_TG_OFFSET                                                  (1436)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_CMU_SEL_CP_TG_MASK                                                    (0x3 << RTL8390_SDS12_13_ANA_TG_S0_REG_CMU_SEL_CP_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_CMU_SELPREDIV_TG_OFFSET                                               (1434)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_CMU_SELPREDIV_TG_MASK                                                 (0x3 << RTL8390_SDS12_13_ANA_TG_S0_REG_CMU_SELPREDIV_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_CMU_LOOP_DIV4_TG_OFFSET                                               (1432)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_CMU_LOOP_DIV4_TG_MASK                                                 (0x3 << RTL8390_SDS12_13_ANA_TG_S0_REG_CMU_LOOP_DIV4_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_CMU_ICP_SEL_TG_OFFSET                                                 (1428)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_CMU_ICP_SEL_TG_MASK                                                   (0xF << RTL8390_SDS12_13_ANA_TG_S0_REG_CMU_ICP_SEL_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_CMU_SEL_R_TG_3_OFFSET                                                 (1427)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_CMU_SEL_R_TG_3_MASK                                                   (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_CMU_SEL_R_TG_3_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_CMU_SEL_R_TG_2_0_OFFSET                                               (1424)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_CMU_SEL_R_TG_2_0_MASK                                                 (0x7 << RTL8390_SDS12_13_ANA_TG_S0_REG_CMU_SEL_R_TG_2_0_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_ISTANK_SEL_HS_XSG_1_OFFSET                                            (1423)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_ISTANK_SEL_HS_XSG_1_MASK                                              (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_ISTANK_SEL_HS_XSG_1_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_ISTANK_SEL_HS_XSG_0_OFFSET                                            (1422)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_ISTANK_SEL_HS_XSG_0_MASK                                              (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_ISTANK_SEL_HS_XSG_0_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_CMU_SEL_CP_XSG_OFFSET                                                 (1420)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_CMU_SEL_CP_XSG_MASK                                                   (0x3 << RTL8390_SDS12_13_ANA_TG_S0_REG_CMU_SEL_CP_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_CMU_SELPREDIV_XSG_OFFSET                                              (1418)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_CMU_SELPREDIV_XSG_MASK                                                (0x3 << RTL8390_SDS12_13_ANA_TG_S0_REG_CMU_SELPREDIV_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_CMU_LOOP_DIV4_XSG_OFFSET                                              (1416)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_CMU_LOOP_DIV4_XSG_MASK                                                (0x3 << RTL8390_SDS12_13_ANA_TG_S0_REG_CMU_LOOP_DIV4_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_CMU_ICP_SEL_XSG_OFFSET                                                (1412)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_CMU_ICP_SEL_XSG_MASK                                                  (0xF << RTL8390_SDS12_13_ANA_TG_S0_REG_CMU_ICP_SEL_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_CMU_SEL_R_XSG_3_OFFSET                                                (1411)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_CMU_SEL_R_XSG_3_MASK                                                  (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_CMU_SEL_R_XSG_3_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_CMU_SEL_R_XSG_2_0_OFFSET                                              (1408)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_CMU_SEL_R_XSG_2_0_MASK                                                (0x7 << RTL8390_SDS12_13_ANA_TG_S0_REG_CMU_SEL_R_XSG_2_0_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TXLA_IBXSEL_TG_OFFSET                                                 (1407)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TXLA_IBXSEL_TG_MASK                                                   (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_TXLA_IBXSEL_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TX_D2_AMP_TG_OFFSET                                                   (1402)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TX_D2_AMP_TG_MASK                                                     (0x1F << RTL8390_SDS12_13_ANA_TG_S0_REG_TX_D2_AMP_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TX_D1_AMP_TG_OFFSET                                                   (1397)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TX_D1_AMP_TG_MASK                                                     (0x1F << RTL8390_SDS12_13_ANA_TG_S0_REG_TX_D1_AMP_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TX_D0_AMP_TG_OFFSET                                                   (1392)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TX_D0_AMP_TG_MASK                                                     (0x1F << RTL8390_SDS12_13_ANA_TG_S0_REG_TX_D0_AMP_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TXLA_IBXSEL_XSG_OFFSET                                                (1391)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TXLA_IBXSEL_XSG_MASK                                                  (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_TXLA_IBXSEL_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TX_D2_AMP_XSG_OFFSET                                                  (1386)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TX_D2_AMP_XSG_MASK                                                    (0x1F << RTL8390_SDS12_13_ANA_TG_S0_REG_TX_D2_AMP_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TX_D1_AMP_XSG_OFFSET                                                  (1381)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TX_D1_AMP_XSG_MASK                                                    (0x1F << RTL8390_SDS12_13_ANA_TG_S0_REG_TX_D1_AMP_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TX_D0_AMP_XSG_OFFSET                                                  (1376)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TX_D0_AMP_XSG_MASK                                                    (0x1F << RTL8390_SDS12_13_ANA_TG_S0_REG_TX_D0_AMP_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TX_SEL_VCM_TG_OFFSET                                                  (1374)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TX_SEL_VCM_TG_MASK                                                    (0x3 << RTL8390_SDS12_13_ANA_TG_S0_REG_TX_SEL_VCM_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TXDLY_TG_OFFSET                                                       (1372)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TXDLY_TG_MASK                                                         (0x3 << RTL8390_SDS12_13_ANA_TG_S0_REG_TXDLY_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TX_ADDMOS_TG_OFFSET                                                   (1371)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TX_ADDMOS_TG_MASK                                                     (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_TX_ADDMOS_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TX_D2S_SEL_TG_OFFSET                                                  (1370)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TX_D2S_SEL_TG_MASK                                                    (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_TX_D2S_SEL_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TXLA_SENDB_TG_OFFSET                                                  (1369)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TXLA_SENDB_TG_MASK                                                    (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_TXLA_SENDB_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_IBRX_BOOSTER_TG_OFFSET                                                (1368)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_IBRX_BOOSTER_TG_MASK                                                  (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_IBRX_BOOSTER_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_IBTX_BOOSTER_TG_OFFSET                                                (1367)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_IBTX_BOOSTER_TG_MASK                                                  (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_IBTX_BOOSTER_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_EN_M_VALUE_1_TG_OFFSET                                                (1363)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_EN_M_VALUE_1_TG_MASK                                                  (0xF << RTL8390_SDS12_13_ANA_TG_S0_REG_EN_M_VALUE_1_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TX_TAMP_TG_OFFSET                                                     (1360)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TX_TAMP_TG_MASK                                                       (0x7 << RTL8390_SDS12_13_ANA_TG_S0_REG_TX_TAMP_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TX_SEL_VCM_XSG_OFFSET                                                 (1358)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TX_SEL_VCM_XSG_MASK                                                   (0x3 << RTL8390_SDS12_13_ANA_TG_S0_REG_TX_SEL_VCM_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TXDLY_XSG_OFFSET                                                      (1356)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TXDLY_XSG_MASK                                                        (0x3 << RTL8390_SDS12_13_ANA_TG_S0_REG_TXDLY_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TX_ADDMOS_XSG_OFFSET                                                  (1355)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TX_ADDMOS_XSG_MASK                                                    (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_TX_ADDMOS_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TX_D2S_SEL_XSG_OFFSET                                                 (1354)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TX_D2S_SEL_XSG_MASK                                                   (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_TX_D2S_SEL_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TXLA_SENDB_XSG_OFFSET                                                 (1353)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TXLA_SENDB_XSG_MASK                                                   (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_TXLA_SENDB_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_IBRX_BOOSTER_XSG_OFFSET                                               (1352)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_IBRX_BOOSTER_XSG_MASK                                                 (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_IBRX_BOOSTER_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_IBTX_BOOSTER_XSG_OFFSET                                               (1351)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_IBTX_BOOSTER_XSG_MASK                                                 (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_IBTX_BOOSTER_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_EN_M_VALUE_1_XSG_OFFSET                                               (1347)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_EN_M_VALUE_1_XSG_MASK                                                 (0xF << RTL8390_SDS12_13_ANA_TG_S0_REG_EN_M_VALUE_1_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TX_TAMP_XSG_OFFSET                                                    (1344)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TX_TAMP_XSG_MASK                                                      (0x7 << RTL8390_SDS12_13_ANA_TG_S0_REG_TX_TAMP_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TX_PRDRV_CM_TG_OFFSET                                                 (1342)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TX_PRDRV_CM_TG_MASK                                                   (0x3 << RTL8390_SDS12_13_ANA_TG_S0_REG_TX_PRDRV_CM_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TX_D2_PN_SEL_TG_OFFSET                                                (1341)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TX_D2_PN_SEL_TG_MASK                                                  (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_TX_D2_PN_SEL_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TX_D1_PN_SEL_TG_OFFSET                                                (1340)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TX_D1_PN_SEL_TG_MASK                                                  (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_TX_D1_PN_SEL_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TX_D0_PN_SEL_TG_OFFSET                                                (1339)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TX_D0_PN_SEL_TG_MASK                                                  (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_TX_D0_PN_SEL_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TX_D2_EN_TG_OFFSET                                                    (1338)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TX_D2_EN_TG_MASK                                                      (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_TX_D2_EN_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TX_D1_EN_TG_OFFSET                                                    (1337)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TX_D1_EN_TG_MASK                                                      (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_TX_D1_EN_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TX_D0_EN_TG_OFFSET                                                    (1336)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TX_D0_EN_TG_MASK                                                      (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_TX_D0_EN_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TX_SPDSEL_DIG_TG_OFFSET                                               (1335)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TX_SPDSEL_DIG_TG_MASK                                                 (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_TX_SPDSEL_DIG_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_DUMMY_RG2D2C_22_OFFSET                                                    (1334)
  #define RTL8390_SDS12_13_ANA_TG_S0_DUMMY_RG2D2C_22_MASK                                                      (0x1 << RTL8390_SDS12_13_ANA_TG_S0_DUMMY_RG2D2C_22_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_RX_CKLC_SEL_TG_OFFSET                                                 (1333)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_RX_CKLC_SEL_TG_MASK                                                   (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_RX_CKLC_SEL_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_RX_CKDIV2_SEL_TG_OFFSET                                               (1332)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_RX_CKDIV2_SEL_TG_MASK                                                 (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_RX_CKDIV2_SEL_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TX_SPDSEL_TG_OFFSET                                                   (1330)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TX_SPDSEL_TG_MASK                                                     (0x3 << RTL8390_SDS12_13_ANA_TG_S0_REG_TX_SPDSEL_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TX_CKLC_SEL_TG_OFFSET                                                 (1329)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TX_CKLC_SEL_TG_MASK                                                   (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_TX_CKLC_SEL_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TX_CKDIV2_SEL_TG_OFFSET                                               (1328)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TX_CKDIV2_SEL_TG_MASK                                                 (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_TX_CKDIV2_SEL_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TX_PRDRV_CM_XSG_OFFSET                                                (1326)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TX_PRDRV_CM_XSG_MASK                                                  (0x3 << RTL8390_SDS12_13_ANA_TG_S0_REG_TX_PRDRV_CM_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TX_D2_PN_SEL_XSG_OFFSET                                               (1325)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TX_D2_PN_SEL_XSG_MASK                                                 (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_TX_D2_PN_SEL_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TX_D1_PN_SEL_XSG_OFFSET                                               (1324)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TX_D1_PN_SEL_XSG_MASK                                                 (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_TX_D1_PN_SEL_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TX_D0_PN_SEL_XSG_OFFSET                                               (1323)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TX_D0_PN_SEL_XSG_MASK                                                 (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_TX_D0_PN_SEL_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TX_D2_EN_XSG_OFFSET                                                   (1322)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TX_D2_EN_XSG_MASK                                                     (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_TX_D2_EN_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TX_D1_EN_XSG_OFFSET                                                   (1321)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TX_D1_EN_XSG_MASK                                                     (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_TX_D1_EN_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TX_D0_EN_XSG_OFFSET                                                   (1320)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TX_D0_EN_XSG_MASK                                                     (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_TX_D0_EN_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TX_SPDSEL_DIG_XSG_OFFSET                                              (1319)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TX_SPDSEL_DIG_XSG_MASK                                                (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_TX_SPDSEL_DIG_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_DUMMY_RG2D2C_06_OFFSET                                                    (1318)
  #define RTL8390_SDS12_13_ANA_TG_S0_DUMMY_RG2D2C_06_MASK                                                      (0x1 << RTL8390_SDS12_13_ANA_TG_S0_DUMMY_RG2D2C_06_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_RX_CKLC_SEL_XSG_OFFSET                                                (1317)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_RX_CKLC_SEL_XSG_MASK                                                  (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_RX_CKLC_SEL_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_RX_CKDIV2_SEL_XSG_OFFSET                                              (1316)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_RX_CKDIV2_SEL_XSG_MASK                                                (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_RX_CKDIV2_SEL_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TX_SPDSEL_XSG_OFFSET                                                  (1314)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TX_SPDSEL_XSG_MASK                                                    (0x3 << RTL8390_SDS12_13_ANA_TG_S0_REG_TX_SPDSEL_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TX_CKLC_SEL_XSG_OFFSET                                                (1313)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TX_CKLC_SEL_XSG_MASK                                                  (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_TX_CKLC_SEL_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TX_CKDIV2_SEL_XSG_OFFSET                                              (1312)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TX_CKDIV2_SEL_XSG_MASK                                                (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_TX_CKDIV2_SEL_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_ISTANK_SEL_TG_OFFSET                                                  (1309)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_ISTANK_SEL_TG_MASK                                                    (0x7 << RTL8390_SDS12_13_ANA_TG_S0_REG_ISTANK_SEL_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TIME2_RST_WIDTH_TG_OFFSET                                             (1307)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TIME2_RST_WIDTH_TG_MASK                                               (0x3 << RTL8390_SDS12_13_ANA_TG_S0_REG_TIME2_RST_WIDTH_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_VI_SEL_TG_OFFSET                                                      (1304)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_VI_SEL_TG_MASK                                                        (0x7 << RTL8390_SDS12_13_ANA_TG_S0_REG_VI_SEL_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_CMU_INJ_MODE_SEL_TG_OFFSET                                            (1303)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_CMU_INJ_MODE_SEL_TG_MASK                                              (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_CMU_INJ_MODE_SEL_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_CMU_SEL_CSM_TG_OFFSET                                                 (1301)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_CMU_SEL_CSM_TG_MASK                                                   (0x3 << RTL8390_SDS12_13_ANA_TG_S0_REG_CMU_SEL_CSM_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_CMU_VCO_COARSE_TG_OFFSET                                              (1296)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_CMU_VCO_COARSE_TG_MASK                                                (0x1F << RTL8390_SDS12_13_ANA_TG_S0_REG_CMU_VCO_COARSE_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_ISTANK_SEL_XSG_OFFSET                                                 (1293)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_ISTANK_SEL_XSG_MASK                                                   (0x7 << RTL8390_SDS12_13_ANA_TG_S0_REG_ISTANK_SEL_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TIME2_RST_WIDTH_XSG_OFFSET                                            (1291)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_TIME2_RST_WIDTH_XSG_MASK                                              (0x3 << RTL8390_SDS12_13_ANA_TG_S0_REG_TIME2_RST_WIDTH_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_VI_SEL_XSG_OFFSET                                                     (1288)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_VI_SEL_XSG_MASK                                                       (0x7 << RTL8390_SDS12_13_ANA_TG_S0_REG_VI_SEL_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_CMU_INJ_MODE_SEL_XSG_OFFSET                                           (1287)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_CMU_INJ_MODE_SEL_XSG_MASK                                             (0x1 << RTL8390_SDS12_13_ANA_TG_S0_REG_CMU_INJ_MODE_SEL_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_CMU_SEL_CSM_XSG_OFFSET                                                (1285)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_CMU_SEL_CSM_XSG_MASK                                                  (0x3 << RTL8390_SDS12_13_ANA_TG_S0_REG_CMU_SEL_CSM_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_CMU_VCO_COARSE_XSG_OFFSET                                             (1280)
  #define RTL8390_SDS12_13_ANA_TG_S0_REG_CMU_VCO_COARSE_XSG_MASK                                               (0x1F << RTL8390_SDS12_13_ANA_TG_S0_REG_CMU_VCO_COARSE_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_DUMMY_RG3130_3100_OFFSET                                                  (1248)
  #define RTL8390_SDS12_13_ANA_TG_S0_DUMMY_RG3130_3100_MASK                                                    (0xFFFFFFFF << RTL8390_SDS12_13_ANA_TG_S0_DUMMY_RG3130_3100_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_DUMMY_RG3332_3100_OFFSET                                                  (1216)
  #define RTL8390_SDS12_13_ANA_TG_S0_DUMMY_RG3332_3100_MASK                                                    (0xFFFFFFFF << RTL8390_SDS12_13_ANA_TG_S0_DUMMY_RG3332_3100_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_DUMMY_RG3534_3100_OFFSET                                                  (1184)
  #define RTL8390_SDS12_13_ANA_TG_S0_DUMMY_RG3534_3100_MASK                                                    (0xFFFFFFFF << RTL8390_SDS12_13_ANA_TG_S0_DUMMY_RG3534_3100_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_DUMMY_RG3736_3100_OFFSET                                                  (1152)
  #define RTL8390_SDS12_13_ANA_TG_S0_DUMMY_RG3736_3100_MASK                                                    (0xFFFFFFFF << RTL8390_SDS12_13_ANA_TG_S0_DUMMY_RG3736_3100_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_DUMMY_RG3938_3100_OFFSET                                                  (1120)
  #define RTL8390_SDS12_13_ANA_TG_S0_DUMMY_RG3938_3100_MASK                                                    (0xFFFFFFFF << RTL8390_SDS12_13_ANA_TG_S0_DUMMY_RG3938_3100_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_DUMMY_RG3B3A_3100_OFFSET                                                  (1088)
  #define RTL8390_SDS12_13_ANA_TG_S0_DUMMY_RG3B3A_3100_MASK                                                    (0xFFFFFFFF << RTL8390_SDS12_13_ANA_TG_S0_DUMMY_RG3B3A_3100_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_RU1_CNT_OFFSET                                                            (1082)
  #define RTL8390_SDS12_13_ANA_TG_S0_RU1_CNT_MASK                                                              (0x3F << RTL8390_SDS12_13_ANA_TG_S0_RU1_CNT_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_FRC_OOBS_RSTB_OFFSET                                                      (1081)
  #define RTL8390_SDS12_13_ANA_TG_S0_FRC_OOBS_RSTB_MASK                                                        (0x1 << RTL8390_SDS12_13_ANA_TG_S0_FRC_OOBS_RSTB_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_FRC_XSG_OFFSET                                                            (1080)
  #define RTL8390_SDS12_13_ANA_TG_S0_FRC_XSG_MASK                                                              (0x1 << RTL8390_SDS12_13_ANA_TG_S0_FRC_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_FRC_TGR_OFFSET                                                            (1079)
  #define RTL8390_SDS12_13_ANA_TG_S0_FRC_TGR_MASK                                                              (0x1 << RTL8390_SDS12_13_ANA_TG_S0_FRC_TGR_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_FRC_TGX_OFFSET                                                            (1078)
  #define RTL8390_SDS12_13_ANA_TG_S0_FRC_TGX_MASK                                                              (0x1 << RTL8390_SDS12_13_ANA_TG_S0_FRC_TGX_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_FRC_BER_NOTIFY_OFFSET                                                     (1077)
  #define RTL8390_SDS12_13_ANA_TG_S0_FRC_BER_NOTIFY_MASK                                                       (0x1 << RTL8390_SDS12_13_ANA_TG_S0_FRC_BER_NOTIFY_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_FRC_CLKRDY_OFFSET                                                         (1076)
  #define RTL8390_SDS12_13_ANA_TG_S0_FRC_CLKRDY_MASK                                                           (0x1 << RTL8390_SDS12_13_ANA_TG_S0_FRC_CLKRDY_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_FRC_RXAUI_OFFSET                                                          (1075)
  #define RTL8390_SDS12_13_ANA_TG_S0_FRC_RXAUI_MASK                                                            (0x1 << RTL8390_SDS12_13_ANA_TG_S0_FRC_RXAUI_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_FRC_CLK156_EN_OFFSET                                                      (1074)
  #define RTL8390_SDS12_13_ANA_TG_S0_FRC_CLK156_EN_MASK                                                        (0x1 << RTL8390_SDS12_13_ANA_TG_S0_FRC_CLK156_EN_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_FRC_SPDSEL1_OFFSET                                                        (1072)
  #define RTL8390_SDS12_13_ANA_TG_S0_FRC_SPDSEL1_MASK                                                          (0x3 << RTL8390_SDS12_13_ANA_TG_S0_FRC_SPDSEL1_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_FRC_SPDSEL0_OFFSET                                                        (1070)
  #define RTL8390_SDS12_13_ANA_TG_S0_FRC_SPDSEL0_MASK                                                          (0x3 << RTL8390_SDS12_13_ANA_TG_S0_FRC_SPDSEL0_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_FRC_RST_BITERR_OFFSET                                                     (1068)
  #define RTL8390_SDS12_13_ANA_TG_S0_FRC_RST_BITERR_MASK                                                       (0x3 << RTL8390_SDS12_13_ANA_TG_S0_FRC_RST_BITERR_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_FRC_V2ANALOG_OFFSET                                                       (1066)
  #define RTL8390_SDS12_13_ANA_TG_S0_FRC_V2ANALOG_MASK                                                         (0x3 << RTL8390_SDS12_13_ANA_TG_S0_FRC_V2ANALOG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_FRC_RX_DATA_EN_OFFSET                                                     (1064)
  #define RTL8390_SDS12_13_ANA_TG_S0_FRC_RX_DATA_EN_MASK                                                       (0x3 << RTL8390_SDS12_13_ANA_TG_S0_FRC_RX_DATA_EN_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_FRC_RX_CLKWR_EN_OFFSET                                                    (1062)
  #define RTL8390_SDS12_13_ANA_TG_S0_FRC_RX_CLKWR_EN_MASK                                                      (0x3 << RTL8390_SDS12_13_ANA_TG_S0_FRC_RX_CLKWR_EN_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_FRC_RX_EN_OFFSET                                                          (1060)
  #define RTL8390_SDS12_13_ANA_TG_S0_FRC_RX_EN_MASK                                                            (0x3 << RTL8390_SDS12_13_ANA_TG_S0_FRC_RX_EN_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_FRC_PDOWN_OFFSET                                                          (1058)
  #define RTL8390_SDS12_13_ANA_TG_S0_FRC_PDOWN_MASK                                                            (0x3 << RTL8390_SDS12_13_ANA_TG_S0_FRC_PDOWN_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_FRC_CMU_EN_OFFSET                                                         (1057)
  #define RTL8390_SDS12_13_ANA_TG_S0_FRC_CMU_EN_MASK                                                           (0x1 << RTL8390_SDS12_13_ANA_TG_S0_FRC_CMU_EN_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_FRC_EN_OFFSET                                                             (1056)
  #define RTL8390_SDS12_13_ANA_TG_S0_FRC_EN_MASK                                                               (0x1 << RTL8390_SDS12_13_ANA_TG_S0_FRC_EN_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_FRC_CLK156_2_EN_OFFSET                                                    (1055)
  #define RTL8390_SDS12_13_ANA_TG_S0_FRC_CLK156_2_EN_MASK                                                      (0x1 << RTL8390_SDS12_13_ANA_TG_S0_FRC_CLK156_2_EN_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_RU0_CNT_OFFSET                                                            (1046)
  #define RTL8390_SDS12_13_ANA_TG_S0_RU0_CNT_MASK                                                              (0x1FF << RTL8390_SDS12_13_ANA_TG_S0_RU0_CNT_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_RU2_OFFSET                                                                (1045)
  #define RTL8390_SDS12_13_ANA_TG_S0_RU2_MASK                                                                  (0x1 << RTL8390_SDS12_13_ANA_TG_S0_RU2_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_RU1_OFFSET                                                                (1044)
  #define RTL8390_SDS12_13_ANA_TG_S0_RU1_MASK                                                                  (0x1 << RTL8390_SDS12_13_ANA_TG_S0_RU1_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_LNK_SG_TMR_OFFSET                                                         (1040)
  #define RTL8390_SDS12_13_ANA_TG_S0_LNK_SG_TMR_MASK                                                           (0xF << RTL8390_SDS12_13_ANA_TG_S0_LNK_SG_TMR_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_DONE_LVL_OFFSET                                                           (1039)
  #define RTL8390_SDS12_13_ANA_TG_S0_DONE_LVL_MASK                                                             (0x1 << RTL8390_SDS12_13_ANA_TG_S0_DONE_LVL_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_FULLL_LVL_OFFSET                                                          (1038)
  #define RTL8390_SDS12_13_ANA_TG_S0_FULLL_LVL_MASK                                                            (0x1 << RTL8390_SDS12_13_ANA_TG_S0_FULLL_LVL_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_RU0_OFFSET                                                                (1037)
  #define RTL8390_SDS12_13_ANA_TG_S0_RU0_MASK                                                                  (0x1 << RTL8390_SDS12_13_ANA_TG_S0_RU0_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_CHK_TMR_OFFSET                                                            (1033)
  #define RTL8390_SDS12_13_ANA_TG_S0_CHK_TMR_MASK                                                              (0xF << RTL8390_SDS12_13_ANA_TG_S0_CHK_TMR_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_SYMB_TMR_OFFSET                                                           (1028)
  #define RTL8390_SDS12_13_ANA_TG_S0_SYMB_TMR_MASK                                                             (0x1F << RTL8390_SDS12_13_ANA_TG_S0_SYMB_TMR_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_EYE_WIDTH_OFFSET                                                          (1025)
  #define RTL8390_SDS12_13_ANA_TG_S0_EYE_WIDTH_MASK                                                            (0x7 << RTL8390_SDS12_13_ANA_TG_S0_EYE_WIDTH_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S0_DIS_AD_OFFSET                                                             (1024)
  #define RTL8390_SDS12_13_ANA_TG_S0_DIS_AD_MASK                                                               (0x1 << RTL8390_SDS12_13_ANA_TG_S0_DIS_AD_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_BIAS_PICORE_KP_OFFSET                                                 (1022)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_BIAS_PICORE_KP_MASK                                                   (0x3 << RTL8390_SDS12_13_ANA_TG_S1_REG_BIAS_PICORE_KP_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_INT_INIT_OFFSET                                                       (1008)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_INT_INIT_MASK                                                         (0x3FFF << RTL8390_SDS12_13_ANA_TG_S1_REG_INT_INIT_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_BIAS_PICORE_KI_OFFSET                                                 (1006)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_BIAS_PICORE_KI_MASK                                                   (0x3 << RTL8390_SDS12_13_ANA_TG_S1_REG_BIAS_PICORE_KI_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_BIAS_STR_OFFSET                                                       (1003)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_BIAS_STR_MASK                                                         (0x7 << RTL8390_SDS12_13_ANA_TG_S1_REG_BIAS_STR_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_ACC2_MANUAL_OFFSET                                                    (1002)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_ACC2_MANUAL_MASK                                                      (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_ACC2_MANUAL_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_ACC2_PERIOD_OFFSET                                                    (992)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_ACC2_PERIOD_MASK                                                      (0x3FF << RTL8390_SDS12_13_ANA_TG_S1_REG_ACC2_PERIOD_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_BITSEL_OFFSET                                                         (991)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_BITSEL_MASK                                                           (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_BITSEL_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_EQ_LO_BND2_OFFSET                                                     (986)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_EQ_LO_BND2_MASK                                                       (0x1F << RTL8390_SDS12_13_ANA_TG_S1_REG_EQ_LO_BND2_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_EQ_LO_BND1_OFFSET                                                     (981)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_EQ_LO_BND1_MASK                                                       (0x1F << RTL8390_SDS12_13_ANA_TG_S1_REG_EQ_LO_BND1_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_EQ_LO_BND0_OFFSET                                                     (976)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_EQ_LO_BND0_MASK                                                       (0x1F << RTL8390_SDS12_13_ANA_TG_S1_REG_EQ_LO_BND0_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_CDR_RESET_SEL_OFFSET                                                  (975)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_CDR_RESET_SEL_MASK                                                    (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_CDR_RESET_SEL_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_CLKLA_AMP_OFFSET                                                      (972)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_CLKLA_AMP_MASK                                                        (0x7 << RTL8390_SDS12_13_ANA_TG_S1_REG_CLKLA_AMP_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_CK25MO_E4_OFFSET                                                      (971)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_CK25MO_E4_MASK                                                        (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_CK25MO_E4_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_CK25MO_EN_OFFSET                                                      (970)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_CK25MO_EN_MASK                                                        (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_CK25MO_EN_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_EQ_UP_BND3_OFFSET                                                     (965)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_EQ_UP_BND3_MASK                                                       (0x1F << RTL8390_SDS12_13_ANA_TG_S1_REG_EQ_UP_BND3_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_EQ_UP_BND2_OFFSET                                                     (960)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_EQ_UP_BND2_MASK                                                       (0x1F << RTL8390_SDS12_13_ANA_TG_S1_REG_EQ_UP_BND2_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_BIAS_PIFINE_KI_OFFSET                                                 (958)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_BIAS_PIFINE_KI_MASK                                                   (0x3 << RTL8390_SDS12_13_ANA_TG_S1_REG_BIAS_PIFINE_KI_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_EQ_PERIOD1_OFFSET                                                     (951)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_EQ_PERIOD1_MASK                                                       (0x7F << RTL8390_SDS12_13_ANA_TG_S1_REG_EQ_PERIOD1_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_EQ_PERIOD0_OFFSET                                                     (944)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_EQ_PERIOD0_MASK                                                       (0x7F << RTL8390_SDS12_13_ANA_TG_S1_REG_EQ_PERIOD0_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_RELOAD_EN_OFFSET                                                      (943)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_RELOAD_EN_MASK                                                        (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_RELOAD_EN_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_EQ_UP_BND1_OFFSET                                                     (938)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_EQ_UP_BND1_MASK                                                       (0x1F << RTL8390_SDS12_13_ANA_TG_S1_REG_EQ_UP_BND1_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_EQ_UP_BND0_OFFSET                                                     (933)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_EQ_UP_BND0_MASK                                                       (0x1F << RTL8390_SDS12_13_ANA_TG_S1_REG_EQ_UP_BND0_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_EQ_LO_BND3_OFFSET                                                     (928)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_EQ_LO_BND3_MASK                                                       (0x1F << RTL8390_SDS12_13_ANA_TG_S1_REG_EQ_LO_BND3_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_ST2_INIT_1_OFFSET                                                     (912)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_ST2_INIT_1_MASK                                                       (0xFFFF << RTL8390_SDS12_13_ANA_TG_S1_REG_ST2_INIT_1_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_BIAS_PIFINE_KP_OFFSET                                                 (910)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_BIAS_PIFINE_KP_MASK                                                   (0x3 << RTL8390_SDS12_13_ANA_TG_S1_REG_BIAS_PIFINE_KP_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_EQ_PERIOD3_OFFSET                                                     (903)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_EQ_PERIOD3_MASK                                                       (0x7F << RTL8390_SDS12_13_ANA_TG_S1_REG_EQ_PERIOD3_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_EQ_PERIOD2_OFFSET                                                     (896)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_EQ_PERIOD2_MASK                                                       (0x7F << RTL8390_SDS12_13_ANA_TG_S1_REG_EQ_PERIOD2_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_LPFEN_MANUAL_OFFSET                                                   (895)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_LPFEN_MANUAL_MASK                                                     (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_LPFEN_MANUAL_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_OCHOLD_OFFSET                                                         (894)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_OCHOLD_MASK                                                           (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_OCHOLD_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_OC_SLICER_OFFSET                                                      (893)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_OC_SLICER_MASK                                                        (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_OC_SLICER_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_OC_SELREG_OFFSET                                                      (892)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_OC_SELREG_MASK                                                        (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_OC_SELREG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_OC_GAIN_OFFSET                                                        (889)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_OC_GAIN_MASK                                                          (0x7 << RTL8390_SDS12_13_ANA_TG_S1_REG_OC_GAIN_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_EN2_INIT_1_OFFSET                                                     (885)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_EN2_INIT_1_MASK                                                       (0xF << RTL8390_SDS12_13_ANA_TG_S1_REG_EN2_INIT_1_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_ST_M_VALUE_OFFSET                                                     (880)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_ST_M_VALUE_MASK                                                       (0x1F << RTL8390_SDS12_13_ANA_TG_S1_REG_ST_M_VALUE_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_ST_M_VALUE_1_OFFSET                                                   (864)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_ST_M_VALUE_1_MASK                                                     (0xFFFF << RTL8390_SDS12_13_ANA_TG_S1_REG_ST_M_VALUE_1_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_BYPASS_SDM_int_OFFSET                                                 (863)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_BYPASS_SDM_int_MASK                                                   (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_BYPASS_SDM_int_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TIMER_EQ3_OFFSET                                                      (858)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TIMER_EQ3_MASK                                                        (0x1F << RTL8390_SDS12_13_ANA_TG_S1_REG_TIMER_EQ3_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TIMER_EQ2_OFFSET                                                      (853)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TIMER_EQ2_MASK                                                        (0x1F << RTL8390_SDS12_13_ANA_TG_S1_REG_TIMER_EQ2_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TIMER_EQ1_OFFSET                                                      (848)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TIMER_EQ1_MASK                                                        (0x1F << RTL8390_SDS12_13_ANA_TG_S1_REG_TIMER_EQ1_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_RX_OEB_CKPIO13_OFFSET                                                 (847)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_RX_OEB_CKPIO13_MASK                                                   (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_RX_OEB_CKPIO13_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TIMER_EQ0_OFFSET                                                      (842)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TIMER_EQ0_MASK                                                        (0x1F << RTL8390_SDS12_13_ANA_TG_S1_REG_TIMER_EQ0_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TIMER_DCCAL_OFFSET                                                    (837)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TIMER_DCCAL_MASK                                                      (0x1F << RTL8390_SDS12_13_ANA_TG_S1_REG_TIMER_DCCAL_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TIMER_BER_OFFSET                                                      (832)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TIMER_BER_MASK                                                        (0x1F << RTL8390_SDS12_13_ANA_TG_S1_REG_TIMER_BER_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_EQ_SLICER3_OFFSET                                                     (831)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_EQ_SLICER3_MASK                                                       (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_EQ_SLICER3_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_EQ_SLICER2_OFFSET                                                     (830)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_EQ_SLICER2_MASK                                                       (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_EQ_SLICER2_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_EQ_SLICER1_OFFSET                                                     (829)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_EQ_SLICER1_MASK                                                       (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_EQ_SLICER1_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_EQ_SLICER0_OFFSET                                                     (828)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_EQ_SLICER0_MASK                                                       (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_EQ_SLICER0_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TIMER_EQHOLD3_OFFSET                                                  (822)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TIMER_EQHOLD3_MASK                                                    (0x3F << RTL8390_SDS12_13_ANA_TG_S1_REG_TIMER_EQHOLD3_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TIMER_EQHOLD2_OFFSET                                                  (816)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TIMER_EQHOLD2_MASK                                                    (0x3F << RTL8390_SDS12_13_ANA_TG_S1_REG_TIMER_EQHOLD2_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_EQHOLD_OFFSET                                                         (812)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_EQHOLD_MASK                                                           (0xF << RTL8390_SDS12_13_ANA_TG_S1_REG_EQHOLD_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TIMER_EQHOLD1_OFFSET                                                  (806)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TIMER_EQHOLD1_MASK                                                    (0x3F << RTL8390_SDS12_13_ANA_TG_S1_REG_TIMER_EQHOLD1_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TIMER_EQHOLD0_OFFSET                                                  (800)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TIMER_EQHOLD0_MASK                                                    (0x3F << RTL8390_SDS12_13_ANA_TG_S1_REG_TIMER_EQHOLD0_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_CK25MO_E32_OFFSET                                                     (798)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_CK25MO_E32_MASK                                                       (0x3 << RTL8390_SDS12_13_ANA_TG_S1_REG_CK25MO_E32_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_RX_DBG_SEL_OFFSET                                                     (796)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_RX_DBG_SEL_MASK                                                       (0x3 << RTL8390_SDS12_13_ANA_TG_S1_REG_RX_DBG_SEL_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_EQ_GAIN3_OFFSET                                                       (793)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_EQ_GAIN3_MASK                                                         (0x7 << RTL8390_SDS12_13_ANA_TG_S1_REG_EQ_GAIN3_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_EQ_GAIN2_OFFSET                                                       (790)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_EQ_GAIN2_MASK                                                         (0x7 << RTL8390_SDS12_13_ANA_TG_S1_REG_EQ_GAIN2_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_EQ_GAIN1_OFFSET                                                       (787)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_EQ_GAIN1_MASK                                                         (0x7 << RTL8390_SDS12_13_ANA_TG_S1_REG_EQ_GAIN1_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_EQ_GAIN0_OFFSET                                                       (784)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_EQ_GAIN0_MASK                                                         (0x7 << RTL8390_SDS12_13_ANA_TG_S1_REG_EQ_GAIN0_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_OFFSET_ADJR_OFFSET                                                    (780)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_OFFSET_ADJR_MASK                                                      (0xF << RTL8390_SDS12_13_ANA_TG_S1_REG_OFFSET_ADJR_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_OOBS_SEN_VAL_OFFSET                                                   (775)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_OOBS_SEN_VAL_MASK                                                     (0x1F << RTL8390_SDS12_13_ANA_TG_S1_REG_OOBS_SEN_VAL_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_OC_PERIOD_OFFSET                                                      (768)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_OC_PERIOD_MASK                                                        (0x7F << RTL8390_SDS12_13_ANA_TG_S1_REG_OC_PERIOD_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_VSEL_LREG_OFFSET                                                      (765)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_VSEL_LREG_MASK                                                        (0x7 << RTL8390_SDS12_13_ANA_TG_S1_REG_VSEL_LREG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_LCVCO_TR_3__OFFSET                                                    (764)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_LCVCO_TR_3__MASK                                                      (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_LCVCO_TR_3__OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_LCVCO_TR_2__OFFSET                                                    (763)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_LCVCO_TR_2__MASK                                                      (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_LCVCO_TR_2__OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_LCVCO_TR_1__OFFSET                                                    (762)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_LCVCO_TR_1__MASK                                                      (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_LCVCO_TR_1__OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_LCVCO_TR_0__OFFSET                                                    (761)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_LCVCO_TR_0__MASK                                                      (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_LCVCO_TR_0__OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_INIT_TIME_OFFSET                                                      (758)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_INIT_TIME_MASK                                                        (0x7 << RTL8390_SDS12_13_ANA_TG_S1_REG_INIT_TIME_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_CP_TIME_OFFSET                                                        (755)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_CP_TIME_MASK                                                          (0x7 << RTL8390_SDS12_13_ANA_TG_S1_REG_CP_TIME_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_CALIB_TIME_OFFSET                                                     (752)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_CALIB_TIME_MASK                                                       (0x7 << RTL8390_SDS12_13_ANA_TG_S1_REG_CALIB_TIME_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_OFFSET_RANGE_OFFSET                                                   (750)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_OFFSET_RANGE_MASK                                                     (0x3 << RTL8390_SDS12_13_ANA_TG_S1_REG_OFFSET_RANGE_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_OFFSET_AUTOK_OFFSET                                                   (749)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_OFFSET_AUTOK_MASK                                                     (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_OFFSET_AUTOK_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_EN_KOFFSET_OFFSET                                                     (748)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_EN_KOFFSET_MASK                                                       (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_EN_KOFFSET_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TESTOUT_SEL_1_OFFSET                                                  (746)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TESTOUT_SEL_1_MASK                                                    (0x3 << RTL8390_SDS12_13_ANA_TG_S1_REG_TESTOUT_SEL_1_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TESTOUT_SEL_OFFSET                                                    (744)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TESTOUT_SEL_MASK                                                      (0x3 << RTL8390_SDS12_13_ANA_TG_S1_REG_TESTOUT_SEL_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_SQU_TRI_OFFSET                                                        (743)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_SQU_TRI_MASK                                                          (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_SQU_TRI_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_RX_IDLE_SPD_OFFSET                                                    (742)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_RX_IDLE_SPD_MASK                                                      (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_RX_IDLE_SPD_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_RX_SEL_RXIDLE_OFFSET                                                  (741)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_RX_SEL_RXIDLE_MASK                                                    (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_RX_SEL_RXIDLE_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_RX_EN_TEST_OFFSET                                                     (740)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_RX_EN_TEST_MASK                                                       (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_RX_EN_TEST_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_RX_FORCERUN_OFFSET                                                    (739)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_RX_FORCERUN_MASK                                                      (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_RX_FORCERUN_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_RX_DATA_EN_SEL_OFFSET                                                 (738)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_RX_DATA_EN_SEL_MASK                                                   (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_RX_DATA_EN_SEL_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_RX_CLKWR_EN_SEL_OFFSET                                                (737)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_RX_CLKWR_EN_SEL_MASK                                                  (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_RX_CLKWR_EN_SEL_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_RESET_MANUAL_OFFSET                                                   (736)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_RESET_MANUAL_MASK                                                     (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_RESET_MANUAL_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TX_SWING25_OFFSET                                                     (735)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TX_SWING25_MASK                                                       (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_TX_SWING25_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TX_VCM_RES_OFFSET                                                     (734)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TX_VCM_RES_MASK                                                       (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_TX_VCM_RES_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TX_EN_TEST_OFFSET                                                     (733)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TX_EN_TEST_MASK                                                       (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_TX_EN_TEST_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_ZTUNE_OFFSET                                                          (732)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_ZTUNE_MASK                                                            (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_ZTUNE_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_ZTEST_OFFSET                                                          (731)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_ZTEST_MASK                                                            (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_ZTEST_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TX_SEL_CKRD_DUTY_OFFSET                                               (730)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TX_SEL_CKRD_DUTY_MASK                                                 (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_TX_SEL_CKRD_DUTY_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_Z0_PAUTO_K_OFFSET                                                     (729)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_Z0_PAUTO_K_MASK                                                       (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_Z0_PAUTO_K_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_Z0_PADJR_OFFSET                                                       (725)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_Z0_PADJR_MASK                                                         (0xF << RTL8390_SDS12_13_ANA_TG_S1_REG_Z0_PADJR_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_Z0_NAUTO_K_OFFSET                                                     (724)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_Z0_NAUTO_K_MASK                                                       (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_Z0_NAUTO_K_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_Z0_NADJR_OFFSET                                                       (720)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_Z0_NADJR_MASK                                                         (0xF << RTL8390_SDS12_13_ANA_TG_S1_REG_Z0_NADJR_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_CMU_SEL_WDCK_OFFSET                                                   (719)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_CMU_SEL_WDCK_MASK                                                     (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_CMU_SEL_WDCK_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_CMU_EN_WD_OFFSET                                                      (718)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_CMU_EN_WD_MASK                                                        (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_CMU_EN_WD_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_IB_CENTER_FILTER_OFFSET                                               (717)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_IB_CENTER_FILTER_MASK                                                 (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_IB_CENTER_FILTER_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_IB_FILTER_OFFSET                                                      (716)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_IB_FILTER_MASK                                                        (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_IB_FILTER_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_SINGVCO_OFFSET                                                        (715)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_SINGVCO_MASK                                                          (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_SINGVCO_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_LCBIAS_LPF_EN_OFFSET                                                  (714)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_LCBIAS_LPF_EN_MASK                                                    (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_LCBIAS_LPF_EN_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_ISTANK_SEL_LS_1__OFFSET                                               (713)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_ISTANK_SEL_LS_1__MASK                                                 (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_ISTANK_SEL_LS_1__OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_ISTANK_SEL_LS_0__OFFSET                                               (712)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_ISTANK_SEL_LS_0__MASK                                                 (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_ISTANK_SEL_LS_0__OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_FLD_DSEL_OFFSET                                                       (711)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_FLD_DSEL_MASK                                                         (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_FLD_DSEL_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_CMU_VCP_SEL_OFFSET                                                    (710)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_CMU_VCP_SEL_MASK                                                      (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_CMU_VCP_SEL_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_CMU_AUTO_K_OFFSET                                                     (709)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_CMU_AUTO_K_MASK                                                       (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_CMU_AUTO_K_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_CLKRDY_OFFSET                                                         (707)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_CLKRDY_MASK                                                           (0x3 << RTL8390_SDS12_13_ANA_TG_S1_REG_CLKRDY_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_ADP_TIME_OFFSET                                                       (704)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_ADP_TIME_MASK                                                         (0x7 << RTL8390_SDS12_13_ANA_TG_S1_REG_ADP_TIME_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG1514_3116_OFFSET                                                  (688)
  #define RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG1514_3116_MASK                                                    (0xFFFF << RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG1514_3116_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_BG_OFFSET                                                             (686)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_BG_MASK                                                               (0x3 << RTL8390_SDS12_13_ANA_TG_S1_REG_BG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TX_SWING_OFFSET                                                       (684)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TX_SWING_MASK                                                         (0x3 << RTL8390_SDS12_13_ANA_TG_S1_REG_TX_SWING_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_IBRXSEL_OFFSET                                                        (682)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_IBRXSEL_MASK                                                          (0x3 << RTL8390_SDS12_13_ANA_TG_S1_REG_IBRXSEL_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_IBTXSEL_OFFSET                                                        (680)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_IBTXSEL_MASK                                                          (0x3 << RTL8390_SDS12_13_ANA_TG_S1_REG_IBTXSEL_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_DATA_TRANS_OFFSET                                                     (676)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_DATA_TRANS_MASK                                                       (0xF << RTL8390_SDS12_13_ANA_TG_S1_REG_DATA_TRANS_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_EN_M_VALUE_OFFSET                                                     (672)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_EN_M_VALUE_MASK                                                       (0xF << RTL8390_SDS12_13_ANA_TG_S1_REG_EN_M_VALUE_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_FILTER_OUT0_TG_OFFSET                                                 (667)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_FILTER_OUT0_TG_MASK                                                   (0x1F << RTL8390_SDS12_13_ANA_TG_S1_REG_FILTER_OUT0_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_EQ_SELREG_TG_OFFSET                                                   (663)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_EQ_SELREG_TG_MASK                                                     (0xF << RTL8390_SDS12_13_ANA_TG_S1_REG_EQ_SELREG_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_EQ_IN_TG_OFFSET                                                       (656)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_EQ_IN_TG_MASK                                                         (0x7F << RTL8390_SDS12_13_ANA_TG_S1_REG_EQ_IN_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_FILTER_OUT0_XSG_OFFSET                                                (651)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_FILTER_OUT0_XSG_MASK                                                  (0x1F << RTL8390_SDS12_13_ANA_TG_S1_REG_FILTER_OUT0_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_EQ_SELREG_XSG_OFFSET                                                  (647)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_EQ_SELREG_XSG_MASK                                                    (0xF << RTL8390_SDS12_13_ANA_TG_S1_REG_EQ_SELREG_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_EQ_IN_XSG_OFFSET                                                      (640)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_EQ_IN_XSG_MASK                                                        (0x7F << RTL8390_SDS12_13_ANA_TG_S1_REG_EQ_IN_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_RX_EQ_Boost_DC_TG_OFFSET                                              (639)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_RX_EQ_Boost_DC_TG_MASK                                                (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_RX_EQ_Boost_DC_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_FILTER_OUT3_TG_OFFSET                                                 (634)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_FILTER_OUT3_TG_MASK                                                   (0x1F << RTL8390_SDS12_13_ANA_TG_S1_REG_FILTER_OUT3_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_FILTER_OUT2_TG_OFFSET                                                 (629)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_FILTER_OUT2_TG_MASK                                                   (0x1F << RTL8390_SDS12_13_ANA_TG_S1_REG_FILTER_OUT2_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_FILTER_OUT1_TG_OFFSET                                                 (624)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_FILTER_OUT1_TG_MASK                                                   (0x1F << RTL8390_SDS12_13_ANA_TG_S1_REG_FILTER_OUT1_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_RX_EQ_Boost_DC_XSG_OFFSET                                             (623)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_RX_EQ_Boost_DC_XSG_MASK                                               (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_RX_EQ_Boost_DC_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_FILTER_OUT3_XSG_OFFSET                                                (618)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_FILTER_OUT3_XSG_MASK                                                  (0x1F << RTL8390_SDS12_13_ANA_TG_S1_REG_FILTER_OUT3_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_FILTER_OUT2_XSG_OFFSET                                                (613)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_FILTER_OUT2_XSG_MASK                                                  (0x1F << RTL8390_SDS12_13_ANA_TG_S1_REG_FILTER_OUT2_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_FILTER_OUT1_XSG_OFFSET                                                (608)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_FILTER_OUT1_XSG_MASK                                                  (0x1F << RTL8390_SDS12_13_ANA_TG_S1_REG_FILTER_OUT1_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_ST2_M_VALUE_1_TG_OFFSET                                               (592)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_ST2_M_VALUE_1_TG_MASK                                                 (0xFFFF << RTL8390_SDS12_13_ANA_TG_S1_REG_ST2_M_VALUE_1_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_ST2_M_VALUE_1_XSG_OFFSET                                              (576)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_ST2_M_VALUE_1_XSG_MASK                                                (0xFFFF << RTL8390_SDS12_13_ANA_TG_S1_REG_ST2_M_VALUE_1_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_CLKLA_EN_TG_OFFSET                                                    (575)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_CLKLA_EN_TG_MASK                                                      (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_CLKLA_EN_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_RSEL_TG_OFFSET                                                        (573)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_RSEL_TG_MASK                                                          (0x3 << RTL8390_SDS12_13_ANA_TG_S1_REG_RSEL_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_KI_TG_OFFSET                                                          (570)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_KI_TG_MASK                                                            (0x7 << RTL8390_SDS12_13_ANA_TG_S1_REG_KI_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_KD_TG_OFFSET                                                          (569)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_KD_TG_MASK                                                            (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_KD_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_KP2_TG_OFFSET                                                         (566)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_KP2_TG_MASK                                                           (0x7 << RTL8390_SDS12_13_ANA_TG_S1_REG_KP2_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_KP1_TG_OFFSET                                                         (564)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_KP1_TG_MASK                                                           (0x3 << RTL8390_SDS12_13_ANA_TG_S1_REG_KP1_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_KP1_1_TG_OFFSET                                                       (560)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_KP1_1_TG_MASK                                                         (0xF << RTL8390_SDS12_13_ANA_TG_S1_REG_KP1_1_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_CLKLA_EN_XSG_OFFSET                                                   (559)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_CLKLA_EN_XSG_MASK                                                     (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_CLKLA_EN_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_RSEL_XSG_OFFSET                                                       (557)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_RSEL_XSG_MASK                                                         (0x3 << RTL8390_SDS12_13_ANA_TG_S1_REG_RSEL_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_KI_XSG_OFFSET                                                         (554)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_KI_XSG_MASK                                                           (0x7 << RTL8390_SDS12_13_ANA_TG_S1_REG_KI_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_KD_XSG_OFFSET                                                         (553)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_KD_XSG_MASK                                                           (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_KD_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_KP2_XSG_OFFSET                                                        (550)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_KP2_XSG_MASK                                                          (0x7 << RTL8390_SDS12_13_ANA_TG_S1_REG_KP2_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_KP1_XSG_OFFSET                                                        (548)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_KP1_XSG_MASK                                                          (0x3 << RTL8390_SDS12_13_ANA_TG_S1_REG_KP1_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_KP1_1_XSG_OFFSET                                                      (544)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_KP1_1_XSG_MASK                                                        (0xF << RTL8390_SDS12_13_ANA_TG_S1_REG_KP1_1_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_PR1_KP_RSEL_TG_OFFSET                                                 (542)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_PR1_KP_RSEL_TG_MASK                                                   (0x3 << RTL8390_SDS12_13_ANA_TG_S1_REG_PR1_KP_RSEL_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_PR2_KI_RSEL_TG_OFFSET                                                 (540)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_PR2_KI_RSEL_TG_MASK                                                   (0x3 << RTL8390_SDS12_13_ANA_TG_S1_REG_PR2_KI_RSEL_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_OOBS_VCM_TG_OFFSET                                                    (538)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_OOBS_VCM_TG_MASK                                                      (0x3 << RTL8390_SDS12_13_ANA_TG_S1_REG_OOBS_VCM_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_PI_HOLD_TG_OFFSET                                                     (537)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_PI_HOLD_TG_MASK                                                       (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_PI_HOLD_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_PI2_HOLD_1_TG_OFFSET                                                  (536)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_PI2_HOLD_1_TG_MASK                                                    (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_PI2_HOLD_1_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_PI_HOLD_1_TG_OFFSET                                                   (535)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_PI_HOLD_1_TG_MASK                                                     (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_PI_HOLD_1_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_OFFSET_SR_TG_OFFSET                                                   (533)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_OFFSET_SR_TG_MASK                                                     (0x3 << RTL8390_SDS12_13_ANA_TG_S1_REG_OFFSET_SR_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_OFFSET_IH_TG_OFFSET                                                   (531)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_OFFSET_IH_TG_MASK                                                     (0x3 << RTL8390_SDS12_13_ANA_TG_S1_REG_OFFSET_IH_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_OOBS_SEL_TG_OFFSET                                                    (530)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_OOBS_SEL_TG_MASK                                                      (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_OOBS_SEL_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_OOBS_FREQ_SEL_TG_OFFSET                                               (529)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_OOBS_FREQ_SEL_TG_MASK                                                 (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_OOBS_FREQ_SEL_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_PI_IBX_SEL_TG_OFFSET                                                  (528)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_PI_IBX_SEL_TG_MASK                                                    (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_PI_IBX_SEL_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_PR1_KP_RSEL_XSG_OFFSET                                                (526)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_PR1_KP_RSEL_XSG_MASK                                                  (0x3 << RTL8390_SDS12_13_ANA_TG_S1_REG_PR1_KP_RSEL_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_PR2_KI_RSEL_XSG_OFFSET                                                (524)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_PR2_KI_RSEL_XSG_MASK                                                  (0x3 << RTL8390_SDS12_13_ANA_TG_S1_REG_PR2_KI_RSEL_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_OOBS_VCM_XSG_OFFSET                                                   (522)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_OOBS_VCM_XSG_MASK                                                     (0x3 << RTL8390_SDS12_13_ANA_TG_S1_REG_OOBS_VCM_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_PI_HOLD_XSG_OFFSET                                                    (521)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_PI_HOLD_XSG_MASK                                                      (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_PI_HOLD_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_PI2_HOLD_1_XSG_OFFSET                                                 (520)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_PI2_HOLD_1_XSG_MASK                                                   (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_PI2_HOLD_1_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_PI_HOLD_1_XSG_OFFSET                                                  (519)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_PI_HOLD_1_XSG_MASK                                                    (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_PI_HOLD_1_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_OFFSET_SR_XSG_OFFSET                                                  (517)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_OFFSET_SR_XSG_MASK                                                    (0x3 << RTL8390_SDS12_13_ANA_TG_S1_REG_OFFSET_SR_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_OFFSET_IH_XSG_OFFSET                                                  (515)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_OFFSET_IH_XSG_MASK                                                    (0x3 << RTL8390_SDS12_13_ANA_TG_S1_REG_OFFSET_IH_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_OOBS_SEL_XSG_OFFSET                                                   (514)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_OOBS_SEL_XSG_MASK                                                     (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_OOBS_SEL_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_OOBS_FREQ_SEL_XSG_OFFSET                                              (513)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_OOBS_FREQ_SEL_XSG_MASK                                                (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_OOBS_FREQ_SEL_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_PI_IBX_SEL_XSG_OFFSET                                                 (512)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_PI_IBX_SEL_XSG_MASK                                                   (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_PI_IBX_SEL_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_RX_EN_SELF_TG_OFFSET                                                  (511)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_RX_EN_SELF_TG_MASK                                                    (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_RX_EN_SELF_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_OOBS_RXIDLE_MANUAL_TG_OFFSET                                          (510)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_OOBS_RXIDLE_MANUAL_TG_MASK                                            (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_OOBS_RXIDLE_MANUAL_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_OOBS_CKSEL_TG_OFFSET                                                  (509)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_OOBS_CKSEL_TG_MASK                                                    (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_OOBS_CKSEL_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_PI2_M_MODE_1_TG_OFFSET                                                (508)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_PI2_M_MODE_1_TG_MASK                                                  (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_PI2_M_MODE_1_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_PI_M_MODE_1_TG_OFFSET                                                 (507)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_PI_M_MODE_1_TG_MASK                                                   (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_PI_M_MODE_1_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_PI_M_MODE_TG_OFFSET                                                   (506)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_PI_M_MODE_TG_MASK                                                     (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_PI_M_MODE_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_EN2_M_VALUE_1_TG_OFFSET                                               (502)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_EN2_M_VALUE_1_TG_MASK                                                 (0xF << RTL8390_SDS12_13_ANA_TG_S1_REG_EN2_M_VALUE_1_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_OOBS_NSQDLY_SEL_TG_OFFSET                                             (501)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_OOBS_NSQDLY_SEL_TG_MASK                                               (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_OOBS_NSQDLY_SEL_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_OOBS_SWEN_TG_OFFSET                                                   (500)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_OOBS_SWEN_TG_MASK                                                     (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_OOBS_SWEN_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_RSSI_SEN_TG_OFFSET                                                    (498)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_RSSI_SEN_TG_MASK                                                      (0x3 << RTL8390_SDS12_13_ANA_TG_S1_REG_RSSI_SEN_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_OOBS_CALI_TG_OFFSET                                                   (496)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_OOBS_CALI_TG_MASK                                                     (0x3 << RTL8390_SDS12_13_ANA_TG_S1_REG_OOBS_CALI_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_RX_EN_SELF_XSG_OFFSET                                                 (495)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_RX_EN_SELF_XSG_MASK                                                   (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_RX_EN_SELF_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_OOBS_RXIDLE_MANUAL_XSG_OFFSET                                         (494)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_OOBS_RXIDLE_MANUAL_XSG_MASK                                           (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_OOBS_RXIDLE_MANUAL_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_OOBS_CKSEL_XSG_OFFSET                                                 (493)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_OOBS_CKSEL_XSG_MASK                                                   (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_OOBS_CKSEL_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_PI2_M_MODE_1_XSG_OFFSET                                               (492)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_PI2_M_MODE_1_XSG_MASK                                                 (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_PI2_M_MODE_1_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_PI_M_MODE_1_XSG_OFFSET                                                (491)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_PI_M_MODE_1_XSG_MASK                                                  (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_PI_M_MODE_1_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_PI_M_MODE_XSG_OFFSET                                                  (490)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_PI_M_MODE_XSG_MASK                                                    (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_PI_M_MODE_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_EN2_M_VALUE_1_XSG_OFFSET                                              (486)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_EN2_M_VALUE_1_XSG_MASK                                                (0xF << RTL8390_SDS12_13_ANA_TG_S1_REG_EN2_M_VALUE_1_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_OOBS_NSQDLY_SEL_XSG_OFFSET                                            (485)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_OOBS_NSQDLY_SEL_XSG_MASK                                              (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_OOBS_NSQDLY_SEL_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_OOBS_SWEN_XSG_OFFSET                                                  (484)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_OOBS_SWEN_XSG_MASK                                                    (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_OOBS_SWEN_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_RSSI_SEN_XSG_OFFSET                                                   (482)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_RSSI_SEN_XSG_MASK                                                     (0x3 << RTL8390_SDS12_13_ANA_TG_S1_REG_RSSI_SEN_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_OOBS_CALI_XSG_OFFSET                                                  (480)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_OOBS_CALI_XSG_MASK                                                    (0x3 << RTL8390_SDS12_13_ANA_TG_S1_REG_OOBS_CALI_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_DIVIDE_NUM_TG_OFFSET                                                  (474)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_DIVIDE_NUM_TG_MASK                                                    (0x3F << RTL8390_SDS12_13_ANA_TG_S1_REG_DIVIDE_NUM_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_LOCK_DN_LIMIT_TG_OFFSET                                               (464)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_LOCK_DN_LIMIT_TG_MASK                                                 (0x3FF << RTL8390_SDS12_13_ANA_TG_S1_REG_LOCK_DN_LIMIT_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_DIVIDE_NUM_XSG_OFFSET                                                 (458)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_DIVIDE_NUM_XSG_MASK                                                   (0x3F << RTL8390_SDS12_13_ANA_TG_S1_REG_DIVIDE_NUM_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_LOCK_DN_LIMIT_XSG_OFFSET                                              (448)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_LOCK_DN_LIMIT_XSG_MASK                                                (0x3FF << RTL8390_SDS12_13_ANA_TG_S1_REG_LOCK_DN_LIMIT_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_LCVCO_HSMODE_TG_OFFSET                                                (447)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_LCVCO_HSMODE_TG_MASK                                                  (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_LCVCO_HSMODE_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_CMU_LOOP_DIVN_TG_OFFSET                                               (442)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_CMU_LOOP_DIVN_TG_MASK                                                 (0x1F << RTL8390_SDS12_13_ANA_TG_S1_REG_CMU_LOOP_DIVN_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_LOCK_UP_LIMIT_TG_OFFSET                                               (432)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_LOCK_UP_LIMIT_TG_MASK                                                 (0x3FF << RTL8390_SDS12_13_ANA_TG_S1_REG_LOCK_UP_LIMIT_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_LCVCO_HSMODE_XSG_OFFSET                                               (431)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_LCVCO_HSMODE_XSG_MASK                                                 (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_LCVCO_HSMODE_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_CMU_LOOP_DIVN_XSG_OFFSET                                              (426)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_CMU_LOOP_DIVN_XSG_MASK                                                (0x1F << RTL8390_SDS12_13_ANA_TG_S1_REG_CMU_LOOP_DIVN_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_LOCK_UP_LIMIT_XSG_OFFSET                                              (416)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_LOCK_UP_LIMIT_XSG_MASK                                                (0x3FF << RTL8390_SDS12_13_ANA_TG_S1_REG_LOCK_UP_LIMIT_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_ISTANK_SEL_HS_TG_1_OFFSET                                             (415)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_ISTANK_SEL_HS_TG_1_MASK                                               (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_ISTANK_SEL_HS_TG_1_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_ISTANK_SEL_HS_TG_0_OFFSET                                             (414)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_ISTANK_SEL_HS_TG_0_MASK                                               (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_ISTANK_SEL_HS_TG_0_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_CMU_SEL_CP_TG_OFFSET                                                  (412)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_CMU_SEL_CP_TG_MASK                                                    (0x3 << RTL8390_SDS12_13_ANA_TG_S1_REG_CMU_SEL_CP_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_CMU_SELPREDIV_TG_OFFSET                                               (410)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_CMU_SELPREDIV_TG_MASK                                                 (0x3 << RTL8390_SDS12_13_ANA_TG_S1_REG_CMU_SELPREDIV_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_CMU_LOOP_DIV4_TG_OFFSET                                               (408)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_CMU_LOOP_DIV4_TG_MASK                                                 (0x3 << RTL8390_SDS12_13_ANA_TG_S1_REG_CMU_LOOP_DIV4_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_CMU_ICP_SEL_TG_OFFSET                                                 (404)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_CMU_ICP_SEL_TG_MASK                                                   (0xF << RTL8390_SDS12_13_ANA_TG_S1_REG_CMU_ICP_SEL_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_CMU_SEL_R_TG_3_OFFSET                                                 (403)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_CMU_SEL_R_TG_3_MASK                                                   (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_CMU_SEL_R_TG_3_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_CMU_SEL_R_TG_2_0_OFFSET                                               (400)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_CMU_SEL_R_TG_2_0_MASK                                                 (0x7 << RTL8390_SDS12_13_ANA_TG_S1_REG_CMU_SEL_R_TG_2_0_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_ISTANK_SEL_HS_XSG_1_OFFSET                                            (399)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_ISTANK_SEL_HS_XSG_1_MASK                                              (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_ISTANK_SEL_HS_XSG_1_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_ISTANK_SEL_HS_XSG_0_OFFSET                                            (398)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_ISTANK_SEL_HS_XSG_0_MASK                                              (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_ISTANK_SEL_HS_XSG_0_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_CMU_SEL_CP_XSG_OFFSET                                                 (396)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_CMU_SEL_CP_XSG_MASK                                                   (0x3 << RTL8390_SDS12_13_ANA_TG_S1_REG_CMU_SEL_CP_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_CMU_SELPREDIV_XSG_OFFSET                                              (394)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_CMU_SELPREDIV_XSG_MASK                                                (0x3 << RTL8390_SDS12_13_ANA_TG_S1_REG_CMU_SELPREDIV_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_CMU_LOOP_DIV4_XSG_OFFSET                                              (392)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_CMU_LOOP_DIV4_XSG_MASK                                                (0x3 << RTL8390_SDS12_13_ANA_TG_S1_REG_CMU_LOOP_DIV4_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_CMU_ICP_SEL_XSG_OFFSET                                                (388)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_CMU_ICP_SEL_XSG_MASK                                                  (0xF << RTL8390_SDS12_13_ANA_TG_S1_REG_CMU_ICP_SEL_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_CMU_SEL_R_XSG_3_OFFSET                                                (387)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_CMU_SEL_R_XSG_3_MASK                                                  (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_CMU_SEL_R_XSG_3_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_CMU_SEL_R_XSG_2_0_OFFSET                                              (384)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_CMU_SEL_R_XSG_2_0_MASK                                                (0x7 << RTL8390_SDS12_13_ANA_TG_S1_REG_CMU_SEL_R_XSG_2_0_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TXLA_IBXSEL_TG_OFFSET                                                 (383)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TXLA_IBXSEL_TG_MASK                                                   (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_TXLA_IBXSEL_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TX_D2_AMP_TG_OFFSET                                                   (378)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TX_D2_AMP_TG_MASK                                                     (0x1F << RTL8390_SDS12_13_ANA_TG_S1_REG_TX_D2_AMP_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TX_D1_AMP_TG_OFFSET                                                   (373)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TX_D1_AMP_TG_MASK                                                     (0x1F << RTL8390_SDS12_13_ANA_TG_S1_REG_TX_D1_AMP_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TX_D0_AMP_TG_OFFSET                                                   (368)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TX_D0_AMP_TG_MASK                                                     (0x1F << RTL8390_SDS12_13_ANA_TG_S1_REG_TX_D0_AMP_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TXLA_IBXSEL_XSG_OFFSET                                                (367)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TXLA_IBXSEL_XSG_MASK                                                  (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_TXLA_IBXSEL_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TX_D2_AMP_XSG_OFFSET                                                  (362)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TX_D2_AMP_XSG_MASK                                                    (0x1F << RTL8390_SDS12_13_ANA_TG_S1_REG_TX_D2_AMP_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TX_D1_AMP_XSG_OFFSET                                                  (357)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TX_D1_AMP_XSG_MASK                                                    (0x1F << RTL8390_SDS12_13_ANA_TG_S1_REG_TX_D1_AMP_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TX_D0_AMP_XSG_OFFSET                                                  (352)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TX_D0_AMP_XSG_MASK                                                    (0x1F << RTL8390_SDS12_13_ANA_TG_S1_REG_TX_D0_AMP_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TX_SEL_VCM_TG_OFFSET                                                  (350)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TX_SEL_VCM_TG_MASK                                                    (0x3 << RTL8390_SDS12_13_ANA_TG_S1_REG_TX_SEL_VCM_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TXDLY_TG_OFFSET                                                       (348)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TXDLY_TG_MASK                                                         (0x3 << RTL8390_SDS12_13_ANA_TG_S1_REG_TXDLY_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TX_ADDMOS_TG_OFFSET                                                   (347)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TX_ADDMOS_TG_MASK                                                     (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_TX_ADDMOS_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TX_D2S_SEL_TG_OFFSET                                                  (346)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TX_D2S_SEL_TG_MASK                                                    (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_TX_D2S_SEL_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TXLA_SENDB_TG_OFFSET                                                  (345)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TXLA_SENDB_TG_MASK                                                    (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_TXLA_SENDB_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_IBRX_BOOSTER_TG_OFFSET                                                (344)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_IBRX_BOOSTER_TG_MASK                                                  (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_IBRX_BOOSTER_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_IBTX_BOOSTER_TG_OFFSET                                                (343)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_IBTX_BOOSTER_TG_MASK                                                  (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_IBTX_BOOSTER_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_EN_M_VALUE_1_TG_OFFSET                                                (339)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_EN_M_VALUE_1_TG_MASK                                                  (0xF << RTL8390_SDS12_13_ANA_TG_S1_REG_EN_M_VALUE_1_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TX_TAMP_TG_OFFSET                                                     (336)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TX_TAMP_TG_MASK                                                       (0x7 << RTL8390_SDS12_13_ANA_TG_S1_REG_TX_TAMP_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TX_SEL_VCM_XSG_OFFSET                                                 (334)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TX_SEL_VCM_XSG_MASK                                                   (0x3 << RTL8390_SDS12_13_ANA_TG_S1_REG_TX_SEL_VCM_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TXDLY_XSG_OFFSET                                                      (332)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TXDLY_XSG_MASK                                                        (0x3 << RTL8390_SDS12_13_ANA_TG_S1_REG_TXDLY_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TX_ADDMOS_XSG_OFFSET                                                  (331)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TX_ADDMOS_XSG_MASK                                                    (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_TX_ADDMOS_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TX_D2S_SEL_XSG_OFFSET                                                 (330)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TX_D2S_SEL_XSG_MASK                                                   (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_TX_D2S_SEL_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TXLA_SENDB_XSG_OFFSET                                                 (329)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TXLA_SENDB_XSG_MASK                                                   (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_TXLA_SENDB_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_IBRX_BOOSTER_XSG_OFFSET                                               (328)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_IBRX_BOOSTER_XSG_MASK                                                 (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_IBRX_BOOSTER_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_IBTX_BOOSTER_XSG_OFFSET                                               (327)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_IBTX_BOOSTER_XSG_MASK                                                 (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_IBTX_BOOSTER_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_EN_M_VALUE_1_XSG_OFFSET                                               (323)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_EN_M_VALUE_1_XSG_MASK                                                 (0xF << RTL8390_SDS12_13_ANA_TG_S1_REG_EN_M_VALUE_1_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TX_TAMP_XSG_OFFSET                                                    (320)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TX_TAMP_XSG_MASK                                                      (0x7 << RTL8390_SDS12_13_ANA_TG_S1_REG_TX_TAMP_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TX_PRDRV_CM_TG_OFFSET                                                 (318)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TX_PRDRV_CM_TG_MASK                                                   (0x3 << RTL8390_SDS12_13_ANA_TG_S1_REG_TX_PRDRV_CM_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TX_D2_PN_SEL_TG_OFFSET                                                (317)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TX_D2_PN_SEL_TG_MASK                                                  (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_TX_D2_PN_SEL_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TX_D1_PN_SEL_TG_OFFSET                                                (316)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TX_D1_PN_SEL_TG_MASK                                                  (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_TX_D1_PN_SEL_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TX_D0_PN_SEL_TG_OFFSET                                                (315)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TX_D0_PN_SEL_TG_MASK                                                  (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_TX_D0_PN_SEL_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TX_D2_EN_TG_OFFSET                                                    (314)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TX_D2_EN_TG_MASK                                                      (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_TX_D2_EN_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TX_D1_EN_TG_OFFSET                                                    (313)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TX_D1_EN_TG_MASK                                                      (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_TX_D1_EN_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TX_D0_EN_TG_OFFSET                                                    (312)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TX_D0_EN_TG_MASK                                                      (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_TX_D0_EN_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TX_SPDSEL_DIG_TG_OFFSET                                               (311)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TX_SPDSEL_DIG_TG_MASK                                                 (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_TX_SPDSEL_DIG_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG2D2C_22_OFFSET                                                    (310)
  #define RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG2D2C_22_MASK                                                      (0x1 << RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG2D2C_22_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_RX_CKLC_SEL_TG_OFFSET                                                 (309)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_RX_CKLC_SEL_TG_MASK                                                   (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_RX_CKLC_SEL_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_RX_CKDIV2_SEL_TG_OFFSET                                               (308)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_RX_CKDIV2_SEL_TG_MASK                                                 (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_RX_CKDIV2_SEL_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TX_SPDSEL_TG_OFFSET                                                   (306)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TX_SPDSEL_TG_MASK                                                     (0x3 << RTL8390_SDS12_13_ANA_TG_S1_REG_TX_SPDSEL_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TX_CKLC_SEL_TG_OFFSET                                                 (305)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TX_CKLC_SEL_TG_MASK                                                   (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_TX_CKLC_SEL_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TX_CKDIV2_SEL_TG_OFFSET                                               (304)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TX_CKDIV2_SEL_TG_MASK                                                 (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_TX_CKDIV2_SEL_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TX_PRDRV_CM_XSG_OFFSET                                                (302)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TX_PRDRV_CM_XSG_MASK                                                  (0x3 << RTL8390_SDS12_13_ANA_TG_S1_REG_TX_PRDRV_CM_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TX_D2_PN_SEL_XSG_OFFSET                                               (301)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TX_D2_PN_SEL_XSG_MASK                                                 (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_TX_D2_PN_SEL_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TX_D1_PN_SEL_XSG_OFFSET                                               (300)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TX_D1_PN_SEL_XSG_MASK                                                 (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_TX_D1_PN_SEL_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TX_D0_PN_SEL_XSG_OFFSET                                               (299)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TX_D0_PN_SEL_XSG_MASK                                                 (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_TX_D0_PN_SEL_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TX_D2_EN_XSG_OFFSET                                                   (298)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TX_D2_EN_XSG_MASK                                                     (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_TX_D2_EN_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TX_D1_EN_XSG_OFFSET                                                   (297)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TX_D1_EN_XSG_MASK                                                     (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_TX_D1_EN_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TX_D0_EN_XSG_OFFSET                                                   (296)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TX_D0_EN_XSG_MASK                                                     (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_TX_D0_EN_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TX_SPDSEL_DIG_XSG_OFFSET                                              (295)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TX_SPDSEL_DIG_XSG_MASK                                                (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_TX_SPDSEL_DIG_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG2D2C_06_OFFSET                                                    (294)
  #define RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG2D2C_06_MASK                                                      (0x1 << RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG2D2C_06_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_RX_CKLC_SEL_XSG_OFFSET                                                (293)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_RX_CKLC_SEL_XSG_MASK                                                  (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_RX_CKLC_SEL_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_RX_CKDIV2_SEL_XSG_OFFSET                                              (292)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_RX_CKDIV2_SEL_XSG_MASK                                                (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_RX_CKDIV2_SEL_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TX_SPDSEL_XSG_OFFSET                                                  (290)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TX_SPDSEL_XSG_MASK                                                    (0x3 << RTL8390_SDS12_13_ANA_TG_S1_REG_TX_SPDSEL_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TX_CKLC_SEL_XSG_OFFSET                                                (289)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TX_CKLC_SEL_XSG_MASK                                                  (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_TX_CKLC_SEL_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TX_CKDIV2_SEL_XSG_OFFSET                                              (288)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TX_CKDIV2_SEL_XSG_MASK                                                (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_TX_CKDIV2_SEL_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_ISTANK_SEL_TG_OFFSET                                                  (285)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_ISTANK_SEL_TG_MASK                                                    (0x7 << RTL8390_SDS12_13_ANA_TG_S1_REG_ISTANK_SEL_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TIME2_RST_WIDTH_TG_OFFSET                                             (283)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TIME2_RST_WIDTH_TG_MASK                                               (0x3 << RTL8390_SDS12_13_ANA_TG_S1_REG_TIME2_RST_WIDTH_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_VI_SEL_TG_OFFSET                                                      (280)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_VI_SEL_TG_MASK                                                        (0x7 << RTL8390_SDS12_13_ANA_TG_S1_REG_VI_SEL_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_CMU_INJ_MODE_SEL_TG_OFFSET                                            (279)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_CMU_INJ_MODE_SEL_TG_MASK                                              (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_CMU_INJ_MODE_SEL_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_CMU_SEL_CSM_TG_OFFSET                                                 (277)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_CMU_SEL_CSM_TG_MASK                                                   (0x3 << RTL8390_SDS12_13_ANA_TG_S1_REG_CMU_SEL_CSM_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_CMU_VCO_COARSE_TG_OFFSET                                              (272)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_CMU_VCO_COARSE_TG_MASK                                                (0x1F << RTL8390_SDS12_13_ANA_TG_S1_REG_CMU_VCO_COARSE_TG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_ISTANK_SEL_XSG_OFFSET                                                 (269)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_ISTANK_SEL_XSG_MASK                                                   (0x7 << RTL8390_SDS12_13_ANA_TG_S1_REG_ISTANK_SEL_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TIME2_RST_WIDTH_XSG_OFFSET                                            (267)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_TIME2_RST_WIDTH_XSG_MASK                                              (0x3 << RTL8390_SDS12_13_ANA_TG_S1_REG_TIME2_RST_WIDTH_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_VI_SEL_XSG_OFFSET                                                     (264)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_VI_SEL_XSG_MASK                                                       (0x7 << RTL8390_SDS12_13_ANA_TG_S1_REG_VI_SEL_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_CMU_INJ_MODE_SEL_XSG_OFFSET                                           (263)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_CMU_INJ_MODE_SEL_XSG_MASK                                             (0x1 << RTL8390_SDS12_13_ANA_TG_S1_REG_CMU_INJ_MODE_SEL_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_CMU_SEL_CSM_XSG_OFFSET                                                (261)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_CMU_SEL_CSM_XSG_MASK                                                  (0x3 << RTL8390_SDS12_13_ANA_TG_S1_REG_CMU_SEL_CSM_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_CMU_VCO_COARSE_XSG_OFFSET                                             (256)
  #define RTL8390_SDS12_13_ANA_TG_S1_REG_CMU_VCO_COARSE_XSG_MASK                                               (0x1F << RTL8390_SDS12_13_ANA_TG_S1_REG_CMU_VCO_COARSE_XSG_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG3130_3100_OFFSET                                                  (224)
  #define RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG3130_3100_MASK                                                    (0xFFFFFFFF << RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG3130_3100_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG3332_3100_OFFSET                                                  (192)
  #define RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG3332_3100_MASK                                                    (0xFFFFFFFF << RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG3332_3100_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG3534_3100_OFFSET                                                  (160)
  #define RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG3534_3100_MASK                                                    (0xFFFFFFFF << RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG3534_3100_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG3736_3100_OFFSET                                                  (128)
  #define RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG3736_3100_MASK                                                    (0xFFFFFFFF << RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG3736_3100_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG3938_3100_OFFSET                                                  (96)
  #define RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG3938_3100_MASK                                                    (0xFFFFFFFF << RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG3938_3100_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG3B3A_3100_OFFSET                                                  (64)
  #define RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG3B3A_3100_MASK                                                    (0xFFFFFFFF << RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG3B3A_3100_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG3D3C_31_26_OFFSET                                                 (58)
  #define RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG3D3C_31_26_MASK                                                   (0x3F << RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG3D3C_31_26_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG3D3C_25_OFFSET                                                    (57)
  #define RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG3D3C_25_MASK                                                      (0x1 << RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG3D3C_25_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG3D3C_24_OFFSET                                                    (56)
  #define RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG3D3C_24_MASK                                                      (0x1 << RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG3D3C_24_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG3D3C_23_OFFSET                                                    (55)
  #define RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG3D3C_23_MASK                                                      (0x1 << RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG3D3C_23_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG3D3C_22_OFFSET                                                    (54)
  #define RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG3D3C_22_MASK                                                      (0x1 << RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG3D3C_22_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG3D3C_21_OFFSET                                                    (53)
  #define RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG3D3C_21_MASK                                                      (0x1 << RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG3D3C_21_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG3D3C_20_OFFSET                                                    (52)
  #define RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG3D3C_20_MASK                                                      (0x1 << RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG3D3C_20_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG3D3C_19_OFFSET                                                    (51)
  #define RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG3D3C_19_MASK                                                      (0x1 << RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG3D3C_19_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG3D3C_18_OFFSET                                                    (50)
  #define RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG3D3C_18_MASK                                                      (0x1 << RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG3D3C_18_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG3D3C_17_16_OFFSET                                                 (48)
  #define RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG3D3C_17_16_MASK                                                   (0x3 << RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG3D3C_17_16_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG3D3C_15_14_OFFSET                                                 (46)
  #define RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG3D3C_15_14_MASK                                                   (0x3 << RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG3D3C_15_14_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG3D3C_13_12_OFFSET                                                 (44)
  #define RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG3D3C_13_12_MASK                                                   (0x3 << RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG3D3C_13_12_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG3D3C_11_10_OFFSET                                                 (42)
  #define RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG3D3C_11_10_MASK                                                   (0x3 << RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG3D3C_11_10_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG3D3C_9_8_OFFSET                                                   (40)
  #define RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG3D3C_9_8_MASK                                                     (0x3 << RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG3D3C_9_8_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG3D3C_7_6_OFFSET                                                   (38)
  #define RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG3D3C_7_6_MASK                                                     (0x3 << RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG3D3C_7_6_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG3D3C_5_4_OFFSET                                                   (36)
  #define RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG3D3C_5_4_MASK                                                     (0x3 << RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG3D3C_5_4_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG3D3C_3_2_OFFSET                                                   (34)
  #define RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG3D3C_3_2_MASK                                                     (0x3 << RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG3D3C_3_2_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG3D3C_1_OFFSET                                                     (33)
  #define RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG3D3C_1_MASK                                                       (0x1 << RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG3D3C_1_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG3D3C_0_OFFSET                                                     (32)
  #define RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG3D3C_0_MASK                                                       (0x1 << RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG3D3C_0_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG3F3E_31_OFFSET                                                    (31)
  #define RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG3F3E_31_MASK                                                      (0x1 << RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG3F3E_31_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG3F3E_30_22_OFFSET                                                 (22)
  #define RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG3F3E_30_22_MASK                                                   (0x1FF << RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG3F3E_30_22_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG3F3E_21_OFFSET                                                    (21)
  #define RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG3F3E_21_MASK                                                      (0x1 << RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG3F3E_21_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG3F3E_20_OFFSET                                                    (20)
  #define RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG3F3E_20_MASK                                                      (0x1 << RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG3F3E_20_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG3F3E_19_16_OFFSET                                                 (16)
  #define RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG3F3E_19_16_MASK                                                   (0xF << RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG3F3E_19_16_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG3F3E_15_OFFSET                                                    (15)
  #define RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG3F3E_15_MASK                                                      (0x1 << RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG3F3E_15_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG3F3E_14_OFFSET                                                    (14)
  #define RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG3F3E_14_MASK                                                      (0x1 << RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG3F3E_14_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG3F3E_13_OFFSET                                                    (13)
  #define RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG3F3E_13_MASK                                                      (0x1 << RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG3F3E_13_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG3F3E_12_9_OFFSET                                                  (9)
  #define RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG3F3E_12_9_MASK                                                    (0xF << RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG3F3E_12_9_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG3F3E_8_4_OFFSET                                                   (4)
  #define RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG3F3E_8_4_MASK                                                     (0x1F << RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG3F3E_8_4_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG3F3E_3_1_OFFSET                                                   (1)
  #define RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG3F3E_3_1_MASK                                                     (0x7 << RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG3F3E_3_1_OFFSET)
  #define RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG3F3E_0_OFFSET                                                     (0)
  #define RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG3F3E_0_MASK                                                       (0x1 << RTL8390_SDS12_13_ANA_TG_S1_DUMMY_RG3F3E_0_OFFSET)

/*
 * Feature: RTCT 
 */
/*
 * Feature: Power Saving 
 */
#define RTL8390_EEE_TX_Q_CTRL_ADDR                                                                             (0x6034)
  #define RTL8390_EEE_TX_Q_CTRL_LOW_Q_THR_OFFSET                                                               (8)
  #define RTL8390_EEE_TX_Q_CTRL_LOW_Q_THR_MASK                                                                 (0xFFF << RTL8390_EEE_TX_Q_CTRL_LOW_Q_THR_OFFSET)
  #define RTL8390_EEE_TX_Q_CTRL_HIGH_Q_OFFSET                                                                  (0)
  #define RTL8390_EEE_TX_Q_CTRL_HIGH_Q_MASK                                                                    (0xFF << RTL8390_EEE_TX_Q_CTRL_HIGH_Q_OFFSET)

#define RTL8390_EEE_TX_MINIFG_CTRL0_ADDR                                                                       (0x41C)
  #define RTL8390_EEE_TX_MINIFG_CTRL0_TX_LPI_MINIPG_GELITE_OFFSET                                              (16)
  #define RTL8390_EEE_TX_MINIFG_CTRL0_TX_LPI_MINIPG_GELITE_MASK                                                (0xFFFF << RTL8390_EEE_TX_MINIFG_CTRL0_TX_LPI_MINIPG_GELITE_OFFSET)
  #define RTL8390_EEE_TX_MINIFG_CTRL0_TX_LPI_MINIPG_FE_OFFSET                                                  (0)
  #define RTL8390_EEE_TX_MINIFG_CTRL0_TX_LPI_MINIPG_FE_MASK                                                    (0xFFFF << RTL8390_EEE_TX_MINIFG_CTRL0_TX_LPI_MINIPG_FE_OFFSET)

#define RTL8390_EEE_TX_MINIFG_CTRL1_ADDR                                                                       (0x420)
  #define RTL8390_EEE_TX_MINIFG_CTRL1_TX_LPI_MINIPG_10G_OFFSET                                                 (16)
  #define RTL8390_EEE_TX_MINIFG_CTRL1_TX_LPI_MINIPG_10G_MASK                                                   (0xFFFF << RTL8390_EEE_TX_MINIFG_CTRL1_TX_LPI_MINIPG_10G_OFFSET)
  #define RTL8390_EEE_TX_MINIFG_CTRL1_TX_LPI_MINIPG_GE_OFFSET                                                  (0)
  #define RTL8390_EEE_TX_MINIFG_CTRL1_TX_LPI_MINIPG_GE_MASK                                                    (0xFFFF << RTL8390_EEE_TX_MINIFG_CTRL1_TX_LPI_MINIPG_GE_OFFSET)

#define RTL8390_EEE_TX_CTRL_ADDR                                                                               (0x424)
  #define RTL8390_EEE_TX_CTRL_WAIT_RX_INACTIVE_TIMER_10G_OFFSET                                                (24)
  #define RTL8390_EEE_TX_CTRL_WAIT_RX_INACTIVE_TIMER_10G_MASK                                                  (0xFF << RTL8390_EEE_TX_CTRL_WAIT_RX_INACTIVE_TIMER_10G_OFFSET)
  #define RTL8390_EEE_TX_CTRL_WAIT_RX_INACTIVE_TIMER_GE_OFFSET                                                 (16)
  #define RTL8390_EEE_TX_CTRL_WAIT_RX_INACTIVE_TIMER_GE_MASK                                                   (0xFF << RTL8390_EEE_TX_CTRL_WAIT_RX_INACTIVE_TIMER_GE_OFFSET)
  #define RTL8390_EEE_TX_CTRL_WAIT_RX_INACTIVE_TIMER_GELITE_OFFSET                                             (8)
  #define RTL8390_EEE_TX_CTRL_WAIT_RX_INACTIVE_TIMER_GELITE_MASK                                               (0xFF << RTL8390_EEE_TX_CTRL_WAIT_RX_INACTIVE_TIMER_GELITE_OFFSET)
  #define RTL8390_EEE_TX_CTRL_MULTIWAKE_PORTS_OFFSET                                                           (6)
  #define RTL8390_EEE_TX_CTRL_MULTIWAKE_PORTS_MASK                                                             (0x3 << RTL8390_EEE_TX_CTRL_MULTIWAKE_PORTS_OFFSET)
  #define RTL8390_EEE_TX_CTRL_MULTIWAKE_INTLV_OFFSET                                                           (4)
  #define RTL8390_EEE_TX_CTRL_MULTIWAKE_INTLV_MASK                                                             (0x3 << RTL8390_EEE_TX_CTRL_MULTIWAKE_INTLV_OFFSET)
  #define RTL8390_EEE_TX_CTRL_MULTIWAKE_EN_OFFSET                                                              (3)
  #define RTL8390_EEE_TX_CTRL_MULTIWAKE_EN_MASK                                                                (0x1 << RTL8390_EEE_TX_CTRL_MULTIWAKE_EN_OFFSET)
  #define RTL8390_EEE_TX_CTRL_LINK_UP_DELAY_OFFSET                                                             (1)
  #define RTL8390_EEE_TX_CTRL_LINK_UP_DELAY_MASK                                                               (0x3 << RTL8390_EEE_TX_CTRL_LINK_UP_DELAY_OFFSET)
  #define RTL8390_EEE_TX_CTRL_TX_WAKE_SEL_OFFSET                                                               (0)
  #define RTL8390_EEE_TX_CTRL_TX_WAKE_SEL_MASK                                                                 (0x1 << RTL8390_EEE_TX_CTRL_TX_WAKE_SEL_OFFSET)

#define RTL8390_EEE_TX_TIMER_100M_CTRL_ADDR                                                                    (0x428)
  #define RTL8390_EEE_TX_TIMER_100M_CTRL_LOW_Q_TX_DELAY_FE_OFFSET                                              (8)
  #define RTL8390_EEE_TX_TIMER_100M_CTRL_LOW_Q_TX_DELAY_FE_MASK                                                (0xFFF << RTL8390_EEE_TX_TIMER_100M_CTRL_LOW_Q_TX_DELAY_FE_OFFSET)
  #define RTL8390_EEE_TX_TIMER_100M_CTRL_TX_WAKE_TIMER_FE_OFFSET                                               (0)
  #define RTL8390_EEE_TX_TIMER_100M_CTRL_TX_WAKE_TIMER_FE_MASK                                                 (0xFF << RTL8390_EEE_TX_TIMER_100M_CTRL_TX_WAKE_TIMER_FE_OFFSET)

#define RTL8390_EEE_TX_TIMER_GELITE_CTRL_ADDR                                                                  (0x42C)
  #define RTL8390_EEE_TX_TIMER_GELITE_CTRL_WAIT_RX_INACTIVE_GELITE_OFFSET                                      (28)
  #define RTL8390_EEE_TX_TIMER_GELITE_CTRL_WAIT_RX_INACTIVE_GELITE_MASK                                        (0x1 << RTL8390_EEE_TX_TIMER_GELITE_CTRL_WAIT_RX_INACTIVE_GELITE_OFFSET)
  #define RTL8390_EEE_TX_TIMER_GELITE_CTRL_TX_PAUSE_WAKE_TIMER_GELITE_OFFSET                                   (20)
  #define RTL8390_EEE_TX_TIMER_GELITE_CTRL_TX_PAUSE_WAKE_TIMER_GELITE_MASK                                     (0xFF << RTL8390_EEE_TX_TIMER_GELITE_CTRL_TX_PAUSE_WAKE_TIMER_GELITE_OFFSET)
  #define RTL8390_EEE_TX_TIMER_GELITE_CTRL_LOW_Q_TX_DELAY_GELITE_OFFSET                                        (8)
  #define RTL8390_EEE_TX_TIMER_GELITE_CTRL_LOW_Q_TX_DELAY_GELITE_MASK                                          (0xFFF << RTL8390_EEE_TX_TIMER_GELITE_CTRL_LOW_Q_TX_DELAY_GELITE_OFFSET)
  #define RTL8390_EEE_TX_TIMER_GELITE_CTRL_TX_WAKE_TIMER_GELITE_OFFSET                                         (0)
  #define RTL8390_EEE_TX_TIMER_GELITE_CTRL_TX_WAKE_TIMER_GELITE_MASK                                           (0xFF << RTL8390_EEE_TX_TIMER_GELITE_CTRL_TX_WAKE_TIMER_GELITE_OFFSET)

#define RTL8390_EEE_TX_TIMER_GIGA_CTRL_ADDR                                                                    (0x430)
  #define RTL8390_EEE_TX_TIMER_GIGA_CTRL_WAIT_RX_INACTIVE_GE_OFFSET                                            (28)
  #define RTL8390_EEE_TX_TIMER_GIGA_CTRL_WAIT_RX_INACTIVE_GE_MASK                                              (0x1 << RTL8390_EEE_TX_TIMER_GIGA_CTRL_WAIT_RX_INACTIVE_GE_OFFSET)
  #define RTL8390_EEE_TX_TIMER_GIGA_CTRL_TX_PAUSE_WAKE_TIMER_GE_OFFSET                                         (20)
  #define RTL8390_EEE_TX_TIMER_GIGA_CTRL_TX_PAUSE_WAKE_TIMER_GE_MASK                                           (0xFF << RTL8390_EEE_TX_TIMER_GIGA_CTRL_TX_PAUSE_WAKE_TIMER_GE_OFFSET)
  #define RTL8390_EEE_TX_TIMER_GIGA_CTRL_LOW_Q_TX_DELAY_GE_OFFSET                                              (8)
  #define RTL8390_EEE_TX_TIMER_GIGA_CTRL_LOW_Q_TX_DELAY_GE_MASK                                                (0xFFF << RTL8390_EEE_TX_TIMER_GIGA_CTRL_LOW_Q_TX_DELAY_GE_OFFSET)
  #define RTL8390_EEE_TX_TIMER_GIGA_CTRL_TX_WAKE_TIMER_GE_OFFSET                                               (0)
  #define RTL8390_EEE_TX_TIMER_GIGA_CTRL_TX_WAKE_TIMER_GE_MASK                                                 (0xFF << RTL8390_EEE_TX_TIMER_GIGA_CTRL_TX_WAKE_TIMER_GE_OFFSET)

#define RTL8390_EEE_TX_TIMER_10G_CTRL_ADDR                                                                     (0x434)
  #define RTL8390_EEE_TX_TIMER_10G_CTRL_WAIT_RX_INACTIVE_10G_OFFSET                                            (28)
  #define RTL8390_EEE_TX_TIMER_10G_CTRL_WAIT_RX_INACTIVE_10G_MASK                                              (0x1 << RTL8390_EEE_TX_TIMER_10G_CTRL_WAIT_RX_INACTIVE_10G_OFFSET)
  #define RTL8390_EEE_TX_TIMER_10G_CTRL_TX_PAUSE_WAKE_TIMER_10G_OFFSET                                         (20)
  #define RTL8390_EEE_TX_TIMER_10G_CTRL_TX_PAUSE_WAKE_TIMER_10G_MASK                                           (0xFF << RTL8390_EEE_TX_TIMER_10G_CTRL_TX_PAUSE_WAKE_TIMER_10G_OFFSET)
  #define RTL8390_EEE_TX_TIMER_10G_CTRL_LOW_Q_TX_DELAY_10G_OFFSET                                              (8)
  #define RTL8390_EEE_TX_TIMER_10G_CTRL_LOW_Q_TX_DELAY_10G_MASK                                                (0xFFF << RTL8390_EEE_TX_TIMER_10G_CTRL_LOW_Q_TX_DELAY_10G_OFFSET)
  #define RTL8390_EEE_TX_TIMER_10G_CTRL_TX_WAKE_TIMER_10G_OFFSET                                               (0)
  #define RTL8390_EEE_TX_TIMER_10G_CTRL_TX_WAKE_TIMER_10G_MASK                                                 (0xFF << RTL8390_EEE_TX_TIMER_10G_CTRL_TX_WAKE_TIMER_10G_OFFSET)

#define RTL8390_EEE_EEEP_PORT_TX_STS_ADDR(port)                                                                (0x438 + (((port >> 5) << 2))) /* port: 0-51 */
  #define RTL8390_EEE_EEEP_PORT_TX_STS_EEE_EEEP_TX_STS_OFFSET(port)                                            (port % 0x20)
  #define RTL8390_EEE_EEEP_PORT_TX_STS_EEE_EEEP_TX_STS_MASK(port)                                              (0x1 << RTL8390_EEE_EEEP_PORT_TX_STS_EEE_EEEP_TX_STS_OFFSET(port))

#define RTL8390_EEE_EEEP_PORT_RX_STS_ADDR(port)                                                                (0x440 + (((port >> 5) << 2))) /* port: 0-51 */
  #define RTL8390_EEE_EEEP_PORT_RX_STS_EEE_EEEP_RX_STS_OFFSET(port)                                            (port % 0x20)
  #define RTL8390_EEE_EEEP_PORT_RX_STS_EEE_EEEP_RX_STS_MASK(port)                                              (0x1 << RTL8390_EEE_EEEP_PORT_RX_STS_EEE_EEEP_RX_STS_OFFSET(port))

#define RTL8390_EEEP_PORT_TX_EN_CTRL_ADDR(port)                                                                (0x448 + (((port >> 5) << 2))) /* port: 0-51 */
  #define RTL8390_EEEP_PORT_TX_EN_CTRL_EEEP_TX_EN_OFFSET(port)                                                 (port % 0x20)
  #define RTL8390_EEEP_PORT_TX_EN_CTRL_EEEP_TX_EN_MASK(port)                                                   (0x1 << RTL8390_EEEP_PORT_TX_EN_CTRL_EEEP_TX_EN_OFFSET(port))

#define RTL8390_EEEP_PORT_RX_EN_CTRL_ADDR(port)                                                                (0x450 + (((port >> 5) << 2))) /* port: 0-51 */
  #define RTL8390_EEEP_PORT_RX_EN_CTRL_EEEP_RX_EN_OFFSET(port)                                                 (port % 0x20)
  #define RTL8390_EEEP_PORT_RX_EN_CTRL_EEEP_RX_EN_MASK(port)                                                   (0x1 << RTL8390_EEEP_PORT_RX_EN_CTRL_EEEP_RX_EN_OFFSET(port))

#define RTL8390_EEEP_TIMER_UNIT_CTRL_ADDR                                                                      (0x458)
  #define RTL8390_EEEP_TIMER_UNIT_CTRL_TIMER_UNIT_GIGA_OFFSET                                                  (4)
  #define RTL8390_EEEP_TIMER_UNIT_CTRL_TIMER_UNIT_GIGA_MASK                                                    (0x3 << RTL8390_EEEP_TIMER_UNIT_CTRL_TIMER_UNIT_GIGA_OFFSET)
  #define RTL8390_EEEP_TIMER_UNIT_CTRL_TIMER_UNIT_500M_OFFSET                                                  (2)
  #define RTL8390_EEEP_TIMER_UNIT_CTRL_TIMER_UNIT_500M_MASK                                                    (0x3 << RTL8390_EEEP_TIMER_UNIT_CTRL_TIMER_UNIT_500M_OFFSET)
  #define RTL8390_EEEP_TIMER_UNIT_CTRL_TIMER_UNIT_100M_OFFSET                                                  (0)
  #define RTL8390_EEEP_TIMER_UNIT_CTRL_TIMER_UNIT_100M_MASK                                                    (0x3 << RTL8390_EEEP_TIMER_UNIT_CTRL_TIMER_UNIT_100M_OFFSET)

#define RTL8390_EEEP_TX_100M_CTRL_ADDR                                                                         (0x45C)
  #define RTL8390_EEEP_TX_100M_CTRL_TX_RATE_THR_100M_OFFSET                                                    (9)
  #define RTL8390_EEEP_TX_100M_CTRL_TX_RATE_THR_100M_MASK                                                      (0xFFFF << RTL8390_EEEP_TX_100M_CTRL_TX_RATE_THR_100M_OFFSET)
  #define RTL8390_EEEP_TX_100M_CTRL_TX_RATE_TIMER_100M_OFFSET                                                  (1)
  #define RTL8390_EEEP_TX_100M_CTRL_TX_RATE_TIMER_100M_MASK                                                    (0xFF << RTL8390_EEEP_TX_100M_CTRL_TX_RATE_TIMER_100M_OFFSET)
  #define RTL8390_EEEP_TX_100M_CTRL_TX_RATE_EN_100M_OFFSET                                                     (0)
  #define RTL8390_EEEP_TX_100M_CTRL_TX_RATE_EN_100M_MASK                                                       (0x1 << RTL8390_EEEP_TX_100M_CTRL_TX_RATE_EN_100M_OFFSET)

#define RTL8390_EEEP_TX_500M_CTRL_ADDR                                                                         (0x460)
  #define RTL8390_EEEP_TX_500M_CTRL_TX_RATE_THR_500M_OFFSET                                                    (9)
  #define RTL8390_EEEP_TX_500M_CTRL_TX_RATE_THR_500M_MASK                                                      (0xFFFF << RTL8390_EEEP_TX_500M_CTRL_TX_RATE_THR_500M_OFFSET)
  #define RTL8390_EEEP_TX_500M_CTRL_TX_RATE_TIMER_500M_OFFSET                                                  (1)
  #define RTL8390_EEEP_TX_500M_CTRL_TX_RATE_TIMER_500M_MASK                                                    (0xFF << RTL8390_EEEP_TX_500M_CTRL_TX_RATE_TIMER_500M_OFFSET)
  #define RTL8390_EEEP_TX_500M_CTRL_TX_RATE_EN_500M_OFFSET                                                     (0)
  #define RTL8390_EEEP_TX_500M_CTRL_TX_RATE_EN_500M_MASK                                                       (0x1 << RTL8390_EEEP_TX_500M_CTRL_TX_RATE_EN_500M_OFFSET)

#define RTL8390_EEEP_TX_GIGA_CTRL_ADDR                                                                         (0x464)
  #define RTL8390_EEEP_TX_GIGA_CTRL_TX_RATE_THR_GIGA_OFFSET                                                    (9)
  #define RTL8390_EEEP_TX_GIGA_CTRL_TX_RATE_THR_GIGA_MASK                                                      (0xFFFF << RTL8390_EEEP_TX_GIGA_CTRL_TX_RATE_THR_GIGA_OFFSET)
  #define RTL8390_EEEP_TX_GIGA_CTRL_TX_RATE_TIMER_GIGA_OFFSET                                                  (1)
  #define RTL8390_EEEP_TX_GIGA_CTRL_TX_RATE_TIMER_GIGA_MASK                                                    (0xFF << RTL8390_EEEP_TX_GIGA_CTRL_TX_RATE_TIMER_GIGA_OFFSET)
  #define RTL8390_EEEP_TX_GIGA_CTRL_TX_RATE_EN_GIGA_OFFSET                                                     (0)
  #define RTL8390_EEEP_TX_GIGA_CTRL_TX_RATE_EN_GIGA_MASK                                                       (0x1 << RTL8390_EEEP_TX_GIGA_CTRL_TX_RATE_EN_GIGA_OFFSET)

#define RTL8390_EEEP_TX_WAKE_TIMER_CTRL_ADDR                                                                   (0x468)
  #define RTL8390_EEEP_TX_WAKE_TIMER_CTRL_TX_WAKE_TIMER_GIGA_OFFSET                                            (16)
  #define RTL8390_EEEP_TX_WAKE_TIMER_CTRL_TX_WAKE_TIMER_GIGA_MASK                                              (0xFF << RTL8390_EEEP_TX_WAKE_TIMER_CTRL_TX_WAKE_TIMER_GIGA_OFFSET)
  #define RTL8390_EEEP_TX_WAKE_TIMER_CTRL_TX_WAKE_TIMER_500M_OFFSET                                            (8)
  #define RTL8390_EEEP_TX_WAKE_TIMER_CTRL_TX_WAKE_TIMER_500M_MASK                                              (0xFF << RTL8390_EEEP_TX_WAKE_TIMER_CTRL_TX_WAKE_TIMER_500M_OFFSET)
  #define RTL8390_EEEP_TX_WAKE_TIMER_CTRL_TX_WAKE_TIMER_100M_OFFSET                                            (0)
  #define RTL8390_EEEP_TX_WAKE_TIMER_CTRL_TX_WAKE_TIMER_100M_MASK                                              (0xFF << RTL8390_EEEP_TX_WAKE_TIMER_CTRL_TX_WAKE_TIMER_100M_OFFSET)

#define RTL8390_EEEP_RX_RATE_100M_CTRL_ADDR                                                                    (0x46C)
  #define RTL8390_EEEP_RX_RATE_100M_CTRL_RX_RATE_THR_100M_OFFSET                                               (8)
  #define RTL8390_EEEP_RX_RATE_100M_CTRL_RX_RATE_THR_100M_MASK                                                 (0xFFFF << RTL8390_EEEP_RX_RATE_100M_CTRL_RX_RATE_THR_100M_OFFSET)
  #define RTL8390_EEEP_RX_RATE_100M_CTRL_RX_RATE_TIMER_100M_OFFSET                                             (0)
  #define RTL8390_EEEP_RX_RATE_100M_CTRL_RX_RATE_TIMER_100M_MASK                                               (0xFF << RTL8390_EEEP_RX_RATE_100M_CTRL_RX_RATE_TIMER_100M_OFFSET)

#define RTL8390_EEEP_RX_RATE_500M_CTRL_ADDR                                                                    (0x470)
  #define RTL8390_EEEP_RX_RATE_500M_CTRL_RX_RATE_THR_500M_OFFSET                                               (8)
  #define RTL8390_EEEP_RX_RATE_500M_CTRL_RX_RATE_THR_500M_MASK                                                 (0xFFFF << RTL8390_EEEP_RX_RATE_500M_CTRL_RX_RATE_THR_500M_OFFSET)
  #define RTL8390_EEEP_RX_RATE_500M_CTRL_RX_RATE_TIMER_500M_OFFSET                                             (0)
  #define RTL8390_EEEP_RX_RATE_500M_CTRL_RX_RATE_TIMER_500M_MASK                                               (0xFF << RTL8390_EEEP_RX_RATE_500M_CTRL_RX_RATE_TIMER_500M_OFFSET)

#define RTL8390_EEEP_RX_RATE_GIGA_CTRL_ADDR                                                                    (0x474)
  #define RTL8390_EEEP_RX_RATE_GIGA_CTRL_RX_RATE_THR_GIGA_OFFSET                                               (8)
  #define RTL8390_EEEP_RX_RATE_GIGA_CTRL_RX_RATE_THR_GIGA_MASK                                                 (0xFFFF << RTL8390_EEEP_RX_RATE_GIGA_CTRL_RX_RATE_THR_GIGA_OFFSET)
  #define RTL8390_EEEP_RX_RATE_GIGA_CTRL_RX_RATE_TIMER_GIGA_OFFSET                                             (0)
  #define RTL8390_EEEP_RX_RATE_GIGA_CTRL_RX_RATE_TIMER_GIGA_MASK                                               (0xFF << RTL8390_EEEP_RX_RATE_GIGA_CTRL_RX_RATE_TIMER_GIGA_OFFSET)

#define RTL8390_EEEP_RX_SLEEP_STEP_CTRL_ADDR                                                                   (0x478)
  #define RTL8390_EEEP_RX_SLEEP_STEP_CTRL_RX_SLEEP_STEP_MAX_OFFSET                                             (0)
  #define RTL8390_EEEP_RX_SLEEP_STEP_CTRL_RX_SLEEP_STEP_MAX_MASK                                               (0xFF << RTL8390_EEEP_RX_SLEEP_STEP_CTRL_RX_SLEEP_STEP_MAX_OFFSET)

#define RTL8390_EEEP_RX_TIMER_100M_CTRL_ADDR                                                                   (0x47C)
  #define RTL8390_EEEP_RX_TIMER_100M_CTRL_RX_WAKE_TIMER_100M_OFFSET                                            (24)
  #define RTL8390_EEEP_RX_TIMER_100M_CTRL_RX_WAKE_TIMER_100M_MASK                                              (0xFF << RTL8390_EEEP_RX_TIMER_100M_CTRL_RX_WAKE_TIMER_100M_OFFSET)
  #define RTL8390_EEEP_RX_TIMER_100M_CTRL_RX_MIN_SLEEP_TIMER_100M_OFFSET                                       (16)
  #define RTL8390_EEEP_RX_TIMER_100M_CTRL_RX_MIN_SLEEP_TIMER_100M_MASK                                         (0xFF << RTL8390_EEEP_RX_TIMER_100M_CTRL_RX_MIN_SLEEP_TIMER_100M_OFFSET)
  #define RTL8390_EEEP_RX_TIMER_100M_CTRL_RX_SLEEP_TIMER_100M_OFFSET                                           (8)
  #define RTL8390_EEEP_RX_TIMER_100M_CTRL_RX_SLEEP_TIMER_100M_MASK                                             (0xFF << RTL8390_EEEP_RX_TIMER_100M_CTRL_RX_SLEEP_TIMER_100M_OFFSET)
  #define RTL8390_EEEP_RX_TIMER_100M_CTRL_RX_PAUSE_ON_TIMER_100M_OFFSET                                        (0)
  #define RTL8390_EEEP_RX_TIMER_100M_CTRL_RX_PAUSE_ON_TIMER_100M_MASK                                          (0xFF << RTL8390_EEEP_RX_TIMER_100M_CTRL_RX_PAUSE_ON_TIMER_100M_OFFSET)

#define RTL8390_EEEP_RX_TIMER_500M_CTRL0_ADDR                                                                  (0x480)
  #define RTL8390_EEEP_RX_TIMER_500M_CTRL0_RX_WAKE_TIMER_500M_MASTER_OFFSET                                    (24)
  #define RTL8390_EEEP_RX_TIMER_500M_CTRL0_RX_WAKE_TIMER_500M_MASTER_MASK                                      (0xFF << RTL8390_EEEP_RX_TIMER_500M_CTRL0_RX_WAKE_TIMER_500M_MASTER_OFFSET)
  #define RTL8390_EEEP_RX_TIMER_500M_CTRL0_RX_MIN_SLEEP_TIMER_500M_OFFSET                                      (16)
  #define RTL8390_EEEP_RX_TIMER_500M_CTRL0_RX_MIN_SLEEP_TIMER_500M_MASK                                        (0xFF << RTL8390_EEEP_RX_TIMER_500M_CTRL0_RX_MIN_SLEEP_TIMER_500M_OFFSET)
  #define RTL8390_EEEP_RX_TIMER_500M_CTRL0_RX_SLEEP_TIMER_500M_OFFSET                                          (8)
  #define RTL8390_EEEP_RX_TIMER_500M_CTRL0_RX_SLEEP_TIMER_500M_MASK                                            (0xFF << RTL8390_EEEP_RX_TIMER_500M_CTRL0_RX_SLEEP_TIMER_500M_OFFSET)
  #define RTL8390_EEEP_RX_TIMER_500M_CTRL0_RX_PAUSE_ON_TIMER_500M_OFFSET                                       (0)
  #define RTL8390_EEEP_RX_TIMER_500M_CTRL0_RX_PAUSE_ON_TIMER_500M_MASK                                         (0xFF << RTL8390_EEEP_RX_TIMER_500M_CTRL0_RX_PAUSE_ON_TIMER_500M_OFFSET)

#define RTL8390_EEEP_RX_TIMER_500M_CTRL1_ADDR                                                                  (0x484)
  #define RTL8390_EEEP_RX_TIMER_500M_CTRL1_RX_WAKE_TIMER_500M_SLAVE_OFFSET                                     (0)
  #define RTL8390_EEEP_RX_TIMER_500M_CTRL1_RX_WAKE_TIMER_500M_SLAVE_MASK                                       (0xFF << RTL8390_EEEP_RX_TIMER_500M_CTRL1_RX_WAKE_TIMER_500M_SLAVE_OFFSET)

#define RTL8390_EEEP_RX_TIMER_GIGA_CTRL0_ADDR                                                                  (0x488)
  #define RTL8390_EEEP_RX_TIMER_GIGA_CTRL0_RX_WAKE_TIMER_GIGA_MASTER_OFFSET                                    (24)
  #define RTL8390_EEEP_RX_TIMER_GIGA_CTRL0_RX_WAKE_TIMER_GIGA_MASTER_MASK                                      (0xFF << RTL8390_EEEP_RX_TIMER_GIGA_CTRL0_RX_WAKE_TIMER_GIGA_MASTER_OFFSET)
  #define RTL8390_EEEP_RX_TIMER_GIGA_CTRL0_RX_MIN_SLEEP_TIMER_GIGA_OFFSET                                      (16)
  #define RTL8390_EEEP_RX_TIMER_GIGA_CTRL0_RX_MIN_SLEEP_TIMER_GIGA_MASK                                        (0xFF << RTL8390_EEEP_RX_TIMER_GIGA_CTRL0_RX_MIN_SLEEP_TIMER_GIGA_OFFSET)
  #define RTL8390_EEEP_RX_TIMER_GIGA_CTRL0_RX_SLEEP_TIMER_GIGA_OFFSET                                          (8)
  #define RTL8390_EEEP_RX_TIMER_GIGA_CTRL0_RX_SLEEP_TIMER_GIGA_MASK                                            (0xFF << RTL8390_EEEP_RX_TIMER_GIGA_CTRL0_RX_SLEEP_TIMER_GIGA_OFFSET)
  #define RTL8390_EEEP_RX_TIMER_GIGA_CTRL0_RX_PAUSE_ON_TIMER_GIGA_OFFSET                                       (0)
  #define RTL8390_EEEP_RX_TIMER_GIGA_CTRL0_RX_PAUSE_ON_TIMER_GIGA_MASK                                         (0xFF << RTL8390_EEEP_RX_TIMER_GIGA_CTRL0_RX_PAUSE_ON_TIMER_GIGA_OFFSET)

#define RTL8390_EEEP_RX_TIMER_GIGA_CTRL1_ADDR                                                                  (0x48C)
  #define RTL8390_EEEP_RX_TIMER_GIGA_CTRL1_RX_WAKE_TIMER_GIGA_SLAVE_OFFSET                                     (0)
  #define RTL8390_EEEP_RX_TIMER_GIGA_CTRL1_RX_WAKE_TIMER_GIGA_SLAVE_MASK                                       (0xFF << RTL8390_EEEP_RX_TIMER_GIGA_CTRL1_RX_WAKE_TIMER_GIGA_SLAVE_OFFSET)

#define RTL8390_PS_GATCLK_SLCLK_CTRL_ADDR                                                                      (0x490)
  #define RTL8390_PS_GATCLK_SLCLK_CTRL_SLOW_DOWN_SYS_CLK_OFFSET                                                (6)
  #define RTL8390_PS_GATCLK_SLCLK_CTRL_SLOW_DOWN_SYS_CLK_MASK                                                  (0x1 << RTL8390_PS_GATCLK_SLCLK_CTRL_SLOW_DOWN_SYS_CLK_OFFSET)
  #define RTL8390_PS_GATCLK_SLCLK_CTRL_MAC_GATCLK_OFFSET                                                       (5)
  #define RTL8390_PS_GATCLK_SLCLK_CTRL_MAC_GATCLK_MASK                                                         (0x1 << RTL8390_PS_GATCLK_SLCLK_CTRL_MAC_GATCLK_OFFSET)
  #define RTL8390_PS_GATCLK_SLCLK_CTRL_ALE_GATCLK_OFFSET                                                       (4)
  #define RTL8390_PS_GATCLK_SLCLK_CTRL_ALE_GATCLK_MASK                                                         (0x1 << RTL8390_PS_GATCLK_SLCLK_CTRL_ALE_GATCLK_OFFSET)
  #define RTL8390_PS_GATCLK_SLCLK_CTRL_PKT_ENCP_GATCLK_OFFSET                                                  (3)
  #define RTL8390_PS_GATCLK_SLCLK_CTRL_PKT_ENCP_GATCLK_MASK                                                    (0x1 << RTL8390_PS_GATCLK_SLCLK_CTRL_PKT_ENCP_GATCLK_OFFSET)
  #define RTL8390_PS_GATCLK_SLCLK_CTRL_PKT_PASR_GATCLK_OFFSET                                                  (2)
  #define RTL8390_PS_GATCLK_SLCLK_CTRL_PKT_PASR_GATCLK_MASK                                                    (0x1 << RTL8390_PS_GATCLK_SLCLK_CTRL_PKT_PASR_GATCLK_OFFSET)
  #define RTL8390_PS_GATCLK_SLCLK_CTRL_EGR_CTRL_GATCLK_OFFSET                                                  (1)
  #define RTL8390_PS_GATCLK_SLCLK_CTRL_EGR_CTRL_GATCLK_MASK                                                    (0x1 << RTL8390_PS_GATCLK_SLCLK_CTRL_EGR_CTRL_GATCLK_OFFSET)
  #define RTL8390_PS_GATCLK_SLCLK_CTRL_IGR_CTRL_GATCLK_OFFSET                                                  (0)
  #define RTL8390_PS_GATCLK_SLCLK_CTRL_IGR_CTRL_GATCLK_MASK                                                    (0x1 << RTL8390_PS_GATCLK_SLCLK_CTRL_IGR_CTRL_GATCLK_OFFSET)

#define RTL8390_PS_LINKID_GATCLK_CTRL_ADDR                                                                     (0x494)
  #define RTL8390_PS_LINKID_GATCLK_CTRL_LINKID_TIME_OFFSET                                                     (5)
  #define RTL8390_PS_LINKID_GATCLK_CTRL_LINKID_TIME_MASK                                                       (0x3 << RTL8390_PS_LINKID_GATCLK_CTRL_LINKID_TIME_OFFSET)
  #define RTL8390_PS_LINKID_GATCLK_CTRL_LINKID_MAC_GATCLK_EN_OFFSET                                            (4)
  #define RTL8390_PS_LINKID_GATCLK_CTRL_LINKID_MAC_GATCLK_EN_MASK                                              (0x1 << RTL8390_PS_LINKID_GATCLK_CTRL_LINKID_MAC_GATCLK_EN_OFFSET)
  #define RTL8390_PS_LINKID_GATCLK_CTRL_LINKID_PE_GATCLK_EN_OFFSET                                             (3)
  #define RTL8390_PS_LINKID_GATCLK_CTRL_LINKID_PE_GATCLK_EN_MASK                                               (0x1 << RTL8390_PS_LINKID_GATCLK_CTRL_LINKID_PE_GATCLK_EN_OFFSET)
  #define RTL8390_PS_LINKID_GATCLK_CTRL_LINKID_PP_GATCLK_EN_OFFSET                                             (2)
  #define RTL8390_PS_LINKID_GATCLK_CTRL_LINKID_PP_GATCLK_EN_MASK                                               (0x1 << RTL8390_PS_LINKID_GATCLK_CTRL_LINKID_PP_GATCLK_EN_OFFSET)
  #define RTL8390_PS_LINKID_GATCLK_CTRL_LINKID_EC_GATCLK_EN_OFFSET                                             (1)
  #define RTL8390_PS_LINKID_GATCLK_CTRL_LINKID_EC_GATCLK_EN_MASK                                               (0x1 << RTL8390_PS_LINKID_GATCLK_CTRL_LINKID_EC_GATCLK_EN_OFFSET)
  #define RTL8390_PS_LINKID_GATCLK_CTRL_LINKID_IC_GATCLK_EN_OFFSET                                             (0)
  #define RTL8390_PS_LINKID_GATCLK_CTRL_LINKID_IC_GATCLK_EN_MASK                                               (0x1 << RTL8390_PS_LINKID_GATCLK_CTRL_LINKID_IC_GATCLK_EN_OFFSET)

#define RTL8390_PS_EEE_GATCLK_CTRL_ADDR                                                                        (0x498)
  #define RTL8390_PS_EEE_GATCLK_CTRL_CPU_ACTIVE_OFFSET                                                         (5)
  #define RTL8390_PS_EEE_GATCLK_CTRL_CPU_ACTIVE_MASK                                                           (0x1 << RTL8390_PS_EEE_GATCLK_CTRL_CPU_ACTIVE_OFFSET)
  #define RTL8390_PS_EEE_GATCLK_CTRL_EEE_MAC_GATCLK_EN_OFFSET                                                  (4)
  #define RTL8390_PS_EEE_GATCLK_CTRL_EEE_MAC_GATCLK_EN_MASK                                                    (0x1 << RTL8390_PS_EEE_GATCLK_CTRL_EEE_MAC_GATCLK_EN_OFFSET)
  #define RTL8390_PS_EEE_GATCLK_CTRL_EEE_PE_GATCLK_EN_OFFSET                                                   (3)
  #define RTL8390_PS_EEE_GATCLK_CTRL_EEE_PE_GATCLK_EN_MASK                                                     (0x1 << RTL8390_PS_EEE_GATCLK_CTRL_EEE_PE_GATCLK_EN_OFFSET)
  #define RTL8390_PS_EEE_GATCLK_CTRL_EEE_PP_GATCLK_EN_OFFSET                                                   (2)
  #define RTL8390_PS_EEE_GATCLK_CTRL_EEE_PP_GATCLK_EN_MASK                                                     (0x1 << RTL8390_PS_EEE_GATCLK_CTRL_EEE_PP_GATCLK_EN_OFFSET)
  #define RTL8390_PS_EEE_GATCLK_CTRL_EEE_EC_GATCLK_EN_OFFSET                                                   (1)
  #define RTL8390_PS_EEE_GATCLK_CTRL_EEE_EC_GATCLK_EN_MASK                                                     (0x1 << RTL8390_PS_EEE_GATCLK_CTRL_EEE_EC_GATCLK_EN_OFFSET)
  #define RTL8390_PS_EEE_GATCLK_CTRL_EEE_IC_GATCLK_EN_OFFSET                                                   (0)
  #define RTL8390_PS_EEE_GATCLK_CTRL_EEE_IC_GATCLK_EN_MASK                                                     (0x1 << RTL8390_PS_EEE_GATCLK_CTRL_EEE_IC_GATCLK_EN_OFFSET)

#define RTL8390_PS_ACL_PWR_CTRL_ADDR(index)                                                                    (0x49C + (((index / 18) << 2))) /* index: 0-17 */
  #define RTL8390_PS_ACL_PWR_CTRL_ACL_PWR_EN_OFFSET(index)                                                     (index % 0x12)
  #define RTL8390_PS_ACL_PWR_CTRL_ACL_PWR_EN_MASK(index)                                                       (0x1 << RTL8390_PS_ACL_PWR_CTRL_ACL_PWR_EN_OFFSET(index))

#define RTL8390_EEEP_RX_IDLE_TIMER_CTRL_ADDR                                                                   (0x4A0)
  #define RTL8390_EEEP_RX_IDLE_TIMER_CTRL_RX_IDLE_TIMER_GIGA_OFFSET                                            (16)
  #define RTL8390_EEEP_RX_IDLE_TIMER_CTRL_RX_IDLE_TIMER_GIGA_MASK                                              (0xFF << RTL8390_EEEP_RX_IDLE_TIMER_CTRL_RX_IDLE_TIMER_GIGA_OFFSET)
  #define RTL8390_EEEP_RX_IDLE_TIMER_CTRL_RX_IDLE_TIMER_500M_OFFSET                                            (8)
  #define RTL8390_EEEP_RX_IDLE_TIMER_CTRL_RX_IDLE_TIMER_500M_MASK                                              (0xFF << RTL8390_EEEP_RX_IDLE_TIMER_CTRL_RX_IDLE_TIMER_500M_OFFSET)
  #define RTL8390_EEEP_RX_IDLE_TIMER_CTRL_RX_IDLE_TIMER_100M_OFFSET                                            (0)
  #define RTL8390_EEEP_RX_IDLE_TIMER_CTRL_RX_IDLE_TIMER_100M_MASK                                              (0xFF << RTL8390_EEEP_RX_IDLE_TIMER_CTRL_RX_IDLE_TIMER_100M_OFFSET)

#define RTL8390_EEEP_TX_IDLE_TIMER_CTRL_ADDR                                                                   (0x4A4)
  #define RTL8390_EEEP_TX_IDLE_TIMER_CTRL_TX_IDLE_TIMER_GIGA_OFFSET                                            (16)
  #define RTL8390_EEEP_TX_IDLE_TIMER_CTRL_TX_IDLE_TIMER_GIGA_MASK                                              (0xFF << RTL8390_EEEP_TX_IDLE_TIMER_CTRL_TX_IDLE_TIMER_GIGA_OFFSET)
  #define RTL8390_EEEP_TX_IDLE_TIMER_CTRL_TX_IDLE_TIMER_500M_OFFSET                                            (8)
  #define RTL8390_EEEP_TX_IDLE_TIMER_CTRL_TX_IDLE_TIMER_500M_MASK                                              (0xFF << RTL8390_EEEP_TX_IDLE_TIMER_CTRL_TX_IDLE_TIMER_500M_OFFSET)
  #define RTL8390_EEEP_TX_IDLE_TIMER_CTRL_TX_IDLE_TIMER_100M_OFFSET                                            (0)
  #define RTL8390_EEEP_TX_IDLE_TIMER_CTRL_TX_IDLE_TIMER_100M_MASK                                              (0xFF << RTL8390_EEEP_TX_IDLE_TIMER_CTRL_TX_IDLE_TIMER_100M_OFFSET)

#define RTL8390_EEEP_GBL_CTRL_ADDR                                                                             (0x4A8)
  #define RTL8390_EEEP_GBL_CTRL_EEEP_SLAVE_EN_OFFSET                                                           (0)
  #define RTL8390_EEEP_GBL_CTRL_EEEP_SLAVE_EN_MASK                                                             (0x1 << RTL8390_EEEP_GBL_CTRL_EEEP_SLAVE_EN_OFFSET)

#define RTL8390_EEE_CTRL_ADDR(port)                                                                            (0x8008 + (((port) << 7))) /* port: 0-52 */
  #define RTL8390_EEE_CTRL_EEE_TX_EN_OFFSET                                                                    (1)
  #define RTL8390_EEE_CTRL_EEE_TX_EN_MASK                                                                      (0x1 << RTL8390_EEE_CTRL_EEE_TX_EN_OFFSET)
  #define RTL8390_EEE_CTRL_EEE_RX_EN_OFFSET                                                                    (0)
  #define RTL8390_EEE_CTRL_EEE_RX_EN_MASK                                                                      (0x1 << RTL8390_EEE_CTRL_EEE_RX_EN_OFFSET)

/*
 * Feature: System Clock 
 */
#define RTL8390_REF_TIME_SEC_ADDR                                                                              (0x4AC)
  #define RTL8390_REF_TIME_SEC_SEC_OFFSET                                                                      (0)
  #define RTL8390_REF_TIME_SEC_SEC_MASK                                                                        (0xFFFFFFFF << RTL8390_REF_TIME_SEC_SEC_OFFSET)

#define RTL8390_REF_TIME_NSEC_ADDR                                                                             (0x4B0)
  #define RTL8390_REF_TIME_NSEC_NSEC_OFFSET                                                                    (0)
  #define RTL8390_REF_TIME_NSEC_NSEC_MASK                                                                      (0x7FFFFFF << RTL8390_REF_TIME_NSEC_NSEC_OFFSET)

#define RTL8390_REF_TIME_CTRL_ADDR                                                                             (0x4B4)
  #define RTL8390_REF_TIME_CTRL_EXEC_OFFSET                                                                    (2)
  #define RTL8390_REF_TIME_CTRL_EXEC_MASK                                                                      (0x1 << RTL8390_REF_TIME_CTRL_EXEC_OFFSET)
  #define RTL8390_REF_TIME_CTRL_CMD_OFFSET                                                                     (0)
  #define RTL8390_REF_TIME_CTRL_CMD_MASK                                                                       (0x3 << RTL8390_REF_TIME_CTRL_CMD_OFFSET)

#define RTL8390_REF_TIME_EN_ADDR                                                                               (0x4B8)
  #define RTL8390_REF_TIME_EN_EXT_EN_OFFSET                                                                    (1)
  #define RTL8390_REF_TIME_EN_EXT_EN_MASK                                                                      (0x1 << RTL8390_REF_TIME_EN_EXT_EN_OFFSET)
  #define RTL8390_REF_TIME_EN_EN_OFFSET                                                                        (0)
  #define RTL8390_REF_TIME_EN_EN_MASK                                                                          (0x1 << RTL8390_REF_TIME_EN_EN_OFFSET)

/*
 * Feature: PTP (Precision Time Protocol) 
 */
#define RTL8390_PTP_PORT_EN_ADDR(port)                                                                         (0x800C + (((port) << 7))) /* port: 0-24 */
  #define RTL8390_PTP_PORT_EN_EN_OFFSET                                                                        (0)
  #define RTL8390_PTP_PORT_EN_EN_MASK                                                                          (0x1 << RTL8390_PTP_PORT_EN_EN_OFFSET)

#define RTL8390_PTP_PORT_RX_TIME_ADDR(port)                                                                    (0x8010 + (((port) << 7))) /* port: 0-24 */
  #define RTL8390_PTP_PORT_RX_TIME_PDELAY_RESP_SEQ_ID_OFFSET                                                   (160)
  #define RTL8390_PTP_PORT_RX_TIME_PDELAY_RESP_SEQ_ID_MASK                                                     (0xFFFF << RTL8390_PTP_PORT_RX_TIME_PDELAY_RESP_SEQ_ID_OFFSET)
  #define RTL8390_PTP_PORT_RX_TIME_PDELAY_REQ_SEQ_ID_OFFSET                                                    (128)
  #define RTL8390_PTP_PORT_RX_TIME_PDELAY_REQ_SEQ_ID_MASK                                                      (0xFFFF << RTL8390_PTP_PORT_RX_TIME_PDELAY_REQ_SEQ_ID_OFFSET)
  #define RTL8390_PTP_PORT_RX_TIME_DELAY_REQ_SEQ_ID_OFFSET                                                     (96)
  #define RTL8390_PTP_PORT_RX_TIME_DELAY_REQ_SEQ_ID_MASK                                                       (0xFFFF << RTL8390_PTP_PORT_RX_TIME_DELAY_REQ_SEQ_ID_OFFSET)
  #define RTL8390_PTP_PORT_RX_TIME_SYNC_SEQ_ID_OFFSET                                                          (64)
  #define RTL8390_PTP_PORT_RX_TIME_SYNC_SEQ_ID_MASK                                                            (0xFFFF << RTL8390_PTP_PORT_RX_TIME_SYNC_SEQ_ID_OFFSET)
  #define RTL8390_PTP_PORT_RX_TIME_NSEC_OFFSET                                                                 (32)
  #define RTL8390_PTP_PORT_RX_TIME_NSEC_MASK                                                                   (0x7FFFFFF << RTL8390_PTP_PORT_RX_TIME_NSEC_OFFSET)
  #define RTL8390_PTP_PORT_RX_TIME_SEC_OFFSET                                                                  (0)
  #define RTL8390_PTP_PORT_RX_TIME_SEC_MASK                                                                    (0xFFFFFFFF << RTL8390_PTP_PORT_RX_TIME_SEC_OFFSET)

#define RTL8390_PTP_PORT_TX_TIME_ADDR(port)                                                                    (0x8028 + (((port) << 7))) /* port: 0-24 */
  #define RTL8390_PTP_PORT_TX_TIME_PDELAY_RESP_SEQ_ID_OFFSET                                                   (160)
  #define RTL8390_PTP_PORT_TX_TIME_PDELAY_RESP_SEQ_ID_MASK                                                     (0xFFFF << RTL8390_PTP_PORT_TX_TIME_PDELAY_RESP_SEQ_ID_OFFSET)
  #define RTL8390_PTP_PORT_TX_TIME_PDELAY_REQ_SEQ_ID_OFFSET                                                    (128)
  #define RTL8390_PTP_PORT_TX_TIME_PDELAY_REQ_SEQ_ID_MASK                                                      (0xFFFF << RTL8390_PTP_PORT_TX_TIME_PDELAY_REQ_SEQ_ID_OFFSET)
  #define RTL8390_PTP_PORT_TX_TIME_DELAY_REQ_SEQ_ID_OFFSET                                                     (96)
  #define RTL8390_PTP_PORT_TX_TIME_DELAY_REQ_SEQ_ID_MASK                                                       (0xFFFF << RTL8390_PTP_PORT_TX_TIME_DELAY_REQ_SEQ_ID_OFFSET)
  #define RTL8390_PTP_PORT_TX_TIME_SYNC_SEQ_ID_OFFSET                                                          (64)
  #define RTL8390_PTP_PORT_TX_TIME_SYNC_SEQ_ID_MASK                                                            (0xFFFF << RTL8390_PTP_PORT_TX_TIME_SYNC_SEQ_ID_OFFSET)
  #define RTL8390_PTP_PORT_TX_TIME_NSEC_OFFSET                                                                 (32)
  #define RTL8390_PTP_PORT_TX_TIME_NSEC_MASK                                                                   (0x7FFFFFF << RTL8390_PTP_PORT_TX_TIME_NSEC_OFFSET)
  #define RTL8390_PTP_PORT_TX_TIME_SEC_OFFSET                                                                  (0)
  #define RTL8390_PTP_PORT_TX_TIME_SEC_MASK                                                                    (0xFFFFFFFF << RTL8390_PTP_PORT_TX_TIME_SEC_OFFSET)

#define RTL8390_PTP_INTR_STS_ADDR(port)                                                                        (0x8040 + (((port) << 7))) /* port: 0-24 */
  #define RTL8390_PTP_INTR_STS_TX_PDELAY_RESP_OFFSET                                                           (7)
  #define RTL8390_PTP_INTR_STS_TX_PDELAY_RESP_MASK                                                             (0x1 << RTL8390_PTP_INTR_STS_TX_PDELAY_RESP_OFFSET)
  #define RTL8390_PTP_INTR_STS_TX_PDELAY_REQ_OFFSET                                                            (6)
  #define RTL8390_PTP_INTR_STS_TX_PDELAY_REQ_MASK                                                              (0x1 << RTL8390_PTP_INTR_STS_TX_PDELAY_REQ_OFFSET)
  #define RTL8390_PTP_INTR_STS_TX_DELAY_REQ_OFFSET                                                             (5)
  #define RTL8390_PTP_INTR_STS_TX_DELAY_REQ_MASK                                                               (0x1 << RTL8390_PTP_INTR_STS_TX_DELAY_REQ_OFFSET)
  #define RTL8390_PTP_INTR_STS_TX_SYNC_OFFSET                                                                  (4)
  #define RTL8390_PTP_INTR_STS_TX_SYNC_MASK                                                                    (0x1 << RTL8390_PTP_INTR_STS_TX_SYNC_OFFSET)
  #define RTL8390_PTP_INTR_STS_RX_PDELAY_RESP_OFFSET                                                           (3)
  #define RTL8390_PTP_INTR_STS_RX_PDELAY_RESP_MASK                                                             (0x1 << RTL8390_PTP_INTR_STS_RX_PDELAY_RESP_OFFSET)
  #define RTL8390_PTP_INTR_STS_RX_PDELAY_REQ_OFFSET                                                            (2)
  #define RTL8390_PTP_INTR_STS_RX_PDELAY_REQ_MASK                                                              (0x1 << RTL8390_PTP_INTR_STS_RX_PDELAY_REQ_OFFSET)
  #define RTL8390_PTP_INTR_STS_RX_DELAY_REQ_OFFSET                                                             (1)
  #define RTL8390_PTP_INTR_STS_RX_DELAY_REQ_MASK                                                               (0x1 << RTL8390_PTP_INTR_STS_RX_DELAY_REQ_OFFSET)
  #define RTL8390_PTP_INTR_STS_RX_SYNC_OFFSET                                                                  (0)
  #define RTL8390_PTP_INTR_STS_RX_SYNC_MASK                                                                    (0x1 << RTL8390_PTP_INTR_STS_RX_SYNC_OFFSET)

/*
 * Feature: Address Table Lookup 
 */
#define RTL8390_L2_CTRL_0_ADDR                                                                                 (0x3800)
  #define RTL8390_L2_CTRL_0_ALL_ZERO_SA_TRAP_OFFSET                                                            (18)
  #define RTL8390_L2_CTRL_0_ALL_ZERO_SA_TRAP_MASK                                                              (0x1 << RTL8390_L2_CTRL_0_ALL_ZERO_SA_TRAP_OFFSET)
  #define RTL8390_L2_CTRL_0_ALL_ZERO_SA_DROP_OFFSET                                                            (17)
  #define RTL8390_L2_CTRL_0_ALL_ZERO_SA_DROP_MASK                                                              (0x1 << RTL8390_L2_CTRL_0_ALL_ZERO_SA_DROP_OFFSET)
  #define RTL8390_L2_CTRL_0_MC_BC_SA_TRAP_OFFSET                                                               (16)
  #define RTL8390_L2_CTRL_0_MC_BC_SA_TRAP_MASK                                                                 (0x1 << RTL8390_L2_CTRL_0_MC_BC_SA_TRAP_OFFSET)
  #define RTL8390_L2_CTRL_0_SECURE_SA_OFFSET                                                                   (15)
  #define RTL8390_L2_CTRL_0_SECURE_SA_MASK                                                                     (0x1 << RTL8390_L2_CTRL_0_SECURE_SA_OFFSET)
  #define RTL8390_L2_CTRL_0_FLUSH_NOTIFY_EN_OFFSET                                                             (14)
  #define RTL8390_L2_CTRL_0_FLUSH_NOTIFY_EN_MASK                                                               (0x1 << RTL8390_L2_CTRL_0_FLUSH_NOTIFY_EN_OFFSET)
  #define RTL8390_L2_CTRL_0_FORBID_ACT_OFFSET                                                                  (12)
  #define RTL8390_L2_CTRL_0_FORBID_ACT_MASK                                                                    (0x3 << RTL8390_L2_CTRL_0_FORBID_ACT_OFFSET)
  #define RTL8390_L2_CTRL_0_LUTCAM_EN_OFFSET                                                                   (11)
  #define RTL8390_L2_CTRL_0_LUTCAM_EN_MASK                                                                     (0x1 << RTL8390_L2_CTRL_0_LUTCAM_EN_OFFSET)
  #define RTL8390_L2_CTRL_0_PPPOE_PARSE_EN_OFFSET                                                              (10)
  #define RTL8390_L2_CTRL_0_PPPOE_PARSE_EN_MASK                                                                (0x1 << RTL8390_L2_CTRL_0_PPPOE_PARSE_EN_OFFSET)
  #define RTL8390_L2_CTRL_0_MC_BC_SA_DROP_OFFSET                                                               (9)
  #define RTL8390_L2_CTRL_0_MC_BC_SA_DROP_MASK                                                                 (0x1 << RTL8390_L2_CTRL_0_MC_BC_SA_DROP_OFFSET)
  #define RTL8390_L2_CTRL_0_IP_MC_DIP_CHK_OFFSET                                                               (8)
  #define RTL8390_L2_CTRL_0_IP_MC_DIP_CHK_MASK                                                                 (0x1 << RTL8390_L2_CTRL_0_IP_MC_DIP_CHK_OFFSET)
  #define RTL8390_L2_CTRL_0_LINK_DOWN_P_INVLD_OFFSET                                                           (7)
  #define RTL8390_L2_CTRL_0_LINK_DOWN_P_INVLD_MASK                                                             (0x1 << RTL8390_L2_CTRL_0_LINK_DOWN_P_INVLD_OFFSET)
  #define RTL8390_L2_CTRL_0_SA_ALL_ZERO_LRN_OFFSET                                                             (6)
  #define RTL8390_L2_CTRL_0_SA_ALL_ZERO_LRN_MASK                                                               (0x1 << RTL8390_L2_CTRL_0_SA_ALL_ZERO_LRN_OFFSET)
  #define RTL8390_L2_CTRL_0_IP_MC_FVID_CMP_OFFSET                                                              (5)
  #define RTL8390_L2_CTRL_0_IP_MC_FVID_CMP_MASK                                                                (0x1 << RTL8390_L2_CTRL_0_IP_MC_FVID_CMP_OFFSET)
  #define RTL8390_L2_CTRL_0_IPV6_MC_HASH_KEY_FMT_OFFSET                                                        (3)
  #define RTL8390_L2_CTRL_0_IPV6_MC_HASH_KEY_FMT_MASK                                                          (0x3 << RTL8390_L2_CTRL_0_IPV6_MC_HASH_KEY_FMT_OFFSET)
  #define RTL8390_L2_CTRL_0_IPV4_MC_HASH_KEY_FMT_OFFSET                                                        (1)
  #define RTL8390_L2_CTRL_0_IPV4_MC_HASH_KEY_FMT_MASK                                                          (0x3 << RTL8390_L2_CTRL_0_IPV4_MC_HASH_KEY_FMT_OFFSET)
  #define RTL8390_L2_CTRL_0_L2_HASH_ALGO_OFFSET                                                                (0)
  #define RTL8390_L2_CTRL_0_L2_HASH_ALGO_MASK                                                                  (0x1 << RTL8390_L2_CTRL_0_L2_HASH_ALGO_OFFSET)

#define RTL8390_L2_CTRL_1_ADDR                                                                                 (0x3804)
  #define RTL8390_L2_CTRL_1_FAST_AGE_OUT_OFFSET                                                                (21)
  #define RTL8390_L2_CTRL_1_FAST_AGE_OUT_MASK                                                                  (0x1 << RTL8390_L2_CTRL_1_FAST_AGE_OUT_OFFSET)
  #define RTL8390_L2_CTRL_1_AGE_UNIT_OFFSET                                                                    (0)
  #define RTL8390_L2_CTRL_1_AGE_UNIT_MASK                                                                      (0x1FFFFF << RTL8390_L2_CTRL_1_AGE_UNIT_OFFSET)

#define RTL8390_L2_PORT_LM_ACT_ADDR(port)                                                                      (0x3808 + (((port) << 2))) /* port: 0-52 */
  #define RTL8390_L2_PORT_LM_ACT_SA_BLK_EN_OFFSET                                                              (9)
  #define RTL8390_L2_PORT_LM_ACT_SA_BLK_EN_MASK                                                                (0x1 << RTL8390_L2_PORT_LM_ACT_SA_BLK_EN_OFFSET)
  #define RTL8390_L2_PORT_LM_ACT_DA_BLK_EN_OFFSET                                                              (8)
  #define RTL8390_L2_PORT_LM_ACT_DA_BLK_EN_MASK                                                                (0x1 << RTL8390_L2_PORT_LM_ACT_DA_BLK_EN_OFFSET)
  #define RTL8390_L2_PORT_LM_ACT_IP6_MC_LM_ACT_OFFSET                                                          (6)
  #define RTL8390_L2_PORT_LM_ACT_IP6_MC_LM_ACT_MASK                                                            (0x3 << RTL8390_L2_PORT_LM_ACT_IP6_MC_LM_ACT_OFFSET)
  #define RTL8390_L2_PORT_LM_ACT_IP_MC_LM_ACT_OFFSET                                                           (4)
  #define RTL8390_L2_PORT_LM_ACT_IP_MC_LM_ACT_MASK                                                             (0x3 << RTL8390_L2_PORT_LM_ACT_IP_MC_LM_ACT_OFFSET)
  #define RTL8390_L2_PORT_LM_ACT_L2_MC_LM_ACT_OFFSET                                                           (2)
  #define RTL8390_L2_PORT_LM_ACT_L2_MC_LM_ACT_MASK                                                             (0x3 << RTL8390_L2_PORT_LM_ACT_L2_MC_LM_ACT_OFFSET)
  #define RTL8390_L2_PORT_LM_ACT_L2_UC_LM_ACT_OFFSET                                                           (0)
  #define RTL8390_L2_PORT_LM_ACT_L2_UC_LM_ACT_MASK                                                             (0x3 << RTL8390_L2_PORT_LM_ACT_L2_UC_LM_ACT_OFFSET)

#define RTL8390_L2_PORT_STTC_MV_ACT_ADDR(port)                                                                 (0x38DC + (((port >> 4) << 2))) /* port: 0-52 */
  #define RTL8390_L2_PORT_STTC_MV_ACT_ACT_OFFSET(port)                                                         ((port & 0xF) << 1)
  #define RTL8390_L2_PORT_STTC_MV_ACT_ACT_MASK(port)                                                           (0x3 << RTL8390_L2_PORT_STTC_MV_ACT_ACT_OFFSET(port))

#define RTL8390_L2_FLD_PMSK_ADDR                                                                               (0x38EC)
  #define RTL8390_L2_FLD_PMSK_L2_BC_FLD_PMSK_OFFSET                                                            (12)
  #define RTL8390_L2_FLD_PMSK_L2_BC_FLD_PMSK_MASK                                                              (0xFFF << RTL8390_L2_FLD_PMSK_L2_BC_FLD_PMSK_OFFSET)
  #define RTL8390_L2_FLD_PMSK_L2_UNKN_UC_FLD_PMSK_OFFSET                                                       (0)
  #define RTL8390_L2_FLD_PMSK_L2_UNKN_UC_FLD_PMSK_MASK                                                         (0xFFF << RTL8390_L2_FLD_PMSK_L2_UNKN_UC_FLD_PMSK_OFFSET)

#define RTL8390_L2_PORT_NEW_SALRN_ADDR(port)                                                                   (0x38F0 + (((port >> 4) << 2))) /* port: 0-52 */
  #define RTL8390_L2_PORT_NEW_SALRN_NEW_SALRN_OFFSET(port)                                                     ((port & 0xF) << 1)
  #define RTL8390_L2_PORT_NEW_SALRN_NEW_SALRN_MASK(port)                                                       (0x3 << RTL8390_L2_PORT_NEW_SALRN_NEW_SALRN_OFFSET(port))

#define RTL8390_L2_PORT_NEW_SA_FWD_ADDR(port)                                                                  (0x3900 + (((port >> 4) << 2))) /* port: 0-52 */
  #define RTL8390_L2_PORT_NEW_SA_FWD_NEW_SA_FWD_OFFSET(port)                                                   ((port & 0xF) << 1)
  #define RTL8390_L2_PORT_NEW_SA_FWD_NEW_SA_FWD_MASK(port)                                                     (0x3 << RTL8390_L2_PORT_NEW_SA_FWD_NEW_SA_FWD_OFFSET(port))

#define RTL8390_L2_LRN_CONSTRT_ADDR                                                                            (0x3910)
  #define RTL8390_L2_LRN_CONSTRT_LRN_CNT_OFFSET                                                                (17)
  #define RTL8390_L2_LRN_CONSTRT_LRN_CNT_MASK                                                                  (0x7FFF << RTL8390_L2_LRN_CONSTRT_LRN_CNT_OFFSET)
  #define RTL8390_L2_LRN_CONSTRT_CONSTRT_NUM_OFFSET                                                            (2)
  #define RTL8390_L2_LRN_CONSTRT_CONSTRT_NUM_MASK                                                              (0x7FFF << RTL8390_L2_LRN_CONSTRT_CONSTRT_NUM_OFFSET)
  #define RTL8390_L2_LRN_CONSTRT_ACT_OFFSET                                                                    (0)
  #define RTL8390_L2_LRN_CONSTRT_ACT_MASK                                                                      (0x3 << RTL8390_L2_LRN_CONSTRT_ACT_OFFSET)

#define RTL8390_L2_PORT_LRN_CONSTRT_ADDR(port)                                                                 (0x3914 + (((port) << 2))) /* port: 0-52 */
  #define RTL8390_L2_PORT_LRN_CONSTRT_LRN_CNT_OFFSET                                                           (17)
  #define RTL8390_L2_PORT_LRN_CONSTRT_LRN_CNT_MASK                                                             (0x7FFF << RTL8390_L2_PORT_LRN_CONSTRT_LRN_CNT_OFFSET)
  #define RTL8390_L2_PORT_LRN_CONSTRT_CONSTRT_NUM_OFFSET                                                       (2)
  #define RTL8390_L2_PORT_LRN_CONSTRT_CONSTRT_NUM_MASK                                                         (0x7FFF << RTL8390_L2_PORT_LRN_CONSTRT_CONSTRT_NUM_OFFSET)
  #define RTL8390_L2_PORT_LRN_CONSTRT_ACT_OFFSET                                                               (0)
  #define RTL8390_L2_PORT_LRN_CONSTRT_ACT_MASK                                                                 (0x3 << RTL8390_L2_PORT_LRN_CONSTRT_ACT_OFFSET)

#define RTL8390_L2_VLAN_LRN_CONSTRT_ADDR(index)                                                                (0x39E8 + (((index) << 3))) /* index: 0-31 */
  #define RTL8390_L2_VLAN_LRN_CONSTRT_FVID_OFFSET                                                              (32)
  #define RTL8390_L2_VLAN_LRN_CONSTRT_FVID_MASK                                                                (0xFFF << RTL8390_L2_VLAN_LRN_CONSTRT_FVID_OFFSET)
  #define RTL8390_L2_VLAN_LRN_CONSTRT_PORT_OFFSET                                                              (15)
  #define RTL8390_L2_VLAN_LRN_CONSTRT_PORT_MASK                                                                (0x3F << RTL8390_L2_VLAN_LRN_CONSTRT_PORT_OFFSET)
  #define RTL8390_L2_VLAN_LRN_CONSTRT_CONSTRT_NUM_OFFSET                                                       (0)
  #define RTL8390_L2_VLAN_LRN_CONSTRT_CONSTRT_NUM_MASK                                                         (0x7FFF << RTL8390_L2_VLAN_LRN_CONSTRT_CONSTRT_NUM_OFFSET)

#define RTL8390_L2_VLAN_LRN_CONSTRT_CNT_ADDR(index)                                                            (0x3AE8 + (((index) << 2))) /* index: 0-31 */
  #define RTL8390_L2_VLAN_LRN_CONSTRT_CNT_LRN_CNT_OFFSET                                                       (0)
  #define RTL8390_L2_VLAN_LRN_CONSTRT_CNT_LRN_CNT_MASK                                                         (0x7FFF << RTL8390_L2_VLAN_LRN_CONSTRT_CNT_LRN_CNT_OFFSET)

#define RTL8390_L2_VLAN_LRN_CONSTRT_ACT_ADDR                                                                   (0x3B68)
  #define RTL8390_L2_VLAN_LRN_CONSTRT_ACT_ACT_OFFSET                                                           (0)
  #define RTL8390_L2_VLAN_LRN_CONSTRT_ACT_ACT_MASK                                                             (0x3 << RTL8390_L2_VLAN_LRN_CONSTRT_ACT_ACT_OFFSET)

#define RTL8390_L2_NOTIFICATION_CTRL_ADDR                                                                      (0x7808)
  #define RTL8390_L2_NOTIFICATION_CTRL_SUSPEND_NOTIFICATION_EN_OFFSET                                          (12)
  #define RTL8390_L2_NOTIFICATION_CTRL_SUSPEND_NOTIFICATION_EN_MASK                                            (0x1 << RTL8390_L2_NOTIFICATION_CTRL_SUSPEND_NOTIFICATION_EN_OFFSET)
  #define RTL8390_L2_NOTIFICATION_CTRL_BP_THR_OFFSET                                                           (2)
  #define RTL8390_L2_NOTIFICATION_CTRL_BP_THR_MASK                                                             (0x3FF << RTL8390_L2_NOTIFICATION_CTRL_BP_THR_OFFSET)
  #define RTL8390_L2_NOTIFICATION_CTRL_FIFO_EMPTY_OFFSET                                                       (1)
  #define RTL8390_L2_NOTIFICATION_CTRL_FIFO_EMPTY_MASK                                                         (0x1 << RTL8390_L2_NOTIFICATION_CTRL_FIFO_EMPTY_OFFSET)
  #define RTL8390_L2_NOTIFICATION_CTRL_NOTIFICATION_EN_OFFSET                                                  (0)
  #define RTL8390_L2_NOTIFICATION_CTRL_NOTIFICATION_EN_MASK                                                    (0x1 << RTL8390_L2_NOTIFICATION_CTRL_NOTIFICATION_EN_OFFSET)

#define RTL8390_L2_IGR_P_FLTR_ADDR(port)                                                                       (0x3B6C + (((port >> 5) << 2))) /* port: 0-52 */
  #define RTL8390_L2_IGR_P_FLTR_EGR_FLTR_EN_OFFSET(port)                                                       (port % 0x20)
  #define RTL8390_L2_IGR_P_FLTR_EGR_FLTR_EN_MASK(port)                                                         (0x1 << RTL8390_L2_IGR_P_FLTR_EGR_FLTR_EN_OFFSET(port))

#define RTL8390_L2_PORT_AGING_OUT_ADDR(port)                                                                   (0x3B74 + (((port >> 5) << 2))) /* port: 0-52 */
  #define RTL8390_L2_PORT_AGING_OUT_AGING_OUT_EN_OFFSET(port)                                                  (port % 0x20)
  #define RTL8390_L2_PORT_AGING_OUT_AGING_OUT_EN_MASK(port)                                                    (0x1 << RTL8390_L2_PORT_AGING_OUT_AGING_OUT_EN_OFFSET(port))

#define RTL8390_L2_IPV6_MC_IP_CARE_BYTE_ADDR                                                                   (0x3B7C)
  #define RTL8390_L2_IPV6_MC_IP_CARE_BYTE_DIP_CARE_BYTE_OFFSET                                                 (16)
  #define RTL8390_L2_IPV6_MC_IP_CARE_BYTE_DIP_CARE_BYTE_MASK                                                   (0xFFFF << RTL8390_L2_IPV6_MC_IP_CARE_BYTE_DIP_CARE_BYTE_OFFSET)
  #define RTL8390_L2_IPV6_MC_IP_CARE_BYTE_SIP_CARE_BYTE_OFFSET                                                 (0)
  #define RTL8390_L2_IPV6_MC_IP_CARE_BYTE_SIP_CARE_BYTE_MASK                                                   (0xFFFF << RTL8390_L2_IPV6_MC_IP_CARE_BYTE_SIP_CARE_BYTE_OFFSET)

#define RTL8390_L2_PORT_MV_ACT_ADDR(port)                                                                      (0x3B80 + (((port >> 4) << 2))) /* port: 0-52 */
  #define RTL8390_L2_PORT_MV_ACT_ACT_OFFSET(port)                                                              ((port & 0xF) << 1)
  #define RTL8390_L2_PORT_MV_ACT_ACT_MASK(port)                                                                (0x3 << RTL8390_L2_PORT_MV_ACT_ACT_OFFSET(port))

#define RTL8390_L2_PORT_MV_INVALIDATE_ADDR(port)                                                               (0x3B90 + (((port >> 5) << 2))) /* port: 0-52 */
  #define RTL8390_L2_PORT_MV_INVALIDATE_P_MV_INVLD_OFFSET(port)                                                (port % 0x20)
  #define RTL8390_L2_PORT_MV_INVALIDATE_P_MV_INVLD_MASK(port)                                                  (0x1 << RTL8390_L2_PORT_MV_INVALIDATE_P_MV_INVLD_OFFSET(port))

#define RTL8390_L2_PORT_MV_FORBID_ADDR(port)                                                                   (0x3B98 + (((port >> 5) << 2))) /* port: 0-52 */
  #define RTL8390_L2_PORT_MV_FORBID_FORBID_EN_OFFSET(port)                                                     (port % 0x20)
  #define RTL8390_L2_PORT_MV_FORBID_FORBID_EN_MASK(port)                                                       (0x1 << RTL8390_L2_PORT_MV_FORBID_FORBID_EN_OFFSET(port))

/*
 * Feature: Address Learning & Flush 
 */
#define RTL8390_L2_TBL_FLUSH_CTRL_ADDR                                                                         (0x3BA0)
  #define RTL8390_L2_TBL_FLUSH_CTRL_STS_OFFSET                                                                 (28)
  #define RTL8390_L2_TBL_FLUSH_CTRL_STS_MASK                                                                   (0x1 << RTL8390_L2_TBL_FLUSH_CTRL_STS_OFFSET)
  #define RTL8390_L2_TBL_FLUSH_CTRL_ACT_OFFSET                                                                 (27)
  #define RTL8390_L2_TBL_FLUSH_CTRL_ACT_MASK                                                                   (0x1 << RTL8390_L2_TBL_FLUSH_CTRL_ACT_OFFSET)
  #define RTL8390_L2_TBL_FLUSH_CTRL_FVID_CMP_OFFSET                                                            (26)
  #define RTL8390_L2_TBL_FLUSH_CTRL_FVID_CMP_MASK                                                              (0x1 << RTL8390_L2_TBL_FLUSH_CTRL_FVID_CMP_OFFSET)
  #define RTL8390_L2_TBL_FLUSH_CTRL_PORT_CMP_OFFSET                                                            (25)
  #define RTL8390_L2_TBL_FLUSH_CTRL_PORT_CMP_MASK                                                              (0x1 << RTL8390_L2_TBL_FLUSH_CTRL_PORT_CMP_OFFSET)
  #define RTL8390_L2_TBL_FLUSH_CTRL_ENTRY_TYPE_OFFSET                                                          (24)
  #define RTL8390_L2_TBL_FLUSH_CTRL_ENTRY_TYPE_MASK                                                            (0x1 << RTL8390_L2_TBL_FLUSH_CTRL_ENTRY_TYPE_OFFSET)
  #define RTL8390_L2_TBL_FLUSH_CTRL_FVID_OFFSET                                                                (12)
  #define RTL8390_L2_TBL_FLUSH_CTRL_FVID_MASK                                                                  (0xFFF << RTL8390_L2_TBL_FLUSH_CTRL_FVID_OFFSET)
  #define RTL8390_L2_TBL_FLUSH_CTRL_PORT_OFFSET                                                                (6)
  #define RTL8390_L2_TBL_FLUSH_CTRL_PORT_MASK                                                                  (0x3F << RTL8390_L2_TBL_FLUSH_CTRL_PORT_OFFSET)
  #define RTL8390_L2_TBL_FLUSH_CTRL_REPLACING_PORT_OFFSET                                                      (0)
  #define RTL8390_L2_TBL_FLUSH_CTRL_REPLACING_PORT_MASK                                                        (0x3F << RTL8390_L2_TBL_FLUSH_CTRL_REPLACING_PORT_OFFSET)

/*
 * Feature: L2 &IP Multicast 
 */
/*
 * Feature: (IEEE802.1Q) VLAN 
 */
#define RTL8390_VLAN_TAG_TPID_CTRL_ADDR(index)                                                                 (0x4BC + (((index) << 2))) /* index: 0-3 */
  #define RTL8390_VLAN_TAG_TPID_CTRL_OTPID_OFFSET                                                              (16)
  #define RTL8390_VLAN_TAG_TPID_CTRL_OTPID_MASK                                                                (0xFFFF << RTL8390_VLAN_TAG_TPID_CTRL_OTPID_OFFSET)
  #define RTL8390_VLAN_TAG_TPID_CTRL_ITPID_OFFSET                                                              (0)
  #define RTL8390_VLAN_TAG_TPID_CTRL_ITPID_MASK                                                                (0xFFFF << RTL8390_VLAN_TAG_TPID_CTRL_ITPID_OFFSET)

#define RTL8390_VLAN_ETAG_TPID_CTRL_ADDR                                                                       (0x7408)
  #define RTL8390_VLAN_ETAG_TPID_CTRL_ETPID_OFFSET                                                             (0)
  #define RTL8390_VLAN_ETAG_TPID_CTRL_ETPID_MASK                                                               (0xFFFF << RTL8390_VLAN_ETAG_TPID_CTRL_ETPID_OFFSET)

#define RTL8390_VLAN_PORT_ITAG_TPID_CMP_MSK_ADDR(port)                                                         (0x8044 + (((port) << 7))) /* port: 0-52 */
  #define RTL8390_VLAN_PORT_ITAG_TPID_CMP_MSK_ITPID_CMP_MSK_OFFSET                                             (0)
  #define RTL8390_VLAN_PORT_ITAG_TPID_CMP_MSK_ITPID_CMP_MSK_MASK                                               (0xF << RTL8390_VLAN_PORT_ITAG_TPID_CMP_MSK_ITPID_CMP_MSK_OFFSET)

#define RTL8390_VLAN_PORT_OTAG_TPID_CMP_MSK_ADDR(port)                                                         (0x8048 + (((port) << 7))) /* port: 0-52 */
  #define RTL8390_VLAN_PORT_OTAG_TPID_CMP_MSK_OTPID_CMP_MSK_OFFSET                                             (0)
  #define RTL8390_VLAN_PORT_OTAG_TPID_CMP_MSK_OTPID_CMP_MSK_MASK                                               (0xF << RTL8390_VLAN_PORT_OTAG_TPID_CMP_MSK_OTPID_CMP_MSK_OFFSET)

#define RTL8390_VLAN_PORT_ETAG_TPID_CMP_ADDR(port)                                                             (0x740C + (((port >> 5) << 2))) /* port: 0-52 */
  #define RTL8390_VLAN_PORT_ETAG_TPID_CMP_ETPID_CMP_OFFSET(port)                                               (port % 0x20)
  #define RTL8390_VLAN_PORT_ETAG_TPID_CMP_ETPID_CMP_MASK(port)                                                 (0x1 << RTL8390_VLAN_PORT_ETAG_TPID_CMP_ETPID_CMP_OFFSET(port))

#define RTL8390_VLAN_PORT_ACCEPT_FRAME_TYPE_ADDR(port)                                                         (0x2600 + (((port) << 2))) /* port: 0-52 */
  #define RTL8390_VLAN_PORT_ACCEPT_FRAME_TYPE_OTAG_UNTAG_ACCEPT_OFFSET                                         (3)
  #define RTL8390_VLAN_PORT_ACCEPT_FRAME_TYPE_OTAG_UNTAG_ACCEPT_MASK                                           (0x1 << RTL8390_VLAN_PORT_ACCEPT_FRAME_TYPE_OTAG_UNTAG_ACCEPT_OFFSET)
  #define RTL8390_VLAN_PORT_ACCEPT_FRAME_TYPE_OTAG_ACCEPT_OFFSET                                               (2)
  #define RTL8390_VLAN_PORT_ACCEPT_FRAME_TYPE_OTAG_ACCEPT_MASK                                                 (0x1 << RTL8390_VLAN_PORT_ACCEPT_FRAME_TYPE_OTAG_ACCEPT_OFFSET)
  #define RTL8390_VLAN_PORT_ACCEPT_FRAME_TYPE_ITAG_UNTAG_ACCEPT_OFFSET                                         (1)
  #define RTL8390_VLAN_PORT_ACCEPT_FRAME_TYPE_ITAG_UNTAG_ACCEPT_MASK                                           (0x1 << RTL8390_VLAN_PORT_ACCEPT_FRAME_TYPE_ITAG_UNTAG_ACCEPT_OFFSET)
  #define RTL8390_VLAN_PORT_ACCEPT_FRAME_TYPE_ITAG_ACCEPT_OFFSET                                               (0)
  #define RTL8390_VLAN_PORT_ACCEPT_FRAME_TYPE_ITAG_ACCEPT_MASK                                                 (0x1 << RTL8390_VLAN_PORT_ACCEPT_FRAME_TYPE_ITAG_ACCEPT_OFFSET)

#define RTL8390_VLAN_CTRL_ADDR                                                                                 (0x26D4)
  #define RTL8390_VLAN_CTRL_LKY_STP_FLTR_EN_OFFSET                                                             (7)
  #define RTL8390_VLAN_CTRL_LKY_STP_FLTR_EN_MASK                                                               (0x1 << RTL8390_VLAN_CTRL_LKY_STP_FLTR_EN_OFFSET)
  #define RTL8390_VLAN_CTRL_LKY_OFFSET                                                                         (6)
  #define RTL8390_VLAN_CTRL_LKY_MASK                                                                           (0x1 << RTL8390_VLAN_CTRL_LKY_OFFSET)
  #define RTL8390_VLAN_CTRL_EXCPT_OFFSET                                                                       (4)
  #define RTL8390_VLAN_CTRL_EXCPT_MASK                                                                         (0x3 << RTL8390_VLAN_CTRL_EXCPT_OFFSET)
  #define RTL8390_VLAN_CTRL_OCFI_ACT_OFFSET                                                                    (2)
  #define RTL8390_VLAN_CTRL_OCFI_ACT_MASK                                                                      (0x3 << RTL8390_VLAN_CTRL_OCFI_ACT_OFFSET)
  #define RTL8390_VLAN_CTRL_ICFI_ACT_OFFSET                                                                    (0)
  #define RTL8390_VLAN_CTRL_ICFI_ACT_MASK                                                                      (0x3 << RTL8390_VLAN_CTRL_ICFI_ACT_OFFSET)

#define RTL8390_VLAN_PORT_PB_VLAN_ADDR(port)                                                                   (0x26D8 + (((port) << 2))) /* port: 0-52 */
  #define RTL8390_VLAN_PORT_PB_VLAN_OPVID_OFFSET                                                               (16)
  #define RTL8390_VLAN_PORT_PB_VLAN_OPVID_MASK                                                                 (0xFFF << RTL8390_VLAN_PORT_PB_VLAN_OPVID_OFFSET)
  #define RTL8390_VLAN_PORT_PB_VLAN_OPVID_FMT_OFFSET                                                           (14)
  #define RTL8390_VLAN_PORT_PB_VLAN_OPVID_FMT_MASK                                                             (0x3 << RTL8390_VLAN_PORT_PB_VLAN_OPVID_FMT_OFFSET)
  #define RTL8390_VLAN_PORT_PB_VLAN_IPVID_OFFSET                                                               (2)
  #define RTL8390_VLAN_PORT_PB_VLAN_IPVID_MASK                                                                 (0xFFF << RTL8390_VLAN_PORT_PB_VLAN_IPVID_OFFSET)
  #define RTL8390_VLAN_PORT_PB_VLAN_IPVID_FMT_OFFSET                                                           (0)
  #define RTL8390_VLAN_PORT_PB_VLAN_IPVID_FMT_MASK                                                             (0x3 << RTL8390_VLAN_PORT_PB_VLAN_IPVID_FMT_OFFSET)

#define RTL8390_VLAN_PORT_FWD_ADDR(port)                                                                       (0x27AC + (((port >> 5) << 2))) /* port: 0-52 */
  #define RTL8390_VLAN_PORT_FWD_FWD_BASE_OFFSET(port)                                                          (port % 0x20)
  #define RTL8390_VLAN_PORT_FWD_FWD_BASE_MASK(port)                                                            (0x1 << RTL8390_VLAN_PORT_FWD_FWD_BASE_OFFSET(port))

#define RTL8390_VLAN_PORT_IGR_FLTR_ADDR(port)                                                                  (0x27B4 + (((port >> 4) << 2))) /* port: 0-52 */
  #define RTL8390_VLAN_PORT_IGR_FLTR_IGR_FLTR_ACT_OFFSET(port)                                                 ((port & 0xF) << 1)
  #define RTL8390_VLAN_PORT_IGR_FLTR_IGR_FLTR_ACT_MASK(port)                                                   (0x3 << RTL8390_VLAN_PORT_IGR_FLTR_IGR_FLTR_ACT_OFFSET(port))

#define RTL8390_VLAN_PORT_EGR_FLTR_ADDR(port)                                                                  (0x27C4 + (((port >> 5) << 2))) /* port: 0-52 */
  #define RTL8390_VLAN_PORT_EGR_FLTR_EGR_FLTR_EN_OFFSET(port)                                                  (port % 0x20)
  #define RTL8390_VLAN_PORT_EGR_FLTR_EGR_FLTR_EN_MASK(port)                                                    (0x1 << RTL8390_VLAN_PORT_EGR_FLTR_EGR_FLTR_EN_OFFSET(port))

#define RTL8390_VLAN_PROFILE_ADDR(index)                                                                       (0x25C0 + (((index) << 3))) /* index: 0-7 */
  #define RTL8390_VLAN_PROFILE_IP6_UNKN_MC_FLD_PMSK_OFFSET                                                     (32)
  #define RTL8390_VLAN_PROFILE_IP6_UNKN_MC_FLD_PMSK_MASK                                                       (0xFFF << RTL8390_VLAN_PROFILE_IP6_UNKN_MC_FLD_PMSK_OFFSET)
  #define RTL8390_VLAN_PROFILE_IP4_UNKN_MC_FLD_PMSK_OFFSET                                                     (13)
  #define RTL8390_VLAN_PROFILE_IP4_UNKN_MC_FLD_PMSK_MASK                                                       (0xFFF << RTL8390_VLAN_PROFILE_IP4_UNKN_MC_FLD_PMSK_OFFSET)
  #define RTL8390_VLAN_PROFILE_L2_UNKN_MC_FLD_PMSK_OFFSET                                                      (1)
  #define RTL8390_VLAN_PROFILE_L2_UNKN_MC_FLD_PMSK_MASK                                                        (0xFFF << RTL8390_VLAN_PROFILE_L2_UNKN_MC_FLD_PMSK_OFFSET)
  #define RTL8390_VLAN_PROFILE_L2_LRN_EN_OFFSET                                                                (0)
  #define RTL8390_VLAN_PROFILE_L2_LRN_EN_MASK                                                                  (0x1 << RTL8390_VLAN_PROFILE_L2_LRN_EN_OFFSET)

#define RTL8390_VLAN_IGR_CNVT_BLK_CTRL_ADDR(index)                                                             (0x27CC + (((index) << 2))) /* index: 0-3 */
  #define RTL8390_VLAN_IGR_CNVT_BLK_CTRL_BLK_MODE_OFFSET                                                       (0)
  #define RTL8390_VLAN_IGR_CNVT_BLK_CTRL_BLK_MODE_MASK                                                         (0x3 << RTL8390_VLAN_IGR_CNVT_BLK_CTRL_BLK_MODE_OFFSET)

#define RTL8390_VLAN_EGR_CNVT_CTRL_ADDR                                                                        (0x6824)
  #define RTL8390_VLAN_EGR_CNVT_CTRL_VID_SRC_OFFSET                                                            (1)
  #define RTL8390_VLAN_EGR_CNVT_CTRL_VID_SRC_MASK                                                              (0x1 << RTL8390_VLAN_EGR_CNVT_CTRL_VID_SRC_OFFSET)
  #define RTL8390_VLAN_EGR_CNVT_CTRL_DBL_TAG_EN_OFFSET                                                         (0)
  #define RTL8390_VLAN_EGR_CNVT_CTRL_DBL_TAG_EN_MASK                                                           (0x1 << RTL8390_VLAN_EGR_CNVT_CTRL_DBL_TAG_EN_OFFSET)

#define RTL8390_VLAN_PORT_TAG_STS_CTRL_ADDR(port)                                                              (0x6828 + (((port) << 2))) /* port: 0-52 */
  #define RTL8390_VLAN_PORT_TAG_STS_CTRL_OTAG_STS_OFFSET                                                       (6)
  #define RTL8390_VLAN_PORT_TAG_STS_CTRL_OTAG_STS_MASK                                                         (0x3 << RTL8390_VLAN_PORT_TAG_STS_CTRL_OTAG_STS_OFFSET)
  #define RTL8390_VLAN_PORT_TAG_STS_CTRL_ITAG_STS_OFFSET                                                       (4)
  #define RTL8390_VLAN_PORT_TAG_STS_CTRL_ITAG_STS_MASK                                                         (0x3 << RTL8390_VLAN_PORT_TAG_STS_CTRL_ITAG_STS_OFFSET)
  #define RTL8390_VLAN_PORT_TAG_STS_CTRL_EGR_P_OTAG_KEEP_OFFSET                                                (3)
  #define RTL8390_VLAN_PORT_TAG_STS_CTRL_EGR_P_OTAG_KEEP_MASK                                                  (0x1 << RTL8390_VLAN_PORT_TAG_STS_CTRL_EGR_P_OTAG_KEEP_OFFSET)
  #define RTL8390_VLAN_PORT_TAG_STS_CTRL_EGR_P_ITAG_KEEP_OFFSET                                                (2)
  #define RTL8390_VLAN_PORT_TAG_STS_CTRL_EGR_P_ITAG_KEEP_MASK                                                  (0x1 << RTL8390_VLAN_PORT_TAG_STS_CTRL_EGR_P_ITAG_KEEP_OFFSET)
  #define RTL8390_VLAN_PORT_TAG_STS_CTRL_IGR_P_OTAG_KEEP_OFFSET                                                (1)
  #define RTL8390_VLAN_PORT_TAG_STS_CTRL_IGR_P_OTAG_KEEP_MASK                                                  (0x1 << RTL8390_VLAN_PORT_TAG_STS_CTRL_IGR_P_OTAG_KEEP_OFFSET)
  #define RTL8390_VLAN_PORT_TAG_STS_CTRL_IGR_P_ITAG_KEEP_OFFSET                                                (0)
  #define RTL8390_VLAN_PORT_TAG_STS_CTRL_IGR_P_ITAG_KEEP_MASK                                                  (0x1 << RTL8390_VLAN_PORT_TAG_STS_CTRL_IGR_P_ITAG_KEEP_OFFSET)

#define RTL8390_VLAN_PORT_EGR_ITPID_CTRL_ADDR(port)                                                            (0x68FC + (((port >> 4) << 2))) /* port: 0-52 */
  #define RTL8390_VLAN_PORT_EGR_ITPID_CTRL_ITPID_IDX_OFFSET(port)                                              ((port & 0xF) << 1)
  #define RTL8390_VLAN_PORT_EGR_ITPID_CTRL_ITPID_IDX_MASK(port)                                                (0x3 << RTL8390_VLAN_PORT_EGR_ITPID_CTRL_ITPID_IDX_OFFSET(port))

#define RTL8390_VLAN_PORT_EGR_OTPID_CTRL_ADDR(port)                                                            (0x690C + (((port >> 4) << 2))) /* port: 0-52 */
  #define RTL8390_VLAN_PORT_EGR_OTPID_CTRL_OTPID_IDX_OFFSET(port)                                              ((port & 0xF) << 1)
  #define RTL8390_VLAN_PORT_EGR_OTPID_CTRL_OTPID_IDX_MASK(port)                                                (0x3 << RTL8390_VLAN_PORT_EGR_OTPID_CTRL_OTPID_IDX_OFFSET(port))

#define RTL8390_RNG_CHK_VID_EGR_XLATE_CTRL_ADDR(index)                                                         (0x691C + (((index) << 2))) /* index: 0-31 */
  #define RTL8390_RNG_CHK_VID_EGR_XLATE_CTRL_VID_UPPER_OFFSET                                                  (14)
  #define RTL8390_RNG_CHK_VID_EGR_XLATE_CTRL_VID_UPPER_MASK                                                    (0xFFF << RTL8390_RNG_CHK_VID_EGR_XLATE_CTRL_VID_UPPER_OFFSET)
  #define RTL8390_RNG_CHK_VID_EGR_XLATE_CTRL_VID_LOWER_OFFSET                                                  (2)
  #define RTL8390_RNG_CHK_VID_EGR_XLATE_CTRL_VID_LOWER_MASK                                                    (0xFFF << RTL8390_RNG_CHK_VID_EGR_XLATE_CTRL_VID_LOWER_OFFSET)
  #define RTL8390_RNG_CHK_VID_EGR_XLATE_CTRL_REVERSE_OFFSET                                                    (1)
  #define RTL8390_RNG_CHK_VID_EGR_XLATE_CTRL_REVERSE_MASK                                                      (0x1 << RTL8390_RNG_CHK_VID_EGR_XLATE_CTRL_REVERSE_OFFSET)
  #define RTL8390_RNG_CHK_VID_EGR_XLATE_CTRL_TYPE_OFFSET                                                       (0)
  #define RTL8390_RNG_CHK_VID_EGR_XLATE_CTRL_TYPE_MASK                                                         (0x1 << RTL8390_RNG_CHK_VID_EGR_XLATE_CTRL_TYPE_OFFSET)

#define RTL8390_VLAN_PORT_NTO1_AGGR_ADDR(port)                                                                 (0x27DC + (((port >> 5) << 2))) /* port: 0-51 */
  #define RTL8390_VLAN_PORT_NTO1_AGGR_REPLACEMENT_EN_OFFSET(port)                                              (port % 0x20)
  #define RTL8390_VLAN_PORT_NTO1_AGGR_REPLACEMENT_EN_MASK(port)                                                (0x1 << RTL8390_VLAN_PORT_NTO1_AGGR_REPLACEMENT_EN_OFFSET(port))

/*
 * Feature: (IEEE802.1ad) Provider Bridges/Q-in-Q 
 */
/*
 * Feature: (IEEE802.1v) Protocol-based VLAN 
 */
#define RTL8390_VLAN_PPB_VLAN_VAL_ADDR(index)                                                                  (0x2800 + (((index) << 2))) /* index: 0-7 */
  #define RTL8390_VLAN_PPB_VLAN_VAL_ETHER_TYPE_OFFSET                                                          (2)
  #define RTL8390_VLAN_PPB_VLAN_VAL_ETHER_TYPE_MASK                                                            (0xFFFF << RTL8390_VLAN_PPB_VLAN_VAL_ETHER_TYPE_OFFSET)
  #define RTL8390_VLAN_PPB_VLAN_VAL_FRAME_TYPE_OFFSET                                                          (0)
  #define RTL8390_VLAN_PPB_VLAN_VAL_FRAME_TYPE_MASK                                                            (0x3 << RTL8390_VLAN_PPB_VLAN_VAL_FRAME_TYPE_OFFSET)

#define RTL8390_VLAN_PORT_PPB_VLAN_ADDR(index1, index2)                                                        (0x2820 + (index1 << 5) + (((index2) << 2))) /* index1: 0-52, index2: 0-7 */
  #define RTL8390_VLAN_PORT_PPB_VLAN_PPB_VID_OFFSET                                                            (4)
  #define RTL8390_VLAN_PORT_PPB_VLAN_PPB_VID_MASK                                                              (0xFFF << RTL8390_VLAN_PORT_PPB_VLAN_PPB_VID_OFFSET)
  #define RTL8390_VLAN_PORT_PPB_VLAN_PPB_PRI_OFFSET                                                            (1)
  #define RTL8390_VLAN_PORT_PPB_VLAN_PPB_PRI_MASK                                                              (0x7 << RTL8390_VLAN_PORT_PPB_VLAN_PPB_PRI_OFFSET)
  #define RTL8390_VLAN_PORT_PPB_VLAN_VALID_OFFSET                                                              (0)
  #define RTL8390_VLAN_PORT_PPB_VLAN_VALID_MASK                                                                (0x1 << RTL8390_VLAN_PORT_PPB_VLAN_VALID_OFFSET)

/*
 * Feature: Link Aggregation 
 */
#define RTL8390_TRK_MBR_CTR_ADDR(index)                                                                        (0x2200 + (((index) << 3))) /* index: 0-15 */
  #define RTL8390_TRK_MBR_CTR_TRK_MBR_1_OFFSET                                                                 (32)
  #define RTL8390_TRK_MBR_CTR_TRK_MBR_1_MASK                                                                   (0xFFFFF << RTL8390_TRK_MBR_CTR_TRK_MBR_1_OFFSET)
  #define RTL8390_TRK_MBR_CTR_TRK_MBR_0_OFFSET                                                                 (0)
  #define RTL8390_TRK_MBR_CTR_TRK_MBR_0_MASK                                                                   (0xFFFFFFFF << RTL8390_TRK_MBR_CTR_TRK_MBR_0_OFFSET)

#define RTL8390_TRK_HASH_IDX_CTRL_ADDR(index)                                                                  (0x2280 + (((index >> 4) << 2))) /* index: 0-15 */
  #define RTL8390_TRK_HASH_IDX_CTRL_HASH_MSK_IDX_OFFSET(index)                                                 ((index & 0xF) << 1)
  #define RTL8390_TRK_HASH_IDX_CTRL_HASH_MSK_IDX_MASK(index)                                                   (0x3 << RTL8390_TRK_HASH_IDX_CTRL_HASH_MSK_IDX_OFFSET(index))

#define RTL8390_TRK_HASH_CTRL_ADDR(index)                                                                      (0x2284 + (((index) << 2))) /* index: 0-3 */
  #define RTL8390_TRK_HASH_CTRL_DPORT_SHIFT_BITS_OFFSET                                                        (25)
  #define RTL8390_TRK_HASH_CTRL_DPORT_SHIFT_BITS_MASK                                                          (0x7 << RTL8390_TRK_HASH_CTRL_DPORT_SHIFT_BITS_OFFSET)
  #define RTL8390_TRK_HASH_CTRL_SPORT_SHIFT_BITS_OFFSET                                                        (22)
  #define RTL8390_TRK_HASH_CTRL_SPORT_SHIFT_BITS_MASK                                                          (0x7 << RTL8390_TRK_HASH_CTRL_SPORT_SHIFT_BITS_OFFSET)
  #define RTL8390_TRK_HASH_CTRL_DIP_SHIFT_BITS_OFFSET                                                          (19)
  #define RTL8390_TRK_HASH_CTRL_DIP_SHIFT_BITS_MASK                                                            (0x7 << RTL8390_TRK_HASH_CTRL_DIP_SHIFT_BITS_OFFSET)
  #define RTL8390_TRK_HASH_CTRL_SIP_SHIFT_BITS_OFFSET                                                          (16)
  #define RTL8390_TRK_HASH_CTRL_SIP_SHIFT_BITS_MASK                                                            (0x7 << RTL8390_TRK_HASH_CTRL_SIP_SHIFT_BITS_OFFSET)
  #define RTL8390_TRK_HASH_CTRL_DMAC_SHIFT_BITS_OFFSET                                                         (13)
  #define RTL8390_TRK_HASH_CTRL_DMAC_SHIFT_BITS_MASK                                                           (0x7 << RTL8390_TRK_HASH_CTRL_DMAC_SHIFT_BITS_OFFSET)
  #define RTL8390_TRK_HASH_CTRL_SMAC_SHIFT_BITS_OFFSET                                                         (10)
  #define RTL8390_TRK_HASH_CTRL_SMAC_SHIFT_BITS_MASK                                                           (0x7 << RTL8390_TRK_HASH_CTRL_SMAC_SHIFT_BITS_OFFSET)
  #define RTL8390_TRK_HASH_CTRL_SPN_SHIFT_BITS_OFFSET                                                          (7)
  #define RTL8390_TRK_HASH_CTRL_SPN_SHIFT_BITS_MASK                                                            (0x7 << RTL8390_TRK_HASH_CTRL_SPN_SHIFT_BITS_OFFSET)
  #define RTL8390_TRK_HASH_CTRL_HASH_MSK_OFFSET                                                                (0)
  #define RTL8390_TRK_HASH_CTRL_HASH_MSK_MASK                                                                  (0x7F << RTL8390_TRK_HASH_CTRL_HASH_MSK_OFFSET)

#define RTL8390_TRK_SEP_TRAFFIC_CTRL_ADDR(index)                                                               (0x2294 + (((index >> 4) << 2))) /* index: 0-15 */
  #define RTL8390_TRK_SEP_TRAFFIC_CTRL_SEP_TRAFFIC_OFFSET(index)                                               ((index & 0xF) << 1)
  #define RTL8390_TRK_SEP_TRAFFIC_CTRL_SEP_TRAFFIC_MASK(index)                                                 (0x3 << RTL8390_TRK_SEP_TRAFFIC_CTRL_SEP_TRAFFIC_OFFSET(index))

#define RTL8390_TRK_EXTRA_EN_CTRL_ADDR(index)                                                                  (0x2298 + (((index / 10) << 2))) /* index: 0-9 */
  #define RTL8390_TRK_EXTRA_EN_CTRL_TRK_EN_OFFSET(index)                                                       (index % 0xA)
  #define RTL8390_TRK_EXTRA_EN_CTRL_TRK_EN_MASK(index)                                                         (0x1 << RTL8390_TRK_EXTRA_EN_CTRL_TRK_EN_OFFSET(index))

/*
 * Feature: Spanning Tree 
 */
#define RTL8390_ST_CTRL_ADDR                                                                                   (0x27E4)
  #define RTL8390_ST_CTRL_MSTI_MODE_OFFSET                                                                     (0)
  #define RTL8390_ST_CTRL_MSTI_MODE_MASK                                                                       (0x1 << RTL8390_ST_CTRL_MSTI_MODE_OFFSET)

/*
 * Feature: Port Isolation/Forwarding Force Mode 
 */
#define RTL8390_PORT_ISO_CTRL_ADDR(port)                                                                       (0x1400 + (((port) << 3))) /* port: 0-52 */
  #define RTL8390_PORT_ISO_CTRL_P_ISO_MBR_1_OFFSET                                                             (32)
  #define RTL8390_PORT_ISO_CTRL_P_ISO_MBR_1_MASK                                                               (0x1FFFFF << RTL8390_PORT_ISO_CTRL_P_ISO_MBR_1_OFFSET)
  #define RTL8390_PORT_ISO_CTRL_P_ISO_MBR_0_OFFSET                                                             (0)
  #define RTL8390_PORT_ISO_CTRL_P_ISO_MBR_0_MASK                                                               (0xFFFFFFFF << RTL8390_PORT_ISO_CTRL_P_ISO_MBR_0_OFFSET)

#define RTL8390_PORT_ISO_VB_CTRL_ADDR                                                                          (0x2300)
  #define RTL8390_PORT_ISO_VB_CTRL_VLAN_TYPE_OFFSET                                                            (0)
  #define RTL8390_PORT_ISO_VB_CTRL_VLAN_TYPE_MASK                                                              (0x3 << RTL8390_PORT_ISO_VB_CTRL_VLAN_TYPE_OFFSET)

#define RTL8390_PORT_ISO_VB_ISO_PM_CTRL_ADDR(index)                                                            (0x2304 + (((index) * 12))) /* index: 0-15 */
  #define RTL8390_PORT_ISO_VB_ISO_PM_CTRL_VB_ISO_MBR_1_OFFSET                                                  (64)
  #define RTL8390_PORT_ISO_VB_ISO_PM_CTRL_VB_ISO_MBR_1_MASK                                                    (0x1FFFFF << RTL8390_PORT_ISO_VB_ISO_PM_CTRL_VB_ISO_MBR_1_OFFSET)
  #define RTL8390_PORT_ISO_VB_ISO_PM_CTRL_VB_ISO_MBR_0_OFFSET                                                  (32)
  #define RTL8390_PORT_ISO_VB_ISO_PM_CTRL_VB_ISO_MBR_0_MASK                                                    (0xFFFFFFFF << RTL8390_PORT_ISO_VB_ISO_PM_CTRL_VB_ISO_MBR_0_OFFSET)
  #define RTL8390_PORT_ISO_VB_ISO_PM_CTRL_VID_UPPER_OFFSET                                                     (13)
  #define RTL8390_PORT_ISO_VB_ISO_PM_CTRL_VID_UPPER_MASK                                                       (0xFFF << RTL8390_PORT_ISO_VB_ISO_PM_CTRL_VID_UPPER_OFFSET)
  #define RTL8390_PORT_ISO_VB_ISO_PM_CTRL_VID_LOWER_OFFSET                                                     (1)
  #define RTL8390_PORT_ISO_VB_ISO_PM_CTRL_VID_LOWER_MASK                                                       (0xFFF << RTL8390_PORT_ISO_VB_ISO_PM_CTRL_VID_LOWER_OFFSET)
  #define RTL8390_PORT_ISO_VB_ISO_PM_CTRL_VALID_OFFSET                                                         (0)
  #define RTL8390_PORT_ISO_VB_ISO_PM_CTRL_VALID_MASK                                                           (0x1 << RTL8390_PORT_ISO_VB_ISO_PM_CTRL_VALID_OFFSET)

/*
 * Feature: RMA 
 */
#define RTL8390_RMA_CTRL_0_ADDR                                                                                (0x1200)
  #define RTL8390_RMA_CTRL_0_RMA_0F_ACT_OFFSET                                                                 (30)
  #define RTL8390_RMA_CTRL_0_RMA_0F_ACT_MASK                                                                   (0x3 << RTL8390_RMA_CTRL_0_RMA_0F_ACT_OFFSET)
  #define RTL8390_RMA_CTRL_0_RMA_0E_ACT_OFFSET                                                                 (28)
  #define RTL8390_RMA_CTRL_0_RMA_0E_ACT_MASK                                                                   (0x3 << RTL8390_RMA_CTRL_0_RMA_0E_ACT_OFFSET)
  #define RTL8390_RMA_CTRL_0_RMA_0D_ACT_OFFSET                                                                 (26)
  #define RTL8390_RMA_CTRL_0_RMA_0D_ACT_MASK                                                                   (0x3 << RTL8390_RMA_CTRL_0_RMA_0D_ACT_OFFSET)
  #define RTL8390_RMA_CTRL_0_RMA_0C_ACT_OFFSET                                                                 (24)
  #define RTL8390_RMA_CTRL_0_RMA_0C_ACT_MASK                                                                   (0x3 << RTL8390_RMA_CTRL_0_RMA_0C_ACT_OFFSET)
  #define RTL8390_RMA_CTRL_0_RMA_0B_ACT_OFFSET                                                                 (22)
  #define RTL8390_RMA_CTRL_0_RMA_0B_ACT_MASK                                                                   (0x3 << RTL8390_RMA_CTRL_0_RMA_0B_ACT_OFFSET)
  #define RTL8390_RMA_CTRL_0_RMA_0A_ACT_OFFSET                                                                 (20)
  #define RTL8390_RMA_CTRL_0_RMA_0A_ACT_MASK                                                                   (0x3 << RTL8390_RMA_CTRL_0_RMA_0A_ACT_OFFSET)
  #define RTL8390_RMA_CTRL_0_RMA_09_ACT_OFFSET                                                                 (18)
  #define RTL8390_RMA_CTRL_0_RMA_09_ACT_MASK                                                                   (0x3 << RTL8390_RMA_CTRL_0_RMA_09_ACT_OFFSET)
  #define RTL8390_RMA_CTRL_0_RMA_08_ACT_OFFSET                                                                 (16)
  #define RTL8390_RMA_CTRL_0_RMA_08_ACT_MASK                                                                   (0x3 << RTL8390_RMA_CTRL_0_RMA_08_ACT_OFFSET)
  #define RTL8390_RMA_CTRL_0_RMA_07_ACT_OFFSET                                                                 (14)
  #define RTL8390_RMA_CTRL_0_RMA_07_ACT_MASK                                                                   (0x3 << RTL8390_RMA_CTRL_0_RMA_07_ACT_OFFSET)
  #define RTL8390_RMA_CTRL_0_RMA_06_ACT_OFFSET                                                                 (12)
  #define RTL8390_RMA_CTRL_0_RMA_06_ACT_MASK                                                                   (0x3 << RTL8390_RMA_CTRL_0_RMA_06_ACT_OFFSET)
  #define RTL8390_RMA_CTRL_0_RMA_05_ACT_OFFSET                                                                 (10)
  #define RTL8390_RMA_CTRL_0_RMA_05_ACT_MASK                                                                   (0x3 << RTL8390_RMA_CTRL_0_RMA_05_ACT_OFFSET)
  #define RTL8390_RMA_CTRL_0_RMA_04_ACT_OFFSET                                                                 (8)
  #define RTL8390_RMA_CTRL_0_RMA_04_ACT_MASK                                                                   (0x3 << RTL8390_RMA_CTRL_0_RMA_04_ACT_OFFSET)
  #define RTL8390_RMA_CTRL_0_RMA_03_ACT_OFFSET                                                                 (6)
  #define RTL8390_RMA_CTRL_0_RMA_03_ACT_MASK                                                                   (0x3 << RTL8390_RMA_CTRL_0_RMA_03_ACT_OFFSET)
  #define RTL8390_RMA_CTRL_0_RMA_02_ACT_OFFSET                                                                 (4)
  #define RTL8390_RMA_CTRL_0_RMA_02_ACT_MASK                                                                   (0x3 << RTL8390_RMA_CTRL_0_RMA_02_ACT_OFFSET)
  #define RTL8390_RMA_CTRL_0_RMA_01_ACT_OFFSET                                                                 (2)
  #define RTL8390_RMA_CTRL_0_RMA_01_ACT_MASK                                                                   (0x3 << RTL8390_RMA_CTRL_0_RMA_01_ACT_OFFSET)

#define RTL8390_RMA_CTRL_1_ADDR                                                                                (0x1204)
  #define RTL8390_RMA_CTRL_1_RMA_1F_ACT_OFFSET                                                                 (30)
  #define RTL8390_RMA_CTRL_1_RMA_1F_ACT_MASK                                                                   (0x3 << RTL8390_RMA_CTRL_1_RMA_1F_ACT_OFFSET)
  #define RTL8390_RMA_CTRL_1_RMA_1E_ACT_OFFSET                                                                 (28)
  #define RTL8390_RMA_CTRL_1_RMA_1E_ACT_MASK                                                                   (0x3 << RTL8390_RMA_CTRL_1_RMA_1E_ACT_OFFSET)
  #define RTL8390_RMA_CTRL_1_RMA_1D_ACT_OFFSET                                                                 (26)
  #define RTL8390_RMA_CTRL_1_RMA_1D_ACT_MASK                                                                   (0x3 << RTL8390_RMA_CTRL_1_RMA_1D_ACT_OFFSET)
  #define RTL8390_RMA_CTRL_1_RMA_1C_ACT_OFFSET                                                                 (24)
  #define RTL8390_RMA_CTRL_1_RMA_1C_ACT_MASK                                                                   (0x3 << RTL8390_RMA_CTRL_1_RMA_1C_ACT_OFFSET)
  #define RTL8390_RMA_CTRL_1_RMA_1B_ACT_OFFSET                                                                 (22)
  #define RTL8390_RMA_CTRL_1_RMA_1B_ACT_MASK                                                                   (0x3 << RTL8390_RMA_CTRL_1_RMA_1B_ACT_OFFSET)
  #define RTL8390_RMA_CTRL_1_RMA_1A_ACT_OFFSET                                                                 (20)
  #define RTL8390_RMA_CTRL_1_RMA_1A_ACT_MASK                                                                   (0x3 << RTL8390_RMA_CTRL_1_RMA_1A_ACT_OFFSET)
  #define RTL8390_RMA_CTRL_1_RMA_19_ACT_OFFSET                                                                 (18)
  #define RTL8390_RMA_CTRL_1_RMA_19_ACT_MASK                                                                   (0x3 << RTL8390_RMA_CTRL_1_RMA_19_ACT_OFFSET)
  #define RTL8390_RMA_CTRL_1_RMA_18_ACT_OFFSET                                                                 (16)
  #define RTL8390_RMA_CTRL_1_RMA_18_ACT_MASK                                                                   (0x3 << RTL8390_RMA_CTRL_1_RMA_18_ACT_OFFSET)
  #define RTL8390_RMA_CTRL_1_RMA_17_ACT_OFFSET                                                                 (14)
  #define RTL8390_RMA_CTRL_1_RMA_17_ACT_MASK                                                                   (0x3 << RTL8390_RMA_CTRL_1_RMA_17_ACT_OFFSET)
  #define RTL8390_RMA_CTRL_1_RMA_16_ACT_OFFSET                                                                 (12)
  #define RTL8390_RMA_CTRL_1_RMA_16_ACT_MASK                                                                   (0x3 << RTL8390_RMA_CTRL_1_RMA_16_ACT_OFFSET)
  #define RTL8390_RMA_CTRL_1_RMA_15_ACT_OFFSET                                                                 (10)
  #define RTL8390_RMA_CTRL_1_RMA_15_ACT_MASK                                                                   (0x3 << RTL8390_RMA_CTRL_1_RMA_15_ACT_OFFSET)
  #define RTL8390_RMA_CTRL_1_RMA_14_ACT_OFFSET                                                                 (8)
  #define RTL8390_RMA_CTRL_1_RMA_14_ACT_MASK                                                                   (0x3 << RTL8390_RMA_CTRL_1_RMA_14_ACT_OFFSET)
  #define RTL8390_RMA_CTRL_1_RMA_13_ACT_OFFSET                                                                 (6)
  #define RTL8390_RMA_CTRL_1_RMA_13_ACT_MASK                                                                   (0x3 << RTL8390_RMA_CTRL_1_RMA_13_ACT_OFFSET)
  #define RTL8390_RMA_CTRL_1_RMA_12_ACT_OFFSET                                                                 (4)
  #define RTL8390_RMA_CTRL_1_RMA_12_ACT_MASK                                                                   (0x3 << RTL8390_RMA_CTRL_1_RMA_12_ACT_OFFSET)
  #define RTL8390_RMA_CTRL_1_RMA_11_ACT_OFFSET                                                                 (2)
  #define RTL8390_RMA_CTRL_1_RMA_11_ACT_MASK                                                                   (0x3 << RTL8390_RMA_CTRL_1_RMA_11_ACT_OFFSET)
  #define RTL8390_RMA_CTRL_1_RMA_10_ACT_OFFSET                                                                 (0)
  #define RTL8390_RMA_CTRL_1_RMA_10_ACT_MASK                                                                   (0x3 << RTL8390_RMA_CTRL_1_RMA_10_ACT_OFFSET)

#define RTL8390_RMA_CTRL_2_ADDR                                                                                (0x1208)
  #define RTL8390_RMA_CTRL_2_RMA_2F_ACT_OFFSET                                                                 (30)
  #define RTL8390_RMA_CTRL_2_RMA_2F_ACT_MASK                                                                   (0x3 << RTL8390_RMA_CTRL_2_RMA_2F_ACT_OFFSET)
  #define RTL8390_RMA_CTRL_2_RMA_2E_ACT_OFFSET                                                                 (28)
  #define RTL8390_RMA_CTRL_2_RMA_2E_ACT_MASK                                                                   (0x3 << RTL8390_RMA_CTRL_2_RMA_2E_ACT_OFFSET)
  #define RTL8390_RMA_CTRL_2_RMA_2D_ACT_OFFSET                                                                 (26)
  #define RTL8390_RMA_CTRL_2_RMA_2D_ACT_MASK                                                                   (0x3 << RTL8390_RMA_CTRL_2_RMA_2D_ACT_OFFSET)
  #define RTL8390_RMA_CTRL_2_RMA_2C_ACT_OFFSET                                                                 (24)
  #define RTL8390_RMA_CTRL_2_RMA_2C_ACT_MASK                                                                   (0x3 << RTL8390_RMA_CTRL_2_RMA_2C_ACT_OFFSET)
  #define RTL8390_RMA_CTRL_2_RMA_2B_ACT_OFFSET                                                                 (22)
  #define RTL8390_RMA_CTRL_2_RMA_2B_ACT_MASK                                                                   (0x3 << RTL8390_RMA_CTRL_2_RMA_2B_ACT_OFFSET)
  #define RTL8390_RMA_CTRL_2_RMA_2A_ACT_OFFSET                                                                 (20)
  #define RTL8390_RMA_CTRL_2_RMA_2A_ACT_MASK                                                                   (0x3 << RTL8390_RMA_CTRL_2_RMA_2A_ACT_OFFSET)
  #define RTL8390_RMA_CTRL_2_RMA_29_ACT_OFFSET                                                                 (18)
  #define RTL8390_RMA_CTRL_2_RMA_29_ACT_MASK                                                                   (0x3 << RTL8390_RMA_CTRL_2_RMA_29_ACT_OFFSET)
  #define RTL8390_RMA_CTRL_2_RMA_28_ACT_OFFSET                                                                 (16)
  #define RTL8390_RMA_CTRL_2_RMA_28_ACT_MASK                                                                   (0x3 << RTL8390_RMA_CTRL_2_RMA_28_ACT_OFFSET)
  #define RTL8390_RMA_CTRL_2_RMA_27_ACT_OFFSET                                                                 (14)
  #define RTL8390_RMA_CTRL_2_RMA_27_ACT_MASK                                                                   (0x3 << RTL8390_RMA_CTRL_2_RMA_27_ACT_OFFSET)
  #define RTL8390_RMA_CTRL_2_RMA_26_ACT_OFFSET                                                                 (12)
  #define RTL8390_RMA_CTRL_2_RMA_26_ACT_MASK                                                                   (0x3 << RTL8390_RMA_CTRL_2_RMA_26_ACT_OFFSET)
  #define RTL8390_RMA_CTRL_2_RMA_25_ACT_OFFSET                                                                 (10)
  #define RTL8390_RMA_CTRL_2_RMA_25_ACT_MASK                                                                   (0x3 << RTL8390_RMA_CTRL_2_RMA_25_ACT_OFFSET)
  #define RTL8390_RMA_CTRL_2_RMA_24_ACT_OFFSET                                                                 (8)
  #define RTL8390_RMA_CTRL_2_RMA_24_ACT_MASK                                                                   (0x3 << RTL8390_RMA_CTRL_2_RMA_24_ACT_OFFSET)
  #define RTL8390_RMA_CTRL_2_RMA_23_ACT_OFFSET                                                                 (6)
  #define RTL8390_RMA_CTRL_2_RMA_23_ACT_MASK                                                                   (0x3 << RTL8390_RMA_CTRL_2_RMA_23_ACT_OFFSET)
  #define RTL8390_RMA_CTRL_2_RMA_22_ACT_OFFSET                                                                 (4)
  #define RTL8390_RMA_CTRL_2_RMA_22_ACT_MASK                                                                   (0x3 << RTL8390_RMA_CTRL_2_RMA_22_ACT_OFFSET)
  #define RTL8390_RMA_CTRL_2_RMA_21_ACT_OFFSET                                                                 (2)
  #define RTL8390_RMA_CTRL_2_RMA_21_ACT_MASK                                                                   (0x3 << RTL8390_RMA_CTRL_2_RMA_21_ACT_OFFSET)
  #define RTL8390_RMA_CTRL_2_RMA_20_ACT_OFFSET                                                                 (0)
  #define RTL8390_RMA_CTRL_2_RMA_20_ACT_MASK                                                                   (0x3 << RTL8390_RMA_CTRL_2_RMA_20_ACT_OFFSET)

#define RTL8390_RMA_CTRL_3_ADDR                                                                                (0x120C)
  #define RTL8390_RMA_CTRL_3_BYPASS_LM_ACT_EN_OFFSET                                                           (10)
  #define RTL8390_RMA_CTRL_3_BYPASS_LM_ACT_EN_MASK                                                             (0x1 << RTL8390_RMA_CTRL_3_BYPASS_LM_ACT_EN_OFFSET)
  #define RTL8390_RMA_CTRL_3_PTP_BYPASS_VLAN_OFFSET                                                            (9)
  #define RTL8390_RMA_CTRL_3_PTP_BYPASS_VLAN_MASK                                                              (0x1 << RTL8390_RMA_CTRL_3_PTP_BYPASS_VLAN_OFFSET)
  #define RTL8390_RMA_CTRL_3_LLDP_BYPASS_VLAN_OFFSET                                                           (8)
  #define RTL8390_RMA_CTRL_3_LLDP_BYPASS_VLAN_MASK                                                             (0x1 << RTL8390_RMA_CTRL_3_LLDP_BYPASS_VLAN_OFFSET)
  #define RTL8390_RMA_CTRL_3_RMA_00_BYPASS_VLAN_OFFSET                                                         (7)
  #define RTL8390_RMA_CTRL_3_RMA_00_BYPASS_VLAN_MASK                                                           (0x1 << RTL8390_RMA_CTRL_3_RMA_00_BYPASS_VLAN_OFFSET)
  #define RTL8390_RMA_CTRL_3_RMA_02_BYPASS_VLAN_OFFSET                                                         (6)
  #define RTL8390_RMA_CTRL_3_RMA_02_BYPASS_VLAN_MASK                                                           (0x1 << RTL8390_RMA_CTRL_3_RMA_02_BYPASS_VLAN_OFFSET)
  #define RTL8390_RMA_CTRL_3_RMA_0E_BYPASS_VLAN_OFFSET                                                         (5)
  #define RTL8390_RMA_CTRL_3_RMA_0E_BYPASS_VLAN_MASK                                                           (0x1 << RTL8390_RMA_CTRL_3_RMA_0E_BYPASS_VLAN_OFFSET)
  #define RTL8390_RMA_CTRL_3_RMA_0X_BYPASS_VLAN_OFFSET                                                         (4)
  #define RTL8390_RMA_CTRL_3_RMA_0X_BYPASS_VLAN_MASK                                                           (0x1 << RTL8390_RMA_CTRL_3_RMA_0X_BYPASS_VLAN_OFFSET)
  #define RTL8390_RMA_CTRL_3_PTP_BYPASS_STP_OFFSET                                                             (3)
  #define RTL8390_RMA_CTRL_3_PTP_BYPASS_STP_MASK                                                               (0x1 << RTL8390_RMA_CTRL_3_PTP_BYPASS_STP_OFFSET)
  #define RTL8390_RMA_CTRL_3_LLDP_BYPASS_STP_OFFSET                                                            (2)
  #define RTL8390_RMA_CTRL_3_LLDP_BYPASS_STP_MASK                                                              (0x1 << RTL8390_RMA_CTRL_3_LLDP_BYPASS_STP_OFFSET)
  #define RTL8390_RMA_CTRL_3_RMA_0X_BYPASS_STP_OFFSET                                                          (1)
  #define RTL8390_RMA_CTRL_3_RMA_0X_BYPASS_STP_MASK                                                            (0x1 << RTL8390_RMA_CTRL_3_RMA_0X_BYPASS_STP_OFFSET)
  #define RTL8390_RMA_CTRL_3_SLOW_PROTO_BYPASS_STP_OFFSET                                                      (0)
  #define RTL8390_RMA_CTRL_3_SLOW_PROTO_BYPASS_STP_MASK                                                        (0x1 << RTL8390_RMA_CTRL_3_SLOW_PROTO_BYPASS_STP_OFFSET)

#define RTL8390_RMA_SMAC_LRN_CTRL_ADDR(port)                                                                   (0x1210 + (((port >> 5) << 2))) /* port: 0-47 */
  #define RTL8390_RMA_SMAC_LRN_CTRL_LRN_OFFSET(port)                                                           (port % 0x20)
  #define RTL8390_RMA_SMAC_LRN_CTRL_LRN_MASK(port)                                                             (0x1 << RTL8390_RMA_SMAC_LRN_CTRL_LRN_OFFSET(port))

#define RTL8390_RMA_MGN_LRN_CTRL_ADDR                                                                          (0x1218)
  #define RTL8390_RMA_MGN_LRN_CTRL_PTP_LRN_OFFSET                                                              (1)
  #define RTL8390_RMA_MGN_LRN_CTRL_PTP_LRN_MASK                                                                (0x1 << RTL8390_RMA_MGN_LRN_CTRL_PTP_LRN_OFFSET)
  #define RTL8390_RMA_MGN_LRN_CTRL_LLDP_LRN_OFFSET                                                             (0)
  #define RTL8390_RMA_MGN_LRN_CTRL_LLDP_LRN_MASK                                                               (0x1 << RTL8390_RMA_MGN_LRN_CTRL_LLDP_LRN_OFFSET)

#define RTL8390_RMA_USR_DEF_CTRL_SET0_0_ADDR                                                                   (0x121C)
  #define RTL8390_RMA_USR_DEF_CTRL_SET0_0_ADDR_LO_OFFSET                                                       (0)
  #define RTL8390_RMA_USR_DEF_CTRL_SET0_0_ADDR_LO_MASK                                                         (0xFFFFFFFF << RTL8390_RMA_USR_DEF_CTRL_SET0_0_ADDR_LO_OFFSET)

#define RTL8390_RMA_USR_DEF_CTRL_SET0_1_ADDR                                                                   (0x1220)
  #define RTL8390_RMA_USR_DEF_CTRL_SET0_1_BYPASS_VLAN_OFFSET                                                   (21)
  #define RTL8390_RMA_USR_DEF_CTRL_SET0_1_BYPASS_VLAN_MASK                                                     (0x1 << RTL8390_RMA_USR_DEF_CTRL_SET0_1_BYPASS_VLAN_OFFSET)
  #define RTL8390_RMA_USR_DEF_CTRL_SET0_1_LRN_OFFSET                                                           (20)
  #define RTL8390_RMA_USR_DEF_CTRL_SET0_1_LRN_MASK                                                             (0x1 << RTL8390_RMA_USR_DEF_CTRL_SET0_1_LRN_OFFSET)
  #define RTL8390_RMA_USR_DEF_CTRL_SET0_1_BYPASS_STP_OFFSET                                                    (19)
  #define RTL8390_RMA_USR_DEF_CTRL_SET0_1_BYPASS_STP_MASK                                                      (0x1 << RTL8390_RMA_USR_DEF_CTRL_SET0_1_BYPASS_STP_OFFSET)
  #define RTL8390_RMA_USR_DEF_CTRL_SET0_1_ACT_OFFSET                                                           (17)
  #define RTL8390_RMA_USR_DEF_CTRL_SET0_1_ACT_MASK                                                             (0x3 << RTL8390_RMA_USR_DEF_CTRL_SET0_1_ACT_OFFSET)
  #define RTL8390_RMA_USR_DEF_CTRL_SET0_1_EN_OFFSET                                                            (16)
  #define RTL8390_RMA_USR_DEF_CTRL_SET0_1_EN_MASK                                                              (0x1 << RTL8390_RMA_USR_DEF_CTRL_SET0_1_EN_OFFSET)
  #define RTL8390_RMA_USR_DEF_CTRL_SET0_1_ADDR_HI_OFFSET                                                       (0)
  #define RTL8390_RMA_USR_DEF_CTRL_SET0_1_ADDR_HI_MASK                                                         (0xFFFF << RTL8390_RMA_USR_DEF_CTRL_SET0_1_ADDR_HI_OFFSET)

#define RTL8390_RMA_USR_DEF_CTRL_SET1_0_ADDR                                                                   (0x1224)
  #define RTL8390_RMA_USR_DEF_CTRL_SET1_0_ADDR_LO_OFFSET                                                       (0)
  #define RTL8390_RMA_USR_DEF_CTRL_SET1_0_ADDR_LO_MASK                                                         (0xFFFFFFFF << RTL8390_RMA_USR_DEF_CTRL_SET1_0_ADDR_LO_OFFSET)

#define RTL8390_RMA_USR_DEF_CTRL_SET1_1_ADDR                                                                   (0x1228)
  #define RTL8390_RMA_USR_DEF_CTRL_SET1_1_BYPASS_VLAN_OFFSET                                                   (21)
  #define RTL8390_RMA_USR_DEF_CTRL_SET1_1_BYPASS_VLAN_MASK                                                     (0x1 << RTL8390_RMA_USR_DEF_CTRL_SET1_1_BYPASS_VLAN_OFFSET)
  #define RTL8390_RMA_USR_DEF_CTRL_SET1_1_LRN_OFFSET                                                           (20)
  #define RTL8390_RMA_USR_DEF_CTRL_SET1_1_LRN_MASK                                                             (0x1 << RTL8390_RMA_USR_DEF_CTRL_SET1_1_LRN_OFFSET)
  #define RTL8390_RMA_USR_DEF_CTRL_SET1_1_BYPASS_STP_OFFSET                                                    (19)
  #define RTL8390_RMA_USR_DEF_CTRL_SET1_1_BYPASS_STP_MASK                                                      (0x1 << RTL8390_RMA_USR_DEF_CTRL_SET1_1_BYPASS_STP_OFFSET)
  #define RTL8390_RMA_USR_DEF_CTRL_SET1_1_ACT_OFFSET                                                           (17)
  #define RTL8390_RMA_USR_DEF_CTRL_SET1_1_ACT_MASK                                                             (0x3 << RTL8390_RMA_USR_DEF_CTRL_SET1_1_ACT_OFFSET)
  #define RTL8390_RMA_USR_DEF_CTRL_SET1_1_EN_OFFSET                                                            (16)
  #define RTL8390_RMA_USR_DEF_CTRL_SET1_1_EN_MASK                                                              (0x1 << RTL8390_RMA_USR_DEF_CTRL_SET1_1_EN_OFFSET)
  #define RTL8390_RMA_USR_DEF_CTRL_SET1_1_ADDR_HI_OFFSET                                                       (0)
  #define RTL8390_RMA_USR_DEF_CTRL_SET1_1_ADDR_HI_MASK                                                         (0xFFFF << RTL8390_RMA_USR_DEF_CTRL_SET1_1_ADDR_HI_OFFSET)

#define RTL8390_RMA_PORT_BPDU_CTRL_ADDR(port)                                                                  (0x122C + (((port >> 4) << 2))) /* port: 0-51 */
  #define RTL8390_RMA_PORT_BPDU_CTRL_ACT_OFFSET(port)                                                          ((port & 0xF) << 1)
  #define RTL8390_RMA_PORT_BPDU_CTRL_ACT_MASK(port)                                                            (0x3 << RTL8390_RMA_PORT_BPDU_CTRL_ACT_OFFSET(port))

#define RTL8390_RMA_PORT_PTP_CTRL_ADDR(port)                                                                   (0x123C + (((port >> 4) << 2))) /* port: 0-51 */
  #define RTL8390_RMA_PORT_PTP_CTRL_ACT_OFFSET(port)                                                           ((port & 0xF) << 1)
  #define RTL8390_RMA_PORT_PTP_CTRL_ACT_MASK(port)                                                             (0x3 << RTL8390_RMA_PORT_PTP_CTRL_ACT_OFFSET(port))

#define RTL8390_RMA_PORT_LLDP_CTRL_ADDR(port)                                                                  (0x124C + (((port >> 4) << 2))) /* port: 0-51 */
  #define RTL8390_RMA_PORT_LLDP_CTRL_ACT_OFFSET(port)                                                          ((port & 0xF) << 1)
  #define RTL8390_RMA_PORT_LLDP_CTRL_ACT_MASK(port)                                                            (0x3 << RTL8390_RMA_PORT_LLDP_CTRL_ACT_OFFSET(port))

#define RTL8390_RMA_BPDU_FLD_PMSK_ADDR                                                                         (0x125C)
  #define RTL8390_RMA_BPDU_FLD_PMSK_PMSK_1_OFFSET                                                              (32)
  #define RTL8390_RMA_BPDU_FLD_PMSK_PMSK_1_MASK                                                                (0x1FFFFF << RTL8390_RMA_BPDU_FLD_PMSK_PMSK_1_OFFSET)
  #define RTL8390_RMA_BPDU_FLD_PMSK_PMSK_0_OFFSET                                                              (0)
  #define RTL8390_RMA_BPDU_FLD_PMSK_PMSK_0_MASK                                                                (0xFFFFFFFF << RTL8390_RMA_BPDU_FLD_PMSK_PMSK_0_OFFSET)

/*
 * Feature: L2 Misc. 
 */
/*
 * Feature: NIC & DMA 
 */
#define RTL8390_DMA_IF_RX_BASE_DESC_ADDR_CTRL_ADDR(index)                                                      (0x780C + (((index) << 2))) /* index: 0-7 */
  #define RTL8390_DMA_IF_RX_BASE_DESC_ADDR_CTRL_ADDR_OFFSET                                                    (0)
  #define RTL8390_DMA_IF_RX_BASE_DESC_ADDR_CTRL_ADDR_MASK                                                      (0xFFFFFFFF << RTL8390_DMA_IF_RX_BASE_DESC_ADDR_CTRL_ADDR_OFFSET)

#define RTL8390_DMA_IF_RX_CUR_DESC_ADDR_CTRL_ADDR(index)                                                       (0x782C + (((index) << 2))) /* index: 0-7 */
  #define RTL8390_DMA_IF_RX_CUR_DESC_ADDR_CTRL_ADDR_OFFSET                                                     (0)
  #define RTL8390_DMA_IF_RX_CUR_DESC_ADDR_CTRL_ADDR_MASK                                                       (0xFFFFFFFF << RTL8390_DMA_IF_RX_CUR_DESC_ADDR_CTRL_ADDR_OFFSET)

#define RTL8390_DMA_IF_TX_BASE_DESC_ADDR_CTRL_ADDR(index)                                                      (0x784C + (((index) << 2))) /* index: 0-1 */
  #define RTL8390_DMA_IF_TX_BASE_DESC_ADDR_CTRL_ADDR_OFFSET                                                    (0)
  #define RTL8390_DMA_IF_TX_BASE_DESC_ADDR_CTRL_ADDR_MASK                                                      (0xFFFFFFFF << RTL8390_DMA_IF_TX_BASE_DESC_ADDR_CTRL_ADDR_OFFSET)

#define RTL8390_DMA_IF_TX_CUR_DESC_ADDR_CTRL_ADDR(index)                                                       (0x7854 + (((index) << 2))) /* index: 0-1 */
  #define RTL8390_DMA_IF_TX_CUR_DESC_ADDR_CTRL_ADDR_OFFSET                                                     (0)
  #define RTL8390_DMA_IF_TX_CUR_DESC_ADDR_CTRL_ADDR_MASK                                                       (0xFFFFFFFF << RTL8390_DMA_IF_TX_CUR_DESC_ADDR_CTRL_ADDR_OFFSET)

#define RTL8390_DMA_IF_NBUF_BASE_DESC_ADDR_CTRL_ADDR                                                           (0x785C)
  #define RTL8390_DMA_IF_NBUF_BASE_DESC_ADDR_CTRL_ADDR_OFFSET                                                  (0)
  #define RTL8390_DMA_IF_NBUF_BASE_DESC_ADDR_CTRL_ADDR_MASK                                                    (0xFFFFFFFF << RTL8390_DMA_IF_NBUF_BASE_DESC_ADDR_CTRL_ADDR_OFFSET)

#define RTL8390_DMA_IF_NBUF_CUR_DESC_ADDR_CTRL_ADDR                                                            (0x7860)
  #define RTL8390_DMA_IF_NBUF_CUR_DESC_ADDR_CTRL_ADDR_OFFSET                                                   (0)
  #define RTL8390_DMA_IF_NBUF_CUR_DESC_ADDR_CTRL_ADDR_MASK                                                     (0xFFFFFFFF << RTL8390_DMA_IF_NBUF_CUR_DESC_ADDR_CTRL_ADDR_OFFSET)

#define RTL8390_DMA_IF_INTR_MSK_ADDR                                                                           (0x7864)
  #define RTL8390_DMA_IF_INTR_MSK_NTFY_DONE_OFFSET                                                             (22)
  #define RTL8390_DMA_IF_INTR_MSK_NTFY_DONE_MASK                                                               (0x1 << RTL8390_DMA_IF_INTR_MSK_NTFY_DONE_OFFSET)
  #define RTL8390_DMA_IF_INTR_MSK_NTFY_BUF_RUN_OUT_OFFSET                                                      (21)
  #define RTL8390_DMA_IF_INTR_MSK_NTFY_BUF_RUN_OUT_MASK                                                        (0x1 << RTL8390_DMA_IF_INTR_MSK_NTFY_BUF_RUN_OUT_OFFSET)
  #define RTL8390_DMA_IF_INTR_MSK_LOCAL_NTFY_BUF_RUN_OUT_OFFSET                                                (20)
  #define RTL8390_DMA_IF_INTR_MSK_LOCAL_NTFY_BUF_RUN_OUT_MASK                                                  (0x1 << RTL8390_DMA_IF_INTR_MSK_LOCAL_NTFY_BUF_RUN_OUT_OFFSET)
  #define RTL8390_DMA_IF_INTR_MSK_TX_ALL_DONE_OFFSET                                                           (18)
  #define RTL8390_DMA_IF_INTR_MSK_TX_ALL_DONE_MASK                                                             (0x3 << RTL8390_DMA_IF_INTR_MSK_TX_ALL_DONE_OFFSET)
  #define RTL8390_DMA_IF_INTR_MSK_TX_DONE_OFFSET                                                               (16)
  #define RTL8390_DMA_IF_INTR_MSK_TX_DONE_MASK                                                                 (0x3 << RTL8390_DMA_IF_INTR_MSK_TX_DONE_OFFSET)
  #define RTL8390_DMA_IF_INTR_MSK_RX_DONE_OFFSET                                                               (8)
  #define RTL8390_DMA_IF_INTR_MSK_RX_DONE_MASK                                                                 (0xFF << RTL8390_DMA_IF_INTR_MSK_RX_DONE_OFFSET)
  #define RTL8390_DMA_IF_INTR_MSK_RX_RUN_OUT_OFFSET                                                            (0)
  #define RTL8390_DMA_IF_INTR_MSK_RX_RUN_OUT_MASK                                                              (0xFF << RTL8390_DMA_IF_INTR_MSK_RX_RUN_OUT_OFFSET)

#define RTL8390_DMA_IF_INTR_STS_ADDR                                                                           (0x7868)
  #define RTL8390_DMA_IF_INTR_STS_NTFY_DONE_OFFSET                                                             (22)
  #define RTL8390_DMA_IF_INTR_STS_NTFY_DONE_MASK                                                               (0x1 << RTL8390_DMA_IF_INTR_STS_NTFY_DONE_OFFSET)
  #define RTL8390_DMA_IF_INTR_STS_NTFY_BUF_RUN_OUT_OFFSET                                                      (21)
  #define RTL8390_DMA_IF_INTR_STS_NTFY_BUF_RUN_OUT_MASK                                                        (0x1 << RTL8390_DMA_IF_INTR_STS_NTFY_BUF_RUN_OUT_OFFSET)
  #define RTL8390_DMA_IF_INTR_STS_LOCAL_NTFY_BUF_RUN_OUT_OFFSET                                                (20)
  #define RTL8390_DMA_IF_INTR_STS_LOCAL_NTFY_BUF_RUN_OUT_MASK                                                  (0x1 << RTL8390_DMA_IF_INTR_STS_LOCAL_NTFY_BUF_RUN_OUT_OFFSET)
  #define RTL8390_DMA_IF_INTR_STS_TX_ALL_DONE_OFFSET                                                           (18)
  #define RTL8390_DMA_IF_INTR_STS_TX_ALL_DONE_MASK                                                             (0x3 << RTL8390_DMA_IF_INTR_STS_TX_ALL_DONE_OFFSET)
  #define RTL8390_DMA_IF_INTR_STS_TX_DONE_OFFSET                                                               (16)
  #define RTL8390_DMA_IF_INTR_STS_TX_DONE_MASK                                                                 (0x3 << RTL8390_DMA_IF_INTR_STS_TX_DONE_OFFSET)
  #define RTL8390_DMA_IF_INTR_STS_RX_DONE_OFFSET                                                               (8)
  #define RTL8390_DMA_IF_INTR_STS_RX_DONE_MASK                                                                 (0xFF << RTL8390_DMA_IF_INTR_STS_RX_DONE_OFFSET)
  #define RTL8390_DMA_IF_INTR_STS_RX_RUN_OUT_OFFSET                                                            (0)
  #define RTL8390_DMA_IF_INTR_STS_RX_RUN_OUT_MASK                                                              (0xFF << RTL8390_DMA_IF_INTR_STS_RX_RUN_OUT_OFFSET)

#define RTL8390_DMA_IF_CTRL_ADDR                                                                               (0x786C)
  #define RTL8390_DMA_IF_CTRL_RX_TRUNCATE_LEN_OFFSET                                                           (5)
  #define RTL8390_DMA_IF_CTRL_RX_TRUNCATE_LEN_MASK                                                             (0x3FFF << RTL8390_DMA_IF_CTRL_RX_TRUNCATE_LEN_OFFSET)
  #define RTL8390_DMA_IF_CTRL_RX_TRUNCATE_EN_OFFSET                                                            (4)
  #define RTL8390_DMA_IF_CTRL_RX_TRUNCATE_EN_MASK                                                              (0x1 << RTL8390_DMA_IF_CTRL_RX_TRUNCATE_EN_OFFSET)
  #define RTL8390_DMA_IF_CTRL_TX_EN_OFFSET                                                                     (3)
  #define RTL8390_DMA_IF_CTRL_TX_EN_MASK                                                                       (0x1 << RTL8390_DMA_IF_CTRL_TX_EN_OFFSET)
  #define RTL8390_DMA_IF_CTRL_RX_EN_OFFSET                                                                     (2)
  #define RTL8390_DMA_IF_CTRL_RX_EN_MASK                                                                       (0x1 << RTL8390_DMA_IF_CTRL_RX_EN_OFFSET)
  #define RTL8390_DMA_IF_CTRL_TX_FETCH_OFFSET                                                                  (1)
  #define RTL8390_DMA_IF_CTRL_TX_FETCH_MASK                                                                    (0x1 << RTL8390_DMA_IF_CTRL_TX_FETCH_OFFSET)
  #define RTL8390_DMA_IF_CTRL_TX_BUSY_OFFSET                                                                   (0)
  #define RTL8390_DMA_IF_CTRL_TX_BUSY_MASK                                                                     (0x1 << RTL8390_DMA_IF_CTRL_TX_BUSY_OFFSET)

#define RTL8390_DMA_IF_PKT_CTRL_ADDR                                                                           (0x699C)
  #define RTL8390_DMA_IF_PKT_CTRL_TRAP_PKT_TAG_OFFSET                                                          (3)
  #define RTL8390_DMA_IF_PKT_CTRL_TRAP_PKT_TAG_MASK                                                            (0x1 << RTL8390_DMA_IF_PKT_CTRL_TRAP_PKT_TAG_OFFSET)
  #define RTL8390_DMA_IF_PKT_CTRL_FWD_PKT_TAG_OFFSET                                                           (2)
  #define RTL8390_DMA_IF_PKT_CTRL_FWD_PKT_TAG_MASK                                                             (0x1 << RTL8390_DMA_IF_PKT_CTRL_FWD_PKT_TAG_OFFSET)
  #define RTL8390_DMA_IF_PKT_CTRL_TRAP_PKT_FMT_OFFSET                                                          (1)
  #define RTL8390_DMA_IF_PKT_CTRL_TRAP_PKT_FMT_MASK                                                            (0x1 << RTL8390_DMA_IF_PKT_CTRL_TRAP_PKT_FMT_OFFSET)
  #define RTL8390_DMA_IF_PKT_CTRL_FWD_PKT_FMT_OFFSET                                                           (0)
  #define RTL8390_DMA_IF_PKT_CTRL_FWD_PKT_FMT_MASK                                                             (0x1 << RTL8390_DMA_IF_PKT_CTRL_FWD_PKT_FMT_OFFSET)

#define RTL8390_DMA_IF_RX_RING_SIZE_ADDR(index)                                                                (0x6038 + (((index >> 3) << 2))) /* index: 0-7 */
  #define RTL8390_DMA_IF_RX_RING_SIZE_SIZE_OFFSET(index)                                                       ((index & 0x7) << 2)
  #define RTL8390_DMA_IF_RX_RING_SIZE_SIZE_MASK(index)                                                         (0xF << RTL8390_DMA_IF_RX_RING_SIZE_SIZE_OFFSET(index))

#define RTL8390_DMA_IF_RX_RING_CNTR_ADDR(index)                                                                (0x603C + (((index >> 3) << 2))) /* index: 0-7 */
  #define RTL8390_DMA_IF_RX_RING_CNTR_CNTR_OFFSET(index)                                                       ((index & 0x7) << 2)
  #define RTL8390_DMA_IF_RX_RING_CNTR_CNTR_MASK(index)                                                         (0xF << RTL8390_DMA_IF_RX_RING_CNTR_CNTR_OFFSET(index))

#define RTL8390_DMA_IF_PKT_FLTR_CTRL_ADDR                                                                      (0x1000)
  #define RTL8390_DMA_IF_PKT_FLTR_CTRL_TX_MAX_LEN_OFFSET                                                       (14)
  #define RTL8390_DMA_IF_PKT_FLTR_CTRL_TX_MAX_LEN_MASK                                                         (0x3FFF << RTL8390_DMA_IF_PKT_FLTR_CTRL_TX_MAX_LEN_OFFSET)
  #define RTL8390_DMA_IF_PKT_FLTR_CTRL_RX_MAX_LEN_OFFSET                                                       (0)
  #define RTL8390_DMA_IF_PKT_FLTR_CTRL_RX_MAX_LEN_MASK                                                         (0x3FFF << RTL8390_DMA_IF_PKT_FLTR_CTRL_RX_MAX_LEN_OFFSET)

#define RTL8390_DMA_IF_PHYSICAL_ADDR_MSK_ADDR                                                                  (0x7870)
  #define RTL8390_DMA_IF_PHYSICAL_ADDR_MSK_MSK_OFFSET                                                          (0)
  #define RTL8390_DMA_IF_PHYSICAL_ADDR_MSK_MSK_MASK                                                            (0xFFFFFFFF << RTL8390_DMA_IF_PHYSICAL_ADDR_MSK_MSK_OFFSET)

#define RTL8390_DMA_L2MSG_TMROUT_ADDR                                                                          (0x7874)
  #define RTL8390_DMA_L2MSG_TMROUT_CFG_L2MSG_TMROUT_SPDUP_OFFSET                                               (17)
  #define RTL8390_DMA_L2MSG_TMROUT_CFG_L2MSG_TMROUT_SPDUP_MASK                                                 (0x1 << RTL8390_DMA_L2MSG_TMROUT_CFG_L2MSG_TMROUT_SPDUP_OFFSET)
  #define RTL8390_DMA_L2MSG_TMROUT_CFG_L2MSG_TMROUT_EN_OFFSET                                                  (16)
  #define RTL8390_DMA_L2MSG_TMROUT_CFG_L2MSG_TMROUT_EN_MASK                                                    (0x1 << RTL8390_DMA_L2MSG_TMROUT_CFG_L2MSG_TMROUT_EN_OFFSET)
  #define RTL8390_DMA_L2MSG_TMROUT_CFG_L2MSG_TMROUT_SEL_OFFSET                                                 (0)
  #define RTL8390_DMA_L2MSG_TMROUT_CFG_L2MSG_TMROUT_SEL_MASK                                                   (0xFFFF << RTL8390_DMA_L2MSG_TMROUT_CFG_L2MSG_TMROUT_SEL_OFFSET)

#define RTL8390_DMA_L2MSG_CNT_SEL_ADDR                                                                         (0x7878)
  #define RTL8390_DMA_L2MSG_CNT_SEL_CFG_L2MSG_RST_OFFSET                                                       (4)
  #define RTL8390_DMA_L2MSG_CNT_SEL_CFG_L2MSG_RST_MASK                                                         (0x1 << RTL8390_DMA_L2MSG_CNT_SEL_CFG_L2MSG_RST_OFFSET)
  #define RTL8390_DMA_L2MSG_CNT_SEL_CFG_L2MSG_CNT_SEL_OFFSET                                                   (0)
  #define RTL8390_DMA_L2MSG_CNT_SEL_CFG_L2MSG_CNT_SEL_MASK                                                     (0xF << RTL8390_DMA_L2MSG_CNT_SEL_CFG_L2MSG_CNT_SEL_OFFSET)

#define RTL8390_DMA_RDMA_CNT_SEL_ADDR                                                                          (0x787C)
  #define RTL8390_DMA_RDMA_CNT_SEL_CFG_FRC_RX_READY_F_OFFSET                                                   (6)
  #define RTL8390_DMA_RDMA_CNT_SEL_CFG_FRC_RX_READY_F_MASK                                                     (0x1 << RTL8390_DMA_RDMA_CNT_SEL_CFG_FRC_RX_READY_F_OFFSET)
  #define RTL8390_DMA_RDMA_CNT_SEL_CFG_FRC_TX_READY_F_OFFSET                                                   (5)
  #define RTL8390_DMA_RDMA_CNT_SEL_CFG_FRC_TX_READY_F_MASK                                                     (0x1 << RTL8390_DMA_RDMA_CNT_SEL_CFG_FRC_TX_READY_F_OFFSET)
  #define RTL8390_DMA_RDMA_CNT_SEL_CFG_RDMA_CNT_SEL_OFFSET                                                     (0)
  #define RTL8390_DMA_RDMA_CNT_SEL_CFG_RDMA_CNT_SEL_MASK                                                       (0x1F << RTL8390_DMA_RDMA_CNT_SEL_CFG_RDMA_CNT_SEL_OFFSET)

/*
 * Feature: Storm Control (B/M/UM/DLF) 
 */
#define RTL8390_STORM_CTRL_CTRL_ADDR                                                                           (0x1800)
  #define RTL8390_STORM_CTRL_CTRL_INC_IFG_OFFSET                                                               (6)
  #define RTL8390_STORM_CTRL_CTRL_INC_IFG_MASK                                                                 (0x1 << RTL8390_STORM_CTRL_CTRL_INC_IFG_OFFSET)
  #define RTL8390_STORM_CTRL_CTRL_MODE_OFFSET                                                                  (5)
  #define RTL8390_STORM_CTRL_CTRL_MODE_MASK                                                                    (0x1 << RTL8390_STORM_CTRL_CTRL_MODE_OFFSET)
  #define RTL8390_STORM_CTRL_CTRL_ARPREQ_ADMIT_OFFSET                                                          (4)
  #define RTL8390_STORM_CTRL_CTRL_ARPREQ_ADMIT_MASK                                                            (0x1 << RTL8390_STORM_CTRL_CTRL_ARPREQ_ADMIT_OFFSET)
  #define RTL8390_STORM_CTRL_CTRL_RMA_ADMIT_OFFSET                                                             (3)
  #define RTL8390_STORM_CTRL_CTRL_RMA_ADMIT_MASK                                                               (0x1 << RTL8390_STORM_CTRL_CTRL_RMA_ADMIT_OFFSET)
  #define RTL8390_STORM_CTRL_CTRL_BPDU_ADMIT_OFFSET                                                            (2)
  #define RTL8390_STORM_CTRL_CTRL_BPDU_ADMIT_MASK                                                              (0x1 << RTL8390_STORM_CTRL_CTRL_BPDU_ADMIT_OFFSET)
  #define RTL8390_STORM_CTRL_CTRL_RTKPKT_ADMIT_OFFSET                                                          (1)
  #define RTL8390_STORM_CTRL_CTRL_RTKPKT_ADMIT_MASK                                                            (0x1 << RTL8390_STORM_CTRL_CTRL_RTKPKT_ADMIT_OFFSET)
  #define RTL8390_STORM_CTRL_CTRL_IGMP_ADMIT_OFFSET                                                            (0)
  #define RTL8390_STORM_CTRL_CTRL_IGMP_ADMIT_MASK                                                              (0x1 << RTL8390_STORM_CTRL_CTRL_IGMP_ADMIT_OFFSET)

#define RTL8390_STORM_CTRL_LB_TICK_TKN_CTRL_ADDR                                                               (0x1804)
  #define RTL8390_STORM_CTRL_LB_TICK_TKN_CTRL_TICK_PERIOD_10G_OFFSET                                           (42)
  #define RTL8390_STORM_CTRL_LB_TICK_TKN_CTRL_TICK_PERIOD_10G_MASK                                             (0xFF << RTL8390_STORM_CTRL_LB_TICK_TKN_CTRL_TICK_PERIOD_10G_OFFSET)
  #define RTL8390_STORM_CTRL_LB_TICK_TKN_CTRL_TKN_10G_OFFSET                                                   (32)
  #define RTL8390_STORM_CTRL_LB_TICK_TKN_CTRL_TKN_10G_MASK                                                     (0x3FF << RTL8390_STORM_CTRL_LB_TICK_TKN_CTRL_TKN_10G_OFFSET)
  #define RTL8390_STORM_CTRL_LB_TICK_TKN_CTRL_TICK_PERIOD_OFFSET                                               (10)
  #define RTL8390_STORM_CTRL_LB_TICK_TKN_CTRL_TICK_PERIOD_MASK                                                 (0xFF << RTL8390_STORM_CTRL_LB_TICK_TKN_CTRL_TICK_PERIOD_OFFSET)
  #define RTL8390_STORM_CTRL_LB_TICK_TKN_CTRL_TKN_OFFSET                                                       (0)
  #define RTL8390_STORM_CTRL_LB_TICK_TKN_CTRL_TKN_MASK                                                         (0x3FF << RTL8390_STORM_CTRL_LB_TICK_TKN_CTRL_TKN_OFFSET)

#define RTL8390_STORM_CTRL_PORT_BC_EXCEED_FLG_ADDR(port)                                                       (0x180C + (((port >> 5) << 2))) /* port: 0-51 */
  #define RTL8390_STORM_CTRL_PORT_BC_EXCEED_FLG_BC_EXCEED_FLG_OFFSET(port)                                     (port % 0x20)
  #define RTL8390_STORM_CTRL_PORT_BC_EXCEED_FLG_BC_EXCEED_FLG_MASK(port)                                       (0x1 << RTL8390_STORM_CTRL_PORT_BC_EXCEED_FLG_BC_EXCEED_FLG_OFFSET(port))

#define RTL8390_STORM_CTRL_PORT_MC_EXCEED_FLG_ADDR(port)                                                       (0x1814 + (((port >> 5) << 2))) /* port: 0-51 */
  #define RTL8390_STORM_CTRL_PORT_MC_EXCEED_FLG_MC_EXCEED_FLG_OFFSET(port)                                     (port % 0x20)
  #define RTL8390_STORM_CTRL_PORT_MC_EXCEED_FLG_MC_EXCEED_FLG_MASK(port)                                       (0x1 << RTL8390_STORM_CTRL_PORT_MC_EXCEED_FLG_MC_EXCEED_FLG_OFFSET(port))

#define RTL8390_STORM_CTRL_PORT_UC_EXCEED_FLG_ADDR(port)                                                       (0x181C + (((port >> 5) << 2))) /* port: 0-51 */
  #define RTL8390_STORM_CTRL_PORT_UC_EXCEED_FLG_UC_EXCEED_FLG_OFFSET(port)                                     (port % 0x20)
  #define RTL8390_STORM_CTRL_PORT_UC_EXCEED_FLG_UC_EXCEED_FLG_MASK(port)                                       (0x1 << RTL8390_STORM_CTRL_PORT_UC_EXCEED_FLG_UC_EXCEED_FLG_OFFSET(port))

#define RTL8390_STORM_CTRL_PORT_MC_TYPE_10G_ADDR(port)                                                         (0x1824 + (((port >> 1) << 2))) /* port: 0-1 */
  #define RTL8390_STORM_CTRL_PORT_MC_TYPE_10G_MC_TYPE_OFFSET(port)                                             (port % 0x2)
  #define RTL8390_STORM_CTRL_PORT_MC_TYPE_10G_MC_TYPE_MASK(port)                                               (0x1 << RTL8390_STORM_CTRL_PORT_MC_TYPE_10G_MC_TYPE_OFFSET(port))

#define RTL8390_STORM_CTRL_PORT_UC_TYPE_10G_ADDR(port)                                                         (0x1828 + (((port >> 1) << 2))) /* port: 0-1 */
  #define RTL8390_STORM_CTRL_PORT_UC_TYPE_10G_UC_TYPE_OFFSET(port)                                             (port % 0x2)
  #define RTL8390_STORM_CTRL_PORT_UC_TYPE_10G_UC_TYPE_MASK(port)                                               (0x1 << RTL8390_STORM_CTRL_PORT_UC_TYPE_10G_UC_TYPE_OFFSET(port))

#define RTL8390_STORM_CTRL_PORT_BC_RATE_10G_ADDR(port)                                                         (0x182C + (((port) << 2))) /* port: 0-1 */
  #define RTL8390_STORM_CTRL_PORT_BC_RATE_10G_BC_RATE_OFFSET(port)                                             ((port & 0x0) * 20)
  #define RTL8390_STORM_CTRL_PORT_BC_RATE_10G_BC_RATE_MASK(port)                                               (0xFFFFF << RTL8390_STORM_CTRL_PORT_BC_RATE_10G_BC_RATE_OFFSET(port))

#define RTL8390_STORM_CTRL_PORT_MC_RATE_10G_ADDR(port)                                                         (0x1834 + (((port) << 2))) /* port: 0-1 */
  #define RTL8390_STORM_CTRL_PORT_MC_RATE_10G_MC_RATE_OFFSET(port)                                             ((port & 0x0) * 20)
  #define RTL8390_STORM_CTRL_PORT_MC_RATE_10G_MC_RATE_MASK(port)                                               (0xFFFFF << RTL8390_STORM_CTRL_PORT_MC_RATE_10G_MC_RATE_OFFSET(port))

#define RTL8390_STORM_CTRL_PORT_UC_RATE_10G_ADDR(port)                                                         (0x183C + (((port) << 2))) /* port: 0-1 */
  #define RTL8390_STORM_CTRL_PORT_UC_RATE_10G_UC_RATE_OFFSET(port)                                             ((port & 0x0) * 20)
  #define RTL8390_STORM_CTRL_PORT_UC_RATE_10G_UC_RATE_MASK(port)                                               (0xFFFFF << RTL8390_STORM_CTRL_PORT_UC_RATE_10G_UC_RATE_OFFSET(port))

#define RTL8390_STORM_CTRL_PORT_BC_BURST_10G_ADDR(port)                                                        (0x1844 + (((port) << 2))) /* port: 0-1 */
  #define RTL8390_STORM_CTRL_PORT_BC_BURST_10G_BC_BURST_OFFSET(port)                                           ((port & 0x0) * 20)
  #define RTL8390_STORM_CTRL_PORT_BC_BURST_10G_BC_BURST_MASK(port)                                             (0xFFFFF << RTL8390_STORM_CTRL_PORT_BC_BURST_10G_BC_BURST_OFFSET(port))

#define RTL8390_STORM_CTRL_PORT_MC_BURST_10G_ADDR(port)                                                        (0x184C + (((port) << 2))) /* port: 0-1 */
  #define RTL8390_STORM_CTRL_PORT_MC_BURST_10G_MC_BURST_OFFSET(port)                                           ((port & 0x0) * 20)
  #define RTL8390_STORM_CTRL_PORT_MC_BURST_10G_MC_BURST_MASK(port)                                             (0xFFFFF << RTL8390_STORM_CTRL_PORT_MC_BURST_10G_MC_BURST_OFFSET(port))

#define RTL8390_STORM_CTRL_PORT_UC_BURST_10G_ADDR(port)                                                        (0x1854 + (((port) << 2))) /* port: 0-1 */
  #define RTL8390_STORM_CTRL_PORT_UC_BURST_10G_UC_BURST_OFFSET(port)                                           ((port & 0x0) * 20)
  #define RTL8390_STORM_CTRL_PORT_UC_BURST_10G_UC_BURST_MASK(port)                                             (0xFFFFF << RTL8390_STORM_CTRL_PORT_UC_BURST_10G_UC_BURST_OFFSET(port))

#define RTL8390_STORM_CTRL_PORT_UC_ADDR(port)                                                                  (0x185C + (((port) << 3))) /* port: 0-51 */
  #define RTL8390_STORM_CTRL_PORT_UC_UC_TYPE_OFFSET                                                            (52)
  #define RTL8390_STORM_CTRL_PORT_UC_UC_TYPE_MASK                                                              (0x1 << RTL8390_STORM_CTRL_PORT_UC_UC_TYPE_OFFSET)
  #define RTL8390_STORM_CTRL_PORT_UC_UC_RATE_OFFSET                                                            (32)
  #define RTL8390_STORM_CTRL_PORT_UC_UC_RATE_MASK                                                              (0xFFFFF << RTL8390_STORM_CTRL_PORT_UC_UC_RATE_OFFSET)
  #define RTL8390_STORM_CTRL_PORT_UC_UC_BURST_OFFSET                                                           (0)
  #define RTL8390_STORM_CTRL_PORT_UC_UC_BURST_MASK                                                             (0xFFFF << RTL8390_STORM_CTRL_PORT_UC_UC_BURST_OFFSET)

#define RTL8390_STORM_CTRL_PORT_MC_ADDR(port)                                                                  (0x19FC + (((port) << 3))) /* port: 0-51 */
  #define RTL8390_STORM_CTRL_PORT_MC_MC_TYPE_OFFSET                                                            (52)
  #define RTL8390_STORM_CTRL_PORT_MC_MC_TYPE_MASK                                                              (0x1 << RTL8390_STORM_CTRL_PORT_MC_MC_TYPE_OFFSET)
  #define RTL8390_STORM_CTRL_PORT_MC_MC_RATE_OFFSET                                                            (32)
  #define RTL8390_STORM_CTRL_PORT_MC_MC_RATE_MASK                                                              (0xFFFFF << RTL8390_STORM_CTRL_PORT_MC_MC_RATE_OFFSET)
  #define RTL8390_STORM_CTRL_PORT_MC_MC_BURST_OFFSET                                                           (0)
  #define RTL8390_STORM_CTRL_PORT_MC_MC_BURST_MASK                                                             (0xFFFF << RTL8390_STORM_CTRL_PORT_MC_MC_BURST_OFFSET)

#define RTL8390_STORM_CTRL_PORT_BC_ADDR(port)                                                                  (0x1B9C + (((port) << 3))) /* port: 0-51 */
  #define RTL8390_STORM_CTRL_PORT_BC_BC_RATE_OFFSET                                                            (32)
  #define RTL8390_STORM_CTRL_PORT_BC_BC_RATE_MASK                                                              (0xFFFFF << RTL8390_STORM_CTRL_PORT_BC_BC_RATE_OFFSET)
  #define RTL8390_STORM_CTRL_PORT_BC_BC_BURST_OFFSET                                                           (0)
  #define RTL8390_STORM_CTRL_PORT_BC_BC_BURST_MASK                                                             (0xFFFF << RTL8390_STORM_CTRL_PORT_BC_BC_BURST_OFFSET)

#define RTL8390_STORM_CTRL_SPCL_LB_TICK_TKN_CTRL_ADDR                                                          (0x2000)
  #define RTL8390_STORM_CTRL_SPCL_LB_TICK_TKN_CTRL_TICK_PERIOD_OFFSET                                          (0)
  #define RTL8390_STORM_CTRL_SPCL_LB_TICK_TKN_CTRL_TICK_PERIOD_MASK                                            (0xFFFFF << RTL8390_STORM_CTRL_SPCL_LB_TICK_TKN_CTRL_TICK_PERIOD_OFFSET)

#define RTL8390_STORM_CTRL_SPCL_PORT_BPDU_EXCEED_FLG_ADDR(port)                                                (0x2004 + (((port >> 5) << 2))) /* port: 0-51 */
  #define RTL8390_STORM_CTRL_SPCL_PORT_BPDU_EXCEED_FLG_BPDU_EXCEED_FLG_OFFSET(port)                            (port % 0x20)
  #define RTL8390_STORM_CTRL_SPCL_PORT_BPDU_EXCEED_FLG_BPDU_EXCEED_FLG_MASK(port)                              (0x1 << RTL8390_STORM_CTRL_SPCL_PORT_BPDU_EXCEED_FLG_BPDU_EXCEED_FLG_OFFSET(port))

#define RTL8390_STORM_CTRL_SPCL_PORT_IGMP_EXCEED_FLG_ADDR(port)                                                (0x200C + (((port >> 5) << 2))) /* port: 0-51 */
  #define RTL8390_STORM_CTRL_SPCL_PORT_IGMP_EXCEED_FLG_IGMP_EXCEED_FLG_OFFSET(port)                            (port % 0x20)
  #define RTL8390_STORM_CTRL_SPCL_PORT_IGMP_EXCEED_FLG_IGMP_EXCEED_FLG_MASK(port)                              (0x1 << RTL8390_STORM_CTRL_SPCL_PORT_IGMP_EXCEED_FLG_IGMP_EXCEED_FLG_OFFSET(port))

#define RTL8390_STORM_CTRL_SPCL_PORT_ARP_EXCEED_FLG_ADDR(port)                                                 (0x2014 + (((port >> 5) << 2))) /* port: 0-51 */
  #define RTL8390_STORM_CTRL_SPCL_PORT_ARP_EXCEED_FLG_ARP_EXCEED_FLG_OFFSET(port)                              (port % 0x20)
  #define RTL8390_STORM_CTRL_SPCL_PORT_ARP_EXCEED_FLG_ARP_EXCEED_FLG_MASK(port)                                (0x1 << RTL8390_STORM_CTRL_SPCL_PORT_ARP_EXCEED_FLG_ARP_EXCEED_FLG_OFFSET(port))

#define RTL8390_STORM_CTRL_SPCL_PORT_RATE_ADDR(port)                                                           (0x201C + (((port) << 2))) /* port: 0-51 */
  #define RTL8390_STORM_CTRL_SPCL_PORT_RATE_BPDU_RATE_OFFSET                                                   (16)
  #define RTL8390_STORM_CTRL_SPCL_PORT_RATE_BPDU_RATE_MASK                                                     (0xFF << RTL8390_STORM_CTRL_SPCL_PORT_RATE_BPDU_RATE_OFFSET)
  #define RTL8390_STORM_CTRL_SPCL_PORT_RATE_IGMP_RATE_OFFSET                                                   (8)
  #define RTL8390_STORM_CTRL_SPCL_PORT_RATE_IGMP_RATE_MASK                                                     (0xFF << RTL8390_STORM_CTRL_SPCL_PORT_RATE_IGMP_RATE_OFFSET)
  #define RTL8390_STORM_CTRL_SPCL_PORT_RATE_ARP_RATE_OFFSET                                                    (0)
  #define RTL8390_STORM_CTRL_SPCL_PORT_RATE_ARP_RATE_MASK                                                      (0xFF << RTL8390_STORM_CTRL_SPCL_PORT_RATE_ARP_RATE_OFFSET)

/*
 * Feature: Bandwidth Control (Ingress/Egress) 
 */
#define RTL8390_IGR_BWCTRL_CTRL_ADDR                                                                           (0x1600)
  #define RTL8390_IGR_BWCTRL_CTRL_COLOR_AWARE_OFFSET                                                           (23)
  #define RTL8390_IGR_BWCTRL_CTRL_COLOR_AWARE_MASK                                                             (0x1 << RTL8390_IGR_BWCTRL_CTRL_COLOR_AWARE_OFFSET)
  #define RTL8390_IGR_BWCTRL_CTRL_RED_OFFSET                                                                   (22)
  #define RTL8390_IGR_BWCTRL_CTRL_RED_MASK                                                                     (0x1 << RTL8390_IGR_BWCTRL_CTRL_RED_OFFSET)
  #define RTL8390_IGR_BWCTRL_CTRL_ARPREQ_ADMIT_OFFSET                                                          (21)
  #define RTL8390_IGR_BWCTRL_CTRL_ARPREQ_ADMIT_MASK                                                            (0x1 << RTL8390_IGR_BWCTRL_CTRL_ARPREQ_ADMIT_OFFSET)
  #define RTL8390_IGR_BWCTRL_CTRL_RMA_ADMIT_OFFSET                                                             (20)
  #define RTL8390_IGR_BWCTRL_CTRL_RMA_ADMIT_MASK                                                               (0x1 << RTL8390_IGR_BWCTRL_CTRL_RMA_ADMIT_OFFSET)
  #define RTL8390_IGR_BWCTRL_CTRL_BPDU_ADMIT_OFFSET                                                            (19)
  #define RTL8390_IGR_BWCTRL_CTRL_BPDU_ADMIT_MASK                                                              (0x1 << RTL8390_IGR_BWCTRL_CTRL_BPDU_ADMIT_OFFSET)
  #define RTL8390_IGR_BWCTRL_CTRL_RTKPKT_ADMIT_OFFSET                                                          (18)
  #define RTL8390_IGR_BWCTRL_CTRL_RTKPKT_ADMIT_MASK                                                            (0x1 << RTL8390_IGR_BWCTRL_CTRL_RTKPKT_ADMIT_OFFSET)
  #define RTL8390_IGR_BWCTRL_CTRL_IGMP_ADMIT_OFFSET                                                            (17)
  #define RTL8390_IGR_BWCTRL_CTRL_IGMP_ADMIT_MASK                                                              (0x1 << RTL8390_IGR_BWCTRL_CTRL_IGMP_ADMIT_OFFSET)
  #define RTL8390_IGR_BWCTRL_CTRL_INC_IFG_OFFSET                                                               (16)
  #define RTL8390_IGR_BWCTRL_CTRL_INC_IFG_MASK                                                                 (0x1 << RTL8390_IGR_BWCTRL_CTRL_INC_IFG_OFFSET)
  #define RTL8390_IGR_BWCTRL_CTRL_LOW_THR_OFFSET                                                               (0)
  #define RTL8390_IGR_BWCTRL_CTRL_LOW_THR_MASK                                                                 (0xFFFF << RTL8390_IGR_BWCTRL_CTRL_LOW_THR_OFFSET)

#define RTL8390_IGR_BWCTRL_LB_TICK_TKN_CTRL_ADDR                                                               (0x1604)
  #define RTL8390_IGR_BWCTRL_LB_TICK_TKN_CTRL_TICK_PERIOD_10G_OFFSET                                           (43)
  #define RTL8390_IGR_BWCTRL_LB_TICK_TKN_CTRL_TICK_PERIOD_10G_MASK                                             (0xFF << RTL8390_IGR_BWCTRL_LB_TICK_TKN_CTRL_TICK_PERIOD_10G_OFFSET)
  #define RTL8390_IGR_BWCTRL_LB_TICK_TKN_CTRL_TKN_10G_OFFSET                                                   (32)
  #define RTL8390_IGR_BWCTRL_LB_TICK_TKN_CTRL_TKN_10G_MASK                                                     (0x7FF << RTL8390_IGR_BWCTRL_LB_TICK_TKN_CTRL_TKN_10G_OFFSET)
  #define RTL8390_IGR_BWCTRL_LB_TICK_TKN_CTRL_TICK_PERIOD_OFFSET                                               (11)
  #define RTL8390_IGR_BWCTRL_LB_TICK_TKN_CTRL_TICK_PERIOD_MASK                                                 (0xFF << RTL8390_IGR_BWCTRL_LB_TICK_TKN_CTRL_TICK_PERIOD_OFFSET)
  #define RTL8390_IGR_BWCTRL_LB_TICK_TKN_CTRL_TKN_OFFSET                                                       (0)
  #define RTL8390_IGR_BWCTRL_LB_TICK_TKN_CTRL_TKN_MASK                                                         (0x7FF << RTL8390_IGR_BWCTRL_LB_TICK_TKN_CTRL_TKN_OFFSET)

#define RTL8390_IGR_BWCTRL_PORT_EXCEED_FLG_ADDR(port)                                                          (0x160C + (((port >> 5) << 2))) /* port: 0-51 */
  #define RTL8390_IGR_BWCTRL_PORT_EXCEED_FLG_EXCEED_FLG_OFFSET(port)                                           (port % 0x20)
  #define RTL8390_IGR_BWCTRL_PORT_EXCEED_FLG_EXCEED_FLG_MASK(port)                                             (0x1 << RTL8390_IGR_BWCTRL_PORT_EXCEED_FLG_EXCEED_FLG_OFFSET(port))

#define RTL8390_IGR_BWCTRL_CTRL_LB_THR_ADDR                                                                    (0x1614)
  #define RTL8390_IGR_BWCTRL_CTRL_LB_THR_LOW_THR_OFFSET                                                        (0)
  #define RTL8390_IGR_BWCTRL_CTRL_LB_THR_LOW_THR_MASK                                                          (0xFFFF << RTL8390_IGR_BWCTRL_CTRL_LB_THR_LOW_THR_OFFSET)

#define RTL8390_IGR_BWCTRL_PORT_CTRL_10G_ADDR(port)                                                            (0x1618 + (((port) << 3))) /* port: 0-1 */
  #define RTL8390_IGR_BWCTRL_PORT_CTRL_10G_HI_THR_OFFSET                                                       (32)
  #define RTL8390_IGR_BWCTRL_PORT_CTRL_10G_HI_THR_MASK                                                         (0xFFFF << RTL8390_IGR_BWCTRL_PORT_CTRL_10G_HI_THR_OFFSET)
  #define RTL8390_IGR_BWCTRL_PORT_CTRL_10G_PORT_EN_OFFSET                                                      (21)
  #define RTL8390_IGR_BWCTRL_PORT_CTRL_10G_PORT_EN_MASK                                                        (0x1 << RTL8390_IGR_BWCTRL_PORT_CTRL_10G_PORT_EN_OFFSET)
  #define RTL8390_IGR_BWCTRL_PORT_CTRL_10G_FC_EN_OFFSET                                                        (20)
  #define RTL8390_IGR_BWCTRL_PORT_CTRL_10G_FC_EN_MASK                                                          (0x1 << RTL8390_IGR_BWCTRL_PORT_CTRL_10G_FC_EN_OFFSET)
  #define RTL8390_IGR_BWCTRL_PORT_CTRL_10G_RATE_OFFSET                                                         (0)
  #define RTL8390_IGR_BWCTRL_PORT_CTRL_10G_RATE_MASK                                                           (0xFFFFF << RTL8390_IGR_BWCTRL_PORT_CTRL_10G_RATE_OFFSET)

#define RTL8390_IGR_BWCTRL_PORT_CTRL_ADDR(port)                                                                (0x1640 + (((port) << 3))) /* port: 0-51 */
  #define RTL8390_IGR_BWCTRL_PORT_CTRL_PORT_EN_OFFSET                                                          (49)
  #define RTL8390_IGR_BWCTRL_PORT_CTRL_PORT_EN_MASK                                                            (0x1 << RTL8390_IGR_BWCTRL_PORT_CTRL_PORT_EN_OFFSET)
  #define RTL8390_IGR_BWCTRL_PORT_CTRL_FC_EN_OFFSET                                                            (48)
  #define RTL8390_IGR_BWCTRL_PORT_CTRL_FC_EN_MASK                                                              (0x1 << RTL8390_IGR_BWCTRL_PORT_CTRL_FC_EN_OFFSET)
  #define RTL8390_IGR_BWCTRL_PORT_CTRL_RATE_OFFSET                                                             (32)
  #define RTL8390_IGR_BWCTRL_PORT_CTRL_RATE_MASK                                                               (0xFFFF << RTL8390_IGR_BWCTRL_PORT_CTRL_RATE_OFFSET)
  #define RTL8390_IGR_BWCTRL_PORT_CTRL_HI_THR_OFFSET                                                           (0)
  #define RTL8390_IGR_BWCTRL_PORT_CTRL_HI_THR_MASK                                                             (0xFFFF << RTL8390_IGR_BWCTRL_PORT_CTRL_HI_THR_OFFSET)

/*
 * Feature: Meter Marker 
 */
#define RTL8390_METER_GLB_CTRL_ADDR                                                                            (0x1300)
  #define RTL8390_METER_GLB_CTRL_INCL_PREIFG_OFFSET                                                            (0)
  #define RTL8390_METER_GLB_CTRL_INCL_PREIFG_MASK                                                              (0x1 << RTL8390_METER_GLB_CTRL_INCL_PREIFG_OFFSET)

#define RTL8390_METER_MODE_CTRL_ADDR(index)                                                                    (0x1304 + (((index >> 4) << 2))) /* index: 0-15 */
  #define RTL8390_METER_MODE_CTRL_METER_MODE_OFFSET(index)                                                     (index % 0x10)
  #define RTL8390_METER_MODE_CTRL_METER_MODE_MASK(index)                                                       (0x1 << RTL8390_METER_MODE_CTRL_METER_MODE_OFFSET(index))

#define RTL8390_METER_LB_TICK_TKN_CTRL_ADDR(index)                                                             (0x1308 + (((index) << 2))) /* index: 0-15 */
  #define RTL8390_METER_LB_TICK_TKN_CTRL_TICK_PERIOD_OFFSET                                                    (16)
  #define RTL8390_METER_LB_TICK_TKN_CTRL_TICK_PERIOD_MASK                                                      (0xFFFF << RTL8390_METER_LB_TICK_TKN_CTRL_TICK_PERIOD_OFFSET)
  #define RTL8390_METER_LB_TICK_TKN_CTRL_TKN_OFFSET                                                            (0)
  #define RTL8390_METER_LB_TICK_TKN_CTRL_TKN_MASK                                                              (0xFFFF << RTL8390_METER_LB_TICK_TKN_CTRL_TKN_OFFSET)

#define RTL8390_METER_BYTE_DLB_LB_THR_CTRL_ADDR                                                                (0x1348)
  #define RTL8390_METER_BYTE_DLB_LB_THR_CTRL_BYTE_DLB_LB1_THR_OFFSET                                           (16)
  #define RTL8390_METER_BYTE_DLB_LB_THR_CTRL_BYTE_DLB_LB1_THR_MASK                                             (0xFFFF << RTL8390_METER_BYTE_DLB_LB_THR_CTRL_BYTE_DLB_LB1_THR_OFFSET)
  #define RTL8390_METER_BYTE_DLB_LB_THR_CTRL_BYTE_DLB_LB0_THR_OFFSET                                           (0)
  #define RTL8390_METER_BYTE_DLB_LB_THR_CTRL_BYTE_DLB_LB0_THR_MASK                                             (0xFFFF << RTL8390_METER_BYTE_DLB_LB_THR_CTRL_BYTE_DLB_LB0_THR_OFFSET)

#define RTL8390_METER_BYTE_SRTCM_LB_THR_CTRL_ADDR                                                              (0x134C)
  #define RTL8390_METER_BYTE_SRTCM_LB_THR_CTRL_BYTE_SRTCM_LB1_THR_OFFSET                                       (16)
  #define RTL8390_METER_BYTE_SRTCM_LB_THR_CTRL_BYTE_SRTCM_LB1_THR_MASK                                         (0xFFFF << RTL8390_METER_BYTE_SRTCM_LB_THR_CTRL_BYTE_SRTCM_LB1_THR_OFFSET)
  #define RTL8390_METER_BYTE_SRTCM_LB_THR_CTRL_BYTE_SRTCM_LB0_THR_OFFSET                                       (0)
  #define RTL8390_METER_BYTE_SRTCM_LB_THR_CTRL_BYTE_SRTCM_LB0_THR_MASK                                         (0xFFFF << RTL8390_METER_BYTE_SRTCM_LB_THR_CTRL_BYTE_SRTCM_LB0_THR_OFFSET)

#define RTL8390_METER_BYTE_TRTCM_LB_THR_CTRL_ADDR                                                              (0x1350)
  #define RTL8390_METER_BYTE_TRTCM_LB_THR_CTRL_BYTE_TRTCM_LB1_THR_OFFSET                                       (16)
  #define RTL8390_METER_BYTE_TRTCM_LB_THR_CTRL_BYTE_TRTCM_LB1_THR_MASK                                         (0xFFFF << RTL8390_METER_BYTE_TRTCM_LB_THR_CTRL_BYTE_TRTCM_LB1_THR_OFFSET)
  #define RTL8390_METER_BYTE_TRTCM_LB_THR_CTRL_BYTE_TRTCM_LB0_THR_OFFSET                                       (0)
  #define RTL8390_METER_BYTE_TRTCM_LB_THR_CTRL_BYTE_TRTCM_LB0_THR_MASK                                         (0xFFFF << RTL8390_METER_BYTE_TRTCM_LB_THR_CTRL_BYTE_TRTCM_LB0_THR_OFFSET)

#define RTL8390_METER_PKT_DLB_LB_THR_CTRL_ADDR                                                                 (0x1354)
  #define RTL8390_METER_PKT_DLB_LB_THR_CTRL_PKT_DLB_LB1_THR_OFFSET                                             (16)
  #define RTL8390_METER_PKT_DLB_LB_THR_CTRL_PKT_DLB_LB1_THR_MASK                                               (0xFFFF << RTL8390_METER_PKT_DLB_LB_THR_CTRL_PKT_DLB_LB1_THR_OFFSET)
  #define RTL8390_METER_PKT_DLB_LB_THR_CTRL_PKT_DLB_LB0_THR_OFFSET                                             (0)
  #define RTL8390_METER_PKT_DLB_LB_THR_CTRL_PKT_DLB_LB0_THR_MASK                                               (0xFFFF << RTL8390_METER_PKT_DLB_LB_THR_CTRL_PKT_DLB_LB0_THR_OFFSET)

#define RTL8390_METER_PKT_SRTCM_LB_THR_CTRL_ADDR                                                               (0x1358)
  #define RTL8390_METER_PKT_SRTCM_LB_THR_CTRL_PKT_SRTCM_LB1_THR_OFFSET                                         (16)
  #define RTL8390_METER_PKT_SRTCM_LB_THR_CTRL_PKT_SRTCM_LB1_THR_MASK                                           (0xFFFF << RTL8390_METER_PKT_SRTCM_LB_THR_CTRL_PKT_SRTCM_LB1_THR_OFFSET)
  #define RTL8390_METER_PKT_SRTCM_LB_THR_CTRL_PKT_SRTCM_LB0_THR_OFFSET                                         (0)
  #define RTL8390_METER_PKT_SRTCM_LB_THR_CTRL_PKT_SRTCM_LB0_THR_MASK                                           (0xFFFF << RTL8390_METER_PKT_SRTCM_LB_THR_CTRL_PKT_SRTCM_LB0_THR_OFFSET)

#define RTL8390_METER_PKT_TRTCM_LB_THR_CTRL_ADDR                                                               (0x135C)
  #define RTL8390_METER_PKT_TRTCM_LB_THR_CTRL_PKT_TRTCM_LB1_THR_OFFSET                                         (16)
  #define RTL8390_METER_PKT_TRTCM_LB_THR_CTRL_PKT_TRTCM_LB1_THR_MASK                                           (0xFFFF << RTL8390_METER_PKT_TRTCM_LB_THR_CTRL_PKT_TRTCM_LB1_THR_OFFSET)
  #define RTL8390_METER_PKT_TRTCM_LB_THR_CTRL_PKT_TRTCM_LB0_THR_OFFSET                                         (0)
  #define RTL8390_METER_PKT_TRTCM_LB_THR_CTRL_PKT_TRTCM_LB0_THR_MASK                                           (0xFFFF << RTL8390_METER_PKT_TRTCM_LB_THR_CTRL_PKT_TRTCM_LB0_THR_OFFSET)

#define RTL8390_METER_LB_EXCEED_STS_ADDR(index1, index2)                                                       (0x1360 + (index1 << 2) + (((index2 >> 5) << 2))) /* index1: 0-15, index2: 0-31 */
  #define RTL8390_METER_LB_EXCEED_STS_LB_EXCEED_OFFSET(index2)                                                 (index2 % 0x20)
  #define RTL8390_METER_LB_EXCEED_STS_LB_EXCEED_MASK(index2)                                                   (0x1 << RTL8390_METER_LB_EXCEED_STS_LB_EXCEED_OFFSET(index2))

#define RTL8390_METER_CNTR_CTRL_ADDR                                                                           (0x13A0)
  #define RTL8390_METER_CNTR_CTRL_CNT_METER_IDX_OFFSET                                                         (3)
  #define RTL8390_METER_CNTR_CTRL_CNT_METER_IDX_MASK                                                           (0x1FF << RTL8390_METER_CNTR_CTRL_CNT_METER_IDX_OFFSET)
  #define RTL8390_METER_CNTR_CTRL_UNIT_OFFSET                                                                  (1)
  #define RTL8390_METER_CNTR_CTRL_UNIT_MASK                                                                    (0x3 << RTL8390_METER_CNTR_CTRL_UNIT_OFFSET)
  #define RTL8390_METER_CNTR_CTRL_CNTR_CLR_OFFSET                                                              (0)
  #define RTL8390_METER_CNTR_CTRL_CNTR_CLR_MASK                                                                (0x1 << RTL8390_METER_CNTR_CTRL_CNTR_CLR_OFFSET)

#define RTL8390_METER_GREEN_CNTR_STS_ADDR                                                                      (0x13A4)
  #define RTL8390_METER_GREEN_CNTR_STS_GREEN_CNTR_OFFSET                                                       (0)
  #define RTL8390_METER_GREEN_CNTR_STS_GREEN_CNTR_MASK                                                         (0xFFFFFFFF << RTL8390_METER_GREEN_CNTR_STS_GREEN_CNTR_OFFSET)

#define RTL8390_METER_YELLOW_CNTR_STS_ADDR                                                                     (0x13A8)
  #define RTL8390_METER_YELLOW_CNTR_STS_YELLOW_CNTR_OFFSET                                                     (0)
  #define RTL8390_METER_YELLOW_CNTR_STS_YELLOW_CNTR_MASK                                                       (0xFFFFFFFF << RTL8390_METER_YELLOW_CNTR_STS_YELLOW_CNTR_OFFSET)

#define RTL8390_METER_RED_CNTR_STS_ADDR                                                                        (0x13AC)
  #define RTL8390_METER_RED_CNTR_STS_RED_CNTR_OFFSET                                                           (0)
  #define RTL8390_METER_RED_CNTR_STS_RED_CNTR_MASK                                                             (0xFFFFFFFF << RTL8390_METER_RED_CNTR_STS_RED_CNTR_OFFSET)

#define RTL8390_METER_TOTAL_CNTR_STS_ADDR                                                                      (0x13B0)
  #define RTL8390_METER_TOTAL_CNTR_STS_TOTAL_CNTR_OFFSET                                                       (0)
  #define RTL8390_METER_TOTAL_CNTR_STS_TOTAL_CNTR_MASK                                                         (0xFFFFFFFF << RTL8390_METER_TOTAL_CNTR_STS_TOTAL_CNTR_OFFSET)

#define RTL8390_METER_RATE_MODE_CTRL_ADDR(index)                                                               (0x13B4 + (((index >> 4) << 2))) /* index: 0-15 */
  #define RTL8390_METER_RATE_MODE_CTRL_RATE_MODE_OFFSET(index)                                                 (index % 0x10)
  #define RTL8390_METER_RATE_MODE_CTRL_RATE_MODE_MASK(index)                                                   (0x1 << RTL8390_METER_RATE_MODE_CTRL_RATE_MODE_OFFSET(index))

#define RTL8390_METER_LB_GLB_EXCEED_STS_ADDR                                                                   (0x13B8)
  #define RTL8390_METER_LB_GLB_EXCEED_STS_LB_GLB_EXCEED_OFFSET                                                 (0)
  #define RTL8390_METER_LB_GLB_EXCEED_STS_LB_GLB_EXCEED_MASK                                                   (0xFFFFFFFF << RTL8390_METER_LB_GLB_EXCEED_STS_LB_GLB_EXCEED_OFFSET)

/*
 * Feature: 802.1X 
 */
/*
 * Feature: Attack Prevention 
 */
#define RTL8390_ATK_PRVNT_PORT_EN_ADDR(port)                                                                   (0x4100 + (((port >> 5) << 2))) /* port: 0-51 */
  #define RTL8390_ATK_PRVNT_PORT_EN_EN_OFFSET(port)                                                            (port % 0x20)
  #define RTL8390_ATK_PRVNT_PORT_EN_EN_MASK(port)                                                              (0x1 << RTL8390_ATK_PRVNT_PORT_EN_EN_OFFSET(port))

#define RTL8390_ATK_PRVNT_CTRL_ADDR                                                                            (0x4108)
  #define RTL8390_ATK_PRVNT_CTRL_TCP_FRAG_OFF_MIN_OFFSET                                                       (16)
  #define RTL8390_ATK_PRVNT_CTRL_TCP_FRAG_OFF_MIN_MASK                                                         (0x1 << RTL8390_ATK_PRVNT_CTRL_TCP_FRAG_OFF_MIN_OFFSET)
  #define RTL8390_ATK_PRVNT_CTRL_SYN_RST_OFFSET                                                                (15)
  #define RTL8390_ATK_PRVNT_CTRL_SYN_RST_MASK                                                                  (0x1 << RTL8390_ATK_PRVNT_CTRL_SYN_RST_OFFSET)
  #define RTL8390_ATK_PRVNT_CTRL_SYN_FIN_OFFSET                                                                (14)
  #define RTL8390_ATK_PRVNT_CTRL_SYN_FIN_MASK                                                                  (0x1 << RTL8390_ATK_PRVNT_CTRL_SYN_FIN_OFFSET)
  #define RTL8390_ATK_PRVNT_CTRL_XMAS_OFFSET                                                                   (13)
  #define RTL8390_ATK_PRVNT_CTRL_XMAS_MASK                                                                     (0x1 << RTL8390_ATK_PRVNT_CTRL_XMAS_OFFSET)
  #define RTL8390_ATK_PRVNT_CTRL_NULL_SCAN_OFFSET                                                              (12)
  #define RTL8390_ATK_PRVNT_CTRL_NULL_SCAN_MASK                                                                (0x1 << RTL8390_ATK_PRVNT_CTRL_NULL_SCAN_OFFSET)
  #define RTL8390_ATK_PRVNT_CTRL_SYN_SPORT_LESS_1024_OFFSET                                                    (11)
  #define RTL8390_ATK_PRVNT_CTRL_SYN_SPORT_LESS_1024_MASK                                                      (0x1 << RTL8390_ATK_PRVNT_CTRL_SYN_SPORT_LESS_1024_OFFSET)
  #define RTL8390_ATK_PRVNT_CTRL_TCP_HDR_LEN_MIN_OFFSET                                                        (10)
  #define RTL8390_ATK_PRVNT_CTRL_TCP_HDR_LEN_MIN_MASK                                                          (0x1 << RTL8390_ATK_PRVNT_CTRL_TCP_HDR_LEN_MIN_OFFSET)
  #define RTL8390_ATK_PRVNT_CTRL_SMURF_OFFSET                                                                  (9)
  #define RTL8390_ATK_PRVNT_CTRL_SMURF_MASK                                                                    (0x1 << RTL8390_ATK_PRVNT_CTRL_SMURF_OFFSET)
  #define RTL8390_ATK_PRVNT_CTRL_ICMPV6_PING_MAX_OFFSET                                                        (8)
  #define RTL8390_ATK_PRVNT_CTRL_ICMPV6_PING_MAX_MASK                                                          (0x1 << RTL8390_ATK_PRVNT_CTRL_ICMPV6_PING_MAX_OFFSET)
  #define RTL8390_ATK_PRVNT_CTRL_ICMPV4_PING_MAX_OFFSET                                                        (7)
  #define RTL8390_ATK_PRVNT_CTRL_ICMPV4_PING_MAX_MASK                                                          (0x1 << RTL8390_ATK_PRVNT_CTRL_ICMPV4_PING_MAX_OFFSET)
  #define RTL8390_ATK_PRVNT_CTRL_ICMP_FRAG_PKT_OFFSET                                                          (6)
  #define RTL8390_ATK_PRVNT_CTRL_ICMP_FRAG_PKT_MASK                                                            (0x1 << RTL8390_ATK_PRVNT_CTRL_ICMP_FRAG_PKT_OFFSET)
  #define RTL8390_ATK_PRVNT_CTRL_IPV6_FRAG_LEN_MIN_OFFSET                                                      (5)
  #define RTL8390_ATK_PRVNT_CTRL_IPV6_FRAG_LEN_MIN_MASK                                                        (0x1 << RTL8390_ATK_PRVNT_CTRL_IPV6_FRAG_LEN_MIN_OFFSET)
  #define RTL8390_ATK_PRVNT_CTRL_POD_OFFSET                                                                    (4)
  #define RTL8390_ATK_PRVNT_CTRL_POD_MASK                                                                      (0x1 << RTL8390_ATK_PRVNT_CTRL_POD_OFFSET)
  #define RTL8390_ATK_PRVNT_CTRL_TCP_BLAT_OFFSET                                                               (3)
  #define RTL8390_ATK_PRVNT_CTRL_TCP_BLAT_MASK                                                                 (0x1 << RTL8390_ATK_PRVNT_CTRL_TCP_BLAT_OFFSET)
  #define RTL8390_ATK_PRVNT_CTRL_UDP_BLAT_OFFSET                                                               (2)
  #define RTL8390_ATK_PRVNT_CTRL_UDP_BLAT_MASK                                                                 (0x1 << RTL8390_ATK_PRVNT_CTRL_UDP_BLAT_OFFSET)
  #define RTL8390_ATK_PRVNT_CTRL_LAND_OFFSET                                                                   (1)
  #define RTL8390_ATK_PRVNT_CTRL_LAND_MASK                                                                     (0x1 << RTL8390_ATK_PRVNT_CTRL_LAND_OFFSET)
  #define RTL8390_ATK_PRVNT_CTRL_DA_EQUAL_SA_OFFSET                                                            (0)
  #define RTL8390_ATK_PRVNT_CTRL_DA_EQUAL_SA_MASK                                                              (0x1 << RTL8390_ATK_PRVNT_CTRL_DA_EQUAL_SA_OFFSET)

#define RTL8390_ATK_PRVNT_ACT_ADDR                                                                             (0x410C)
  #define RTL8390_ATK_PRVNT_ACT_TCP_FRAG_OFF_MIN_OFFSET                                                        (16)
  #define RTL8390_ATK_PRVNT_ACT_TCP_FRAG_OFF_MIN_MASK                                                          (0x1 << RTL8390_ATK_PRVNT_ACT_TCP_FRAG_OFF_MIN_OFFSET)
  #define RTL8390_ATK_PRVNT_ACT_SYN_RST_OFFSET                                                                 (15)
  #define RTL8390_ATK_PRVNT_ACT_SYN_RST_MASK                                                                   (0x1 << RTL8390_ATK_PRVNT_ACT_SYN_RST_OFFSET)
  #define RTL8390_ATK_PRVNT_ACT_SYN_FIN_OFFSET                                                                 (14)
  #define RTL8390_ATK_PRVNT_ACT_SYN_FIN_MASK                                                                   (0x1 << RTL8390_ATK_PRVNT_ACT_SYN_FIN_OFFSET)
  #define RTL8390_ATK_PRVNT_ACT_XMAS_OFFSET                                                                    (13)
  #define RTL8390_ATK_PRVNT_ACT_XMAS_MASK                                                                      (0x1 << RTL8390_ATK_PRVNT_ACT_XMAS_OFFSET)
  #define RTL8390_ATK_PRVNT_ACT_NULL_SCAN_OFFSET                                                               (12)
  #define RTL8390_ATK_PRVNT_ACT_NULL_SCAN_MASK                                                                 (0x1 << RTL8390_ATK_PRVNT_ACT_NULL_SCAN_OFFSET)
  #define RTL8390_ATK_PRVNT_ACT_SYN_SPORT_LESS_1024_OFFSET                                                     (11)
  #define RTL8390_ATK_PRVNT_ACT_SYN_SPORT_LESS_1024_MASK                                                       (0x1 << RTL8390_ATK_PRVNT_ACT_SYN_SPORT_LESS_1024_OFFSET)
  #define RTL8390_ATK_PRVNT_ACT_TCP_HDR_LEN_MIN_OFFSET                                                         (10)
  #define RTL8390_ATK_PRVNT_ACT_TCP_HDR_LEN_MIN_MASK                                                           (0x1 << RTL8390_ATK_PRVNT_ACT_TCP_HDR_LEN_MIN_OFFSET)
  #define RTL8390_ATK_PRVNT_ACT_SMURF_OFFSET                                                                   (9)
  #define RTL8390_ATK_PRVNT_ACT_SMURF_MASK                                                                     (0x1 << RTL8390_ATK_PRVNT_ACT_SMURF_OFFSET)
  #define RTL8390_ATK_PRVNT_ACT_ICMPV6_PING_MAX_OFFSET                                                         (8)
  #define RTL8390_ATK_PRVNT_ACT_ICMPV6_PING_MAX_MASK                                                           (0x1 << RTL8390_ATK_PRVNT_ACT_ICMPV6_PING_MAX_OFFSET)
  #define RTL8390_ATK_PRVNT_ACT_ICMPV4_PING_MAX_OFFSET                                                         (7)
  #define RTL8390_ATK_PRVNT_ACT_ICMPV4_PING_MAX_MASK                                                           (0x1 << RTL8390_ATK_PRVNT_ACT_ICMPV4_PING_MAX_OFFSET)
  #define RTL8390_ATK_PRVNT_ACT_ICMP_FRAG_PKT_OFFSET                                                           (6)
  #define RTL8390_ATK_PRVNT_ACT_ICMP_FRAG_PKT_MASK                                                             (0x1 << RTL8390_ATK_PRVNT_ACT_ICMP_FRAG_PKT_OFFSET)
  #define RTL8390_ATK_PRVNT_ACT_IPV6_FRAG_LEN_MIN_OFFSET                                                       (5)
  #define RTL8390_ATK_PRVNT_ACT_IPV6_FRAG_LEN_MIN_MASK                                                         (0x1 << RTL8390_ATK_PRVNT_ACT_IPV6_FRAG_LEN_MIN_OFFSET)
  #define RTL8390_ATK_PRVNT_ACT_POD_OFFSET                                                                     (4)
  #define RTL8390_ATK_PRVNT_ACT_POD_MASK                                                                       (0x1 << RTL8390_ATK_PRVNT_ACT_POD_OFFSET)
  #define RTL8390_ATK_PRVNT_ACT_TCP_BLAT_OFFSET                                                                (3)
  #define RTL8390_ATK_PRVNT_ACT_TCP_BLAT_MASK                                                                  (0x1 << RTL8390_ATK_PRVNT_ACT_TCP_BLAT_OFFSET)
  #define RTL8390_ATK_PRVNT_ACT_UDP_BLAT_OFFSET                                                                (2)
  #define RTL8390_ATK_PRVNT_ACT_UDP_BLAT_MASK                                                                  (0x1 << RTL8390_ATK_PRVNT_ACT_UDP_BLAT_OFFSET)
  #define RTL8390_ATK_PRVNT_ACT_LAND_OFFSET                                                                    (1)
  #define RTL8390_ATK_PRVNT_ACT_LAND_MASK                                                                      (0x1 << RTL8390_ATK_PRVNT_ACT_LAND_OFFSET)
  #define RTL8390_ATK_PRVNT_ACT_DA_EQUAL_SA_OFFSET                                                             (0)
  #define RTL8390_ATK_PRVNT_ACT_DA_EQUAL_SA_MASK                                                               (0x1 << RTL8390_ATK_PRVNT_ACT_DA_EQUAL_SA_OFFSET)

#define RTL8390_ATK_PRVNT_IPV6_CTRL_ADDR                                                                       (0x4110)
  #define RTL8390_ATK_PRVNT_IPV6_CTRL_FRAG_LEN_MIN_OFFSET                                                      (0)
  #define RTL8390_ATK_PRVNT_IPV6_CTRL_FRAG_LEN_MIN_MASK                                                        (0xFFFF << RTL8390_ATK_PRVNT_IPV6_CTRL_FRAG_LEN_MIN_OFFSET)

#define RTL8390_ATK_PRVNT_ICMP_CTRL_ADDR                                                                       (0x4114)
  #define RTL8390_ATK_PRVNT_ICMP_CTRL_PKT_LEN_MAX_OFFSET                                                       (0)
  #define RTL8390_ATK_PRVNT_ICMP_CTRL_PKT_LEN_MAX_MASK                                                         (0xFFFF << RTL8390_ATK_PRVNT_ICMP_CTRL_PKT_LEN_MAX_OFFSET)

#define RTL8390_ATK_PRVNT_TCP_CTRL_ADDR                                                                        (0x4118)
  #define RTL8390_ATK_PRVNT_TCP_CTRL_HDR_LEN_MIN_OFFSET                                                        (0)
  #define RTL8390_ATK_PRVNT_TCP_CTRL_HDR_LEN_MIN_MASK                                                          (0x1F << RTL8390_ATK_PRVNT_TCP_CTRL_HDR_LEN_MIN_OFFSET)

#define RTL8390_ATK_PRVNT_SMURF_CTRL_ADDR                                                                      (0x411C)
  #define RTL8390_ATK_PRVNT_SMURF_CTRL_NETMASK_OFFSET                                                          (0)
  #define RTL8390_ATK_PRVNT_SMURF_CTRL_NETMASK_MASK                                                            (0xFFFFFFFF << RTL8390_ATK_PRVNT_SMURF_CTRL_NETMASK_OFFSET)

#define RTL8390_ATK_PRVNT_STS_ADDR                                                                             (0x4120)
  #define RTL8390_ATK_PRVNT_STS_GRATUITOUS_ARP_OFFSET                                                          (18)
  #define RTL8390_ATK_PRVNT_STS_GRATUITOUS_ARP_MASK                                                            (0x1 << RTL8390_ATK_PRVNT_STS_GRATUITOUS_ARP_OFFSET)
  #define RTL8390_ATK_PRVNT_STS_ARP_INVLD_OFFSET                                                               (17)
  #define RTL8390_ATK_PRVNT_STS_ARP_INVLD_MASK                                                                 (0x1 << RTL8390_ATK_PRVNT_STS_ARP_INVLD_OFFSET)
  #define RTL8390_ATK_PRVNT_STS_TCP_FRAG_OFF_MIN_OFFSET                                                        (16)
  #define RTL8390_ATK_PRVNT_STS_TCP_FRAG_OFF_MIN_MASK                                                          (0x1 << RTL8390_ATK_PRVNT_STS_TCP_FRAG_OFF_MIN_OFFSET)
  #define RTL8390_ATK_PRVNT_STS_SYN_RST_OFFSET                                                                 (15)
  #define RTL8390_ATK_PRVNT_STS_SYN_RST_MASK                                                                   (0x1 << RTL8390_ATK_PRVNT_STS_SYN_RST_OFFSET)
  #define RTL8390_ATK_PRVNT_STS_SYN_FIN_OFFSET                                                                 (14)
  #define RTL8390_ATK_PRVNT_STS_SYN_FIN_MASK                                                                   (0x1 << RTL8390_ATK_PRVNT_STS_SYN_FIN_OFFSET)
  #define RTL8390_ATK_PRVNT_STS_XMAS_OFFSET                                                                    (13)
  #define RTL8390_ATK_PRVNT_STS_XMAS_MASK                                                                      (0x1 << RTL8390_ATK_PRVNT_STS_XMAS_OFFSET)
  #define RTL8390_ATK_PRVNT_STS_NULL_SCAN_OFFSET                                                               (12)
  #define RTL8390_ATK_PRVNT_STS_NULL_SCAN_MASK                                                                 (0x1 << RTL8390_ATK_PRVNT_STS_NULL_SCAN_OFFSET)
  #define RTL8390_ATK_PRVNT_STS_SYN_SPORT_LESS_1024_OFFSET                                                     (11)
  #define RTL8390_ATK_PRVNT_STS_SYN_SPORT_LESS_1024_MASK                                                       (0x1 << RTL8390_ATK_PRVNT_STS_SYN_SPORT_LESS_1024_OFFSET)
  #define RTL8390_ATK_PRVNT_STS_TCP_HDR_LEN_MIN_OFFSET                                                         (10)
  #define RTL8390_ATK_PRVNT_STS_TCP_HDR_LEN_MIN_MASK                                                           (0x1 << RTL8390_ATK_PRVNT_STS_TCP_HDR_LEN_MIN_OFFSET)
  #define RTL8390_ATK_PRVNT_STS_SMURF_OFFSET                                                                   (9)
  #define RTL8390_ATK_PRVNT_STS_SMURF_MASK                                                                     (0x1 << RTL8390_ATK_PRVNT_STS_SMURF_OFFSET)
  #define RTL8390_ATK_PRVNT_STS_ICMPV6_PING_MAX_OFFSET                                                         (8)
  #define RTL8390_ATK_PRVNT_STS_ICMPV6_PING_MAX_MASK                                                           (0x1 << RTL8390_ATK_PRVNT_STS_ICMPV6_PING_MAX_OFFSET)
  #define RTL8390_ATK_PRVNT_STS_ICMPV4_PING_MAX_OFFSET                                                         (7)
  #define RTL8390_ATK_PRVNT_STS_ICMPV4_PING_MAX_MASK                                                           (0x1 << RTL8390_ATK_PRVNT_STS_ICMPV4_PING_MAX_OFFSET)
  #define RTL8390_ATK_PRVNT_STS_ICMP_FRAG_PKT_OFFSET                                                           (6)
  #define RTL8390_ATK_PRVNT_STS_ICMP_FRAG_PKT_MASK                                                             (0x1 << RTL8390_ATK_PRVNT_STS_ICMP_FRAG_PKT_OFFSET)
  #define RTL8390_ATK_PRVNT_STS_IPV6_FRAG_LEN_MIN_OFFSET                                                       (5)
  #define RTL8390_ATK_PRVNT_STS_IPV6_FRAG_LEN_MIN_MASK                                                         (0x1 << RTL8390_ATK_PRVNT_STS_IPV6_FRAG_LEN_MIN_OFFSET)
  #define RTL8390_ATK_PRVNT_STS_POD_OFFSET                                                                     (4)
  #define RTL8390_ATK_PRVNT_STS_POD_MASK                                                                       (0x1 << RTL8390_ATK_PRVNT_STS_POD_OFFSET)
  #define RTL8390_ATK_PRVNT_STS_TCP_BLAT_OFFSET                                                                (3)
  #define RTL8390_ATK_PRVNT_STS_TCP_BLAT_MASK                                                                  (0x1 << RTL8390_ATK_PRVNT_STS_TCP_BLAT_OFFSET)
  #define RTL8390_ATK_PRVNT_STS_UDP_BLAT_OFFSET                                                                (2)
  #define RTL8390_ATK_PRVNT_STS_UDP_BLAT_MASK                                                                  (0x1 << RTL8390_ATK_PRVNT_STS_UDP_BLAT_OFFSET)
  #define RTL8390_ATK_PRVNT_STS_LAND_OFFSET                                                                    (1)
  #define RTL8390_ATK_PRVNT_STS_LAND_MASK                                                                      (0x1 << RTL8390_ATK_PRVNT_STS_LAND_OFFSET)
  #define RTL8390_ATK_PRVNT_STS_DA_EQUAL_SA_OFFSET                                                             (0)
  #define RTL8390_ATK_PRVNT_STS_DA_EQUAL_SA_MASK                                                               (0x1 << RTL8390_ATK_PRVNT_STS_DA_EQUAL_SA_OFFSET)

#define RTL8390_ATK_PRVNT_ARP_INVLD_PORT_ACT_ADDR(port)                                                        (0x4124 + (((port >> 4) << 2))) /* port: 0-51 */
  #define RTL8390_ATK_PRVNT_ARP_INVLD_PORT_ACT_ACT_OFFSET(port)                                                ((port & 0xF) << 1)
  #define RTL8390_ATK_PRVNT_ARP_INVLD_PORT_ACT_ACT_MASK(port)                                                  (0x3 << RTL8390_ATK_PRVNT_ARP_INVLD_PORT_ACT_ACT_OFFSET(port))

#define RTL8390_ATK_PRVNT_PORT_GARP_ACT_ADDR(port)                                                             (0x4134 + (((port >> 4) << 2))) /* port: 0-51 */
  #define RTL8390_ATK_PRVNT_PORT_GARP_ACT_GARP_ACT_OFFSET(port)                                                ((port & 0xF) << 1)
  #define RTL8390_ATK_PRVNT_PORT_GARP_ACT_GARP_ACT_MASK(port)                                                  (0x3 << RTL8390_ATK_PRVNT_PORT_GARP_ACT_GARP_ACT_OFFSET(port))

/*
 * Feature: Mirroring 
 */
#define RTL8390_MIR_CTRL_ADDR(index)                                                                           (0x2500 + (((index) << 2))) /* index: 0-3 */
  #define RTL8390_MIR_CTRL_MIR_DST_P_OFFSET                                                                    (4)
  #define RTL8390_MIR_CTRL_MIR_DST_P_MASK                                                                      (0x3F << RTL8390_MIR_CTRL_MIR_DST_P_OFFSET)
  #define RTL8390_MIR_CTRL_DST_P_ISO_OFFSET                                                                    (3)
  #define RTL8390_MIR_CTRL_DST_P_ISO_MASK                                                                      (0x1 << RTL8390_MIR_CTRL_DST_P_ISO_OFFSET)
  #define RTL8390_MIR_CTRL_MIR_OP_OFFSET                                                                       (2)
  #define RTL8390_MIR_CTRL_MIR_OP_MASK                                                                         (0x1 << RTL8390_MIR_CTRL_MIR_OP_OFFSET)
  #define RTL8390_MIR_CTRL_MIR_SEL_OFFSET                                                                      (1)
  #define RTL8390_MIR_CTRL_MIR_SEL_MASK                                                                        (0x1 << RTL8390_MIR_CTRL_MIR_SEL_OFFSET)
  #define RTL8390_MIR_CTRL_MIR_EN_OFFSET                                                                       (0)
  #define RTL8390_MIR_CTRL_MIR_EN_MASK                                                                         (0x1 << RTL8390_MIR_CTRL_MIR_EN_OFFSET)

#define RTL8390_MIR_SPM_CTRL_ADDR(index)                                                                       (0x2510 + (((index) << 3))) /* index: 0-3 */
  #define RTL8390_MIR_SPM_CTRL_SPM_1_OFFSET                                                                    (32)
  #define RTL8390_MIR_SPM_CTRL_SPM_1_MASK                                                                      (0x1FFFFF << RTL8390_MIR_SPM_CTRL_SPM_1_OFFSET)
  #define RTL8390_MIR_SPM_CTRL_SPM_0_OFFSET                                                                    (0)
  #define RTL8390_MIR_SPM_CTRL_SPM_0_MASK                                                                      (0xFFFFFFFF << RTL8390_MIR_SPM_CTRL_SPM_0_OFFSET)

#define RTL8390_MIR_DPM_CTRL_ADDR(index)                                                                       (0x2530 + (((index) << 3))) /* index: 0-3 */
  #define RTL8390_MIR_DPM_CTRL_DPM_1_OFFSET                                                                    (32)
  #define RTL8390_MIR_DPM_CTRL_DPM_1_MASK                                                                      (0x1FFFFF << RTL8390_MIR_DPM_CTRL_DPM_1_OFFSET)
  #define RTL8390_MIR_DPM_CTRL_DPM_0_OFFSET                                                                    (0)
  #define RTL8390_MIR_DPM_CTRL_DPM_0_MASK                                                                      (0xFFFFFFFF << RTL8390_MIR_DPM_CTRL_DPM_0_OFFSET)

#define RTL8390_MIR_RSPAN_VLAN_CTRL_ADDR(index)                                                                (0x69A0 + (((index) << 2))) /* index: 0-3 */
  #define RTL8390_MIR_RSPAN_VLAN_CTRL_RSPAN_TAG_TPID_IDX_OFFSET                                                (16)
  #define RTL8390_MIR_RSPAN_VLAN_CTRL_RSPAN_TAG_TPID_IDX_MASK                                                  (0x3 << RTL8390_MIR_RSPAN_VLAN_CTRL_RSPAN_TAG_TPID_IDX_OFFSET)
  #define RTL8390_MIR_RSPAN_VLAN_CTRL_RSPAN_TAG_PRI_OFFSET                                                     (13)
  #define RTL8390_MIR_RSPAN_VLAN_CTRL_RSPAN_TAG_PRI_MASK                                                       (0x7 << RTL8390_MIR_RSPAN_VLAN_CTRL_RSPAN_TAG_PRI_OFFSET)
  #define RTL8390_MIR_RSPAN_VLAN_CTRL_RSPAN_TAG_CFI_OFFSET                                                     (12)
  #define RTL8390_MIR_RSPAN_VLAN_CTRL_RSPAN_TAG_CFI_MASK                                                       (0x1 << RTL8390_MIR_RSPAN_VLAN_CTRL_RSPAN_TAG_CFI_OFFSET)
  #define RTL8390_MIR_RSPAN_VLAN_CTRL_RSPAN_TAG_VID_OFFSET                                                     (0)
  #define RTL8390_MIR_RSPAN_VLAN_CTRL_RSPAN_TAG_VID_MASK                                                       (0xFFF << RTL8390_MIR_RSPAN_VLAN_CTRL_RSPAN_TAG_VID_OFFSET)

#define RTL8390_MIR_RSPAN_TX_CTRL_ADDR(index)                                                                  (0x69B0 + (((index >> 2) << 2))) /* index: 0-3 */
  #define RTL8390_MIR_RSPAN_TX_CTRL_RSPAN_TX_TAG_ADD_OFFSET(index)                                             (index % 0x4)
  #define RTL8390_MIR_RSPAN_TX_CTRL_RSPAN_TX_TAG_ADD_MASK(index)                                               (0x1 << RTL8390_MIR_RSPAN_TX_CTRL_RSPAN_TX_TAG_ADD_OFFSET(index))

#define RTL8390_MIR_RSPAN_RX_TAG_RM_CTRL_ADDR(index)                                                           (0x2550 + (((index >> 2) << 2))) /* index: 0-3 */
  #define RTL8390_MIR_RSPAN_RX_TAG_RM_CTRL_RSPAN_RX_TAG_RM_OFFSET(index)                                       (index % 0x4)
  #define RTL8390_MIR_RSPAN_RX_TAG_RM_CTRL_RSPAN_RX_TAG_RM_MASK(index)                                         (0x1 << RTL8390_MIR_RSPAN_RX_TAG_RM_CTRL_RSPAN_RX_TAG_RM_OFFSET(index))

#define RTL8390_MIR_RSPAN_RX_TAG_EN_CTRL_ADDR(index)                                                           (0x2554 + (((index >> 2) << 2))) /* index: 0-3 */
  #define RTL8390_MIR_RSPAN_RX_TAG_EN_CTRL_RSPAN_RX_TAG_EN_OFFSET(index)                                       (index % 0x4)
  #define RTL8390_MIR_RSPAN_RX_TAG_EN_CTRL_RSPAN_RX_TAG_EN_MASK(index)                                         (0x1 << RTL8390_MIR_RSPAN_RX_TAG_EN_CTRL_RSPAN_RX_TAG_EN_OFFSET(index))

#define RTL8390_MIR_SAMPLE_RATE_CTRL_ADDR(index)                                                               (0x2558 + (((index >> 1) << 2))) /* index: 0-3 */
  #define RTL8390_MIR_SAMPLE_RATE_CTRL_SAMPLE_RATE_OFFSET(index)                                               ((index & 0x1) << 4)
  #define RTL8390_MIR_SAMPLE_RATE_CTRL_SAMPLE_RATE_MASK(index)                                                 (0xFFFF << RTL8390_MIR_SAMPLE_RATE_CTRL_SAMPLE_RATE_OFFSET(index))

/*
 * Feature: sFlow 
 */
#define RTL8390_SFLOW_CTRL_ADDR                                                                                (0x2400)
  #define RTL8390_SFLOW_CTRL_SMPL_SEL_OFFSET                                                                   (0)
  #define RTL8390_SFLOW_CTRL_SMPL_SEL_MASK                                                                     (0x1 << RTL8390_SFLOW_CTRL_SMPL_SEL_OFFSET)

#define RTL8390_SFLOW_PORT_RATE_CTRL_ADDR(port)                                                                (0x2404 + (((port) << 2))) /* port: 0-51 */
  #define RTL8390_SFLOW_PORT_RATE_CTRL_EGR_RATE_OFFSET                                                         (16)
  #define RTL8390_SFLOW_PORT_RATE_CTRL_EGR_RATE_MASK                                                           (0xFFFF << RTL8390_SFLOW_PORT_RATE_CTRL_EGR_RATE_OFFSET)
  #define RTL8390_SFLOW_PORT_RATE_CTRL_IGR_RATE_OFFSET                                                         (0)
  #define RTL8390_SFLOW_PORT_RATE_CTRL_IGR_RATE_MASK                                                           (0xFFFF << RTL8390_SFLOW_PORT_RATE_CTRL_IGR_RATE_OFFSET)

/*
 * Feature: Statistic Counters 
 */
#define RTL8390_STAT_PRVTE_DROP_COUNTER0_ADDR                                                                  (0x3E00)
  #define RTL8390_STAT_PRVTE_DROP_COUNTER0_REASON_0_OFFSET                                                     (0)
  #define RTL8390_STAT_PRVTE_DROP_COUNTER0_REASON_0_MASK                                                       (0xFFFF << RTL8390_STAT_PRVTE_DROP_COUNTER0_REASON_0_OFFSET)

#define RTL8390_STAT_PRVTE_DROP_COUNTER1_ADDR                                                                  (0x3E04)
  #define RTL8390_STAT_PRVTE_DROP_COUNTER1_REASON_1_OFFSET                                                     (0)
  #define RTL8390_STAT_PRVTE_DROP_COUNTER1_REASON_1_MASK                                                       (0xFFFF << RTL8390_STAT_PRVTE_DROP_COUNTER1_REASON_1_OFFSET)

#define RTL8390_STAT_PRVTE_DROP_COUNTER2_ADDR                                                                  (0x3E08)
  #define RTL8390_STAT_PRVTE_DROP_COUNTER2_REASON_2_OFFSET                                                     (0)
  #define RTL8390_STAT_PRVTE_DROP_COUNTER2_REASON_2_MASK                                                       (0xFFFF << RTL8390_STAT_PRVTE_DROP_COUNTER2_REASON_2_OFFSET)

#define RTL8390_STAT_PRVTE_DROP_COUNTER3_ADDR                                                                  (0x3E0C)
  #define RTL8390_STAT_PRVTE_DROP_COUNTER3_REASON_3_OFFSET                                                     (0)
  #define RTL8390_STAT_PRVTE_DROP_COUNTER3_REASON_3_MASK                                                       (0xFFFF << RTL8390_STAT_PRVTE_DROP_COUNTER3_REASON_3_OFFSET)

#define RTL8390_STAT_PRVTE_DROP_COUNTER4_ADDR                                                                  (0x3E10)
  #define RTL8390_STAT_PRVTE_DROP_COUNTER4_REASON_4_OFFSET                                                     (0)
  #define RTL8390_STAT_PRVTE_DROP_COUNTER4_REASON_4_MASK                                                       (0xFFFF << RTL8390_STAT_PRVTE_DROP_COUNTER4_REASON_4_OFFSET)

#define RTL8390_STAT_PRVTE_DROP_COUNTER5_ADDR                                                                  (0x3E14)
  #define RTL8390_STAT_PRVTE_DROP_COUNTER5_REASON_5_OFFSET                                                     (0)
  #define RTL8390_STAT_PRVTE_DROP_COUNTER5_REASON_5_MASK                                                       (0xFFFF << RTL8390_STAT_PRVTE_DROP_COUNTER5_REASON_5_OFFSET)

#define RTL8390_STAT_PRVTE_DROP_COUNTER6_ADDR                                                                  (0x3E18)
  #define RTL8390_STAT_PRVTE_DROP_COUNTER6_REASON_6_OFFSET                                                     (0)
  #define RTL8390_STAT_PRVTE_DROP_COUNTER6_REASON_6_MASK                                                       (0xFFFF << RTL8390_STAT_PRVTE_DROP_COUNTER6_REASON_6_OFFSET)

#define RTL8390_STAT_PRVTE_DROP_COUNTER7_ADDR                                                                  (0x3E1C)
  #define RTL8390_STAT_PRVTE_DROP_COUNTER7_REASON_7_OFFSET                                                     (0)
  #define RTL8390_STAT_PRVTE_DROP_COUNTER7_REASON_7_MASK                                                       (0xFFFF << RTL8390_STAT_PRVTE_DROP_COUNTER7_REASON_7_OFFSET)

#define RTL8390_STAT_PRVTE_DROP_COUNTER8_ADDR                                                                  (0x3E20)
  #define RTL8390_STAT_PRVTE_DROP_COUNTER8_REASON_8_OFFSET                                                     (0)
  #define RTL8390_STAT_PRVTE_DROP_COUNTER8_REASON_8_MASK                                                       (0xFFFF << RTL8390_STAT_PRVTE_DROP_COUNTER8_REASON_8_OFFSET)

#define RTL8390_STAT_PRVTE_DROP_COUNTER9_ADDR                                                                  (0x3E24)
  #define RTL8390_STAT_PRVTE_DROP_COUNTER9_REASON_9_OFFSET                                                     (0)
  #define RTL8390_STAT_PRVTE_DROP_COUNTER9_REASON_9_MASK                                                       (0xFFFF << RTL8390_STAT_PRVTE_DROP_COUNTER9_REASON_9_OFFSET)

#define RTL8390_STAT_PRVTE_DROP_COUNTER10_ADDR                                                                 (0x3E28)
  #define RTL8390_STAT_PRVTE_DROP_COUNTER10_REASON_10_OFFSET                                                   (0)
  #define RTL8390_STAT_PRVTE_DROP_COUNTER10_REASON_10_MASK                                                     (0xFFFF << RTL8390_STAT_PRVTE_DROP_COUNTER10_REASON_10_OFFSET)

#define RTL8390_STAT_PRVTE_DROP_COUNTER11_ADDR                                                                 (0x3E2C)
  #define RTL8390_STAT_PRVTE_DROP_COUNTER11_REASON_11_OFFSET                                                   (0)
  #define RTL8390_STAT_PRVTE_DROP_COUNTER11_REASON_11_MASK                                                     (0xFFFF << RTL8390_STAT_PRVTE_DROP_COUNTER11_REASON_11_OFFSET)

#define RTL8390_STAT_PRVTE_DROP_COUNTER12_ADDR                                                                 (0x3E30)
  #define RTL8390_STAT_PRVTE_DROP_COUNTER12_REASON_12_OFFSET                                                   (0)
  #define RTL8390_STAT_PRVTE_DROP_COUNTER12_REASON_12_MASK                                                     (0xFFFF << RTL8390_STAT_PRVTE_DROP_COUNTER12_REASON_12_OFFSET)

#define RTL8390_STAT_PRVTE_DROP_COUNTER13_ADDR                                                                 (0x3E34)
  #define RTL8390_STAT_PRVTE_DROP_COUNTER13_REASON_13_OFFSET                                                   (0)
  #define RTL8390_STAT_PRVTE_DROP_COUNTER13_REASON_13_MASK                                                     (0xFFFF << RTL8390_STAT_PRVTE_DROP_COUNTER13_REASON_13_OFFSET)

#define RTL8390_STAT_PRVTE_DROP_COUNTER14_ADDR                                                                 (0x3E38)
  #define RTL8390_STAT_PRVTE_DROP_COUNTER14_REASON_14_OFFSET                                                   (0)
  #define RTL8390_STAT_PRVTE_DROP_COUNTER14_REASON_14_MASK                                                     (0xFFFF << RTL8390_STAT_PRVTE_DROP_COUNTER14_REASON_14_OFFSET)

#define RTL8390_STAT_PRVTE_DROP_COUNTER15_ADDR                                                                 (0x3E3C)
  #define RTL8390_STAT_PRVTE_DROP_COUNTER15_REASON_15_OFFSET                                                   (0)
  #define RTL8390_STAT_PRVTE_DROP_COUNTER15_REASON_15_MASK                                                     (0xFFFF << RTL8390_STAT_PRVTE_DROP_COUNTER15_REASON_15_OFFSET)

#define RTL8390_STAT_PRVTE_DROP_COUNTER16_ADDR                                                                 (0x3E40)
  #define RTL8390_STAT_PRVTE_DROP_COUNTER16_REASON_16_OFFSET                                                   (0)
  #define RTL8390_STAT_PRVTE_DROP_COUNTER16_REASON_16_MASK                                                     (0xFFFF << RTL8390_STAT_PRVTE_DROP_COUNTER16_REASON_16_OFFSET)

#define RTL8390_STAT_PRVTE_DROP_COUNTER17_ADDR                                                                 (0x3E44)
  #define RTL8390_STAT_PRVTE_DROP_COUNTER17_REASON_17_OFFSET                                                   (0)
  #define RTL8390_STAT_PRVTE_DROP_COUNTER17_REASON_17_MASK                                                     (0xFFFF << RTL8390_STAT_PRVTE_DROP_COUNTER17_REASON_17_OFFSET)

#define RTL8390_STAT_PRVTE_DROP_COUNTER18_ADDR                                                                 (0x3E48)
  #define RTL8390_STAT_PRVTE_DROP_COUNTER18_REASON_18_OFFSET                                                   (0)
  #define RTL8390_STAT_PRVTE_DROP_COUNTER18_REASON_18_MASK                                                     (0xFFFF << RTL8390_STAT_PRVTE_DROP_COUNTER18_REASON_18_OFFSET)

#define RTL8390_STAT_PRVTE_DROP_COUNTER19_ADDR                                                                 (0x3E4C)
  #define RTL8390_STAT_PRVTE_DROP_COUNTER19_REASON_19_OFFSET                                                   (0)
  #define RTL8390_STAT_PRVTE_DROP_COUNTER19_REASON_19_MASK                                                     (0xFFFF << RTL8390_STAT_PRVTE_DROP_COUNTER19_REASON_19_OFFSET)

#define RTL8390_STAT_PRVTE_DROP_COUNTER20_ADDR                                                                 (0x3E50)
  #define RTL8390_STAT_PRVTE_DROP_COUNTER20_REASON_20_OFFSET                                                   (0)
  #define RTL8390_STAT_PRVTE_DROP_COUNTER20_REASON_20_MASK                                                     (0xFFFF << RTL8390_STAT_PRVTE_DROP_COUNTER20_REASON_20_OFFSET)

#define RTL8390_STAT_PRVTE_DROP_COUNTER21_ADDR                                                                 (0x3E54)
  #define RTL8390_STAT_PRVTE_DROP_COUNTER21_REASON_21_OFFSET                                                   (0)
  #define RTL8390_STAT_PRVTE_DROP_COUNTER21_REASON_21_MASK                                                     (0xFFFF << RTL8390_STAT_PRVTE_DROP_COUNTER21_REASON_21_OFFSET)

#define RTL8390_STAT_PRVTE_DROP_COUNTER22_ADDR                                                                 (0x3E58)
  #define RTL8390_STAT_PRVTE_DROP_COUNTER22_REASON_22_OFFSET                                                   (0)
  #define RTL8390_STAT_PRVTE_DROP_COUNTER22_REASON_22_MASK                                                     (0xFFFF << RTL8390_STAT_PRVTE_DROP_COUNTER22_REASON_22_OFFSET)

#define RTL8390_STAT_PRVTE_DROP_COUNTER23_ADDR                                                                 (0x3E5C)
  #define RTL8390_STAT_PRVTE_DROP_COUNTER23_REASON_23_OFFSET                                                   (0)
  #define RTL8390_STAT_PRVTE_DROP_COUNTER23_REASON_23_MASK                                                     (0xFFFF << RTL8390_STAT_PRVTE_DROP_COUNTER23_REASON_23_OFFSET)

#define RTL8390_STAT_PRVTE_DROP_COUNTER24_ADDR                                                                 (0x3E60)
  #define RTL8390_STAT_PRVTE_DROP_COUNTER24_REASON_24_OFFSET                                                   (0)
  #define RTL8390_STAT_PRVTE_DROP_COUNTER24_REASON_24_MASK                                                     (0xFFFF << RTL8390_STAT_PRVTE_DROP_COUNTER24_REASON_24_OFFSET)

#define RTL8390_STAT_PRVTE_DROP_COUNTER25_ADDR                                                                 (0x3E64)
  #define RTL8390_STAT_PRVTE_DROP_COUNTER25_REASON_25_OFFSET                                                   (0)
  #define RTL8390_STAT_PRVTE_DROP_COUNTER25_REASON_25_MASK                                                     (0xFFFF << RTL8390_STAT_PRVTE_DROP_COUNTER25_REASON_25_OFFSET)

#define RTL8390_STAT_PRVTE_DROP_COUNTER26_ADDR                                                                 (0x3E68)
  #define RTL8390_STAT_PRVTE_DROP_COUNTER26_REASON_26_OFFSET                                                   (0)
  #define RTL8390_STAT_PRVTE_DROP_COUNTER26_REASON_26_MASK                                                     (0xFFFF << RTL8390_STAT_PRVTE_DROP_COUNTER26_REASON_26_OFFSET)

#define RTL8390_STAT_PRVTE_DROP_COUNTER27_ADDR                                                                 (0x3E6C)
  #define RTL8390_STAT_PRVTE_DROP_COUNTER27_REASON_27_OFFSET                                                   (0)
  #define RTL8390_STAT_PRVTE_DROP_COUNTER27_REASON_27_MASK                                                     (0xFFFF << RTL8390_STAT_PRVTE_DROP_COUNTER27_REASON_27_OFFSET)

#define RTL8390_STAT_PRVTE_DROP_COUNTER28_ADDR                                                                 (0x3E70)
  #define RTL8390_STAT_PRVTE_DROP_COUNTER28_REASON_28_OFFSET                                                   (0)
  #define RTL8390_STAT_PRVTE_DROP_COUNTER28_REASON_28_MASK                                                     (0xFFFF << RTL8390_STAT_PRVTE_DROP_COUNTER28_REASON_28_OFFSET)

#define RTL8390_STAT_PRVTE_DROP_COUNTER29_ADDR                                                                 (0x3E74)
  #define RTL8390_STAT_PRVTE_DROP_COUNTER29_REASON_29_OFFSET                                                   (0)
  #define RTL8390_STAT_PRVTE_DROP_COUNTER29_REASON_29_MASK                                                     (0xFFFF << RTL8390_STAT_PRVTE_DROP_COUNTER29_REASON_29_OFFSET)

#define RTL8390_STAT_PRVTE_DROP_COUNTER30_ADDR                                                                 (0x3E78)
  #define RTL8390_STAT_PRVTE_DROP_COUNTER30_REASON_30_OFFSET                                                   (0)
  #define RTL8390_STAT_PRVTE_DROP_COUNTER30_REASON_30_MASK                                                     (0xFFFF << RTL8390_STAT_PRVTE_DROP_COUNTER30_REASON_30_OFFSET)

#define RTL8390_STAT_PRVTE_DROP_COUNTER31_ADDR                                                                 (0x3E7C)
  #define RTL8390_STAT_PRVTE_DROP_COUNTER31_REASON_31_OFFSET                                                   (0)
  #define RTL8390_STAT_PRVTE_DROP_COUNTER31_REASON_31_MASK                                                     (0xFFFF << RTL8390_STAT_PRVTE_DROP_COUNTER31_REASON_31_OFFSET)

#define RTL8390_STAT_PRVTE_DROP_COUNTER32_ADDR                                                                 (0x3E80)
  #define RTL8390_STAT_PRVTE_DROP_COUNTER32_REASON_32_OFFSET                                                   (0)
  #define RTL8390_STAT_PRVTE_DROP_COUNTER32_REASON_32_MASK                                                     (0xFFFF << RTL8390_STAT_PRVTE_DROP_COUNTER32_REASON_32_OFFSET)

#define RTL8390_STAT_PRVTE_DROP_COUNTER33_ADDR                                                                 (0x3E84)
  #define RTL8390_STAT_PRVTE_DROP_COUNTER33_REASON_33_OFFSET                                                   (0)
  #define RTL8390_STAT_PRVTE_DROP_COUNTER33_REASON_33_MASK                                                     (0xFFFF << RTL8390_STAT_PRVTE_DROP_COUNTER33_REASON_33_OFFSET)

#define RTL8390_STAT_PRVTE_DROP_COUNTER34_ADDR                                                                 (0x3E88)
  #define RTL8390_STAT_PRVTE_DROP_COUNTER34_REASON_34_OFFSET                                                   (0)
  #define RTL8390_STAT_PRVTE_DROP_COUNTER34_REASON_34_MASK                                                     (0xFFFF << RTL8390_STAT_PRVTE_DROP_COUNTER34_REASON_34_OFFSET)

#define RTL8390_STAT_PRVTE_DROP_COUNTER35_ADDR                                                                 (0x3E8C)
  #define RTL8390_STAT_PRVTE_DROP_COUNTER35_REASON_35_OFFSET                                                   (0)
  #define RTL8390_STAT_PRVTE_DROP_COUNTER35_REASON_35_MASK                                                     (0xFFFF << RTL8390_STAT_PRVTE_DROP_COUNTER35_REASON_35_OFFSET)

#define RTL8390_STAT_PRVTE_DROP_COUNTER36_ADDR                                                                 (0x3E90)
  #define RTL8390_STAT_PRVTE_DROP_COUNTER36_REASON_36_OFFSET                                                   (0)
  #define RTL8390_STAT_PRVTE_DROP_COUNTER36_REASON_36_MASK                                                     (0xFFFF << RTL8390_STAT_PRVTE_DROP_COUNTER36_REASON_36_OFFSET)

#define RTL8390_STAT_PRVTE_DROP_COUNTER37_ADDR                                                                 (0x3E94)
  #define RTL8390_STAT_PRVTE_DROP_COUNTER37_REASON_37_OFFSET                                                   (0)
  #define RTL8390_STAT_PRVTE_DROP_COUNTER37_REASON_37_MASK                                                     (0xFFFF << RTL8390_STAT_PRVTE_DROP_COUNTER37_REASON_37_OFFSET)

#define RTL8390_STAT_PRVTE_DROP_COUNTER38_ADDR                                                                 (0x3E98)
  #define RTL8390_STAT_PRVTE_DROP_COUNTER38_REASON_38_OFFSET                                                   (0)
  #define RTL8390_STAT_PRVTE_DROP_COUNTER38_REASON_38_MASK                                                     (0xFFFF << RTL8390_STAT_PRVTE_DROP_COUNTER38_REASON_38_OFFSET)

#define RTL8390_STAT_PRVTE_DROP_COUNTER39_ADDR                                                                 (0x3E9C)
  #define RTL8390_STAT_PRVTE_DROP_COUNTER39_REASON_39_OFFSET                                                   (0)
  #define RTL8390_STAT_PRVTE_DROP_COUNTER39_REASON_39_MASK                                                     (0xFFFF << RTL8390_STAT_PRVTE_DROP_COUNTER39_REASON_39_OFFSET)

#define RTL8390_STAT_PRVTE_DROP_COUNTER40_ADDR                                                                 (0x3EA0)
  #define RTL8390_STAT_PRVTE_DROP_COUNTER40_REASON_40_OFFSET                                                   (0)
  #define RTL8390_STAT_PRVTE_DROP_COUNTER40_REASON_40_MASK                                                     (0xFFFF << RTL8390_STAT_PRVTE_DROP_COUNTER40_REASON_40_OFFSET)

#define RTL8390_STAT_PRVTE_DROP_COUNTER41_ADDR                                                                 (0x3EA4)
  #define RTL8390_STAT_PRVTE_DROP_COUNTER41_REASON_41_OFFSET                                                   (0)
  #define RTL8390_STAT_PRVTE_DROP_COUNTER41_REASON_41_MASK                                                     (0xFFFF << RTL8390_STAT_PRVTE_DROP_COUNTER41_REASON_41_OFFSET)

#define RTL8390_STAT_PRVTE_DROP_COUNTER42_ADDR                                                                 (0x3EA8)
  #define RTL8390_STAT_PRVTE_DROP_COUNTER42_REASON_42_OFFSET                                                   (0)
  #define RTL8390_STAT_PRVTE_DROP_COUNTER42_REASON_42_MASK                                                     (0xFFFF << RTL8390_STAT_PRVTE_DROP_COUNTER42_REASON_42_OFFSET)

#define RTL8390_STAT_PRVTE_DROP_COUNTER43_ADDR                                                                 (0x3EAC)
  #define RTL8390_STAT_PRVTE_DROP_COUNTER43_REASON_43_OFFSET                                                   (0)
  #define RTL8390_STAT_PRVTE_DROP_COUNTER43_REASON_43_MASK                                                     (0xFFFF << RTL8390_STAT_PRVTE_DROP_COUNTER43_REASON_43_OFFSET)

#define RTL8390_STAT_PRVTE_DROP_COUNTER44_ADDR                                                                 (0x3EB0)
  #define RTL8390_STAT_PRVTE_DROP_COUNTER44_REASON_44_OFFSET                                                   (0)
  #define RTL8390_STAT_PRVTE_DROP_COUNTER44_REASON_44_MASK                                                     (0xFFFF << RTL8390_STAT_PRVTE_DROP_COUNTER44_REASON_44_OFFSET)

#define RTL8390_STAT_PORT_STANDARD_MIB_ADDR(port)                                                              (0xC000 + (((port) << 8))) /* port: 0-52 */
  #define RTL8390_STAT_PORT_STANDARD_MIB_ifInOctets_H_OFFSET                                                   (2016)
  #define RTL8390_STAT_PORT_STANDARD_MIB_ifInOctets_H_MASK                                                     (0xFFFFFFFF << RTL8390_STAT_PORT_STANDARD_MIB_ifInOctets_H_OFFSET)
  #define RTL8390_STAT_PORT_STANDARD_MIB_ifInOctets_L_OFFSET                                                   (1984)
  #define RTL8390_STAT_PORT_STANDARD_MIB_ifInOctets_L_MASK                                                     (0xFFFFFFFF << RTL8390_STAT_PORT_STANDARD_MIB_ifInOctets_L_OFFSET)
  #define RTL8390_STAT_PORT_STANDARD_MIB_ifOutOctets_H_OFFSET                                                  (1952)
  #define RTL8390_STAT_PORT_STANDARD_MIB_ifOutOctets_H_MASK                                                    (0xFFFFFFFF << RTL8390_STAT_PORT_STANDARD_MIB_ifOutOctets_H_OFFSET)
  #define RTL8390_STAT_PORT_STANDARD_MIB_ifOutOctets_L_OFFSET                                                  (1920)
  #define RTL8390_STAT_PORT_STANDARD_MIB_ifOutOctets_L_MASK                                                    (0xFFFFFFFF << RTL8390_STAT_PORT_STANDARD_MIB_ifOutOctets_L_OFFSET)
  #define RTL8390_STAT_PORT_STANDARD_MIB_ifInUcastPkts_OFFSET                                                  (1888)
  #define RTL8390_STAT_PORT_STANDARD_MIB_ifInUcastPkts_MASK                                                    (0xFFFFFFFF << RTL8390_STAT_PORT_STANDARD_MIB_ifInUcastPkts_OFFSET)
  #define RTL8390_STAT_PORT_STANDARD_MIB_ifInMulticastPkts_OFFSET                                              (1856)
  #define RTL8390_STAT_PORT_STANDARD_MIB_ifInMulticastPkts_MASK                                                (0xFFFFFFFF << RTL8390_STAT_PORT_STANDARD_MIB_ifInMulticastPkts_OFFSET)
  #define RTL8390_STAT_PORT_STANDARD_MIB_ifInBroadcastPkts_OFFSET                                              (1824)
  #define RTL8390_STAT_PORT_STANDARD_MIB_ifInBroadcastPkts_MASK                                                (0xFFFFFFFF << RTL8390_STAT_PORT_STANDARD_MIB_ifInBroadcastPkts_OFFSET)
  #define RTL8390_STAT_PORT_STANDARD_MIB_ifOutUcastPkts_OFFSET                                                 (1792)
  #define RTL8390_STAT_PORT_STANDARD_MIB_ifOutUcastPkts_MASK                                                   (0xFFFFFFFF << RTL8390_STAT_PORT_STANDARD_MIB_ifOutUcastPkts_OFFSET)
  #define RTL8390_STAT_PORT_STANDARD_MIB_ifOutMulticastPkts_OFFSET                                             (1760)
  #define RTL8390_STAT_PORT_STANDARD_MIB_ifOutMulticastPkts_MASK                                               (0xFFFFFFFF << RTL8390_STAT_PORT_STANDARD_MIB_ifOutMulticastPkts_OFFSET)
  #define RTL8390_STAT_PORT_STANDARD_MIB_ifOutBroadcastPkts_OFFSET                                             (1728)
  #define RTL8390_STAT_PORT_STANDARD_MIB_ifOutBroadcastPkts_MASK                                               (0xFFFFFFFF << RTL8390_STAT_PORT_STANDARD_MIB_ifOutBroadcastPkts_OFFSET)
  #define RTL8390_STAT_PORT_STANDARD_MIB_ifOutDiscards_OFFSET                                                  (1696)
  #define RTL8390_STAT_PORT_STANDARD_MIB_ifOutDiscards_MASK                                                    (0xFFFFFFFF << RTL8390_STAT_PORT_STANDARD_MIB_ifOutDiscards_OFFSET)
  #define RTL8390_STAT_PORT_STANDARD_MIB_dot1dTpPortInDiscards_OFFSET                                          (1664)
  #define RTL8390_STAT_PORT_STANDARD_MIB_dot1dTpPortInDiscards_MASK                                            (0xFFFFFFFF << RTL8390_STAT_PORT_STANDARD_MIB_dot1dTpPortInDiscards_OFFSET)
  #define RTL8390_STAT_PORT_STANDARD_MIB_dot3StatsSingleCollisionFrames_OFFSET                                 (1632)
  #define RTL8390_STAT_PORT_STANDARD_MIB_dot3StatsSingleCollisionFrames_MASK                                   (0xFFFFFFFF << RTL8390_STAT_PORT_STANDARD_MIB_dot3StatsSingleCollisionFrames_OFFSET)
  #define RTL8390_STAT_PORT_STANDARD_MIB_dot3StatsMultipleCollisionFrames_OFFSET                               (1600)
  #define RTL8390_STAT_PORT_STANDARD_MIB_dot3StatsMultipleCollisionFrames_MASK                                 (0xFFFFFFFF << RTL8390_STAT_PORT_STANDARD_MIB_dot3StatsMultipleCollisionFrames_OFFSET)
  #define RTL8390_STAT_PORT_STANDARD_MIB_dot3StatsDeferredTransmissions_OFFSET                                 (1568)
  #define RTL8390_STAT_PORT_STANDARD_MIB_dot3StatsDeferredTransmissions_MASK                                   (0xFFFFFFFF << RTL8390_STAT_PORT_STANDARD_MIB_dot3StatsDeferredTransmissions_OFFSET)
  #define RTL8390_STAT_PORT_STANDARD_MIB_dot3StatsLateCollisions_OFFSET                                        (1536)
  #define RTL8390_STAT_PORT_STANDARD_MIB_dot3StatsLateCollisions_MASK                                          (0xFFFFFFFF << RTL8390_STAT_PORT_STANDARD_MIB_dot3StatsLateCollisions_OFFSET)
  #define RTL8390_STAT_PORT_STANDARD_MIB_dot3StatsExcessiveCollisions_OFFSET                                   (1504)
  #define RTL8390_STAT_PORT_STANDARD_MIB_dot3StatsExcessiveCollisions_MASK                                     (0xFFFFFFFF << RTL8390_STAT_PORT_STANDARD_MIB_dot3StatsExcessiveCollisions_OFFSET)
  #define RTL8390_STAT_PORT_STANDARD_MIB_dot3StatsSymbolErrors_OFFSET                                          (1472)
  #define RTL8390_STAT_PORT_STANDARD_MIB_dot3StatsSymbolErrors_MASK                                            (0xFFFFFFFF << RTL8390_STAT_PORT_STANDARD_MIB_dot3StatsSymbolErrors_OFFSET)
  #define RTL8390_STAT_PORT_STANDARD_MIB_dot3ControlInUnknownOpcodes_OFFSET                                    (1440)
  #define RTL8390_STAT_PORT_STANDARD_MIB_dot3ControlInUnknownOpcodes_MASK                                      (0xFFFFFFFF << RTL8390_STAT_PORT_STANDARD_MIB_dot3ControlInUnknownOpcodes_OFFSET)
  #define RTL8390_STAT_PORT_STANDARD_MIB_dot3InPauseFrames_OFFSET                                              (1408)
  #define RTL8390_STAT_PORT_STANDARD_MIB_dot3InPauseFrames_MASK                                                (0xFFFFFFFF << RTL8390_STAT_PORT_STANDARD_MIB_dot3InPauseFrames_OFFSET)
  #define RTL8390_STAT_PORT_STANDARD_MIB_dot3OutPauseFrames_OFFSET                                             (1376)
  #define RTL8390_STAT_PORT_STANDARD_MIB_dot3OutPauseFrames_MASK                                               (0xFFFFFFFF << RTL8390_STAT_PORT_STANDARD_MIB_dot3OutPauseFrames_OFFSET)
  #define RTL8390_STAT_PORT_STANDARD_MIB_etherStatsDropEvents_OFFSET                                           (1344)
  #define RTL8390_STAT_PORT_STANDARD_MIB_etherStatsDropEvents_MASK                                             (0xFFFFFFFF << RTL8390_STAT_PORT_STANDARD_MIB_etherStatsDropEvents_OFFSET)
  #define RTL8390_STAT_PORT_STANDARD_MIB_tx_etherStatsBroadcastPkts_OFFSET                                     (1312)
  #define RTL8390_STAT_PORT_STANDARD_MIB_tx_etherStatsBroadcastPkts_MASK                                       (0xFFFFFFFF << RTL8390_STAT_PORT_STANDARD_MIB_tx_etherStatsBroadcastPkts_OFFSET)
  #define RTL8390_STAT_PORT_STANDARD_MIB_tx_etherStatsMulticastPkts_OFFSET                                     (1280)
  #define RTL8390_STAT_PORT_STANDARD_MIB_tx_etherStatsMulticastPkts_MASK                                       (0xFFFFFFFF << RTL8390_STAT_PORT_STANDARD_MIB_tx_etherStatsMulticastPkts_OFFSET)
  #define RTL8390_STAT_PORT_STANDARD_MIB_etherStatsCRCAlignErrors_OFFSET                                       (1248)
  #define RTL8390_STAT_PORT_STANDARD_MIB_etherStatsCRCAlignErrors_MASK                                         (0xFFFFFFFF << RTL8390_STAT_PORT_STANDARD_MIB_etherStatsCRCAlignErrors_OFFSET)
  #define RTL8390_STAT_PORT_STANDARD_MIB_tx_etherStatsUndersizePkts_OFFSET                                     (1216)
  #define RTL8390_STAT_PORT_STANDARD_MIB_tx_etherStatsUndersizePkts_MASK                                       (0xFFFFFFFF << RTL8390_STAT_PORT_STANDARD_MIB_tx_etherStatsUndersizePkts_OFFSET)
  #define RTL8390_STAT_PORT_STANDARD_MIB_rx_etherStatsUndersizePkts_OFFSET                                     (1184)
  #define RTL8390_STAT_PORT_STANDARD_MIB_rx_etherStatsUndersizePkts_MASK                                       (0xFFFFFFFF << RTL8390_STAT_PORT_STANDARD_MIB_rx_etherStatsUndersizePkts_OFFSET)
  #define RTL8390_STAT_PORT_STANDARD_MIB_rx_etherStatsUndersizedropPkts_OFFSET                                 (1152)
  #define RTL8390_STAT_PORT_STANDARD_MIB_rx_etherStatsUndersizedropPkts_MASK                                   (0xFFFFFFFF << RTL8390_STAT_PORT_STANDARD_MIB_rx_etherStatsUndersizedropPkts_OFFSET)
  #define RTL8390_STAT_PORT_STANDARD_MIB_tx_etherStatsOversizePkts_OFFSET                                      (1120)
  #define RTL8390_STAT_PORT_STANDARD_MIB_tx_etherStatsOversizePkts_MASK                                        (0xFFFFFFFF << RTL8390_STAT_PORT_STANDARD_MIB_tx_etherStatsOversizePkts_OFFSET)
  #define RTL8390_STAT_PORT_STANDARD_MIB_rx_etherStatsOversizePkts_OFFSET                                      (1088)
  #define RTL8390_STAT_PORT_STANDARD_MIB_rx_etherStatsOversizePkts_MASK                                        (0xFFFFFFFF << RTL8390_STAT_PORT_STANDARD_MIB_rx_etherStatsOversizePkts_OFFSET)
  #define RTL8390_STAT_PORT_STANDARD_MIB_etherStatsFragments_OFFSET                                            (1056)
  #define RTL8390_STAT_PORT_STANDARD_MIB_etherStatsFragments_MASK                                              (0xFFFFFFFF << RTL8390_STAT_PORT_STANDARD_MIB_etherStatsFragments_OFFSET)
  #define RTL8390_STAT_PORT_STANDARD_MIB_etherStatsJabbers_OFFSET                                              (1024)
  #define RTL8390_STAT_PORT_STANDARD_MIB_etherStatsJabbers_MASK                                                (0xFFFFFFFF << RTL8390_STAT_PORT_STANDARD_MIB_etherStatsJabbers_OFFSET)
  #define RTL8390_STAT_PORT_STANDARD_MIB_etherStatsCollisions_OFFSET                                           (992)
  #define RTL8390_STAT_PORT_STANDARD_MIB_etherStatsCollisions_MASK                                             (0xFFFFFFFF << RTL8390_STAT_PORT_STANDARD_MIB_etherStatsCollisions_OFFSET)
  #define RTL8390_STAT_PORT_STANDARD_MIB_tx_etherStatsPkts64Octets_OFFSET                                      (960)
  #define RTL8390_STAT_PORT_STANDARD_MIB_tx_etherStatsPkts64Octets_MASK                                        (0xFFFFFFFF << RTL8390_STAT_PORT_STANDARD_MIB_tx_etherStatsPkts64Octets_OFFSET)
  #define RTL8390_STAT_PORT_STANDARD_MIB_rx_etherStatsPkts64Octets_OFFSET                                      (928)
  #define RTL8390_STAT_PORT_STANDARD_MIB_rx_etherStatsPkts64Octets_MASK                                        (0xFFFFFFFF << RTL8390_STAT_PORT_STANDARD_MIB_rx_etherStatsPkts64Octets_OFFSET)
  #define RTL8390_STAT_PORT_STANDARD_MIB_tx_etherStatsPkts65to127Octets_OFFSET                                 (896)
  #define RTL8390_STAT_PORT_STANDARD_MIB_tx_etherStatsPkts65to127Octets_MASK                                   (0xFFFFFFFF << RTL8390_STAT_PORT_STANDARD_MIB_tx_etherStatsPkts65to127Octets_OFFSET)
  #define RTL8390_STAT_PORT_STANDARD_MIB_rx_etherStatsPkts65to127Octets_OFFSET                                 (864)
  #define RTL8390_STAT_PORT_STANDARD_MIB_rx_etherStatsPkts65to127Octets_MASK                                   (0xFFFFFFFF << RTL8390_STAT_PORT_STANDARD_MIB_rx_etherStatsPkts65to127Octets_OFFSET)
  #define RTL8390_STAT_PORT_STANDARD_MIB_tx_etherStatsPkts128to255Octets_OFFSET                                (832)
  #define RTL8390_STAT_PORT_STANDARD_MIB_tx_etherStatsPkts128to255Octets_MASK                                  (0xFFFFFFFF << RTL8390_STAT_PORT_STANDARD_MIB_tx_etherStatsPkts128to255Octets_OFFSET)
  #define RTL8390_STAT_PORT_STANDARD_MIB_rx_etherStatsPkts128to255Octets_OFFSET                                (800)
  #define RTL8390_STAT_PORT_STANDARD_MIB_rx_etherStatsPkts128to255Octets_MASK                                  (0xFFFFFFFF << RTL8390_STAT_PORT_STANDARD_MIB_rx_etherStatsPkts128to255Octets_OFFSET)
  #define RTL8390_STAT_PORT_STANDARD_MIB_tx_etherStatsPkts256to511Octets_OFFSET                                (768)
  #define RTL8390_STAT_PORT_STANDARD_MIB_tx_etherStatsPkts256to511Octets_MASK                                  (0xFFFFFFFF << RTL8390_STAT_PORT_STANDARD_MIB_tx_etherStatsPkts256to511Octets_OFFSET)
  #define RTL8390_STAT_PORT_STANDARD_MIB_rx_etherStatsPkts256to511Octets_OFFSET                                (736)
  #define RTL8390_STAT_PORT_STANDARD_MIB_rx_etherStatsPkts256to511Octets_MASK                                  (0xFFFFFFFF << RTL8390_STAT_PORT_STANDARD_MIB_rx_etherStatsPkts256to511Octets_OFFSET)
  #define RTL8390_STAT_PORT_STANDARD_MIB_tx_etherStatsPkts512to1023Octets_OFFSET                               (704)
  #define RTL8390_STAT_PORT_STANDARD_MIB_tx_etherStatsPkts512to1023Octets_MASK                                 (0xFFFFFFFF << RTL8390_STAT_PORT_STANDARD_MIB_tx_etherStatsPkts512to1023Octets_OFFSET)
  #define RTL8390_STAT_PORT_STANDARD_MIB_rx_etherStatsPkts512to1023Octets_OFFSET                               (672)
  #define RTL8390_STAT_PORT_STANDARD_MIB_rx_etherStatsPkts512to1023Octets_MASK                                 (0xFFFFFFFF << RTL8390_STAT_PORT_STANDARD_MIB_rx_etherStatsPkts512to1023Octets_OFFSET)
  #define RTL8390_STAT_PORT_STANDARD_MIB_tx_etherStatsPkts1024to1518Octets_OFFSET                              (640)
  #define RTL8390_STAT_PORT_STANDARD_MIB_tx_etherStatsPkts1024to1518Octets_MASK                                (0xFFFFFFFF << RTL8390_STAT_PORT_STANDARD_MIB_tx_etherStatsPkts1024to1518Octets_OFFSET)
  #define RTL8390_STAT_PORT_STANDARD_MIB_rx_etherStatsPkts1024to1518Octets_OFFSET                              (608)
  #define RTL8390_STAT_PORT_STANDARD_MIB_rx_etherStatsPkts1024to1518Octets_MASK                                (0xFFFFFFFF << RTL8390_STAT_PORT_STANDARD_MIB_rx_etherStatsPkts1024to1518Octets_OFFSET)
  #define RTL8390_STAT_PORT_STANDARD_MIB_tx_etherStatsPkts1519toMaxOctets_OFFSET                               (576)
  #define RTL8390_STAT_PORT_STANDARD_MIB_tx_etherStatsPkts1519toMaxOctets_MASK                                 (0xFFFFFFFF << RTL8390_STAT_PORT_STANDARD_MIB_tx_etherStatsPkts1519toMaxOctets_OFFSET)
  #define RTL8390_STAT_PORT_STANDARD_MIB_rx_etherStatsPkts1519toMaxOctets_OFFSET                               (544)
  #define RTL8390_STAT_PORT_STANDARD_MIB_rx_etherStatsPkts1519toMaxOctets_MASK                                 (0xFFFFFFFF << RTL8390_STAT_PORT_STANDARD_MIB_rx_etherStatsPkts1519toMaxOctets_OFFSET)
  #define RTL8390_STAT_PORT_STANDARD_MIB_rx_lengthFieldError_OFFSET                                            (512)
  #define RTL8390_STAT_PORT_STANDARD_MIB_rx_lengthFieldError_MASK                                              (0xFFFFFFFF << RTL8390_STAT_PORT_STANDARD_MIB_rx_lengthFieldError_OFFSET)
  #define RTL8390_STAT_PORT_STANDARD_MIB_rx_falseCarrierTimes_OFFSET                                           (480)
  #define RTL8390_STAT_PORT_STANDARD_MIB_rx_falseCarrierTimes_MASK                                             (0xFFFFFFFF << RTL8390_STAT_PORT_STANDARD_MIB_rx_falseCarrierTimes_OFFSET)
  #define RTL8390_STAT_PORT_STANDARD_MIB_rx_underSizeOctets_OFFSET                                             (448)
  #define RTL8390_STAT_PORT_STANDARD_MIB_rx_underSizeOctets_MASK                                               (0xFFFFFFFF << RTL8390_STAT_PORT_STANDARD_MIB_rx_underSizeOctets_OFFSET)
  #define RTL8390_STAT_PORT_STANDARD_MIB_tx_etherStatsFragments_OFFSET                                         (416)
  #define RTL8390_STAT_PORT_STANDARD_MIB_tx_etherStatsFragments_MASK                                           (0xFFFFFFFF << RTL8390_STAT_PORT_STANDARD_MIB_tx_etherStatsFragments_OFFSET)
  #define RTL8390_STAT_PORT_STANDARD_MIB_tx_etherStatsJabbers_OFFSET                                           (384)
  #define RTL8390_STAT_PORT_STANDARD_MIB_tx_etherStatsJabbers_MASK                                             (0xFFFFFFFF << RTL8390_STAT_PORT_STANDARD_MIB_tx_etherStatsJabbers_OFFSET)
  #define RTL8390_STAT_PORT_STANDARD_MIB_tx_etherStatsCRCAlignErrors_OFFSET                                    (352)
  #define RTL8390_STAT_PORT_STANDARD_MIB_tx_etherStatsCRCAlignErrors_MASK                                      (0xFFFFFFFF << RTL8390_STAT_PORT_STANDARD_MIB_tx_etherStatsCRCAlignErrors_OFFSET)
  #define RTL8390_STAT_PORT_STANDARD_MIB_rx_framingErrors_OFFSET                                               (320)
  #define RTL8390_STAT_PORT_STANDARD_MIB_rx_framingErrors_MASK                                                 (0xFFFFFFFF << RTL8390_STAT_PORT_STANDARD_MIB_rx_framingErrors_OFFSET)
  #define RTL8390_STAT_PORT_STANDARD_MIB_rxMacDiscards_OFFSET                                                  (288)
  #define RTL8390_STAT_PORT_STANDARD_MIB_rxMacDiscards_MASK                                                    (0xFFFFFFFF << RTL8390_STAT_PORT_STANDARD_MIB_rxMacDiscards_OFFSET)

#define RTL8390_STAT_BRIDGE_DOT1DTPLEARNEDENTRYDISCARDS_ADDR                                                   (0xF500)
  #define RTL8390_STAT_BRIDGE_DOT1DTPLEARNEDENTRYDISCARDS_dot1dTpLearnedEntryDiscards_OFFSET                   (0)
  #define RTL8390_STAT_BRIDGE_DOT1DTPLEARNEDENTRYDISCARDS_dot1dTpLearnedEntryDiscards_MASK                     (0xFFFFFFFF << RTL8390_STAT_BRIDGE_DOT1DTPLEARNEDENTRYDISCARDS_dot1dTpLearnedEntryDiscards_OFFSET)

#define RTL8390_STAT_RST_ADDR                                                                                  (0xF504)
  #define RTL8390_STAT_RST_RST_MIB_VAL_OFFSET                                                                  (1)
  #define RTL8390_STAT_RST_RST_MIB_VAL_MASK                                                                    (0x1 << RTL8390_STAT_RST_RST_MIB_VAL_OFFSET)
  #define RTL8390_STAT_RST_RST_GLOBAL_MIB_OFFSET                                                               (0)
  #define RTL8390_STAT_RST_RST_GLOBAL_MIB_MASK                                                                 (0x1 << RTL8390_STAT_RST_RST_GLOBAL_MIB_OFFSET)

#define RTL8390_STAT_PORT_RST_ADDR                                                                             (0xF508)
  #define RTL8390_STAT_PORT_RST_RST_PORT_FLAG_OFFSET                                                           (6)
  #define RTL8390_STAT_PORT_RST_RST_PORT_FLAG_MASK                                                             (0x1 << RTL8390_STAT_PORT_RST_RST_PORT_FLAG_OFFSET)
  #define RTL8390_STAT_PORT_RST_RST_PORT_MIB_OFFSET                                                            (0)
  #define RTL8390_STAT_PORT_RST_RST_PORT_MIB_MASK                                                              (0x3F << RTL8390_STAT_PORT_RST_RST_PORT_MIB_OFFSET)

#define RTL8390_STAT_CTRL_ADDR                                                                                 (0x4CC)
  #define RTL8390_STAT_CTRL_TX_CNT_TAG_OFFSET                                                                  (3)
  #define RTL8390_STAT_CTRL_TX_CNT_TAG_MASK                                                                    (0x1 << RTL8390_STAT_CTRL_TX_CNT_TAG_OFFSET)
  #define RTL8390_STAT_CTRL_RX_CNT_TAG_OFFSET                                                                  (2)
  #define RTL8390_STAT_CTRL_RX_CNT_TAG_MASK                                                                    (0x1 << RTL8390_STAT_CTRL_RX_CNT_TAG_OFFSET)

#define RTL8390_MIB_BIST_CTL_ADDR                                                                              (0xF50C)
  #define RTL8390_MIB_BIST_CTL_DISABLE_OFFSET                                                                  (31)
  #define RTL8390_MIB_BIST_CTL_DISABLE_MASK                                                                    (0x1 << RTL8390_MIB_BIST_CTL_DISABLE_OFFSET)
  #define RTL8390_MIB_BIST_CTL_DONE_OFFSET                                                                     (30)
  #define RTL8390_MIB_BIST_CTL_DONE_MASK                                                                       (0x1 << RTL8390_MIB_BIST_CTL_DONE_OFFSET)
  #define RTL8390_MIB_BIST_CTL_DRF_DONE_OFFSET                                                                 (29)
  #define RTL8390_MIB_BIST_CTL_DRF_DONE_MASK                                                                   (0x1 << RTL8390_MIB_BIST_CTL_DRF_DONE_OFFSET)
  #define RTL8390_MIB_BIST_CTL_DRF_PAUSE_OFFSET                                                                (28)
  #define RTL8390_MIB_BIST_CTL_DRF_PAUSE_MASK                                                                  (0x1 << RTL8390_MIB_BIST_CTL_DRF_PAUSE_OFFSET)
  #define RTL8390_MIB_BIST_CTL_DRF_FAIL_SW12_OFFSET                                                            (16)
  #define RTL8390_MIB_BIST_CTL_DRF_FAIL_SW12_MASK                                                              (0x1 << RTL8390_MIB_BIST_CTL_DRF_FAIL_SW12_OFFSET)
  #define RTL8390_MIB_BIST_CTL_SW12_FAIL_OFFSET                                                                (0)
  #define RTL8390_MIB_BIST_CTL_SW12_FAIL_MASK                                                                  (0x1 << RTL8390_MIB_BIST_CTL_SW12_FAIL_OFFSET)

/*
 * Feature: Flowcontrol & Backpressure Threshold 
 */
#define RTL8390_FC_DROP_THR_ADDR                                                                               (0x702C)
  #define RTL8390_FC_DROP_THR_DROP_ALL_THR_OFFSET                                                              (0)
  #define RTL8390_FC_DROP_THR_DROP_ALL_THR_MASK                                                                (0xFFF << RTL8390_FC_DROP_THR_DROP_ALL_THR_OFFSET)

#define RTL8390_FC_GLB_HI_THR_ADDR                                                                             (0x7030)
  #define RTL8390_FC_GLB_HI_THR_GLB_HI_ON_THR_OFFSET                                                           (16)
  #define RTL8390_FC_GLB_HI_THR_GLB_HI_ON_THR_MASK                                                             (0xFFF << RTL8390_FC_GLB_HI_THR_GLB_HI_ON_THR_OFFSET)
  #define RTL8390_FC_GLB_HI_THR_GLB_HI_OFF_THR_OFFSET                                                          (0)
  #define RTL8390_FC_GLB_HI_THR_GLB_HI_OFF_THR_MASK                                                            (0xFFF << RTL8390_FC_GLB_HI_THR_GLB_HI_OFF_THR_OFFSET)

#define RTL8390_FC_GLB_LO_THR_ADDR                                                                             (0x7034)
  #define RTL8390_FC_GLB_LO_THR_GLB_LO_ON_THR_OFFSET                                                           (16)
  #define RTL8390_FC_GLB_LO_THR_GLB_LO_ON_THR_MASK                                                             (0xFFF << RTL8390_FC_GLB_LO_THR_GLB_LO_ON_THR_OFFSET)
  #define RTL8390_FC_GLB_LO_THR_GLB_LO_OFF_THR_OFFSET                                                          (0)
  #define RTL8390_FC_GLB_LO_THR_GLB_LO_OFF_THR_MASK                                                            (0xFFF << RTL8390_FC_GLB_LO_THR_GLB_LO_OFF_THR_OFFSET)

#define RTL8390_FC_GLB_FCOFF_HI_THR_ADDR                                                                       (0x7038)
  #define RTL8390_FC_GLB_FCOFF_HI_THR_GLB_FCOFF_HI_ON_THR_OFFSET                                               (16)
  #define RTL8390_FC_GLB_FCOFF_HI_THR_GLB_FCOFF_HI_ON_THR_MASK                                                 (0xFFF << RTL8390_FC_GLB_FCOFF_HI_THR_GLB_FCOFF_HI_ON_THR_OFFSET)
  #define RTL8390_FC_GLB_FCOFF_HI_THR_GLB_FCOFF_HI_OFF_THR_OFFSET                                              (0)
  #define RTL8390_FC_GLB_FCOFF_HI_THR_GLB_FCOFF_HI_OFF_THR_MASK                                                (0xFFF << RTL8390_FC_GLB_FCOFF_HI_THR_GLB_FCOFF_HI_OFF_THR_OFFSET)

#define RTL8390_FC_GLB_FCOFF_LO_THR_ADDR                                                                       (0x703C)
  #define RTL8390_FC_GLB_FCOFF_LO_THR_GLB_FCOFF_LO_ON_THR_OFFSET                                               (16)
  #define RTL8390_FC_GLB_FCOFF_LO_THR_GLB_FCOFF_LO_ON_THR_MASK                                                 (0xFFF << RTL8390_FC_GLB_FCOFF_LO_THR_GLB_FCOFF_LO_ON_THR_OFFSET)
  #define RTL8390_FC_GLB_FCOFF_LO_THR_GLB_FCOFF_LO_OFF_THR_OFFSET                                              (0)
  #define RTL8390_FC_GLB_FCOFF_LO_THR_GLB_FCOFF_LO_OFF_THR_MASK                                                (0xFFF << RTL8390_FC_GLB_FCOFF_LO_THR_GLB_FCOFF_LO_OFF_THR_OFFSET)

#define RTL8390_FC_P_THR_SET_SEL_ADDR(port)                                                                    (0x7040 + (((port >> 4) << 2))) /* port: 0-53 */
  #define RTL8390_FC_P_THR_SET_SEL_P_THR_SET_SEL_OFFSET(port)                                                  ((port & 0xF) << 1)
  #define RTL8390_FC_P_THR_SET_SEL_P_THR_SET_SEL_MASK(port)                                                    (0x3 << RTL8390_FC_P_THR_SET_SEL_P_THR_SET_SEL_OFFSET(port))

#define RTL8390_FC_P_HI_THR_ADDR(index)                                                                        (0x7050 + (((index) << 2))) /* index: 0-3 */
  #define RTL8390_FC_P_HI_THR_P_HI_ON_THR_OFFSET                                                               (16)
  #define RTL8390_FC_P_HI_THR_P_HI_ON_THR_MASK                                                                 (0xFFF << RTL8390_FC_P_HI_THR_P_HI_ON_THR_OFFSET)
  #define RTL8390_FC_P_HI_THR_P_HI_OFF_THR_OFFSET                                                              (0)
  #define RTL8390_FC_P_HI_THR_P_HI_OFF_THR_MASK                                                                (0xFFF << RTL8390_FC_P_HI_THR_P_HI_OFF_THR_OFFSET)

#define RTL8390_FC_P_LO_THR_ADDR(index)                                                                        (0x7060 + (((index) << 2))) /* index: 0-3 */
  #define RTL8390_FC_P_LO_THR_P_FCOFF_LO_THR_OFFSET                                                            (16)
  #define RTL8390_FC_P_LO_THR_P_FCOFF_LO_THR_MASK                                                              (0xFFF << RTL8390_FC_P_LO_THR_P_FCOFF_LO_THR_OFFSET)
  #define RTL8390_FC_P_LO_THR_P_LO_THR_OFFSET                                                                  (0)
  #define RTL8390_FC_P_LO_THR_P_LO_THR_MASK                                                                    (0xFFF << RTL8390_FC_P_LO_THR_P_LO_THR_OFFSET)

#define RTL8390_FC_P_FCOFF_HI_THR_ADDR(index)                                                                  (0x7070 + (((index) << 2))) /* index: 0-3 */
  #define RTL8390_FC_P_FCOFF_HI_THR_P_FCOFF_HI_ON_THR_OFFSET                                                   (16)
  #define RTL8390_FC_P_FCOFF_HI_THR_P_FCOFF_HI_ON_THR_MASK                                                     (0xFFF << RTL8390_FC_P_FCOFF_HI_THR_P_FCOFF_HI_ON_THR_OFFSET)
  #define RTL8390_FC_P_FCOFF_HI_THR_P_FCOFF_HI_OFF_THR_OFFSET                                                  (0)
  #define RTL8390_FC_P_FCOFF_HI_THR_P_FCOFF_HI_OFF_THR_MASK                                                    (0xFFF << RTL8390_FC_P_FCOFF_HI_THR_P_FCOFF_HI_OFF_THR_OFFSET)

#define RTL8390_FC_P_Q_EGR_DROP_EN_ADDR(port)                                                                  (0x1100 + (((port >> 5) << 2))) /* port: 0-52 */
  #define RTL8390_FC_P_Q_EGR_DROP_EN_P_Q_EGR_DROP_EN_OFFSET(port)                                              (port % 0x20)
  #define RTL8390_FC_P_Q_EGR_DROP_EN_P_Q_EGR_DROP_EN_MASK(port)                                                (0x1 << RTL8390_FC_P_Q_EGR_DROP_EN_P_Q_EGR_DROP_EN_OFFSET(port))

#define RTL8390_FC_P_RXCNGST_IGNORE_ADDR(port)                                                                 (0x1108 + (((port >> 5) << 2))) /* port: 0-52 */
  #define RTL8390_FC_P_RXCNGST_IGNORE_RXCNGST_IGNORE_OFFSET(port)                                              (port % 0x20)
  #define RTL8390_FC_P_RXCNGST_IGNORE_RXCNGST_IGNORE_MASK(port)                                                (0x1 << RTL8390_FC_P_RXCNGST_IGNORE_RXCNGST_IGNORE_OFFSET(port))

#define RTL8390_FC_Q_EGR_DROP_THR_ADDR(index)                                                                  (0x6040 + (((index) << 2))) /* index: 0-7 */
  #define RTL8390_FC_Q_EGR_DROP_THR_Q_EGR_DROP_ON_THR_OFFSET                                                   (12)
  #define RTL8390_FC_Q_EGR_DROP_THR_Q_EGR_DROP_ON_THR_MASK                                                     (0xFFF << RTL8390_FC_Q_EGR_DROP_THR_Q_EGR_DROP_ON_THR_OFFSET)
  #define RTL8390_FC_Q_EGR_DROP_THR_Q_EGR_DROP_OFF_THR_OFFSET                                                  (0)
  #define RTL8390_FC_Q_EGR_DROP_THR_Q_EGR_DROP_OFF_THR_MASK                                                    (0xFFF << RTL8390_FC_Q_EGR_DROP_THR_Q_EGR_DROP_OFF_THR_OFFSET)

#define RTL8390_FC_CPUQ_EGR_DROP_THR_ADDR(index)                                                               (0x6060 + (((index) << 2))) /* index: 0-7 */
  #define RTL8390_FC_CPUQ_EGR_DROP_THR_CPUQ_EGR_DROP_ON_THR_OFFSET                                             (12)
  #define RTL8390_FC_CPUQ_EGR_DROP_THR_CPUQ_EGR_DROP_ON_THR_MASK                                               (0xFFF << RTL8390_FC_CPUQ_EGR_DROP_THR_CPUQ_EGR_DROP_ON_THR_OFFSET)
  #define RTL8390_FC_CPUQ_EGR_DROP_THR_CPUQ_EGR_DROP_OFF_THR_OFFSET                                            (0)
  #define RTL8390_FC_CPUQ_EGR_DROP_THR_CPUQ_EGR_DROP_OFF_THR_MASK                                              (0xFFF << RTL8390_FC_CPUQ_EGR_DROP_THR_CPUQ_EGR_DROP_OFF_THR_OFFSET)

#define RTL8390_FC_P_USED_PAGE_CNT_ADDR(port)                                                                  (0x7080 + (((port) << 2))) /* port: 0-53 */
  #define RTL8390_FC_P_USED_PAGE_CNT_P_MAX_USED_PAGE_CNT_OFFSET                                                (16)
  #define RTL8390_FC_P_USED_PAGE_CNT_P_MAX_USED_PAGE_CNT_MASK                                                  (0xFFF << RTL8390_FC_P_USED_PAGE_CNT_P_MAX_USED_PAGE_CNT_OFFSET)
  #define RTL8390_FC_P_USED_PAGE_CNT_P_USED_PAGE_CNT_OFFSET                                                    (0)
  #define RTL8390_FC_P_USED_PAGE_CNT_P_USED_PAGE_CNT_MASK                                                      (0xFFF << RTL8390_FC_P_USED_PAGE_CNT_P_USED_PAGE_CNT_OFFSET)

#define RTL8390_FC_TL_USED_PAGE_CNT_ADDR                                                                       (0x7158)
  #define RTL8390_FC_TL_USED_PAGE_CNT_TL_MAX_USED_PAGE_CNT_OFFSET                                              (16)
  #define RTL8390_FC_TL_USED_PAGE_CNT_TL_MAX_USED_PAGE_CNT_MASK                                                (0xFFF << RTL8390_FC_TL_USED_PAGE_CNT_TL_MAX_USED_PAGE_CNT_OFFSET)
  #define RTL8390_FC_TL_USED_PAGE_CNT_TL_USED_PAGE_CNT_OFFSET                                                  (0)
  #define RTL8390_FC_TL_USED_PAGE_CNT_TL_USED_PAGE_CNT_MASK                                                    (0xFFF << RTL8390_FC_TL_USED_PAGE_CNT_TL_USED_PAGE_CNT_OFFSET)

#define RTL8390_FC_ACT_CTRL_ADDR(port)                                                                         (0x715C + (((port) << 2))) /* port: 0-52 */
  #define RTL8390_FC_ACT_CTRL_FC_ACT_OFFSET                                                                    (20)
  #define RTL8390_FC_ACT_CTRL_FC_ACT_MASK                                                                      (0x1 << RTL8390_FC_ACT_CTRL_FC_ACT_OFFSET)
  #define RTL8390_FC_ACT_CTRL_FC_ALLOW_PKT_LEN_OFFSET                                                          (4)
  #define RTL8390_FC_ACT_CTRL_FC_ALLOW_PKT_LEN_MASK                                                            (0xFFFF << RTL8390_FC_ACT_CTRL_FC_ALLOW_PKT_LEN_OFFSET)
  #define RTL8390_FC_ACT_CTRL_FC_ALLOW_PKT_CNT_OFFSET                                                          (0)
  #define RTL8390_FC_ACT_CTRL_FC_ALLOW_PKT_CNT_MASK                                                            (0xF << RTL8390_FC_ACT_CTRL_FC_ALLOW_PKT_CNT_OFFSET)

#define RTL8390_FC_P_FLD_HOL_PRVNT_EN_ADDR(port)                                                               (0x4300 + (((port >> 5) << 2))) /* port: 0-51 */
  #define RTL8390_FC_P_FLD_HOL_PRVNT_EN_FLD_HOL_PRVNT_EN_OFFSET(port)                                          (port % 0x20)
  #define RTL8390_FC_P_FLD_HOL_PRVNT_EN_FLD_HOL_PRVNT_EN_MASK(port)                                            (0x1 << RTL8390_FC_P_FLD_HOL_PRVNT_EN_FLD_HOL_PRVNT_EN_OFFSET(port))

#define RTL8390_FC_FLD_HOL_PRVNT_CTRL_ADDR                                                                     (0x4308)
  #define RTL8390_FC_FLD_HOL_PRVNT_CTRL_UNKN_UC_EGR_DROP_EN_OFFSET                                             (3)
  #define RTL8390_FC_FLD_HOL_PRVNT_CTRL_UNKN_UC_EGR_DROP_EN_MASK                                               (0x1 << RTL8390_FC_FLD_HOL_PRVNT_CTRL_UNKN_UC_EGR_DROP_EN_OFFSET)
  #define RTL8390_FC_FLD_HOL_PRVNT_CTRL_IP_MC_EGR_DROP_EN_OFFSET                                               (2)
  #define RTL8390_FC_FLD_HOL_PRVNT_CTRL_IP_MC_EGR_DROP_EN_MASK                                                 (0x1 << RTL8390_FC_FLD_HOL_PRVNT_CTRL_IP_MC_EGR_DROP_EN_OFFSET)
  #define RTL8390_FC_FLD_HOL_PRVNT_CTRL_L2_MC_EGR_DROP_EN_OFFSET                                               (1)
  #define RTL8390_FC_FLD_HOL_PRVNT_CTRL_L2_MC_EGR_DROP_EN_MASK                                                 (0x1 << RTL8390_FC_FLD_HOL_PRVNT_CTRL_L2_MC_EGR_DROP_EN_OFFSET)
  #define RTL8390_FC_FLD_HOL_PRVNT_CTRL_BC_EGR_DROP_EN_OFFSET                                                  (0)
  #define RTL8390_FC_FLD_HOL_PRVNT_CTRL_BC_EGR_DROP_EN_MASK                                                    (0x1 << RTL8390_FC_FLD_HOL_PRVNT_CTRL_BC_EGR_DROP_EN_OFFSET)

/*
 * Feature: Congestion Avoidance 
 */
#define RTL8390_WRED_GLB_CTRL_ADDR                                                                             (0x6080)
  #define RTL8390_WRED_GLB_CTRL_DROP_TYPE_SEL_OFFSET                                                           (0)
  #define RTL8390_WRED_GLB_CTRL_DROP_TYPE_SEL_MASK                                                             (0x1 << RTL8390_WRED_GLB_CTRL_DROP_TYPE_SEL_OFFSET)

#define RTL8390_WRED_PORT_THR_CTRL_ADDR(index)                                                                 (0x6084 + (((index) << 2))) /* index: 0-2 */
  #define RTL8390_WRED_PORT_THR_CTRL_DROP_RATE_DP_OFFSET                                                       (24)
  #define RTL8390_WRED_PORT_THR_CTRL_DROP_RATE_DP_MASK                                                         (0xFF << RTL8390_WRED_PORT_THR_CTRL_DROP_RATE_DP_OFFSET)
  #define RTL8390_WRED_PORT_THR_CTRL_THMAX_DP_OFFSET                                                           (12)
  #define RTL8390_WRED_PORT_THR_CTRL_THMAX_DP_MASK                                                             (0xFFF << RTL8390_WRED_PORT_THR_CTRL_THMAX_DP_OFFSET)
  #define RTL8390_WRED_PORT_THR_CTRL_THMIN_DP_OFFSET                                                           (0)
  #define RTL8390_WRED_PORT_THR_CTRL_THMIN_DP_MASK                                                             (0xFFF << RTL8390_WRED_PORT_THR_CTRL_THMIN_DP_OFFSET)

#define RTL8390_WRED_QUEUE_THR_CTRL_ADDR(index1, index2)                                                       (0x6090 + (index1 * 12) + (((index2) << 2))) /* index1: 0-7, index2: 0-2 */
  #define RTL8390_WRED_QUEUE_THR_CTRL_Q_DROP_RATE_DP_OFFSET                                                    (24)
  #define RTL8390_WRED_QUEUE_THR_CTRL_Q_DROP_RATE_DP_MASK                                                      (0xFF << RTL8390_WRED_QUEUE_THR_CTRL_Q_DROP_RATE_DP_OFFSET)
  #define RTL8390_WRED_QUEUE_THR_CTRL_Q_THMAX_DP_OFFSET                                                        (12)
  #define RTL8390_WRED_QUEUE_THR_CTRL_Q_THMAX_DP_MASK                                                          (0xFFF << RTL8390_WRED_QUEUE_THR_CTRL_Q_THMAX_DP_OFFSET)
  #define RTL8390_WRED_QUEUE_THR_CTRL_Q_THMIN_DP_OFFSET                                                        (0)
  #define RTL8390_WRED_QUEUE_THR_CTRL_Q_THMIN_DP_MASK                                                          (0xFFF << RTL8390_WRED_QUEUE_THR_CTRL_Q_THMIN_DP_OFFSET)

#define RTL8390_WRED_DROP_CNTR_PIDX_ADDR(index)                                                                (0x3EB4 + (((index >> 2) << 2))) /* index: 0-3 */
  #define RTL8390_WRED_DROP_CNTR_PIDX_PORT_IDX_GRP_OFFSET(index)                                               ((index & 0x3) * 6)
  #define RTL8390_WRED_DROP_CNTR_PIDX_PORT_IDX_GRP_MASK(index)                                                 (0x3F << RTL8390_WRED_DROP_CNTR_PIDX_PORT_IDX_GRP_OFFSET(index))

#define RTL8390_WRED_DROP_CNTR_CIDX_ADDR(index)                                                                (0x3EB8 + (((index >> 2) << 2))) /* index: 0-3 */
  #define RTL8390_WRED_DROP_CNTR_CIDX_COLOR_IDX_GRP_OFFSET(index)                                              ((index & 0x3) << 1)
  #define RTL8390_WRED_DROP_CNTR_CIDX_COLOR_IDX_GRP_MASK(index)                                                (0x3 << RTL8390_WRED_DROP_CNTR_CIDX_COLOR_IDX_GRP_OFFSET(index))

#define RTL8390_WRED_DROP_CNTR_ADDR(index)                                                                     (0x3EBC + (((index >> 1) << 2))) /* index: 0-3 */
  #define RTL8390_WRED_DROP_CNTR_DROP_CNTR_GRP_OFFSET(index)                                                   ((index & 0x1) << 4)
  #define RTL8390_WRED_DROP_CNTR_DROP_CNTR_GRP_MASK(index)                                                     (0xFFFF << RTL8390_WRED_DROP_CNTR_DROP_CNTR_GRP_OFFSET(index))

#define RTL8390_WRED_CNTR_RST_ADDR                                                                             (0x3EC4)
  #define RTL8390_WRED_CNTR_RST_WRED_DROP_CNTR_RST_OFFSET                                                      (0)
  #define RTL8390_WRED_CNTR_RST_WRED_DROP_CNTR_RST_MASK                                                        (0x1 << RTL8390_WRED_CNTR_RST_WRED_DROP_CNTR_RST_OFFSET)

#define RTL8390_SC_P_CTRL_ADDR                                                                                 (0x60F0)
  #define RTL8390_SC_P_CTRL_DRAIN_OUT_THR_H_OFFSET                                                             (16)
  #define RTL8390_SC_P_CTRL_DRAIN_OUT_THR_H_MASK                                                               (0xFFF << RTL8390_SC_P_CTRL_DRAIN_OUT_THR_H_OFFSET)
  #define RTL8390_SC_P_CTRL_DRAIN_OUT_THR_OFFSET                                                               (0)
  #define RTL8390_SC_P_CTRL_DRAIN_OUT_THR_MASK                                                                 (0xFFF << RTL8390_SC_P_CTRL_DRAIN_OUT_THR_OFFSET)

#define RTL8390_SC_P_EN_ADDR(port)                                                                             (0x804C + (((port) << 7))) /* port: 0-52 */
  #define RTL8390_SC_P_EN_CNGST_TMR_H_OFFSET                                                                   (20)
  #define RTL8390_SC_P_EN_CNGST_TMR_H_MASK                                                                     (0xF << RTL8390_SC_P_EN_CNGST_TMR_H_OFFSET)
  #define RTL8390_SC_P_EN_CNGST_SUST_TMR_LMT_H_OFFSET                                                          (16)
  #define RTL8390_SC_P_EN_CNGST_SUST_TMR_LMT_H_MASK                                                            (0xF << RTL8390_SC_P_EN_CNGST_SUST_TMR_LMT_H_OFFSET)
  #define RTL8390_SC_P_EN_CNGST_TMR_OFFSET                                                                     (4)
  #define RTL8390_SC_P_EN_CNGST_TMR_MASK                                                                       (0xF << RTL8390_SC_P_EN_CNGST_TMR_OFFSET)
  #define RTL8390_SC_P_EN_CNGST_SUST_TMR_LMT_OFFSET                                                            (0)
  #define RTL8390_SC_P_EN_CNGST_SUST_TMR_LMT_MASK                                                              (0xF << RTL8390_SC_P_EN_CNGST_SUST_TMR_LMT_OFFSET)

/*
 * Feature: Packet Aging 
 */
/*
 * Feature: (IEEE802.1p) Priority 
 */
/*
 * Feature: Queue Management 
 */
#define RTL8390_QM_INTPRI2QID_CTRL_ADDR(index1, index2)                                                        (0x1110 + (index1 << 2) + (((index2 >> 3) << 2))) /* index1: 0-7, index2: 0-7 */
  #define RTL8390_QM_INTPRI2QID_CTRL_INTPRI_QID_OFFSET(index2)                                                 ((index2 & 0x7) * 3)
  #define RTL8390_QM_INTPRI2QID_CTRL_INTPRI_QID_MASK(index2)                                                   (0x7 << RTL8390_QM_INTPRI2QID_CTRL_INTPRI_QID_OFFSET(index2))

#define RTL8390_QM_PORT_QNUM_ADDR(port)                                                                        (0x1130 + (((port / 10) << 2))) /* port: 0-52 */
  #define RTL8390_QM_PORT_QNUM_QNUM_OFFSET(port)                                                               ((port % 0xA) * 3)
  #define RTL8390_QM_PORT_QNUM_QNUM_MASK(port)                                                                 (0x7 << RTL8390_QM_PORT_QNUM_QNUM_OFFSET(port))

#define RTL8390_QM_PKT2CPU_INTPRI_0_ADDR                                                                       (0x1148)
  #define RTL8390_QM_PKT2CPU_INTPRI_0_LACP_OFFSET                                                              (27)
  #define RTL8390_QM_PKT2CPU_INTPRI_0_LACP_MASK                                                                (0x7 << RTL8390_QM_PKT2CPU_INTPRI_0_LACP_OFFSET)
  #define RTL8390_QM_PKT2CPU_INTPRI_0_BPDU_OFFSET                                                              (24)
  #define RTL8390_QM_PKT2CPU_INTPRI_0_BPDU_MASK                                                                (0x7 << RTL8390_QM_PKT2CPU_INTPRI_0_BPDU_OFFSET)
  #define RTL8390_QM_PKT2CPU_INTPRI_0_USR_DEF_2_OFFSET                                                         (21)
  #define RTL8390_QM_PKT2CPU_INTPRI_0_USR_DEF_2_MASK                                                           (0x7 << RTL8390_QM_PKT2CPU_INTPRI_0_USR_DEF_2_OFFSET)
  #define RTL8390_QM_PKT2CPU_INTPRI_0_USR_DEF_1_OFFSET                                                         (18)
  #define RTL8390_QM_PKT2CPU_INTPRI_0_USR_DEF_1_MASK                                                           (0x7 << RTL8390_QM_PKT2CPU_INTPRI_0_USR_DEF_1_OFFSET)
  #define RTL8390_QM_PKT2CPU_INTPRI_0_CFI_OFFSET                                                               (15)
  #define RTL8390_QM_PKT2CPU_INTPRI_0_CFI_MASK                                                                 (0x7 << RTL8390_QM_PKT2CPU_INTPRI_0_CFI_OFFSET)
  #define RTL8390_QM_PKT2CPU_INTPRI_0_VLAN_ERR_OFFSET                                                          (12)
  #define RTL8390_QM_PKT2CPU_INTPRI_0_VLAN_ERR_MASK                                                            (0x7 << RTL8390_QM_PKT2CPU_INTPRI_0_VLAN_ERR_OFFSET)
  #define RTL8390_QM_PKT2CPU_INTPRI_0_IGR_VLAN_FLTR_OFFSET                                                     (9)
  #define RTL8390_QM_PKT2CPU_INTPRI_0_IGR_VLAN_FLTR_MASK                                                       (0x7 << RTL8390_QM_PKT2CPU_INTPRI_0_IGR_VLAN_FLTR_OFFSET)
  #define RTL8390_QM_PKT2CPU_INTPRI_0_CFM_OFFSET                                                               (6)
  #define RTL8390_QM_PKT2CPU_INTPRI_0_CFM_MASK                                                                 (0x7 << RTL8390_QM_PKT2CPU_INTPRI_0_CFM_OFFSET)
  #define RTL8390_QM_PKT2CPU_INTPRI_0_OAM_OFFSET                                                               (3)
  #define RTL8390_QM_PKT2CPU_INTPRI_0_OAM_MASK                                                                 (0x7 << RTL8390_QM_PKT2CPU_INTPRI_0_OAM_OFFSET)
  #define RTL8390_QM_PKT2CPU_INTPRI_0_OTHER_OFFSET                                                             (0)
  #define RTL8390_QM_PKT2CPU_INTPRI_0_OTHER_MASK                                                               (0x7 << RTL8390_QM_PKT2CPU_INTPRI_0_OTHER_OFFSET)

#define RTL8390_QM_PKT2CPU_INTPRI_1_ADDR                                                                       (0x114C)
  #define RTL8390_QM_PKT2CPU_INTPRI_1_IPV6_HL_EXCEED_OFFSET                                                    (27)
  #define RTL8390_QM_PKT2CPU_INTPRI_1_IPV6_HL_EXCEED_MASK                                                      (0x7 << RTL8390_QM_PKT2CPU_INTPRI_1_IPV6_HL_EXCEED_OFFSET)
  #define RTL8390_QM_PKT2CPU_INTPRI_1_IPV6_HDR_ERR_OFFSET                                                      (24)
  #define RTL8390_QM_PKT2CPU_INTPRI_1_IPV6_HDR_ERR_MASK                                                        (0x7 << RTL8390_QM_PKT2CPU_INTPRI_1_IPV6_HDR_ERR_OFFSET)
  #define RTL8390_QM_PKT2CPU_INTPRI_1_IPV4_OPT_OFFSET                                                          (21)
  #define RTL8390_QM_PKT2CPU_INTPRI_1_IPV4_OPT_MASK                                                            (0x7 << RTL8390_QM_PKT2CPU_INTPRI_1_IPV4_OPT_OFFSET)
  #define RTL8390_QM_PKT2CPU_INTPRI_1_IPV4_TTL_EXCEED_OFFSET                                                   (18)
  #define RTL8390_QM_PKT2CPU_INTPRI_1_IPV4_TTL_EXCEED_MASK                                                     (0x7 << RTL8390_QM_PKT2CPU_INTPRI_1_IPV4_TTL_EXCEED_OFFSET)
  #define RTL8390_QM_PKT2CPU_INTPRI_1_IPV4_HDR_ERR_OFFSET                                                      (15)
  #define RTL8390_QM_PKT2CPU_INTPRI_1_IPV4_HDR_ERR_MASK                                                        (0x7 << RTL8390_QM_PKT2CPU_INTPRI_1_IPV4_HDR_ERR_OFFSET)
  #define RTL8390_QM_PKT2CPU_INTPRI_1_IPV6_UNKN_EXTHDR_OFFSET                                                  (12)
  #define RTL8390_QM_PKT2CPU_INTPRI_1_IPV6_UNKN_EXTHDR_MASK                                                    (0x7 << RTL8390_QM_PKT2CPU_INTPRI_1_IPV6_UNKN_EXTHDR_OFFSET)
  #define RTL8390_QM_PKT2CPU_INTPRI_1_IPV6_HBH_POS_ERR_OFFSET                                                  (9)
  #define RTL8390_QM_PKT2CPU_INTPRI_1_IPV6_HBH_POS_ERR_MASK                                                    (0x7 << RTL8390_QM_PKT2CPU_INTPRI_1_IPV6_HBH_POS_ERR_OFFSET)
  #define RTL8390_QM_PKT2CPU_INTPRI_1_RMA_OFFSET                                                               (6)
  #define RTL8390_QM_PKT2CPU_INTPRI_1_RMA_MASK                                                                 (0x7 << RTL8390_QM_PKT2CPU_INTPRI_1_RMA_OFFSET)
  #define RTL8390_QM_PKT2CPU_INTPRI_1_LLDP_OFFSET                                                              (3)
  #define RTL8390_QM_PKT2CPU_INTPRI_1_LLDP_MASK                                                                (0x7 << RTL8390_QM_PKT2CPU_INTPRI_1_LLDP_OFFSET)
  #define RTL8390_QM_PKT2CPU_INTPRI_1_PTP_OFFSET                                                               (0)
  #define RTL8390_QM_PKT2CPU_INTPRI_1_PTP_MASK                                                                 (0x7 << RTL8390_QM_PKT2CPU_INTPRI_1_PTP_OFFSET)

#define RTL8390_QM_PKT2CPU_INTPRI_2_ADDR                                                                       (0x1150)
  #define RTL8390_QM_PKT2CPU_INTPRI_2_INVLD_SA_OFFSET                                                          (27)
  #define RTL8390_QM_PKT2CPU_INTPRI_2_INVLD_SA_MASK                                                            (0x7 << RTL8390_QM_PKT2CPU_INTPRI_2_INVLD_SA_OFFSET)
  #define RTL8390_QM_PKT2CPU_INTPRI_2_CPU_MAC_OFFSET                                                           (24)
  #define RTL8390_QM_PKT2CPU_INTPRI_2_CPU_MAC_MASK                                                             (0x7 << RTL8390_QM_PKT2CPU_INTPRI_2_CPU_MAC_OFFSET)
  #define RTL8390_QM_PKT2CPU_INTPRI_2_UNKNOWN_DA_OFFSET                                                        (21)
  #define RTL8390_QM_PKT2CPU_INTPRI_2_UNKNOWN_DA_MASK                                                          (0x7 << RTL8390_QM_PKT2CPU_INTPRI_2_UNKNOWN_DA_OFFSET)
  #define RTL8390_QM_PKT2CPU_INTPRI_2_IPV6_ND_OFFSET                                                           (18)
  #define RTL8390_QM_PKT2CPU_INTPRI_2_IPV6_ND_MASK                                                             (0x7 << RTL8390_QM_PKT2CPU_INTPRI_2_IPV6_ND_OFFSET)
  #define RTL8390_QM_PKT2CPU_INTPRI_2_ARP_OFFSET                                                               (15)
  #define RTL8390_QM_PKT2CPU_INTPRI_2_ARP_MASK                                                                 (0x7 << RTL8390_QM_PKT2CPU_INTPRI_2_ARP_OFFSET)
  #define RTL8390_QM_PKT2CPU_INTPRI_2_EAPOL_OFFSET                                                             (12)
  #define RTL8390_QM_PKT2CPU_INTPRI_2_EAPOL_MASK                                                               (0x7 << RTL8390_QM_PKT2CPU_INTPRI_2_EAPOL_OFFSET)
  #define RTL8390_QM_PKT2CPU_INTPRI_2_MLD_OFFSET                                                               (9)
  #define RTL8390_QM_PKT2CPU_INTPRI_2_MLD_MASK                                                                 (0x7 << RTL8390_QM_PKT2CPU_INTPRI_2_MLD_OFFSET)
  #define RTL8390_QM_PKT2CPU_INTPRI_2_IGMP_OFFSET                                                              (6)
  #define RTL8390_QM_PKT2CPU_INTPRI_2_IGMP_MASK                                                                (0x7 << RTL8390_QM_PKT2CPU_INTPRI_2_IGMP_OFFSET)
  #define RTL8390_QM_PKT2CPU_INTPRI_2_GW_MAC_ERR_OFFSET                                                        (3)
  #define RTL8390_QM_PKT2CPU_INTPRI_2_GW_MAC_ERR_MASK                                                          (0x7 << RTL8390_QM_PKT2CPU_INTPRI_2_GW_MAC_ERR_OFFSET)
  #define RTL8390_QM_PKT2CPU_INTPRI_2_IPV6_HOPBYHOP_OFFSET                                                     (0)
  #define RTL8390_QM_PKT2CPU_INTPRI_2_IPV6_HOPBYHOP_MASK                                                       (0x7 << RTL8390_QM_PKT2CPU_INTPRI_2_IPV6_HOPBYHOP_OFFSET)

#define RTL8390_QM_PKT2CPU_INTPRI_MAP_ADDR                                                                     (0x1154)
  #define RTL8390_QM_PKT2CPU_INTPRI_MAP_PRI7_OFFSET                                                            (21)
  #define RTL8390_QM_PKT2CPU_INTPRI_MAP_PRI7_MASK                                                              (0x7 << RTL8390_QM_PKT2CPU_INTPRI_MAP_PRI7_OFFSET)
  #define RTL8390_QM_PKT2CPU_INTPRI_MAP_PRI6_OFFSET                                                            (18)
  #define RTL8390_QM_PKT2CPU_INTPRI_MAP_PRI6_MASK                                                              (0x7 << RTL8390_QM_PKT2CPU_INTPRI_MAP_PRI6_OFFSET)
  #define RTL8390_QM_PKT2CPU_INTPRI_MAP_PRI5_OFFSET                                                            (15)
  #define RTL8390_QM_PKT2CPU_INTPRI_MAP_PRI5_MASK                                                              (0x7 << RTL8390_QM_PKT2CPU_INTPRI_MAP_PRI5_OFFSET)
  #define RTL8390_QM_PKT2CPU_INTPRI_MAP_PRI4_OFFSET                                                            (12)
  #define RTL8390_QM_PKT2CPU_INTPRI_MAP_PRI4_MASK                                                              (0x7 << RTL8390_QM_PKT2CPU_INTPRI_MAP_PRI4_OFFSET)
  #define RTL8390_QM_PKT2CPU_INTPRI_MAP_PRI3_OFFSET                                                            (9)
  #define RTL8390_QM_PKT2CPU_INTPRI_MAP_PRI3_MASK                                                              (0x7 << RTL8390_QM_PKT2CPU_INTPRI_MAP_PRI3_OFFSET)
  #define RTL8390_QM_PKT2CPU_INTPRI_MAP_PRI2_OFFSET                                                            (6)
  #define RTL8390_QM_PKT2CPU_INTPRI_MAP_PRI2_MASK                                                              (0x7 << RTL8390_QM_PKT2CPU_INTPRI_MAP_PRI2_OFFSET)
  #define RTL8390_QM_PKT2CPU_INTPRI_MAP_PRI1_OFFSET                                                            (3)
  #define RTL8390_QM_PKT2CPU_INTPRI_MAP_PRI1_MASK                                                              (0x7 << RTL8390_QM_PKT2CPU_INTPRI_MAP_PRI1_OFFSET)
  #define RTL8390_QM_PKT2CPU_INTPRI_MAP_PRI0_OFFSET                                                            (0)
  #define RTL8390_QM_PKT2CPU_INTPRI_MAP_PRI0_MASK                                                              (0x7 << RTL8390_QM_PKT2CPU_INTPRI_MAP_PRI0_OFFSET)

#define RTL8390_FC_EGR_DROP_CTRL_ADDR                                                                          (0x1158)
  #define RTL8390_FC_EGR_DROP_CTRL_CPU_P_ALGO_SEL_OFFSET                                                       (0)
  #define RTL8390_FC_EGR_DROP_CTRL_CPU_P_ALGO_SEL_MASK                                                         (0x1 << RTL8390_FC_EGR_DROP_CTRL_CPU_P_ALGO_SEL_OFFSET)

/*
 * Feature: Ingress Priority Decision 
 */
#define RTL8390_PRI_SEL_IPRI_REMAP_ADDR(index)                                                                 (0x1080 + (((index >> 3) << 2))) /* index: 0-7 */
  #define RTL8390_PRI_SEL_IPRI_REMAP_INTPRI_IPRI_OFFSET(index)                                                 ((index & 0x7) * 3)
  #define RTL8390_PRI_SEL_IPRI_REMAP_INTPRI_IPRI_MASK(index)                                                   (0x7 << RTL8390_PRI_SEL_IPRI_REMAP_INTPRI_IPRI_OFFSET(index))

#define RTL8390_PRI_SEL_OPRI_DEI0_REMAP_ADDR(index)                                                            (0x1084 + (((index >> 3) << 2))) /* index: 0-7 */
  #define RTL8390_PRI_SEL_OPRI_DEI0_REMAP_INTPRI_OPRI_OFFSET(index)                                            ((index & 0x7) * 3)
  #define RTL8390_PRI_SEL_OPRI_DEI0_REMAP_INTPRI_OPRI_MASK(index)                                              (0x7 << RTL8390_PRI_SEL_OPRI_DEI0_REMAP_INTPRI_OPRI_OFFSET(index))

#define RTL8390_PRI_SEL_OPRI_DEI1_REMAP_ADDR(index)                                                            (0x1088 + (((index >> 3) << 2))) /* index: 0-7 */
  #define RTL8390_PRI_SEL_OPRI_DEI1_REMAP_INTPRI_OPRI_OFFSET(index)                                            ((index & 0x7) * 3)
  #define RTL8390_PRI_SEL_OPRI_DEI1_REMAP_INTPRI_OPRI_MASK(index)                                              (0x7 << RTL8390_PRI_SEL_OPRI_DEI1_REMAP_INTPRI_OPRI_OFFSET(index))

#define RTL8390_PRI_SEL_DSCP_REMAP_ADDR(index)                                                                 (0x108C + (((index / 10) << 2))) /* index: 0-63 */
  #define RTL8390_PRI_SEL_DSCP_REMAP_INTPRI_DSCP_OFFSET(index)                                                 ((index % 0xA) * 3)
  #define RTL8390_PRI_SEL_DSCP_REMAP_INTPRI_DSCP_MASK(index)                                                   (0x7 << RTL8390_PRI_SEL_DSCP_REMAP_INTPRI_DSCP_OFFSET(index))

#define RTL8390_PRI_SEL_PORT_PRI_ADDR(port)                                                                    (0x10A8 + (((port / 10) << 2))) /* port: 0-52 */
  #define RTL8390_PRI_SEL_PORT_PRI_INTPRI_PORT_OFFSET(port)                                                    ((port % 0xA) * 3)
  #define RTL8390_PRI_SEL_PORT_PRI_INTPRI_PORT_MASK(port)                                                      (0x7 << RTL8390_PRI_SEL_PORT_PRI_INTPRI_PORT_OFFSET(port))

#define RTL8390_PRI_SEL_PORT_TBL_IDX_CTRL_ADDR(port)                                                           (0x10C0 + (((port >> 4) << 2))) /* port: 0-52 */
  #define RTL8390_PRI_SEL_PORT_TBL_IDX_CTRL_TBL_IDX_OFFSET(port)                                               ((port & 0xF) << 1)
  #define RTL8390_PRI_SEL_PORT_TBL_IDX_CTRL_TBL_IDX_MASK(port)                                                 (0x3 << RTL8390_PRI_SEL_PORT_TBL_IDX_CTRL_TBL_IDX_OFFSET(port))

#define RTL8390_PRI_SEL_TBL_CTRL_ADDR(index)                                                                   (0x10D0 + (((index) << 2))) /* index: 0-3 */
  #define RTL8390_PRI_SEL_TBL_CTRL_PROTO_VLAN_WT_OFFSET                                                        (24)
  #define RTL8390_PRI_SEL_TBL_CTRL_PROTO_VLAN_WT_MASK                                                          (0x7 << RTL8390_PRI_SEL_TBL_CTRL_PROTO_VLAN_WT_OFFSET)
  #define RTL8390_PRI_SEL_TBL_CTRL_MAC_VLAN_WT_OFFSET                                                          (20)
  #define RTL8390_PRI_SEL_TBL_CTRL_MAC_VLAN_WT_MASK                                                            (0x7 << RTL8390_PRI_SEL_TBL_CTRL_MAC_VLAN_WT_OFFSET)
  #define RTL8390_PRI_SEL_TBL_CTRL_OTAG_WT_OFFSET                                                              (16)
  #define RTL8390_PRI_SEL_TBL_CTRL_OTAG_WT_MASK                                                                (0x7 << RTL8390_PRI_SEL_TBL_CTRL_OTAG_WT_OFFSET)
  #define RTL8390_PRI_SEL_TBL_CTRL_ITAG_WT_OFFSET                                                              (12)
  #define RTL8390_PRI_SEL_TBL_CTRL_ITAG_WT_MASK                                                                (0x7 << RTL8390_PRI_SEL_TBL_CTRL_ITAG_WT_OFFSET)
  #define RTL8390_PRI_SEL_TBL_CTRL_DSCP_WT_OFFSET                                                              (8)
  #define RTL8390_PRI_SEL_TBL_CTRL_DSCP_WT_MASK                                                                (0x7 << RTL8390_PRI_SEL_TBL_CTRL_DSCP_WT_OFFSET)
  #define RTL8390_PRI_SEL_TBL_CTRL_ING_ACL_WT_OFFSET                                                           (4)
  #define RTL8390_PRI_SEL_TBL_CTRL_ING_ACL_WT_MASK                                                             (0x7 << RTL8390_PRI_SEL_TBL_CTRL_ING_ACL_WT_OFFSET)
  #define RTL8390_PRI_SEL_TBL_CTRL_PORT_WT_OFFSET                                                              (0)
  #define RTL8390_PRI_SEL_TBL_CTRL_PORT_WT_MASK                                                                (0x7 << RTL8390_PRI_SEL_TBL_CTRL_PORT_WT_OFFSET)

#define RTL8390_PRI_SEL_CTRL_ADDR                                                                              (0x10E0)
  #define RTL8390_PRI_SEL_CTRL_INTPRI_PORT_REMAP_SEL_OFFSET                                                    (9)
  #define RTL8390_PRI_SEL_CTRL_INTPRI_PORT_REMAP_SEL_MASK                                                      (0x1 << RTL8390_PRI_SEL_CTRL_INTPRI_PORT_REMAP_SEL_OFFSET)
  #define RTL8390_PRI_SEL_CTRL_INTPRI_PORT_REMAP_EN_OFFSET                                                     (8)
  #define RTL8390_PRI_SEL_CTRL_INTPRI_PORT_REMAP_EN_MASK                                                       (0x1 << RTL8390_PRI_SEL_CTRL_INTPRI_PORT_REMAP_EN_OFFSET)
  #define RTL8390_PRI_SEL_CTRL_DSCP_INVLD_VAL_OFFSET                                                           (2)
  #define RTL8390_PRI_SEL_CTRL_DSCP_INVLD_VAL_MASK                                                             (0x3F << RTL8390_PRI_SEL_CTRL_DSCP_INVLD_VAL_OFFSET)
  #define RTL8390_PRI_SEL_CTRL_DSCP_INVLD_EN_OFFSET                                                            (1)
  #define RTL8390_PRI_SEL_CTRL_DSCP_INVLD_EN_MASK                                                              (0x1 << RTL8390_PRI_SEL_CTRL_DSCP_INVLD_EN_OFFSET)
  #define RTL8390_PRI_SEL_CTRL_DP_SRC_OFFSET                                                                   (0)
  #define RTL8390_PRI_SEL_CTRL_DP_SRC_MASK                                                                     (0x1 << RTL8390_PRI_SEL_CTRL_DP_SRC_OFFSET)

#define RTL8390_PRI_SEL_PORT_DEI_TAG_CTRL_ADDR(port)                                                           (0x10E4 + (((port >> 5) << 2))) /* port: 0-52 */
  #define RTL8390_PRI_SEL_PORT_DEI_TAG_CTRL_PORT_DEI_TAG_SRC_OFFSET(port)                                      (port % 0x20)
  #define RTL8390_PRI_SEL_PORT_DEI_TAG_CTRL_PORT_DEI_TAG_SRC_MASK(port)                                        (0x1 << RTL8390_PRI_SEL_PORT_DEI_TAG_CTRL_PORT_DEI_TAG_SRC_OFFSET(port))

#define RTL8390_PRI_SEL_DEI2DP_REMAP_ADDR(index)                                                               (0x10EC + (((index >> 1) << 2))) /* index: 0-1 */
  #define RTL8390_PRI_SEL_DEI2DP_REMAP_DEI2DP_VAL_OFFSET(index)                                                ((index & 0x1) << 1)
  #define RTL8390_PRI_SEL_DEI2DP_REMAP_DEI2DP_VAL_MASK(index)                                                  (0x3 << RTL8390_PRI_SEL_DEI2DP_REMAP_DEI2DP_VAL_OFFSET(index))

#define RTL8390_PRI_SEL_DSCP2DP_REMAP_ADDR(index)                                                              (0x10F0 + (((index >> 4) << 2))) /* index: 0-63 */
  #define RTL8390_PRI_SEL_DSCP2DP_REMAP_DSCP2DP_VAL_OFFSET(index)                                              ((index & 0xF) << 1)
  #define RTL8390_PRI_SEL_DSCP2DP_REMAP_DSCP2DP_VAL_MASK(index)                                                (0x3 << RTL8390_PRI_SEL_DSCP2DP_REMAP_DSCP2DP_VAL_OFFSET(index))

/*
 * Feature: Remarking 
 */
#define RTL8390_RMK_CTRL_ADDR                                                                                  (0x69B4)
  #define RTL8390_RMK_CTRL_DSCP_RMK_SRC_EXT_OFFSET                                                             (20)
  #define RTL8390_RMK_CTRL_DSCP_RMK_SRC_EXT_MASK                                                               (0x3 << RTL8390_RMK_CTRL_DSCP_RMK_SRC_EXT_OFFSET)
  #define RTL8390_RMK_CTRL_OPRI_RMK_SRC_EXT_OFFSET                                                             (18)
  #define RTL8390_RMK_CTRL_OPRI_RMK_SRC_EXT_MASK                                                               (0x3 << RTL8390_RMK_CTRL_OPRI_RMK_SRC_EXT_OFFSET)
  #define RTL8390_RMK_CTRL_IPRI_RMK_SRC_EXT_OFFSET                                                             (16)
  #define RTL8390_RMK_CTRL_IPRI_RMK_SRC_EXT_MASK                                                               (0x3 << RTL8390_RMK_CTRL_IPRI_RMK_SRC_EXT_OFFSET)
  #define RTL8390_RMK_CTRL_IPRI_DFLT_SRC_OFFSET                                                                (12)
  #define RTL8390_RMK_CTRL_IPRI_DFLT_SRC_MASK                                                                  (0x3 << RTL8390_RMK_CTRL_IPRI_DFLT_SRC_OFFSET)
  #define RTL8390_RMK_CTRL_OPRI_DFLT_CFG_OFFSET                                                                (11)
  #define RTL8390_RMK_CTRL_OPRI_DFLT_CFG_MASK                                                                  (0x1 << RTL8390_RMK_CTRL_OPRI_DFLT_CFG_OFFSET)
  #define RTL8390_RMK_CTRL_OPRI_DFLT_PRI_OFFSET                                                                (8)
  #define RTL8390_RMK_CTRL_OPRI_DFLT_PRI_MASK                                                                  (0x7 << RTL8390_RMK_CTRL_OPRI_DFLT_PRI_OFFSET)
  #define RTL8390_RMK_CTRL_IPRI_DFLT_PRI_OFFSET                                                                (4)
  #define RTL8390_RMK_CTRL_IPRI_DFLT_PRI_MASK                                                                  (0x7 << RTL8390_RMK_CTRL_IPRI_DFLT_PRI_OFFSET)
  #define RTL8390_RMK_CTRL_DSCP_RMK_SRC_OFFSET                                                                 (2)
  #define RTL8390_RMK_CTRL_DSCP_RMK_SRC_MASK                                                                   (0x3 << RTL8390_RMK_CTRL_DSCP_RMK_SRC_OFFSET)
  #define RTL8390_RMK_CTRL_OPRI_RMK_SRC_OFFSET                                                                 (1)
  #define RTL8390_RMK_CTRL_OPRI_RMK_SRC_MASK                                                                   (0x1 << RTL8390_RMK_CTRL_OPRI_RMK_SRC_OFFSET)
  #define RTL8390_RMK_CTRL_IPRI_RMK_SRC_OFFSET                                                                 (0)
  #define RTL8390_RMK_CTRL_IPRI_RMK_SRC_MASK                                                                   (0x1 << RTL8390_RMK_CTRL_IPRI_RMK_SRC_OFFSET)

#define RTL8390_RMK_PORT_RMK_EN_CTRL_ADDR(port)                                                                (0x69B8 + (((port) << 2))) /* port: 0-52 */
  #define RTL8390_RMK_PORT_RMK_EN_CTRL_DEI_RMK_EN_OFFSET                                                       (3)
  #define RTL8390_RMK_PORT_RMK_EN_CTRL_DEI_RMK_EN_MASK                                                         (0x1 << RTL8390_RMK_PORT_RMK_EN_CTRL_DEI_RMK_EN_OFFSET)
  #define RTL8390_RMK_PORT_RMK_EN_CTRL_DSCP_RMK_EN_OFFSET                                                      (2)
  #define RTL8390_RMK_PORT_RMK_EN_CTRL_DSCP_RMK_EN_MASK                                                        (0x1 << RTL8390_RMK_PORT_RMK_EN_CTRL_DSCP_RMK_EN_OFFSET)
  #define RTL8390_RMK_PORT_RMK_EN_CTRL_OPRI_RMK_EN_OFFSET                                                      (1)
  #define RTL8390_RMK_PORT_RMK_EN_CTRL_OPRI_RMK_EN_MASK                                                        (0x1 << RTL8390_RMK_PORT_RMK_EN_CTRL_OPRI_RMK_EN_OFFSET)
  #define RTL8390_RMK_PORT_RMK_EN_CTRL_IPRI_RMK_EN_OFFSET                                                      (0)
  #define RTL8390_RMK_PORT_RMK_EN_CTRL_IPRI_RMK_EN_MASK                                                        (0x1 << RTL8390_RMK_PORT_RMK_EN_CTRL_IPRI_RMK_EN_OFFSET)

#define RTL8390_RMK_PORT_OPRI_SRC_CTRL_ADDR(port)                                                              (0x6A8C + (((port >> 5) << 2))) /* port: 0-52 */
  #define RTL8390_RMK_PORT_OPRI_SRC_CTRL_OPRI_DFLT_SRC_OFFSET(port)                                            (port % 0x20)
  #define RTL8390_RMK_PORT_OPRI_SRC_CTRL_OPRI_DFLT_SRC_MASK(port)                                              (0x1 << RTL8390_RMK_PORT_OPRI_SRC_CTRL_OPRI_DFLT_SRC_OFFSET(port))

#define RTL8390_RMK_IPRI_CTRL_ADDR(index)                                                                      (0x6A94 + (((index >> 3) << 2))) /* index: 0-7 */
  #define RTL8390_RMK_IPRI_CTRL_IPRI_OFFSET(index)                                                             ((index & 0x7) * 3)
  #define RTL8390_RMK_IPRI_CTRL_IPRI_MASK(index)                                                               (0x7 << RTL8390_RMK_IPRI_CTRL_IPRI_OFFSET(index))

#define RTL8390_RMK_OPRI_CTRL_ADDR(index)                                                                      (0x6A98 + (((index >> 3) << 2))) /* index: 0-7 */
  #define RTL8390_RMK_OPRI_CTRL_OPRI_OFFSET(index)                                                             ((index & 0x7) * 3)
  #define RTL8390_RMK_OPRI_CTRL_OPRI_MASK(index)                                                               (0x7 << RTL8390_RMK_OPRI_CTRL_OPRI_OFFSET(index))

#define RTL8390_RMK_PORT_DEI_TAG_CTRL_ADDR(port)                                                               (0x6A9C + (((port >> 5) << 2))) /* port: 0-52 */
  #define RTL8390_RMK_PORT_DEI_TAG_CTRL_DEI_TAG_SEL_OFFSET(port)                                               (port % 0x20)
  #define RTL8390_RMK_PORT_DEI_TAG_CTRL_DEI_TAG_SEL_MASK(port)                                                 (0x1 << RTL8390_RMK_PORT_DEI_TAG_CTRL_DEI_TAG_SEL_OFFSET(port))

#define RTL8390_RMK_DEI_CTRL_ADDR(index)                                                                       (0x6AA4 + (((index / 3) << 2))) /* index: 0-2 */
  #define RTL8390_RMK_DEI_CTRL_DP2DEI_OFFSET(index)                                                            (index % 0x3)
  #define RTL8390_RMK_DEI_CTRL_DP2DEI_MASK(index)                                                              (0x1 << RTL8390_RMK_DEI_CTRL_DP2DEI_OFFSET(index))

#define RTL8390_RMK_DSCP_CTRL_ADDR(index)                                                                      (0x6AA8 + (((index / 5) << 2))) /* index: 0-63 */
  #define RTL8390_RMK_DSCP_CTRL_DSCP_OFFSET(index)                                                             ((index % 0x5) * 6)
  #define RTL8390_RMK_DSCP_CTRL_DSCP_MASK(index)                                                               (0x3F << RTL8390_RMK_DSCP_CTRL_DSCP_OFFSET(index))

#define RTL8390_RMK_PORT_OPRI_SRC_EXT_CTRL_ADDR(port)                                                          (0x6C00 + (((port >> 4) << 2))) /* port: 0-52 */
  #define RTL8390_RMK_PORT_OPRI_SRC_EXT_CTRL_OPRI_DFLT_SRC_EXT_OFFSET(port)                                    ((port & 0xF) << 1)
  #define RTL8390_RMK_PORT_OPRI_SRC_EXT_CTRL_OPRI_DFLT_SRC_EXT_MASK(port)                                      (0x3 << RTL8390_RMK_PORT_OPRI_SRC_EXT_CTRL_OPRI_DFLT_SRC_EXT_OFFSET(port))

#define RTL8390_PRI_SEL_PORT_PRI_COPY_ADDR(port)                                                               (0x6C10 + (((port / 10) << 2))) /* port: 0-52 */
  #define RTL8390_PRI_SEL_PORT_PRI_COPY_INTPRI_PORT_OFFSET(port)                                               ((port % 0xA) * 3)
  #define RTL8390_PRI_SEL_PORT_PRI_COPY_INTPRI_PORT_MASK(port)                                                 (0x7 << RTL8390_PRI_SEL_PORT_PRI_COPY_INTPRI_PORT_OFFSET(port))

#define RTL8390_RMK_DSCP2IPRI_CTRL_ADDR(index)                                                                 (0x6C28 + (((index / 10) << 2))) /* index: 0-63 */
  #define RTL8390_RMK_DSCP2IPRI_CTRL_DSCP2IPRI_OFFSET(index)                                                   ((index % 0xA) * 3)
  #define RTL8390_RMK_DSCP2IPRI_CTRL_DSCP2IPRI_MASK(index)                                                     (0x7 << RTL8390_RMK_DSCP2IPRI_CTRL_DSCP2IPRI_OFFSET(index))

#define RTL8390_RMK_DSCP2OPRI_CTRL_ADDR(index)                                                                 (0x6C44 + (((index / 10) << 2))) /* index: 0-63 */
  #define RTL8390_RMK_DSCP2OPRI_CTRL_DSCP2OPRI_OFFSET(index)                                                   ((index % 0xA) * 3)
  #define RTL8390_RMK_DSCP2OPRI_CTRL_DSCP2OPRI_MASK(index)                                                     (0x7 << RTL8390_RMK_DSCP2OPRI_CTRL_DSCP2OPRI_OFFSET(index))

/*
 * Feature: Scheduling 
 */
#define RTL8390_SCHED_CTRL_ADDR                                                                                (0x60F4)
  #define RTL8390_SCHED_CTRL_LB_MODE_CPU_P_OFFSET                                                              (5)
  #define RTL8390_SCHED_CTRL_LB_MODE_CPU_P_MASK                                                                (0x1 << RTL8390_SCHED_CTRL_LB_MODE_CPU_P_OFFSET)
  #define RTL8390_SCHED_CTRL_INC_IFG_OFFSET                                                                    (4)
  #define RTL8390_SCHED_CTRL_INC_IFG_MASK                                                                      (0x1 << RTL8390_SCHED_CTRL_INC_IFG_OFFSET)
  #define RTL8390_SCHED_CTRL_Q_PKT_THR_MAX_OFFSET                                                              (0)
  #define RTL8390_SCHED_CTRL_Q_PKT_THR_MAX_MASK                                                                (0xF << RTL8390_SCHED_CTRL_Q_PKT_THR_MAX_OFFSET)

#define RTL8390_SCHED_LB_TICK_TKN_CTRL_ADDR                                                                    (0x60F8)
  #define RTL8390_SCHED_LB_TICK_TKN_CTRL_TICK_PERIOD_10G_OFFSET                                                (24)
  #define RTL8390_SCHED_LB_TICK_TKN_CTRL_TICK_PERIOD_10G_MASK                                                  (0xFF << RTL8390_SCHED_LB_TICK_TKN_CTRL_TICK_PERIOD_10G_OFFSET)
  #define RTL8390_SCHED_LB_TICK_TKN_CTRL_BYTE_PER_TKN_10G_OFFSET                                               (16)
  #define RTL8390_SCHED_LB_TICK_TKN_CTRL_BYTE_PER_TKN_10G_MASK                                                 (0xFF << RTL8390_SCHED_LB_TICK_TKN_CTRL_BYTE_PER_TKN_10G_OFFSET)
  #define RTL8390_SCHED_LB_TICK_TKN_CTRL_TICK_PERIOD_OFFSET                                                    (8)
  #define RTL8390_SCHED_LB_TICK_TKN_CTRL_TICK_PERIOD_MASK                                                      (0xFF << RTL8390_SCHED_LB_TICK_TKN_CTRL_TICK_PERIOD_OFFSET)
  #define RTL8390_SCHED_LB_TICK_TKN_CTRL_BYTE_PER_TKN_OFFSET                                                   (0)
  #define RTL8390_SCHED_LB_TICK_TKN_CTRL_BYTE_PER_TKN_MASK                                                     (0xFF << RTL8390_SCHED_LB_TICK_TKN_CTRL_BYTE_PER_TKN_OFFSET)

#define RTL8390_SCHED_LB_THR_ADDR                                                                              (0x60FC)
  #define RTL8390_SCHED_LB_THR_APR_LB_SIZE_OFFSET                                                              (16)
  #define RTL8390_SCHED_LB_THR_APR_LB_SIZE_MASK                                                                (0xFFFF << RTL8390_SCHED_LB_THR_APR_LB_SIZE_OFFSET)
  #define RTL8390_SCHED_LB_THR_WFQ_LB_SIZE_OFFSET                                                              (0)
  #define RTL8390_SCHED_LB_THR_WFQ_LB_SIZE_MASK                                                                (0xFFFF << RTL8390_SCHED_LB_THR_WFQ_LB_SIZE_OFFSET)

#define RTL8390_SCHED_LB_TICK_TKN_PPS_CTRL_ADDR                                                                (0x6200)
  #define RTL8390_SCHED_LB_TICK_TKN_PPS_CTRL_TICK_PERIOD_PPS_OFFSET                                            (8)
  #define RTL8390_SCHED_LB_TICK_TKN_PPS_CTRL_TICK_PERIOD_PPS_MASK                                              (0xFFF << RTL8390_SCHED_LB_TICK_TKN_PPS_CTRL_TICK_PERIOD_PPS_OFFSET)
  #define RTL8390_SCHED_LB_TICK_TKN_PPS_CTRL_TKN_PPS_OFFSET                                                    (0)
  #define RTL8390_SCHED_LB_TICK_TKN_PPS_CTRL_TKN_PPS_MASK                                                      (0xFF << RTL8390_SCHED_LB_TICK_TKN_PPS_CTRL_TKN_PPS_OFFSET)

#define RTL8390_SCHED_PPS_CTRL_ADDR                                                                            (0x6204)
  #define RTL8390_SCHED_PPS_CTRL_APR_LB_SIZE_PPS_OFFSET                                                        (16)
  #define RTL8390_SCHED_PPS_CTRL_APR_LB_SIZE_PPS_MASK                                                          (0xFFFF << RTL8390_SCHED_PPS_CTRL_APR_LB_SIZE_PPS_OFFSET)
  #define RTL8390_SCHED_PPS_CTRL_WFQ_LB_SIZE_PPS_OFFSET                                                        (0)
  #define RTL8390_SCHED_PPS_CTRL_WFQ_LB_SIZE_PPS_MASK                                                          (0xFFFF << RTL8390_SCHED_PPS_CTRL_WFQ_LB_SIZE_PPS_OFFSET)

/*
 * Feature: Ethernet AV 
 */
#define RTL8390_AVB_PORT_CLASS_A_EN_ADDR(port)                                                                 (0x1040 + (((port >> 5) << 2))) /* port: 0-51 */
  #define RTL8390_AVB_PORT_CLASS_A_EN_EN_OFFSET(port)                                                          (port % 0x20)
  #define RTL8390_AVB_PORT_CLASS_A_EN_EN_MASK(port)                                                            (0x1 << RTL8390_AVB_PORT_CLASS_A_EN_EN_OFFSET(port))

#define RTL8390_AVB_PORT_CLASS_B_EN_ADDR(port)                                                                 (0x1048 + (((port >> 5) << 2))) /* port: 0-51 */
  #define RTL8390_AVB_PORT_CLASS_B_EN_EN_OFFSET(port)                                                          (port % 0x20)
  #define RTL8390_AVB_PORT_CLASS_B_EN_EN_MASK(port)                                                            (0x1 << RTL8390_AVB_PORT_CLASS_B_EN_EN_OFFSET(port))

#define RTL8390_AVB_PORT_CLASS_A_EN_MAC_ADDR(port)                                                             (0x6ADC + (((port >> 5) << 2))) /* port: 0-51 */
  #define RTL8390_AVB_PORT_CLASS_A_EN_MAC_EN_OFFSET(port)                                                      (port % 0x20)
  #define RTL8390_AVB_PORT_CLASS_A_EN_MAC_EN_MASK(port)                                                        (0x1 << RTL8390_AVB_PORT_CLASS_A_EN_MAC_EN_OFFSET(port))

#define RTL8390_AVB_PORT_CLASS_B_EN_MAC_ADDR(port)                                                             (0x6AE4 + (((port >> 5) << 2))) /* port: 0-51 */
  #define RTL8390_AVB_PORT_CLASS_B_EN_MAC_EN_OFFSET(port)                                                      (port % 0x20)
  #define RTL8390_AVB_PORT_CLASS_B_EN_MAC_EN_MASK(port)                                                        (0x1 << RTL8390_AVB_PORT_CLASS_B_EN_MAC_EN_OFFSET(port))

#define RTL8390_AVB_CTRL_ADDR                                                                                  (0x1050)
  #define RTL8390_AVB_CTRL_CLASS_NON_B_REDIRECT_QID_OFFSET                                                     (15)
  #define RTL8390_AVB_CTRL_CLASS_NON_B_REDIRECT_QID_MASK                                                       (0x7 << RTL8390_AVB_CTRL_CLASS_NON_B_REDIRECT_QID_OFFSET)
  #define RTL8390_AVB_CTRL_CLASS_NON_A_REDIRECT_QID_OFFSET                                                     (12)
  #define RTL8390_AVB_CTRL_CLASS_NON_A_REDIRECT_QID_MASK                                                       (0x7 << RTL8390_AVB_CTRL_CLASS_NON_A_REDIRECT_QID_OFFSET)
  #define RTL8390_AVB_CTRL_CLASS_B_QID_OFFSET                                                                  (9)
  #define RTL8390_AVB_CTRL_CLASS_B_QID_MASK                                                                    (0x7 << RTL8390_AVB_CTRL_CLASS_B_QID_OFFSET)
  #define RTL8390_AVB_CTRL_CLASS_A_QID_OFFSET                                                                  (6)
  #define RTL8390_AVB_CTRL_CLASS_A_QID_MASK                                                                    (0x7 << RTL8390_AVB_CTRL_CLASS_A_QID_OFFSET)
  #define RTL8390_AVB_CTRL_CLASS_B_PRI_OFFSET                                                                  (3)
  #define RTL8390_AVB_CTRL_CLASS_B_PRI_MASK                                                                    (0x7 << RTL8390_AVB_CTRL_CLASS_B_PRI_OFFSET)
  #define RTL8390_AVB_CTRL_CLASS_A_PRI_OFFSET                                                                  (0)
  #define RTL8390_AVB_CTRL_CLASS_A_PRI_MASK                                                                    (0x7 << RTL8390_AVB_CTRL_CLASS_A_PRI_OFFSET)

#define RTL8390_AVB_CTRL_MAC_ADDR                                                                              (0x6AEC)
  #define RTL8390_AVB_CTRL_MAC_CLASS_NON_B_RMK_PRI_OFFSET                                                      (3)
  #define RTL8390_AVB_CTRL_MAC_CLASS_NON_B_RMK_PRI_MASK                                                        (0x7 << RTL8390_AVB_CTRL_MAC_CLASS_NON_B_RMK_PRI_OFFSET)
  #define RTL8390_AVB_CTRL_MAC_CLASS_NON_A_RMK_PRI_OFFSET                                                      (0)
  #define RTL8390_AVB_CTRL_MAC_CLASS_NON_A_RMK_PRI_MASK                                                        (0x7 << RTL8390_AVB_CTRL_MAC_CLASS_NON_A_RMK_PRI_OFFSET)

/*
 * Feature: PIE Template 
 */
/*
 * Feature: Flow Classification (Flow Table) 
 */
/*
 * Feature: Ingress and Egress ACL 
 */
#define RTL8390_ACL_BLK_LOOKUP_CTRL_ADDR(index)                                                                (0x1280 + (((index / 18) << 2))) /* index: 0-17 */
  #define RTL8390_ACL_BLK_LOOKUP_CTRL_LUT_EN_OFFSET(index)                                                     (index % 0x12)
  #define RTL8390_ACL_BLK_LOOKUP_CTRL_LUT_EN_MASK(index)                                                       (0x1 << RTL8390_ACL_BLK_LOOKUP_CTRL_LUT_EN_OFFSET(index))

#define RTL8390_ACL_CTRL_ADDR                                                                                  (0x1288)
  #define RTL8390_ACL_CTRL_TMPLTE_IOTAG_SEL_OFFSET                                                             (6)
  #define RTL8390_ACL_CTRL_TMPLTE_IOTAG_SEL_MASK                                                               (0x1 << RTL8390_ACL_CTRL_TMPLTE_IOTAG_SEL_OFFSET)
  #define RTL8390_ACL_CTRL_CRC_LOOKUP_EN_OFFSET                                                                (5)
  #define RTL8390_ACL_CTRL_CRC_LOOKUP_EN_MASK                                                                  (0x1 << RTL8390_ACL_CTRL_CRC_LOOKUP_EN_OFFSET)
  #define RTL8390_ACL_CTRL_CUTLINE_OFFSET                                                                      (0)
  #define RTL8390_ACL_CTRL_CUTLINE_MASK                                                                        (0x1F << RTL8390_ACL_CTRL_CUTLINE_OFFSET)

#define RTL8390_ACL_BLK_TMPLTE_CTRL_ADDR(index)                                                                (0x128C + (((index) << 2))) /* index: 0-17 */
  #define RTL8390_ACL_BLK_TMPLTE_CTRL_BLK_TMPLTE2_OFFSET                                                       (3)
  #define RTL8390_ACL_BLK_TMPLTE_CTRL_BLK_TMPLTE2_MASK                                                         (0x7 << RTL8390_ACL_BLK_TMPLTE_CTRL_BLK_TMPLTE2_OFFSET)
  #define RTL8390_ACL_BLK_TMPLTE_CTRL_BLK_TMPLTE1_OFFSET                                                       (0)
  #define RTL8390_ACL_BLK_TMPLTE_CTRL_BLK_TMPLTE1_MASK                                                         (0x7 << RTL8390_ACL_BLK_TMPLTE_CTRL_BLK_TMPLTE1_OFFSET)

#define RTL8390_ACL_RESERVED_ADDR(index1, index2)                                                              (0x12D4 + ((index1 - 5) << 3) + (((index2 / 5) << 2))) /* index1: 5-7, index2: 0-7 */
  #define RTL8390_ACL_RESERVED_TMPLTE_FIELD_OFFSET(index2)                                                     ((index2 % 0x5) * 6)
  #define RTL8390_ACL_RESERVED_TMPLTE_FIELD_MASK(index2)                                                       (0x3F << RTL8390_ACL_RESERVED_TMPLTE_FIELD_OFFSET(index2))

#define RTL8390_ACL_BLK_GROUP_CTRL_ADDR                                                                        (0x12EC)
  #define RTL8390_ACL_BLK_GROUP_CTRL_BLK_GROUP_ALL_OFFSET                                                      (15)
  #define RTL8390_ACL_BLK_GROUP_CTRL_BLK_GROUP_ALL_MASK                                                        (0x1 << RTL8390_ACL_BLK_GROUP_CTRL_BLK_GROUP_ALL_OFFSET)
  #define RTL8390_ACL_BLK_GROUP_CTRL_BLK_GROUP_8_OFFSET                                                        (13)
  #define RTL8390_ACL_BLK_GROUP_CTRL_BLK_GROUP_8_MASK                                                          (0x3 << RTL8390_ACL_BLK_GROUP_CTRL_BLK_GROUP_8_OFFSET)
  #define RTL8390_ACL_BLK_GROUP_CTRL_BLK_GROUP_4_OFFSET                                                        (9)
  #define RTL8390_ACL_BLK_GROUP_CTRL_BLK_GROUP_4_MASK                                                          (0xF << RTL8390_ACL_BLK_GROUP_CTRL_BLK_GROUP_4_OFFSET)
  #define RTL8390_ACL_BLK_GROUP_CTRL_BLK_GROUP_2_OFFSET                                                        (0)
  #define RTL8390_ACL_BLK_GROUP_CTRL_BLK_GROUP_2_MASK                                                          (0x1FF << RTL8390_ACL_BLK_GROUP_CTRL_BLK_GROUP_2_OFFSET)

#define RTL8390_ACL_BLK_RESULT_CTRL_ADDR(index)                                                                (0x12F0 + (((index / 18) << 2))) /* index: 0-17 */
  #define RTL8390_ACL_BLK_RESULT_CTRL_BLK_RESULT_MULTI_OFFSET(index)                                           (index % 0x12)
  #define RTL8390_ACL_BLK_RESULT_CTRL_BLK_RESULT_MULTI_MASK(index)                                             (0x1 << RTL8390_ACL_BLK_RESULT_CTRL_BLK_RESULT_MULTI_OFFSET(index))

#define RTL8390_ACL_MV_CTRL_ADDR                                                                               (0x12F4)
  #define RTL8390_ACL_MV_CTRL_MV_TO_OFFSET                                                                     (13)
  #define RTL8390_ACL_MV_CTRL_MV_TO_MASK                                                                       (0xFFF << RTL8390_ACL_MV_CTRL_MV_TO_OFFSET)
  #define RTL8390_ACL_MV_CTRL_MV_FROM_OFFSET                                                                   (1)
  #define RTL8390_ACL_MV_CTRL_MV_FROM_MASK                                                                     (0xFFF << RTL8390_ACL_MV_CTRL_MV_FROM_OFFSET)
  #define RTL8390_ACL_MV_CTRL_MV_OFFSET                                                                        (0)
  #define RTL8390_ACL_MV_CTRL_MV_MASK                                                                          (0x1 << RTL8390_ACL_MV_CTRL_MV_OFFSET)

#define RTL8390_ACL_MV_LEN_CTRL_ADDR                                                                           (0x12F8)
  #define RTL8390_ACL_MV_LEN_CTRL_MV_LEN_OFFSET                                                                (0)
  #define RTL8390_ACL_MV_LEN_CTRL_MV_LEN_MASK                                                                  (0xFFF << RTL8390_ACL_MV_LEN_CTRL_MV_LEN_OFFSET)

#define RTL8390_ACL_CLR_CTRL_ADDR                                                                              (0x12FC)
  #define RTL8390_ACL_CLR_CTRL_CLR_TO_OFFSET                                                                   (13)
  #define RTL8390_ACL_CLR_CTRL_CLR_TO_MASK                                                                     (0xFFF << RTL8390_ACL_CLR_CTRL_CLR_TO_OFFSET)
  #define RTL8390_ACL_CLR_CTRL_CLR_FROM_OFFSET                                                                 (1)
  #define RTL8390_ACL_CLR_CTRL_CLR_FROM_MASK                                                                   (0xFFF << RTL8390_ACL_CLR_CTRL_CLR_FROM_OFFSET)
  #define RTL8390_ACL_CLR_CTRL_CLR_OFFSET                                                                      (0)
  #define RTL8390_ACL_CLR_CTRL_CLR_MASK                                                                        (0x1 << RTL8390_ACL_CLR_CTRL_CLR_OFFSET)

#define RTL8390_ACL_TMPLTE_CTRL_ADDR(index1, index2)                                                           (0x4200 + ((index1 - 5) * 12) + (((index2 / 5) << 2))) /* index1: 5-7, index2: 0-11 */
  #define RTL8390_ACL_TMPLTE_CTRL_TMPLTE_FIELD_OFFSET(index2)                                                  ((index2 % 0x5) * 6)
  #define RTL8390_ACL_TMPLTE_CTRL_TMPLTE_FIELD_MASK(index2)                                                    (0x3F << RTL8390_ACL_TMPLTE_CTRL_TMPLTE_FIELD_OFFSET(index2))

#define RTL8390_ACL_VLAN_CNVT_DFLT_ACT_ADDR(port)                                                              (0x1004 + (((port >> 5) << 2))) /* port: 0-52 */
  #define RTL8390_ACL_VLAN_CNVT_DFLT_ACT_VLAN_CNVT_DFLT_ACT_OFFSET(port)                                       (port % 0x20)
  #define RTL8390_ACL_VLAN_CNVT_DFLT_ACT_VLAN_CNVT_DFLT_ACT_MASK(port)                                         (0x1 << RTL8390_ACL_VLAN_CNVT_DFLT_ACT_VLAN_CNVT_DFLT_ACT_OFFSET(port))

#define RTL8390_ACL_RULE_HIT_INDICATION_ADDR(index)                                                            (0x4400 + (((index) << 2))) /* index: 0-71 */
  #define RTL8390_ACL_RULE_HIT_INDICATION_RULE_INDICATION_OFFSET                                               (0)
  #define RTL8390_ACL_RULE_HIT_INDICATION_RULE_INDICATION_MASK                                                 (0xFFFFFFFF << RTL8390_ACL_RULE_HIT_INDICATION_RULE_INDICATION_OFFSET)

#define RTL8390_ACL_GLB_HIT_INDICATION_ADDR(index)                                                             (0x4520 + (((index) << 2))) /* index: 0-2 */
  #define RTL8390_ACL_GLB_HIT_INDICATION_GLB_INDICATION_OFFSET                                                 (0)
  #define RTL8390_ACL_GLB_HIT_INDICATION_GLB_INDICATION_MASK                                                   (0xFFFFFFFF << RTL8390_ACL_GLB_HIT_INDICATION_GLB_INDICATION_OFFSET)

/*
 * Feature: Range Check (port/vlan/ip/L4port) 
 */
#define RTL8390_RNG_CHK_SPM_CTRL_ADDR(index)                                                                   (0x3400 + (((index) << 3))) /* index: 0-15 */
  #define RTL8390_RNG_CHK_SPM_CTRL_SPM_1_OFFSET                                                                (32)
  #define RTL8390_RNG_CHK_SPM_CTRL_SPM_1_MASK                                                                  (0x1FFFFF << RTL8390_RNG_CHK_SPM_CTRL_SPM_1_OFFSET)
  #define RTL8390_RNG_CHK_SPM_CTRL_SPM_0_OFFSET                                                                (0)
  #define RTL8390_RNG_CHK_SPM_CTRL_SPM_0_MASK                                                                  (0xFFFFFFFF << RTL8390_RNG_CHK_SPM_CTRL_SPM_0_OFFSET)

#define RTL8390_RNG_CHK_DPM_CTRL_ADDR(index)                                                                   (0x3480 + (((index) << 3))) /* index: 0-15 */
  #define RTL8390_RNG_CHK_DPM_CTRL_DPM_1_OFFSET                                                                (32)
  #define RTL8390_RNG_CHK_DPM_CTRL_DPM_1_MASK                                                                  (0x1FFFFF << RTL8390_RNG_CHK_DPM_CTRL_DPM_1_OFFSET)
  #define RTL8390_RNG_CHK_DPM_CTRL_DPM_0_OFFSET                                                                (0)
  #define RTL8390_RNG_CHK_DPM_CTRL_DPM_0_MASK                                                                  (0xFFFFFFFF << RTL8390_RNG_CHK_DPM_CTRL_DPM_0_OFFSET)

#define RTL8390_RNG_CHK_VID_CTRL_ADDR(index)                                                                   (0x3500 + (((index) << 2))) /* index: 0-31 */
  #define RTL8390_RNG_CHK_VID_CTRL_VID_UPPER_OFFSET                                                            (14)
  #define RTL8390_RNG_CHK_VID_CTRL_VID_UPPER_MASK                                                              (0xFFF << RTL8390_RNG_CHK_VID_CTRL_VID_UPPER_OFFSET)
  #define RTL8390_RNG_CHK_VID_CTRL_VID_LOWER_OFFSET                                                            (2)
  #define RTL8390_RNG_CHK_VID_CTRL_VID_LOWER_MASK                                                              (0xFFF << RTL8390_RNG_CHK_VID_CTRL_VID_LOWER_OFFSET)
  #define RTL8390_RNG_CHK_VID_CTRL_REVERSE_OFFSET                                                              (1)
  #define RTL8390_RNG_CHK_VID_CTRL_REVERSE_MASK                                                                (0x1 << RTL8390_RNG_CHK_VID_CTRL_REVERSE_OFFSET)
  #define RTL8390_RNG_CHK_VID_CTRL_TYPE_OFFSET                                                                 (0)
  #define RTL8390_RNG_CHK_VID_CTRL_TYPE_MASK                                                                   (0x1 << RTL8390_RNG_CHK_VID_CTRL_TYPE_OFFSET)

#define RTL8390_RNG_CHK_IP_CTRL_ADDR(index)                                                                    (0x3580 + (((index) << 2))) /* index: 0-7 */
  #define RTL8390_RNG_CHK_IP_CTRL_REVERSE_OFFSET                                                               (3)
  #define RTL8390_RNG_CHK_IP_CTRL_REVERSE_MASK                                                                 (0x1 << RTL8390_RNG_CHK_IP_CTRL_REVERSE_OFFSET)
  #define RTL8390_RNG_CHK_IP_CTRL_TYPE_OFFSET                                                                  (0)
  #define RTL8390_RNG_CHK_IP_CTRL_TYPE_MASK                                                                    (0x7 << RTL8390_RNG_CHK_IP_CTRL_TYPE_OFFSET)

#define RTL8390_RNG_CHK_IP_RNG_ADDR(index)                                                                     (0x35A0 + (((index) << 3))) /* index: 0-7 */
  #define RTL8390_RNG_CHK_IP_RNG_IP_UPPER_OFFSET                                                               (32)
  #define RTL8390_RNG_CHK_IP_RNG_IP_UPPER_MASK                                                                 (0xFFFFFFFF << RTL8390_RNG_CHK_IP_RNG_IP_UPPER_OFFSET)
  #define RTL8390_RNG_CHK_IP_RNG_IP_LOWER_OFFSET                                                               (0)
  #define RTL8390_RNG_CHK_IP_RNG_IP_LOWER_MASK                                                                 (0xFFFFFFFF << RTL8390_RNG_CHK_IP_RNG_IP_LOWER_OFFSET)

#define RTL8390_RNG_CHK_L4PORT_CTRL_ADDR(index)                                                                (0x35E0 + (((index) << 2))) /* index: 0-7 */
  #define RTL8390_RNG_CHK_L4PORT_CTRL_REVERSE_OFFSET                                                           (1)
  #define RTL8390_RNG_CHK_L4PORT_CTRL_REVERSE_MASK                                                             (0x1 << RTL8390_RNG_CHK_L4PORT_CTRL_REVERSE_OFFSET)
  #define RTL8390_RNG_CHK_L4PORT_CTRL_TYPE_OFFSET                                                              (0)
  #define RTL8390_RNG_CHK_L4PORT_CTRL_TYPE_MASK                                                                (0x1 << RTL8390_RNG_CHK_L4PORT_CTRL_TYPE_OFFSET)

#define RTL8390_RNG_CHK_L4PORT_RNG_ADDR(index)                                                                 (0x3600 + (((index) << 2))) /* index: 0-7 */
  #define RTL8390_RNG_CHK_L4PORT_RNG_L4PORT_UPPER_OFFSET                                                       (16)
  #define RTL8390_RNG_CHK_L4PORT_RNG_L4PORT_UPPER_MASK                                                         (0xFFFF << RTL8390_RNG_CHK_L4PORT_RNG_L4PORT_UPPER_OFFSET)
  #define RTL8390_RNG_CHK_L4PORT_RNG_L4PORT_LOWER_OFFSET                                                       (0)
  #define RTL8390_RNG_CHK_L4PORT_RNG_L4PORT_LOWER_MASK                                                         (0xFFFF << RTL8390_RNG_CHK_L4PORT_RNG_L4PORT_LOWER_OFFSET)

#define RTL8390_RNG_CHK_PKT_LEN_CTRL_ADDR(index)                                                               (0x3620 + (((index) << 2))) /* index: 0-7 */
  #define RTL8390_RNG_CHK_PKT_LEN_CTRL_PKTLEN_UPPER_OFFSET                                                     (15)
  #define RTL8390_RNG_CHK_PKT_LEN_CTRL_PKTLEN_UPPER_MASK                                                       (0x3FFF << RTL8390_RNG_CHK_PKT_LEN_CTRL_PKTLEN_UPPER_OFFSET)
  #define RTL8390_RNG_CHK_PKT_LEN_CTRL_PKTLEN_LOWER_OFFSET                                                     (1)
  #define RTL8390_RNG_CHK_PKT_LEN_CTRL_PKTLEN_LOWER_MASK                                                       (0x3FFF << RTL8390_RNG_CHK_PKT_LEN_CTRL_PKTLEN_LOWER_OFFSET)
  #define RTL8390_RNG_CHK_PKT_LEN_CTRL_REVERSE_OFFSET                                                          (0)
  #define RTL8390_RNG_CHK_PKT_LEN_CTRL_REVERSE_MASK                                                            (0x1 << RTL8390_RNG_CHK_PKT_LEN_CTRL_REVERSE_OFFSET)

/*
 * Feature: OAM 
 */
#define RTL8390_OAM_CTRL_ADDR                                                                                  (0x2100)
  #define RTL8390_OAM_CTRL_MAC_SWAP_OFFSET                                                                     (2)
  #define RTL8390_OAM_CTRL_MAC_SWAP_MASK                                                                       (0x1 << RTL8390_OAM_CTRL_MAC_SWAP_OFFSET)
  #define RTL8390_OAM_CTRL_DIS_ACT_OFFSET                                                                      (1)
  #define RTL8390_OAM_CTRL_DIS_ACT_MASK                                                                        (0x1 << RTL8390_OAM_CTRL_DIS_ACT_OFFSET)
  #define RTL8390_OAM_CTRL_EN_OFFSET                                                                           (0)
  #define RTL8390_OAM_CTRL_EN_MASK                                                                             (0x1 << RTL8390_OAM_CTRL_EN_OFFSET)

#define RTL8390_OAM_PORT_ACT_CTRL_ADDR(port)                                                                   (0x2104 + (((port) << 2))) /* port: 0-51 */
  #define RTL8390_OAM_PORT_ACT_CTRL_PAR_ACT_OFFSET                                                             (1)
  #define RTL8390_OAM_PORT_ACT_CTRL_PAR_ACT_MASK                                                               (0x3 << RTL8390_OAM_PORT_ACT_CTRL_PAR_ACT_OFFSET)
  #define RTL8390_OAM_PORT_ACT_CTRL_MUX_ACT_OFFSET                                                             (0)
  #define RTL8390_OAM_PORT_ACT_CTRL_MUX_ACT_MASK                                                               (0x1 << RTL8390_OAM_PORT_ACT_CTRL_MUX_ACT_OFFSET)

#define RTL8390_OAM_GLB_DYING_GASP_CTRL_ADDR                                                                   (0x4D0)
  #define RTL8390_OAM_GLB_DYING_GASP_CTRL_DYING_GASP_PKTCNT_OFFSET                                             (17)
  #define RTL8390_OAM_GLB_DYING_GASP_CTRL_DYING_GASP_PKTCNT_MASK                                               (0x7 << RTL8390_OAM_GLB_DYING_GASP_CTRL_DYING_GASP_PKTCNT_OFFSET)
  #define RTL8390_OAM_GLB_DYING_GASP_CTRL_DYING_GASP_TRIG_OFFSET                                               (16)
  #define RTL8390_OAM_GLB_DYING_GASP_CTRL_DYING_GASP_TRIG_MASK                                                 (0x1 << RTL8390_OAM_GLB_DYING_GASP_CTRL_DYING_GASP_TRIG_OFFSET)
  #define RTL8390_OAM_GLB_DYING_GASP_CTRL_TBP_VAL_OFFSET                                                       (0)
  #define RTL8390_OAM_GLB_DYING_GASP_CTRL_TBP_VAL_MASK                                                         (0xFFFF << RTL8390_OAM_GLB_DYING_GASP_CTRL_TBP_VAL_OFFSET)

#define RTL8390_OAM_PORT_DYING_GASP_CTRL_ADDR(port)                                                            (0x6100 + (((port >> 5) << 2))) /* port: 0-51 */
  #define RTL8390_OAM_PORT_DYING_GASP_CTRL_PORT_OAM_DYING_GASP_EN_OFFSET(port)                                 (port % 0x20)
  #define RTL8390_OAM_PORT_DYING_GASP_CTRL_PORT_OAM_DYING_GASP_EN_MASK(port)                                   (0x1 << RTL8390_OAM_PORT_DYING_GASP_CTRL_PORT_OAM_DYING_GASP_EN_OFFSET(port))

#define RTL8390_DYING_GASP_POLARITY_CTRL_ADDR                                                                  (0x4D4)
  #define RTL8390_DYING_GASP_POLARITY_CTRL_DYGASP_POLARITY_OFFSET                                              (0)
  #define RTL8390_DYING_GASP_POLARITY_CTRL_DYGASP_POLARITY_MASK                                                (0x1 << RTL8390_DYING_GASP_POLARITY_CTRL_DYGASP_POLARITY_OFFSET)

/*
 * Feature: CFM 
 */
#define RTL8390_CFM_UNKN_RX_CTRL_ADDR                                                                          (0x3000)
  #define RTL8390_CFM_UNKN_RX_CTRL_UNKN_RX_OFFSET                                                              (0)
  #define RTL8390_CFM_UNKN_RX_CTRL_UNKN_RX_MASK                                                                (0x3 << RTL8390_CFM_UNKN_RX_CTRL_UNKN_RX_OFFSET)

#define RTL8390_CFM_LBLT_RX_CTRL_ADDR                                                                          (0x3004)
  #define RTL8390_CFM_LBLT_RX_CTRL_MD_LV_7_OFFSET                                                              (14)
  #define RTL8390_CFM_LBLT_RX_CTRL_MD_LV_7_MASK                                                                (0x3 << RTL8390_CFM_LBLT_RX_CTRL_MD_LV_7_OFFSET)
  #define RTL8390_CFM_LBLT_RX_CTRL_MD_LV_6_OFFSET                                                              (12)
  #define RTL8390_CFM_LBLT_RX_CTRL_MD_LV_6_MASK                                                                (0x3 << RTL8390_CFM_LBLT_RX_CTRL_MD_LV_6_OFFSET)
  #define RTL8390_CFM_LBLT_RX_CTRL_MD_LV_5_OFFSET                                                              (10)
  #define RTL8390_CFM_LBLT_RX_CTRL_MD_LV_5_MASK                                                                (0x3 << RTL8390_CFM_LBLT_RX_CTRL_MD_LV_5_OFFSET)
  #define RTL8390_CFM_LBLT_RX_CTRL_MD_LV_4_OFFSET                                                              (8)
  #define RTL8390_CFM_LBLT_RX_CTRL_MD_LV_4_MASK                                                                (0x3 << RTL8390_CFM_LBLT_RX_CTRL_MD_LV_4_OFFSET)
  #define RTL8390_CFM_LBLT_RX_CTRL_MD_LV_3_OFFSET                                                              (6)
  #define RTL8390_CFM_LBLT_RX_CTRL_MD_LV_3_MASK                                                                (0x3 << RTL8390_CFM_LBLT_RX_CTRL_MD_LV_3_OFFSET)
  #define RTL8390_CFM_LBLT_RX_CTRL_MD_LV_2_OFFSET                                                              (4)
  #define RTL8390_CFM_LBLT_RX_CTRL_MD_LV_2_MASK                                                                (0x3 << RTL8390_CFM_LBLT_RX_CTRL_MD_LV_2_OFFSET)
  #define RTL8390_CFM_LBLT_RX_CTRL_MD_LV_1_OFFSET                                                              (2)
  #define RTL8390_CFM_LBLT_RX_CTRL_MD_LV_1_MASK                                                                (0x3 << RTL8390_CFM_LBLT_RX_CTRL_MD_LV_1_OFFSET)
  #define RTL8390_CFM_LBLT_RX_CTRL_MD_LV_0_OFFSET                                                              (0)
  #define RTL8390_CFM_LBLT_RX_CTRL_MD_LV_0_MASK                                                                (0x3 << RTL8390_CFM_LBLT_RX_CTRL_MD_LV_0_OFFSET)

#define RTL8390_CFM_CCM_RX_CTRL_ADDR                                                                           (0x3008)
  #define RTL8390_CFM_CCM_RX_CTRL_MD_LV_7_OFFSET                                                               (14)
  #define RTL8390_CFM_CCM_RX_CTRL_MD_LV_7_MASK                                                                 (0x3 << RTL8390_CFM_CCM_RX_CTRL_MD_LV_7_OFFSET)
  #define RTL8390_CFM_CCM_RX_CTRL_MD_LV_6_OFFSET                                                               (12)
  #define RTL8390_CFM_CCM_RX_CTRL_MD_LV_6_MASK                                                                 (0x3 << RTL8390_CFM_CCM_RX_CTRL_MD_LV_6_OFFSET)
  #define RTL8390_CFM_CCM_RX_CTRL_MD_LV_5_OFFSET                                                               (10)
  #define RTL8390_CFM_CCM_RX_CTRL_MD_LV_5_MASK                                                                 (0x3 << RTL8390_CFM_CCM_RX_CTRL_MD_LV_5_OFFSET)
  #define RTL8390_CFM_CCM_RX_CTRL_MD_LV_4_OFFSET                                                               (8)
  #define RTL8390_CFM_CCM_RX_CTRL_MD_LV_4_MASK                                                                 (0x3 << RTL8390_CFM_CCM_RX_CTRL_MD_LV_4_OFFSET)
  #define RTL8390_CFM_CCM_RX_CTRL_MD_LV_3_OFFSET                                                               (6)
  #define RTL8390_CFM_CCM_RX_CTRL_MD_LV_3_MASK                                                                 (0x3 << RTL8390_CFM_CCM_RX_CTRL_MD_LV_3_OFFSET)
  #define RTL8390_CFM_CCM_RX_CTRL_MD_LV_2_OFFSET                                                               (4)
  #define RTL8390_CFM_CCM_RX_CTRL_MD_LV_2_MASK                                                                 (0x3 << RTL8390_CFM_CCM_RX_CTRL_MD_LV_2_OFFSET)
  #define RTL8390_CFM_CCM_RX_CTRL_MD_LV_1_OFFSET                                                               (2)
  #define RTL8390_CFM_CCM_RX_CTRL_MD_LV_1_MASK                                                                 (0x3 << RTL8390_CFM_CCM_RX_CTRL_MD_LV_1_OFFSET)
  #define RTL8390_CFM_CCM_RX_CTRL_MD_LV_0_OFFSET                                                               (0)
  #define RTL8390_CFM_CCM_RX_CTRL_MD_LV_0_MASK                                                                 (0x3 << RTL8390_CFM_CCM_RX_CTRL_MD_LV_0_OFFSET)

#define RTL8390_CCM_TAG_CTRL_ADDR                                                                              (0x9A80)
  #define RTL8390_CCM_TAG_CTRL_PCP_OFFSET                                                                      (17)
  #define RTL8390_CCM_TAG_CTRL_PCP_MASK                                                                        (0x7 << RTL8390_CCM_TAG_CTRL_PCP_OFFSET)
  #define RTL8390_CCM_TAG_CTRL_CFI_OFFSET                                                                      (16)
  #define RTL8390_CCM_TAG_CTRL_CFI_MASK                                                                        (0x1 << RTL8390_CCM_TAG_CTRL_CFI_OFFSET)
  #define RTL8390_CCM_TAG_CTRL_TPID_OFFSET                                                                     (0)
  #define RTL8390_CCM_TAG_CTRL_TPID_MASK                                                                       (0xFFFF << RTL8390_CCM_TAG_CTRL_TPID_OFFSET)

#define RTL8390_CCM_LIFETIME_CTRL_ADDR(index)                                                                  (0x300C + (((index / 3) << 2))) /* index: 0-7 */
  #define RTL8390_CCM_LIFETIME_CTRL_LIFETIME_OFFSET(index)                                                     ((index % 0x3) * 10)
  #define RTL8390_CCM_LIFETIME_CTRL_LIFETIME_MASK(index)                                                       (0x3FF << RTL8390_CCM_LIFETIME_CTRL_LIFETIME_OFFSET(index))

#define RTL8390_CCM_TX_CTRL_ADDR                                                                               (0x9A84)
  #define RTL8390_CCM_TX_CTRL_TIMER_SPEED_UP_OFFSET                                                            (19)
  #define RTL8390_CCM_TX_CTRL_TIMER_SPEED_UP_MASK                                                              (0x1 << RTL8390_CCM_TX_CTRL_TIMER_SPEED_UP_OFFSET)
  #define RTL8390_CCM_TX_CTRL_MEPID_OFFSET                                                                     (6)
  #define RTL8390_CCM_TX_CTRL_MEPID_MASK                                                                       (0x1FFF << RTL8390_CCM_TX_CTRL_MEPID_OFFSET)
  #define RTL8390_CCM_TX_CTRL_LIFETIME_CODE_OFFSET                                                             (3)
  #define RTL8390_CCM_TX_CTRL_LIFETIME_CODE_MASK                                                               (0x7 << RTL8390_CCM_TX_CTRL_LIFETIME_CODE_OFFSET)
  #define RTL8390_CCM_TX_CTRL_MDL_OFFSET                                                                       (0)
  #define RTL8390_CCM_TX_CTRL_MDL_MASK                                                                         (0x7 << RTL8390_CCM_TX_CTRL_MDL_OFFSET)

#define RTL8390_CCM_TX_INST_CTRL_ADDR(index)                                                                   (0x9A88 + (((index) << 2))) /* index: 0-7 */
  #define RTL8390_CCM_TX_INST_CTRL_VID_ADD_OFFSET                                                              (31)
  #define RTL8390_CCM_TX_INST_CTRL_VID_ADD_MASK                                                                (0x1 << RTL8390_CCM_TX_INST_CTRL_VID_ADD_OFFSET)
  #define RTL8390_CCM_TX_INST_CTRL_VID_OFFSET                                                                  (19)
  #define RTL8390_CCM_TX_INST_CTRL_VID_MASK                                                                    (0xFFF << RTL8390_CCM_TX_INST_CTRL_VID_OFFSET)
  #define RTL8390_CCM_TX_INST_CTRL_MAID_OFFSET                                                                 (11)
  #define RTL8390_CCM_TX_INST_CTRL_MAID_MASK                                                                   (0xFF << RTL8390_CCM_TX_INST_CTRL_MAID_OFFSET)
  #define RTL8390_CCM_TX_INST_CTRL_TX_OFFSET                                                                   (10)
  #define RTL8390_CCM_TX_INST_CTRL_TX_MASK                                                                     (0x1 << RTL8390_CCM_TX_INST_CTRL_TX_OFFSET)
  #define RTL8390_CCM_TX_INST_CTRL_INTLV_OFFSET                                                                (0)
  #define RTL8390_CCM_TX_INST_CTRL_INTLV_MASK                                                                  (0x3FF << RTL8390_CCM_TX_INST_CTRL_INTLV_OFFSET)

#define RTL8390_CCM_TX_INST_P_CFG_ADDR(index)                                                                  (0x9AA8 + (((index) << 2))) /* index: 0-7 */
  #define RTL8390_CCM_TX_INST_P_CFG_P1_OFFSET                                                                  (6)
  #define RTL8390_CCM_TX_INST_P_CFG_P1_MASK                                                                    (0x3F << RTL8390_CCM_TX_INST_P_CFG_P1_OFFSET)
  #define RTL8390_CCM_TX_INST_P_CFG_P0_OFFSET                                                                  (0)
  #define RTL8390_CCM_TX_INST_P_CFG_P0_MASK                                                                    (0x3F << RTL8390_CCM_TX_INST_P_CFG_P0_OFFSET)

#define RTL8390_CCM_RX_INST_CTRL_ADDR(index)                                                                   (0x3018 + (((index) << 2))) /* index: 0-7 */
  #define RTL8390_CCM_RX_INST_CTRL_VID_OFFSET                                                                  (12)
  #define RTL8390_CCM_RX_INST_CTRL_VID_MASK                                                                    (0xFFF << RTL8390_CCM_RX_INST_CTRL_VID_OFFSET)
  #define RTL8390_CCM_RX_INST_CTRL_P1_OFFSET                                                                   (6)
  #define RTL8390_CCM_RX_INST_CTRL_P1_MASK                                                                     (0x3F << RTL8390_CCM_RX_INST_CTRL_P1_OFFSET)
  #define RTL8390_CCM_RX_INST_CTRL_P0_OFFSET                                                                   (0)
  #define RTL8390_CCM_RX_INST_CTRL_P0_MASK                                                                     (0x3F << RTL8390_CCM_RX_INST_CTRL_P0_OFFSET)

#define RTL8390_CCM_INST_CNTR_1_ADDR(index)                                                                    (0x3038 + (((index) << 2))) /* index: 0-7 */
  #define RTL8390_CCM_INST_CNTR_1_CNTR1_OFFSET                                                                 (0)
  #define RTL8390_CCM_INST_CNTR_1_CNTR1_MASK                                                                   (0x3FF << RTL8390_CCM_INST_CNTR_1_CNTR1_OFFSET)

#define RTL8390_CCM_INST_CNTR_0_ADDR(index)                                                                    (0x3058 + (((index) << 2))) /* index: 0-7 */
  #define RTL8390_CCM_INST_CNTR_0_CNTR0_OFFSET                                                                 (0)
  #define RTL8390_CCM_INST_CNTR_0_CNTR0_MASK                                                                   (0x3FF << RTL8390_CCM_INST_CNTR_0_CNTR0_OFFSET)

#define RTL8390_ETH_DM_PORT_EN_ADDR(port)                                                                      (0x3078 + (((port >> 5) << 2))) /* port: 0-51 */
  #define RTL8390_ETH_DM_PORT_EN_EN_OFFSET(port)                                                               (port % 0x20)
  #define RTL8390_ETH_DM_PORT_EN_EN_MASK(port)                                                                 (0x1 << RTL8390_ETH_DM_PORT_EN_EN_OFFSET(port))

#define RTL8390_ETH_DM_RX_CTRL_ADDR                                                                            (0x3080)
  #define RTL8390_ETH_DM_RX_CTRL_MD_LV_7_OFFSET                                                                (14)
  #define RTL8390_ETH_DM_RX_CTRL_MD_LV_7_MASK                                                                  (0x3 << RTL8390_ETH_DM_RX_CTRL_MD_LV_7_OFFSET)
  #define RTL8390_ETH_DM_RX_CTRL_MD_LV_6_OFFSET                                                                (12)
  #define RTL8390_ETH_DM_RX_CTRL_MD_LV_6_MASK                                                                  (0x3 << RTL8390_ETH_DM_RX_CTRL_MD_LV_6_OFFSET)
  #define RTL8390_ETH_DM_RX_CTRL_MD_LV_5_OFFSET                                                                (10)
  #define RTL8390_ETH_DM_RX_CTRL_MD_LV_5_MASK                                                                  (0x3 << RTL8390_ETH_DM_RX_CTRL_MD_LV_5_OFFSET)
  #define RTL8390_ETH_DM_RX_CTRL_MD_LV_4_OFFSET                                                                (8)
  #define RTL8390_ETH_DM_RX_CTRL_MD_LV_4_MASK                                                                  (0x3 << RTL8390_ETH_DM_RX_CTRL_MD_LV_4_OFFSET)
  #define RTL8390_ETH_DM_RX_CTRL_MD_LV_3_OFFSET                                                                (6)
  #define RTL8390_ETH_DM_RX_CTRL_MD_LV_3_MASK                                                                  (0x3 << RTL8390_ETH_DM_RX_CTRL_MD_LV_3_OFFSET)
  #define RTL8390_ETH_DM_RX_CTRL_MD_LV_2_OFFSET                                                                (4)
  #define RTL8390_ETH_DM_RX_CTRL_MD_LV_2_MASK                                                                  (0x3 << RTL8390_ETH_DM_RX_CTRL_MD_LV_2_OFFSET)
  #define RTL8390_ETH_DM_RX_CTRL_MD_LV_1_OFFSET                                                                (2)
  #define RTL8390_ETH_DM_RX_CTRL_MD_LV_1_MASK                                                                  (0x3 << RTL8390_ETH_DM_RX_CTRL_MD_LV_1_OFFSET)
  #define RTL8390_ETH_DM_RX_CTRL_MD_LV_0_OFFSET                                                                (0)
  #define RTL8390_ETH_DM_RX_CTRL_MD_LV_0_MASK                                                                  (0x3 << RTL8390_ETH_DM_RX_CTRL_MD_LV_0_OFFSET)

#define RTL8390_ETH_DM_TX_DLY_ADDR                                                                             (0x6AF0)
  #define RTL8390_ETH_DM_TX_DLY_SPD_10G_OFFSET                                                                 (24)
  #define RTL8390_ETH_DM_TX_DLY_SPD_10G_MASK                                                                   (0xFF << RTL8390_ETH_DM_TX_DLY_SPD_10G_OFFSET)
  #define RTL8390_ETH_DM_TX_DLY_SPD_1G_OFFSET                                                                  (16)
  #define RTL8390_ETH_DM_TX_DLY_SPD_1G_MASK                                                                    (0xFF << RTL8390_ETH_DM_TX_DLY_SPD_1G_OFFSET)
  #define RTL8390_ETH_DM_TX_DLY_SPD_100M_OFFSET                                                                (8)
  #define RTL8390_ETH_DM_TX_DLY_SPD_100M_MASK                                                                  (0xFF << RTL8390_ETH_DM_TX_DLY_SPD_100M_OFFSET)
  #define RTL8390_ETH_DM_TX_DLY_SPD_10M_OFFSET                                                                 (0)
  #define RTL8390_ETH_DM_TX_DLY_SPD_10M_MASK                                                                   (0xFF << RTL8390_ETH_DM_TX_DLY_SPD_10M_OFFSET)

#define RTL8390_ETH_DM_RX_TIME_ADDR(index)                                                                     (0x3084 + (((index) << 3))) /* index: 0-63 */
  #define RTL8390_ETH_DM_RX_TIME_NSEC_OFFSET                                                                   (32)
  #define RTL8390_ETH_DM_RX_TIME_NSEC_MASK                                                                     (0x7FFFFFF << RTL8390_ETH_DM_RX_TIME_NSEC_OFFSET)
  #define RTL8390_ETH_DM_RX_TIME_SEC_OFFSET                                                                    (0)
  #define RTL8390_ETH_DM_RX_TIME_SEC_MASK                                                                      (0xFFFFFFFF << RTL8390_ETH_DM_RX_TIME_SEC_OFFSET)

/*
 * Feature: UDLD 
 */
/*
 * Feature: RRCP 
 */
/*
 * Feature: RLDP & RLPP 
 */
/*
 * Feature: Code Protection 
 */
/*
 * Feature: Parser HSB 
 */
#define RTL8390_HSB_CTRL_ADDR                                                                                  (0x3C00)
  #define RTL8390_HSB_CTRL_SEL_OFFSET                                                                          (1)
  #define RTL8390_HSB_CTRL_SEL_MASK                                                                            (0x1 << RTL8390_HSB_CTRL_SEL_OFFSET)
  #define RTL8390_HSB_CTRL_VALID_OFFSET                                                                        (0)
  #define RTL8390_HSB_CTRL_VALID_MASK                                                                          (0x1 << RTL8390_HSB_CTRL_VALID_OFFSET)

#define RTL8390_HSB_DATA0_ADDR                                                                                 (0x3C04)
  #define RTL8390_HSB_DATA0_PAGE_CNT_OFFSET                                                                    (24)
  #define RTL8390_HSB_DATA0_PAGE_CNT_MASK                                                                      (0x3F << RTL8390_HSB_DATA0_PAGE_CNT_OFFSET)
  #define RTL8390_HSB_DATA0_ENDSC_OFFSET                                                                       (12)
  #define RTL8390_HSB_DATA0_ENDSC_MASK                                                                         (0xFFF << RTL8390_HSB_DATA0_ENDSC_OFFSET)
  #define RTL8390_HSB_DATA0_BGDSC_OFFSET                                                                       (0)
  #define RTL8390_HSB_DATA0_BGDSC_MASK                                                                         (0xFFF << RTL8390_HSB_DATA0_BGDSC_OFFSET)

#define RTL8390_HSB_DATA1_ADDR                                                                                 (0x3C08)
  #define RTL8390_HSB_DATA1_FIELD_SELTOR11_OFFSET                                                              (16)
  #define RTL8390_HSB_DATA1_FIELD_SELTOR11_MASK                                                                (0xFFFF << RTL8390_HSB_DATA1_FIELD_SELTOR11_OFFSET)
  #define RTL8390_HSB_DATA1_FIELD_SELTOR10_OFFSET                                                              (0)
  #define RTL8390_HSB_DATA1_FIELD_SELTOR10_MASK                                                                (0xFFFF << RTL8390_HSB_DATA1_FIELD_SELTOR10_OFFSET)

#define RTL8390_HSB_DATA2_ADDR                                                                                 (0x3C0C)
  #define RTL8390_HSB_DATA2_FIELD_SELTOR9_OFFSET                                                               (16)
  #define RTL8390_HSB_DATA2_FIELD_SELTOR9_MASK                                                                 (0xFFFF << RTL8390_HSB_DATA2_FIELD_SELTOR9_OFFSET)
  #define RTL8390_HSB_DATA2_FIELD_SELTOR8_OFFSET                                                               (0)
  #define RTL8390_HSB_DATA2_FIELD_SELTOR8_MASK                                                                 (0xFFFF << RTL8390_HSB_DATA2_FIELD_SELTOR8_OFFSET)

#define RTL8390_HSB_DATA3_ADDR                                                                                 (0x3C10)
  #define RTL8390_HSB_DATA3_FIELD_SELTOR7_OFFSET                                                               (16)
  #define RTL8390_HSB_DATA3_FIELD_SELTOR7_MASK                                                                 (0xFFFF << RTL8390_HSB_DATA3_FIELD_SELTOR7_OFFSET)
  #define RTL8390_HSB_DATA3_FIELD_SELTOR6_OFFSET                                                               (0)
  #define RTL8390_HSB_DATA3_FIELD_SELTOR6_MASK                                                                 (0xFFFF << RTL8390_HSB_DATA3_FIELD_SELTOR6_OFFSET)

#define RTL8390_HSB_DATA4_ADDR                                                                                 (0x3C14)
  #define RTL8390_HSB_DATA4_FIELD_SELTOR5_OFFSET                                                               (16)
  #define RTL8390_HSB_DATA4_FIELD_SELTOR5_MASK                                                                 (0xFFFF << RTL8390_HSB_DATA4_FIELD_SELTOR5_OFFSET)
  #define RTL8390_HSB_DATA4_FIELD_SELTOR4_OFFSET                                                               (0)
  #define RTL8390_HSB_DATA4_FIELD_SELTOR4_MASK                                                                 (0xFFFF << RTL8390_HSB_DATA4_FIELD_SELTOR4_OFFSET)

#define RTL8390_HSB_DATA5_ADDR                                                                                 (0x3C18)
  #define RTL8390_HSB_DATA5_FIELD_SELTOR3_OFFSET                                                               (16)
  #define RTL8390_HSB_DATA5_FIELD_SELTOR3_MASK                                                                 (0xFFFF << RTL8390_HSB_DATA5_FIELD_SELTOR3_OFFSET)
  #define RTL8390_HSB_DATA5_FIELD_SELTOR2_OFFSET                                                               (0)
  #define RTL8390_HSB_DATA5_FIELD_SELTOR2_MASK                                                                 (0xFFFF << RTL8390_HSB_DATA5_FIELD_SELTOR2_OFFSET)

#define RTL8390_HSB_DATA6_ADDR                                                                                 (0x3C1C)
  #define RTL8390_HSB_DATA6_FIELD_SELTOR1_OFFSET                                                               (16)
  #define RTL8390_HSB_DATA6_FIELD_SELTOR1_MASK                                                                 (0xFFFF << RTL8390_HSB_DATA6_FIELD_SELTOR1_OFFSET)
  #define RTL8390_HSB_DATA6_FIELD_SELTOR0_OFFSET                                                               (0)
  #define RTL8390_HSB_DATA6_FIELD_SELTOR0_MASK                                                                 (0xFFFF << RTL8390_HSB_DATA6_FIELD_SELTOR0_OFFSET)

#define RTL8390_HSB_DATA7_ADDR                                                                                 (0x3C20)
  #define RTL8390_HSB_DATA7_FIELD_SEL_VLD_OFFSET                                                               (16)
  #define RTL8390_HSB_DATA7_FIELD_SEL_VLD_MASK                                                                 (0xFFF << RTL8390_HSB_DATA7_FIELD_SEL_VLD_OFFSET)

#define RTL8390_HSB_DATA8_ADDR                                                                                 (0x3C24)
  #define RTL8390_HSB_DATA8_IMPLS_EXP_OFFSET                                                                   (20)
  #define RTL8390_HSB_DATA8_IMPLS_EXP_MASK                                                                     (0x7 << RTL8390_HSB_DATA8_IMPLS_EXP_OFFSET)
  #define RTL8390_HSB_DATA8_IMPLS_LABEL_OFFSET                                                                 (0)
  #define RTL8390_HSB_DATA8_IMPLS_LABEL_MASK                                                                   (0xFFFFF << RTL8390_HSB_DATA8_IMPLS_LABEL_OFFSET)

#define RTL8390_HSB_DATA9_ADDR                                                                                 (0x3C28)
  #define RTL8390_HSB_DATA9_OMPLS_EXP_OFFSET                                                                   (20)
  #define RTL8390_HSB_DATA9_OMPLS_EXP_MASK                                                                     (0x7 << RTL8390_HSB_DATA9_OMPLS_EXP_OFFSET)
  #define RTL8390_HSB_DATA9_OMPLS_LABEL_OFFSET                                                                 (0)
  #define RTL8390_HSB_DATA9_OMPLS_LABEL_MASK                                                                   (0xFFFFF << RTL8390_HSB_DATA9_OMPLS_LABEL_OFFSET)

#define RTL8390_HSB_DATA10_ADDR                                                                                (0x3C2C)
  #define RTL8390_HSB_DATA10_ARPOPCODE_OFFSET                                                                  (0)
  #define RTL8390_HSB_DATA10_ARPOPCODE_MASK                                                                    (0xFFFF << RTL8390_HSB_DATA10_ARPOPCODE_OFFSET)

#define RTL8390_HSB_DATA11_ADDR                                                                                (0x3C30)
  #define RTL8390_HSB_DATA11_TGT_MAC_47_32_OFFSET                                                              (0)
  #define RTL8390_HSB_DATA11_TGT_MAC_47_32_MASK                                                                (0xFFFF << RTL8390_HSB_DATA11_TGT_MAC_47_32_OFFSET)

#define RTL8390_HSB_DATA12_ADDR                                                                                (0x3C34)
  #define RTL8390_HSB_DATA12_TGT_MAC_31_0_OFFSET                                                               (0)
  #define RTL8390_HSB_DATA12_TGT_MAC_31_0_MASK                                                                 (0xFFFFFFFF << RTL8390_HSB_DATA12_TGT_MAC_31_0_OFFSET)

#define RTL8390_HSB_DATA13_ADDR                                                                                (0x3C38)
  #define RTL8390_HSB_DATA13_SENDER_MAC_47_32_OFFSET                                                           (0)
  #define RTL8390_HSB_DATA13_SENDER_MAC_47_32_MASK                                                             (0xFFFF << RTL8390_HSB_DATA13_SENDER_MAC_47_32_OFFSET)

#define RTL8390_HSB_DATA14_ADDR                                                                                (0x3C3C)
  #define RTL8390_HSB_DATA14_SENDER_MAC_31_0_OFFSET                                                            (0)
  #define RTL8390_HSB_DATA14_SENDER_MAC_31_0_MASK                                                              (0xFFFFFFFF << RTL8390_HSB_DATA14_SENDER_MAC_31_0_OFFSET)

#define RTL8390_HSB_DATA15_ADDR                                                                                (0x3C40)
  #define RTL8390_HSB_DATA15_DPORT_OFFSET                                                                      (16)
  #define RTL8390_HSB_DATA15_DPORT_MASK                                                                        (0xFFFF << RTL8390_HSB_DATA15_DPORT_OFFSET)
  #define RTL8390_HSB_DATA15_SPORT_OFFSET                                                                      (0)
  #define RTL8390_HSB_DATA15_SPORT_MASK                                                                        (0xFFFF << RTL8390_HSB_DATA15_SPORT_OFFSET)

#define RTL8390_HSB_DATA16_ADDR                                                                                (0x3C44)
  #define RTL8390_HSB_DATA16_TCP_FLAG_OFFSET                                                                   (24)
  #define RTL8390_HSB_DATA16_TCP_FLAG_MASK                                                                     (0xFF << RTL8390_HSB_DATA16_TCP_FLAG_OFFSET)
  #define RTL8390_HSB_DATA16_IP_VER_OFFSET                                                                     (8)
  #define RTL8390_HSB_DATA16_IP_VER_MASK                                                                       (0xF << RTL8390_HSB_DATA16_IP_VER_OFFSET)
  #define RTL8390_HSB_DATA16_IP_TTL_OFFSET                                                                     (0)
  #define RTL8390_HSB_DATA16_IP_TTL_MASK                                                                       (0xFF << RTL8390_HSB_DATA16_IP_TTL_OFFSET)

#define RTL8390_HSB_DATA17_ADDR                                                                                (0x3C48)
  #define RTL8390_HSB_DATA17_IP_TOS_OFFSET                                                                     (24)
  #define RTL8390_HSB_DATA17_IP_TOS_MASK                                                                       (0xFF << RTL8390_HSB_DATA17_IP_TOS_OFFSET)
  #define RTL8390_HSB_DATA17_IP_PROTOCOL_OFFSET                                                                (16)
  #define RTL8390_HSB_DATA17_IP_PROTOCOL_MASK                                                                  (0xFF << RTL8390_HSB_DATA17_IP_PROTOCOL_OFFSET)
  #define RTL8390_HSB_DATA17_IP_FLAG_OFFSET                                                                    (13)
  #define RTL8390_HSB_DATA17_IP_FLAG_MASK                                                                      (0x7 << RTL8390_HSB_DATA17_IP_FLAG_OFFSET)
  #define RTL8390_HSB_DATA17_IP_OFFSET_OFFSET                                                                  (0)
  #define RTL8390_HSB_DATA17_IP_OFFSET_MASK                                                                    (0x1FFF << RTL8390_HSB_DATA17_IP_OFFSET_OFFSET)

#define RTL8390_HSB_DATA18_ADDR                                                                                (0x3C4C)
  #define RTL8390_HSB_DATA18_DIP_OFFSET                                                                        (0)
  #define RTL8390_HSB_DATA18_DIP_MASK                                                                          (0xFFFFFFFF << RTL8390_HSB_DATA18_DIP_OFFSET)

#define RTL8390_HSB_DATA19_ADDR                                                                                (0x3C50)
  #define RTL8390_HSB_DATA19_SIP_OFFSET                                                                        (0)
  #define RTL8390_HSB_DATA19_SIP_MASK                                                                          (0xFFFFFFFF << RTL8390_HSB_DATA19_SIP_OFFSET)

#define RTL8390_HSB_DATA20_ADDR                                                                                (0x3C54)
  #define RTL8390_HSB_DATA20_OTAG_OFFSET                                                                       (16)
  #define RTL8390_HSB_DATA20_OTAG_MASK                                                                         (0xFFFF << RTL8390_HSB_DATA20_OTAG_OFFSET)
  #define RTL8390_HSB_DATA20_ITAG_OFFSET                                                                       (0)
  #define RTL8390_HSB_DATA20_ITAG_MASK                                                                         (0xFFFF << RTL8390_HSB_DATA20_ITAG_OFFSET)

#define RTL8390_HSB_DATA21_ADDR                                                                                (0x3C58)
  #define RTL8390_HSB_DATA21_OTPID_IDX_OFFSET                                                                  (30)
  #define RTL8390_HSB_DATA21_OTPID_IDX_MASK                                                                    (0x3 << RTL8390_HSB_DATA21_OTPID_IDX_OFFSET)
  #define RTL8390_HSB_DATA21_ITPID_IDX_OFFSET                                                                  (28)
  #define RTL8390_HSB_DATA21_ITPID_IDX_MASK                                                                    (0x3 << RTL8390_HSB_DATA21_ITPID_IDX_OFFSET)
  #define RTL8390_HSB_DATA21_ETP_OFFSET                                                                        (0)
  #define RTL8390_HSB_DATA21_ETP_MASK                                                                          (0xFFFF << RTL8390_HSB_DATA21_ETP_OFFSET)

#define RTL8390_HSB_DATA22_ADDR                                                                                (0x3C5C)
  #define RTL8390_HSB_DATA22_SMAC_47_32_OFFSET                                                                 (0)
  #define RTL8390_HSB_DATA22_SMAC_47_32_MASK                                                                   (0xFFFF << RTL8390_HSB_DATA22_SMAC_47_32_OFFSET)

#define RTL8390_HSB_DATA23_ADDR                                                                                (0x3C60)
  #define RTL8390_HSB_DATA23_SMAC_31_0_OFFSET                                                                  (0)
  #define RTL8390_HSB_DATA23_SMAC_31_0_MASK                                                                    (0xFFFFFFFF << RTL8390_HSB_DATA23_SMAC_31_0_OFFSET)

#define RTL8390_HSB_DATA24_ADDR                                                                                (0x3C64)
  #define RTL8390_HSB_DATA24_DMAC_47_32_OFFSET                                                                 (0)
  #define RTL8390_HSB_DATA24_DMAC_47_32_MASK                                                                   (0xFFFF << RTL8390_HSB_DATA24_DMAC_47_32_OFFSET)

#define RTL8390_HSB_DATA25_ADDR                                                                                (0x3C68)
  #define RTL8390_HSB_DATA25_DMAC_31_0_OFFSET                                                                  (0)
  #define RTL8390_HSB_DATA25_DMAC_31_0_MASK                                                                    (0xFFFFFFFF << RTL8390_HSB_DATA25_DMAC_31_0_OFFSET)

#define RTL8390_HSB_DATA26_ADDR                                                                                (0x3C6C)
  #define RTL8390_HSB_DATA26_IPLEN_OFFSET                                                                      (16)
  #define RTL8390_HSB_DATA26_IPLEN_MASK                                                                        (0xFFFF << RTL8390_HSB_DATA26_IPLEN_OFFSET)
  #define RTL8390_HSB_DATA26_IPV4HDLEN_OFFSET                                                                  (12)
  #define RTL8390_HSB_DATA26_IPV4HDLEN_MASK                                                                    (0xF << RTL8390_HSB_DATA26_IPV4HDLEN_OFFSET)
  #define RTL8390_HSB_DATA26_TCPSEQZERO_OFFSET                                                                 (11)
  #define RTL8390_HSB_DATA26_TCPSEQZERO_MASK                                                                   (0x1 << RTL8390_HSB_DATA26_TCPSEQZERO_OFFSET)
  #define RTL8390_HSB_DATA26_IPV6HOP_OFFSET                                                                    (10)
  #define RTL8390_HSB_DATA26_IPV6HOP_MASK                                                                      (0x1 << RTL8390_HSB_DATA26_IPV6HOP_OFFSET)
  #define RTL8390_HSB_DATA26_IPV6ROUT_OFFSET                                                                   (9)
  #define RTL8390_HSB_DATA26_IPV6ROUT_MASK                                                                     (0x1 << RTL8390_HSB_DATA26_IPV6ROUT_OFFSET)
  #define RTL8390_HSB_DATA26_IPV6FRAG_OFFSET                                                                   (8)
  #define RTL8390_HSB_DATA26_IPV6FRAG_MASK                                                                     (0x1 << RTL8390_HSB_DATA26_IPV6FRAG_OFFSET)
  #define RTL8390_HSB_DATA26_IPV6DEST_OFFSET                                                                   (7)
  #define RTL8390_HSB_DATA26_IPV6DEST_MASK                                                                     (0x1 << RTL8390_HSB_DATA26_IPV6DEST_OFFSET)
  #define RTL8390_HSB_DATA26_IPV6AUTH_OFFSET                                                                   (6)
  #define RTL8390_HSB_DATA26_IPV6AUTH_MASK                                                                     (0x1 << RTL8390_HSB_DATA26_IPV6AUTH_OFFSET)
  #define RTL8390_HSB_DATA26_IPCSOK_OFFSET                                                                     (3)
  #define RTL8390_HSB_DATA26_IPCSOK_MASK                                                                       (0x1 << RTL8390_HSB_DATA26_IPCSOK_OFFSET)
  #define RTL8390_HSB_DATA26_IPV6EXT_LONG_OFFSET                                                               (2)
  #define RTL8390_HSB_DATA26_IPV6EXT_LONG_MASK                                                                 (0x1 << RTL8390_HSB_DATA26_IPV6EXT_LONG_OFFSET)
  #define RTL8390_HSB_DATA26_IPV6_OFFSET                                                                       (1)
  #define RTL8390_HSB_DATA26_IPV6_MASK                                                                         (0x1 << RTL8390_HSB_DATA26_IPV6_OFFSET)
  #define RTL8390_HSB_DATA26_IPV4_OFFSET                                                                       (0)
  #define RTL8390_HSB_DATA26_IPV4_MASK                                                                         (0x1 << RTL8390_HSB_DATA26_IPV4_OFFSET)

#define RTL8390_HSB_DATA27_ADDR                                                                                (0x3C70)
  #define RTL8390_HSB_DATA27_OMPLS_IF_OFFSET                                                                   (31)
  #define RTL8390_HSB_DATA27_OMPLS_IF_MASK                                                                     (0x1 << RTL8390_HSB_DATA27_OMPLS_IF_OFFSET)
  #define RTL8390_HSB_DATA27_IMPLS_IF_OFFSET                                                                   (30)
  #define RTL8390_HSB_DATA27_IMPLS_IF_MASK                                                                     (0x1 << RTL8390_HSB_DATA27_IMPLS_IF_OFFSET)
  #define RTL8390_HSB_DATA27_ETAG_IF_OFFSET                                                                    (29)
  #define RTL8390_HSB_DATA27_ETAG_IF_MASK                                                                      (0x1 << RTL8390_HSB_DATA27_ETAG_IF_OFFSET)
  #define RTL8390_HSB_DATA27_CPUTAG_IF_OFFSET                                                                  (28)
  #define RTL8390_HSB_DATA27_CPUTAG_IF_MASK                                                                    (0x1 << RTL8390_HSB_DATA27_CPUTAG_IF_OFFSET)
  #define RTL8390_HSB_DATA27_OTAG_IF_OFFSET                                                                    (27)
  #define RTL8390_HSB_DATA27_OTAG_IF_MASK                                                                      (0x1 << RTL8390_HSB_DATA27_OTAG_IF_OFFSET)
  #define RTL8390_HSB_DATA27_ITAG_IF_OFFSET                                                                    (26)
  #define RTL8390_HSB_DATA27_ITAG_IF_MASK                                                                      (0x1 << RTL8390_HSB_DATA27_ITAG_IF_OFFSET)
  #define RTL8390_HSB_DATA27_OAMPDU_OFFSET                                                                     (25)
  #define RTL8390_HSB_DATA27_OAMPDU_MASK                                                                       (0x1 << RTL8390_HSB_DATA27_OAMPDU_OFFSET)
  #define RTL8390_HSB_DATA27_LLC_OTHER_OFFSET                                                                  (24)
  #define RTL8390_HSB_DATA27_LLC_OTHER_MASK                                                                    (0x1 << RTL8390_HSB_DATA27_LLC_OTHER_OFFSET)
  #define RTL8390_HSB_DATA27_PPPOE_IF_OFFSET                                                                   (23)
  #define RTL8390_HSB_DATA27_PPPOE_IF_MASK                                                                     (0x1 << RTL8390_HSB_DATA27_PPPOE_IF_OFFSET)
  #define RTL8390_HSB_DATA27_RFC_1042_OFFSET                                                                   (22)
  #define RTL8390_HSB_DATA27_RFC_1042_MASK                                                                     (0x1 << RTL8390_HSB_DATA27_RFC_1042_OFFSET)
  #define RTL8390_HSB_DATA27_SPN_OFFSET                                                                        (16)
  #define RTL8390_HSB_DATA27_SPN_MASK                                                                          (0x3F << RTL8390_HSB_DATA27_SPN_OFFSET)
  #define RTL8390_HSB_DATA27_ERRPKT_OFFSET                                                                     (15)
  #define RTL8390_HSB_DATA27_ERRPKT_MASK                                                                       (0x1 << RTL8390_HSB_DATA27_ERRPKT_OFFSET)
  #define RTL8390_HSB_DATA27_L4HDCHK_OFFSET                                                                    (14)
  #define RTL8390_HSB_DATA27_L4HDCHK_MASK                                                                      (0x1 << RTL8390_HSB_DATA27_L4HDCHK_OFFSET)
  #define RTL8390_HSB_DATA27_PKTLEN_OFFSET                                                                     (0)
  #define RTL8390_HSB_DATA27_PKTLEN_MASK                                                                       (0x3FFF << RTL8390_HSB_DATA27_PKTLEN_OFFSET)

/*
 * Feature: HSM 
 */
#define RTL8390_HSM_PRE_DATA0_ADDR                                                                             (0x3C80)
  #define RTL8390_HSM_PRE_DATA0_PPPOE_OFFSET                                                                   (31)
  #define RTL8390_HSM_PRE_DATA0_PPPOE_MASK                                                                     (0x1 << RTL8390_HSM_PRE_DATA0_PPPOE_OFFSET)
  #define RTL8390_HSM_PRE_DATA0_CMAC_OFFSET                                                                    (30)
  #define RTL8390_HSM_PRE_DATA0_CMAC_MASK                                                                      (0x1 << RTL8390_HSM_PRE_DATA0_CMAC_OFFSET)
  #define RTL8390_HSM_PRE_DATA0_GMAC_OFFSET                                                                    (29)
  #define RTL8390_HSM_PRE_DATA0_GMAC_MASK                                                                      (0x1 << RTL8390_HSM_PRE_DATA0_GMAC_OFFSET)
  #define RTL8390_HSM_PRE_DATA0_IPV4_HDR_ERR_OFFSET                                                            (28)
  #define RTL8390_HSM_PRE_DATA0_IPV4_HDR_ERR_MASK                                                              (0x1 << RTL8390_HSM_PRE_DATA0_IPV4_HDR_ERR_OFFSET)
  #define RTL8390_HSM_PRE_DATA0_IPV4_TTL_ZERO_OFFSET                                                           (27)
  #define RTL8390_HSM_PRE_DATA0_IPV4_TTL_ZERO_MASK                                                             (0x1 << RTL8390_HSM_PRE_DATA0_IPV4_TTL_ZERO_OFFSET)
  #define RTL8390_HSM_PRE_DATA0_IPV4_OPT_OFFSET                                                                (26)
  #define RTL8390_HSM_PRE_DATA0_IPV4_OPT_MASK                                                                  (0x1 << RTL8390_HSM_PRE_DATA0_IPV4_OPT_OFFSET)
  #define RTL8390_HSM_PRE_DATA0_IPV6_HDR_ERR_OFFSET                                                            (25)
  #define RTL8390_HSM_PRE_DATA0_IPV6_HDR_ERR_MASK                                                              (0x1 << RTL8390_HSM_PRE_DATA0_IPV6_HDR_ERR_OFFSET)
  #define RTL8390_HSM_PRE_DATA0_IPV6_HL_ZERO_OFFSET                                                            (24)
  #define RTL8390_HSM_PRE_DATA0_IPV6_HL_ZERO_MASK                                                              (0x1 << RTL8390_HSM_PRE_DATA0_IPV6_HL_ZERO_OFFSET)
  #define RTL8390_HSM_PRE_DATA0_IPV6_HOP_OFFSET                                                                (23)
  #define RTL8390_HSM_PRE_DATA0_IPV6_HOP_MASK                                                                  (0x1 << RTL8390_HSM_PRE_DATA0_IPV6_HOP_OFFSET)
  #define RTL8390_HSM_PRE_DATA0_OAM_ACT_OFFSET                                                                 (21)
  #define RTL8390_HSM_PRE_DATA0_OAM_ACT_MASK                                                                   (0x3 << RTL8390_HSM_PRE_DATA0_OAM_ACT_OFFSET)
  #define RTL8390_HSM_PRE_DATA0_STP_OFFSET                                                                     (19)
  #define RTL8390_HSM_PRE_DATA0_STP_MASK                                                                       (0x3 << RTL8390_HSM_PRE_DATA0_STP_OFFSET)
  #define RTL8390_HSM_PRE_DATA0_VLAN_ZERO_OFFSET                                                               (18)
  #define RTL8390_HSM_PRE_DATA0_VLAN_ZERO_MASK                                                                 (0x1 << RTL8390_HSM_PRE_DATA0_VLAN_ZERO_OFFSET)
  #define RTL8390_HSM_PRE_DATA0_VLAN_SPM_OFFSET                                                                (17)
  #define RTL8390_HSM_PRE_DATA0_VLAN_SPM_MASK                                                                  (0x1 << RTL8390_HSM_PRE_DATA0_VLAN_SPM_OFFSET)
  #define RTL8390_HSM_PRE_DATA0_UNKEY_OFFSET                                                                   (16)
  #define RTL8390_HSM_PRE_DATA0_UNKEY_MASK                                                                     (0x1 << RTL8390_HSM_PRE_DATA0_UNKEY_OFFSET)
  #define RTL8390_HSM_PRE_DATA0_MCKEY_OFFSET                                                                   (15)
  #define RTL8390_HSM_PRE_DATA0_MCKEY_MASK                                                                     (0x1 << RTL8390_HSM_PRE_DATA0_MCKEY_OFFSET)
  #define RTL8390_HSM_PRE_DATA0_VLAN_PROFILE_OFFSET                                                            (11)
  #define RTL8390_HSM_PRE_DATA0_VLAN_PROFILE_MASK                                                              (0x7 << RTL8390_HSM_PRE_DATA0_VLAN_PROFILE_OFFSET)
  #define RTL8390_HSM_PRE_DATA0_FID_OFFSET                                                                     (3)
  #define RTL8390_HSM_PRE_DATA0_FID_MASK                                                                       (0xFF << RTL8390_HSM_PRE_DATA0_FID_OFFSET)
  #define RTL8390_HSM_PRE_DATA0_METER_DROP_OFFSET                                                              (2)
  #define RTL8390_HSM_PRE_DATA0_METER_DROP_MASK                                                                (0x1 << RTL8390_HSM_PRE_DATA0_METER_DROP_OFFSET)
  #define RTL8390_HSM_PRE_DATA0_CFM_ACT_OFFSET                                                                 (0)
  #define RTL8390_HSM_PRE_DATA0_CFM_ACT_MASK                                                                   (0x3 << RTL8390_HSM_PRE_DATA0_CFM_ACT_OFFSET)

#define RTL8390_HSM_PRE_DATA1_ADDR                                                                             (0x3C84)
  #define RTL8390_HSM_PRE_DATA1_CFM_IDX_OFFSET                                                                 (15)
  #define RTL8390_HSM_PRE_DATA1_CFM_IDX_MASK                                                                   (0x3F << RTL8390_HSM_PRE_DATA1_CFM_IDX_OFFSET)
  #define RTL8390_HSM_PRE_DATA1_CFI_ACT_OFFSET                                                                 (13)
  #define RTL8390_HSM_PRE_DATA1_CFI_ACT_MASK                                                                   (0x3 << RTL8390_HSM_PRE_DATA1_CFI_ACT_OFFSET)
  #define RTL8390_HSM_PRE_DATA1_TAG_ACT_OFFSET                                                                 (12)
  #define RTL8390_HSM_PRE_DATA1_TAG_ACT_MASK                                                                   (0x1 << RTL8390_HSM_PRE_DATA1_TAG_ACT_OFFSET)
  #define RTL8390_HSM_PRE_DATA1_NIVID_OFFSET                                                                   (0)
  #define RTL8390_HSM_PRE_DATA1_NIVID_MASK                                                                     (0xFFF << RTL8390_HSM_PRE_DATA1_NIVID_OFFSET)

#define RTL8390_HSM_PRE_DATA2_ADDR                                                                             (0x3C88)
  #define RTL8390_HSM_PRE_DATA2_ACL_BYPASS_OFFSET                                                              (29)
  #define RTL8390_HSM_PRE_DATA2_ACL_BYPASS_MASK                                                                (0x7 << RTL8390_HSM_PRE_DATA2_ACL_BYPASS_OFFSET)
  #define RTL8390_HSM_PRE_DATA2_NOVID_OFFSET                                                                   (17)
  #define RTL8390_HSM_PRE_DATA2_NOVID_MASK                                                                     (0xFFF << RTL8390_HSM_PRE_DATA2_NOVID_OFFSET)
  #define RTL8390_HSM_PRE_DATA2_RVID_OFFSET                                                                    (5)
  #define RTL8390_HSM_PRE_DATA2_RVID_MASK                                                                      (0xFFF << RTL8390_HSM_PRE_DATA2_RVID_OFFSET)
  #define RTL8390_HSM_PRE_DATA2_ACL_MEET_OFFSET                                                                (4)
  #define RTL8390_HSM_PRE_DATA2_ACL_MEET_MASK                                                                  (0x1 << RTL8390_HSM_PRE_DATA2_ACL_MEET_OFFSET)
  #define RTL8390_HSM_PRE_DATA2_ACLC2SC_OFFSET                                                                 (3)
  #define RTL8390_HSM_PRE_DATA2_ACLC2SC_MASK                                                                   (0x1 << RTL8390_HSM_PRE_DATA2_ACLC2SC_OFFSET)
  #define RTL8390_HSM_PRE_DATA2_ACL_HIT_OFFSET                                                                 (0)
  #define RTL8390_HSM_PRE_DATA2_ACL_HIT_MASK                                                                   (0x7 << RTL8390_HSM_PRE_DATA2_ACL_HIT_OFFSET)

#define RTL8390_HSM_PRE_DATA3_ADDR                                                                             (0x3C8C)
  #define RTL8390_HSM_PRE_DATA3_TRK_EXTRA_BIT_OFFSET                                                           (17)
  #define RTL8390_HSM_PRE_DATA3_TRK_EXTRA_BIT_MASK                                                             (0x1 << RTL8390_HSM_PRE_DATA3_TRK_EXTRA_BIT_OFFSET)
  #define RTL8390_HSM_PRE_DATA3_EAPOL_TRAP_PRE_OFFSET                                                          (16)
  #define RTL8390_HSM_PRE_DATA3_EAPOL_TRAP_PRE_MASK                                                            (0x1 << RTL8390_HSM_PRE_DATA3_EAPOL_TRAP_PRE_OFFSET)
  #define RTL8390_HSM_PRE_DATA3_IACL_PRI_OFFSET                                                                (12)
  #define RTL8390_HSM_PRE_DATA3_IACL_PRI_MASK                                                                  (0xF << RTL8390_HSM_PRE_DATA3_IACL_PRI_OFFSET)
  #define RTL8390_HSM_PRE_DATA3_ACL_IDX_OFFSET                                                                 (0)
  #define RTL8390_HSM_PRE_DATA3_ACL_IDX_MASK                                                                   (0xFFF << RTL8390_HSM_PRE_DATA3_ACL_IDX_OFFSET)

#define RTL8390_HSM_PRE_DATA4_ADDR                                                                             (0x3C90)
  #define RTL8390_HSM_PRE_DATA4_ACL_DATA_OFFSET                                                                (1)
  #define RTL8390_HSM_PRE_DATA4_ACL_DATA_MASK                                                                  (0x1FFFFFFF << RTL8390_HSM_PRE_DATA4_ACL_DATA_OFFSET)
  #define RTL8390_HSM_PRE_DATA4_ORG_IVIF_IF_OFFSET                                                             (0)
  #define RTL8390_HSM_PRE_DATA4_ORG_IVIF_IF_MASK                                                               (0x1 << RTL8390_HSM_PRE_DATA4_ORG_IVIF_IF_OFFSET)

#define RTL8390_HSM_PRE_DATA5_ADDR                                                                             (0x3C94)
  #define RTL8390_HSM_PRE_DATA5_ORG_IVID_OFFSET                                                                (20)
  #define RTL8390_HSM_PRE_DATA5_ORG_IVID_MASK                                                                  (0xFFF << RTL8390_HSM_PRE_DATA5_ORG_IVID_OFFSET)
  #define RTL8390_HSM_PRE_DATA5_SPE_TRAP_RSN_OFFSET                                                            (17)
  #define RTL8390_HSM_PRE_DATA5_SPE_TRAP_RSN_MASK                                                              (0x7 << RTL8390_HSM_PRE_DATA5_SPE_TRAP_RSN_OFFSET)
  #define RTL8390_HSM_PRE_DATA5_SPE_TRAP_ACT_OFFSET                                                            (16)
  #define RTL8390_HSM_PRE_DATA5_SPE_TRAP_ACT_MASK                                                              (0x1 << RTL8390_HSM_PRE_DATA5_SPE_TRAP_ACT_OFFSET)
  #define RTL8390_HSM_PRE_DATA5_EAV_CLASSA_OFFSET                                                              (15)
  #define RTL8390_HSM_PRE_DATA5_EAV_CLASSA_MASK                                                                (0x1 << RTL8390_HSM_PRE_DATA5_EAV_CLASSA_OFFSET)
  #define RTL8390_HSM_PRE_DATA5_EAV_CLASSB_OFFSET                                                              (14)
  #define RTL8390_HSM_PRE_DATA5_EAV_CLASSB_MASK                                                                (0x1 << RTL8390_HSM_PRE_DATA5_EAV_CLASSB_OFFSET)
  #define RTL8390_HSM_PRE_DATA5_HWATT_RSN_OFFSET                                                               (9)
  #define RTL8390_HSM_PRE_DATA5_HWATT_RSN_MASK                                                                 (0x1F << RTL8390_HSM_PRE_DATA5_HWATT_RSN_OFFSET)
  #define RTL8390_HSM_PRE_DATA5_HWATT_ACT_OFFSET                                                               (7)
  #define RTL8390_HSM_PRE_DATA5_HWATT_ACT_MASK                                                                 (0x3 << RTL8390_HSM_PRE_DATA5_HWATT_ACT_OFFSET)
  #define RTL8390_HSM_PRE_DATA5_RMA_PKT_OFFSET                                                                 (6)
  #define RTL8390_HSM_PRE_DATA5_RMA_PKT_MASK                                                                   (0x1 << RTL8390_HSM_PRE_DATA5_RMA_PKT_OFFSET)
  #define RTL8390_HSM_PRE_DATA5_RMA_ACT_OFFSET                                                                 (4)
  #define RTL8390_HSM_PRE_DATA5_RMA_ACT_MASK                                                                   (0x3 << RTL8390_HSM_PRE_DATA5_RMA_ACT_OFFSET)
  #define RTL8390_HSM_PRE_DATA5_RMA_LEARN_OFFSET                                                               (3)
  #define RTL8390_HSM_PRE_DATA5_RMA_LEARN_MASK                                                                 (0x1 << RTL8390_HSM_PRE_DATA5_RMA_LEARN_OFFSET)
  #define RTL8390_HSM_PRE_DATA5_RMA_BYPASS_OFFSET                                                              (2)
  #define RTL8390_HSM_PRE_DATA5_RMA_BYPASS_MASK                                                                (0x1 << RTL8390_HSM_PRE_DATA5_RMA_BYPASS_OFFSET)
  #define RTL8390_HSM_PRE_DATA5_C2SC_HIT_MODE_OFFSET                                                           (1)
  #define RTL8390_HSM_PRE_DATA5_C2SC_HIT_MODE_MASK                                                             (0x1 << RTL8390_HSM_PRE_DATA5_C2SC_HIT_MODE_OFFSET)
  #define RTL8390_HSM_PRE_DATA5_C2SC_HIT_OFFSET                                                                (0)
  #define RTL8390_HSM_PRE_DATA5_C2SC_HIT_MASK                                                                  (0x1 << RTL8390_HSM_PRE_DATA5_C2SC_HIT_OFFSET)

#define RTL8390_HSM_PRE_DATA6_ADDR                                                                             (0x3C98)
  #define RTL8390_HSM_PRE_DATA6_C2SC_DATA_OFFSET                                                               (7)
  #define RTL8390_HSM_PRE_DATA6_C2SC_DATA_MASK                                                                 (0x1FFFFFF << RTL8390_HSM_PRE_DATA6_C2SC_DATA_OFFSET)
  #define RTL8390_HSM_PRE_DATA6_INTERNAL_PRIO_OFFSET                                                           (4)
  #define RTL8390_HSM_PRE_DATA6_INTERNAL_PRIO_MASK                                                             (0x7 << RTL8390_HSM_PRE_DATA6_INTERNAL_PRIO_OFFSET)
  #define RTL8390_HSM_PRE_DATA6_DP_PRE_OFFSET                                                                  (2)
  #define RTL8390_HSM_PRE_DATA6_DP_PRE_MASK                                                                    (0x3 << RTL8390_HSM_PRE_DATA6_DP_PRE_OFFSET)
  #define RTL8390_HSM_PRE_DATA6_PROTOCOL_STORM_OFFSET                                                          (1)
  #define RTL8390_HSM_PRE_DATA6_PROTOCOL_STORM_MASK                                                            (0x1 << RTL8390_HSM_PRE_DATA6_PROTOCOL_STORM_OFFSET)
  #define RTL8390_HSM_PRE_DATA6_IBW_PASS_OFFSET                                                                (0)
  #define RTL8390_HSM_PRE_DATA6_IBW_PASS_MASK                                                                  (0x1 << RTL8390_HSM_PRE_DATA6_IBW_PASS_OFFSET)

#define RTL8390_HSM_PRE_DATA7_ADDR                                                                             (0x3C9C)
  #define RTL8390_HSM_PRE_DATA7_SLID_OFFSET                                                                    (5)
  #define RTL8390_HSM_PRE_DATA7_SLID_MASK                                                                      (0x3F << RTL8390_HSM_PRE_DATA7_SLID_OFFSET)
  #define RTL8390_HSM_PRE_DATA7_TRUNK_GRP_OFFSET                                                               (0)
  #define RTL8390_HSM_PRE_DATA7_TRUNK_GRP_MASK                                                                 (0x1F << RTL8390_HSM_PRE_DATA7_TRUNK_GRP_OFFSET)

#define RTL8390_HSM_PRE_DATA8_ADDR                                                                             (0x3CA0)
  #define RTL8390_HSM_PRE_DATA8_SIP_OFFSET                                                                     (0)
  #define RTL8390_HSM_PRE_DATA8_SIP_MASK                                                                       (0xFFFFFFFF << RTL8390_HSM_PRE_DATA8_SIP_OFFSET)

#define RTL8390_HSM_PRE_DATA9_ADDR                                                                             (0x3CA4)
  #define RTL8390_HSM_PRE_DATA9_DIP_OFFSET                                                                     (0)
  #define RTL8390_HSM_PRE_DATA9_DIP_MASK                                                                       (0xFFFFFFFF << RTL8390_HSM_PRE_DATA9_DIP_OFFSET)

#define RTL8390_HSM_PRE_DATA10_ADDR                                                                            (0x3CA8)
  #define RTL8390_HSM_PRE_DATA10_IPV6_OFFSET                                                                   (1)
  #define RTL8390_HSM_PRE_DATA10_IPV6_MASK                                                                     (0x1 << RTL8390_HSM_PRE_DATA10_IPV6_OFFSET)
  #define RTL8390_HSM_PRE_DATA10_IPV4_OFFSET                                                                   (0)
  #define RTL8390_HSM_PRE_DATA10_IPV4_MASK                                                                     (0x1 << RTL8390_HSM_PRE_DATA10_IPV4_OFFSET)

#define RTL8390_HSM_PRE_DATA11_ADDR                                                                            (0x3CAC)
  #define RTL8390_HSM_PRE_DATA11_SMAC_47_32_OFFSET                                                             (0)
  #define RTL8390_HSM_PRE_DATA11_SMAC_47_32_MASK                                                               (0xFFFF << RTL8390_HSM_PRE_DATA11_SMAC_47_32_OFFSET)

#define RTL8390_HSM_PRE_DATA12_ADDR                                                                            (0x3CB0)
  #define RTL8390_HSM_PRE_DATA12_SMAC_31_0_OFFSET                                                              (0)
  #define RTL8390_HSM_PRE_DATA12_SMAC_31_0_MASK                                                                (0xFFFFFFFF << RTL8390_HSM_PRE_DATA12_SMAC_31_0_OFFSET)

#define RTL8390_HSM_PRE_DATA13_ADDR                                                                            (0x3CB4)
  #define RTL8390_HSM_PRE_DATA13_DMAC_47_32_OFFSET                                                             (0)
  #define RTL8390_HSM_PRE_DATA13_DMAC_47_32_MASK                                                               (0xFFFF << RTL8390_HSM_PRE_DATA13_DMAC_47_32_OFFSET)

#define RTL8390_HSM_PRE_DATA14_ADDR                                                                            (0x3CB8)
  #define RTL8390_HSM_PRE_DATA14_DMAC_31_0_OFFSET                                                              (0)
  #define RTL8390_HSM_PRE_DATA14_DMAC_31_0_MASK                                                                (0xFFFFFFFF << RTL8390_HSM_PRE_DATA14_DMAC_31_0_OFFSET)

#define RTL8390_HSM_PRE_DATA15_ADDR                                                                            (0x3CBC)
  #define RTL8390_HSM_PRE_DATA15_CTAG_LN_OFFSET                                                                (15)
  #define RTL8390_HSM_PRE_DATA15_CTAG_LN_MASK                                                                  (0x1 << RTL8390_HSM_PRE_DATA15_CTAG_LN_OFFSET)
  #define RTL8390_HSM_PRE_DATA15_CTAG_IF_OFFSET                                                                (14)
  #define RTL8390_HSM_PRE_DATA15_CTAG_IF_MASK                                                                  (0x1 << RTL8390_HSM_PRE_DATA15_CTAG_IF_OFFSET)
  #define RTL8390_HSM_PRE_DATA15_PKTLEN_OFFSET                                                                 (0)
  #define RTL8390_HSM_PRE_DATA15_PKTLEN_MASK                                                                   (0x3FFF << RTL8390_HSM_PRE_DATA15_PKTLEN_OFFSET)

#define RTL8390_HSM_LU_DATA0_ADDR                                                                              (0x3CC0)
  #define RTL8390_HSM_LU_DATA0_ROUTE_NH_BIT_OFFSET                                                             (17)
  #define RTL8390_HSM_LU_DATA0_ROUTE_NH_BIT_MASK                                                               (0x1 << RTL8390_HSM_LU_DATA0_ROUTE_NH_BIT_OFFSET)
  #define RTL8390_HSM_LU_DATA0_NH_AGE_ZERO_OFFSET                                                              (16)
  #define RTL8390_HSM_LU_DATA0_NH_AGE_ZERO_MASK                                                                (0x1 << RTL8390_HSM_LU_DATA0_NH_AGE_ZERO_OFFSET)
  #define RTL8390_HSM_LU_DATA0_TRKEXA_BIT_OFFSET                                                               (15)
  #define RTL8390_HSM_LU_DATA0_TRKEXA_BIT_MASK                                                                 (0x1 << RTL8390_HSM_LU_DATA0_TRKEXA_BIT_OFFSET)
  #define RTL8390_HSM_LU_DATA0_EAPOL_TRAP_LUT_OFFSET                                                           (14)
  #define RTL8390_HSM_LU_DATA0_EAPOL_TRAP_LUT_MASK                                                             (0x1 << RTL8390_HSM_LU_DATA0_EAPOL_TRAP_LUT_OFFSET)
  #define RTL8390_HSM_LU_DATA0_IACL_PRI_OFFSET                                                                 (10)
  #define RTL8390_HSM_LU_DATA0_IACL_PRI_MASK                                                                   (0xF << RTL8390_HSM_LU_DATA0_IACL_PRI_OFFSET)
  #define RTL8390_HSM_LU_DATA0_ACL_BYPASS_OFFSET                                                               (7)
  #define RTL8390_HSM_LU_DATA0_ACL_BYPASS_MASK                                                                 (0x7 << RTL8390_HSM_LU_DATA0_ACL_BYPASS_OFFSET)
  #define RTL8390_HSM_LU_DATA0_DPORT_MOVE_OFFSET                                                               (5)
  #define RTL8390_HSM_LU_DATA0_DPORT_MOVE_MASK                                                                 (0x3 << RTL8390_HSM_LU_DATA0_DPORT_MOVE_OFFSET)
  #define RTL8390_HSM_LU_DATA0_SPORT_FILTER_EN_OFFSET                                                          (4)
  #define RTL8390_HSM_LU_DATA0_SPORT_FILTER_EN_MASK                                                            (0x1 << RTL8390_HSM_LU_DATA0_SPORT_FILTER_EN_OFFSET)
  #define RTL8390_HSM_LU_DATA0_GMAC_ERR_OFFSET                                                                 (3)
  #define RTL8390_HSM_LU_DATA0_GMAC_ERR_MASK                                                                   (0x1 << RTL8390_HSM_LU_DATA0_GMAC_ERR_OFFSET)
  #define RTL8390_HSM_LU_DATA0_MC_SA_OFFSET                                                                    (2)
  #define RTL8390_HSM_LU_DATA0_MC_SA_MASK                                                                      (0x1 << RTL8390_HSM_LU_DATA0_MC_SA_OFFSET)
  #define RTL8390_HSM_LU_DATA0_VLAN_SPFILTER_OFFSET                                                            (0)
  #define RTL8390_HSM_LU_DATA0_VLAN_SPFILTER_MASK                                                              (0x3 << RTL8390_HSM_LU_DATA0_VLAN_SPFILTER_OFFSET)

#define RTL8390_HSM_LU_DATA1_ADDR                                                                              (0x3CC4)
  #define RTL8390_HSM_LU_DATA1_DPM_52_32_OFFSET                                                                (0)
  #define RTL8390_HSM_LU_DATA1_DPM_52_32_MASK                                                                  (0x1FFFFF << RTL8390_HSM_LU_DATA1_DPM_52_32_OFFSET)

#define RTL8390_HSM_LU_DATA2_ADDR                                                                              (0x3CC8)
  #define RTL8390_HSM_LU_DATA2_DPM_31_0_OFFSET                                                                 (0)
  #define RTL8390_HSM_LU_DATA2_DPM_31_0_MASK                                                                   (0xFFFFFFFF << RTL8390_HSM_LU_DATA2_DPM_31_0_OFFSET)

#define RTL8390_HSM_LU_DATA3_ADDR                                                                              (0x3CCC)
  #define RTL8390_HSM_LU_DATA3_LOOKUP_TYPE_OFFSET                                                              (8)
  #define RTL8390_HSM_LU_DATA3_LOOKUP_TYPE_MASK                                                                (0x3 << RTL8390_HSM_LU_DATA3_LOOKUP_TYPE_OFFSET)
  #define RTL8390_HSM_LU_DATA3_FWD_TYPE_OFFSET                                                                 (6)
  #define RTL8390_HSM_LU_DATA3_FWD_TYPE_MASK                                                                   (0x3 << RTL8390_HSM_LU_DATA3_FWD_TYPE_OFFSET)
  #define RTL8390_HSM_LU_DATA3_NEWSA_AC_OFFSET                                                                 (4)
  #define RTL8390_HSM_LU_DATA3_NEWSA_AC_MASK                                                                   (0x3 << RTL8390_HSM_LU_DATA3_NEWSA_AC_OFFSET)
  #define RTL8390_HSM_LU_DATA3_PMOVE_ACT_OFFSET                                                                (2)
  #define RTL8390_HSM_LU_DATA3_PMOVE_ACT_MASK                                                                  (0x3 << RTL8390_HSM_LU_DATA3_PMOVE_ACT_OFFSET)
  #define RTL8390_HSM_LU_DATA3_MACLIMIT_ACT_OFFSET                                                             (0)
  #define RTL8390_HSM_LU_DATA3_MACLIMIT_ACT_MASK                                                               (0x3 << RTL8390_HSM_LU_DATA3_MACLIMIT_ACT_OFFSET)

#define RTL8390_HSM_LU_DATA4_ADDR                                                                              (0x3CD0)
  #define RTL8390_HSM_LU_DATA4_ROUTE_DATA_OFFSET                                                               (0)
  #define RTL8390_HSM_LU_DATA4_ROUTE_DATA_MASK                                                                 (0x3FFFFFFF << RTL8390_HSM_LU_DATA4_ROUTE_DATA_OFFSET)

#define RTL8390_HSM_LU_DATA5_ADDR                                                                              (0x3CD4)
  #define RTL8390_HSM_LU_DATA5_DA_HIT_OFFSET                                                                   (26)
  #define RTL8390_HSM_LU_DATA5_DA_HIT_MASK                                                                     (0x1 << RTL8390_HSM_LU_DATA5_DA_HIT_OFFSET)
  #define RTL8390_HSM_LU_DATA5_DA_DATA_OFFSET                                                                  (0)
  #define RTL8390_HSM_LU_DATA5_DA_DATA_MASK                                                                    (0x3FFFFFF << RTL8390_HSM_LU_DATA5_DA_DATA_OFFSET)

#define RTL8390_HSM_LU_DATA6_ADDR                                                                              (0x3CD8)
  #define RTL8390_HSM_LU_DATA6_SA_HIT_OFFSET                                                                   (17)
  #define RTL8390_HSM_LU_DATA6_SA_HIT_MASK                                                                     (0x1 << RTL8390_HSM_LU_DATA6_SA_HIT_OFFSET)
  #define RTL8390_HSM_LU_DATA6_SA_DATA_OFFSET                                                                  (4)
  #define RTL8390_HSM_LU_DATA6_SA_DATA_MASK                                                                    (0x1FFF << RTL8390_HSM_LU_DATA6_SA_DATA_OFFSET)
  #define RTL8390_HSM_LU_DATA6_CMAC_OFFSET                                                                     (3)
  #define RTL8390_HSM_LU_DATA6_CMAC_MASK                                                                       (0x1 << RTL8390_HSM_LU_DATA6_CMAC_OFFSET)
  #define RTL8390_HSM_LU_DATA6_GMAC_OFFSET                                                                     (2)
  #define RTL8390_HSM_LU_DATA6_GMAC_MASK                                                                       (0x1 << RTL8390_HSM_LU_DATA6_GMAC_OFFSET)
  #define RTL8390_HSM_LU_DATA6_IPV4_HDR_ERR_OFFSET                                                             (1)
  #define RTL8390_HSM_LU_DATA6_IPV4_HDR_ERR_MASK                                                               (0x1 << RTL8390_HSM_LU_DATA6_IPV4_HDR_ERR_OFFSET)
  #define RTL8390_HSM_LU_DATA6_IPV4_OPT_OFFSET                                                                 (0)
  #define RTL8390_HSM_LU_DATA6_IPV4_OPT_MASK                                                                   (0x1 << RTL8390_HSM_LU_DATA6_IPV4_OPT_OFFSET)

#define RTL8390_HSM_LU_DATA7_ADDR                                                                              (0x3CDC)
  #define RTL8390_HSM_LU_DATA7_IPV4_TTL_ZERO_OFFSET                                                            (29)
  #define RTL8390_HSM_LU_DATA7_IPV4_TTL_ZERO_MASK                                                              (0x1 << RTL8390_HSM_LU_DATA7_IPV4_TTL_ZERO_OFFSET)
  #define RTL8390_HSM_LU_DATA7_IPV6_HDR_ERR_OFFSET                                                             (28)
  #define RTL8390_HSM_LU_DATA7_IPV6_HDR_ERR_MASK                                                               (0x1 << RTL8390_HSM_LU_DATA7_IPV6_HDR_ERR_OFFSET)
  #define RTL8390_HSM_LU_DATA7_IPV6_HL_ZERO_OFFSET                                                             (27)
  #define RTL8390_HSM_LU_DATA7_IPV6_HL_ZERO_MASK                                                               (0x1 << RTL8390_HSM_LU_DATA7_IPV6_HL_ZERO_OFFSET)
  #define RTL8390_HSM_LU_DATA7_IPV6_HOP_OFFSET                                                                 (26)
  #define RTL8390_HSM_LU_DATA7_IPV6_HOP_MASK                                                                   (0x1 << RTL8390_HSM_LU_DATA7_IPV6_HOP_OFFSET)
  #define RTL8390_HSM_LU_DATA7_OAM_ACT_OFFSET                                                                  (24)
  #define RTL8390_HSM_LU_DATA7_OAM_ACT_MASK                                                                    (0x3 << RTL8390_HSM_LU_DATA7_OAM_ACT_OFFSET)
  #define RTL8390_HSM_LU_DATA7_STP_OFFSET                                                                      (22)
  #define RTL8390_HSM_LU_DATA7_STP_MASK                                                                        (0x3 << RTL8390_HSM_LU_DATA7_STP_OFFSET)
  #define RTL8390_HSM_LU_DATA7_VLAN_ZERO_OFFSET                                                                (21)
  #define RTL8390_HSM_LU_DATA7_VLAN_ZERO_MASK                                                                  (0x1 << RTL8390_HSM_LU_DATA7_VLAN_ZERO_OFFSET)
  #define RTL8390_HSM_LU_DATA7_VLAN_SPM_OFFSET                                                                 (20)
  #define RTL8390_HSM_LU_DATA7_VLAN_SPM_MASK                                                                   (0x1 << RTL8390_HSM_LU_DATA7_VLAN_SPM_OFFSET)
  #define RTL8390_HSM_LU_DATA7_FID_OFFSET                                                                      (12)
  #define RTL8390_HSM_LU_DATA7_FID_MASK                                                                        (0xFF << RTL8390_HSM_LU_DATA7_FID_OFFSET)
  #define RTL8390_HSM_LU_DATA7_METER_DROP_OFFSET                                                               (11)
  #define RTL8390_HSM_LU_DATA7_METER_DROP_MASK                                                                 (0x1 << RTL8390_HSM_LU_DATA7_METER_DROP_OFFSET)
  #define RTL8390_HSM_LU_DATA7_CFM_ACT_OFFSET                                                                  (9)
  #define RTL8390_HSM_LU_DATA7_CFM_ACT_MASK                                                                    (0x3 << RTL8390_HSM_LU_DATA7_CFM_ACT_OFFSET)
  #define RTL8390_HSM_LU_DATA7_CFM_IDX_OFFSET                                                                  (3)
  #define RTL8390_HSM_LU_DATA7_CFM_IDX_MASK                                                                    (0x3F << RTL8390_HSM_LU_DATA7_CFM_IDX_OFFSET)
  #define RTL8390_HSM_LU_DATA7_CFI_ACT_OFFSET                                                                  (1)
  #define RTL8390_HSM_LU_DATA7_CFI_ACT_MASK                                                                    (0x3 << RTL8390_HSM_LU_DATA7_CFI_ACT_OFFSET)
  #define RTL8390_HSM_LU_DATA7_TAG_ACT_OFFSET                                                                  (0)
  #define RTL8390_HSM_LU_DATA7_TAG_ACT_MASK                                                                    (0x1 << RTL8390_HSM_LU_DATA7_TAG_ACT_OFFSET)

#define RTL8390_HSM_LU_DATA8_ADDR                                                                              (0x3CE0)
  #define RTL8390_HSM_LU_DATA8_NIVID_OFFSET                                                                    (12)
  #define RTL8390_HSM_LU_DATA8_NIVID_MASK                                                                      (0xFFF << RTL8390_HSM_LU_DATA8_NIVID_OFFSET)
  #define RTL8390_HSM_LU_DATA8_NOVID_OFFSET                                                                    (0)
  #define RTL8390_HSM_LU_DATA8_NOVID_MASK                                                                      (0xFFF << RTL8390_HSM_LU_DATA8_NOVID_OFFSET)

#define RTL8390_HSM_LU_DATA9_ADDR                                                                              (0x3CE4)
  #define RTL8390_HSM_LU_DATA9_RVID_OFFSET                                                                     (17)
  #define RTL8390_HSM_LU_DATA9_RVID_MASK                                                                       (0xFFF << RTL8390_HSM_LU_DATA9_RVID_OFFSET)
  #define RTL8390_HSM_LU_DATA9_ACL_MEET_OFFSET                                                                 (16)
  #define RTL8390_HSM_LU_DATA9_ACL_MEET_MASK                                                                   (0x1 << RTL8390_HSM_LU_DATA9_ACL_MEET_OFFSET)
  #define RTL8390_HSM_LU_DATA9_ACLC2SC_OFFSET                                                                  (15)
  #define RTL8390_HSM_LU_DATA9_ACLC2SC_MASK                                                                    (0x1 << RTL8390_HSM_LU_DATA9_ACLC2SC_OFFSET)
  #define RTL8390_HSM_LU_DATA9_ACL_HIT_OFFSET                                                                  (12)
  #define RTL8390_HSM_LU_DATA9_ACL_HIT_MASK                                                                    (0x7 << RTL8390_HSM_LU_DATA9_ACL_HIT_OFFSET)
  #define RTL8390_HSM_LU_DATA9_ACL_IDX_OFFSET                                                                  (0)
  #define RTL8390_HSM_LU_DATA9_ACL_IDX_MASK                                                                    (0xFFF << RTL8390_HSM_LU_DATA9_ACL_IDX_OFFSET)

#define RTL8390_HSM_LU_DATA10_ADDR                                                                             (0x3CE8)
  #define RTL8390_HSM_LU_DATA10_ACL_DATA_OFFSET                                                                (3)
  #define RTL8390_HSM_LU_DATA10_ACL_DATA_MASK                                                                  (0x1FFFFFFF << RTL8390_HSM_LU_DATA10_ACL_DATA_OFFSET)
  #define RTL8390_HSM_LU_DATA10_SPE_TRAP_RSN_OFFSET                                                            (0)
  #define RTL8390_HSM_LU_DATA10_SPE_TRAP_RSN_MASK                                                              (0x7 << RTL8390_HSM_LU_DATA10_SPE_TRAP_RSN_OFFSET)

#define RTL8390_HSM_LU_DATA11_ADDR                                                                             (0x3CEC)
  #define RTL8390_HSM_LU_DATA11_RMA_BYP_VLAN_OFFSET                                                            (16)
  #define RTL8390_HSM_LU_DATA11_RMA_BYP_VLAN_MASK                                                              (0x1 << RTL8390_HSM_LU_DATA11_RMA_BYP_VLAN_OFFSET)
  #define RTL8390_HSM_LU_DATA11_SPE_TRAP_ACT_OFFSET                                                            (15)
  #define RTL8390_HSM_LU_DATA11_SPE_TRAP_ACT_MASK                                                              (0x1 << RTL8390_HSM_LU_DATA11_SPE_TRAP_ACT_OFFSET)
  #define RTL8390_HSM_LU_DATA11_EAV_CLASSA_OFFSET                                                              (14)
  #define RTL8390_HSM_LU_DATA11_EAV_CLASSA_MASK                                                                (0x1 << RTL8390_HSM_LU_DATA11_EAV_CLASSA_OFFSET)
  #define RTL8390_HSM_LU_DATA11_EAV_CLASSB_OFFSET                                                              (13)
  #define RTL8390_HSM_LU_DATA11_EAV_CLASSB_MASK                                                                (0x1 << RTL8390_HSM_LU_DATA11_EAV_CLASSB_OFFSET)
  #define RTL8390_HSM_LU_DATA11_HWATT_RSN_OFFSET                                                               (8)
  #define RTL8390_HSM_LU_DATA11_HWATT_RSN_MASK                                                                 (0x1F << RTL8390_HSM_LU_DATA11_HWATT_RSN_OFFSET)
  #define RTL8390_HSM_LU_DATA11_HWATT_ACT_OFFSET                                                               (6)
  #define RTL8390_HSM_LU_DATA11_HWATT_ACT_MASK                                                                 (0x3 << RTL8390_HSM_LU_DATA11_HWATT_ACT_OFFSET)
  #define RTL8390_HSM_LU_DATA11_RMA_PKT_OFFSET                                                                 (5)
  #define RTL8390_HSM_LU_DATA11_RMA_PKT_MASK                                                                   (0x1 << RTL8390_HSM_LU_DATA11_RMA_PKT_OFFSET)
  #define RTL8390_HSM_LU_DATA11_RMA_ACT_OFFSET                                                                 (3)
  #define RTL8390_HSM_LU_DATA11_RMA_ACT_MASK                                                                   (0x3 << RTL8390_HSM_LU_DATA11_RMA_ACT_OFFSET)
  #define RTL8390_HSM_LU_DATA11_RMA_BYPASS_OFFSET                                                              (2)
  #define RTL8390_HSM_LU_DATA11_RMA_BYPASS_MASK                                                                (0x1 << RTL8390_HSM_LU_DATA11_RMA_BYPASS_OFFSET)
  #define RTL8390_HSM_LU_DATA11_C2SC_HIT_MODE_OFFSET                                                           (1)
  #define RTL8390_HSM_LU_DATA11_C2SC_HIT_MODE_MASK                                                             (0x1 << RTL8390_HSM_LU_DATA11_C2SC_HIT_MODE_OFFSET)
  #define RTL8390_HSM_LU_DATA11_C2SC_HIT_OFFSET                                                                (0)
  #define RTL8390_HSM_LU_DATA11_C2SC_HIT_MASK                                                                  (0x1 << RTL8390_HSM_LU_DATA11_C2SC_HIT_OFFSET)

#define RTL8390_HSM_LU_DATA12_ADDR                                                                             (0x3CF0)
  #define RTL8390_HSM_LU_DATA12_C2SC_DATA_OFFSET                                                               (7)
  #define RTL8390_HSM_LU_DATA12_C2SC_DATA_MASK                                                                 (0x1FFFFFF << RTL8390_HSM_LU_DATA12_C2SC_DATA_OFFSET)
  #define RTL8390_HSM_LU_DATA12_INTERNAL_PRIO_OFFSET                                                           (4)
  #define RTL8390_HSM_LU_DATA12_INTERNAL_PRIO_MASK                                                             (0x7 << RTL8390_HSM_LU_DATA12_INTERNAL_PRIO_OFFSET)
  #define RTL8390_HSM_LU_DATA12_DP_PRE_OFFSET                                                                  (2)
  #define RTL8390_HSM_LU_DATA12_DP_PRE_MASK                                                                    (0x3 << RTL8390_HSM_LU_DATA12_DP_PRE_OFFSET)
  #define RTL8390_HSM_LU_DATA12_PROTOCOL_STORM_OFFSET                                                          (1)
  #define RTL8390_HSM_LU_DATA12_PROTOCOL_STORM_MASK                                                            (0x1 << RTL8390_HSM_LU_DATA12_PROTOCOL_STORM_OFFSET)
  #define RTL8390_HSM_LU_DATA12_IBW_PASS_OFFSET                                                                (0)
  #define RTL8390_HSM_LU_DATA12_IBW_PASS_MASK                                                                  (0x1 << RTL8390_HSM_LU_DATA12_IBW_PASS_OFFSET)

#define RTL8390_HSM_LU_DATA13_ADDR                                                                             (0x3CF4)
  #define RTL8390_HSM_LU_DATA13_SLID_OFFSET                                                                    (5)
  #define RTL8390_HSM_LU_DATA13_SLID_MASK                                                                      (0x3F << RTL8390_HSM_LU_DATA13_SLID_OFFSET)
  #define RTL8390_HSM_LU_DATA13_TRUNK_GRP_OFFSET                                                               (0)
  #define RTL8390_HSM_LU_DATA13_TRUNK_GRP_MASK                                                                 (0x1F << RTL8390_HSM_LU_DATA13_TRUNK_GRP_OFFSET)

/*
 * Feature: Modifier HSA 
 */
#define RTL8390_HSA_CTRL_ADDR                                                                                  (0x3D00)
  #define RTL8390_HSA_CTRL_HSA_BUSY_OFFSET                                                                     (0)
  #define RTL8390_HSA_CTRL_HSA_BUSY_MASK                                                                       (0x1 << RTL8390_HSA_CTRL_HSA_BUSY_OFFSET)

#define RTL8390_HSA_DATA0_ADDR                                                                                 (0x3D04)
  #define RTL8390_HSA_DATA0_PAGE_CNT_OFFSET                                                                    (20)
  #define RTL8390_HSA_DATA0_PAGE_CNT_MASK                                                                      (0x3F << RTL8390_HSA_DATA0_PAGE_CNT_OFFSET)
  #define RTL8390_HSA_DATA0_ACL_MPLS_HIT_OFFSET                                                                (19)
  #define RTL8390_HSA_DATA0_ACL_MPLS_HIT_MASK                                                                  (0x1 << RTL8390_HSA_DATA0_ACL_MPLS_HIT_OFFSET)
  #define RTL8390_HSA_DATA0_ACL_MPLS_ACT_OFFSET                                                                (18)
  #define RTL8390_HSA_DATA0_ACL_MPLS_ACT_MASK                                                                  (0x1 << RTL8390_HSA_DATA0_ACL_MPLS_ACT_OFFSET)
  #define RTL8390_HSA_DATA0_MPLS_INDEX_OFFSET                                                                  (9)
  #define RTL8390_HSA_DATA0_MPLS_INDEX_MASK                                                                    (0x1FF << RTL8390_HSA_DATA0_MPLS_INDEX_OFFSET)
  #define RTL8390_HSA_DATA0_ASTAGSTS_OFFSET                                                                    (8)
  #define RTL8390_HSA_DATA0_ASTAGSTS_MASK                                                                      (0x1 << RTL8390_HSA_DATA0_ASTAGSTS_OFFSET)
  #define RTL8390_HSA_DATA0_CTAG_DM_OFFSET                                                                     (7)
  #define RTL8390_HSA_DATA0_CTAG_DM_MASK                                                                       (0x1 << RTL8390_HSA_DATA0_CTAG_DM_OFFSET)
  #define RTL8390_HSA_DATA0_CTAG_DGPKT_OFFSET                                                                  (6)
  #define RTL8390_HSA_DATA0_CTAG_DGPKT_MASK                                                                    (0x1 << RTL8390_HSA_DATA0_CTAG_DGPKT_OFFSET)
  #define RTL8390_HSA_DATA0_TX_PTP_LOG_OFFSET                                                                  (5)
  #define RTL8390_HSA_DATA0_TX_PTP_LOG_MASK                                                                    (0x1 << RTL8390_HSA_DATA0_TX_PTP_LOG_OFFSET)
  #define RTL8390_HSA_DATA0_TX_PTP_OFFLOAD_OFFSET                                                              (3)
  #define RTL8390_HSA_DATA0_TX_PTP_OFFLOAD_MASK                                                                (0x3 << RTL8390_HSA_DATA0_TX_PTP_OFFLOAD_OFFSET)
  #define RTL8390_HSA_DATA0_NEW_SA_OFFSET                                                                      (2)
  #define RTL8390_HSA_DATA0_NEW_SA_MASK                                                                        (0x1 << RTL8390_HSA_DATA0_NEW_SA_OFFSET)
  #define RTL8390_HSA_DATA0_MAC_CST_OFFSET                                                                     (1)
  #define RTL8390_HSA_DATA0_MAC_CST_MASK                                                                       (0x1 << RTL8390_HSA_DATA0_MAC_CST_OFFSET)
  #define RTL8390_HSA_DATA0_STC_L2_PMV_OFFSET                                                                  (0)
  #define RTL8390_HSA_DATA0_STC_L2_PMV_MASK                                                                    (0x1 << RTL8390_HSA_DATA0_STC_L2_PMV_OFFSET)

#define RTL8390_HSA_DATA1_ADDR                                                                                 (0x3D08)
  #define RTL8390_HSA_DATA1_ATK_TYPE_OFFSET                                                                    (26)
  #define RTL8390_HSA_DATA1_ATK_TYPE_MASK                                                                      (0x1F << RTL8390_HSA_DATA1_ATK_TYPE_OFFSET)
  #define RTL8390_HSA_DATA1_DM_RXIDX_OFFSET                                                                    (20)
  #define RTL8390_HSA_DATA1_DM_RXIDX_MASK                                                                      (0x3F << RTL8390_HSA_DATA1_DM_RXIDX_OFFSET)
  #define RTL8390_HSA_DATA1_ACL_HIT_OFFSET                                                                     (19)
  #define RTL8390_HSA_DATA1_ACL_HIT_MASK                                                                       (0x1 << RTL8390_HSA_DATA1_ACL_HIT_OFFSET)
  #define RTL8390_HSA_DATA1_ACL_ID_OFFSET                                                                      (7)
  #define RTL8390_HSA_DATA1_ACL_ID_MASK                                                                        (0xFFF << RTL8390_HSA_DATA1_ACL_ID_OFFSET)
  #define RTL8390_HSA_DATA1_EAV_CLASS_B_OFFSET                                                                 (6)
  #define RTL8390_HSA_DATA1_EAV_CLASS_B_MASK                                                                   (0x1 << RTL8390_HSA_DATA1_EAV_CLASS_B_OFFSET)
  #define RTL8390_HSA_DATA1_EAV_CLASS_A_OFFSET                                                                 (5)
  #define RTL8390_HSA_DATA1_EAV_CLASS_A_MASK                                                                   (0x1 << RTL8390_HSA_DATA1_EAV_CLASS_A_OFFSET)
  #define RTL8390_HSA_DATA1_REASON_OFFSET                                                                      (0)
  #define RTL8390_HSA_DATA1_REASON_MASK                                                                        (0x1F << RTL8390_HSA_DATA1_REASON_OFFSET)

#define RTL8390_HSA_DATA2_ADDR                                                                                 (0x3D0C)
  #define RTL8390_HSA_DATA2_ACL_TOS_OFFSET                                                                     (31)
  #define RTL8390_HSA_DATA2_ACL_TOS_MASK                                                                       (0x1 << RTL8390_HSA_DATA2_ACL_TOS_OFFSET)
  #define RTL8390_HSA_DATA2_NEW_TOS_OFFSET                                                                     (23)
  #define RTL8390_HSA_DATA2_NEW_TOS_MASK                                                                       (0xFF << RTL8390_HSA_DATA2_NEW_TOS_OFFSET)
  #define RTL8390_HSA_DATA2_INTERNAL_PRI_OFFSET                                                                (20)
  #define RTL8390_HSA_DATA2_INTERNAL_PRI_MASK                                                                  (0x7 << RTL8390_HSA_DATA2_INTERNAL_PRI_OFFSET)
  #define RTL8390_HSA_DATA2_OPRI_ACT_OFFSET                                                                    (19)
  #define RTL8390_HSA_DATA2_OPRI_ACT_MASK                                                                      (0x1 << RTL8390_HSA_DATA2_OPRI_ACT_OFFSET)
  #define RTL8390_HSA_DATA2_IPRI_ACT_OFFSET                                                                    (18)
  #define RTL8390_HSA_DATA2_IPRI_ACT_MASK                                                                      (0x1 << RTL8390_HSA_DATA2_IPRI_ACT_OFFSET)
  #define RTL8390_HSA_DATA2_C2SC_PRI_OFFSET                                                                    (17)
  #define RTL8390_HSA_DATA2_C2SC_PRI_MASK                                                                      (0x1 << RTL8390_HSA_DATA2_C2SC_PRI_OFFSET)
  #define RTL8390_HSA_DATA2_EACL_ITAG_OFFSET                                                                   (16)
  #define RTL8390_HSA_DATA2_EACL_ITAG_MASK                                                                     (0x1 << RTL8390_HSA_DATA2_EACL_ITAG_OFFSET)
  #define RTL8390_HSA_DATA2_EACL_OTAG_OFFSET                                                                   (15)
  #define RTL8390_HSA_DATA2_EACL_OTAG_MASK                                                                     (0x1 << RTL8390_HSA_DATA2_EACL_OTAG_OFFSET)
  #define RTL8390_HSA_DATA2_C2SC_ITAG_OFFSET                                                                   (14)
  #define RTL8390_HSA_DATA2_C2SC_ITAG_MASK                                                                     (0x1 << RTL8390_HSA_DATA2_C2SC_ITAG_OFFSET)
  #define RTL8390_HSA_DATA2_C2SC_OTAG_OFFSET                                                                   (13)
  #define RTL8390_HSA_DATA2_C2SC_OTAG_MASK                                                                     (0x1 << RTL8390_HSA_DATA2_C2SC_OTAG_OFFSET)
  #define RTL8390_HSA_DATA2_ITAG_STATUS_OFFSET                                                                 (11)
  #define RTL8390_HSA_DATA2_ITAG_STATUS_MASK                                                                   (0x3 << RTL8390_HSA_DATA2_ITAG_STATUS_OFFSET)
  #define RTL8390_HSA_DATA2_OTAG_STATUS_OFFSET                                                                 (9)
  #define RTL8390_HSA_DATA2_OTAG_STATUS_MASK                                                                   (0x3 << RTL8390_HSA_DATA2_OTAG_STATUS_OFFSET)
  #define RTL8390_HSA_DATA2_EACL_IVID_OFFSET                                                                   (8)
  #define RTL8390_HSA_DATA2_EACL_IVID_MASK                                                                     (0x1 << RTL8390_HSA_DATA2_EACL_IVID_OFFSET)
  #define RTL8390_HSA_DATA2_C2SC_IVID_OFFSET                                                                   (7)
  #define RTL8390_HSA_DATA2_C2SC_IVID_MASK                                                                     (0x1 << RTL8390_HSA_DATA2_C2SC_IVID_OFFSET)
  #define RTL8390_HSA_DATA2_EACL_OTPID_OFFSET                                                                  (6)
  #define RTL8390_HSA_DATA2_EACL_OTPID_MASK                                                                    (0x1 << RTL8390_HSA_DATA2_EACL_OTPID_OFFSET)
  #define RTL8390_HSA_DATA2_OTPID_IDX_OFFSET                                                                   (4)
  #define RTL8390_HSA_DATA2_OTPID_IDX_MASK                                                                     (0x3 << RTL8390_HSA_DATA2_OTPID_IDX_OFFSET)
  #define RTL8390_HSA_DATA2_EACL_ITPID_OFFSET                                                                  (3)
  #define RTL8390_HSA_DATA2_EACL_ITPID_MASK                                                                    (0x1 << RTL8390_HSA_DATA2_EACL_ITPID_OFFSET)
  #define RTL8390_HSA_DATA2_C2SC_ITPID_OFFSET                                                                  (2)
  #define RTL8390_HSA_DATA2_C2SC_ITPID_MASK                                                                    (0x1 << RTL8390_HSA_DATA2_C2SC_ITPID_OFFSET)
  #define RTL8390_HSA_DATA2_ITPID_IDX_OFFSET                                                                   (0)
  #define RTL8390_HSA_DATA2_ITPID_IDX_MASK                                                                     (0x3 << RTL8390_HSA_DATA2_ITPID_IDX_OFFSET)

#define RTL8390_HSA_DATA3_ADDR                                                                                 (0x3D10)
  #define RTL8390_HSA_DATA3_NEW_OTAG_OFFSET                                                                    (16)
  #define RTL8390_HSA_DATA3_NEW_OTAG_MASK                                                                      (0xFFFF << RTL8390_HSA_DATA3_NEW_OTAG_OFFSET)
  #define RTL8390_HSA_DATA3_NEW_ITAG_OFFSET                                                                    (0)
  #define RTL8390_HSA_DATA3_NEW_ITAG_MASK                                                                      (0xFFFF << RTL8390_HSA_DATA3_NEW_ITAG_OFFSET)

#define RTL8390_HSA_DATA4_ADDR                                                                                 (0x3D14)
  #define RTL8390_HSA_DATA4_ALE_OVID_OFFSET                                                                    (31)
  #define RTL8390_HSA_DATA4_ALE_OVID_MASK                                                                      (0x1 << RTL8390_HSA_DATA4_ALE_OVID_OFFSET)
  #define RTL8390_HSA_DATA4_L3_ROUTE_OFFSET                                                                    (15)
  #define RTL8390_HSA_DATA4_L3_ROUTE_MASK                                                                      (0x1 << RTL8390_HSA_DATA4_L3_ROUTE_OFFSET)
  #define RTL8390_HSA_DATA4_DA_PID_OFFSET                                                                      (4)
  #define RTL8390_HSA_DATA4_DA_PID_MASK                                                                        (0x7FF << RTL8390_HSA_DATA4_DA_PID_OFFSET)
  #define RTL8390_HSA_DATA4_NORMAL_FWD_OFFSET                                                                  (0)
  #define RTL8390_HSA_DATA4_NORMAL_FWD_MASK                                                                    (0xF << RTL8390_HSA_DATA4_NORMAL_FWD_OFFSET)

#define RTL8390_HSA_DATA5_ADDR                                                                                 (0x3D18)
  #define RTL8390_HSA_DATA5_SWAP_MAC_OFFSET                                                                    (31)
  #define RTL8390_HSA_DATA5_SWAP_MAC_MASK                                                                      (0x1 << RTL8390_HSA_DATA5_SWAP_MAC_OFFSET)
  #define RTL8390_HSA_DATA5_CPU_FWD_OFFSET                                                                     (30)
  #define RTL8390_HSA_DATA5_CPU_FWD_MASK                                                                       (0x1 << RTL8390_HSA_DATA5_CPU_FWD_OFFSET)
  #define RTL8390_HSA_DATA5_SFLOW_INFO_OFFSET                                                                  (24)
  #define RTL8390_HSA_DATA5_SFLOW_INFO_MASK                                                                    (0x3F << RTL8390_HSA_DATA5_SFLOW_INFO_OFFSET)
  #define RTL8390_HSA_DATA5_MIRROR_1_INFO_OFFSET                                                               (18)
  #define RTL8390_HSA_DATA5_MIRROR_1_INFO_MASK                                                                 (0x3F << RTL8390_HSA_DATA5_MIRROR_1_INFO_OFFSET)
  #define RTL8390_HSA_DATA5_MIRROR_2_INFO_OFFSET                                                               (12)
  #define RTL8390_HSA_DATA5_MIRROR_2_INFO_MASK                                                                 (0x3F << RTL8390_HSA_DATA5_MIRROR_2_INFO_OFFSET)
  #define RTL8390_HSA_DATA5_MIRROR_3_INFO_OFFSET                                                               (6)
  #define RTL8390_HSA_DATA5_MIRROR_3_INFO_MASK                                                                 (0x3F << RTL8390_HSA_DATA5_MIRROR_3_INFO_OFFSET)
  #define RTL8390_HSA_DATA5_MIRROR_4_INFO_OFFSET                                                               (0)
  #define RTL8390_HSA_DATA5_MIRROR_4_INFO_MASK                                                                 (0x3F << RTL8390_HSA_DATA5_MIRROR_4_INFO_OFFSET)

#define RTL8390_HSA_DATA6_ADDR                                                                                 (0x3D1C)
  #define RTL8390_HSA_DATA6_PORT9_QID_OFFSET                                                                   (27)
  #define RTL8390_HSA_DATA6_PORT9_QID_MASK                                                                     (0x7 << RTL8390_HSA_DATA6_PORT9_QID_OFFSET)
  #define RTL8390_HSA_DATA6_PORT8_QID_OFFSET                                                                   (24)
  #define RTL8390_HSA_DATA6_PORT8_QID_MASK                                                                     (0x7 << RTL8390_HSA_DATA6_PORT8_QID_OFFSET)
  #define RTL8390_HSA_DATA6_PORT7_QID_OFFSET                                                                   (21)
  #define RTL8390_HSA_DATA6_PORT7_QID_MASK                                                                     (0x7 << RTL8390_HSA_DATA6_PORT7_QID_OFFSET)
  #define RTL8390_HSA_DATA6_PORT6_QID_OFFSET                                                                   (18)
  #define RTL8390_HSA_DATA6_PORT6_QID_MASK                                                                     (0x7 << RTL8390_HSA_DATA6_PORT6_QID_OFFSET)
  #define RTL8390_HSA_DATA6_PORT5_QID_OFFSET                                                                   (15)
  #define RTL8390_HSA_DATA6_PORT5_QID_MASK                                                                     (0x7 << RTL8390_HSA_DATA6_PORT5_QID_OFFSET)
  #define RTL8390_HSA_DATA6_PORT4_QID_OFFSET                                                                   (12)
  #define RTL8390_HSA_DATA6_PORT4_QID_MASK                                                                     (0x7 << RTL8390_HSA_DATA6_PORT4_QID_OFFSET)
  #define RTL8390_HSA_DATA6_PORT3_QID_OFFSET                                                                   (9)
  #define RTL8390_HSA_DATA6_PORT3_QID_MASK                                                                     (0x7 << RTL8390_HSA_DATA6_PORT3_QID_OFFSET)
  #define RTL8390_HSA_DATA6_PORT2_QID_OFFSET                                                                   (6)
  #define RTL8390_HSA_DATA6_PORT2_QID_MASK                                                                     (0x7 << RTL8390_HSA_DATA6_PORT2_QID_OFFSET)
  #define RTL8390_HSA_DATA6_PORT1_QID_OFFSET                                                                   (3)
  #define RTL8390_HSA_DATA6_PORT1_QID_MASK                                                                     (0x7 << RTL8390_HSA_DATA6_PORT1_QID_OFFSET)
  #define RTL8390_HSA_DATA6_PORT0_QID_OFFSET                                                                   (0)
  #define RTL8390_HSA_DATA6_PORT0_QID_MASK                                                                     (0x7 << RTL8390_HSA_DATA6_PORT0_QID_OFFSET)

#define RTL8390_HSA_DATA7_ADDR                                                                                 (0x3D20)
  #define RTL8390_HSA_DATA7_PORT19_QID_OFFSET                                                                  (27)
  #define RTL8390_HSA_DATA7_PORT19_QID_MASK                                                                    (0x7 << RTL8390_HSA_DATA7_PORT19_QID_OFFSET)
  #define RTL8390_HSA_DATA7_PORT18_QID_OFFSET                                                                  (24)
  #define RTL8390_HSA_DATA7_PORT18_QID_MASK                                                                    (0x7 << RTL8390_HSA_DATA7_PORT18_QID_OFFSET)
  #define RTL8390_HSA_DATA7_PORT17_QID_OFFSET                                                                  (21)
  #define RTL8390_HSA_DATA7_PORT17_QID_MASK                                                                    (0x7 << RTL8390_HSA_DATA7_PORT17_QID_OFFSET)
  #define RTL8390_HSA_DATA7_PORT16_QID_OFFSET                                                                  (18)
  #define RTL8390_HSA_DATA7_PORT16_QID_MASK                                                                    (0x7 << RTL8390_HSA_DATA7_PORT16_QID_OFFSET)
  #define RTL8390_HSA_DATA7_PORT15_QID_OFFSET                                                                  (15)
  #define RTL8390_HSA_DATA7_PORT15_QID_MASK                                                                    (0x7 << RTL8390_HSA_DATA7_PORT15_QID_OFFSET)
  #define RTL8390_HSA_DATA7_PORT14_QID_OFFSET                                                                  (12)
  #define RTL8390_HSA_DATA7_PORT14_QID_MASK                                                                    (0x7 << RTL8390_HSA_DATA7_PORT14_QID_OFFSET)
  #define RTL8390_HSA_DATA7_PORT13_QID_OFFSET                                                                  (9)
  #define RTL8390_HSA_DATA7_PORT13_QID_MASK                                                                    (0x7 << RTL8390_HSA_DATA7_PORT13_QID_OFFSET)
  #define RTL8390_HSA_DATA7_PORT12_QID_OFFSET                                                                  (6)
  #define RTL8390_HSA_DATA7_PORT12_QID_MASK                                                                    (0x7 << RTL8390_HSA_DATA7_PORT12_QID_OFFSET)
  #define RTL8390_HSA_DATA7_PORT11_QID_OFFSET                                                                  (3)
  #define RTL8390_HSA_DATA7_PORT11_QID_MASK                                                                    (0x7 << RTL8390_HSA_DATA7_PORT11_QID_OFFSET)
  #define RTL8390_HSA_DATA7_PORT10_QID_OFFSET                                                                  (0)
  #define RTL8390_HSA_DATA7_PORT10_QID_MASK                                                                    (0x7 << RTL8390_HSA_DATA7_PORT10_QID_OFFSET)

#define RTL8390_HSA_DATA8_ADDR                                                                                 (0x3D24)
  #define RTL8390_HSA_DATA8_PORT29_QID_OFFSET                                                                  (27)
  #define RTL8390_HSA_DATA8_PORT29_QID_MASK                                                                    (0x7 << RTL8390_HSA_DATA8_PORT29_QID_OFFSET)
  #define RTL8390_HSA_DATA8_PORT28_QID_OFFSET                                                                  (24)
  #define RTL8390_HSA_DATA8_PORT28_QID_MASK                                                                    (0x7 << RTL8390_HSA_DATA8_PORT28_QID_OFFSET)
  #define RTL8390_HSA_DATA8_PORT27_QID_OFFSET                                                                  (21)
  #define RTL8390_HSA_DATA8_PORT27_QID_MASK                                                                    (0x7 << RTL8390_HSA_DATA8_PORT27_QID_OFFSET)
  #define RTL8390_HSA_DATA8_PORT26_QID_OFFSET                                                                  (18)
  #define RTL8390_HSA_DATA8_PORT26_QID_MASK                                                                    (0x7 << RTL8390_HSA_DATA8_PORT26_QID_OFFSET)
  #define RTL8390_HSA_DATA8_PORT25_QID_OFFSET                                                                  (15)
  #define RTL8390_HSA_DATA8_PORT25_QID_MASK                                                                    (0x7 << RTL8390_HSA_DATA8_PORT25_QID_OFFSET)
  #define RTL8390_HSA_DATA8_PORT24_QID_OFFSET                                                                  (12)
  #define RTL8390_HSA_DATA8_PORT24_QID_MASK                                                                    (0x7 << RTL8390_HSA_DATA8_PORT24_QID_OFFSET)
  #define RTL8390_HSA_DATA8_PORT23_QID_OFFSET                                                                  (9)
  #define RTL8390_HSA_DATA8_PORT23_QID_MASK                                                                    (0x7 << RTL8390_HSA_DATA8_PORT23_QID_OFFSET)
  #define RTL8390_HSA_DATA8_PORT22_QID_OFFSET                                                                  (6)
  #define RTL8390_HSA_DATA8_PORT22_QID_MASK                                                                    (0x7 << RTL8390_HSA_DATA8_PORT22_QID_OFFSET)
  #define RTL8390_HSA_DATA8_PORT21_QID_OFFSET                                                                  (3)
  #define RTL8390_HSA_DATA8_PORT21_QID_MASK                                                                    (0x7 << RTL8390_HSA_DATA8_PORT21_QID_OFFSET)
  #define RTL8390_HSA_DATA8_PORT20_QID_OFFSET                                                                  (0)
  #define RTL8390_HSA_DATA8_PORT20_QID_MASK                                                                    (0x7 << RTL8390_HSA_DATA8_PORT20_QID_OFFSET)

#define RTL8390_HSA_DATA9_ADDR                                                                                 (0x3D28)
  #define RTL8390_HSA_DATA9_PORT39_QID_OFFSET                                                                  (27)
  #define RTL8390_HSA_DATA9_PORT39_QID_MASK                                                                    (0x7 << RTL8390_HSA_DATA9_PORT39_QID_OFFSET)
  #define RTL8390_HSA_DATA9_PORT38_QID_OFFSET                                                                  (24)
  #define RTL8390_HSA_DATA9_PORT38_QID_MASK                                                                    (0x7 << RTL8390_HSA_DATA9_PORT38_QID_OFFSET)
  #define RTL8390_HSA_DATA9_PORT37_QID_OFFSET                                                                  (21)
  #define RTL8390_HSA_DATA9_PORT37_QID_MASK                                                                    (0x7 << RTL8390_HSA_DATA9_PORT37_QID_OFFSET)
  #define RTL8390_HSA_DATA9_PORT36_QID_OFFSET                                                                  (18)
  #define RTL8390_HSA_DATA9_PORT36_QID_MASK                                                                    (0x7 << RTL8390_HSA_DATA9_PORT36_QID_OFFSET)
  #define RTL8390_HSA_DATA9_PORT35_QID_OFFSET                                                                  (15)
  #define RTL8390_HSA_DATA9_PORT35_QID_MASK                                                                    (0x7 << RTL8390_HSA_DATA9_PORT35_QID_OFFSET)
  #define RTL8390_HSA_DATA9_PORT34_QID_OFFSET                                                                  (12)
  #define RTL8390_HSA_DATA9_PORT34_QID_MASK                                                                    (0x7 << RTL8390_HSA_DATA9_PORT34_QID_OFFSET)
  #define RTL8390_HSA_DATA9_PORT33_QID_OFFSET                                                                  (9)
  #define RTL8390_HSA_DATA9_PORT33_QID_MASK                                                                    (0x7 << RTL8390_HSA_DATA9_PORT33_QID_OFFSET)
  #define RTL8390_HSA_DATA9_PORT32_QID_OFFSET                                                                  (6)
  #define RTL8390_HSA_DATA9_PORT32_QID_MASK                                                                    (0x7 << RTL8390_HSA_DATA9_PORT32_QID_OFFSET)
  #define RTL8390_HSA_DATA9_PORT31_QID_OFFSET                                                                  (3)
  #define RTL8390_HSA_DATA9_PORT31_QID_MASK                                                                    (0x7 << RTL8390_HSA_DATA9_PORT31_QID_OFFSET)
  #define RTL8390_HSA_DATA9_PORT30_QID_OFFSET                                                                  (0)
  #define RTL8390_HSA_DATA9_PORT30_QID_MASK                                                                    (0x7 << RTL8390_HSA_DATA9_PORT30_QID_OFFSET)

#define RTL8390_HSA_DATA10_ADDR                                                                                (0x3D2C)
  #define RTL8390_HSA_DATA10_PORT49_QID_OFFSET                                                                 (27)
  #define RTL8390_HSA_DATA10_PORT49_QID_MASK                                                                   (0x7 << RTL8390_HSA_DATA10_PORT49_QID_OFFSET)
  #define RTL8390_HSA_DATA10_PORT48_QID_OFFSET                                                                 (24)
  #define RTL8390_HSA_DATA10_PORT48_QID_MASK                                                                   (0x7 << RTL8390_HSA_DATA10_PORT48_QID_OFFSET)
  #define RTL8390_HSA_DATA10_PORT47_QID_OFFSET                                                                 (21)
  #define RTL8390_HSA_DATA10_PORT47_QID_MASK                                                                   (0x7 << RTL8390_HSA_DATA10_PORT47_QID_OFFSET)
  #define RTL8390_HSA_DATA10_PORT46_QID_OFFSET                                                                 (18)
  #define RTL8390_HSA_DATA10_PORT46_QID_MASK                                                                   (0x7 << RTL8390_HSA_DATA10_PORT46_QID_OFFSET)
  #define RTL8390_HSA_DATA10_PORT45_QID_OFFSET                                                                 (15)
  #define RTL8390_HSA_DATA10_PORT45_QID_MASK                                                                   (0x7 << RTL8390_HSA_DATA10_PORT45_QID_OFFSET)
  #define RTL8390_HSA_DATA10_PORT44_QID_OFFSET                                                                 (12)
  #define RTL8390_HSA_DATA10_PORT44_QID_MASK                                                                   (0x7 << RTL8390_HSA_DATA10_PORT44_QID_OFFSET)
  #define RTL8390_HSA_DATA10_PORT43_QID_OFFSET                                                                 (9)
  #define RTL8390_HSA_DATA10_PORT43_QID_MASK                                                                   (0x7 << RTL8390_HSA_DATA10_PORT43_QID_OFFSET)
  #define RTL8390_HSA_DATA10_PORT42_QID_OFFSET                                                                 (6)
  #define RTL8390_HSA_DATA10_PORT42_QID_MASK                                                                   (0x7 << RTL8390_HSA_DATA10_PORT42_QID_OFFSET)
  #define RTL8390_HSA_DATA10_PORT41_QID_OFFSET                                                                 (3)
  #define RTL8390_HSA_DATA10_PORT41_QID_MASK                                                                   (0x7 << RTL8390_HSA_DATA10_PORT41_QID_OFFSET)
  #define RTL8390_HSA_DATA10_PORT40_QID_OFFSET                                                                 (0)
  #define RTL8390_HSA_DATA10_PORT40_QID_MASK                                                                   (0x7 << RTL8390_HSA_DATA10_PORT40_QID_OFFSET)

#define RTL8390_HSA_DATA11_ADDR                                                                                (0x3D30)
  #define RTL8390_HSA_DATA11_PORT52_QID_OFFSET                                                                 (6)
  #define RTL8390_HSA_DATA11_PORT52_QID_MASK                                                                   (0x7 << RTL8390_HSA_DATA11_PORT52_QID_OFFSET)
  #define RTL8390_HSA_DATA11_PORT51_QID_OFFSET                                                                 (3)
  #define RTL8390_HSA_DATA11_PORT51_QID_MASK                                                                   (0x7 << RTL8390_HSA_DATA11_PORT51_QID_OFFSET)
  #define RTL8390_HSA_DATA11_PORT50_QID_OFFSET                                                                 (0)
  #define RTL8390_HSA_DATA11_PORT50_QID_MASK                                                                   (0x7 << RTL8390_HSA_DATA11_PORT50_QID_OFFSET)

#define RTL8390_HSA_DATA12_ADDR                                                                                (0x3D34)
  #define RTL8390_HSA_DATA12_COLOR_OFFSET                                                                      (13)
  #define RTL8390_HSA_DATA12_COLOR_MASK                                                                        (0x3 << RTL8390_HSA_DATA12_COLOR_OFFSET)
  #define RTL8390_HSA_DATA12_RVID_SEL_OFFSET                                                                   (12)
  #define RTL8390_HSA_DATA12_RVID_SEL_MASK                                                                     (0x1 << RTL8390_HSA_DATA12_RVID_SEL_OFFSET)
  #define RTL8390_HSA_DATA12_RVID_OFFSET                                                                       (0)
  #define RTL8390_HSA_DATA12_RVID_MASK                                                                         (0xFFF << RTL8390_HSA_DATA12_RVID_OFFSET)

#define RTL8390_HSA_DATA13_ADDR                                                                                (0x3D38)
  #define RTL8390_HSA_DATA13_DPC_OFFSET                                                                        (21)
  #define RTL8390_HSA_DATA13_DPC_MASK                                                                          (0x3F << RTL8390_HSA_DATA13_DPC_OFFSET)
  #define RTL8390_HSA_DATA13_DPM_52_32_OFFSET                                                                  (0)
  #define RTL8390_HSA_DATA13_DPM_52_32_MASK                                                                    (0x1FFFFF << RTL8390_HSA_DATA13_DPM_52_32_OFFSET)

#define RTL8390_HSA_DATA14_ADDR                                                                                (0x3D3C)
  #define RTL8390_HSA_DATA14_DPM_31_0_OFFSET                                                                   (0)
  #define RTL8390_HSA_DATA14_DPM_31_0_MASK                                                                     (0xFFFFFFFF << RTL8390_HSA_DATA14_DPM_31_0_OFFSET)

#define RTL8390_HSA_DATA15_ADDR                                                                                (0x3D40)
  #define RTL8390_HSA_DATA15_ENDSC_OFFSET                                                                      (16)
  #define RTL8390_HSA_DATA15_ENDSC_MASK                                                                        (0xFFF << RTL8390_HSA_DATA15_ENDSC_OFFSET)
  #define RTL8390_HSA_DATA15_BGDSC_OFFSET                                                                      (4)
  #define RTL8390_HSA_DATA15_BGDSC_MASK                                                                        (0xFFF << RTL8390_HSA_DATA15_BGDSC_OFFSET)
  #define RTL8390_HSA_DATA15_STPID_IDX_OFFSET                                                                  (2)
  #define RTL8390_HSA_DATA15_STPID_IDX_MASK                                                                    (0x3 << RTL8390_HSA_DATA15_STPID_IDX_OFFSET)
  #define RTL8390_HSA_DATA15_CTPID_IDX_OFFSET                                                                  (0)
  #define RTL8390_HSA_DATA15_CTPID_IDX_MASK                                                                    (0x3 << RTL8390_HSA_DATA15_CTPID_IDX_OFFSET)

#define RTL8390_HSA_DATA16_ADDR                                                                                (0x3D44)
  #define RTL8390_HSA_DATA16_ORG_OTAG_OFFSET                                                                   (16)
  #define RTL8390_HSA_DATA16_ORG_OTAG_MASK                                                                     (0xFFFF << RTL8390_HSA_DATA16_ORG_OTAG_OFFSET)
  #define RTL8390_HSA_DATA16_ORG_ITAG_OFFSET                                                                   (0)
  #define RTL8390_HSA_DATA16_ORG_ITAG_MASK                                                                     (0xFFFF << RTL8390_HSA_DATA16_ORG_ITAG_OFFSET)

#define RTL8390_HSA_DATA17_ADDR                                                                                (0x3D48)
  #define RTL8390_HSA_DATA17_OMPLS_IF_OFFSET                                                                   (31)
  #define RTL8390_HSA_DATA17_OMPLS_IF_MASK                                                                     (0x1 << RTL8390_HSA_DATA17_OMPLS_IF_OFFSET)
  #define RTL8390_HSA_DATA17_IMPLS_IF_OFFSET                                                                   (30)
  #define RTL8390_HSA_DATA17_IMPLS_IF_MASK                                                                     (0x1 << RTL8390_HSA_DATA17_IMPLS_IF_OFFSET)
  #define RTL8390_HSA_DATA17_ORG_ETAG_IF_OFFSET                                                                (29)
  #define RTL8390_HSA_DATA17_ORG_ETAG_IF_MASK                                                                  (0x1 << RTL8390_HSA_DATA17_ORG_ETAG_IF_OFFSET)
  #define RTL8390_HSA_DATA17_ORG_CPUTAG_IF_OFFSET                                                              (28)
  #define RTL8390_HSA_DATA17_ORG_CPUTAG_IF_MASK                                                                (0x1 << RTL8390_HSA_DATA17_ORG_CPUTAG_IF_OFFSET)
  #define RTL8390_HSA_DATA17_ORG_OTAG_IF_OFFSET                                                                (27)
  #define RTL8390_HSA_DATA17_ORG_OTAG_IF_MASK                                                                  (0x1 << RTL8390_HSA_DATA17_ORG_OTAG_IF_OFFSET)
  #define RTL8390_HSA_DATA17_ORG_ITAG_IF_OFFSET                                                                (26)
  #define RTL8390_HSA_DATA17_ORG_ITAG_IF_MASK                                                                  (0x1 << RTL8390_HSA_DATA17_ORG_ITAG_IF_OFFSET)
  #define RTL8390_HSA_DATA17_IPV6_OFFSET                                                                       (25)
  #define RTL8390_HSA_DATA17_IPV6_MASK                                                                         (0x1 << RTL8390_HSA_DATA17_IPV6_OFFSET)
  #define RTL8390_HSA_DATA17_LLC_OTHER_OFFSET                                                                  (24)
  #define RTL8390_HSA_DATA17_LLC_OTHER_MASK                                                                    (0x1 << RTL8390_HSA_DATA17_LLC_OTHER_OFFSET)
  #define RTL8390_HSA_DATA17_PPPOE_IF_OFFSET                                                                   (23)
  #define RTL8390_HSA_DATA17_PPPOE_IF_MASK                                                                     (0x1 << RTL8390_HSA_DATA17_PPPOE_IF_OFFSET)
  #define RTL8390_HSA_DATA17_RFC1042_OFFSET                                                                    (22)
  #define RTL8390_HSA_DATA17_RFC1042_MASK                                                                      (0x1 << RTL8390_HSA_DATA17_RFC1042_OFFSET)
  #define RTL8390_HSA_DATA17_SPN_OFFSET                                                                        (16)
  #define RTL8390_HSA_DATA17_SPN_MASK                                                                          (0x3F << RTL8390_HSA_DATA17_SPN_OFFSET)
  #define RTL8390_HSA_DATA17_ERRPKT_OFFSET                                                                     (15)
  #define RTL8390_HSA_DATA17_ERRPKT_MASK                                                                       (0x1 << RTL8390_HSA_DATA17_ERRPKT_OFFSET)
  #define RTL8390_HSA_DATA17_IPV4_OFFSET                                                                       (14)
  #define RTL8390_HSA_DATA17_IPV4_MASK                                                                         (0x1 << RTL8390_HSA_DATA17_IPV4_OFFSET)
  #define RTL8390_HSA_DATA17_PKTLEN_OFFSET                                                                     (0)
  #define RTL8390_HSA_DATA17_PKTLEN_MASK                                                                       (0x3FFF << RTL8390_HSA_DATA17_PKTLEN_OFFSET)

/*
 * Feature: Debugging (ALE, Loopback, Drop Mechanism, FC and QM) 
 */
#define RTL8390_DBG_CTRL_ADDR                                                                                  (0x4D8)
  #define RTL8390_DBG_CTRL_DBG_EN_OFFSET                                                                       (31)
  #define RTL8390_DBG_CTRL_DBG_EN_MASK                                                                         (0x1 << RTL8390_DBG_CTRL_DBG_EN_OFFSET)
  #define RTL8390_DBG_CTRL_DBG_SEL_OFFSET                                                                      (0)
  #define RTL8390_DBG_CTRL_DBG_SEL_MASK                                                                        (0x1FFFF << RTL8390_DBG_CTRL_DBG_SEL_OFFSET)

#define RTL8390_DBG_DATA_CTRL_ADDR                                                                             (0x4DC)
  #define RTL8390_DBG_DATA_CTRL_DBG_DATA_OFFSET                                                                (0)
  #define RTL8390_DBG_DATA_CTRL_DBG_DATA_MASK                                                                  (0xFFFFFFFF << RTL8390_DBG_DATA_CTRL_DBG_DATA_OFFSET)

#define RTL8390_ALE_DBG_CTRL_ADDR                                                                              (0x3D80)
  #define RTL8390_ALE_DBG_CTRL_ALE_DBG_TRIG_MODE_OFFSET                                                        (1)
  #define RTL8390_ALE_DBG_CTRL_ALE_DBG_TRIG_MODE_MASK                                                          (0x1 << RTL8390_ALE_DBG_CTRL_ALE_DBG_TRIG_MODE_OFFSET)
  #define RTL8390_ALE_DBG_CTRL_ALE_DBG_CMD_OFFSET                                                              (0)
  #define RTL8390_ALE_DBG_CTRL_ALE_DBG_CMD_MASK                                                                (0x1 << RTL8390_ALE_DBG_CTRL_ALE_DBG_CMD_OFFSET)

#define RTL8390_ALE_DBG_CMP_DATA_ADDR                                                                          (0x3D84)
  #define RTL8390_ALE_DBG_CMP_DATA_ALE_DBG_CMP_DATA_OFFSET                                                     (0)
  #define RTL8390_ALE_DBG_CMP_DATA_ALE_DBG_CMP_DATA_MASK                                                       (0xFFFFFFFF << RTL8390_ALE_DBG_CMP_DATA_ALE_DBG_CMP_DATA_OFFSET)

#define RTL8390_ALE_CARE_BIT_ADDR                                                                              (0x3D88)
  #define RTL8390_ALE_CARE_BIT_ALE_CARE_BIT_OFFSET                                                             (0)
  #define RTL8390_ALE_CARE_BIT_ALE_CARE_BIT_MASK                                                               (0xFFFFFFFF << RTL8390_ALE_CARE_BIT_ALE_CARE_BIT_OFFSET)

#define RTL8390_ALE_DBG_RISING_CHK_ADDR                                                                        (0x3D8C)
  #define RTL8390_ALE_DBG_RISING_CHK_ALE_DBG_RISING_CHK_OFFSET                                                 (0)
  #define RTL8390_ALE_DBG_RISING_CHK_ALE_DBG_RISING_CHK_MASK                                                   (0xFFFFFFFF << RTL8390_ALE_DBG_RISING_CHK_ALE_DBG_RISING_CHK_OFFSET)

#define RTL8390_ALE_DBG_FALLING_CHK_ADDR                                                                       (0x3D90)
  #define RTL8390_ALE_DBG_FALLING_CHK_ALE_DBG_FALLING_CHK_OFFSET                                               (0)
  #define RTL8390_ALE_DBG_FALLING_CHK_ALE_DBG_FALLING_CHK_MASK                                                 (0xFFFFFFFF << RTL8390_ALE_DBG_FALLING_CHK_ALE_DBG_FALLING_CHK_OFFSET)

#define RTL8390_ALE_DBG_OUT_1_ADDR                                                                             (0x3D94)
  #define RTL8390_ALE_DBG_OUT_1_ALE_DBG_OUT_1_OFFSET                                                           (0)
  #define RTL8390_ALE_DBG_OUT_1_ALE_DBG_OUT_1_MASK                                                             (0xFFFFFFFF << RTL8390_ALE_DBG_OUT_1_ALE_DBG_OUT_1_OFFSET)

#define RTL8390_ALE_DBG_OUT_2_ADDR                                                                             (0x3D98)
  #define RTL8390_ALE_DBG_OUT_2_ALE_DBG_OUT_2_OFFSET                                                           (0)
  #define RTL8390_ALE_DBG_OUT_2_ALE_DBG_OUT_2_MASK                                                             (0xFFFFFFFF << RTL8390_ALE_DBG_OUT_2_ALE_DBG_OUT_2_OFFSET)

#define RTL8390_ALE_DBG_OUT_3_ADDR                                                                             (0x3D9C)
  #define RTL8390_ALE_DBG_OUT_3_ALE_DBG_OUT_3_OFFSET                                                           (0)
  #define RTL8390_ALE_DBG_OUT_3_ALE_DBG_OUT_3_MASK                                                             (0xFFFFFFFF << RTL8390_ALE_DBG_OUT_3_ALE_DBG_OUT_3_OFFSET)

#define RTL8390_ALE_DBG_OUT_4_ADDR                                                                             (0x3DA0)
  #define RTL8390_ALE_DBG_OUT_4_ALE_DBG_OUT_4_OFFSET                                                           (0)
  #define RTL8390_ALE_DBG_OUT_4_ALE_DBG_OUT_4_MASK                                                             (0xFFFFFFFF << RTL8390_ALE_DBG_OUT_4_ALE_DBG_OUT_4_OFFSET)

#define RTL8390_ALE_DBG_OUT_5_ADDR                                                                             (0x3DA4)
  #define RTL8390_ALE_DBG_OUT_5_ALE_DBG_OUT_5_OFFSET                                                           (0)
  #define RTL8390_ALE_DBG_OUT_5_ALE_DBG_OUT_5_MASK                                                             (0xFFFFFFFF << RTL8390_ALE_DBG_OUT_5_ALE_DBG_OUT_5_OFFSET)

#define RTL8390_ALE_DBG_OUT_6_ADDR                                                                             (0x3DA8)
  #define RTL8390_ALE_DBG_OUT_6_ALE_DBG_OUT_6_OFFSET                                                           (0)
  #define RTL8390_ALE_DBG_OUT_6_ALE_DBG_OUT_6_MASK                                                             (0xFFFFFFFF << RTL8390_ALE_DBG_OUT_6_ALE_DBG_OUT_6_OFFSET)

#define RTL8390_ALE_DBG_OUT_7_ADDR                                                                             (0x3DAC)
  #define RTL8390_ALE_DBG_OUT_7_ALE_DBG_OUT_7_OFFSET                                                           (0)
  #define RTL8390_ALE_DBG_OUT_7_ALE_DBG_OUT_7_MASK                                                             (0xFFFFFFFF << RTL8390_ALE_DBG_OUT_7_ALE_DBG_OUT_7_OFFSET)

#define RTL8390_ALE_DBG_OUT_8_ADDR                                                                             (0x3DB0)
  #define RTL8390_ALE_DBG_OUT_8_ALE_DBG_OUT_8_OFFSET                                                           (0)
  #define RTL8390_ALE_DBG_OUT_8_ALE_DBG_OUT_8_MASK                                                             (0xFFFFFFFF << RTL8390_ALE_DBG_OUT_8_ALE_DBG_OUT_8_OFFSET)

#define RTL8390_ALE_DBG_OUT_9_ADDR                                                                             (0x3DB4)
  #define RTL8390_ALE_DBG_OUT_9_ALE_DBG_OUT_9_OFFSET                                                           (0)
  #define RTL8390_ALE_DBG_OUT_9_ALE_DBG_OUT_9_MASK                                                             (0xFFFFFFFF << RTL8390_ALE_DBG_OUT_9_ALE_DBG_OUT_9_OFFSET)

#define RTL8390_ALE_DBG_OUT_10_ADDR                                                                            (0x3DB8)
  #define RTL8390_ALE_DBG_OUT_10_ALE_DBG_OUT_10_OFFSET                                                         (0)
  #define RTL8390_ALE_DBG_OUT_10_ALE_DBG_OUT_10_MASK                                                           (0xFFFFFFFF << RTL8390_ALE_DBG_OUT_10_ALE_DBG_OUT_10_OFFSET)

#define RTL8390_ALE_DBG_OUT_11_ADDR                                                                            (0x3DBC)
  #define RTL8390_ALE_DBG_OUT_11_ALE_DBG_OUT_11_OFFSET                                                         (0)
  #define RTL8390_ALE_DBG_OUT_11_ALE_DBG_OUT_11_MASK                                                           (0xFFFFFFFF << RTL8390_ALE_DBG_OUT_11_ALE_DBG_OUT_11_OFFSET)

#define RTL8390_ALE_DBG_OUT_12_ADDR                                                                            (0x3DC0)
  #define RTL8390_ALE_DBG_OUT_12_ALE_DBG_OUT_12_OFFSET                                                         (0)
  #define RTL8390_ALE_DBG_OUT_12_ALE_DBG_OUT_12_MASK                                                           (0xFFFFFFFF << RTL8390_ALE_DBG_OUT_12_ALE_DBG_OUT_12_OFFSET)

#define RTL8390_ALE_DBG_OUT_13_ADDR                                                                            (0x3DC4)
  #define RTL8390_ALE_DBG_OUT_13_ALE_DBG_OUT_13_OFFSET                                                         (0)
  #define RTL8390_ALE_DBG_OUT_13_ALE_DBG_OUT_13_MASK                                                           (0xFFFFFFFF << RTL8390_ALE_DBG_OUT_13_ALE_DBG_OUT_13_OFFSET)

#define RTL8390_ALE_DBG_OUT_14_ADDR                                                                            (0x3DC8)
  #define RTL8390_ALE_DBG_OUT_14_ALE_DBG_OUT_14_OFFSET                                                         (0)
  #define RTL8390_ALE_DBG_OUT_14_ALE_DBG_OUT_14_MASK                                                           (0xFFFFFFFF << RTL8390_ALE_DBG_OUT_14_ALE_DBG_OUT_14_OFFSET)

#define RTL8390_ALE_DBG_OUT_15_ADDR                                                                            (0x3DCC)
  #define RTL8390_ALE_DBG_OUT_15_ALE_DBG_OUT_15_OFFSET                                                         (0)
  #define RTL8390_ALE_DBG_OUT_15_ALE_DBG_OUT_15_MASK                                                           (0xFFFFFFFF << RTL8390_ALE_DBG_OUT_15_ALE_DBG_OUT_15_OFFSET)

#define RTL8390_ALE_DBG_OUT_16_ADDR                                                                            (0x3DD0)
  #define RTL8390_ALE_DBG_OUT_16_ALE_DBG_OUT_16_OFFSET                                                         (0)
  #define RTL8390_ALE_DBG_OUT_16_ALE_DBG_OUT_16_MASK                                                           (0xFFFFFFFF << RTL8390_ALE_DBG_OUT_16_ALE_DBG_OUT_16_OFFSET)

#define RTL8390_IGR_PORT_DBG_CTRL_ADDR(port)                                                                   (0x7230 + (((port >> 5) << 2))) /* port: 0-53 */
  #define RTL8390_IGR_PORT_DBG_CTRL_PORT_CALCULATE_ERR_OFFSET(port)                                            (port % 0x20)
  #define RTL8390_IGR_PORT_DBG_CTRL_PORT_CALCULATE_ERR_MASK(port)                                              (0x1 << RTL8390_IGR_PORT_DBG_CTRL_PORT_CALCULATE_ERR_OFFSET(port))

#define RTL8390_IGR_DBG_CTRL_ADDR                                                                              (0x7238)
  #define RTL8390_IGR_DBG_CTRL_RTU_FIFO_FULL_OFFSET                                                            (1)
  #define RTL8390_IGR_DBG_CTRL_RTU_FIFO_FULL_MASK                                                              (0x1 << RTL8390_IGR_DBG_CTRL_RTU_FIFO_FULL_OFFSET)
  #define RTL8390_IGR_DBG_CTRL_RELEASE_FIFO_FULL_OFFSET                                                        (0)
  #define RTL8390_IGR_DBG_CTRL_RELEASE_FIFO_FULL_MASK                                                          (0x1 << RTL8390_IGR_DBG_CTRL_RELEASE_FIFO_FULL_OFFSET)

#define RTL8390_PKTENCAP_PORT_DBG_CTRL_ADDR(port)                                                              (0x6AF4 + (((port >> 5) << 2))) /* port: 0-52 */
  #define RTL8390_PKTENCAP_PORT_DBG_CTRL_PORT_FIFO_OVER_RUN_OFFSET(port)                                       (port % 0x20)
  #define RTL8390_PKTENCAP_PORT_DBG_CTRL_PORT_FIFO_OVER_RUN_MASK(port)                                         (0x1 << RTL8390_PKTENCAP_PORT_DBG_CTRL_PORT_FIFO_OVER_RUN_OFFSET(port))

#define RTL8390_PARSER_DBG_CTRL_ADDR                                                                           (0x7414)
  #define RTL8390_PARSER_DBG_CTRL_HSB_FIFO_OVER_RUN_OFFSET                                                     (0)
  #define RTL8390_PARSER_DBG_CTRL_HSB_FIFO_OVER_RUN_MASK                                                       (0x1 << RTL8390_PARSER_DBG_CTRL_HSB_FIFO_OVER_RUN_OFFSET)

#define RTL8390_MAC_DBG_CTRL_ADDR(port)                                                                        (0x8050 + (((port) << 7))) /* port: 0-52 */
  #define RTL8390_MAC_DBG_CTRL_FIFO_UNDER_RUN_OFFSET                                                           (1)
  #define RTL8390_MAC_DBG_CTRL_FIFO_UNDER_RUN_MASK                                                             (0x1 << RTL8390_MAC_DBG_CTRL_FIFO_UNDER_RUN_OFFSET)
  #define RTL8390_MAC_DBG_CTRL_FIFO_OVER_RUN_OFFSET                                                            (0)
  #define RTL8390_MAC_DBG_CTRL_FIFO_OVER_RUN_MASK                                                              (0x1 << RTL8390_MAC_DBG_CTRL_FIFO_OVER_RUN_OFFSET)

#define RTL8390_CFG_NICDBG_SEL_0_ADDR                                                                          (0x7880)
  #define RTL8390_CFG_NICDBG_SEL_0_CFG_NICDBG_SEL_0_OFFSET                                                     (0)
  #define RTL8390_CFG_NICDBG_SEL_0_CFG_NICDBG_SEL_0_MASK                                                       (0xFFFFFFFF << RTL8390_CFG_NICDBG_SEL_0_CFG_NICDBG_SEL_0_OFFSET)

#define RTL8390_CFG_NICDBG_SEL_1_ADDR                                                                          (0x7884)
  #define RTL8390_CFG_NICDBG_SEL_1_CFG_NICDBG_SEL_1_OFFSET                                                     (0)
  #define RTL8390_CFG_NICDBG_SEL_1_CFG_NICDBG_SEL_1_MASK                                                       (0xFFFFFFFF << RTL8390_CFG_NICDBG_SEL_1_CFG_NICDBG_SEL_1_OFFSET)

#define RTL8390_CFG_NICDBG_SEL_2_ADDR                                                                          (0x7888)
  #define RTL8390_CFG_NICDBG_SEL_2_CFG_NICDBG_SEL_2_OFFSET                                                     (0)
  #define RTL8390_CFG_NICDBG_SEL_2_CFG_NICDBG_SEL_2_MASK                                                       (0xFFFFFFFF << RTL8390_CFG_NICDBG_SEL_2_CFG_NICDBG_SEL_2_OFFSET)

#define RTL8390_CFG_NICDBG_SEL_3_ADDR                                                                          (0x788C)
  #define RTL8390_CFG_NICDBG_SEL_3_CFG_NICDBG_SEL_3_OFFSET                                                     (0)
  #define RTL8390_CFG_NICDBG_SEL_3_CFG_NICDBG_SEL_3_MASK                                                       (0xFFFFFFFF << RTL8390_CFG_NICDBG_SEL_3_CFG_NICDBG_SEL_3_OFFSET)

#define RTL8390_CFG_NICDBG_SEL_4_ADDR                                                                          (0x7890)
  #define RTL8390_CFG_NICDBG_SEL_4_CFG_NICDBG_SEL_4_OFFSET                                                     (0)
  #define RTL8390_CFG_NICDBG_SEL_4_CFG_NICDBG_SEL_4_MASK                                                       (0xFFFFFFFF << RTL8390_CFG_NICDBG_SEL_4_CFG_NICDBG_SEL_4_OFFSET)

#define RTL8390_CFG_NICDBG_SEL_5_ADDR                                                                          (0x7894)
  #define RTL8390_CFG_NICDBG_SEL_5_CFG_NICDBG_SEL_5_OFFSET                                                     (0)
  #define RTL8390_CFG_NICDBG_SEL_5_CFG_NICDBG_SEL_5_MASK                                                       (0xFFFFFFFF << RTL8390_CFG_NICDBG_SEL_5_CFG_NICDBG_SEL_5_OFFSET)

/*
 * Feature: Smart Packet Generator 
 */
#define RTL8390_SPG_GLB_CTRL_ADDR                                                                              (0x6108)
  #define RTL8390_SPG_GLB_CTRL_GRP_TX_CMD_OFFSET                                                               (1)
  #define RTL8390_SPG_GLB_CTRL_GRP_TX_CMD_MASK                                                                 (0x3 << RTL8390_SPG_GLB_CTRL_GRP_TX_CMD_OFFSET)
  #define RTL8390_SPG_GLB_CTRL_SPG_MODE_OFFSET                                                                 (0)
  #define RTL8390_SPG_GLB_CTRL_SPG_MODE_MASK                                                                   (0x1 << RTL8390_SPG_GLB_CTRL_SPG_MODE_OFFSET)

#define RTL8390_SPG_PORT_TX_GRP_CTRL_ADDR(port)                                                                (0x610C + (((port >> 5) << 2))) /* port: 0-51 */
  #define RTL8390_SPG_PORT_TX_GRP_CTRL_GRP_TX_PORT_OFFSET(port)                                                (port % 0x20)
  #define RTL8390_SPG_PORT_TX_GRP_CTRL_GRP_TX_PORT_MASK(port)                                                  (0x1 << RTL8390_SPG_PORT_TX_GRP_CTRL_GRP_TX_PORT_OFFSET(port))

#define RTL8390_SPG_PORT_STS_ADDR(port)                                                                        (0x6114 + (((port >> 5) << 2))) /* port: 0-51 */
  #define RTL8390_SPG_PORT_STS_TX_DONE_PORT_OFFSET(port)                                                       (port % 0x20)
  #define RTL8390_SPG_PORT_STS_TX_DONE_PORT_MASK(port)                                                         (0x1 << RTL8390_SPG_PORT_STS_TX_DONE_PORT_OFFSET(port))

#define RTL8390_SPG_PORT_PKT_TRAP_ADDR(port)                                                                   (0x3F00 + (((port) << 2))) /* port: 0-51 */
  #define RTL8390_SPG_PORT_PKT_TRAP_BAD_CRC_TRAP_OFFSET                                                        (3)
  #define RTL8390_SPG_PORT_PKT_TRAP_BAD_CRC_TRAP_MASK                                                          (0x1 << RTL8390_SPG_PORT_PKT_TRAP_BAD_CRC_TRAP_OFFSET)
  #define RTL8390_SPG_PORT_PKT_TRAP_UNDER_SIZE_TRAP_OFFSET                                                     (2)
  #define RTL8390_SPG_PORT_PKT_TRAP_UNDER_SIZE_TRAP_MASK                                                       (0x1 << RTL8390_SPG_PORT_PKT_TRAP_UNDER_SIZE_TRAP_OFFSET)
  #define RTL8390_SPG_PORT_PKT_TRAP_OVER_SIZE_TRAP_OFFSET                                                      (1)
  #define RTL8390_SPG_PORT_PKT_TRAP_OVER_SIZE_TRAP_MASK                                                        (0x1 << RTL8390_SPG_PORT_PKT_TRAP_OVER_SIZE_TRAP_OFFSET)
  #define RTL8390_SPG_PORT_PKT_TRAP_FRAG_PKT_TRAP_OFFSET                                                       (0)
  #define RTL8390_SPG_PORT_PKT_TRAP_FRAG_PKT_TRAP_MASK                                                         (0x1 << RTL8390_SPG_PORT_PKT_TRAP_FRAG_PKT_TRAP_OFFSET)

/*
 * Feature: L3 Routing 
 */
#define RTL8390_ROUTING_EXCPT_CTRL_ADDR                                                                        (0x100C)
  #define RTL8390_ROUTING_EXCPT_CTRL_ROUTING_AGE_OFFSET                                                        (14)
  #define RTL8390_ROUTING_EXCPT_CTRL_ROUTING_AGE_MASK                                                          (0x3 << RTL8390_ROUTING_EXCPT_CTRL_ROUTING_AGE_OFFSET)
  #define RTL8390_ROUTING_EXCPT_CTRL_GW_MAC_ERR_OFFSET                                                         (12)
  #define RTL8390_ROUTING_EXCPT_CTRL_GW_MAC_ERR_MASK                                                           (0x3 << RTL8390_ROUTING_EXCPT_CTRL_GW_MAC_ERR_OFFSET)
  #define RTL8390_ROUTING_EXCPT_CTRL_IP6_HOPBYHOP_OFFSET                                                       (10)
  #define RTL8390_ROUTING_EXCPT_CTRL_IP6_HOPBYHOP_MASK                                                         (0x3 << RTL8390_ROUTING_EXCPT_CTRL_IP6_HOPBYHOP_OFFSET)
  #define RTL8390_ROUTING_EXCPT_CTRL_IP6_HL_EXCEED_OFFSET                                                      (8)
  #define RTL8390_ROUTING_EXCPT_CTRL_IP6_HL_EXCEED_MASK                                                        (0x3 << RTL8390_ROUTING_EXCPT_CTRL_IP6_HL_EXCEED_OFFSET)
  #define RTL8390_ROUTING_EXCPT_CTRL_IP6_HDR_ERR_OFFSET                                                        (6)
  #define RTL8390_ROUTING_EXCPT_CTRL_IP6_HDR_ERR_MASK                                                          (0x3 << RTL8390_ROUTING_EXCPT_CTRL_IP6_HDR_ERR_OFFSET)
  #define RTL8390_ROUTING_EXCPT_CTRL_IP4_OPT_OFFSET                                                            (4)
  #define RTL8390_ROUTING_EXCPT_CTRL_IP4_OPT_MASK                                                              (0x3 << RTL8390_ROUTING_EXCPT_CTRL_IP4_OPT_OFFSET)
  #define RTL8390_ROUTING_EXCPT_CTRL_IP4_TTL_EXECEED_OFFSET                                                    (2)
  #define RTL8390_ROUTING_EXCPT_CTRL_IP4_TTL_EXECEED_MASK                                                      (0x3 << RTL8390_ROUTING_EXCPT_CTRL_IP4_TTL_EXECEED_OFFSET)
  #define RTL8390_ROUTING_EXCPT_CTRL_IP4_HDR_ERR_OFFSET                                                        (0)
  #define RTL8390_ROUTING_EXCPT_CTRL_IP4_HDR_ERR_MASK                                                          (0x3 << RTL8390_ROUTING_EXCPT_CTRL_IP4_HDR_ERR_OFFSET)

#define RTL8390_ROUTING_SA_CTRL_ADDR(index)                                                                    (0x6AFC + (((index) << 3))) /* index: 0-15 */
  #define RTL8390_ROUTING_SA_CTRL_SA_47_32_OFFSET                                                              (32)
  #define RTL8390_ROUTING_SA_CTRL_SA_47_32_MASK                                                                (0xFFFF << RTL8390_ROUTING_SA_CTRL_SA_47_32_OFFSET)
  #define RTL8390_ROUTING_SA_CTRL_SA_31_0_OFFSET                                                               (0)
  #define RTL8390_ROUTING_SA_CTRL_SA_31_0_MASK                                                                 (0xFFFFFFFF << RTL8390_ROUTING_SA_CTRL_SA_31_0_OFFSET)

/*
 * Feature: L3 VPN MPLS 
 */
#define RTL8390_MPLS_CTRL_ADDR                                                                                 (0x6B7C)
  #define RTL8390_MPLS_CTRL_MPLS_EN_OFFSET                                                                     (1)
  #define RTL8390_MPLS_CTRL_MPLS_EN_MASK                                                                       (0x1 << RTL8390_MPLS_CTRL_MPLS_EN_OFFSET)
  #define RTL8390_MPLS_CTRL_TTL_PROC_OFFSET                                                                    (0)
  #define RTL8390_MPLS_CTRL_TTL_PROC_MASK                                                                      (0x1 << RTL8390_MPLS_CTRL_TTL_PROC_OFFSET)

/*
 * Feature: L3 Misc 
 */
/*
 * Feature: Table Access 
 */
#define RTL8390_TBL_ACCESS_L2_CTRL_ADDR                                                                        (0x1180)
  #define RTL8390_TBL_ACCESS_L2_CTRL_EXEC_OFFSET                                                               (17)
  #define RTL8390_TBL_ACCESS_L2_CTRL_EXEC_MASK                                                                 (0x1 << RTL8390_TBL_ACCESS_L2_CTRL_EXEC_OFFSET)
  #define RTL8390_TBL_ACCESS_L2_CTRL_CMD_OFFSET                                                                (16)
  #define RTL8390_TBL_ACCESS_L2_CTRL_CMD_MASK                                                                  (0x1 << RTL8390_TBL_ACCESS_L2_CTRL_CMD_OFFSET)
  #define RTL8390_TBL_ACCESS_L2_CTRL_TBL_OFFSET                                                                (14)
  #define RTL8390_TBL_ACCESS_L2_CTRL_TBL_MASK                                                                  (0x3 << RTL8390_TBL_ACCESS_L2_CTRL_TBL_OFFSET)
  #define RTL8390_TBL_ACCESS_L2_CTRL_ADDR_OFFSET                                                               (0)
  #define RTL8390_TBL_ACCESS_L2_CTRL_ADDR_MASK                                                                 (0x3FFF << RTL8390_TBL_ACCESS_L2_CTRL_ADDR_OFFSET)

#define RTL8390_TBL_ACCESS_L2_DATA_ADDR(index)                                                                 (0x1184 + (((index) << 2))) /* index: 0-2 */
  #define RTL8390_TBL_ACCESS_L2_DATA_DATA_OFFSET                                                               (0)
  #define RTL8390_TBL_ACCESS_L2_DATA_DATA_MASK                                                                 (0xFFFFFFFF << RTL8390_TBL_ACCESS_L2_DATA_DATA_OFFSET)

#define RTL8390_TBL_ACCESS_CTRL_0_ADDR                                                                         (0x1190)
  #define RTL8390_TBL_ACCESS_CTRL_0_EXEC_OFFSET                                                                (16)
  #define RTL8390_TBL_ACCESS_CTRL_0_EXEC_MASK                                                                  (0x1 << RTL8390_TBL_ACCESS_CTRL_0_EXEC_OFFSET)
  #define RTL8390_TBL_ACCESS_CTRL_0_CMD_OFFSET                                                                 (15)
  #define RTL8390_TBL_ACCESS_CTRL_0_CMD_MASK                                                                   (0x1 << RTL8390_TBL_ACCESS_CTRL_0_CMD_OFFSET)
  #define RTL8390_TBL_ACCESS_CTRL_0_TBL_OFFSET                                                                 (12)
  #define RTL8390_TBL_ACCESS_CTRL_0_TBL_MASK                                                                   (0x7 << RTL8390_TBL_ACCESS_CTRL_0_TBL_OFFSET)
  #define RTL8390_TBL_ACCESS_CTRL_0_ADDR_OFFSET                                                                (0)
  #define RTL8390_TBL_ACCESS_CTRL_0_ADDR_MASK                                                                  (0xFFF << RTL8390_TBL_ACCESS_CTRL_0_ADDR_OFFSET)

#define RTL8390_TBL_ACCESS_DATA_0_ADDR(index)                                                                  (0x1194 + (((index) << 2))) /* index: 0-16 */
  #define RTL8390_TBL_ACCESS_DATA_0_DATA_OFFSET                                                                (0)
  #define RTL8390_TBL_ACCESS_DATA_0_DATA_MASK                                                                  (0xFFFFFFFF << RTL8390_TBL_ACCESS_DATA_0_DATA_OFFSET)

#define RTL8390_TBL_ACCESS_CTRL_1_ADDR                                                                         (0x6B80)
  #define RTL8390_TBL_ACCESS_CTRL_1_EXEC_OFFSET                                                                (15)
  #define RTL8390_TBL_ACCESS_CTRL_1_EXEC_MASK                                                                  (0x1 << RTL8390_TBL_ACCESS_CTRL_1_EXEC_OFFSET)
  #define RTL8390_TBL_ACCESS_CTRL_1_CMD_OFFSET                                                                 (14)
  #define RTL8390_TBL_ACCESS_CTRL_1_CMD_MASK                                                                   (0x1 << RTL8390_TBL_ACCESS_CTRL_1_CMD_OFFSET)
  #define RTL8390_TBL_ACCESS_CTRL_1_TBL_OFFSET                                                                 (12)
  #define RTL8390_TBL_ACCESS_CTRL_1_TBL_MASK                                                                   (0x3 << RTL8390_TBL_ACCESS_CTRL_1_TBL_OFFSET)
  #define RTL8390_TBL_ACCESS_CTRL_1_ADDR_OFFSET                                                                (0)
  #define RTL8390_TBL_ACCESS_CTRL_1_ADDR_MASK                                                                  (0xFFF << RTL8390_TBL_ACCESS_CTRL_1_ADDR_OFFSET)

#define RTL8390_TBL_ACCESS_DATA_1_ADDR(index)                                                                  (0x6B84 + (((index) << 2))) /* index: 0-3 */
  #define RTL8390_TBL_ACCESS_DATA_1_DATA_OFFSET                                                                (0)
  #define RTL8390_TBL_ACCESS_DATA_1_DATA_MASK                                                                  (0xFFFFFFFF << RTL8390_TBL_ACCESS_DATA_1_DATA_OFFSET)

#define RTL8390_TBL_ACCESS_CTRL_2_ADDR                                                                         (0x611C)
  #define RTL8390_TBL_ACCESS_CTRL_2_EXEC_OFFSET                                                                (9)
  #define RTL8390_TBL_ACCESS_CTRL_2_EXEC_MASK                                                                  (0x1 << RTL8390_TBL_ACCESS_CTRL_2_EXEC_OFFSET)
  #define RTL8390_TBL_ACCESS_CTRL_2_CMD_OFFSET                                                                 (8)
  #define RTL8390_TBL_ACCESS_CTRL_2_CMD_MASK                                                                   (0x1 << RTL8390_TBL_ACCESS_CTRL_2_CMD_OFFSET)
  #define RTL8390_TBL_ACCESS_CTRL_2_TBL_OFFSET                                                                 (6)
  #define RTL8390_TBL_ACCESS_CTRL_2_TBL_MASK                                                                   (0x3 << RTL8390_TBL_ACCESS_CTRL_2_TBL_OFFSET)
  #define RTL8390_TBL_ACCESS_CTRL_2_ADDR_OFFSET                                                                (0)
  #define RTL8390_TBL_ACCESS_CTRL_2_ADDR_MASK                                                                  (0x3F << RTL8390_TBL_ACCESS_CTRL_2_ADDR_OFFSET)

#define RTL8390_TBL_ACCESS_DATA_2_ADDR(index)                                                                  (0x6120 + (((index) << 2))) /* index: 0-8 */
  #define RTL8390_TBL_ACCESS_DATA_2_DATA_OFFSET                                                                (0)
  #define RTL8390_TBL_ACCESS_DATA_2_DATA_MASK                                                                  (0xFFFFFFFF << RTL8390_TBL_ACCESS_DATA_2_DATA_OFFSET)

/*
 * Feature: Special Trap 
 */
#define RTL8390_SPCL_TRAP_CTRL_ADDR                                                                            (0x1054)
  #define RTL8390_SPCL_TRAP_CTRL_IP_CMP_OFFSET                                                                 (1)
  #define RTL8390_SPCL_TRAP_CTRL_IP_CMP_MASK                                                                   (0x1 << RTL8390_SPCL_TRAP_CTRL_IP_CMP_OFFSET)
  #define RTL8390_SPCL_TRAP_CTRL_VID_CMP_OFFSET                                                                (0)
  #define RTL8390_SPCL_TRAP_CTRL_VID_CMP_MASK                                                                  (0x1 << RTL8390_SPCL_TRAP_CTRL_VID_CMP_OFFSET)

#define RTL8390_SPCL_TRAP_IGMP_CTRL_ADDR                                                                       (0x1058)
  #define RTL8390_SPCL_TRAP_IGMP_CTRL_MLD_ACT_OFFSET                                                           (1)
  #define RTL8390_SPCL_TRAP_IGMP_CTRL_MLD_ACT_MASK                                                             (0x1 << RTL8390_SPCL_TRAP_IGMP_CTRL_MLD_ACT_OFFSET)
  #define RTL8390_SPCL_TRAP_IGMP_CTRL_IGMP_ACT_OFFSET                                                          (0)
  #define RTL8390_SPCL_TRAP_IGMP_CTRL_IGMP_ACT_MASK                                                            (0x1 << RTL8390_SPCL_TRAP_IGMP_CTRL_IGMP_ACT_OFFSET)

#define RTL8390_SPCL_TRAP_EAPOL_CTRL_ADDR                                                                      (0x105C)
  #define RTL8390_SPCL_TRAP_EAPOL_CTRL_BYPASS_VLAN_OFFSET                                                      (2)
  #define RTL8390_SPCL_TRAP_EAPOL_CTRL_BYPASS_VLAN_MASK                                                        (0x1 << RTL8390_SPCL_TRAP_EAPOL_CTRL_BYPASS_VLAN_OFFSET)
  #define RTL8390_SPCL_TRAP_EAPOL_CTRL_BYPASS_STP_OFFSET                                                       (1)
  #define RTL8390_SPCL_TRAP_EAPOL_CTRL_BYPASS_STP_MASK                                                         (0x1 << RTL8390_SPCL_TRAP_EAPOL_CTRL_BYPASS_STP_OFFSET)
  #define RTL8390_SPCL_TRAP_EAPOL_CTRL_ACT_OFFSET                                                              (0)
  #define RTL8390_SPCL_TRAP_EAPOL_CTRL_ACT_MASK                                                                (0x1 << RTL8390_SPCL_TRAP_EAPOL_CTRL_ACT_OFFSET)

#define RTL8390_SPCL_TRAP_ARP_CTRL_ADDR                                                                        (0x1060)
  #define RTL8390_SPCL_TRAP_ARP_CTRL_REQ_ACT_OFFSET                                                            (0)
  #define RTL8390_SPCL_TRAP_ARP_CTRL_REQ_ACT_MASK                                                              (0x1 << RTL8390_SPCL_TRAP_ARP_CTRL_REQ_ACT_OFFSET)

#define RTL8390_SPCL_TRAP_IPV6_CTRL_ADDR                                                                       (0x1064)
  #define RTL8390_SPCL_TRAP_IPV6_CTRL_UNKNOWNEXTHDR_ACT_OFFSET                                                 (2)
  #define RTL8390_SPCL_TRAP_IPV6_CTRL_UNKNOWNEXTHDR_ACT_MASK                                                   (0x1 << RTL8390_SPCL_TRAP_IPV6_CTRL_UNKNOWNEXTHDR_ACT_OFFSET)
  #define RTL8390_SPCL_TRAP_IPV6_CTRL_HBHEXTHDRERR_ACT_OFFSET                                                  (1)
  #define RTL8390_SPCL_TRAP_IPV6_CTRL_HBHEXTHDRERR_ACT_MASK                                                    (0x1 << RTL8390_SPCL_TRAP_IPV6_CTRL_HBHEXTHDRERR_ACT_OFFSET)
  #define RTL8390_SPCL_TRAP_IPV6_CTRL_ND_ACT_OFFSET                                                            (0)
  #define RTL8390_SPCL_TRAP_IPV6_CTRL_ND_ACT_MASK                                                              (0x1 << RTL8390_SPCL_TRAP_IPV6_CTRL_ND_ACT_OFFSET)

#define RTL8390_SPCL_TRAP_SWITCH_MAC_CTRL_ADDR                                                                 (0x1068)
  #define RTL8390_SPCL_TRAP_SWITCH_MAC_CTRL_ACT_OFFSET                                                         (0)
  #define RTL8390_SPCL_TRAP_SWITCH_MAC_CTRL_ACT_MASK                                                           (0x3 << RTL8390_SPCL_TRAP_SWITCH_MAC_CTRL_ACT_OFFSET)

#define RTL8390_SPCL_TRAP_SWITCH_IPV4_ADDR_ADDR                                                                (0x106C)
  #define RTL8390_SPCL_TRAP_SWITCH_IPV4_ADDR_IPADDR_OFFSET                                                     (0)
  #define RTL8390_SPCL_TRAP_SWITCH_IPV4_ADDR_IPADDR_MASK                                                       (0xFFFFFFFF << RTL8390_SPCL_TRAP_SWITCH_IPV4_ADDR_IPADDR_OFFSET)

#define RTL8390_SPCL_TRAP_CRC_CTRL_ADDR                                                                        (0x1070)
  #define RTL8390_SPCL_TRAP_CRC_CTRL_IP4_CRC_ERR_ACT_OFFSET                                                    (2)
  #define RTL8390_SPCL_TRAP_CRC_CTRL_IP4_CRC_ERR_ACT_MASK                                                      (0x3 << RTL8390_SPCL_TRAP_CRC_CTRL_IP4_CRC_ERR_ACT_OFFSET)
  #define RTL8390_SPCL_TRAP_CRC_CTRL_L2_CRC_ERR_ACT_OFFSET                                                     (0)
  #define RTL8390_SPCL_TRAP_CRC_CTRL_L2_CRC_ERR_ACT_MASK                                                       (0x3 << RTL8390_SPCL_TRAP_CRC_CTRL_L2_CRC_ERR_ACT_OFFSET)

/*
 * Feature: Parser 
 */
#define RTL8390_PARSER_FIELD_SELTOR_CTRL_ADDR(index)                                                           (0x7418 + (((index) << 2))) /* index: 0-11 */
  #define RTL8390_PARSER_FIELD_SELTOR_CTRL_OFFSET_OFFSET                                                       (3)
  #define RTL8390_PARSER_FIELD_SELTOR_CTRL_OFFSET_MASK                                                         (0xFF << RTL8390_PARSER_FIELD_SELTOR_CTRL_OFFSET_OFFSET)
  #define RTL8390_PARSER_FIELD_SELTOR_CTRL_FMT_OFFSET                                                          (0)
  #define RTL8390_PARSER_FIELD_SELTOR_CTRL_FMT_MASK                                                            (0x7 << RTL8390_PARSER_FIELD_SELTOR_CTRL_FMT_OFFSET)

#define RTL8390_PARSER_CTRL_ADDR                                                                               (0x7448)
  #define RTL8390_PARSER_CTRL_RFC1042_OUI_IGNORE_OFFSET                                                        (0)
  #define RTL8390_PARSER_CTRL_RFC1042_OUI_IGNORE_MASK                                                          (0x1 << RTL8390_PARSER_CTRL_RFC1042_OUI_IGNORE_OFFSET)


#endif    /* __RTL8390_REG_DEFINITION_H__ */

