----------------------------------
--- Sumador completo de 4 bits ---
----------------------------------
----------------------------------
----- Saymon Astua Madrigal ------
----------------------------------


library ieee;
use ieee.std_logic_1164.all;

entity sumador_4 is
	port(a, b: in std_logic_vector(4 downto 0); c_in: in std_logic;
	     s: out std_logic_vector; c_out: out std_logic);
end sumador_4;