
==========================================================================
global route report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global route report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global route report_worst_slack
--------------------------------------------------------------------------
worst slack 1.55

==========================================================================
global route report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.53 source latency rd_ptr[4]$_DFFE_PN0P_/CLK ^
  -0.52 target latency mem[12][7]$_DFFE_PP_/CLK ^
   0.00 CRPR
--------------
   0.01 setup skew


==========================================================================
global route report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: rd_ptr[4]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.06    0.53    0.73 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net30 (net)
                  0.06    0.00    0.73 ^ hold1/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.06    0.18    0.24    0.97 ^ hold1/X (sky130_fd_sc_hd__clkbuf_4)
                                         net1 (net)
                  0.18    0.00    0.97 ^ rd_ptr[4]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  0.97   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.17    0.30    0.29    0.29 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.30    0.01    0.30 ^ clkbuf_4_1_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.05    0.07    0.23    0.52 ^ clkbuf_4_1_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_1_0_clk (net)
                  0.07    0.00    0.53 ^ rd_ptr[4]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    0.53   clock reconvergence pessimism
                          0.37    0.89   library removal time
                                  0.89   data required time
-----------------------------------------------------------------------------
                                  0.89   data required time
                                 -0.97   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)


Startpoint: wr_data[2] (input port clocked by core_clock)
Endpoint: mem[10][2]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ wr_data[2] (in)
                                         wr_data[2] (net)
                  0.00    0.00    0.20 ^ input4/A (sky130_fd_sc_hd__buf_4)
    16    0.07    0.19    0.20    0.40 ^ input4/X (sky130_fd_sc_hd__buf_4)
                                         net5 (net)
                  0.19    0.00    0.40 ^ mem[10][2]$_DFFE_PP_/D (sky130_fd_sc_hd__edfxtp_1)
                                  0.40   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.17    0.30    0.29    0.29 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.30    0.00    0.30 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.05    0.07    0.23    0.53 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_10_0_clk (net)
                  0.07    0.00    0.53 ^ mem[10][2]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
                          0.00    0.53   clock reconvergence pessimism
                         -0.14    0.38   library hold time
                                  0.38   data required time
-----------------------------------------------------------------------------
                                  0.38   data required time
                                 -0.40   data arrival time
-----------------------------------------------------------------------------
                                  0.02   slack (MET)



==========================================================================
global route report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: wr_ptr[1]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.06    0.53    0.73 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net30 (net)
                  0.06    0.00    0.73 ^ hold1/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.06    0.18    0.24    0.97 ^ hold1/X (sky130_fd_sc_hd__clkbuf_4)
                                         net1 (net)
                  0.18    0.00    0.97 ^ wr_ptr[1]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                  0.97   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.02    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.17    0.30    0.29    5.29 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.30    0.00    5.30 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.04    0.07    0.22    5.52 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    5.52 ^ wr_ptr[1]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.00    5.52   clock reconvergence pessimism
                          0.18    5.71   library recovery time
                                  5.71   data required time
-----------------------------------------------------------------------------
                                  5.71   data required time
                                 -0.97   data arrival time
-----------------------------------------------------------------------------
                                  4.74   slack (MET)


Startpoint: wr_ptr[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem[14][6]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.17    0.30    0.29    0.29 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.30    0.01    0.30 ^ clkbuf_4_1_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.05    0.07    0.23    0.52 ^ clkbuf_4_1_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_1_0_clk (net)
                  0.07    0.00    0.53 ^ wr_ptr[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     4    0.02    0.10    0.43    0.96 v wr_ptr[0]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         wr_ptr[0] (net)
                  0.10    0.00    0.96 v _181_/A (sky130_fd_sc_hd__inv_1)
     4    0.02    0.18    0.18    1.14 ^ _181_/Y (sky130_fd_sc_hd__inv_1)
                                         _016_ (net)
                  0.18    0.00    1.14 ^ _269_/B (sky130_fd_sc_hd__ha_1)
     2    0.01    0.13    0.24    1.38 ^ _269_/COUT (sky130_fd_sc_hd__ha_1)
                                         _129_ (net)
                  0.13    0.00    1.38 ^ _177_/A (sky130_fd_sc_hd__inv_1)
     1    0.01    0.05    0.08    1.45 v _177_/Y (sky130_fd_sc_hd__inv_1)
                                         _110_ (net)
                  0.05    0.00    1.45 v _260_/CIN (sky130_fd_sc_hd__fa_2)
     2    0.01    0.09    0.37    1.82 v _260_/COUT (sky130_fd_sc_hd__fa_2)
                                         _111_ (net)
                  0.09    0.00    1.82 v _138_/A2 (sky130_fd_sc_hd__a21o_1)
     1    0.00    0.04    0.19    2.01 v _138_/X (sky130_fd_sc_hd__a21o_1)
                                         _033_ (net)
                  0.04    0.00    2.01 v _139_/A2 (sky130_fd_sc_hd__a21oi_1)
     1    0.01    0.25    0.24    2.26 ^ _139_/Y (sky130_fd_sc_hd__a21oi_1)
                                         _034_ (net)
                  0.25    0.00    2.26 ^ _141_/A (sky130_fd_sc_hd__xor2_2)
     6    0.03    0.34    0.33    2.59 ^ _141_/X (sky130_fd_sc_hd__xor2_2)
                                         _036_ (net)
                  0.34    0.00    2.59 ^ _142_/A (sky130_fd_sc_hd__inv_2)
     8    0.04    0.13    0.18    2.77 v _142_/Y (sky130_fd_sc_hd__inv_2)
                                         net18 (net)
                  0.13    0.00    2.77 v _150_/A1 (sky130_fd_sc_hd__a21boi_2)
     5    0.02    0.27    0.30    3.07 ^ _150_/Y (sky130_fd_sc_hd__a21boi_2)
                                         _042_ (net)
                  0.27    0.00    3.07 ^ _157_/A (sky130_fd_sc_hd__buf_4)
    10    0.05    0.14    0.25    3.32 ^ _157_/X (sky130_fd_sc_hd__buf_4)
                                         _045_ (net)
                  0.14    0.00    3.32 ^ _171_/B (sky130_fd_sc_hd__and3_2)
     8    0.04    0.23    0.34    3.67 ^ _171_/X (sky130_fd_sc_hd__and3_2)
                                         _005_ (net)
                  0.23    0.00    3.67 ^ mem[14][6]$_DFFE_PP_/DE (sky130_fd_sc_hd__edfxtp_1)
                                  3.67   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.02    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.17    0.30    0.29    5.29 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.30    0.00    5.30 ^ clkbuf_4_8_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.04    0.06    0.22    5.52 ^ clkbuf_4_8_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_8_0_clk (net)
                  0.06    0.00    5.52 ^ mem[14][6]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
                          0.00    5.52   clock reconvergence pessimism
                         -0.31    5.21   library setup time
                                  5.21   data required time
-----------------------------------------------------------------------------
                                  5.21   data required time
                                 -3.67   data arrival time
-----------------------------------------------------------------------------
                                  1.55   slack (MET)



==========================================================================
global route report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: wr_ptr[1]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.06    0.53    0.73 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net30 (net)
                  0.06    0.00    0.73 ^ hold1/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.06    0.18    0.24    0.97 ^ hold1/X (sky130_fd_sc_hd__clkbuf_4)
                                         net1 (net)
                  0.18    0.00    0.97 ^ wr_ptr[1]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                  0.97   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.02    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.17    0.30    0.29    5.29 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.30    0.00    5.30 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.04    0.07    0.22    5.52 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_4_0_clk (net)
                  0.07    0.00    5.52 ^ wr_ptr[1]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.00    5.52   clock reconvergence pessimism
                          0.18    5.71   library recovery time
                                  5.71   data required time
-----------------------------------------------------------------------------
                                  5.71   data required time
                                 -0.97   data arrival time
-----------------------------------------------------------------------------
                                  4.74   slack (MET)


Startpoint: wr_ptr[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem[14][6]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.17    0.30    0.29    0.29 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.30    0.01    0.30 ^ clkbuf_4_1_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.05    0.07    0.23    0.52 ^ clkbuf_4_1_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_1_0_clk (net)
                  0.07    0.00    0.53 ^ wr_ptr[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     4    0.02    0.10    0.43    0.96 v wr_ptr[0]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         wr_ptr[0] (net)
                  0.10    0.00    0.96 v _181_/A (sky130_fd_sc_hd__inv_1)
     4    0.02    0.18    0.18    1.14 ^ _181_/Y (sky130_fd_sc_hd__inv_1)
                                         _016_ (net)
                  0.18    0.00    1.14 ^ _269_/B (sky130_fd_sc_hd__ha_1)
     2    0.01    0.13    0.24    1.38 ^ _269_/COUT (sky130_fd_sc_hd__ha_1)
                                         _129_ (net)
                  0.13    0.00    1.38 ^ _177_/A (sky130_fd_sc_hd__inv_1)
     1    0.01    0.05    0.08    1.45 v _177_/Y (sky130_fd_sc_hd__inv_1)
                                         _110_ (net)
                  0.05    0.00    1.45 v _260_/CIN (sky130_fd_sc_hd__fa_2)
     2    0.01    0.09    0.37    1.82 v _260_/COUT (sky130_fd_sc_hd__fa_2)
                                         _111_ (net)
                  0.09    0.00    1.82 v _138_/A2 (sky130_fd_sc_hd__a21o_1)
     1    0.00    0.04    0.19    2.01 v _138_/X (sky130_fd_sc_hd__a21o_1)
                                         _033_ (net)
                  0.04    0.00    2.01 v _139_/A2 (sky130_fd_sc_hd__a21oi_1)
     1    0.01    0.25    0.24    2.26 ^ _139_/Y (sky130_fd_sc_hd__a21oi_1)
                                         _034_ (net)
                  0.25    0.00    2.26 ^ _141_/A (sky130_fd_sc_hd__xor2_2)
     6    0.03    0.34    0.33    2.59 ^ _141_/X (sky130_fd_sc_hd__xor2_2)
                                         _036_ (net)
                  0.34    0.00    2.59 ^ _142_/A (sky130_fd_sc_hd__inv_2)
     8    0.04    0.13    0.18    2.77 v _142_/Y (sky130_fd_sc_hd__inv_2)
                                         net18 (net)
                  0.13    0.00    2.77 v _150_/A1 (sky130_fd_sc_hd__a21boi_2)
     5    0.02    0.27    0.30    3.07 ^ _150_/Y (sky130_fd_sc_hd__a21boi_2)
                                         _042_ (net)
                  0.27    0.00    3.07 ^ _157_/A (sky130_fd_sc_hd__buf_4)
    10    0.05    0.14    0.25    3.32 ^ _157_/X (sky130_fd_sc_hd__buf_4)
                                         _045_ (net)
                  0.14    0.00    3.32 ^ _171_/B (sky130_fd_sc_hd__and3_2)
     8    0.04    0.23    0.34    3.67 ^ _171_/X (sky130_fd_sc_hd__and3_2)
                                         _005_ (net)
                  0.23    0.00    3.67 ^ mem[14][6]$_DFFE_PP_/DE (sky130_fd_sc_hd__edfxtp_1)
                                  3.67   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.02    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    16    0.17    0.30    0.29    5.29 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.30    0.00    5.30 ^ clkbuf_4_8_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.04    0.06    0.22    5.52 ^ clkbuf_4_8_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_8_0_clk (net)
                  0.06    0.00    5.52 ^ mem[14][6]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
                          0.00    5.52   clock reconvergence pessimism
                         -0.31    5.21   library setup time
                                  5.21   data required time
-----------------------------------------------------------------------------
                                  5.21   data required time
                                 -3.67   data arrival time
-----------------------------------------------------------------------------
                                  1.55   slack (MET)



==========================================================================
global route report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
global route max_slew_check_slack
--------------------------------------------------------------------------
1.0305243730545044

==========================================================================
global route max_slew_check_limit
--------------------------------------------------------------------------
1.496662974357605

==========================================================================
global route max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6885

==========================================================================
global route max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_capacitance_check_slack
--------------------------------------------------------------------------
0.03232256695628166

==========================================================================
global route max_capacitance_check_limit
--------------------------------------------------------------------------
0.03663099929690361

==========================================================================
global route max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8824

==========================================================================
global route max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
global route max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
global route max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
global route setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
global route hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
global route report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: wr_ptr[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem[14][6]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.29    0.29 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.23    0.52 ^ clkbuf_4_1_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.53 ^ wr_ptr[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.43    0.96 v wr_ptr[0]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
   0.18    1.14 ^ _181_/Y (sky130_fd_sc_hd__inv_1)
   0.24    1.38 ^ _269_/COUT (sky130_fd_sc_hd__ha_1)
   0.08    1.45 v _177_/Y (sky130_fd_sc_hd__inv_1)
   0.37    1.82 v _260_/COUT (sky130_fd_sc_hd__fa_2)
   0.19    2.01 v _138_/X (sky130_fd_sc_hd__a21o_1)
   0.24    2.26 ^ _139_/Y (sky130_fd_sc_hd__a21oi_1)
   0.33    2.59 ^ _141_/X (sky130_fd_sc_hd__xor2_2)
   0.18    2.77 v _142_/Y (sky130_fd_sc_hd__inv_2)
   0.30    3.07 ^ _150_/Y (sky130_fd_sc_hd__a21boi_2)
   0.25    3.32 ^ _157_/X (sky130_fd_sc_hd__buf_4)
   0.35    3.67 ^ _171_/X (sky130_fd_sc_hd__and3_2)
   0.00    3.67 ^ mem[14][6]$_DFFE_PP_/DE (sky130_fd_sc_hd__edfxtp_1)
           3.67   data arrival time

   5.00    5.00   clock core_clock (rise edge)
   0.00    5.00   clock source latency
   0.00    5.00 ^ clk (in)
   0.29    5.29 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.23    5.52 ^ clkbuf_4_8_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    5.52 ^ mem[14][6]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
   0.00    5.52   clock reconvergence pessimism
  -0.31    5.21   library setup time
           5.21   data required time
---------------------------------------------------------
           5.21   data required time
          -3.67   data arrival time
---------------------------------------------------------
           1.55   slack (MET)



==========================================================================
global route report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: wr_ptr[4]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: wr_ptr[4]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.29    0.29 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.23    0.52 ^ clkbuf_4_0_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.52 ^ wr_ptr[4]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.39    0.91 ^ wr_ptr[4]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
   0.08    0.99 v _203_/X (sky130_fd_sc_hd__xor2_1)
   0.00    0.99 v wr_ptr[4]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
           0.99   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.29    0.29 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.23    0.52 ^ clkbuf_4_0_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.52 ^ wr_ptr[4]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.00    0.52   clock reconvergence pessimism
  -0.04    0.49   library hold time
           0.49   data required time
---------------------------------------------------------
           0.49   data required time
          -0.99   data arrival time
---------------------------------------------------------
           0.51   slack (MET)



==========================================================================
global route critical path target clock latency max path
--------------------------------------------------------------------------
0.5231

==========================================================================
global route critical path target clock latency min path
--------------------------------------------------------------------------
0.5262

==========================================================================
global route critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
global route critical path delay
--------------------------------------------------------------------------
3.6691

==========================================================================
global route critical path slack
--------------------------------------------------------------------------
1.5455

==========================================================================
global route slack div critical path delay
--------------------------------------------------------------------------
42.122046

==========================================================================
global route report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.43e-03   8.94e-05   1.27e-09   1.51e-03  33.4%
Combinational          8.00e-04   9.94e-04   8.68e-10   1.79e-03  39.6%
Clock                  6.69e-04   5.51e-04   2.56e-10   1.22e-03  26.9%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.89e-03   1.63e-03   2.39e-09   4.53e-03 100.0%
                          63.9%      36.1%       0.0%
