Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 425bb3344c914cc486eb27a4d72665c7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_behav xil_defaultlib.Main xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 18 for port 'addr' [C:/Users/SH/Desktop/Tetris/Tetris.srcs/Main.v:417]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 18 for port 'addr' [C:/Users/SH/Desktop/Tetris/Tetris.srcs/Main.v:420]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 18 for port 'addr' [C:/Users/SH/Desktop/Tetris/Tetris.srcs/Main.v:423]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 18 for port 'addr' [C:/Users/SH/Desktop/Tetris/Tetris.srcs/Main.v:426]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 18 for port 'addr' [C:/Users/SH/Desktop/Tetris/Tetris.srcs/Main.v:429]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 18 for port 'addr' [C:/Users/SH/Desktop/Tetris/Tetris.srcs/Main.v:432]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 18 for port 'addr' [C:/Users/SH/Desktop/Tetris/Tetris.srcs/Main.v:435]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 18 for port 'addr' [C:/Users/SH/Desktop/Tetris/Tetris.srcs/Main.v:444]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 18 for port 'addr' [C:/Users/SH/Desktop/Tetris/Tetris.srcs/Main.v:447]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 18 for port 'addr' [C:/Users/SH/Desktop/Tetris/Tetris.srcs/Main.v:450]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'LCD_D' [C:/Users/SH/Desktop/Tetris/Tetris.srcs/Main.v:506]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 18 for port 'addr' [C:/Users/SH/Desktop/Tetris/Tetris.srcs/Main.v:744]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 18 for port 'addr' [C:/Users/SH/Desktop/Tetris/Tetris.srcs/Main.v:747]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 18 for port 'addr' [C:/Users/SH/Desktop/Tetris/Tetris.srcs/Main.v:750]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 18 for port 'addr' [C:/Users/SH/Desktop/Tetris/Tetris.srcs/Main.v:753]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 18 for port 'addr' [C:/Users/SH/Desktop/Tetris/Tetris.srcs/Main.v:756]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 18 for port 'addr' [C:/Users/SH/Desktop/Tetris/Tetris.srcs/Main.v:759]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 18 for port 'addr' [C:/Users/SH/Desktop/Tetris/Tetris.srcs/Main.v:762]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 18 for port 'addr' [C:/Users/SH/Desktop/Tetris/Tetris.srcs/Main.v:766]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 18 for port 'addr' [C:/Users/SH/Desktop/Tetris/Tetris.srcs/Main.v:769]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 18 for port 'addr' [C:/Users/SH/Desktop/Tetris/Tetris.srcs/Main.v:772]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 18 for port 'addr' [C:/Users/SH/Desktop/Tetris/Tetris.srcs/Main.v:775]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 18 for port 'addr' [C:/Users/SH/Desktop/Tetris/Tetris.srcs/Main.v:778]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 18 for port 'addr' [C:/Users/SH/Desktop/Tetris/Tetris.srcs/Main.v:781]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 18 for port 'addr' [C:/Users/SH/Desktop/Tetris/Tetris.srcs/Main.v:784]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 18 for port 'addr' [C:/Users/SH/Desktop/Tetris/Tetris.srcs/Main.v:787]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 18 for port 'addr' [C:/Users/SH/Desktop/Tetris/Tetris.srcs/Main.v:790]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 18 for port 'addr' [C:/Users/SH/Desktop/Tetris/Tetris.srcs/Main.v:793]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 18 for port 'addr' [C:/Users/SH/Desktop/Tetris/Tetris.srcs/Main.v:820]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/SH/Desktop/Tetris/Tetris.srcs/imports/LCD_module.v" Line 13. Module LCD_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SH/Desktop/Tetris/Tetris.srcs/imports/LCD_module.v" Line 13. Module LCD_module doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sram_arrow_right(DATA_WIDTH=12,A...
Compiling module xil_defaultlib.sram_arrow_left(DATA_WIDTH=12,AD...
Compiling module xil_defaultlib.sram_game_over(DATA_WIDTH=12,ADD...
Compiling module xil_defaultlib.sram_score_picture(DATA_WIDTH=12...
Compiling module xil_defaultlib.sram_start(DATA_WIDTH=12,ADDR_WI...
Compiling module xil_defaultlib.sram_pause(DATA_WIDTH=12,ADDR_WI...
Compiling module xil_defaultlib.sram_pick_map(DATA_WIDTH=12,ADDR...
Compiling module xil_defaultlib.sram_t_spin(DATA_WIDTH=12,ADDR_W...
Compiling module xil_defaultlib.sram_next(DATA_WIDTH=12,ADDR_WID...
Compiling module xil_defaultlib.sram_holdword(DATA_WIDTH=12,ADDR...
Compiling module xil_defaultlib.LCD_module
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.sram1(DATA_WIDTH=12,ADDR_WIDTH=1...
Compiling module xil_defaultlib.sram_I(DATA_WIDTH=12,ADDR_WIDTH=...
Compiling module xil_defaultlib.sram_O(DATA_WIDTH=12,ADDR_WIDTH=...
Compiling module xil_defaultlib.sram_L(DATA_WIDTH=12,ADDR_WIDTH=...
Compiling module xil_defaultlib.sram_J(DATA_WIDTH=12,ADDR_WIDTH=...
Compiling module xil_defaultlib.sram_T(DATA_WIDTH=12,ADDR_WIDTH=...
Compiling module xil_defaultlib.sram_S(DATA_WIDTH=12,ADDR_WIDTH=...
Compiling module xil_defaultlib.sram_Z(DATA_WIDTH=12,ADDR_WIDTH=...
Compiling module xil_defaultlib.sram_shadow(DATA_WIDTH=12,ADDR_W...
Compiling module xil_defaultlib.sram_Buf_I(DATA_WIDTH=12,ADDR_WI...
Compiling module xil_defaultlib.sram_Buf_O(DATA_WIDTH=12,ADDR_WI...
Compiling module xil_defaultlib.sram_Buf_L(DATA_WIDTH=12,ADDR_WI...
Compiling module xil_defaultlib.sram_Buf_J(DATA_WIDTH=12,ADDR_WI...
Compiling module xil_defaultlib.sram_Buf_T(DATA_WIDTH=12,ADDR_WI...
Compiling module xil_defaultlib.sram_Buf_S(DATA_WIDTH=12,ADDR_WI...
Compiling module xil_defaultlib.sram_Buf_Z(DATA_WIDTH=12,ADDR_WI...
Compiling module xil_defaultlib.sram_number0(DATA_WIDTH=12,ADDR_...
Compiling module xil_defaultlib.sram_number1(DATA_WIDTH=12,ADDR_...
Compiling module xil_defaultlib.sram_number2(DATA_WIDTH=12,ADDR_...
Compiling module xil_defaultlib.sram_number3(DATA_WIDTH=12,ADDR_...
Compiling module xil_defaultlib.sram_number4(DATA_WIDTH=12,ADDR_...
Compiling module xil_defaultlib.sram_number5(DATA_WIDTH=12,ADDR_...
Compiling module xil_defaultlib.sram_number6(DATA_WIDTH=12,ADDR_...
Compiling module xil_defaultlib.sram_number7(DATA_WIDTH=12,ADDR_...
Compiling module xil_defaultlib.sram_number8(DATA_WIDTH=12,ADDR_...
Compiling module xil_defaultlib.sram_number9(DATA_WIDTH=12,ADDR_...
Compiling module xil_defaultlib.sram_start_pic(DATA_WIDTH=12,ADD...
Compiling module xil_defaultlib.vga_sync
Compiling module xil_defaultlib.clk_divider(divider=2)
Compiling module xil_defaultlib.Main
Compiling module xil_defaultlib.glbl
Built simulation snapshot Main_behav
