#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xf2ffb0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xf30140 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0xf212d0 .functor NOT 1, L_0xf8c130, C4<0>, C4<0>, C4<0>;
L_0xf8bf10 .functor XOR 2, L_0xf8bdb0, L_0xf8be70, C4<00>, C4<00>;
L_0xf8c020 .functor XOR 2, L_0xf8bf10, L_0xf8bf80, C4<00>, C4<00>;
v0xf83e20_0 .net *"_ivl_10", 1 0, L_0xf8bf80;  1 drivers
v0xf83f20_0 .net *"_ivl_12", 1 0, L_0xf8c020;  1 drivers
v0xf84000_0 .net *"_ivl_2", 1 0, L_0xf87190;  1 drivers
v0xf840c0_0 .net *"_ivl_4", 1 0, L_0xf8bdb0;  1 drivers
v0xf841a0_0 .net *"_ivl_6", 1 0, L_0xf8be70;  1 drivers
v0xf842d0_0 .net *"_ivl_8", 1 0, L_0xf8bf10;  1 drivers
v0xf843b0_0 .net "a", 0 0, v0xf7eca0_0;  1 drivers
v0xf84450_0 .net "b", 0 0, v0xf7ed40_0;  1 drivers
v0xf844f0_0 .net "c", 0 0, v0xf7ede0_0;  1 drivers
v0xf84590_0 .var "clk", 0 0;
v0xf84630_0 .net "d", 0 0, v0xf7ef20_0;  1 drivers
v0xf846d0_0 .net "out_pos_dut", 0 0, L_0xf8ba10;  1 drivers
v0xf84770_0 .net "out_pos_ref", 0 0, L_0xf85ca0;  1 drivers
v0xf84810_0 .net "out_sop_dut", 0 0, L_0xf86c00;  1 drivers
v0xf848b0_0 .net "out_sop_ref", 0 0, L_0xf59450;  1 drivers
v0xf84950_0 .var/2u "stats1", 223 0;
v0xf849f0_0 .var/2u "strobe", 0 0;
v0xf84a90_0 .net "tb_match", 0 0, L_0xf8c130;  1 drivers
v0xf84b60_0 .net "tb_mismatch", 0 0, L_0xf212d0;  1 drivers
v0xf84c00_0 .net "wavedrom_enable", 0 0, v0xf7f1f0_0;  1 drivers
v0xf84cd0_0 .net "wavedrom_title", 511 0, v0xf7f290_0;  1 drivers
L_0xf87190 .concat [ 1 1 0 0], L_0xf85ca0, L_0xf59450;
L_0xf8bdb0 .concat [ 1 1 0 0], L_0xf85ca0, L_0xf59450;
L_0xf8be70 .concat [ 1 1 0 0], L_0xf8ba10, L_0xf86c00;
L_0xf8bf80 .concat [ 1 1 0 0], L_0xf85ca0, L_0xf59450;
L_0xf8c130 .cmp/eeq 2, L_0xf87190, L_0xf8c020;
S_0xf302d0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0xf30140;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xf216b0 .functor AND 1, v0xf7ede0_0, v0xf7ef20_0, C4<1>, C4<1>;
L_0xf21a90 .functor NOT 1, v0xf7eca0_0, C4<0>, C4<0>, C4<0>;
L_0xf21e70 .functor NOT 1, v0xf7ed40_0, C4<0>, C4<0>, C4<0>;
L_0xf220f0 .functor AND 1, L_0xf21a90, L_0xf21e70, C4<1>, C4<1>;
L_0xf3ab40 .functor AND 1, L_0xf220f0, v0xf7ede0_0, C4<1>, C4<1>;
L_0xf59450 .functor OR 1, L_0xf216b0, L_0xf3ab40, C4<0>, C4<0>;
L_0xf85120 .functor NOT 1, v0xf7ed40_0, C4<0>, C4<0>, C4<0>;
L_0xf85190 .functor OR 1, L_0xf85120, v0xf7ef20_0, C4<0>, C4<0>;
L_0xf852a0 .functor AND 1, v0xf7ede0_0, L_0xf85190, C4<1>, C4<1>;
L_0xf85360 .functor NOT 1, v0xf7eca0_0, C4<0>, C4<0>, C4<0>;
L_0xf85430 .functor OR 1, L_0xf85360, v0xf7ed40_0, C4<0>, C4<0>;
L_0xf854a0 .functor AND 1, L_0xf852a0, L_0xf85430, C4<1>, C4<1>;
L_0xf85620 .functor NOT 1, v0xf7ed40_0, C4<0>, C4<0>, C4<0>;
L_0xf85690 .functor OR 1, L_0xf85620, v0xf7ef20_0, C4<0>, C4<0>;
L_0xf855b0 .functor AND 1, v0xf7ede0_0, L_0xf85690, C4<1>, C4<1>;
L_0xf85820 .functor NOT 1, v0xf7eca0_0, C4<0>, C4<0>, C4<0>;
L_0xf85920 .functor OR 1, L_0xf85820, v0xf7ef20_0, C4<0>, C4<0>;
L_0xf859e0 .functor AND 1, L_0xf855b0, L_0xf85920, C4<1>, C4<1>;
L_0xf85b90 .functor XNOR 1, L_0xf854a0, L_0xf859e0, C4<0>, C4<0>;
v0xf20c00_0 .net *"_ivl_0", 0 0, L_0xf216b0;  1 drivers
v0xf21000_0 .net *"_ivl_12", 0 0, L_0xf85120;  1 drivers
v0xf213e0_0 .net *"_ivl_14", 0 0, L_0xf85190;  1 drivers
v0xf217c0_0 .net *"_ivl_16", 0 0, L_0xf852a0;  1 drivers
v0xf21ba0_0 .net *"_ivl_18", 0 0, L_0xf85360;  1 drivers
v0xf21f80_0 .net *"_ivl_2", 0 0, L_0xf21a90;  1 drivers
v0xf22200_0 .net *"_ivl_20", 0 0, L_0xf85430;  1 drivers
v0xf7d210_0 .net *"_ivl_24", 0 0, L_0xf85620;  1 drivers
v0xf7d2f0_0 .net *"_ivl_26", 0 0, L_0xf85690;  1 drivers
v0xf7d3d0_0 .net *"_ivl_28", 0 0, L_0xf855b0;  1 drivers
v0xf7d4b0_0 .net *"_ivl_30", 0 0, L_0xf85820;  1 drivers
v0xf7d590_0 .net *"_ivl_32", 0 0, L_0xf85920;  1 drivers
v0xf7d670_0 .net *"_ivl_36", 0 0, L_0xf85b90;  1 drivers
L_0x7f84c2ff5018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xf7d730_0 .net *"_ivl_38", 0 0, L_0x7f84c2ff5018;  1 drivers
v0xf7d810_0 .net *"_ivl_4", 0 0, L_0xf21e70;  1 drivers
v0xf7d8f0_0 .net *"_ivl_6", 0 0, L_0xf220f0;  1 drivers
v0xf7d9d0_0 .net *"_ivl_8", 0 0, L_0xf3ab40;  1 drivers
v0xf7dab0_0 .net "a", 0 0, v0xf7eca0_0;  alias, 1 drivers
v0xf7db70_0 .net "b", 0 0, v0xf7ed40_0;  alias, 1 drivers
v0xf7dc30_0 .net "c", 0 0, v0xf7ede0_0;  alias, 1 drivers
v0xf7dcf0_0 .net "d", 0 0, v0xf7ef20_0;  alias, 1 drivers
v0xf7ddb0_0 .net "out_pos", 0 0, L_0xf85ca0;  alias, 1 drivers
v0xf7de70_0 .net "out_sop", 0 0, L_0xf59450;  alias, 1 drivers
v0xf7df30_0 .net "pos0", 0 0, L_0xf854a0;  1 drivers
v0xf7dff0_0 .net "pos1", 0 0, L_0xf859e0;  1 drivers
L_0xf85ca0 .functor MUXZ 1, L_0x7f84c2ff5018, L_0xf854a0, L_0xf85b90, C4<>;
S_0xf7e170 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0xf30140;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0xf7eca0_0 .var "a", 0 0;
v0xf7ed40_0 .var "b", 0 0;
v0xf7ede0_0 .var "c", 0 0;
v0xf7ee80_0 .net "clk", 0 0, v0xf84590_0;  1 drivers
v0xf7ef20_0 .var "d", 0 0;
v0xf7f010_0 .var/2u "fail", 0 0;
v0xf7f0b0_0 .var/2u "fail1", 0 0;
v0xf7f150_0 .net "tb_match", 0 0, L_0xf8c130;  alias, 1 drivers
v0xf7f1f0_0 .var "wavedrom_enable", 0 0;
v0xf7f290_0 .var "wavedrom_title", 511 0;
E_0xf2e920/0 .event negedge, v0xf7ee80_0;
E_0xf2e920/1 .event posedge, v0xf7ee80_0;
E_0xf2e920 .event/or E_0xf2e920/0, E_0xf2e920/1;
S_0xf7e4a0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0xf7e170;
 .timescale -12 -12;
v0xf7e6e0_0 .var/2s "i", 31 0;
E_0xf2e7c0 .event posedge, v0xf7ee80_0;
S_0xf7e7e0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0xf7e170;
 .timescale -12 -12;
v0xf7e9e0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xf7eac0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0xf7e170;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xf7f470 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0xf30140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xf85e50 .functor NOT 1, v0xf7eca0_0, C4<0>, C4<0>, C4<0>;
L_0xf85ee0 .functor NOT 1, v0xf7ed40_0, C4<0>, C4<0>, C4<0>;
L_0xf86080 .functor AND 1, L_0xf85e50, L_0xf85ee0, C4<1>, C4<1>;
L_0xf86190 .functor AND 1, L_0xf86080, v0xf7ede0_0, C4<1>, C4<1>;
L_0xf86390 .functor NOT 1, v0xf7ef20_0, C4<0>, C4<0>, C4<0>;
L_0xf86510 .functor AND 1, L_0xf86190, L_0xf86390, C4<1>, C4<1>;
L_0xf86660 .functor NOT 1, v0xf7eca0_0, C4<0>, C4<0>, C4<0>;
L_0xf867e0 .functor AND 1, L_0xf86660, v0xf7ed40_0, C4<1>, C4<1>;
L_0xf868f0 .functor AND 1, L_0xf867e0, v0xf7ede0_0, C4<1>, C4<1>;
L_0xf869b0 .functor AND 1, L_0xf868f0, v0xf7ef20_0, C4<1>, C4<1>;
L_0xf86ad0 .functor OR 1, L_0xf86510, L_0xf869b0, C4<0>, C4<0>;
L_0xf86b90 .functor AND 1, v0xf7eca0_0, v0xf7ed40_0, C4<1>, C4<1>;
L_0xf86c70 .functor AND 1, L_0xf86b90, v0xf7ede0_0, C4<1>, C4<1>;
L_0xf86d30 .functor AND 1, L_0xf86c70, v0xf7ef20_0, C4<1>, C4<1>;
L_0xf86c00 .functor OR 1, L_0xf86ad0, L_0xf86d30, C4<0>, C4<0>;
L_0xf86f60 .functor OR 1, v0xf7eca0_0, v0xf7ed40_0, C4<0>, C4<0>;
L_0xf87060 .functor OR 1, L_0xf86f60, v0xf7ede0_0, C4<0>, C4<0>;
L_0xf87120 .functor NOT 1, v0xf7ef20_0, C4<0>, C4<0>, C4<0>;
L_0xf87230 .functor OR 1, L_0xf87060, L_0xf87120, C4<0>, C4<0>;
L_0xf87340 .functor OR 1, v0xf7eca0_0, v0xf7ed40_0, C4<0>, C4<0>;
L_0xf87460 .functor NOT 1, v0xf7ede0_0, C4<0>, C4<0>, C4<0>;
L_0xf874d0 .functor OR 1, L_0xf87340, L_0xf87460, C4<0>, C4<0>;
L_0xf876a0 .functor OR 1, L_0xf874d0, v0xf7ef20_0, C4<0>, C4<0>;
L_0xf87760 .functor AND 1, L_0xf87230, L_0xf876a0, C4<1>, C4<1>;
L_0xf87940 .functor OR 1, v0xf7eca0_0, v0xf7ed40_0, C4<0>, C4<0>;
L_0xf879b0 .functor NOT 1, v0xf7ede0_0, C4<0>, C4<0>, C4<0>;
L_0xf87b00 .functor OR 1, L_0xf87940, L_0xf879b0, C4<0>, C4<0>;
L_0xf87c10 .functor NOT 1, v0xf7ef20_0, C4<0>, C4<0>, C4<0>;
L_0xf87d70 .functor OR 1, L_0xf87b00, L_0xf87c10, C4<0>, C4<0>;
L_0xf87e80 .functor AND 1, L_0xf87760, L_0xf87d70, C4<1>, C4<1>;
L_0xf88090 .functor NOT 1, v0xf7ed40_0, C4<0>, C4<0>, C4<0>;
L_0xf88100 .functor OR 1, v0xf7eca0_0, L_0xf88090, C4<0>, C4<0>;
L_0xf882d0 .functor OR 1, L_0xf88100, v0xf7ede0_0, C4<0>, C4<0>;
L_0xf88390 .functor OR 1, L_0xf882d0, v0xf7ef20_0, C4<0>, C4<0>;
L_0xf88570 .functor AND 1, L_0xf87e80, L_0xf88390, C4<1>, C4<1>;
L_0xf88680 .functor NOT 1, v0xf7ed40_0, C4<0>, C4<0>, C4<0>;
L_0xf88820 .functor OR 1, v0xf7eca0_0, L_0xf88680, C4<0>, C4<0>;
L_0xf888e0 .functor OR 1, L_0xf88820, v0xf7ede0_0, C4<0>, C4<0>;
L_0xf886f0 .functor NOT 1, v0xf7ef20_0, C4<0>, C4<0>, C4<0>;
L_0xf88760 .functor OR 1, L_0xf888e0, L_0xf886f0, C4<0>, C4<0>;
L_0xf88c80 .functor AND 1, L_0xf88570, L_0xf88760, C4<1>, C4<1>;
L_0xf88d90 .functor NOT 1, v0xf7eca0_0, C4<0>, C4<0>, C4<0>;
L_0xf88f60 .functor OR 1, L_0xf88d90, v0xf7ed40_0, C4<0>, C4<0>;
L_0xf89020 .functor OR 1, L_0xf88f60, v0xf7ede0_0, C4<0>, C4<0>;
L_0xf89460 .functor OR 1, L_0xf89020, v0xf7ef20_0, C4<0>, C4<0>;
L_0xf89730 .functor AND 1, L_0xf88c80, L_0xf89460, C4<1>, C4<1>;
L_0xf899c0 .functor NOT 1, v0xf7eca0_0, C4<0>, C4<0>, C4<0>;
L_0xf89c40 .functor OR 1, L_0xf899c0, v0xf7ed40_0, C4<0>, C4<0>;
L_0xf89e90 .functor OR 1, L_0xf89c40, v0xf7ede0_0, C4<0>, C4<0>;
L_0xf89f50 .functor NOT 1, v0xf7ef20_0, C4<0>, C4<0>, C4<0>;
L_0xf8a160 .functor OR 1, L_0xf89e90, L_0xf89f50, C4<0>, C4<0>;
L_0xf8a270 .functor AND 1, L_0xf89730, L_0xf8a160, C4<1>, C4<1>;
L_0xf8a530 .functor NOT 1, v0xf7eca0_0, C4<0>, C4<0>, C4<0>;
L_0xf8a5a0 .functor OR 1, L_0xf8a530, v0xf7ed40_0, C4<0>, C4<0>;
L_0xf8a820 .functor NOT 1, v0xf7ede0_0, C4<0>, C4<0>, C4<0>;
L_0xf8a890 .functor OR 1, L_0xf8a5a0, L_0xf8a820, C4<0>, C4<0>;
L_0xf8ab70 .functor NOT 1, v0xf7ef20_0, C4<0>, C4<0>, C4<0>;
L_0xf8abe0 .functor OR 1, L_0xf8a890, L_0xf8ab70, C4<0>, C4<0>;
L_0xf8aed0 .functor AND 1, L_0xf8a270, L_0xf8abe0, C4<1>, C4<1>;
L_0xf8afe0 .functor NOT 1, v0xf7eca0_0, C4<0>, C4<0>, C4<0>;
L_0xf8b240 .functor NOT 1, v0xf7ed40_0, C4<0>, C4<0>, C4<0>;
L_0xf8b2b0 .functor OR 1, L_0xf8afe0, L_0xf8b240, C4<0>, C4<0>;
L_0xf8b5c0 .functor OR 1, L_0xf8b2b0, v0xf7ede0_0, C4<0>, C4<0>;
L_0xf8b680 .functor NOT 1, v0xf7ef20_0, C4<0>, C4<0>, C4<0>;
L_0xf8b900 .functor OR 1, L_0xf8b5c0, L_0xf8b680, C4<0>, C4<0>;
L_0xf8ba10 .functor AND 1, L_0xf8aed0, L_0xf8b900, C4<1>, C4<1>;
v0xf7f630_0 .net *"_ivl_0", 0 0, L_0xf85e50;  1 drivers
v0xf7f710_0 .net *"_ivl_10", 0 0, L_0xf86510;  1 drivers
v0xf7f7f0_0 .net *"_ivl_100", 0 0, L_0xf8a160;  1 drivers
v0xf7f8e0_0 .net *"_ivl_102", 0 0, L_0xf8a270;  1 drivers
v0xf7f9c0_0 .net *"_ivl_104", 0 0, L_0xf8a530;  1 drivers
v0xf7faf0_0 .net *"_ivl_106", 0 0, L_0xf8a5a0;  1 drivers
v0xf7fbd0_0 .net *"_ivl_108", 0 0, L_0xf8a820;  1 drivers
v0xf7fcb0_0 .net *"_ivl_110", 0 0, L_0xf8a890;  1 drivers
v0xf7fd90_0 .net *"_ivl_112", 0 0, L_0xf8ab70;  1 drivers
v0xf7ff00_0 .net *"_ivl_114", 0 0, L_0xf8abe0;  1 drivers
v0xf7ffe0_0 .net *"_ivl_116", 0 0, L_0xf8aed0;  1 drivers
v0xf800c0_0 .net *"_ivl_118", 0 0, L_0xf8afe0;  1 drivers
v0xf801a0_0 .net *"_ivl_12", 0 0, L_0xf86660;  1 drivers
v0xf80280_0 .net *"_ivl_120", 0 0, L_0xf8b240;  1 drivers
v0xf80360_0 .net *"_ivl_122", 0 0, L_0xf8b2b0;  1 drivers
v0xf80440_0 .net *"_ivl_124", 0 0, L_0xf8b5c0;  1 drivers
v0xf80520_0 .net *"_ivl_126", 0 0, L_0xf8b680;  1 drivers
v0xf80710_0 .net *"_ivl_128", 0 0, L_0xf8b900;  1 drivers
v0xf807f0_0 .net *"_ivl_14", 0 0, L_0xf867e0;  1 drivers
v0xf808d0_0 .net *"_ivl_16", 0 0, L_0xf868f0;  1 drivers
v0xf809b0_0 .net *"_ivl_18", 0 0, L_0xf869b0;  1 drivers
v0xf80a90_0 .net *"_ivl_2", 0 0, L_0xf85ee0;  1 drivers
v0xf80b70_0 .net *"_ivl_20", 0 0, L_0xf86ad0;  1 drivers
v0xf80c50_0 .net *"_ivl_22", 0 0, L_0xf86b90;  1 drivers
v0xf80d30_0 .net *"_ivl_24", 0 0, L_0xf86c70;  1 drivers
v0xf80e10_0 .net *"_ivl_26", 0 0, L_0xf86d30;  1 drivers
v0xf80ef0_0 .net *"_ivl_30", 0 0, L_0xf86f60;  1 drivers
v0xf80fd0_0 .net *"_ivl_32", 0 0, L_0xf87060;  1 drivers
v0xf810b0_0 .net *"_ivl_34", 0 0, L_0xf87120;  1 drivers
v0xf81190_0 .net *"_ivl_36", 0 0, L_0xf87230;  1 drivers
v0xf81270_0 .net *"_ivl_38", 0 0, L_0xf87340;  1 drivers
v0xf81350_0 .net *"_ivl_4", 0 0, L_0xf86080;  1 drivers
v0xf81430_0 .net *"_ivl_40", 0 0, L_0xf87460;  1 drivers
v0xf81720_0 .net *"_ivl_42", 0 0, L_0xf874d0;  1 drivers
v0xf81800_0 .net *"_ivl_44", 0 0, L_0xf876a0;  1 drivers
v0xf818e0_0 .net *"_ivl_46", 0 0, L_0xf87760;  1 drivers
v0xf819c0_0 .net *"_ivl_48", 0 0, L_0xf87940;  1 drivers
v0xf81aa0_0 .net *"_ivl_50", 0 0, L_0xf879b0;  1 drivers
v0xf81b80_0 .net *"_ivl_52", 0 0, L_0xf87b00;  1 drivers
v0xf81c60_0 .net *"_ivl_54", 0 0, L_0xf87c10;  1 drivers
v0xf81d40_0 .net *"_ivl_56", 0 0, L_0xf87d70;  1 drivers
v0xf81e20_0 .net *"_ivl_58", 0 0, L_0xf87e80;  1 drivers
v0xf81f00_0 .net *"_ivl_6", 0 0, L_0xf86190;  1 drivers
v0xf81fe0_0 .net *"_ivl_60", 0 0, L_0xf88090;  1 drivers
v0xf820c0_0 .net *"_ivl_62", 0 0, L_0xf88100;  1 drivers
v0xf821a0_0 .net *"_ivl_64", 0 0, L_0xf882d0;  1 drivers
v0xf82280_0 .net *"_ivl_66", 0 0, L_0xf88390;  1 drivers
v0xf82360_0 .net *"_ivl_68", 0 0, L_0xf88570;  1 drivers
v0xf82440_0 .net *"_ivl_70", 0 0, L_0xf88680;  1 drivers
v0xf82520_0 .net *"_ivl_72", 0 0, L_0xf88820;  1 drivers
v0xf82600_0 .net *"_ivl_74", 0 0, L_0xf888e0;  1 drivers
v0xf826e0_0 .net *"_ivl_76", 0 0, L_0xf886f0;  1 drivers
v0xf827c0_0 .net *"_ivl_78", 0 0, L_0xf88760;  1 drivers
v0xf828a0_0 .net *"_ivl_8", 0 0, L_0xf86390;  1 drivers
v0xf82980_0 .net *"_ivl_80", 0 0, L_0xf88c80;  1 drivers
v0xf82a60_0 .net *"_ivl_82", 0 0, L_0xf88d90;  1 drivers
v0xf82b40_0 .net *"_ivl_84", 0 0, L_0xf88f60;  1 drivers
v0xf82c20_0 .net *"_ivl_86", 0 0, L_0xf89020;  1 drivers
v0xf82d00_0 .net *"_ivl_88", 0 0, L_0xf89460;  1 drivers
v0xf82de0_0 .net *"_ivl_90", 0 0, L_0xf89730;  1 drivers
v0xf82ec0_0 .net *"_ivl_92", 0 0, L_0xf899c0;  1 drivers
v0xf82fa0_0 .net *"_ivl_94", 0 0, L_0xf89c40;  1 drivers
v0xf83080_0 .net *"_ivl_96", 0 0, L_0xf89e90;  1 drivers
v0xf83160_0 .net *"_ivl_98", 0 0, L_0xf89f50;  1 drivers
v0xf83240_0 .net "a", 0 0, v0xf7eca0_0;  alias, 1 drivers
v0xf836f0_0 .net "b", 0 0, v0xf7ed40_0;  alias, 1 drivers
v0xf837e0_0 .net "c", 0 0, v0xf7ede0_0;  alias, 1 drivers
v0xf838d0_0 .net "d", 0 0, v0xf7ef20_0;  alias, 1 drivers
v0xf839c0_0 .net "out_pos", 0 0, L_0xf8ba10;  alias, 1 drivers
v0xf83a80_0 .net "out_sop", 0 0, L_0xf86c00;  alias, 1 drivers
S_0xf83c00 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0xf30140;
 .timescale -12 -12;
E_0xf169f0 .event anyedge, v0xf849f0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xf849f0_0;
    %nor/r;
    %assign/vec4 v0xf849f0_0, 0;
    %wait E_0xf169f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xf7e170;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf7f010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf7f0b0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xf7e170;
T_4 ;
    %wait E_0xf2e920;
    %load/vec4 v0xf7f150_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xf7f010_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xf7e170;
T_5 ;
    %wait E_0xf2e7c0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf7ef20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf7ede0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf7ed40_0, 0;
    %assign/vec4 v0xf7eca0_0, 0;
    %wait E_0xf2e7c0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf7ef20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf7ede0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf7ed40_0, 0;
    %assign/vec4 v0xf7eca0_0, 0;
    %wait E_0xf2e7c0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf7ef20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf7ede0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf7ed40_0, 0;
    %assign/vec4 v0xf7eca0_0, 0;
    %wait E_0xf2e7c0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf7ef20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf7ede0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf7ed40_0, 0;
    %assign/vec4 v0xf7eca0_0, 0;
    %wait E_0xf2e7c0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf7ef20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf7ede0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf7ed40_0, 0;
    %assign/vec4 v0xf7eca0_0, 0;
    %wait E_0xf2e7c0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf7ef20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf7ede0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf7ed40_0, 0;
    %assign/vec4 v0xf7eca0_0, 0;
    %wait E_0xf2e7c0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf7ef20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf7ede0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf7ed40_0, 0;
    %assign/vec4 v0xf7eca0_0, 0;
    %wait E_0xf2e7c0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf7ef20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf7ede0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf7ed40_0, 0;
    %assign/vec4 v0xf7eca0_0, 0;
    %wait E_0xf2e7c0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf7ef20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf7ede0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf7ed40_0, 0;
    %assign/vec4 v0xf7eca0_0, 0;
    %wait E_0xf2e7c0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf7ef20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf7ede0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf7ed40_0, 0;
    %assign/vec4 v0xf7eca0_0, 0;
    %wait E_0xf2e7c0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf7ef20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf7ede0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf7ed40_0, 0;
    %assign/vec4 v0xf7eca0_0, 0;
    %wait E_0xf2e7c0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf7ef20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf7ede0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf7ed40_0, 0;
    %assign/vec4 v0xf7eca0_0, 0;
    %wait E_0xf2e7c0;
    %load/vec4 v0xf7f010_0;
    %store/vec4 v0xf7f0b0_0, 0, 1;
    %fork t_1, S_0xf7e4a0;
    %jmp t_0;
    .scope S_0xf7e4a0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xf7e6e0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0xf7e6e0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0xf2e7c0;
    %load/vec4 v0xf7e6e0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xf7ef20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf7ede0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf7ed40_0, 0;
    %assign/vec4 v0xf7eca0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xf7e6e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xf7e6e0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0xf7e170;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xf2e920;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xf7ef20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf7ede0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf7ed40_0, 0;
    %assign/vec4 v0xf7eca0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0xf7f010_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0xf7f0b0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xf30140;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf84590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf849f0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0xf30140;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0xf84590_0;
    %inv;
    %store/vec4 v0xf84590_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0xf30140;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0xf7ee80_0, v0xf84b60_0, v0xf843b0_0, v0xf84450_0, v0xf844f0_0, v0xf84630_0, v0xf848b0_0, v0xf84810_0, v0xf84770_0, v0xf846d0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0xf30140;
T_9 ;
    %load/vec4 v0xf84950_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0xf84950_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xf84950_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0xf84950_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0xf84950_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xf84950_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0xf84950_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xf84950_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xf84950_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xf84950_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0xf30140;
T_10 ;
    %wait E_0xf2e920;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xf84950_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf84950_0, 4, 32;
    %load/vec4 v0xf84a90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xf84950_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf84950_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xf84950_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf84950_0, 4, 32;
T_10.0 ;
    %load/vec4 v0xf848b0_0;
    %load/vec4 v0xf848b0_0;
    %load/vec4 v0xf84810_0;
    %xor;
    %load/vec4 v0xf848b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0xf84950_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf84950_0, 4, 32;
T_10.6 ;
    %load/vec4 v0xf84950_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf84950_0, 4, 32;
T_10.4 ;
    %load/vec4 v0xf84770_0;
    %load/vec4 v0xf84770_0;
    %load/vec4 v0xf846d0_0;
    %xor;
    %load/vec4 v0xf84770_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0xf84950_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf84950_0, 4, 32;
T_10.10 ;
    %load/vec4 v0xf84950_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf84950_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can1_depth5/human/ece241_2013_q2/iter2/response0/top_module.sv";
