  **** HLS Build v2025.1 6135595
Sourcing Tcl script 'C:/Academic_Sem5/DA1/Demo/llama_synthesis.tcl'
INFO: [HLS 200-1510] Running: open_project llama_hls -reset 
WARNING: [HLS 200-2182] The 'llama_hls' project will not automatically appear within Vitis IDE workspaces and is meant only for TCL batch use.  Please use open_component instead of open_project/open_solution to generate Vitis IDE compatible component files and directory structure.
Resolution: For help on HLS 200-2182 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-2182.html
INFO: [HLS 200-10] Opening and resetting solution 'C:/Academic_Sem5/DA1/Demo/llama_hls'.
INFO: [HLS 200-1510] Running: set_top llama_inference_hls_top 
INFO: [HLS 200-1510] Running: add_files llama_hls_top.cpp 
INFO: [HLS 200-10] Adding design file 'llama_hls_top.cpp' to the project
INFO: [HLS 200-1510] Running: add_files llama_hls_top.hpp 
INFO: [HLS 200-10] Adding design file 'llama_hls_top.hpp' to the project
INFO: [HLS 200-1510] Running: add_files tensor.hpp 
INFO: [HLS 200-10] Adding design file 'tensor.hpp' to the project
INFO: [HLS 200-1510] Running: add_files tensor_fpga.cpp 
INFO: [HLS 200-10] Adding design file 'tensor_fpga.cpp' to the project
INFO: [HLS 200-1510] Running: add_files tensor_fpga.hpp 
INFO: [HLS 200-10] Adding design file 'tensor_fpga.hpp' to the project
INFO: [HLS 200-1510] Running: add_files kernel_matmul.cpp 
INFO: [HLS 200-10] Adding design file 'kernel_matmul.cpp' to the project
INFO: [HLS 200-1510] Running: add_files kernel_rmsnorm.cpp 
INFO: [HLS 200-10] Adding design file 'kernel_rmsnorm.cpp' to the project
INFO: [HLS 200-1510] Running: add_files kernel_rope.cpp 
INFO: [HLS 200-10] Adding design file 'kernel_rope.cpp' to the project
INFO: [HLS 200-1510] Running: add_files kernel_softmax.cpp 
INFO: [HLS 200-10] Adding design file 'kernel_softmax.cpp' to the project
INFO: [HLS 200-1510] Running: add_files kernel_silu.cpp 
INFO: [HLS 200-10] Adding design file 'kernel_silu.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -reset -flow_target vivado 
INFO: [HLS 200-10] Creating and opening solution 'C:/Academic_Sem5/DA1/Demo/llama_hls/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: set_part xcv80-lsva4737-2MHP-e-S 
WARNING: [HLS 200-655] The device family 'versalhbm-2MHP' is new to HLS - using 'versalaicore-2HP' characterization library
INFO: [HLS 200-1611] Setting target device to 'xcv80-lsva4737-2MHP-e-S'
INFO: [HLS 200-1510] Running: create_clock -period 4.0 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Starting C synthesis for LLaMA inference...
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.464 seconds; current allocated memory: 522.691 MB.
INFO: [HLS 200-10] Analyzing design file 'kernel_silu.cpp' ... 
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO: [HLS 200-10] Analyzing design file 'kernel_softmax.cpp' ... 
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (kernel_softmax.cpp:94:9)
Resolution: For help on HLS 214-114 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=214-114.html
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file kernel_softmax.cpp
Resolution: For help on HLS 200-471 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-471.html
INFO: [HLS 200-10] Analyzing design file 'kernel_rope.cpp' ... 
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO: [HLS 200-10] Analyzing design file 'kernel_rmsnorm.cpp' ... 
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO: [HLS 200-10] Analyzing design file 'kernel_matmul.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'tensor_fpga.cpp' ... 
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO: [HLS 200-10] Analyzing design file 'llama_hls_top.cpp' ... 
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
WARNING: [HLS 207-5292] unused parameter 'max_position' (llama_hls_top.cpp:205:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 107.602 seconds; current allocated memory: 554.613 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 3,053 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (C:/Academic_Sem5/DA1/Demo/llama_hls/solution1/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 25,475 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (C:/Academic_Sem5/DA1/Demo/llama_hls/solution1/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 24,207 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (C:/Academic_Sem5/DA1/Demo/llama_hls/solution1/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 23,140 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (C:/Academic_Sem5/DA1/Demo/llama_hls/solution1/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 23,118 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (C:/Academic_Sem5/DA1/Demo/llama_hls/solution1/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 37,676 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details (C:/Academic_Sem5/DA1/Demo/llama_hls/solution1/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 33,608 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (C:/Academic_Sem5/DA1/Demo/llama_hls/solution1/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 33,608 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (C:/Academic_Sem5/DA1/Demo/llama_hls/solution1/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 33,608 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (C:/Academic_Sem5/DA1/Demo/llama_hls/solution1/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 32,511 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (C:/Academic_Sem5/DA1/Demo/llama_hls/solution1/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 32,029 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details (C:/Academic_Sem5/DA1/Demo/llama_hls/solution1/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 31,918 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (C:/Academic_Sem5/DA1/Demo/llama_hls/solution1/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 31,822 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (C:/Academic_Sem5/DA1/Demo/llama_hls/solution1/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 31,822 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (C:/Academic_Sem5/DA1/Demo/llama_hls/solution1/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 39,164 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details (C:/Academic_Sem5/DA1/Demo/llama_hls/solution1/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 52,743 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (C:/Academic_Sem5/DA1/Demo/llama_hls/solution1/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_351_2' is marked as complete unroll implied by the pipeline pragma (llama_hls_top.cpp:351:27)
INFO: [HLS 214-291] Loop 'dot_product' is marked as complete unroll implied by the pipeline pragma (llama_hls_top.cpp:318:26)
INFO: [HLS 214-291] Loop 'weighted_sum_loop' is marked as complete unroll implied by the pipeline pragma (llama_hls_top.cpp:337:32)
INFO: [HLS 214-291] Loop 'mem_wr' is marked as complete unroll implied by the pipeline pragma (kernel_rope.cpp:100:3)
INFO: [HLS 214-291] Loop 'store_output' is marked as complete unroll implied by the pipeline pragma (kernel_rope.cpp:88:17)
INFO: [HLS 214-291] Loop 'rope_transform' is marked as complete unroll implied by the pipeline pragma (kernel_rope.cpp:66:19)
INFO: [HLS 214-291] Loop 'init_output' is marked as complete unroll implied by the pipeline pragma (kernel_rope.cpp:58:16)
INFO: [HLS 214-291] Loop 'load_cossin' is marked as complete unroll implied by the pipeline pragma (kernel_rope.cpp:50:16)
INFO: [HLS 214-291] Loop 'load_qk' is marked as complete unroll implied by the pipeline pragma (kernel_rope.cpp:43:11)
INFO: [HLS 214-291] Loop 'mem_rd' is marked as complete unroll implied by the pipeline pragma (kernel_rope.cpp:11:3)
WARNING: [HLS 214-398] Updating loop lower bound from 2048 to 3072 for loop 'mem_rd' (kernel_silu.cpp:9:3) in function 'load_vec'. (kernel_silu.cpp:6:0)
WARNING: [HLS 214-398] Updating loop upper bound from 2048 to 3072 for loop 'mem_rd' (kernel_silu.cpp:9:3) in function 'load_vec'. (kernel_silu.cpp:6:0)
WARNING: [HLS 214-398] Updating loop lower bound from 2048 to 3072 for loop 'store_data' (kernel_silu.cpp:37:15) in function 'compute_silu'. (kernel_silu.cpp:17:0)
WARNING: [HLS 214-398] Updating loop upper bound from 2048 to 3072 for loop 'store_data' (kernel_silu.cpp:37:15) in function 'compute_silu'. (kernel_silu.cpp:17:0)
WARNING: [HLS 214-398] Updating loop lower bound from 2048 to 3072 for loop 'compute_activation' (kernel_silu.cpp:29:23) in function 'compute_silu'. (kernel_silu.cpp:17:0)
WARNING: [HLS 214-398] Updating loop upper bound from 2048 to 3072 for loop 'compute_activation' (kernel_silu.cpp:29:23) in function 'compute_silu'. (kernel_silu.cpp:17:0)
WARNING: [HLS 214-398] Updating loop lower bound from 2048 to 3072 for loop 'load_data' (kernel_silu.cpp:23:13) in function 'compute_silu'. (kernel_silu.cpp:17:0)
WARNING: [HLS 214-398] Updating loop upper bound from 2048 to 3072 for loop 'load_data' (kernel_silu.cpp:23:13) in function 'compute_silu'. (kernel_silu.cpp:17:0)
WARNING: [HLS 214-398] Updating loop lower bound from 2048 to 3072 for loop 'mem_wr' (kernel_silu.cpp:48:3) in function 'store_result'. (kernel_silu.cpp:45:0)
WARNING: [HLS 214-398] Updating loop upper bound from 2048 to 3072 for loop 'mem_wr' (kernel_silu.cpp:48:3) in function 'store_result'. (kernel_silu.cpp:45:0)
INFO: [HLS 214-188] Unrolling loop 'dot_product' (llama_hls_top.cpp:186:22) in function 'swan::llama_inference_hls_top' partially with a factor of 8 (llama_hls_top.cpp:59:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_351_2' (llama_hls_top.cpp:351:27) in function 'swan::compute_attention_with_cache_kernel' completely with a factor of 64 (llama_hls_top.cpp:281:0)
INFO: [HLS 214-186] Unrolling loop 'parallel_heads' (llama_hls_top.cpp:306:21) in function 'swan::compute_attention_with_cache_kernel' completely with a factor of 12 (llama_hls_top.cpp:281:0)
INFO: [HLS 214-186] Unrolling loop 'dot_product' (llama_hls_top.cpp:318:26) in function 'swan::compute_attention_with_cache_kernel' completely with a factor of 64 (llama_hls_top.cpp:281:0)
INFO: [HLS 214-186] Unrolling loop 'split_q_heads' (llama_hls_top.cpp:296:17) in function 'swan::compute_attention_with_cache_kernel' completely with a factor of 12 (llama_hls_top.cpp:281:0)
INFO: [HLS 214-186] Unrolling loop 'mem_wr' (kernel_rope.cpp:100:3) in function 'store_result' completely with a factor of 768 (kernel_rope.cpp:97:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'mem_wr' (kernel_rope.cpp:100:3) in function 'store_result' has been removed because the loop is unrolled completely (kernel_rope.cpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'store_output' (kernel_rope.cpp:88:17) in function 'compute_rope' completely with a factor of 768 (kernel_rope.cpp:23:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'store_output' (kernel_rope.cpp:88:17) in function 'compute_rope' has been removed because the loop is unrolled completely (kernel_rope.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'rope_transform' (kernel_rope.cpp:66:19) in function 'compute_rope' completely with a factor of 32 (kernel_rope.cpp:23:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'rope_transform' (kernel_rope.cpp:66:19) in function 'compute_rope' has been removed because the loop is unrolled completely (kernel_rope.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'init_output' (kernel_rope.cpp:58:16) in function 'compute_rope' completely with a factor of 768 (kernel_rope.cpp:23:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'init_output' (kernel_rope.cpp:58:16) in function 'compute_rope' has been removed because the loop is unrolled completely (kernel_rope.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'load_cossin' (kernel_rope.cpp:50:16) in function 'compute_rope' completely with a factor of 32 (kernel_rope.cpp:23:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'load_cossin' (kernel_rope.cpp:50:16) in function 'compute_rope' has been removed because the loop is unrolled completely (kernel_rope.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'load_qk' (kernel_rope.cpp:43:11) in function 'compute_rope' completely with a factor of 768 (kernel_rope.cpp:23:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'load_qk' (kernel_rope.cpp:43:11) in function 'compute_rope' has been removed because the loop is unrolled completely (kernel_rope.cpp:23:0)
WARNING: [HLS 214-366] Duplicating function 'load_vec(float*, hls::stream<float, 0>&, int) (.14)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (kernel_rmsnorm.cpp:89:3)
INFO: [HLS 214-186] Unrolling loop 'mem_rd' (kernel_rope.cpp:11:3) in function 'load_vec' completely with a factor of 32 (kernel_rope.cpp:8:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'mem_rd' (kernel_rope.cpp:11:3) in function 'load_vec' has been removed because the loop is unrolled completely (kernel_rope.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'mem_rd' (kernel_rope.cpp:11:3) in function 'load_vec' completely with a factor of 768 (kernel_rope.cpp:8:0)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'weight_final_norm'. (llama_hls_top.cpp:59:0)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'weights'. (llama_hls_top.cpp:406:0)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'i_vec_2'. (kernel_rmsnorm.cpp:72:0)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'norm_weights'. (llama_hls_top.cpp:364:0)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'w1'. (llama_hls_top.cpp:364:0)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'w3'. (llama_hls_top.cpp:364:0)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'w2'. (llama_hls_top.cpp:364:0)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'weights'. (llama_hls_top.cpp:439:0)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'i_mat'. (kernel_matmul.cpp:72:0)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'norm_weights'. (llama_hls_top.cpp:206:0)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'wq'. (llama_hls_top.cpp:206:0)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'wk'. (llama_hls_top.cpp:206:0)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'wv'. (llama_hls_top.cpp:206:0)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'k_cache'. (llama_hls_top.cpp:206:0)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'v_cache'. (llama_hls_top.cpp:206:0)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'wo'. (llama_hls_top.cpp:206:0)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'cos_vals'. (llama_hls_top.cpp:421:0)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'sin_vals'. (llama_hls_top.cpp:421:0)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'cos_vec'. (kernel_rope.cpp:109:0)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'sin_vec'. (kernel_rope.cpp:109:0)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'input'. (llama_hls_top.cpp:439:0)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'output'. (llama_hls_top.cpp:439:0)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'i_vec'. (kernel_matmul.cpp:72:0)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'o_vec'. (kernel_matmul.cpp:72:0)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'input'. (llama_hls_top.cpp:406:0)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'output'. (llama_hls_top.cpp:406:0)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'i_vec_1'. (kernel_rmsnorm.cpp:72:0)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'o_vec'. (kernel_rmsnorm.cpp:72:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN4swan16ffn_layer_kernelEPfS0_S0_S0_S0_S0_E9gated_out': Cyclic partitioning with factor 16 on dimension 1. (llama_hls_top.cpp:371:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN4swan16ffn_layer_kernelEPfS0_S0_S0_S0_S0_E8silu_out': Cyclic partitioning with factor 16 on dimension 1. (llama_hls_top.cpp:370:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN4swan16ffn_layer_kernelEPfS0_S0_S0_S0_S0_E6w3_out': Cyclic partitioning with factor 16 on dimension 1. (llama_hls_top.cpp:369:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN4swan16ffn_layer_kernelEPfS0_S0_S0_S0_S0_E6w1_out': Cyclic partitioning with factor 16 on dimension 1. (llama_hls_top.cpp:368:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN4swan16ffn_layer_kernelEPfS0_S0_S0_S0_S0_E12normed_input': Cyclic partitioning with factor 8 on dimension 1. (llama_hls_top.cpp:367:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN4swan33attention_layer_with_cache_kernelEPfS0_S0_S0_S0_S0_S0_S0_S0_S0_S0_iiE11attn_output': Cyclic partitioning with factor 8 on dimension 1. (llama_hls_top.cpp:238:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN4swan33attention_layer_with_cache_kernelEPfS0_S0_S0_S0_S0_S0_S0_S0_S0_S0_iiE6k_rope': Cyclic partitioning with factor 8 on dimension 1. (llama_hls_top.cpp:213:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN4swan33attention_layer_with_cache_kernelEPfS0_S0_S0_S0_S0_S0_S0_S0_S0_S0_iiE6q_rope': Cyclic partitioning with factor 8 on dimension 1. (llama_hls_top.cpp:213:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN4swan33attention_layer_with_cache_kernelEPfS0_S0_S0_S0_S0_S0_S0_S0_S0_S0_iiE1v': Cyclic partitioning with factor 8 on dimension 1. (llama_hls_top.cpp:212:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN4swan33attention_layer_with_cache_kernelEPfS0_S0_S0_S0_S0_S0_S0_S0_S0_S0_iiE1k': Cyclic partitioning with factor 8 on dimension 1. (llama_hls_top.cpp:212:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN4swan33attention_layer_with_cache_kernelEPfS0_S0_S0_S0_S0_S0_S0_S0_S0_S0_iiE1q': Cyclic partitioning with factor 8 on dimension 1. (llama_hls_top.cpp:212:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN4swan33attention_layer_with_cache_kernelEPfS0_S0_S0_S0_S0_S0_S0_S0_S0_S0_iiE12normed_input': Cyclic partitioning with factor 8 on dimension 1. (llama_hls_top.cpp:211:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN4swan35compute_attention_with_cache_kernelEPfS0_S0_S0_iE19attn_scores_softmax': Cyclic partitioning with factor 16 on dimension 1. (llama_hls_top.cpp:326:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN4swan35compute_attention_with_cache_kernelEPfS0_S0_S0_iE11attn_scores': Cyclic partitioning with factor 16 on dimension 1. (llama_hls_top.cpp:289:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN4swan35compute_attention_with_cache_kernelEPfS0_S0_S0_iE17attn_output_heads': Complete partitioning on dimension 1. (llama_hls_top.cpp:288:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN4swan35compute_attention_with_cache_kernelEPfS0_S0_S0_iE7q_heads': Complete partitioning on dimension 1. (llama_hls_top.cpp:287:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZL14compute_matmulRN3hls6streamIfLi0EEES2_S2_iiE9vec_local': Cyclic partitioning with factor 8 on dimension 1. (kernel_matmul.cpp:36:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZL15compute_rmsnormRN3hls6streamIfLi0EEES2_S2_iE11vec_local_2': Cyclic partitioning with factor 8 on dimension 1. (kernel_rmsnorm.cpp:24:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZL15compute_rmsnormRN3hls6streamIfLi0EEES2_S2_iE11vec_local_1': Cyclic partitioning with factor 8 on dimension 1. (kernel_rmsnorm.cpp:23:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZL12compute_ropeRN3hls6streamIfLi0EEES2_S2_S2_S2_S2_iE11k_out_local': Cyclic partitioning with factor 4 on dimension 1. (kernel_rope.cpp:32:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZL12compute_ropeRN3hls6streamIfLi0EEES2_S2_S2_S2_S2_iE11q_out_local': Cyclic partitioning with factor 4 on dimension 1. (kernel_rope.cpp:31:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZL12compute_ropeRN3hls6streamIfLi0EEES2_S2_S2_S2_S2_iE9sin_local': Cyclic partitioning with factor 2 on dimension 1. (kernel_rope.cpp:30:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZL12compute_ropeRN3hls6streamIfLi0EEES2_S2_S2_S2_S2_iE9cos_local': Cyclic partitioning with factor 2 on dimension 1. (kernel_rope.cpp:29:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZL12compute_ropeRN3hls6streamIfLi0EEES2_S2_S2_S2_S2_iE7k_local': Cyclic partitioning with factor 4 on dimension 1. (kernel_rope.cpp:28:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZL12compute_ropeRN3hls6streamIfLi0EEES2_S2_S2_S2_S2_iE7q_local': Cyclic partitioning with factor 4 on dimension 1. (kernel_rope.cpp:27:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZL15compute_softmaxRN3hls6streamIfLi0EEES2_iE11vec_local_2': Cyclic partitioning with factor 4 on dimension 1. (kernel_softmax.cpp:23:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZL15compute_softmaxRN3hls6streamIfLi0EEES2_iE11vec_local_1': Cyclic partitioning with factor 4 on dimension 1. (kernel_softmax.cpp:22:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZL12compute_siluRN3hls6streamIfLi0EEES2_iE9vec_local': Cyclic partitioning with factor 8 on dimension 1. (kernel_silu.cpp:20:0)
INFO: [HLS 214-248] Applying array_partition to 'hidden_state': Cyclic partitioning with factor 8 on dimension 1. (llama_hls_top.cpp:85:8)
INFO: [HLS 214-248] Applying array_partition to 'attn_output': Cyclic partitioning with factor 8 on dimension 1. (llama_hls_top.cpp:86:11)
INFO: [HLS 214-248] Applying array_partition to 'ffn_output': Cyclic partitioning with factor 8 on dimension 1. (llama_hls_top.cpp:87:11)
INFO: [HLS 214-248] Applying array_partition to 'temp_buffer': Cyclic partitioning with factor 8 on dimension 1. (llama_hls_top.cpp:88:11)
INFO: [HLS 214-248] Applying array_partition to 'cos_vals': Complete partitioning on dimension 1. (llama_hls_top.cpp:116:15)
INFO: [HLS 214-248] Applying array_partition to 'sin_vals': Complete partitioning on dimension 1. (llama_hls_top.cpp:117:15)
INFO: [HLS 214-376] automatically set the pipeline for Loop< dot_product> at llama_hls_top.cpp:186:22 
INFO: [HLS 214-115] Multiple burst reads of length 768 and bit width 32 in loop 'mem_rd'(kernel_rmsnorm.cpp:11:3) has been inferred on bundle 'gmem12'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_rmsnorm.cpp:11:3)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_22_1'(kernel_matmul.cpp:22:19) has been inferred on bundle 'gmem8'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_matmul.cpp:22:19)
INFO: [HLS 214-115] Multiple burst writes of length 768 and bit width 32 in loop 'update_k'(llama_hls_top.cpp:260:15) has been inferred on bundle 'gmem13'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (llama_hls_top.cpp:260:15)
INFO: [HLS 214-115] Multiple burst writes of length 768 and bit width 32 in loop 'update_v'(llama_hls_top.cpp:267:15) has been inferred on bundle 'gmem14'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (llama_hls_top.cpp:267:15)
INFO: [HLS 214-115] Multiple burst reads of length 64 and bit width 32 has been inferred on bundle 'gmem13'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (llama_hls_top.cpp:320:30)
INFO: [HLS 214-115] Multiple burst reads of length 768 and bit width 32 in loop 'load_input_loop'(llama_hls_top.cpp:97:19) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (llama_hls_top.cpp:97:19)
INFO: [HLS 214-115] Multiple burst reads of length 32 and bit width 32 in loop 'rope_load'(llama_hls_top.cpp:121:13) has been inferred on bundle 'gmem15'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (llama_hls_top.cpp:121:13)
INFO: [HLS 214-115] Multiple burst reads of length 32 and bit width 32 in loop 'rope_load'(llama_hls_top.cpp:121:13) has been inferred on bundle 'gmem16'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (llama_hls_top.cpp:121:13)
INFO: [HLS 214-115] Multiple burst reads of length 24576000 and bit width 32 in loop 'compute_logits'(llama_hls_top.cpp:182:21) has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (llama_hls_top.cpp:182:21)
INFO: [HLS 214-115] Multiple burst writes of length 32000 and bit width 32 in loop 'compute_logits'(llama_hls_top.cpp:182:21) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (llama_hls_top.cpp:182:21)
WARNING: [HLS 214-187] Cannot unroll loop 'weighted_sum_loop' (llama_hls_top.cpp:337:32) in function 'swan::compute_attention_with_cache_kernel' as it has a variable trip count (llama_hls_top.cpp:337:32)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 76.201 seconds; current allocated memory: 567.586 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.012 seconds; current allocated memory: 567.586 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 5.48 seconds; current allocated memory: 600.289 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 29 seconds. CPU system time: 0 seconds. Elapsed time: 29.153 seconds; current allocated memory: 660.129 MB.
WARNING: [XFORM 203-561] Updating loop upper bound from 2048 to 768 for loop 'mem_wr' (kernel_matmul.cpp:65:9) in function 'store_result.5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2048 to 3072 for loop 'mem_wr' (kernel_matmul.cpp:65:9) in function 'store_result.12'.
WARNING: [XFORM 203-561] Updating loop lower bound from 768 to 3072 for loop 'mem_wr' (kernel_matmul.cpp:65:9) in function 'store_result.12'.
WARNING: [XFORM 203-561] Updating loop upper bound from 768 to 3072 for loop 'mem_rd' (kernel_matmul.cpp:11:9) in function 'load_vec.15'.
WARNING: [XFORM 203-561] Updating loop lower bound from 768 to 3072 for loop 'mem_rd' (kernel_matmul.cpp:11:9) in function 'load_vec.15'.
WARNING: [XFORM 203-561] Updating loop upper bound from 768 to 3072 for loop 'VITIS_LOOP_22_1' (kernel_matmul.cpp:24:9) in function 'load_mat7'.
WARNING: [XFORM 203-561] Updating loop lower bound from 768 to 3072 for loop 'VITIS_LOOP_22_1' (kernel_matmul.cpp:24:9) in function 'load_mat7'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2048 to 768 for loop 'mem_rd' (kernel_matmul.cpp:21:9) in function 'load_mat7'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2048 to 3072 for loop 'mem_rd' (kernel_matmul.cpp:21:9) in function 'load_mat5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 768 to 3072 for loop 'mem_rd' (kernel_matmul.cpp:21:9) in function 'load_mat5'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2048 to 768 for loop 'mem_rd' (kernel_matmul.cpp:21:9) in function 'load_mat2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 768 to 3072 for loop 'load_vector' (kernel_matmul.cpp:42:9) in function 'compute_matmul8'.
WARNING: [XFORM 203-561] Updating loop lower bound from 768 to 3072 for loop 'load_vector' (kernel_matmul.cpp:42:9) in function 'compute_matmul8'.
WARNING: [XFORM 203-561] Updating loop upper bound from 768 to 3072 for loop 'dot_product' (kernel_matmul.cpp:52:9) in function 'compute_matmul8'.
WARNING: [XFORM 203-561] Updating loop lower bound from 768 to 3072 for loop 'dot_product' (kernel_matmul.cpp:52:9) in function 'compute_matmul8'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2048 to 768 for loop 'execute' (kernel_matmul.cpp:48:9) in function 'compute_matmul8'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2048 to 3072 for loop 'execute' (kernel_matmul.cpp:48:9) in function 'compute_matmul6'.
WARNING: [XFORM 203-561] Updating loop lower bound from 768 to 3072 for loop 'execute' (kernel_matmul.cpp:48:9) in function 'compute_matmul6'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2048 to 768 for loop 'execute' (kernel_matmul.cpp:48:9) in function 'compute_matmul3'.
INFO: [HLS 200-1947] Automatically inferred stable function argument 'i_vec_1_0' of dataflow function 'kernel_rmsnorm.111.114.1' (kernel_rmsnorm.cpp:71:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'i_vec_1_1' of dataflow function 'kernel_rmsnorm.111.114.1' (kernel_rmsnorm.cpp:71:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'i_vec_1_2' of dataflow function 'kernel_rmsnorm.111.114.1' (kernel_rmsnorm.cpp:71:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'i_vec_1_3' of dataflow function 'kernel_rmsnorm.111.114.1' (kernel_rmsnorm.cpp:71:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'i_vec_1_4' of dataflow function 'kernel_rmsnorm.111.114.1' (kernel_rmsnorm.cpp:71:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'i_vec_1_5' of dataflow function 'kernel_rmsnorm.111.114.1' (kernel_rmsnorm.cpp:71:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'i_vec_1_6' of dataflow function 'kernel_rmsnorm.111.114.1' (kernel_rmsnorm.cpp:71:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'i_vec_1_7' of dataflow function 'kernel_rmsnorm.111.114.1' (kernel_rmsnorm.cpp:71:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'gmem12' of dataflow function 'kernel_rmsnorm.111.114.1' (kernel_rmsnorm.cpp:71:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'i_vec_2' of dataflow function 'kernel_rmsnorm.111.114.1' (kernel_rmsnorm.cpp:71:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'i_vec_0' of dataflow function 'kernel_matmul.clone.clone.86.91.1' (kernel_matmul.cpp:71:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'i_vec_1' of dataflow function 'kernel_matmul.clone.clone.86.91.1' (kernel_matmul.cpp:71:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'i_vec_2' of dataflow function 'kernel_matmul.clone.clone.86.91.1' (kernel_matmul.cpp:71:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'i_vec_3' of dataflow function 'kernel_matmul.clone.clone.86.91.1' (kernel_matmul.cpp:71:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'i_vec_4' of dataflow function 'kernel_matmul.clone.clone.86.91.1' (kernel_matmul.cpp:71:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'i_vec_5' of dataflow function 'kernel_matmul.clone.clone.86.91.1' (kernel_matmul.cpp:71:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'i_vec_6' of dataflow function 'kernel_matmul.clone.clone.86.91.1' (kernel_matmul.cpp:71:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'i_vec_7' of dataflow function 'kernel_matmul.clone.clone.86.91.1' (kernel_matmul.cpp:71:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'gmem3' of dataflow function 'kernel_matmul.clone.clone.86.91.1' (kernel_matmul.cpp:71:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'i_mat' of dataflow function 'kernel_matmul.clone.clone.86.91.1' (kernel_matmul.cpp:71:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'cos_vec_0.val1' of dataflow function 'kernel_rope.1' (kernel_rope.cpp:109:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'cos_vec_1.val2' of dataflow function 'kernel_rope.1' (kernel_rope.cpp:109:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'cos_vec_2.val3' of dataflow function 'kernel_rope.1' (kernel_rope.cpp:109:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'cos_vec_3.val4' of dataflow function 'kernel_rope.1' (kernel_rope.cpp:109:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'cos_vec_4.val5' of dataflow function 'kernel_rope.1' (kernel_rope.cpp:109:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'cos_vec_5.val6' of dataflow function 'kernel_rope.1' (kernel_rope.cpp:109:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'cos_vec_6.val7' of dataflow function 'kernel_rope.1' (kernel_rope.cpp:109:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'cos_vec_7.val8' of dataflow function 'kernel_rope.1' (kernel_rope.cpp:109:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'cos_vec_8.val9' of dataflow function 'kernel_rope.1' (kernel_rope.cpp:109:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'cos_vec_9.val10' of dataflow function 'kernel_rope.1' (kernel_rope.cpp:109:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'cos_vec_10.val11' of dataflow function 'kernel_rope.1' (kernel_rope.cpp:109:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'cos_vec_11.val12' of dataflow function 'kernel_rope.1' (kernel_rope.cpp:109:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'cos_vec_12.val13' of dataflow function 'kernel_rope.1' (kernel_rope.cpp:109:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'cos_vec_13.val14' of dataflow function 'kernel_rope.1' (kernel_rope.cpp:109:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'cos_vec_14.val15' of dataflow function 'kernel_rope.1' (kernel_rope.cpp:109:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'cos_vec_15.val16' of dataflow function 'kernel_rope.1' (kernel_rope.cpp:109:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'cos_vec_16.val17' of dataflow function 'kernel_rope.1' (kernel_rope.cpp:109:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'cos_vec_17.val18' of dataflow function 'kernel_rope.1' (kernel_rope.cpp:109:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'cos_vec_18.val19' of dataflow function 'kernel_rope.1' (kernel_rope.cpp:109:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'cos_vec_19.val20' of dataflow function 'kernel_rope.1' (kernel_rope.cpp:109:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'cos_vec_20.val21' of dataflow function 'kernel_rope.1' (kernel_rope.cpp:109:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'cos_vec_21.val22' of dataflow function 'kernel_rope.1' (kernel_rope.cpp:109:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'cos_vec_22.val23' of dataflow function 'kernel_rope.1' (kernel_rope.cpp:109:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'cos_vec_23.val24' of dataflow function 'kernel_rope.1' (kernel_rope.cpp:109:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'cos_vec_24.val25' of dataflow function 'kernel_rope.1' (kernel_rope.cpp:109:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'cos_vec_25.val26' of dataflow function 'kernel_rope.1' (kernel_rope.cpp:109:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'cos_vec_26.val27' of dataflow function 'kernel_rope.1' (kernel_rope.cpp:109:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'cos_vec_27.val28' of dataflow function 'kernel_rope.1' (kernel_rope.cpp:109:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'cos_vec_28.val29' of dataflow function 'kernel_rope.1' (kernel_rope.cpp:109:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'cos_vec_29.val30' of dataflow function 'kernel_rope.1' (kernel_rope.cpp:109:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'cos_vec_30.val31' of dataflow function 'kernel_rope.1' (kernel_rope.cpp:109:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'cos_vec_31.val32' of dataflow function 'kernel_rope.1' (kernel_rope.cpp:109:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'sin_vec_0.val33' of dataflow function 'kernel_rope.1' (kernel_rope.cpp:109:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'sin_vec_1.val34' of dataflow function 'kernel_rope.1' (kernel_rope.cpp:109:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'sin_vec_2.val35' of dataflow function 'kernel_rope.1' (kernel_rope.cpp:109:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'sin_vec_3.val36' of dataflow function 'kernel_rope.1' (kernel_rope.cpp:109:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'sin_vec_4.val37' of dataflow function 'kernel_rope.1' (kernel_rope.cpp:109:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'sin_vec_5.val38' of dataflow function 'kernel_rope.1' (kernel_rope.cpp:109:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'sin_vec_6.val39' of dataflow function 'kernel_rope.1' (kernel_rope.cpp:109:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'sin_vec_7.val40' of dataflow function 'kernel_rope.1' (kernel_rope.cpp:109:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'sin_vec_8.val41' of dataflow function 'kernel_rope.1' (kernel_rope.cpp:109:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'sin_vec_9.val42' of dataflow function 'kernel_rope.1' (kernel_rope.cpp:109:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'sin_vec_10.val43' of dataflow function 'kernel_rope.1' (kernel_rope.cpp:109:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'sin_vec_11.val44' of dataflow function 'kernel_rope.1' (kernel_rope.cpp:109:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'sin_vec_12.val45' of dataflow function 'kernel_rope.1' (kernel_rope.cpp:109:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'sin_vec_13.val46' of dataflow function 'kernel_rope.1' (kernel_rope.cpp:109:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'sin_vec_14.val47' of dataflow function 'kernel_rope.1' (kernel_rope.cpp:109:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'sin_vec_15.val48' of dataflow function 'kernel_rope.1' (kernel_rope.cpp:109:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'sin_vec_16.val49' of dataflow function 'kernel_rope.1' (kernel_rope.cpp:109:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'sin_vec_17.val50' of dataflow function 'kernel_rope.1' (kernel_rope.cpp:109:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'sin_vec_18.val51' of dataflow function 'kernel_rope.1' (kernel_rope.cpp:109:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'sin_vec_19.val52' of dataflow function 'kernel_rope.1' (kernel_rope.cpp:109:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'sin_vec_20.val53' of dataflow function 'kernel_rope.1' (kernel_rope.cpp:109:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'sin_vec_21.val54' of dataflow function 'kernel_rope.1' (kernel_rope.cpp:109:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'sin_vec_22.val55' of dataflow function 'kernel_rope.1' (kernel_rope.cpp:109:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'sin_vec_23.val56' of dataflow function 'kernel_rope.1' (kernel_rope.cpp:109:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'sin_vec_24.val57' of dataflow function 'kernel_rope.1' (kernel_rope.cpp:109:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'sin_vec_25.val58' of dataflow function 'kernel_rope.1' (kernel_rope.cpp:109:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'sin_vec_26.val59' of dataflow function 'kernel_rope.1' (kernel_rope.cpp:109:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'sin_vec_27.val60' of dataflow function 'kernel_rope.1' (kernel_rope.cpp:109:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'sin_vec_28.val61' of dataflow function 'kernel_rope.1' (kernel_rope.cpp:109:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'sin_vec_29.val62' of dataflow function 'kernel_rope.1' (kernel_rope.cpp:109:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'sin_vec_30.val63' of dataflow function 'kernel_rope.1' (kernel_rope.cpp:109:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'sin_vec_31.val64' of dataflow function 'kernel_rope.1' (kernel_rope.cpp:109:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'head_begin' of dataflow function 'kernel_rope.1' (kernel_rope.cpp:109:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'vec_size' of dataflow function 'kernel_softmax.1' (kernel_softmax.cpp:91:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'gmem7' of dataflow function 'kernel_matmul.clone.104.107.1' (kernel_matmul.cpp:71:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'i_mat' of dataflow function 'kernel_matmul.clone.104.107.1' (kernel_matmul.cpp:71:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'gmem8' of dataflow function 'kernel_matmul.127.128.1' (kernel_matmul.cpp:71:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'i_mat' of dataflow function 'kernel_matmul.127.128.1' (kernel_matmul.cpp:71:1).
INFO: [XFORM 203-712] Applying dataflow to function 'kernel_rmsnorm.111.114.1' (kernel_rmsnorm.cpp:71:1), detected/extracted 4 process function(s): 
	 'load_vec'
	 'load_vec.3'
	 'compute_rmsnorm'
	 'store_result'.
INFO: [XFORM 203-712] Applying dataflow to function 'kernel_matmul.clone.clone.86.91.1' (kernel_matmul.cpp:71:1), detected/extracted 4 process function(s): 
	 'load_vec.41'
	 'load_mat2'
	 'compute_matmul3'
	 'store_result.54'.
INFO: [XFORM 203-712] Applying dataflow to function 'kernel_rope.1' (kernel_rope.cpp:109:1), detected/extracted 7 process function(s): 
	 'load_vec.6'
	 'load_vec.7'
	 'load_vec.8'
	 'load_vec.9'
	 'compute_rope'
	 'store_result.10'
	 'store_result.11'.
INFO: [XFORM 203-712] Applying dataflow to function 'kernel_softmax.1' (kernel_softmax.cpp:91:1), detected/extracted 4 process function(s): 
	 'kernel_softmax.1_Block_entry_proc'
	 'load_vec.16'
	 'compute_softmax'
	 'store_result.17'.
INFO: [XFORM 203-712] Applying dataflow to function 'kernel_matmul.clone.104.107.1' (kernel_matmul.cpp:71:1), detected/extracted 4 process function(s): 
	 'load_vec.4'
	 'load_mat5'
	 'compute_matmul6'
	 'store_result.12'.
INFO: [XFORM 203-712] Applying dataflow to function 'kernel_silu.1' (kernel_silu.cpp:69:1), detected/extracted 3 process function(s): 
	 'load_vec.13'
	 'compute_silu'
	 'store_result.14'.
INFO: [XFORM 203-712] Applying dataflow to function 'kernel_matmul.127.128.1' (kernel_matmul.cpp:71:1), detected/extracted 4 process function(s): 
	 'load_vec.15'
	 'load_mat7'
	 'compute_matmul8'
	 'store_result.5'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 58 seconds. CPU system time: 0 seconds. Elapsed time: 59.503 seconds; current allocated memory: 695.543 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'compute_logits'(llama_hls_top.cpp:182:21) and 'dot_product'(llama_hls_top.cpp:186:22) in function 'swan::llama_inference_hls_top' into perfectly nested loops.
INFO: [HLS 200-2060] Failed to convert nested loops 'apply_attention'(llama_hls_top.cpp:332:26) and 'weighted_sum_loop'(llama_hls_top.cpp:337:32) in function 'swan::compute_attention_with_cache_kernel' into perfectly nested loops.
INFO: [HLS 200-2060] Failed to convert nested loops 'apply_attention'(llama_hls_top.cpp:332:26) and 'weighted_sum_loop'(llama_hls_top.cpp:337:32) in function 'swan::compute_attention_with_cache_kernel' into perfectly nested loops.
INFO: [HLS 200-2060] Failed to convert nested loops 'apply_attention'(llama_hls_top.cpp:332:26) and 'weighted_sum_loop'(llama_hls_top.cpp:337:32) in function 'swan::compute_attention_with_cache_kernel' into perfectly nested loops.
INFO: [HLS 200-2060] Failed to convert nested loops 'apply_attention'(llama_hls_top.cpp:332:26) and 'weighted_sum_loop'(llama_hls_top.cpp:337:32) in function 'swan::compute_attention_with_cache_kernel' into perfectly nested loops.
INFO: [HLS 200-2060] Failed to convert nested loops 'apply_attention'(llama_hls_top.cpp:332:26) and 'weighted_sum_loop'(llama_hls_top.cpp:337:32) in function 'swan::compute_attention_with_cache_kernel' into perfectly nested loops.
INFO: [HLS 200-2060] Failed to convert nested loops 'apply_attention'(llama_hls_top.cpp:332:26) and 'weighted_sum_loop'(llama_hls_top.cpp:337:32) in function 'swan::compute_attention_with_cache_kernel' into perfectly nested loops.
INFO: [HLS 200-2060] Failed to convert nested loops 'apply_attention'(llama_hls_top.cpp:332:26) and 'weighted_sum_loop'(llama_hls_top.cpp:337:32) in function 'swan::compute_attention_with_cache_kernel' into perfectly nested loops.
INFO: [HLS 200-2060] Failed to convert nested loops 'apply_attention'(llama_hls_top.cpp:332:26) and 'weighted_sum_loop'(llama_hls_top.cpp:337:32) in function 'swan::compute_attention_with_cache_kernel' into perfectly nested loops.
INFO: [HLS 200-2060] Failed to convert nested loops 'apply_attention'(llama_hls_top.cpp:332:26) and 'weighted_sum_loop'(llama_hls_top.cpp:337:32) in function 'swan::compute_attention_with_cache_kernel' into perfectly nested loops.
INFO: [HLS 200-2060] Failed to convert nested loops 'apply_attention'(llama_hls_top.cpp:332:26) and 'weighted_sum_loop'(llama_hls_top.cpp:337:32) in function 'swan::compute_attention_with_cache_kernel' into perfectly nested loops.
INFO: [HLS 200-2060] Failed to convert nested loops 'apply_attention'(llama_hls_top.cpp:332:26) and 'weighted_sum_loop'(llama_hls_top.cpp:337:32) in function 'swan::compute_attention_with_cache_kernel' into perfectly nested loops.
INFO: [HLS 200-2060] Failed to convert nested loops 'apply_attention'(llama_hls_top.cpp:332:26) and 'weighted_sum_loop'(llama_hls_top.cpp:337:32) in function 'swan::compute_attention_with_cache_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'mem_rd'(kernel_matmul.cpp:20:3) and 'VITIS_LOOP_22_1'(kernel_matmul.cpp:22:19) in function 'load_mat7' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'mem_rd'(kernel_matmul.cpp:20:3) and 'VITIS_LOOP_22_1'(kernel_matmul.cpp:22:19) in function 'load_mat5' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'mem_rd'(kernel_matmul.cpp:20:3) and 'VITIS_LOOP_22_1'(kernel_matmul.cpp:22:19) in function 'load_mat2' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'execute'(kernel_matmul.cpp:47:3) and 'dot_product'(kernel_matmul.cpp:50:18) in function 'compute_matmul8' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'execute'(kernel_matmul.cpp:47:3) and 'dot_product'(kernel_matmul.cpp:50:18) in function 'compute_matmul6' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'execute'(kernel_matmul.cpp:47:3) and 'dot_product'(kernel_matmul.cpp:50:18) in function 'compute_matmul3' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'compute_logits' (llama_hls_top.cpp:182:21) in function 'swan::llama_inference_hls_top'.
WARNING: [HLS 200-960] Cannot flatten loop 'apply_attention' (llama_hls_top.cpp:332:26) in function 'swan::compute_attention_with_cache_kernel' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
Resolution: For help on HLS 200-960 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'apply_attention' (llama_hls_top.cpp:332:26) in function 'swan::compute_attention_with_cache_kernel' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
Resolution: For help on HLS 200-960 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'apply_attention' (llama_hls_top.cpp:332:26) in function 'swan::compute_attention_with_cache_kernel' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
Resolution: For help on HLS 200-960 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'apply_attention' (llama_hls_top.cpp:332:26) in function 'swan::compute_attention_with_cache_kernel' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
Resolution: For help on HLS 200-960 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'apply_attention' (llama_hls_top.cpp:332:26) in function 'swan::compute_attention_with_cache_kernel' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
Resolution: For help on HLS 200-960 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'apply_attention' (llama_hls_top.cpp:332:26) in function 'swan::compute_attention_with_cache_kernel' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
Resolution: For help on HLS 200-960 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'apply_attention' (llama_hls_top.cpp:332:26) in function 'swan::compute_attention_with_cache_kernel' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
Resolution: For help on HLS 200-960 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'apply_attention' (llama_hls_top.cpp:332:26) in function 'swan::compute_attention_with_cache_kernel' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
Resolution: For help on HLS 200-960 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'apply_attention' (llama_hls_top.cpp:332:26) in function 'swan::compute_attention_with_cache_kernel' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
Resolution: For help on HLS 200-960 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'apply_attention' (llama_hls_top.cpp:332:26) in function 'swan::compute_attention_with_cache_kernel' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
Resolution: For help on HLS 200-960 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'apply_attention' (llama_hls_top.cpp:332:26) in function 'swan::compute_attention_with_cache_kernel' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
Resolution: For help on HLS 200-960 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'apply_attention' (llama_hls_top.cpp:332:26) in function 'swan::compute_attention_with_cache_kernel' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
Resolution: For help on HLS 200-960 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'mem_rd' (kernel_matmul.cpp:20:3) in function 'load_mat7'.
INFO: [XFORM 203-541] Flattening a loop nest 'mem_rd' (kernel_matmul.cpp:20:3) in function 'load_mat5'.
INFO: [XFORM 203-541] Flattening a loop nest 'mem_rd' (kernel_matmul.cpp:20:3) in function 'load_mat2'.
INFO: [XFORM 203-541] Flattening a loop nest 'execute' (kernel_matmul.cpp:47:3) in function 'compute_matmul8'.
INFO: [XFORM 203-541] Flattening a loop nest 'execute' (kernel_matmul.cpp:47:3) in function 'compute_matmul6'.
INFO: [XFORM 203-541] Flattening a loop nest 'execute' (kernel_matmul.cpp:47:3) in function 'compute_matmul3'.
INFO: [HLS 200-1856] Using 'standard' precision for all 'facc' and 'dacc' operations
Resolution: For help on HLS 200-1856 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1856.html
INFO: [HLS 200-1856] Using 'standard' precision for all 'fmac' operations
Resolution: For help on HLS 200-1856 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1856.html
WARNING: [HLS 200-993] Function 'kernel_rope.1' (kernel_rope.cpp:109:1) failed dataflow checking:  A dataflow region cannot be instantiated from within a pipelined loop  (kernel_rope.cpp:109:50), pipe: (llama_hls_top.cpp:426:9). Ignoring pipeline directive to allow the dataflow directive to take precedence. 
Resolution: For help on HLS 200-993 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-993.html
WARNING: [HLS 200-1449] Process compute_rmsnorm has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process compute_rmsnorm has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
Resolution: For help on HLS 200-1450 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1450.html
WARNING: [HLS 200-1449] Process compute_matmul3 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process compute_matmul3 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
Resolution: For help on HLS 200-1450 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1450.html
WARNING: [HLS 200-1449] Process load_vec.16 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process compute_matmul6 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process compute_matmul6 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
Resolution: For help on HLS 200-1450 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1450.html
WARNING: [HLS 200-1449] Process compute_matmul8 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process compute_matmul8 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
Resolution: For help on HLS 200-1450 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1450.html
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 130 seconds. CPU system time: 1 seconds. Elapsed time: 133.242 seconds; current allocated memory: 2.952 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'llama_inference_hls_top' ...
WARNING: [SYN 201-103] Legalizing function name 'load_vec.3_Pipeline_mem_rd' to 'load_vec_3_Pipeline_mem_rd'.
WARNING: [SYN 201-103] Legalizing function name 'load_vec.3' to 'load_vec_3'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_rmsnorm.111.114.1' to 'kernel_rmsnorm_111_114_1'.
WARNING: [SYN 201-103] Legalizing function name 'load_vec.41' to 'load_vec_41'.
WARNING: [SYN 201-103] Legalizing function name 'store_result.54' to 'store_result_54'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_matmul.clone.clone.86.91.1' to 'kernel_matmul_clone_clone_86_91_1'.
WARNING: [SYN 201-103] Legalizing function name 'load_vec.6' to 'load_vec_6'.
WARNING: [SYN 201-103] Legalizing function name 'load_vec.7' to 'load_vec_7'.
WARNING: [SYN 201-103] Legalizing function name 'load_vec.8' to 'load_vec_8'.
WARNING: [SYN 201-103] Legalizing function name 'load_vec.9' to 'load_vec_9'.
WARNING: [SYN 201-103] Legalizing function name 'store_result.10' to 'store_result_10'.
WARNING: [SYN 201-103] Legalizing function name 'store_result.11' to 'store_result_11'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_rope.1' to 'kernel_rope_1'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_softmax.1_Block_entry_proc' to 'kernel_softmax_1_Block_entry_proc'.
WARNING: [SYN 201-103] Legalizing function name 'load_vec.16_Pipeline_mem_rd' to 'load_vec_16_Pipeline_mem_rd'.
WARNING: [SYN 201-103] Legalizing function name 'load_vec.16' to 'load_vec_16'.
WARNING: [SYN 201-103] Legalizing function name 'store_result.17_Pipeline_mem_wr' to 'store_result_17_Pipeline_mem_wr'.
WARNING: [SYN 201-103] Legalizing function name 'store_result.17' to 'store_result_17'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_softmax.1' to 'kernel_softmax_1'.
WARNING: [SYN 201-103] Legalizing function name 'load_vec.4' to 'load_vec_4'.
WARNING: [SYN 201-103] Legalizing function name 'store_result.12' to 'store_result_12'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_matmul.clone.104.107.1' to 'kernel_matmul_clone_104_107_1'.
WARNING: [SYN 201-103] Legalizing function name 'matmul_kernel.1' to 'matmul_kernel_1'.
WARNING: [SYN 201-103] Legalizing function name 'load_vec.13' to 'load_vec_13'.
WARNING: [SYN 201-103] Legalizing function name 'store_result.14' to 'store_result_14'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_silu.1' to 'kernel_silu_1'.
WARNING: [SYN 201-103] Legalizing function name 'load_vec.15' to 'load_vec_15'.
WARNING: [SYN 201-103] Legalizing function name 'store_result.5' to 'store_result_5'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_matmul.127.128.1' to 'kernel_matmul_127_128_1'.
WARNING: [SYN 201-103] Legalizing function name 'matmul_kernel.2' to 'matmul_kernel_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'llama_inference_hls_top_Pipeline_load_input_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_input_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'load_input_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 57 seconds. CPU system time: 0 seconds. Elapsed time: 58.254 seconds; current allocated memory: 2.952 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.048 seconds; current allocated memory: 2.952 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'llama_inference_hls_top_Pipeline_rope_load' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'rope_load'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'rope_load'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.435 seconds; current allocated memory: 2.952 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 2.952 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_vec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mem_rd'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'mem_rd'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.383 seconds; current allocated memory: 2.952 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 2.952 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_vec_3_Pipeline_mem_rd' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mem_rd'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'mem_rd'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 2.952 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.031 seconds; current allocated memory: 2.952 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_vec_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.385 seconds; current allocated memory: 2.952 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.301 seconds; current allocated memory: 2.952 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_rmsnorm_Pipeline_load_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_input'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'load_input'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.609 seconds; current allocated memory: 2.952 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.022 seconds; current allocated memory: 2.952 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_rmsnorm_Pipeline_load_weights' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_weights'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'load_weights'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.415 seconds; current allocated memory: 2.952 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 2.952 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_rmsnorm_Pipeline_compute_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'compute_sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'compute_sum'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 2.952 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 2.952 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_rmsnorm_Pipeline_normalize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'normalize'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'normalize'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.673 seconds; current allocated memory: 2.952 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.024 seconds; current allocated memory: 2.952 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_rmsnorm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 2.952 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 2.952 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mem_wr'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'mem_wr'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 5.402 seconds; current allocated memory: 2.952 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 2.952 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_rmsnorm_111_114_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.029 seconds; current allocated memory: 2.952 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 2.952 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rmsnorm_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.024 seconds; current allocated memory: 2.952 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 2.952 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_vec_41' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mem_rd'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'mem_rd'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.871 seconds; current allocated memory: 2.952 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.022 seconds; current allocated memory: 2.952 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_mat2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mem_rd_VITIS_LOOP_22_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'mem_rd_VITIS_LOOP_22_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.482 seconds; current allocated memory: 2.952 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.952 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matmul3_Pipeline_load_vector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_vector'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'load_vector'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 5.635 seconds; current allocated memory: 2.953 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.021 seconds; current allocated memory: 2.953 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matmul3_Pipeline_execute_dot_product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'execute_dot_product'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 32 bit ('select_ln47_3', kernel_matmul.cpp:47) to 'fmadd' operation 32 bit ('sum_local', kernel_matmul.cpp:53) (combination delay: 3.274 ns) to honor II or Latency constraint in region 'execute_dot_product'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'store' operation 0 bit ('sum_local_write_ln49', kernel_matmul.cpp:49) of variable 'sum_local', kernel_matmul.cpp:53 on local variable 'sum_local', kernel_matmul.cpp:49 to 'fmadd' operation 32 bit ('sum_local', kernel_matmul.cpp:53) (combination delay: 3.695 ns) to honor II or Latency constraint in region 'execute_dot_product'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'execute_dot_product'
WARNING: [HLS 200-871] Estimated clock period (3.274 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'compute_matmul3_Pipeline_execute_dot_product' consists of the following:
	'load' operation 32 bit ('sum_local_load', kernel_matmul.cpp:47) on local variable 'sum_local', kernel_matmul.cpp:49 [26]  (0.000 ns)
	'select' operation 32 bit ('select_ln47_3', kernel_matmul.cpp:47) [32]  (0.413 ns)
	'muxlogic' operation 32 bit ('muxLogicI2_to_sum_local_4') [67]  (0.000 ns)
	'fmadd' operation 32 bit ('sum_local', kernel_matmul.cpp:53) [68]  (2.861 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.779 seconds; current allocated memory: 2.953 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.022 seconds; current allocated memory: 2.953 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matmul3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.029 seconds; current allocated memory: 2.953 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 2.953 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_result_54' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mem_wr'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'mem_wr'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 2.954 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 2.954 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matmul_clone_clone_86_91_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.031 seconds; current allocated memory: 2.954 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 2.954 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.025 seconds; current allocated memory: 2.954 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 2.954 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_vec_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 7 seconds. CPU system time: 0 seconds. Elapsed time: 6.903 seconds; current allocated memory: 2.985 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 2.872 seconds; current allocated memory: 2.987 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_vec_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 8 seconds. CPU system time: 0 seconds. Elapsed time: 7.971 seconds; current allocated memory: 3.009 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.647 seconds; current allocated memory: 3.011 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_vec_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.72 seconds; current allocated memory: 3.011 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.031 seconds; current allocated memory: 3.011 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_vec_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 3.011 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 3.011 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_rope' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 217 seconds. CPU system time: 1 seconds. Elapsed time: 218.77 seconds; current allocated memory: 3.556 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 105 seconds. CPU system time: 1 seconds. Elapsed time: 106.162 seconds; current allocated memory: 3.556 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_result_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 15 seconds. CPU system time: 0 seconds. Elapsed time: 16.051 seconds; current allocated memory: 3.556 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.948 seconds; current allocated memory: 3.556 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_result_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 8 seconds. CPU system time: 0 seconds. Elapsed time: 8.369 seconds; current allocated memory: 3.556 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 2.864 seconds; current allocated memory: 3.556 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_rope_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11 seconds. CPU system time: 0 seconds. Elapsed time: 11.353 seconds; current allocated memory: 3.679 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 3.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rope_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 3.679 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 3.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'update_kv_cache_kernel_Pipeline_update_k' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'update_k'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'update_k'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.552 seconds; current allocated memory: 3.679 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.048 seconds; current allocated memory: 3.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'update_kv_cache_kernel_Pipeline_update_v' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'update_v'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'update_v'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.678 seconds; current allocated memory: 3.679 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 3.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'update_kv_cache_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.998 seconds; current allocated memory: 3.679 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.699 seconds; current allocated memory: 3.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_attention_with_cache_kernel_Pipeline_VITIS_LOOP_299_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_299_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_299_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.945 seconds; current allocated memory: 3.679 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.021 seconds; current allocated memory: 3.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_attention_with_cache_kernel_Pipeline_VITIS_LOOP_299_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_299_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_299_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.259 seconds; current allocated memory: 3.679 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 3.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_attention_with_cache_kernel_Pipeline_VITIS_LOOP_299_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_299_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_299_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.236 seconds; current allocated memory: 3.679 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 3.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_attention_with_cache_kernel_Pipeline_VITIS_LOOP_299_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_299_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_299_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.247 seconds; current allocated memory: 3.679 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 3.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_attention_with_cache_kernel_Pipeline_VITIS_LOOP_299_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_299_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_299_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.242 seconds; current allocated memory: 3.679 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 3.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_attention_with_cache_kernel_Pipeline_VITIS_LOOP_299_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_299_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_299_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.242 seconds; current allocated memory: 3.679 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 3.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_attention_with_cache_kernel_Pipeline_VITIS_LOOP_299_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_299_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_299_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.238 seconds; current allocated memory: 3.679 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 3.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_attention_with_cache_kernel_Pipeline_VITIS_LOOP_299_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_299_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_299_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.243 seconds; current allocated memory: 3.679 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.021 seconds; current allocated memory: 3.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_attention_with_cache_kernel_Pipeline_VITIS_LOOP_299_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_299_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_299_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.255 seconds; current allocated memory: 3.679 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.021 seconds; current allocated memory: 3.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_attention_with_cache_kernel_Pipeline_VITIS_LOOP_299_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_299_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_299_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.278 seconds; current allocated memory: 3.679 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 3.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_attention_with_cache_kernel_Pipeline_VITIS_LOOP_299_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_299_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_299_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.245 seconds; current allocated memory: 3.679 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.021 seconds; current allocated memory: 3.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_attention_with_cache_kernel_Pipeline_VITIS_LOOP_299_111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_299_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_299_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.154 seconds; current allocated memory: 3.679 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.021 seconds; current allocated memory: 3.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_attention_with_cache_kernel_Pipeline_compute_scores' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'compute_scores'.
WARNING: [HLS 200-880] The II Violation in module 'compute_attention_with_cache_kernel_Pipeline_compute_scores' (loop 'compute_scores'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem13_addr_read_63', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320) and bus read operation ('gmem13_addr_read', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_attention_with_cache_kernel_Pipeline_compute_scores' (loop 'compute_scores'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem13_addr_read_63', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320) and bus read operation ('gmem13_addr_read', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_attention_with_cache_kernel_Pipeline_compute_scores' (loop 'compute_scores'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('gmem13_addr_read_63', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320) and bus read operation ('gmem13_addr_read', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_attention_with_cache_kernel_Pipeline_compute_scores' (loop 'compute_scores'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('gmem13_addr_read_63', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320) and bus read operation ('gmem13_addr_read', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_attention_with_cache_kernel_Pipeline_compute_scores' (loop 'compute_scores'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between bus read operation ('gmem13_addr_read_63', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320) and bus read operation ('gmem13_addr_read', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_attention_with_cache_kernel_Pipeline_compute_scores' (loop 'compute_scores'): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1) between bus read operation ('gmem13_addr_read_63', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320) and bus read operation ('gmem13_addr_read', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_attention_with_cache_kernel_Pipeline_compute_scores' (loop 'compute_scores'): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 1) between bus read operation ('gmem13_addr_read_63', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320) and bus read operation ('gmem13_addr_read', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_attention_with_cache_kernel_Pipeline_compute_scores' (loop 'compute_scores'): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 1) between bus read operation ('gmem13_addr_read_63', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320) and bus read operation ('gmem13_addr_read', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 64, Depth = 143, loop 'compute_scores'
WARNING: [HLS 200-871] Estimated clock period (4.027 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'compute_attention_with_cache_kernel_Pipeline_compute_scores' consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem13_addr_read') [179]  (1.644 ns)
	bus read operation ('gmem13_addr_read', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320) [180]  (1.033 ns)
	'muxlogic' operation 32 bit ('muxLogicI1_to_score75') [372]  (1.350 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 16 seconds. CPU system time: 0 seconds. Elapsed time: 15.731 seconds; current allocated memory: 3.679 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.038 seconds; current allocated memory: 3.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_softmax_1_Block_entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.999 seconds; current allocated memory: 3.679 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.014 seconds; current allocated memory: 3.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_vec_16_Pipeline_mem_rd' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mem_rd'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'mem_rd'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.528 seconds; current allocated memory: 3.679 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.027 seconds; current allocated memory: 3.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_vec_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 3.679 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 3.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_softmax_Pipeline_load_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_data'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'load_data'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.268 seconds; current allocated memory: 3.679 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 3.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_softmax_Pipeline_find_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'find_max'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'find_max'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 3.679 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 3.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_softmax_Pipeline_compute_exp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'compute_exp'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop 'compute_exp'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.082 seconds; current allocated memory: 3.679 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.024 seconds; current allocated memory: 3.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_softmax_Pipeline_normalize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'normalize'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'normalize'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 3.679 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.022 seconds; current allocated memory: 3.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_softmax' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 3.679 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 3.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_result_17_Pipeline_mem_wr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mem_wr'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'mem_wr'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.896 seconds; current allocated memory: 3.679 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.032 seconds; current allocated memory: 3.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_result_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 3.679 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.018 seconds; current allocated memory: 3.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_softmax_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.025 seconds; current allocated memory: 3.679 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.022 seconds; current allocated memory: 3.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.027 seconds; current allocated memory: 3.679 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.021 seconds; current allocated memory: 3.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_attention_with_cache_kernel_Pipeline_weighted_sum_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'compute_attention_with_cache_kernel_Pipeline_weighted_sum_loop': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'weighted_sum_loop'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'store' operation 0 bit ('weighted_sum_write_ln334', llama_hls_top.cpp:334) of variable 'weighted_sum', llama_hls_top.cpp:341 on local variable 'weighted_sum', llama_hls_top.cpp:334 to 'fmadd' operation 32 bit ('weighted_sum', llama_hls_top.cpp:341) (combination delay: 3.282 ns) to honor II or Latency constraint in region 'weighted_sum_loop'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15, loop 'weighted_sum_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.955 seconds; current allocated memory: 3.679 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.361 seconds; current allocated memory: 3.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_attention_with_cache_kernel_Pipeline_compute_scores12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'compute_scores'.
WARNING: [HLS 200-880] The II Violation in module 'compute_attention_with_cache_kernel_Pipeline_compute_scores12' (loop 'compute_scores'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem13_addr_read_693', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320) and bus read operation ('gmem13_addr_read', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_attention_with_cache_kernel_Pipeline_compute_scores12' (loop 'compute_scores'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem13_addr_read_693', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320) and bus read operation ('gmem13_addr_read', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_attention_with_cache_kernel_Pipeline_compute_scores12' (loop 'compute_scores'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('gmem13_addr_read_693', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320) and bus read operation ('gmem13_addr_read', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_attention_with_cache_kernel_Pipeline_compute_scores12' (loop 'compute_scores'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('gmem13_addr_read_693', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320) and bus read operation ('gmem13_addr_read', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_attention_with_cache_kernel_Pipeline_compute_scores12' (loop 'compute_scores'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between bus read operation ('gmem13_addr_read_693', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320) and bus read operation ('gmem13_addr_read', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_attention_with_cache_kernel_Pipeline_compute_scores12' (loop 'compute_scores'): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1) between bus read operation ('gmem13_addr_read_693', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320) and bus read operation ('gmem13_addr_read', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_attention_with_cache_kernel_Pipeline_compute_scores12' (loop 'compute_scores'): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 1) between bus read operation ('gmem13_addr_read_693', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320) and bus read operation ('gmem13_addr_read', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_attention_with_cache_kernel_Pipeline_compute_scores12' (loop 'compute_scores'): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 1) between bus read operation ('gmem13_addr_read_693', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320) and bus read operation ('gmem13_addr_read', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 64, Depth = 143, loop 'compute_scores'
WARNING: [HLS 200-871] Estimated clock period (4.027 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'compute_attention_with_cache_kernel_Pipeline_compute_scores12' consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem13_addr_read') [181]  (1.644 ns)
	bus read operation ('gmem13_addr_read', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320) [182]  (1.033 ns)
	'muxlogic' operation 32 bit ('muxLogicI1_to_score') [374]  (1.350 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 14 seconds. CPU system time: 0 seconds. Elapsed time: 14.955 seconds; current allocated memory: 3.679 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.977 seconds; current allocated memory: 3.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_attention_with_cache_kernel_Pipeline_weighted_sum_loop13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'compute_attention_with_cache_kernel_Pipeline_weighted_sum_loop13': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'weighted_sum_loop'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'store' operation 0 bit ('weighted_sum_2_write_ln334', llama_hls_top.cpp:334) of variable 'weighted_sum', llama_hls_top.cpp:341 on local variable 'weighted_sum', llama_hls_top.cpp:334 to 'fmadd' operation 32 bit ('weighted_sum', llama_hls_top.cpp:341) (combination delay: 3.282 ns) to honor II or Latency constraint in region 'weighted_sum_loop'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15, loop 'weighted_sum_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.692 seconds; current allocated memory: 3.679 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.354 seconds; current allocated memory: 3.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_attention_with_cache_kernel_Pipeline_compute_scores14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'compute_scores'.
WARNING: [HLS 200-880] The II Violation in module 'compute_attention_with_cache_kernel_Pipeline_compute_scores14' (loop 'compute_scores'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem13_addr_read_630', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320) and bus read operation ('gmem13_addr_read', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_attention_with_cache_kernel_Pipeline_compute_scores14' (loop 'compute_scores'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem13_addr_read_630', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320) and bus read operation ('gmem13_addr_read', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_attention_with_cache_kernel_Pipeline_compute_scores14' (loop 'compute_scores'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('gmem13_addr_read_630', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320) and bus read operation ('gmem13_addr_read', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_attention_with_cache_kernel_Pipeline_compute_scores14' (loop 'compute_scores'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('gmem13_addr_read_630', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320) and bus read operation ('gmem13_addr_read', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_attention_with_cache_kernel_Pipeline_compute_scores14' (loop 'compute_scores'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between bus read operation ('gmem13_addr_read_630', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320) and bus read operation ('gmem13_addr_read', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_attention_with_cache_kernel_Pipeline_compute_scores14' (loop 'compute_scores'): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1) between bus read operation ('gmem13_addr_read_630', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320) and bus read operation ('gmem13_addr_read', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_attention_with_cache_kernel_Pipeline_compute_scores14' (loop 'compute_scores'): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 1) between bus read operation ('gmem13_addr_read_630', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320) and bus read operation ('gmem13_addr_read', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_attention_with_cache_kernel_Pipeline_compute_scores14' (loop 'compute_scores'): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 1) between bus read operation ('gmem13_addr_read_630', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320) and bus read operation ('gmem13_addr_read', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 64, Depth = 143, loop 'compute_scores'
WARNING: [HLS 200-871] Estimated clock period (4.027 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'compute_attention_with_cache_kernel_Pipeline_compute_scores14' consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem13_addr_read') [181]  (1.644 ns)
	bus read operation ('gmem13_addr_read', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320) [182]  (1.033 ns)
	'muxlogic' operation 32 bit ('muxLogicI1_to_score') [374]  (1.350 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 15 seconds. CPU system time: 0 seconds. Elapsed time: 14.374 seconds; current allocated memory: 3.679 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.082 seconds; current allocated memory: 3.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_attention_with_cache_kernel_Pipeline_weighted_sum_loop15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'compute_attention_with_cache_kernel_Pipeline_weighted_sum_loop15': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'weighted_sum_loop'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'store' operation 0 bit ('weighted_sum_4_write_ln334', llama_hls_top.cpp:334) of variable 'weighted_sum', llama_hls_top.cpp:341 on local variable 'weighted_sum', llama_hls_top.cpp:334 to 'fmadd' operation 32 bit ('weighted_sum', llama_hls_top.cpp:341) (combination delay: 3.282 ns) to honor II or Latency constraint in region 'weighted_sum_loop'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15, loop 'weighted_sum_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.697 seconds; current allocated memory: 3.679 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.358 seconds; current allocated memory: 3.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_attention_with_cache_kernel_Pipeline_compute_scores16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'compute_scores'.
WARNING: [HLS 200-880] The II Violation in module 'compute_attention_with_cache_kernel_Pipeline_compute_scores16' (loop 'compute_scores'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem13_addr_read_567', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320) and bus read operation ('gmem13_addr_read', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_attention_with_cache_kernel_Pipeline_compute_scores16' (loop 'compute_scores'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem13_addr_read_567', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320) and bus read operation ('gmem13_addr_read', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_attention_with_cache_kernel_Pipeline_compute_scores16' (loop 'compute_scores'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('gmem13_addr_read_567', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320) and bus read operation ('gmem13_addr_read', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_attention_with_cache_kernel_Pipeline_compute_scores16' (loop 'compute_scores'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('gmem13_addr_read_567', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320) and bus read operation ('gmem13_addr_read', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_attention_with_cache_kernel_Pipeline_compute_scores16' (loop 'compute_scores'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between bus read operation ('gmem13_addr_read_567', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320) and bus read operation ('gmem13_addr_read', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_attention_with_cache_kernel_Pipeline_compute_scores16' (loop 'compute_scores'): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1) between bus read operation ('gmem13_addr_read_567', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320) and bus read operation ('gmem13_addr_read', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_attention_with_cache_kernel_Pipeline_compute_scores16' (loop 'compute_scores'): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 1) between bus read operation ('gmem13_addr_read_567', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320) and bus read operation ('gmem13_addr_read', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_attention_with_cache_kernel_Pipeline_compute_scores16' (loop 'compute_scores'): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 1) between bus read operation ('gmem13_addr_read_567', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320) and bus read operation ('gmem13_addr_read', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 64, Depth = 143, loop 'compute_scores'
WARNING: [HLS 200-871] Estimated clock period (4.027 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'compute_attention_with_cache_kernel_Pipeline_compute_scores16' consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem13_addr_read') [181]  (1.644 ns)
	bus read operation ('gmem13_addr_read', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320) [182]  (1.033 ns)
	'muxlogic' operation 32 bit ('muxLogicI1_to_score') [374]  (1.350 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 14 seconds. CPU system time: 0 seconds. Elapsed time: 14.432 seconds; current allocated memory: 3.679 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.948 seconds; current allocated memory: 3.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_attention_with_cache_kernel_Pipeline_weighted_sum_loop17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'compute_attention_with_cache_kernel_Pipeline_weighted_sum_loop17': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'weighted_sum_loop'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'store' operation 0 bit ('weighted_sum_6_write_ln334', llama_hls_top.cpp:334) of variable 'weighted_sum', llama_hls_top.cpp:341 on local variable 'weighted_sum', llama_hls_top.cpp:334 to 'fmadd' operation 32 bit ('weighted_sum', llama_hls_top.cpp:341) (combination delay: 3.282 ns) to honor II or Latency constraint in region 'weighted_sum_loop'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15, loop 'weighted_sum_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.663 seconds; current allocated memory: 3.679 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 3.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_attention_with_cache_kernel_Pipeline_compute_scores18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'compute_scores'.
WARNING: [HLS 200-880] The II Violation in module 'compute_attention_with_cache_kernel_Pipeline_compute_scores18' (loop 'compute_scores'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem13_addr_read_504', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320) and bus read operation ('gmem13_addr_read', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_attention_with_cache_kernel_Pipeline_compute_scores18' (loop 'compute_scores'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem13_addr_read_504', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320) and bus read operation ('gmem13_addr_read', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_attention_with_cache_kernel_Pipeline_compute_scores18' (loop 'compute_scores'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('gmem13_addr_read_504', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320) and bus read operation ('gmem13_addr_read', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_attention_with_cache_kernel_Pipeline_compute_scores18' (loop 'compute_scores'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('gmem13_addr_read_504', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320) and bus read operation ('gmem13_addr_read', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_attention_with_cache_kernel_Pipeline_compute_scores18' (loop 'compute_scores'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between bus read operation ('gmem13_addr_read_504', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320) and bus read operation ('gmem13_addr_read', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_attention_with_cache_kernel_Pipeline_compute_scores18' (loop 'compute_scores'): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1) between bus read operation ('gmem13_addr_read_504', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320) and bus read operation ('gmem13_addr_read', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_attention_with_cache_kernel_Pipeline_compute_scores18' (loop 'compute_scores'): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 1) between bus read operation ('gmem13_addr_read_504', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320) and bus read operation ('gmem13_addr_read', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_attention_with_cache_kernel_Pipeline_compute_scores18' (loop 'compute_scores'): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 1) between bus read operation ('gmem13_addr_read_504', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320) and bus read operation ('gmem13_addr_read', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 64, Depth = 143, loop 'compute_scores'
WARNING: [HLS 200-871] Estimated clock period (4.027 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'compute_attention_with_cache_kernel_Pipeline_compute_scores18' consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem13_addr_read') [180]  (1.644 ns)
	bus read operation ('gmem13_addr_read', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320) [181]  (1.033 ns)
	'muxlogic' operation 32 bit ('muxLogicI1_to_score') [373]  (1.350 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 14 seconds. CPU system time: 0 seconds. Elapsed time: 14.212 seconds; current allocated memory: 3.679 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.099 seconds; current allocated memory: 3.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_attention_with_cache_kernel_Pipeline_weighted_sum_loop19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'compute_attention_with_cache_kernel_Pipeline_weighted_sum_loop19': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'weighted_sum_loop'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'store' operation 0 bit ('weighted_sum_write_ln334', llama_hls_top.cpp:334) of variable 'weighted_sum', llama_hls_top.cpp:341 on local variable 'weighted_sum', llama_hls_top.cpp:334 to 'fmadd' operation 32 bit ('weighted_sum', llama_hls_top.cpp:341) (combination delay: 3.282 ns) to honor II or Latency constraint in region 'weighted_sum_loop'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15, loop 'weighted_sum_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.705 seconds; current allocated memory: 3.679 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.353 seconds; current allocated memory: 3.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_attention_with_cache_kernel_Pipeline_compute_scores20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'compute_scores'.
WARNING: [HLS 200-880] The II Violation in module 'compute_attention_with_cache_kernel_Pipeline_compute_scores20' (loop 'compute_scores'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem13_addr_read_441', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320) and bus read operation ('gmem13_addr_read', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_attention_with_cache_kernel_Pipeline_compute_scores20' (loop 'compute_scores'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem13_addr_read_441', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320) and bus read operation ('gmem13_addr_read', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_attention_with_cache_kernel_Pipeline_compute_scores20' (loop 'compute_scores'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('gmem13_addr_read_441', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320) and bus read operation ('gmem13_addr_read', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_attention_with_cache_kernel_Pipeline_compute_scores20' (loop 'compute_scores'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('gmem13_addr_read_441', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320) and bus read operation ('gmem13_addr_read', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_attention_with_cache_kernel_Pipeline_compute_scores20' (loop 'compute_scores'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between bus read operation ('gmem13_addr_read_441', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320) and bus read operation ('gmem13_addr_read', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_attention_with_cache_kernel_Pipeline_compute_scores20' (loop 'compute_scores'): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1) between bus read operation ('gmem13_addr_read_441', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320) and bus read operation ('gmem13_addr_read', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_attention_with_cache_kernel_Pipeline_compute_scores20' (loop 'compute_scores'): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 1) between bus read operation ('gmem13_addr_read_441', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320) and bus read operation ('gmem13_addr_read', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_attention_with_cache_kernel_Pipeline_compute_scores20' (loop 'compute_scores'): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 1) between bus read operation ('gmem13_addr_read_441', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320) and bus read operation ('gmem13_addr_read', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 64, Depth = 143, loop 'compute_scores'
WARNING: [HLS 200-871] Estimated clock period (4.027 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'compute_attention_with_cache_kernel_Pipeline_compute_scores20' consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem13_addr_read') [180]  (1.644 ns)
	bus read operation ('gmem13_addr_read', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320) [181]  (1.033 ns)
	'muxlogic' operation 32 bit ('muxLogicI1_to_score') [373]  (1.350 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 14 seconds. CPU system time: 0 seconds. Elapsed time: 14.319 seconds; current allocated memory: 3.679 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.958 seconds; current allocated memory: 3.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_attention_with_cache_kernel_Pipeline_weighted_sum_loop21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'compute_attention_with_cache_kernel_Pipeline_weighted_sum_loop21': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'weighted_sum_loop'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'store' operation 0 bit ('weighted_sum_write_ln334', llama_hls_top.cpp:334) of variable 'weighted_sum', llama_hls_top.cpp:341 on local variable 'weighted_sum', llama_hls_top.cpp:334 to 'fmadd' operation 32 bit ('weighted_sum', llama_hls_top.cpp:341) (combination delay: 3.282 ns) to honor II or Latency constraint in region 'weighted_sum_loop'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15, loop 'weighted_sum_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.66 seconds; current allocated memory: 3.679 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.354 seconds; current allocated memory: 3.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_attention_with_cache_kernel_Pipeline_compute_scores22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'compute_scores'.
WARNING: [HLS 200-880] The II Violation in module 'compute_attention_with_cache_kernel_Pipeline_compute_scores22' (loop 'compute_scores'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem13_addr_read_378', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320) and bus read operation ('gmem13_addr_read', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_attention_with_cache_kernel_Pipeline_compute_scores22' (loop 'compute_scores'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem13_addr_read_378', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320) and bus read operation ('gmem13_addr_read', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_attention_with_cache_kernel_Pipeline_compute_scores22' (loop 'compute_scores'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('gmem13_addr_read_378', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320) and bus read operation ('gmem13_addr_read', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_attention_with_cache_kernel_Pipeline_compute_scores22' (loop 'compute_scores'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('gmem13_addr_read_378', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320) and bus read operation ('gmem13_addr_read', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_attention_with_cache_kernel_Pipeline_compute_scores22' (loop 'compute_scores'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between bus read operation ('gmem13_addr_read_378', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320) and bus read operation ('gmem13_addr_read', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_attention_with_cache_kernel_Pipeline_compute_scores22' (loop 'compute_scores'): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1) between bus read operation ('gmem13_addr_read_378', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320) and bus read operation ('gmem13_addr_read', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_attention_with_cache_kernel_Pipeline_compute_scores22' (loop 'compute_scores'): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 1) between bus read operation ('gmem13_addr_read_378', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320) and bus read operation ('gmem13_addr_read', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_attention_with_cache_kernel_Pipeline_compute_scores22' (loop 'compute_scores'): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 1) between bus read operation ('gmem13_addr_read_378', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320) and bus read operation ('gmem13_addr_read', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 64, Depth = 143, loop 'compute_scores'
WARNING: [HLS 200-871] Estimated clock period (4.027 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'compute_attention_with_cache_kernel_Pipeline_compute_scores22' consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem13_addr_read') [180]  (1.644 ns)
	bus read operation ('gmem13_addr_read', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320) [181]  (1.033 ns)
	'muxlogic' operation 32 bit ('muxLogicI1_to_score') [373]  (1.350 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 15 seconds. CPU system time: 0 seconds. Elapsed time: 14.298 seconds; current allocated memory: 3.679 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.932 seconds; current allocated memory: 3.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_attention_with_cache_kernel_Pipeline_weighted_sum_loop23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'compute_attention_with_cache_kernel_Pipeline_weighted_sum_loop23': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'weighted_sum_loop'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'store' operation 0 bit ('weighted_sum_write_ln334', llama_hls_top.cpp:334) of variable 'weighted_sum', llama_hls_top.cpp:341 on local variable 'weighted_sum', llama_hls_top.cpp:334 to 'fmadd' operation 32 bit ('weighted_sum', llama_hls_top.cpp:341) (combination delay: 3.282 ns) to honor II or Latency constraint in region 'weighted_sum_loop'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15, loop 'weighted_sum_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.653 seconds; current allocated memory: 3.679 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.351 seconds; current allocated memory: 3.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_attention_with_cache_kernel_Pipeline_compute_scores24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'compute_scores'.
WARNING: [HLS 200-880] The II Violation in module 'compute_attention_with_cache_kernel_Pipeline_compute_scores24' (loop 'compute_scores'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem13_addr_read_315', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320) and bus read operation ('gmem13_addr_read', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_attention_with_cache_kernel_Pipeline_compute_scores24' (loop 'compute_scores'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem13_addr_read_315', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320) and bus read operation ('gmem13_addr_read', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_attention_with_cache_kernel_Pipeline_compute_scores24' (loop 'compute_scores'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('gmem13_addr_read_315', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320) and bus read operation ('gmem13_addr_read', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_attention_with_cache_kernel_Pipeline_compute_scores24' (loop 'compute_scores'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('gmem13_addr_read_315', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320) and bus read operation ('gmem13_addr_read', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_attention_with_cache_kernel_Pipeline_compute_scores24' (loop 'compute_scores'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between bus read operation ('gmem13_addr_read_315', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320) and bus read operation ('gmem13_addr_read', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_attention_with_cache_kernel_Pipeline_compute_scores24' (loop 'compute_scores'): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1) between bus read operation ('gmem13_addr_read_315', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320) and bus read operation ('gmem13_addr_read', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_attention_with_cache_kernel_Pipeline_compute_scores24' (loop 'compute_scores'): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 1) between bus read operation ('gmem13_addr_read_315', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320) and bus read operation ('gmem13_addr_read', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_attention_with_cache_kernel_Pipeline_compute_scores24' (loop 'compute_scores'): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 1) between bus read operation ('gmem13_addr_read_315', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320) and bus read operation ('gmem13_addr_read', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 64, Depth = 143, loop 'compute_scores'
WARNING: [HLS 200-871] Estimated clock period (4.027 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'compute_attention_with_cache_kernel_Pipeline_compute_scores24' consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem13_addr_read') [180]  (1.644 ns)
	bus read operation ('gmem13_addr_read', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320) [181]  (1.033 ns)
	'muxlogic' operation 32 bit ('muxLogicI1_to_score') [373]  (1.350 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 15 seconds. CPU system time: 0 seconds. Elapsed time: 14.296 seconds; current allocated memory: 3.679 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.964 seconds; current allocated memory: 3.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_attention_with_cache_kernel_Pipeline_weighted_sum_loop25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'compute_attention_with_cache_kernel_Pipeline_weighted_sum_loop25': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'weighted_sum_loop'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'store' operation 0 bit ('weighted_sum_write_ln334', llama_hls_top.cpp:334) of variable 'weighted_sum', llama_hls_top.cpp:341 on local variable 'weighted_sum', llama_hls_top.cpp:334 to 'fmadd' operation 32 bit ('weighted_sum', llama_hls_top.cpp:341) (combination delay: 3.282 ns) to honor II or Latency constraint in region 'weighted_sum_loop'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15, loop 'weighted_sum_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.675 seconds; current allocated memory: 3.679 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.351 seconds; current allocated memory: 3.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_attention_with_cache_kernel_Pipeline_compute_scores26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'compute_scores'.
WARNING: [HLS 200-880] The II Violation in module 'compute_attention_with_cache_kernel_Pipeline_compute_scores26' (loop 'compute_scores'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem13_addr_read_252', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320) and bus read operation ('gmem13_addr_read', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_attention_with_cache_kernel_Pipeline_compute_scores26' (loop 'compute_scores'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem13_addr_read_252', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320) and bus read operation ('gmem13_addr_read', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_attention_with_cache_kernel_Pipeline_compute_scores26' (loop 'compute_scores'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('gmem13_addr_read_252', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320) and bus read operation ('gmem13_addr_read', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_attention_with_cache_kernel_Pipeline_compute_scores26' (loop 'compute_scores'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('gmem13_addr_read_252', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320) and bus read operation ('gmem13_addr_read', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_attention_with_cache_kernel_Pipeline_compute_scores26' (loop 'compute_scores'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between bus read operation ('gmem13_addr_read_252', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320) and bus read operation ('gmem13_addr_read', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_attention_with_cache_kernel_Pipeline_compute_scores26' (loop 'compute_scores'): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1) between bus read operation ('gmem13_addr_read_252', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320) and bus read operation ('gmem13_addr_read', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_attention_with_cache_kernel_Pipeline_compute_scores26' (loop 'compute_scores'): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 1) between bus read operation ('gmem13_addr_read_252', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320) and bus read operation ('gmem13_addr_read', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_attention_with_cache_kernel_Pipeline_compute_scores26' (loop 'compute_scores'): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 1) between bus read operation ('gmem13_addr_read_252', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320) and bus read operation ('gmem13_addr_read', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 64, Depth = 143, loop 'compute_scores'
WARNING: [HLS 200-871] Estimated clock period (4.027 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'compute_attention_with_cache_kernel_Pipeline_compute_scores26' consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem13_addr_read') [180]  (1.644 ns)
	bus read operation ('gmem13_addr_read', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320) [181]  (1.033 ns)
	'muxlogic' operation 32 bit ('muxLogicI1_to_score') [373]  (1.350 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 14 seconds. CPU system time: 0 seconds. Elapsed time: 14.388 seconds; current allocated memory: 3.679 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.936 seconds; current allocated memory: 3.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_attention_with_cache_kernel_Pipeline_weighted_sum_loop27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'compute_attention_with_cache_kernel_Pipeline_weighted_sum_loop27': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'weighted_sum_loop'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'store' operation 0 bit ('weighted_sum_write_ln334', llama_hls_top.cpp:334) of variable 'weighted_sum', llama_hls_top.cpp:341 on local variable 'weighted_sum', llama_hls_top.cpp:334 to 'fmadd' operation 32 bit ('weighted_sum', llama_hls_top.cpp:341) (combination delay: 3.282 ns) to honor II or Latency constraint in region 'weighted_sum_loop'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15, loop 'weighted_sum_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.704 seconds; current allocated memory: 3.679 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.357 seconds; current allocated memory: 3.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_attention_with_cache_kernel_Pipeline_compute_scores28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'compute_scores'.
WARNING: [HLS 200-880] The II Violation in module 'compute_attention_with_cache_kernel_Pipeline_compute_scores28' (loop 'compute_scores'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem13_addr_read_189', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320) and bus read operation ('gmem13_addr_read', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_attention_with_cache_kernel_Pipeline_compute_scores28' (loop 'compute_scores'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem13_addr_read_189', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320) and bus read operation ('gmem13_addr_read', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_attention_with_cache_kernel_Pipeline_compute_scores28' (loop 'compute_scores'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('gmem13_addr_read_189', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320) and bus read operation ('gmem13_addr_read', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_attention_with_cache_kernel_Pipeline_compute_scores28' (loop 'compute_scores'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('gmem13_addr_read_189', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320) and bus read operation ('gmem13_addr_read', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_attention_with_cache_kernel_Pipeline_compute_scores28' (loop 'compute_scores'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between bus read operation ('gmem13_addr_read_189', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320) and bus read operation ('gmem13_addr_read', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_attention_with_cache_kernel_Pipeline_compute_scores28' (loop 'compute_scores'): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1) between bus read operation ('gmem13_addr_read_189', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320) and bus read operation ('gmem13_addr_read', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_attention_with_cache_kernel_Pipeline_compute_scores28' (loop 'compute_scores'): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 1) between bus read operation ('gmem13_addr_read_189', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320) and bus read operation ('gmem13_addr_read', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_attention_with_cache_kernel_Pipeline_compute_scores28' (loop 'compute_scores'): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 1) between bus read operation ('gmem13_addr_read_189', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320) and bus read operation ('gmem13_addr_read', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 64, Depth = 143, loop 'compute_scores'
WARNING: [HLS 200-871] Estimated clock period (4.027 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'compute_attention_with_cache_kernel_Pipeline_compute_scores28' consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem13_addr_read') [180]  (1.644 ns)
	bus read operation ('gmem13_addr_read', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320) [181]  (1.033 ns)
	'muxlogic' operation 32 bit ('muxLogicI1_to_score') [373]  (1.350 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 14 seconds. CPU system time: 0 seconds. Elapsed time: 14.236 seconds; current allocated memory: 3.679 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.933 seconds; current allocated memory: 3.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_attention_with_cache_kernel_Pipeline_weighted_sum_loop29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'compute_attention_with_cache_kernel_Pipeline_weighted_sum_loop29': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'weighted_sum_loop'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'store' operation 0 bit ('weighted_sum_write_ln334', llama_hls_top.cpp:334) of variable 'weighted_sum', llama_hls_top.cpp:341 on local variable 'weighted_sum', llama_hls_top.cpp:334 to 'fmadd' operation 32 bit ('weighted_sum', llama_hls_top.cpp:341) (combination delay: 3.282 ns) to honor II or Latency constraint in region 'weighted_sum_loop'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15, loop 'weighted_sum_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.67 seconds; current allocated memory: 3.679 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.353 seconds; current allocated memory: 3.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_attention_with_cache_kernel_Pipeline_compute_scores30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'compute_scores'.
WARNING: [HLS 200-880] The II Violation in module 'compute_attention_with_cache_kernel_Pipeline_compute_scores30' (loop 'compute_scores'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem13_addr_read_126', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320) and bus read operation ('gmem13_addr_read', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_attention_with_cache_kernel_Pipeline_compute_scores30' (loop 'compute_scores'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem13_addr_read_126', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320) and bus read operation ('gmem13_addr_read', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_attention_with_cache_kernel_Pipeline_compute_scores30' (loop 'compute_scores'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('gmem13_addr_read_126', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320) and bus read operation ('gmem13_addr_read', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_attention_with_cache_kernel_Pipeline_compute_scores30' (loop 'compute_scores'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('gmem13_addr_read_126', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320) and bus read operation ('gmem13_addr_read', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_attention_with_cache_kernel_Pipeline_compute_scores30' (loop 'compute_scores'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between bus read operation ('gmem13_addr_read_126', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320) and bus read operation ('gmem13_addr_read', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_attention_with_cache_kernel_Pipeline_compute_scores30' (loop 'compute_scores'): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1) between bus read operation ('gmem13_addr_read_126', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320) and bus read operation ('gmem13_addr_read', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_attention_with_cache_kernel_Pipeline_compute_scores30' (loop 'compute_scores'): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 1) between bus read operation ('gmem13_addr_read_126', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320) and bus read operation ('gmem13_addr_read', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_attention_with_cache_kernel_Pipeline_compute_scores30' (loop 'compute_scores'): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 1) between bus read operation ('gmem13_addr_read_126', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320) and bus read operation ('gmem13_addr_read', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 64, Depth = 143, loop 'compute_scores'
WARNING: [HLS 200-871] Estimated clock period (4.027 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'compute_attention_with_cache_kernel_Pipeline_compute_scores30' consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem13_addr_read') [180]  (1.644 ns)
	bus read operation ('gmem13_addr_read', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320) [181]  (1.033 ns)
	'muxlogic' operation 32 bit ('muxLogicI1_to_score') [373]  (1.350 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 14 seconds. CPU system time: 0 seconds. Elapsed time: 14.386 seconds; current allocated memory: 3.679 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.075 seconds; current allocated memory: 3.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_attention_with_cache_kernel_Pipeline_weighted_sum_loop31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'compute_attention_with_cache_kernel_Pipeline_weighted_sum_loop31': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'weighted_sum_loop'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'store' operation 0 bit ('weighted_sum_write_ln334', llama_hls_top.cpp:334) of variable 'weighted_sum', llama_hls_top.cpp:341 on local variable 'weighted_sum', llama_hls_top.cpp:334 to 'fmadd' operation 32 bit ('weighted_sum', llama_hls_top.cpp:341) (combination delay: 3.282 ns) to honor II or Latency constraint in region 'weighted_sum_loop'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15, loop 'weighted_sum_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.719 seconds; current allocated memory: 3.679 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.353 seconds; current allocated memory: 3.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_attention_with_cache_kernel_Pipeline_compute_scores32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'compute_scores'.
WARNING: [HLS 200-880] The II Violation in module 'compute_attention_with_cache_kernel_Pipeline_compute_scores32' (loop 'compute_scores'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem13_addr_read_63', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320) and bus read operation ('gmem13_addr_read', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_attention_with_cache_kernel_Pipeline_compute_scores32' (loop 'compute_scores'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem13_addr_read_63', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320) and bus read operation ('gmem13_addr_read', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_attention_with_cache_kernel_Pipeline_compute_scores32' (loop 'compute_scores'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('gmem13_addr_read_63', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320) and bus read operation ('gmem13_addr_read', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_attention_with_cache_kernel_Pipeline_compute_scores32' (loop 'compute_scores'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('gmem13_addr_read_63', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320) and bus read operation ('gmem13_addr_read', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_attention_with_cache_kernel_Pipeline_compute_scores32' (loop 'compute_scores'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between bus read operation ('gmem13_addr_read_63', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320) and bus read operation ('gmem13_addr_read', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_attention_with_cache_kernel_Pipeline_compute_scores32' (loop 'compute_scores'): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1) between bus read operation ('gmem13_addr_read_63', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320) and bus read operation ('gmem13_addr_read', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_attention_with_cache_kernel_Pipeline_compute_scores32' (loop 'compute_scores'): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 1) between bus read operation ('gmem13_addr_read_63', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320) and bus read operation ('gmem13_addr_read', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_attention_with_cache_kernel_Pipeline_compute_scores32' (loop 'compute_scores'): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 1) between bus read operation ('gmem13_addr_read_63', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320) and bus read operation ('gmem13_addr_read', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 64, Depth = 143, loop 'compute_scores'
WARNING: [HLS 200-871] Estimated clock period (4.027 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'compute_attention_with_cache_kernel_Pipeline_compute_scores32' consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem13_addr_read') [180]  (1.644 ns)
	bus read operation ('gmem13_addr_read', llama_hls_top.cpp:320) on port 'gmem13' (llama_hls_top.cpp:320) [181]  (1.033 ns)
	'muxlogic' operation 32 bit ('muxLogicI1_to_score') [373]  (1.350 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 14 seconds. CPU system time: 0 seconds. Elapsed time: 14.344 seconds; current allocated memory: 3.679 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.96 seconds; current allocated memory: 3.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_attention_with_cache_kernel_Pipeline_weighted_sum_loop33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'compute_attention_with_cache_kernel_Pipeline_weighted_sum_loop33': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'weighted_sum_loop'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'store' operation 0 bit ('weighted_sum_write_ln334', llama_hls_top.cpp:334) of variable 'weighted_sum', llama_hls_top.cpp:341 on local variable 'weighted_sum', llama_hls_top.cpp:334 to 'fmadd' operation 32 bit ('weighted_sum', llama_hls_top.cpp:341) (combination delay: 3.282 ns) to honor II or Latency constraint in region 'weighted_sum_loop'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15, loop 'weighted_sum_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.689 seconds; current allocated memory: 3.679 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.349 seconds; current allocated memory: 3.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_attention_with_cache_kernel_Pipeline_concat_heads' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'concat_heads'.
WARNING: [HLS 200-885] The II Violation in module 'compute_attention_with_cache_kernel_Pipeline_concat_heads' (loop 'concat_heads'): Unable to schedule 'store' operation 0 bit ('attention_layer_with_cache_kernel_float_float_float_float_float_float_1632_write_ln353', llama_hls_top.cpp:353) of variable 'tmp_12', llama_hls_top.cpp:353 on array 'attention_layer_with_cache_kernel_float_float_float_float_float_float_48' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'attention_layer_with_cache_kernel_float_float_float_float_float_float_48'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'compute_attention_with_cache_kernel_Pipeline_concat_heads' (loop 'concat_heads'): Unable to schedule 'store' operation 0 bit ('attention_layer_with_cache_kernel_float_float_float_float_float_float_1648_write_ln353', llama_hls_top.cpp:353) of variable 'tmp_28', llama_hls_top.cpp:353 on array 'attention_layer_with_cache_kernel_float_float_float_float_float_float_48' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'attention_layer_with_cache_kernel_float_float_float_float_float_float_48'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'compute_attention_with_cache_kernel_Pipeline_concat_heads' (loop 'concat_heads'): Unable to schedule 'store' operation 0 bit ('attention_layer_with_cache_kernel_float_float_float_float_float_float_1664_write_ln353', llama_hls_top.cpp:353) of variable 'tmp_44', llama_hls_top.cpp:353 on array 'attention_layer_with_cache_kernel_float_float_float_float_float_float_48' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'attention_layer_with_cache_kernel_float_float_float_float_float_float_48'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 4, loop 'concat_heads'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.029 seconds; current allocated memory: 3.679 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.294 seconds; current allocated memory: 3.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_attention_with_cache_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'apply_attention': contains subfunction 'compute_attention_with_cache_kernel_Pipeline_weighted_sum_loop' which is not pipelined.
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'apply_attention': contains subfunction 'compute_attention_with_cache_kernel_Pipeline_weighted_sum_loop13' which is not pipelined.
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'apply_attention': contains subfunction 'compute_attention_with_cache_kernel_Pipeline_weighted_sum_loop15' which is not pipelined.
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'apply_attention': contains subfunction 'compute_attention_with_cache_kernel_Pipeline_weighted_sum_loop17' which is not pipelined.
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'apply_attention': contains subfunction 'compute_attention_with_cache_kernel_Pipeline_weighted_sum_loop19' which is not pipelined.
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'apply_attention': contains subfunction 'compute_attention_with_cache_kernel_Pipeline_weighted_sum_loop21' which is not pipelined.
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'apply_attention': contains subfunction 'compute_attention_with_cache_kernel_Pipeline_weighted_sum_loop23' which is not pipelined.
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'apply_attention': contains subfunction 'compute_attention_with_cache_kernel_Pipeline_weighted_sum_loop25' which is not pipelined.
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'apply_attention': contains subfunction 'compute_attention_with_cache_kernel_Pipeline_weighted_sum_loop27' which is not pipelined.
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'apply_attention': contains subfunction 'compute_attention_with_cache_kernel_Pipeline_weighted_sum_loop29' which is not pipelined.
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'apply_attention': contains subfunction 'compute_attention_with_cache_kernel_Pipeline_weighted_sum_loop31' which is not pipelined.
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'apply_attention': contains subfunction 'compute_attention_with_cache_kernel_Pipeline_weighted_sum_loop33' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 8 seconds. CPU system time: 0 seconds. Elapsed time: 8.442 seconds; current allocated memory: 3.679 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.147 seconds; current allocated memory: 3.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'attention_layer_with_cache_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.766 seconds; current allocated memory: 3.679 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.212 seconds; current allocated memory: 3.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'llama_inference_hls_top_Pipeline_residual_attn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'residual_attn'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'residual_attn'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.749 seconds; current allocated memory: 3.679 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 3.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_vec_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mem_rd'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'mem_rd'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.436 seconds; current allocated memory: 3.679 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.021 seconds; current allocated memory: 3.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_mat5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mem_rd_VITIS_LOOP_22_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'mem_rd_VITIS_LOOP_22_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.468 seconds; current allocated memory: 3.679 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.214 seconds; current allocated memory: 3.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matmul6_Pipeline_load_vector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_vector'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'load_vector'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 5.237 seconds; current allocated memory: 3.679 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.022 seconds; current allocated memory: 3.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matmul6_Pipeline_execute_dot_product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'execute_dot_product'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 32 bit ('select_ln47_2', kernel_matmul.cpp:47) to 'fmadd' operation 32 bit ('sum_local', kernel_matmul.cpp:53) (combination delay: 3.274 ns) to honor II or Latency constraint in region 'execute_dot_product'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'store' operation 0 bit ('sum_local_write_ln49', kernel_matmul.cpp:49) of variable 'sum_local', kernel_matmul.cpp:53 on local variable 'sum_local', kernel_matmul.cpp:49 to 'fmadd' operation 32 bit ('sum_local', kernel_matmul.cpp:53) (combination delay: 3.695 ns) to honor II or Latency constraint in region 'execute_dot_product'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'execute_dot_product'
WARNING: [HLS 200-871] Estimated clock period (3.274 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'compute_matmul6_Pipeline_execute_dot_product' consists of the following:
	'load' operation 32 bit ('sum_local_load', kernel_matmul.cpp:47) on local variable 'sum_local', kernel_matmul.cpp:49 [26]  (0.000 ns)
	'select' operation 32 bit ('select_ln47_2', kernel_matmul.cpp:47) [32]  (0.413 ns)
	'muxlogic' operation 32 bit ('muxLogicI2_to_sum_local_3') [67]  (0.000 ns)
	'fmadd' operation 32 bit ('sum_local', kernel_matmul.cpp:53) [68]  (2.861 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.811 seconds; current allocated memory: 3.679 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.024 seconds; current allocated memory: 3.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matmul6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.029 seconds; current allocated memory: 3.679 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.018 seconds; current allocated memory: 3.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_result_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mem_wr'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'mem_wr'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 10 seconds. CPU system time: 0 seconds. Elapsed time: 9.639 seconds; current allocated memory: 3.679 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.032 seconds; current allocated memory: 3.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matmul_clone_104_107_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 3.679 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.018 seconds; current allocated memory: 3.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_kernel_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 3.679 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.018 seconds; current allocated memory: 3.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_vec_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mem_rd'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'mem_rd'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.822 seconds; current allocated memory: 3.679 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.025 seconds; current allocated memory: 3.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_silu_Pipeline_load_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_data'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'load_data'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 3.679 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.022 seconds; current allocated memory: 3.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_silu_Pipeline_compute_activation' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'compute_activation'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 23, loop 'compute_activation'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.209 seconds; current allocated memory: 3.679 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.028 seconds; current allocated memory: 3.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_silu_Pipeline_store_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'store_data'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'store_data'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.213 seconds; current allocated memory: 3.679 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 3.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_silu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.453 seconds; current allocated memory: 3.679 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.018 seconds; current allocated memory: 3.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_result_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mem_wr'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'mem_wr'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.826 seconds; current allocated memory: 3.679 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.031 seconds; current allocated memory: 3.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_silu_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 3.679 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 3.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'silu_activation_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 3.679 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 3.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_vec_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mem_rd'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'mem_rd'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.815 seconds; current allocated memory: 3.679 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 3.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_mat7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mem_rd_VITIS_LOOP_22_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'mem_rd_VITIS_LOOP_22_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.282 seconds; current allocated memory: 3.679 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.216 seconds; current allocated memory: 3.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matmul8_Pipeline_load_vector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_vector'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'load_vector'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.386 seconds; current allocated memory: 3.679 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.021 seconds; current allocated memory: 3.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matmul8_Pipeline_execute_dot_product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'execute_dot_product'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 32 bit ('select_ln47_1', kernel_matmul.cpp:47) to 'fmadd' operation 32 bit ('sum_local', kernel_matmul.cpp:53) (combination delay: 3.274 ns) to honor II or Latency constraint in region 'execute_dot_product'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'store' operation 0 bit ('sum_local_write_ln49', kernel_matmul.cpp:49) of variable 'sum_local', kernel_matmul.cpp:53 on local variable 'sum_local', kernel_matmul.cpp:49 to 'fmadd' operation 32 bit ('sum_local', kernel_matmul.cpp:53) (combination delay: 3.695 ns) to honor II or Latency constraint in region 'execute_dot_product'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'execute_dot_product'
WARNING: [HLS 200-871] Estimated clock period (3.274 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'compute_matmul8_Pipeline_execute_dot_product' consists of the following:
	'load' operation 32 bit ('sum_local_load', kernel_matmul.cpp:47) on local variable 'sum_local', kernel_matmul.cpp:49 [26]  (0.000 ns)
	'select' operation 32 bit ('select_ln47_1', kernel_matmul.cpp:47) [32]  (0.413 ns)
	'muxlogic' operation 32 bit ('muxLogicI2_to_sum_local_2') [67]  (0.000 ns)
	'fmadd' operation 32 bit ('sum_local', kernel_matmul.cpp:53) [68]  (2.861 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.11 seconds; current allocated memory: 3.679 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.025 seconds; current allocated memory: 3.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matmul8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 3.679 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 3.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_result_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mem_wr'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'mem_wr'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.233 seconds; current allocated memory: 3.679 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.022 seconds; current allocated memory: 3.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_matmul_127_128_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.028 seconds; current allocated memory: 3.679 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 3.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_kernel_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.027 seconds; current allocated memory: 3.679 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.598 seconds; current allocated memory: 3.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ffn_layer_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'gating'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'gating'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.081 seconds; current allocated memory: 3.679 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.274 seconds; current allocated memory: 3.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'llama_inference_hls_top_Pipeline_residual_ffn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'residual_ffn'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'residual_ffn'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.617 seconds; current allocated memory: 3.679 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.043 seconds; current allocated memory: 3.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'llama_inference_hls_top_Pipeline_copy_norm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'copy_norm'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'copy_norm'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.572 seconds; current allocated memory: 3.679 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.035 seconds; current allocated memory: 3.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'llama_inference_hls_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'compute_logits_dot_product'.
WARNING: [HLS 200-880] The II Violation in module 'llama_inference_hls_top' (loop 'compute_logits_dot_product'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln185', llama_hls_top.cpp:185) of variable 'sum', llama_hls_top.cpp:189 on local variable 'sum', llama_hls_top.cpp:185 and 'load' operation 32 bit ('sum_load', llama_hls_top.cpp:183) on local variable 'sum', llama_hls_top.cpp:185.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'llama_inference_hls_top' (loop 'compute_logits_dot_product'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln185', llama_hls_top.cpp:185) of variable 'sum', llama_hls_top.cpp:189 on local variable 'sum', llama_hls_top.cpp:185 and 'load' operation 32 bit ('sum_load', llama_hls_top.cpp:183) on local variable 'sum', llama_hls_top.cpp:185.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'llama_inference_hls_top' (loop 'compute_logits_dot_product'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln185', llama_hls_top.cpp:185) of variable 'sum', llama_hls_top.cpp:189 on local variable 'sum', llama_hls_top.cpp:185 and 'load' operation 32 bit ('sum_load', llama_hls_top.cpp:183) on local variable 'sum', llama_hls_top.cpp:185.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'llama_inference_hls_top' (loop 'compute_logits_dot_product'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln185', llama_hls_top.cpp:185) of variable 'sum', llama_hls_top.cpp:189 on local variable 'sum', llama_hls_top.cpp:185 and 'load' operation 32 bit ('sum_load', llama_hls_top.cpp:183) on local variable 'sum', llama_hls_top.cpp:185.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'llama_inference_hls_top' (loop 'compute_logits_dot_product'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln185', llama_hls_top.cpp:185) of variable 'sum', llama_hls_top.cpp:189 on local variable 'sum', llama_hls_top.cpp:185 and 'load' operation 32 bit ('sum_load', llama_hls_top.cpp:183) on local variable 'sum', llama_hls_top.cpp:185.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'llama_inference_hls_top' (loop 'compute_logits_dot_product'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln185', llama_hls_top.cpp:185) of variable 'sum', llama_hls_top.cpp:189 on local variable 'sum', llama_hls_top.cpp:185 and 'load' operation 32 bit ('sum_load', llama_hls_top.cpp:183) on local variable 'sum', llama_hls_top.cpp:185.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 18, loop 'compute_logits_dot_product'
WARNING: [HLS 200-871] Estimated clock period (2.923 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'llama_inference_hls_top' consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem2_addr_read') [689]  (0.540 ns)
	bus read operation ('gmem2_addr_read', llama_hls_top.cpp:189) on port 'gmem2' (llama_hls_top.cpp:189) [690]  (1.033 ns)
	'muxlogic' operation 32 bit ('muxLogicI1_to_sum_1') [714]  (1.350 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 4.429 seconds; current allocated memory: 3.679 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 8 seconds. CPU system time: 0 seconds. Elapsed time: 7.264 seconds; current allocated memory: 3.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'llama_inference_hls_top_Pipeline_load_input_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'llama_inference_hls_top_Pipeline_load_input_loop' pipeline 'load_input_loop' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_inference_hls_top_Pipeline_load_input_loop/m_axi_gmem0_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_inference_hls_top_Pipeline_load_input_loop/m_axi_gmem0_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_inference_hls_top_Pipeline_load_input_loop/m_axi_gmem0_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_inference_hls_top_Pipeline_load_input_loop/m_axi_gmem0_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_inference_hls_top_Pipeline_load_input_loop/m_axi_gmem0_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_inference_hls_top_Pipeline_load_input_loop/m_axi_gmem0_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_inference_hls_top_Pipeline_load_input_loop/m_axi_gmem0_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_inference_hls_top_Pipeline_load_input_loop/m_axi_gmem0_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_inference_hls_top_Pipeline_load_input_loop/m_axi_gmem0_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_inference_hls_top_Pipeline_load_input_loop/m_axi_gmem0_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_inference_hls_top_Pipeline_load_input_loop/m_axi_gmem0_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_inference_hls_top_Pipeline_load_input_loop/m_axi_gmem0_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'llama_inference_hls_top_Pipeline_load_input_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.699 seconds; current allocated memory: 3.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'llama_inference_hls_top_Pipeline_rope_load' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'llama_inference_hls_top_Pipeline_rope_load' pipeline 'rope_load' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_inference_hls_top_Pipeline_rope_load/m_axi_gmem15_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_inference_hls_top_Pipeline_rope_load/m_axi_gmem15_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_inference_hls_top_Pipeline_rope_load/m_axi_gmem15_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_inference_hls_top_Pipeline_rope_load/m_axi_gmem15_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_inference_hls_top_Pipeline_rope_load/m_axi_gmem15_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_inference_hls_top_Pipeline_rope_load/m_axi_gmem15_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_inference_hls_top_Pipeline_rope_load/m_axi_gmem15_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_inference_hls_top_Pipeline_rope_load/m_axi_gmem15_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_inference_hls_top_Pipeline_rope_load/m_axi_gmem15_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_inference_hls_top_Pipeline_rope_load/m_axi_gmem15_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_inference_hls_top_Pipeline_rope_load/m_axi_gmem15_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_inference_hls_top_Pipeline_rope_load/m_axi_gmem15_0_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_inference_hls_top_Pipeline_rope_load/m_axi_gmem16_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_inference_hls_top_Pipeline_rope_load/m_axi_gmem16_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_inference_hls_top_Pipeline_rope_load/m_axi_gmem16_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_inference_hls_top_Pipeline_rope_load/m_axi_gmem16_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_inference_hls_top_Pipeline_rope_load/m_axi_gmem16_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_inference_hls_top_Pipeline_rope_load/m_axi_gmem16_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_inference_hls_top_Pipeline_rope_load/m_axi_gmem16_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_inference_hls_top_Pipeline_rope_load/m_axi_gmem16_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_inference_hls_top_Pipeline_rope_load/m_axi_gmem16_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_inference_hls_top_Pipeline_rope_load/m_axi_gmem16_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_inference_hls_top_Pipeline_rope_load/m_axi_gmem16_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_inference_hls_top_Pipeline_rope_load/m_axi_gmem16_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'llama_inference_hls_top_Pipeline_rope_load'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.261 seconds; current allocated memory: 3.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_vec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_vec' pipeline 'mem_rd' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_vec'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.83 seconds; current allocated memory: 3.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_vec_3_Pipeline_mem_rd' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_vec_3_Pipeline_mem_rd' pipeline 'mem_rd' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_vec_3_Pipeline_mem_rd/m_axi_gmem12_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_vec_3_Pipeline_mem_rd/m_axi_gmem12_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_vec_3_Pipeline_mem_rd/m_axi_gmem12_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_vec_3_Pipeline_mem_rd/m_axi_gmem12_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_vec_3_Pipeline_mem_rd/m_axi_gmem12_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_vec_3_Pipeline_mem_rd/m_axi_gmem12_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_vec_3_Pipeline_mem_rd/m_axi_gmem12_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_vec_3_Pipeline_mem_rd/m_axi_gmem12_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_vec_3_Pipeline_mem_rd/m_axi_gmem12_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_vec_3_Pipeline_mem_rd/m_axi_gmem12_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_vec_3_Pipeline_mem_rd/m_axi_gmem12_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_vec_3_Pipeline_mem_rd/m_axi_gmem12_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_vec_3_Pipeline_mem_rd'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 3.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_vec_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_vec_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 3.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_rmsnorm_Pipeline_load_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_rmsnorm_Pipeline_load_input' pipeline 'load_input' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_rmsnorm_Pipeline_load_input'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.22 seconds; current allocated memory: 3.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_rmsnorm_Pipeline_load_weights' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_rmsnorm_Pipeline_load_weights' pipeline 'load_weights' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_rmsnorm_Pipeline_load_weights'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 3.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_rmsnorm_Pipeline_compute_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_rmsnorm_Pipeline_compute_sum' pipeline 'compute_sum' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_rmsnorm_Pipeline_compute_sum'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 3.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_rmsnorm_Pipeline_normalize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_rmsnorm_Pipeline_normalize' pipeline 'normalize' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_1_primitive_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_rmsnorm_Pipeline_normalize'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.359 seconds; current allocated memory: 3.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_rmsnorm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_1_primitive_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_11_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_15_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_rmsnorm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.282 seconds; current allocated memory: 3.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_result' pipeline 'mem_wr' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_result'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.567 seconds; current allocated memory: 3.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_rmsnorm_111_114_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_rmsnorm_111_114_1/m_axi_gmem12_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_rmsnorm_111_114_1/m_axi_gmem12_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_rmsnorm_111_114_1/m_axi_gmem12_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_rmsnorm_111_114_1/m_axi_gmem12_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_rmsnorm_111_114_1/m_axi_gmem12_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_rmsnorm_111_114_1/m_axi_gmem12_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_rmsnorm_111_114_1/m_axi_gmem12_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_rmsnorm_111_114_1/m_axi_gmem12_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_rmsnorm_111_114_1/m_axi_gmem12_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_rmsnorm_111_114_1/m_axi_gmem12_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_rmsnorm_111_114_1/m_axi_gmem12_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_rmsnorm_111_114_1/m_axi_gmem12_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_rmsnorm_111_114_1/m_axi_gmem12_0_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_rmsnorm_111_114_1/m_axi_gmem12_0_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_rmsnorm_111_114_1/m_axi_gmem12_0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_rmsnorm_111_114_1/m_axi_gmem12_0_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_rmsnorm_111_114_1/m_axi_gmem12_0_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_rmsnorm_111_114_1/m_axi_gmem12_0_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_rmsnorm_111_114_1/m_axi_gmem12_0_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_rmsnorm_111_114_1'.
INFO: [RTMG 210-285] Implementing FIFO 'input1_stream_U(llama_inference_hls_top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'input2_stream_U(llama_inference_hls_top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_stream_3_U(llama_inference_hls_top_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_store_result_U0_U(llama_inference_hls_top_start_for_store_result_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.828 seconds; current allocated memory: 3.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rmsnorm_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rmsnorm_kernel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 3.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_vec_41' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_vec_41' pipeline 'mem_rd' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_vec_41'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 3.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_mat2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_mat2' pipeline 'mem_rd_VITIS_LOOP_22_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_mat2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 3.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_matmul3_Pipeline_load_vector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_matmul3_Pipeline_load_vector' pipeline 'load_vector' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_matmul3_Pipeline_load_vector'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.592 seconds; current allocated memory: 3.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_matmul3_Pipeline_execute_dot_product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_matmul3_Pipeline_execute_dot_product' pipeline 'execute_dot_product' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_matmul3_Pipeline_execute_dot_product'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 3.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_matmul3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_matmul3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.63 seconds; current allocated memory: 3.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_result_54' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_result_54' pipeline 'mem_wr' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_result_54'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.304 seconds; current allocated memory: 3.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_matmul_clone_clone_86_91_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
0x00007FF916BA111C (0x000001BCB34B6C70 0x000001BD2442A6D0 0x000001BD29CD33B0 0x0000000000000003), ?save_object_ptr@?$pointer_oserializer@Vtext_oarchive@archive@boost@@VType@ssdm@@@detail@archive@boost@@EEBAXAEAVbasic_oarchive@234@PEBX@Z() + 0x121DAC bytes(s)
0x00007FF916BA137E (0x000001BD2442A1F0 0x0000000000000000 0x000001BCAA7E2CF0 0x000001BD2442A1F0), ?save_object_ptr@?$pointer_oserializer@Vtext_oarchive@archive@boost@@VType@ssdm@@@detail@archive@boost@@EEBAXAEAVbasic_oarchive@234@PEBX@Z() + 0x12200E bytes(s)
0x00007FF9179A8F28 (0x000001BC819700A0 0x000001BC80FDD6E0 0x000001BC819700A0 0x000001BC80FDD6E0), exp2() + 0x284008 bytes(s)
0x00007FF9179B092F (0x00007FF98FCD6500 0x0000000000000000 0x000001BC819700A0 0x0000004FDDCFA0C0), exp2() + 0x28BA0F bytes(s)
0x00007FF916DBC348 (0x000001BD42D02D70 0x0000000000000000 0x000001BD30B0F960 0x0000004FDDCFA380), ?save_object_ptr@?$pointer_oserializer@Vtext_oarchive@archive@boost@@VType@ssdm@@@detail@archive@boost@@EEBAXAEAVbasic_oarchive@234@PEBX@Z() + 0x33CFD8 bytes(s)
0x00007FF916DB83E1 (0x00007FF9187D7501 0x0000000000000000 0x000001BD40719950 0x000001BD40719950), ?save_object_ptr@?$pointer_oserializer@Vtext_oarchive@archive@boost@@VType@ssdm@@@detail@archive@boost@@EEBAXAEAVbasic_oarchive@234@PEBX@Z() + 0x339071 bytes(s)
0x00007FF9166B4739 (0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000), ?tclIsRunning@GuiDriver@HLSServices@@SA_NXZ() + 0x1F1E9 bytes(s)
0x00007FF988031F1E (0x000001BC810EC030 0x00007FF9187DFA40 0x0000000000000000 0x00007FF9187DFA40), ?addOwnedOption@TclCommand@xpcl@@QEAAPEAVOption@2@PEAV32@@Z() + 0x14FE bytes(s)
0x00007FF988031740 (0x000001BC00000008 0x000001BC812B6E60 0x000001BCA78BEA60 0x000001BCA7732350), ?addOwnedOption@TclCommand@xpcl@@QEAAPEAVOption@2@PEAV32@@Z() + 0xD20 bytes(s)
0x00007FF996E6953C (0x0000000000000013 0x0000000000000001 0x0000000000000001 0x000001BCA75FD8D0), TclNRRunCallbacks() + 0x5C bytes(s)
0x00007FF959108766 (0x000001BCA75FCFD0 0x000001BC810EC030 0x000001BC00000071 0x000001BC810FCB70), Java_ui_data_tclapp_tclappi_update() + 0xB59A6 bytes(s)
0x00007FF996E6953C (0x000001BC810EC030 0x0000000000000003 0x000001BC8126C070 0x00007FF996E6929C), TclNRRunCallbacks() + 0x5C bytes(s)
0x00007FF959075A7B (0x000001BCA69B13D0 0x000001BC810EC030 0x0000000000000000 0x000001BC9A715520), Java_ui_data_tclapp_tclappi_update() + 0x22CBB bytes(s)
0x00007FF996E6953C (0x000001BC810EC030 0x0000000000000003 0x000001BC8126C070 0x00007FF996E6929C), TclNRRunCallbacks() + 0x5C bytes(s)
0x00007FF959075A7B (0x000001BC9A713270 0x000001BC810EC030 0x0000000000000000 0x000001BC9A712BB0), Java_ui_data_tclapp_tclappi_update() + 0x22CBB bytes(s)
0x00007FF996E6953C (0x000001BC9A712BB0 0x000001BC810FC390 0x000000000000000C 0x000001BC810FC400), TclNRRunCallbacks() + 0x5C bytes(s)
0x00007FF996E6AD61 (0x000001BC810EC030 0x000001BC9C4E0FF0 0x000001BC817F3578 0x00007FF988004E01), Tcl_EvalEx() + 0xB11 bytes(s)
0x00007FF996E6B31F (0x0000004FDDCFAFB0 0x00007FF9182A3898 0x00007FF900000000 0x0000000000000000), Tcl_Eval() + 0x2F bytes(s)
0x00007FF91673882C (0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000), Java_com_xilinx_hls_services_hlsvwrap_set_1IntMinMax_1min() + 0x18E4C bytes(s)
0x00007FF988031F1E (0x000001BC810EC030 0x000001BC817F3570 0x0000000000000000 0x000001BC817F3570), ?addOwnedOption@TclCommand@xpcl@@QEAAPEAVOption@2@PEAV32@@Z() + 0x14FE bytes(s)
0x00007FF988031740 (0x000001BC00000002 0x000001BC814C48D0 0x000001BC84D84520 0x000001BC84748A20), ?addOwnedOption@TclCommand@xpcl@@QEAAPEAVOption@2@PEAV32@@Z() + 0xD20 bytes(s)
0x00007FF996E6953C (0x000001BC810EC030 0x0000000000000003 0x000001BC8126C070 0x00007FF996E6929C), TclNRRunCallbacks() + 0x5C bytes(s)
0x00007FF959075A7B (0x000001BC84D80F20 0x000001BC810EC030 0x0000000000000000 0x000001BC84D6CC50), Java_ui_data_tclapp_tclappi_update() + 0x22CBB bytes(s)
0x00007FF996E6953C (0x000001BC84D6CC50 0x000001BC810FBB30 0x000000000000000C 0x000001BC810FBBA0), TclNRRunCallbacks() + 0x5C bytes(s)
0x00007FF996E6AD61 (0x000001BC810EC030 0x000001BC9FA167C0 0x000001BC817F2858 0x00007FF988004E01), Tcl_EvalEx() + 0xB11 bytes(s)
0x00007FF996E6B31F (0x0000004FDDCFB8D0 0x00007FF9182A3898 0x00007FF900000000 0x0000000000000000), Tcl_Eval() + 0x2F bytes(s)
0x00007FF91673882C (0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000), Java_com_xilinx_hls_services_hlsvwrap_set_1IntMinMax_1min() + 0x18E4C bytes(s)
0x00007FF988031F1E (0x0000000000000000 0x000001BC817F2850 0x0000000000000000 0x000001BC817F2850), ?addOwnedOption@TclCommand@xpcl@@QEAAPEAVOption@2@PEAV32@@Z() + 0x14FE bytes(s)
0x00007FF988031740 (0x0000000000000001 0x000001BC814C5050 0x000001BC84B202B0 0x0000000000000019), ?addOwnedOption@TclCommand@xpcl@@QEAAPEAVOption@2@PEAV32@@Z() + 0xD20 bytes(s)
0x00007FF996E6953C (0x000001BC81848EB0 0x0000000000000000 0x0000000000000019 0x0000000000000000), TclNRRunCallbacks() + 0x5C bytes(s)
0x00007FF996E6AD61 (0x000001BC810EC030 0x000001BC84C76410 0x000001BC81844CB0 0x000001BC81846D20), Tcl_EvalEx() + 0xB11 bytes(s)
0x00007FF996F0AEE5 (0x000001BC81096E70 0x0000000000000000 0x0000000000000000 0x0000000000000000), Tcl_FSEvalFileEx() + 0x205 bytes(s)
0x00007FF916732CE5 (0x0000000000000000 0x00007FF9187F5370 0x00007FF9187F5370 0x0000000000000000), Java_com_xilinx_hls_services_hlsvwrap_set_1IntMinMax_1min() + 0x13305 bytes(s)
0x00007FF916737B89 (0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000), Java_com_xilinx_hls_services_hlsvwrap_set_1IntMinMax_1min() + 0x181A9 bytes(s)
0x00007FF988031F1E (0x0000000000000000 0x00007FF9187F5370 0x0000000000000000 0x00007FF9187F5370), ?addOwnedOption@TclCommand@xpcl@@QEAAPEAVOption@2@PEAV32@@Z() + 0x14FE bytes(s)
0x00007FF988031740 (0x000001BC00000002 0x000001BC812A9930 0x000001BC81846D20 0x000001BC81848EB0), ?addOwnedOption@TclCommand@xpcl@@QEAAPEAVOption@2@PEAV32@@Z() + 0xD20 bytes(s)
0x00007FF996E6953C (0x000001BC810EC030 0x0000000000000003 0x000001BC8126C070 0x00007FF996E6929C), TclNRRunCallbacks() + 0x5C bytes(s)
0x00007FF959075A7B (0x000001BC81849480 0x000001BC810EC030 0x0000000000000000 0x000001BC81847E90), Java_ui_data_tclapp_tclappi_update() + 0x22CBB bytes(s)
0x00007FF996E6953C (0x000001BC810EC030 0x0000000000000003 0x000001BC8126C070 0x00007FF996E6929C), TclNRRunCallbacks() + 0x5C bytes(s)
0x00007FF959075A7B (0x000001BC81847CE0 0x000001BC810EC030 0x0000000000000000 0x000001BC81848F70), Java_ui_data_tclapp_tclappi_update() + 0x22CBB bytes(s)
0x00007FF996E6953C (0x000001BC81848F70 0x000001BC810FAC30 0x000000000000000C 0x000001BC810FACA0), TclNRRunCallbacks() + 0x5C bytes(s)
0x00007FF996E6AD61 (0x000001BC810EC030 0x000001BC81B4AC20 0x000001BC81680C38 0x00007FF988004E01), Tcl_EvalEx() + 0xB11 bytes(s)
0x00007FF996E6B31F (0x0000004FDDCFCBD0 0x00007FF9182A3898 0x00007FF900000000 0x0000000000000000), Tcl_Eval() + 0x2F bytes(s)
0x00007FF91673882C (0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000), Java_com_xilinx_hls_services_hlsvwrap_set_1IntMinMax_1min() + 0x18E4C bytes(s)
0x00007FF988031F1E (0x000001BC810EC030 0x000001BC81680C30 0x0000000000000000 0x000001BC81680C30), ?addOwnedOption@TclCommand@xpcl@@QEAAPEAVOption@2@PEAV32@@Z() + 0x14FE bytes(s)
0x00007FF988031740 (0x0000000000000007 0x000001BC840D6D90 0x000001BC81845B50 0x000001BC81849090), ?addOwnedOption@TclCommand@xpcl@@QEAAPEAVOption@2@PEAV32@@Z() + 0xD20 bytes(s)
0x00007FF996E6953C (0x000001BC810EC030 0x0000000000000003 0x000001BC8126C070 0x00007FF996E6929C), TclNRRunCallbacks() + 0x5C bytes(s)
0x00007FF959075A7B (0x000001BC81849030 0x000001BC810EC030 0x0000000000000000 0x000001BC8178E540), Java_ui_data_tclapp_tclappi_update() + 0x22CBB bytes(s)
0x00007FF996E6953C (0x000001BC8178E540 0x0000000000000000 0x0000000000000001 0x0000000000000000), TclNRRunCallbacks() + 0x5C bytes(s)
0x00007FF996E6AD61 (0x000001BC810EC030 0x00007FF9882243D0 0x0000000000000001 0x00007FF9E2D3E0FB), Tcl_EvalEx() + 0xB11 bytes(s)
0x00007FF996E6B31F (0x000001BC810EC030 0x00007FF9882B7F60 0x000000000000000B 0x00007FF987FB7AAF), Tcl_Eval() + 0x2F bytes(s)
0x00007FF98803C960 (0x00007FF9882B03F0 0x0000000000000019 0x00007FF9882B03F0 0x000001BC81A8A3F0), ?setSkipSolutionActions@TclCommand@xpcl@@SAX_N@Z() + 0xBE0 bytes(s)
0x00007FF9880391D8 (0x0000B1A33C90EAED 0x0000004F00000000 0x000001BC810FA1F8 0x00007FF98ED5F5F8), ?issueFromTcl@TclManager@xpcl@@QEAAHPEAUTcl_Interp@@_N@Z() + 0x3F8 bytes(s)
0x00007FF9ABD71564 (0x0000000000000000 0x000001BC00000000 0x0000000000000000 0x0000000000000000), Xv_hlstasks_Init() + 0x3A74 bytes(s)
0x00007FF98EED2C74 (0x000001BCFDF0FD70 0x0000004FDDCFDAC8 0x00007FF9ABD821E8 0x0000000000000000), ?eval_in_tcl_throw@task_manager@tcltasks@hdi@@SAHPEBD0_N@Z() + 0x364 bytes(s)
0x00007FF98EED61F3 (0x000001BC00000007 0x000001BC81034FE0 0x000001BC811CC640 0x000001BC811CD210), ?retrieve_except_msg_instance@task_manager@tcltasks@hdi@@SA_NAEAV?$basic_string@DU?$char_traits@D@std@@V?$allocator@D@2@@std@@@Z() + 0x4B3 bytes(s)
0x00007FF996E6953C (0x000001BC810EC030 0x0000000000000004 0x000001BC8126C070 0x00007FF996E6929C), TclNRRunCallbacks() + 0x5C bytes(s)
0x00007FF959075A7B (0x000001BC811CBF50 0x000001BC810EC030 0x0000000000000000 0x000001BC811CCC70), Java_ui_data_tclapp_tclappi_update() + 0x22CBB bytes(s)
0x00007FF996E6953C (0x000001BC811CCC70 0x000001BC810F9DB0 0x0000000000000010 0x000001BC810F9E28), TclNRRunCallbacks() + 0x5C bytes(s)
0x00007FF996E6AD61 (0x000001BC810EC030 0x000001BC811E94A5 0x000001BC810F97E8 0x000001BC810F97B8), Tcl_EvalEx() + 0xB11 bytes(s)
0x00007FF996F3EB91 (0x000001BC81000000 0x000001BC810F9AA4 0x0000000000000001 0x0000000000000000), TclSubstTokens() + 0x291 bytes(s)
0x00007FF996E6A803 (0x000001BC810EC030 0x000001BC811E9370 0x000001BC811CBFE0 0x000001BC811CCC10), Tcl_EvalEx() + 0x5B3 bytes(s)
0x00007FF996F0AEE5 (0x000001BC8197B420 0x0000000000000000 0x0000004FDDCFE230 0x000001BC8197B430), Tcl_FSEvalFileEx() + 0x205 bytes(s)
0x00007FF9590FB546 (0x0000B1A33C90DDDD 0x000001BC8196BF40 0x000001BC810EC030 0x000001BC810EC030), Java_ui_data_tclapp_tclappi_update() + 0xA8786 bytes(s)
0x00007FF9590FA68C (0x0000000000000000 0x000001BC00000000 0x0000000000000000 0x0000000000000000), Java_ui_data_tclapp_tclappi_update() + 0xA78CC bytes(s)
0x00007FF98EED2C74 (0x000001BCFDF0FD70 0x0000004FDDCFE748 0x00007FF959433E58 0x0000000000000000), ?eval_in_tcl_throw@task_manager@tcltasks@hdi@@SAHPEBD0_N@Z() + 0x364 bytes(s)
0x00007FF98EED61F3 (0x0000004F00000003 0x000001BC811ED600 0x000001BC811CCC10 0x000001BC810EC030), ?retrieve_except_msg_instance@task_manager@tcltasks@hdi@@SA_NAEAV?$basic_string@DU?$char_traits@D@std@@V?$allocator@D@2@@std@@@Z() + 0x4B3 bytes(s)
0x00007FF996E6953C (0x000001BC811CA660 0x0000004FDDCFE969 0x0000000000000000 0x000001BC810EC030), TclNRRunCallbacks() + 0x5C bytes(s)
0x00007FF95916FF37 (0x000001BC80FE9450 0x000001BC80FE9390 0x000001BC80FE9450 0x0000000000000001), Java_ui_data_tclapp_tclappi_update() + 0x11D177 bytes(s)
0x00007FF95917013C (0x0000000000000000 0x0000000000000000 0x000001BC80FE9450 0x0000000000000000), Java_ui_data_tclapp_tclappi_update() + 0x11D37C bytes(s)
0x00007FF959164EB2 (0x0000000000000002 0x0000676F6C6F6E2D 0x000001BC810EC030 0x0000000000000000), Java_ui_data_tclapp_tclappi_update() + 0x1120F2 bytes(s)
0x00007FF9591653BF (0x000001BC80F74380 0x000001BC00000000 0x0000000000000000 0x0000000000000000), Java_ui_data_tclapp_tclappi_update() + 0x1125FF bytes(s)
0x00007FF98EED2C74 (0x000001BCFDF0FD70 0x0000004FDDCFF258 0x00007FF95942E440 0x0000000000000000), ?eval_in_tcl_throw@task_manager@tcltasks@hdi@@SAHPEBD0_N@Z() + 0x364 bytes(s)
0x00007FF98EED61F3 (0x0000004F00000016 0x000001BC81206370 0x000001BC811CD300 0x0000000000000000), ?retrieve_except_msg_instance@task_manager@tcltasks@hdi@@SA_NAEAV?$basic_string@DU?$char_traits@D@std@@V?$allocator@D@2@@std@@@Z() + 0x4B3 bytes(s)
0x00007FF996E6953C (0x000001BC810EC030 0x0000004FDDCFF4F0 0x0000000000000000 0x00007FF996EF1379), TclNRRunCallbacks() + 0x5C bytes(s)
0x00007FF9AC220BC3 (0x000001BC811CAF00 0x000001BC811CAED0 0x000001BC810EC030 0x000001BC811CAF00), Java_ui_frmwork_rdimaini_initWhenStartingFromJava() + 0xE093 bytes(s)
0x00007FF996F1BD73 (0x0000000000080001 0x0000000000000001 0x0000000000000000 0x0000000000000000), Tcl_MainEx() + 0x613 bytes(s)
0x00007FF98E916E33 (0x000001BC80E7AB70 0x0000000000000000 0x0000000000000000 0x0000000000000000), ?join@HCTNativeThread@@QEAAXXZ() + 0x73 bytes(s)
0x00007FF9E2D237B0 (0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000), wcsrchr() + 0x150 bytes(s)
0x00007FF9E489E8D7 (0x0000000000000000 0x0000000000000000 0x000004F0FFFFFB30 0x000004D0FFFFFB30), BaseThreadInitThunk() + 0x17 bytes(s)
0x00007FF9E5AC8D9C (0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000), RtlUserThreadStart() + 0x2C bytes(s)
Abnormal program termination (EXCEPTION_ACCESS_VIOLATION)
Please check 'C:/Academic_Sem5/DA1/Demo/hs_err_pid21360.log' for details
INFO: [vitis-run 60-1662] Stopping dispatch session having empty uuid.
