- en: <!--yml
  id: totrans-split-0
  prefs: []
  type: TYPE_NORMAL
  zh: <!--yml
- en: 'category: 未分类'
  id: totrans-split-1
  prefs: []
  type: TYPE_NORMAL
  zh: 'category: 未分类'
- en: 'date: 2024-05-29 12:29:22'
  id: totrans-split-2
  prefs: []
  type: TYPE_NORMAL
  zh: 'date: 2024-05-29 12:29:22'
- en: -->
  id: totrans-split-3
  prefs: []
  type: TYPE_NORMAL
  zh: -->
- en: Unconventional uses of FPGAs | Voltage|Divide
  id: totrans-split-4
  prefs:
  - PREF_H1
  type: TYPE_NORMAL
  zh: FPGAs的非传统用途 | 电压分割
- en: 来源：[https://voltagedivide.com/2024/03/18/unconventional-uses-of-fpgas/](https://voltagedivide.com/2024/03/18/unconventional-uses-of-fpgas/)
  id: totrans-split-5
  prefs:
  - PREF_BQ
  type: TYPE_NORMAL
  zh: 来源：[https://voltagedivide.com/2024/03/18/unconventional-uses-of-fpgas/](https://voltagedivide.com/2024/03/18/unconventional-uses-of-fpgas/)
- en: My favorite phenomenon in digital circuitry is when digital threatens to become
    analog again. For example, a lot of people are interested in the idea of overclocking
    an FPGA for more performance and are usually encouraged not to do so. However,
    thinking about the reasons why overclocking goes wrong and learning to understand
    the issues with overclocking can allow you to achieve a stable overclock or at
    least help you understand your chip better. This is only one example of exploring
    odd behavior of FPGAs when pushing beyond suggested limits.
  id: totrans-split-6
  prefs: []
  type: TYPE_NORMAL
  zh: 我在数字电路中最喜欢的现象是数字再次威胁变为模拟。例如，许多人对超频FPGA以获得更高性能的想法感兴趣，并且通常被鼓励不要这样做。然而，思考超频失败的原因并学习了解超频问题可以帮助您实现稳定的超频或至少帮助您更好地了解您的芯片。这只是在超越建议极限时探索FPGA奇怪行为的一个例子。
- en: Every sensor is a temperature sensor, nearly everything is a resistor or a conductor
    if you try hard enough and anything is an antenna. Datasheets are just a suggestion,
    and finally, often we pretend things are ideal, when they often are not.
  id: totrans-split-7
  prefs: []
  type: TYPE_NORMAL
  zh: 每个传感器都是温度传感器，几乎一切都可以通过努力成为电阻器或导体，如果您尝试足够努力，任何东西都可以成为天线。数据表仅仅是建议，最后，我们经常假装事物是理想的，当它们实际上并非如此时。
- en: '# Why?'
  id: totrans-split-8
  prefs: []
  type: TYPE_NORMAL
  zh: '# 为什么？'
- en: Being able to understand the reasoning behind common advice, occasionally pushing
    the limits in extreme situations and generally knowing what is possible and maybe
    trying some of these tricks for yourself will help you understand the failure
    conditions and the real limits of your parts and tooling which will, overall,
    make you a better developer.
  id: totrans-split-9
  prefs: []
  type: TYPE_NORMAL
  zh: 能够理解常见建议背后的推理，偶尔在极端情况下推动极限，并通常知道可能性并可能尝试其中一些技巧将有助于您理解部件和工具的故障条件和实际极限，这将总体上使您成为一位更好的开发者。
- en: I personally believe that common advice should not simply be followed, but understood
    and exceptions applied.
  id: totrans-split-10
  prefs: []
  type: TYPE_NORMAL
  zh: 我个人认为，常见建议不应仅仅被遵循，而是应理解并适用异常情况。
- en: Note that some of the techniques below may result in damage to an FPGA chip.
    You have been warned.
  id: totrans-split-11
  prefs: []
  type: TYPE_NORMAL
  zh: 请注意，以下某些技术可能导致FPGA芯片损坏。您已经被警告。
- en: Background
  id: totrans-split-12
  prefs:
  - PREF_H1
  type: TYPE_NORMAL
  zh: 背景
- en: At the end of the day, the digital circuitry in your FPGA chip are analog circuits.
    When they are operating within their bounds, they properly behave like ideal digital
    circuits. Usually you want your digital parts to operate digitally but some of
    the analog characteristics might be useful to you as we will see later.
  id: totrans-split-13
  prefs: []
  type: TYPE_NORMAL
  zh: 在一天结束时，您FPGA芯片中的数字电路实际上是模拟电路。当它们在自己的范围内运行时，它们会像理想的数字电路一样正常工作。通常您希望您的数字部件以数字方式运行，但一些模拟特性可能对您有用，正如我们后面将看到的。
- en: Process, Voltage and Temperature Variation
  id: totrans-split-14
  prefs:
  - PREF_H2
  type: TYPE_NORMAL
  zh: 工艺、电压和温度变化
- en: Every silicon chip exhibits process, voltage and temperature variation.
  id: totrans-split-15
  prefs: []
  type: TYPE_NORMAL
  zh: 每个硅芯片都表现出工艺、电压和温度的变化。
- en: Process variation are effects related to the manufacturing of the chip, it is
    why FPGAs are often sold with speed grades or speed bins with faster dies being
    sold for more. CPUs used for overclocking may be called lucky samples or golden
    chips to denote their exceptional performance when the chip is pushed to the limit.
    Within a speed grade or product category, chips still exhibit variation. The bins
    are simply not granular enough to capture all possible outcomes of a manufacturing
    process. A good sample may exhibit lower leakage, resulting in lower static power,
    or lower propagation delay.
  id: totrans-split-16
  prefs: []
  type: TYPE_NORMAL
  zh: 工艺变化与芯片制造相关的效果，这就是为什么FPGA通常以速度等级或速度档次出售，速度更快的芯片卖得更贵。用于超频的CPU可能被称为幸运样本或黄金芯片，以表示在将芯片推到极限时其卓越性能。在速度等级或产品类别内，芯片仍然表现出差异。速度档次只是不能捕捉到制造过程的所有可能结果。良好的样本可能表现出较低的漏电，导致较低的静态功耗，或者较低的传播延迟。
- en: Voltage variation in operation also usually variation in the propagation delay
    of a digital circuit when voltage is increased, propagation delay decreases. Silicon
    chips also draw power relative to the square of the voltage, therefore, small
    increases in voltage can result in significant increases in power consumption
    and as a result, heat generation. The reverse is true when voltage is decreased.
    Electron migration increases with higher voltage and dielectric breakdown could
    occur as well which can result in destruction of the chip.
  id: totrans-split-17
  prefs: []
  type: TYPE_NORMAL
  zh: 运行中的电压变化通常也会导致数字电路的传播延迟变化，当电压增加时，传播延迟减少。硅片的功耗也与电压的平方成正比，因此，电压的小幅增加可能导致功耗的显著增加，从而产生热量。当电压降低时，情况则相反。电子迁移随着电压的升高而增加，可能会导致介质击穿，这可能导致芯片的损坏。
- en: Temperature variation also often causes an increase in propagation delay due
    to increased temperature. Leakage often goes up resulting in higher power consumption
    at elevated temperature as well.
  id: totrans-split-18
  prefs: []
  type: TYPE_NORMAL
  zh: 温度变化通常也会导致传播延迟增加，因为温度升高。泄漏电流经常上升，导致在升高温度时功耗增加。
- en: Propagation Delay
  id: totrans-split-19
  prefs:
  - PREF_H2
  type: TYPE_NORMAL
  zh: 传播延迟
- en: Within any digital circuit, there is signal propagation delay due to parasitic
    inductance, capacitance and resistance. It is what generally limits the maximum
    clock speed of a circuit.
  id: totrans-split-20
  prefs: []
  type: TYPE_NORMAL
  zh: 在任何数字电路中，由于寄生电感、电容和电阻，信号传播延迟是一种常见现象。这通常限制了电路的最大时钟速度。
- en: Propagation delay is modeled and used in static timing analysis within the FPGA
    synthesis, placement and routing tools to predict behavior and ensure reliable
    functionality in the field.
  id: totrans-split-21
  prefs: []
  type: TYPE_NORMAL
  zh: 传播延迟在FPGA综合、布置和布线工具中被建模和用于静态时间分析，以预测行为并确保在实际应用中的可靠功能。
- en: Propagation delay in a circuit is one of the analog effects exploited in digital
    circuitry to do fancy things like making delay lines or ring oscillators as we
    will see.
  id: totrans-split-22
  prefs: []
  type: TYPE_NORMAL
  zh: 电路中的传播延迟是数字电路中利用的模拟效应之一，用于实现诸如延迟线或环振荡器等复杂功能，我们将会看到。
- en: Combinational Logic Glitching
  id: totrans-split-23
  prefs:
  - PREF_H3
  type: TYPE_NORMAL
  zh: 组合逻辑故障
- en: Propagation delay within the lookup tables (LUTs) and routing can be used to
    produce very short pulses, known as glitches in a circuit. These can be tens to
    hundreds of picoseconds in duration. Often, the glitches are undesired and result
    in increased power consumption in an FPGA design. However, the high speed pulses
    could be used in wave union time to digital converters as we will see.
  id: totrans-split-24
  prefs: []
  type: TYPE_NORMAL
  zh: 查找表（LUTs）和布线中的传播延迟可以产生非常短的脉冲，称为电路中的故障。这些脉冲的持续时间可以达到几十到几百皮秒。通常，这些故障是不希望的，会导致FPGA设计中功耗增加。然而，高速脉冲可以在波联合时间到数字转换器中使用，我们将会看到。
- en: Metastability
  id: totrans-split-25
  prefs:
  - PREF_H2
  type: TYPE_NORMAL
  zh: '[亚稳态](链接)'
- en: Metastability of edge sensitive flip flops in an FPGA is a problem when setup
    and hold timing of a flip flop is not respected. When metastability occurs, a
    flip flop may randomly settle to a 1 or 0 output, irrespective of its input value.
    It is usually a problem that needs to be avoided when crossing between clock domains.
    It is generally undesired behavior that must be avoided for reliable operation
    of digital circuitry and can also arise when overclocking or sampling the data
    in various unconventional FPGA circuitry. In some cases, it could be used as an
    entropy source in random number generators.
  id: totrans-split-26
  prefs: []
  type: TYPE_NORMAL
  zh: FPGA中边沿敏感型触发器的亚稳态是一个问题，当触发器的设置保持时序不被尊重时。亚稳态发生时，触发器可能会随机设定为1或0输出，而不考虑其输入值。这通常是需要避免的问题，特别是在不同时钟域之间切换时。这通常是不希望的行为，必须避免以确保数字电路的可靠运行，也可能在超频或采样非传统FPGA电路中发生。在某些情况下，它可以作为随机数生成器中的熵源。
- en: Overclocking
  id: totrans-split-27
  prefs:
  - PREF_H2
  type: TYPE_NORMAL
  zh: 超频
- en: Overclocking is when chips are operated with clock frequencies beyond the manufacturers
    recommendation to gain performance. It is often done with increased voltage to
    reduce internal propagation delays to avoid metastability and increased cooling
    to prevent damage due to chip.
  id: totrans-split-28
  prefs: []
  type: TYPE_NORMAL
  zh: 超频是指以超出制造商建议的时钟频率运行芯片以提升性能。通常会增加电压以减少内部传播延迟，以避免亚稳态，并增加冷却以防止芯片损坏。
- en: There are ways to overclock with high certainty that the design will be stable,
    some ways involve measuring propagation delay using ring oscillators as we will
    see below.
  id: totrans-split-29
  prefs: []
  type: TYPE_NORMAL
  zh: 有一些确定性高的超频设计方法，其中一些方法包括使用环振荡器测量传播延迟，如下所示。
- en: Sometimes there are applications where you don’t need 100% reliability or it
    is not possible to hit the throughput or latency thresholds required for your
    application and a custom ASIC is not an option. For a while, when crypto mining
    was more popular on FPGA, overclocking the FPGA was pretty common.
  id: totrans-split-30
  prefs: []
  type: TYPE_NORMAL
  zh: 有时有些应用不需要100%的可靠性，或者无法满足应用程序所需的吞吐量或延迟阈值，而定制ASIC也不是一个选择。有段时间，当FPGA上的加密挖矿更流行时，对FPGA进行超频是相当常见的。
- en: Examples
  id: totrans-split-31
  prefs: []
  type: TYPE_NORMAL
  zh: 示例
- en: '[https://tspace.library.utoronto.ca/bitstream/1807/101178/3/Ahmed_Ibrahim_%20_202006_PhD_thesis.pdf](https://tspace.library.utoronto.ca/bitstream/1807/101178/3/Ahmed_Ibrahim_%20_202006_PhD_thesis.pdf)'
  id: totrans-split-32
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
  zh: '[https://tspace.library.utoronto.ca/bitstream/1807/101178/3/Ahmed_Ibrahim_%20_202006_PhD_thesis.pdf](https://tspace.library.utoronto.ca/bitstream/1807/101178/3/Ahmed_Ibrahim_%20_202006_PhD_thesis.pdf)'
- en: Device Primitives
  id: totrans-split-33
  prefs:
  - PREF_H2
  type: TYPE_NORMAL
  zh: 设备原语
- en: Device primitives are the individual building blocks within an FPGA that are
    used to construct the logic you described. Among others, these include lookup
    tables, flip-flops (registers), multipliers, adders, carry chains, variable delay
    lines, clock generators, high speed serial transceivers, clock buffers, IO drivers
    and receivers and more. Understanding these individual blocks and learning about
    their inherent behavior is what makes it possible to construct unconventional
    circuitry on an FPGA. For everyday work, understanding these blocks well is one
    important cornerstone of your knowledge as an FPGA developer.
  id: totrans-split-34
  prefs: []
  type: TYPE_NORMAL
  zh: 设备原语是FPGA内部的个体构建模块，用于构建您描述的逻辑。其中包括查找表、触发器（寄存器）、乘法器、加法器、传输链、可变延迟线、时钟生成器、高速串行收发器、时钟缓冲器、IO驱动器和接收器等。深入理解这些个体模块并了解它们固有的行为是在FPGA上构建非常规电路的关键。对于日常工作，深入理解这些模块是作为FPGA开发人员的重要基石之一。
- en: Ring Oscillators
  id: totrans-split-35
  prefs:
  - PREF_H1
  type: TYPE_NORMAL
  zh: 环振荡器
- en: Ring oscillators are constructed using a combinational loop of lookup tables
    or other delays elements. A chain of digital inverters will oscillate, creating
    a clock that varies with propagation delay through the individual inverters. The
    lower the delay, the higher the clock frequency. The frequency will also vary
    with PVT and other effects.
  id: totrans-split-36
  prefs: []
  type: TYPE_NORMAL
  zh: 环振荡器是使用查找表或其他延迟元件的组合回路构建的。一串数字反相器将振荡，创建一个随着单个反相器的传播延迟变化的时钟。延迟越低，时钟频率越高。频率也会随着PVT和其他影响因素而变化。
- en: Note that a ring oscillator operating at a high frequency can result in high
    power consumption and localized heating which can damage the FPGA.
  id: totrans-split-37
  prefs: []
  type: TYPE_NORMAL
  zh: 注意，高频率下工作的环振荡器可能会导致高能耗和局部加热，可能损坏FPGA。
- en: Dynamic Propagation Delay Measurement
  id: totrans-split-38
  prefs:
  - PREF_H2
  type: TYPE_NORMAL
  zh: 动态传播延迟测量
- en: One use of a ring oscillator is to measure the propagation delay of the inverter
    chain by comparing the frequency of the ring oscillator against a stable oscillator.
    This measurement of propagation delay could be used in a dynamic voltage and frequency
    scaling scheme to allow for stable overclock across PVT.
  id: totrans-split-39
  prefs: []
  type: TYPE_NORMAL
  zh: 环振荡器的一个用途是通过比较环振荡器的频率与稳定振荡器的频率来测量反相器链的传播延迟。这种传播延迟的测量可以用于动态电压和频率缩放方案，以实现跨PVT的稳定超频。
- en: Examples
  id: totrans-split-40
  prefs: []
  type: TYPE_NORMAL
  zh: 示例
- en: '[https://www.eecg.utoronto.ca/~vaughn/papers/apec2016_dvs.pdf](https://www.eecg.utoronto.ca/~vaughn/papers/apec2016_dvs.pdf)'
  id: totrans-split-41
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
  zh: '[https://www.eecg.utoronto.ca/~vaughn/papers/apec2016_dvs.pdf](https://www.eecg.utoronto.ca/~vaughn/papers/apec2016_dvs.pdf)'
- en: Strain Gauge
  id: totrans-split-42
  prefs:
  - PREF_H2
  type: TYPE_NORMAL
  zh: 应变计
- en: A ring oscillator in an FPGA can be used as a strain gauge. If you implement
    a ring oscillator on an FPGA and then bend the FPGA, the frequency of the ring
    oscillator will shift. I don’t know the reason for this. People have suggested
    the [piezoresistive effect](https://en.wikipedia.org/wiki/Piezoresistive_effect)
    of silicon.
  id: totrans-split-43
  prefs: []
  type: TYPE_NORMAL
  zh: FPGA中的环振荡器可以用作应变计。如果在FPGA上实现一个环振荡器，然后弯曲FPGA，环振荡器的频率将发生变化。我不知道这是为什么。有人提出是硅的[压阻效应](https://en.wikipedia.org/wiki/Piezoresistive_effect)。
- en: Examples
  id: totrans-split-44
  prefs: []
  type: TYPE_NORMAL
  zh: 示例
- en: '[https://hackaday.com/2015/09/27/mystery-fpga-circuit-feels-the-pressure/](https://hackaday.com/2015/09/27/mystery-fpga-circuit-feels-the-pressure/)'
  id: totrans-split-45
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
  zh: '[https://hackaday.com/2015/09/27/mystery-fpga-circuit-feels-the-pressure/](https://hackaday.com/2015/09/27/mystery-fpga-circuit-feels-the-pressure/)'
- en: Time to Digital Converters
  id: totrans-split-46
  prefs:
  - PREF_H1
  type: TYPE_NORMAL
  zh: 时间至数字转换器
- en: Time to digital converters (TDCs) are circuits which time stamp events. The
    simplest of which is just a regular counter with logic that logs the count when
    rising or falling edges of input signals are observed. The problem with this approach
    is that the timing precision is limited to the clock frequency of the circuit.
    A 500 MHz clock can only time events to within about 2 nanoseconds. TDCs capable
    of timing events to within picoseconds are important instruments used in laser
    ranging, ultrasonic ranging, particle physics experiments and slope ADCs.
  id: totrans-split-47
  prefs: []
  type: TYPE_NORMAL
  zh: 时间数字转换器（TDC）是用于时间戳事件的电路。其中最简单的就是带有逻辑的常规计数器，用于记录观察到输入信号上升沿或下降沿时的计数。这种方法的问题在于定时精度受电路的时钟频率限制。500
    MHz时钟只能将事件的定时精度限制在约2纳秒内。能够将事件定时精确到皮秒级别的TDC是激光测距、超声波测距、粒子物理实验和斜坡ADC中使用的重要仪器。
- en: Several TDC designs exist but tapped delay lines are one of the most interesting
    in my opinion because they exploit the analog properties of an FPGA.
  id: totrans-split-48
  prefs: []
  type: TYPE_NORMAL
  zh: 在我看来，存在几种TDC设计，但是我认为使用分析FPGA的模拟特性的敲击延迟线设计是最有趣的之一。
- en: Tapped Delay Lines
  id: totrans-split-49
  prefs:
  - PREF_H2
  type: TYPE_NORMAL
  zh: 敲击延迟线
- en: One method to produce reliable, timing of events to about 10 picoseconds resolution
    is known as time interpolation. The time interpolation method utilizes the propagation
    delay of device primitives in an FPGA to produce a tapped delay line (TDL). The
    tapped delay line is sampled to measure more precisely, how long before a clock
    edge an event actually occurred.
  id: totrans-split-50
  prefs: []
  type: TYPE_NORMAL
  zh: 一种产生大约10皮秒分辨率事件可靠定时的方法被称为时间内插法。时间内插法利用FPGA中设备基元的传播延迟生成敲击延迟线（TDL）。对敲击延迟线进行采样以更精确地测量事件发生在时钟边沿之前的时间。
- en: The TDL method of time interpolation can be improved through the generation
    and measurement of several events generated from one event. This is known as the
    Wave Union TDC (WU-TDC). This method requires a fast pulse generator which we
    will go into below.
  id: totrans-split-51
  prefs: []
  type: TYPE_NORMAL
  zh: 时间内插法的敲击延迟线方法可以通过生成和测量从一个事件中生成的多个事件来改进。这被称为Wave Union TDC（WU-TDC）。这种方法需要快速脉冲发生器，我们将在下文中介绍。
- en: Short Pulse Generator
  id: totrans-split-52
  prefs:
  - PREF_H1
  type: TYPE_NORMAL
  zh: 短脉冲发生器
- en: Very short pulses can be useful in tapped delay lines. Pulses with lengths of
    hundreds of picoseconds can be produced by exploiting combinational glitching.
    This is useful in the creation of Wave Union TDCs as mentioned above.
  id: totrans-split-53
  prefs: []
  type: TYPE_NORMAL
  zh: 在敲击延迟线中，非常短的脉冲可能很有用。通过利用组合逻辑失效产生数百皮秒长的脉冲，在创建上述Wave Union TDC时非常有用。
- en: It may also be possible to use these super short pulses for ultra-wideband communications
    (UWB).
  id: totrans-split-54
  prefs: []
  type: TYPE_NORMAL
  zh: 这些超短脉冲也可能用于超宽带通信（UWB）。
- en: Examples
  id: totrans-split-55
  prefs: []
  type: TYPE_NORMAL
  zh: 示例
- en: UWB pulse generator, [https://www.edn.com/build-a-uwb-pulse-generator-on-an-fpga/](https://www.edn.com/build-a-uwb-pulse-generator-on-an-fpga/)
  id: totrans-split-56
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
  zh: UWB脉冲发生器，[https://www.edn.com/build-a-uwb-pulse-generator-on-an-fpga/](https://www.edn.com/build-a-uwb-pulse-generator-on-an-fpga/)
- en: Wave Union TDC, [https://www.mdpi.com/2079-9292/11/1/30](https://www.mdpi.com/2079-9292/11/1/30)
  id: totrans-split-57
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
  zh: Wave Union TDC，[https://www.mdpi.com/2079-9292/11/1/30](https://www.mdpi.com/2079-9292/11/1/30)
- en: True Random Number Generation
  id: totrans-split-58
  prefs:
  - PREF_H1
  type: TYPE_NORMAL
  zh: 真随机数生成
- en: True random numbers are an important part of encryption. There are a few attempts
    at making a true random number generator (TRNG) in an FPGA. Many use ring oscillators
    or metastability as a source of randomness.
  id: totrans-split-59
  prefs: []
  type: TYPE_NORMAL
  zh: 真随机数是加密的重要组成部分。有几种尝试在FPGA中制作真随机数发生器（TRNG）。许多使用环振荡器或亚稳态作为随机性的源。
- en: Examples
  id: totrans-split-60
  prefs: []
  type: TYPE_NORMAL
  zh: 示例
- en: Ring oscillator based TRNG, [https://github.com/stnolting/neoTRNG](https://github.com/stnolting/neoTRNG)
  id: totrans-split-61
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
  zh: 基于环振荡器的TRNG，[https://github.com/stnolting/neoTRNG](https://github.com/stnolting/neoTRNG)
- en: Metastability based TRNG, [https://people.csail.mit.edu/devadas/pubs/ches-fpga-random.pdf](https://people.csail.mit.edu/devadas/pubs/ches-fpga-random.pdf)
  id: totrans-split-62
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
  zh: 基于亚稳态的TRNG，[https://people.csail.mit.edu/devadas/pubs/ches-fpga-random.pdf](https://people.csail.mit.edu/devadas/pubs/ches-fpga-random.pdf)
- en: Commercially available core, [https://www.bertendsp.com/products/trng-p200/](https://www.bertendsp.com/products/trng-p200/)
  id: totrans-split-63
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
  zh: 商业上可用的核心，[https://www.bertendsp.com/products/trng-p200/](https://www.bertendsp.com/products/trng-p200/)
- en: Commercially available core, [https://www.latticesemi.com/products/designsoftwareandip/intellectualproperty/ipcore/xipheracores/xip8001b](https://www.latticesemi.com/products/designsoftwareandip/intellectualproperty/ipcore/xipheracores/xip8001b)
  id: totrans-split-64
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
  zh: 商业上可用的核心，[https://www.latticesemi.com/products/designsoftwareandip/intellectualproperty/ipcore/xipheracores/xip8001b](https://www.latticesemi.com/products/designsoftwareandip/intellectualproperty/ipcore/xipheracores/xip8001b)
- en: Physical Unclonable Functions
  id: totrans-split-65
  prefs:
  - PREF_H1
  type: TYPE_NORMAL
  zh: 物理不可克隆功能
- en: A physical unclonable function (PUF) is like a fingerprint, it is a design that
    gives a unique ID for a single bitstream AND FPGA die pair. Two FPGAs should never
    have the same ID and if you change the bitstream, the IDs should all change.
  id: totrans-split-66
  prefs: []
  type: TYPE_NORMAL
  zh: 物理不可克隆功能（PUF）就像是指纹，它是一种为单个比特流和FPGA晶片组合提供唯一ID的设计。两个FPGA不应具有相同的ID，如果更改比特流，则所有ID都应更改。
- en: This is a particularly tricky one. The circuit design must be resistant to temperature
    and voltage variation, but not resistant to process variation for the PUF to be
    reliably consistent on a single FPGA die but reliably inconsistent across FPGA
    dies.
  id: totrans-split-67
  prefs: []
  type: TYPE_NORMAL
  zh: 这是一个特别棘手的问题。电路设计必须能够抵抗温度和电压变化，但不能抵抗处理变化，以便PUF在单个FPGA晶片上能够可靠一致，但在FPGA晶片之间是可靠不一致的。
- en: If they can be made reliably, a PUF can be used as a cryptographic key source
    that does not require a battery backup. In this case, it is probably advisable
    to use a PUF as part of a challenge/response system, rather than using the ID
    as a key directly.
  id: totrans-split-68
  prefs: []
  type: TYPE_NORMAL
  zh: 如果它们可以可靠制造，PUF可以用作无需电池备份的密码密钥源。在这种情况下，建议将PUF作为挑战/响应系统的一部分，而不是直接将ID用作密钥。
- en: Examples
  id: totrans-split-69
  prefs: []
  type: TYPE_NORMAL
  zh: 示例
- en: '[https://github.com/stnolting/fpga_puf](https://github.com/stnolting/fpga_puf)'
  id: totrans-split-70
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
  zh: '[https://github.com/stnolting/fpga_puf](https://github.com/stnolting/fpga_puf)'
- en: Digital to Analog Conversion
  id: totrans-split-71
  prefs:
  - PREF_H1
  type: TYPE_NORMAL
  zh: 数字到模拟转换
- en: There are many ways to produce a digital to analog converter (DAC) using logic
    on an FPGA and the regular IO pins.
  id: totrans-split-72
  prefs: []
  type: TYPE_NORMAL
  zh: 有许多方法可以使用FPGA上的逻辑和常规IO引脚来生成数字到模拟转换器（DAC）。
- en: PWM and an external low pass filter
  id: totrans-split-73
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
  zh: PWM和外部低通滤波器
- en: Not the most effective but the easiest to implement, probably ok for a basic
    audio output
  id: totrans-split-74
  prefs:
  - PREF_IND
  - PREF_OL
  type: TYPE_NORMAL
  zh: 不是最有效的，但实施最简单，可能适用于基本音频输出。
- en: Low pass delta sigma modulator and external low pass filter
  id: totrans-split-75
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
  zh: 低通增量ΣΔ调制器和外部低通滤波器
- en: Quite a bit better then a PWM DAC, can likely get to about 10-12 bit resolution
    with very high oversampling
  id: totrans-split-76
  prefs:
  - PREF_IND
  - PREF_OL
  type: TYPE_NORMAL
  zh: 比PWM DAC好得多，很可能可以达到约10-12位的分辨率，并且具有非常高的过采样率。
- en: '[https://github.com/hamsternz/second_order_sigma_delta_DAC](https://github.com/hamsternz/second_order_sigma_delta_DAC)'
  id: totrans-split-77
  prefs:
  - PREF_IND
  - PREF_OL
  type: TYPE_NORMAL
  zh: '[https://github.com/hamsternz/second_order_sigma_delta_DAC](https://github.com/hamsternz/second_order_sigma_delta_DAC)'
- en: Band pass delta sigma modulator with external band pass filter
  id: totrans-split-78
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
  zh: 带通增量ΣΔ调制器与外部带通滤波器
- en: Taking the low pass delta sigma modulator and replacing the integrators with
    resonators, you can make a band pass delta sigma modulator that can reach low
    RF frequencies with regular IO pins, it is pretty easy to transmit an FM signal
    that lands in the broadcast band with just a single IO pin at 600 MHz using an
    output serializer
  id: totrans-split-79
  prefs:
  - PREF_IND
  - PREF_OL
  type: TYPE_NORMAL
  zh: 将低通增量ΣΔ调制器的积分器替换为谐振器，您可以制作带通增量ΣΔ调制器，它可以使用常规IO引脚达到低射频频率，在600 MHz的频率下，只需一个IO引脚使用输出串行器即可发送FM信号，它可以轻松地落在广播频段。
- en: Radio frequency DACs using multi-gigabit transceivers
  id: totrans-split-80
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
  zh: 使用多千兆位传输器的射频DAC
- en: Applying similar techniques as above, much higher carrier frequencies and much
    higher performance can be reached with the use of multi-gigabit transceivers
  id: totrans-split-81
  prefs:
  - PREF_IND
  - PREF_OL
  type: TYPE_NORMAL
  zh: 应用与上述类似的技术，可以使用多千兆位传输器达到更高的载波频率和更高的性能。
- en: '[https://ieeexplore.ieee.org/document/6927248](https://ieeexplore.ieee.org/document/6927248)'
  id: totrans-split-82
  prefs:
  - PREF_IND
  - PREF_OL
  type: TYPE_NORMAL
  zh: '[https://ieeexplore.ieee.org/document/6927248](https://ieeexplore.ieee.org/document/6927248)'
- en: '[https://ieeexplore.ieee.org/document/8421247](https://ieeexplore.ieee.org/document/8421247)'
  id: totrans-split-83
  prefs:
  - PREF_IND
  - PREF_OL
  type: TYPE_NORMAL
  zh: '[https://ieeexplore.ieee.org/document/8421247](https://ieeexplore.ieee.org/document/8421247)'
- en: Analog to Digital Conversion
  id: totrans-split-84
  prefs:
  - PREF_H1
  type: TYPE_NORMAL
  zh: 模拟到数字转换
- en: Analog to digital conversion (ADC) using an FPGA is quite a bit trickier then
    digital to analog conversion. There have however been many successes in this field.
  id: totrans-split-85
  prefs: []
  type: TYPE_NORMAL
  zh: 使用FPGA进行模拟到数字转换（ADC）要比数字到模拟转换复杂得多。然而，在这一领域已经取得了许多成功。
- en: ADCs in FPGAs are popular in cryogenic applications like quantum computing due
    to their low power. If you need an ADC near the cooling head where you are trying
    to maintain near absolute zero, any heat generated makes your design more difficult.
  id: totrans-split-86
  prefs: []
  type: TYPE_NORMAL
  zh: 在低功耗的冷却应用（如量子计算）中，ADC在FPGA中很受欢迎。如果您需要在接近绝对零度的冷却头附近使用ADC，则任何产生的热量都会使设计变得更加困难。
- en: The analog properties of LVDS receiver pins are often exploited as an analog
    comparator. Slope ADCs with external capacitors or even using just the parasitic
    capacitance of a pin can be used to produce high speed or high precision ADCs.
  id: totrans-split-87
  prefs: []
  type: TYPE_NORMAL
  zh: LVDS接收器引脚的模拟特性通常被用作模拟比较器。使用外部电容器的斜坡ADC或仅使用引脚的寄生电容可以用于生成高速或高精度ADC。
- en: Examples
  id: totrans-split-88
  prefs: []
  type: TYPE_NORMAL
  zh: 示例
- en: 600 MSPS ADC with 7 effective number of bits, suitable for RF application, [https://github.com/LukiLeu/FPGA_ADC](https://github.com/LukiLeu/FPGA_ADC)
  id: totrans-split-89
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
  zh: 600 MSPS ADC，有效位数为7，适用于射频应用，[https://github.com/LukiLeu/FPGA_ADC](https://github.com/LukiLeu/FPGA_ADC)
- en: Over 1 GSPS using several LVDS pins with time interleaving, [https://ieeexplore.ieee.org/document/7593301](https://ieeexplore.ieee.org/document/7593301)
  id: totrans-split-90
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
  zh: 使用多个 LVDS 引脚进行时间交替的超过 1 GSPS，[https://ieeexplore.ieee.org/document/7593301](https://ieeexplore.ieee.org/document/7593301)
- en: LVDS pin AM receiver, [https://github.com/dawsonjon/FPGA-radio](https://github.com/dawsonjon/FPGA-radio)
  id: totrans-split-91
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
  zh: LVDS 引脚 AM 接收器，[https://github.com/dawsonjon/FPGA-radio](https://github.com/dawsonjon/FPGA-radio)
- en: Frequency Synthesis
  id: totrans-split-92
  prefs:
  - PREF_H1
  type: TYPE_NORMAL
  zh: 频率合成
- en: While there are PLLs for clock generation on an FPGA, it is possible to create
    a PLL on an FPGA usable for radio frequency frontends with some external components.
    In theory, this could replace an external frequency synthesizer in some RF frontends.
  id: totrans-split-93
  prefs: []
  type: TYPE_NORMAL
  zh: 虽然 FPGA 上有用于时钟生成的 PLL，但也可以使用一些外部组件在 FPGA 上创建可用于射频前端的 PLL。理论上，在某些射频前端中，这可以替代外部频率合成器。
- en: Examples
  id: totrans-split-94
  prefs: []
  type: TYPE_NORMAL
  zh: 例子
- en: 38-76 MHz Fractional-N Synthesizer, [http://www.aholme.co.uk/Frac3/Main.htm](http://www.aholme.co.uk/Frac3/Main.htm)
  id: totrans-split-95
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
  zh: 38-76 MHz 分数-N 合成器，[http://www.aholme.co.uk/Frac3/Main.htm](http://www.aholme.co.uk/Frac3/Main.htm)
- en: Antenna
  id: totrans-split-96
  prefs:
  - PREF_H1
  type: TYPE_NORMAL
  zh: 天线
- en: The routing on an FPGA is basically just copper. Using custom routing either
    through manual routing or a custom tool that generates a suitable layout, an FPGA
    can be used as an antenna.
  id: totrans-split-97
  prefs: []
  type: TYPE_NORMAL
  zh: FPGA 上的路由基本上只是铜。通过手工路由或生成合适布局的自定义工具，可以将 FPGA 用作天线。
- en: In theory, this could be used for some sort of data exfiltration to transmit
    data. Receive would be quite a bit more difficult since you normally need an amplifier
    after the antenna. It could be possible to use a flip-flop as a single bit ADC
    with gain if you could somehow bias it in the middle of its input operating range
    so it is as metastable as possible.
  id: totrans-split-98
  prefs: []
  type: TYPE_NORMAL
  zh: 理论上，这可以用于某种数据外泄以传输数据。接收将会更加困难，因为通常需要在天线后面使用放大器。如果可以在其输入操作范围的中间某处使其处于尽可能亚稳态，那么可以将触发器用作增益为单比特
    ADC。
- en: Examples
  id: totrans-split-99
  prefs: []
  type: TYPE_NORMAL
  zh: 例子
- en: Exploration of FPGA interconnect for the design of unconventional antennas,
    [https://dl.acm.org/doi/10.1145/1950413.1950455](https://dl.acm.org/doi/10.1145/1950413.1950455)
  id: totrans-split-100
  prefs:
  - PREF_OL
  type: TYPE_NORMAL
  zh: 探索用于设计非常规天线的 FPGA 互连，[https://dl.acm.org/doi/10.1145/1950413.1950455](https://dl.acm.org/doi/10.1145/1950413.1950455)
