---------------------------------------------------------------------------
-- Company     : Automaticaly generated by POD
-- Author(s)   : 
-- 
-- Creation Date : 2009-03-21
-- File          : Top_uniocv11_2k9.vhd
--
-- Abstract : 
-- insert a description here
--
---------------------------------------------------------------------------

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.numeric_std.all;

entity top_uniocv11_2k9 is

    port
    (
    adns6010system00_adns_reset_o : out std_logic;
    adns6010system00_mosi_o : out std_logic;
    adns6010system00_sck_o : out std_logic;
    adns6010system00_miso_i : in std_logic;
    adns6010system00_cs1_no : out std_logic;
    rstext_syscon00_ext_clk : in std_logic;
    rstext_syscon00_ext_rst_n : in std_logic;
    atmega_wb8_wrapper00_DIR_buffer : out std_logic;
    atmega_wb8_wrapper00_DA : inout std_logic_vector(7 downto 0);
    atmega_wb8_wrapper00_ALE : in std_logic;
    atmega_wb8_wrapper00_Address_H : in std_logic_vector(6 downto 0);
    atmega_wb8_wrapper00_RD : in std_logic;
    atmega_wb8_wrapper00_WR : in std_logic;
    adns6010system00_cs2_no : out std_logic;
    adns6010system00_cs3_no : out std_logic
    );
end entity top_uniocv11_2k9;

architecture top_uniocv11_2k9_1 of top_uniocv11_2k9 is
    -------------------------
    -- declare components  --
    -------------------------


    component atmega_wb8_wrapper00_mwb8
        port (
            -- adns6010system00_swb8
            adns6010system00_wbs_adr_i  : out std_logic_vector(5 downto 0);
            adns6010system00_wbs_dat_i  : out std_logic_vector(7 downto 0);
            adns6010system00_wbs_dat_o  : in std_logic_vector(7 downto 0);
            adns6010system00_wbs_we_i  : out std_logic;
            adns6010system00_wbs_stb_i  : out std_logic;
            adns6010system00_wbs_cyc_i  : out std_logic;
            adns6010system00_wbs_ack_o  : in std_logic;
            -- adns6010system00_clock
            adns6010system00_wbs_clk_i  : out std_logic;
            adns6010system00_wbs_rst_i  : out std_logic;
            -- atmega_wb8_wrapper00_mwb8
            atmega_wb8_wrapper00_wbm_address  : in std_logic_vector(14 downto 0);
            atmega_wb8_wrapper00_wbm_readdata  : out std_logic_vector(7 downto 0);
            atmega_wb8_wrapper00_wbm_writedata  : in std_logic_vector(7 downto 0);
            atmega_wb8_wrapper00_wbm_strobe  : in std_logic;
            atmega_wb8_wrapper00_wbm_write  : in std_logic;
            atmega_wb8_wrapper00_wbm_ack  : out std_logic;
            atmega_wb8_wrapper00_wbm_cycle  : in std_logic;
            -- atmega_wb8_wrapper00_candr
            atmega_wb8_wrapper00_reset  : out std_logic;
            atmega_wb8_wrapper00_clk  : out std_logic;
            -- rstext_syscon00_atmega_wb8_wrapper00
            rstext_syscon00_gls_clk  : in std_logic;
            rstext_syscon00_gls_reset  : in std_logic
        );
    end component;

    component rstext_syscon
        generic(
            invert_reset : std_logic := '1'
        );
        port (
            -- candr
            gls_clk  : out std_logic;
            gls_reset  : out std_logic;
            -- ext
            ext_clk  : in std_logic;
            ext_rst_n  : in std_logic
        );
    end component;

    component adns6010_system
        generic(
            id : natural := 1;
            wb_size_c : natural := 8
        );
        port (
            -- clock
            wbs_clk_i  : in std_logic;
            wbs_rst_i  : in std_logic;
            -- swb8
            wbs_adr_i  : in std_logic_vector(5 downto 0);
            wbs_dat_i  : in std_logic_vector(7 downto 0);
            wbs_dat_o  : out std_logic_vector(7 downto 0);
            wbs_we_i  : in std_logic;
            wbs_stb_i  : in std_logic;
            wbs_cyc_i  : in std_logic;
            wbs_ack_o  : out std_logic;
            -- adns_spi
            mosi_o  : out std_logic;
            miso_i  : in std_logic;
            sck_o  : out std_logic;
            cs1_no  : out std_logic;
            cs2_no  : out std_logic;
            cs3_no  : out std_logic;
            adns_reset_o  : out std_logic
        );
    end component;

    component atmega_wb8_wrapper
        port (
            -- emi
            Address_H  : in std_logic_vector(6 downto 0);
            DA  : inout std_logic_vector(7 downto 0);
            ALE  : in std_logic;
            RD  : in std_logic;
            WR  : in std_logic;
            DIR_buffer  : out std_logic;
            -- candr
            reset  : in std_logic;
            clk  : in std_logic;
            -- mwb8
            wbm_address  : out std_logic_vector(14 downto 0);
            wbm_readdata  : in std_logic_vector(7 downto 0);
            wbm_writedata  : out std_logic_vector(7 downto 0);
            wbm_strobe  : out std_logic;
            wbm_write  : out std_logic;
            wbm_ack  : in std_logic;
            wbm_cycle  : out std_logic
        );
    end component;
    -------------------------
    -- Signals declaration
    -------------------------

    -- rstext_syscon00
    -- candr
    signal rstext_syscon00_gls_clk :  std_logic;
    signal rstext_syscon00_gls_reset :  std_logic;
    -- ext

    -- atmega_wb8_wrapper00
    -- emi
    -- candr
    signal atmega_wb8_wrapper00_reset :  std_logic;
    signal atmega_wb8_wrapper00_clk :  std_logic;
    -- mwb8
    signal atmega_wb8_wrapper00_wbm_address :  std_logic_vector(14 downto 0);
    signal atmega_wb8_wrapper00_wbm_readdata :  std_logic_vector(7 downto 0);
    signal atmega_wb8_wrapper00_wbm_writedata :  std_logic_vector(7 downto 0);
    signal atmega_wb8_wrapper00_wbm_strobe :  std_logic;
    signal atmega_wb8_wrapper00_wbm_write :  std_logic;
    signal atmega_wb8_wrapper00_wbm_ack :  std_logic;
    signal atmega_wb8_wrapper00_wbm_cycle :  std_logic;

    -- adns6010system00
    -- clock
    signal adns6010system00_wbs_clk_i :  std_logic;
    signal adns6010system00_wbs_rst_i :  std_logic;
    -- swb8
    signal adns6010system00_wbs_adr_i :  std_logic_vector(5 downto 0);
    signal adns6010system00_wbs_dat_i :  std_logic_vector(7 downto 0);
    signal adns6010system00_wbs_dat_o :  std_logic_vector(7 downto 0);
    signal adns6010system00_wbs_we_i :  std_logic;
    signal adns6010system00_wbs_stb_i :  std_logic;
    signal adns6010system00_wbs_cyc_i :  std_logic;
    signal adns6010system00_wbs_ack_o :  std_logic;
    -- adns_spi

    -- atmega_wb8_wrapper00_mwb8_intercon
    -- adns6010system00_swb8
    signal atmega_wb8_wrapper00_mwb8_intercon_adns6010system00_wbs_adr_i :  std_logic_vector(5 downto 0);
    signal atmega_wb8_wrapper00_mwb8_intercon_adns6010system00_wbs_dat_i :  std_logic_vector(7 downto 0);
    signal atmega_wb8_wrapper00_mwb8_intercon_adns6010system00_wbs_dat_o :  std_logic_vector(7 downto 0);
    signal atmega_wb8_wrapper00_mwb8_intercon_adns6010system00_wbs_we_i :  std_logic;
    signal atmega_wb8_wrapper00_mwb8_intercon_adns6010system00_wbs_stb_i :  std_logic;
    signal atmega_wb8_wrapper00_mwb8_intercon_adns6010system00_wbs_cyc_i :  std_logic;
    signal atmega_wb8_wrapper00_mwb8_intercon_adns6010system00_wbs_ack_o :  std_logic;
    -- adns6010system00_clock
    signal atmega_wb8_wrapper00_mwb8_intercon_adns6010system00_wbs_clk_i :  std_logic;
    signal atmega_wb8_wrapper00_mwb8_intercon_adns6010system00_wbs_rst_i :  std_logic;
    -- atmega_wb8_wrapper00_mwb8
    signal atmega_wb8_wrapper00_mwb8_intercon_atmega_wb8_wrapper00_wbm_address :  std_logic_vector(14 downto 0);
    signal atmega_wb8_wrapper00_mwb8_intercon_atmega_wb8_wrapper00_wbm_readdata :  std_logic_vector(7 downto 0);
    signal atmega_wb8_wrapper00_mwb8_intercon_atmega_wb8_wrapper00_wbm_writedata :  std_logic_vector(7 downto 0);
    signal atmega_wb8_wrapper00_mwb8_intercon_atmega_wb8_wrapper00_wbm_strobe :  std_logic;
    signal atmega_wb8_wrapper00_mwb8_intercon_atmega_wb8_wrapper00_wbm_write :  std_logic;
    signal atmega_wb8_wrapper00_mwb8_intercon_atmega_wb8_wrapper00_wbm_ack :  std_logic;
    signal atmega_wb8_wrapper00_mwb8_intercon_atmega_wb8_wrapper00_wbm_cycle :  std_logic;
    -- atmega_wb8_wrapper00_candr
    signal atmega_wb8_wrapper00_mwb8_intercon_atmega_wb8_wrapper00_reset :  std_logic;
    signal atmega_wb8_wrapper00_mwb8_intercon_atmega_wb8_wrapper00_clk :  std_logic;
    -- rstext_syscon00_atmega_wb8_wrapper00
    signal atmega_wb8_wrapper00_mwb8_intercon_rstext_syscon00_gls_clk :  std_logic;
    signal atmega_wb8_wrapper00_mwb8_intercon_rstext_syscon00_gls_reset :  std_logic;

    -- void pins

begin
    -------------------------
    -- declare instances
    -------------------------

    rstext_syscon00 : rstext_syscon
    generic map (
            invert_reset => '1'
        )
    port map (
            -- candr
            gls_clk => rstext_syscon00_gls_clk,
            gls_reset => rstext_syscon00_gls_reset,
            -- ext
            ext_clk => rstext_syscon00_ext_clk,
            ext_rst_n => rstext_syscon00_ext_rst_n
            );

    atmega_wb8_wrapper00 : atmega_wb8_wrapper
    port map (
            -- emi
            Address_H => atmega_wb8_wrapper00_Address_H,
            DA => atmega_wb8_wrapper00_DA,
            ALE => atmega_wb8_wrapper00_ALE,
            RD => atmega_wb8_wrapper00_RD,
            WR => atmega_wb8_wrapper00_WR,
            DIR_buffer => atmega_wb8_wrapper00_DIR_buffer,
            -- candr
            reset => atmega_wb8_wrapper00_reset,
            clk => atmega_wb8_wrapper00_clk,
            -- mwb8
            wbm_address => atmega_wb8_wrapper00_wbm_address,
            wbm_readdata => atmega_wb8_wrapper00_wbm_readdata,
            wbm_writedata => atmega_wb8_wrapper00_wbm_writedata,
            wbm_strobe => atmega_wb8_wrapper00_wbm_strobe,
            wbm_write => atmega_wb8_wrapper00_wbm_write,
            wbm_ack => atmega_wb8_wrapper00_wbm_ack,
            wbm_cycle => atmega_wb8_wrapper00_wbm_cycle
            );

    adns6010system00 : adns6010_system
    generic map (
            id => 1,
            wb_size_c => 8
        )
    port map (
            -- clock
            wbs_clk_i => adns6010system00_wbs_clk_i,
            wbs_rst_i => adns6010system00_wbs_rst_i,
            -- swb8
            wbs_adr_i => adns6010system00_wbs_adr_i,
            wbs_dat_i => adns6010system00_wbs_dat_i,
            wbs_dat_o => adns6010system00_wbs_dat_o,
            wbs_we_i => adns6010system00_wbs_we_i,
            wbs_stb_i => adns6010system00_wbs_stb_i,
            wbs_cyc_i => adns6010system00_wbs_cyc_i,
            wbs_ack_o => adns6010system00_wbs_ack_o,
            -- adns_spi
            mosi_o => adns6010system00_mosi_o,
            miso_i => adns6010system00_miso_i,
            sck_o => adns6010system00_sck_o,
            cs1_no => adns6010system00_cs1_no,
            cs2_no => adns6010system00_cs2_no,
            cs3_no => adns6010system00_cs3_no,
            adns_reset_o => adns6010system00_adns_reset_o
            );

    atmega_wb8_wrapper00_mwb8_intercon : atmega_wb8_wrapper00_mwb8
    port map (
            -- adns6010system00_swb8
            adns6010system00_wbs_adr_i => atmega_wb8_wrapper00_mwb8_intercon_adns6010system00_wbs_adr_i,
            adns6010system00_wbs_dat_i => atmega_wb8_wrapper00_mwb8_intercon_adns6010system00_wbs_dat_i,
            adns6010system00_wbs_dat_o => atmega_wb8_wrapper00_mwb8_intercon_adns6010system00_wbs_dat_o,
            adns6010system00_wbs_we_i => atmega_wb8_wrapper00_mwb8_intercon_adns6010system00_wbs_we_i,
            adns6010system00_wbs_stb_i => atmega_wb8_wrapper00_mwb8_intercon_adns6010system00_wbs_stb_i,
            adns6010system00_wbs_cyc_i => atmega_wb8_wrapper00_mwb8_intercon_adns6010system00_wbs_cyc_i,
            adns6010system00_wbs_ack_o => atmega_wb8_wrapper00_mwb8_intercon_adns6010system00_wbs_ack_o,
            -- adns6010system00_clock
            adns6010system00_wbs_clk_i => atmega_wb8_wrapper00_mwb8_intercon_adns6010system00_wbs_clk_i,
            adns6010system00_wbs_rst_i => atmega_wb8_wrapper00_mwb8_intercon_adns6010system00_wbs_rst_i,
            -- atmega_wb8_wrapper00_mwb8
            atmega_wb8_wrapper00_wbm_address => atmega_wb8_wrapper00_mwb8_intercon_atmega_wb8_wrapper00_wbm_address,
            atmega_wb8_wrapper00_wbm_readdata => atmega_wb8_wrapper00_mwb8_intercon_atmega_wb8_wrapper00_wbm_readdata,
            atmega_wb8_wrapper00_wbm_writedata => atmega_wb8_wrapper00_mwb8_intercon_atmega_wb8_wrapper00_wbm_writedata,
            atmega_wb8_wrapper00_wbm_strobe => atmega_wb8_wrapper00_mwb8_intercon_atmega_wb8_wrapper00_wbm_strobe,
            atmega_wb8_wrapper00_wbm_write => atmega_wb8_wrapper00_mwb8_intercon_atmega_wb8_wrapper00_wbm_write,
            atmega_wb8_wrapper00_wbm_ack => atmega_wb8_wrapper00_mwb8_intercon_atmega_wb8_wrapper00_wbm_ack,
            atmega_wb8_wrapper00_wbm_cycle => atmega_wb8_wrapper00_mwb8_intercon_atmega_wb8_wrapper00_wbm_cycle,
            -- atmega_wb8_wrapper00_candr
            atmega_wb8_wrapper00_reset => atmega_wb8_wrapper00_mwb8_intercon_atmega_wb8_wrapper00_reset,
            atmega_wb8_wrapper00_clk => atmega_wb8_wrapper00_mwb8_intercon_atmega_wb8_wrapper00_clk,
            -- rstext_syscon00_atmega_wb8_wrapper00
            rstext_syscon00_gls_clk => atmega_wb8_wrapper00_mwb8_intercon_rstext_syscon00_gls_clk,
            rstext_syscon00_gls_reset => atmega_wb8_wrapper00_mwb8_intercon_rstext_syscon00_gls_reset
            );

    ---------------------------
    -- instances connections --
    ---------------------------

    -- connect rstext_syscon00
        -- candr
        -- ext

    -- connect atmega_wb8_wrapper00
        -- emi
        -- candr
        atmega_wb8_wrapper00_reset <= atmega_wb8_wrapper00_mwb8_intercon_atmega_wb8_wrapper00_reset;
        atmega_wb8_wrapper00_clk <= atmega_wb8_wrapper00_mwb8_intercon_atmega_wb8_wrapper00_clk;
        -- mwb8
        atmega_wb8_wrapper00_wbm_readdata <= atmega_wb8_wrapper00_mwb8_intercon_atmega_wb8_wrapper00_wbm_readdata;
        atmega_wb8_wrapper00_wbm_ack <= atmega_wb8_wrapper00_mwb8_intercon_atmega_wb8_wrapper00_wbm_ack;

    -- connect adns6010system00
        -- clock
        adns6010system00_wbs_clk_i <= atmega_wb8_wrapper00_mwb8_intercon_adns6010system00_wbs_clk_i;
        adns6010system00_wbs_rst_i <= atmega_wb8_wrapper00_mwb8_intercon_adns6010system00_wbs_rst_i;
        -- swb8
        adns6010system00_wbs_adr_i <= atmega_wb8_wrapper00_mwb8_intercon_adns6010system00_wbs_adr_i;
        adns6010system00_wbs_dat_i <= atmega_wb8_wrapper00_mwb8_intercon_adns6010system00_wbs_dat_i;
        adns6010system00_wbs_we_i <= atmega_wb8_wrapper00_mwb8_intercon_adns6010system00_wbs_we_i;
        adns6010system00_wbs_stb_i <= atmega_wb8_wrapper00_mwb8_intercon_adns6010system00_wbs_stb_i;
        adns6010system00_wbs_cyc_i <= atmega_wb8_wrapper00_mwb8_intercon_adns6010system00_wbs_cyc_i;
        -- adns_spi

    -- connect atmega_wb8_wrapper00_mwb8_intercon
        -- adns6010system00_swb8
        atmega_wb8_wrapper00_mwb8_intercon_adns6010system00_wbs_dat_o <= adns6010system00_wbs_dat_o;
        atmega_wb8_wrapper00_mwb8_intercon_adns6010system00_wbs_ack_o <= adns6010system00_wbs_ack_o;
        -- adns6010system00_clock
        -- atmega_wb8_wrapper00_mwb8
        atmega_wb8_wrapper00_mwb8_intercon_atmega_wb8_wrapper00_wbm_address <= atmega_wb8_wrapper00_wbm_address;
        atmega_wb8_wrapper00_mwb8_intercon_atmega_wb8_wrapper00_wbm_writedata <= atmega_wb8_wrapper00_wbm_writedata;
        atmega_wb8_wrapper00_mwb8_intercon_atmega_wb8_wrapper00_wbm_strobe <= atmega_wb8_wrapper00_wbm_strobe;
        atmega_wb8_wrapper00_mwb8_intercon_atmega_wb8_wrapper00_wbm_write <= atmega_wb8_wrapper00_wbm_write;
        atmega_wb8_wrapper00_mwb8_intercon_atmega_wb8_wrapper00_wbm_cycle <= atmega_wb8_wrapper00_wbm_cycle;
        -- atmega_wb8_wrapper00_candr
        -- rstext_syscon00_atmega_wb8_wrapper00
        atmega_wb8_wrapper00_mwb8_intercon_rstext_syscon00_gls_clk <= rstext_syscon00_gls_clk;
        atmega_wb8_wrapper00_mwb8_intercon_rstext_syscon00_gls_reset <= rstext_syscon00_gls_reset;

end architecture top_uniocv11_2k9_1;
