Tue 28 Sep 2021 01:26:40 PM PDT
afifo: jlink output [PASS]
and2: jlink output [PASS]
cnt4: jlink output [PASS]
cnt32: jlink output [PASS]
design1: jlink output [PASS]
design2: jlink output [PASS]
design3: jlink output [FAIL]
design4: jlink output [PASS]
design6: jlink output [PASS]
design8: jlink output [PASS]
design9: jlink output [PASS]
design10: jlink output [PASS]
fifo: jlink output [PASS]
fifo_hc: jlink output [PASS]
fifo_vc: jlink output [PASS]
infer_mult: jlink output [PASS]
infer_ram: jlink output [PASS]
io: jlink output [PASS]
mult: jlink output [PASS]
power: jlink output [PASS]
powerfifo: jlink output [PASS]
powerram: jlink output [PASS]
ram_hc: jlink output [PASS]
ram_vc: jlink output [PASS]
ram_init: jlink output [PASS]
ram_prd: jlink output [PASS]
sfifo: jlink output [PASS]
sta: jlink output [PASS]
sta1: jlink output [PASS]
Tue 28 Sep 2021 01:31:53 PM PDT
