# Tiny Tapeout project information
project:
  title: "MIC-1 Microprocessor"      # Project title
  author: "billyhalleck"      # Your name
  discord: "billyhalleck_"      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description: "design a chip"      # One line description of what your project does
  language: "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz: 10000000     # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_mic1_cpu"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "project.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
# This section is for the datasheet/website. Use descriptive names (e.g., RX, TX, MOSI, SCL, SEG_A, etc.).
pinout:
  # Inputs
  ui[0]: "data0"
  ui[1]: "data1"
  ui[2]: "data2"
  ui[3]: "data3"
  ui[4]: "data4"
  ui[5]: "data5"
  ui[6]: "data6"
  ui[7]: "data7"
 
  # Outputs
  uo[0]: "addr0"
  uo[1]: "addr1"
  uo[2]: "addr2"
  uo[3]: "addr3"
  uo[4]: "addr4"
  uo[5]: "addr5"
  uo[6]: "addr6"
  uo[7]: "addr7"
  
  # Bidirectional pins
  uio[0]: "ex0"
  uio[1]: "ex1"
  uio[2]: "ex2"
  uio[3]: "ex3"
  uio[4]: "ex4"
  uio[5]: "ex5"
  uio[6]: "ex6"
  uio[7]: "ex7"

# Do not change!
yaml_version: 6
