<!DOCTYPE html>
<html lang="en"><head>
  <meta charset="utf-8">
  <meta http-equiv="X-UA-Compatible" content="IE=edge">
  <meta name="viewport" content="width=device-width, initial-scale=1"><!-- Begin Jekyll SEO tag v2.7.1 -->
<title>Work | Radhakrishna Valiveti</title>
<meta name="generator" content="Jekyll v4.1.1" />
<meta property="og:title" content="Work" />
<meta name="author" content="Radhakrishna Valiveti" />
<meta property="og:locale" content="en_US" />
<meta name="description" content="Radha Valiveti is a System Architect at Infinera Corp. His areas of interest are: Optical Networks, OTN mappers/framers, OH processing, and Encryption." />
<meta property="og:description" content="Radha Valiveti is a System Architect at Infinera Corp. His areas of interest are: Optical Networks, OTN mappers/framers, OH processing, and Encryption." />
<link rel="canonical" href="/work.html" />
<meta property="og:url" content="/work.html" />
<meta property="og:site_name" content="Radhakrishna Valiveti" />
<meta name="twitter:card" content="summary" />
<meta property="twitter:title" content="Work" />
<script type="application/ld+json">
{"url":"/work.html","@type":"WebPage","headline":"Work","author":{"@type":"Person","name":"Radhakrishna Valiveti"},"description":"Radha Valiveti is a System Architect at Infinera Corp. His areas of interest are: Optical Networks, OTN mappers/framers, OH processing, and Encryption.","@context":"https://schema.org"}</script>
<!-- End Jekyll SEO tag -->
<link rel="stylesheet" href="/assets/main.css"><link type="application/atom+xml" rel="alternate" href="/feed.xml" title="Radhakrishna Valiveti" /></head>
<body><header class="site-header" role="banner">

  <div class="wrapper"><a class="site-title" rel="author" href="/">Radhakrishna Valiveti</a><nav class="site-nav">
        <input type="checkbox" id="nav-trigger" class="nav-trigger" />
        <label for="nav-trigger">
          <span class="menu-icon">
            <svg viewBox="0 0 18 15" width="18px" height="15px">
              <path d="M18,1.484c0,0.82-0.665,1.484-1.484,1.484H1.484C0.665,2.969,0,2.304,0,1.484l0,0C0,0.665,0.665,0,1.484,0 h15.032C17.335,0,18,0.665,18,1.484L18,1.484z M18,7.516C18,8.335,17.335,9,16.516,9H1.484C0.665,9,0,8.335,0,7.516l0,0 c0-0.82,0.665-1.484,1.484-1.484h15.032C17.335,6.031,18,6.696,18,7.516L18,7.516z M18,13.516C18,14.335,17.335,15,16.516,15H1.484 C0.665,15,0,14.335,0,13.516l0,0c0-0.82,0.665-1.483,1.484-1.483h15.032C17.335,12.031,18,12.695,18,13.516L18,13.516z"/>
            </svg>
          </span>
        </label>

        <div class="trigger"><a class="page-link" href="/education.html">Education</a><a class="page-link" href="/work.html">Work</a><a class="page-link" href="/patents.html">Patents</a><a class="page-link" href="/publications.html">Publications</a></div>
      </nav></div>
</header>
<main class="page-content" aria-label="Content">
      <div class="wrapper">
        <h1 id="work-experience">Work Experience</h1>

<h2>System Architect, <em>Infinera Corp</em>. 
(10/2006 - 
Present)
</h2>
<ul>
	
	<li> Developed (white-box) requirements for various generations of Infinera ASICs in these areas: G.709 OTN tributary interfaces, FlexE, FlexO, Infinera Proprietary Signals/Formats (used on the line-side interfaces), Overhead processing, Alarm Propagation,. Supported the ASIC development team through all stages of development to ensure full compliance to applicable standards. </li>
	
	<li> Developed requirements for Layer 1 encryption (AES-GCM, AES-CTR modes) in INFN ASICs: at the ODU layer (in mapper ASIC) &amp; bulk encryption (DSP ASIC). These requirements addressed the following aspects: algorithmic compliance, support for minimizing the cryptographic boundary (for FIPS 140-2 validation) </li>
	
	<li> Developed the End-2-End mechanism for Shared Mesh Protection (SMP) for ODU connections. This mechanism has been presented in various contributions to ITU-T SG15 Q9 (OTN Equipment). This work contributed to the ITU-T recommendation G.783.3. </li>
	
	<li> Defined the mechanism to support hitless ODUFlex resizing (specific to DTN-X networks). Working with ASIC &amp; Software teams to get the mechanism implemented. </li>
	
	<li> Developed requirements related to control channel realization (e.g. trib &amp; line side GCC channels) for several generations of Infinera’s Network Elements. </li>
	
	<li> Developed DTN-X Network Architecture Specification. This specification takes a top-down view of DTN-X networks, and contains an in-depth coverage of these aspects: Layers (i.e. SignalsFormats), Adaptations, OTN atomic function realization, and Defect propagation. This document is used as the basis to derive requirements for the ASICsFPGAs. </li>
	
	<li> Developed DTN Network Element requirements for these areas: GMPLS, L1VPN, Datapath recovery (protection, and restoration). </li>
	
</ul>

<h2>System Architect, <em>Fujitsu Network Communications</em>. 
(5/2005 - 
10/1/2006)
</h2>
<ul>
	
	<li> Participated in the architecture definition of the FW9500 hybrid platform that supported TDM &amp; Packet services (e.g. Point-to-Point Ethernet, VPLS) based on MPLS Pseudowires </li>
	
	<li> Developed System Level Requirements for VPLS/H-VPLS, Control Plane High-Availability. </li>
	
</ul>

<h2>Contractor (SW development), <em>Nortel</em>. 
(12/2003 - 
4/2005)
</h2>
<ul>
	
	<li> RSVP-TE for Nortel's GGSN node </li>
	
	<li> Worked with Product Planning to finalize Feature Requirements Specification (FRS). </li>
	
	<li> Wrote Functional Spec, Detailed Design &amp; Designer Test plan. </li>
	
	<li> Design changes to add support for redundant control processor. </li>
	
	<li> BGP/MPLS VPNs for Nortel's GGSN node </li>
	
	<li> Wrote the Designer Test plan. </li>
	
	<li> Added support for MPLS &amp; VRF historical statistics. </li>
	
</ul>

<h2>Contractor (SW development), <em>Avici</em>. 
(10/2003 - 
11/2003)
</h2>
<ul>
	
	<li> Resolved software issues related to: PPP, SONET Link Aggregation, MPLS LSP Protection (Fast Reroute). </li>
	
</ul>

<h2>Contractor (Systems Arch), <em>Ciena</em>. 
(12/2002 - 
5/2003)
</h2>
<ul>
	
	<li> Specified the functional requirements for the CoreDirector features: Connection Test Access, Connection Loopback, OSI/DCC, 1GE/10GE tunneling with SONET/SDH VCAT/LCAS). </li>
	
</ul>

<h2>Systems Architect, <em>Fujitsu Network Communications</em>. 
(5/1998 - 
8/2002)
</h2>
<ul>
	
	<li> Part of the team tasked with developing the architecture for the first TDM/Packet Hybrid. Primarily responsible for Layer 2 and Layer 3 VPN support over MPLS networks. </li>
	
	<li> Investigated protection of Point-to-Multipoint (P2MP, or multicast) MPLS LSPs, for the purposes of offering a fully protected TLS service. </li>
	
	<li> Specified the optical UNI (O-UNI) interface between an MPLS LER (Label Edge Router), and the Optical Network Element (ONE). </li>
	
	<li> Specification of Network Element Management Information models, and protocol specific realizations (in terms of TL-1 and SNMP) </li>
	
</ul>

<h2>Member of Scientific Staff, <em>Nortel</em>. 
(6/1984 - 
5/1998)
</h2>
<ul>
	
	<li> Part of a team defining the End-to-end architecture of a system offering Broadband access. </li>
	
	<li> Developed various features for the HFC Cable Modem. E.g. Lightweight ATM signaling protocol, IP NAT (to support multiple attached PCs), Software Upgrade </li>
	
	<li> Designed &amp; Developed software for the following layers in the OSI Stack: LAPD (with QoS), Layer 3 (CLNP, IS-IS, ES-IS), and Layer 5 (Session Layer). Implemented performance enhancements at Layers 2 through 4 of the OSI stack </li>
	
	<li> Implemented various STREAM’s modules (e.g. TPI, Line Discipline Module, Serial Drivers) </li>
	
	<li> Implemented a bridge for interconnecting IBM Token Ring LANs via a Frame Relay WAN </li>
	
	<li> Analysis, Design, and Implementation of transparent access to (XMS based) remote file servers (via X.25 networks), file transfer utilities. </li>
	
</ul>

<h2>SW Designer, <em>Micom</em>. 
(4/1981 - 
6/1984)
</h2>
<ul>
	
	<li> Designed and Implemented software for data communication protocols (e.g. BISYNC, SDLC, ISO Transport Layer 4/0, Session/Transport layers for Teletext service </li>
	
</ul>


      </div>
    </main><footer class="site-footer h-card">
  <data class="u-url" href="/"></data>

  <div class="wrapper">

    <h2 class="footer-heading">Radhakrishna Valiveti</h2>

    <div class="footer-col-wrapper">
      <div class="footer-col footer-col-1">
        <ul class="contact-list">
          <li class="p-name">Radhakrishna Valiveti</li><li><a class="u-email" href="mailto:my-github-username@gmail.com">my-github-username@gmail.com</a></li></ul>
      </div>

      <div class="footer-col footer-col-2"><ul class="social-media-list"><li><a href="https://github.com/rsvaliveti"><svg class="svg-icon"><use xlink:href="/assets/minima-social-icons.svg#github"></use></svg> <span class="username">rsvaliveti</span></a></li></ul>
</div>

      <div class="footer-col footer-col-3">
        <p>Radha Valiveti is a System Architect at Infinera Corp. His areas of interest are: Optical  Networks, OTN mappers/framers, OH processing, and Encryption.</p>
      </div>
    </div>

  </div>

</footer>
</body>

</html>
