
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= max_tt_025C_1v80 Corner ===================================

Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005522    0.031579    0.019554 2000.019653 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.031581    0.000000 2000.019653 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.082492    0.103455 2000.123047 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.082492    0.000227 2000.123291 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.686401 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.686401 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.621216 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.621216 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.875244 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.875244 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.740845 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.740845 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.369995 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.369995 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.466797 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.466797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.709106 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.709106 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.586060 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.586060 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.120361 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.120361 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.259521 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.259521 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.887207 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.887207 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.691406 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.691406 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.039795 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.039795 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.204834 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.204834 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.288086 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.288086 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.993164 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.993164 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.836182 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.836182 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.650391 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.650391 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.127197 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.127197 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.930176 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.930176 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.315918 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.315918 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.322754 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.322754 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.104004 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.104004 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.509521 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.509521 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.045410 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.045410 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.788574 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.788574 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.214355 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.214355 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.561523 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.561523 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.169434 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.169434 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.865967 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.865967 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.495361 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.495361 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.232666 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.232666 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.457764 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.457764 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.238770 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.238770 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.935059 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.935059 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.469482 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.469482 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.497559 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.497559 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.981689 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.981689 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.323486 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.323486 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.166748 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.166748 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.598633 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.598633 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.282227 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.282227 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.492432 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.492432 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.967041 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.967041 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.352295 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.352295 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.475342 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.475342 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.947021 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.947021 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.584473 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.584473 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.847412 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.847412 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.019531 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.019531 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.456543 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.456543 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.147217 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.147217 v cell0/CBeast_in[11] (fpgacell)
     1    0.019596    0.105417    6.987421 2204.134521 ^ cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.105417    0.000000 2204.134521 ^ cell2/SBsouth_in[13] (fpgacell)
     1    0.006409    0.044621    1.795343 2205.929932 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.044621    0.000000 2205.929932 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.016010    0.084014    1.637545 2207.567383 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.084014    0.000000 2207.567383 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.018249    0.100497    1.771468 2209.338867 ^ cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.100497    0.000000 2209.338867 ^ cell0/CBeast_in[13] (fpgacell)
     1    0.006356    0.044385    1.773969 2211.112793 ^ cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.044385    0.000000 2211.112793 ^ cell1/SBwest_in[13] (fpgacell)
     1    0.019610    0.105481    2.534534 2213.647461 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.105481    0.000000 2213.647461 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.018309    0.100770    1.604349 2215.251709 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.100770    0.000000 2215.251709 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.021258    0.112297    2.411980 2217.663818 ^ cell2/CBnorth_out[13] (fpgacell)
                                                         net152 (net)
                      0.112297    0.000227 2217.664062 ^ output152/A (sky130_fd_sc_hd__buf_2)
     1    0.033907    0.168984    0.221235 2217.885254 ^ output152/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[13] (net)
                      0.168993    0.001364 2217.886475 ^ io_north_out[13] (out)
                                           2217.886475   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2217.886475   data arrival time
---------------------------------------------------------------------------------------------
                                           5781.863770   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005522    0.031579    0.019554 2000.019653 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.031581    0.000000 2000.019653 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.082492    0.103455 2000.123047 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.082492    0.000227 2000.123291 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.686401 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.686401 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.621216 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.621216 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.875244 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.875244 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.740845 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.740845 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.369995 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.369995 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.466797 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.466797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.709106 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.709106 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.586060 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.586060 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.120361 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.120361 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.259521 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.259521 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.887207 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.887207 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.691406 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.691406 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.039795 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.039795 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.204834 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.204834 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.288086 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.288086 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.993164 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.993164 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.836182 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.836182 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.650391 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.650391 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.127197 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.127197 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.930176 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.930176 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.315918 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.315918 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.322754 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.322754 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.104004 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.104004 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.509521 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.509521 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.045410 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.045410 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.788574 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.788574 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.214355 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.214355 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.561523 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.561523 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.169434 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.169434 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.865967 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.865967 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.495361 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.495361 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.232666 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.232666 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.457764 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.457764 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.238770 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.238770 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.935059 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.935059 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.469482 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.469482 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.497559 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.497559 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.981689 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.981689 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.323486 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.323486 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.166748 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.166748 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.598633 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.598633 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.282227 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.282227 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.492432 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.492432 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.967041 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.967041 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.352295 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.352295 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.475342 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.475342 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.947021 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.947021 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.584473 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.584473 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.847412 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.847412 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.019531 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.019531 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.456543 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.456543 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.147217 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.147217 v cell0/CBeast_in[11] (fpgacell)
     1    0.016896    0.052036    6.810297 2203.957520 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.052036    0.000000 2203.957520 v cell2/SBsouth_in[7] (fpgacell)
     1    0.007309    0.032681    1.909029 2205.866455 v cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.032681    0.000000 2205.866455 v cell3/SBwest_in[7] (fpgacell)
     1    0.007710    0.033535    1.394710 2207.261230 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.033535    0.000000 2207.261230 v cell1/CBnorth_in[7] (fpgacell)
     1    0.029853    0.078744    1.732360 2208.993408 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.078744    0.000000 2208.993408 v cell0/CBeast_in[7] (fpgacell)
     1    0.007256    0.032569    2.137085 2211.130615 v cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.032569    0.000000 2211.130615 v cell1/SBwest_in[7] (fpgacell)
     1    0.016910    0.052065    2.205752 2213.336426 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.052065    0.000000 2213.336426 v cell3/SBsouth_in[7] (fpgacell)
     1    0.029909    0.078866    1.447461 2214.783936 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.078866    0.000000 2214.783936 v cell2/CBeast_in[7] (fpgacell)
     1    0.013878    0.045967    2.330353 2217.114258 v cell2/CBnorth_out[7] (fpgacell)
                                                         net173 (net)
                      0.045967    0.000227 2217.114502 v output173/A (sky130_fd_sc_hd__buf_2)
     1    0.033924    0.089083    0.179170 2217.293457 v output173/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[7] (net)
                      0.089108    0.001364 2217.294922 v io_north_out[7] (out)
                                           2217.294922   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2217.294922   data arrival time
---------------------------------------------------------------------------------------------
                                           5782.455078   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005522    0.031579    0.019554 2000.019653 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.031581    0.000000 2000.019653 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.082492    0.103455 2000.123047 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.082492    0.000227 2000.123291 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.686401 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.686401 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.621216 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.621216 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.875244 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.875244 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.740845 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.740845 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.369995 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.369995 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.466797 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.466797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.709106 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.709106 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.586060 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.586060 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.120361 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.120361 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.259521 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.259521 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.887207 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.887207 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.691406 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.691406 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.039795 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.039795 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.204834 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.204834 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.288086 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.288086 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.993164 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.993164 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.836182 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.836182 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.650391 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.650391 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.127197 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.127197 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.930176 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.930176 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.315918 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.315918 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.322754 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.322754 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.104004 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.104004 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.509521 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.509521 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.045410 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.045410 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.788574 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.788574 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.214355 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.214355 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.561523 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.561523 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.169434 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.169434 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.865967 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.865967 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.495361 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.495361 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.232666 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.232666 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.457764 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.457764 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.238770 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.238770 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.935059 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.935059 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.469482 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.469482 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.497559 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.497559 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.981689 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.981689 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.323486 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.323486 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.166748 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.166748 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.598633 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.598633 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.282227 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.282227 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.492432 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.492432 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.967041 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.967041 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.352295 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.352295 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.475342 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.475342 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.947021 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.947021 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.584473 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.584473 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.847412 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.847412 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.019531 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.019531 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.456543 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.456543 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.147217 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.147217 v cell0/CBeast_in[11] (fpgacell)
     1    0.018796    0.056107    6.848495 2203.995605 v cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.056107    0.000000 2203.995605 v cell2/SBsouth_in[6] (fpgacell)
     1    0.006009    0.030091    1.952003 2205.947510 v cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.030091    0.000000 2205.947510 v cell3/SBwest_in[6] (fpgacell)
     1    0.008910    0.036178    1.376065 2207.323730 v cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.036178    0.000000 2207.323730 v cell1/CBnorth_in[6] (fpgacell)
     1    0.010248    0.039259    1.731223 2209.054932 v cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.039259    0.000000 2209.054932 v cell0/CBeast_in[6] (fpgacell)
     1    0.005956    0.029987    2.054776 2211.109619 v cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.029987    0.000000 2211.109619 v cell1/SBwest_in[6] (fpgacell)
     1    0.018810    0.056137    2.228035 2213.337646 v cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.056137    0.000000 2213.337646 v cell3/SBsouth_in[6] (fpgacell)
     1    0.010315    0.039416    1.393346 2214.730957 v cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.039416    0.000000 2214.730957 v cell2/CBeast_in[6] (fpgacell)
     1    0.015019    0.048453    2.271008 2217.002197 v cell2/CBnorth_out[6] (fpgacell)
                                                         net172 (net)
                      0.048453    0.000227 2217.002197 v output172/A (sky130_fd_sc_hd__buf_2)
     1    0.033996    0.089233    0.180535 2217.182861 v output172/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[6] (net)
                      0.089260    0.001364 2217.184326 v io_north_out[6] (out)
                                           2217.184326   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2217.184326   data arrival time
---------------------------------------------------------------------------------------------
                                           5782.565430   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005522    0.031579    0.019554 2000.019653 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.031581    0.000000 2000.019653 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.082492    0.103455 2000.123047 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.082492    0.000227 2000.123291 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.686401 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.686401 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.621216 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.621216 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.875244 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.875244 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.740845 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.740845 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.369995 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.369995 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.466797 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.466797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.709106 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.709106 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.586060 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.586060 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.120361 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.120361 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.259521 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.259521 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.887207 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.887207 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.691406 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.691406 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.039795 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.039795 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.204834 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.204834 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.288086 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.288086 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.993164 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.993164 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.836182 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.836182 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.650391 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.650391 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.127197 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.127197 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.930176 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.930176 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.315918 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.315918 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.322754 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.322754 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.104004 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.104004 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.509521 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.509521 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.045410 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.045410 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.788574 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.788574 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.214355 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.214355 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.561523 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.561523 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.169434 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.169434 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.865967 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.865967 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.495361 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.495361 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.232666 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.232666 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.457764 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.457764 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.238770 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.238770 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.935059 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.935059 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.469482 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.469482 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.497559 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.497559 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.981689 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.981689 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.323486 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.323486 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.166748 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.166748 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.598633 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.598633 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.282227 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.282227 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.492432 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.492432 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.967041 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.967041 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.352295 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.352295 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.475342 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.475342 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.947021 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.947021 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.584473 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.584473 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.847412 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.847412 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.019531 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.019531 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.456543 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.456543 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.147217 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.147217 v cell0/CBeast_in[11] (fpgacell)
     1    0.019596    0.105417    6.987421 2204.134521 ^ cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.105417    0.000000 2204.134521 ^ cell2/SBsouth_in[13] (fpgacell)
     1    0.006409    0.044621    1.795343 2205.929932 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.044621    0.000000 2205.929932 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.016010    0.084014    1.637545 2207.567383 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.084014    0.000000 2207.567383 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.018249    0.100497    1.771468 2209.338867 ^ cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.100497    0.000000 2209.338867 ^ cell0/CBeast_in[13] (fpgacell)
     1    0.006356    0.044385    1.773969 2211.112793 ^ cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.044385    0.000000 2211.112793 ^ cell1/SBwest_in[13] (fpgacell)
     1    0.019610    0.105481    2.534534 2213.647461 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.105481    0.000000 2213.647461 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.018309    0.100770    1.604349 2215.251709 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.100770    0.000000 2215.251709 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.020276    0.104828    1.589569 2216.841309 ^ cell2/SBwest_out[13] (fpgacell)
                                                         net223 (net)
                      0.104828    0.000227 2216.841553 ^ output223/A (sky130_fd_sc_hd__buf_2)
     1    0.033982    0.169295    0.218733 2217.060303 ^ output223/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[29] (net)
                      0.169305    0.001364 2217.061768 ^ io_west_out[29] (out)
                                           2217.061768   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2217.061768   data arrival time
---------------------------------------------------------------------------------------------
                                           5782.688477   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005522    0.031579    0.019554 2000.019653 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.031581    0.000000 2000.019653 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.082492    0.103455 2000.123047 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.082492    0.000227 2000.123291 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.686401 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.686401 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.621216 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.621216 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.875244 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.875244 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.740845 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.740845 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.369995 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.369995 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.466797 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.466797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.709106 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.709106 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.586060 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.586060 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.120361 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.120361 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.259521 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.259521 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.887207 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.887207 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.691406 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.691406 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.039795 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.039795 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.204834 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.204834 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.288086 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.288086 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.993164 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.993164 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.836182 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.836182 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.650391 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.650391 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.127197 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.127197 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.930176 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.930176 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.315918 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.315918 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.322754 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.322754 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.104004 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.104004 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.509521 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.509521 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.045410 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.045410 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.788574 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.788574 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.214355 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.214355 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.561523 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.561523 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.169434 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.169434 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.865967 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.865967 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.495361 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.495361 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.232666 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.232666 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.457764 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.457764 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.238770 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.238770 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.935059 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.935059 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.469482 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.469482 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.497559 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.497559 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.981689 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.981689 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.323486 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.323486 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.166748 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.166748 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.598633 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.598633 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.282227 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.282227 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.492432 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.492432 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.967041 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.967041 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.352295 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.352295 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.475342 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.475342 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.947021 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.947021 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.584473 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.584473 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.847412 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.847412 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.019531 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.019531 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.456543 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.456543 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.147217 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.147217 v cell0/CBeast_in[11] (fpgacell)
     1    0.015896    0.083355    6.366691 2203.513916 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.083355    0.000000 2203.513916 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.004308    0.035768    2.126399 2205.640137 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.035768    0.000000 2205.640137 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.006210    0.040992    1.778517 2207.418701 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.040992    0.000000 2207.418701 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.010556    0.063933    1.713943 2209.132568 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.063933    0.000000 2209.132568 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.004253    0.035531    1.758735 2210.891357 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.035531    0.000000 2210.891357 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.015910    0.083422    2.151637 2213.042969 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.083422    0.000000 2213.042969 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.010609    0.064165    1.900844 2214.943848 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.064165    0.000000 2214.943848 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.012261    0.066830    1.788976 2216.732910 ^ cell2/CBnorth_out[4] (fpgacell)
                                                         net170 (net)
                      0.066830    0.000227 2216.733154 ^ output170/A (sky130_fd_sc_hd__buf_2)
     1    0.033996    0.169146    0.204636 2216.937744 ^ output170/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[4] (net)
                      0.169213    0.001364 2216.939209 ^ io_north_out[4] (out)
                                           2216.939209   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2216.939209   data arrival time
---------------------------------------------------------------------------------------------
                                           5782.811035   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005522    0.031579    0.019554 2000.019653 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.031581    0.000000 2000.019653 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.082492    0.103455 2000.123047 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.082492    0.000227 2000.123291 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.686401 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.686401 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.621216 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.621216 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.875244 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.875244 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.740845 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.740845 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.369995 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.369995 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.466797 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.466797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.709106 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.709106 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.586060 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.586060 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.120361 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.120361 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.259521 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.259521 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.887207 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.887207 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.691406 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.691406 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.039795 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.039795 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.204834 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.204834 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.288086 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.288086 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.993164 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.993164 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.836182 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.836182 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.650391 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.650391 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.127197 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.127197 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.930176 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.930176 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.315918 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.315918 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.322754 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.322754 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.104004 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.104004 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.509521 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.509521 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.045410 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.045410 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.788574 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.788574 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.214355 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.214355 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.561523 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.561523 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.169434 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.169434 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.865967 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.865967 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.495361 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.495361 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.232666 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.232666 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.457764 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.457764 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.238770 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.238770 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.935059 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.935059 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.469482 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.469482 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.497559 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.497559 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.981689 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.981689 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.323486 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.323486 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.166748 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.166748 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.598633 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.598633 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.282227 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.282227 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.492432 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.492432 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.967041 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.967041 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.352295 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.352295 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.475342 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.475342 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.947021 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.947021 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.584473 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.584473 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.847412 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.847412 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.019531 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.019531 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.456543 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.456543 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.147217 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.147217 v cell0/CBeast_in[11] (fpgacell)
     1    0.016896    0.088861    6.619075 2203.766113 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.088861    0.000000 2203.766113 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.007309    0.049443    2.037723 2205.803955 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.049443    0.000000 2205.803955 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.007710    0.047397    1.573199 2207.377197 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.047397    0.000000 2207.377197 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.029853    0.153202    1.588887 2208.966064 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.153202    0.000000 2208.966064 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.007256    0.049210    2.026127 2210.992188 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.049210    0.000000 2210.992188 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.016910    0.088928    2.060006 2213.052246 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.088928    0.000000 2213.052246 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.029909    0.153459    1.778744 2214.830811 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.153459    0.000000 2214.830811 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.008195    0.052805    1.693934 2216.524902 ^ cell2/SBwest_out[7] (fpgacell)
                                                         net217 (net)
                      0.052805    0.000227 2216.525146 ^ output217/A (sky130_fd_sc_hd__buf_2)
     1    0.035693    0.177013    0.204864 2216.729980 ^ output217/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[23] (net)
                      0.177043    0.002046 2216.731934 ^ io_west_out[23] (out)
                                           2216.731934   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2216.731934   data arrival time
---------------------------------------------------------------------------------------------
                                           5783.018066   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005522    0.031579    0.019554 2000.019653 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.031581    0.000000 2000.019653 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.082492    0.103455 2000.123047 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.082492    0.000227 2000.123291 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.686401 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.686401 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.621216 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.621216 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.875244 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.875244 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.740845 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.740845 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.369995 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.369995 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.466797 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.466797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.709106 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.709106 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.586060 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.586060 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.120361 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.120361 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.259521 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.259521 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.887207 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.887207 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.691406 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.691406 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.039795 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.039795 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.204834 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.204834 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.288086 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.288086 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.993164 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.993164 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.836182 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.836182 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.650391 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.650391 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.127197 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.127197 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.930176 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.930176 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.315918 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.315918 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.322754 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.322754 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.104004 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.104004 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.509521 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.509521 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.045410 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.045410 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.788574 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.788574 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.214355 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.214355 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.561523 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.561523 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.169434 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.169434 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.865967 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.865967 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.495361 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.495361 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.232666 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.232666 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.457764 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.457764 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.238770 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.238770 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.935059 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.935059 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.469482 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.469482 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.497559 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.497559 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.981689 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.981689 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.323486 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.323486 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.166748 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.166748 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.598633 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.598633 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.282227 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.282227 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.492432 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.492432 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.967041 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.967041 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.352295 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.352295 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.475342 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.475342 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.947021 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.947021 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.584473 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.584473 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.847412 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.847412 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.019531 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.019531 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.456543 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.456543 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.147217 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.147217 v cell0/CBeast_in[11] (fpgacell)
     1    0.015896    0.083355    6.366691 2203.513916 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.083355    0.000000 2203.513916 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.004308    0.035768    2.126399 2205.640137 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.035768    0.000000 2205.640137 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.006210    0.040992    1.778517 2207.418701 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.040992    0.000000 2207.418701 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.010556    0.063933    1.713943 2209.132568 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.063933    0.000000 2209.132568 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.004253    0.035531    1.758735 2210.891357 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.035531    0.000000 2210.891357 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.015910    0.083422    2.151637 2213.042969 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.083422    0.000000 2213.042969 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.010609    0.064165    1.900844 2214.943848 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.064165    0.000000 2214.943848 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.009976    0.058471    1.531134 2216.475098 ^ cell2/SBwest_out[4] (fpgacell)
                                                         net214 (net)
                      0.058471    0.000227 2216.475342 ^ output214/A (sky130_fd_sc_hd__buf_2)
     1    0.035362    0.175522    0.205773 2216.681152 ^ output214/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[20] (net)
                      0.175559    0.002046 2216.683105 ^ io_west_out[20] (out)
                                           2216.683105   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2216.683105   data arrival time
---------------------------------------------------------------------------------------------
                                           5783.066895   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005522    0.031579    0.019554 2000.019653 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.031581    0.000000 2000.019653 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.082492    0.103455 2000.123047 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.082492    0.000227 2000.123291 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.686401 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.686401 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.621216 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.621216 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.875244 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.875244 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.740845 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.740845 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.369995 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.369995 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.466797 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.466797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.709106 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.709106 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.586060 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.586060 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.120361 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.120361 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.259521 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.259521 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.887207 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.887207 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.691406 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.691406 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.039795 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.039795 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.204834 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.204834 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.288086 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.288086 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.993164 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.993164 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.836182 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.836182 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.650391 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.650391 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.127197 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.127197 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.930176 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.930176 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.315918 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.315918 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.322754 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.322754 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.104004 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.104004 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.509521 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.509521 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.045410 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.045410 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.788574 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.788574 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.214355 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.214355 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.561523 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.561523 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.169434 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.169434 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.865967 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.865967 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.495361 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.495361 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.232666 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.232666 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.457764 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.457764 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.238770 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.238770 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.935059 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.935059 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.469482 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.469482 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.497559 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.497559 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.981689 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.981689 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.323486 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.323486 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.166748 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.166748 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.598633 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.598633 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.282227 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.282227 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.492432 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.492432 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.967041 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.967041 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.352295 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.352295 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.475342 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.475342 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.947021 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.947021 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.584473 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.584473 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.847412 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.847412 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.019531 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.019531 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.456543 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.456543 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.147217 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.147217 v cell0/CBeast_in[11] (fpgacell)
     1    0.018796    0.056107    6.848495 2203.995605 v cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.056107    0.000000 2203.995605 v cell2/SBsouth_in[6] (fpgacell)
     1    0.006009    0.030091    1.952003 2205.947510 v cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.030091    0.000000 2205.947510 v cell3/SBwest_in[6] (fpgacell)
     1    0.008910    0.036178    1.376065 2207.323730 v cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.036178    0.000000 2207.323730 v cell1/CBnorth_in[6] (fpgacell)
     1    0.010248    0.039259    1.731223 2209.054932 v cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.039259    0.000000 2209.054932 v cell0/CBeast_in[6] (fpgacell)
     1    0.005956    0.029987    2.054776 2211.109619 v cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.029987    0.000000 2211.109619 v cell1/SBwest_in[6] (fpgacell)
     1    0.018810    0.056137    2.228035 2213.337646 v cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.056137    0.000000 2213.337646 v cell3/SBsouth_in[6] (fpgacell)
     1    0.010315    0.039416    1.393346 2214.730957 v cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.039416    0.000000 2214.730957 v cell2/CBeast_in[6] (fpgacell)
     1    0.006802    0.031603    1.487251 2216.218262 v cell2/SBwest_out[6] (fpgacell)
                                                         net216 (net)
                      0.031603    0.000227 2216.218506 v output216/A (sky130_fd_sc_hd__buf_2)
     1    0.035250    0.092261    0.175078 2216.393555 v output216/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[22] (net)
                      0.092315    0.002046 2216.395752 v io_west_out[22] (out)
                                           2216.395752   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2216.395752   data arrival time
---------------------------------------------------------------------------------------------
                                           5783.354004   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005522    0.031579    0.019554 2000.019653 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.031581    0.000000 2000.019653 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.082492    0.103455 2000.123047 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.082492    0.000227 2000.123291 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.686401 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.686401 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.621216 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.621216 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.875244 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.875244 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.740845 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.740845 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.369995 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.369995 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.466797 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.466797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.709106 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.709106 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.586060 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.586060 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.120361 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.120361 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.259521 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.259521 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.887207 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.887207 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.691406 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.691406 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.039795 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.039795 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.204834 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.204834 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.288086 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.288086 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.993164 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.993164 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.836182 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.836182 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.650391 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.650391 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.127197 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.127197 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.930176 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.930176 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.315918 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.315918 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.322754 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.322754 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.104004 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.104004 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.509521 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.509521 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.045410 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.045410 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.788574 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.788574 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.214355 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.214355 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.561523 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.561523 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.169434 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.169434 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.865967 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.865967 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.495361 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.495361 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.232666 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.232666 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.457764 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.457764 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.238770 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.238770 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.935059 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.935059 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.469482 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.469482 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.497559 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.497559 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.981689 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.981689 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.323486 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.323486 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.166748 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.166748 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.598633 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.598633 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.282227 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.282227 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.492432 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.492432 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.967041 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.967041 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.352295 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.352295 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.475342 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.475342 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.947021 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.947021 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.584473 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.584473 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.847412 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.847412 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.019531 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.019531 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.456543 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.456543 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.147217 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.147217 v cell0/CBeast_in[11] (fpgacell)
     1    0.019596    0.105417    6.987421 2204.134521 ^ cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.105417    0.000000 2204.134521 ^ cell2/SBsouth_in[13] (fpgacell)
     1    0.006409    0.044621    1.795343 2205.929932 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.044621    0.000000 2205.929932 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.016010    0.084014    1.637545 2207.567383 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.084014    0.000000 2207.567383 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.018249    0.100497    1.771468 2209.338867 ^ cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.100497    0.000000 2209.338867 ^ cell0/CBeast_in[13] (fpgacell)
     1    0.006356    0.044385    1.773969 2211.112793 ^ cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.044385    0.000000 2211.112793 ^ cell1/SBwest_in[13] (fpgacell)
     1    0.019610    0.105481    2.534534 2213.647461 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.105481    0.000000 2213.647461 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.021087    0.111563    2.432671 2216.080078 ^ cell3/CBnorth_out[13] (fpgacell)
                                                         net167 (net)
                      0.111563    0.000227 2216.080322 ^ output167/A (sky130_fd_sc_hd__buf_2)
     1    0.034080    0.169798    0.221462 2216.301758 ^ output167/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[29] (net)
                      0.169808    0.001364 2216.303223 ^ io_north_out[29] (out)
                                           2216.303223   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2216.303223   data arrival time
---------------------------------------------------------------------------------------------
                                           5783.446777   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005522    0.031579    0.019554 2000.019653 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.031581    0.000000 2000.019653 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.082492    0.103455 2000.123047 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.082492    0.000227 2000.123291 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.686401 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.686401 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.621216 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.621216 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.875244 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.875244 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.740845 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.740845 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.369995 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.369995 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.466797 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.466797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.709106 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.709106 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.586060 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.586060 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.120361 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.120361 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.259521 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.259521 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.887207 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.887207 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.691406 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.691406 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.039795 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.039795 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.204834 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.204834 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.288086 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.288086 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.993164 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.993164 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.836182 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.836182 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.650391 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.650391 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.127197 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.127197 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.930176 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.930176 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.315918 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.315918 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.322754 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.322754 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.104004 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.104004 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.509521 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.509521 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.045410 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.045410 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.788574 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.788574 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.214355 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.214355 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.561523 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.561523 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.169434 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.169434 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.865967 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.865967 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.495361 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.495361 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.232666 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.232666 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.457764 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.457764 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.238770 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.238770 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.935059 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.935059 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.469482 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.469482 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.497559 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.497559 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.981689 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.981689 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.323486 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.323486 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.166748 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.166748 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.598633 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.598633 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.282227 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.282227 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.492432 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.492432 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.967041 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.967041 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.352295 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.352295 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.475342 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.475342 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.947021 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.947021 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.584473 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.584473 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.847412 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.847412 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.019531 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.019531 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.456543 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.456543 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.147217 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.147217 v cell0/CBeast_in[11] (fpgacell)
     1    0.022196    0.062750    6.365099 2203.512207 v cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.062750    0.000000 2203.512207 v cell2/SBsouth_in[12] (fpgacell)
     1    0.004509    0.027467    1.819672 2205.331787 v cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.027467    0.000000 2205.331787 v cell3/SBwest_in[12] (fpgacell)
     1    0.005410    0.028987    1.148237 2206.480225 v cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.028987    0.000000 2206.480225 v cell1/CBnorth_in[12] (fpgacell)
     1    0.009156    0.036957    1.678927 2208.159180 v cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.036957    0.000000 2208.159180 v cell0/CBeast_in[12] (fpgacell)
     1    0.004456    0.027383    2.104571 2210.263672 v cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.027383    0.000000 2210.263672 v cell1/SBwest_in[12] (fpgacell)
     1    0.022210    0.062781    2.031129 2212.294678 v cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.062781    0.000000 2212.294678 v cell3/SBsouth_in[12] (fpgacell)
     1    0.009209    0.037078    1.314447 2213.609131 v cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.037078    0.000000 2213.609131 v cell2/CBeast_in[12] (fpgacell)
     1    0.023368    0.064834    2.433126 2216.042236 v cell2/CBnorth_out[12] (fpgacell)
                                                         net151 (net)
                      0.064834    0.000227 2216.042480 v output151/A (sky130_fd_sc_hd__buf_2)
     1    0.034053    0.089336    0.187811 2216.230469 v output151/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[12] (net)
                      0.089363    0.001364 2216.231689 v io_north_out[12] (out)
                                           2216.231689   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2216.231689   data arrival time
---------------------------------------------------------------------------------------------
                                           5783.518555   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005522    0.031579    0.019554 2000.019653 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.031581    0.000000 2000.019653 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.082492    0.103455 2000.123047 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.082492    0.000227 2000.123291 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.686401 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.686401 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.621216 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.621216 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.875244 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.875244 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.740845 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.740845 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.369995 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.369995 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.466797 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.466797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.709106 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.709106 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.586060 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.586060 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.120361 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.120361 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.259521 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.259521 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.887207 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.887207 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.691406 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.691406 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.039795 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.039795 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.204834 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.204834 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.288086 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.288086 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.993164 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.993164 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.836182 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.836182 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.650391 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.650391 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.127197 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.127197 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.930176 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.930176 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.315918 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.315918 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.322754 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.322754 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.104004 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.104004 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.509521 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.509521 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.045410 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.045410 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.788574 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.788574 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.214355 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.214355 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.561523 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.561523 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.169434 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.169434 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.865967 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.865967 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.495361 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.495361 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.232666 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.232666 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.457764 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.457764 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.238770 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.238770 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.935059 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.935059 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.469482 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.469482 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.497559 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.497559 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.981689 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.981689 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.323486 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.323486 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.166748 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.166748 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.598633 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.598633 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.282227 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.282227 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.492432 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.492432 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.967041 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.967041 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.352295 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.352295 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.475342 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.475342 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.947021 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.947021 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.584473 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.584473 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.847412 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.847412 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.019531 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.019531 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.456543 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.456543 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.147217 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.147217 v cell0/CBeast_in[11] (fpgacell)
     1    0.019596    0.058524    6.647042 2203.794189 v cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.058524    0.000000 2203.794189 v cell2/SBsouth_in[13] (fpgacell)
     1    0.006409    0.030861    2.036813 2205.831055 v cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.030861    0.000000 2205.831055 v cell3/SBwest_in[13] (fpgacell)
     1    0.016010    0.050002    1.882654 2207.713623 v cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.050002    0.000000 2207.713623 v cell1/CBnorth_in[13] (fpgacell)
     1    0.018249    0.054462    1.414264 2209.127930 v cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.054462    0.000000 2209.127930 v cell0/CBeast_in[13] (fpgacell)
     1    0.006356    0.030757    2.203933 2211.331787 v cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.030757    0.000000 2211.331787 v cell1/SBwest_in[13] (fpgacell)
     1    0.019610    0.058554    2.256229 2213.588135 v cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.058554    0.000000 2213.588135 v cell3/SBsouth_in[13] (fpgacell)
     1    0.008036    0.034156    2.040906 2215.628906 v cell3/CBeast_out[13] (fpgacell)
                                                         net139 (net)
                      0.034156    0.000227 2215.629150 v output139/A (sky130_fd_sc_hd__buf_2)
     1    0.034329    0.090137    0.174850 2215.803955 v output139/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[29] (net)
                      0.090173    0.001592 2215.805664 v io_east_out[29] (out)
                                           2215.805664   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2215.805664   data arrival time
---------------------------------------------------------------------------------------------
                                           5783.944336   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005522    0.031579    0.019554 2000.019653 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.031581    0.000000 2000.019653 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.082492    0.103455 2000.123047 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.082492    0.000227 2000.123291 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.686401 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.686401 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.621216 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.621216 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.875244 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.875244 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.740845 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.740845 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.369995 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.369995 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.466797 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.466797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.709106 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.709106 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.586060 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.586060 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.120361 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.120361 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.259521 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.259521 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.887207 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.887207 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.691406 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.691406 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.039795 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.039795 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.204834 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.204834 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.288086 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.288086 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.993164 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.993164 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.836182 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.836182 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.650391 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.650391 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.127197 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.127197 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.930176 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.930176 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.315918 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.315918 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.322754 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.322754 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.104004 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.104004 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.509521 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.509521 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.045410 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.045410 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.788574 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.788574 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.214355 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.214355 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.561523 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.561523 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.169434 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.169434 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.865967 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.865967 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.495361 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.495361 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.232666 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.232666 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.457764 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.457764 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.238770 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.238770 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.935059 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.935059 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.469482 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.469482 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.497559 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.497559 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.981689 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.981689 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.323486 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.323486 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.166748 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.166748 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.598633 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.598633 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.282227 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.282227 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.492432 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.492432 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.967041 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.967041 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.352295 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.352295 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.475342 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.475342 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.947021 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.947021 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.584473 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.584473 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.847412 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.847412 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.019531 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.019531 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.456543 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.456543 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.147217 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.147217 v cell0/CBeast_in[11] (fpgacell)
     1    0.018796    0.056107    6.848495 2203.995605 v cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.056107    0.000000 2203.995605 v cell2/SBsouth_in[6] (fpgacell)
     1    0.006009    0.030091    1.952003 2205.947510 v cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.030091    0.000000 2205.947510 v cell3/SBwest_in[6] (fpgacell)
     1    0.008910    0.036178    1.376065 2207.323730 v cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.036178    0.000000 2207.323730 v cell1/CBnorth_in[6] (fpgacell)
     1    0.010248    0.039259    1.731223 2209.054932 v cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.039259    0.000000 2209.054932 v cell0/CBeast_in[6] (fpgacell)
     1    0.005956    0.029987    2.054776 2211.109619 v cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.029987    0.000000 2211.109619 v cell1/SBwest_in[6] (fpgacell)
     1    0.018810    0.056137    2.228035 2213.337646 v cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.056137    0.000000 2213.337646 v cell3/SBsouth_in[6] (fpgacell)
     1    0.015027    0.048467    2.168008 2215.505615 v cell3/CBnorth_out[6] (fpgacell)
                                                         net160 (net)
                      0.048467    0.000227 2215.505859 v output160/A (sky130_fd_sc_hd__buf_2)
     1    0.034080    0.089417    0.180535 2215.686523 v output160/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[22] (net)
                      0.089444    0.001364 2215.687744 v io_north_out[22] (out)
                                           2215.687744   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2215.687744   data arrival time
---------------------------------------------------------------------------------------------
                                           5784.062012   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005522    0.031579    0.019554 2000.019653 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.031581    0.000000 2000.019653 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.082492    0.103455 2000.123047 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.082492    0.000227 2000.123291 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.686401 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.686401 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.621216 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.621216 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.875244 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.875244 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.740845 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.740845 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.369995 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.369995 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.466797 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.466797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.709106 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.709106 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.586060 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.586060 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.120361 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.120361 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.259521 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.259521 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.887207 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.887207 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.691406 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.691406 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.039795 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.039795 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.204834 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.204834 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.288086 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.288086 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.993164 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.993164 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.836182 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.836182 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.650391 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.650391 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.127197 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.127197 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.930176 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.930176 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.315918 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.315918 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.322754 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.322754 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.104004 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.104004 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.509521 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.509521 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.045410 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.045410 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.788574 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.788574 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.214355 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.214355 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.561523 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.561523 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.169434 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.169434 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.865967 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.865967 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.495361 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.495361 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.232666 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.232666 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.457764 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.457764 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.238770 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.238770 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.935059 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.935059 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.469482 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.469482 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.497559 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.497559 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.981689 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.981689 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.323486 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.323486 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.166748 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.166748 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.598633 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.598633 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.282227 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.282227 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.492432 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.492432 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.967041 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.967041 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.352295 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.352295 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.475342 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.475342 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.947021 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.947021 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.584473 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.584473 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.847412 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.847412 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.019531 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.019531 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.456543 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.456543 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.147217 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.147217 v cell0/CBeast_in[11] (fpgacell)
     1    0.016896    0.052036    6.810297 2203.957520 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.052036    0.000000 2203.957520 v cell2/SBsouth_in[7] (fpgacell)
     1    0.007309    0.032681    1.909029 2205.866455 v cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.032681    0.000000 2205.866455 v cell3/SBwest_in[7] (fpgacell)
     1    0.007710    0.033535    1.394710 2207.261230 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.033535    0.000000 2207.261230 v cell1/CBnorth_in[7] (fpgacell)
     1    0.029853    0.078744    1.732360 2208.993408 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.078744    0.000000 2208.993408 v cell0/CBeast_in[7] (fpgacell)
     1    0.007256    0.032569    2.137085 2211.130615 v cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.032569    0.000000 2211.130615 v cell1/SBwest_in[7] (fpgacell)
     1    0.016910    0.052065    2.205752 2213.336426 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.052065    0.000000 2213.336426 v cell3/SBsouth_in[7] (fpgacell)
     1    0.013746    0.045715    2.102070 2215.438477 v cell3/CBnorth_out[7] (fpgacell)
                                                         net161 (net)
                      0.045715    0.000227 2215.438721 v output161/A (sky130_fd_sc_hd__buf_2)
     1    0.033996    0.089248    0.179398 2215.618164 v output161/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[23] (net)
                      0.089274    0.001364 2215.619385 v io_north_out[23] (out)
                                           2215.619385   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2215.619385   data arrival time
---------------------------------------------------------------------------------------------
                                           5784.130859   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005522    0.031579    0.019554 2000.019653 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.031581    0.000000 2000.019653 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.082492    0.103455 2000.123047 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.082492    0.000227 2000.123291 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.686401 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.686401 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.621216 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.621216 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.875244 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.875244 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.740845 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.740845 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.369995 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.369995 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.466797 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.466797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.709106 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.709106 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.586060 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.586060 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.120361 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.120361 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.259521 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.259521 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.887207 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.887207 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.691406 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.691406 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.039795 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.039795 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.204834 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.204834 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.288086 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.288086 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.993164 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.993164 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.836182 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.836182 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.650391 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.650391 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.127197 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.127197 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.930176 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.930176 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.315918 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.315918 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.322754 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.322754 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.104004 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.104004 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.509521 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.509521 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.045410 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.045410 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.788574 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.788574 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.214355 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.214355 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.561523 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.561523 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.169434 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.169434 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.865967 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.865967 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.495361 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.495361 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.232666 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.232666 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.457764 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.457764 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.238770 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.238770 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.935059 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.935059 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.469482 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.469482 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.497559 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.497559 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.981689 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.981689 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.323486 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.323486 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.166748 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.166748 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.598633 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.598633 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.282227 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.282227 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.492432 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.492432 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.967041 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.967041 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.352295 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.352295 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.475342 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.475342 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.947021 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.947021 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.584473 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.584473 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.847412 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.847412 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.019531 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.019531 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.456543 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.456543 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.147217 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.147217 v cell0/CBeast_in[11] (fpgacell)
     1    0.027596    0.073668    6.553364 2203.700439 v cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.073668    0.000000 2203.700439 v cell2/SBsouth_in[5] (fpgacell)
     1    0.005009    0.028296    1.814669 2205.515137 v cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.028296    0.000000 2205.515137 v cell3/SBwest_in[5] (fpgacell)
     1    0.005310    0.028813    1.125955 2206.641113 v cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.028813    0.000000 2206.641113 v cell1/CBnorth_in[5] (fpgacell)
     1    0.009051    0.036484    1.640274 2208.281494 v cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.036484    0.000000 2208.281494 v cell0/CBeast_in[5] (fpgacell)
     1    0.004956    0.028207    1.748504 2210.029785 v cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.028207    0.000000 2210.029785 v cell1/SBwest_in[5] (fpgacell)
     1    0.027610    0.073699    1.900162 2211.930176 v cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.073699    0.000000 2211.930176 v cell3/SBsouth_in[5] (fpgacell)
     1    0.009108    0.036614    1.433136 2213.363281 v cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.036614    0.000000 2213.363281 v cell2/CBeast_in[5] (fpgacell)
     1    0.021888    0.061519    1.986109 2215.349365 v cell2/CBnorth_out[5] (fpgacell)
                                                         net171 (net)
                      0.061519    0.000227 2215.349609 v output171/A (sky130_fd_sc_hd__buf_2)
     1    0.034061    0.089351    0.186446 2215.535889 v output171/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[5] (net)
                      0.089377    0.001364 2215.537354 v io_north_out[5] (out)
                                           2215.537354   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2215.537354   data arrival time
---------------------------------------------------------------------------------------------
                                           5784.212891   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005522    0.031579    0.019554 2000.019653 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.031581    0.000000 2000.019653 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.082492    0.103455 2000.123047 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.082492    0.000227 2000.123291 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.686401 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.686401 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.621216 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.621216 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.875244 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.875244 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.740845 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.740845 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.369995 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.369995 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.466797 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.466797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.709106 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.709106 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.586060 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.586060 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.120361 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.120361 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.259521 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.259521 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.887207 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.887207 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.691406 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.691406 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.039795 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.039795 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.204834 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.204834 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.288086 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.288086 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.993164 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.993164 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.836182 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.836182 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.650391 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.650391 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.127197 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.127197 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.930176 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.930176 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.315918 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.315918 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.322754 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.322754 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.104004 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.104004 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.509521 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.509521 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.045410 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.045410 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.788574 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.788574 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.214355 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.214355 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.561523 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.561523 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.169434 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.169434 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.865967 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.865967 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.495361 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.495361 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.232666 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.232666 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.457764 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.457764 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.238770 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.238770 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.935059 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.935059 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.469482 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.469482 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.497559 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.497559 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.981689 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.981689 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.323486 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.323486 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.166748 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.166748 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.598633 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.598633 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.282227 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.282227 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.492432 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.492432 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.967041 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.967041 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.352295 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.352295 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.475342 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.475342 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.947021 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.947021 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.584473 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.584473 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.847412 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.847412 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.019531 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.019531 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.456543 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.456543 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.147217 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.147217 v cell0/CBeast_in[11] (fpgacell)
     1    0.018796    0.056107    6.848495 2203.995605 v cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.056107    0.000000 2203.995605 v cell2/SBsouth_in[6] (fpgacell)
     1    0.006009    0.030091    1.952003 2205.947510 v cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.030091    0.000000 2205.947510 v cell3/SBwest_in[6] (fpgacell)
     1    0.008910    0.036178    1.376065 2207.323730 v cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.036178    0.000000 2207.323730 v cell1/CBnorth_in[6] (fpgacell)
     1    0.010248    0.039259    1.731223 2209.054932 v cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.039259    0.000000 2209.054932 v cell0/CBeast_in[6] (fpgacell)
     1    0.005956    0.029987    2.054776 2211.109619 v cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.029987    0.000000 2211.109619 v cell1/SBwest_in[6] (fpgacell)
     1    0.018810    0.056137    2.228035 2213.337646 v cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.056137    0.000000 2213.337646 v cell3/SBsouth_in[6] (fpgacell)
     1    0.005485    0.029074    1.950639 2215.288330 v cell3/CBeast_out[6] (fpgacell)
                                                         net132 (net)
                      0.029074    0.000227 2215.288574 v output132/A (sky130_fd_sc_hd__buf_2)
     1    0.034309    0.090147    0.172577 2215.461182 v output132/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[22] (net)
                      0.090185    0.001819 2215.462891 v io_east_out[22] (out)
                                           2215.462891   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2215.462891   data arrival time
---------------------------------------------------------------------------------------------
                                           5784.287109   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005522    0.031579    0.019554 2000.019653 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.031581    0.000000 2000.019653 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.082492    0.103455 2000.123047 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.082492    0.000227 2000.123291 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.686401 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.686401 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.621216 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.621216 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.875244 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.875244 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.740845 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.740845 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.369995 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.369995 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.466797 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.466797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.709106 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.709106 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.586060 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.586060 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.120361 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.120361 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.259521 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.259521 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.887207 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.887207 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.691406 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.691406 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.039795 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.039795 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.204834 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.204834 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.288086 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.288086 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.993164 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.993164 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.836182 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.836182 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.650391 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.650391 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.127197 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.127197 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.930176 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.930176 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.315918 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.315918 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.322754 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.322754 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.104004 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.104004 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.509521 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.509521 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.045410 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.045410 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.788574 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.788574 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.214355 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.214355 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.561523 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.561523 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.169434 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.169434 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.865967 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.865967 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.495361 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.495361 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.232666 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.232666 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.457764 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.457764 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.238770 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.238770 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.935059 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.935059 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.469482 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.469482 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.497559 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.497559 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.981689 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.981689 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.323486 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.323486 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.166748 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.166748 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.598633 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.598633 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.282227 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.282227 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.492432 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.492432 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.967041 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.967041 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.352295 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.352295 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.475342 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.475342 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.947021 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.947021 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.584473 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.584473 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.847412 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.847412 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.019531 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.019531 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.456543 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.456543 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.147217 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.147217 v cell0/CBeast_in[11] (fpgacell)
     1    0.016896    0.052036    6.810297 2203.957520 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.052036    0.000000 2203.957520 v cell2/SBsouth_in[7] (fpgacell)
     1    0.007309    0.032681    1.909029 2205.866455 v cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.032681    0.000000 2205.866455 v cell3/SBwest_in[7] (fpgacell)
     1    0.007710    0.033535    1.394710 2207.261230 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.033535    0.000000 2207.261230 v cell1/CBnorth_in[7] (fpgacell)
     1    0.029853    0.078744    1.732360 2208.993408 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.078744    0.000000 2208.993408 v cell0/CBeast_in[7] (fpgacell)
     1    0.007256    0.032569    2.137085 2211.130615 v cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.032569    0.000000 2211.130615 v cell1/SBwest_in[7] (fpgacell)
     1    0.016910    0.052065    2.205752 2213.336426 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.052065    0.000000 2213.336426 v cell3/SBsouth_in[7] (fpgacell)
     1    0.007232    0.032459    1.908802 2215.245117 v cell3/CBeast_out[7] (fpgacell)
                                                         net133 (net)
                      0.032459    0.000227 2215.245361 v output133/A (sky130_fd_sc_hd__buf_2)
     1    0.034141    0.089732    0.173713 2215.419189 v output133/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[23] (net)
                      0.089767    0.001592 2215.420654 v io_east_out[23] (out)
                                           2215.420654   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2215.420654   data arrival time
---------------------------------------------------------------------------------------------
                                           5784.329102   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005522    0.031579    0.019554 2000.019653 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.031581    0.000000 2000.019653 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.082492    0.103455 2000.123047 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.082492    0.000227 2000.123291 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.686401 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.686401 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.621216 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.621216 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.875244 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.875244 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.740845 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.740845 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.369995 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.369995 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.466797 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.466797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.709106 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.709106 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.586060 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.586060 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.120361 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.120361 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.259521 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.259521 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.887207 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.887207 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.691406 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.691406 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.039795 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.039795 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.204834 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.204834 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.288086 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.288086 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.993164 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.993164 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.836182 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.836182 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.650391 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.650391 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.127197 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.127197 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.930176 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.930176 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.315918 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.315918 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.322754 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.322754 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.104004 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.104004 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.509521 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.509521 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.045410 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.045410 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.788574 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.788574 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.214355 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.214355 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.561523 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.561523 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.169434 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.169434 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.865967 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.865967 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.495361 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.495361 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.232666 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.232666 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.457764 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.457764 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.238770 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.238770 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.935059 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.935059 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.469482 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.469482 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.497559 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.497559 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.981689 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.981689 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.323486 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.323486 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.166748 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.166748 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.598633 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.598633 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.282227 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.282227 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.492432 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.492432 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.967041 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.967041 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.352295 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.352295 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.475342 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.475342 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.947021 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.947021 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.584473 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.584473 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.847412 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.847412 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.019531 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.019531 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.456543 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.456543 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.147217 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.147217 v cell0/CBeast_in[11] (fpgacell)
     1    0.015896    0.083355    6.366691 2203.513916 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.083355    0.000000 2203.513916 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.004308    0.035768    2.126399 2205.640137 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.035768    0.000000 2205.640137 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.006210    0.040992    1.778517 2207.418701 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.040992    0.000000 2207.418701 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.010556    0.063933    1.713943 2209.132568 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.063933    0.000000 2209.132568 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.004253    0.035531    1.758735 2210.891357 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.035531    0.000000 2210.891357 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.015910    0.083422    2.151637 2213.042969 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.083422    0.000000 2213.042969 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.012157    0.066421    2.155957 2215.198975 ^ cell3/CBnorth_out[4] (fpgacell)
                                                         net158 (net)
                      0.066421    0.000227 2215.199219 ^ output158/A (sky130_fd_sc_hd__buf_2)
     1    0.033996    0.169144    0.204636 2215.403809 ^ output158/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[20] (net)
                      0.169211    0.001364 2215.405273 ^ io_north_out[20] (out)
                                           2215.405273   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2215.405273   data arrival time
---------------------------------------------------------------------------------------------
                                           5784.344727   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005522    0.031579    0.019554 2000.019653 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.031581    0.000000 2000.019653 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.082492    0.103455 2000.123047 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.082492    0.000227 2000.123291 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.686401 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.686401 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.621216 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.621216 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.875244 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.875244 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.740845 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.740845 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.369995 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.369995 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.466797 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.466797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.709106 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.709106 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.586060 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.586060 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.120361 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.120361 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.259521 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.259521 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.887207 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.887207 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.691406 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.691406 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.039795 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.039795 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.204834 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.204834 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.288086 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.288086 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.993164 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.993164 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.836182 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.836182 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.650391 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.650391 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.127197 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.127197 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.930176 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.930176 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.315918 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.315918 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.322754 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.322754 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.104004 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.104004 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.509521 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.509521 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.045410 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.045410 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.788574 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.788574 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.214355 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.214355 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.561523 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.561523 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.169434 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.169434 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.865967 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.865967 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.495361 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.495361 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.232666 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.232666 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.457764 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.457764 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.238770 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.238770 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.935059 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.935059 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.469482 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.469482 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.497559 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.497559 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.981689 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.981689 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.323486 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.323486 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.166748 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.166748 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.598633 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.598633 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.282227 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.282227 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.492432 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.492432 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.967041 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.967041 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.352295 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.352295 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.475342 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.475342 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.947021 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.947021 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.584473 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.584473 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.847412 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.847412 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.019531 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.019531 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.456543 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.456543 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.147217 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.147217 v cell0/CBeast_in[11] (fpgacell)
     1    0.022196    0.062750    6.365099 2203.512207 v cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.062750    0.000000 2203.512207 v cell2/SBsouth_in[12] (fpgacell)
     1    0.004509    0.027467    1.819672 2205.331787 v cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.027467    0.000000 2205.331787 v cell3/SBwest_in[12] (fpgacell)
     1    0.005410    0.028987    1.148237 2206.480225 v cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.028987    0.000000 2206.480225 v cell1/CBnorth_in[12] (fpgacell)
     1    0.009156    0.036957    1.678927 2208.159180 v cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.036957    0.000000 2208.159180 v cell0/CBeast_in[12] (fpgacell)
     1    0.004456    0.027383    2.104571 2210.263672 v cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.027383    0.000000 2210.263672 v cell1/SBwest_in[12] (fpgacell)
     1    0.022210    0.062781    2.031129 2212.294678 v cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.062781    0.000000 2212.294678 v cell3/SBsouth_in[12] (fpgacell)
     1    0.009209    0.037078    1.314447 2213.609131 v cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.037078    0.000000 2213.609131 v cell2/CBeast_in[12] (fpgacell)
     1    0.009908    0.038567    1.601393 2215.210693 v cell2/SBwest_out[12] (fpgacell)
                                                         net222 (net)
                      0.038567    0.000227 2215.210938 v output222/A (sky130_fd_sc_hd__buf_2)
     1    0.035393    0.092533    0.178261 2215.389160 v output222/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[28] (net)
                      0.092589    0.002046 2215.391113 v io_west_out[28] (out)
                                           2215.391113   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2215.391113   data arrival time
---------------------------------------------------------------------------------------------
                                           5784.359375   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005522    0.031579    0.019554 2000.019653 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.031581    0.000000 2000.019653 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.082492    0.103455 2000.123047 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.082492    0.000227 2000.123291 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.686401 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.686401 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.621216 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.621216 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.875244 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.875244 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.740845 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.740845 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.369995 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.369995 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.466797 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.466797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.709106 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.709106 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.586060 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.586060 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.120361 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.120361 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.259521 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.259521 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.887207 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.887207 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.691406 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.691406 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.039795 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.039795 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.204834 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.204834 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.288086 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.288086 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.993164 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.993164 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.836182 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.836182 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.650391 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.650391 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.127197 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.127197 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.930176 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.930176 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.315918 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.315918 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.322754 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.322754 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.104004 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.104004 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.509521 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.509521 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.045410 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.045410 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.788574 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.788574 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.214355 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.214355 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.561523 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.561523 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.169434 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.169434 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.865967 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.865967 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.495361 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.495361 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.232666 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.232666 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.457764 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.457764 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.238770 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.238770 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.935059 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.935059 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.469482 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.469482 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.497559 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.497559 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.981689 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.981689 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.323486 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.323486 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.166748 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.166748 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.598633 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.598633 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.282227 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.282227 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.492432 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.492432 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.967041 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.967041 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.352295 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.352295 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.475342 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.475342 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.947021 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.947021 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.584473 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.584473 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.847412 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.847412 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.019531 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.019531 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.456543 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.456543 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.147217 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.147217 v cell0/CBeast_in[11] (fpgacell)
     1    0.015896    0.083355    6.366691 2203.513916 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.083355    0.000000 2203.513916 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.004308    0.035768    2.126399 2205.640137 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.035768    0.000000 2205.640137 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.006210    0.040992    1.778517 2207.418701 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.040992    0.000000 2207.418701 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.010556    0.063933    1.713943 2209.132568 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.063933    0.000000 2209.132568 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.004253    0.035531    1.758735 2210.891357 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.035531    0.000000 2210.891357 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.015910    0.083422    2.151637 2213.042969 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.083422    0.000000 2213.042969 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.005521    0.039075    2.130719 2215.173828 ^ cell3/CBeast_out[4] (fpgacell)
                                                         net130 (net)
                      0.039075    0.000227 2215.174072 ^ output130/A (sky130_fd_sc_hd__buf_2)
     1    0.034145    0.169776    0.194632 2215.368652 ^ output130/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[20] (net)
                      0.169798    0.001592 2215.370117 ^ io_east_out[20] (out)
                                           2215.370117   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2215.370117   data arrival time
---------------------------------------------------------------------------------------------
                                           5784.379883   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005522    0.031579    0.019554 2000.019653 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.031581    0.000000 2000.019653 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.082492    0.103455 2000.123047 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.082492    0.000227 2000.123291 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.686401 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.686401 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.621216 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.621216 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.875244 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.875244 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.740845 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.740845 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.369995 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.369995 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.466797 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.466797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.709106 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.709106 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.586060 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.586060 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.120361 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.120361 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.259521 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.259521 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.887207 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.887207 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.691406 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.691406 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.039795 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.039795 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.204834 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.204834 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.288086 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.288086 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.993164 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.993164 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.836182 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.836182 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.650391 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.650391 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.127197 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.127197 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.930176 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.930176 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.315918 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.315918 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.322754 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.322754 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.104004 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.104004 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.509521 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.509521 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.045410 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.045410 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.788574 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.788574 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.214355 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.214355 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.561523 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.561523 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.169434 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.169434 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.865967 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.865967 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.495361 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.495361 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.232666 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.232666 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.457764 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.457764 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.238770 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.238770 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.935059 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.935059 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.469482 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.469482 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.497559 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.497559 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.981689 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.981689 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.323486 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.323486 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.166748 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.166748 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.598633 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.598633 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.282227 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.282227 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.492432 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.492432 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.967041 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.967041 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.352295 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.352295 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.475342 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.475342 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.947021 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.947021 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.584473 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.584473 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.847412 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.847412 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.019531 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.019531 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.456543 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.456543 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.147217 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.147217 v cell0/CBeast_in[11] (fpgacell)
     1    0.027596    0.073668    6.553364 2203.700439 v cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.073668    0.000000 2203.700439 v cell2/SBsouth_in[5] (fpgacell)
     1    0.005009    0.028296    1.814669 2205.515137 v cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.028296    0.000000 2205.515137 v cell3/SBwest_in[5] (fpgacell)
     1    0.005310    0.028813    1.125955 2206.641113 v cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.028813    0.000000 2206.641113 v cell1/CBnorth_in[5] (fpgacell)
     1    0.009051    0.036484    1.640274 2208.281494 v cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.036484    0.000000 2208.281494 v cell0/CBeast_in[5] (fpgacell)
     1    0.004956    0.028207    1.748504 2210.029785 v cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.028207    0.000000 2210.029785 v cell1/SBwest_in[5] (fpgacell)
     1    0.027610    0.073699    1.900162 2211.930176 v cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.073699    0.000000 2211.930176 v cell3/SBsouth_in[5] (fpgacell)
     1    0.009108    0.036614    1.433136 2213.363281 v cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.036614    0.000000 2213.363281 v cell2/CBeast_in[5] (fpgacell)
     1    0.006881    0.031729    1.361286 2214.724365 v cell2/SBwest_out[5] (fpgacell)
                                                         net215 (net)
                      0.031729    0.000227 2214.724609 v output215/A (sky130_fd_sc_hd__buf_2)
     1    0.035285    0.092341    0.175305 2214.899902 v output215/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[21] (net)
                      0.092395    0.002046 2214.902100 v io_west_out[21] (out)
                                           2214.902100   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2214.902100   data arrival time
---------------------------------------------------------------------------------------------
                                           5784.848145   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005522    0.031579    0.019554 2000.019653 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.031581    0.000000 2000.019653 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.082492    0.103455 2000.123047 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.082492    0.000227 2000.123291 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.686401 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.686401 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.621216 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.621216 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.875244 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.875244 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.740845 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.740845 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.369995 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.369995 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.466797 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.466797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.709106 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.709106 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.586060 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.586060 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.120361 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.120361 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.259521 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.259521 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.887207 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.887207 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.691406 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.691406 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.039795 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.039795 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.204834 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.204834 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.288086 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.288086 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.993164 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.993164 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.836182 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.836182 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.650391 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.650391 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.127197 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.127197 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.930176 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.930176 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.315918 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.315918 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.322754 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.322754 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.104004 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.104004 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.509521 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.509521 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.045410 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.045410 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.788574 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.788574 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.214355 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.214355 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.561523 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.561523 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.169434 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.169434 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.865967 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.865967 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.495361 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.495361 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.232666 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.232666 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.457764 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.457764 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.238770 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.238770 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.935059 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.935059 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.469482 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.469482 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.497559 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.497559 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.981689 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.981689 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.323486 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.323486 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.166748 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.166748 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.598633 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.598633 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.282227 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.282227 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.492432 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.492432 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.967041 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.967041 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.352295 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.352295 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.475342 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.475342 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.947021 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.947021 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.584473 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.584473 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.847412 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.847412 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.019531 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.019531 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.456543 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.456543 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.147217 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.147217 v cell0/CBeast_in[11] (fpgacell)
     1    0.022196    0.062750    6.365099 2203.512207 v cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.062750    0.000000 2203.512207 v cell2/SBsouth_in[12] (fpgacell)
     1    0.004509    0.027467    1.819672 2205.331787 v cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.027467    0.000000 2205.331787 v cell3/SBwest_in[12] (fpgacell)
     1    0.005410    0.028987    1.148237 2206.480225 v cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.028987    0.000000 2206.480225 v cell1/CBnorth_in[12] (fpgacell)
     1    0.009156    0.036957    1.678927 2208.159180 v cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.036957    0.000000 2208.159180 v cell0/CBeast_in[12] (fpgacell)
     1    0.004456    0.027383    2.104571 2210.263672 v cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.027383    0.000000 2210.263672 v cell1/SBwest_in[12] (fpgacell)
     1    0.022210    0.062781    2.031129 2212.294678 v cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.062781    0.000000 2212.294678 v cell3/SBsouth_in[12] (fpgacell)
     1    0.023365    0.064826    2.147772 2214.442627 v cell3/CBnorth_out[12] (fpgacell)
                                                         net166 (net)
                      0.064826    0.000227 2214.442871 v output166/A (sky130_fd_sc_hd__buf_2)
     1    0.033907    0.089008    0.187583 2214.630371 v output166/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[28] (net)
                      0.089034    0.001364 2214.631592 v io_north_out[28] (out)
                                           2214.631592   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2214.631592   data arrival time
---------------------------------------------------------------------------------------------
                                           5785.118652   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005522    0.031579    0.019554 2000.019653 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.031581    0.000000 2000.019653 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.082492    0.103455 2000.123047 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.082492    0.000227 2000.123291 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.686401 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.686401 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.621216 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.621216 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.875244 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.875244 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.740845 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.740845 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.369995 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.369995 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.466797 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.466797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.709106 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.709106 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.586060 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.586060 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.120361 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.120361 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.259521 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.259521 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.887207 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.887207 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.691406 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.691406 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.039795 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.039795 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.204834 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.204834 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.288086 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.288086 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.993164 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.993164 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.836182 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.836182 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.650391 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.650391 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.127197 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.127197 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.930176 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.930176 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.315918 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.315918 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.322754 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.322754 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.104004 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.104004 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.509521 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.509521 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.045410 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.045410 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.788574 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.788574 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.214355 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.214355 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.561523 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.561523 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.169434 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.169434 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.865967 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.865967 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.495361 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.495361 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.232666 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.232666 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.457764 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.457764 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.238770 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.238770 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.935059 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.935059 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.469482 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.469482 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.497559 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.497559 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.981689 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.981689 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.323486 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.323486 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.166748 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.166748 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.598633 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.598633 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.282227 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.282227 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.492432 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.492432 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.967041 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.967041 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.352295 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.352295 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.475342 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.475342 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.947021 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.947021 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.584473 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.584473 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.847412 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.847412 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.019531 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.019531 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.456543 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.456543 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.147217 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.147217 v cell0/CBeast_in[11] (fpgacell)
     1    0.022196    0.062750    6.365099 2203.512207 v cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.062750    0.000000 2203.512207 v cell2/SBsouth_in[12] (fpgacell)
     1    0.004509    0.027467    1.819672 2205.331787 v cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.027467    0.000000 2205.331787 v cell3/SBwest_in[12] (fpgacell)
     1    0.005410    0.028987    1.148237 2206.480225 v cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.028987    0.000000 2206.480225 v cell1/CBnorth_in[12] (fpgacell)
     1    0.009156    0.036957    1.678927 2208.159180 v cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.036957    0.000000 2208.159180 v cell0/CBeast_in[12] (fpgacell)
     1    0.004456    0.027383    2.104571 2210.263672 v cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.027383    0.000000 2210.263672 v cell1/SBwest_in[12] (fpgacell)
     1    0.022210    0.062781    2.031129 2212.294678 v cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.062781    0.000000 2212.294678 v cell3/SBsouth_in[12] (fpgacell)
     1    0.005456    0.029014    1.821945 2214.116699 v cell3/CBeast_out[12] (fpgacell)
                                                         net138 (net)
                      0.029014    0.000227 2214.116943 v output138/A (sky130_fd_sc_hd__buf_2)
     1    0.034141    0.089757    0.172122 2214.289062 v output138/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[28] (net)
                      0.089792    0.001592 2214.290771 v io_east_out[28] (out)
                                           2214.290771   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2214.290771   data arrival time
---------------------------------------------------------------------------------------------
                                           5785.459473   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005522    0.031579    0.019554 2000.019653 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.031581    0.000000 2000.019653 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.082492    0.103455 2000.123047 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.082492    0.000227 2000.123291 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.686401 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.686401 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.621216 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.621216 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.875244 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.875244 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.740845 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.740845 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.369995 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.369995 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.466797 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.466797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.709106 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.709106 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.586060 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.586060 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.120361 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.120361 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.259521 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.259521 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.887207 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.887207 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.691406 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.691406 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.039795 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.039795 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.204834 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.204834 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.288086 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.288086 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.993164 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.993164 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.836182 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.836182 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.650391 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.650391 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.127197 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.127197 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.930176 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.930176 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.315918 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.315918 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.322754 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.322754 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.104004 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.104004 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.509521 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.509521 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.045410 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.045410 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.788574 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.788574 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.214355 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.214355 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.561523 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.561523 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.169434 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.169434 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.865967 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.865967 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.495361 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.495361 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.232666 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.232666 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.457764 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.457764 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.238770 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.238770 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.935059 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.935059 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.469482 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.469482 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.497559 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.497559 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.981689 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.981689 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.323486 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.323486 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.166748 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.166748 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.598633 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.598633 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.282227 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.282227 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.492432 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.492432 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.967041 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.967041 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.352295 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.352295 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.475342 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.475342 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.947021 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.947021 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.584473 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.584473 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.847412 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.847412 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.019531 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.019531 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.456543 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.456543 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.147217 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.147217 v cell0/CBeast_in[11] (fpgacell)
     1    0.027596    0.073668    6.553364 2203.700439 v cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.073668    0.000000 2203.700439 v cell2/SBsouth_in[5] (fpgacell)
     1    0.005009    0.028296    1.814669 2205.515137 v cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.028296    0.000000 2205.515137 v cell3/SBwest_in[5] (fpgacell)
     1    0.005310    0.028813    1.125955 2206.641113 v cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.028813    0.000000 2206.641113 v cell1/CBnorth_in[5] (fpgacell)
     1    0.009051    0.036484    1.640274 2208.281494 v cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.036484    0.000000 2208.281494 v cell0/CBeast_in[5] (fpgacell)
     1    0.004956    0.028207    1.748504 2210.029785 v cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.028207    0.000000 2210.029785 v cell1/SBwest_in[5] (fpgacell)
     1    0.027610    0.073699    1.900162 2211.930176 v cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.073699    0.000000 2211.930176 v cell3/SBsouth_in[5] (fpgacell)
     1    0.021877    0.061494    2.052047 2213.982178 v cell3/CBnorth_out[5] (fpgacell)
                                                         net159 (net)
                      0.061494    0.000227 2213.982422 v output159/A (sky130_fd_sc_hd__buf_2)
     1    0.033912    0.089016    0.186219 2214.168457 v output159/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[21] (net)
                      0.089041    0.001364 2214.169922 v io_north_out[21] (out)
                                           2214.169922   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2214.169922   data arrival time
---------------------------------------------------------------------------------------------
                                           5785.580078   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005522    0.031579    0.019554 2000.019653 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.031581    0.000000 2000.019653 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.082492    0.103455 2000.123047 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.082492    0.000227 2000.123291 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.686401 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.686401 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.621216 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.621216 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.875244 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.875244 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.740845 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.740845 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.369995 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.369995 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.466797 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.466797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.709106 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.709106 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.586060 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.586060 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.120361 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.120361 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.259521 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.259521 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.887207 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.887207 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.691406 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.691406 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.039795 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.039795 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.204834 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.204834 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.288086 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.288086 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.993164 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.993164 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.836182 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.836182 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.650391 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.650391 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.127197 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.127197 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.930176 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.930176 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.315918 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.315918 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.322754 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.322754 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.104004 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.104004 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.509521 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.509521 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.045410 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.045410 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.788574 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.788574 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.214355 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.214355 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.561523 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.561523 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.169434 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.169434 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.865967 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.865967 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.495361 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.495361 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.232666 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.232666 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.457764 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.457764 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.238770 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.238770 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.935059 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.935059 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.469482 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.469482 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.497559 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.497559 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.981689 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.981689 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.323486 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.323486 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.166748 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.166748 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.598633 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.598633 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.282227 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.282227 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.492432 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.492432 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.967041 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.967041 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.352295 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.352295 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.475342 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.475342 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.947021 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.947021 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.584473 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.584473 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.847412 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.847412 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.019531 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.019531 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.456543 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.456543 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.147217 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.147217 v cell0/CBeast_in[11] (fpgacell)
     1    0.027596    0.073668    6.553364 2203.700439 v cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.073668    0.000000 2203.700439 v cell2/SBsouth_in[5] (fpgacell)
     1    0.005009    0.028296    1.814669 2205.515137 v cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.028296    0.000000 2205.515137 v cell3/SBwest_in[5] (fpgacell)
     1    0.005310    0.028813    1.125955 2206.641113 v cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.028813    0.000000 2206.641113 v cell1/CBnorth_in[5] (fpgacell)
     1    0.009051    0.036484    1.640274 2208.281494 v cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.036484    0.000000 2208.281494 v cell0/CBeast_in[5] (fpgacell)
     1    0.004956    0.028207    1.748504 2210.029785 v cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.028207    0.000000 2210.029785 v cell1/SBwest_in[5] (fpgacell)
     1    0.027610    0.073699    1.900162 2211.930176 v cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.073699    0.000000 2211.930176 v cell3/SBsouth_in[5] (fpgacell)
     1    0.005553    0.029201    1.816034 2213.746094 v cell3/CBeast_out[5] (fpgacell)
                                                         net131 (net)
                      0.029201    0.000227 2213.746338 v output131/A (sky130_fd_sc_hd__buf_2)
     1    0.034130    0.089762    0.172122 2213.918457 v output131/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[21] (net)
                      0.089801    0.001819 2213.920166 v io_east_out[21] (out)
                                           2213.920166   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2213.920166   data arrival time
---------------------------------------------------------------------------------------------
                                           5785.830078   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005522    0.031579    0.019554 2000.019653 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.031581    0.000000 2000.019653 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.082492    0.103455 2000.123047 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.082492    0.000227 2000.123291 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.686401 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.686401 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.621216 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.621216 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.875244 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.875244 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.740845 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.740845 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.369995 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.369995 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.466797 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.466797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.709106 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.709106 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.586060 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.586060 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.120361 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.120361 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.259521 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.259521 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.887207 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.887207 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.691406 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.691406 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.039795 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.039795 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.204834 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.204834 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.288086 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.288086 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.993164 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.993164 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.836182 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.836182 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.650391 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.650391 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.127197 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.127197 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.930176 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.930176 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.315918 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.315918 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.322754 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.322754 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.104004 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.104004 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.509521 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.509521 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.045410 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.045410 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.788574 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.788574 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.214355 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.214355 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.561523 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.561523 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.169434 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.169434 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.865967 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.865967 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.495361 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.495361 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.232666 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.232666 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.457764 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.457764 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.238770 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.238770 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.935059 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.935059 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.469482 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.469482 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.497559 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.497559 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.981689 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.981689 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.323486 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.323486 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.166748 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.166748 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.598633 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.598633 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.282227 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.282227 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.492432 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.492432 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.967041 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.967041 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.352295 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.352295 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.475342 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.475342 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.947021 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.947021 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.584473 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.584473 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.847412 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.847412 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.019531 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.019531 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.456543 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.456543 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.147217 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.147217 v cell0/CBeast_in[11] (fpgacell)
     1    0.019596    0.058524    6.647042 2203.794189 v cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.058524    0.000000 2203.794189 v cell2/SBsouth_in[13] (fpgacell)
     1    0.006409    0.030861    2.036813 2205.831055 v cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.030861    0.000000 2205.831055 v cell3/SBwest_in[13] (fpgacell)
     1    0.016010    0.050002    1.882654 2207.713623 v cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.050002    0.000000 2207.713623 v cell1/CBnorth_in[13] (fpgacell)
     1    0.018249    0.054462    1.414264 2209.127930 v cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.054462    0.000000 2209.127930 v cell0/CBeast_in[13] (fpgacell)
     1    0.006356    0.030757    2.203933 2211.331787 v cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.030757    0.000000 2211.331787 v cell1/SBwest_in[13] (fpgacell)
     1    0.007824    0.033691    2.256002 2213.587891 v cell1/CBeast_out[13] (fpgacell)
                                                         net124 (net)
                      0.033691    0.000227 2213.588135 v output124/A (sky130_fd_sc_hd__buf_2)
     1    0.034099    0.089627    0.174168 2213.762207 v output124/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[13] (net)
                      0.089661    0.001592 2213.763916 v io_east_out[13] (out)
                                           2213.763916   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2213.763916   data arrival time
---------------------------------------------------------------------------------------------
                                           5785.986328   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005522    0.031579    0.019554 2000.019653 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.031581    0.000000 2000.019653 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.082492    0.103455 2000.123047 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.082492    0.000227 2000.123291 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.686401 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.686401 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.621216 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.621216 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.875244 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.875244 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.740845 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.740845 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.369995 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.369995 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.466797 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.466797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.709106 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.709106 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.586060 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.586060 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.120361 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.120361 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.259521 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.259521 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.887207 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.887207 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.691406 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.691406 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.039795 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.039795 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.204834 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.204834 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.288086 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.288086 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.993164 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.993164 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.836182 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.836182 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.650391 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.650391 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.127197 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.127197 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.930176 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.930176 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.315918 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.315918 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.322754 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.322754 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.104004 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.104004 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.509521 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.509521 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.045410 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.045410 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.788574 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.788574 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.214355 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.214355 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.561523 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.561523 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.169434 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.169434 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.865967 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.865967 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.495361 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.495361 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.232666 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.232666 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.457764 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.457764 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.238770 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.238770 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.935059 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.935059 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.469482 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.469482 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.497559 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.497559 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.981689 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.981689 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.323486 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.323486 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.166748 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.166748 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.598633 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.598633 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.282227 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.282227 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.492432 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.492432 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.967041 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.967041 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.352295 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.352295 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.475342 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.475342 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.947021 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.947021 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.584473 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.584473 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.847412 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.847412 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.019531 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.019531 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.456543 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.456543 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.147217 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.147217 v cell0/CBeast_in[11] (fpgacell)
     1    0.019596    0.058524    6.647042 2203.794189 v cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.058524    0.000000 2203.794189 v cell2/SBsouth_in[13] (fpgacell)
     1    0.006409    0.030861    2.036813 2205.831055 v cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.030861    0.000000 2205.831055 v cell3/SBwest_in[13] (fpgacell)
     1    0.016010    0.050002    1.882654 2207.713623 v cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.050002    0.000000 2207.713623 v cell1/CBnorth_in[13] (fpgacell)
     1    0.018249    0.054462    1.414264 2209.127930 v cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.054462    0.000000 2209.127930 v cell0/CBeast_in[13] (fpgacell)
     1    0.006356    0.030757    2.203933 2211.331787 v cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.030757    0.000000 2211.331787 v cell1/SBwest_in[13] (fpgacell)
     1    0.012587    0.043247    1.876288 2213.208008 v cell1/SBsouth_out[13] (fpgacell)
                                                         net195 (net)
                      0.043247    0.000227 2213.208252 v output195/A (sky130_fd_sc_hd__buf_2)
     1    0.034981    0.091551    0.179625 2213.387939 v output195/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[29] (net)
                      0.091596    0.001819 2213.389893 v io_south_out[29] (out)
                                           2213.389893   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2213.389893   data arrival time
---------------------------------------------------------------------------------------------
                                           5786.359863   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005522    0.031579    0.019554 2000.019653 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.031581    0.000000 2000.019653 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.082492    0.103455 2000.123047 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.082492    0.000227 2000.123291 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.686401 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.686401 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.621216 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.621216 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.875244 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.875244 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.740845 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.740845 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.369995 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.369995 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.466797 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.466797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.709106 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.709106 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.586060 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.586060 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.120361 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.120361 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.259521 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.259521 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.887207 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.887207 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.691406 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.691406 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.039795 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.039795 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.204834 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.204834 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.288086 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.288086 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.993164 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.993164 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.836182 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.836182 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.650391 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.650391 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.127197 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.127197 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.930176 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.930176 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.315918 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.315918 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.322754 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.322754 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.104004 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.104004 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.509521 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.509521 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.045410 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.045410 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.788574 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.788574 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.214355 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.214355 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.561523 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.561523 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.169434 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.169434 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.865967 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.865967 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.495361 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.495361 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.232666 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.232666 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.457764 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.457764 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.238770 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.238770 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.935059 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.935059 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.469482 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.469482 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.497559 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.497559 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.981689 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.981689 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.323486 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.323486 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.166748 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.166748 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.598633 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.598633 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.282227 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.282227 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.492432 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.492432 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.967041 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.967041 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.352295 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.352295 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.475342 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.475342 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.947021 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.947021 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.584473 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.584473 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.847412 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.847412 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.019531 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.019531 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.456543 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.456543 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.147217 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.147217 v cell0/CBeast_in[11] (fpgacell)
     1    0.016896    0.052036    6.810297 2203.957520 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.052036    0.000000 2203.957520 v cell2/SBsouth_in[7] (fpgacell)
     1    0.007309    0.032681    1.909029 2205.866455 v cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.032681    0.000000 2205.866455 v cell3/SBwest_in[7] (fpgacell)
     1    0.007710    0.033535    1.394710 2207.261230 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.033535    0.000000 2207.261230 v cell1/CBnorth_in[7] (fpgacell)
     1    0.029853    0.078744    1.732360 2208.993408 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.078744    0.000000 2208.993408 v cell0/CBeast_in[7] (fpgacell)
     1    0.007256    0.032569    2.137085 2211.130615 v cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.032569    0.000000 2211.130615 v cell1/SBwest_in[7] (fpgacell)
     1    0.007014    0.031998    2.005891 2213.136475 v cell1/CBeast_out[7] (fpgacell)
                                                         net145 (net)
                      0.031998    0.000227 2213.136719 v output145/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.090030    0.173713 2213.310547 v output145/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[7] (net)
                      0.090066    0.001592 2213.312012 v io_east_out[7] (out)
                                           2213.312012   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2213.312012   data arrival time
---------------------------------------------------------------------------------------------
                                           5786.438477   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005522    0.031579    0.019554 2000.019653 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.031581    0.000000 2000.019653 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.082492    0.103455 2000.123047 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.082492    0.000227 2000.123291 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.686401 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.686401 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.621216 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.621216 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.875244 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.875244 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.740845 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.740845 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.369995 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.369995 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.466797 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.466797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.709106 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.709106 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.586060 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.586060 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.120361 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.120361 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.259521 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.259521 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.887207 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.887207 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.691406 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.691406 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.039795 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.039795 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.204834 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.204834 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.288086 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.288086 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.993164 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.993164 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.836182 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.836182 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.650391 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.650391 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.127197 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.127197 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.930176 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.930176 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.315918 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.315918 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.322754 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.322754 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.104004 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.104004 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.509521 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.509521 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.045410 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.045410 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.788574 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.788574 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.214355 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.214355 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.561523 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.561523 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.169434 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.169434 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.865967 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.865967 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.495361 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.495361 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.232666 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.232666 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.457764 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.457764 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.238770 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.238770 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.935059 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.935059 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.469482 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.469482 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.497559 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.497559 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.981689 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.981689 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.323486 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.323486 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.166748 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.166748 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.598633 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.598633 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.282227 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.282227 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.492432 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.492432 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.967041 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.967041 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.352295 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.352295 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.475342 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.475342 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.947021 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.947021 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.584473 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.584473 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.847412 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.847412 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.019531 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.019531 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.456543 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.456543 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.147217 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.147217 v cell0/CBeast_in[11] (fpgacell)
     1    0.018796    0.056107    6.848495 2203.995605 v cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.056107    0.000000 2203.995605 v cell2/SBsouth_in[6] (fpgacell)
     1    0.006009    0.030091    1.952003 2205.947510 v cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.030091    0.000000 2205.947510 v cell3/SBwest_in[6] (fpgacell)
     1    0.008910    0.036178    1.376065 2207.323730 v cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.036178    0.000000 2207.323730 v cell1/CBnorth_in[6] (fpgacell)
     1    0.010248    0.039259    1.731223 2209.054932 v cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.039259    0.000000 2209.054932 v cell0/CBeast_in[6] (fpgacell)
     1    0.005956    0.029987    2.054776 2211.109619 v cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.029987    0.000000 2211.109619 v cell1/SBwest_in[6] (fpgacell)
     1    0.005229    0.028601    2.002707 2213.112305 v cell1/CBeast_out[6] (fpgacell)
                                                         net144 (net)
                      0.028601    0.000227 2213.112549 v output144/A (sky130_fd_sc_hd__buf_2)
     1    0.034377    0.090304    0.172349 2213.284912 v output144/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[6] (net)
                      0.090343    0.001819 2213.286865 v io_east_out[6] (out)
                                           2213.286865   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2213.286865   data arrival time
---------------------------------------------------------------------------------------------
                                           5786.463379   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005522    0.031579    0.019554 2000.019653 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.031581    0.000000 2000.019653 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.082492    0.103455 2000.123047 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.082492    0.000227 2000.123291 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.686401 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.686401 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.621216 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.621216 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.875244 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.875244 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.740845 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.740845 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.369995 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.369995 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.466797 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.466797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.709106 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.709106 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.586060 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.586060 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.120361 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.120361 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.259521 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.259521 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.887207 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.887207 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.691406 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.691406 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.039795 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.039795 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.204834 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.204834 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.288086 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.288086 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.993164 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.993164 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.836182 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.836182 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.650391 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.650391 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.127197 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.127197 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.930176 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.930176 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.315918 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.315918 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.322754 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.322754 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.104004 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.104004 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.509521 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.509521 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.045410 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.045410 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.788574 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.788574 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.214355 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.214355 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.561523 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.561523 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.169434 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.169434 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.865967 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.865967 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.495361 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.495361 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.232666 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.232666 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.457764 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.457764 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.238770 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.238770 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.935059 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.935059 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.469482 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.469482 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.497559 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.497559 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.981689 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.981689 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.323486 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.323486 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.166748 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.166748 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.598633 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.598633 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.282227 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.282227 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.492432 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.492432 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.967041 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.967041 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.352295 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.352295 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.475342 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.475342 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.947021 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.947021 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.584473 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.584473 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.847412 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.847412 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.019531 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.019531 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.456543 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.456543 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.147217 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.147217 v cell0/CBeast_in[11] (fpgacell)
     1    0.015896    0.083355    6.366691 2203.513916 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.083355    0.000000 2203.513916 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.004308    0.035768    2.126399 2205.640137 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.035768    0.000000 2205.640137 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.006210    0.040992    1.778517 2207.418701 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.040992    0.000000 2207.418701 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.010556    0.063933    1.713943 2209.132568 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.063933    0.000000 2209.132568 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.004253    0.035531    1.758735 2210.891357 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.035531    0.000000 2210.891357 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.005687    0.039751    2.114575 2213.006104 ^ cell1/CBeast_out[4] (fpgacell)
                                                         net142 (net)
                      0.039751    0.000227 2213.006104 ^ output142/A (sky130_fd_sc_hd__buf_2)
     1    0.034379    0.170880    0.195541 2213.201660 ^ output142/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[4] (net)
                      0.170905    0.001819 2213.203613 ^ io_east_out[4] (out)
                                           2213.203613   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2213.203613   data arrival time
---------------------------------------------------------------------------------------------
                                           5786.546387   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005522    0.031579    0.019554 2000.019653 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.031581    0.000000 2000.019653 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.082492    0.103455 2000.123047 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.082492    0.000227 2000.123291 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.686401 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.686401 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.621216 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.621216 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.875244 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.875244 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.740845 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.740845 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.369995 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.369995 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.466797 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.466797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.709106 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.709106 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.586060 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.586060 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.120361 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.120361 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.259521 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.259521 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.887207 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.887207 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.691406 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.691406 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.039795 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.039795 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.204834 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.204834 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.288086 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.288086 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.993164 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.993164 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.836182 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.836182 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.650391 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.650391 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.127197 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.127197 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.930176 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.930176 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.315918 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.315918 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.322754 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.322754 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.104004 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.104004 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.509521 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.509521 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.045410 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.045410 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.788574 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.788574 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.214355 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.214355 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.561523 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.561523 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.169434 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.169434 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.865967 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.865967 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.495361 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.495361 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.232666 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.232666 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.457764 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.457764 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.238770 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.238770 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.935059 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.935059 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.469482 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.469482 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.497559 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.497559 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.981689 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.981689 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.323486 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.323486 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.166748 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.166748 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.598633 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.598633 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.282227 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.282227 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.492432 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.492432 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.967041 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.967041 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.352295 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.352295 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.475342 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.475342 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.947021 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.947021 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.584473 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.584473 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.847412 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.847412 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.019531 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.019531 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.456543 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.456543 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.147217 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.147217 v cell0/CBeast_in[11] (fpgacell)
     1    0.015896    0.083355    6.366691 2203.513916 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.083355    0.000000 2203.513916 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.004308    0.035768    2.126399 2205.640137 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.035768    0.000000 2205.640137 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.006210    0.040992    1.778517 2207.418701 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.040992    0.000000 2207.418701 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.010556    0.063933    1.713943 2209.132568 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.063933    0.000000 2209.132568 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.004253    0.035531    1.758735 2210.891357 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.035531    0.000000 2210.891357 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.005127    0.036431    1.774652 2212.666016 ^ cell1/SBsouth_out[4] (fpgacell)
                                                         net186 (net)
                      0.036431    0.000227 2212.666260 ^ output186/A (sky130_fd_sc_hd__buf_2)
     1    0.034907    0.173363    0.195996 2212.862305 ^ output186/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[20] (net)
                      0.173391    0.001819 2212.864014 ^ io_south_out[20] (out)
                                           2212.864014   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2212.864014   data arrival time
---------------------------------------------------------------------------------------------
                                           5786.885742   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005522    0.031579    0.019554 2000.019653 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.031581    0.000000 2000.019653 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.082492    0.103455 2000.123047 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.082492    0.000227 2000.123291 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.686401 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.686401 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.621216 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.621216 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.875244 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.875244 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.740845 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.740845 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.369995 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.369995 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.466797 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.466797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.709106 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.709106 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.586060 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.586060 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.120361 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.120361 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.259521 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.259521 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.887207 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.887207 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.691406 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.691406 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.039795 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.039795 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.204834 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.204834 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.288086 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.288086 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.993164 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.993164 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.836182 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.836182 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.650391 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.650391 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.127197 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.127197 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.930176 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.930176 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.315918 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.315918 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.322754 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.322754 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.104004 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.104004 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.509521 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.509521 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.045410 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.045410 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.788574 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.788574 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.214355 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.214355 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.561523 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.561523 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.169434 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.169434 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.865967 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.865967 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.495361 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.495361 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.232666 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.232666 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.457764 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.457764 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.238770 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.238770 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.935059 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.935059 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.469482 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.469482 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.497559 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.497559 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.981689 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.981689 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.323486 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.323486 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.166748 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.166748 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.598633 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.598633 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.282227 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.282227 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.492432 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.492432 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.967041 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.967041 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.352295 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.352295 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.475342 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.475342 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.947021 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.947021 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.584473 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.584473 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.847412 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.847412 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.019531 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.019531 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.456543 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.456543 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.147217 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.147217 v cell0/CBeast_in[11] (fpgacell)
     1    0.016896    0.088861    6.619075 2203.766113 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.088861    0.000000 2203.766113 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.007309    0.049443    2.037723 2205.803955 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.049443    0.000000 2205.803955 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.007710    0.047397    1.573199 2207.377197 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.047397    0.000000 2207.377197 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.029853    0.153202    1.588887 2208.966064 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.153202    0.000000 2208.966064 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.007256    0.049210    2.026127 2210.992188 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.049210    0.000000 2210.992188 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.005976    0.039977    1.567059 2212.559082 ^ cell1/SBsouth_out[7] (fpgacell)
                                                         net189 (net)
                      0.039977    0.000227 2212.559326 ^ output189/A (sky130_fd_sc_hd__buf_2)
     1    0.034907    0.173356    0.197360 2212.756836 ^ output189/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[23] (net)
                      0.173384    0.001819 2212.758545 ^ io_south_out[23] (out)
                                           2212.758545   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2212.758545   data arrival time
---------------------------------------------------------------------------------------------
                                           5786.991211   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005522    0.031579    0.019554 2000.019653 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.031581    0.000000 2000.019653 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.082492    0.103455 2000.123047 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.082492    0.000227 2000.123291 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.686401 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.686401 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.621216 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.621216 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.875244 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.875244 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.740845 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.740845 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.369995 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.369995 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.466797 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.466797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.709106 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.709106 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.586060 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.586060 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.120361 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.120361 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.259521 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.259521 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.887207 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.887207 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.691406 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.691406 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.039795 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.039795 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.204834 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.204834 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.288086 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.288086 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.993164 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.993164 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.836182 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.836182 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.650391 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.650391 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.127197 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.127197 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.930176 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.930176 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.315918 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.315918 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.322754 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.322754 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.104004 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.104004 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.509521 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.509521 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.045410 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.045410 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.788574 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.788574 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.214355 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.214355 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.561523 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.561523 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.169434 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.169434 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.865967 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.865967 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.495361 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.495361 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.232666 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.232666 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.457764 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.457764 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.238770 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.238770 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.935059 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.935059 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.469482 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.469482 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.497559 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.497559 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.981689 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.981689 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.323486 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.323486 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.166748 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.166748 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.598633 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.598633 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.282227 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.282227 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.492432 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.492432 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.967041 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.967041 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.352295 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.352295 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.475342 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.475342 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.947021 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.947021 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.584473 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.584473 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.847412 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.847412 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.019531 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.019531 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.456543 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.456543 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.147217 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.147217 v cell0/CBeast_in[11] (fpgacell)
     1    0.018796    0.056107    6.848495 2203.995605 v cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.056107    0.000000 2203.995605 v cell2/SBsouth_in[6] (fpgacell)
     1    0.006009    0.030091    1.952003 2205.947510 v cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.030091    0.000000 2205.947510 v cell3/SBwest_in[6] (fpgacell)
     1    0.008910    0.036178    1.376065 2207.323730 v cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.036178    0.000000 2207.323730 v cell1/CBnorth_in[6] (fpgacell)
     1    0.010248    0.039259    1.731223 2209.054932 v cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.039259    0.000000 2209.054932 v cell0/CBeast_in[6] (fpgacell)
     1    0.005956    0.029987    2.054776 2211.109619 v cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.029987    0.000000 2211.109619 v cell1/SBwest_in[6] (fpgacell)
     1    0.005487    0.029053    1.367425 2212.477051 v cell1/SBsouth_out[6] (fpgacell)
                                                         net188 (net)
                      0.029053    0.000227 2212.477295 v output188/A (sky130_fd_sc_hd__buf_2)
     1    0.034981    0.091655    0.173713 2212.651123 v output188/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[22] (net)
                      0.091700    0.001819 2212.652832 v io_south_out[22] (out)
                                           2212.652832   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2212.652832   data arrival time
---------------------------------------------------------------------------------------------
                                           5787.097168   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005522    0.031579    0.019554 2000.019653 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.031581    0.000000 2000.019653 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.082492    0.103455 2000.123047 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.082492    0.000227 2000.123291 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.686401 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.686401 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.621216 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.621216 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.875244 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.875244 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.740845 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.740845 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.369995 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.369995 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.466797 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.466797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.709106 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.709106 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.586060 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.586060 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.120361 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.120361 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.259521 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.259521 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.887207 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.887207 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.691406 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.691406 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.039795 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.039795 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.204834 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.204834 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.288086 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.288086 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.993164 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.993164 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.836182 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.836182 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.650391 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.650391 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.127197 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.127197 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.930176 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.930176 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.315918 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.315918 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.322754 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.322754 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.104004 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.104004 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.509521 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.509521 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.045410 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.045410 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.788574 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.788574 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.214355 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.214355 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.561523 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.561523 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.169434 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.169434 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.865967 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.865967 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.495361 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.495361 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.232666 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.232666 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.457764 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.457764 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.238770 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.238770 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.935059 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.935059 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.469482 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.469482 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.497559 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.497559 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.981689 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.981689 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.323486 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.323486 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.166748 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.166748 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.598633 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.598633 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.282227 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.282227 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.492432 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.492432 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.967041 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.967041 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.352295 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.352295 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.475342 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.475342 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.947021 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.947021 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.584473 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.584473 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.847412 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.847412 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.019531 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.019531 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.456543 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.456543 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.147217 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.147217 v cell0/CBeast_in[11] (fpgacell)
     1    0.022196    0.062750    6.365099 2203.512207 v cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.062750    0.000000 2203.512207 v cell2/SBsouth_in[12] (fpgacell)
     1    0.004509    0.027467    1.819672 2205.331787 v cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.027467    0.000000 2205.331787 v cell3/SBwest_in[12] (fpgacell)
     1    0.005410    0.028987    1.148237 2206.480225 v cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.028987    0.000000 2206.480225 v cell1/CBnorth_in[12] (fpgacell)
     1    0.009156    0.036957    1.678927 2208.159180 v cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.036957    0.000000 2208.159180 v cell0/CBeast_in[12] (fpgacell)
     1    0.004456    0.027383    2.104571 2210.263672 v cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.027383    0.000000 2210.263672 v cell1/SBwest_in[12] (fpgacell)
     1    0.005267    0.028675    1.706894 2211.970459 v cell1/CBeast_out[12] (fpgacell)
                                                         net123 (net)
                      0.028675    0.000227 2211.970703 v output123/A (sky130_fd_sc_hd__buf_2)
     1    0.034259    0.090016    0.172349 2212.143066 v output123/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[12] (net)
                      0.090051    0.001592 2212.144775 v io_east_out[12] (out)
                                           2212.144775   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2212.144775   data arrival time
---------------------------------------------------------------------------------------------
                                           5787.604980   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005522    0.031579    0.019554 2000.019653 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.031581    0.000000 2000.019653 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.082492    0.103455 2000.123047 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.082492    0.000227 2000.123291 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.686401 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.686401 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.621216 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.621216 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.875244 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.875244 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.740845 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.740845 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.369995 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.369995 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.466797 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.466797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.709106 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.709106 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.586060 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.586060 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.120361 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.120361 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.259521 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.259521 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.887207 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.887207 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.691406 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.691406 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.039795 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.039795 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.204834 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.204834 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.288086 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.288086 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.993164 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.993164 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.836182 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.836182 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.650391 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.650391 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.127197 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.127197 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.930176 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.930176 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.315918 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.315918 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.322754 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.322754 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.104004 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.104004 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.509521 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.509521 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.045410 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.045410 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.788574 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.788574 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.214355 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.214355 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.561523 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.561523 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.169434 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.169434 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.865967 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.865967 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.495361 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.495361 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.232666 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.232666 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.457764 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.457764 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.238770 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.238770 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.935059 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.935059 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.469482 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.469482 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.497559 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.497559 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.981689 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.981689 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.323486 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.323486 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.166748 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.166748 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.598633 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.598633 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.282227 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.282227 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.492432 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.492432 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.967041 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.967041 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.352295 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.352295 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.475342 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.475342 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.947021 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.947021 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.584473 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.584473 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.847412 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.847412 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.019531 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.019531 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.456543 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.456543 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.147217 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.147217 v cell0/CBeast_in[11] (fpgacell)
     1    0.027596    0.073668    6.553364 2203.700439 v cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.073668    0.000000 2203.700439 v cell2/SBsouth_in[5] (fpgacell)
     1    0.005009    0.028296    1.814669 2205.515137 v cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.028296    0.000000 2205.515137 v cell3/SBwest_in[5] (fpgacell)
     1    0.005310    0.028813    1.125955 2206.641113 v cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.028813    0.000000 2206.641113 v cell1/CBnorth_in[5] (fpgacell)
     1    0.009051    0.036484    1.640274 2208.281494 v cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.036484    0.000000 2208.281494 v cell0/CBeast_in[5] (fpgacell)
     1    0.004956    0.028207    1.748504 2210.029785 v cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.028207    0.000000 2210.029785 v cell1/SBwest_in[5] (fpgacell)
     1    0.005287    0.028705    1.652779 2211.682617 v cell1/CBeast_out[5] (fpgacell)
                                                         net143 (net)
                      0.028705    0.000227 2211.682861 v output143/A (sky130_fd_sc_hd__buf_2)
     1    0.034218    0.089954    0.172122 2211.854980 v output143/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[5] (net)
                      0.089992    0.001592 2211.856689 v io_east_out[5] (out)
                                           2211.856689   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2211.856689   data arrival time
---------------------------------------------------------------------------------------------
                                           5787.893555   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005522    0.031579    0.019554 2000.019653 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.031581    0.000000 2000.019653 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.082492    0.103455 2000.123047 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.082492    0.000227 2000.123291 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.686401 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.686401 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.621216 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.621216 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.875244 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.875244 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.740845 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.740845 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.369995 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.369995 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.466797 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.466797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.709106 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.709106 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.586060 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.586060 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.120361 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.120361 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.259521 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.259521 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.887207 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.887207 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.691406 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.691406 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.039795 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.039795 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.204834 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.204834 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.288086 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.288086 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.993164 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.993164 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.836182 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.836182 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.650391 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.650391 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.127197 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.127197 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.930176 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.930176 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.315918 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.315918 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.322754 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.322754 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.104004 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.104004 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.509521 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.509521 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.045410 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.045410 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.788574 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.788574 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.214355 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.214355 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.561523 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.561523 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.169434 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.169434 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.865967 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.865967 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.495361 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.495361 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.232666 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.232666 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.457764 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.457764 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.238770 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.238770 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.935059 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.935059 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.469482 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.469482 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.497559 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.497559 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.981689 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.981689 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.323486 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.323486 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.166748 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.166748 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.598633 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.598633 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.282227 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.282227 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.492432 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.492432 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.967041 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.967041 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.352295 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.352295 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.475342 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.475342 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.947021 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.947021 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.584473 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.584473 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.847412 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.847412 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.019531 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.019531 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.456543 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.456543 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.147217 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.147217 v cell0/CBeast_in[11] (fpgacell)
     1    0.022196    0.062750    6.365099 2203.512207 v cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.062750    0.000000 2203.512207 v cell2/SBsouth_in[12] (fpgacell)
     1    0.004509    0.027467    1.819672 2205.331787 v cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.027467    0.000000 2205.331787 v cell3/SBwest_in[12] (fpgacell)
     1    0.005410    0.028987    1.148237 2206.480225 v cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.028987    0.000000 2206.480225 v cell1/CBnorth_in[12] (fpgacell)
     1    0.009156    0.036957    1.678927 2208.159180 v cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.036957    0.000000 2208.159180 v cell0/CBeast_in[12] (fpgacell)
     1    0.004456    0.027383    2.104571 2210.263672 v cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.027383    0.000000 2210.263672 v cell1/SBwest_in[12] (fpgacell)
     1    0.004835    0.027942    1.146645 2211.410400 v cell1/SBsouth_out[12] (fpgacell)
                                                         net194 (net)
                      0.027942    0.000227 2211.410400 v output194/A (sky130_fd_sc_hd__buf_2)
     1    0.034821    0.091305    0.172804 2211.583252 v output194/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[28] (net)
                      0.091348    0.001819 2211.585205 v io_south_out[28] (out)
                                           2211.585205   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2211.585205   data arrival time
---------------------------------------------------------------------------------------------
                                           5788.165039   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005522    0.031579    0.019554 2000.019653 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.031581    0.000000 2000.019653 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.082492    0.103455 2000.123047 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.082492    0.000227 2000.123291 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.686401 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.686401 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.621216 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.621216 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.875244 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.875244 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.740845 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.740845 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.369995 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.369995 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.466797 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.466797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.709106 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.709106 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.586060 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.586060 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.120361 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.120361 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.259521 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.259521 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.887207 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.887207 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.691406 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.691406 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.039795 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.039795 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.204834 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.204834 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.288086 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.288086 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.993164 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.993164 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.836182 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.836182 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.650391 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.650391 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.127197 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.127197 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.930176 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.930176 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.315918 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.315918 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.322754 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.322754 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.104004 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.104004 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.509521 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.509521 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.045410 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.045410 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.788574 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.788574 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.214355 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.214355 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.561523 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.561523 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.169434 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.169434 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.865967 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.865967 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.495361 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.495361 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.232666 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.232666 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.457764 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.457764 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.238770 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.238770 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.935059 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.935059 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.469482 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.469482 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.497559 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.497559 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.981689 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.981689 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.323486 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.323486 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.166748 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.166748 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.598633 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.598633 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.282227 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.282227 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.492432 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.492432 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.967041 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.967041 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.352295 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.352295 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.475342 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.475342 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.947021 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.947021 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.584473 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.584473 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.847412 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.847412 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.019531 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.019531 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.456543 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.456543 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.147217 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.147217 v cell0/CBeast_in[11] (fpgacell)
     1    0.027596    0.073668    6.553364 2203.700439 v cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.073668    0.000000 2203.700439 v cell2/SBsouth_in[5] (fpgacell)
     1    0.005009    0.028296    1.814669 2205.515137 v cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.028296    0.000000 2205.515137 v cell3/SBwest_in[5] (fpgacell)
     1    0.005310    0.028813    1.125955 2206.641113 v cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.028813    0.000000 2206.641113 v cell1/CBnorth_in[5] (fpgacell)
     1    0.009051    0.036484    1.640274 2208.281494 v cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.036484    0.000000 2208.281494 v cell0/CBeast_in[5] (fpgacell)
     1    0.004956    0.028207    1.748504 2210.029785 v cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.028207    0.000000 2210.029785 v cell1/SBwest_in[5] (fpgacell)
     1    0.004635    0.027619    1.124135 2211.154053 v cell1/SBsouth_out[5] (fpgacell)
                                                         net187 (net)
                      0.027619    0.000227 2211.154297 v output187/A (sky130_fd_sc_hd__buf_2)
     1    0.034821    0.091307    0.172804 2211.327148 v output187/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[21] (net)
                      0.091351    0.001819 2211.328857 v io_south_out[21] (out)
                                           2211.328857   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2211.328857   data arrival time
---------------------------------------------------------------------------------------------
                                           5788.420898   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005522    0.031579    0.019554 2000.019653 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.031581    0.000000 2000.019653 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.082492    0.103455 2000.123047 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.082492    0.000227 2000.123291 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.686401 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.686401 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.621216 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.621216 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.875244 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.875244 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.740845 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.740845 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.369995 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.369995 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.466797 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.466797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.709106 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.709106 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.586060 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.586060 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.120361 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.120361 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.259521 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.259521 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.887207 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.887207 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.691406 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.691406 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.039795 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.039795 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.204834 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.204834 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.288086 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.288086 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.993164 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.993164 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.836182 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.836182 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.650391 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.650391 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.127197 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.127197 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.930176 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.930176 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.315918 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.315918 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.322754 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.322754 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.104004 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.104004 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.509521 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.509521 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.045410 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.045410 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.788574 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.788574 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.214355 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.214355 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.561523 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.561523 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.169434 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.169434 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.865967 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.865967 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.495361 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.495361 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.232666 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.232666 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.457764 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.457764 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.238770 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.238770 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.935059 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.935059 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.469482 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.469482 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.497559 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.497559 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.981689 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.981689 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.323486 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.323486 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.166748 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.166748 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.598633 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.598633 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.282227 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.282227 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.492432 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.492432 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.967041 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.967041 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.352295 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.352295 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.475342 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.475342 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.947021 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.947021 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.584473 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.584473 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.847412 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.847412 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.019531 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.019531 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.456543 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.456543 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.147217 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.147217 v cell0/CBeast_in[11] (fpgacell)
     1    0.019596    0.105417    6.987421 2204.134521 ^ cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.105417    0.000000 2204.134521 ^ cell2/SBsouth_in[13] (fpgacell)
     1    0.006409    0.044621    1.795343 2205.929932 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.044621    0.000000 2205.929932 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.016010    0.084014    1.637545 2207.567383 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.084014    0.000000 2207.567383 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.018249    0.100497    1.771468 2209.338867 ^ cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.100497    0.000000 2209.338867 ^ cell0/CBeast_in[13] (fpgacell)
     1    0.019369    0.100832    1.586614 2210.925537 ^ cell0/SBwest_out[13] (fpgacell)
                                                         net208 (net)
                      0.100832    0.000227 2210.925781 ^ output208/A (sky130_fd_sc_hd__buf_2)
     1    0.035409    0.176029    0.221462 2211.147217 ^ output208/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[13] (net)
                      0.176118    0.002046 2211.149170 ^ io_west_out[13] (out)
                                           2211.149170   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2211.149170   data arrival time
---------------------------------------------------------------------------------------------
                                           5788.601074   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005522    0.031579    0.019554 2000.019653 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.031581    0.000000 2000.019653 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.082492    0.103455 2000.123047 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.082492    0.000227 2000.123291 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.686401 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.686401 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.621216 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.621216 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.875244 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.875244 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.740845 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.740845 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.369995 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.369995 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.466797 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.466797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.709106 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.709106 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.586060 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.586060 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.120361 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.120361 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.259521 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.259521 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.887207 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.887207 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.691406 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.691406 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.039795 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.039795 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.204834 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.204834 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.288086 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.288086 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.993164 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.993164 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.836182 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.836182 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.650391 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.650391 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.127197 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.127197 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.930176 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.930176 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.315918 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.315918 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.322754 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.322754 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.104004 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.104004 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.509521 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.509521 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.045410 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.045410 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.788574 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.788574 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.214355 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.214355 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.561523 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.561523 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.169434 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.169434 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.865967 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.865967 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.495361 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.495361 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.232666 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.232666 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.457764 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.457764 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.238770 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.238770 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.935059 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.935059 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.469482 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.469482 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.497559 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.497559 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.981689 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.981689 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.323486 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.323486 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.166748 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.166748 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.598633 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.598633 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.282227 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.282227 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.492432 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.492432 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.967041 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.967041 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.352295 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.352295 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.475342 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.475342 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.947021 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.947021 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.584473 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.584473 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.847412 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.847412 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.019531 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.019531 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.456543 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.456543 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.147217 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.147217 v cell0/CBeast_in[11] (fpgacell)
     1    0.019596    0.058524    6.647042 2203.794189 v cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.058524    0.000000 2203.794189 v cell2/SBsouth_in[13] (fpgacell)
     1    0.006409    0.030861    2.036813 2205.831055 v cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.030861    0.000000 2205.831055 v cell3/SBwest_in[13] (fpgacell)
     1    0.016010    0.050002    1.882654 2207.713623 v cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.050002    0.000000 2207.713623 v cell1/CBnorth_in[13] (fpgacell)
     1    0.018249    0.054462    1.414264 2209.127930 v cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.054462    0.000000 2209.127930 v cell0/CBeast_in[13] (fpgacell)
     1    0.012533    0.043134    1.828084 2210.956055 v cell0/SBsouth_out[13] (fpgacell)
                                                         net180 (net)
                      0.043134    0.000227 2210.956299 v output180/A (sky130_fd_sc_hd__buf_2)
     1    0.034916    0.091406    0.179625 2211.135742 v output180/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[13] (net)
                      0.091450    0.001819 2211.137695 v io_south_out[13] (out)
                                           2211.137695   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2211.137695   data arrival time
---------------------------------------------------------------------------------------------
                                           5788.612305   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005522    0.031579    0.019554 2000.019653 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.031581    0.000000 2000.019653 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.082492    0.103455 2000.123047 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.082492    0.000227 2000.123291 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.686401 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.686401 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.621216 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.621216 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.875244 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.875244 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.740845 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.740845 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.369995 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.369995 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.466797 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.466797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.709106 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.709106 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.586060 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.586060 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.120361 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.120361 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.259521 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.259521 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.887207 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.887207 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.691406 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.691406 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.039795 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.039795 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.204834 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.204834 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.288086 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.288086 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.993164 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.993164 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.836182 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.836182 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.650391 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.650391 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.127197 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.127197 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.930176 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.930176 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.315918 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.315918 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.322754 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.322754 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.104004 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.104004 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.509521 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.509521 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.045410 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.045410 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.788574 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.788574 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.214355 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.214355 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.561523 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.561523 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.169434 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.169434 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.865967 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.865967 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.495361 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.495361 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.232666 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.232666 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.457764 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.457764 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.238770 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.238770 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.935059 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.935059 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.469482 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.469482 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.497559 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.497559 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.981689 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.981689 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.323486 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.323486 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.166748 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.166748 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.598633 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.598633 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.282227 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.282227 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.492432 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.492432 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.967041 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.967041 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.352295 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.352295 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.475342 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.475342 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.947021 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.947021 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.584473 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.584473 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.847412 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.847412 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.019531 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.019531 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.456543 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.456543 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.147217 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.147217 v cell0/CBeast_in[11] (fpgacell)
     1    0.015896    0.083355    6.366691 2203.513916 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.083355    0.000000 2203.513916 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.004308    0.035768    2.126399 2205.640137 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.035768    0.000000 2205.640137 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.006210    0.040992    1.778517 2207.418701 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.040992    0.000000 2207.418701 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.010556    0.063933    1.713943 2209.132568 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.063933    0.000000 2209.132568 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.009864    0.057989    1.530680 2210.663330 ^ cell0/SBwest_out[4] (fpgacell)
                                                         net226 (net)
                      0.057989    0.000227 2210.663574 ^ output226/A (sky130_fd_sc_hd__buf_2)
     1    0.035287    0.175156    0.205318 2210.868896 ^ output226/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[4] (net)
                      0.175190    0.002046 2210.870850 ^ io_west_out[4] (out)
                                           2210.870850   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2210.870850   data arrival time
---------------------------------------------------------------------------------------------
                                           5788.879395   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005522    0.031579    0.019554 2000.019653 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.031581    0.000000 2000.019653 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.082492    0.103455 2000.123047 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.082492    0.000227 2000.123291 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.686401 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.686401 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.621216 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.621216 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.875244 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.875244 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.740845 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.740845 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.369995 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.369995 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.466797 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.466797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.709106 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.709106 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.586060 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.586060 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.120361 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.120361 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.259521 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.259521 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.887207 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.887207 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.691406 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.691406 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.039795 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.039795 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.204834 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.204834 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.288086 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.288086 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.993164 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.993164 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.836182 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.836182 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.650391 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.650391 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.127197 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.127197 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.930176 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.930176 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.315918 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.315918 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.322754 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.322754 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.104004 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.104004 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.509521 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.509521 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.045410 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.045410 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.788574 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.788574 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.214355 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.214355 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.561523 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.561523 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.169434 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.169434 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.865967 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.865967 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.495361 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.495361 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.232666 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.232666 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.457764 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.457764 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.238770 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.238770 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.935059 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.935059 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.469482 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.469482 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.497559 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.497559 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.981689 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.981689 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.323486 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.323486 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.166748 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.166748 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.598633 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.598633 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.282227 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.282227 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.492432 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.492432 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.967041 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.967041 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.352295 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.352295 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.475342 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.475342 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.947021 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.947021 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.584473 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.584473 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.847412 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.847412 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.019531 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.019531 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.456543 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.456543 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.147217 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.147217 v cell0/CBeast_in[11] (fpgacell)
     1    0.016896    0.088861    6.619075 2203.766113 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.088861    0.000000 2203.766113 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.007309    0.049443    2.037723 2205.803955 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.049443    0.000000 2205.803955 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.007710    0.047397    1.573199 2207.377197 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.047397    0.000000 2207.377197 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.029853    0.153202    1.588887 2208.966064 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.153202    0.000000 2208.966064 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.007768    0.051064    1.692342 2210.658447 ^ cell0/SBwest_out[7] (fpgacell)
                                                         net229 (net)
                      0.051064    0.000227 2210.658691 ^ output229/A (sky130_fd_sc_hd__buf_2)
     1    0.035760    0.177329    0.204409 2210.863037 ^ output229/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[7] (net)
                      0.177360    0.002046 2210.864990 ^ io_west_out[7] (out)
                                           2210.864990   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2210.864990   data arrival time
---------------------------------------------------------------------------------------------
                                           5788.884766   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005522    0.031579    0.019554 2000.019653 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.031581    0.000000 2000.019653 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.082492    0.103455 2000.123047 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.082492    0.000227 2000.123291 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.686401 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.686401 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.621216 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.621216 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.875244 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.875244 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.740845 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.740845 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.369995 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.369995 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.466797 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.466797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.709106 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.709106 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.586060 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.586060 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.120361 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.120361 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.259521 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.259521 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.887207 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.887207 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.691406 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.691406 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.039795 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.039795 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.204834 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.204834 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.288086 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.288086 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.993164 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.993164 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.836182 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.836182 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.650391 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.650391 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.127197 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.127197 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.930176 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.930176 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.315918 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.315918 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.322754 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.322754 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.104004 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.104004 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.509521 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.509521 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.045410 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.045410 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.788574 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.788574 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.214355 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.214355 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.561523 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.561523 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.169434 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.169434 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.865967 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.865967 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.495361 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.495361 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.232666 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.232666 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.457764 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.457764 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.238770 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.238770 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.935059 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.935059 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.469482 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.469482 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.497559 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.497559 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.981689 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.981689 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.323486 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.323486 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.166748 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.166748 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.598633 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.598633 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.282227 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.282227 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.492432 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.492432 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.967041 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.967041 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.352295 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.352295 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.475342 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.475342 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.947021 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.947021 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.584473 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.584473 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.847412 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.847412 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.019531 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.019531 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.456543 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.456543 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.147217 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.147217 v cell0/CBeast_in[11] (fpgacell)
     1    0.015896    0.083355    6.366691 2203.513916 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.083355    0.000000 2203.513916 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.004308    0.035768    2.126399 2205.640137 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.035768    0.000000 2205.640137 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.006210    0.040992    1.778517 2207.418701 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.040992    0.000000 2207.418701 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.010556    0.063933    1.713943 2209.132568 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.063933    0.000000 2209.132568 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.005110    0.036361    1.424041 2210.556641 ^ cell0/SBsouth_out[4] (fpgacell)
                                                         net198 (net)
                      0.036361    0.000227 2210.556885 ^ output198/A (sky130_fd_sc_hd__buf_2)
     1    0.034916    0.173407    0.195996 2210.752930 ^ output198/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[4] (net)
                      0.173435    0.001819 2210.754883 ^ io_south_out[4] (out)
                                           2210.754883   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2210.754883   data arrival time
---------------------------------------------------------------------------------------------
                                           5788.995117   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005522    0.031579    0.019554 2000.019653 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.031581    0.000000 2000.019653 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.082492    0.103455 2000.123047 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.082492    0.000227 2000.123291 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.686401 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.686401 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.621216 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.621216 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.875244 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.875244 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.740845 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.740845 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.369995 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.369995 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.466797 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.466797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.709106 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.709106 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.586060 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.586060 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.120361 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.120361 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.259521 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.259521 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.887207 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.887207 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.691406 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.691406 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.039795 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.039795 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.204834 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.204834 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.288086 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.288086 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.993164 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.993164 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.836182 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.836182 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.650391 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.650391 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.127197 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.127197 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.930176 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.930176 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.315918 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.315918 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.322754 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.322754 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.104004 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.104004 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.509521 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.509521 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.045410 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.045410 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.788574 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.788574 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.214355 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.214355 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.561523 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.561523 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.169434 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.169434 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.865967 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.865967 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.495361 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.495361 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.232666 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.232666 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.457764 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.457764 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.238770 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.238770 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.935059 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.935059 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.469482 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.469482 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.497559 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.497559 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.981689 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.981689 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.323486 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.323486 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.166748 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.166748 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.598633 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.598633 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.282227 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.282227 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.492432 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.492432 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.967041 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.967041 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.352295 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.352295 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.475342 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.475342 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.947021 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.947021 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.584473 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.584473 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.847412 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.847412 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.019531 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.019531 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.456543 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.456543 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.147217 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.147217 v cell0/CBeast_in[11] (fpgacell)
     1    0.018796    0.056107    6.848495 2203.995605 v cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.056107    0.000000 2203.995605 v cell2/SBsouth_in[6] (fpgacell)
     1    0.006009    0.030091    1.952003 2205.947510 v cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.030091    0.000000 2205.947510 v cell3/SBwest_in[6] (fpgacell)
     1    0.008910    0.036178    1.376065 2207.323730 v cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.036178    0.000000 2207.323730 v cell1/CBnorth_in[6] (fpgacell)
     1    0.010248    0.039259    1.731223 2209.054932 v cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.039259    0.000000 2209.054932 v cell0/CBeast_in[6] (fpgacell)
     1    0.006735    0.031468    1.487251 2210.542236 v cell0/SBwest_out[6] (fpgacell)
                                                         net228 (net)
                      0.031468    0.000227 2210.542480 v output228/A (sky130_fd_sc_hd__buf_2)
     1    0.035272    0.092315    0.175078 2210.717529 v output228/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[6] (net)
                      0.092370    0.002046 2210.719482 v io_west_out[6] (out)
                                           2210.719482   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2210.719482   data arrival time
---------------------------------------------------------------------------------------------
                                           5789.030273   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005522    0.031579    0.019554 2000.019653 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.031581    0.000000 2000.019653 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.082492    0.103455 2000.123047 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.082492    0.000227 2000.123291 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.686401 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.686401 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.621216 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.621216 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.875244 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.875244 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.740845 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.740845 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.369995 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.369995 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.466797 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.466797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.709106 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.709106 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.586060 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.586060 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.120361 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.120361 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.259521 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.259521 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.887207 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.887207 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.691406 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.691406 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.039795 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.039795 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.204834 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.204834 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.288086 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.288086 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.993164 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.993164 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.836182 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.836182 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.650391 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.650391 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.127197 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.127197 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.930176 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.930176 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.315918 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.315918 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.322754 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.322754 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.104004 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.104004 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.509521 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.509521 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.045410 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.045410 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.788574 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.788574 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.214355 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.214355 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.561523 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.561523 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.169434 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.169434 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.865967 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.865967 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.495361 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.495361 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.232666 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.232666 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.457764 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.457764 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.238770 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.238770 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.935059 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.935059 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.469482 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.469482 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.497559 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.497559 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.981689 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.981689 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.323486 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.323486 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.166748 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.166748 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.598633 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.598633 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.282227 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.282227 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.492432 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.492432 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.967041 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.967041 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.352295 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.352295 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.475342 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.475342 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.947021 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.947021 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.584473 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.584473 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.847412 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.847412 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.019531 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.019531 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.456543 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.456543 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.147217 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.147217 v cell0/CBeast_in[11] (fpgacell)
     1    0.016896    0.052036    6.810297 2203.957520 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.052036    0.000000 2203.957520 v cell2/SBsouth_in[7] (fpgacell)
     1    0.007309    0.032681    1.909029 2205.866455 v cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.032681    0.000000 2205.866455 v cell3/SBwest_in[7] (fpgacell)
     1    0.007710    0.033535    1.394710 2207.261230 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.033535    0.000000 2207.261230 v cell1/CBnorth_in[7] (fpgacell)
     1    0.029853    0.078744    1.732360 2208.993408 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.078744    0.000000 2208.993408 v cell0/CBeast_in[7] (fpgacell)
     1    0.005843    0.029698    1.520448 2210.513916 v cell0/SBsouth_out[7] (fpgacell)
                                                         net201 (net)
                      0.029698    0.000227 2210.514160 v output201/A (sky130_fd_sc_hd__buf_2)
     1    0.034981    0.091650    0.173941 2210.688232 v output201/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[7] (net)
                      0.091695    0.001819 2210.689941 v io_south_out[7] (out)
                                           2210.689941   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2210.689941   data arrival time
---------------------------------------------------------------------------------------------
                                           5789.060547   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005522    0.031579    0.019554 2000.019653 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.031581    0.000000 2000.019653 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.082492    0.103455 2000.123047 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.082492    0.000227 2000.123291 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.686401 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.686401 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.621216 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.621216 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.875244 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.875244 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.740845 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.740845 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.369995 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.369995 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.466797 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.466797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.709106 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.709106 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.586060 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.586060 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.120361 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.120361 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.259521 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.259521 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.887207 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.887207 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.691406 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.691406 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.039795 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.039795 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.204834 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.204834 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.288086 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.288086 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.993164 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.993164 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.836182 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.836182 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.650391 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.650391 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.127197 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.127197 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.930176 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.930176 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.315918 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.315918 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.322754 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.322754 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.104004 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.104004 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.509521 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.509521 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.045410 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.045410 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.788574 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.788574 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.214355 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.214355 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.561523 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.561523 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.169434 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.169434 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.865967 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.865967 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.495361 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.495361 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.232666 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.232666 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.457764 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.457764 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.238770 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.238770 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.935059 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.935059 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.469482 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.469482 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.497559 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.497559 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.981689 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.981689 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.323486 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.323486 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.166748 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.166748 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.598633 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.598633 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.282227 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.282227 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.492432 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.492432 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.967041 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.967041 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.352295 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.352295 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.475342 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.475342 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.947021 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.947021 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.584473 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.584473 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.847412 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.847412 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.019531 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.019531 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.456543 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.456543 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.147217 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.147217 v cell0/CBeast_in[11] (fpgacell)
     1    0.018796    0.056107    6.848495 2203.995605 v cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.056107    0.000000 2203.995605 v cell2/SBsouth_in[6] (fpgacell)
     1    0.006009    0.030091    1.952003 2205.947510 v cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.030091    0.000000 2205.947510 v cell3/SBwest_in[6] (fpgacell)
     1    0.008910    0.036178    1.376065 2207.323730 v cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.036178    0.000000 2207.323730 v cell1/CBnorth_in[6] (fpgacell)
     1    0.010248    0.039259    1.731223 2209.054932 v cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.039259    0.000000 2209.054932 v cell0/CBeast_in[6] (fpgacell)
     1    0.005433    0.028957    1.417448 2210.472412 v cell0/SBsouth_out[6] (fpgacell)
                                                         net200 (net)
                      0.028957    0.000227 2210.472656 v output200/A (sky130_fd_sc_hd__buf_2)
     1    0.034916    0.091509    0.173486 2210.645996 v output200/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[6] (net)
                      0.091553    0.001819 2210.647949 v io_south_out[6] (out)
                                           2210.647949   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2210.647949   data arrival time
---------------------------------------------------------------------------------------------
                                           5789.102051   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005522    0.031579    0.019554 2000.019653 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.031581    0.000000 2000.019653 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.082492    0.103455 2000.123047 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.082492    0.000227 2000.123291 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.686401 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.686401 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.621216 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.621216 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.875244 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.875244 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.740845 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.740845 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.369995 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.369995 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.466797 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.466797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.709106 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.709106 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.586060 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.586060 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.120361 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.120361 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.259521 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.259521 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.887207 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.887207 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.691406 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.691406 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.039795 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.039795 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.204834 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.204834 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.288086 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.288086 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.993164 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.993164 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.836182 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.836182 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.650391 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.650391 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.127197 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.127197 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.930176 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.930176 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.315918 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.315918 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.322754 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.322754 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.104004 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.104004 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.509521 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.509521 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.045410 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.045410 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.788574 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.788574 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.214355 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.214355 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.561523 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.561523 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.169434 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.169434 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.865967 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.865967 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.495361 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.495361 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.232666 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.232666 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.457764 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.457764 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.238770 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.238770 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.935059 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.935059 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.469482 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.469482 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.497559 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.497559 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.981689 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.981689 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.323486 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.323486 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.166748 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.166748 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.598633 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.598633 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.282227 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.282227 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.492432 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.492432 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.967041 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.967041 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.352295 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.352295 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.475342 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.475342 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.947021 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.947021 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.584473 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.584473 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.847412 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.847412 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.019531 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.019531 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.456543 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.456543 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.147217 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.147217 v cell0/CBeast_in[11] (fpgacell)
     1    0.022196    0.062750    6.365099 2203.512207 v cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.062750    0.000000 2203.512207 v cell2/SBsouth_in[12] (fpgacell)
     1    0.004509    0.027467    1.819672 2205.331787 v cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.027467    0.000000 2205.331787 v cell3/SBwest_in[12] (fpgacell)
     1    0.005410    0.028987    1.148237 2206.480225 v cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.028987    0.000000 2206.480225 v cell1/CBnorth_in[12] (fpgacell)
     1    0.009156    0.036957    1.678927 2208.159180 v cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.036957    0.000000 2208.159180 v cell0/CBeast_in[12] (fpgacell)
     1    0.009992    0.038743    1.601620 2209.760742 v cell0/SBwest_out[12] (fpgacell)
                                                         net207 (net)
                      0.038743    0.000227 2209.760986 v output207/A (sky130_fd_sc_hd__buf_2)
     1    0.035373    0.092504    0.178261 2209.939209 v output207/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[12] (net)
                      0.092562    0.002046 2209.941162 v io_west_out[12] (out)
                                           2209.941162   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2209.941162   data arrival time
---------------------------------------------------------------------------------------------
                                           5789.809082   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005522    0.031579    0.019554 2000.019653 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.031581    0.000000 2000.019653 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.082492    0.103455 2000.123047 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.082492    0.000227 2000.123291 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.686401 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.686401 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.621216 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.621216 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.875244 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.875244 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.740845 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.740845 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.369995 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.369995 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.466797 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.466797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.709106 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.709106 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.586060 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.586060 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.120361 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.120361 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.259521 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.259521 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.887207 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.887207 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.691406 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.691406 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.039795 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.039795 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.204834 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.204834 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.288086 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.288086 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.993164 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.993164 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.836182 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.836182 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.650391 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.650391 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.127197 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.127197 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.930176 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.930176 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.315918 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.315918 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.322754 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.322754 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.104004 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.104004 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.509521 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.509521 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.045410 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.045410 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.788574 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.788574 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.214355 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.214355 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.561523 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.561523 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.169434 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.169434 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.865967 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.865967 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.495361 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.495361 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.232666 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.232666 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.457764 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.457764 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.238770 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.238770 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.935059 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.935059 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.469482 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.469482 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.497559 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.497559 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.981689 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.981689 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.323486 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.323486 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.166748 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.166748 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.598633 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.598633 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.282227 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.282227 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.492432 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.492432 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.967041 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.967041 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.352295 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.352295 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.475342 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.475342 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.947021 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.947021 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.584473 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.584473 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.847412 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.847412 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.019531 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.019531 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.456543 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.456543 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.147217 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.147217 v cell0/CBeast_in[11] (fpgacell)
     1    0.022196    0.062750    6.365099 2203.512207 v cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.062750    0.000000 2203.512207 v cell2/SBsouth_in[12] (fpgacell)
     1    0.004509    0.027467    1.819672 2205.331787 v cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.027467    0.000000 2205.331787 v cell3/SBwest_in[12] (fpgacell)
     1    0.005410    0.028987    1.148237 2206.480225 v cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.028987    0.000000 2206.480225 v cell1/CBnorth_in[12] (fpgacell)
     1    0.009156    0.036957    1.678927 2208.159180 v cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.036957    0.000000 2208.159180 v cell0/CBeast_in[12] (fpgacell)
     1    0.004721    0.027756    1.546368 2209.705322 v cell0/SBsouth_out[12] (fpgacell)
                                                         net179 (net)
                      0.027756    0.000227 2209.705566 v output179/A (sky130_fd_sc_hd__buf_2)
     1    0.034958    0.091613    0.173031 2209.878662 v output179/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[12] (net)
                      0.091658    0.001819 2209.880615 v io_south_out[12] (out)
                                           2209.880615   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2209.880615   data arrival time
---------------------------------------------------------------------------------------------
                                           5789.869629   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005522    0.031579    0.019554 2000.019653 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.031581    0.000000 2000.019653 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.082492    0.103455 2000.123047 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.082492    0.000227 2000.123291 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.686401 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.686401 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.621216 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.621216 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.875244 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.875244 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.740845 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.740845 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.369995 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.369995 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.466797 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.466797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.709106 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.709106 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.586060 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.586060 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.120361 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.120361 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.259521 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.259521 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.887207 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.887207 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.691406 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.691406 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.039795 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.039795 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.204834 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.204834 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.288086 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.288086 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.993164 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.993164 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.836182 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.836182 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.650391 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.650391 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.127197 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.127197 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.930176 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.930176 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.315918 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.315918 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.322754 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.322754 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.104004 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.104004 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.509521 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.509521 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.045410 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.045410 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.788574 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.788574 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.214355 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.214355 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.561523 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.561523 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.169434 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.169434 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.865967 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.865967 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.495361 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.495361 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.232666 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.232666 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.457764 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.457764 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.238770 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.238770 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.935059 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.935059 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.469482 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.469482 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.497559 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.497559 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.981689 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.981689 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.323486 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.323486 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.166748 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.166748 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.598633 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.598633 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.282227 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.282227 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.492432 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.492432 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.967041 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.967041 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.352295 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.352295 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.475342 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.475342 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.947021 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.947021 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.584473 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.584473 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.847412 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.847412 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.019531 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.019531 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.456543 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.456543 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.147217 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.147217 v cell0/CBeast_in[11] (fpgacell)
     1    0.027596    0.073668    6.553364 2203.700439 v cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.073668    0.000000 2203.700439 v cell2/SBsouth_in[5] (fpgacell)
     1    0.005009    0.028296    1.814669 2205.515137 v cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.028296    0.000000 2205.515137 v cell3/SBwest_in[5] (fpgacell)
     1    0.005310    0.028813    1.125955 2206.641113 v cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.028813    0.000000 2206.641113 v cell1/CBnorth_in[5] (fpgacell)
     1    0.009051    0.036484    1.640274 2208.281494 v cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.036484    0.000000 2208.281494 v cell0/CBeast_in[5] (fpgacell)
     1    0.007192    0.032378    1.362196 2209.643555 v cell0/SBwest_out[5] (fpgacell)
                                                         net227 (net)
                      0.032378    0.000227 2209.643799 v output227/A (sky130_fd_sc_hd__buf_2)
     1    0.035651    0.093096    0.176215 2209.820068 v output227/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[5] (net)
                      0.093144    0.001819 2209.821777 v io_west_out[5] (out)
                                           2209.821777   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2209.821777   data arrival time
---------------------------------------------------------------------------------------------
                                           5789.928223   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005522    0.031579    0.019554 2000.019653 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.031581    0.000000 2000.019653 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.082492    0.103455 2000.123047 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.082492    0.000227 2000.123291 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.686401 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.686401 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.621216 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.621216 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.875244 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.875244 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.740845 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.740845 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.369995 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.369995 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.466797 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.466797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.709106 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.709106 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.586060 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.586060 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.120361 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.120361 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.259521 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.259521 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.887207 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.887207 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.691406 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.691406 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.039795 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.039795 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.204834 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.204834 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.288086 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.288086 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.993164 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.993164 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.836182 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.836182 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.650391 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.650391 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.127197 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.127197 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.930176 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.930176 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.315918 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.315918 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.322754 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.322754 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.104004 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.104004 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.509521 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.509521 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.045410 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.045410 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.788574 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.788574 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.214355 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.214355 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.561523 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.561523 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.169434 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.169434 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.865967 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.865967 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.495361 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.495361 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.232666 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.232666 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.457764 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.457764 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.238770 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.238770 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.935059 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.935059 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.469482 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.469482 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.497559 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.497559 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.981689 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.981689 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.323486 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.323486 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.166748 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.166748 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.598633 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.598633 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.282227 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.282227 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.492432 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.492432 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.967041 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.967041 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.352295 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.352295 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.475342 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.475342 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.947021 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.947021 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.584473 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.584473 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.847412 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.847412 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.019531 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.019531 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.456543 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.456543 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.147217 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.147217 v cell0/CBeast_in[11] (fpgacell)
     1    0.027596    0.138777    6.565642 2203.712891 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.138777    0.000000 2203.712891 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.005009    0.038513    1.917442 2205.630127 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.038513    0.000000 2205.630127 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.005310    0.040019    1.061835 2206.692139 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.040019    0.000000 2206.692139 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.009051    0.056520    1.358103 2208.050049 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.056520    0.000000 2208.050049 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.004681    0.037568    1.430408 2209.480469 ^ cell0/SBsouth_out[5] (fpgacell)
                                                         net199 (net)
                      0.037568    0.000227 2209.480713 ^ output199/A (sky130_fd_sc_hd__buf_2)
     1    0.034958    0.173601    0.196451 2209.677246 ^ output199/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[5] (net)
                      0.173630    0.001819 2209.678955 ^ io_south_out[5] (out)
                                           2209.678955   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2209.678955   data arrival time
---------------------------------------------------------------------------------------------
                                           5790.070801   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005522    0.031579    0.019554 2000.019653 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.031581    0.000000 2000.019653 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.082492    0.103455 2000.123047 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.082492    0.000227 2000.123291 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.686401 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.686401 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.621216 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.621216 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.875244 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.875244 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.740845 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.740845 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.369995 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.369995 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.466797 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.466797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.709106 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.709106 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.586060 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.586060 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.120361 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.120361 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.259521 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.259521 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.887207 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.887207 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.691406 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.691406 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.039795 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.039795 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.204834 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.204834 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.288086 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.288086 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.993164 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.993164 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.836182 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.836182 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.650391 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.650391 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.127197 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.127197 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.930176 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.930176 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.315918 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.315918 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.322754 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.322754 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.104004 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.104004 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.509521 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.509521 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.045410 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.045410 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.788574 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.788574 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.214355 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.214355 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.561523 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.561523 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.169434 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.169434 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.865967 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.865967 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.495361 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.495361 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.232666 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.232666 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.457764 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.457764 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.238770 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.238770 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.935059 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.935059 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.469482 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.469482 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.497559 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.497559 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.981689 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.981689 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.323486 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.323486 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.166748 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.166748 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.598633 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.598633 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.282227 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.282227 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.492432 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.492432 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.967041 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.967041 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.352295 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.352295 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.475342 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.475342 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.947021 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.947021 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.584473 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.584473 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.847412 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.847412 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.019531 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.019531 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.456543 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.456543 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.147217 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.147217 v cell0/CBeast_in[11] (fpgacell)
     1    0.004856    0.038631    6.365781 2203.512939 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.038631    0.000000 2203.512939 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.019910    0.102274    2.306479 2205.819336 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.102274    0.000000 2205.819336 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.019643    0.100706    2.164825 2207.984131 ^ cell3/CBnorth_out[1] (fpgacell)
                                                         net154 (net)
                      0.100706    0.000227 2207.984375 ^ output154/A (sky130_fd_sc_hd__buf_2)
     1    0.034080    0.169736    0.217369 2208.201904 ^ output154/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[17] (net)
                      0.169746    0.001364 2208.203125 ^ io_north_out[17] (out)
                                           2208.203125   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2208.203125   data arrival time
---------------------------------------------------------------------------------------------
                                           5791.546875   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005522    0.031579    0.019554 2000.019653 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.031581    0.000000 2000.019653 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.082492    0.103455 2000.123047 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.082492    0.000227 2000.123291 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.686401 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.686401 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.621216 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.621216 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.875244 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.875244 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.740845 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.740845 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.369995 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.369995 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.466797 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.466797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.709106 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.709106 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.586060 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.586060 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.120361 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.120361 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.259521 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.259521 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.887207 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.887207 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.691406 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.691406 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.039795 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.039795 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.204834 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.204834 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.288086 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.288086 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.993164 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.993164 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.836182 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.836182 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.650391 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.650391 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.127197 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.127197 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.930176 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.930176 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.315918 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.315918 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.322754 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.322754 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.104004 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.104004 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.509521 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.509521 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.045410 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.045410 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.788574 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.788574 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.214355 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.214355 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.561523 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.561523 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.169434 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.169434 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.865967 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.865967 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.495361 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.495361 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.232666 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.232666 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.457764 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.457764 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.238770 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.238770 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.935059 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.935059 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.469482 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.469482 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.497559 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.497559 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.981689 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.981689 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.323486 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.323486 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.166748 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.166748 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.598633 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.598633 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.282227 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.282227 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.492432 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.492432 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.967041 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.967041 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.352295 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.352295 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.475342 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.475342 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.947021 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.947021 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.584473 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.584473 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.847412 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.847412 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.019531 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.019531 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.456543 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.456543 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.147217 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.147217 v cell0/CBeast_in[11] (fpgacell)
     1    0.004856    0.038631    6.365781 2203.512939 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.038631    0.000000 2203.512939 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.019910    0.102274    2.306479 2205.819336 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.102274    0.000000 2205.819336 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.005421    0.039112    1.867420 2207.686768 ^ cell3/CBeast_out[1] (fpgacell)
                                                         net126 (net)
                      0.039112    0.000227 2207.687012 ^ output126/A (sky130_fd_sc_hd__buf_2)
     1    0.034246    0.170250    0.194859 2207.881836 ^ output126/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[17] (net)
                      0.170274    0.001592 2207.883545 ^ io_east_out[17] (out)
                                           2207.883545   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2207.883545   data arrival time
---------------------------------------------------------------------------------------------
                                           5791.866699   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005522    0.031579    0.019554 2000.019653 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.031581    0.000000 2000.019653 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.082492    0.103455 2000.123047 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.082492    0.000227 2000.123291 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.686401 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.686401 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.621216 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.621216 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.875244 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.875244 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.740845 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.740845 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.369995 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.369995 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.466797 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.466797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.709106 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.709106 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.586060 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.586060 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.120361 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.120361 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.259521 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.259521 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.887207 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.887207 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.691406 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.691406 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.039795 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.039795 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.204834 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.204834 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.288086 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.288086 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.993164 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.993164 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.836182 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.836182 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.650391 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.650391 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.127197 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.127197 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.930176 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.930176 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.315918 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.315918 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.322754 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.322754 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.104004 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.104004 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.509521 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.509521 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.045410 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.045410 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.788574 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.788574 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.214355 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.214355 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.561523 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.561523 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.169434 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.169434 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.865967 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.865967 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.495361 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.495361 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.232666 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.232666 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.457764 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.457764 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.238770 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.238770 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.935059 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.935059 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.469482 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.469482 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.497559 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.497559 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.981689 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.981689 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.323486 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.323486 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.166748 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.166748 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.598633 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.598633 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.282227 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.282227 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.492432 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.492432 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.967041 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.967041 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.352295 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.352295 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.475342 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.475342 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.947021 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.947021 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.584473 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.584473 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.847412 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.847412 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.019531 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.019531 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.456543 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.456543 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.147217 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.147217 v cell0/CBeast_in[11] (fpgacell)
     1    0.004856    0.038631    6.365781 2203.512939 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.038631    0.000000 2203.512939 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.005935    0.041169    2.009756 2205.522705 ^ cell1/CBeast_out[1] (fpgacell)
                                                         net129 (net)
                      0.041169    0.000227 2205.522949 ^ output129/A (sky130_fd_sc_hd__buf_2)
     1    0.034363    0.170804    0.195996 2205.718994 ^ output129/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[1] (net)
                      0.170829    0.001819 2205.720703 ^ io_east_out[1] (out)
                                           2205.720703   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2205.720703   data arrival time
---------------------------------------------------------------------------------------------
                                           5794.029297   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005522    0.031579    0.019554 2000.019653 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.031581    0.000000 2000.019653 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.082492    0.103455 2000.123047 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.082492    0.000227 2000.123291 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.686401 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.686401 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.621216 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.621216 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.875244 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.875244 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.740845 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.740845 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.369995 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.369995 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.466797 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.466797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.709106 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.709106 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.586060 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.586060 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.120361 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.120361 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.259521 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.259521 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.887207 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.887207 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.691406 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.691406 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.039795 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.039795 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.204834 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.204834 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.288086 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.288086 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.993164 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.993164 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.836182 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.836182 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.650391 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.650391 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.127197 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.127197 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.930176 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.930176 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.315918 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.315918 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.322754 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.322754 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.104004 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.104004 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.509521 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.509521 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.045410 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.045410 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.788574 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.788574 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.214355 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.214355 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.561523 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.561523 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.169434 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.169434 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.865967 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.865967 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.495361 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.495361 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.232666 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.232666 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.457764 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.457764 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.238770 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.238770 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.935059 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.935059 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.469482 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.469482 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.497559 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.497559 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.981689 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.981689 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.323486 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.323486 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.166748 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.166748 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.598633 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.598633 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.282227 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.282227 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.492432 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.492432 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.967041 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.967041 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.352295 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.352295 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.475342 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.475342 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.947021 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.947021 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.584473 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.584473 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.847412 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.847412 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.019531 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.019531 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.456543 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.456543 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.147217 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.147217 v cell0/CBeast_in[11] (fpgacell)
     1    0.004856    0.038631    6.365781 2203.512939 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.038631    0.000000 2203.512939 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.005037    0.036054    1.478156 2204.990967 ^ cell1/SBsouth_out[1] (fpgacell)
                                                         net182 (net)
                      0.036054    0.000227 2204.991211 ^ output182/A (sky130_fd_sc_hd__buf_2)
     1    0.034987    0.173740    0.195996 2205.187256 ^ output182/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[17] (net)
                      0.173769    0.001819 2205.189209 ^ io_south_out[17] (out)
                                           2205.189209   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2205.189209   data arrival time
---------------------------------------------------------------------------------------------
                                           5794.561035   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005522    0.031579    0.019554 2000.019653 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.031581    0.000000 2000.019653 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.082492    0.103455 2000.123047 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.082492    0.000227 2000.123291 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.686401 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.686401 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.621216 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.621216 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.875244 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.875244 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.740845 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.740845 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.369995 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.369995 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.466797 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.466797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.709106 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.709106 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.586060 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.586060 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.120361 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.120361 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.259521 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.259521 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.887207 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.887207 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.691406 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.691406 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.039795 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.039795 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.204834 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.204834 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.288086 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.288086 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.993164 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.993164 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.836182 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.836182 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.650391 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.650391 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.127197 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.127197 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.930176 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.930176 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.315918 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.315918 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.322754 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.322754 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.104004 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.104004 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.509521 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.509521 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.045410 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.045410 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.788574 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.788574 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.214355 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.214355 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.561523 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.561523 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.169434 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.169434 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.865967 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.865967 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.495361 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.495361 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.232666 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.232666 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.457764 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.457764 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.238770 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.238770 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.935059 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.935059 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.469482 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.469482 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.497559 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.497559 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.981689 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.981689 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.323486 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.323486 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.166748 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.166748 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.598633 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.598633 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.282227 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.282227 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.492432 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.492432 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.967041 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.967041 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.352295 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.352295 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.475342 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.475342 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.947021 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.947021 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.584473 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.584473 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.847412 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.847412 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.019531 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.019531 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.456543 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.456543 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.147217 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.147217 v cell0/CBeast_in[11] (fpgacell)
     1    0.007179    0.046616    6.270739 2203.417969 ^ cell0/SBwest_out[3] (fpgacell)
                                                         net225 (net)
                      0.046616    0.000227 2203.418213 ^ output225/A (sky130_fd_sc_hd__buf_2)
     1    0.035386    0.175607    0.201226 2203.619385 ^ output225/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[3] (net)
                      0.175642    0.002046 2203.621338 ^ io_west_out[3] (out)
                                           2203.621338   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2203.621338   data arrival time
---------------------------------------------------------------------------------------------
                                           5796.128906   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005522    0.031579    0.019554 2000.019653 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.031581    0.000000 2000.019653 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.082492    0.103455 2000.123047 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.082492    0.000227 2000.123291 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.686401 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.686401 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.621216 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.621216 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.875244 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.875244 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.740845 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.740845 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.369995 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.369995 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.466797 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.466797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.709106 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.709106 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.586060 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.586060 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.120361 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.120361 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.259521 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.259521 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.887207 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.887207 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.691406 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.691406 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.039795 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.039795 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.204834 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.204834 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.288086 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.288086 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.993164 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.993164 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.836182 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.836182 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.650391 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.650391 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.127197 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.127197 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.930176 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.930176 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.315918 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.315918 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.322754 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.322754 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.104004 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.104004 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.509521 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.509521 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.045410 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.045410 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.788574 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.788574 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.214355 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.214355 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.561523 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.561523 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.169434 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.169434 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.865967 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.865967 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.495361 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.495361 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.232666 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.232666 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.457764 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.457764 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.238770 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.238770 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.935059 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.935059 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.469482 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.469482 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.497559 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.497559 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.981689 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.981689 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.323486 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.323486 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.166748 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.166748 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.598633 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.598633 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.282227 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.282227 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.492432 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.492432 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.967041 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.967041 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.352295 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.352295 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.475342 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.475342 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.947021 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.947021 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.584473 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.584473 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.847412 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.847412 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.019531 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.019531 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.456543 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.456543 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.147217 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.147217 v cell0/CBeast_in[11] (fpgacell)
     1    0.008424    0.052511    6.183882 2203.331055 ^ cell0/SBwest_out[11] (fpgacell)
                                                         net206 (net)
                      0.052511    0.000227 2203.331299 ^ output206/A (sky130_fd_sc_hd__buf_2)
     1    0.035309    0.175235    0.203272 2203.534424 ^ output206/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[11] (net)
                      0.175269    0.002046 2203.536621 ^ io_west_out[11] (out)
                                           2203.536621   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2203.536621   data arrival time
---------------------------------------------------------------------------------------------
                                           5796.213379   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005522    0.031579    0.019554 2000.019653 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.031581    0.000000 2000.019653 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.082492    0.103455 2000.123047 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.082492    0.000227 2000.123291 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.686401 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.686401 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.621216 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.621216 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.875244 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.875244 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.740845 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.740845 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.369995 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.369995 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.466797 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.466797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.709106 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.709106 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.586060 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.586060 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.120361 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.120361 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.259521 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.259521 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.887207 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.887207 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.691406 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.691406 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.039795 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.039795 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.204834 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.204834 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.288086 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.288086 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.993164 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.993164 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.836182 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.836182 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.650391 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.650391 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.127197 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.127197 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.930176 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.930176 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.315918 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.315918 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.322754 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.322754 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.104004 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.104004 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.509521 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.509521 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.045410 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.045410 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.788574 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.788574 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.214355 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.214355 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.561523 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.561523 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.169434 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.169434 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.865967 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.865967 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.495361 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.495361 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.232666 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.232666 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.457764 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.457764 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.238770 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.238770 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.935059 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.935059 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.469482 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.469482 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.497559 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.497559 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.981689 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.981689 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.323486 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.323486 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.166748 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.166748 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.598633 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.598633 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.282227 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.282227 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.492432 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.492432 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.967041 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.967041 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.352295 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.352295 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.475342 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.475342 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.947021 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.947021 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.584473 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.584473 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.847412 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.847412 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.019531 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.019531 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.456543 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.456543 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.147217 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.147217 v cell0/CBeast_in[11] (fpgacell)
     1    0.005225    0.036570    6.139090 2203.286133 ^ cell0/SBsouth_out[3] (fpgacell)
                                                         net197 (net)
                      0.036570    0.000227 2203.286377 ^ output197/A (sky130_fd_sc_hd__buf_2)
     1    0.035096    0.174248    0.196678 2203.483154 ^ output197/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[3] (net)
                      0.174277    0.001819 2203.484863 ^ io_south_out[3] (out)
                                           2203.484863   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2203.484863   data arrival time
---------------------------------------------------------------------------------------------
                                           5796.265137   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005522    0.031579    0.019554 2000.019653 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.031581    0.000000 2000.019653 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.082492    0.103455 2000.123047 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.082492    0.000227 2000.123291 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.686401 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.686401 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.621216 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.621216 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.875244 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.875244 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.740845 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.740845 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.369995 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.369995 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.466797 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.466797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.709106 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.709106 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.586060 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.586060 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.120361 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.120361 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.259521 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.259521 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.887207 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.887207 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.691406 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.691406 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.039795 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.039795 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.204834 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.204834 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.288086 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.288086 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.993164 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.993164 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.836182 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.836182 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.650391 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.650391 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.127197 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.127197 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.930176 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.930176 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.315918 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.315918 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.322754 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.322754 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.104004 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.104004 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.509521 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.509521 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.045410 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.045410 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.788574 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.788574 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.214355 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.214355 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.561523 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.561523 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.169434 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.169434 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.865967 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.865967 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.495361 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.495361 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.232666 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.232666 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.457764 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.457764 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.238770 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.238770 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.935059 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.935059 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.469482 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.469482 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.497559 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.497559 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.981689 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.981689 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.323486 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.323486 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.166748 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.166748 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.598633 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.598633 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.282227 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.282227 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.492432 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.492432 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.967041 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.967041 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.352295 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.352295 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.475342 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.475342 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.947021 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.947021 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.584473 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.584473 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.847412 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.847412 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.019531 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.019531 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.456543 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.456543 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.147217 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.147217 v cell0/CBeast_in[11] (fpgacell)
     1    0.005910    0.040395    6.101573 2203.248779 ^ cell0/SBsouth_out[11] (fpgacell)
                                                         net178 (net)
                      0.040395    0.000227 2203.249023 ^ output178/A (sky130_fd_sc_hd__buf_2)
     1    0.034916    0.173399    0.197588 2203.446533 ^ output178/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[11] (net)
                      0.173428    0.001819 2203.448242 ^ io_south_out[11] (out)
                                           2203.448242   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2203.448242   data arrival time
---------------------------------------------------------------------------------------------
                                           5796.301758   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005522    0.031579    0.019554 2000.019653 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.031581    0.000000 2000.019653 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.082492    0.103455 2000.123047 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.082492    0.000227 2000.123291 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.686401 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.686401 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.621216 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.621216 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.875244 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.875244 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.740845 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.740845 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.369995 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.369995 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.466797 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.466797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.709106 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.709106 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.586060 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.586060 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.120361 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.120361 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.259521 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.259521 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.887207 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.887207 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.691406 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.691406 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.039795 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.039795 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.204834 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.204834 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.288086 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.288086 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.993164 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.993164 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.836182 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.836182 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.650391 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.650391 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.127197 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.127197 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.930176 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.930176 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.315918 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.315918 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.322754 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.322754 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.104004 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.104004 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.509521 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.509521 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.045410 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.045410 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.788574 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.788574 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.214355 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.214355 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.561523 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.561523 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.169434 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.169434 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.865967 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.865967 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.495361 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.495361 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.232666 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.232666 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.457764 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.457764 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.238770 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.238770 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.935059 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.935059 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.469482 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.469482 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.497559 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.497559 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.981689 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.981689 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.323486 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.323486 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.166748 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.166748 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.598633 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.598633 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.282227 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.282227 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.492432 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.492432 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.967041 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.967041 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.352295 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.352295 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.475342 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.475342 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.947021 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.947021 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.584473 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.584473 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.847412 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.847412 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.019531 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.019531 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.456543 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.456543 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.147217 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.147217 v cell0/CBeast_in[11] (fpgacell)
     1    0.006904    0.047150    6.101800 2203.249023 ^ cell0/SBwest_out[8] (fpgacell)
                                                         net230 (net)
                      0.047150    0.000227 2203.249268 ^ output230/A (sky130_fd_sc_hd__buf_2)
     1    0.035397    0.175657    0.201453 2203.450684 ^ output230/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[8] (net)
                      0.175692    0.002046 2203.452637 ^ io_west_out[8] (out)
                                           2203.452637   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2203.452637   data arrival time
---------------------------------------------------------------------------------------------
                                           5796.297363   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005522    0.031579    0.019554 2000.019653 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.031581    0.000000 2000.019653 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.082492    0.103455 2000.123047 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.082492    0.000227 2000.123291 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.686401 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.686401 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.621216 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.621216 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.875244 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.875244 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.740845 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.740845 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.369995 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.369995 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.466797 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.466797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.709106 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.709106 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.586060 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.586060 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.120361 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.120361 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.259521 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.259521 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.887207 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.887207 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.691406 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.691406 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.039795 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.039795 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.204834 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.204834 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.288086 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.288086 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.993164 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.993164 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.836182 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.836182 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.650391 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.650391 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.127197 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.127197 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.930176 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.930176 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.315918 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.315918 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.322754 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.322754 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.104004 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.104004 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.509521 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.509521 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.045410 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.045410 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.788574 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.788574 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.214355 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.214355 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.561523 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.561523 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.169434 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.169434 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.865967 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.865967 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.495361 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.495361 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.232666 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.232666 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.457764 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.457764 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.238770 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.238770 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.935059 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.935059 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.469482 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.469482 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.497559 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.497559 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.981689 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.981689 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.323486 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.323486 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.166748 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.166748 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.598633 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.598633 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.282227 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.282227 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.492432 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.492432 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.967041 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.967041 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.352295 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.352295 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.475342 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.475342 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.947021 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.947021 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.584473 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.584473 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.847412 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.847412 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.019531 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.019531 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.456543 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.456543 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.147217 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.147217 v cell0/CBeast_in[11] (fpgacell)
     1    0.007639    0.049122    6.036544 2203.183594 ^ cell0/SBwest_out[2] (fpgacell)
                                                         net224 (net)
                      0.049122    0.000227 2203.183838 ^ output224/A (sky130_fd_sc_hd__buf_2)
     1    0.035749    0.177282    0.203499 2203.387451 ^ output224/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[2] (net)
                      0.177313    0.002046 2203.389404 ^ io_west_out[2] (out)
                                           2203.389404   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2203.389404   data arrival time
---------------------------------------------------------------------------------------------
                                           5796.360840   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005522    0.031579    0.019554 2000.019653 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.031581    0.000000 2000.019653 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.082492    0.103455 2000.123047 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.082492    0.000227 2000.123291 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.686401 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.686401 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.621216 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.621216 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.875244 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.875244 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.740845 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.740845 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.369995 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.369995 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.466797 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.466797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.709106 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.709106 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.586060 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.586060 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.120361 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.120361 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.259521 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.259521 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.887207 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.887207 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.691406 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.691406 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.039795 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.039795 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.204834 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.204834 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.288086 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.288086 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.993164 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.993164 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.836182 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.836182 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.650391 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.650391 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.127197 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.127197 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.930176 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.930176 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.315918 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.315918 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.322754 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.322754 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.104004 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.104004 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.509521 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.509521 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.045410 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.045410 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.788574 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.788574 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.214355 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.214355 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.561523 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.561523 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.169434 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.169434 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.865967 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.865967 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.495361 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.495361 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.232666 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.232666 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.457764 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.457764 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.238770 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.238770 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.935059 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.935059 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.469482 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.469482 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.497559 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.497559 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.981689 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.981689 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.323486 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.323486 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.166748 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.166748 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.598633 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.598633 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.282227 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.282227 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.492432 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.492432 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.967041 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.967041 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.352295 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.352295 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.475342 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.475342 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.947021 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.947021 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.584473 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.584473 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.847412 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.847412 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.019531 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.019531 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.456543 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.456543 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.147217 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.147217 v cell0/CBeast_in[11] (fpgacell)
     1    0.006629    0.045901    5.994025 2203.141113 ^ cell0/SBwest_out[1] (fpgacell)
                                                         net213 (net)
                      0.045901    0.000227 2203.141357 ^ output213/A (sky130_fd_sc_hd__buf_2)
     1    0.035309    0.175247    0.200771 2203.342041 ^ output213/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[1] (net)
                      0.175282    0.002046 2203.344238 ^ io_west_out[1] (out)
                                           2203.344238   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2203.344238   data arrival time
---------------------------------------------------------------------------------------------
                                           5796.405762   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005522    0.031579    0.019554 2000.019653 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.031581    0.000000 2000.019653 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.082492    0.103455 2000.123047 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.082492    0.000227 2000.123291 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.686401 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.686401 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.621216 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.621216 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.875244 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.875244 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.740845 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.740845 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.369995 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.369995 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.466797 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.466797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.709106 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.709106 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.586060 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.586060 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.120361 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.120361 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.259521 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.259521 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.887207 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.887207 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.691406 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.691406 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.039795 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.039795 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.204834 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.204834 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.288086 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.288086 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.993164 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.993164 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.836182 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.836182 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.650391 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.650391 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.127197 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.127197 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.930176 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.930176 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.315918 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.315918 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.322754 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.322754 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.104004 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.104004 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.509521 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.509521 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.045410 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.045410 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.788574 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.788574 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.214355 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.214355 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.561523 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.561523 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.169434 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.169434 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.865967 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.865967 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.495361 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.495361 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.232666 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.232666 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.457764 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.457764 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.238770 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.238770 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.935059 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.935059 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.469482 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.469482 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.497559 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.497559 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.981689 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.981689 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.323486 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.323486 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.166748 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.166748 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.598633 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.598633 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.282227 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.282227 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.492432 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.492432 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.967041 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.967041 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.352295 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.352295 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.475342 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.475342 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.947021 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.947021 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.584473 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.584473 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.847412 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.847412 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.019531 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.019531 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.456543 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.456543 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.147217 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.147217 v cell0/CBeast_in[11] (fpgacell)
     1    0.006275    0.030521    6.005394 2203.152588 v cell0/SBsouth_out[8] (fpgacell)
                                                         net202 (net)
                      0.030521    0.000227 2203.152832 v output202/A (sky130_fd_sc_hd__buf_2)
     1    0.034821    0.091286    0.173941 2203.326660 v output202/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[8] (net)
                      0.091329    0.001819 2203.328613 v io_south_out[8] (out)
                                           2203.328613   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2203.328613   data arrival time
---------------------------------------------------------------------------------------------
                                           5796.421875   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005522    0.031579    0.019554 2000.019653 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.031581    0.000000 2000.019653 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.082492    0.103455 2000.123047 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.082492    0.000227 2000.123291 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.686401 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.686401 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.621216 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.621216 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.875244 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.875244 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.740845 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.740845 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.369995 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.369995 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.466797 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.466797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.709106 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.709106 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.586060 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.586060 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.120361 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.120361 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.259521 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.259521 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.887207 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.887207 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.691406 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.691406 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.039795 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.039795 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.204834 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.204834 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.288086 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.288086 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.993164 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.993164 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.836182 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.836182 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.650391 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.650391 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.127197 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.127197 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.930176 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.930176 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.315918 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.315918 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.322754 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.322754 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.104004 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.104004 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.509521 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.509521 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.045410 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.045410 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.788574 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.788574 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.214355 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.214355 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.561523 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.561523 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.169434 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.169434 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.865967 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.865967 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.495361 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.495361 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.232666 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.232666 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.457764 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.457764 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.238770 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.238770 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.935059 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.935059 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.469482 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.469482 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.497559 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.497559 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.981689 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.981689 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.323486 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.323486 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.166748 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.166748 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.598633 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.598633 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.282227 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.282227 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.492432 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.492432 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.967041 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.967041 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.352295 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.352295 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.475342 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.475342 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.947021 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.947021 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.584473 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.584473 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.847412 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.847412 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.019531 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.019531 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.456543 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.456543 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.147217 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.147217 v cell0/CBeast_in[11] (fpgacell)
     1    0.006108    0.030211    5.919446 2203.066650 v cell0/SBsouth_out[2] (fpgacell)
                                                         net196 (net)
                      0.030211    0.000227 2203.066895 v output196/A (sky130_fd_sc_hd__buf_2)
     1    0.034895    0.091455    0.173941 2203.240723 v output196/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[2] (net)
                      0.091499    0.001819 2203.242676 v io_south_out[2] (out)
                                           2203.242676   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2203.242676   data arrival time
---------------------------------------------------------------------------------------------
                                           5796.507324   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005522    0.031579    0.019554 2000.019653 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.031581    0.000000 2000.019653 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.082492    0.103455 2000.123047 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.082492    0.000227 2000.123291 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.686401 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.686401 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.621216 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.621216 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.875244 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.875244 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.740845 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.740845 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.369995 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.369995 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.466797 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.466797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.709106 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.709106 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.586060 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.586060 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.120361 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.120361 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.259521 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.259521 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.887207 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.887207 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.691406 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.691406 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.039795 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.039795 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.204834 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.204834 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.288086 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.288086 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.993164 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.993164 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.836182 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.836182 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.650391 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.650391 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.127197 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.127197 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.930176 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.930176 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.315918 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.315918 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.322754 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.322754 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.104004 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.104004 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.509521 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.509521 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.045410 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.045410 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.788574 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.788574 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.214355 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.214355 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.561523 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.561523 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.169434 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.169434 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.865967 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.865967 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.495361 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.495361 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.232666 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.232666 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.457764 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.457764 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.238770 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.238770 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.935059 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.935059 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.469482 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.469482 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.497559 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.497559 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.981689 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.981689 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.323486 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.323486 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.166748 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.166748 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.598633 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.598633 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.282227 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.282227 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.492432 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.492432 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.967041 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.967041 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.352295 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.352295 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.475342 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.475342 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.947021 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.947021 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.584473 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.584473 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.847412 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.847412 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.019531 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.019531 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.456543 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.456543 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007756    0.033654    1.690523 2197.147217 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.033654    0.000000 2197.147217 v cell0/CBeast_in[11] (fpgacell)
     1    0.004575    0.027513    5.905122 2203.052246 v cell0/SBsouth_out[1] (fpgacell)
                                                         net185 (net)
                      0.027513    0.000227 2203.052490 v output185/A (sky130_fd_sc_hd__buf_2)
     1    0.034821    0.091308    0.172577 2203.225098 v output185/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[1] (net)
                      0.091351    0.001819 2203.226807 v io_south_out[1] (out)
                                           2203.226807   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2203.226807   data arrival time
---------------------------------------------------------------------------------------------
                                           5796.523438   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005522    0.031579    0.019554 2000.019653 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.031581    0.000000 2000.019653 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.082492    0.103455 2000.123047 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.082492    0.000227 2000.123291 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.686401 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.686401 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.621216 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.621216 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.875244 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.875244 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.740845 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.740845 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.369995 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.369995 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.466797 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.466797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.709106 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.709106 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.586060 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.586060 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.120361 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.120361 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.259521 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.259521 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.887207 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.887207 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.691406 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.691406 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.039795 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.039795 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.204834 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.204834 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.288086 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.288086 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.993164 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.993164 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.836182 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.836182 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.650391 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.650391 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.127197 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.127197 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.930176 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.930176 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.315918 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.315918 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.322754 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.322754 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.104004 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.104004 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.509521 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.509521 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.045410 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.045410 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.788574 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.788574 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.214355 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.214355 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.561523 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.561523 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.169434 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.169434 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.865967 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.865967 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.495361 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.495361 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.232666 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.232666 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.457764 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.457764 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.238770 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.238770 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.935059 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.935059 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.469482 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.469482 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.497559 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.497559 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.981689 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.981689 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.323486 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.323486 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.166748 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.166748 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.598633 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.598633 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.282227 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.282227 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.492432 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.492432 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.967041 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.967041 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.352295 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.352295 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.475342 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.475342 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.947021 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.947021 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.584473 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.584473 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.041204    6.609753 2192.194336 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.041204    0.000000 2192.194336 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.165280    1.902890 2194.097168 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.165280    0.000000 2194.097168 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.062233    1.429271 2195.526367 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.062233    0.000000 2195.526367 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.005778    0.045666    1.957687 2197.484131 ^ cell1/CBeast_out[11] (fpgacell)
                                                         net122 (net)
                      0.045666    0.000227 2197.484375 ^ output122/A (sky130_fd_sc_hd__buf_2)
     1    0.034318    0.170592    0.197588 2197.681885 ^ output122/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[11] (net)
                      0.170618    0.001819 2197.683838 ^ io_east_out[11] (out)
                                           2197.683838   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2197.683838   data arrival time
---------------------------------------------------------------------------------------------
                                           5802.065918   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005522    0.031579    0.019554 2000.019653 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.031581    0.000000 2000.019653 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.082492    0.103455 2000.123047 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.082492    0.000227 2000.123291 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.686401 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.686401 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.621216 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.621216 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.875244 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.875244 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.740845 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.740845 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.369995 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.369995 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.466797 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.466797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.709106 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.709106 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.586060 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.586060 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.120361 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.120361 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.259521 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.259521 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.887207 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.887207 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.691406 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.691406 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.039795 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.039795 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.204834 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.204834 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.288086 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.288086 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.993164 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.993164 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.836182 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.836182 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.650391 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.650391 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.127197 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.127197 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.930176 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.930176 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.315918 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.315918 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.322754 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.322754 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.104004 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.104004 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.509521 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.509521 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.045410 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.045410 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.788574 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.788574 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.214355 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.214355 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.561523 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.561523 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.169434 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.169434 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.865967 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.865967 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.495361 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.495361 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.232666 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.232666 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.457764 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.457764 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.238770 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.238770 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.935059 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.935059 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.469482 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.469482 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.497559 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.497559 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.981689 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.981689 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.323486 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.323486 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.166748 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.166748 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.598633 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.598633 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.282227 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.282227 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.492432 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.492432 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.967041 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.967041 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.352295 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.352295 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.475342 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.475342 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.947021 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.947021 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.584473 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.584473 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.847412 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.847412 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.019531 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.019531 v cell3/SBsouth_in[11] (fpgacell)
     1    0.011010    0.041055    1.437002 2195.456543 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041055    0.000000 2195.456543 v cell1/CBnorth_in[11] (fpgacell)
     1    0.005767    0.029564    1.641183 2197.097900 v cell1/SBsouth_out[11] (fpgacell)
                                                         net193 (net)
                      0.029564    0.000227 2197.097900 v output193/A (sky130_fd_sc_hd__buf_2)
     1    0.034907    0.091484    0.173713 2197.271729 v output193/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[27] (net)
                      0.091528    0.001819 2197.273438 v io_south_out[27] (out)
                                           2197.273438   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2197.273438   data arrival time
---------------------------------------------------------------------------------------------
                                           5802.476074   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005522    0.031579    0.019554 2000.019653 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.031581    0.000000 2000.019653 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.082492    0.103455 2000.123047 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.082492    0.000227 2000.123291 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.686401 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.686401 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.621216 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.621216 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.875244 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.875244 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.740845 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.740845 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.369995 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.369995 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.466797 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.466797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.709106 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.709106 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.586060 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.586060 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.120361 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.120361 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.259521 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.259521 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.887207 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.887207 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.691406 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.691406 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.039795 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.039795 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.204834 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.204834 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.288086 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.288086 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.993164 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.993164 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.836182 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.836182 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.650391 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.650391 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.127197 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.127197 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.930176 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.930176 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.315918 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.315918 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.322754 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.322754 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.104004 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.104004 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.509521 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.509521 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.045410 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.045410 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.788574 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.788574 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.214355 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.214355 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.561523 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.561523 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.169434 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.169434 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.865967 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.865967 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.495361 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.495361 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.232666 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.232666 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.457764 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.457764 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.238770 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.238770 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.935059 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.935059 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.469482 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.469482 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.497559 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.497559 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.981689 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.981689 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.323486 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.323486 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.166748 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.166748 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.598633 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.598633 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.282227 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.282227 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.492432 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.492432 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.967041 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.967041 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.352295 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.352295 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.475342 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.475342 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.947021 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.947021 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.584473 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.584473 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.028362    6.263008 2191.847412 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028362    0.000000 2191.847412 v cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.085516    2.172101 2194.019531 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085516    0.000000 2194.019531 v cell3/SBsouth_in[11] (fpgacell)
     1    0.033830    0.086381    2.260549 2196.280273 v cell3/CBnorth_out[11] (fpgacell)
                                                         net165 (net)
                      0.086381    0.000227 2196.280273 v output165/A (sky130_fd_sc_hd__buf_2)
     1    0.033997    0.089233    0.197588 2196.478027 v output165/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[27] (net)
                      0.089259    0.001364 2196.479248 v io_north_out[27] (out)
                                           2196.479248   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2196.479248   data arrival time
---------------------------------------------------------------------------------------------
                                           5803.270996   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005522    0.031579    0.019554 2000.019653 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.031581    0.000000 2000.019653 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.082492    0.103455 2000.123047 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.082492    0.000227 2000.123291 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.686401 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.686401 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.621216 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.621216 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.875244 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.875244 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.740845 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.740845 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.369995 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.369995 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.466797 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.466797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.709106 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.709106 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.586060 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.586060 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.120361 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.120361 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.259521 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.259521 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.887207 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.887207 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.691406 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.691406 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.039795 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.039795 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.204834 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.204834 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.288086 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.288086 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.993164 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.993164 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.836182 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.836182 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.650391 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.650391 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.127197 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.127197 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.930176 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.930176 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.315918 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.315918 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.322754 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.322754 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.104004 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.104004 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.509521 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.509521 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.045410 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.045410 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.788574 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.788574 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.214355 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.214355 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.561523 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.561523 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.169434 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.169434 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.865967 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.865967 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.495361 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.495361 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.232666 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.232666 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.457764 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.457764 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.238770 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.238770 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.935059 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.935059 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.469482 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.469482 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.497559 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.497559 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.981689 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.981689 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.323486 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.323486 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.166748 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.166748 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.598633 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.598633 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.282227 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.282227 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.492432 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.492432 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.967041 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.967041 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.352295 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.352295 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.475342 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.475342 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.947021 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.947021 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014256    0.046599    1.637545 2185.584473 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046599    0.000000 2185.584473 v cell0/CBeast_in[10] (fpgacell)
     1    0.004156    0.041204    6.609753 2192.194336 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.041204    0.000000 2192.194336 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.033210    0.165280    1.902890 2194.097168 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.165280    0.000000 2194.097168 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.005314    0.044017    1.922899 2196.020020 ^ cell3/CBeast_out[11] (fpgacell)
                                                         net137 (net)
                      0.044017    0.000227 2196.020264 ^ output137/A (sky130_fd_sc_hd__buf_2)
     1    0.034311    0.170550    0.196906 2196.217285 ^ output137/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[27] (net)
                      0.170575    0.001819 2196.218994 ^ io_east_out[27] (out)
                                           2196.218994   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2196.218994   data arrival time
---------------------------------------------------------------------------------------------
                                           5803.531250   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005522    0.031579    0.019554 2000.019653 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.031581    0.000000 2000.019653 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.082492    0.103455 2000.123047 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.082492    0.000227 2000.123291 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.686401 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.686401 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.621216 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.621216 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.875244 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.875244 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.740845 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.740845 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.369995 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.369995 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.466797 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.466797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.709106 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.709106 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.586060 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.586060 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.120361 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.120361 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.259521 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.259521 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.887207 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.887207 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.691406 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.691406 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.039795 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.039795 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.204834 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.204834 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.288086 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.288086 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.993164 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.993164 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.836182 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.836182 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.650391 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.650391 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.127197 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.127197 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.930176 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.930176 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.315918 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.315918 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.322754 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.322754 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.104004 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.104004 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.509521 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.509521 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.045410 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.045410 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.788574 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.788574 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.214355 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.214355 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.561523 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.561523 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.169434 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.169434 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.865967 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.865967 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.495361 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.495361 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.232666 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.232666 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.457764 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.457764 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.238770 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.238770 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.935059 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.935059 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.469482 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.469482 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.497559 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.497559 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.981689 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.981689 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.323486 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.323486 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.166748 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.166748 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.598633 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.598633 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.282227 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.282227 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.492432 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.492432 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.967041 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.967041 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.041411    5.696166 2180.663330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041411    0.000000 2180.663330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.212342    1.879243 2182.542480 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212342    0.000000 2182.542480 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.032863    1.478611 2184.020996 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032863    0.000000 2184.020996 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.021210    0.060809    7.889867 2191.910889 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.060809    0.000000 2191.910889 v cell3/SBsouth_in[3] (fpgacell)
     1    0.008610    0.035517    1.154376 2193.065430 v cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.035517    0.000000 2193.065430 v cell1/CBnorth_in[3] (fpgacell)
     1    0.005556    0.029202    2.285105 2195.350342 v cell1/CBeast_out[3] (fpgacell)
                                                         net141 (net)
                      0.029202    0.000227 2195.350586 v output141/A (sky130_fd_sc_hd__buf_2)
     1    0.034102    0.089666    0.172122 2195.522705 v output141/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[3] (net)
                      0.089700    0.001592 2195.524414 v io_east_out[3] (out)
                                           2195.524414   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2195.524414   data arrival time
---------------------------------------------------------------------------------------------
                                           5804.225586   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005522    0.031579    0.019554 2000.019653 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.031581    0.000000 2000.019653 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.082492    0.103455 2000.123047 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.082492    0.000227 2000.123291 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.686401 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.686401 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.621216 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.621216 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.875244 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.875244 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.740845 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.740845 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.369995 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.369995 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.466797 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.466797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.709106 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.709106 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.586060 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.586060 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.120361 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.120361 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.259521 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.259521 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.887207 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.887207 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.691406 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.691406 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.039795 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.039795 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.204834 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.204834 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.288086 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.288086 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.993164 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.993164 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.836182 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.836182 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.650391 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.650391 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.127197 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.127197 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.930176 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.930176 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.315918 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.315918 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.322754 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.322754 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.104004 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.104004 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.509521 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.509521 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.045410 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.045410 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.788574 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.788574 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.214355 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.214355 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.561523 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.561523 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.169434 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.169434 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.865967 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.865967 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.495361 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.495361 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.232666 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.232666 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.457764 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.457764 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.238770 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.238770 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.935059 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.935059 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.469482 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.469482 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.497559 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.497559 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.981689 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.981689 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.323486 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.323486 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.166748 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.166748 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.598633 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.598633 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.282227 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.282227 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.492432 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.492432 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.967041 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.967041 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.041411    5.696166 2180.663330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041411    0.000000 2180.663330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.212342    1.879243 2182.542480 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212342    0.000000 2182.542480 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.032863    1.478611 2184.020996 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032863    0.000000 2184.020996 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.037110    0.091456    8.053803 2192.074951 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.091456    0.000000 2192.074951 v cell3/SBsouth_in[2] (fpgacell)
     1    0.011010    0.041081    1.008857 2193.083740 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.041081    0.000000 2193.083740 v cell1/CBnorth_in[2] (fpgacell)
     1    0.005022    0.028261    2.258958 2195.342773 v cell1/CBeast_out[2] (fpgacell)
                                                         net140 (net)
                      0.028261    0.000227 2195.343018 v output140/A (sky130_fd_sc_hd__buf_2)
     1    0.034215    0.089926    0.172122 2195.515137 v output140/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[2] (net)
                      0.089961    0.001592 2195.516602 v io_east_out[2] (out)
                                           2195.516602   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2195.516602   data arrival time
---------------------------------------------------------------------------------------------
                                           5804.233398   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005522    0.031579    0.019554 2000.019653 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.031581    0.000000 2000.019653 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.082492    0.103455 2000.123047 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.082492    0.000227 2000.123291 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.686401 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.686401 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.621216 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.621216 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.875244 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.875244 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.740845 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.740845 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.369995 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.369995 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.466797 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.466797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.709106 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.709106 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.586060 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.586060 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.120361 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.120361 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.259521 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.259521 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.887207 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.887207 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.691406 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.691406 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.039795 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.039795 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.204834 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.204834 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.288086 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.288086 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.993164 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.993164 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.836182 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.836182 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.650391 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.650391 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.127197 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.127197 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.930176 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.930176 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.315918 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.315918 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.322754 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.322754 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.104004 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.104004 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.509521 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.509521 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.045410 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.045410 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.788574 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.788574 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.214355 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.214355 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.561523 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.561523 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.169434 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.169434 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.865967 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.865967 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.495361 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.495361 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.232666 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.232666 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.457764 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.457764 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.238770 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.238770 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.935059 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.935059 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.469482 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.469482 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.497559 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.497559 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.981689 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.981689 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.323486 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.323486 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.166748 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.166748 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.598633 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.598633 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.282227 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.282227 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.492432 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.492432 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.967041 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.967041 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.041411    5.696166 2180.663330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041411    0.000000 2180.663330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.212342    1.879243 2182.542480 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212342    0.000000 2182.542480 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.032863    1.478611 2184.020996 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032863    0.000000 2184.020996 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.015010    0.048283    7.919425 2191.940430 v cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.048283    0.000000 2191.940430 v cell3/SBsouth_in[8] (fpgacell)
     1    0.006510    0.031057    1.175295 2193.115723 v cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.031057    0.000000 2193.115723 v cell1/CBnorth_in[8] (fpgacell)
     1    0.005766    0.029582    1.960416 2195.076172 v cell1/CBeast_out[8] (fpgacell)
                                                         net146 (net)
                      0.029582    0.000227 2195.076416 v output146/A (sky130_fd_sc_hd__buf_2)
     1    0.034109    0.089678    0.172349 2195.248779 v output146/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[8] (net)
                      0.089712    0.001592 2195.250488 v io_east_out[8] (out)
                                           2195.250488   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2195.250488   data arrival time
---------------------------------------------------------------------------------------------
                                           5804.500000   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005522    0.031579    0.019554 2000.019653 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.031581    0.000000 2000.019653 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.082492    0.103455 2000.123047 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.082492    0.000227 2000.123291 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.686401 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.686401 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.621216 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.621216 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.875244 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.875244 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.740845 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.740845 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.369995 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.369995 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.466797 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.466797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.709106 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.709106 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.586060 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.586060 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.120361 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.120361 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.259521 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.259521 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.887207 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.887207 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.691406 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.691406 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.039795 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.039795 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.204834 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.204834 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.288086 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.288086 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.993164 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.993164 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.836182 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.836182 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.650391 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.650391 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.127197 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.127197 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.930176 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.930176 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.315918 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.315918 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.322754 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.322754 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.104004 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.104004 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.509521 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.509521 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.045410 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.045410 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.788574 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.788574 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.214355 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.214355 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.561523 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.561523 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.169434 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.169434 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.865967 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.865967 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.495361 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.495361 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.232666 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.232666 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.457764 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.457764 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.238770 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.238770 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.935059 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.935059 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.469482 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.469482 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.497559 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.497559 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.981689 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.981689 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.323486 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.323486 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.166748 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.166748 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.598633 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.598633 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.282227 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.282227 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.492432 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.492432 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.967041 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.967041 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.041411    5.696166 2180.663330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041411    0.000000 2180.663330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.212342    1.879243 2182.542480 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212342    0.000000 2182.542480 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.032863    1.478611 2184.020996 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032863    0.000000 2184.020996 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.015010    0.048283    7.919425 2191.940430 v cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.048283    0.000000 2191.940430 v cell3/SBsouth_in[8] (fpgacell)
     1    0.006510    0.031057    1.175295 2193.115723 v cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.031057    0.000000 2193.115723 v cell1/CBnorth_in[8] (fpgacell)
     1    0.006577    0.031111    1.674607 2194.790283 v cell1/SBsouth_out[8] (fpgacell)
                                                         net190 (net)
                      0.031111    0.000227 2194.790527 v output190/A (sky130_fd_sc_hd__buf_2)
     1    0.034987    0.091652    0.174396 2194.965088 v output190/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[24] (net)
                      0.091698    0.001819 2194.966797 v io_south_out[24] (out)
                                           2194.966797   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2194.966797   data arrival time
---------------------------------------------------------------------------------------------
                                           5804.783203   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005522    0.031579    0.019554 2000.019653 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.031581    0.000000 2000.019653 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.082492    0.103455 2000.123047 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.082492    0.000227 2000.123291 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.686401 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.686401 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.621216 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.621216 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.875244 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.875244 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.740845 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.740845 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.369995 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.369995 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.466797 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.466797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.709106 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.709106 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.586060 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.586060 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.120361 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.120361 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.259521 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.259521 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.887207 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.887207 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.691406 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.691406 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.039795 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.039795 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.204834 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.204834 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.288086 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.288086 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.993164 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.993164 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.836182 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.836182 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.650391 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.650391 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.127197 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.127197 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.930176 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.930176 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.315918 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.315918 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.322754 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.322754 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.104004 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.104004 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.509521 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.509521 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.045410 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.045410 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.788574 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.788574 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.214355 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.214355 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.561523 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.561523 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.169434 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.169434 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.865967 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.865967 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.495361 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.495361 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.232666 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.232666 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.457764 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.457764 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.238770 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.238770 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.935059 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.935059 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.469482 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.469482 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.497559 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.497559 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.981689 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.981689 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.323486 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.323486 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.166748 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.166748 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.598633 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.598633 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.282227 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.282227 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.492432 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.492432 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.967041 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.967041 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.041411    5.696166 2180.663330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041411    0.000000 2180.663330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.212342    1.879243 2182.542480 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212342    0.000000 2182.542480 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.032863    1.478611 2184.020996 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032863    0.000000 2184.020996 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.037110    0.091456    8.053803 2192.074951 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.091456    0.000000 2192.074951 v cell3/SBsouth_in[2] (fpgacell)
     1    0.011010    0.041081    1.008857 2193.083740 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.041081    0.000000 2193.083740 v cell1/CBnorth_in[2] (fpgacell)
     1    0.006453    0.030884    1.617536 2194.701172 v cell1/SBsouth_out[2] (fpgacell)
                                                         net183 (net)
                      0.030884    0.000227 2194.701416 v output183/A (sky130_fd_sc_hd__buf_2)
     1    0.034849    0.091343    0.174168 2194.875732 v output183/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[18] (net)
                      0.091386    0.001819 2194.877441 v io_south_out[18] (out)
                                           2194.877441   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2194.877441   data arrival time
---------------------------------------------------------------------------------------------
                                           5804.873047   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005522    0.031579    0.019554 2000.019653 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.031581    0.000000 2000.019653 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.082492    0.103455 2000.123047 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.082492    0.000227 2000.123291 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.686401 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.686401 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.621216 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.621216 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.875244 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.875244 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.740845 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.740845 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.369995 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.369995 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.466797 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.466797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.709106 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.709106 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.586060 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.586060 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.120361 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.120361 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.259521 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.259521 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.887207 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.887207 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.691406 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.691406 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.039795 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.039795 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.204834 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.204834 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.288086 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.288086 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.993164 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.993164 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.836182 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.836182 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.650391 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.650391 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.127197 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.127197 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.930176 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.930176 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.315918 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.315918 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.322754 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.322754 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.104004 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.104004 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.509521 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.509521 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.045410 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.045410 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.788574 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.788574 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.214355 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.214355 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.561523 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.561523 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.169434 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.169434 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.865967 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.865967 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.495361 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.495361 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.232666 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.232666 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.457764 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.457764 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.238770 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.238770 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.935059 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.935059 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.469482 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.469482 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.497559 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.497559 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.981689 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.981689 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.323486 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.323486 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.166748 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.166748 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.598633 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.598633 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.282227 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.282227 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.492432 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.492432 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.967041 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.967041 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.041411    5.696166 2180.663330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041411    0.000000 2180.663330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.212342    1.879243 2182.542480 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212342    0.000000 2182.542480 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.032863    1.478611 2184.020996 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032863    0.000000 2184.020996 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.021210    0.060809    7.889867 2191.910889 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.060809    0.000000 2191.910889 v cell3/SBsouth_in[3] (fpgacell)
     1    0.008610    0.035517    1.154376 2193.065430 v cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.035517    0.000000 2193.065430 v cell1/CBnorth_in[3] (fpgacell)
     1    0.005109    0.028400    1.622311 2194.687744 v cell1/SBsouth_out[3] (fpgacell)
                                                         net184 (net)
                      0.028400    0.000227 2194.687744 v output184/A (sky130_fd_sc_hd__buf_2)
     1    0.034916    0.091513    0.173259 2194.861084 v output184/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[19] (net)
                      0.091557    0.001819 2194.863037 v io_south_out[19] (out)
                                           2194.863037   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2194.863037   data arrival time
---------------------------------------------------------------------------------------------
                                           5804.887207   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005522    0.031579    0.019554 2000.019653 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.031581    0.000000 2000.019653 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.082492    0.103455 2000.123047 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.082492    0.000227 2000.123291 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.686401 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.686401 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.621216 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.621216 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.875244 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.875244 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.740845 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.740845 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.369995 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.369995 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.466797 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.466797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.709106 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.709106 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.586060 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.586060 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.120361 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.120361 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.259521 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.259521 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.887207 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.887207 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.691406 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.691406 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.039795 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.039795 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.204834 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.204834 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.288086 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.288086 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.993164 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.993164 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.836182 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.836182 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.650391 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.650391 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.127197 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.127197 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.930176 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.930176 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.315918 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.315918 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.322754 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.322754 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.104004 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.104004 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.509521 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.509521 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.045410 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.045410 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.788574 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.788574 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.214355 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.214355 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.561523 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.561523 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.169434 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.169434 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.865967 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.865967 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.495361 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.495361 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.232666 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.232666 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.457764 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.457764 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.238770 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.238770 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.935059 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.935059 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.469482 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.469482 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.497559 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.497559 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.981689 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.981689 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.323486 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.323486 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.166748 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.166748 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.598633 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.598633 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.282227 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.282227 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.492432 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.492432 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.967041 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.967041 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.041411    5.696166 2180.663330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041411    0.000000 2180.663330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.212342    1.879243 2182.542480 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212342    0.000000 2182.542480 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.032863    1.478611 2184.020996 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032863    0.000000 2184.020996 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.037110    0.091456    8.053803 2192.074951 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.091456    0.000000 2192.074951 v cell3/SBsouth_in[2] (fpgacell)
     1    0.034535    0.088421    2.107981 2194.182861 v cell3/CBnorth_out[2] (fpgacell)
                                                         net155 (net)
                      0.088421    0.000227 2194.183105 v output155/A (sky130_fd_sc_hd__buf_2)
     1    0.033909    0.089039    0.198497 2194.381592 v output155/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[18] (net)
                      0.089064    0.001364 2194.383057 v io_north_out[18] (out)
                                           2194.383057   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2194.383057   data arrival time
---------------------------------------------------------------------------------------------
                                           5805.367188   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005522    0.031579    0.019554 2000.019653 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.031581    0.000000 2000.019653 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.082492    0.103455 2000.123047 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.082492    0.000227 2000.123291 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.686401 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.686401 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.621216 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.621216 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.875244 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.875244 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.740845 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.740845 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.369995 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.369995 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.466797 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.466797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.709106 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.709106 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.586060 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.586060 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.120361 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.120361 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.259521 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.259521 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.887207 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.887207 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.691406 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.691406 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.039795 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.039795 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.204834 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.204834 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.288086 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.288086 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.993164 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.993164 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.836182 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.836182 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.650391 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.650391 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.127197 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.127197 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.930176 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.930176 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.315918 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.315918 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.322754 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.322754 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.104004 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.104004 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.509521 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.509521 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.045410 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.045410 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.788574 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.788574 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.214355 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.214355 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.561523 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.561523 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.169434 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.169434 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.865967 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.865967 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.495361 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.495361 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.232666 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.232666 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.457764 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.457764 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.238770 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.238770 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.935059 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.935059 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.469482 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.469482 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.497559 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.497559 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.981689 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.981689 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.323486 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.323486 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.166748 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.166748 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.598633 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.598633 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.282227 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.282227 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.492432 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.492432 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.967041 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.967041 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.041411    5.696166 2180.663330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041411    0.000000 2180.663330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.212342    1.879243 2182.542480 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212342    0.000000 2182.542480 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.032863    1.478611 2184.020996 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032863    0.000000 2184.020996 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.021210    0.060809    7.889867 2191.910889 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.060809    0.000000 2191.910889 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019427    0.056906    2.147772 2194.058594 v cell3/CBnorth_out[3] (fpgacell)
                                                         net156 (net)
                      0.056906    0.000227 2194.058838 v output156/A (sky130_fd_sc_hd__buf_2)
     1    0.034012    0.089234    0.184173 2194.243164 v output156/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[19] (net)
                      0.089260    0.001364 2194.244385 v io_north_out[19] (out)
                                           2194.244385   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2194.244385   data arrival time
---------------------------------------------------------------------------------------------
                                           5805.505859   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005522    0.031579    0.019554 2000.019653 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.031581    0.000000 2000.019653 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.082492    0.103455 2000.123047 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.082492    0.000227 2000.123291 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.686401 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.686401 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.621216 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.621216 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.875244 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.875244 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.740845 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.740845 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.369995 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.369995 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.466797 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.466797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.709106 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.709106 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.586060 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.586060 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.120361 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.120361 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.259521 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.259521 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.887207 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.887207 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.691406 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.691406 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.039795 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.039795 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.204834 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.204834 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.288086 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.288086 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.993164 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.993164 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.836182 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.836182 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.650391 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.650391 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.127197 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.127197 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.930176 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.930176 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.315918 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.315918 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.322754 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.322754 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.104004 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.104004 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.509521 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.509521 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.045410 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.045410 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.788574 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.788574 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.214355 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.214355 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.561523 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.561523 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.169434 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.169434 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.865967 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.865967 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.495361 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.495361 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.232666 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.232666 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.457764 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.457764 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.238770 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.238770 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.935059 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.935059 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.469482 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.469482 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.497559 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.497559 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.981689 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.981689 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.323486 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.323486 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.166748 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.166748 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.598633 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.598633 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.282227 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.282227 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.492432 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.492432 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.967041 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.967041 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.041411    5.696166 2180.663330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041411    0.000000 2180.663330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.212342    1.879243 2182.542480 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212342    0.000000 2182.542480 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.032863    1.478611 2184.020996 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032863    0.000000 2184.020996 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.015010    0.048283    7.919425 2191.940430 v cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.048283    0.000000 2191.940430 v cell3/SBsouth_in[8] (fpgacell)
     1    0.014237    0.046573    2.069328 2194.009766 v cell3/CBnorth_out[8] (fpgacell)
                                                         net162 (net)
                      0.046573    0.000227 2194.010010 v output162/A (sky130_fd_sc_hd__buf_2)
     1    0.034076    0.089422    0.179853 2194.189941 v output162/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[24] (net)
                      0.089449    0.001364 2194.191162 v io_north_out[24] (out)
                                           2194.191162   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2194.191162   data arrival time
---------------------------------------------------------------------------------------------
                                           5805.558594   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005522    0.031579    0.019554 2000.019653 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.031581    0.000000 2000.019653 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.082492    0.103455 2000.123047 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.082492    0.000227 2000.123291 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.686401 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.686401 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.621216 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.621216 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.875244 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.875244 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.740845 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.740845 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.369995 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.369995 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.466797 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.466797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.709106 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.709106 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.586060 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.586060 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.120361 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.120361 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.259521 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.259521 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.887207 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.887207 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.691406 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.691406 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.039795 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.039795 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.204834 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.204834 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.288086 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.288086 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.993164 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.993164 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.836182 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.836182 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.650391 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.650391 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.127197 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.127197 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.930176 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.930176 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.315918 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.315918 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.322754 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.322754 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.104004 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.104004 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.509521 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.509521 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.045410 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.045410 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.788574 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.788574 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.214355 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.214355 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.561523 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.561523 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.169434 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.169434 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.865967 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.865967 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.495361 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.495361 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.232666 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.232666 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.457764 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.457764 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.238770 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.238770 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.935059 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.935059 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.469482 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.469482 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.497559 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.497559 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.981689 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.981689 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.323486 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.323486 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.166748 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.166748 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.598633 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.598633 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.282227 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.282227 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.492432 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.492432 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.967041 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.967041 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.041411    5.696166 2180.663330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041411    0.000000 2180.663330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.212342    1.879243 2182.542480 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212342    0.000000 2182.542480 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.032863    1.478611 2184.020996 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032863    0.000000 2184.020996 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.021210    0.108595    7.882818 2191.903809 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.108595    0.000000 2191.903809 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.005542    0.039446    1.953367 2193.857178 ^ cell3/CBeast_out[3] (fpgacell)
                                                         net128 (net)
                      0.039446    0.000227 2193.857422 ^ output128/A (sky130_fd_sc_hd__buf_2)
     1    0.034297    0.170487    0.195314 2194.052734 ^ output128/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[19] (net)
                      0.170511    0.001592 2194.054443 ^ io_east_out[19] (out)
                                           2194.054443   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2194.054443   data arrival time
---------------------------------------------------------------------------------------------
                                           5805.695801   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005522    0.031579    0.019554 2000.019653 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.031581    0.000000 2000.019653 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.082492    0.103455 2000.123047 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.082492    0.000227 2000.123291 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.686401 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.686401 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.621216 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.621216 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.875244 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.875244 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.740845 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.740845 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.369995 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.369995 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.466797 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.466797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.709106 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.709106 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.586060 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.586060 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.120361 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.120361 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.259521 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.259521 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.887207 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.887207 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.691406 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.691406 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.039795 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.039795 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.204834 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.204834 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.288086 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.288086 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.993164 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.993164 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.836182 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.836182 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.650391 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.650391 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.127197 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.127197 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.930176 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.930176 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.315918 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.315918 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.322754 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.322754 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.104004 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.104004 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.509521 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.509521 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.045410 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.045410 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.788574 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.788574 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.214355 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.214355 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.561523 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.561523 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.169434 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.169434 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.865967 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.865967 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.495361 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.495361 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.232666 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.232666 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.457764 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.457764 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.238770 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.238770 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.935059 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.935059 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.469482 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.469482 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.497559 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.497559 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.981689 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.981689 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.323486 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.323486 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.166748 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.166748 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.598633 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.598633 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.282227 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.282227 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.492432 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.492432 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.967041 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.967041 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.041411    5.696166 2180.663330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041411    0.000000 2180.663330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.212342    1.879243 2182.542480 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212342    0.000000 2182.542480 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.032863    1.478611 2184.020996 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032863    0.000000 2184.020996 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.037110    0.091456    8.053803 2192.074951 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.091456    0.000000 2192.074951 v cell3/SBsouth_in[2] (fpgacell)
     1    0.004986    0.028189    1.638682 2193.713623 v cell3/CBeast_out[2] (fpgacell)
                                                         net127 (net)
                      0.028189    0.000227 2193.713867 v output127/A (sky130_fd_sc_hd__buf_2)
     1    0.034120    0.089730    0.171667 2193.885498 v output127/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[18] (net)
                      0.089767    0.001592 2193.886963 v io_east_out[18] (out)
                                           2193.886963   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2193.886963   data arrival time
---------------------------------------------------------------------------------------------
                                           5805.863281   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005522    0.031579    0.019554 2000.019653 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.031581    0.000000 2000.019653 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.082492    0.103455 2000.123047 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.082492    0.000227 2000.123291 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.686401 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.686401 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.621216 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.621216 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.875244 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.875244 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.740845 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.740845 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.369995 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.369995 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.466797 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.466797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.709106 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.709106 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.586060 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.586060 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.120361 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.120361 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.259521 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.259521 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.887207 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.887207 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.691406 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.691406 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.039795 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.039795 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.204834 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.204834 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.288086 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.288086 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.993164 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.993164 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.836182 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.836182 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.650391 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.650391 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.127197 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.127197 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.930176 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.930176 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.315918 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.315918 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.322754 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.322754 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.104004 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.104004 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.509521 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.509521 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.045410 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.045410 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.788574 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.788574 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.214355 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.214355 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.561523 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.561523 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.169434 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.169434 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.865967 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.865967 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.495361 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.495361 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.232666 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.232666 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.457764 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.457764 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.238770 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.238770 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.935059 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.935059 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.469482 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.469482 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.497559 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.497559 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.981689 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.981689 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.323486 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.323486 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.166748 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.166748 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.598633 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.598633 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.282227 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.282227 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.492432 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.492432 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.967041 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.967041 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.041411    5.696166 2180.663330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041411    0.000000 2180.663330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.212342    1.879243 2182.542480 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212342    0.000000 2182.542480 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.032863    1.478611 2184.020996 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032863    0.000000 2184.020996 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.015010    0.048283    7.919425 2191.940430 v cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.048283    0.000000 2191.940430 v cell3/SBsouth_in[8] (fpgacell)
     1    0.005431    0.028973    1.460421 2193.400879 v cell3/CBeast_out[8] (fpgacell)
                                                         net134 (net)
                      0.028973    0.000227 2193.401123 v output134/A (sky130_fd_sc_hd__buf_2)
     1    0.034305    0.090122    0.172577 2193.573730 v output134/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[24] (net)
                      0.090158    0.001592 2193.575439 v io_east_out[24] (out)
                                           2193.575439   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2193.575439   data arrival time
---------------------------------------------------------------------------------------------
                                           5806.174805   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005522    0.031579    0.019554 2000.019653 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.031581    0.000000 2000.019653 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.082492    0.103455 2000.123047 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.082492    0.000227 2000.123291 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.686401 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.686401 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.621216 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.621216 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.875244 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.875244 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.740845 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.740845 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.369995 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.369995 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.466797 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.466797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.709106 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.709106 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.586060 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.586060 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.120361 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.120361 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.259521 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.259521 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.887207 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.887207 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.691406 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.691406 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.039795 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.039795 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.204834 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.204834 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.288086 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.288086 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.993164 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.993164 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.836182 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.836182 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.650391 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.650391 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.127197 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.127197 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.930176 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.930176 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.315918 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.315918 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.322754 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.322754 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.104004 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.104004 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.509521 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.509521 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.045410 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.045410 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.788574 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.788574 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.214355 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.214355 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.561523 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.561523 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.169434 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.169434 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.865967 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.865967 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.495361 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.495361 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.232666 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.232666 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.457764 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.457764 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.238770 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.238770 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.935059 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.935059 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.469482 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.469482 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.497559 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.497559 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.981689 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.981689 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.323486 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.323486 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.166748 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.166748 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.598633 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.598633 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.282227 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.282227 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.492432 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.492432 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.967041 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.967041 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.041411    5.696166 2180.663330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041411    0.000000 2180.663330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.212342    1.879243 2182.542480 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212342    0.000000 2182.542480 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.032863    1.478611 2184.020996 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032863    0.000000 2184.020996 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.005274    0.038538    7.027893 2191.049072 ^ cell1/CBeast_out[0] (fpgacell)
                                                         net120 (net)
                      0.038538    0.000227 2191.049316 ^ output120/A (sky130_fd_sc_hd__buf_2)
     1    0.034197    0.170027    0.194632 2191.243896 ^ output120/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[0] (net)
                      0.170051    0.001592 2191.245361 ^ io_east_out[0] (out)
                                           2191.245361   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2191.245361   data arrival time
---------------------------------------------------------------------------------------------
                                           5808.504395   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005522    0.031579    0.019554 2000.019653 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.031581    0.000000 2000.019653 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.082492    0.103455 2000.123047 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.082492    0.000227 2000.123291 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.686401 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.686401 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.621216 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.621216 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.875244 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.875244 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.740845 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.740845 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.369995 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.369995 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.466797 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.466797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.709106 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.709106 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.586060 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.586060 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.120361 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.120361 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.259521 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.259521 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.887207 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.887207 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.691406 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.691406 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.039795 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.039795 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.204834 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.204834 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.288086 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.288086 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.993164 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.993164 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.836182 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.836182 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.650391 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.650391 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.127197 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.127197 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.930176 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.930176 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.315918 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.315918 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.322754 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.322754 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.104004 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.104004 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.509521 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.509521 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.045410 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.045410 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.788574 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.788574 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.214355 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.214355 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.561523 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.561523 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.169434 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.169434 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.865967 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.865967 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.495361 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.495361 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.232666 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.232666 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.457764 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.457764 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.238770 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.238770 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.935059 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.935059 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.469482 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.469482 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.497559 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.497559 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.981689 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.981689 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.323486 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.323486 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.166748 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.166748 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.598633 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.598633 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.282227 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.282227 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.492432 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.492432 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.967041 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.967041 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.041411    5.696166 2180.663330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041411    0.000000 2180.663330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.212342    1.879243 2182.542480 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212342    0.000000 2182.542480 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.014309    0.079808    1.461331 2184.003906 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.079808    0.000000 2184.003906 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.034488    0.088327    7.031986 2191.035889 v cell2/CBnorth_out[2] (fpgacell)
                                                         net168 (net)
                      0.088327    0.000227 2191.035889 v output168/A (sky130_fd_sc_hd__buf_2)
     1    0.033997    0.089235    0.198497 2191.234619 v output168/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[2] (net)
                      0.089261    0.001364 2191.235840 v io_north_out[2] (out)
                                           2191.235840   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2191.235840   data arrival time
---------------------------------------------------------------------------------------------
                                           5808.514648   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005522    0.031579    0.019554 2000.019653 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.031581    0.000000 2000.019653 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.082492    0.103455 2000.123047 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.082492    0.000227 2000.123291 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.686401 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.686401 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.621216 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.621216 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.875244 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.875244 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.740845 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.740845 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.369995 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.369995 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.466797 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.466797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.709106 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.709106 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.586060 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.586060 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.120361 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.120361 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.259521 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.259521 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.887207 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.887207 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.691406 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.691406 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.039795 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.039795 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.204834 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.204834 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.288086 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.288086 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.993164 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.993164 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.836182 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.836182 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.650391 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.650391 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.127197 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.127197 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.930176 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.930176 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.315918 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.315918 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.322754 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.322754 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.104004 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.104004 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.509521 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.509521 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.045410 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.045410 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.788574 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.788574 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.214355 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.214355 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.561523 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.561523 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.169434 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.169434 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.865967 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.865967 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.495361 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.495361 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.232666 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.232666 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.457764 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.457764 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.238770 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.238770 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.935059 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.935059 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.469482 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.469482 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.497559 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.497559 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.981689 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.981689 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.323486 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.323486 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.166748 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.166748 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.598633 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.598633 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.282227 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.282227 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.492432 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.492432 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.967041 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.967041 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.041411    5.696166 2180.663330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041411    0.000000 2180.663330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.212342    1.879243 2182.542480 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212342    0.000000 2182.542480 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.014309    0.079808    1.461331 2184.003906 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.079808    0.000000 2184.003906 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.019272    0.056350    6.895562 2190.899414 v cell2/CBnorth_out[1] (fpgacell)
                                                         net157 (net)
                      0.056350    0.000227 2190.899658 v output157/A (sky130_fd_sc_hd__buf_2)
     1    0.033907    0.088999    0.183718 2191.083252 v output157/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[1] (net)
                      0.089025    0.001364 2191.084717 v io_north_out[1] (out)
                                           2191.084717   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2191.084717   data arrival time
---------------------------------------------------------------------------------------------
                                           5808.665527   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005522    0.031579    0.019554 2000.019653 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.031581    0.000000 2000.019653 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.082492    0.103455 2000.123047 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.082492    0.000227 2000.123291 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.686401 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.686401 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.621216 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.621216 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.875244 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.875244 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.740845 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.740845 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.369995 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.369995 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.466797 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.466797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.709106 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.709106 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.586060 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.586060 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.120361 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.120361 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.259521 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.259521 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.887207 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.887207 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.691406 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.691406 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.039795 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.039795 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.204834 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.204834 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.288086 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.288086 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.993164 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.993164 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.836182 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.836182 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.650391 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.650391 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.127197 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.127197 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.930176 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.930176 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.315918 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.315918 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.322754 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.322754 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.104004 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.104004 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.509521 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.509521 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.045410 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.045410 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.788574 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.788574 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.214355 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.214355 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.561523 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.561523 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.169434 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.169434 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.865967 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.865967 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.495361 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.495361 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.232666 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.232666 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.457764 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.457764 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.238770 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.238770 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.935059 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.935059 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.469482 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.469482 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.497559 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.497559 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.981689 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.981689 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.323486 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.323486 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.166748 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.166748 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.598633 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.598633 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.282227 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.282227 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.492432 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.492432 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.967041 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.967041 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.041411    5.696166 2180.663330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041411    0.000000 2180.663330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.212342    1.879243 2182.542480 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212342    0.000000 2182.542480 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.014309    0.079808    1.461331 2184.003906 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.079808    0.000000 2184.003906 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.019692    0.101469    6.861001 2190.864746 ^ cell2/CBnorth_out[3] (fpgacell)
                                                         net169 (net)
                      0.101469    0.000227 2190.864990 ^ output169/A (sky130_fd_sc_hd__buf_2)
     1    0.033996    0.169342    0.217369 2191.082275 ^ output169/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[3] (net)
                      0.169352    0.001364 2191.083740 ^ io_north_out[3] (out)
                                           2191.083740   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2191.083740   data arrival time
---------------------------------------------------------------------------------------------
                                           5808.666504   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005522    0.031579    0.019554 2000.019653 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.031581    0.000000 2000.019653 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.082492    0.103455 2000.123047 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.082492    0.000227 2000.123291 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.686401 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.686401 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.621216 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.621216 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.875244 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.875244 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.740845 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.740845 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.369995 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.369995 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.466797 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.466797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.709106 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.709106 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.586060 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.586060 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.120361 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.120361 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.259521 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.259521 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.887207 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.887207 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.691406 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.691406 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.039795 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.039795 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.204834 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.204834 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.288086 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.288086 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.993164 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.993164 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.836182 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.836182 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.650391 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.650391 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.127197 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.127197 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.930176 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.930176 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.315918 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.315918 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.322754 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.322754 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.104004 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.104004 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.509521 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.509521 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.045410 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.045410 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.788574 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.788574 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.214355 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.214355 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.561523 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.561523 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.169434 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.169434 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.865967 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.865967 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.495361 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.495361 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.232666 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.232666 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.457764 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.457764 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.238770 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.238770 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.935059 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.935059 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.469482 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.469482 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.497559 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.497559 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.981689 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.981689 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.323486 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.323486 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.166748 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.166748 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.598633 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.598633 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.282227 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.282227 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.492432 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.492432 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.967041 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.967041 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.041411    5.696166 2180.663330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041411    0.000000 2180.663330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.212342    1.879243 2182.542480 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212342    0.000000 2182.542480 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.014309    0.079808    1.461331 2184.003906 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.079808    0.000000 2184.003906 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.014426    0.046952    6.901474 2190.905273 v cell2/CBnorth_out[8] (fpgacell)
                                                         net174 (net)
                      0.046952    0.000227 2190.905518 v output174/A (sky130_fd_sc_hd__buf_2)
     1    0.034417    0.090179    0.180535 2191.085938 v output174/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[8] (net)
                      0.090208    0.001592 2191.087646 v io_north_out[8] (out)
                                           2191.087646   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2191.087646   data arrival time
---------------------------------------------------------------------------------------------
                                           5808.662598   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005522    0.031579    0.019554 2000.019653 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.031581    0.000000 2000.019653 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.082492    0.103455 2000.123047 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.082492    0.000227 2000.123291 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.686401 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.686401 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.621216 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.621216 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.875244 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.875244 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.740845 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.740845 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.369995 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.369995 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.466797 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.466797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.709106 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.709106 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.586060 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.586060 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.120361 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.120361 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.259521 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.259521 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.887207 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.887207 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.691406 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.691406 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.039795 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.039795 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.204834 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.204834 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.288086 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.288086 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.993164 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.993164 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.836182 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.836182 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.650391 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.650391 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.127197 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.127197 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.930176 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.930176 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.315918 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.315918 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.322754 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.322754 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.104004 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.104004 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.509521 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.509521 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.045410 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.045410 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.788574 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.788574 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.214355 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.214355 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.561523 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.561523 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.169434 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.169434 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.865967 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.865967 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.495361 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.495361 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.232666 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.232666 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.457764 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.457764 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.238770 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.238770 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.935059 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.935059 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.469482 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.469482 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.497559 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.497559 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.981689 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.981689 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.323486 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.323486 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.166748 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.166748 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.598633 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.598633 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.282227 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.282227 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.492432 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.492432 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.967041 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.967041 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.041411    5.696166 2180.663330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041411    0.000000 2180.663330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.212342    1.879243 2182.542480 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212342    0.000000 2182.542480 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.032863    1.478611 2184.020996 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032863    0.000000 2184.020996 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.005689    0.044799    6.835080 2190.856201 ^ cell1/CBeast_out[10] (fpgacell)
                                                         net121 (net)
                      0.044799    0.000227 2190.856445 ^ output121/A (sky130_fd_sc_hd__buf_2)
     1    0.034173    0.169844    0.196906 2191.053223 ^ output121/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[10] (net)
                      0.169917    0.001592 2191.054932 ^ io_east_out[10] (out)
                                           2191.054932   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2191.054932   data arrival time
---------------------------------------------------------------------------------------------
                                           5808.695312   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005522    0.031579    0.019554 2000.019653 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.031581    0.000000 2000.019653 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.082492    0.103455 2000.123047 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.082492    0.000227 2000.123291 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.686401 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.686401 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.621216 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.621216 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.875244 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.875244 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.740845 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.740845 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.369995 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.369995 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.466797 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.466797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.709106 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.709106 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.586060 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.586060 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.120361 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.120361 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.259521 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.259521 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.887207 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.887207 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.691406 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.691406 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.039795 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.039795 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.204834 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.204834 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.288086 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.288086 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.993164 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.993164 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.836182 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.836182 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.650391 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.650391 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.127197 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.127197 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.930176 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.930176 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.315918 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.315918 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.322754 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.322754 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.104004 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.104004 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.509521 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.509521 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.045410 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.045410 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.788574 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.788574 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.214355 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.214355 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.561523 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.561523 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.169434 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.169434 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.865967 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.865967 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.495361 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.495361 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.232666 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.232666 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.457764 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.457764 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.238770 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.238770 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.935059 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.935059 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.469482 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.469482 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.497559 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.497559 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.981689 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.981689 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.323486 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.323486 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.166748 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.166748 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.598633 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.598633 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.282227 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.282227 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.492432 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.492432 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.967041 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.967041 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.041411    5.696166 2180.663330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041411    0.000000 2180.663330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.212342    1.879243 2182.542480 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212342    0.000000 2182.542480 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.014309    0.079808    1.461331 2184.003906 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.079808    0.000000 2184.003906 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.034001    0.168951    6.699338 2190.703125 ^ cell2/CBnorth_out[11] (fpgacell)
                                                         net150 (net)
                      0.168951    0.000227 2190.703369 ^ output150/A (sky130_fd_sc_hd__buf_2)
     1    0.033899    0.169080    0.237378 2190.940674 ^ output150/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[11] (net)
                      0.169089    0.001364 2190.942139 ^ io_north_out[11] (out)
                                           2190.942139   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2190.942139   data arrival time
---------------------------------------------------------------------------------------------
                                           5808.808105   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005522    0.031579    0.019554 2000.019653 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.031581    0.000000 2000.019653 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.082492    0.103455 2000.123047 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.082492    0.000227 2000.123291 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.686401 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.686401 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.621216 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.621216 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.875244 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.875244 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.740845 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.740845 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.369995 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.369995 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.466797 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.466797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.709106 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.709106 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.586060 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.586060 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.120361 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.120361 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.259521 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.259521 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.887207 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.887207 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.691406 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.691406 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.039795 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.039795 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.204834 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.204834 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.288086 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.288086 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.993164 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.993164 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.836182 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.836182 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.650391 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.650391 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.127197 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.127197 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.930176 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.930176 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.315918 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.315918 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.322754 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.322754 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.104004 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.104004 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.509521 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.509521 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.045410 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.045410 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.788574 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.788574 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.214355 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.214355 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.561523 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.561523 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.169434 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.169434 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.865967 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.865967 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.495361 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.495361 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.232666 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.232666 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.457764 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.457764 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.238770 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.238770 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.935059 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.935059 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.469482 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.469482 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.497559 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.497559 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.981689 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.981689 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.323486 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.323486 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.166748 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.166748 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.598633 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.598633 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.282227 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.282227 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.492432 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.492432 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.967041 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.967041 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.041411    5.696166 2180.663330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041411    0.000000 2180.663330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.212342    1.879243 2182.542480 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212342    0.000000 2182.542480 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.032863    1.478611 2184.020996 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032863    0.000000 2184.020996 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.005885    0.040792    6.524942 2190.545898 ^ cell1/CBeast_out[9] (fpgacell)
                                                         net147 (net)
                      0.040792    0.000227 2190.546143 ^ output147/A (sky130_fd_sc_hd__buf_2)
     1    0.034377    0.170870    0.195996 2190.742188 ^ output147/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[9] (net)
                      0.170895    0.001819 2190.744141 ^ io_east_out[9] (out)
                                           2190.744141   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2190.744141   data arrival time
---------------------------------------------------------------------------------------------
                                           5809.005859   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005522    0.031579    0.019554 2000.019653 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.031581    0.000000 2000.019653 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.082492    0.103455 2000.123047 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.082492    0.000227 2000.123291 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.686401 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.686401 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.621216 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.621216 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.875244 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.875244 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.740845 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.740845 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.369995 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.369995 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.466797 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.466797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.709106 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.709106 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.586060 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.586060 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.120361 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.120361 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.259521 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.259521 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.887207 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.887207 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.691406 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.691406 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.039795 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.039795 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.204834 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.204834 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.288086 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.288086 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.993164 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.993164 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.836182 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.836182 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.650391 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.650391 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.127197 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.127197 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.930176 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.930176 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.315918 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.315918 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.322754 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.322754 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.104004 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.104004 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.509521 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.509521 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.045410 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.045410 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.788574 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.788574 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.214355 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.214355 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.561523 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.561523 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.169434 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.169434 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.865967 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.865967 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.495361 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.495361 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.232666 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.232666 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.457764 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.457764 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.238770 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.238770 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.935059 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.935059 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.469482 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.469482 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.497559 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.497559 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.981689 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.981689 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.323486 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.323486 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.166748 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.166748 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.598633 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.598633 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.282227 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.282227 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.492432 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.492432 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.967041 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.967041 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.041411    5.696166 2180.663330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041411    0.000000 2180.663330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.212342    1.879243 2182.542480 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212342    0.000000 2182.542480 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.014309    0.079808    1.461331 2184.003906 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.079808    0.000000 2184.003906 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007376    0.047432    6.272558 2190.276367 ^ cell2/SBwest_out[3] (fpgacell)
                                                         net212 (net)
                      0.047432    0.000227 2190.276611 ^ output212/A (sky130_fd_sc_hd__buf_2)
     1    0.035286    0.175136    0.201226 2190.477783 ^ output212/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[19] (net)
                      0.175170    0.002046 2190.479736 ^ io_west_out[19] (out)
                                           2190.479736   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2190.479736   data arrival time
---------------------------------------------------------------------------------------------
                                           5809.270020   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005522    0.031579    0.019554 2000.019653 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.031581    0.000000 2000.019653 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.082492    0.103455 2000.123047 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.082492    0.000227 2000.123291 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.686401 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.686401 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.621216 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.621216 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.875244 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.875244 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.740845 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.740845 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.369995 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.369995 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.466797 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.466797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.709106 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.709106 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.586060 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.586060 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.120361 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.120361 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.259521 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.259521 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.887207 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.887207 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.691406 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.691406 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.039795 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.039795 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.204834 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.204834 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.288086 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.288086 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.993164 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.993164 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.836182 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.836182 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.650391 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.650391 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.127197 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.127197 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.930176 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.930176 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.315918 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.315918 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.322754 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.322754 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.104004 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.104004 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.509521 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.509521 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.045410 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.045410 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.788574 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.788574 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.214355 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.214355 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.561523 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.561523 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.169434 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.169434 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.865967 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.865967 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.495361 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.495361 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.232666 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.232666 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.457764 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.457764 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.238770 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.238770 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.935059 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.935059 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.469482 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.469482 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.497559 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.497559 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.981689 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.981689 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.323486 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.323486 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.166748 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.166748 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.598633 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.598633 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.282227 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.282227 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.492432 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.492432 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.967041 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.967041 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.041411    5.696166 2180.663330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041411    0.000000 2180.663330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.212342    1.879243 2182.542480 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212342    0.000000 2182.542480 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.014309    0.079808    1.461331 2184.003906 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.079808    0.000000 2184.003906 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.008461    0.052669    6.185019 2190.188721 ^ cell2/SBwest_out[11] (fpgacell)
                                                         net221 (net)
                      0.052669    0.000227 2190.188965 ^ output221/A (sky130_fd_sc_hd__buf_2)
     1    0.035298    0.175179    0.203272 2190.392334 ^ output221/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[27] (net)
                      0.175213    0.002046 2190.394287 ^ io_west_out[27] (out)
                                           2190.394287   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2190.394287   data arrival time
---------------------------------------------------------------------------------------------
                                           5809.355957   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005522    0.031579    0.019554 2000.019653 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.031581    0.000000 2000.019653 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.082492    0.103455 2000.123047 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.082492    0.000227 2000.123291 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.686401 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.686401 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.621216 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.621216 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.875244 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.875244 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.740845 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.740845 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.369995 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.369995 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.466797 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.466797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.709106 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.709106 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.586060 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.586060 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.120361 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.120361 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.259521 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.259521 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.887207 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.887207 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.691406 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.691406 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.039795 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.039795 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.204834 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.204834 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.288086 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.288086 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.993164 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.993164 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.836182 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.836182 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.650391 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.650391 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.127197 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.127197 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.930176 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.930176 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.315918 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.315918 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.322754 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.322754 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.104004 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.104004 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.509521 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.509521 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.045410 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.045410 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.788574 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.788574 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.214355 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.214355 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.561523 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.561523 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.169434 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.169434 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.865967 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.865967 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.495361 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.495361 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.232666 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.232666 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.457764 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.457764 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.238770 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.238770 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.935059 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.935059 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.469482 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.469482 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.497559 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.497559 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.981689 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.981689 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.323486 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.323486 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.166748 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.166748 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.598633 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.598633 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.282227 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.282227 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.492432 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.492432 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.967041 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.967041 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.041411    5.696166 2180.663330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041411    0.000000 2180.663330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.212342    1.879243 2182.542480 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212342    0.000000 2182.542480 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.014309    0.079808    1.461331 2184.003906 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.079808    0.000000 2184.003906 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.006907    0.047164    6.102937 2190.106689 ^ cell2/SBwest_out[8] (fpgacell)
                                                         net218 (net)
                      0.047164    0.000227 2190.106934 ^ output218/A (sky130_fd_sc_hd__buf_2)
     1    0.035286    0.175137    0.201226 2190.308105 ^ output218/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[24] (net)
                      0.175171    0.002046 2190.310303 ^ io_west_out[24] (out)
                                           2190.310303   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2190.310303   data arrival time
---------------------------------------------------------------------------------------------
                                           5809.439941   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005522    0.031579    0.019554 2000.019653 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.031581    0.000000 2000.019653 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.082492    0.103455 2000.123047 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.082492    0.000227 2000.123291 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.686401 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.686401 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.621216 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.621216 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.875244 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.875244 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.740845 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.740845 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.369995 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.369995 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.466797 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.466797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.709106 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.709106 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.586060 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.586060 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.120361 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.120361 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.259521 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.259521 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.887207 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.887207 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.691406 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.691406 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.039795 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.039795 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.204834 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.204834 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.288086 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.288086 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.993164 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.993164 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.836182 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.836182 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.650391 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.650391 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.127197 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.127197 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.930176 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.930176 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.315918 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.315918 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.322754 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.322754 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.104004 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.104004 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.509521 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.509521 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.045410 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.045410 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.788574 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.788574 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.214355 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.214355 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.561523 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.561523 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.169434 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.169434 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.865967 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.865967 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.495361 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.495361 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.232666 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.232666 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.457764 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.457764 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.238770 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.238770 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.935059 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.935059 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.469482 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.469482 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.497559 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.497559 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.981689 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.981689 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.323486 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.323486 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.166748 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.166748 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.598633 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.598633 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.282227 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.282227 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.492432 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.492432 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.967041 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.967041 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.041411    5.696166 2180.663330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041411    0.000000 2180.663330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.212342    1.879243 2182.542480 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212342    0.000000 2182.542480 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.014309    0.079808    1.461331 2184.003906 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.079808    0.000000 2184.003906 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007639    0.049125    6.037453 2190.041260 ^ cell2/SBwest_out[2] (fpgacell)
                                                         net211 (net)
                      0.049125    0.000227 2190.041504 ^ output211/A (sky130_fd_sc_hd__buf_2)
     1    0.035643    0.176782    0.203272 2190.244629 ^ output211/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[18] (net)
                      0.176811    0.001819 2190.246582 ^ io_west_out[18] (out)
                                           2190.246582   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2190.246582   data arrival time
---------------------------------------------------------------------------------------------
                                           5809.503418   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005522    0.031579    0.019554 2000.019653 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.031581    0.000000 2000.019653 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.082492    0.103455 2000.123047 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.082492    0.000227 2000.123291 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.686401 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.686401 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.621216 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.621216 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.875244 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.875244 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.740845 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.740845 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.369995 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.369995 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.466797 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.466797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.709106 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.709106 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.586060 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.586060 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.120361 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.120361 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.259521 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.259521 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.887207 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.887207 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.691406 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.691406 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.039795 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.039795 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.204834 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.204834 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.288086 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.288086 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.993164 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.993164 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.836182 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.836182 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.650391 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.650391 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.127197 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.127197 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.930176 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.930176 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.315918 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.315918 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.322754 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.322754 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.104004 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.104004 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.509521 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.509521 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.045410 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.045410 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.788574 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.788574 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.214355 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.214355 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.561523 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.561523 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.169434 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.169434 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.865967 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.865967 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.495361 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.495361 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.232666 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.232666 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.457764 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.457764 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.238770 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.238770 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.935059 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.935059 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.469482 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.469482 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.497559 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.497559 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.981689 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.981689 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.323486 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.323486 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.166748 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.166748 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.598633 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.598633 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.282227 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.282227 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.492432 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.492432 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.967041 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.967041 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.041411    5.696166 2180.663330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041411    0.000000 2180.663330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.212342    1.879243 2182.542480 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212342    0.000000 2182.542480 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.014309    0.079808    1.461331 2184.003906 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.079808    0.000000 2184.003906 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007398    0.048979    5.997890 2190.001709 ^ cell2/SBwest_out[1] (fpgacell)
                                                         net210 (net)
                      0.048979    0.000227 2190.001953 ^ output210/A (sky130_fd_sc_hd__buf_2)
     1    0.035287    0.175136    0.201908 2190.203857 ^ output210/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[17] (net)
                      0.175170    0.002046 2190.205811 ^ io_west_out[17] (out)
                                           2190.205811   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2190.205811   data arrival time
---------------------------------------------------------------------------------------------
                                           5809.543945   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005522    0.031579    0.019554 2000.019653 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.031581    0.000000 2000.019653 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.082492    0.103455 2000.123047 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.082492    0.000227 2000.123291 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.686401 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.686401 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.621216 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.621216 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.875244 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.875244 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.740845 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.740845 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.369995 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.369995 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.466797 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.466797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.709106 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.709106 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.586060 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.586060 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.120361 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.120361 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.259521 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.259521 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.887207 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.887207 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.691406 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.691406 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.039795 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.039795 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.204834 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.204834 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.288086 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.288086 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.993164 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.993164 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.836182 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.836182 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.650391 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.650391 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.127197 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.127197 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.930176 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.930176 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.315918 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.315918 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.322754 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.322754 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.104004 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.104004 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.509521 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.509521 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.045410 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.045410 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.788574 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.788574 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.214355 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.214355 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.561523 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.561523 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.169434 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.169434 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.865967 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.865967 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.495361 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.495361 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.232666 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.232666 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.457764 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.457764 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.238770 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.238770 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.935059 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.935059 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.469482 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.469482 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.497559 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.497559 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.981689 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.981689 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.323486 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.323486 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.166748 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.166748 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.598633 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.598633 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.282227 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.282227 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.492432 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.492432 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.967041 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.967041 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.041411    5.696166 2180.663330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041411    0.000000 2180.663330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.212342    1.879243 2182.542480 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212342    0.000000 2182.542480 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.005171    0.038144    6.843039 2189.385498 ^ cell3/CBeast_out[0] (fpgacell)
                                                         net125 (net)
                      0.038144    0.000227 2189.385742 ^ output125/A (sky130_fd_sc_hd__buf_2)
     1    0.034082    0.169480    0.193950 2189.579590 ^ output125/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[16] (net)
                      0.169501    0.001592 2189.581299 ^ io_east_out[16] (out)
                                           2189.581299   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2189.581299   data arrival time
---------------------------------------------------------------------------------------------
                                           5810.168945   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005522    0.031579    0.019554 2000.019653 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.031581    0.000000 2000.019653 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.082492    0.103455 2000.123047 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.082492    0.000227 2000.123291 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.686401 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.686401 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.621216 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.621216 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.875244 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.875244 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.740845 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.740845 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.369995 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.369995 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.466797 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.466797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.709106 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.709106 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.586060 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.586060 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.120361 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.120361 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.259521 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.259521 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.887207 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.887207 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.691406 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.691406 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.039795 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.039795 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.204834 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.204834 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.288086 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.288086 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.993164 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.993164 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.836182 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.836182 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.650391 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.650391 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.127197 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.127197 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.930176 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.930176 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.315918 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.315918 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.322754 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.322754 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.104004 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.104004 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.509521 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.509521 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.045410 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.045410 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.788574 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.788574 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.214355 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.214355 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.561523 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.561523 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.169434 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.169434 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.865967 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.865967 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.495361 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.495361 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.232666 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.232666 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.457764 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.457764 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.238770 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.238770 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.935059 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.935059 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.469482 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.469482 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.497559 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.497559 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.981689 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.981689 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.323486 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.323486 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.166748 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.166748 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.598633 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.598633 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.282227 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.282227 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.492432 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.492432 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.967041 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.967041 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.041411    5.696166 2180.663330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041411    0.000000 2180.663330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.212342    1.879243 2182.542480 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212342    0.000000 2182.542480 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.005307    0.043428    6.649088 2189.191650 ^ cell3/CBeast_out[10] (fpgacell)
                                                         net136 (net)
                      0.043428    0.000227 2189.191895 ^ output136/A (sky130_fd_sc_hd__buf_2)
     1    0.034169    0.169887    0.196223 2189.387939 ^ output136/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[26] (net)
                      0.169911    0.001592 2189.389648 ^ io_east_out[26] (out)
                                           2189.389648   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2189.389648   data arrival time
---------------------------------------------------------------------------------------------
                                           5810.360840   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005522    0.031579    0.019554 2000.019653 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.031581    0.000000 2000.019653 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.082492    0.103455 2000.123047 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.082492    0.000227 2000.123291 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.686401 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.686401 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.621216 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.621216 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.875244 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.875244 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.740845 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.740845 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.369995 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.369995 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.466797 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.466797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.709106 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.709106 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.586060 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.586060 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.120361 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.120361 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.259521 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.259521 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.887207 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.887207 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.691406 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.691406 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.039795 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.039795 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.204834 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.204834 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.288086 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.288086 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.993164 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.993164 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.836182 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.836182 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.650391 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.650391 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.127197 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.127197 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.930176 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.930176 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.315918 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.315918 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.322754 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.322754 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.104004 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.104004 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.509521 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.509521 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.045410 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.045410 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.788574 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.788574 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.214355 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.214355 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.561523 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.561523 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.169434 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.169434 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.865967 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.865967 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.495361 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.495361 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.232666 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.232666 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.457764 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.457764 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.238770 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.238770 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.935059 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.935059 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.469482 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.469482 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.497559 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.497559 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.981689 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.981689 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.323486 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.323486 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.166748 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.166748 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.598633 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.598633 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.282227 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.282227 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.492432 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.492432 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.967041 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.967041 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.041411    5.696166 2180.663330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041411    0.000000 2180.663330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.212342    1.879243 2182.542480 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212342    0.000000 2182.542480 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.005690    0.040002    6.339633 2188.882080 ^ cell3/CBeast_out[9] (fpgacell)
                                                         net135 (net)
                      0.040002    0.000227 2188.882324 ^ output135/A (sky130_fd_sc_hd__buf_2)
     1    0.034166    0.169869    0.195087 2189.077393 ^ output135/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[25] (net)
                      0.169891    0.001592 2189.079102 ^ io_east_out[25] (out)
                                           2189.079102   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2189.079102   data arrival time
---------------------------------------------------------------------------------------------
                                           5810.670898   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005522    0.031579    0.019554 2000.019653 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.031581    0.000000 2000.019653 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.082492    0.103455 2000.123047 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.082492    0.000227 2000.123291 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.686401 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.686401 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.621216 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.621216 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.875244 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.875244 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.740845 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.740845 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.369995 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.369995 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.466797 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.466797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.709106 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.709106 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.586060 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.586060 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.120361 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.120361 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.259521 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.259521 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.887207 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.887207 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.691406 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.691406 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.039795 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.039795 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.204834 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.204834 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.288086 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.288086 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.993164 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.993164 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.836182 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.836182 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.650391 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.650391 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.127197 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.127197 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.930176 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.930176 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.315918 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.315918 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.322754 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.322754 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.104004 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.104004 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.509521 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.509521 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.045410 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.045410 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.788574 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.788574 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.214355 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.214355 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.561523 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.561523 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.169434 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.169434 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.865967 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.865967 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.495361 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.495361 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.232666 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.232666 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.457764 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.457764 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.238770 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.238770 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.935059 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.935059 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.469482 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.469482 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.497559 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.497559 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.981689 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.981689 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.323486 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.323486 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.166748 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.166748 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.598633 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.598633 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.282227 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.282227 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.492432 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.492432 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.967041 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.967041 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.352295 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.352295 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.475342 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.475342 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003810    0.025613    1.471563 2183.947021 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025613    0.000000 2183.947021 v cell1/CBnorth_in[10] (fpgacell)
     1    0.004794    0.027875    1.659146 2185.606201 v cell1/SBsouth_out[10] (fpgacell)
                                                         net192 (net)
                      0.027875    0.000227 2185.606445 v output192/A (sky130_fd_sc_hd__buf_2)
     1    0.034916    0.091517    0.173031 2185.779297 v output192/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[26] (net)
                      0.091561    0.001819 2185.781250 v io_south_out[26] (out)
                                           2185.781250   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2185.781250   data arrival time
---------------------------------------------------------------------------------------------
                                           5813.968750   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005522    0.031579    0.019554 2000.019653 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.031581    0.000000 2000.019653 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.082492    0.103455 2000.123047 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.082492    0.000227 2000.123291 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.686401 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.686401 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.621216 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.621216 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.875244 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.875244 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.740845 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.740845 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.369995 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.369995 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.466797 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.466797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.709106 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.709106 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.586060 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.586060 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.120361 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.120361 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.259521 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.259521 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.887207 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.887207 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.691406 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.691406 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.039795 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.039795 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.204834 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.204834 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.288086 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.288086 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.993164 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.993164 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.836182 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.836182 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.650391 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.650391 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.127197 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.127197 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.930176 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.930176 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.315918 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.315918 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.322754 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.322754 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.104004 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.104004 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.509521 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.509521 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.045410 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.045410 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.788574 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.788574 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.214355 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.214355 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.561523 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.561523 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.169434 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.169434 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.865967 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.865967 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.495361 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.495361 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.232666 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.232666 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.457764 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.457764 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.238770 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.238770 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.935059 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.935059 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.469482 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.469482 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.497559 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.497559 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.981689 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.981689 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.323486 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.323486 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.166748 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.166748 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.598633 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.598633 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.282227 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.282227 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.492432 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.492432 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018156    0.054664    1.474518 2174.967041 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054664    0.000000 2174.967041 v cell0/CBeast_in[9] (fpgacell)
     1    0.004356    0.027836    5.385118 2180.352295 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.027836    0.000000 2180.352295 v cell1/SBwest_in[10] (fpgacell)
     1    0.043410    0.104213    2.123215 2182.475342 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104213    0.000000 2182.475342 v cell3/SBsouth_in[10] (fpgacell)
     1    0.045427    0.107774    2.244406 2184.719727 v cell3/CBnorth_out[10] (fpgacell)
                                                         net164 (net)
                      0.107774    0.000227 2184.719971 v output164/A (sky130_fd_sc_hd__buf_2)
     1    0.034012    0.089290    0.207365 2184.927490 v output164/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[26] (net)
                      0.089316    0.001364 2184.928711 v io_north_out[26] (out)
                                           2184.928711   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2184.928711   data arrival time
---------------------------------------------------------------------------------------------
                                           5814.821289   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005522    0.031579    0.019554 2000.019653 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.031581    0.000000 2000.019653 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.082492    0.103455 2000.123047 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.082492    0.000227 2000.123291 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.686401 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.686401 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.621216 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.621216 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.875244 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.875244 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.740845 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.740845 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.369995 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.369995 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.466797 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.466797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.709106 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.709106 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.586060 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.586060 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.120361 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.120361 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.259521 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.259521 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.887207 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.887207 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.691406 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.691406 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.039795 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.039795 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.204834 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.204834 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.288086 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.288086 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.993164 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.993164 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.836182 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.836182 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.650391 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.650391 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.127197 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.127197 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.930176 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.930176 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.315918 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.315918 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.322754 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.322754 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.104004 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.104004 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.509521 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.509521 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.045410 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.045410 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.788574 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.788574 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.214355 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.214355 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.561523 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.561523 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.169434 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.169434 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.865967 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.865967 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.495361 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.495361 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.232666 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.232666 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.457764 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.457764 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.238770 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.238770 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.935059 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.935059 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.469482 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.469482 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.497559 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.497559 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.981689 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.981689 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.323486 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.323486 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.166748 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.166748 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.598633 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.598633 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.282227 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.282227 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.492432 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.492432 v cell1/CBnorth_in[9] (fpgacell)
     1    0.028710    0.076062    3.782134 2177.274658 v cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.076062    0.000000 2177.274658 v cell3/SBsouth_in[9] (fpgacell)
     1    0.026428    0.070918    4.014737 2181.289307 v cell3/CBnorth_out[9] (fpgacell)
                                                         net163 (net)
                      0.070918    0.000227 2181.289551 v output163/A (sky130_fd_sc_hd__buf_2)
     1    0.033909    0.089020    0.190539 2181.480225 v output163/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[25] (net)
                      0.089045    0.001364 2181.481445 v io_north_out[25] (out)
                                           2181.481445   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2181.481445   data arrival time
---------------------------------------------------------------------------------------------
                                           5818.268555   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005522    0.031579    0.019554 2000.019653 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.031581    0.000000 2000.019653 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.082492    0.103455 2000.123047 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.082492    0.000227 2000.123291 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.686401 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.686401 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.621216 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.621216 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.875244 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.875244 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.740845 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.740845 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.369995 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.369995 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.466797 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.466797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.709106 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.709106 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.586060 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.586060 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.120361 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.120361 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.259521 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.259521 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.887207 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.887207 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.691406 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.691406 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.039795 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.039795 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.204834 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.204834 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.288086 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.288086 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.993164 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.993164 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.836182 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.836182 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.650391 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.650391 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.127197 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.127197 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.930176 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.930176 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.315918 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.315918 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.322754 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.322754 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.104004 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.104004 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.509521 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.509521 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.045410 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.045410 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.788574 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.788574 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.214355 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.214355 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.561523 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.561523 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.169434 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.169434 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.865967 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.865967 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.495361 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.495361 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.232666 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.232666 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.457764 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.457764 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.238770 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.238770 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.935059 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.935059 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.469482 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.469482 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.497559 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.497559 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.981689 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.981689 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.323486 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.323486 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.166748 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.166748 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.598633 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.598633 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.282227 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.282227 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.492432 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.492432 v cell1/CBnorth_in[9] (fpgacell)
     1    0.028710    0.141677    3.535888 2177.028320 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.141677    0.000000 2177.028320 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.010546    0.039819    3.914011 2180.942383 v cell3/CBnorth_out[0] (fpgacell)
                                                         net153 (net)
                      0.039819    0.000227 2180.942627 v output153/A (sky130_fd_sc_hd__buf_2)
     1    0.033996    0.089290    0.176669 2181.119385 v output153/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[16] (net)
                      0.089316    0.001364 2181.120605 v io_north_out[16] (out)
                                           2181.120605   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2181.120605   data arrival time
---------------------------------------------------------------------------------------------
                                           5818.629395   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005522    0.031579    0.019554 2000.019653 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.031581    0.000000 2000.019653 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.082492    0.103455 2000.123047 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.082492    0.000227 2000.123291 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.686401 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.686401 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.621216 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.621216 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.875244 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.875244 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.740845 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.740845 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.369995 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.369995 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.466797 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.466797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.709106 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.709106 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.586060 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.586060 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.120361 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.120361 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.259521 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.259521 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.887207 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.887207 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.691406 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.691406 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.039795 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.039795 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.204834 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.204834 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.288086 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.288086 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.993164 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.993164 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.836182 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.836182 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.650391 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.650391 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.127197 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.127197 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.930176 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.930176 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.315918 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.315918 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.322754 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.322754 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.104004 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.104004 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.509521 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.509521 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.045410 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.045410 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.788574 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.788574 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.214355 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.214355 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.561523 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.561523 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.169434 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.169434 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.865967 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.865967 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.495361 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.495361 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.232666 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.232666 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.457764 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.457764 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.238770 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.238770 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004251    0.035635   13.696308 2140.935059 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035635    0.000000 2140.935059 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008556    0.055730    1.534318 2142.469482 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055730    0.000000 2142.469482 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003948    0.034551    7.028121 2149.497559 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034551    0.000000 2149.497559 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006756    0.047324    1.484068 2150.981689 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047324    0.000000 2150.981689 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007356    0.049732    6.341907 2157.323486 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049732    0.000000 2157.323486 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027956    0.144382    1.843091 2159.166748 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144382    0.000000 2159.166748 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007756    0.051141    5.431957 2164.598633 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.051141    0.000000 2164.598633 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009510    0.037528    3.683681 2168.282227 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037528    0.000000 2168.282227 v cell3/SBsouth_in[0] (fpgacell)
     1    0.009010    0.036395    5.210268 2173.492432 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036395    0.000000 2173.492432 v cell1/CBnorth_in[9] (fpgacell)
     1    0.006087    0.030157    1.364015 2174.856445 v cell1/SBsouth_out[9] (fpgacell)
                                                         net191 (net)
                      0.030157    0.000227 2174.856689 v output191/A (sky130_fd_sc_hd__buf_2)
     1    0.034821    0.091289    0.173713 2175.030518 v output191/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[25] (net)
                      0.091332    0.001819 2175.032227 v io_south_out[25] (out)
                                           2175.032227   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2175.032227   data arrival time
---------------------------------------------------------------------------------------------
                                           5824.717773   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005522    0.031579    0.019554 2000.019653 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.031581    0.000000 2000.019653 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.082492    0.103455 2000.123047 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.082492    0.000227 2000.123291 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.686401 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.686401 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.621216 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.621216 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.875244 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.875244 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.740845 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.740845 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.369995 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.369995 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.466797 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.466797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.709106 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.709106 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.586060 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.586060 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.120361 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.120361 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.259521 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.259521 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.887207 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.887207 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.691406 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.691406 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.039795 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.039795 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.204834 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.204834 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.288086 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.288086 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.993164 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.993164 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.836182 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.836182 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.650391 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.650391 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.127197 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.127197 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.930176 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.930176 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.315918 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.315918 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.322754 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.322754 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.104004 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.104004 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.509521 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.509521 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.045410 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.045410 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.788574 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.788574 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.214355 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.214355 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.561523 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.561523 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.169434 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.169434 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.865967 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.865967 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.495361 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.495361 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.232666 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.232666 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.457764 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.457764 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.238770 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.238770 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004928    0.037327    8.113830 2135.352539 ^ cell0/SBsouth_out[10] (fpgacell)
                                                         net177 (net)
                      0.037327    0.000227 2135.352783 ^ output177/A (sky130_fd_sc_hd__buf_2)
     1    0.034916    0.173405    0.196223 2135.549072 ^ output177/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[10] (net)
                      0.173433    0.001819 2135.551025 ^ io_south_out[10] (out)
                                           2135.551025   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2135.551025   data arrival time
---------------------------------------------------------------------------------------------
                                           5864.199219   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005522    0.031579    0.019554 2000.019653 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.031581    0.000000 2000.019653 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.082492    0.103455 2000.123047 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.082492    0.000227 2000.123291 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.686401 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.686401 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.621216 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.621216 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.875244 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.875244 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.740845 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.740845 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.369995 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.369995 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.466797 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.466797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.709106 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.709106 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.586060 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.586060 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.120361 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.120361 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.259521 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.259521 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.887207 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.887207 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.691406 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.691406 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.039795 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.039795 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.204834 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.204834 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.288086 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.288086 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.993164 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.993164 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.836182 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.836182 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.650391 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.650391 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.127197 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.127197 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.930176 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.930176 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.315918 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.315918 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.322754 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.322754 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.104004 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.104004 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.509521 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.509521 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.045410 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.045410 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.788574 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.788574 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.214355 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.214355 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.561523 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.561523 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.169434 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.169434 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.865967 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.865967 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.495361 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.495361 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.232666 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.232666 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.457764 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.457764 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.238770 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.238770 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.015266    0.080416    8.095185 2135.333984 ^ cell0/SBwest_out[10] (fpgacell)
                                                         net205 (net)
                      0.080416    0.000227 2135.334229 ^ output205/A (sky130_fd_sc_hd__buf_2)
     1    0.035835    0.177777    0.215323 2135.549561 ^ output205/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[10] (net)
                      0.177862    0.002046 2135.551514 ^ io_west_out[10] (out)
                                           2135.551514   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2135.551514   data arrival time
---------------------------------------------------------------------------------------------
                                           5864.198242   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005522    0.031579    0.019554 2000.019653 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.031581    0.000000 2000.019653 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.082492    0.103455 2000.123047 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.082492    0.000227 2000.123291 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.686401 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.686401 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.621216 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.621216 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.875244 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.875244 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.740845 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.740845 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.369995 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.369995 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.466797 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.466797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.709106 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.709106 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.586060 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.586060 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.120361 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.120361 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.259521 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.259521 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.887207 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.887207 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.691406 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.691406 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.039795 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.039795 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.204834 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.204834 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.288086 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.288086 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.993164 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.993164 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.836182 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.836182 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.650391 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.650391 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.127197 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.127197 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.930176 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.930176 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.315918 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.315918 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.322754 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.322754 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.104004 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.104004 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.509521 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.509521 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.045410 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.045410 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.788574 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.788574 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.214355 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.214355 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.561523 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.561523 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.169434 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.169434 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.865967 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.865967 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.495361 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.495361 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.232666 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.232666 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.457764 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.457764 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.238770 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.238770 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.006853    0.032303    5.483344 2132.722168 v cell0/SBwest_out[9] (fpgacell)
                                                         net231 (net)
                      0.032303    0.000227 2132.722412 v output231/A (sky130_fd_sc_hd__buf_2)
     1    0.035298    0.092360    0.175532 2132.897949 v output231/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[9] (net)
                      0.092413    0.002046 2132.899902 v io_west_out[9] (out)
                                           2132.899902   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2132.899902   data arrival time
---------------------------------------------------------------------------------------------
                                           5866.850586   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005522    0.031579    0.019554 2000.019653 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.031581    0.000000 2000.019653 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.082492    0.103455 2000.123047 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.082492    0.000227 2000.123291 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.686401 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.686401 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.621216 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.621216 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.875244 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.875244 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.740845 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.740845 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.369995 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.369995 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.466797 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.466797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.709106 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.709106 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.586060 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.586060 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.120361 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.120361 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.259521 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.259521 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.887207 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.887207 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.691406 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.691406 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.039795 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.039795 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.204834 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.204834 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.288086 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.288086 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.993164 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.993164 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.836182 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.836182 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.650391 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.650391 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.127197 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.127197 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.930176 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.930176 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.315918 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.315918 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.322754 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.322754 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.104004 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.104004 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.509521 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.509521 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.045410 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.045410 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.788574 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.788574 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.214355 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.214355 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.561523 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.561523 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.169434 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.169434 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.865967 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.865967 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.495361 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.495361 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.232666 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.232666 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.457764 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.457764 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.238770 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.238770 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.005908    0.029823    5.397624 2132.636475 v cell0/SBsouth_out[9] (fpgacell)
                                                         net203 (net)
                      0.029823    0.000227 2132.636719 v output203/A (sky130_fd_sc_hd__buf_2)
     1    0.034895    0.091458    0.173713 2132.810303 v output203/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[9] (net)
                      0.091502    0.001819 2132.812256 v io_south_out[9] (out)
                                           2132.812256   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2132.812256   data arrival time
---------------------------------------------------------------------------------------------
                                           5866.937500   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005522    0.031579    0.019554 2000.019653 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.031581    0.000000 2000.019653 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.082492    0.103455 2000.123047 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.082492    0.000227 2000.123291 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.686401 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.686401 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.621216 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.621216 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.875244 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.875244 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.740845 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.740845 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.369995 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.369995 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.466797 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.466797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.709106 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.709106 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.586060 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.586060 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.120361 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.120361 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.259521 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.259521 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.887207 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.887207 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.691406 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.691406 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.039795 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.039795 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.204834 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.204834 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.288086 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.288086 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.993164 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.993164 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.836182 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.836182 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.650391 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.650391 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.127197 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.127197 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.930176 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.930176 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.315918 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.315918 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.322754 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.322754 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.104004 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.104004 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.509521 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.509521 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.045410 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.045410 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.788574 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.788574 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.214355 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.214355 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.561523 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.561523 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.169434 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.169434 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.865967 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.865967 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.495361 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.495361 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.232666 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.232666 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.457764 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.457764 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.238770 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.238770 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.006169    0.047205    1.749413 2128.988281 ^ cell0/SBwest_out[0] (fpgacell)
                                                         net204 (net)
                      0.047205    0.000227 2128.988525 ^ output204/A (sky130_fd_sc_hd__buf_2)
     1    0.035731    0.177200    0.202817 2129.191162 ^ output204/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[0] (net)
                      0.177230    0.001819 2129.193115 ^ io_west_out[0] (out)
                                           2129.193115   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2129.193115   data arrival time
---------------------------------------------------------------------------------------------
                                           5870.557129   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005522    0.031579    0.019554 2000.019653 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.031581    0.000000 2000.019653 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.082492    0.103455 2000.123047 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.082492    0.000227 2000.123291 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.686401 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.686401 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.621216 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.621216 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.875244 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.875244 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.740845 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.740845 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.369995 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.369995 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.466797 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.466797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.709106 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.709106 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.586060 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.586060 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.120361 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.120361 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.259521 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.259521 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.887207 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.887207 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.691406 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.691406 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.039795 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.039795 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.204834 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.204834 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.288086 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.288086 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.993164 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.993164 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.836182 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.836182 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.650391 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.650391 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.127197 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.127197 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.930176 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.930176 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.315918 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.315918 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.322754 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.322754 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.104004 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.104004 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.509521 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.509521 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.045410 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.045410 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.788574 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.788574 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.214355 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.214355 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.561523 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.561523 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.169434 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.169434 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.865967 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.865967 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.495361 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.495361 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.232666 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.232666 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.457764 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.457764 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008156    0.057723    1.781018 2127.238770 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057723    0.000000 2127.238770 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.006103    0.040572    1.499757 2128.738525 ^ cell0/SBsouth_out[0] (fpgacell)
                                                         net176 (net)
                      0.040572    0.000227 2128.738770 ^ output176/A (sky130_fd_sc_hd__buf_2)
     1    0.034981    0.173705    0.197815 2128.936523 ^ output176/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[0] (net)
                      0.173734    0.001819 2128.938477 ^ io_south_out[0] (out)
                                           2128.938477   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2128.938477   data arrival time
---------------------------------------------------------------------------------------------
                                           5870.811523   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005522    0.031579    0.019554 2000.019653 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.031581    0.000000 2000.019653 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.082492    0.103455 2000.123047 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.082492    0.000227 2000.123291 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.686401 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.686401 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.621216 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.621216 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.875244 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.875244 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.740845 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.740845 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.369995 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.369995 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.466797 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.466797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.709106 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.709106 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.586060 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.586060 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.120361 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.120361 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.259521 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.259521 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.887207 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.887207 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.691406 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.691406 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.039795 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.039795 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.204834 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.204834 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.288086 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.288086 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.993164 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.993164 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.836182 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.836182 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.650391 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.650391 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.127197 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.127197 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.930176 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.930176 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.315918 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.315918 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.322754 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.322754 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.104004 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.104004 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.509521 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.509521 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.045410 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.045410 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.788574 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.788574 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.214355 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.214355 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007809    0.051374    6.347136 2103.561523 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051374    0.000000 2103.561523 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018209    0.100024    1.607987 2105.169434 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.100024    0.000000 2105.169434 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004409    0.041631    5.696393 2110.865967 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041631    0.000000 2110.865967 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008210    0.034623    6.629534 2117.495361 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034623    0.000000 2117.495361 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005156    0.028660    1.737362 2119.232666 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.028660    0.000000 2119.232666 v cell0/CBeast_in[1] (fpgacell)
     1    0.004256    0.036044    6.225037 2125.457764 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.036044    0.000000 2125.457764 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.006076    0.040460    1.523858 2126.981689 ^ cell1/SBsouth_out[0] (fpgacell)
                                                         net181 (net)
                      0.040460    0.000227 2126.981934 ^ output181/A (sky130_fd_sc_hd__buf_2)
     1    0.034907    0.173355    0.197588 2127.179443 ^ output181/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[16] (net)
                      0.173384    0.001819 2127.181396 ^ io_south_out[16] (out)
                                           2127.181396   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2127.181396   data arrival time
---------------------------------------------------------------------------------------------
                                           5872.568848   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005522    0.031579    0.019554 2000.019653 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.031581    0.000000 2000.019653 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.082492    0.103455 2000.123047 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.082492    0.000227 2000.123291 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.686401 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.686401 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.621216 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.621216 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.875244 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.875244 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.740845 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.740845 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.369995 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.369995 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.466797 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.466797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.709106 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.709106 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.586060 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.586060 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.120361 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.120361 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.259521 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.259521 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.887207 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.887207 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.691406 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.691406 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.039795 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.039795 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.204834 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.204834 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.288086 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.288086 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.993164 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.993164 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.836182 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.836182 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.650391 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.650391 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.127197 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.127197 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.930176 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.930176 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.315918 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.315918 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.322754 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.322754 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.104004 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.104004 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.509521 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.509521 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.045410 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.045410 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.788574 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.788574 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.214355 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.214355 v cell2/SBsouth_in[10] (fpgacell)
     1    0.045148    0.107230    2.243951 2099.458252 v cell2/CBnorth_out[10] (fpgacell)
                                                         net149 (net)
                      0.107230    0.000227 2099.458496 v output149/A (sky130_fd_sc_hd__buf_2)
     1    0.034314    0.089977    0.207592 2099.666016 v output149/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[10] (net)
                      0.090008    0.001592 2099.667725 v io_north_out[10] (out)
                                           2099.667725   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2099.667725   data arrival time
---------------------------------------------------------------------------------------------
                                           5900.082520   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005522    0.031579    0.019554 2000.019653 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.031581    0.000000 2000.019653 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.082492    0.103455 2000.123047 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.082492    0.000227 2000.123291 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.686401 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.686401 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.621216 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.621216 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.875244 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.875244 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.740845 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.740845 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.369995 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.369995 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.466797 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.466797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.709106 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.709106 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.586060 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.586060 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.120361 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.120361 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.259521 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.259521 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.887207 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.887207 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.691406 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.691406 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.039795 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.039795 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.204834 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.204834 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.288086 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.288086 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.993164 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.993164 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.836182 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.836182 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.650391 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.650391 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.127197 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.127197 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.930176 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.930176 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.315918 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.315918 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.322754 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.322754 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.104004 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.104004 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.509521 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.509521 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.045410 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.045410 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003796    0.025570    4.743015 2094.788574 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025570    0.000000 2094.788574 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043396    0.104179    2.425850 2097.214355 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104179    0.000000 2097.214355 v cell2/SBsouth_in[10] (fpgacell)
     1    0.014822    0.047495    1.454055 2098.668457 v cell2/SBwest_out[10] (fpgacell)
                                                         net220 (net)
                      0.047495    0.000227 2098.668701 v output220/A (sky130_fd_sc_hd__buf_2)
     1    0.035333    0.092329    0.182126 2098.850830 v output220/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[26] (net)
                      0.092384    0.002046 2098.852783 v io_west_out[26] (out)
                                           2098.852783   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2098.852783   data arrival time
---------------------------------------------------------------------------------------------
                                           5900.897461   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005522    0.031579    0.019554 2000.019653 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.031581    0.000000 2000.019653 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.082492    0.103455 2000.123047 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.082492    0.000227 2000.123291 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.686401 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.686401 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.621216 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.621216 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.875244 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.875244 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.740845 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.740845 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.369995 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.369995 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.466797 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.466797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.709106 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.709106 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.586060 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.586060 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.120361 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.120361 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.259521 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.259521 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.887207 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.887207 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.691406 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.691406 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.039795 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.039795 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.204834 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.204834 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.288086 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.288086 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.993164 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.993164 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.836182 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.836182 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.650391 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.650391 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.127197 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.127197 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.930176 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.930176 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.315918 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.315918 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.322754 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.322754 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.104004 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.104004 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.509521 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.509521 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.076027    3.782134 2090.291748 v cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.076027    0.000000 2090.291748 v cell2/SBsouth_in[9] (fpgacell)
     1    0.026385    0.070833    4.014510 2094.306152 v cell2/CBnorth_out[9] (fpgacell)
                                                         net175 (net)
                      0.070833    0.000227 2094.306396 v output175/A (sky130_fd_sc_hd__buf_2)
     1    0.033997    0.089216    0.190539 2094.497070 v output175/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[9] (net)
                      0.089242    0.001364 2094.498291 v io_north_out[9] (out)
                                           2094.498291   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2094.498291   data arrival time
---------------------------------------------------------------------------------------------
                                           5905.251953   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005522    0.031579    0.019554 2000.019653 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.031581    0.000000 2000.019653 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.082492    0.103455 2000.123047 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.082492    0.000227 2000.123291 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.686401 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.686401 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.621216 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.621216 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.875244 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.875244 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.740845 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.740845 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.369995 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.369995 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.466797 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.466797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.709106 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.709106 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.586060 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.586060 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.120361 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.120361 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.259521 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.259521 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.887207 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.887207 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.691406 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.691406 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.039795 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.039795 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.204834 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.204834 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.288086 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.288086 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.993164 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.993164 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.836182 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.836182 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.650391 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.650391 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.127197 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.127197 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.930176 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.930176 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.315918 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.315918 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.322754 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.322754 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.104004 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.104004 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.509521 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.509521 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.045410 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.045410 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.010751    0.040304    3.914693 2093.960205 v cell2/CBnorth_out[0] (fpgacell)
                                                         net148 (net)
                      0.040304    0.000227 2093.960449 v output148/A (sky130_fd_sc_hd__buf_2)
     1    0.034084    0.089483    0.177124 2094.137451 v output148/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[0] (net)
                      0.089510    0.001364 2094.138916 v io_north_out[0] (out)
                                           2094.138916   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2094.138916   data arrival time
---------------------------------------------------------------------------------------------
                                           5905.611328   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005522    0.031579    0.019554 2000.019653 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.031581    0.000000 2000.019653 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.082492    0.103455 2000.123047 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.082492    0.000227 2000.123291 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.686401 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.686401 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.621216 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.621216 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.875244 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.875244 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.740845 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.740845 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.369995 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.369995 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.466797 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.466797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.709106 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.709106 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.586060 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.586060 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.120361 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.120361 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.259521 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.259521 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.887207 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.887207 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.691406 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.691406 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.039795 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.039795 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.204834 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.204834 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.288086 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.288086 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.993164 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.993164 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.836182 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.836182 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.650391 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.650391 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.127197 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.127197 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.930176 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.930176 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.315918 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.315918 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.322754 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.322754 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.104004 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.104004 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008996    0.036362    5.405582 2086.509521 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036362    0.000000 2086.509521 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028696    0.141609    3.535888 2090.045410 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141609    0.000000 2090.045410 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.007168    0.048929    1.797162 2091.842529 ^ cell2/SBwest_out[9] (fpgacell)
                                                         net219 (net)
                      0.048929    0.000227 2091.842773 ^ output219/A (sky130_fd_sc_hd__buf_2)
     1    0.035362    0.175498    0.202135 2092.044922 ^ output219/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[25] (net)
                      0.175535    0.002046 2092.047119 ^ io_west_out[25] (out)
                                           2092.047119   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2092.047119   data arrival time
---------------------------------------------------------------------------------------------
                                           5907.703125   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005522    0.031579    0.019554 2000.019653 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.031581    0.000000 2000.019653 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006257    0.082492    0.103455 2000.123047 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.082492    0.000227 2000.123291 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009496    0.055107    7.563131 2007.686401 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055107    0.000000 2007.686401 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008196    0.049452   12.934834 2020.621216 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049452    0.000000 2020.621216 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019896    0.102207    2.253955 2022.875244 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102207    0.000000 2022.875244 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004917    0.038900    1.865601 2024.740845 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038900    0.000000 2024.740845 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005209    0.042333    1.629132 2026.369995 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042333    0.000000 2026.369995 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010996    0.061537    6.096798 2032.466797 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061537    0.000000 2032.466797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037096    0.183341    2.242359 2034.709106 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183341    0.000000 2034.709106 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004309    0.035883    1.876970 2036.586060 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035883    0.000000 2036.586060 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008609    0.055960    1.534318 2038.120361 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055960    0.000000 2038.120361 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008596    0.035484    6.139090 2044.259521 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035484    0.000000 2044.259521 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021196    0.060779    2.627758 2046.887207 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060779    0.000000 2046.887207 v cell2/SBsouth_in[3] (fpgacell)
     1    0.004007    0.027196    1.804210 2048.691406 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027196    0.000000 2048.691406 v cell3/SBwest_in[3] (fpgacell)
     1    0.006809    0.031654    1.348326 2050.039795 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.031654    0.000000 2050.039795 v cell2/CBeast_in[3] (fpgacell)
     1    0.006496    0.042246    6.165010 2056.204834 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042246    0.000000 2056.204834 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014996    0.080218    2.083425 2058.288086 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080218    0.000000 2058.288086 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007409    0.049964    1.704848 2059.993164 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049964    0.000000 2059.993164 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.028009    0.144627    1.843091 2061.836182 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144627    0.000000 2061.836182 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010996    0.041020    5.814172 2067.650391 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.041020    0.000000 2067.650391 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033196    0.085484    2.476782 2070.127197 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085484    0.000000 2070.127197 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004209    0.027679    1.803073 2071.930176 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.027679    0.000000 2071.930176 v cell3/SBwest_in[11] (fpgacell)
     1    0.007809    0.033768    1.385843 2073.315918 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.033768    0.000000 2073.315918 v cell2/CBeast_in[11] (fpgacell)
     1    0.004309    0.036272    6.006758 2079.322754 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.036272    0.000000 2079.322754 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008209    0.057942    1.781245 2081.104004 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057942    0.000000 2081.104004 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.005516    0.044849    1.746912 2082.850830 ^ cell2/SBwest_out[0] (fpgacell)
                                                         net209 (net)
                      0.044849    0.000227 2082.851074 ^ output209/A (sky130_fd_sc_hd__buf_2)
     1    0.035323    0.175311    0.200544 2083.051758 ^ output209/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[16] (net)
                      0.175346    0.002046 2083.053711 ^ io_west_out[16] (out)
                                           2083.053711   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2083.053711   data arrival time
---------------------------------------------------------------------------------------------
                                           5916.696289   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.006137    0.034290    0.021600 2000.021606 ^ config_en (in)
                                                         config_en (net)
                      0.034292    0.000000 2000.021606 ^ input2/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.168184    0.291142    0.266937 2000.288574 ^ input2/X (sky130_fd_sc_hd__clkbuf_8)
                                                         net2 (net)
                      0.312332    0.060481 2000.349121 ^ cell0/config_en (fpgacell)
                                           2000.349121   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.019899    0.095032    0.065484 10000.065430 ^ clk (in)
                                                         clk (net)
                      0.095068    0.000000 10000.065430 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060966    0.079162    0.173713 10000.239258 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.080587    0.008185 10000.247070 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.108266    0.122955    0.200089 10000.447266 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.124413    0.010004 10000.457031 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.207031   clock uncertainty
                                  0.000000 10000.207031   clock reconvergence pessimism
                                 -2.563840 9997.643555   library setup time
                                           9997.643555   data required time
---------------------------------------------------------------------------------------------
                                           9997.643555   data required time
                                           -2000.349121   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.294434   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.006137    0.034290    0.021600 2000.021606 ^ config_en (in)
                                                         config_en (net)
                      0.034292    0.000000 2000.021606 ^ input2/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.168184    0.291142    0.266937 2000.288574 ^ input2/X (sky130_fd_sc_hd__clkbuf_8)
                                                         net2 (net)
                      0.313753    0.062528 2000.351074 ^ cell1/config_en (fpgacell)
                                           2000.351074   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.019899    0.095032    0.065484 10000.065430 ^ clk (in)
                                                         clk (net)
                      0.095068    0.000000 10000.065430 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060966    0.079162    0.173713 10000.239258 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.079281    0.002728 10000.242188 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.133053    0.146529    0.207365 10000.449219 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.155928    0.029104 10000.478516 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.228516   clock uncertainty
                                  0.000000 10000.228516   clock reconvergence pessimism
                                 -2.563840 9997.664062   library setup time
                                           9997.664062   data required time
---------------------------------------------------------------------------------------------
                                           9997.664062   data required time
                                           -2000.351074   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.313477   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: config_data_out (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.019899    0.095032    0.065902    0.065902 ^ clk (in)
                                                         clk (net)
                      0.095068    0.000000    0.065902 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060966    0.079162    0.173250    0.239153 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.079281    0.002450    0.241603 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.133053    0.146529    0.207842    0.449445 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.147955    0.011677    0.461122 ^ cell3/clk (fpgacell)
     1    0.005405    0.044860    1.764977    2.226099 ^ cell3/config_data_out (fpgacell)
                                                         net119 (net)
                      0.044860    0.000171    2.226270 ^ output119/A (sky130_fd_sc_hd__buf_2)
     1    0.034248    0.170200    0.197150    2.423421 ^ output119/X (sky130_fd_sc_hd__buf_2)
                                                         config_data_out (net)
                      0.170273    0.001650    2.425071 ^ config_data_out (out)
                                              2.425071   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                             -2.425071   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.325195   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.006137    0.034290    0.021600 2000.021606 ^ config_en (in)
                                                         config_en (net)
                      0.034292    0.000000 2000.021606 ^ input2/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.168184    0.291142    0.266937 2000.288574 ^ input2/X (sky130_fd_sc_hd__clkbuf_8)
                                                         net2 (net)
                      0.298294    0.036380 2000.324951 ^ cell2/config_en (fpgacell)
                                           2000.324951   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.019899    0.095032    0.065484 10000.065430 ^ clk (in)
                                                         clk (net)
                      0.095068    0.000000 10000.065430 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060966    0.079162    0.173713 10000.239258 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.080587    0.008185 10000.247070 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.108266    0.122955    0.200089 10000.447266 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.124414    0.010004 10000.457031 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.207031   clock uncertainty
                                  0.000000 10000.207031   clock reconvergence pessimism
                                 -2.563840 9997.643555   library setup time
                                           9997.643555   data required time
---------------------------------------------------------------------------------------------
                                           9997.643555   data required time
                                           -2000.324951   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.317871   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.006137    0.034290    0.021600 2000.021606 ^ config_en (in)
                                                         config_en (net)
                      0.034292    0.000000 2000.021606 ^ input2/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.168184    0.291142    0.266937 2000.288574 ^ input2/X (sky130_fd_sc_hd__clkbuf_8)
                                                         net2 (net)
                      0.291790    0.012278 2000.300903 ^ cell3/config_en (fpgacell)
                                           2000.300903   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.019899    0.095032    0.065484 10000.065430 ^ clk (in)
                                                         clk (net)
                      0.095068    0.000000 10000.065430 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060966    0.079162    0.173713 10000.239258 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.079281    0.002728 10000.242188 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.133053    0.146529    0.207365 10000.449219 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.147955    0.011823 10000.460938 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.210938   clock uncertainty
                                  0.000000 10000.210938   clock reconvergence pessimism
                                 -2.563840 9997.647461   library setup time
                                           9997.647461   data required time
---------------------------------------------------------------------------------------------
                                           9997.647461   data required time
                                           -2000.300903   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.346191   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005635    0.032081    0.020009 2000.020020 ^ nrst (in)
                                                         nrst (net)
                      0.032083    0.000000 2000.020020 ^ input118/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.170875    0.295377    0.264208 2000.284302 ^ input118/X (sky130_fd_sc_hd__clkbuf_8)
                                                         net118 (net)
                      0.319729    0.065029 2000.349243 ^ cell0/nrst (fpgacell)
                                           2000.349243   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.019899    0.095032    0.065484 10000.065430 ^ clk (in)
                                                         clk (net)
                      0.095068    0.000000 10000.065430 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060966    0.079162    0.173713 10000.239258 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.080587    0.008185 10000.247070 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.108266    0.122955    0.200089 10000.447266 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.124413    0.010004 10000.457031 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.207031   clock uncertainty
                                  0.000000 10000.207031   clock reconvergence pessimism
                                 -0.669950 9999.537109   library setup time
                                           9999.537109   data required time
---------------------------------------------------------------------------------------------
                                           9999.537109   data required time
                                           -2000.349243   data arrival time
---------------------------------------------------------------------------------------------
                                           7999.187988   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005635    0.032081    0.020009 2000.020020 ^ nrst (in)
                                                         nrst (net)
                      0.032083    0.000000 2000.020020 ^ input118/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.170875    0.295377    0.264208 2000.284302 ^ input118/X (sky130_fd_sc_hd__clkbuf_8)
                                                         net118 (net)
                      0.321456    0.067303 2000.351562 ^ cell1/nrst (fpgacell)
                                           2000.351562   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.019899    0.095032    0.065484 10000.065430 ^ clk (in)
                                                         clk (net)
                      0.095068    0.000000 10000.065430 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060966    0.079162    0.173713 10000.239258 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.079281    0.002728 10000.242188 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.133053    0.146529    0.207365 10000.449219 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.155928    0.029104 10000.478516 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.228516   clock uncertainty
                                  0.000000 10000.228516   clock reconvergence pessimism
                                 -0.669950 9999.557617   library setup time
                                           9999.557617   data required time
---------------------------------------------------------------------------------------------
                                           9999.557617   data required time
                                           -2000.351562   data arrival time
---------------------------------------------------------------------------------------------
                                           7999.206055   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005635    0.032081    0.020009 2000.020020 ^ nrst (in)
                                                         nrst (net)
                      0.032083    0.000000 2000.020020 ^ input118/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.170875    0.295377    0.264208 2000.284302 ^ input118/X (sky130_fd_sc_hd__clkbuf_8)
                                                         net118 (net)
                      0.304191    0.040473 2000.324707 ^ cell2/nrst (fpgacell)
                                           2000.324707   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.019899    0.095032    0.065484 10000.065430 ^ clk (in)
                                                         clk (net)
                      0.095068    0.000000 10000.065430 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060966    0.079162    0.173713 10000.239258 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.080587    0.008185 10000.247070 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.108266    0.122955    0.200089 10000.447266 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.124414    0.010004 10000.457031 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.207031   clock uncertainty
                                  0.000000 10000.207031   clock reconvergence pessimism
                                 -0.669950 9999.537109   library setup time
                                           9999.537109   data required time
---------------------------------------------------------------------------------------------
                                           9999.537109   data required time
                                           -2000.324707   data arrival time
---------------------------------------------------------------------------------------------
                                           7999.212402   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005635    0.032081    0.020009 2000.020020 ^ nrst (in)
                                                         nrst (net)
                      0.032083    0.000000 2000.020020 ^ input118/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.170875    0.295377    0.264208 2000.284302 ^ input118/X (sky130_fd_sc_hd__clkbuf_8)
                                                         net118 (net)
                      0.295722    0.009322 2000.293579 ^ cell3/nrst (fpgacell)
                                           2000.293579   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.019899    0.095032    0.065484 10000.065430 ^ clk (in)
                                                         clk (net)
                      0.095068    0.000000 10000.065430 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060966    0.079162    0.173713 10000.239258 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.079281    0.002728 10000.242188 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.133053    0.146529    0.207365 10000.449219 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.147955    0.011823 10000.460938 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.210938   clock uncertainty
                                  0.000000 10000.210938   clock reconvergence pessimism
                                 -0.669950 9999.541016   library setup time
                                           9999.541016   data required time
---------------------------------------------------------------------------------------------
                                           9999.541016   data required time
                                           -2000.293579   data arrival time
---------------------------------------------------------------------------------------------
                                           7999.247070   slack (MET)


Startpoint: config_data_in (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.004918    0.013457    0.007958 2000.008057 v config_data_in (in)
                                                         config_data_in (net)
                      0.013462    0.000000 2000.008057 v input1/A (sky130_fd_sc_hd__buf_1)
     1    0.014017    0.086917    0.123009 2000.130981 v input1/X (sky130_fd_sc_hd__buf_1)
                                                         net1 (net)
                      0.086943    0.001364 2000.132324 v cell0/config_data_in (fpgacell)
                                           2000.132324   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.019899    0.095032    0.065484 10000.065430 ^ clk (in)
                                                         clk (net)
                      0.095068    0.000000 10000.065430 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060966    0.079162    0.173713 10000.239258 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.080587    0.008185 10000.247070 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.108266    0.122955    0.200089 10000.447266 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.124413    0.010004 10000.457031 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.207031   clock uncertainty
                                  0.000000 10000.207031   clock reconvergence pessimism
                                  0.191900 10000.399414   library setup time
                                           10000.399414   data required time
---------------------------------------------------------------------------------------------
                                           10000.399414   data required time
                                           -2000.132324   data arrival time
---------------------------------------------------------------------------------------------
                                           8000.266602   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.019899    0.095032    0.065902    0.065902 ^ clk (in)
                                                         clk (net)
                      0.095068    0.000000    0.065902 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060966    0.079162    0.173250    0.239153 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.079281    0.002450    0.241603 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.133053    0.146529    0.207842    0.449445 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.155928    0.028716    0.478162 ^ cell1/clk (fpgacell)
     3    0.085539    0.414399    2.015755    2.493917 ^ cell1/config_data_out (fpgacell)
                                                         cell1_cram_out (net)
                      0.418713    0.036152    2.530069 ^ cell2/config_data_in (fpgacell)
                                              2.530069   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.019899    0.095032    0.065484 10000.065430 ^ clk (in)
                                                         clk (net)
                      0.095068    0.000000 10000.065430 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060966    0.079162    0.173713 10000.239258 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.080587    0.008185 10000.247070 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.108266    0.122955    0.200089 10000.447266 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.124414    0.010004 10000.457031 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.207031   clock uncertainty
                                  0.000000 10000.207031   clock reconvergence pessimism
                                  0.366640 10000.574219   library setup time
                                           10000.574219   data required time
---------------------------------------------------------------------------------------------
                                           10000.574219   data required time
                                             -2.530069   data arrival time
---------------------------------------------------------------------------------------------
                                           9998.043945   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.019899    0.095032    0.065902    0.065902 ^ clk (in)
                                                         clk (net)
                      0.095068    0.000000    0.065902 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060966    0.079162    0.173250    0.239153 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.080587    0.008342    0.247495 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.108266    0.122955    0.199644    0.447139 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.124413    0.010592    0.457731 ^ cell0/clk (fpgacell)
     3    0.052053    0.254732    1.918018    2.375749 ^ cell0/config_data_out (fpgacell)
                                                         cell0_cram_out (net)
                      0.255399    0.008800    2.384549 ^ cell1/config_data_in (fpgacell)
                                              2.384549   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.019899    0.095032    0.065484 10000.065430 ^ clk (in)
                                                         clk (net)
                      0.095068    0.000000 10000.065430 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060966    0.079162    0.173713 10000.239258 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.079281    0.002728 10000.242188 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.133053    0.146529    0.207365 10000.449219 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.155928    0.029104 10000.478516 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.228516   clock uncertainty
                                  0.000000 10000.228516   clock reconvergence pessimism
                                  0.366640 10000.594727   library setup time
                                           10000.594727   data required time
---------------------------------------------------------------------------------------------
                                           10000.594727   data required time
                                             -2.384549   data arrival time
---------------------------------------------------------------------------------------------
                                           9998.209961   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.019899    0.095032    0.065902    0.065902 ^ clk (in)
                                                         clk (net)
                      0.095068    0.000000    0.065902 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060966    0.079162    0.173250    0.239153 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.080587    0.008342    0.247495 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.108266    0.122955    0.199644    0.447139 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.124414    0.010597    0.457736 ^ cell2/clk (fpgacell)
     3    0.044920    0.221163    1.894494    2.352230 ^ cell2/config_data_out (fpgacell)
                                                         cell2_cram_out (net)
                      0.221344    0.008573    2.360803 ^ cell3/config_data_in (fpgacell)
                                              2.360803   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.019899    0.095032    0.065484 10000.065430 ^ clk (in)
                                                         clk (net)
                      0.095068    0.000000 10000.065430 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060966    0.079162    0.173713 10000.239258 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.079281    0.002728 10000.242188 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.133053    0.146529    0.207365 10000.449219 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.147955    0.011823 10000.460938 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.210938   clock uncertainty
                                  0.000000 10000.210938   clock reconvergence pessimism
                                  0.366640 10000.577148   library setup time
                                           10000.577148   data required time
---------------------------------------------------------------------------------------------
                                           10000.577148   data required time
                                             -2.360803   data arrival time
---------------------------------------------------------------------------------------------
                                           9998.216797   slack (MET)



