//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-20732876
// Cuda compilation tools, release 8.0, V8.0.26
// Based on LLVM 3.4svn
//

.version 5.0
.target sm_20
.address_size 64

	// .globl	medianKernel

.visible .entry medianKernel(
	.param .u32 medianKernel_param_0,
	.param .u64 medianKernel_param_1,
	.param .u32 medianKernel_param_2,
	.param .u32 medianKernel_param_3,
	.param .u64 medianKernel_param_4,
	.param .u32 medianKernel_param_5,
	.param .u64 medianKernel_param_6,
	.param .u32 medianKernel_param_7,
	.param .u64 medianKernel_param_8,
	.param .u32 medianKernel_param_9
)
{
	.reg .pred 	%p<81>;
	.reg .b16 	%rs<23>;
	.reg .f32 	%f<90>;
	.reg .b32 	%r<268>;
	.reg .f64 	%fd<16>;
	.reg .b64 	%rd<181>;


	ld.param.u32 	%r96, [medianKernel_param_0];
	ld.param.u64 	%rd74, [medianKernel_param_1];
	ld.param.u32 	%r97, [medianKernel_param_3];
	ld.param.u64 	%rd71, [medianKernel_param_4];
	ld.param.u32 	%r98, [medianKernel_param_5];
	ld.param.u64 	%rd72, [medianKernel_param_6];
	ld.param.u64 	%rd73, [medianKernel_param_8];
	cvta.to.global.u64 	%rd1, %rd74;
	cvta.to.global.u64 	%rd2, %rd71;
	mov.u32 	%r1, %nctaid.x;
	mov.u32 	%r2, %ctaid.y;
	mov.u32 	%r3, %ctaid.x;
	mad.lo.s32 	%r4, %r1, %r2, %r3;
	div.s32 	%r5, %r98, %r97;
	setp.ge.s32	%p2, %r4, %r5;
	@%p2 bra 	BB0_66;

	mul.lo.s32 	%r6, %r4, %r97;
	shl.b32 	%r99, %r96, 1;
	add.s32 	%r100, %r99, 1;
	mul.lo.s32 	%r7, %r4, %r100;
	add.s32 	%r101, %r4, 1;
	mul.lo.s32 	%r8, %r101, %r97;
	setp.ge.s32	%p3, %r6, %r8;
	@%p3 bra 	BB0_4;

	cvta.to.global.u64 	%rd154, %rd72;
	mul.lo.s32 	%r103, %r97, %r4;
	mul.wide.s32 	%rd75, %r103, 4;
	add.s64 	%rd155, %rd2, %rd75;
	mov.u32 	%r222, %r6;

BB0_3:
	mov.u32 	%r9, %r222;
	ld.global.f32 	%f37, [%rd154];
	ld.global.f32 	%f38, [%rd155];
	div.rn.f32 	%f39, %f38, %f37;
	st.global.f32 	[%rd155], %f39;
	add.s64 	%rd155, %rd155, 4;
	add.s64 	%rd154, %rd154, 4;
	add.s32 	%r10, %r9, 1;
	setp.lt.s32	%p4, %r10, %r8;
	mov.u32 	%r222, %r10;
	@%p4 bra 	BB0_3;

BB0_4:
	add.s32 	%r11, %r6, %r96;
	add.s32 	%r104, %r11, 1;
	setp.ge.s32	%p5, %r6, %r104;
	mov.u32 	%r260, %r7;
	@%p5 bra 	BB0_7;

	mul.lo.s32 	%r106, %r97, %r4;
	mul.wide.s32 	%rd76, %r106, 4;
	add.s64 	%rd157, %rd2, %rd76;
	mad.lo.s32 	%r107, %r96, 2, 1;
	mul.lo.s32 	%r108, %r4, %r107;
	mul.wide.s32 	%rd77, %r108, 4;
	add.s64 	%rd156, %rd1, %rd77;
	mov.u32 	%r221, %r6;
	mov.u32 	%r261, %r7;

BB0_6:
	ld.global.f32 	%f40, [%rd157];
	st.global.f32 	[%rd156], %f40;
	add.s32 	%r261, %r261, 1;
	add.s64 	%rd157, %rd157, 4;
	add.s64 	%rd156, %rd156, 4;
	add.s32 	%r221, %r221, 1;
	setp.lt.s32	%p6, %r221, %r104;
	mov.u32 	%r260, %r261;
	@%p6 bra 	BB0_6;

BB0_7:
	mov.u32 	%r257, %r260;
	add.s32 	%r265, %r7, %r96;
	setp.lt.s32	%p7, %r96, 1;
	@%p7 bra 	BB0_15;

	mov.u32 	%r259, %r7;

BB0_9:
	add.s32 	%r259, %r259, 1;
	sub.s32 	%r20, %r265, %r259;
	setp.ge.s32	%p8, %r7, %r20;
	@%p8 bra 	BB0_14;

	mul.wide.s32 	%rd78, %r7, 4;
	add.s64 	%rd79, %rd1, %rd78;
	ld.global.f32 	%f78, [%rd79];
	mad.lo.s32 	%r114, %r96, 2, 1;
	mul.lo.s32 	%r115, %r4, %r114;
	mul.wide.s32 	%rd80, %r115, 4;
	add.s64 	%rd158, %rd1, %rd80;
	mov.u32 	%r258, %r7;

BB0_11:
	mov.f32 	%f2, %f78;
	add.s32 	%r258, %r258, 1;
	ld.global.f32 	%f3, [%rd158+4];
	setp.leu.f32	%p9, %f2, %f3;
	mov.f32 	%f79, %f3;
	@%p9 bra 	BB0_13;

	ld.global.f32 	%f4, [%rd158];
	st.global.f32 	[%rd158], %f3;
	st.global.f32 	[%rd158+4], %f4;
	mov.f32 	%f79, %f4;

BB0_13:
	mov.f32 	%f78, %f79;
	add.s64 	%rd158, %rd158, 4;
	setp.lt.s32	%p10, %r258, %r20;
	@%p10 bra 	BB0_11;

BB0_14:
	setp.gt.s32	%p11, %r265, %r259;
	@%p11 bra 	BB0_9;

BB0_15:
	and.b32  	%r116, %r96, 1;
	setp.eq.b32	%p12, %r116, 1;
	cvta.to.global.u64 	%rd81, %rd72;
	ld.global.f32 	%f6, [%rd81];
	mul.lo.s32 	%r121, %r4, %r97;
	mul.wide.s32 	%rd83, %r121, 4;
	add.s64 	%rd18, %rd2, %rd83;
	cvta.to.global.u64 	%rd84, %rd73;
	add.s64 	%rd19, %rd84, %rd83;
	mul.wide.s32 	%rd85, %r4, 4;
	add.s64 	%rd20, %rd84, %rd85;
	@!%p12 bra 	BB0_18;
	bra.uni 	BB0_16;

BB0_16:
	cvt.f64.f32	%fd1, %f6;
	ld.global.f32 	%f41, [%rd18];
	cvt.f64.f32	%fd2, %f41;
	add.s32 	%r122, %r96, -1;
	shr.u32 	%r123, %r122, 31;
	add.s32 	%r124, %r122, %r123;
	shr.s32 	%r125, %r124, 1;
	add.s32 	%r126, %r125, %r7;
	mul.wide.s32 	%rd86, %r126, 4;
	add.s64 	%rd87, %rd1, %rd86;
	ld.global.f32 	%f42, [%rd87+4];
	ld.global.f32 	%f43, [%rd87];
	add.f32 	%f44, %f43, %f42;
	cvt.f64.f32	%fd3, %f44;
	fma.rn.f64 	%fd4, %fd3, 0dBFE0000000000000, %fd2;
	mul.f64 	%fd5, %fd1, %fd4;
	cvt.rzi.s32.f64	%r127, %fd5;
	st.global.u32 	[%rd19], %r127;
	ld.global.u32 	%r128, [%rd20];
	mov.u16 	%rs19, 1;
	setp.gt.s32	%p13, %r128, -1;
	@%p13 bra 	BB0_20;

	mov.u32 	%r129, 0;
	st.global.u32 	[%rd20], %r129;
	bra.uni 	BB0_20;

BB0_18:
	ld.global.f32 	%f45, [%rd18];
	shr.u32 	%r130, %r96, 31;
	add.s32 	%r131, %r96, %r130;
	shr.s32 	%r132, %r131, 1;
	add.s32 	%r133, %r132, %r7;
	mul.wide.s32 	%rd88, %r133, 4;
	add.s64 	%rd89, %rd1, %rd88;
	ld.global.f32 	%f46, [%rd89];
	sub.f32 	%f47, %f45, %f46;
	mul.f32 	%f48, %f6, %f47;
	cvt.rzi.s32.f32	%r134, %f48;
	st.global.u32 	[%rd19], %r134;
	ld.global.u32 	%r135, [%rd20];
	mov.u16 	%rs19, 0;
	setp.gt.s32	%p14, %r135, -1;
	@%p14 bra 	BB0_20;

	mov.u32 	%r136, 0;
	st.global.u32 	[%rd20], %r136;

BB0_20:
	add.s32 	%r263, %r4, %r5;
	add.s32 	%r266, %r121, 1;
	add.s32 	%r144, %r121, %r99;
	add.s32 	%r145, %r121, %r96;
	mov.u32 	%r264, 1;
	setp.ge.s32	%p15, %r145, %r144;
	@%p15 bra 	BB0_33;

	shl.b16 	%rs10, %rs19, 15;
	shr.s16 	%rs11, %rs10, 15;
	cvt.u32.u16	%r147, %rs11;
	cvt.s32.s8 	%r148, %r147;
	add.s32 	%r149, %r148, %r96;
	shr.u32 	%r150, %r149, 31;
	add.s32 	%r151, %r149, %r150;
	shr.s32 	%r152, %r151, 1;
	add.s32 	%r153, %r7, %r152;
	add.s32 	%r224, %r153, 1;
	mad.lo.s32 	%r223, %r4, %r97, %r96;
	mov.u32 	%r264, 1;

BB0_22:
	mov.u32 	%r27, %r223;
	add.s32 	%r223, %r27, 1;
	mul.wide.s32 	%rd91, %r27, 4;
	add.s64 	%rd92, %rd2, %rd91;
	ld.global.f32 	%f49, [%rd92+4];
	mul.wide.s32 	%rd93, %r257, 4;
	add.s64 	%rd94, %rd1, %rd93;
	st.global.f32 	[%rd94], %f49;
	setp.le.s32	%p16, %r257, %r7;
	mov.u32 	%r256, %r7;
	@%p16 bra 	BB0_29;

BB0_23:
	mov.u32 	%r34, %r256;
	sub.s32 	%r35, %r257, %r34;
	setp.ge.s32	%p17, %r7, %r35;
	@%p17 bra 	BB0_28;

	mul.wide.s32 	%rd95, %r7, 4;
	add.s64 	%rd96, %rd1, %rd95;
	ld.global.f32 	%f81, [%rd96];
	mad.lo.s32 	%r162, %r96, 2, 1;
	mul.lo.s32 	%r163, %r4, %r162;
	mul.wide.s32 	%rd97, %r163, 4;
	add.s64 	%rd159, %rd1, %rd97;
	mov.u32 	%r255, %r7;

BB0_25:
	mov.f32 	%f8, %f81;
	add.s32 	%r255, %r255, 1;
	ld.global.f32 	%f9, [%rd159+4];
	setp.leu.f32	%p18, %f8, %f9;
	mov.f32 	%f82, %f9;
	@%p18 bra 	BB0_27;

	ld.global.f32 	%f10, [%rd159];
	st.global.f32 	[%rd159], %f9;
	st.global.f32 	[%rd159+4], %f10;
	mov.f32 	%f82, %f10;

BB0_27:
	mov.f32 	%f81, %f82;
	add.s64 	%rd159, %rd159, 4;
	setp.lt.s32	%p19, %r255, %r35;
	@%p19 bra 	BB0_25;

BB0_28:
	add.s32 	%r38, %r34, 1;
	setp.gt.s32	%p20, %r257, %r38;
	mov.u32 	%r256, %r38;
	@%p20 bra 	BB0_23;

BB0_29:
	and.b16  	%rs12, %rs19, 255;
	setp.eq.s16	%p21, %rs12, 0;
	mul.wide.s32 	%rd99, %r264, 4;
	add.s64 	%rd100, %rd81, %rd99;
	ld.global.f32 	%f12, [%rd100];
	mul.wide.s32 	%rd102, %r266, 4;
	add.s64 	%rd24, %rd2, %rd102;
	mul.wide.s32 	%rd103, %r224, 4;
	add.s64 	%rd25, %rd1, %rd103;
	mul.wide.s32 	%rd105, %r263, 4;
	add.s64 	%rd26, %rd84, %rd105;
	@%p21 bra 	BB0_31;
	bra.uni 	BB0_30;

BB0_31:
	cvt.f64.f32	%fd6, %f12;
	ld.global.f32 	%f54, [%rd24];
	cvt.f64.f32	%fd7, %f54;
	ld.global.f32 	%f55, [%rd25+-4];
	ld.global.f32 	%f56, [%rd25];
	add.f32 	%f57, %f56, %f55;
	cvt.f64.f32	%fd8, %f57;
	fma.rn.f64 	%fd9, %fd8, 0dBFE0000000000000, %fd7;
	mul.f64 	%fd10, %fd6, %fd9;
	cvt.rzi.s32.f64	%r167, %fd10;
	mov.u32 	%r168, 0;
	max.s32 	%r169, %r168, %r167;
	st.global.u32 	[%rd26], %r169;
	mov.u16 	%rs19, 1;
	bra.uni 	BB0_32;

BB0_30:
	ld.global.f32 	%f50, [%rd24];
	ld.global.f32 	%f51, [%rd25];
	sub.f32 	%f52, %f50, %f51;
	mul.f32 	%f53, %f12, %f52;
	cvt.rzi.s32.f32	%r164, %f53;
	mov.u32 	%r165, 0;
	max.s32 	%r166, %r165, %r164;
	st.global.u32 	[%rd26], %r166;
	add.s32 	%r224, %r224, 1;
	mov.u16 	%rs19, 0;

BB0_32:
	add.s32 	%r264, %r264, 1;
	add.s32 	%r257, %r257, 1;
	add.s32 	%r263, %r263, %r5;
	add.s32 	%r266, %r266, 1;
	mad.lo.s32 	%r175, %r4, %r97, %r99;
	setp.lt.s32	%p22, %r223, %r175;
	@%p22 bra 	BB0_22;

BB0_33:
	sub.s32 	%r181, %r8, %r96;
	setp.ge.s32	%p23, %r266, %r181;
	@%p23 bra 	BB0_53;

BB0_34:
	mad.lo.s32 	%r182, %r96, 2, %r7;
	add.s32 	%r183, %r182, 1;
	setp.ge.s32	%p24, %r7, %r183;
	@%p24 bra 	BB0_52;

	not.b32 	%r52, %r96;
	mov.u32 	%r254, %r7;

BB0_36:
	mov.u32 	%r239, %r254;
	mov.u32 	%r53, %r239;
	mul.wide.s32 	%rd106, %r53, 4;
	add.s64 	%rd162, %rd1, %rd106;
	add.s32 	%r184, %r266, %r52;
	mul.wide.s32 	%rd109, %r184, 4;
	add.s64 	%rd110, %rd2, %rd109;
	ld.global.f32 	%f58, [%rd110];
	ld.global.f32 	%f59, [%rd162];
	mov.pred 	%p80, -1;
	setp.neu.f32	%p26, %f59, %f58;
	mov.u32 	%r250, %r53;
	@%p26 bra 	BB0_51;

	add.s32 	%r185, %r266, %r96;
	mul.wide.s32 	%rd112, %r185, 4;
	add.s64 	%rd113, %rd2, %rd112;
	ld.global.f32 	%f84, [%rd113];
	st.global.f32 	[%rd162], %f84;
	setp.ne.s32	%p27, %r53, %r7;
	@%p27 bra 	BB0_39;

	mul.wide.s32 	%rd116, %r7, 4;
	add.s64 	%rd117, %rd1, %rd116;
	ld.global.f32 	%f60, [%rd117+4];
	ld.global.f32 	%f61, [%rd117];
	setp.ltu.f32	%p29, %f61, %f60;
	mov.pred 	%p80, 0;
	mov.u32 	%r235, %r7;
	mov.u32 	%r250, %r235;
	@%p29 bra 	BB0_51;

BB0_39:
	add.s32 	%r262, %r265, %r96;
	setp.ne.s32	%p30, %r53, %r262;
	@%p30 bra 	BB0_41;

	add.s32 	%r54, %r265, %r96;
	mul.wide.s32 	%rd118, %r54, 4;
	add.s64 	%rd119, %rd1, %rd118;
	ld.global.f32 	%f62, [%rd119+-4];
	ld.global.f32 	%f63, [%rd119];
	setp.gtu.f32	%p32, %f63, %f62;
	mov.pred 	%p80, 0;
	mov.u32 	%r250, %r54;
	@%p32 bra 	BB0_51;

BB0_41:
	@%p27 bra 	BB0_43;

	mul.wide.s32 	%rd120, %r7, 4;
	add.s64 	%rd175, %rd1, %rd120;
	ld.global.f32 	%f89, [%rd175+4];
	ld.global.f32 	%f88, [%rd175];
	setp.gt.f32	%p34, %f88, %f89;
	@%p34 bra 	BB0_62;
	bra.uni 	BB0_43;

BB0_62:
	add.s32 	%r73, %r265, %r96;
	setp.ge.s32	%p67, %r7, %r73;
	setp.leu.f32	%p68, %f88, %f89;
	or.pred  	%p69, %p68, %p67;
	add.s32 	%r228, %r7, 1;
	mul.wide.s32 	%rd137, %r228, 4;
	add.s64 	%rd177, %rd1, %rd137;
	mad.lo.s32 	%r196, %r96, 2, 1;
	mul.lo.s32 	%r251, %r4, %r196;
	mov.pred 	%p80, 0;
	mov.u64 	%rd176, %rd177;
	mov.u32 	%r250, %r7;
	@%p69 bra 	BB0_51;

BB0_63:
	mov.u64 	%rd57, %rd175;
	mov.u64 	%rd175, %rd177;
	mov.u32 	%r77, %r228;
	st.global.f32 	[%rd176], %f88;
	st.global.f32 	[%rd57], %f89;
	add.s32 	%r228, %r77, 1;
	mul.wide.s32 	%rd138, %r228, 4;
	add.s64 	%rd176, %rd1, %rd138;
	ld.global.f32 	%f89, [%rd57+8];
	ld.global.f32 	%f88, [%rd57+4];
	setp.leu.f32	%p71, %f88, %f89;
	add.s32 	%r197, %r251, 1;
	setp.ge.s32	%p72, %r197, %r73;
	or.pred  	%p73, %p71, %p72;
	add.s64 	%rd177, %rd175, 4;
	mov.u32 	%r251, %r77;
	mov.u32 	%r250, %r251;
	@!%p73 bra 	BB0_63;
	bra.uni 	BB0_51;

BB0_43:
	@%p30 bra 	BB0_45;

	mul.wide.s32 	%rd122, %r262, 4;
	add.s64 	%rd170, %rd1, %rd122;
	ld.global.f32 	%f87, [%rd170+-4];
	ld.global.f32 	%f86, [%rd170];
	setp.lt.f32	%p36, %f86, %f87;
	@%p36 bra 	BB0_60;
	bra.uni 	BB0_45;

BB0_60:
	mov.u32 	%r250, %r262;
	setp.ge.s32	%p59, %r7, %r262;
	setp.geu.f32	%p60, %f86, %f87;
	or.pred  	%p61, %p60, %p59;
	add.s32 	%r227, %r262, -1;
	add.s64 	%rd172, %rd170, -4;
	mov.pred 	%p80, 0;
	mov.u64 	%rd171, %rd172;
	@%p61 bra 	BB0_51;

BB0_61:
	mov.u64 	%rd50, %rd170;
	mov.u64 	%rd170, %rd172;
	mov.u32 	%r70, %r227;
	st.global.f32 	[%rd171], %f86;
	st.global.f32 	[%rd50], %f87;
	add.s32 	%r227, %r70, -1;
	mul.wide.s32 	%rd135, %r227, 4;
	add.s64 	%rd171, %rd1, %rd135;
	ld.global.f32 	%f87, [%rd50+-8];
	ld.global.f32 	%f86, [%rd50+-4];
	setp.geu.f32	%p63, %f86, %f87;
	add.s32 	%r191, %r262, -1;
	setp.le.s32	%p64, %r191, %r7;
	or.pred  	%p65, %p63, %p64;
	add.s64 	%rd172, %rd170, -4;
	mov.u32 	%r262, %r70;
	mov.u32 	%r250, %r262;
	@%p65 bra 	BB0_51;
	bra.uni 	BB0_61;

BB0_45:
	ld.global.f32 	%f85, [%rd162+4];
	mov.pred 	%p80, 0;
	setp.eq.f32	%p38, %f84, %f85;
	mov.u32 	%r240, %r53;
	mov.u32 	%r250, %r240;
	@%p38 bra 	BB0_51;

	ld.global.f32 	%f83, [%rd162+-4];
	setp.eq.f32	%p40, %f84, %f83;
	mov.u32 	%r241, %r53;
	mov.u32 	%r250, %r241;
	@%p40 bra 	BB0_51;

	setp.gt.f32	%p41, %f84, %f85;
	@%p41 bra 	BB0_57;
	bra.uni 	BB0_48;

BB0_57:
	setp.leu.f32	%p51, %f84, %f85;
	setp.ge.s32	%p52, %r53, %r182;
	or.pred  	%p53, %p51, %p52;
	mov.u32 	%r244, %r53;
	mov.u32 	%r250, %r244;
	@%p53 bra 	BB0_51;

	add.s64 	%rd166, %rd1, %rd106;
	add.s64 	%rd167, %rd166, 4;
	add.s32 	%r226, %r53, 1;
	mul.wide.s32 	%rd132, %r226, 4;
	add.s64 	%rd164, %rd1, %rd132;
	mov.u32 	%r252, %r53;

BB0_59:
	mov.u64 	%rd43, %rd166;
	mov.u64 	%rd166, %rd167;
	mov.u32 	%r63, %r226;
	st.global.f32 	[%rd164], %f84;
	st.global.f32 	[%rd43], %f85;
	add.s32 	%r226, %r63, 1;
	mul.wide.s32 	%rd133, %r226, 4;
	add.s64 	%rd164, %rd1, %rd133;
	ld.global.f32 	%f85, [%rd43+8];
	ld.global.f32 	%f84, [%rd43+4];
	setp.leu.f32	%p55, %f84, %f85;
	add.s32 	%r190, %r252, 1;
	setp.ge.s32	%p56, %r190, %r182;
	or.pred  	%p57, %p55, %p56;
	add.s64 	%rd167, %rd166, 4;
	mov.u32 	%r252, %r63;
	mov.u32 	%r250, %r252;
	@%p57 bra 	BB0_51;
	bra.uni 	BB0_59;

BB0_48:
	setp.lt.f32	%p43, %f84, %f83;
	setp.gt.s32	%p44, %r53, %r7;
	and.pred  	%p45, %p43, %p44;
	mov.u32 	%r242, %r53;
	mov.u32 	%r250, %r242;
	@!%p45 bra 	BB0_51;
	bra.uni 	BB0_49;

BB0_49:
	add.s64 	%rd163, %rd162, -4;
	add.s32 	%r225, %r53, -1;
	mul.wide.s32 	%rd129, %r225, 4;
	add.s64 	%rd160, %rd1, %rd129;
	mov.u32 	%r253, %r53;

BB0_50:
	mov.u64 	%rd35, %rd162;
	mov.u64 	%rd162, %rd163;
	mov.u32 	%r57, %r225;
	st.global.f32 	[%rd160], %f84;
	st.global.f32 	[%rd35], %f83;
	add.s32 	%r225, %r57, -1;
	mul.wide.s32 	%rd130, %r225, 4;
	add.s64 	%rd160, %rd1, %rd130;
	ld.global.f32 	%f83, [%rd35+-8];
	ld.global.f32 	%f84, [%rd35+-4];
	setp.lt.f32	%p47, %f84, %f83;
	add.s32 	%r189, %r253, -1;
	setp.gt.s32	%p48, %r189, %r7;
	and.pred  	%p49, %p47, %p48;
	add.s64 	%rd163, %rd162, -4;
	mov.u32 	%r253, %r57;
	mov.u32 	%r250, %r253;
	@%p49 bra 	BB0_50;

BB0_51:
	add.s32 	%r254, %r250, 1;
	setp.lt.s32	%p74, %r254, %r183;
	and.pred  	%p75, %p80, %p74;
	@%p75 bra 	BB0_36;

BB0_52:
	mul.wide.s32 	%rd139, %r264, 4;
	add.s64 	%rd140, %rd81, %rd139;
	mul.wide.s32 	%rd141, %r266, 4;
	add.s64 	%rd142, %rd2, %rd141;
	mul.wide.s32 	%rd143, %r265, 4;
	add.s64 	%rd144, %rd1, %rd143;
	ld.global.f32 	%f64, [%rd144];
	ld.global.f32 	%f65, [%rd142];
	sub.f32 	%f66, %f65, %f64;
	ld.global.f32 	%f67, [%rd140];
	mul.f32 	%f68, %f67, %f66;
	cvt.rzi.s32.f32	%r200, %f68;
	mul.wide.s32 	%rd145, %r263, 4;
	add.s64 	%rd146, %rd84, %rd145;
	mov.u32 	%r201, 0;
	max.s32 	%r202, %r201, %r200;
	st.global.u32 	[%rd146], %r202;
	add.s32 	%r264, %r264, 1;
	add.s32 	%r263, %r263, %r5;
	add.s32 	%r266, %r266, 1;
	setp.lt.s32	%p76, %r266, %r181;
	@%p76 bra 	BB0_34;

BB0_53:
	setp.ge.s32	%p77, %r266, %r8;
	@%p77 bra 	BB0_66;

	mul.wide.s32 	%rd148, %r263, 4;
	add.s64 	%rd180, %rd84, %rd148;
	mul.wide.s32 	%rd61, %r5, 4;
	mul.wide.s32 	%rd150, %r266, 4;
	add.s64 	%rd179, %rd2, %rd150;
	mul.wide.s32 	%rd152, %r264, 4;
	add.s64 	%rd178, %rd81, %rd152;
	mov.u16 	%rs21, 0;

BB0_55:
	mov.u16 	%rs4, %rs21;
	ld.global.f32 	%f36, [%rd178];
	mul.wide.s32 	%rd153, %r265, 4;
	add.s64 	%rd67, %rd1, %rd153;
	and.b16  	%rs16, %rs4, 255;
	setp.eq.s16	%p78, %rs16, 0;
	@%p78 bra 	BB0_64;
	bra.uni 	BB0_56;

BB0_64:
	cvt.f64.f32	%fd11, %f36;
	ld.global.f32 	%f73, [%rd179];
	cvt.f64.f32	%fd12, %f73;
	add.s32 	%r265, %r265, 1;
	ld.global.f32 	%f74, [%rd67+4];
	ld.global.f32 	%f75, [%rd67];
	add.f32 	%f76, %f75, %f74;
	cvt.f64.f32	%fd13, %f76;
	fma.rn.f64 	%fd14, %fd13, 0dBFE0000000000000, %fd12;
	mul.f64 	%fd15, %fd11, %fd14;
	cvt.rzi.s32.f64	%r218, %fd15;
	st.global.u32 	[%rd180], %r218;
	mov.u32 	%r219, 0;
	max.s32 	%r267, %r219, %r218;
	mov.u16 	%rs22, 1;
	bra.uni 	BB0_65;

BB0_56:
	ld.global.f32 	%f69, [%rd179];
	ld.global.f32 	%f70, [%rd67];
	sub.f32 	%f71, %f69, %f70;
	mul.f32 	%f72, %f36, %f71;
	cvt.rzi.s32.f32	%r216, %f72;
	mov.u32 	%r217, 0;
	max.s32 	%r267, %r217, %r216;
	mov.u16 	%rs22, 0;

BB0_65:
	mov.u16 	%rs21, %rs22;
	st.global.u32 	[%rd180], %r267;
	add.s64 	%rd180, %rd180, %rd61;
	add.s64 	%rd179, %rd179, 4;
	add.s64 	%rd178, %rd178, 4;
	add.s32 	%r266, %r266, 1;
	setp.lt.s32	%p79, %r266, %r8;
	@%p79 bra 	BB0_55;

BB0_66:
	ret;
}

	// .globl	medianKernelOLD
.visible .entry medianKernelOLD(
	.param .u32 medianKernelOLD_param_0,
	.param .u64 medianKernelOLD_param_1,
	.param .u32 medianKernelOLD_param_2,
	.param .u32 medianKernelOLD_param_3,
	.param .u64 medianKernelOLD_param_4,
	.param .u32 medianKernelOLD_param_5,
	.param .u64 medianKernelOLD_param_6,
	.param .u32 medianKernelOLD_param_7,
	.param .u64 medianKernelOLD_param_8,
	.param .u32 medianKernelOLD_param_9
)
{
	.reg .pred 	%p<79>;
	.reg .b16 	%rs<21>;
	.reg .f32 	%f<90>;
	.reg .b32 	%r<262>;
	.reg .f64 	%fd<16>;
	.reg .b64 	%rd<175>;


	ld.param.u32 	%r91, [medianKernelOLD_param_0];
	ld.param.u64 	%rd69, [medianKernelOLD_param_1];
	ld.param.u32 	%r92, [medianKernelOLD_param_3];
	ld.param.u64 	%rd66, [medianKernelOLD_param_4];
	ld.param.u32 	%r93, [medianKernelOLD_param_5];
	ld.param.u64 	%rd67, [medianKernelOLD_param_6];
	ld.param.u64 	%rd68, [medianKernelOLD_param_8];
	cvta.to.global.u64 	%rd1, %rd69;
	cvta.to.global.u64 	%rd2, %rd66;
	mov.u32 	%r1, %nctaid.x;
	mov.u32 	%r2, %ctaid.y;
	mov.u32 	%r3, %ctaid.x;
	mad.lo.s32 	%r4, %r1, %r2, %r3;
	div.s32 	%r94, %r93, %r92;
	setp.ge.s32	%p2, %r4, %r94;
	@%p2 bra 	BB1_64;

	mul.lo.s32 	%r5, %r4, %r92;
	shl.b32 	%r95, %r91, 1;
	add.s32 	%r96, %r95, 1;
	mul.lo.s32 	%r6, %r4, %r96;
	add.s32 	%r97, %r4, 1;
	mul.lo.s32 	%r7, %r97, %r92;
	setp.ge.s32	%p3, %r5, %r7;
	@%p3 bra 	BB1_4;

	cvta.to.global.u64 	%rd148, %rd67;
	mul.lo.s32 	%r99, %r92, %r4;
	mul.wide.s32 	%rd70, %r99, 4;
	add.s64 	%rd149, %rd2, %rd70;
	mov.u32 	%r216, %r5;

BB1_3:
	mov.u32 	%r8, %r216;
	ld.global.f32 	%f37, [%rd148];
	ld.global.f32 	%f38, [%rd149];
	div.rn.f32 	%f39, %f38, %f37;
	st.global.f32 	[%rd149], %f39;
	add.s64 	%rd149, %rd149, 4;
	add.s64 	%rd148, %rd148, 4;
	add.s32 	%r9, %r8, 1;
	setp.lt.s32	%p4, %r9, %r7;
	mov.u32 	%r216, %r9;
	@%p4 bra 	BB1_3;

BB1_4:
	add.s32 	%r10, %r5, %r91;
	add.s32 	%r100, %r10, 1;
	setp.ge.s32	%p5, %r5, %r100;
	mov.u32 	%r255, %r6;
	@%p5 bra 	BB1_7;

	mul.lo.s32 	%r102, %r92, %r4;
	mul.wide.s32 	%rd71, %r102, 4;
	add.s64 	%rd151, %rd2, %rd71;
	mad.lo.s32 	%r103, %r91, 2, 1;
	mul.lo.s32 	%r104, %r4, %r103;
	mul.wide.s32 	%rd72, %r104, 4;
	add.s64 	%rd150, %rd1, %rd72;
	mov.u32 	%r215, %r5;
	mov.u32 	%r256, %r6;

BB1_6:
	ld.global.f32 	%f40, [%rd151];
	st.global.f32 	[%rd150], %f40;
	add.s32 	%r256, %r256, 1;
	add.s64 	%rd151, %rd151, 4;
	add.s64 	%rd150, %rd150, 4;
	add.s32 	%r215, %r215, 1;
	setp.lt.s32	%p6, %r215, %r100;
	mov.u32 	%r255, %r256;
	@%p6 bra 	BB1_6;

BB1_7:
	mov.u32 	%r252, %r255;
	add.s32 	%r259, %r6, %r91;
	setp.lt.s32	%p7, %r91, 1;
	@%p7 bra 	BB1_15;

	mov.u32 	%r254, %r6;

BB1_9:
	add.s32 	%r254, %r254, 1;
	sub.s32 	%r19, %r259, %r254;
	setp.ge.s32	%p8, %r6, %r19;
	@%p8 bra 	BB1_14;

	mul.wide.s32 	%rd73, %r6, 4;
	add.s64 	%rd74, %rd1, %rd73;
	ld.global.f32 	%f78, [%rd74];
	mad.lo.s32 	%r110, %r91, 2, 1;
	mul.lo.s32 	%r111, %r4, %r110;
	mul.wide.s32 	%rd75, %r111, 4;
	add.s64 	%rd152, %rd1, %rd75;
	mov.u32 	%r253, %r6;

BB1_11:
	mov.f32 	%f2, %f78;
	add.s32 	%r253, %r253, 1;
	ld.global.f32 	%f3, [%rd152+4];
	setp.leu.f32	%p9, %f2, %f3;
	mov.f32 	%f79, %f3;
	@%p9 bra 	BB1_13;

	ld.global.f32 	%f4, [%rd152];
	st.global.f32 	[%rd152], %f3;
	st.global.f32 	[%rd152+4], %f4;
	mov.f32 	%f79, %f4;

BB1_13:
	mov.f32 	%f78, %f79;
	add.s64 	%rd152, %rd152, 4;
	setp.lt.s32	%p10, %r253, %r19;
	@%p10 bra 	BB1_11;

BB1_14:
	setp.gt.s32	%p11, %r259, %r254;
	@%p11 bra 	BB1_9;

BB1_15:
	and.b32  	%r112, %r91, 1;
	setp.eq.b32	%p12, %r112, 1;
	cvta.to.global.u64 	%rd76, %rd67;
	ld.global.f32 	%f6, [%rd76];
	mul.lo.s32 	%r117, %r4, %r92;
	mul.wide.s32 	%rd78, %r117, 4;
	add.s64 	%rd18, %rd2, %rd78;
	cvta.to.global.u64 	%rd79, %rd68;
	add.s64 	%rd19, %rd79, %rd78;
	@!%p12 bra 	BB1_17;
	bra.uni 	BB1_16;

BB1_16:
	cvt.f64.f32	%fd1, %f6;
	ld.global.f32 	%f41, [%rd18];
	cvt.f64.f32	%fd2, %f41;
	add.s32 	%r118, %r91, -1;
	shr.u32 	%r119, %r118, 31;
	add.s32 	%r120, %r118, %r119;
	shr.s32 	%r121, %r120, 1;
	add.s32 	%r122, %r121, %r6;
	mul.wide.s32 	%rd80, %r122, 4;
	add.s64 	%rd81, %rd1, %rd80;
	ld.global.f32 	%f42, [%rd81+4];
	ld.global.f32 	%f43, [%rd81];
	add.f32 	%f44, %f43, %f42;
	cvt.f64.f32	%fd3, %f44;
	fma.rn.f64 	%fd4, %fd3, 0dBFE0000000000000, %fd2;
	mul.f64 	%fd5, %fd1, %fd4;
	cvt.rzi.s32.f64	%r123, %fd5;
	mov.u32 	%r124, 0;
	max.s32 	%r217, %r124, %r123;
	mov.u16 	%rs17, 1;
	bra.uni 	BB1_18;

BB1_17:
	ld.global.f32 	%f45, [%rd18];
	shr.u32 	%r125, %r91, 31;
	add.s32 	%r126, %r91, %r125;
	shr.s32 	%r127, %r126, 1;
	add.s32 	%r128, %r127, %r6;
	mul.wide.s32 	%rd82, %r128, 4;
	add.s64 	%rd83, %rd1, %rd82;
	ld.global.f32 	%f46, [%rd83];
	sub.f32 	%f47, %f45, %f46;
	mul.f32 	%f48, %f6, %f47;
	cvt.rzi.s32.f32	%r129, %f48;
	st.global.u32 	[%rd19], %r129;
	mov.u32 	%r130, 0;
	max.s32 	%r217, %r130, %r129;
	mov.u16 	%rs17, 0;

BB1_18:
	st.global.u32 	[%rd19], %r217;
	add.s32 	%r260, %r117, 1;
	add.s32 	%r138, %r117, %r95;
	add.s32 	%r139, %r117, %r91;
	mov.u32 	%r258, 1;
	setp.ge.s32	%p13, %r139, %r138;
	@%p13 bra 	BB1_31;

	shl.b16 	%rs8, %rs17, 15;
	shr.s16 	%rs9, %rs8, 15;
	cvt.u32.u16	%r141, %rs9;
	cvt.s32.s8 	%r142, %r141;
	add.s32 	%r143, %r142, %r91;
	shr.u32 	%r144, %r143, 31;
	add.s32 	%r145, %r143, %r144;
	shr.s32 	%r146, %r145, 1;
	add.s32 	%r147, %r6, %r146;
	add.s32 	%r219, %r147, 1;
	mad.lo.s32 	%r218, %r4, %r92, %r91;
	mov.u32 	%r258, 1;

BB1_20:
	mov.u32 	%r28, %r218;
	add.s32 	%r218, %r28, 1;
	mul.wide.s32 	%rd85, %r28, 4;
	add.s64 	%rd86, %rd2, %rd85;
	ld.global.f32 	%f49, [%rd86+4];
	mul.wide.s32 	%rd87, %r252, 4;
	add.s64 	%rd88, %rd1, %rd87;
	st.global.f32 	[%rd88], %f49;
	setp.le.s32	%p14, %r252, %r6;
	mov.u32 	%r251, %r6;
	@%p14 bra 	BB1_27;

BB1_21:
	mov.u32 	%r34, %r251;
	sub.s32 	%r35, %r252, %r34;
	setp.ge.s32	%p15, %r6, %r35;
	@%p15 bra 	BB1_26;

	mul.wide.s32 	%rd89, %r6, 4;
	add.s64 	%rd90, %rd1, %rd89;
	ld.global.f32 	%f81, [%rd90];
	mad.lo.s32 	%r156, %r91, 2, 1;
	mul.lo.s32 	%r157, %r4, %r156;
	mul.wide.s32 	%rd91, %r157, 4;
	add.s64 	%rd153, %rd1, %rd91;
	mov.u32 	%r250, %r6;

BB1_23:
	mov.f32 	%f8, %f81;
	add.s32 	%r250, %r250, 1;
	ld.global.f32 	%f9, [%rd153+4];
	setp.leu.f32	%p16, %f8, %f9;
	mov.f32 	%f82, %f9;
	@%p16 bra 	BB1_25;

	ld.global.f32 	%f10, [%rd153];
	st.global.f32 	[%rd153], %f9;
	st.global.f32 	[%rd153+4], %f10;
	mov.f32 	%f82, %f10;

BB1_25:
	mov.f32 	%f81, %f82;
	add.s64 	%rd153, %rd153, 4;
	setp.lt.s32	%p17, %r250, %r35;
	@%p17 bra 	BB1_23;

BB1_26:
	add.s32 	%r38, %r34, 1;
	setp.gt.s32	%p18, %r252, %r38;
	mov.u32 	%r251, %r38;
	@%p18 bra 	BB1_21;

BB1_27:
	and.b16  	%rs10, %rs17, 255;
	setp.eq.s16	%p19, %rs10, 0;
	mul.wide.s32 	%rd93, %r258, 4;
	add.s64 	%rd94, %rd76, %rd93;
	ld.global.f32 	%f12, [%rd94];
	mul.wide.s32 	%rd96, %r260, 4;
	add.s64 	%rd23, %rd2, %rd96;
	mul.wide.s32 	%rd97, %r219, 4;
	add.s64 	%rd24, %rd1, %rd97;
	add.s64 	%rd25, %rd79, %rd96;
	@%p19 bra 	BB1_29;
	bra.uni 	BB1_28;

BB1_29:
	cvt.f64.f32	%fd6, %f12;
	ld.global.f32 	%f54, [%rd23];
	cvt.f64.f32	%fd7, %f54;
	ld.global.f32 	%f55, [%rd24+-4];
	ld.global.f32 	%f56, [%rd24];
	add.f32 	%f57, %f56, %f55;
	cvt.f64.f32	%fd8, %f57;
	fma.rn.f64 	%fd9, %fd8, 0dBFE0000000000000, %fd7;
	mul.f64 	%fd10, %fd6, %fd9;
	cvt.rzi.s32.f64	%r161, %fd10;
	mov.u32 	%r162, 0;
	max.s32 	%r163, %r162, %r161;
	st.global.u32 	[%rd25], %r163;
	mov.u16 	%rs17, 1;
	bra.uni 	BB1_30;

BB1_28:
	ld.global.f32 	%f50, [%rd23];
	ld.global.f32 	%f51, [%rd24];
	sub.f32 	%f52, %f50, %f51;
	mul.f32 	%f53, %f12, %f52;
	cvt.rzi.s32.f32	%r158, %f53;
	mov.u32 	%r159, 0;
	max.s32 	%r160, %r159, %r158;
	st.global.u32 	[%rd25], %r160;
	add.s32 	%r219, %r219, 1;
	mov.u16 	%rs17, 0;

BB1_30:
	add.s32 	%r258, %r258, 1;
	add.s32 	%r252, %r252, 1;
	add.s32 	%r260, %r260, 1;
	mad.lo.s32 	%r169, %r4, %r92, %r95;
	setp.lt.s32	%p20, %r218, %r169;
	@%p20 bra 	BB1_20;

BB1_31:
	sub.s32 	%r176, %r7, %r91;
	setp.ge.s32	%p21, %r260, %r176;
	@%p21 bra 	BB1_51;

BB1_32:
	mad.lo.s32 	%r177, %r91, 2, %r6;
	add.s32 	%r178, %r177, 1;
	setp.ge.s32	%p22, %r6, %r178;
	@%p22 bra 	BB1_50;

	not.b32 	%r48, %r91;
	mov.u32 	%r249, %r6;

BB1_34:
	mov.u32 	%r234, %r249;
	mov.u32 	%r49, %r234;
	mul.wide.s32 	%rd99, %r49, 4;
	add.s64 	%rd156, %rd1, %rd99;
	add.s32 	%r179, %r260, %r48;
	mul.wide.s32 	%rd102, %r179, 4;
	add.s64 	%rd103, %rd2, %rd102;
	ld.global.f32 	%f58, [%rd103];
	ld.global.f32 	%f59, [%rd156];
	mov.pred 	%p78, -1;
	setp.neu.f32	%p24, %f59, %f58;
	mov.u32 	%r245, %r49;
	@%p24 bra 	BB1_49;

	add.s32 	%r180, %r260, %r91;
	mul.wide.s32 	%rd105, %r180, 4;
	add.s64 	%rd106, %rd2, %rd105;
	ld.global.f32 	%f84, [%rd106];
	st.global.f32 	[%rd156], %f84;
	setp.ne.s32	%p25, %r49, %r6;
	@%p25 bra 	BB1_37;

	mul.wide.s32 	%rd109, %r6, 4;
	add.s64 	%rd110, %rd1, %rd109;
	ld.global.f32 	%f60, [%rd110+4];
	ld.global.f32 	%f61, [%rd110];
	setp.ltu.f32	%p27, %f61, %f60;
	mov.pred 	%p78, 0;
	mov.u32 	%r230, %r6;
	mov.u32 	%r245, %r230;
	@%p27 bra 	BB1_49;

BB1_37:
	add.s32 	%r257, %r259, %r91;
	setp.ne.s32	%p28, %r49, %r257;
	@%p28 bra 	BB1_39;

	add.s32 	%r50, %r259, %r91;
	mul.wide.s32 	%rd111, %r50, 4;
	add.s64 	%rd112, %rd1, %rd111;
	ld.global.f32 	%f62, [%rd112+-4];
	ld.global.f32 	%f63, [%rd112];
	setp.gtu.f32	%p30, %f63, %f62;
	mov.pred 	%p78, 0;
	mov.u32 	%r245, %r50;
	@%p30 bra 	BB1_49;

BB1_39:
	@%p25 bra 	BB1_41;

	mul.wide.s32 	%rd113, %r6, 4;
	add.s64 	%rd169, %rd1, %rd113;
	ld.global.f32 	%f89, [%rd169+4];
	ld.global.f32 	%f88, [%rd169];
	setp.gt.f32	%p32, %f88, %f89;
	@%p32 bra 	BB1_60;
	bra.uni 	BB1_41;

BB1_60:
	add.s32 	%r69, %r259, %r91;
	setp.ge.s32	%p65, %r6, %r69;
	setp.leu.f32	%p66, %f88, %f89;
	or.pred  	%p67, %p66, %p65;
	add.s32 	%r223, %r6, 1;
	mul.wide.s32 	%rd130, %r223, 4;
	add.s64 	%rd171, %rd1, %rd130;
	mad.lo.s32 	%r191, %r91, 2, 1;
	mul.lo.s32 	%r246, %r4, %r191;
	mov.pred 	%p78, 0;
	mov.u64 	%rd170, %rd171;
	mov.u32 	%r245, %r6;
	@%p67 bra 	BB1_49;

BB1_61:
	mov.u64 	%rd53, %rd169;
	mov.u64 	%rd169, %rd171;
	mov.u32 	%r73, %r223;
	st.global.f32 	[%rd170], %f88;
	st.global.f32 	[%rd53], %f89;
	add.s32 	%r223, %r73, 1;
	mul.wide.s32 	%rd131, %r223, 4;
	add.s64 	%rd170, %rd1, %rd131;
	ld.global.f32 	%f89, [%rd53+8];
	ld.global.f32 	%f88, [%rd53+4];
	setp.leu.f32	%p69, %f88, %f89;
	add.s32 	%r192, %r246, 1;
	setp.ge.s32	%p70, %r192, %r69;
	or.pred  	%p71, %p69, %p70;
	add.s64 	%rd171, %rd169, 4;
	mov.u32 	%r246, %r73;
	mov.u32 	%r245, %r246;
	@!%p71 bra 	BB1_61;
	bra.uni 	BB1_49;

BB1_41:
	@%p28 bra 	BB1_43;

	mul.wide.s32 	%rd115, %r257, 4;
	add.s64 	%rd164, %rd1, %rd115;
	ld.global.f32 	%f87, [%rd164+-4];
	ld.global.f32 	%f86, [%rd164];
	setp.lt.f32	%p34, %f86, %f87;
	@%p34 bra 	BB1_58;
	bra.uni 	BB1_43;

BB1_58:
	mov.u32 	%r245, %r257;
	setp.ge.s32	%p57, %r6, %r257;
	setp.geu.f32	%p58, %f86, %f87;
	or.pred  	%p59, %p58, %p57;
	add.s32 	%r222, %r257, -1;
	add.s64 	%rd166, %rd164, -4;
	mov.pred 	%p78, 0;
	mov.u64 	%rd165, %rd166;
	@%p59 bra 	BB1_49;

BB1_59:
	mov.u64 	%rd46, %rd164;
	mov.u64 	%rd164, %rd166;
	mov.u32 	%r66, %r222;
	st.global.f32 	[%rd165], %f86;
	st.global.f32 	[%rd46], %f87;
	add.s32 	%r222, %r66, -1;
	mul.wide.s32 	%rd128, %r222, 4;
	add.s64 	%rd165, %rd1, %rd128;
	ld.global.f32 	%f87, [%rd46+-8];
	ld.global.f32 	%f86, [%rd46+-4];
	setp.geu.f32	%p61, %f86, %f87;
	add.s32 	%r186, %r257, -1;
	setp.le.s32	%p62, %r186, %r6;
	or.pred  	%p63, %p61, %p62;
	add.s64 	%rd166, %rd164, -4;
	mov.u32 	%r257, %r66;
	mov.u32 	%r245, %r257;
	@%p63 bra 	BB1_49;
	bra.uni 	BB1_59;

BB1_43:
	ld.global.f32 	%f85, [%rd156+4];
	mov.pred 	%p78, 0;
	setp.eq.f32	%p36, %f84, %f85;
	mov.u32 	%r235, %r49;
	mov.u32 	%r245, %r235;
	@%p36 bra 	BB1_49;

	ld.global.f32 	%f83, [%rd156+-4];
	setp.eq.f32	%p38, %f84, %f83;
	mov.u32 	%r236, %r49;
	mov.u32 	%r245, %r236;
	@%p38 bra 	BB1_49;

	setp.gt.f32	%p39, %f84, %f85;
	@%p39 bra 	BB1_55;
	bra.uni 	BB1_46;

BB1_55:
	setp.leu.f32	%p49, %f84, %f85;
	setp.ge.s32	%p50, %r49, %r177;
	or.pred  	%p51, %p49, %p50;
	mov.u32 	%r239, %r49;
	mov.u32 	%r245, %r239;
	@%p51 bra 	BB1_49;

	add.s64 	%rd160, %rd1, %rd99;
	add.s64 	%rd161, %rd160, 4;
	add.s32 	%r221, %r49, 1;
	mul.wide.s32 	%rd125, %r221, 4;
	add.s64 	%rd158, %rd1, %rd125;
	mov.u32 	%r247, %r49;

BB1_57:
	mov.u64 	%rd39, %rd160;
	mov.u64 	%rd160, %rd161;
	mov.u32 	%r59, %r221;
	st.global.f32 	[%rd158], %f84;
	st.global.f32 	[%rd39], %f85;
	add.s32 	%r221, %r59, 1;
	mul.wide.s32 	%rd126, %r221, 4;
	add.s64 	%rd158, %rd1, %rd126;
	ld.global.f32 	%f85, [%rd39+8];
	ld.global.f32 	%f84, [%rd39+4];
	setp.leu.f32	%p53, %f84, %f85;
	add.s32 	%r185, %r247, 1;
	setp.ge.s32	%p54, %r185, %r177;
	or.pred  	%p55, %p53, %p54;
	add.s64 	%rd161, %rd160, 4;
	mov.u32 	%r247, %r59;
	mov.u32 	%r245, %r247;
	@%p55 bra 	BB1_49;
	bra.uni 	BB1_57;

BB1_46:
	setp.lt.f32	%p41, %f84, %f83;
	setp.gt.s32	%p42, %r49, %r6;
	and.pred  	%p43, %p41, %p42;
	mov.u32 	%r237, %r49;
	mov.u32 	%r245, %r237;
	@!%p43 bra 	BB1_49;
	bra.uni 	BB1_47;

BB1_47:
	add.s64 	%rd157, %rd156, -4;
	add.s32 	%r220, %r49, -1;
	mul.wide.s32 	%rd122, %r220, 4;
	add.s64 	%rd154, %rd1, %rd122;
	mov.u32 	%r248, %r49;

BB1_48:
	mov.u64 	%rd31, %rd156;
	mov.u64 	%rd156, %rd157;
	mov.u32 	%r53, %r220;
	st.global.f32 	[%rd154], %f84;
	st.global.f32 	[%rd31], %f83;
	add.s32 	%r220, %r53, -1;
	mul.wide.s32 	%rd123, %r220, 4;
	add.s64 	%rd154, %rd1, %rd123;
	ld.global.f32 	%f83, [%rd31+-8];
	ld.global.f32 	%f84, [%rd31+-4];
	setp.lt.f32	%p45, %f84, %f83;
	add.s32 	%r184, %r248, -1;
	setp.gt.s32	%p46, %r184, %r6;
	and.pred  	%p47, %p45, %p46;
	add.s64 	%rd157, %rd156, -4;
	mov.u32 	%r248, %r53;
	mov.u32 	%r245, %r248;
	@%p47 bra 	BB1_48;

BB1_49:
	add.s32 	%r249, %r245, 1;
	setp.lt.s32	%p72, %r249, %r178;
	and.pred  	%p73, %p78, %p72;
	@%p73 bra 	BB1_34;

BB1_50:
	mul.wide.s32 	%rd133, %r258, 4;
	add.s64 	%rd134, %rd76, %rd133;
	mul.wide.s32 	%rd136, %r260, 4;
	add.s64 	%rd137, %rd2, %rd136;
	mul.wide.s32 	%rd138, %r259, 4;
	add.s64 	%rd139, %rd1, %rd138;
	ld.global.f32 	%f64, [%rd139];
	ld.global.f32 	%f65, [%rd137];
	sub.f32 	%f66, %f65, %f64;
	ld.global.f32 	%f67, [%rd134];
	mul.f32 	%f68, %f67, %f66;
	cvt.rzi.s32.f32	%r195, %f68;
	add.s64 	%rd141, %rd79, %rd136;
	mov.u32 	%r196, 0;
	max.s32 	%r197, %r196, %r195;
	st.global.u32 	[%rd141], %r197;
	add.s32 	%r258, %r258, 1;
	add.s32 	%r260, %r260, 1;
	setp.lt.s32	%p74, %r260, %r176;
	@%p74 bra 	BB1_32;

BB1_51:
	setp.ge.s32	%p75, %r260, %r7;
	@%p75 bra 	BB1_64;

	mul.wide.s32 	%rd143, %r260, 4;
	add.s64 	%rd174, %rd79, %rd143;
	add.s64 	%rd173, %rd2, %rd143;
	mul.wide.s32 	%rd146, %r258, 4;
	add.s64 	%rd172, %rd76, %rd146;
	mov.u16 	%rs19, 0;

BB1_53:
	mov.u16 	%rs4, %rs19;
	ld.global.f32 	%f36, [%rd172];
	mul.wide.s32 	%rd147, %r259, 4;
	add.s64 	%rd62, %rd1, %rd147;
	and.b16  	%rs14, %rs4, 255;
	setp.eq.s16	%p76, %rs14, 0;
	@%p76 bra 	BB1_62;
	bra.uni 	BB1_54;

BB1_62:
	cvt.f64.f32	%fd11, %f36;
	ld.global.f32 	%f73, [%rd173];
	cvt.f64.f32	%fd12, %f73;
	add.s32 	%r259, %r259, 1;
	ld.global.f32 	%f74, [%rd62+4];
	ld.global.f32 	%f75, [%rd62];
	add.f32 	%f76, %f75, %f74;
	cvt.f64.f32	%fd13, %f76;
	fma.rn.f64 	%fd14, %fd13, 0dBFE0000000000000, %fd12;
	mul.f64 	%fd15, %fd11, %fd14;
	cvt.rzi.s32.f64	%r212, %fd15;
	st.global.u32 	[%rd174], %r212;
	mov.u32 	%r213, 0;
	max.s32 	%r261, %r213, %r212;
	mov.u16 	%rs20, 1;
	bra.uni 	BB1_63;

BB1_54:
	ld.global.f32 	%f69, [%rd173];
	ld.global.f32 	%f70, [%rd62];
	sub.f32 	%f71, %f69, %f70;
	mul.f32 	%f72, %f36, %f71;
	cvt.rzi.s32.f32	%r210, %f72;
	mov.u32 	%r211, 0;
	max.s32 	%r261, %r211, %r210;
	mov.u16 	%rs20, 0;

BB1_63:
	mov.u16 	%rs19, %rs20;
	st.global.u32 	[%rd174], %r261;
	add.s64 	%rd174, %rd174, 4;
	add.s64 	%rd173, %rd173, 4;
	add.s64 	%rd172, %rd172, 4;
	add.s32 	%r260, %r260, 1;
	setp.lt.s32	%p77, %r260, %r7;
	@%p77 bra 	BB1_53;

BB1_64:
	ret;
}


