
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack max 0.01

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: icache_1/icache_pc_gen_data_o[6]$_SDFFCE_PP0P_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: icache_1/metadata_mem.macro_mem.mem
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ icache_1/icache_pc_gen_data_o[6]$_SDFFCE_PP0P_/CK (DFF_X1)
     4    5.44    0.01    0.09    0.09 v icache_1/icache_pc_gen_data_o[6]$_SDFFCE_PP0P_/Q (DFF_X1)
                                         icache_1/addr_tv_r[6] (net)
                  0.01    0.00    0.09 v icache_1/_25460_/A2 (NAND2_X1)
     1    1.67    0.01    0.02    0.10 ^ icache_1/_25460_/ZN (NAND2_X1)
                                         icache_1/_17830_ (net)
                  0.01    0.00    0.10 ^ icache_1/_25462_/A (OAI21_X1)
     1    5.00    0.01    0.02    0.12 v icache_1/_25462_/ZN (OAI21_X1)
                                         icache_1/metadata_mem.addr_i[0] (net)
                  0.02    0.00    0.12 v icache_1/metadata_mem.macro_mem.mem/addr_in[0] (fakeram45_64x7)
                                  0.12   data arrival time

                  0.00    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ icache_1/metadata_mem.macro_mem.mem/clk (fakeram45_64x7)
                          0.05    0.05   library hold time
                                  0.05   data required time
-----------------------------------------------------------------------------
                                  0.05   data required time
                                 -0.12   data arrival time
-----------------------------------------------------------------------------
                                  0.07   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: icache_1/addr_tv_r[17]$_SDFFCE_PP0P_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: bp_fe_pc_gen_1.pc_gen_icache_o[42]$_SDFFCE_PP0P_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ icache_1/addr_tv_r[17]$_SDFFCE_PP0P_/CK (DFF_X1)
     1    3.40    0.01    0.09    0.09 ^ icache_1/addr_tv_r[17]$_SDFFCE_PP0P_/Q (DFF_X1)
                                         icache_1/addr_tv_r[17] (net)
                  0.01    0.00    0.09 ^ icache_1/_25646_/A (BUF_X4)
    10   25.02    0.02    0.03    0.12 ^ icache_1/_25646_/Z (BUF_X4)
                                         icache_1/_03618_ (net)
                  0.02    0.00    0.12 ^ icache_1/_25740_/A (XNOR2_X1)
     2    3.32    0.03    0.04    0.17 ^ icache_1/_25740_/ZN (XNOR2_X1)
                                         icache_1/_03712_ (net)
                  0.03    0.00    0.17 ^ icache_1/_22880_/A4 (NAND4_X1)
     2    3.10    0.02    0.04    0.20 v icache_1/_22880_/ZN (NAND4_X1)
                                         icache_1/_15874_ (net)
                  0.02    0.00    0.20 v icache_1/_22881_/B3 (OAI33_X1)
     5    6.14    0.09    0.12    0.33 ^ icache_1/_22881_/ZN (OAI33_X1)
                                         icache_1/_15875_ (net)
                  0.09    0.00    0.33 ^ icache_1/_22911_/A (AOI21_X1)
     2    3.63    0.03    0.03    0.35 v icache_1/_22911_/ZN (AOI21_X1)
                                         icache_1/_15905_ (net)
                  0.03    0.00    0.35 v icache_1/_22912_/B (MUX2_X1)
     4    5.85    0.01    0.07    0.43 v icache_1/_22912_/Z (MUX2_X1)
                                         icache_1/_15906_ (net)
                  0.01    0.00    0.43 v icache_1/_22913_/A2 (NOR2_X2)
     1    3.40    0.02    0.03    0.46 ^ icache_1/_22913_/ZN (NOR2_X2)
                                         icache_1/_15907_ (net)
                  0.02    0.00    0.46 ^ icache_1/_22914_/A (BUF_X4)
    10   30.42    0.02    0.04    0.50 ^ icache_1/_22914_/Z (BUF_X4)
                                         icache_1/_15908_ (net)
                  0.02    0.00    0.50 ^ icache_1/_22932_/A (BUF_X2)
    10   19.20    0.02    0.04    0.54 ^ icache_1/_22932_/Z (BUF_X2)
                                         icache_1/_15926_ (net)
                  0.02    0.00    0.54 ^ icache_1/_23101_/S (MUX2_X1)
     1    0.91    0.01    0.06    0.60 v icache_1/_23101_/Z (MUX2_X1)
                                         icache_1/_16091_ (net)
                  0.01    0.00    0.60 v icache_1/_23103_/A (MUX2_X1)
     1    0.90    0.01    0.06    0.65 v icache_1/_23103_/Z (MUX2_X1)
                                         icache_1/_16093_ (net)
                  0.01    0.00    0.65 v icache_1/_23105_/B (MUX2_X1)
     1    0.90    0.01    0.06    0.71 v icache_1/_23105_/Z (MUX2_X1)
                                         icache_1/_16095_ (net)
                  0.01    0.00    0.71 v icache_1/_23106_/B (MUX2_X1)
     2    2.11    0.01    0.06    0.77 v icache_1/_23106_/Z (MUX2_X1)
                                         bp_fe_pc_gen_1.icache_pc_gen_i[68] (net)
                  0.01    0.00    0.77 v _06221_/A1 (NOR2_X1)
     2    2.60    0.02    0.03    0.80 ^ _06221_/ZN (NOR2_X1)
                                         _00883_ (net)
                  0.02    0.00    0.80 ^ _06222_/A4 (NAND4_X1)
     6    8.35    0.04    0.06    0.86 v _06222_/ZN (NAND4_X1)
                                         _00884_ (net)
                  0.04    0.00    0.86 v _06236_/A (AOI21_X1)
     7    9.04    0.06    0.09    0.94 ^ _06236_/ZN (AOI21_X1)
                                         _00893_ (net)
                  0.06    0.00    0.94 ^ _06268_/A1 (AND2_X4)
    44  139.57    0.08    0.12    1.07 ^ _06268_/ZN (AND2_X4)
                                         _06117_[0] (net)
                  0.08    0.00    1.07 ^ _11573_/A (HA_X1)
     1    0.88    0.02    0.02    1.08 v _11573_/S (HA_X1)
                                         _06129_[0] (net)
                  0.02    0.00    1.08 v _08832_/A (BUF_X1)
     4    6.78    0.01    0.04    1.12 v _08832_/Z (BUF_X1)
                                         _02752_ (net)
                  0.01    0.00    1.12 v _08891_/B2 (OAI21_X1)
     2    4.87    0.03    0.05    1.17 ^ _08891_/ZN (OAI21_X1)
                                         _02808_ (net)
                  0.03    0.00    1.17 ^ _08946_/C1 (AOI211_X2)
     2    2.47    0.01    0.02    1.19 v _08946_/ZN (AOI211_X2)
                                         _02860_ (net)
                  0.01    0.00    1.19 v _08953_/B1 (AOI221_X1)
     3    4.91    0.06    0.10    1.29 ^ _08953_/ZN (AOI221_X1)
                                         _02867_ (net)
                  0.06    0.00    1.29 ^ _09125_/A1 (NAND2_X1)
     1    1.54    0.02    0.02    1.31 v _09125_/ZN (NAND2_X1)
                                         _03031_ (net)
                  0.02    0.00    1.31 v _09126_/A (AOI21_X1)
     4    8.07    0.05    0.08    1.38 ^ _09126_/ZN (AOI21_X1)
                                         _03032_ (net)
                  0.05    0.00    1.38 ^ _09181_/B2 (OAI21_X1)
     2    3.96    0.02    0.03    1.42 v _09181_/ZN (OAI21_X1)
                                         _03084_ (net)
                  0.02    0.00    1.42 v _09217_/A3 (NOR3_X1)
     1    1.63    0.03    0.05    1.47 ^ _09217_/ZN (NOR3_X1)
                                         _03118_ (net)
                  0.03    0.00    1.47 ^ _09220_/A (AOI21_X1)
     2    3.86    0.01    0.02    1.49 v _09220_/ZN (AOI21_X1)
                                         _03121_ (net)
                  0.01    0.00    1.49 v _09221_/B (XOR2_X1)
     1    0.91    0.01    0.06    1.54 v _09221_/Z (XOR2_X1)
                                         _03122_ (net)
                  0.01    0.00    1.54 v _09224_/A (MUX2_X1)
     1    0.90    0.01    0.06    1.60 v _09224_/Z (MUX2_X1)
                                         _03125_ (net)
                  0.01    0.00    1.60 v _09225_/B (MUX2_X1)
     1    1.57    0.01    0.06    1.66 v _09225_/Z (MUX2_X1)
                                         _03126_ (net)
                  0.01    0.00    1.66 v _09226_/B1 (AOI221_X1)
     1    1.66    0.04    0.07    1.73 ^ _09226_/ZN (AOI221_X1)
                                         _03127_ (net)
                  0.04    0.00    1.73 ^ _09228_/B1 (OAI21_X1)
     1    1.06    0.01    0.02    1.74 v _09228_/ZN (OAI21_X1)
                                         _00778_ (net)
                  0.01    0.00    1.74 v bp_fe_pc_gen_1.pc_gen_icache_o[42]$_SDFFCE_PP0P_/D (DFF_X1)
                                  1.74   data arrival time

                  0.00    1.80    1.80   clock CLK (rise edge)
                          0.00    1.80   clock network delay (ideal)
                          0.00    1.80   clock reconvergence pessimism
                                  1.80 ^ bp_fe_pc_gen_1.pc_gen_icache_o[42]$_SDFFCE_PP0P_/CK (DFF_X1)
                         -0.04    1.76   library setup time
                                  1.76   data required time
-----------------------------------------------------------------------------
                                  1.76   data required time
                                 -1.74   data arrival time
-----------------------------------------------------------------------------
                                  0.01   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: icache_1/addr_tv_r[17]$_SDFFCE_PP0P_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: bp_fe_pc_gen_1.pc_gen_icache_o[42]$_SDFFCE_PP0P_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ icache_1/addr_tv_r[17]$_SDFFCE_PP0P_/CK (DFF_X1)
     1    3.40    0.01    0.09    0.09 ^ icache_1/addr_tv_r[17]$_SDFFCE_PP0P_/Q (DFF_X1)
                                         icache_1/addr_tv_r[17] (net)
                  0.01    0.00    0.09 ^ icache_1/_25646_/A (BUF_X4)
    10   25.02    0.02    0.03    0.12 ^ icache_1/_25646_/Z (BUF_X4)
                                         icache_1/_03618_ (net)
                  0.02    0.00    0.12 ^ icache_1/_25740_/A (XNOR2_X1)
     2    3.32    0.03    0.04    0.17 ^ icache_1/_25740_/ZN (XNOR2_X1)
                                         icache_1/_03712_ (net)
                  0.03    0.00    0.17 ^ icache_1/_22880_/A4 (NAND4_X1)
     2    3.10    0.02    0.04    0.20 v icache_1/_22880_/ZN (NAND4_X1)
                                         icache_1/_15874_ (net)
                  0.02    0.00    0.20 v icache_1/_22881_/B3 (OAI33_X1)
     5    6.14    0.09    0.12    0.33 ^ icache_1/_22881_/ZN (OAI33_X1)
                                         icache_1/_15875_ (net)
                  0.09    0.00    0.33 ^ icache_1/_22911_/A (AOI21_X1)
     2    3.63    0.03    0.03    0.35 v icache_1/_22911_/ZN (AOI21_X1)
                                         icache_1/_15905_ (net)
                  0.03    0.00    0.35 v icache_1/_22912_/B (MUX2_X1)
     4    5.85    0.01    0.07    0.43 v icache_1/_22912_/Z (MUX2_X1)
                                         icache_1/_15906_ (net)
                  0.01    0.00    0.43 v icache_1/_22913_/A2 (NOR2_X2)
     1    3.40    0.02    0.03    0.46 ^ icache_1/_22913_/ZN (NOR2_X2)
                                         icache_1/_15907_ (net)
                  0.02    0.00    0.46 ^ icache_1/_22914_/A (BUF_X4)
    10   30.42    0.02    0.04    0.50 ^ icache_1/_22914_/Z (BUF_X4)
                                         icache_1/_15908_ (net)
                  0.02    0.00    0.50 ^ icache_1/_22932_/A (BUF_X2)
    10   19.20    0.02    0.04    0.54 ^ icache_1/_22932_/Z (BUF_X2)
                                         icache_1/_15926_ (net)
                  0.02    0.00    0.54 ^ icache_1/_23101_/S (MUX2_X1)
     1    0.91    0.01    0.06    0.60 v icache_1/_23101_/Z (MUX2_X1)
                                         icache_1/_16091_ (net)
                  0.01    0.00    0.60 v icache_1/_23103_/A (MUX2_X1)
     1    0.90    0.01    0.06    0.65 v icache_1/_23103_/Z (MUX2_X1)
                                         icache_1/_16093_ (net)
                  0.01    0.00    0.65 v icache_1/_23105_/B (MUX2_X1)
     1    0.90    0.01    0.06    0.71 v icache_1/_23105_/Z (MUX2_X1)
                                         icache_1/_16095_ (net)
                  0.01    0.00    0.71 v icache_1/_23106_/B (MUX2_X1)
     2    2.11    0.01    0.06    0.77 v icache_1/_23106_/Z (MUX2_X1)
                                         bp_fe_pc_gen_1.icache_pc_gen_i[68] (net)
                  0.01    0.00    0.77 v _06221_/A1 (NOR2_X1)
     2    2.60    0.02    0.03    0.80 ^ _06221_/ZN (NOR2_X1)
                                         _00883_ (net)
                  0.02    0.00    0.80 ^ _06222_/A4 (NAND4_X1)
     6    8.35    0.04    0.06    0.86 v _06222_/ZN (NAND4_X1)
                                         _00884_ (net)
                  0.04    0.00    0.86 v _06236_/A (AOI21_X1)
     7    9.04    0.06    0.09    0.94 ^ _06236_/ZN (AOI21_X1)
                                         _00893_ (net)
                  0.06    0.00    0.94 ^ _06268_/A1 (AND2_X4)
    44  139.57    0.08    0.12    1.07 ^ _06268_/ZN (AND2_X4)
                                         _06117_[0] (net)
                  0.08    0.00    1.07 ^ _11573_/A (HA_X1)
     1    0.88    0.02    0.02    1.08 v _11573_/S (HA_X1)
                                         _06129_[0] (net)
                  0.02    0.00    1.08 v _08832_/A (BUF_X1)
     4    6.78    0.01    0.04    1.12 v _08832_/Z (BUF_X1)
                                         _02752_ (net)
                  0.01    0.00    1.12 v _08891_/B2 (OAI21_X1)
     2    4.87    0.03    0.05    1.17 ^ _08891_/ZN (OAI21_X1)
                                         _02808_ (net)
                  0.03    0.00    1.17 ^ _08946_/C1 (AOI211_X2)
     2    2.47    0.01    0.02    1.19 v _08946_/ZN (AOI211_X2)
                                         _02860_ (net)
                  0.01    0.00    1.19 v _08953_/B1 (AOI221_X1)
     3    4.91    0.06    0.10    1.29 ^ _08953_/ZN (AOI221_X1)
                                         _02867_ (net)
                  0.06    0.00    1.29 ^ _09125_/A1 (NAND2_X1)
     1    1.54    0.02    0.02    1.31 v _09125_/ZN (NAND2_X1)
                                         _03031_ (net)
                  0.02    0.00    1.31 v _09126_/A (AOI21_X1)
     4    8.07    0.05    0.08    1.38 ^ _09126_/ZN (AOI21_X1)
                                         _03032_ (net)
                  0.05    0.00    1.38 ^ _09181_/B2 (OAI21_X1)
     2    3.96    0.02    0.03    1.42 v _09181_/ZN (OAI21_X1)
                                         _03084_ (net)
                  0.02    0.00    1.42 v _09217_/A3 (NOR3_X1)
     1    1.63    0.03    0.05    1.47 ^ _09217_/ZN (NOR3_X1)
                                         _03118_ (net)
                  0.03    0.00    1.47 ^ _09220_/A (AOI21_X1)
     2    3.86    0.01    0.02    1.49 v _09220_/ZN (AOI21_X1)
                                         _03121_ (net)
                  0.01    0.00    1.49 v _09221_/B (XOR2_X1)
     1    0.91    0.01    0.06    1.54 v _09221_/Z (XOR2_X1)
                                         _03122_ (net)
                  0.01    0.00    1.54 v _09224_/A (MUX2_X1)
     1    0.90    0.01    0.06    1.60 v _09224_/Z (MUX2_X1)
                                         _03125_ (net)
                  0.01    0.00    1.60 v _09225_/B (MUX2_X1)
     1    1.57    0.01    0.06    1.66 v _09225_/Z (MUX2_X1)
                                         _03126_ (net)
                  0.01    0.00    1.66 v _09226_/B1 (AOI221_X1)
     1    1.66    0.04    0.07    1.73 ^ _09226_/ZN (AOI221_X1)
                                         _03127_ (net)
                  0.04    0.00    1.73 ^ _09228_/B1 (OAI21_X1)
     1    1.06    0.01    0.02    1.74 v _09228_/ZN (OAI21_X1)
                                         _00778_ (net)
                  0.01    0.00    1.74 v bp_fe_pc_gen_1.pc_gen_icache_o[42]$_SDFFCE_PP0P_/D (DFF_X1)
                                  1.74   data arrival time

                  0.00    1.80    1.80   clock CLK (rise edge)
                          0.00    1.80   clock network delay (ideal)
                          0.00    1.80   clock reconvergence pessimism
                                  1.80 ^ bp_fe_pc_gen_1.pc_gen_icache_o[42]$_SDFFCE_PP0P_/CK (DFF_X1)
                         -0.04    1.76   library setup time
                                  1.76   data required time
-----------------------------------------------------------------------------
                                  1.76   data required time
                                 -1.74   data arrival time
-----------------------------------------------------------------------------
                                  0.01   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.96e-02   1.01e-03   3.35e-04   2.09e-02  16.9%
Combinational          1.05e-02   1.03e-02   6.75e-04   2.15e-02  17.4%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  7.34e-02   0.00e+00   7.60e-03   8.10e-02  65.6%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.04e-01   1.13e-02   8.61e-03   1.23e-01 100.0%
                          83.9%       9.1%       7.0%
