{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1541620400457 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1541620400458 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 07 14:53:20 2018 " "Processing started: Wed Nov 07 14:53:20 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1541620400458 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1541620400458 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MultiCycle -c MultiCycle " "Command: quartus_map --read_settings_files=on --write_settings_files=off MultiCycle -c MultiCycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1541620400458 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1541620400848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlUnit-behavior " "Found design unit 1: controlUnit-behavior" {  } { { "controlUnit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/controlUnit.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541620401420 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "controlUnit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/controlUnit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541620401420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541620401420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3-case_arch2 " "Found design unit 1: mux3-case_arch2" {  } { { "mux3.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/mux3.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541620401422 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "mux3.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/mux3.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541620401422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541620401422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerFile-behavior " "Found design unit 1: registerFile-behavior" {  } { { "registerFile.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/registerFile.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541620401424 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "registerFile.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/registerFile.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541620401424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541620401424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-compor " "Found design unit 1: memory-compor" {  } { { "memory.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/memory.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541620401426 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/memory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541620401426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541620401426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-case_arch1 " "Found design unit 1: mux2-case_arch1" {  } { { "mux2.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/mux2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541620401428 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/mux2.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541620401428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541620401428 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.vhd " "Entity \"mux\" obtained from \"mux.vhd\" instead of from Quartus II megafunction library" {  } { { "mux.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/mux.vhd" 3 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1541620401430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-case_arch " "Found design unit 1: mux-case_arch" {  } { { "mux.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/mux.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541620401431 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/mux.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541620401431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541620401431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behavior " "Found design unit 1: alu-behavior" {  } { { "alu.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/alu.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541620401433 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/alu.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541620401433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541620401433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR-behavior " "Found design unit 1: IR-behavior" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541620401435 ""} { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541620401435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541620401435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signextend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignExtend-behavior " "Found design unit 1: SignExtend-behavior" {  } { { "SignExtend.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/SignExtend.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541620401438 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignExtend " "Found entity 1: SignExtend" {  } { { "SignExtend.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/SignExtend.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541620401438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541620401438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftleft2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftLeft2_1-behavior " "Found design unit 1: ShiftLeft2_1-behavior" {  } { { "ShiftLeft2_1.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/ShiftLeft2_1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541620401441 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft2_1 " "Found entity 1: ShiftLeft2_1" {  } { { "ShiftLeft2_1.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/ShiftLeft2_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541620401441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541620401441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-behavior " "Found design unit 1: PC-behavior" {  } { { "PC.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/PC.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541620401444 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/PC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541620401444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541620401444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicycle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multicycle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MultiCycle-behaviour " "Found design unit 1: MultiCycle-behaviour" {  } { { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541620401449 ""} { "Info" "ISGN_ENTITY_NAME" "1 MultiCycle " "Found entity 1: MultiCycle" {  } { { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541620401449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541620401449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alucontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUControl-behavior " "Found design unit 1: ALUControl-behavior" {  } { { "ALUControl.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/ALUControl.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541620401451 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALUControl " "Found entity 1: ALUControl" {  } { { "ALUControl.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/ALUControl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541620401451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541620401451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock-behavior " "Found design unit 1: clock-behavior" {  } { { "clock.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/clock.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541620401454 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "clock.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/clock.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541620401454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541620401454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "newstate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file newstate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NewState-behavioral " "Found design unit 1: NewState-behavioral" {  } { { "NewState.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/NewState.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541620401456 ""} { "Info" "ISGN_ENTITY_NAME" "1 NewState " "Found entity 1: NewState" {  } { { "NewState.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/NewState.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541620401456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541620401456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg32bit-behavior " "Found design unit 1: reg32bit-behavior" {  } { { "reg32bit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/reg32bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541620401459 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg32bit " "Found entity 1: reg32bit" {  } { { "reg32bit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/reg32bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541620401459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541620401459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft2_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftleft2_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftLeft2_2-behavior " "Found design unit 1: ShiftLeft2_2-behavior" {  } { { "ShiftLeft2_2.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/ShiftLeft2_2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541620401461 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft2_2 " "Found entity 1: ShiftLeft2_2" {  } { { "ShiftLeft2_2.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/ShiftLeft2_2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541620401461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541620401461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3jump.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux3jump.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3jump-case_arch2 " "Found design unit 1: mux3jump-case_arch2" {  } { { "mux3jump.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/mux3jump.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541620401463 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3jump " "Found entity 1: mux3jump" {  } { { "mux3jump.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/mux3jump.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541620401463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541620401463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testcu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testcu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TestCU-behavior " "Found design unit 1: TestCU-behavior" {  } { { "TestCU.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/TestCU.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541620401465 ""} { "Info" "ISGN_ENTITY_NAME" "1 TestCU " "Found entity 1: TestCU" {  } { { "TestCU.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/TestCU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541620401465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541620401465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoryv2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoryv2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoryV2-behavior " "Found design unit 1: memoryV2-behavior" {  } { { "memoryV2.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/memoryV2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541620401467 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoryV2 " "Found entity 1: memoryV2" {  } { { "memoryV2.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/memoryV2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541620401467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541620401467 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MultiCycle " "Elaborating entity \"MultiCycle\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1541620401533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:ALUCOMP " "Elaborating entity \"alu\" for hierarchy \"alu:ALUCOMP\"" {  } { { "MultiCycle.vhd" "ALUCOMP" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541620401537 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a alu.vhd(27) " "VHDL Process Statement warning at alu.vhd(27): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/alu.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1541620401539 "|MultiCycle|alu:ALUCOMP"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b alu.vhd(27) " "VHDL Process Statement warning at alu.vhd(27): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/alu.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1541620401539 "|MultiCycle|alu:ALUCOMP"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a alu.vhd(30) " "VHDL Process Statement warning at alu.vhd(30): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/alu.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1541620401539 "|MultiCycle|alu:ALUCOMP"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b alu.vhd(30) " "VHDL Process Statement warning at alu.vhd(30): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/alu.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1541620401539 "|MultiCycle|alu:ALUCOMP"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a alu.vhd(33) " "VHDL Process Statement warning at alu.vhd(33): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/alu.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1541620401539 "|MultiCycle|alu:ALUCOMP"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b alu.vhd(33) " "VHDL Process Statement warning at alu.vhd(33): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/alu.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1541620401539 "|MultiCycle|alu:ALUCOMP"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a alu.vhd(36) " "VHDL Process Statement warning at alu.vhd(36): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/alu.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1541620401539 "|MultiCycle|alu:ALUCOMP"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b alu.vhd(36) " "VHDL Process Statement warning at alu.vhd(36): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/alu.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1541620401539 "|MultiCycle|alu:ALUCOMP"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a alu.vhd(39) " "VHDL Process Statement warning at alu.vhd(39): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/alu.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1541620401539 "|MultiCycle|alu:ALUCOMP"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b alu.vhd(39) " "VHDL Process Statement warning at alu.vhd(39): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/alu.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1541620401540 "|MultiCycle|alu:ALUCOMP"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a alu.vhd(46) " "VHDL Process Statement warning at alu.vhd(46): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/alu.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1541620401540 "|MultiCycle|alu:ALUCOMP"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b alu.vhd(46) " "VHDL Process Statement warning at alu.vhd(46): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/alu.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1541620401540 "|MultiCycle|alu:ALUCOMP"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp alu.vhd(48) " "VHDL Process Statement warning at alu.vhd(48): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/alu.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1541620401540 "|MultiCycle|alu:ALUCOMP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:MUXB " "Elaborating entity \"mux\" for hierarchy \"mux:MUXB\"" {  } { { "MultiCycle.vhd" "MUXB" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541620401541 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a mux.vhd(19) " "VHDL Process Statement warning at mux.vhd(19): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/mux.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1541620401543 "|MultiCycle|mux:unit2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b mux.vhd(21) " "VHDL Process Statement warning at mux.vhd(21): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/mux.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1541620401543 "|MultiCycle|mux:unit2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c mux.vhd(23) " "VHDL Process Statement warning at mux.vhd(23): signal \"c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/mux.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1541620401543 "|MultiCycle|mux:unit2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d mux.vhd(25) " "VHDL Process Statement warning at mux.vhd(25): signal \"d\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/mux.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1541620401543 "|MultiCycle|mux:unit2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:MUXA " "Elaborating entity \"mux2\" for hierarchy \"mux2:MUXA\"" {  } { { "MultiCycle.vhd" "MUXA" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541620401544 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataSrc0 mux2.vhd(20) " "VHDL Process Statement warning at mux2.vhd(20): signal \"dataSrc0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux2.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/mux2.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1541620401546 "|MultiCycle|mux2:MUXA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataSrc1 mux2.vhd(22) " "VHDL Process Statement warning at mux2.vhd(22): signal \"dataSrc1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux2.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/mux2.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1541620401546 "|MultiCycle|mux2:MUXA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile registerFile:REGFILE " "Elaborating entity \"registerFile\" for hierarchy \"registerFile:REGFILE\"" {  } { { "MultiCycle.vhd" "REGFILE" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541620401548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 mux3:MUXRegDst " "Elaborating entity \"mux3\" for hierarchy \"mux3:MUXRegDst\"" {  } { { "MultiCycle.vhd" "MUXRegDst" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541620401552 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a mux3.vhd(21) " "VHDL Process Statement warning at mux3.vhd(21): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux3.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/mux3.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1541620401553 "|MultiCycle|mux3:unit5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b mux3.vhd(23) " "VHDL Process Statement warning at mux3.vhd(23): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux3.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/mux3.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1541620401553 "|MultiCycle|mux3:unit5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:INSTREG " "Elaborating entity \"IR\" for hierarchy \"IR:INSTREG\"" {  } { { "MultiCycle.vhd" "INSTREG" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541620401557 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "op_out IR.vhd(36) " "VHDL Process Statement warning at IR.vhd(36): inferring latch(es) for signal or variable \"op_out\", which holds its previous value in one or more paths through the process" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1541620401558 "|IR"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "r1_out IR.vhd(36) " "VHDL Process Statement warning at IR.vhd(36): inferring latch(es) for signal or variable \"r1_out\", which holds its previous value in one or more paths through the process" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1541620401558 "|IR"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "r2_out IR.vhd(36) " "VHDL Process Statement warning at IR.vhd(36): inferring latch(es) for signal or variable \"r2_out\", which holds its previous value in one or more paths through the process" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1541620401559 "|IR"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "r3_out IR.vhd(36) " "VHDL Process Statement warning at IR.vhd(36): inferring latch(es) for signal or variable \"r3_out\", which holds its previous value in one or more paths through the process" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1541620401559 "|IR"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "imm_out IR.vhd(36) " "VHDL Process Statement warning at IR.vhd(36): inferring latch(es) for signal or variable \"imm_out\", which holds its previous value in one or more paths through the process" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1541620401559 "|IR"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "jump_out IR.vhd(36) " "VHDL Process Statement warning at IR.vhd(36): inferring latch(es) for signal or variable \"jump_out\", which holds its previous value in one or more paths through the process" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1541620401559 "|IR"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "func_out IR.vhd(36) " "VHDL Process Statement warning at IR.vhd(36): inferring latch(es) for signal or variable \"func_out\", which holds its previous value in one or more paths through the process" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1541620401559 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "func_out\[0\] IR.vhd(36) " "Inferred latch for \"func_out\[0\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401559 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "func_out\[1\] IR.vhd(36) " "Inferred latch for \"func_out\[1\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401559 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "func_out\[2\] IR.vhd(36) " "Inferred latch for \"func_out\[2\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401559 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "func_out\[3\] IR.vhd(36) " "Inferred latch for \"func_out\[3\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401559 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "func_out\[4\] IR.vhd(36) " "Inferred latch for \"func_out\[4\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401559 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "func_out\[5\] IR.vhd(36) " "Inferred latch for \"func_out\[5\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401559 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_out\[0\] IR.vhd(36) " "Inferred latch for \"jump_out\[0\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401559 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_out\[1\] IR.vhd(36) " "Inferred latch for \"jump_out\[1\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401559 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_out\[2\] IR.vhd(36) " "Inferred latch for \"jump_out\[2\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401559 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_out\[3\] IR.vhd(36) " "Inferred latch for \"jump_out\[3\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401560 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_out\[4\] IR.vhd(36) " "Inferred latch for \"jump_out\[4\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401560 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_out\[5\] IR.vhd(36) " "Inferred latch for \"jump_out\[5\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401560 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_out\[6\] IR.vhd(36) " "Inferred latch for \"jump_out\[6\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401560 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_out\[7\] IR.vhd(36) " "Inferred latch for \"jump_out\[7\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401560 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_out\[8\] IR.vhd(36) " "Inferred latch for \"jump_out\[8\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401560 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_out\[9\] IR.vhd(36) " "Inferred latch for \"jump_out\[9\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401560 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_out\[10\] IR.vhd(36) " "Inferred latch for \"jump_out\[10\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401560 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_out\[11\] IR.vhd(36) " "Inferred latch for \"jump_out\[11\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401560 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_out\[12\] IR.vhd(36) " "Inferred latch for \"jump_out\[12\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401560 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_out\[13\] IR.vhd(36) " "Inferred latch for \"jump_out\[13\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401560 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_out\[14\] IR.vhd(36) " "Inferred latch for \"jump_out\[14\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401560 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_out\[15\] IR.vhd(36) " "Inferred latch for \"jump_out\[15\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401561 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_out\[16\] IR.vhd(36) " "Inferred latch for \"jump_out\[16\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401561 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_out\[17\] IR.vhd(36) " "Inferred latch for \"jump_out\[17\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401561 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_out\[18\] IR.vhd(36) " "Inferred latch for \"jump_out\[18\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401561 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_out\[19\] IR.vhd(36) " "Inferred latch for \"jump_out\[19\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401561 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_out\[20\] IR.vhd(36) " "Inferred latch for \"jump_out\[20\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401561 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_out\[21\] IR.vhd(36) " "Inferred latch for \"jump_out\[21\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401561 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_out\[22\] IR.vhd(36) " "Inferred latch for \"jump_out\[22\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401561 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_out\[23\] IR.vhd(36) " "Inferred latch for \"jump_out\[23\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401561 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_out\[24\] IR.vhd(36) " "Inferred latch for \"jump_out\[24\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401561 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_out\[25\] IR.vhd(36) " "Inferred latch for \"jump_out\[25\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401562 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_out\[0\] IR.vhd(36) " "Inferred latch for \"imm_out\[0\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401562 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_out\[1\] IR.vhd(36) " "Inferred latch for \"imm_out\[1\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401562 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_out\[2\] IR.vhd(36) " "Inferred latch for \"imm_out\[2\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401562 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_out\[3\] IR.vhd(36) " "Inferred latch for \"imm_out\[3\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401562 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_out\[4\] IR.vhd(36) " "Inferred latch for \"imm_out\[4\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401562 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_out\[5\] IR.vhd(36) " "Inferred latch for \"imm_out\[5\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401562 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_out\[6\] IR.vhd(36) " "Inferred latch for \"imm_out\[6\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401562 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_out\[7\] IR.vhd(36) " "Inferred latch for \"imm_out\[7\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401562 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_out\[8\] IR.vhd(36) " "Inferred latch for \"imm_out\[8\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401562 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_out\[9\] IR.vhd(36) " "Inferred latch for \"imm_out\[9\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401562 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_out\[10\] IR.vhd(36) " "Inferred latch for \"imm_out\[10\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401563 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_out\[11\] IR.vhd(36) " "Inferred latch for \"imm_out\[11\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401563 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_out\[12\] IR.vhd(36) " "Inferred latch for \"imm_out\[12\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401563 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_out\[13\] IR.vhd(36) " "Inferred latch for \"imm_out\[13\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401563 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_out\[14\] IR.vhd(36) " "Inferred latch for \"imm_out\[14\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401563 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_out\[15\] IR.vhd(36) " "Inferred latch for \"imm_out\[15\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401563 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3_out\[0\] IR.vhd(36) " "Inferred latch for \"r3_out\[0\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401563 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3_out\[1\] IR.vhd(36) " "Inferred latch for \"r3_out\[1\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401564 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3_out\[2\] IR.vhd(36) " "Inferred latch for \"r3_out\[2\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401564 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3_out\[3\] IR.vhd(36) " "Inferred latch for \"r3_out\[3\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401564 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3_out\[4\] IR.vhd(36) " "Inferred latch for \"r3_out\[4\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401564 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2_out\[0\] IR.vhd(36) " "Inferred latch for \"r2_out\[0\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401564 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2_out\[1\] IR.vhd(36) " "Inferred latch for \"r2_out\[1\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401564 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2_out\[2\] IR.vhd(36) " "Inferred latch for \"r2_out\[2\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401564 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2_out\[3\] IR.vhd(36) " "Inferred latch for \"r2_out\[3\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401564 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2_out\[4\] IR.vhd(36) " "Inferred latch for \"r2_out\[4\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401564 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1_out\[0\] IR.vhd(36) " "Inferred latch for \"r1_out\[0\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401564 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1_out\[1\] IR.vhd(36) " "Inferred latch for \"r1_out\[1\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401564 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1_out\[2\] IR.vhd(36) " "Inferred latch for \"r1_out\[2\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401565 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1_out\[3\] IR.vhd(36) " "Inferred latch for \"r1_out\[3\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401565 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1_out\[4\] IR.vhd(36) " "Inferred latch for \"r1_out\[4\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401565 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_out\[0\] IR.vhd(36) " "Inferred latch for \"op_out\[0\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401565 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_out\[1\] IR.vhd(36) " "Inferred latch for \"op_out\[1\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401565 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_out\[2\] IR.vhd(36) " "Inferred latch for \"op_out\[2\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401565 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_out\[3\] IR.vhd(36) " "Inferred latch for \"op_out\[3\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401565 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_out\[4\] IR.vhd(36) " "Inferred latch for \"op_out\[4\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401565 "|IR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_out\[5\] IR.vhd(36) " "Inferred latch for \"op_out\[5\]\" at IR.vhd(36)" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401565 "|IR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoryV2 memoryV2:MEM " "Elaborating entity \"memoryV2\" for hierarchy \"memoryV2:MEM\"" {  } { { "MultiCycle.vhd" "MEM" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541620401567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:PROGCOUNT " "Elaborating entity \"PC\" for hierarchy \"PC:PROGCOUNT\"" {  } { { "MultiCycle.vhd" "PROGCOUNT" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541620401585 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "addr_out PC.vhd(14) " "VHDL Process Statement warning at PC.vhd(14): inferring latch(es) for signal or variable \"addr_out\", which holds its previous value in one or more paths through the process" {  } { { "PC.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/PC.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1541620401586 "|MultiCycle|PC:PROGCOUNT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[0\] PC.vhd(14) " "Inferred latch for \"addr_out\[0\]\" at PC.vhd(14)" {  } { { "PC.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/PC.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401587 "|MultiCycle|PC:PROGCOUNT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[1\] PC.vhd(14) " "Inferred latch for \"addr_out\[1\]\" at PC.vhd(14)" {  } { { "PC.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/PC.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401587 "|MultiCycle|PC:PROGCOUNT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[2\] PC.vhd(14) " "Inferred latch for \"addr_out\[2\]\" at PC.vhd(14)" {  } { { "PC.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/PC.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401587 "|MultiCycle|PC:PROGCOUNT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[3\] PC.vhd(14) " "Inferred latch for \"addr_out\[3\]\" at PC.vhd(14)" {  } { { "PC.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/PC.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401587 "|MultiCycle|PC:PROGCOUNT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[4\] PC.vhd(14) " "Inferred latch for \"addr_out\[4\]\" at PC.vhd(14)" {  } { { "PC.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/PC.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401587 "|MultiCycle|PC:PROGCOUNT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[5\] PC.vhd(14) " "Inferred latch for \"addr_out\[5\]\" at PC.vhd(14)" {  } { { "PC.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/PC.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401587 "|MultiCycle|PC:PROGCOUNT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[6\] PC.vhd(14) " "Inferred latch for \"addr_out\[6\]\" at PC.vhd(14)" {  } { { "PC.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/PC.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401587 "|MultiCycle|PC:PROGCOUNT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[7\] PC.vhd(14) " "Inferred latch for \"addr_out\[7\]\" at PC.vhd(14)" {  } { { "PC.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/PC.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401587 "|MultiCycle|PC:PROGCOUNT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[8\] PC.vhd(14) " "Inferred latch for \"addr_out\[8\]\" at PC.vhd(14)" {  } { { "PC.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/PC.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401587 "|MultiCycle|PC:PROGCOUNT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[9\] PC.vhd(14) " "Inferred latch for \"addr_out\[9\]\" at PC.vhd(14)" {  } { { "PC.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/PC.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401587 "|MultiCycle|PC:PROGCOUNT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[10\] PC.vhd(14) " "Inferred latch for \"addr_out\[10\]\" at PC.vhd(14)" {  } { { "PC.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/PC.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401587 "|MultiCycle|PC:PROGCOUNT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[11\] PC.vhd(14) " "Inferred latch for \"addr_out\[11\]\" at PC.vhd(14)" {  } { { "PC.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/PC.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401587 "|MultiCycle|PC:PROGCOUNT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[12\] PC.vhd(14) " "Inferred latch for \"addr_out\[12\]\" at PC.vhd(14)" {  } { { "PC.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/PC.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401587 "|MultiCycle|PC:PROGCOUNT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[13\] PC.vhd(14) " "Inferred latch for \"addr_out\[13\]\" at PC.vhd(14)" {  } { { "PC.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/PC.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401587 "|MultiCycle|PC:PROGCOUNT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[14\] PC.vhd(14) " "Inferred latch for \"addr_out\[14\]\" at PC.vhd(14)" {  } { { "PC.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/PC.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401587 "|MultiCycle|PC:PROGCOUNT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[15\] PC.vhd(14) " "Inferred latch for \"addr_out\[15\]\" at PC.vhd(14)" {  } { { "PC.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/PC.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401587 "|MultiCycle|PC:PROGCOUNT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[16\] PC.vhd(14) " "Inferred latch for \"addr_out\[16\]\" at PC.vhd(14)" {  } { { "PC.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/PC.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401588 "|MultiCycle|PC:PROGCOUNT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[17\] PC.vhd(14) " "Inferred latch for \"addr_out\[17\]\" at PC.vhd(14)" {  } { { "PC.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/PC.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401588 "|MultiCycle|PC:PROGCOUNT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[18\] PC.vhd(14) " "Inferred latch for \"addr_out\[18\]\" at PC.vhd(14)" {  } { { "PC.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/PC.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401588 "|MultiCycle|PC:PROGCOUNT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[19\] PC.vhd(14) " "Inferred latch for \"addr_out\[19\]\" at PC.vhd(14)" {  } { { "PC.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/PC.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401588 "|MultiCycle|PC:PROGCOUNT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[20\] PC.vhd(14) " "Inferred latch for \"addr_out\[20\]\" at PC.vhd(14)" {  } { { "PC.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/PC.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401588 "|MultiCycle|PC:PROGCOUNT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[21\] PC.vhd(14) " "Inferred latch for \"addr_out\[21\]\" at PC.vhd(14)" {  } { { "PC.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/PC.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401588 "|MultiCycle|PC:PROGCOUNT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[22\] PC.vhd(14) " "Inferred latch for \"addr_out\[22\]\" at PC.vhd(14)" {  } { { "PC.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/PC.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401588 "|MultiCycle|PC:PROGCOUNT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[23\] PC.vhd(14) " "Inferred latch for \"addr_out\[23\]\" at PC.vhd(14)" {  } { { "PC.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/PC.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401588 "|MultiCycle|PC:PROGCOUNT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[24\] PC.vhd(14) " "Inferred latch for \"addr_out\[24\]\" at PC.vhd(14)" {  } { { "PC.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/PC.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401588 "|MultiCycle|PC:PROGCOUNT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[25\] PC.vhd(14) " "Inferred latch for \"addr_out\[25\]\" at PC.vhd(14)" {  } { { "PC.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/PC.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401588 "|MultiCycle|PC:PROGCOUNT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[26\] PC.vhd(14) " "Inferred latch for \"addr_out\[26\]\" at PC.vhd(14)" {  } { { "PC.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/PC.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401588 "|MultiCycle|PC:PROGCOUNT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[27\] PC.vhd(14) " "Inferred latch for \"addr_out\[27\]\" at PC.vhd(14)" {  } { { "PC.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/PC.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401588 "|MultiCycle|PC:PROGCOUNT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[28\] PC.vhd(14) " "Inferred latch for \"addr_out\[28\]\" at PC.vhd(14)" {  } { { "PC.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/PC.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401588 "|MultiCycle|PC:PROGCOUNT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[29\] PC.vhd(14) " "Inferred latch for \"addr_out\[29\]\" at PC.vhd(14)" {  } { { "PC.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/PC.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401589 "|MultiCycle|PC:PROGCOUNT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[30\] PC.vhd(14) " "Inferred latch for \"addr_out\[30\]\" at PC.vhd(14)" {  } { { "PC.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/PC.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401589 "|MultiCycle|PC:PROGCOUNT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[31\] PC.vhd(14) " "Inferred latch for \"addr_out\[31\]\" at PC.vhd(14)" {  } { { "PC.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/PC.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401589 "|MultiCycle|PC:PROGCOUNT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit controlUnit:CONTROLU " "Elaborating entity \"controlUnit\" for hierarchy \"controlUnit:CONTROLU\"" {  } { { "MultiCycle.vhd" "CONTROLU" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541620401590 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nxt_st controlUnit.vhd(75) " "VHDL Process Statement warning at controlUnit.vhd(75): signal \"nxt_st\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlUnit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/controlUnit.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1541620401592 "|MultiCycle|controlUnit:CONTROLU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IorD controlUnit.vhd(30) " "VHDL Process Statement warning at controlUnit.vhd(30): inferring latch(es) for signal or variable \"IorD\", which holds its previous value in one or more paths through the process" {  } { { "controlUnit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1541620401592 "|MultiCycle|controlUnit:CONTROLU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MemRd controlUnit.vhd(30) " "VHDL Process Statement warning at controlUnit.vhd(30): inferring latch(es) for signal or variable \"MemRd\", which holds its previous value in one or more paths through the process" {  } { { "controlUnit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1541620401592 "|MultiCycle|controlUnit:CONTROLU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALUsrcA controlUnit.vhd(30) " "VHDL Process Statement warning at controlUnit.vhd(30): inferring latch(es) for signal or variable \"ALUsrcA\", which holds its previous value in one or more paths through the process" {  } { { "controlUnit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1541620401592 "|MultiCycle|controlUnit:CONTROLU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALUsrcB controlUnit.vhd(30) " "VHDL Process Statement warning at controlUnit.vhd(30): inferring latch(es) for signal or variable \"ALUsrcB\", which holds its previous value in one or more paths through the process" {  } { { "controlUnit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1541620401592 "|MultiCycle|controlUnit:CONTROLU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALUop controlUnit.vhd(30) " "VHDL Process Statement warning at controlUnit.vhd(30): inferring latch(es) for signal or variable \"ALUop\", which holds its previous value in one or more paths through the process" {  } { { "controlUnit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1541620401592 "|MultiCycle|controlUnit:CONTROLU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PCsrc controlUnit.vhd(30) " "VHDL Process Statement warning at controlUnit.vhd(30): inferring latch(es) for signal or variable \"PCsrc\", which holds its previous value in one or more paths through the process" {  } { { "controlUnit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1541620401592 "|MultiCycle|controlUnit:CONTROLU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IRwr controlUnit.vhd(30) " "VHDL Process Statement warning at controlUnit.vhd(30): inferring latch(es) for signal or variable \"IRwr\", which holds its previous value in one or more paths through the process" {  } { { "controlUnit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1541620401592 "|MultiCycle|controlUnit:CONTROLU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PCwr controlUnit.vhd(30) " "VHDL Process Statement warning at controlUnit.vhd(30): inferring latch(es) for signal or variable \"PCwr\", which holds its previous value in one or more paths through the process" {  } { { "controlUnit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1541620401592 "|MultiCycle|controlUnit:CONTROLU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PCwrCond controlUnit.vhd(30) " "VHDL Process Statement warning at controlUnit.vhd(30): inferring latch(es) for signal or variable \"PCwrCond\", which holds its previous value in one or more paths through the process" {  } { { "controlUnit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1541620401592 "|MultiCycle|controlUnit:CONTROLU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RegWr controlUnit.vhd(30) " "VHDL Process Statement warning at controlUnit.vhd(30): inferring latch(es) for signal or variable \"RegWr\", which holds its previous value in one or more paths through the process" {  } { { "controlUnit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1541620401592 "|MultiCycle|controlUnit:CONTROLU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RegDst controlUnit.vhd(30) " "VHDL Process Statement warning at controlUnit.vhd(30): inferring latch(es) for signal or variable \"RegDst\", which holds its previous value in one or more paths through the process" {  } { { "controlUnit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1541620401592 "|MultiCycle|controlUnit:CONTROLU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MemWr controlUnit.vhd(30) " "VHDL Process Statement warning at controlUnit.vhd(30): inferring latch(es) for signal or variable \"MemWr\", which holds its previous value in one or more paths through the process" {  } { { "controlUnit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1541620401592 "|MultiCycle|controlUnit:CONTROLU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MemtoReg controlUnit.vhd(30) " "VHDL Process Statement warning at controlUnit.vhd(30): inferring latch(es) for signal or variable \"MemtoReg\", which holds its previous value in one or more paths through the process" {  } { { "controlUnit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1541620401592 "|MultiCycle|controlUnit:CONTROLU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "NextSt controlUnit.vhd(30) " "VHDL Process Statement warning at controlUnit.vhd(30): inferring latch(es) for signal or variable \"NextSt\", which holds its previous value in one or more paths through the process" {  } { { "controlUnit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1541620401592 "|MultiCycle|controlUnit:CONTROLU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "nxt_st controlUnit.vhd(30) " "VHDL Process Statement warning at controlUnit.vhd(30): inferring latch(es) for signal or variable \"nxt_st\", which holds its previous value in one or more paths through the process" {  } { { "controlUnit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1541620401593 "|MultiCycle|controlUnit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_st\[0\] controlUnit.vhd(30) " "Inferred latch for \"nxt_st\[0\]\" at controlUnit.vhd(30)" {  } { { "controlUnit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401593 "|MultiCycle|controlUnit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_st\[1\] controlUnit.vhd(30) " "Inferred latch for \"nxt_st\[1\]\" at controlUnit.vhd(30)" {  } { { "controlUnit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401593 "|MultiCycle|controlUnit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_st\[2\] controlUnit.vhd(30) " "Inferred latch for \"nxt_st\[2\]\" at controlUnit.vhd(30)" {  } { { "controlUnit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401593 "|MultiCycle|controlUnit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_st\[3\] controlUnit.vhd(30) " "Inferred latch for \"nxt_st\[3\]\" at controlUnit.vhd(30)" {  } { { "controlUnit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401593 "|MultiCycle|controlUnit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NextSt\[0\] controlUnit.vhd(30) " "Inferred latch for \"NextSt\[0\]\" at controlUnit.vhd(30)" {  } { { "controlUnit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401593 "|MultiCycle|controlUnit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NextSt\[1\] controlUnit.vhd(30) " "Inferred latch for \"NextSt\[1\]\" at controlUnit.vhd(30)" {  } { { "controlUnit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401593 "|MultiCycle|controlUnit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NextSt\[2\] controlUnit.vhd(30) " "Inferred latch for \"NextSt\[2\]\" at controlUnit.vhd(30)" {  } { { "controlUnit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401593 "|MultiCycle|controlUnit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NextSt\[3\] controlUnit.vhd(30) " "Inferred latch for \"NextSt\[3\]\" at controlUnit.vhd(30)" {  } { { "controlUnit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401593 "|MultiCycle|controlUnit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemtoReg controlUnit.vhd(30) " "Inferred latch for \"MemtoReg\" at controlUnit.vhd(30)" {  } { { "controlUnit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401593 "|MultiCycle|controlUnit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemWr controlUnit.vhd(30) " "Inferred latch for \"MemWr\" at controlUnit.vhd(30)" {  } { { "controlUnit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401593 "|MultiCycle|controlUnit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegDst controlUnit.vhd(30) " "Inferred latch for \"RegDst\" at controlUnit.vhd(30)" {  } { { "controlUnit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401593 "|MultiCycle|controlUnit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegWr controlUnit.vhd(30) " "Inferred latch for \"RegWr\" at controlUnit.vhd(30)" {  } { { "controlUnit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401593 "|MultiCycle|controlUnit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCwrCond controlUnit.vhd(30) " "Inferred latch for \"PCwrCond\" at controlUnit.vhd(30)" {  } { { "controlUnit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401593 "|MultiCycle|controlUnit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCwr controlUnit.vhd(30) " "Inferred latch for \"PCwr\" at controlUnit.vhd(30)" {  } { { "controlUnit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401593 "|MultiCycle|controlUnit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRwr controlUnit.vhd(30) " "Inferred latch for \"IRwr\" at controlUnit.vhd(30)" {  } { { "controlUnit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401593 "|MultiCycle|controlUnit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCsrc\[0\] controlUnit.vhd(30) " "Inferred latch for \"PCsrc\[0\]\" at controlUnit.vhd(30)" {  } { { "controlUnit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401593 "|MultiCycle|controlUnit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCsrc\[1\] controlUnit.vhd(30) " "Inferred latch for \"PCsrc\[1\]\" at controlUnit.vhd(30)" {  } { { "controlUnit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401594 "|MultiCycle|controlUnit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUop\[0\] controlUnit.vhd(30) " "Inferred latch for \"ALUop\[0\]\" at controlUnit.vhd(30)" {  } { { "controlUnit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401594 "|MultiCycle|controlUnit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUop\[1\] controlUnit.vhd(30) " "Inferred latch for \"ALUop\[1\]\" at controlUnit.vhd(30)" {  } { { "controlUnit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401594 "|MultiCycle|controlUnit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUsrcB\[0\] controlUnit.vhd(30) " "Inferred latch for \"ALUsrcB\[0\]\" at controlUnit.vhd(30)" {  } { { "controlUnit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401594 "|MultiCycle|controlUnit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUsrcB\[1\] controlUnit.vhd(30) " "Inferred latch for \"ALUsrcB\[1\]\" at controlUnit.vhd(30)" {  } { { "controlUnit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401594 "|MultiCycle|controlUnit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUsrcA controlUnit.vhd(30) " "Inferred latch for \"ALUsrcA\" at controlUnit.vhd(30)" {  } { { "controlUnit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401594 "|MultiCycle|controlUnit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemRd controlUnit.vhd(30) " "Inferred latch for \"MemRd\" at controlUnit.vhd(30)" {  } { { "controlUnit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401594 "|MultiCycle|controlUnit:CONTROLU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IorD controlUnit.vhd(30) " "Inferred latch for \"IorD\" at controlUnit.vhd(30)" {  } { { "controlUnit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/controlUnit.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541620401594 "|MultiCycle|controlUnit:CONTROLU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUControl ALUControl:ALUCONTRL " "Elaborating entity \"ALUControl\" for hierarchy \"ALUControl:ALUCONTRL\"" {  } { { "MultiCycle.vhd" "ALUCONTRL" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541620401596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NewState NewState:NEWST " "Elaborating entity \"NewState\" for hierarchy \"NewState:NEWST\"" {  } { { "MultiCycle.vhd" "NEWST" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541620401598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32bit reg32bit:MDR " "Elaborating entity \"reg32bit\" for hierarchy \"reg32bit:MDR\"" {  } { { "MultiCycle.vhd" "MDR" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541620401600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtend SignExtend:SNGEXT " "Elaborating entity \"SignExtend\" for hierarchy \"SignExtend:SNGEXT\"" {  } { { "MultiCycle.vhd" "SNGEXT" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541620401605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftLeft2_1 ShiftLeft2_1:UPSLF " "Elaborating entity \"ShiftLeft2_1\" for hierarchy \"ShiftLeft2_1:UPSLF\"" {  } { { "MultiCycle.vhd" "UPSLF" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541620401608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftLeft2_2 ShiftLeft2_2:DOWNSLF " "Elaborating entity \"ShiftLeft2_2\" for hierarchy \"ShiftLeft2_2:DOWNSLF\"" {  } { { "MultiCycle.vhd" "DOWNSLF" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541620401610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3jump mux3jump:JUMPMUX " "Elaborating entity \"mux3jump\" for hierarchy \"mux3jump:JUMPMUX\"" {  } { { "MultiCycle.vhd" "JUMPMUX" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541620401612 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a mux3jump.vhd(20) " "VHDL Process Statement warning at mux3jump.vhd(20): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux3jump.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/mux3jump.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1541620401613 "|MultiCycle|mux3jump:JUMPMUX"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b mux3jump.vhd(22) " "VHDL Process Statement warning at mux3jump.vhd(22): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux3jump.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/mux3jump.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1541620401613 "|MultiCycle|mux3jump:JUMPMUX"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c mux3jump.vhd(24) " "VHDL Process Statement warning at mux3jump.vhd(24): signal \"c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux3jump.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/mux3jump.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1541620401613 "|MultiCycle|mux3jump:JUMPMUX"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "registerFile:REGFILE\|MEM " "RAM logic \"registerFile:REGFILE\|MEM\" is uninferred due to inappropriate RAM size" {  } { { "registerFile.vhd" "MEM" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/registerFile.vhd" 24 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1541620401813 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "memoryV2:MEM\|MEM " "RAM logic \"memoryV2:MEM\|MEM\" is uninferred due to inappropriate RAM size" {  } { { "memoryV2.vhd" "MEM" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/memoryV2.vhd" 19 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1541620401813 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1541620401813 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "IR:INSTREG\|jump_out\[16\] IR:INSTREG\|r2_out\[0\] " "Duplicate LATCH primitive \"IR:INSTREG\|jump_out\[16\]\" merged with LATCH primitive \"IR:INSTREG\|r2_out\[0\]\"" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541620402569 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "IR:INSTREG\|jump_out\[5\] IR:INSTREG\|r2_out\[0\] " "Duplicate LATCH primitive \"IR:INSTREG\|jump_out\[5\]\" merged with LATCH primitive \"IR:INSTREG\|r2_out\[0\]\"" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541620402569 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "IR:INSTREG\|imm_out\[5\] IR:INSTREG\|r2_out\[0\] " "Duplicate LATCH primitive \"IR:INSTREG\|imm_out\[5\]\" merged with LATCH primitive \"IR:INSTREG\|r2_out\[0\]\"" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541620402569 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "IR:INSTREG\|jump_out\[12\] IR:INSTREG\|r2_out\[0\] " "Duplicate LATCH primitive \"IR:INSTREG\|jump_out\[12\]\" merged with LATCH primitive \"IR:INSTREG\|r2_out\[0\]\"" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541620402569 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "IR:INSTREG\|imm_out\[12\] IR:INSTREG\|r2_out\[0\] " "Duplicate LATCH primitive \"IR:INSTREG\|imm_out\[12\]\" merged with LATCH primitive \"IR:INSTREG\|r2_out\[0\]\"" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541620402569 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "IR:INSTREG\|r3_out\[1\] IR:INSTREG\|r2_out\[0\] " "Duplicate LATCH primitive \"IR:INSTREG\|r3_out\[1\]\" merged with LATCH primitive \"IR:INSTREG\|r2_out\[0\]\"" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541620402569 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "IR:INSTREG\|r1_out\[1\] IR:INSTREG\|jump_out\[22\] " "Duplicate LATCH primitive \"IR:INSTREG\|r1_out\[1\]\" merged with LATCH primitive \"IR:INSTREG\|jump_out\[22\]\"" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541620402569 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "IR:INSTREG\|op_out\[0\] IR:INSTREG\|jump_out\[22\] " "Duplicate LATCH primitive \"IR:INSTREG\|op_out\[0\]\" merged with LATCH primitive \"IR:INSTREG\|jump_out\[22\]\"" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541620402569 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "IR:INSTREG\|op_out\[1\] IR:INSTREG\|jump_out\[22\] " "Duplicate LATCH primitive \"IR:INSTREG\|op_out\[1\]\" merged with LATCH primitive \"IR:INSTREG\|jump_out\[22\]\"" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541620402569 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "IR:INSTREG\|op_out\[5\] IR:INSTREG\|jump_out\[22\] " "Duplicate LATCH primitive \"IR:INSTREG\|op_out\[5\]\" merged with LATCH primitive \"IR:INSTREG\|jump_out\[22\]\"" {  } { { "IR.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/IR.vhd" 36 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541620402569 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "controlUnit:CONTROLU\|nxt_st\[3\] controlUnit:CONTROLU\|nxt_st\[0\] " "Duplicate LATCH primitive \"controlUnit:CONTROLU\|nxt_st\[3\]\" merged with LATCH primitive \"controlUnit:CONTROLU\|nxt_st\[0\]\"" {  } { { "controlUnit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/controlUnit.vhd" 30 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541620402569 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "controlUnit:CONTROLU\|nxt_st\[2\] controlUnit:CONTROLU\|nxt_st\[1\] " "Duplicate LATCH primitive \"controlUnit:CONTROLU\|nxt_st\[2\]\" merged with LATCH primitive \"controlUnit:CONTROLU\|nxt_st\[1\]\"" {  } { { "controlUnit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/controlUnit.vhd" 30 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541620402569 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1541620402569 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlUnit:CONTROLU\|NextSt\[0\] " "Latch controlUnit:CONTROLU\|NextSt\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA NewState:NEWST\|CS\[1\] " "Ports D and ENA on the latch are fed by the same signal NewState:NEWST\|CS\[1\]" {  } { { "NewState.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/NewState.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1541620402571 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE NewState:NEWST\|CS\[1\] " "Ports ENA and PRE on the latch are fed by the same signal NewState:NEWST\|CS\[1\]" {  } { { "NewState.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/NewState.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1541620402571 ""}  } { { "controlUnit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/controlUnit.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1541620402571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlUnit:CONTROLU\|NextSt\[1\] " "Latch controlUnit:CONTROLU\|NextSt\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA NewState:NEWST\|CS\[1\] " "Ports D and ENA on the latch are fed by the same signal NewState:NEWST\|CS\[1\]" {  } { { "NewState.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/NewState.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1541620402571 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR NewState:NEWST\|CS\[1\] " "Ports ENA and CLR on the latch are fed by the same signal NewState:NEWST\|CS\[1\]" {  } { { "NewState.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/NewState.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1541620402571 ""}  } { { "controlUnit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/controlUnit.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1541620402571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlUnit:CONTROLU\|NextSt\[2\] " "Latch controlUnit:CONTROLU\|NextSt\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA NewState:NEWST\|CS\[1\] " "Ports D and ENA on the latch are fed by the same signal NewState:NEWST\|CS\[1\]" {  } { { "NewState.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/NewState.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1541620402571 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR NewState:NEWST\|CS\[1\] " "Ports ENA and CLR on the latch are fed by the same signal NewState:NEWST\|CS\[1\]" {  } { { "NewState.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/NewState.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1541620402571 ""}  } { { "controlUnit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/controlUnit.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1541620402571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlUnit:CONTROLU\|NextSt\[3\] " "Latch controlUnit:CONTROLU\|NextSt\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA NewState:NEWST\|CS\[1\] " "Ports D and ENA on the latch are fed by the same signal NewState:NEWST\|CS\[1\]" {  } { { "NewState.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/NewState.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1541620402572 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR NewState:NEWST\|CS\[1\] " "Ports ENA and CLR on the latch are fed by the same signal NewState:NEWST\|CS\[1\]" {  } { { "NewState.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/NewState.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1541620402572 ""}  } { { "controlUnit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/controlUnit.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1541620402572 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "controlUnit:CONTROLU\|NextSt\[2\] controlUnit:CONTROLU\|NextSt\[1\] " "Duplicate LATCH primitive \"controlUnit:CONTROLU\|NextSt\[2\]\" merged with LATCH primitive \"controlUnit:CONTROLU\|NextSt\[1\]\"" {  } { { "controlUnit.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/controlUnit.vhd" 30 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541620402635 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1541620402635 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "wrReg\[2\] GND " "Pin \"wrReg\[2\]\" is stuck at GND" {  } { { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541620402648 "|MultiCycle|wrReg[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wrReg\[3\] GND " "Pin \"wrReg\[3\]\" is stuck at GND" {  } { { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541620402648 "|MultiCycle|wrReg[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wrReg\[4\] GND " "Pin \"wrReg\[4\]\" is stuck at GND" {  } { { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541620402648 "|MultiCycle|wrReg[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sts\[3\] GND " "Pin \"sts\[3\]\" is stuck at GND" {  } { { "MultiCycle.vhd" "" { Text "D:/Miscelanea/Documentos/MultiCycle_Lab/MultiCycle.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541620402648 "|MultiCycle|sts[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1541620402648 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "192 " "192 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1541620402710 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1541620402877 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541620402877 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "486 " "Implemented 486 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "33 " "Implemented 33 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1541620402950 ""} { "Info" "ICUT_CUT_TM_OPINS" "105 " "Implemented 105 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1541620402950 ""} { "Info" "ICUT_CUT_TM_LCELLS" "348 " "Implemented 348 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1541620402950 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1541620402950 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 67 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 67 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4655 " "Peak virtual memory: 4655 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1541620402976 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 07 14:53:22 2018 " "Processing ended: Wed Nov 07 14:53:22 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1541620402976 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1541620402976 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1541620402976 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1541620402976 ""}
