Determining the location of the ModelSim executable...

Using: C:/intelFPGA/19.1/modelsim_ase/win32aloem

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both Questa Intel FPGA Edition and ModelSim executables are available, Questa Intel FPGA Edition will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off contador -c contador --vector_source="C:/Users/16885592/Desktop/contador/Waveform.vwf" --testbench_file="C:/Users/16885592/Desktop/contador/simulation/qsim/Waveform.vwf.vt"

TBBmalloc: skip allocation functions replacement in ucrtbase.dll: unknown prologue for function _msize

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
    Info: Copyright (C) 2025  Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Altera and sold by Altera or its authorized distributors.  Please
    Info: refer to the Altera Software License Subscription Agreements 
    Info: on the Quartus Prime software download page.
    Info: Processing started: Thu Sep 18 14:30:59 2025
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off contador -c contador --vector_source=C:/Users/16885592/Desktop/contador/Waveform.vwf --testbench_file=C:/Users/16885592/Desktop/contador/simulation/qsim/Waveform.vwf.vt
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

Completed successfully. 

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="C:/Users/16885592/Desktop/contador/simulation/qsim/" contador -c contador

TBBmalloc: skip allocation functions replacement in ucrtbase.dll: unknown prologue for function _msize

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
    Info: Copyright (C) 2025  Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Altera and sold by Altera or its authorized distributors.  Please
    Info: refer to the Altera Software License Subscription Agreements 
    Info: on the Quartus Prime software download page.
    Info: Processing started: Thu Sep 18 14:31:00 2025
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=C:/Users/16885592/Desktop/contador/simulation/qsim/ contador -c contador
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file contador.vo in folder "C:/Users/16885592/Desktop/contador/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4677 megabytes
    Info: Processing ended: Thu Sep 18 14:31:00 2025
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00

Completed successfully. 

**** Generating the ModelSim .do script ****

C:/Users/16885592/Desktop/contador/simulation/qsim/contador.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

C:/intelFPGA/19.1/modelsim_ase/win32aloem/vsim -c -do contador.do

Reading C:/intelFPGA/19.1/modelsim_ase/tcl/vsim/pref.tcl


# 10.5b


# do contador.do

# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016

# Start time: 14:31:02 on Sep 18,2025
# vlog -work work contador.vo 

# -- Compiling module contador

# -- Compiling module hard_block

# 

# Top level modules:
# 	contador

# End time: 14:31:02 on Sep 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016

# Start time: 14:31:02 on Sep 18,2025
# vlog -work work Waveform.vwf.vt 

# -- Compiling module contador_vlg_vec_tst

# 
# Top level modules:
# 	contador_vlg_vec_tst

# End time: 14:31:02 on Sep 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# vsim -novopt -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.contador_vlg_vec_tst 
# Start time: 14:31:03 on Sep 18,2025
# Loading work.contador_vlg_vec_tst
# Loading work.contador
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading altera_ver.PRIM_GDFF_LOW

# after#24

# ** Note: $finish    : Waveform.vwf.vt(45)
#    Time: 100 us  Iteration: 0  Instance: /contador_vlg_vec_tst

# End time: 14:31:03 on Sep 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading C:/Users/16885592/Desktop/contador/Waveform.vwf...

Reading C:/Users/16885592/Desktop/contador/simulation/qsim/contador.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to C:/Users/16885592/Desktop/contador/simulation/qsim/contador_20250918143103.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.