{"vcs1":{"timestamp_begin":1739967780.293903479, "rt":4.40, "ut":4.15, "st":0.19}}
{"vcselab":{"timestamp_begin":1739967784.781270175, "rt":0.27, "ut":0.17, "st":0.09}}
{"link":{"timestamp_begin":1739967785.105766644, "rt":0.23, "ut":0.11, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739967779.995908475}
{"VCS_COMP_START_TIME": 1739967779.995908475}
{"VCS_COMP_END_TIME": 1739967785.411099316}
{"VCS_USER_OPTIONS": "-sverilog -ntb_opts uvm -timescale=1ns/1ns top.sv -o sim"}
{"vcs1": {"peak_mem": 287964}}
{"vcselab": {"peak_mem": 150352}}
