# Reading D:/modelsim/modeltech/tcl/vsim/pref.tcl
# do run.do run_test.bat 40 0 929212390 run_test1gui.bat
# 1
# Model Technology ModelSim Microsemi vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 18:50:24 on Apr 24,2023
# vlog -reportprogress 300 -sv -timescale 1ps/1ps -work work -f sources.txt 
# -- Compiling package instr_register_pkg
# -- Compiling module instr_register
# -- Importing package instr_register_pkg
# -- Compiling module instr_register_test
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 18:50:24 on Apr 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -quiet -nocoverage "+notimingchecks" "+nowarnTSCALE" -sva top -G/top/test/testName=run_test1gui.bat -G/top/test/seed=929212390 -G/top/test/Number_of_Transaction=40 -G/top/test/RND_CASE=0 
# Start time: 18:50:24 on Apr 24,2023
# //  ModelSim Microsemi 10.5c Jul 21 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim Microsemi and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# ** Error: (vsim-1) Unable to checkout verification license - testbench generation feature (randomize, randcase, randsequence, covergroup) is only supported with QuestaSim.
#    Time: 0 ns  Iteration: 0  Instance: /top File: ../../TSClab5/lab01_testbench-interface/top.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run.do PAUSED at line 24
# End time: 19:15:54 on Apr 24,2023, Elapsed time: 0:25:30
# Errors: 1, Warnings: 0
