#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sun Aug 17 00:34:08 2025
# Process ID: 11492
# Current directory: C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent27056 C:\Users\Lenovo\Desktop\JYD\FPU\vivado_project\FPU1.xpr
# Log file: C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/vivado.log
# Journal file: C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project\vivado.jou
# Running On: LAPTOP-698P012S, OS: Windows, CPU Frequency: 2419 MHz, CPU Physical cores: 24, Host memory: 16961 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'E:/FPU/vivado_project' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1582.098 ; gain = 381.051
update_compile_order -fileset sources_1
close [ open C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.srcs/sources_1/new/FPU.sv w ]
add_files C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.srcs/sources_1/new/FPU.sv
update_compile_order -fileset sources_1
close [ open C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.srcs/sources_1/new/decode.sv w ]
add_files C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.srcs/sources_1/new/decode.sv
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.srcs/sim_1/new/tb_decode.sv w ]
add_files -fileset sim_1 C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.srcs/sim_1/new/tb_decode.sv
update_compile_order -fileset sim_1
set_property top tb_decode [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property top decode [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_decode'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-12490] The selected simulation model for 'fadd_double' IP changed to 'rtl' from '', the simulation run directory will be deleted.
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_decode' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_decode_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.srcs/sources_1/new/decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
ERROR: [VRFC 10-2989] 'fsqnj' is not declared [C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.srcs/sources_1/new/decode.sv:108]
ERROR: [VRFC 10-8530] module 'decode' is ignored due to previous errors [C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.srcs/sources_1/new/decode.sv:23]
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1690.164 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_decode'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_decode' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_decode_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.srcs/sources_1/new/decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.srcs/sim_1/new/tb_decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_decode_behav xil_defaultlib.tb_decode xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_decode_behav xil_defaultlib.tb_decode xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2989] 'fcvt' is not declared [C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.srcs/sources_1/new/decode.sv:120]
ERROR: [VRFC 10-2989] 'fcvt' is not declared [C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.srcs/sources_1/new/decode.sv:121]
ERROR: [VRFC 10-2989] 'fmv' is not declared [C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.srcs/sources_1/new/decode.sv:148]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1690.164 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_decode'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_decode' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_decode_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.srcs/sources_1/new/decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.srcs/sim_1/new/tb_decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_decode
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_decode_behav xil_defaultlib.tb_decode xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_decode_behav xil_defaultlib.tb_decode xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.tb_decode
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_decode_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1690.164 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_decode_behav -key {Behavioral:sim_1:Functional:tb_decode} -tclbatch {tb_decode.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_decode.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
flw: fload=1, imm=001, rs1= 0, rd= 0, inst= x, inst_ideal= 0, error=0
fsw: fstore=1, imm=003, rs1= 0, rs2= 0, inst= x, inst_ideal= 0, error=0
fadd.s: inst= 1, inst_ideal= 1, rs1= 1, rs2= 2, rd= 4, error=0
fsub.s: inst= 2, inst_ideal= 2, rs1= 1, rs2= 2, rd= 5, error=0
fmul.s: inst= 3, inst_ideal= 3, rs1= 1, rs2= 2, rd= 6, error=0
fdiv.s: inst= 4, inst_ideal= 4, rs1= 1, rs2= 2, rd= 7, error=0
fsqrt.s: inst= 5, inst_ideal= 5, rs1= 1, rd= 8, error=0
fsgnj.s: inst=20, inst_ideal=20, rs1= 1, rs2= 2, rd= 9, error=0
fsgnjn.s: inst=21, inst_ideal=21, rs1= 1, rs2= 2, rd=10, error=0
fsgnjx.s: inst=22, inst_ideal=22, rs1= 1, rs2= 2, rd=11, error=0
fmin.s: inst=23, inst_ideal=23, rs1= 1, rs2= 2, rd=12, error=0
fmax.s: inst=24, inst_ideal=24, rs1= 1, rs2= 2, rd=13, error=0
fcvt.s.w: inst=12, inst_ideal=10, rs1= 1, rd=14, error=0
fcvt.s.wu: inst=13, inst_ideal=11, rs1= 1, rd=15, error=0
fcvt.w.s: inst=10, inst_ideal=12, rs1= 1, rd=16, error=0
fcvt.wu.s: inst=11, inst_ideal=13, rs1= 1, rd=17, error=0
feq.s: inst=30, inst_ideal=30, rs1= 1, rs2= 2, rd=18, error=0
flt.s: inst=29, inst_ideal=29, rs1= 1, rs2= 2, rd=19, error=0
fle.s: inst=28, inst_ideal=28, rs1= 1, rs2= 2, rd=20, error=0
fclass.s: inst=25, inst_ideal=25, rs1= 1, rd=21, error=0
fmv.x.w: inst=26, inst_ideal=26, rs1= 1, rd=22, error=0
fmv.w.x: inst=27, inst_ideal=27, rs1= 1, rd=23, error=0
fmadd.s: inst=27, inst_ideal= 6, rs1= 0, rs2= 0, rs3= 0, rd= 0, error=0
fmsub.s: inst=27, inst_ideal= 7, rs1= 0, rs2= 0, rs3= 0, rd= 0, error=0
fnmadd.s: inst=27, inst_ideal= 8, rs1= 0, rs2= 0, rs3= 0, rd= 0, error=0
fnmsub.s: inst=27, inst_ideal= 9, rs1= 0, rs2= 0, rs3= 0, rd= 0, error=0
fadd.d: inst= 1, inst_ideal= 1, rs1= 1, rs2= 2, rd= 8, fmt=00, error=0
fsub.d: inst= 2, inst_ideal= 2, rs1= 1, rs2= 2, rd= 9, fmt=00, error=0
fmul.d: inst= 3, inst_ideal= 3, rs1= 1, rs2= 2, rd=10, fmt=00, error=0
fdiv.d: inst= 4, inst_ideal= 4, rs1= 1, rs2= 2, rd=11, fmt=00, error=0
fsqrt.d: inst= 5, inst_ideal= 5, rs1= 1, rd=12, fmt=00, error=0
fsgnj.d: inst=20, inst_ideal=20, rs1= 1, rs2= 2, rd=13, fmt=00, error=0
fsgnjn.d: inst=21, inst_ideal=21, rs1= 1, rs2= 2, rd=14, fmt=00, error=0
fsgnjx.d: inst=22, inst_ideal=22, rs1= 1, rs2= 2, rd=15, fmt=00, error=0
fmin.d: inst=23, inst_ideal=23, rs1= 1, rs2= 2, rd=16, fmt=00, error=0
fmax.d: inst=24, inst_ideal=24, rs1= 1, rs2= 2, rd=17, fmt=00, error=0
fcvt.d.s: inst=15, inst_ideal=15, rs1= 1, rd=18, fmt=00, error=0
fcvt.s.d: inst=14, inst_ideal=14, rs1= 1, rd=19, fmt=00, error=0
fcvt.w.d: inst=10, inst_ideal=18, rs1= 1, rd=20, fmt=00, error=0
fcvt.wu.d: inst=11, inst_ideal=19, rs1= 1, rd=21, fmt=00, error=0
fcvt.d.w: inst=11, inst_ideal=16, rs1= 1, rd=22, fmt=00, error=1
fcvt.d.wu: inst=11, inst_ideal=17, rs1= 1, rd=23, fmt=00, error=1
feq.d: inst=11, inst_ideal=30, rs1= 1, rs2= 2, rd=24, fmt=00, error=1
flt.d: inst=11, inst_ideal=29, rs1= 1, rs2= 2, rd=25, fmt=00, error=1
fle.d: inst=11, inst_ideal=28, rs1= 1, rs2= 2, rd=26, fmt=00, error=1
fclass.d: inst=11, inst_ideal=25, rs1= 1, rd=27, fmt=00, error=1
fmadd.d: inst=11, inst_ideal= 6, rs1= 0, rs2= 0, rs3= 0, rd= 0, fmt=00, error=0
fmsub.d: inst=11, inst_ideal= 7, rs1= 0, rs2= 0, rs3= 0, rd= 0, fmt=00, error=0
fnmadd.d: inst=11, inst_ideal= 8, rs1= 0, rs2= 0, rs3= 0, rd= 0, fmt=00, error=0
fnmsub.d: inst=11, inst_ideal= 9, rs1= 0, rs2= 0, rs3= 0, rd= 0, fmt=00, error=0
$finish called at time : 500 ns : File "C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.srcs/sim_1/new/tb_decode.sv" Line 296
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_decode_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 1862.039 ; gain = 171.875
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_decode'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_decode' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_decode_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.srcs/sources_1/new/decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.srcs/sim_1/new/tb_decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_decode
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_decode'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_decode_behav xil_defaultlib.tb_decode xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_decode_behav xil_defaultlib.tb_decode xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.tb_decode
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_decode_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
flw: fload=1, imm=001, rs1= 0, rd= 0, inst= x, inst_ideal= 0, error=0
fsw: fstore=1, imm=003, rs1= 0, rs2= 0, inst= x, inst_ideal= 0, error=0
fadd.s: inst= 1, inst_ideal= 1, rs1= 1, rs2= 2, rd= 4, error=0
fsub.s: inst= 2, inst_ideal= 2, rs1= 1, rs2= 2, rd= 5, error=0
fmul.s: inst= 3, inst_ideal= 3, rs1= 1, rs2= 2, rd= 6, error=0
fdiv.s: inst= 4, inst_ideal= 4, rs1= 1, rs2= 2, rd= 7, error=0
fsqrt.s: inst= 5, inst_ideal= 5, rs1= 1, rd= 8, error=0
fsgnj.s: inst=20, inst_ideal=20, rs1= 1, rs2= 2, rd= 9, error=0
fsgnjn.s: inst=21, inst_ideal=21, rs1= 1, rs2= 2, rd=10, error=0
fsgnjx.s: inst=22, inst_ideal=22, rs1= 1, rs2= 2, rd=11, error=0
fmin.s: inst=23, inst_ideal=23, rs1= 1, rs2= 2, rd=12, error=0
fmax.s: inst=24, inst_ideal=24, rs1= 1, rs2= 2, rd=13, error=0
fcvt.s.w: inst=12, inst_ideal=10, rs1= 1, rd=14, error=0
fcvt.s.wu: inst=13, inst_ideal=11, rs1= 1, rd=15, error=0
fcvt.w.s: inst=10, inst_ideal=12, rs1= 1, rd=16, error=0
fcvt.wu.s: inst=11, inst_ideal=13, rs1= 1, rd=17, error=0
feq.s: inst=30, inst_ideal=30, rs1= 1, rs2= 2, rd=18, error=0
flt.s: inst=29, inst_ideal=29, rs1= 1, rs2= 2, rd=19, error=0
fle.s: inst=28, inst_ideal=28, rs1= 1, rs2= 2, rd=20, error=0
fclass.s: inst=25, inst_ideal=25, rs1= 1, rd=21, error=0
fmv.x.w: inst=26, inst_ideal=26, rs1= 1, rd=22, error=0
fmv.w.x: inst=27, inst_ideal=27, rs1= 1, rd=23, error=0
fmadd.s: inst= 6, inst_ideal= 6, rs1= 1, rs2= 2, rs3= 0, rd= 4, error=0
fmsub.s: inst= 7, inst_ideal= 7, rs1= 1, rs2= 2, rs3= 0, rd= 4, error=0
fnmadd.s: inst= 8, inst_ideal= 8, rs1= 1, rs2= 2, rs3= 0, rd= 4, error=0
fnmsub.s: inst= 9, inst_ideal= 9, rs1= 1, rs2= 2, rs3= 0, rd= 4, error=0
fadd.d: inst= 1, inst_ideal= 1, rs1= 1, rs2= 2, rd= 8, fmt=00, error=0
fsub.d: inst= 2, inst_ideal= 2, rs1= 1, rs2= 2, rd= 9, fmt=00, error=0
fmul.d: inst= 3, inst_ideal= 3, rs1= 1, rs2= 2, rd=10, fmt=00, error=0
fdiv.d: inst= 4, inst_ideal= 4, rs1= 1, rs2= 2, rd=11, fmt=00, error=0
fsqrt.d: inst= 5, inst_ideal= 5, rs1= 1, rd=12, fmt=00, error=0
fsgnj.d: inst=20, inst_ideal=20, rs1= 1, rs2= 2, rd=13, fmt=00, error=0
fsgnjn.d: inst=21, inst_ideal=21, rs1= 1, rs2= 2, rd=14, fmt=00, error=0
fsgnjx.d: inst=22, inst_ideal=22, rs1= 1, rs2= 2, rd=15, fmt=00, error=0
fmin.d: inst=23, inst_ideal=23, rs1= 1, rs2= 2, rd=16, fmt=00, error=0
fmax.d: inst=24, inst_ideal=24, rs1= 1, rs2= 2, rd=17, fmt=00, error=0
fcvt.d.s: inst=15, inst_ideal=15, rs1= 1, rd=18, fmt=00, error=0
fcvt.s.d: inst=14, inst_ideal=14, rs1= 1, rd=19, fmt=00, error=0
fcvt.w.d: inst=10, inst_ideal=18, rs1= 1, rd=20, fmt=00, error=0
fcvt.wu.d: inst=11, inst_ideal=19, rs1= 1, rd=21, fmt=00, error=0
fcvt.d.w: inst=11, inst_ideal=16, rs1= 1, rd=22, fmt=00, error=1
fcvt.d.wu: inst=11, inst_ideal=17, rs1= 1, rd=23, fmt=00, error=1
feq.d: inst=11, inst_ideal=30, rs1= 1, rs2= 2, rd=24, fmt=00, error=1
flt.d: inst=11, inst_ideal=29, rs1= 1, rs2= 2, rd=25, fmt=00, error=1
fle.d: inst=11, inst_ideal=28, rs1= 1, rs2= 2, rd=26, fmt=00, error=1
fclass.d: inst=11, inst_ideal=25, rs1= 1, rd=27, fmt=00, error=1
fmadd.d: inst= 6, inst_ideal= 6, rs1= 1, rs2= 2, rs3= 0, rd= 8, fmt=01, error=0
fmsub.d: inst= 7, inst_ideal= 7, rs1= 1, rs2= 2, rs3= 0, rd= 8, fmt=01, error=0
fnmadd.d: inst= 8, inst_ideal= 8, rs1= 1, rs2= 2, rs3= 0, rd= 8, fmt=01, error=0
fnmsub.d: inst= 9, inst_ideal= 9, rs1= 1, rs2= 2, rs3= 0, rd= 8, fmt=01, error=0
$finish called at time : 500 ns : File "C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.srcs/sim_1/new/tb_decode.sv" Line 296
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2810.930 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_decode'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_decode_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.srcs/sources_1/new/decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.srcs/sim_1/new/tb_decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_decode
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_decode'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_decode_behav xil_defaultlib.tb_decode xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_decode_behav xil_defaultlib.tb_decode xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.tb_decode
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_decode_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
flw: fload=1, imm=001, rs1= 0, rd= 0, inst= 0, inst_ideal= 0, error=0
fsw: fstore=1, imm=003, rs1= 0, rs2= 0, inst= 0, inst_ideal= 0, error=0
fadd.s: inst= 1, inst_ideal= 1, rs1= 1, rs2= 2, rd= 4, error=0
fsub.s: inst= 2, inst_ideal= 2, rs1= 1, rs2= 2, rd= 5, error=0
fmul.s: inst= 3, inst_ideal= 3, rs1= 1, rs2= 2, rd= 6, error=0
fdiv.s: inst= 4, inst_ideal= 4, rs1= 1, rs2= 2, rd= 7, error=0
fsqrt.s: inst= 5, inst_ideal= 5, rs1= 1, rd= 8, error=0
fsgnj.s: inst=20, inst_ideal=20, rs1= 1, rs2= 2, rd= 9, error=0
fsgnjn.s: inst=21, inst_ideal=21, rs1= 1, rs2= 2, rd=10, error=0
fsgnjx.s: inst=22, inst_ideal=22, rs1= 1, rs2= 2, rd=11, error=0
fmin.s: inst=23, inst_ideal=23, rs1= 1, rs2= 2, rd=12, error=0
fmax.s: inst=24, inst_ideal=24, rs1= 1, rs2= 2, rd=13, error=0
fcvt.s.w: inst=12, inst_ideal=10, rs1= 1, rd=14, error=0
fcvt.s.wu: inst=13, inst_ideal=11, rs1= 1, rd=15, error=0
fcvt.w.s: inst=10, inst_ideal=12, rs1= 1, rd=16, error=0
fcvt.wu.s: inst=11, inst_ideal=13, rs1= 1, rd=17, error=0
feq.s: inst=30, inst_ideal=30, rs1= 1, rs2= 2, rd=18, error=0
flt.s: inst=29, inst_ideal=29, rs1= 1, rs2= 2, rd=19, error=0
fle.s: inst=28, inst_ideal=28, rs1= 1, rs2= 2, rd=20, error=0
fclass.s: inst=25, inst_ideal=25, rs1= 1, rd=21, error=0
fmv.x.w: inst=26, inst_ideal=26, rs1= 1, rd=22, error=0
fmv.w.x: inst=27, inst_ideal=27, rs1= 1, rd=23, error=0
fmadd.s: inst= 6, inst_ideal= 6, rs1= 1, rs2= 2, rs3= 0, rd= 4, error=0
fmsub.s: inst= 7, inst_ideal= 7, rs1= 1, rs2= 2, rs3= 0, rd= 4, error=0
fnmadd.s: inst= 8, inst_ideal= 8, rs1= 1, rs2= 2, rs3= 0, rd= 4, error=0
fnmsub.s: inst= 9, inst_ideal= 9, rs1= 1, rs2= 2, rs3= 0, rd= 4, error=0
fadd.d: inst= 1, inst_ideal= 1, rs1= 1, rs2= 2, rd= 8, fmt=00, error=0
fsub.d: inst= 2, inst_ideal= 2, rs1= 1, rs2= 2, rd= 9, fmt=00, error=0
fmul.d: inst= 3, inst_ideal= 3, rs1= 1, rs2= 2, rd=10, fmt=00, error=0
fdiv.d: inst= 4, inst_ideal= 4, rs1= 1, rs2= 2, rd=11, fmt=00, error=0
fsqrt.d: inst= 5, inst_ideal= 5, rs1= 1, rd=12, fmt=00, error=0
fsgnj.d: inst=20, inst_ideal=20, rs1= 1, rs2= 2, rd=13, fmt=00, error=0
fsgnjn.d: inst=21, inst_ideal=21, rs1= 1, rs2= 2, rd=14, fmt=00, error=0
fsgnjx.d: inst=22, inst_ideal=22, rs1= 1, rs2= 2, rd=15, fmt=00, error=0
fmin.d: inst=23, inst_ideal=23, rs1= 1, rs2= 2, rd=16, fmt=00, error=0
fmax.d: inst=24, inst_ideal=24, rs1= 1, rs2= 2, rd=17, fmt=00, error=0
fcvt.d.s: inst=15, inst_ideal=15, rs1= 1, rd=18, fmt=00, error=0
fcvt.s.d: inst=14, inst_ideal=14, rs1= 1, rd=19, fmt=00, error=0
fcvt.w.d: inst=12, inst_ideal=18, rs1= 1, rd=20, fmt=00, error=0
fcvt.wu.d: inst=13, inst_ideal=19, rs1= 1, rd=21, fmt=00, error=0
fcvt.d.w: inst=10, inst_ideal=16, rs1= 1, rd=22, fmt=00, error=0
fcvt.d.wu: inst=11, inst_ideal=17, rs1= 1, rd=23, fmt=00, error=0
feq.d: inst=30, inst_ideal=30, rs1= 1, rs2= 2, rd=24, fmt=00, error=0
flt.d: inst=29, inst_ideal=29, rs1= 1, rs2= 2, rd=25, fmt=00, error=0
fle.d: inst=28, inst_ideal=28, rs1= 1, rs2= 2, rd=26, fmt=00, error=0
fclass.d: inst=25, inst_ideal=25, rs1= 1, rd=27, fmt=00, error=0
fmadd.d: inst= 6, inst_ideal= 6, rs1= 1, rs2= 2, rs3= 0, rd= 8, fmt=01, error=0
fmsub.d: inst= 7, inst_ideal= 7, rs1= 1, rs2= 2, rs3= 0, rd= 8, fmt=01, error=0
fnmadd.d: inst= 8, inst_ideal= 8, rs1= 1, rs2= 2, rs3= 0, rd= 8, fmt=01, error=0
fnmsub.d: inst= 9, inst_ideal= 9, rs1= 1, rs2= 2, rs3= 0, rd= 8, fmt=01, error=0
error1: inst= 0, inst_ideal= 0, error=0 (搴涓1)
error2: inst= 0, inst_ideal= 0, error=1 (搴涓1)
error3: inst= 0, inst_ideal= 0, error=1 (搴涓1)
error4: inst= 0, inst_ideal= 0, error=0 (搴涓1)
$finish called at time : 540 ns : File "C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.srcs/sim_1/new/tb_decode.sv" Line 315
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2811.035 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_decode'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_decode_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.srcs/sources_1/new/decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.srcs/sim_1/new/tb_decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_decode
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_decode'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_decode_behav xil_defaultlib.tb_decode xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_decode_behav xil_defaultlib.tb_decode xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.tb_decode
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_decode_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
flw: fload=1, imm=001, rs1= 0, rd= 0, inst= 0, inst_ideal= 0, error=0
fsw: fstore=1, imm=003, rs1= 0, rs2= 0, inst= 0, inst_ideal= 0, error=0
fadd.s: inst= 1, inst_ideal= 1, rs1= 1, rs2= 2, rd= 4, error=0
fsub.s: inst= 2, inst_ideal= 2, rs1= 1, rs2= 2, rd= 5, error=0
fmul.s: inst= 3, inst_ideal= 3, rs1= 1, rs2= 2, rd= 6, error=0
fdiv.s: inst= 4, inst_ideal= 4, rs1= 1, rs2= 2, rd= 7, error=0
fsqrt.s: inst= 5, inst_ideal= 5, rs1= 1, rd= 8, error=0
fsgnj.s: inst=20, inst_ideal=20, rs1= 1, rs2= 2, rd= 9, error=0
fsgnjn.s: inst=21, inst_ideal=21, rs1= 1, rs2= 2, rd=10, error=0
fsgnjx.s: inst=22, inst_ideal=22, rs1= 1, rs2= 2, rd=11, error=0
fmin.s: inst=23, inst_ideal=23, rs1= 1, rs2= 2, rd=12, error=0
fmax.s: inst=24, inst_ideal=24, rs1= 1, rs2= 2, rd=13, error=0
fcvt.s.w: inst=12, inst_ideal=10, rs1= 1, rd=14, error=0
fcvt.s.wu: inst=13, inst_ideal=11, rs1= 1, rd=15, error=0
fcvt.w.s: inst=10, inst_ideal=12, rs1= 1, rd=16, error=0
fcvt.wu.s: inst=11, inst_ideal=13, rs1= 1, rd=17, error=0
feq.s: inst=30, inst_ideal=30, rs1= 1, rs2= 2, rd=18, error=0
flt.s: inst=29, inst_ideal=29, rs1= 1, rs2= 2, rd=19, error=0
fle.s: inst=28, inst_ideal=28, rs1= 1, rs2= 2, rd=20, error=0
fclass.s: inst=25, inst_ideal=25, rs1= 1, rd=21, error=0
fmv.x.w: inst=26, inst_ideal=26, rs1= 1, rd=22, error=0
fmv.w.x: inst=27, inst_ideal=27, rs1= 1, rd=23, error=0
fmadd.s: inst= 6, inst_ideal= 6, rs1= 1, rs2= 2, rs3= 0, rd= 4, error=0
fmsub.s: inst= 7, inst_ideal= 7, rs1= 1, rs2= 2, rs3= 0, rd= 4, error=0
fnmadd.s: inst= 8, inst_ideal= 8, rs1= 1, rs2= 2, rs3= 0, rd= 4, error=0
fnmsub.s: inst= 9, inst_ideal= 9, rs1= 1, rs2= 2, rs3= 0, rd= 4, error=0
fadd.d: inst= 1, inst_ideal= 1, rs1= 1, rs2= 2, rd= 8, fmt=01, error=0
fsub.d: inst= 2, inst_ideal= 2, rs1= 1, rs2= 2, rd= 9, fmt=01, error=0
fmul.d: inst= 3, inst_ideal= 3, rs1= 1, rs2= 2, rd=10, fmt=01, error=0
fdiv.d: inst= 4, inst_ideal= 4, rs1= 1, rs2= 2, rd=11, fmt=01, error=0
fsqrt.d: inst= 5, inst_ideal= 5, rs1= 1, rd=12, fmt=01, error=0
fsgnj.d: inst=20, inst_ideal=20, rs1= 1, rs2= 2, rd=13, fmt=01, error=0
fsgnjn.d: inst=21, inst_ideal=21, rs1= 1, rs2= 2, rd=14, fmt=01, error=0
fsgnjx.d: inst=22, inst_ideal=22, rs1= 1, rs2= 2, rd=15, fmt=01, error=0
fmin.d: inst=23, inst_ideal=23, rs1= 1, rs2= 2, rd=16, fmt=01, error=0
fmax.d: inst=24, inst_ideal=24, rs1= 1, rs2= 2, rd=17, fmt=01, error=0
fcvt.d.s: inst=15, inst_ideal=15, rs1= 1, rd=18, fmt=01, error=0
fcvt.s.d: inst=14, inst_ideal=14, rs1= 1, rd=19, fmt=00, error=0
fcvt.w.d: inst=18, inst_ideal=18, rs1= 1, rd=20, fmt=01, error=0
fcvt.wu.d: inst=19, inst_ideal=19, rs1= 1, rd=21, fmt=01, error=0
fcvt.d.w: inst=16, inst_ideal=16, rs1= 1, rd=22, fmt=01, error=0
fcvt.d.wu: inst=17, inst_ideal=17, rs1= 1, rd=23, fmt=01, error=0
feq.d: inst=30, inst_ideal=30, rs1= 1, rs2= 2, rd=24, fmt=01, error=0
flt.d: inst=29, inst_ideal=29, rs1= 1, rs2= 2, rd=25, fmt=01, error=0
fle.d: inst=28, inst_ideal=28, rs1= 1, rs2= 2, rd=26, fmt=01, error=0
fclass.d: inst=25, inst_ideal=25, rs1= 1, rd=27, fmt=01, error=0
fmadd.d: inst= 6, inst_ideal= 6, rs1= 1, rs2= 2, rs3= 0, rd= 8, fmt=01, error=0
fmsub.d: inst= 7, inst_ideal= 7, rs1= 1, rs2= 2, rs3= 0, rd= 8, fmt=01, error=0
fnmadd.d: inst= 8, inst_ideal= 8, rs1= 1, rs2= 2, rs3= 0, rd= 8, fmt=01, error=0
fnmsub.d: inst= 9, inst_ideal= 9, rs1= 1, rs2= 2, rs3= 0, rd= 8, fmt=01, error=0
error1: inst= 0, inst_ideal= 0, error=1 (搴涓1)
error2: inst= 0, inst_ideal= 0, error=1 (搴涓1)
error3: inst= 0, inst_ideal= 0, error=1 (搴涓1)
error4: inst= 0, inst_ideal= 0, error=1 (搴涓1)
$finish called at time : 540 ns : File "C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.srcs/sim_1/new/tb_decode.sv" Line 315
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2819.676 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_decode'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_decode_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.srcs/sources_1/new/decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.srcs/sim_1/new/tb_decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_decode
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_decode'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_decode_behav xil_defaultlib.tb_decode xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_decode_behav xil_defaultlib.tb_decode xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.tb_decode
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_decode_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
flw: fload=1, imm=001, rs1= 0, rd= 0, inst= 0, inst_ideal= 0, error=0
fsw: fstore=1, imm=003, rs1= 0, rs2= 0, inst= 0, inst_ideal= 0, error=0
fadd.s: inst= 1, inst_ideal= 1, rs1= 1, rs2= 2, rd= 4, error=0
fsub.s: inst= 2, inst_ideal= 2, rs1= 1, rs2= 2, rd= 5, error=0
fmul.s: inst= 3, inst_ideal= 3, rs1= 1, rs2= 2, rd= 6, error=0
fdiv.s: inst= 4, inst_ideal= 4, rs1= 1, rs2= 2, rd= 7, error=0
fsqrt.s: inst= 5, inst_ideal= 5, rs1= 1, rd= 8, error=0
fsgnj.s: inst=20, inst_ideal=20, rs1= 1, rs2= 2, rd= 9, error=0
fsgnjn.s: inst=21, inst_ideal=21, rs1= 1, rs2= 2, rd=10, error=0
fsgnjx.s: inst=22, inst_ideal=22, rs1= 1, rs2= 2, rd=11, error=0
fmin.s: inst=23, inst_ideal=23, rs1= 1, rs2= 2, rd=12, error=0
fmax.s: inst=24, inst_ideal=24, rs1= 1, rs2= 2, rd=13, error=0
fcvt.s.w: inst=10, inst_ideal=10, rs1= 1, rd=14, error=0
fcvt.s.wu: inst=11, inst_ideal=11, rs1= 1, rd=15, error=0
fcvt.w.s: inst=12, inst_ideal=12, rs1= 1, rd=16, error=0
fcvt.wu.s: inst=13, inst_ideal=13, rs1= 1, rd=17, error=0
feq.s: inst=30, inst_ideal=30, rs1= 1, rs2= 2, rd=18, error=0
flt.s: inst=29, inst_ideal=29, rs1= 1, rs2= 2, rd=19, error=0
fle.s: inst=28, inst_ideal=28, rs1= 1, rs2= 2, rd=20, error=0
fclass.s: inst=25, inst_ideal=25, rs1= 1, rd=21, error=0
fmv.x.w: inst=26, inst_ideal=26, rs1= 1, rd=22, error=0
fmv.w.x: inst=27, inst_ideal=27, rs1= 1, rd=23, error=0
fmadd.s: inst= 6, inst_ideal= 6, rs1= 1, rs2= 2, rs3= 1, rd= 4, error=0
fmsub.s: inst= 7, inst_ideal= 7, rs1= 1, rs2= 2, rs3= 1, rd= 4, error=0
fnmadd.s: inst= 8, inst_ideal= 8, rs1= 1, rs2= 2, rs3= 1, rd= 4, error=0
fnmsub.s: inst= 9, inst_ideal= 9, rs1= 1, rs2= 2, rs3= 1, rd= 4, error=0
fadd.d: inst= 1, inst_ideal= 1, rs1= 1, rs2= 2, rd= 8, fmt=01, error=0
fsub.d: inst= 2, inst_ideal= 2, rs1= 1, rs2= 2, rd= 9, fmt=01, error=0
fmul.d: inst= 3, inst_ideal= 3, rs1= 1, rs2= 2, rd=10, fmt=01, error=0
fdiv.d: inst= 4, inst_ideal= 4, rs1= 1, rs2= 2, rd=11, fmt=01, error=0
fsqrt.d: inst= 5, inst_ideal= 5, rs1= 1, rd=12, fmt=01, error=0
fsgnj.d: inst=20, inst_ideal=20, rs1= 1, rs2= 2, rd=13, fmt=01, error=0
fsgnjn.d: inst=21, inst_ideal=21, rs1= 1, rs2= 2, rd=14, fmt=01, error=0
fsgnjx.d: inst=22, inst_ideal=22, rs1= 1, rs2= 2, rd=15, fmt=01, error=0
fmin.d: inst=23, inst_ideal=23, rs1= 1, rs2= 2, rd=16, fmt=01, error=0
fmax.d: inst=24, inst_ideal=24, rs1= 1, rs2= 2, rd=17, fmt=01, error=0
fcvt.d.s: inst=15, inst_ideal=15, rs1= 1, rd=18, fmt=01, error=0
fcvt.s.d: inst=14, inst_ideal=14, rs1= 1, rd=19, fmt=00, error=0
fcvt.w.d: inst=18, inst_ideal=18, rs1= 1, rd=20, fmt=01, error=0
fcvt.wu.d: inst=19, inst_ideal=19, rs1= 1, rd=21, fmt=01, error=0
fcvt.d.w: inst=16, inst_ideal=16, rs1= 1, rd=22, fmt=01, error=0
fcvt.d.wu: inst=17, inst_ideal=17, rs1= 1, rd=23, fmt=01, error=0
feq.d: inst=30, inst_ideal=30, rs1= 1, rs2= 2, rd=24, fmt=01, error=0
flt.d: inst=29, inst_ideal=29, rs1= 1, rs2= 2, rd=25, fmt=01, error=0
fle.d: inst=28, inst_ideal=28, rs1= 1, rs2= 2, rd=26, fmt=01, error=0
fclass.d: inst=25, inst_ideal=25, rs1= 1, rd=27, fmt=01, error=0
fmadd.d: inst= 6, inst_ideal= 6, rs1= 1, rs2= 2, rs3= 3, rd= 8, fmt=01, error=0
fmsub.d: inst= 7, inst_ideal= 7, rs1= 1, rs2= 2, rs3= 3, rd= 8, fmt=01, error=0
fnmadd.d: inst= 8, inst_ideal= 8, rs1= 1, rs2= 2, rs3= 3, rd= 8, fmt=01, error=0
fnmsub.d: inst= 9, inst_ideal= 9, rs1= 1, rs2= 2, rs3= 3, rd= 8, fmt=01, error=0
error1: inst= 0, inst_ideal= 0, error=1 (搴涓1)
error2: inst= 0, inst_ideal= 0, error=1 (搴涓1)
error3: inst= 0, inst_ideal= 0, error=1 (搴涓1)
error4: inst= 0, inst_ideal= 0, error=1 (搴涓1)
$finish called at time : 540 ns : File "C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.srcs/sim_1/new/tb_decode.sv" Line 315
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2820.520 ; gain = 0.340
close_sim
INFO: [Simtcl 6-16] Simulation closed
INFO: [Device 21-403] Loading part xc7k325tffg900-2
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name pll
set_property -dict [list \
  CONFIG.CLKIN1_JITTER_PS {50.0} \
  CONFIG.CLKOUT1_DRIVES {BUFG} \
  CONFIG.CLKOUT1_JITTER {121.478} \
  CONFIG.CLKOUT1_PHASE_ERROR {82.655} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {50.000} \
  CONFIG.CLKOUT2_DRIVES {BUFG} \
  CONFIG.CLKOUT2_JITTER {106.024} \
  CONFIG.CLKOUT2_PHASE_ERROR {82.655} \
  CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {100.000} \
  CONFIG.CLKOUT2_USED {true} \
  CONFIG.CLKOUT3_DRIVES {BUFG} \
  CONFIG.CLKOUT3_JITTER {92.799} \
  CONFIG.CLKOUT3_PHASE_ERROR {82.655} \
  CONFIG.CLKOUT3_REQUESTED_OUT_FREQ {200.000} \
  CONFIG.CLKOUT3_USED {true} \
  CONFIG.CLKOUT4_DRIVES {BUFG} \
  CONFIG.CLKOUT4_JITTER {85.855} \
  CONFIG.CLKOUT4_PHASE_ERROR {82.655} \
  CONFIG.CLKOUT4_REQUESTED_OUT_FREQ {300.000} \
  CONFIG.CLKOUT4_USED {true} \
  CONFIG.CLKOUT5_DRIVES {BUFG} \
  CONFIG.CLKOUT5_JITTER {81.254} \
  CONFIG.CLKOUT5_PHASE_ERROR {82.655} \
  CONFIG.CLKOUT5_REQUESTED_OUT_FREQ {400.000} \
  CONFIG.CLKOUT5_USED {true} \
  CONFIG.CLKOUT6_DRIVES {BUFG} \
  CONFIG.CLKOUT6_JITTER {75.194} \
  CONFIG.CLKOUT6_PHASE_ERROR {82.655} \
  CONFIG.CLKOUT6_REQUESTED_OUT_FREQ {600.000} \
  CONFIG.CLKOUT6_USED {true} \
  CONFIG.CLKOUT7_DRIVES {BUFG} \
  CONFIG.MMCM_BANDWIDTH {OPTIMIZED} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {6} \
  CONFIG.MMCM_CLKIN1_PERIOD {5.000} \
  CONFIG.MMCM_CLKIN2_PERIOD {10.0} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {24} \
  CONFIG.MMCM_CLKOUT1_DIVIDE {12} \
  CONFIG.MMCM_CLKOUT2_DIVIDE {6} \
  CONFIG.MMCM_CLKOUT3_DIVIDE {4} \
  CONFIG.MMCM_CLKOUT4_DIVIDE {3} \
  CONFIG.MMCM_CLKOUT5_DIVIDE {2} \
  CONFIG.MMCM_COMPENSATION {ZHOLD} \
  CONFIG.MMCM_DIVCLK_DIVIDE {1} \
  CONFIG.NUM_OUT_CLKS {6} \
  CONFIG.PLL_CLKIN_PERIOD {5.000} \
  CONFIG.PRIMITIVE {PLL} \
  CONFIG.PRIM_IN_FREQ {200.000} \
  CONFIG.USE_RESET {false} \
] [get_ips pll]
generate_target {instantiation_template} [get_files c:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.srcs/sources_1/ip/pll/pll.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pll'...
generate_target all [get_files  c:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.srcs/sources_1/ip/pll/pll.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pll'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pll'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'pll'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pll'...
catch { config_ip_cache -export [get_ips -all pll] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: pll
export_ip_user_files -of_objects [get_files c:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.srcs/sources_1/ip/pll/pll.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.srcs/sources_1/ip/pll/pll.xci]
launch_runs pll_synth_1 -jobs 16
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: pll
[Sun Aug 17 03:40:29 2025] Launched pll_synth_1...
Run output will be captured here: C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.runs/pll_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.srcs/sources_1/ip/pll/pll.xci] -directory C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.ip_user_files -ipstatic_source_dir C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.cache/compile_simlib/modelsim} {questa=C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.cache/compile_simlib/questa} {riviera=C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.cache/compile_simlib/riviera} {activehdl=C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property CONFIG.PRIM_SOURCE {Differential_clock_capable_pin} [get_ips pll]
generate_target all [get_files  c:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.srcs/sources_1/ip/pll/pll.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pll'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pll'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pll'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'pll'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pll'...
catch { config_ip_cache -export [get_ips -all pll] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: pll
export_ip_user_files -of_objects [get_files c:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.srcs/sources_1/ip/pll/pll.xci] -no_script -sync -force -quiet
INFO: [Vivado 12-23855] The given sub-design is auto disabled, no action will be taken: 'c:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.srcs/sources_1/ip/pll/pll.xci'
export_simulation -of_objects [get_files c:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.srcs/sources_1/ip/pll/pll.xci] -directory C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.ip_user_files -ipstatic_source_dir C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.cache/compile_simlib/modelsim} {questa=C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.cache/compile_simlib/questa} {riviera=C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.cache/compile_simlib/riviera} {activehdl=C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name floating_point -vendor xilinx.com -library ip -version 7.1 -module_name feq_single
set_property -dict [list \
  CONFIG.A_Precision_Type {Single} \
  CONFIG.C_A_Exponent_Width {8} \
  CONFIG.C_A_Fraction_Width {24} \
  CONFIG.C_Compare_Operation {Equal} \
  CONFIG.C_Latency {2} \
  CONFIG.C_Mult_Usage {No_Usage} \
  CONFIG.C_Rate {1} \
  CONFIG.C_Result_Exponent_Width {1} \
  CONFIG.C_Result_Fraction_Width {0} \
  CONFIG.Flow_Control {NonBlocking} \
  CONFIG.Has_RESULT_TREADY {false} \
  CONFIG.Operation_Type {Compare} \
  CONFIG.Result_Precision_Type {Custom} \
] [get_ips feq_single]
generate_target {instantiation_template} [get_files c:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.srcs/sources_1/ip/feq_single/feq_single.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'feq_single'...
update_compile_order -fileset sources_1
generate_target all [get_files  c:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.srcs/sources_1/ip/feq_single/feq_single.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'feq_single'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'feq_single'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'feq_single'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'feq_single'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'feq_single'...
catch { config_ip_cache -export [get_ips -all feq_single] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: feq_single
export_ip_user_files -of_objects [get_files c:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.srcs/sources_1/ip/feq_single/feq_single.xci] -no_script -sync -force -quiet
INFO: [Vivado 12-23855] The given sub-design is auto disabled, no action will be taken: 'c:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.srcs/sources_1/ip/feq_single/feq_single.xci'
export_simulation -of_objects [get_files c:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.srcs/sources_1/ip/feq_single/feq_single.xci] -directory C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.ip_user_files -ipstatic_source_dir C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.cache/compile_simlib/modelsim} {questa=C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.cache/compile_simlib/questa} {riviera=C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.cache/compile_simlib/riviera} {activehdl=C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name floating_point -vendor xilinx.com -library ip -version 7.1 -module_name feq_double
set_property -dict [list \
  CONFIG.A_Precision_Type {Double} \
  CONFIG.C_A_Exponent_Width {11} \
  CONFIG.C_A_Fraction_Width {53} \
  CONFIG.C_Accum_Input_Msb {32} \
  CONFIG.C_Accum_Lsb {-31} \
  CONFIG.C_Accum_Msb {32} \
  CONFIG.C_Compare_Operation {Equal} \
  CONFIG.C_Latency {2} \
  CONFIG.C_Mult_Usage {No_Usage} \
  CONFIG.C_Rate {1} \
  CONFIG.C_Result_Exponent_Width {1} \
  CONFIG.C_Result_Fraction_Width {0} \
  CONFIG.Flow_Control {NonBlocking} \
  CONFIG.Has_RESULT_TREADY {false} \
  CONFIG.Operation_Type {Compare} \
  CONFIG.Result_Precision_Type {Custom} \
] [get_ips feq_double]
generate_target {instantiation_template} [get_files c:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.srcs/sources_1/ip/feq_double/feq_double.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'feq_double'...
generate_target all [get_files  c:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.srcs/sources_1/ip/feq_double/feq_double.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'feq_double'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'feq_double'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'feq_double'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'feq_double'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'feq_double'...
catch { config_ip_cache -export [get_ips -all feq_double] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: feq_double
export_ip_user_files -of_objects [get_files c:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.srcs/sources_1/ip/feq_double/feq_double.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.srcs/sources_1/ip/feq_double/feq_double.xci]
launch_runs feq_double_synth_1 -jobs 16
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: feq_double
[Sun Aug 17 03:57:19 2025] Launched feq_double_synth_1...
Run output will be captured here: C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.runs/feq_double_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.srcs/sources_1/ip/feq_double/feq_double.xci] -directory C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.ip_user_files -ipstatic_source_dir C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.cache/compile_simlib/modelsim} {questa=C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.cache/compile_simlib/questa} {riviera=C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.cache/compile_simlib/riviera} {activehdl=C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name floating_point -vendor xilinx.com -library ip -version 7.1 -module_name flt_single
set_property -dict [list \
  CONFIG.A_Precision_Type {Single} \
  CONFIG.C_A_Exponent_Width {8} \
  CONFIG.C_A_Fraction_Width {24} \
  CONFIG.C_Compare_Operation {Less_Than} \
  CONFIG.C_Latency {2} \
  CONFIG.C_Mult_Usage {No_Usage} \
  CONFIG.C_Rate {1} \
  CONFIG.C_Result_Exponent_Width {1} \
  CONFIG.C_Result_Fraction_Width {0} \
  CONFIG.Flow_Control {NonBlocking} \
  CONFIG.Has_RESULT_TREADY {false} \
  CONFIG.Operation_Type {Compare} \
  CONFIG.Result_Precision_Type {Custom} \
] [get_ips flt_single]
generate_target {instantiation_template} [get_files c:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.srcs/sources_1/ip/flt_single/flt_single.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'flt_single'...
generate_target all [get_files  c:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.srcs/sources_1/ip/flt_single/flt_single.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'flt_single'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'flt_single'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'flt_single'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'flt_single'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'flt_single'...
catch { config_ip_cache -export [get_ips -all flt_single] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: flt_single
export_ip_user_files -of_objects [get_files c:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.srcs/sources_1/ip/flt_single/flt_single.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.srcs/sources_1/ip/flt_single/flt_single.xci]
launch_runs flt_single_synth_1 -jobs 16
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: flt_single
[Sun Aug 17 03:57:57 2025] Launched flt_single_synth_1...
Run output will be captured here: C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.runs/flt_single_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.srcs/sources_1/ip/flt_single/flt_single.xci] -directory C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.ip_user_files -ipstatic_source_dir C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.cache/compile_simlib/modelsim} {questa=C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.cache/compile_simlib/questa} {riviera=C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.cache/compile_simlib/riviera} {activehdl=C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name floating_point -vendor xilinx.com -library ip -version 7.1 -module_name flt_double
set_property -dict [list \
  CONFIG.A_Precision_Type {Double} \
  CONFIG.C_A_Exponent_Width {11} \
  CONFIG.C_A_Fraction_Width {53} \
  CONFIG.C_Accum_Input_Msb {32} \
  CONFIG.C_Accum_Lsb {-31} \
  CONFIG.C_Accum_Msb {32} \
  CONFIG.C_Compare_Operation {Less_Than} \
  CONFIG.C_Latency {2} \
  CONFIG.C_Mult_Usage {No_Usage} \
  CONFIG.C_Rate {1} \
  CONFIG.C_Result_Exponent_Width {1} \
  CONFIG.C_Result_Fraction_Width {0} \
  CONFIG.Flow_Control {NonBlocking} \
  CONFIG.Has_RESULT_TREADY {false} \
  CONFIG.Operation_Type {Compare} \
  CONFIG.Result_Precision_Type {Custom} \
] [get_ips flt_double]
generate_target {instantiation_template} [get_files c:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.srcs/sources_1/ip/flt_double/flt_double.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'flt_double'...
generate_target all [get_files  c:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.srcs/sources_1/ip/flt_double/flt_double.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'flt_double'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'flt_double'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'flt_double'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'flt_double'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'flt_double'...
catch { config_ip_cache -export [get_ips -all flt_double] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: flt_double
export_ip_user_files -of_objects [get_files c:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.srcs/sources_1/ip/flt_double/flt_double.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.srcs/sources_1/ip/flt_double/flt_double.xci]
launch_runs flt_double_synth_1 -jobs 16
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: flt_double
[Sun Aug 17 03:58:23 2025] Launched flt_double_synth_1...
Run output will be captured here: C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.runs/flt_double_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.srcs/sources_1/ip/flt_double/flt_double.xci] -directory C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.ip_user_files -ipstatic_source_dir C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.cache/compile_simlib/modelsim} {questa=C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.cache/compile_simlib/questa} {riviera=C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.cache/compile_simlib/riviera} {activehdl=C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name floating_point -vendor xilinx.com -library ip -version 7.1 -module_name fle_single
set_property -dict [list \
  CONFIG.A_Precision_Type {Single} \
  CONFIG.C_A_Exponent_Width {8} \
  CONFIG.C_A_Fraction_Width {24} \
  CONFIG.C_Compare_Operation {Less_Than_Or_Equal} \
  CONFIG.C_Latency {2} \
  CONFIG.C_Mult_Usage {No_Usage} \
  CONFIG.C_Rate {1} \
  CONFIG.C_Result_Exponent_Width {1} \
  CONFIG.C_Result_Fraction_Width {0} \
  CONFIG.Flow_Control {NonBlocking} \
  CONFIG.Has_RESULT_TREADY {false} \
  CONFIG.Operation_Type {Compare} \
  CONFIG.Result_Precision_Type {Custom} \
] [get_ips fle_single]
generate_target {instantiation_template} [get_files c:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.srcs/sources_1/ip/fle_single/fle_single.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fle_single'...
generate_target all [get_files  c:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.srcs/sources_1/ip/fle_single/fle_single.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fle_single'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fle_single'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'fle_single'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'fle_single'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fle_single'...
catch { config_ip_cache -export [get_ips -all fle_single] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: fle_single
export_ip_user_files -of_objects [get_files c:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.srcs/sources_1/ip/fle_single/fle_single.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.srcs/sources_1/ip/fle_single/fle_single.xci]
launch_runs fle_single_synth_1 -jobs 16
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: fle_single
[Sun Aug 17 03:58:57 2025] Launched fle_single_synth_1...
Run output will be captured here: C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.runs/fle_single_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.srcs/sources_1/ip/fle_single/fle_single.xci] -directory C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.ip_user_files -ipstatic_source_dir C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.cache/compile_simlib/modelsim} {questa=C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.cache/compile_simlib/questa} {riviera=C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.cache/compile_simlib/riviera} {activehdl=C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name floating_point -vendor xilinx.com -library ip -version 7.1 -module_name fle_double
set_property -dict [list \
  CONFIG.A_Precision_Type {Single} \
  CONFIG.C_A_Exponent_Width {8} \
  CONFIG.C_A_Fraction_Width {24} \
  CONFIG.C_Accum_Input_Msb {32} \
  CONFIG.C_Accum_Lsb {-31} \
  CONFIG.C_Accum_Msb {32} \
  CONFIG.C_Compare_Operation {Less_Than_Or_Equal} \
  CONFIG.C_Latency {2} \
  CONFIG.C_Mult_Usage {No_Usage} \
  CONFIG.C_Rate {1} \
  CONFIG.C_Result_Exponent_Width {1} \
  CONFIG.C_Result_Fraction_Width {0} \
  CONFIG.Flow_Control {NonBlocking} \
  CONFIG.Has_RESULT_TREADY {false} \
  CONFIG.Operation_Type {Compare} \
  CONFIG.Result_Precision_Type {Custom} \
] [get_ips fle_double]
generate_target {instantiation_template} [get_files c:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.srcs/sources_1/ip/fle_double/fle_double.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fle_double'...
generate_target all [get_files  c:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.srcs/sources_1/ip/fle_double/fle_double.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fle_double'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fle_double'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'fle_double'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'fle_double'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fle_double'...
catch { config_ip_cache -export [get_ips -all fle_double] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: fle_double
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry c048335d18c37761 to dir: c:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.gen/sources_1/ip/fle_double
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.cache/ip/2023.2/c/0/c048335d18c37761/fle_single.dcp to c:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.gen/sources_1/ip/fle_double/fle_double.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.gen/sources_1/ip/fle_double/fle_double.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.cache/ip/2023.2/c/0/c048335d18c37761/fle_single_sim_netlist.v to c:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.gen/sources_1/ip/fle_double/fle_double_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.gen/sources_1/ip/fle_double/fle_double_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.cache/ip/2023.2/c/0/c048335d18c37761/fle_single_sim_netlist.vhdl to c:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.gen/sources_1/ip/fle_double/fle_double_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.gen/sources_1/ip/fle_double/fle_double_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.cache/ip/2023.2/c/0/c048335d18c37761/fle_single_stub.v to c:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.gen/sources_1/ip/fle_double/fle_double_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.gen/sources_1/ip/fle_double/fle_double_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.cache/ip/2023.2/c/0/c048335d18c37761/fle_single_stub.vhdl to c:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.gen/sources_1/ip/fle_double/fle_double_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.gen/sources_1/ip/fle_double/fle_double_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP fle_double, cache-ID = c048335d18c37761; cache size = 65.728 MB.
export_ip_user_files -of_objects [get_files c:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.srcs/sources_1/ip/fle_double/fle_double.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.srcs/sources_1/ip/fle_double/fle_double.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'c:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.srcs/sources_1/ip/fle_double/fle_double.xci'
export_simulation -of_objects [get_files c:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.srcs/sources_1/ip/fle_double/fle_double.xci] -directory C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.ip_user_files -ipstatic_source_dir C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.cache/compile_simlib/modelsim} {questa=C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.cache/compile_simlib/questa} {riviera=C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.cache/compile_simlib/riviera} {activehdl=C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
set_property top FPU [current_fileset]
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.srcs/sources_1/new/sqrt_unit.sv] -no_script -reset -force -quiet
remove_files  C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.srcs/sources_1/new/sqrt_unit.sv
export_ip_user_files -of_objects  [get_files C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.srcs/sources_1/new/fsqrt_unit.sv] -no_script -reset -force -quiet
remove_files  C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.srcs/sources_1/new/fsqrt_unit.sv
export_ip_user_files -of_objects  [get_files C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.srcs/sources_1/new/fsqrt.v] -no_script -reset -force -quiet
remove_files  C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.srcs/sources_1/new/fsqrt.v
export_ip_user_files -of_objects  [get_files C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.srcs/sources_1/new/FPU_top.sv] -no_script -reset -force -quiet
remove_files  C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.srcs/sources_1/new/FPU_top.sv
export_ip_user_files -of_objects  [get_files C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.srcs/sources_1/new/convert_unit.sv] -no_script -reset -force -quiet
remove_files  C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.srcs/sources_1/new/convert_unit.sv
export_ip_user_files -of_objects  [get_files C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.srcs/sources_1/new/fp_formatconv.sv] -no_script -reset -force -quiet
remove_files  C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.srcs/sources_1/new/fp_formatconv.sv
export_ip_user_files -of_objects  [get_files C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.srcs/sources_1/new/compare_unit.sv] -no_script -reset -force -quiet
remove_files  C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.srcs/sources_1/new/compare_unit.sv
export_ip_user_files -of_objects  [get_files C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.srcs/sources_1/new/fcvt_ff_unit.sv] -no_script -reset -force -quiet
remove_files  C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.srcs/sources_1/new/fcvt_ff_unit.sv
export_ip_user_files -of_objects  [get_files C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.srcs/sources_1/new/lzc.sv] -no_script -reset -force -quiet
remove_files  C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.srcs/sources_1/new/lzc.sv
export_ip_user_files -of_objects  [get_files C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.srcs/sources_1/new/fsgnj_unit.sv] -no_script -reset -force -quiet
remove_files  C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.srcs/sources_1/new/fsgnj_unit.sv
export_ip_user_files -of_objects  [get_files C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.srcs/sources_1/new/minmax_unit.sv] -no_script -reset -force -quiet
remove_files  C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.srcs/sources_1/new/minmax_unit.sv
export_ip_user_files -of_objects  [get_files C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.srcs/sim_1/new/tb_fsqrt.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.srcs/sim_1/new/tb_fsqrt.v
export_ip_user_files -of_objects  [get_files C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.srcs/sim_1/new/tb_fsqrt_unit.sv] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.srcs/sim_1/new/tb_fsqrt_unit.sv
export_ip_user_files -of_objects  [get_files C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.srcs/sim_1/new/tb_lzc_64.sv] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.srcs/sim_1/new/tb_lzc_64.sv
export_ip_user_files -of_objects  [get_files C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.srcs/sim_1/new/minmaxcheck.sv] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/Lenovo/Desktop/JYD/FPU/vivado_project/FPU1.srcs/sim_1/new/minmaxcheck.sv
