///Register `P0FSCR` reader
pub type R = crate::R<P0FSCRrs>;
///Register `P0FSCR` writer
pub type W = crate::W<P0FSCRrs>;
///Field `DTIDA` reader - Data type selection ID A
pub type DTIDA_R = crate::FieldReader;
///Field `DTIDA` writer - Data type selection ID A
pub type DTIDA_W<'a, REG> = crate::FieldWriter<'a, REG, 6>;
///Field `DTIDB` reader - Data type selection ID B
pub type DTIDB_R = crate::FieldReader;
///Field `DTIDB` writer - Data type selection ID B
pub type DTIDB_W<'a, REG> = crate::FieldWriter<'a, REG, 6>;
///Field `DTMODE` reader - Flow selection mode
pub type DTMODE_R = crate::FieldReader;
///Field `DTMODE` writer - Flow selection mode
pub type DTMODE_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
///Field `VC` reader - Flow selection mode
pub type VC_R = crate::FieldReader;
///Field `VC` writer - Flow selection mode
pub type VC_W<'a, REG> = crate::FieldWriter<'a, REG, 2>;
///Field `PIPEN` reader - Activation of PipeN
pub type PIPEN_R = crate::BitReader;
///Field `PIPEN` writer - Activation of PipeN
pub type PIPEN_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    ///Bits 0:5 - Data type selection ID A
    #[inline(always)]
    pub fn dtida(&self) -> DTIDA_R {
        DTIDA_R::new((self.bits & 0x3f) as u8)
    }
    ///Bits 8:13 - Data type selection ID B
    #[inline(always)]
    pub fn dtidb(&self) -> DTIDB_R {
        DTIDB_R::new(((self.bits >> 8) & 0x3f) as u8)
    }
    ///Bits 16:17 - Flow selection mode
    #[inline(always)]
    pub fn dtmode(&self) -> DTMODE_R {
        DTMODE_R::new(((self.bits >> 16) & 3) as u8)
    }
    ///Bits 19:20 - Flow selection mode
    #[inline(always)]
    pub fn vc(&self) -> VC_R {
        VC_R::new(((self.bits >> 19) & 3) as u8)
    }
    ///Bit 31 - Activation of PipeN
    #[inline(always)]
    pub fn pipen(&self) -> PIPEN_R {
        PIPEN_R::new(((self.bits >> 31) & 1) != 0)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("P0FSCR")
            .field("dtida", &self.dtida())
            .field("dtidb", &self.dtidb())
            .field("dtmode", &self.dtmode())
            .field("vc", &self.vc())
            .field("pipen", &self.pipen())
            .finish()
    }
}
impl W {
    ///Bits 0:5 - Data type selection ID A
    #[inline(always)]
    pub fn dtida(&mut self) -> DTIDA_W<P0FSCRrs> {
        DTIDA_W::new(self, 0)
    }
    ///Bits 8:13 - Data type selection ID B
    #[inline(always)]
    pub fn dtidb(&mut self) -> DTIDB_W<P0FSCRrs> {
        DTIDB_W::new(self, 8)
    }
    ///Bits 16:17 - Flow selection mode
    #[inline(always)]
    pub fn dtmode(&mut self) -> DTMODE_W<P0FSCRrs> {
        DTMODE_W::new(self, 16)
    }
    ///Bits 19:20 - Flow selection mode
    #[inline(always)]
    pub fn vc(&mut self) -> VC_W<P0FSCRrs> {
        VC_W::new(self, 19)
    }
    ///Bit 31 - Activation of PipeN
    #[inline(always)]
    pub fn pipen(&mut self) -> PIPEN_W<P0FSCRrs> {
        PIPEN_W::new(self, 31)
    }
}
/**DCMIPP Pipe0 flow selection configuration register

You can [`read`](crate::Reg::read) this register and get [`p0fscr::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`p0fscr::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

See register [structure](https://stm32-rs.github.io/stm32-rs/STM32N645.html#DCMIPP:P0FSCR)*/
pub struct P0FSCRrs;
impl crate::RegisterSpec for P0FSCRrs {
    type Ux = u32;
}
///`read()` method returns [`p0fscr::R`](R) reader structure
impl crate::Readable for P0FSCRrs {}
///`write(|w| ..)` method takes [`p0fscr::W`](W) writer structure
impl crate::Writable for P0FSCRrs {
    type Safety = crate::Unsafe;
}
///`reset()` method sets P0FSCR to value 0
impl crate::Resettable for P0FSCRrs {}
