X86_64 WW+RW+RW+RR+mfences+po+po+mfence
"MFencesWW Rfe PodRW Rfe PodRW Rfe MFencedRR Fre"
Cycle=Rfe PodRW Rfe PodRW Rfe MFencedRR Fre MFencesWW
Relax=
Safe=Rfe Fre PodRW MFencesWW MFencedRR
Generator=diy7 (version 7.55+01(dev))
Prefetch=1:x=F,1:y=W,2:y=F,2:z=W,3:z=F,3:x=T
Com=Rf Rf Rf Fr
Orig=MFencesWW Rfe PodRW Rfe PodRW Rfe MFencedRR Fre
Align=
{
uint64_t z; uint64_t y; uint64_t x; uint64_t 3:rbx; uint64_t 3:rax; uint64_t 2:rax; uint64_t 1:rax;

}
 P0          | P1            | P2            | P3            ;
 movq $1,(x) | movq (x),%rax | movq (y),%rax | movq (z),%rax ;
 mfence      | movq $1,(y)   | movq $1,(z)   | mfence        ;
 movq $2,(x) |               |               | movq (x),%rbx ;
exists (x=2 /\ 1:rax=2 /\ 2:rax=1 /\ 3:rax=1 /\ 3:rbx=0)
