# FPGA Design Lab2

åˆ©ç”¨ AXI-GPIO æ­é… Vitis è¨­è¨ˆä¸€å€‹ç°¡æ˜“ç´…ç¶ ç‡ˆã€‚


ä»¥ RGB led4 åšç‚ºç´…ç¶ ç‡ˆï¼Œä¸¦ä¸”åœ¨ terminal ä¸Šé¡¯ç¤ºç›®å‰çš„ç‡ˆè™Ÿä»¥åŠå‰©é¤˜ç§’æ•¸ã€‚  


æ¯å€‹ç‡ˆè™Ÿçš„ç¶­æŒæ™‚é–“ç”± sw0 ä¾†æ§åˆ¶ã€‚  
 sw0 çš„åˆ‡æ›ä¸å½±éŸ¿ç•¶å‰ç‡ˆè™Ÿè¼¸å‡ºç§’æ•¸ï¼Œç‡ˆè™Ÿç¶­æŒç§’æ•¸åœ¨è®Šæ›ç‡ˆè™Ÿå¾Œæ‰åˆ‡æ›ã€‚

| sw0 | Green | Yellow | Red |
|-------|-------|-------|-------|
| 0 | 15 ç§’ | 1 ç§’ | 16 ç§’ |
| 1 |  7 ç§’ | 1 ç§’ |  8 ç§’ |

>ğŸ’¡ **Hintï¼š**
å€’æ•¸è¨ˆæ™‚éƒ¨åˆ†å¯ç”± C å»å®Œæˆï¼Œæ‰€ä»¥é€™å€‹ lab å¯ä¸åŠ å…¥è‡ªå·±è£½ä½œçš„ IP ï¼Œåƒ…éœ€ä½¿ç”¨ AXI GPIO å³å¯ã€‚

---

## åƒè€ƒ block design :

![](png/Block_design.png)

>ğŸ“Œ ç‚ºä»€éº¼åªç”¨ä¸€å€‹ GPIO IP ?  
ä¸€å€‹ AXI GPIO IP æœ‰å…©å€‹ channels ï¼Œåœ¨æ­¤æ¬¡çš„ Lab ä¸­ï¼Œåªæœƒç”¨åˆ°ä¸€å€‹ output å’Œä¸€å€‹ inputï¼Œå› æ­¤å¯åªä½¿ç”¨ä¸€å€‹ GPIO IP ã€‚ 


  
## GPIO IP è¨­å®š : 

Channel 1 ä½œç‚º rgb_led çš„ 6 bits output Channelã€‚  
Channel 2 ä½œç‚º switch çš„ 2 bits input Channelã€‚  
 
![](png/GPIO_IP.png)




## RGB Led é¡è‰²è¨­å®š :

| Preview | R | G | B | Binary | Hex | Name       |
|---------|---|---|---|--------|-----|------------|
|â¬› | 0 | 0 | 0 | 000 | 0x0 | Black     |
|ğŸŸ¦| 0 | 0 | 1 | 001 | 0x1 | Blue      |
|ğŸŸ©| 0 | 1 | 0 | 010 | 0x2 | Green     |
|ğŸŸ¦ğŸŸ©| 0 | 1 | 1 | 011 | 0x3 | Cyan      |
|ğŸŸ¥| 1 | 0 | 0 | 100 | 0x4 | Red       |
|ğŸŸ¥ğŸŸ¦| 1 | 0 | 1 | 101 | 0x5 | Magenta   |
|ğŸŸ¨ | 1 | 1 | 0 | 110 | 0x6 | Yellow    |
|â¬œ | 1 | 1 | 1 | 111 | 0x7 | White     |


___
## Demo ç¯„ä¾‹
[â–¶ Watch Video on YouTube](https://youtu.be/xx8UoVzsjbY)
