#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Mar 27 11:33:01 2024
# Process ID: 11452
# Current directory: C:/Users/etipr/Atelier_FFT/Vivado_projet/APP6
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4220 C:\Users\etipr\Atelier_FFT\Vivado_projet\APP6\APP6.xpr
# Log file: C:/Users/etipr/Atelier_FFT/Vivado_projet/APP6/vivado.log
# Journal file: C:/Users/etipr/Atelier_FFT/Vivado_projet/APP6\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/etipr/Atelier_FFT/Vivado_projet/APP6/APP6.xpr
update_compile_order -fileset sources_1
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/etipr/Atelier_FFT/Vivado_projet/APP6/APP6.srcs/sources_1/bd/design_1/design_1.bd]
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_design
open_bd_design {C:/Users/etipr/Atelier_FFT/Vivado_projet/APP6/APP6.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.transform_length {1024} CONFIG.implementation_options {automatically_select} CONFIG.number_of_stages_using_block_ram_for_data_and_phase_factors {3}] [get_bd_cells xfft_0]
endgroup
startgroup
endgroup
save_bd_design
reset_run synth_1
reset_run design_1_xfft_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
startgroup
set_property -dict [list CONFIG.C_TX_FIFO_DEPTH {1024} CONFIG.C_RX_FIFO_DEPTH {1024} CONFIG.C_TX_FIFO_PF_THRESHOLD {507} CONFIG.C_TX_FIFO_PE_THRESHOLD {5} CONFIG.C_RX_FIFO_PF_THRESHOLD {507} CONFIG.C_RX_FIFO_PE_THRESHOLD {5}] [get_bd_cells axi_fifo_mm_s_0]
endgroup
startgroup
set_property -dict [list CONFIG.C_TX_FIFO_DEPTH {1024} CONFIG.C_TX_FIFO_PF_THRESHOLD {507} CONFIG.C_TX_FIFO_PE_THRESHOLD {5}] [get_bd_cells axi_fifo_mm_s_1]
endgroup
save_bd_design
generate_target Simulation [get_files C:/Users/etipr/Atelier_FFT/Vivado_projet/APP6/APP6.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Users/etipr/Atelier_FFT/Vivado_projet/APP6/APP6.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/etipr/Atelier_FFT/Vivado_projet/APP6/APP6.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/etipr/Atelier_FFT/Vivado_projet/APP6/APP6.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/etipr/Atelier_FFT/Vivado_projet/APP6/APP6.ip_user_files -ipstatic_source_dir C:/Users/etipr/Atelier_FFT/Vivado_projet/APP6/APP6.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/etipr/Atelier_FFT/Vivado_projet/APP6/APP6.cache/compile_simlib/modelsim} {questa=C:/Users/etipr/Atelier_FFT/Vivado_projet/APP6/APP6.cache/compile_simlib/questa} {riviera=C:/Users/etipr/Atelier_FFT/Vivado_projet/APP6/APP6.cache/compile_simlib/riviera} {activehdl=C:/Users/etipr/Atelier_FFT/Vivado_projet/APP6/APP6.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
reset_run design_1_axi_fifo_mm_s_0_1_synth_1
reset_run design_1_axi_fifo_mm_s_0_2_synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/Users/etipr/Atelier_FFT/Vivado_projet/APP6/design_1_wrapper.xsa
startgroup
set_property -dict [list CONFIG.C_DATA_INTERFACE_TYPE {1} CONFIG.C_S_AXI4_DATA_WIDTH {64} CONFIG.C_AXIS_TUSER_WIDTH {8}] [get_bd_cells axi_fifo_mm_s_0]
endgroup
startgroup
set_property -dict [list CONFIG.C_DATA_INTERFACE_TYPE {1} CONFIG.C_S_AXI4_DATA_WIDTH {64} CONFIG.C_AXIS_TUSER_WIDTH {8}] [get_bd_cells axi_fifo_mm_s_1]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {/clk_wiz_1/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_fifo_mm_s_0/S_AXI_FULL} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_fifo_mm_s_0/S_AXI_FULL]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {/clk_wiz_1/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_fifo_mm_s_1/S_AXI_FULL} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_fifo_mm_s_1/S_AXI_FULL]
endgroup
save_bd_design
reset_run synth_1
reset_run design_1_axi_fifo_mm_s_0_1_synth_1
reset_run design_1_axi_fifo_mm_s_0_2_synth_1
reset_run design_1_xbar_0_synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
startgroup
set_property -dict [list CONFIG.C_S_AXI4_DATA_WIDTH {32} CONFIG.C_AXIS_TUSER_WIDTH {4}] [get_bd_cells axi_fifo_mm_s_1]
endgroup
startgroup
set_property -dict [list CONFIG.C_TX_FIFO_DEPTH {512} CONFIG.C_TX_FIFO_PF_THRESHOLD {507} CONFIG.C_TX_FIFO_PE_THRESHOLD {5}] [get_bd_cells axi_fifo_mm_s_1]
endgroup
generate_target all [get_files  C:/Users/etipr/Atelier_FFT/Vivado_projet/APP6/APP6.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_axi_fifo_mm_s_0_2] }
catch { config_ip_cache -export [get_ips -all design_1_auto_us_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_ds_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_ds_1] }
catch { config_ip_cache -export [get_ips -all design_1_auto_ds_2] }
catch { config_ip_cache -export [get_ips -all design_1_auto_ds_3] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_ds_4] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
export_ip_user_files -of_objects [get_files C:/Users/etipr/Atelier_FFT/Vivado_projet/APP6/APP6.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/etipr/Atelier_FFT/Vivado_projet/APP6/APP6.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_axi_fifo_mm_s_0_2_synth_1 design_1_auto_ds_4_synth_1 design_1_auto_pc_1_synth_1
wait_on_run design_1_axi_fifo_mm_s_0_2_synth_1
wait_on_run design_1_auto_ds_4_synth_1
wait_on_run design_1_auto_pc_1_synth_1
export_simulation -of_objects [get_files C:/Users/etipr/Atelier_FFT/Vivado_projet/APP6/APP6.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/etipr/Atelier_FFT/Vivado_projet/APP6/APP6.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/etipr/Atelier_FFT/Vivado_projet/APP6/APP6.ip_user_files -ipstatic_source_dir C:/Users/etipr/Atelier_FFT/Vivado_projet/APP6/APP6.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/etipr/Atelier_FFT/Vivado_projet/APP6/APP6.cache/compile_simlib/modelsim} {questa=C:/Users/etipr/Atelier_FFT/Vivado_projet/APP6/APP6.cache/compile_simlib/questa} {riviera=C:/Users/etipr/Atelier_FFT/Vivado_projet/APP6/APP6.cache/compile_simlib/riviera} {activehdl=C:/Users/etipr/Atelier_FFT/Vivado_projet/APP6/APP6.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
write_hw_platform -fixed -include_bit -force -file C:/Users/etipr/Projet_autotune_FPGA/design_1_wrapper.xsa
