<?xml version="1.0" encoding="UTF-8"?>
<BaliProject version="3.2" title="aula50_cordic" device="LFE5U-45F-6BG256C" default_implementation="impl1">
    <Options/>
    <Implementation title="impl1" dir="impl1" description="impl1" synthesis="lse" default_strategy="Strategy1">
        <Options def_top="cordic_serial_abs"/>
        <Source name="cordic.vhd" type="VHDL" type_short="VHDL" excluded="TRUE">
            <Options/>
        </Source>
        <Source name="cordic.v" type="Verilog" type_short="Verilog">
            <Options top_module="cordic_serial_abs"/>
        </Source>
        <Source name="cordic_serial_abs_tf.v" type="Verilog" type_short="Verilog" syn_sim="SimOnly">
            <Options/>
        </Source>
        <Source name="ROM_powerof2.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="aula50_cordic.lpf" type="Logic Preference" type_short="LPF">
            <Options/>
        </Source>
        <Source name="sim_cordic/sim_cordic.spf" type="Simulation Project File" type_short="SPF">
            <Options/>
        </Source>
        <Source name="sim_cordic_ang/sim_cordic_ang.spf" type="Simulation Project File" type_short="SPF">
            <Options/>
        </Source>
        <Source name="sim_cordic_angl/sim_cordic_angl.spf" type="Simulation Project File" type_short="SPF">
            <Options/>
        </Source>
        <Source name="sim_cordic_angle/sim_cordic_angle.spf" type="Simulation Project File" type_short="SPF">
            <Options/>
        </Source>
        <Source name="sim_cordic_z/sim_cordic_z.spf" type="Simulation Project File" type_short="SPF">
            <Options/>
        </Source>
    </Implementation>
    <Strategy name="Strategy1" file="aula50_cordic1.sty"/>
</BaliProject>
