BK = 4
CM = 16
NB = 32
NW = 16384
center_decode = true
compiler_name = "gf22nsd41p11s1dcl02msa04p1"
licensekey = "integrator"
memory_name = "SNPS_SP_HD_16Kx32"
pvt_enable = { 2 3 4 }
viewselect = { "allpvt" "allpvthtml" "dssum" "plef" "spice" "std_cells.lib" "verilog" "verilog_netlist" "verilog_vhd_stim" "vhd_rtl" }
