******************************************************************
//
//  Device    [devIBUFDSLAS]
//
//  project   [Pango]
//  
//  Author    [hzhang]
//
//  Abstract  [ b part of DS input, it is a path through to part A ]
//
//  Revision History:
//                       
//********************************************************************************/

gate device devIBUFDSLAS : device IOB_LA
{
    parameter 
    (   
        config string IOB_MODE          := "IBUFDS",

        config string TERMINATED         = "UNUSED",    /* "UNUSED" , "PULLUP" , "PULLDOWN" , "KEEPER" */
        config string HOT_SOCKET         = "ON",        // ON; OFF
        config string POWER_MODE         = "ON",        // ON; OFF
        config string VCCIO              = "3.3",       // "3.3" "2.5" "1.8" "1.5" "1.2"
        
        // ibuf
        config string HYS_DRIVE_MODE     = "NOHYS" ,    // "NOHYS","SMHYS_I","SMHYS_II","LGHYS","OD","UD" 
        config string VREF_MODE          = "IN"    ,    // "IN": VREF_IN; "OUT": VREF_OUT
        config string VREF_IN_MODE       = "OFF",    // "OFF" "0.45" "0.50" "0.55"
        config string DDR_TERM_MODE      = "ON",     // "TERM": "ON" "OFF"     
        config string VREF_OUT_MODE      = "VREF1",  // "VREF1" "VREF2" "VREF3" "EXT_DRV"         
        config string DIFF_IN_TERM_MODE  = "ON",     // "ON" "OFF"
        config string IOSTANDARD         = "DEFAULT" 
    );
   
    port
    (   
        output DIFFI_OUT, 
        input TO,
        inout  PAD
    );
};  // end of device devIBUFDSLAS


/*******************************************************************************

  Device    [devIBUFDSLAS]

  Author    []

  Abstract  [gate grid devIBUFDSLAS. structure nestlist]

  Revision History:

********************************************************************************/
structure netlist of devIBUFDSLAS
{
    // Wires connecting to ports. 
    wire ntPAD;
    
    DIFFI_OUT <= ntPAD;
    PAD    <= ntPAD;
    
};  // end of structure netlist of devIBUFDSLAS            
            
timing tnl of devIBUFDSLAS
{
    wire ntPAD;

    DIFFI_OUT <= ntPAD;
    PAD    <= ntPAD;
}
