{
    "name": "Xilinx Cache Ro 1port Without E HLS Test",
    "description": "Xilinx Cache Ro 1port Without E HLS Test",
    "flow": "hls",
    "platform_whitelist": [
        "u200"
    ],
    "platform_blacklist": [],
    "part_whitelist": [],
    "part_blacklist": [],
    "project": "test",
    "solution": "solution1",
    "clock": 3.3,
    "topfunction": "syn_top",
    "top": {
        "source": [
            "cache.cpp"
        ],
        "cflags": "-I${XF_PROJ_ROOT}/L1/include"
    },
    "testbench": {
        "source": [
            "cache_tb.cpp",
            "cache_tb.hpp"
        ],
        "cflags": "-I${XF_PROJ_ROOT}/L1/include",
        "ldflags": "",
        "argv": {
            "hls_csim": "1",
            "hls_cosim": "0"
        },
        "stdmath": false
    },
    "testinfo": {
        "disable": false,
        "jobs": [
            {
                "index": 0,
                "dependency": [],
                "env": "",
                "cmd": "",
                "max_memory_MB": 24576,
                "max_time_min": {
                    "hls_vivado_syn": 420,
                    "hls_csim": 60,
                    "hls_cosim": 420,
                    "hls_vivado_impl": 420,
                    "hls_csynth": 60
                }
            }
        ],
        "targets": [
            "hls_csim",
            "hls_csynth",
            "hls_cosim",
            "hls_vivado_syn",
            "hls_vivado_impl"
        ],
        "category": "canary"
    }
}
