Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3.1 (win64) Build 1034051 Fri Oct  3 17:14:12 MDT 2014
| Date         : Sun Jul 03 17:19:25 2016
| Host         : SG102 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file styxcpu_soc_timing_summary_routed.rpt -rpx styxcpu_soc_timing_summary_routed.rpx
| Design       : styxcpu_soc
| Device       : 7k160t-ffg676
| Speed File   : -1  PRODUCTION 1.11 2014-03-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 261 register/latch pins with no clock driven by root clock pin: rst (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ROM/wbs_ack_o_reg/C (HIGH)

 There are 2149 register/latch pins with no clock driven by root clock pin: clk_reg/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cnt_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cnt_reg[23]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cnt_reg[2]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sram_top0/wbs_ack_o_reg/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: styxcputop0/LLbit_reg0/LLbit_o_reg/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: styxcputop0/cp0_reg0/status_o_reg[0]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: styxcputop0/cp0_reg0/status_o_reg[10]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: styxcputop0/cp0_reg0/status_o_reg[11]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: styxcputop0/cp0_reg0/status_o_reg[1]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: styxcputop0/cp0_reg0/status_o_reg[8]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: styxcputop0/cp0_reg0/status_o_reg[9]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: styxcputop0/div0/ready_o_reg/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: styxcputop0/dwishbone_bus_if/wishbone_addr_o_reg[24]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: styxcputop0/dwishbone_bus_if/wishbone_addr_o_reg[25]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: styxcputop0/dwishbone_bus_if/wishbone_addr_o_reg[26]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: styxcputop0/dwishbone_bus_if/wishbone_addr_o_reg[27]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: styxcputop0/dwishbone_bus_if/wishbone_addr_o_reg[28]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: styxcputop0/dwishbone_bus_if/wishbone_addr_o_reg[29]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: styxcputop0/dwishbone_bus_if/wishbone_addr_o_reg[30]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: styxcputop0/dwishbone_bus_if/wishbone_addr_o_reg[31]/C (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: styxcputop0/dwishbone_bus_if/wishbone_state_reg[0]/C (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: styxcputop0/dwishbone_bus_if/wishbone_state_reg[1]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: styxcputop0/dwishbone_bus_if/wishbone_stb_o_reg/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: styxcputop0/ex0/cp0_reg_read_addr_o_reg[0]/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: styxcputop0/ex0/cp0_reg_read_addr_o_reg[1]/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: styxcputop0/ex0/cp0_reg_read_addr_o_reg[2]/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: styxcputop0/ex0/cp0_reg_read_addr_o_reg[3]/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: styxcputop0/ex0/cp0_reg_read_addr_o_reg[4]/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: styxcputop0/ex0/stallreq_for_madd_msub_reg/G (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: styxcputop0/ex_mem0/cnt_o_reg[0]/C (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: styxcputop0/ex_mem0/cnt_o_reg[1]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: styxcputop0/ex_mem0/mem_aluop_reg[0]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: styxcputop0/ex_mem0/mem_aluop_reg[1]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: styxcputop0/ex_mem0/mem_aluop_reg[2]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: styxcputop0/ex_mem0/mem_aluop_reg[3]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: styxcputop0/ex_mem0/mem_aluop_reg[4]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: styxcputop0/ex_mem0/mem_aluop_reg[5]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: styxcputop0/ex_mem0/mem_aluop_reg[6]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: styxcputop0/ex_mem0/mem_aluop_reg[7]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: styxcputop0/ex_mem0/mem_current_inst_address_reg[0]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: styxcputop0/ex_mem0/mem_current_inst_address_reg[10]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: styxcputop0/ex_mem0/mem_current_inst_address_reg[11]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: styxcputop0/ex_mem0/mem_current_inst_address_reg[12]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: styxcputop0/ex_mem0/mem_current_inst_address_reg[13]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: styxcputop0/ex_mem0/mem_current_inst_address_reg[14]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: styxcputop0/ex_mem0/mem_current_inst_address_reg[15]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: styxcputop0/ex_mem0/mem_current_inst_address_reg[16]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: styxcputop0/ex_mem0/mem_current_inst_address_reg[17]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: styxcputop0/ex_mem0/mem_current_inst_address_reg[18]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: styxcputop0/ex_mem0/mem_current_inst_address_reg[19]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: styxcputop0/ex_mem0/mem_current_inst_address_reg[1]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: styxcputop0/ex_mem0/mem_current_inst_address_reg[20]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: styxcputop0/ex_mem0/mem_current_inst_address_reg[21]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: styxcputop0/ex_mem0/mem_current_inst_address_reg[22]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: styxcputop0/ex_mem0/mem_current_inst_address_reg[23]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: styxcputop0/ex_mem0/mem_current_inst_address_reg[24]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: styxcputop0/ex_mem0/mem_current_inst_address_reg[25]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: styxcputop0/ex_mem0/mem_current_inst_address_reg[26]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: styxcputop0/ex_mem0/mem_current_inst_address_reg[27]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: styxcputop0/ex_mem0/mem_current_inst_address_reg[28]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: styxcputop0/ex_mem0/mem_current_inst_address_reg[29]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: styxcputop0/ex_mem0/mem_current_inst_address_reg[2]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: styxcputop0/ex_mem0/mem_current_inst_address_reg[30]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: styxcputop0/ex_mem0/mem_current_inst_address_reg[31]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: styxcputop0/ex_mem0/mem_current_inst_address_reg[3]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: styxcputop0/ex_mem0/mem_current_inst_address_reg[4]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: styxcputop0/ex_mem0/mem_current_inst_address_reg[5]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: styxcputop0/ex_mem0/mem_current_inst_address_reg[6]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: styxcputop0/ex_mem0/mem_current_inst_address_reg[7]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: styxcputop0/ex_mem0/mem_current_inst_address_reg[8]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: styxcputop0/ex_mem0/mem_current_inst_address_reg[9]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: styxcputop0/ex_mem0/mem_excepttype_reg[10]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: styxcputop0/ex_mem0/mem_excepttype_reg[11]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: styxcputop0/ex_mem0/mem_excepttype_reg[12]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: styxcputop0/ex_mem0/mem_excepttype_reg[8]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: styxcputop0/ex_mem0/mem_excepttype_reg[9]/C (HIGH)

 There are 231 register/latch pins with no clock driven by root clock pin: styxcputop0/id_ex0/ex_aluop_reg[0]/C (HIGH)

 There are 231 register/latch pins with no clock driven by root clock pin: styxcputop0/id_ex0/ex_aluop_reg[1]/C (HIGH)

 There are 231 register/latch pins with no clock driven by root clock pin: styxcputop0/id_ex0/ex_aluop_reg[2]/C (HIGH)

 There are 231 register/latch pins with no clock driven by root clock pin: styxcputop0/id_ex0/ex_aluop_reg[3]/C (HIGH)

 There are 231 register/latch pins with no clock driven by root clock pin: styxcputop0/id_ex0/ex_aluop_reg[4]/C (HIGH)

 There are 231 register/latch pins with no clock driven by root clock pin: styxcputop0/id_ex0/ex_aluop_reg[5]/C (HIGH)

 There are 231 register/latch pins with no clock driven by root clock pin: styxcputop0/id_ex0/ex_aluop_reg[6]/C (HIGH)

 There are 231 register/latch pins with no clock driven by root clock pin: styxcputop0/id_ex0/ex_aluop_reg[7]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: styxcputop0/id_ex0/ex_wd_reg[0]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: styxcputop0/id_ex0/ex_wd_reg[1]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: styxcputop0/id_ex0/ex_wd_reg[2]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: styxcputop0/id_ex0/ex_wd_reg[3]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: styxcputop0/id_ex0/ex_wd_reg[4]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: styxcputop0/if_id0/id_inst_reg[0]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: styxcputop0/if_id0/id_inst_reg[10]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: styxcputop0/if_id0/id_inst_reg[16]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: styxcputop0/if_id0/id_inst_reg[17]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: styxcputop0/if_id0/id_inst_reg[18]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: styxcputop0/if_id0/id_inst_reg[19]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: styxcputop0/if_id0/id_inst_reg[1]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: styxcputop0/if_id0/id_inst_reg[20]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: styxcputop0/if_id0/id_inst_reg[21]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: styxcputop0/if_id0/id_inst_reg[22]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: styxcputop0/if_id0/id_inst_reg[23]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: styxcputop0/if_id0/id_inst_reg[24]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: styxcputop0/if_id0/id_inst_reg[25]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: styxcputop0/if_id0/id_inst_reg[26]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: styxcputop0/if_id0/id_inst_reg[27]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: styxcputop0/if_id0/id_inst_reg[28]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: styxcputop0/if_id0/id_inst_reg[29]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: styxcputop0/if_id0/id_inst_reg[2]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: styxcputop0/if_id0/id_inst_reg[30]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: styxcputop0/if_id0/id_inst_reg[31]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: styxcputop0/if_id0/id_inst_reg[3]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: styxcputop0/if_id0/id_inst_reg[4]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: styxcputop0/if_id0/id_inst_reg[5]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: styxcputop0/if_id0/id_inst_reg[6]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: styxcputop0/if_id0/id_inst_reg[7]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: styxcputop0/if_id0/id_inst_reg[8]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: styxcputop0/if_id0/id_inst_reg[9]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: styxcputop0/iwishbone_bus_if/wishbone_addr_o_reg[24]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: styxcputop0/iwishbone_bus_if/wishbone_addr_o_reg[25]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: styxcputop0/iwishbone_bus_if/wishbone_addr_o_reg[26]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: styxcputop0/iwishbone_bus_if/wishbone_addr_o_reg[27]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: styxcputop0/iwishbone_bus_if/wishbone_addr_o_reg[28]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: styxcputop0/iwishbone_bus_if/wishbone_addr_o_reg[29]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: styxcputop0/iwishbone_bus_if/wishbone_addr_o_reg[30]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: styxcputop0/iwishbone_bus_if/wishbone_addr_o_reg[31]/C (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: styxcputop0/iwishbone_bus_if/wishbone_state_reg[0]/C (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: styxcputop0/iwishbone_bus_if/wishbone_state_reg[1]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: styxcputop0/iwishbone_bus_if/wishbone_stb_o_reg/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: styxcputop0/mem0/cp0_cause_reg[10]/G (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: styxcputop0/mem0/cp0_cause_reg[11]/G (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: styxcputop0/mem0/cp0_cause_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: styxcputop0/mem0/cp0_cause_reg[9]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: styxcputop0/mem_wb0/wb_LLbit_value_reg/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: styxcputop0/mem_wb0/wb_LLbit_we_reg/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: styxcputop0/mem_wb0/wb_cp0_reg_data_reg[0]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: styxcputop0/mem_wb0/wb_cp0_reg_data_reg[10]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: styxcputop0/mem_wb0/wb_cp0_reg_data_reg[11]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: styxcputop0/mem_wb0/wb_cp0_reg_data_reg[1]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: styxcputop0/mem_wb0/wb_cp0_reg_data_reg[8]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: styxcputop0/mem_wb0/wb_cp0_reg_data_reg[9]/C (HIGH)

 There are 98 register/latch pins with no clock driven by root clock pin: styxcputop0/mem_wb0/wb_cp0_reg_we_reg/C (HIGH)

 There are 98 register/latch pins with no clock driven by root clock pin: styxcputop0/mem_wb0/wb_cp0_reg_write_addr_reg[0]/C (HIGH)

 There are 98 register/latch pins with no clock driven by root clock pin: styxcputop0/mem_wb0/wb_cp0_reg_write_addr_reg[1]/C (HIGH)

 There are 98 register/latch pins with no clock driven by root clock pin: styxcputop0/mem_wb0/wb_cp0_reg_write_addr_reg[2]/C (HIGH)

 There are 98 register/latch pins with no clock driven by root clock pin: styxcputop0/mem_wb0/wb_cp0_reg_write_addr_reg[3]/C (HIGH)

 There are 98 register/latch pins with no clock driven by root clock pin: styxcputop0/mem_wb0/wb_cp0_reg_write_addr_reg[4]/C (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: styxcputop0/pc_reg0/ce_reg/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: swh_reg/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_top0/wb_interface/wb_ack_o_reg/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/m0/s15_cyc_o_reg/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/m1/s15_cyc_o_reg/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/rf/rf_ack_reg/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/s0/msel/arb0/state_reg[0]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/s0/msel/arb1/state_reg[0]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/s0/msel/arb2/state_reg[0]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/s0/msel/arb3/state_reg[0]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/s0/msel/pri_out_reg[0]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/s0/msel/pri_out_reg[1]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/s1/msel/arb0/state_reg[0]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/s1/msel/arb1/state_reg[0]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/s1/msel/arb2/state_reg[0]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/s1/msel/arb3/state_reg[0]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/s1/msel/pri_out_reg[0]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/s1/msel/pri_out_reg[1]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/s15/m0_cyc_r_reg/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/s15/m1_cyc_r_reg/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/s15/msel/arb0/state_reg[0]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/s15/msel/arb1/state_reg[0]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/s15/msel/arb2/state_reg[0]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/s15/msel/arb3/state_reg[0]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/s15/msel/pri_out_reg[0]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/s15/msel/pri_out_reg[1]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/s3/msel/arb0/state_reg[0]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/s3/msel/arb1/state_reg[0]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/s3/msel/arb2/state_reg[0]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/s3/msel/arb3/state_reg[0]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/s3/msel/pri_out_reg[0]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/s3/msel/pri_out_reg[1]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 6973 pins that are not constrained for maximum delay. (HIGH)

 There are 4 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 38 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 74 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but has a clock definition.


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.962        0.000                      0                  215        0.148        0.000                      0                  215        4.650        0.000                       0                   136  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.962        0.000                      0                  215        0.148        0.000                      0                  215        4.650        0.000                       0                   136  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.962ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.962ns  (required time - arrival time)
  Source:                 bd_disp_top/P2S_SEG/data_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_disp_top/P2S_SEG/buff_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.644ns  (logic 0.654ns (17.945%)  route 2.990ns (82.055%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.516ns = ( 14.516 - 10.000 ) 
    Source Clock Delay      (SCD):    4.861ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    clk100
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk100_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.432     4.861    bd_disp_top/P2S_SEG/clk100_IBUF_BUFG
    SLICE_X22Y125                                                     r  bd_disp_top/P2S_SEG/data_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y125        FDRE (Prop_fdre_C_Q)         0.308     5.169 f  bd_disp_top/P2S_SEG/data_count_reg[3]/Q
                         net (fo=5, routed)           0.698     5.867    bd_disp_top/P2S_SEG/data_count[3]
    SLICE_X22Y123        LUT5 (Prop_lut5_I4_O)        0.068     5.935 f  bd_disp_top/P2S_SEG/buff[62]_i_10/O
                         net (fo=1, routed)           0.317     6.253    bd_disp_top/P2S_SEG/n_18_buff[62]_i_10
    SLICE_X21Y124        LUT6 (Prop_lut6_I0_O)        0.172     6.425 f  bd_disp_top/P2S_SEG/buff[62]_i_3/O
                         net (fo=57, routed)          0.691     7.115    bd_disp_top/P2S_SEG/O55
    SLICE_X21Y136        LUT6 (Prop_lut6_I4_O)        0.053     7.168 r  bd_disp_top/P2S_SEG/buff[62]_i_1/O
                         net (fo=66, routed)          0.655     7.824    bd_disp_top/P2S_SEG/n_18_buff[62]_i_1
    SLICE_X16Y134        LUT6 (Prop_lut6_I0_O)        0.053     7.877 r  bd_disp_top/P2S_SEG/buff[64]_i_1/O
                         net (fo=9, routed)           0.629     8.506    bd_disp_top/P2S_SEG/n_18_buff[64]_i_1
    SLICE_X18Y132        FDRE                                         r  bd_disp_top/P2S_SEG/buff_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk100
                         net (fo=0)                   0.000    10.000    clk100
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.447    13.067    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk100_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.336    14.516    bd_disp_top/P2S_SEG/clk100_IBUF_BUFG
    SLICE_X18Y132                                                     r  bd_disp_top/P2S_SEG/buff_reg[7]/C
                         clock pessimism              0.331    14.847    
                         clock uncertainty           -0.035    14.812    
    SLICE_X18Y132        FDRE (Setup_fdre_C_R)       -0.344    14.468    bd_disp_top/P2S_SEG/buff_reg[7]
  -------------------------------------------------------------------
                         required time                         14.468    
                         arrival time                          -8.506    
  -------------------------------------------------------------------
                         slack                                  5.962    

Slack (MET) :             5.968ns  (required time - arrival time)
  Source:                 bd_disp_top/P2S_SEG/data_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_disp_top/P2S_SEG/buff_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.637ns  (logic 0.654ns (17.984%)  route 2.983ns (82.016%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.514ns = ( 14.514 - 10.000 ) 
    Source Clock Delay      (SCD):    4.861ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    clk100
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk100_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.432     4.861    bd_disp_top/P2S_SEG/clk100_IBUF_BUFG
    SLICE_X22Y125                                                     r  bd_disp_top/P2S_SEG/data_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y125        FDRE (Prop_fdre_C_Q)         0.308     5.169 f  bd_disp_top/P2S_SEG/data_count_reg[3]/Q
                         net (fo=5, routed)           0.698     5.867    bd_disp_top/P2S_SEG/data_count[3]
    SLICE_X22Y123        LUT5 (Prop_lut5_I4_O)        0.068     5.935 f  bd_disp_top/P2S_SEG/buff[62]_i_10/O
                         net (fo=1, routed)           0.317     6.253    bd_disp_top/P2S_SEG/n_18_buff[62]_i_10
    SLICE_X21Y124        LUT6 (Prop_lut6_I0_O)        0.172     6.425 f  bd_disp_top/P2S_SEG/buff[62]_i_3/O
                         net (fo=57, routed)          0.691     7.115    bd_disp_top/P2S_SEG/O55
    SLICE_X21Y136        LUT6 (Prop_lut6_I4_O)        0.053     7.168 r  bd_disp_top/P2S_SEG/buff[62]_i_1/O
                         net (fo=66, routed)          0.655     7.824    bd_disp_top/P2S_SEG/n_18_buff[62]_i_1
    SLICE_X16Y134        LUT6 (Prop_lut6_I0_O)        0.053     7.877 r  bd_disp_top/P2S_SEG/buff[64]_i_1/O
                         net (fo=9, routed)           0.621     8.498    bd_disp_top/P2S_SEG/n_18_buff[64]_i_1
    SLICE_X14Y130        FDRE                                         r  bd_disp_top/P2S_SEG/buff_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk100
                         net (fo=0)                   0.000    10.000    clk100
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.447    13.067    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk100_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.334    14.514    bd_disp_top/P2S_SEG/clk100_IBUF_BUFG
    SLICE_X14Y130                                                     r  bd_disp_top/P2S_SEG/buff_reg[23]/C
                         clock pessimism              0.331    14.845    
                         clock uncertainty           -0.035    14.810    
    SLICE_X14Y130        FDRE (Setup_fdre_C_R)       -0.344    14.466    bd_disp_top/P2S_SEG/buff_reg[23]
  -------------------------------------------------------------------
                         required time                         14.466    
                         arrival time                          -8.498    
  -------------------------------------------------------------------
                         slack                                  5.968    

Slack (MET) :             6.059ns  (required time - arrival time)
  Source:                 bd_disp_top/P2S_SEG/data_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_disp_top/P2S_SEG/buff_reg[47]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.549ns  (logic 0.654ns (18.427%)  route 2.895ns (81.573%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.518ns = ( 14.518 - 10.000 ) 
    Source Clock Delay      (SCD):    4.861ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    clk100
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk100_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.432     4.861    bd_disp_top/P2S_SEG/clk100_IBUF_BUFG
    SLICE_X22Y125                                                     r  bd_disp_top/P2S_SEG/data_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y125        FDRE (Prop_fdre_C_Q)         0.308     5.169 f  bd_disp_top/P2S_SEG/data_count_reg[3]/Q
                         net (fo=5, routed)           0.698     5.867    bd_disp_top/P2S_SEG/data_count[3]
    SLICE_X22Y123        LUT5 (Prop_lut5_I4_O)        0.068     5.935 f  bd_disp_top/P2S_SEG/buff[62]_i_10/O
                         net (fo=1, routed)           0.317     6.253    bd_disp_top/P2S_SEG/n_18_buff[62]_i_10
    SLICE_X21Y124        LUT6 (Prop_lut6_I0_O)        0.172     6.425 f  bd_disp_top/P2S_SEG/buff[62]_i_3/O
                         net (fo=57, routed)          0.691     7.115    bd_disp_top/P2S_SEG/O55
    SLICE_X21Y136        LUT6 (Prop_lut6_I4_O)        0.053     7.168 r  bd_disp_top/P2S_SEG/buff[62]_i_1/O
                         net (fo=66, routed)          0.655     7.824    bd_disp_top/P2S_SEG/n_18_buff[62]_i_1
    SLICE_X16Y134        LUT6 (Prop_lut6_I0_O)        0.053     7.877 r  bd_disp_top/P2S_SEG/buff[64]_i_1/O
                         net (fo=9, routed)           0.534     8.410    bd_disp_top/P2S_SEG/n_18_buff[64]_i_1
    SLICE_X18Y135        FDRE                                         r  bd_disp_top/P2S_SEG/buff_reg[47]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk100
                         net (fo=0)                   0.000    10.000    clk100
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.447    13.067    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk100_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.338    14.518    bd_disp_top/P2S_SEG/clk100_IBUF_BUFG
    SLICE_X18Y135                                                     r  bd_disp_top/P2S_SEG/buff_reg[47]/C
                         clock pessimism              0.331    14.849    
                         clock uncertainty           -0.035    14.814    
    SLICE_X18Y135        FDRE (Setup_fdre_C_R)       -0.344    14.470    bd_disp_top/P2S_SEG/buff_reg[47]
  -------------------------------------------------------------------
                         required time                         14.470    
                         arrival time                          -8.410    
  -------------------------------------------------------------------
                         slack                                  6.059    

Slack (MET) :             6.062ns  (required time - arrival time)
  Source:                 bd_disp_top/P2S_SEG/data_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_disp_top/P2S_SEG/buff_reg[55]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.546ns  (logic 0.654ns (18.446%)  route 2.892ns (81.554%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.517ns = ( 14.517 - 10.000 ) 
    Source Clock Delay      (SCD):    4.861ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    clk100
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk100_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.432     4.861    bd_disp_top/P2S_SEG/clk100_IBUF_BUFG
    SLICE_X22Y125                                                     r  bd_disp_top/P2S_SEG/data_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y125        FDRE (Prop_fdre_C_Q)         0.308     5.169 f  bd_disp_top/P2S_SEG/data_count_reg[3]/Q
                         net (fo=5, routed)           0.698     5.867    bd_disp_top/P2S_SEG/data_count[3]
    SLICE_X22Y123        LUT5 (Prop_lut5_I4_O)        0.068     5.935 f  bd_disp_top/P2S_SEG/buff[62]_i_10/O
                         net (fo=1, routed)           0.317     6.253    bd_disp_top/P2S_SEG/n_18_buff[62]_i_10
    SLICE_X21Y124        LUT6 (Prop_lut6_I0_O)        0.172     6.425 f  bd_disp_top/P2S_SEG/buff[62]_i_3/O
                         net (fo=57, routed)          0.691     7.115    bd_disp_top/P2S_SEG/O55
    SLICE_X21Y136        LUT6 (Prop_lut6_I4_O)        0.053     7.168 r  bd_disp_top/P2S_SEG/buff[62]_i_1/O
                         net (fo=66, routed)          0.655     7.824    bd_disp_top/P2S_SEG/n_18_buff[62]_i_1
    SLICE_X16Y134        LUT6 (Prop_lut6_I0_O)        0.053     7.877 r  bd_disp_top/P2S_SEG/buff[64]_i_1/O
                         net (fo=9, routed)           0.530     8.407    bd_disp_top/P2S_SEG/n_18_buff[64]_i_1
    SLICE_X20Y135        FDRE                                         r  bd_disp_top/P2S_SEG/buff_reg[55]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk100
                         net (fo=0)                   0.000    10.000    clk100
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.447    13.067    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk100_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.337    14.517    bd_disp_top/P2S_SEG/clk100_IBUF_BUFG
    SLICE_X20Y135                                                     r  bd_disp_top/P2S_SEG/buff_reg[55]/C
                         clock pessimism              0.331    14.848    
                         clock uncertainty           -0.035    14.813    
    SLICE_X20Y135        FDRE (Setup_fdre_C_R)       -0.344    14.469    bd_disp_top/P2S_SEG/buff_reg[55]
  -------------------------------------------------------------------
                         required time                         14.469    
                         arrival time                          -8.407    
  -------------------------------------------------------------------
                         slack                                  6.062    

Slack (MET) :             6.062ns  (required time - arrival time)
  Source:                 bd_disp_top/P2S_SEG/data_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_disp_top/P2S_SEG/buff_reg[39]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.544ns  (logic 0.654ns (18.452%)  route 2.890ns (81.548%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.516ns = ( 14.516 - 10.000 ) 
    Source Clock Delay      (SCD):    4.861ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    clk100
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk100_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.432     4.861    bd_disp_top/P2S_SEG/clk100_IBUF_BUFG
    SLICE_X22Y125                                                     r  bd_disp_top/P2S_SEG/data_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y125        FDRE (Prop_fdre_C_Q)         0.308     5.169 f  bd_disp_top/P2S_SEG/data_count_reg[3]/Q
                         net (fo=5, routed)           0.698     5.867    bd_disp_top/P2S_SEG/data_count[3]
    SLICE_X22Y123        LUT5 (Prop_lut5_I4_O)        0.068     5.935 f  bd_disp_top/P2S_SEG/buff[62]_i_10/O
                         net (fo=1, routed)           0.317     6.253    bd_disp_top/P2S_SEG/n_18_buff[62]_i_10
    SLICE_X21Y124        LUT6 (Prop_lut6_I0_O)        0.172     6.425 f  bd_disp_top/P2S_SEG/buff[62]_i_3/O
                         net (fo=57, routed)          0.691     7.115    bd_disp_top/P2S_SEG/O55
    SLICE_X21Y136        LUT6 (Prop_lut6_I4_O)        0.053     7.168 r  bd_disp_top/P2S_SEG/buff[62]_i_1/O
                         net (fo=66, routed)          0.655     7.824    bd_disp_top/P2S_SEG/n_18_buff[62]_i_1
    SLICE_X16Y134        LUT6 (Prop_lut6_I0_O)        0.053     7.877 r  bd_disp_top/P2S_SEG/buff[64]_i_1/O
                         net (fo=9, routed)           0.529     8.406    bd_disp_top/P2S_SEG/n_18_buff[64]_i_1
    SLICE_X18Y133        FDRE                                         r  bd_disp_top/P2S_SEG/buff_reg[39]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk100
                         net (fo=0)                   0.000    10.000    clk100
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.447    13.067    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk100_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.336    14.516    bd_disp_top/P2S_SEG/clk100_IBUF_BUFG
    SLICE_X18Y133                                                     r  bd_disp_top/P2S_SEG/buff_reg[39]/C
                         clock pessimism              0.331    14.847    
                         clock uncertainty           -0.035    14.812    
    SLICE_X18Y133        FDRE (Setup_fdre_C_R)       -0.344    14.468    bd_disp_top/P2S_SEG/buff_reg[39]
  -------------------------------------------------------------------
                         required time                         14.468    
                         arrival time                          -8.406    
  -------------------------------------------------------------------
                         slack                                  6.062    

Slack (MET) :             6.110ns  (required time - arrival time)
  Source:                 bd_disp_top/P2S_SEG/data_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_disp_top/P2S_SEG/buff_reg[63]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.497ns  (logic 0.654ns (18.699%)  route 2.843ns (81.301%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.517ns = ( 14.517 - 10.000 ) 
    Source Clock Delay      (SCD):    4.861ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    clk100
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk100_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.432     4.861    bd_disp_top/P2S_SEG/clk100_IBUF_BUFG
    SLICE_X22Y125                                                     r  bd_disp_top/P2S_SEG/data_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y125        FDRE (Prop_fdre_C_Q)         0.308     5.169 f  bd_disp_top/P2S_SEG/data_count_reg[3]/Q
                         net (fo=5, routed)           0.698     5.867    bd_disp_top/P2S_SEG/data_count[3]
    SLICE_X22Y123        LUT5 (Prop_lut5_I4_O)        0.068     5.935 f  bd_disp_top/P2S_SEG/buff[62]_i_10/O
                         net (fo=1, routed)           0.317     6.253    bd_disp_top/P2S_SEG/n_18_buff[62]_i_10
    SLICE_X21Y124        LUT6 (Prop_lut6_I0_O)        0.172     6.425 f  bd_disp_top/P2S_SEG/buff[62]_i_3/O
                         net (fo=57, routed)          0.691     7.115    bd_disp_top/P2S_SEG/O55
    SLICE_X21Y136        LUT6 (Prop_lut6_I4_O)        0.053     7.168 r  bd_disp_top/P2S_SEG/buff[62]_i_1/O
                         net (fo=66, routed)          0.655     7.824    bd_disp_top/P2S_SEG/n_18_buff[62]_i_1
    SLICE_X16Y134        LUT6 (Prop_lut6_I0_O)        0.053     7.877 r  bd_disp_top/P2S_SEG/buff[64]_i_1/O
                         net (fo=9, routed)           0.482     8.359    bd_disp_top/P2S_SEG/n_18_buff[64]_i_1
    SLICE_X16Y134        FDRE                                         r  bd_disp_top/P2S_SEG/buff_reg[63]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk100
                         net (fo=0)                   0.000    10.000    clk100
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.447    13.067    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk100_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.337    14.517    bd_disp_top/P2S_SEG/clk100_IBUF_BUFG
    SLICE_X16Y134                                                     r  bd_disp_top/P2S_SEG/buff_reg[63]/C
                         clock pessimism              0.331    14.848    
                         clock uncertainty           -0.035    14.813    
    SLICE_X16Y134        FDRE (Setup_fdre_C_R)       -0.344    14.469    bd_disp_top/P2S_SEG/buff_reg[63]
  -------------------------------------------------------------------
                         required time                         14.469    
                         arrival time                          -8.359    
  -------------------------------------------------------------------
                         slack                                  6.110    

Slack (MET) :             6.110ns  (required time - arrival time)
  Source:                 bd_disp_top/P2S_SEG/data_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_disp_top/P2S_SEG/buff_reg[64]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.497ns  (logic 0.654ns (18.699%)  route 2.843ns (81.301%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.517ns = ( 14.517 - 10.000 ) 
    Source Clock Delay      (SCD):    4.861ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    clk100
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk100_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.432     4.861    bd_disp_top/P2S_SEG/clk100_IBUF_BUFG
    SLICE_X22Y125                                                     r  bd_disp_top/P2S_SEG/data_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y125        FDRE (Prop_fdre_C_Q)         0.308     5.169 f  bd_disp_top/P2S_SEG/data_count_reg[3]/Q
                         net (fo=5, routed)           0.698     5.867    bd_disp_top/P2S_SEG/data_count[3]
    SLICE_X22Y123        LUT5 (Prop_lut5_I4_O)        0.068     5.935 f  bd_disp_top/P2S_SEG/buff[62]_i_10/O
                         net (fo=1, routed)           0.317     6.253    bd_disp_top/P2S_SEG/n_18_buff[62]_i_10
    SLICE_X21Y124        LUT6 (Prop_lut6_I0_O)        0.172     6.425 f  bd_disp_top/P2S_SEG/buff[62]_i_3/O
                         net (fo=57, routed)          0.691     7.115    bd_disp_top/P2S_SEG/O55
    SLICE_X21Y136        LUT6 (Prop_lut6_I4_O)        0.053     7.168 r  bd_disp_top/P2S_SEG/buff[62]_i_1/O
                         net (fo=66, routed)          0.655     7.824    bd_disp_top/P2S_SEG/n_18_buff[62]_i_1
    SLICE_X16Y134        LUT6 (Prop_lut6_I0_O)        0.053     7.877 r  bd_disp_top/P2S_SEG/buff[64]_i_1/O
                         net (fo=9, routed)           0.482     8.359    bd_disp_top/P2S_SEG/n_18_buff[64]_i_1
    SLICE_X16Y134        FDRE                                         r  bd_disp_top/P2S_SEG/buff_reg[64]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk100
                         net (fo=0)                   0.000    10.000    clk100
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.447    13.067    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk100_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.337    14.517    bd_disp_top/P2S_SEG/clk100_IBUF_BUFG
    SLICE_X16Y134                                                     r  bd_disp_top/P2S_SEG/buff_reg[64]/C
                         clock pessimism              0.331    14.848    
                         clock uncertainty           -0.035    14.813    
    SLICE_X16Y134        FDRE (Setup_fdre_C_R)       -0.344    14.469    bd_disp_top/P2S_SEG/buff_reg[64]
  -------------------------------------------------------------------
                         required time                         14.469    
                         arrival time                          -8.359    
  -------------------------------------------------------------------
                         slack                                  6.110    

Slack (MET) :             6.135ns  (required time - arrival time)
  Source:                 bd_disp_top/P2S_SEG/data_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_disp_top/P2S_SEG/buff_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.472ns  (logic 0.654ns (18.838%)  route 2.818ns (81.162%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.516ns = ( 14.516 - 10.000 ) 
    Source Clock Delay      (SCD):    4.861ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    clk100
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk100_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.432     4.861    bd_disp_top/P2S_SEG/clk100_IBUF_BUFG
    SLICE_X22Y125                                                     r  bd_disp_top/P2S_SEG/data_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y125        FDRE (Prop_fdre_C_Q)         0.308     5.169 f  bd_disp_top/P2S_SEG/data_count_reg[3]/Q
                         net (fo=5, routed)           0.698     5.867    bd_disp_top/P2S_SEG/data_count[3]
    SLICE_X22Y123        LUT5 (Prop_lut5_I4_O)        0.068     5.935 f  bd_disp_top/P2S_SEG/buff[62]_i_10/O
                         net (fo=1, routed)           0.317     6.253    bd_disp_top/P2S_SEG/n_18_buff[62]_i_10
    SLICE_X21Y124        LUT6 (Prop_lut6_I0_O)        0.172     6.425 f  bd_disp_top/P2S_SEG/buff[62]_i_3/O
                         net (fo=57, routed)          0.691     7.115    bd_disp_top/P2S_SEG/O55
    SLICE_X21Y136        LUT6 (Prop_lut6_I4_O)        0.053     7.168 r  bd_disp_top/P2S_SEG/buff[62]_i_1/O
                         net (fo=66, routed)          0.655     7.824    bd_disp_top/P2S_SEG/n_18_buff[62]_i_1
    SLICE_X16Y134        LUT6 (Prop_lut6_I0_O)        0.053     7.877 r  bd_disp_top/P2S_SEG/buff[64]_i_1/O
                         net (fo=9, routed)           0.456     8.333    bd_disp_top/P2S_SEG/n_18_buff[64]_i_1
    SLICE_X16Y132        FDRE                                         r  bd_disp_top/P2S_SEG/buff_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk100
                         net (fo=0)                   0.000    10.000    clk100
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.447    13.067    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk100_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.336    14.516    bd_disp_top/P2S_SEG/clk100_IBUF_BUFG
    SLICE_X16Y132                                                     r  bd_disp_top/P2S_SEG/buff_reg[15]/C
                         clock pessimism              0.331    14.847    
                         clock uncertainty           -0.035    14.812    
    SLICE_X16Y132        FDRE (Setup_fdre_C_R)       -0.344    14.468    bd_disp_top/P2S_SEG/buff_reg[15]
  -------------------------------------------------------------------
                         required time                         14.468    
                         arrival time                          -8.333    
  -------------------------------------------------------------------
                         slack                                  6.135    

Slack (MET) :             6.163ns  (required time - arrival time)
  Source:                 bd_disp_top/P2S_SEG/data_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_disp_top/P2S_SEG/buff_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.445ns  (logic 0.654ns (18.983%)  route 2.791ns (81.017%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.518ns = ( 14.518 - 10.000 ) 
    Source Clock Delay      (SCD):    4.861ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    clk100
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk100_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.432     4.861    bd_disp_top/P2S_SEG/clk100_IBUF_BUFG
    SLICE_X22Y125                                                     r  bd_disp_top/P2S_SEG/data_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y125        FDRE (Prop_fdre_C_Q)         0.308     5.169 f  bd_disp_top/P2S_SEG/data_count_reg[3]/Q
                         net (fo=5, routed)           0.698     5.867    bd_disp_top/P2S_SEG/data_count[3]
    SLICE_X22Y123        LUT5 (Prop_lut5_I4_O)        0.068     5.935 f  bd_disp_top/P2S_SEG/buff[62]_i_10/O
                         net (fo=1, routed)           0.317     6.253    bd_disp_top/P2S_SEG/n_18_buff[62]_i_10
    SLICE_X21Y124        LUT6 (Prop_lut6_I0_O)        0.172     6.425 f  bd_disp_top/P2S_SEG/buff[62]_i_3/O
                         net (fo=57, routed)          0.691     7.115    bd_disp_top/P2S_SEG/O55
    SLICE_X21Y136        LUT6 (Prop_lut6_I4_O)        0.053     7.168 r  bd_disp_top/P2S_SEG/buff[62]_i_1/O
                         net (fo=66, routed)          0.655     7.824    bd_disp_top/P2S_SEG/n_18_buff[62]_i_1
    SLICE_X16Y134        LUT6 (Prop_lut6_I0_O)        0.053     7.877 r  bd_disp_top/P2S_SEG/buff[64]_i_1/O
                         net (fo=9, routed)           0.430     8.306    bd_disp_top/P2S_SEG/n_18_buff[64]_i_1
    SLICE_X14Y134        FDRE                                         r  bd_disp_top/P2S_SEG/buff_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk100
                         net (fo=0)                   0.000    10.000    clk100
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.447    13.067    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk100_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.338    14.518    bd_disp_top/P2S_SEG/clk100_IBUF_BUFG
    SLICE_X14Y134                                                     r  bd_disp_top/P2S_SEG/buff_reg[31]/C
                         clock pessimism              0.331    14.849    
                         clock uncertainty           -0.035    14.814    
    SLICE_X14Y134        FDRE (Setup_fdre_C_R)       -0.344    14.470    bd_disp_top/P2S_SEG/buff_reg[31]
  -------------------------------------------------------------------
                         required time                         14.470    
                         arrival time                          -8.306    
  -------------------------------------------------------------------
                         slack                                  6.163    

Slack (MET) :             6.628ns  (required time - arrival time)
  Source:                 bd_disp_top/P2S_SEG/data_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_disp_top/P2S_SEG/buff_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.396ns  (logic 0.601ns (17.697%)  route 2.795ns (82.303%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.518ns = ( 14.518 - 10.000 ) 
    Source Clock Delay      (SCD):    4.861ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    clk100
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk100_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.432     4.861    bd_disp_top/P2S_SEG/clk100_IBUF_BUFG
    SLICE_X22Y125                                                     r  bd_disp_top/P2S_SEG/data_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y125        FDRE (Prop_fdre_C_Q)         0.308     5.169 r  bd_disp_top/P2S_SEG/data_count_reg[3]/Q
                         net (fo=5, routed)           0.698     5.867    bd_disp_top/P2S_SEG/data_count[3]
    SLICE_X22Y123        LUT5 (Prop_lut5_I4_O)        0.068     5.935 r  bd_disp_top/P2S_SEG/buff[62]_i_10/O
                         net (fo=1, routed)           0.317     6.253    bd_disp_top/P2S_SEG/n_18_buff[62]_i_10
    SLICE_X21Y124        LUT6 (Prop_lut6_I0_O)        0.172     6.425 r  bd_disp_top/P2S_SEG/buff[62]_i_3/O
                         net (fo=57, routed)          1.780     8.204    styxcputop0/dwishbone_bus_if/I21
    SLICE_X20Y137        LUT6 (Prop_lut6_I1_O)        0.053     8.257 r  styxcputop0/dwishbone_bus_if/buff[52]_i_1/O
                         net (fo=1, routed)           0.000     8.257    bd_disp_top/P2S_SEG/D[46]
    SLICE_X20Y137        FDRE                                         r  bd_disp_top/P2S_SEG/buff_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk100
                         net (fo=0)                   0.000    10.000    clk100
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.447    13.067    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk100_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.338    14.518    bd_disp_top/P2S_SEG/clk100_IBUF_BUFG
    SLICE_X20Y137                                                     r  bd_disp_top/P2S_SEG/buff_reg[52]/C
                         clock pessimism              0.331    14.849    
                         clock uncertainty           -0.035    14.814    
    SLICE_X20Y137        FDRE (Setup_fdre_C_D)        0.071    14.885    bd_disp_top/P2S_SEG/buff_reg[52]
  -------------------------------------------------------------------
                         required time                         14.885    
                         arrival time                          -8.257    
  -------------------------------------------------------------------
                         slack                                  6.628    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 bd_disp_top/P2S_SEG/buff_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_disp_top/P2S_SEG/buff_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.100ns (50.816%)  route 0.097ns (49.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.259ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    clk100
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk100_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.577     1.823    bd_disp_top/P2S_SEG/clk100_IBUF_BUFG
    SLICE_X19Y134                                                     r  bd_disp_top/P2S_SEG/buff_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y134        FDRE (Prop_fdre_C_Q)         0.100     1.923 r  bd_disp_top/P2S_SEG/buff_reg[62]/Q
                         net (fo=1, routed)           0.097     2.020    bd_disp_top/P2S_SEG/buff[62]
    SLICE_X16Y134        FDRE                                         r  bd_disp_top/P2S_SEG/buff_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    clk100
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk100_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.774     2.259    bd_disp_top/P2S_SEG/clk100_IBUF_BUFG
    SLICE_X16Y134                                                     r  bd_disp_top/P2S_SEG/buff_reg[63]/C
                         clock pessimism             -0.424     1.835    
    SLICE_X16Y134        FDRE (Hold_fdre_C_D)         0.037     1.872    bd_disp_top/P2S_SEG/buff_reg[63]
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 bd_disp_top/P2S_SEG/buff_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_disp_top/P2S_SEG/buff_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.100ns (50.816%)  route 0.097ns (49.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.257ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    clk100
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk100_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.575     1.821    bd_disp_top/P2S_SEG/clk100_IBUF_BUFG
    SLICE_X19Y132                                                     r  bd_disp_top/P2S_SEG/buff_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y132        FDRE (Prop_fdre_C_Q)         0.100     1.921 r  bd_disp_top/P2S_SEG/buff_reg[14]/Q
                         net (fo=1, routed)           0.097     2.018    bd_disp_top/P2S_SEG/buff[14]
    SLICE_X16Y132        FDRE                                         r  bd_disp_top/P2S_SEG/buff_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    clk100
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk100_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.772     2.257    bd_disp_top/P2S_SEG/clk100_IBUF_BUFG
    SLICE_X16Y132                                                     r  bd_disp_top/P2S_SEG/buff_reg[15]/C
                         clock pessimism             -0.424     1.833    
    SLICE_X16Y132        FDRE (Hold_fdre_C_D)         0.037     1.870    bd_disp_top/P2S_SEG/buff_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.870    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 bd_disp_top/P2S_SEG/buff_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_disp_top/P2S_SEG/buff_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.880%)  route 0.109ns (52.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.258ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    clk100
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk100_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.576     1.822    bd_disp_top/P2S_SEG/clk100_IBUF_BUFG
    SLICE_X19Y133                                                     r  bd_disp_top/P2S_SEG/buff_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y133        FDRE (Prop_fdre_C_Q)         0.100     1.922 r  bd_disp_top/P2S_SEG/buff_reg[38]/Q
                         net (fo=1, routed)           0.109     2.031    bd_disp_top/P2S_SEG/buff[38]
    SLICE_X18Y133        FDRE                                         r  bd_disp_top/P2S_SEG/buff_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    clk100
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk100_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.773     2.258    bd_disp_top/P2S_SEG/clk100_IBUF_BUFG
    SLICE_X18Y133                                                     r  bd_disp_top/P2S_SEG/buff_reg[39]/C
                         clock pessimism             -0.425     1.833    
    SLICE_X18Y133        FDRE (Hold_fdre_C_D)         0.037     1.870    bd_disp_top/P2S_SEG/buff_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.870    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 bd_disp_top/clk_count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_disp_top/clk_count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.175ns (60.274%)  route 0.115ns (39.726%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.252ns
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    clk100
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk100_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.569     1.815    bd_disp_top/clk100_IBUF_BUFG
    SLICE_X21Y127                                                     r  bd_disp_top/clk_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y127        FDRE (Prop_fdre_C_Q)         0.100     1.915 f  bd_disp_top/clk_count_reg[23]/Q
                         net (fo=27, routed)          0.115     2.030    bd_disp_top/led_start
    SLICE_X20Y127        LUT2 (Prop_lut2_I1_O)        0.028     2.058 r  bd_disp_top/clk_count[21]_i_2/O
                         net (fo=1, routed)           0.000     2.058    bd_disp_top/n_18_clk_count[21]_i_2
    SLICE_X20Y127        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.047     2.105 r  bd_disp_top/clk_count_reg[21]_i_3_CARRY4/O[1]
                         net (fo=1, routed)           0.000     2.105    bd_disp_top/n_18_clk_count_reg[21]_i_1
    SLICE_X20Y127        FDRE                                         r  bd_disp_top/clk_count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    clk100
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk100_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.767     2.252    bd_disp_top/clk100_IBUF_BUFG
    SLICE_X20Y127                                                     r  bd_disp_top/clk_count_reg[21]/C
                         clock pessimism             -0.426     1.826    
    SLICE_X20Y127        FDRE (Hold_fdre_C_D)         0.092     1.918    bd_disp_top/clk_count_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 bd_disp_top/clk_count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_disp_top/clk_count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.178ns (61.097%)  route 0.113ns (38.903%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.252ns
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    clk100
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk100_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.569     1.815    bd_disp_top/clk100_IBUF_BUFG
    SLICE_X21Y127                                                     r  bd_disp_top/clk_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y127        FDRE (Prop_fdre_C_Q)         0.100     1.915 f  bd_disp_top/clk_count_reg[23]/Q
                         net (fo=27, routed)          0.113     2.028    bd_disp_top/led_start
    SLICE_X20Y127        LUT2 (Prop_lut2_I1_O)        0.028     2.056 r  bd_disp_top/clk_count[20]_i_2/O
                         net (fo=1, routed)           0.000     2.056    bd_disp_top/n_18_clk_count[20]_i_2
    SLICE_X20Y127        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.050     2.106 r  bd_disp_top/clk_count_reg[21]_i_3_CARRY4/O[0]
                         net (fo=1, routed)           0.000     2.106    bd_disp_top/n_18_clk_count_reg[20]_i_1
    SLICE_X20Y127        FDRE                                         r  bd_disp_top/clk_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    clk100
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk100_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.767     2.252    bd_disp_top/clk100_IBUF_BUFG
    SLICE_X20Y127                                                     r  bd_disp_top/clk_count_reg[20]/C
                         clock pessimism             -0.426     1.826    
    SLICE_X20Y127        FDRE (Hold_fdre_C_D)         0.092     1.918    bd_disp_top/clk_count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 bd_disp_top/P2S_SEG/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_disp_top/P2S_SEG/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.128ns (51.197%)  route 0.122ns (48.803%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    clk100
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk100_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.568     1.814    bd_disp_top/P2S_SEG/clk100_IBUF_BUFG
    SLICE_X21Y123                                                     r  bd_disp_top/P2S_SEG/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y123        FDSE (Prop_fdse_C_Q)         0.100     1.914 r  bd_disp_top/P2S_SEG/FSM_onehot_state_reg[1]/Q
                         net (fo=6, routed)           0.122     2.036    bd_disp_top/P2S_SEG/n_18_FSM_onehot_state_reg[1]
    SLICE_X21Y123        LUT6 (Prop_lut6_I1_O)        0.028     2.064 r  bd_disp_top/P2S_SEG/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     2.064    bd_disp_top/P2S_SEG/n_18_FSM_onehot_state[2]_i_1
    SLICE_X21Y123        FDRE                                         r  bd_disp_top/P2S_SEG/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    clk100
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk100_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.765     2.250    bd_disp_top/P2S_SEG/clk100_IBUF_BUFG
    SLICE_X21Y123                                                     r  bd_disp_top/P2S_SEG/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.436     1.814    
    SLICE_X21Y123        FDRE (Hold_fdre_C_D)         0.060     1.874    bd_disp_top/P2S_SEG/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 bd_disp_top/P2S_SEG/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_disp_top/P2S_SEG/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.128ns (50.993%)  route 0.123ns (49.007%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    clk100
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk100_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.568     1.814    bd_disp_top/P2S_SEG/clk100_IBUF_BUFG
    SLICE_X21Y123                                                     r  bd_disp_top/P2S_SEG/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y123        FDSE (Prop_fdse_C_Q)         0.100     1.914 r  bd_disp_top/P2S_SEG/FSM_onehot_state_reg[1]/Q
                         net (fo=6, routed)           0.123     2.037    bd_disp_top/P2S_SEG/n_18_FSM_onehot_state_reg[1]
    SLICE_X21Y123        LUT5 (Prop_lut5_I4_O)        0.028     2.065 r  bd_disp_top/P2S_SEG/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.065    bd_disp_top/P2S_SEG/n_18_FSM_onehot_state[1]_i_1
    SLICE_X21Y123        FDSE                                         r  bd_disp_top/P2S_SEG/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    clk100
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk100_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.765     2.250    bd_disp_top/P2S_SEG/clk100_IBUF_BUFG
    SLICE_X21Y123                                                     r  bd_disp_top/P2S_SEG/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.436     1.814    
    SLICE_X21Y123        FDSE (Hold_fdse_C_D)         0.060     1.874    bd_disp_top/P2S_SEG/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 bd_disp_top/P2S_SEG/buff_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_disp_top/P2S_SEG/buff_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.146ns (51.177%)  route 0.139ns (48.823%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.261ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    clk100
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk100_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.577     1.823    bd_disp_top/P2S_SEG/clk100_IBUF_BUFG
    SLICE_X20Y137                                                     r  bd_disp_top/P2S_SEG/buff_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y137        FDRE (Prop_fdre_C_Q)         0.118     1.941 r  bd_disp_top/P2S_SEG/buff_reg[52]/Q
                         net (fo=1, routed)           0.139     2.080    styxcputop0/dwishbone_bus_if/I64[0]
    SLICE_X20Y137        LUT6 (Prop_lut6_I2_O)        0.028     2.108 r  styxcputop0/dwishbone_bus_if/buff[53]_i_1/O
                         net (fo=1, routed)           0.000     2.108    bd_disp_top/P2S_SEG/D[47]
    SLICE_X20Y137        FDRE                                         r  bd_disp_top/P2S_SEG/buff_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    clk100
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk100_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.776     2.261    bd_disp_top/P2S_SEG/clk100_IBUF_BUFG
    SLICE_X20Y137                                                     r  bd_disp_top/P2S_SEG/buff_reg[53]/C
                         clock pessimism             -0.438     1.823    
    SLICE_X20Y137        FDRE (Hold_fdre_C_D)         0.087     1.910    bd_disp_top/P2S_SEG/buff_reg[53]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 bd_disp_top/P2S_SEG/cycle_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_disp_top/P2S_SEG/cycle_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.146ns (48.867%)  route 0.153ns (51.133%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    clk100
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk100_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.567     1.813    bd_disp_top/P2S_SEG/clk100_IBUF_BUFG
    SLICE_X22Y124                                                     r  bd_disp_top/P2S_SEG/cycle_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y124        FDRE (Prop_fdre_C_Q)         0.118     1.931 f  bd_disp_top/P2S_SEG/cycle_count_reg[1]/Q
                         net (fo=62, routed)          0.153     2.084    bd_disp_top/P2S_SEG/cycle_count[1]
    SLICE_X22Y123        LUT6 (Prop_lut6_I0_O)        0.028     2.112 r  bd_disp_top/P2S_SEG/cycle_count[0]_i_1/O
                         net (fo=1, routed)           0.000     2.112    bd_disp_top/P2S_SEG/n_18_cycle_count[0]_i_1
    SLICE_X22Y123        FDRE                                         r  bd_disp_top/P2S_SEG/cycle_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    clk100
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk100_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.764     2.249    bd_disp_top/P2S_SEG/clk100_IBUF_BUFG
    SLICE_X22Y123                                                     r  bd_disp_top/P2S_SEG/cycle_count_reg[0]/C
                         clock pessimism             -0.424     1.825    
    SLICE_X22Y123        FDRE (Hold_fdre_C_D)         0.087     1.912    bd_disp_top/P2S_SEG/cycle_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 bd_disp_top/P2S_SEG/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_disp_top/P2S_SEG/FSM_onehot_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.128ns (46.543%)  route 0.147ns (53.457%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    clk100
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk100_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.568     1.814    bd_disp_top/P2S_SEG/clk100_IBUF_BUFG
    SLICE_X21Y123                                                     r  bd_disp_top/P2S_SEG/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y123        FDSE (Prop_fdse_C_Q)         0.100     1.914 f  bd_disp_top/P2S_SEG/FSM_onehot_state_reg[1]/Q
                         net (fo=6, routed)           0.147     2.061    bd_disp_top/P2S_SEG/n_18_FSM_onehot_state_reg[1]
    SLICE_X21Y124        LUT5 (Prop_lut5_I1_O)        0.028     2.089 r  bd_disp_top/P2S_SEG/FSM_onehot_state[4]_i_1/O
                         net (fo=1, routed)           0.000     2.089    bd_disp_top/P2S_SEG/n_18_FSM_onehot_state[4]_i_1
    SLICE_X21Y124        FDRE                                         r  bd_disp_top/P2S_SEG/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk100
                         net (fo=0)                   0.000     0.000    clk100
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk100_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.764     2.249    bd_disp_top/P2S_SEG/clk100_IBUF_BUFG
    SLICE_X21Y124                                                     r  bd_disp_top/P2S_SEG/FSM_onehot_state_reg[4]/C
                         clock pessimism             -0.425     1.824    
    SLICE_X21Y124        FDRE (Hold_fdre_C_D)         0.060     1.884    bd_disp_top/P2S_SEG/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.205    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin  Reference Pin  Required  Actual  Slack  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.600     10.000  8.400  BUFGCTRL_X0Y1  clk100_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            0.700     10.000  9.300  SLICE_X21Y123  bd_disp_top/P2S_SEG/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.700     10.000  9.300  SLICE_X21Y123  bd_disp_top/P2S_SEG/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.700     10.000  9.300  SLICE_X21Y124  bd_disp_top/P2S_SEG/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            0.700     10.000  9.300  SLICE_X21Y124  bd_disp_top/P2S_SEG/FSM_onehot_state_reg[4]/C
Min Period        n/a     FDRE/C   n/a            0.700     10.000  9.300  SLICE_X17Y136  bd_disp_top/P2S_SEG/buff_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.700     10.000  9.300  SLICE_X17Y131  bd_disp_top/P2S_SEG/buff_reg[10]/C
Min Period        n/a     FDRE/C   n/a            0.700     10.000  9.300  SLICE_X19Y131  bd_disp_top/P2S_SEG/buff_reg[11]/C
Min Period        n/a     FDRE/C   n/a            0.700     10.000  9.300  SLICE_X19Y132  bd_disp_top/P2S_SEG/buff_reg[12]/C
Min Period        n/a     FDRE/C   n/a            0.700     10.000  9.300  SLICE_X19Y131  bd_disp_top/P2S_SEG/buff_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350     5.000   4.650  SLICE_X17Y131  bd_disp_top/P2S_SEG/buff_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350     5.000   4.650  SLICE_X19Y131  bd_disp_top/P2S_SEG/buff_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350     5.000   4.650  SLICE_X19Y131  bd_disp_top/P2S_SEG/buff_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350     5.000   4.650  SLICE_X16Y131  bd_disp_top/P2S_SEG/buff_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350     5.000   4.650  SLICE_X15Y131  bd_disp_top/P2S_SEG/buff_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350     5.000   4.650  SLICE_X14Y131  bd_disp_top/P2S_SEG/buff_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350     5.000   4.650  SLICE_X15Y131  bd_disp_top/P2S_SEG/buff_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350     5.000   4.650  SLICE_X16Y131  bd_disp_top/P2S_SEG/buff_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350     5.000   4.650  SLICE_X14Y131  bd_disp_top/P2S_SEG/buff_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350     5.000   4.650  SLICE_X14Y130  bd_disp_top/P2S_SEG/buff_reg[23]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350     5.000   4.650  SLICE_X21Y124  bd_disp_top/P2S_SEG/FSM_onehot_state_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350     5.000   4.650  SLICE_X21Y124  bd_disp_top/P2S_SEG/FSM_onehot_state_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350     5.000   4.650  SLICE_X17Y136  bd_disp_top/P2S_SEG/buff_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350     5.000   4.650  SLICE_X17Y131  bd_disp_top/P2S_SEG/buff_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350     5.000   4.650  SLICE_X19Y131  bd_disp_top/P2S_SEG/buff_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350     5.000   4.650  SLICE_X19Y131  bd_disp_top/P2S_SEG/buff_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350     5.000   4.650  SLICE_X16Y131  bd_disp_top/P2S_SEG/buff_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350     5.000   4.650  SLICE_X15Y131  bd_disp_top/P2S_SEG/buff_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350     5.000   4.650  SLICE_X14Y131  bd_disp_top/P2S_SEG/buff_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350     5.000   4.650  SLICE_X15Y131  bd_disp_top/P2S_SEG/buff_reg[19]/C



