// Seed: 3734161057
module module_0 (
    output supply0 id_0,
    input uwire id_1,
    input uwire id_2,
    output tri id_3,
    output tri id_4,
    input supply1 id_5,
    input wire id_6,
    output wire id_7,
    output uwire id_8,
    input wor id_9,
    output wor id_10,
    input uwire id_11,
    input uwire id_12,
    output tri id_13
);
  wire id_15;
  wire id_16;
  assign id_3 = 1'b0;
  wire id_17;
endmodule
module module_1 (
    output wire id_0,
    input  tri1 id_1
);
  tri0 id_3 = 1 > 1;
  module_0(
      id_0, id_1, id_1, id_0, id_0, id_1, id_1, id_0, id_0, id_1, id_0, id_1, id_1, id_0
  );
  wire id_4;
  wire id_5;
  wire id_6, id_7;
endmodule
