# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-binary -j 0 --Mdir sim_build --trace -y source testbench/top_tb.sv"
S  10993608    44322  1742479746   839751547  1705136080           0 "/usr/bin/verilator_bin"
S      4942    44487  1742479746   849101261  1705136080           0 "/usr/share/verilator/include/verilated_std.sv"
T      6666 6473924464432761  1748191708   111189800  1748191708   111189800 "sim_build/Vtop_tb.cpp"
T      4392 74872343805122036  1748191708   108190300  1748191708   108190300 "sim_build/Vtop_tb.h"
T      1746 37436171902733990  1748191708   170576000  1748191708   170576000 "sim_build/Vtop_tb.mk"
T      5176 30399297484838341  1748191708   106189700  1748191708   106189700 "sim_build/Vtop_tb__ConstPool_0.cpp"
T      5240 10414574138360698  1748191708    92663000  1748191708    92663000 "sim_build/Vtop_tb__Syms.cpp"
T      2320 9007199254826475  1748191708   103201900  1748191708   103201900 "sim_build/Vtop_tb__Syms.h"
T       299 43347146413602012  1748191708   143698200  1748191708   143698200 "sim_build/Vtop_tb__TraceDecls__0__Slow.cpp"
T    214397 36310271995795417  1748191708   128189900  1748191708   128189900 "sim_build/Vtop_tb__Trace__0.cpp"
T    354344 9007199254861294  1748191708   142701600  1748191708   142701600 "sim_build/Vtop_tb__Trace__0__Slow.cpp"
T      5382 24769797950640306  1748191708   116198200  1748191708   116198200 "sim_build/Vtop_tb___024root.h"
T    325833 50102545854660610  1748191708   149708900  1748191708   149708900 "sim_build/Vtop_tb___024root__DepSet_h6b5a2dfc__0.cpp"
T     12940 32088147345186197  1748191708   137705500  1748191708   137705500 "sim_build/Vtop_tb___024root__DepSet_h6b5a2dfc__0__Slow.cpp"
T      4172 56576470319013940  1748191708   155575600  1748191708   155575600 "sim_build/Vtop_tb___024root__DepSet_h6b5a2dfc__1.cpp"
T     44322 71776119061374453  1748191708   128189900  1748191708   128189900 "sim_build/Vtop_tb___024root__DepSet_hf8625a3e__0.cpp"
T     44698 41376821576628936  1748191708   134529500  1748191708   134529500 "sim_build/Vtop_tb___024root__DepSet_hf8625a3e__0__Slow.cpp"
T       694 36873221949251907  1748191708   126189600  1748191708   126189600 "sim_build/Vtop_tb___024root__Slow.cpp"
T      1000 64457769666919596  1748191708   161576400  1748191708   161576400 "sim_build/Vtop_tb__main.cpp"
T       699 146366987889642097  1748191708   113189700  1748191708   113189700 "sim_build/Vtop_tb__pch.h"
T      1202 73183493944996341  1748191708   173576800  1748191708   173576800 "sim_build/Vtop_tb__ver.d"
T         0        0  1748191708   175584900  1748191708   175584900 "sim_build/Vtop_tb__verFiles.dat"
T      2006 40250921669803215  1748191708   167574900  1748191708   167574900 "sim_build/Vtop_tb_classes.mk"
T      3213 68116944364083197  1748191708   118191000  1748191708   118191000 "sim_build/Vtop_tb_doublesha.h"
T    436218 58828270132685055  1748191708   140697300  1748191708   140697300 "sim_build/Vtop_tb_doublesha__DepSet_h450c0aea__0.cpp"
T    187295 37717646879399532  1748191708   152045700  1748191708   152045700 "sim_build/Vtop_tb_doublesha__DepSet_h450c0aea__1.cpp"
T     11774 45598946227285421  1748191708   130190600  1748191708   130190600 "sim_build/Vtop_tb_doublesha__DepSet_hb07c5ed0__0__Slow.cpp"
T       652 27584547717749962  1748191708   122189000  1748191708   122189000 "sim_build/Vtop_tb_doublesha__Slow.cpp"
S      4181 4785074605773228  1748119680   974585600  1748119680   974585600 "source/doublesha.sv"
S      1366 48695170970992463  1748187986    29912900  1748187986    29912900 "source/fsm.sv"
S      2569 54887620458619434  1748189155   725649900  1748189155   725649900 "source/hashcore.sv"
S     33653 7036874419385341  1746636731   984125900  1746636731   984125900 "source/sha256.sv"
S       647 23362423067035628  1748187963   355974300  1748187963   355974300 "source/timer.sv"
S      3750 92042317384804042  1748191086   796257800  1748191086   796257800 "source/top.sv"
S      4615 22236523160546075  1748187977   159954100  1748187977   159954100 "source/uart_rx.sv"
S      4484 12384898976291710  1748187972   896097600  1748187972   896097600 "source/uart_tx.sv"
S      2156 14636698789927299  1748191707   489033400  1748191707   489033400 "testbench/top_tb.sv"
