[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of CA-IS3731HW production of CHIPANALOG from the text:  CA-IS3730, CA -IS3731, CA -IS373 5 \nwww.chipanalog.com                                                                                                                                                               P review Version  \n Copyright  © 2018, ChipAnalog Incorporated  CA-IS373x High -Speed Triple -Channel Digital Isolators  \n1. Key Features \n• Signal Rate: DC to 150Mbps \n• Wide Operating Supply Voltage : 2.5V to 5.5V  \n• Wide Operating Temperature Range: - 40°C to 125°C  \n• No Start-Up Initialization Required  \n• Default Output High and Low Opti ons \n• High Electromagnetic Immunity  \n• High CMTI: ±100kV/ µs (Typical ) \n• Low Power Consumption  (Typical) :  \n▪ 1.5mA per Channel at 1Mbps with 3.3V Supply  \n▪ 5.5mA per Channel at 100Mbps with 3.3V Supply  \n• Precise Timing (Typical)  \n▪ 8ns Propagation Delay  \n▪ 1ns Pulse Width Dist ortion  \n▪ 2ns Propagation Delay Skew  \n▪ 5ns Minimum Pulse Width  \n• Isolation Rating up to 5 kVrms  \n• Isolation Barrier Life: >40 Years  at Rated Working \nVoltage  \n• Tri-state Outputs with ENABLE  \n• Schmitt Trigger Inputs  \n• RoHS -Compliant Packages  \n▪ SOIC- 16 Narrow Body  \n▪ SOIC- 16 Wide  Body  \n2. Applications \n• Industrial Automation Systems  \n• Motor Control  \n• Medical Electronics  \n• Isolated Switch Mode Supplies  \n• Solar Inverters  \n• Isolated ADC, DAC  \n3. Description \nThe CA -IS373x devices are high -performance triple- channel \ndigital  isolators with precise timing characteristics and low \npower consumption. The CA -IS373x devices provide high \nelectromagnetic immunity and low emissions, while \nisolating CMOS digital I/Os.  All device versions have Schmitt \ntrigger input  for high noise immunity . Each isolation channel \nconsi sts of a transmitter and a receiver separated by silicon dioxide (SiO 2) insulation barrier . The CA-IS3730 device has \nall three  channels in the same direction with output enable \non output side, the CA -IS3731 device has two forward and \none reverse -direction channels with output enable on both \nsides, and the CA -IS3735 device  has the same channel \nconfiguration as CA -IS3730 without output enable.  All \ndevices have fail- safe mode option. If the input power or \nsignal is lost, default output is low for devices with suffix L \nand high for devices with suffix H.  \n \nCA-IS373x devices has high insulation  capability to handle \nnoise and surge on a data bus or other circuits from entering \nthe local ground and inter fering with or damaging sensitive \ncircuitry. High CMTI ability promises the correct \ntransmission of digital signal. The CA -IS373x devices are \navailable in 16 -pin narrow body SOIC and 16 -pin wide body \nSOIC packages . All products have > 2.5kVrms isolation rating, \nand products in wide -body packages support insulation \nwithstanding up to 5kVrms .  \nDevice Information  \nPART \nNUMBER  PACKAGE  BODY SIZE(NOM)  \nCA-IS3730, \nCA-IS3731, \nCA-IS3735 SOIC16-NB (N)  9.90 mm × 3.90 mm  \nSOIC16-WB(W)  10.30 mm × 7.50 mm  \n \nSimplified Channel Structure  \n \nDriverIsolation \nBarrrier\nRX VOUTChannel B side\nVINChannel A side\nSchmitt Trigger Mixer Driver\nGNDA GNDB \nChannel A side an d B side are separated by isolation \ncapacitors. GNDA and GNDB are the isolated ground for \nsignals and supplies of A side and B side respectively . \n  \nCA-IS3730, CA -IS3731, CA -IS373 5                                                                                                          \n  \nPreview Version                                                                                                                                                              www.chipanal og.co m \n Copyright  © 2018, ChipAnalog Incorporated              \n  4. Ordering Guide \nTable 4-1 Ordering Guide  for Valid Ordering P art Number  \nOrdering Part Number  Number of  Inputs  \nA Side  Number of  Inputs  \nB Side  Default  \nOutput  Isolation  \nRating  (kV)  Output \nEnable  Package  \nCA-IS3730LN 3 0 Low 2.5 Yes NB SOIC -16 \nCA-IS3730LW  3 0 Low 5 Yes WB SOIC -16 \nCA-IS3730HN 3 0 High  2.5 Yes NB SOIC -16 \nCA-IS3730HW 3 0 High  5 Yes WB SOIC -16 \nCA-IS3731LN  2 1 Low  2.5 Yes NB SOIC -16 \nCA-IS3731LW  2 1 Low 5 Yes WB SOIC -16 \nCA-IS3731HN  2 1 High  2.5 Yes NB SOIC -16 \nCA-IS3731HW  2 1 High  5 Yes WB SOIC -16 \nCA-IS3735LN  3 0 Low 2.5 No NB SOIC -16 \nCA-IS3735LW  3 0 Low 5 No WB SOIC -16 \nCA-IS3735HN  3 0 High  2.5 No NB SOIC -16 \nCA-IS3735HW  3 0 High  5 No WB SOIC -16 \n \n \n  \n   CA-IS3730, CA -IS3731, CA -IS373 5 \nwww.chipanalog.com                                                                                                                                                               Preview Version  \n Copyright  © 2018, ChipAnalog Incorporated  Table of Contents  \n1. Key Features  ........................................................ 1 \n2. Applications  ......................................................... 1 \n3. Description  .......................................................... 1 \n4. Ordering Guide  .................................................... 2 \n5. Revision History  ................................................... 3 \n6. PIN Descriptions and Functions  ............................ 4 \n7. Specifications  ....................................................... 5 \n7.1. Absolute Maximum Ratings1 ............................... 5 \n7.2. ESD Ratings  .......................................................... 5 \n7.3. Recommended Operating Conditions  ................. 5 \n7.4. Thermal Information  ........................................... 6 \n7.5. Power Rating  ....................................................... 6 \n7.6. Electrical Characteristics  ..................................... 7 \n7.6.1. VDDA = V DDB = 5 V ± 10%, T A = -40 to 125°C .......... 7 \n7.6.2. VDDA = V DDB = 3.3 V ± 10%, T A = -40 to 125°C....... 7 \n7.6.3. VDDA = V DDB = 2.5 V ± 5%, T A = -40 to 125°C ......... 7 \n7.7. Supply Current Characteristics  ............................ 8 7.7.1. VDDA = V DDB = 5 V ± 10%, T A = -40 to 125°C ......... 8 \n7.7.2. VDDA = V DDB = 3.3 V ± 10%, T A = -40 to 125°C ...... 9 \n7.7.3. VDDA = V DDB = 2.5 V ± 5%, T A = -40 to 125°C ...... 10 \n7.8. Timing Characteristics ....................................... 11 \n7.8.1. VDDA = V DDB = 5 V ± 10%, T A = -40 to 125°C ....... 11 \n7.8.2. VDDA = V DDB = 3.3 V ± 10%, T A = -40 to 125°C .... 11 \n7.8.3. VDDA = V DDB = 2.5 V ± 5%, T A = -40 to 125°C ...... 12 \n8. Parameter Measurement Information  ................ 13 \n9. Detailed Description  .......................................... 15 \n9.1. Theory of Operation  ......................................... 15 \n9.2. Functional Block Diagram  .................................  15 \n9.3. Device Operation Modes  .................................. 16 \n10. Application and Implementation  ........................ 17 \n11. Package Information  .......................................... 18 \n11.1. 16-Pin Wide Body SOIC Package Outline and \nRecommended Land Pattern  .......................................... 18 \n11.2. 16-Pin Narrow Body SOIC Package Outline  ....... 19 \n \n \n \n5. Revision History  \nNOTE:  Page numbers for previous revisions may differ from page numbers in the current version.  \nThis is a preview version , initialized on Jul y 23rd 2018.  \nCA-IS3730, CA -IS3731, CA -IS373 5                                                                                                          \n  \nPreview Version                                                                                                                                                              www.chipanal og.co m \n Copyright  © 2018, ChipAnalog Incorporated              \n  6. PIN Descriptions and Fun ctions \nRX TXGNDAVDDA\nA1\nA2\nA3\nNC\nNC\nGNDAVDDB\nGNDB\nB1\nB2\nB3\nNC\nENB\nGNDB\nISOLATION   BARRIERCA-IS3730 16 -Pin SOIC NB/WB Top View\nTX\nTXRX\nRX\nNC NCTX RXRX TXGNDAVDDA\nA1\nA2\nA3\nENA\nGNDAVDDB\nGNDB\nB1\nB2\nB3\nENB\nGNDB\nISOLATION   BARRIER\nTX RXCA-IS3731 16 -Pin SOIC NB/WB Top View\nRX TXGNDAVDDA\nA1\nA2\nA3\nNC\nNC\nGNDAVDDB\nGNDB\nB1\nB2\nB3\nNC\nNC\nGNDB\nISOLATION   BARRIERCA-IS3735 16 -Pin SOIC NB/WB Top View\nTX\nTXRX\nRX\n \nFigure 6-1 CA-IS373x Top View  \nTable 6-1 CA-IS373x Pin Description and Functions  \nName  SOIC -16 Pin#  Type  Description  \nVDDA  1 Supply  Side A Power Supply  \nGNDA  2 Ground  Side A Ground  \nA1 3 Digital Input  Side A Digital Input  \nA2 4 Digital Input  Side A Digital Input  \nA3 5 Digital I/O  Side A Digital Input for  CA-IS3730/35 or Output for CA -IS3731  \nNC 6 No Connect  No Connect  \nNC1/ENA  7 Digital Input  Side A Active High Enable. NC for CA -IS3730/35 \nGNDA  8 Ground  Side A Ground  \nGNDB  9 Ground  Side B Ground  \nNC1/ENB  10 Digital Input  Side B Active High Enable. NC for CA-IS3735 \nNC 11 No Connect  No Connect  \nB3 12 Digital I/O  Side B Digital Input for CA -IS3731 or Output for CA -IS3730/35 \nB2 13 Digital Output  Side B Digital Output  \nB1 14 Digital Output  Side B Digital Output  \nGNDB  15 Ground  Side B Ground  \nVDDB  16 Supply  Side B Power Supply  \nNote:  \n1. No Connect. These pins are not internally connected. They can be left floating, tied to VDD or tied to GND  \n \n  \n   CA-IS3730, CA -IS3731, CA -IS373 5 \nwww.chipanalog.com                                                                                                                                                               Preview Version  \n Copyright  © 2018, ChipAnalog Incorporated  7. Specifications \n7.1. Absolute Maximum Ratings1 \n MIN   MAX  UNIT \nVDDA, VDDB     Supply Voltage2 -0.5   6.0 V \nVin      Voltage at Ax, Bx, ENx  -0.5  VDDA+0.53 V \nIO      Output Current  15   15 mA \nTJ      Junction Temperature     150 °C \nTSTG      Storage Temperature  -65   150 °C \nNOTE: \n1. Stresses beyond those listed under Absolute Maximum Ratings  may cause permanent damage to the device. These are stress ratings only \nand functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions  \nis not implied. Exposure to absolute -maximum- rated conditions for extended periods may affect device reliability.  \n2. All voltage values except differential I/O bus voltages are with respect to the local ground terminal (GND A or GNDB ) and are peak  voltage \nvalues . \n3. Maximum voltage must not exceed 6 V.  \n \n7.2. ESD Ratings  \n VALUE  UNIT \nVESD Electrostatic discharge  Human body model (HBM), per ANSI/ESDA/JEDEC JS -001, all pins1 2000 V Charged device model (CDM), per JEDEC specification JESD22 -C101, all pins2 200 \nNOTE: \n1. JEDEC document JEP155 states that 500 -V HBM allows safe manufacturing with a standard ESD control process.  \n2. JEDEC document JEP157 states that 250 -V CDM allows safe manufacturing with a standard ESD control process.  \n \n7.3. Recommended Operating Conditions  \n MIN   TYP   MAX  UNIT \nVDDA, VDDB  Supply Voltage  2.375   3.3   5.5 V \nVDD（UVLO+）  VDD Undervol tage Threshold When Supply Voltage is Rising  1.95    2.24    2.375  V \nVDD（UVLO -）  VDD Undervoltage Threshold When Supply Voltage is Falling  1.88   2.16    2.325  V \nVHYS（UVLO）  VDD  Undervoltage Threshold Hysteresis  50   70   95 mV \nIOH   High -level Output Curr ent VDDO1 = 5V  -4 \nmA VDDO = 3.3V  -2 \nVDDO = 2.5V  -1 \nIOL   Low-level Output Current VDDO = 5V        4 \nmA VDDO = 3.3V        2 \nVDDO = 2.5V        2 \nVIH   High -level Input Voltage  2.0 V \nVIL   Low-level Input Voltage        0.8 V \nDR   Data R ate 0      150 Mbps \nTA   Ambient Temperature  -40   27   125 °C \nNOTE: \n1. VDDO = Output -side V DD \n \n  \nCA-IS3730, CA -IS3731, CA -IS373 5                                                                                                          \n  \nPreview Version                                                                                                                                                              www.chipanal og.co m \n Copyright  © 2018, ChipAnalog Incorporated              \n  7.4. Thermal Information  \nTHERMAL METRIC1 CA-IS37 3x \nUNIT  N (SOIC)  W (SOIC)  \n16 Pins  16 Pins  \nRθJA    Junction -to-ambient thermal resistance    °C/W \nRθJC(top)    Junction -to-case(top) thermal resistance    °C/W \nRθJB    Junction -to-board thermal resistance    °C/W \nψJT    Junction -to-top characterization parameter    °C/W \nψJB    Junction -to-board chara cterization parameter    °C/W \nRθJC(bottom)    Junction -to-case(bottom) thermal resistance    °C/W \n \n7.5. Power Rating  \nPARAMETER  TEST CONDITIONS  MIN  TYP  MAX  UNIT \nCA-IS37 30/35  \nPD  Maximum Power Dissipation  VDDA = V DDB = 5.5 V, C L = 15 pF,   \nTJ = 150°C,  Input a 75- MHz 50% duty \ncycle square wave  150 mW \nPDA  Maximum Power Dissipation on Side -A 25 mW \nPDB  Maximum Power Dissipation on Side -B 125 mW \nCA-IS37 31 \nPD  Maximum Power Dissipation  VDDA = V DDB = 5.5 V, C L = 15 pF,   \nTJ = 150°C,  Input a 75- MHz 50% duty \ncycle  square wave  150 mW \nPDA  Maximum Power Dissipation on Side -A 50 mW \nPDB  Maximum Power Dissipation on Side -B 100 mW \n \n  \n   CA-IS3730, CA -IS3731, CA -IS373 5 \nwww.chipanalog.com                                                                                                                                                               Preview Version  \n Copyright  © 2018, ChipAnalog Incorporated  7.6. Electrical Characteristic s \n7.6.1. VDDA = V DDB = 5 V ± 10%, T A = -40 to 125°C \nPARAMETER  TEST CONDITIONS  MIN  TYP  MAX  UNIT \nVOH  High -level O utput Voltage  IOH = -4mA; See Figure 8 -2 VDDO1-0.4 4.8 V \nVOL  Low-level Output Voltage  IOL = 4mA; See Figure 8 -2   0.2  0.4 V \nVIT+(IN)  Positive -going Input Threshold   1.4  1.67   1.9 V \nVIT-(IN)  Negative -going Input Threshold   1.0  1.23   1.4 V \nVI(HYS)  Input Threshold Hysteresis   0.38  0.44   0.5 V \nIIH  High -Level Input Leakage Current  VIH = V DDA at Ax or Bx or ENx      10 µA \nIIL  Low-Level Input Leakage Current  VIL = 0 V at Ax or Bx  -10 µA \nZO  Output Impedance2    50 Ω \nCMTI  Common -mode Transient Immunity  VI = V DDI1 or 0 V, V CM = 1200 V; See Figure 8 -4 85  100 kV/µS \nCI  Input Capacitance3 VI = V DD/ 2 + 0.4×sin(2 πft), f = 1 MHz , \nVDD = 5 V    2 pF \nNOTE: \n1. VDDI = Input -side V DD, VDDO = Output -side V DD \n2. The nominal output impedance of an isolator driver channel is approximately 50 Ω, ±40% . \n3. Measured from pin to Ground . \n \n7.6.2. VDDA = V DDB = 3.3 V ± 10%, T A = -40 to 125°C  \nPARAMETER  TEST COND ITIONS  MIN  TYP  MAX  UNIT \nVOH  High -level Output Voltage  IOH = -4mA; See Figure 8 -2 VDDO1-0.4 3.1 V \nVOL  Low-level Output Voltage  IOL = 4mA; See Figure 8 -2   0.2  0.4 V \nVIT+(IN)  Positive -going Input Threshold   1.4  1.67   1.9 V \nVIT-(IN)  Negative -going Input Threshold   1.0  1.23   1.4 V \nVI(HYS)  Input Threshold Hysteresis   0.38  0.44   0.5 V \nIIH  High -Level Input Leakage Current  VIH = V DDA at Ax or Bx or ENx      10 µA \nIIL  Low-Level Input Leakage Current  VIL = 0 V at Ax or Bx  -10 µA \nZO  Output Impedance2    50 Ω \nCMTI  Common -mode Transient Immunity  VI = V DDI1 or 0 V, V CM = 1200 V; See Figure 8 -4 85  100 kV/µs \nCI  Input Capacit ance3 VI = V DD/ 2 + 0.4×sin(2 πft), f = 1 MHz,  \nVDD = 3.3 V   2 pF \nNOTE: \n1. VDDI = Input -side V DD, VDDO = Output -side V DD \n2. The nominal output impedance of an isolator driver channel is approximately 50 Ω, ±40% . \n3. Measured from pin to Ground.  \n \n7.6.3. VDDA = V DDB = 2.5 V ± 5%, T A = -40 to 125°C  \nPARAMETER  TEST CONDITIONS  MIN  TYP  MAX  UNIT \nVOH  High -level Output Voltage  IOH = -4mA; See Figure 8 -2 VDDO1-0.4 2.3 V \nVOL  Low-level Output Voltage  IOL = 4mA; See Figure 8 -2   0.2  0.4 V \nVIT+(IN)  Positive -going Input Threshold   1.4  1.67   1.9 V \nVIT-(IN)  Negative -going Input Threshold   1.0  1.23   1.4 V \nVI(HYS)  Input Threshold Hysteresis   0.38  0.44   0.5 V \nIIH  High -Level Input Leakage Curre nt VIH = V DDA at Ax or Bx or ENx      10 µA \nIIL  Low-Level Input Leakage Current  VIL = 0 V at Ax or Bx  -10 µA \nZO  Output Impedance2    50 Ω \nCMTI  Common -mode Transient Immunity  VI = V DDI1 or 0 V, V CM = 1200 V; See Figure 8 -4 85  100 kV/µS \nCI  Input Capacitance3 VI = V DD/ 2 + 0.4×sin(2 πft), f = 1 MHz,  \nVDD = 2.5 V   2 pF \nNOTE: \n1. VDDI = Input -side V DD, VDDO = Output -side V DD \n2. The nominal output impedance of an isolator driver channel is approximately 50 Ω, ±40% . \n3. Measured from pin to Ground.  \nCA-IS3730, CA -IS3731, CA -IS373 5                                                                                                          \n  \nPreview Version                                                                                                                                                              www.chipanal og.co m \n Copyright  © 2018, ChipAnalog Incorporated              \n  7.7. Supply Current Characteristic s \n7.7.1. VDDA = V DDB = 5 V ± 10%, T A = -40 to 125°C \nPARAMETER  TEST CONDITION  SUPPLY \nCURRENT  MIN  TYP  MAX  UNIT  \nCA-IS3730/35 \nSupply Current –  Disable1 ENB2 = 0 V; V IN = 0V (CA-IS3730L); \nVIN = V DDA (CA-IS3730H ) IDDA    0.9  1.6 \nmA IDDB   1.9  3.0 \nENB = 0 V; V IN = VDDA (CA-IS3730L); \nVIN = 0V(CA-IS3730H) IDDA    4.6  7.4 \nIDDB   1.9  3.0 \nSupply Current –  DC Signal  ENB = VDDB; VIN = 0V (CA-IS3730/45L) ; \nVIN = V DDA (CA-IS3730/45H ) IDDA    0.9  1.6 \nIDDB   1.9  3.0 \nENB = VDDB; VIN = VDDA (CA-IS3730/45L) ; \nVIN = 0V(CA-IS3730/45H ) IDDA    4.6  7.4 \nIDDB   1.9  3.0 \nSupply Current –  AC Signal  ENB = V DDB; All Channels Switching \nwith 50% Duty Cycle S quare  Wave \nClock Input  with 5V Amplitude ; CL = 15 \npF for E ach Channel  1Mbps  \n(500kHz)  IDDA  2.8  3.9 \nIDDB   2.2  3.1 \n10Mbps  \n(5MHz)  IDDA  2.8  3.9 \nIDDB   3.1  4.3 \n100Mbps  \n(50MHz ) IDDA  2.8  3.9 \nIDDB   13.2   17.8  \nCA-IS3731  \nSupply Current –  Disable ENA = ENB = 0 V; V IN = 0V (CA-IS3731L) ; \nVIN = VDDI1 (CA-IS3731H ) IDDA    1.3  2.1 \nmA IDDB   1.7  2.7 \nENA = ENB = 0 V; V IN = VDDI (CA-IS3731L) ; \nVIN = 0V(CA-IS3731H ) IDDA    3.9  5.9 \nIDDB   3.0  4.5 \nSupply Current –  DC Signal  ENA = ENB = VDDI; VIN = 0V (CA-IS3731L) ; \nVIN = V DDI (CA-IS3731H ) IDDA   1.3  2.1 \nIDDB   1.7  2.7 \nENA = ENB = VDDI; VIN = VDDI (CA-IS3731L) ; \nVIN = 0V(CA-IS3731H ) IDDA    3.9  5.9 \nIDDB   3.0  4.5 \nSupply Current –  AC Signal  ENA = EN B = VDDI; All Channels \nSwitching with 50% Duty Cycle S quare  \nWave Clock Input  with 5 V Amplitude ; \nCL = 15 pF  for Each Channel  1Mbps  \n(500kHz)  IDDA  2.7  3.8 \nIDDB   2.6  3.6 \n10Mbps  \n(5MHz)  IDDA  3.0  4.2 \nIDDB   3.1  4.4 \n100Mbps  \n(50MHz ) IDDA  6.6  8.8 \nIDDB   9.9  13.4  \nNote: \n1. CA-IS3735 device has no disable state. \n2. CA-IS3735 device doesn’ t have ENB pin but NC pin instead. \n3. VDDI = Input -side V DD \n \n  \n   CA-IS3730, CA -IS3731, CA -IS373 5 \nwww.chipanalog.com                                                                                                                                                               Preview Version  \n Copyright  © 2018, ChipAnalog Incorporated  7.7.2. VDDA = V DDB = 3.3 V ± 10%, T A = -40 to 125°C \nPARAMETER  TEST CONDITION  SUPPLY \nCURRENT  MIN  TYP  MAX  UNIT  \nCA-IS3730/35 \nSupply Current –  Disable1 ENB2 = 0 V; V IN = 0V (CA-IS3730L) ; \nVIN = V DDA (CA-IS3730H ) IDDA    0.9  1.6 \nmA IDDB   1.9  3.0 \nENB = 0 V; V IN = VDDA (CA-IS3730L) ; \nVIN = 0V(CA-IS3730H ) IDDA    4.6  7.4 \nIDDB   1.9  3.0 \nSupply Current –  DC Signal  ENB = VDDB; VIN = 0V (CA-IS3730/45L) ; \nVIN = V DDA (CA-IS3730/45H ) IDDA    0.9  1.6 \nIDDB   1.9  3.0 \nENB = VDDB; VIN = VDDA (CA-IS3730/45L) ; \nVIN = 0V(CA-IS3730/45H ) IDDA    4.6  7.4 \nIDDB   1.9  3.0 \nSupply Current –  AC Signal  ENB = V DDB; All Channels Switching \nwith 50% Duty Cycle S quare  Wave \nClock Input  with 5V Amplit ude; CL = \n15 pF  for Each Channel  1Mbps  \n(500kHz)  IDDA  2.8  3.9 \nIDDB   2.2  3.1 \n10Mbps  \n(5MHz)  IDDA  2.8  3.9 \nIDDB   2.6  3.6 \n100Mbps  \n(50MHz ) IDDA  2.8  3.9 \nIDDB   9.3  12.5  \nCA-IS3731 \nSupply Current –  Disable ENA = ENB = 0 V; V IN = 0V (CA-IS3731L) ; \nVIN = V DDI1 (CA-IS3731H ) IDDA    1.3  2.1 \nmA IDDB   1.7  2.7 \nENA = ENB = 0 V; V IN = VDDI (CA-IS3731L) ; \nVIN = 0V(CA-IS3731H ) IDDA    3.9  5.9 \nIDDB   3.0  4.5 \nSupply Current –  DC Signal  ENA = ENB = VDDI; VIN = 0V (CA-IS3731L) ; \nVIN = V DDI (CA-IS3731H ) IDDA    1.3  2.1 \nIDDB   1.7  2.7 \nENA = ENB = VDDI; VIN = VDDI (CA-IS3731L) ; \nVIN = 0V(CA-IS3731H ) IDDA    3.9  5.9 \nIDDB   3.0  4.5 \nSupply Current –  AC Signal  ENA = EN B = VDDI; All Channels \nSwitching with 50% Duty Cycle S quare  \nWave Clock Input  with 5V Amplitude ; \nCL = 15 pF  for Each Channel  1Mbps  \n(500kHz)  IDDA  2.7  3.8 \nIDDB   2.6  3.6 \n10Mbps  \n(5MHz)  IDDA  2.8  4.0 \nIDDB   2.6  3.9 \n100Mbps  \n(50MHz ) IDDA  5.0  7.0 \nIDDB   7.3  9.8 \nNote: \n1. CA-IS3735 device has no disab le state.  \n2. CA-IS3735 device doesn’ t have ENB pin but NC pin instead. \n3. VDDI = Input -side V DD \n \n  \nCA-IS3730, CA -IS3731, CA -IS373 5                                                                                                          \n  \nPreview Version                                                                                                                                                              www.chipanal og.co m \n Copyright  © 2018, ChipAnalog Incorporated              \n  7.7.3. VDDA = V DDB = 2.5 V ± 5%, T A = -40 to 125°C \nPARAMETER  TEST CONDITION  SUPPLY \nCURRENT  MIN  TYP  MAX  UNIT  \nCA-IS3730/35 \nSupply Current –  Disable1 ENB2 = 0 V; V IN = 0V (CA-IS3730L) ; \nVIN = V DDA (CA-IS3730H ) IDDA    0.9  1.6 \nmA IDDB   1.9  3.0 \nENB = 0 V; V IN = VDDA (CA-IS3730L) ; \nVIN = 0V(CA-IS3730H ) IDDA    4.6  7.4 \nIDDB   1.9  3.0 \nSupply Current –  DC Signal  ENB = VDDB; VIN = 0V (CA-IS3730/45L) ; \nVIN = V DDA (CA-IS3730/45H ) IDDA    0.9  1.6 \nIDDB   1.9  3.0 \nENB = VDDB; VIN = VDDA (CA-IS3730/45L) ; \nVIN = 0V(CA-IS3730/45H ) IDDA    4.6  7.4 \nIDDB   1.9  3.0 \nSupply Current –  AC Signal  ENB = V DDB; All Channels Switching \nwith 50% Duty Cycle S quare  Wave \nClock Input with 5V Amplitude ; CL = \n15 pF  for Each Channel  1Mbps  \n(500kHz)  IDDA  2.8  3.9 \nIDDB   2.2  3.1 \n10Mbps  \n(5MHz)  IDDA  2.8  3.9 \nIDDB   2.4  3.3 \n100Mbps  \n(50MHz ) IDDA  2.8  3.9 \nIDDB   7.5  10.1 \nCA-IS3731 \nSupply Current –  Disable ENA = ENB = 0 V; V IN = 0V (CA-IS3731L) ; \nVIN = V DDI1 (CA-IS3731H ) IDDA    1.3  2.1 \nmA IDDB   1.7  2.7 \nENA = ENB = 0 V; V IN = VDDI (CA-IS3731L) ; \nVIN = 0V(CA-IS3731H ) IDDA    3.9  5.9 \nIDDB   3.0  4.5 \nSupply Current –  DC Signal  ENA = ENB = VDDI; VIN = 0V (CA-IS3731L) ; \nVIN = V DDI (CA-IS3731H ) IDDA    1.3  2.1 \nIDDB   1.7  2.7 \nENA = ENB = VDDI; VIN = VDDI (CA-IS3731L) ; \nVIN = 0V(CA-IS3731H ) IDDA    3.9  5.9 \nIDDB   3.0  4.5 \nSupply Current –  AC Signal  ENA = EN B = VDDI; All Channels \nSwitching with 50% Duty Cycle S quare  \nWave Clock Input  with 5V Amplitude ; \nCL = 15 pF  for Each Channel  1Mbps  \n(500kHz)  IDDA  2.7  3.8 \nIDDB   2.6  3.6 \n10Mbps  \n(5MHz)  IDDA  2.8  3.9 \nIDDB   2.7  3.7 \n100Mbps  \n(50MHz ) IDDA  4.5  6.1 \nIDDB   6.1  8.2 \nNote: \n1. CA-IS3735 d evice has no disable state. \n2. CA-IS3735 device doesn’ t have ENB pin but NC pin instead. \n3. VDDI = Input -side V DD \n \n  \n   CA-IS3730, CA -IS3731, CA -IS373 5 \nwww.chipanalog.com                                                                                                                                                               Preview Version  \n Copyright  © 2018, ChipAnalog Incorporated  7.8. Timing Characteristics  \n7.8.1. VDDA = V DDB = 5 V ± 10%, T A = -40 to 125°C \nPARAMETER  TEST CONDITIONS  MIN TYP MAX  UNIT \nDR  Data Rate   0  150 Mbps \nPW min Minimum Pulse Width     5.0 ns \ntPLH, tPHL Propagation Delay Time  See Figure 8 -1 5.0 8.0 13.0  ns \nPWD  Pulse Width Distortion |t PLH - tPHL|  0.2 4.5 ns \ntsk(o)   Channel -to-channel Output Skew Time1 Same -direction c hannels   0.4 2.5 ns \ntsk(pp)   Part-to-part Skew Time2 See Figure 8 -1  2.0 4.5 ns \ntr  Output Signal Rise Time  See Figure 8 -1  2.5 4.0 ns \ntf  Output Signal Fall Time  See Figure 8 -1  2.5 4.0 ns \ntJIT(PK)   Peak Eye Diagram Jitter    350 ps \ntPHZ  Disable Propagation Delay, High to High Impedance Output  \nSee Figure 8 -2  8 12 ns \ntPLZ  Disable Prop agation Delay, Low to High Impedance Output   8 12 ns \ntPZH  Enable Propagation Delay, High Impedance to High  Output  CA-IS37 3xL  6 11 ns \nCA-IS37 3xH  ns \ntPZL  Enable Propagation Delay, High Impedance to Low Ou tput  CA-IS373x L  ns \nCA-IS373x H  6 11 ns \ntDO  Default Output Delay Time from Input Power Loss  See Figure 8 -3  8 12 ns \ntie  Time interval error  216 – 1 PRBS 100Mbps  \ndata   0.7 ns \ntSU  Start -up Time    15 40 µs \nNOTE:  \n1. tsk(o) is the skew between outputs of  a single device with all driving inputs connected together and the outputs switching in the same  direction \nwhile driving identical loads.  \n2. tsk(pp) is the magnitude of the difference in propagation delay times between any terminals of different devices swit ching in the same  direction \nwhile operating at identical supply voltages, temperature, input signals and loads.  \n \n7.8.2. VDDA = V DDB = 3.3 V ± 10%, T A = -40 to 125°C \nPARAMETER  TEST CONDITIONS  MIN TYP MAX  UNIT \nDR  Data Rate   0  150 Mbps \nPW min Minimum Pulse Width     5.0 ns \ntPLH, tPHL Propagation Delay Time  See Figure 8 -1 5.0 8.0 13.0  ns \nPWD  Pulse Width Distortion |t PLH - tPHL|  0.2 4.5 ns \ntsk(o)   Channel -to-channel Output Skew Time1 Same -direction channels   0.4 2.5 ns \ntsk(pp)   Part-to-part Skew Time2 See Figure 8 -1  2.0 4.5 ns \ntr  Output Signal Rise Time  See Figure 8 -1  2.5 4.0 ns \ntf  Output Signal Fall Time  See Figure 8 -1  2.5 4.0 ns \ntJIT(PK)   Peak Eye Diagram Jitter    350 ps \ntPHZ  Disable Propagation Delay, High to High Impedance Output  \nSee Figure 8 -2  8 12 ns \ntPLZ  Disable Propagation Delay, Low to High Impedance Output   8 12 ns \ntPZH  Enable Propagation Delay, High Impedance to High Output  CA-IS373xL   6 11 ns \nCA-IS373xH   ns \ntPZL  Enable Propagation Delay, High Impedance to Low Output  CA-IS373xL   ns \nCA-IS373xH   6 11 ns \ntDO  Default Outp ut Delay Time from Input Power Loss  See Figure 8 -3  8 12 ns \ntie  Time interval error  216 – 1 PRBS 100Mbps  \ndata   0.7 ns \ntSU  Start -up Time    15 40 µs \nNOTE:  \n1. tsk(o) is the skew between outputs of a single device wi th all driving inputs connected together and the outputs switching in the same  direction \nwhile driving identical loads.  \n2. tsk(pp) is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the sam e direction \nwhile operating at identical supply voltages, temperature, input signals and loads.  \nCA-IS3730, CA -IS3731, CA -IS373 5                                                                                                          \n  \nPreview Version                                                                                                                                                              www.chipanal og.co m \n Copyright  © 2018, ChipAnalog Incorporated              \n  7.8.3. VDDA = V DDB = 2.5 V ± 5%, T A = -40 to 125°C \nPARAMETER  TEST CONDITIONS  MIN TYP MAX  UNIT \nDR  Data Rate   0  150 Mbps \nPW min Minimum Pulse Width     5.0 ns \ntPLH, tPHL Propagation Delay Time  See Figure 8 -1 5.0 8.0 13.0  ns \nPWD  Pulse Width Distortion |t PLH - tPHL|  0.2 5.0 ns \ntsk(o)   Channel -to-channel Output Skew Time1 Same -direction channels   0.4 2.5 ns \ntsk(pp)   Part-to-part Skew Time2 See Figure 8 -1  2.0 5.0 ns \ntr  Output Signal Rise Time  See Figure 8 -1  2.5 4.0 ns \ntf  Output Signal Fall Time  See Figure 8 -1  2.5 4.0 ns \ntJIT(PK)   Peak Eye Diagram Jitter    350 ps \ntPHZ  Disable Propagation Delay, High to High Impedance Output  \nSee Figure 8 -2  8 12 ns \ntPLZ  Disable Propagation Delay, Low to High Impedance Out put  8 12 ns \ntPZH  Enable Propagation Delay, High Impedance to High Output  CA-IS373xL   6 11 ns \nCA-IS373xH   ns \ntPZL  Enable Propagation Delay, High Impedance to Low Output  CA-IS373xL   ns \nCA-IS373xH   6 11 ns \ntDO  Default Output Delay Time from In put Power Loss  See Figure 8 -3  8 12 ns \ntie  Time interval error  216 – 1 PRBS 100Mbps  \ndata   0.7 ns \ntSU  Start -up Time    15 40 µs \nNOTE:  \n1. tsk(o) is the skew between outputs of a single device with all driving inputs  connected together and the outputs switching in the same  direction \nwhile driving identical loads.  \n2. tsk(pp) is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the sam e direction \nwhile operat ing at identical supply voltages, temperature, input signals and loads.  \n \n  \n   CA-IS3730, CA -IS3731, CA -IS373 5 \nwww.chipanalog.com                                                                                                                                                               Preview Version  \n Copyright  © 2018, ChipAnalog Incorporated  8. Parameter Measurement Information \nIN OUTIsolation Barrier\n50Ω CL2VIN1VOUTVIN\nVOUT50% 50%\n50% 50%90%\n10%\ntr tftPLHtPHL\n \nNOTE:  \n1. A square wave generator generate the V IN input signal with the following constraints: waveform frequency ≤ 100kHz, 50% \nduty cycle, t r≤3ns, t f≤3ns. Since the waveform generator has a n output impedance of Z out = 50Ω, the 50Ω resistor in the \nfigure is used for matching. There is no need in the actual application.  \n2. CL is the load capacitance  about 15pF together with the  instrumentation capacitance.  Since the load capacitance influence \nthe output rising time, it ’s a key factor in the timing characteristic measurement.  \nFigure 8-1 Timing  Characteristics Test Circuit and Voltage Waveforms  \n \nIN OUTIsolation Barrier\n50ΩCL2\nVEN1VOUTVEN\nVOUT2V 2V\n50%\nVOL=0.4VtPZL tPLZENVDDO\n1kΩVDDO\nIN OUTIsolation Barrier\n50ΩCL2\nVEN1VOUT VEN\nVOUT2V 2V\n50%VOH  = V DDO - 0.4VtPZH tPHZEN\n1kΩVDDO\nVDDIGNDI\n \nNOTE:  \n1. A square wave generator generate the V EN input signal with the following constraints: waveform frequency ≤ 100kHz, 50% \nduty cycle, t r≤3ns, t f≤3ns. Since the waveform generator has an output impedance of Z out = 50Ω, the 50Ω resistor in the \nfigure is used for matching. There is no need in the actual application.  \n2. CL is the load capacitance about 15pF together with the instrumentation capacitance. Since the load capacitance influence \nthe output rising time, it ’s a key factor in the timing characteristic measurement.  \nFigure 8-2 Enable/Disable Propagation Delay Time Te st Circuit and Waveform  \n \nCA-IS3730, CA -IS3731, CA -IS373 5                                                                                                          \n  \nPreview Version                                                                                                                                                              www.chipanal og.co m \n Copyright  © 2018, ChipAnalog Incorporated              \n   \nIN OUTIsolation Barrier\nCL2VDDI1\nVOUTVDDO\nIN = 0 V for CA -IS373xH\nIN = V DDI for CA -IS373xLVDDO\n50%tDO\nVOUTVDDI\n2.15V\nDefault High for CA -IS373xH\nDefault Low for CA -IS373xL0V\nVOH\nVOL\n \nNOTE:  \n1. Power Supply Ramp Rate = 10 mV/ns .  V DDI should ramp over 2.15V but no higher than 5.5V . \n2. CL is the load capacitance about 15pF together with the instrumentation capacitance. Since the load capacitance \ninfluence the output rising time, it ’s a key factor in the timing characteristic measurement.  \nFigure 8-3 Default Output Delay Time Test Circuit and Voltage Waveforms  \n \nIN OUTIsolation Barrier\nCL2VOUT3VDDO VDDI\nHigh \nVoltage \nSurge \nGenerator1\nGNDA GNDBCBP4 CBP4\n \nNOTE:  \n1. The High Voltage Surge Generator generates repetitive high voltage surges  with > 1kV amplitude and <10ns rise time and \nfall time to reach common- mode transient noise with > 100kV/ μs slew rate.  \n2. CL is the load capacitance about 15pF together with the instrumentation capacitance.  \n3. Pass-fail criteria: The output must remain stable whenever the high voltage surges come.  \n4. CBP is the 0.1 ~ 1uF bypass capacitance.  \nFigure 8-4 Common -Mode Transient Immunity Test Circuit  \n  \n   CA-IS3730, CA -IS3731, CA -IS373 5 \nwww.chipanalog.com                                                                                                                                                               Preview Version  \n Copyright  © 2018, ChipAnalog Incorporated  9. Detailed Description \n9.1. Theory of Operation  \nThe CA -IS373x family of devices use a simple ON- OFF keying (OOK) modulation scheme to transmit  signal across the  SiO 2 \nisolation capacit ors that provide a robust insulation between two different voltage domain and act as a high frequency signal \npath between the input and the ou tput.  The transmitter (TX) modulates the input signal onto the carrier frequency, that is, TX \ndelivers high frequency signal across the isolation barrier in one input state and delivers no signal across the barrier in the other \ninput state.  Then the receiver rebuilds the input signal according to  the detected  in-band energy . If the ENx pin is low then the \noutput goes to  high impedance state and will be pulled up to V DDO (CA-IS373xH) or pull down  to the corresponding GND (CA -\nIS373xL ). This simple architecture offers a robust isolated data path and requires no special considerations or initialization at \nstart -up. The capacitor -based signal path is fully differential to maximi ze noise immunity, which is also known as common -mode \ntransient immunity.  Advanced circuitry techniques are applied for better  EMI introduced by the carrier signal and IO switching.  \nThe capacitively -coupled architecture provides much hig her electromagnetic immunity  compared to the inductively -coupled \none.  And OOK modulation scheme eliminates the missing -pulse error that occurs in the pulse modulation method. A simplified  \nfunctional block diagram and conceptual operation waveform s of a single channel is shown in  Figure 9 -1 and Figure 9 -2. \n9.2. Functional Block Diagram  \nModulator DemodulatorDriver\nVIN VOUTTransmitter (TX) Receiver (RX) Isolation\nBarrier\nRF Carrier \nGeneratorSchmitt Trigger\nEN\n \nFigure 9-1 Functional Block Diagram of a Single Channel  \n \nVIN\nVOUTSigna l through \nisolation barrier\n \nFigure 9-2 Conceptual Operation Waveforms of a Single Channel  \n  \nCA-IS3730, CA -IS3731, CA -IS373 5                                                                                                          \n  \nPreview Version                                                                                                                                                              www.chipanal og.co m \n Copyright  © 2018, ChipAnalog Incorporated              \n  9.3. Device Operation Modes  \nTable 9 -1 provides the operation modes for the CA -IS373x devices . \nTable 9-1 Operation Mode Table1 \nVDDI VDDO INPUT(Ax/Bx)2 OUTPUT ENABLE(ENx)3,4 OUTPUT (Ax/Bx)  OPERATION  \nPU PU H H or Open  H Normal operation mode:  \nA channel ’s output follows the input state  L H or Open  L \nOpen H or Open  Default  Default outp ut fail-safe mode:  \nIf a channel ’s input is left open, its output goes to the \ndefault value (Low for CA -IS373xL and High for CA -IS373xH). \nX PU X L Z High impedance mode:  \nIf Enable pin is tied to low, the output will be in high -Z mode  \nPD PU X H or Open  Default Default output fail -safe mode:  \nIf the input  side VDD is unpowered, the outputs go in to the \ndefault output fail -safe mode (Low for CA -IS373xL and High \nfor CA -IS373xH) \nX PD X X Undetermined  If the output side VDD is unpowered, the out puts’ states are \nundetermined .5 \nNOTE:  \n1. VDDI = Input -side V DD; VDDO = Output -side V DD; PU = Powered up (VCC ≥ 2.375 V); PD = Powered down (VCC ≤ 2.25 V); X = Irrelevant; H  = High \nlevel; L = Low level; Z = High Impedance . \n2. A strongly driven input signal can weakly power the floating V DD through an internal protection diode and cause undetermined output. \n3. It is reco mmended that the enable inputs be connected to an external logic high or low level when the CA -IS373x is operating in noisy  \nenvironments.  \n4. No Connect (NC) replaces ENA  on CA-IS3730/45. No Connect replaces EN2 on the CA-IS3735. No Connects are not internally  connected  and \ncan be left floating, tied to VDD, or tied to GND. \n5. The outputs are in undetermined state when 2.25V  < V DDI, VDDO < 2.375 V. \n \nTable 9 -2 provides the Enable input truth table  for the CA -IS373x devices.  \nTable 9-2 Enable Input Truth Table  \nPART NUMBER  ENA1,2 ENB1,2 OPERATION  \nCA-IS3730  — H Outputs B1, B2, B3, B4 are enabled and follow the input state.  \n— L Outputs B1, B2, B3, B4 are disabled and in high impedance state . \nCA-IS3731  H X Output A4 enabled and follows the input state.  \nL X Output A4 disabled and in high impedance state . \nX H Outputs B1, B2, B3 are enabled and follow the input state . \nX L Outputs B1, B2, B3 are disabled and in high impedance state . \nCA-IS3735 — — Outputs B 1, B2, B3, B4 are enabled and follow the input state . \nNOTE:  \n1. Enable inputs ENA and ENB can be used for multiplexing, for clock sync, or other output control. ENA , ENB logic operation is  summarized for \neach isolator product in Table 9- 2. These inputs are in ternally pulled -up to local VDD allowing them to be connected  to an external logic level \n(high or low) or left floating. To minimize noise coupling, do not connect circuit traces to EN A or EN B if they are left floating. If ENA , ENB are \nunused, it is recommended they be connected to an external logic level, especially if the  CA-IS373 x is operating in a noisy environment.  \n2. X = Irrelevant; H  = High level; L = Low level . \n \n  \n   CA-IS3730, CA -IS3731, CA -IS373 5 \nwww.chipanalog.com                                                                                                                                                               Preview Version  \n Copyright  © 2018, ChipAnalog Incorporated  10. Application and Implementation \nUnlike optocouplers, which need external components to im prove performance, provide bias, or limit current,  the CA-IS373x \nfamily device CMOS digital isolator needs only two external VDD bypass capacitors (0. 1μF to 1 μ F) to operate. Its TTL  level  \ncompatible input terminals draw only micro amps of leakage current, allowing them to be driven without  external buffering \ncircuits. The output terminals have a characteristic impedance of 50  Ω (rail-to-rail swing)  and are available in both forward and \nreverse channel configurations.  Figure 10 -1 shows the typical application of CA -IS3731 device. And t he circuit of Figure 10 -2 is \ntypical for most applications of CA -IS37xx series products and is as easy to use as a standar d logic gate.  \n \nB3 A3 TX RX\nNC NCRX TXGNDAVDDA\nA1\nA2\nENA\nGNDAVDDB\nGNDB\nB1\nB2\nENB\nGNDB\nISOLATION   BARRIER\nTX RX0.1uF 0.1uF\n2mm maximum from VDDA 2mm maximum from VDDB\nIN1\nIN2OUT1\nOUT2\nIN3 OUT3VDD1 VDD2\n \nFigure 10-1 Typical Application Circuit of CA -IS3731 \n      RX TX Am-1 Bm-1 INm-1 OUTm -1RX TX A1 B1 IN1 OUT1\nBm Am TX RX INm OUTm\nBn An TX RX INn OUTnGNDAVDDA VDDB\nGNDB\nISOLATION   BARRIER0.1uF 0.1uFCA-IS37xx Series ProductsVDD1 VDD2\n \nFigure 10-2 CA-IS37xx Series  Digital Isolator Application Schematic  \n  \nCA-IS3730, CA -IS3731, CA -IS373 5                                                                                                          \n  \nPreview Version                                                                                                                                                              www.chipanal og.co m \n Copyright  © 2018, ChipAnalog Incorporated              \n  11. Package Information \n11.1. 16-Pin Wide  Body SOIC Package Outline  and Recommended Land Pattern  \nThe figure below illustrates the package details and the recommended land pattern details  for the CA -IS37 3x digital isolator in  \na 16 -pin wide -body SOIC package. The values for the dimensions are shown in  millimeters . \n \nPIN I ID10.40\n10.20\n10.50\n10.107.60\n7.40\n2.65\n0.43\n0.351.27BSC0.30\n0.102.35\n2.25 0.971.07\n1.40REF0.85\n0.558°\n0°2.000.60 1.27\n9.30\n1 89 16\nTOP VIEW RECOMMENDED LAND PATTERN\nFRONT VIEW LEFT -SIDE VIEW\n \n \n \n \n  \n   CA-IS3730, CA -IS3731, CA -IS373 5 \nwww.chipanalog.com                                                                                                                                                               Preview Version  \n Copyright  © 2018, ChipAnalog Incorporated  11.2. 16-Pin Narr ow Body SOIC Package Outline  \nThe figure below illustrates the package details and the recommended land pattern details  for the CA -IS37 3x digital isolator in \na 16 -pin narrow -body SOIC package. The values for the dimensions are shown in  millimeters . \n1.75\n0.47\n0.391.27BSC0.225\n0.101.50\n1.30 0.600.702.000.60 1.27\n5.40\nTOP VIEW RECOMMENDED LAND PATTERN\nFRONT VIEW LEFT -SIDE VIEW6.20\n5.804.00\n3.80\n1 89 16\nPIN I ID10.00\n9.80\n1.05REF0.80\n0.50 8°\n0°0.50\n0.25\n \n \n \n'}]
!==============================================================================!
### Component Summary: CA-IS3731HW

#### Key Specifications:
- **Voltage Ratings**: 
  - Operating Supply Voltage: 2.5V to 5.5V
  - Absolute Maximum Supply Voltage: -0.5V to 6.0V
- **Current Ratings**: 
  - Supply Current (Typical at 3.3V): 
    - 1.5mA per channel at 1Mbps
    - 5.5mA per channel at 100Mbps
- **Power Consumption**: 
  - Maximum Power Dissipation: 150mW
- **Operating Temperature Range**: 
  - -40°C to 125°C
- **Package Type**: 
  - SOIC-16 Narrow Body (N)
  - SOIC-16 Wide Body (W)
- **Special Features**: 
  - High Electromagnetic Immunity
  - High Common-Mode Transient Immunity (CMTI): ±100kV/µs (Typical)
  - Isolation Rating: Up to 5 kVrms
  - Default Output High and Low Options
  - Tri-state Outputs with ENABLE
  - Schmitt Trigger Inputs
- **Moisture Sensitive Level**: 
  - Level 1 (according to JEDEC J-STD-020E)

#### Description:
The CA-IS3731HW is a high-speed triple-channel digital isolator designed to provide robust isolation between different voltage domains while maintaining high data rates. It features precise timing characteristics, low power consumption, and high electromagnetic immunity. The device utilizes a capacitive coupling method for signal transmission across an isolation barrier, which enhances noise immunity and reduces electromagnetic interference compared to traditional optocouplers.

#### Typical Applications:
- **Industrial Automation Systems**: Used for isolating control signals in automation equipment.
- **Motor Control**: Provides isolation for feedback and control signals in motor drive applications.
- **Medical Electronics**: Ensures safety and signal integrity in medical devices by isolating sensitive components.
- **Isolated Switch Mode Supplies**: Used in power supply circuits to isolate control signals from high-voltage sections.
- **Solar Inverters**: Provides isolation between the control circuitry and high-voltage solar panels.
- **Isolated ADC/DAC**: Used in data acquisition systems to isolate analog-to-digital and digital-to-analog converters.

This summary encapsulates the essential characteristics and applications of the CA-IS3731HW digital isolator, making it suitable for various high-speed and high-voltage isolation needs in electronic systems.