
smart_room.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000094c8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000118  08009658  08009658  00019658  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009770  08009770  00020074  2**0
                  CONTENTS
  4 .ARM          00000000  08009770  08009770  00020074  2**0
                  CONTENTS
  5 .preinit_array 00000000  08009770  08009770  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009770  08009770  00019770  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009774  08009774  00019774  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08009778  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001164  20000074  080097ec  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200011d8  080097ec  000211d8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002060d  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003f3f  00000000  00000000  000406b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001a10  00000000  00000000  000445f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001868  00000000  00000000  00046000  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002ca7a  00000000  00000000  00047868  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001b167  00000000  00000000  000742e2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001163de  00000000  00000000  0008f449  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001a5827  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000072f8  00000000  00000000  001a587c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000074 	.word	0x20000074
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009640 	.word	0x08009640

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000078 	.word	0x20000078
 80001cc:	08009640 	.word	0x08009640

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000270:	b480      	push	{r7}
 8000272:	b085      	sub	sp, #20
 8000274:	af00      	add	r7, sp, #0
 8000276:	60f8      	str	r0, [r7, #12]
 8000278:	60b9      	str	r1, [r7, #8]
 800027a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800027c:	68fb      	ldr	r3, [r7, #12]
 800027e:	4a07      	ldr	r2, [pc, #28]	; (800029c <vApplicationGetIdleTaskMemory+0x2c>)
 8000280:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000282:	68bb      	ldr	r3, [r7, #8]
 8000284:	4a06      	ldr	r2, [pc, #24]	; (80002a0 <vApplicationGetIdleTaskMemory+0x30>)
 8000286:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000288:	687b      	ldr	r3, [r7, #4]
 800028a:	2280      	movs	r2, #128	; 0x80
 800028c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800028e:	bf00      	nop
 8000290:	3714      	adds	r7, #20
 8000292:	46bd      	mov	sp, r7
 8000294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000298:	4770      	bx	lr
 800029a:	bf00      	nop
 800029c:	20000090 	.word	0x20000090
 80002a0:	20000144 	.word	0x20000144

080002a4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80002a4:	b480      	push	{r7}
 80002a6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <__NVIC_GetPriorityGrouping+0x18>)
 80002aa:	68db      	ldr	r3, [r3, #12]
 80002ac:	0a1b      	lsrs	r3, r3, #8
 80002ae:	f003 0307 	and.w	r3, r3, #7
}
 80002b2:	4618      	mov	r0, r3
 80002b4:	46bd      	mov	sp, r7
 80002b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002ba:	4770      	bx	lr
 80002bc:	e000ed00 	.word	0xe000ed00

080002c0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80002c0:	b480      	push	{r7}
 80002c2:	b083      	sub	sp, #12
 80002c4:	af00      	add	r7, sp, #0
 80002c6:	4603      	mov	r3, r0
 80002c8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80002ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002ce:	2b00      	cmp	r3, #0
 80002d0:	db0b      	blt.n	80002ea <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80002d2:	79fb      	ldrb	r3, [r7, #7]
 80002d4:	f003 021f 	and.w	r2, r3, #31
 80002d8:	4907      	ldr	r1, [pc, #28]	; (80002f8 <__NVIC_EnableIRQ+0x38>)
 80002da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002de:	095b      	lsrs	r3, r3, #5
 80002e0:	2001      	movs	r0, #1
 80002e2:	fa00 f202 	lsl.w	r2, r0, r2
 80002e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80002ea:	bf00      	nop
 80002ec:	370c      	adds	r7, #12
 80002ee:	46bd      	mov	sp, r7
 80002f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002f4:	4770      	bx	lr
 80002f6:	bf00      	nop
 80002f8:	e000e100 	.word	0xe000e100

080002fc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80002fc:	b480      	push	{r7}
 80002fe:	b083      	sub	sp, #12
 8000300:	af00      	add	r7, sp, #0
 8000302:	4603      	mov	r3, r0
 8000304:	6039      	str	r1, [r7, #0]
 8000306:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000308:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800030c:	2b00      	cmp	r3, #0
 800030e:	db0a      	blt.n	8000326 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000310:	683b      	ldr	r3, [r7, #0]
 8000312:	b2da      	uxtb	r2, r3
 8000314:	490c      	ldr	r1, [pc, #48]	; (8000348 <__NVIC_SetPriority+0x4c>)
 8000316:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800031a:	0112      	lsls	r2, r2, #4
 800031c:	b2d2      	uxtb	r2, r2
 800031e:	440b      	add	r3, r1
 8000320:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000324:	e00a      	b.n	800033c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000326:	683b      	ldr	r3, [r7, #0]
 8000328:	b2da      	uxtb	r2, r3
 800032a:	4908      	ldr	r1, [pc, #32]	; (800034c <__NVIC_SetPriority+0x50>)
 800032c:	79fb      	ldrb	r3, [r7, #7]
 800032e:	f003 030f 	and.w	r3, r3, #15
 8000332:	3b04      	subs	r3, #4
 8000334:	0112      	lsls	r2, r2, #4
 8000336:	b2d2      	uxtb	r2, r2
 8000338:	440b      	add	r3, r1
 800033a:	761a      	strb	r2, [r3, #24]
}
 800033c:	bf00      	nop
 800033e:	370c      	adds	r7, #12
 8000340:	46bd      	mov	sp, r7
 8000342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000346:	4770      	bx	lr
 8000348:	e000e100 	.word	0xe000e100
 800034c:	e000ed00 	.word	0xe000ed00

08000350 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000350:	b480      	push	{r7}
 8000352:	b089      	sub	sp, #36	; 0x24
 8000354:	af00      	add	r7, sp, #0
 8000356:	60f8      	str	r0, [r7, #12]
 8000358:	60b9      	str	r1, [r7, #8]
 800035a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800035c:	68fb      	ldr	r3, [r7, #12]
 800035e:	f003 0307 	and.w	r3, r3, #7
 8000362:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000364:	69fb      	ldr	r3, [r7, #28]
 8000366:	f1c3 0307 	rsb	r3, r3, #7
 800036a:	2b04      	cmp	r3, #4
 800036c:	bf28      	it	cs
 800036e:	2304      	movcs	r3, #4
 8000370:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000372:	69fb      	ldr	r3, [r7, #28]
 8000374:	3304      	adds	r3, #4
 8000376:	2b06      	cmp	r3, #6
 8000378:	d902      	bls.n	8000380 <NVIC_EncodePriority+0x30>
 800037a:	69fb      	ldr	r3, [r7, #28]
 800037c:	3b03      	subs	r3, #3
 800037e:	e000      	b.n	8000382 <NVIC_EncodePriority+0x32>
 8000380:	2300      	movs	r3, #0
 8000382:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000384:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000388:	69bb      	ldr	r3, [r7, #24]
 800038a:	fa02 f303 	lsl.w	r3, r2, r3
 800038e:	43da      	mvns	r2, r3
 8000390:	68bb      	ldr	r3, [r7, #8]
 8000392:	401a      	ands	r2, r3
 8000394:	697b      	ldr	r3, [r7, #20]
 8000396:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000398:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800039c:	697b      	ldr	r3, [r7, #20]
 800039e:	fa01 f303 	lsl.w	r3, r1, r3
 80003a2:	43d9      	mvns	r1, r3
 80003a4:	687b      	ldr	r3, [r7, #4]
 80003a6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80003a8:	4313      	orrs	r3, r2
         );
}
 80003aa:	4618      	mov	r0, r3
 80003ac:	3724      	adds	r7, #36	; 0x24
 80003ae:	46bd      	mov	sp, r7
 80003b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003b4:	4770      	bx	lr

080003b6 <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 80003b6:	b480      	push	{r7}
 80003b8:	b083      	sub	sp, #12
 80003ba:	af00      	add	r7, sp, #0
 80003bc:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 80003be:	687b      	ldr	r3, [r7, #4]
 80003c0:	681b      	ldr	r3, [r3, #0]
 80003c2:	f043 0201 	orr.w	r2, r3, #1
 80003c6:	687b      	ldr	r3, [r7, #4]
 80003c8:	601a      	str	r2, [r3, #0]
}
 80003ca:	bf00      	nop
 80003cc:	370c      	adds	r7, #12
 80003ce:	46bd      	mov	sp, r7
 80003d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003d4:	4770      	bx	lr

080003d6 <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 80003d6:	b480      	push	{r7}
 80003d8:	b083      	sub	sp, #12
 80003da:	af00      	add	r7, sp, #0
 80003dc:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.*/
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80003de:	687b      	ldr	r3, [r7, #4]
 80003e0:	685b      	ldr	r3, [r3, #4]
 80003e2:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 80003e6:	687b      	ldr	r3, [r7, #4]
 80003e8:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 80003ea:	687b      	ldr	r3, [r7, #4]
 80003ec:	689b      	ldr	r3, [r3, #8]
 80003ee:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 80003f2:	687b      	ldr	r3, [r7, #4]
 80003f4:	609a      	str	r2, [r3, #8]
}
 80003f6:	bf00      	nop
 80003f8:	370c      	adds	r7, #12
 80003fa:	46bd      	mov	sp, r7
 80003fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000400:	4770      	bx	lr

08000402 <LL_USART_IsActiveFlag_RXNE>:
  * @rmtoll ISR          RXNE          LL_USART_IsActiveFlag_RXNE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_RXNE(USART_TypeDef *USARTx)
{
 8000402:	b480      	push	{r7}
 8000404:	b083      	sub	sp, #12
 8000406:	af00      	add	r7, sp, #0
 8000408:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_RXNE) == (USART_ISR_RXNE)) ? 1UL : 0UL);
 800040a:	687b      	ldr	r3, [r7, #4]
 800040c:	69db      	ldr	r3, [r3, #28]
 800040e:	f003 0320 	and.w	r3, r3, #32
 8000412:	2b20      	cmp	r3, #32
 8000414:	d101      	bne.n	800041a <LL_USART_IsActiveFlag_RXNE+0x18>
 8000416:	2301      	movs	r3, #1
 8000418:	e000      	b.n	800041c <LL_USART_IsActiveFlag_RXNE+0x1a>
 800041a:	2300      	movs	r3, #0
}
 800041c:	4618      	mov	r0, r3
 800041e:	370c      	adds	r7, #12
 8000420:	46bd      	mov	sp, r7
 8000422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000426:	4770      	bx	lr

08000428 <LL_USART_IsActiveFlag_TXE>:
  * @rmtoll ISR          TXE           LL_USART_IsActiveFlag_TXE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TXE(USART_TypeDef *USARTx)
{
 8000428:	b480      	push	{r7}
 800042a:	b083      	sub	sp, #12
 800042c:	af00      	add	r7, sp, #0
 800042e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TXE) == (USART_ISR_TXE)) ? 1UL : 0UL);
 8000430:	687b      	ldr	r3, [r7, #4]
 8000432:	69db      	ldr	r3, [r3, #28]
 8000434:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000438:	2b80      	cmp	r3, #128	; 0x80
 800043a:	d101      	bne.n	8000440 <LL_USART_IsActiveFlag_TXE+0x18>
 800043c:	2301      	movs	r3, #1
 800043e:	e000      	b.n	8000442 <LL_USART_IsActiveFlag_TXE+0x1a>
 8000440:	2300      	movs	r3, #0
}
 8000442:	4618      	mov	r0, r3
 8000444:	370c      	adds	r7, #12
 8000446:	46bd      	mov	sp, r7
 8000448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800044c:	4770      	bx	lr

0800044e <LL_USART_EnableIT_RXNE>:
  * @rmtoll CR1          RXNEIE        LL_USART_EnableIT_RXNE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_RXNE(USART_TypeDef *USARTx)
{
 800044e:	b480      	push	{r7}
 8000450:	b083      	sub	sp, #12
 8000452:	af00      	add	r7, sp, #0
 8000454:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_RXNEIE);
 8000456:	687b      	ldr	r3, [r7, #4]
 8000458:	681b      	ldr	r3, [r3, #0]
 800045a:	f043 0220 	orr.w	r2, r3, #32
 800045e:	687b      	ldr	r3, [r7, #4]
 8000460:	601a      	str	r2, [r3, #0]
}
 8000462:	bf00      	nop
 8000464:	370c      	adds	r7, #12
 8000466:	46bd      	mov	sp, r7
 8000468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800046c:	4770      	bx	lr

0800046e <LL_USART_EnableIT_TXE>:
  * @rmtoll CR1          TXEIE         LL_USART_EnableIT_TXE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_TXE(USART_TypeDef *USARTx)
{
 800046e:	b480      	push	{r7}
 8000470:	b083      	sub	sp, #12
 8000472:	af00      	add	r7, sp, #0
 8000474:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_TXEIE);
 8000476:	687b      	ldr	r3, [r7, #4]
 8000478:	681b      	ldr	r3, [r3, #0]
 800047a:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800047e:	687b      	ldr	r3, [r7, #4]
 8000480:	601a      	str	r2, [r3, #0]
}
 8000482:	bf00      	nop
 8000484:	370c      	adds	r7, #12
 8000486:	46bd      	mov	sp, r7
 8000488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800048c:	4770      	bx	lr

0800048e <LL_USART_DisableIT_TXE>:
  * @rmtoll CR1          TXEIE         LL_USART_DisableIT_TXE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableIT_TXE(USART_TypeDef *USARTx)
{
 800048e:	b480      	push	{r7}
 8000490:	b083      	sub	sp, #12
 8000492:	af00      	add	r7, sp, #0
 8000494:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR1, USART_CR1_TXEIE);
 8000496:	687b      	ldr	r3, [r7, #4]
 8000498:	681b      	ldr	r3, [r3, #0]
 800049a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800049e:	687b      	ldr	r3, [r7, #4]
 80004a0:	601a      	str	r2, [r3, #0]
}
 80004a2:	bf00      	nop
 80004a4:	370c      	adds	r7, #12
 80004a6:	46bd      	mov	sp, r7
 80004a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004ac:	4770      	bx	lr

080004ae <LL_USART_ReceiveData8>:
  * @rmtoll RDR          RDR           LL_USART_ReceiveData8
  * @param  USARTx USART Instance
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_USART_ReceiveData8(USART_TypeDef *USARTx)
{
 80004ae:	b480      	push	{r7}
 80004b0:	b083      	sub	sp, #12
 80004b2:	af00      	add	r7, sp, #0
 80004b4:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(USARTx->RDR, USART_RDR_RDR) & 0xFFU);
 80004b6:	687b      	ldr	r3, [r7, #4]
 80004b8:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80004ba:	b29b      	uxth	r3, r3
 80004bc:	b2db      	uxtb	r3, r3
}
 80004be:	4618      	mov	r0, r3
 80004c0:	370c      	adds	r7, #12
 80004c2:	46bd      	mov	sp, r7
 80004c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004c8:	4770      	bx	lr

080004ca <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 80004ca:	b480      	push	{r7}
 80004cc:	b083      	sub	sp, #12
 80004ce:	af00      	add	r7, sp, #0
 80004d0:	6078      	str	r0, [r7, #4]
 80004d2:	460b      	mov	r3, r1
 80004d4:	70fb      	strb	r3, [r7, #3]
  USARTx->TDR = Value;
 80004d6:	78fb      	ldrb	r3, [r7, #3]
 80004d8:	b29a      	uxth	r2, r3
 80004da:	687b      	ldr	r3, [r7, #4]
 80004dc:	851a      	strh	r2, [r3, #40]	; 0x28
}
 80004de:	bf00      	nop
 80004e0:	370c      	adds	r7, #12
 80004e2:	46bd      	mov	sp, r7
 80004e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004e8:	4770      	bx	lr
	...

080004ec <LL_AHB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 80004ec:	b480      	push	{r7}
 80004ee:	b085      	sub	sp, #20
 80004f0:	af00      	add	r7, sp, #0
 80004f2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 80004f4:	4b08      	ldr	r3, [pc, #32]	; (8000518 <LL_AHB2_GRP1_EnableClock+0x2c>)
 80004f6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80004f8:	4907      	ldr	r1, [pc, #28]	; (8000518 <LL_AHB2_GRP1_EnableClock+0x2c>)
 80004fa:	687b      	ldr	r3, [r7, #4]
 80004fc:	4313      	orrs	r3, r2
 80004fe:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000500:	4b05      	ldr	r3, [pc, #20]	; (8000518 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8000502:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000504:	687b      	ldr	r3, [r7, #4]
 8000506:	4013      	ands	r3, r2
 8000508:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800050a:	68fb      	ldr	r3, [r7, #12]
}
 800050c:	bf00      	nop
 800050e:	3714      	adds	r7, #20
 8000510:	46bd      	mov	sp, r7
 8000512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000516:	4770      	bx	lr
 8000518:	40021000 	.word	0x40021000

0800051c <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 800051c:	b480      	push	{r7}
 800051e:	b085      	sub	sp, #20
 8000520:	af00      	add	r7, sp, #0
 8000522:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 8000524:	4b08      	ldr	r3, [pc, #32]	; (8000548 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000526:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8000528:	4907      	ldr	r1, [pc, #28]	; (8000548 <LL_APB1_GRP1_EnableClock+0x2c>)
 800052a:	687b      	ldr	r3, [r7, #4]
 800052c:	4313      	orrs	r3, r2
 800052e:	658b      	str	r3, [r1, #88]	; 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8000530:	4b05      	ldr	r3, [pc, #20]	; (8000548 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000532:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8000534:	687b      	ldr	r3, [r7, #4]
 8000536:	4013      	ands	r3, r2
 8000538:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800053a:	68fb      	ldr	r3, [r7, #12]
}
 800053c:	bf00      	nop
 800053e:	3714      	adds	r7, #20
 8000540:	46bd      	mov	sp, r7
 8000542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000546:	4770      	bx	lr
 8000548:	40021000 	.word	0x40021000

0800054c <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 800054c:	b480      	push	{r7}
 800054e:	b085      	sub	sp, #20
 8000550:	af00      	add	r7, sp, #0
 8000552:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8000554:	4b08      	ldr	r3, [pc, #32]	; (8000578 <LL_APB2_GRP1_EnableClock+0x2c>)
 8000556:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000558:	4907      	ldr	r1, [pc, #28]	; (8000578 <LL_APB2_GRP1_EnableClock+0x2c>)
 800055a:	687b      	ldr	r3, [r7, #4]
 800055c:	4313      	orrs	r3, r2
 800055e:	660b      	str	r3, [r1, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8000560:	4b05      	ldr	r3, [pc, #20]	; (8000578 <LL_APB2_GRP1_EnableClock+0x2c>)
 8000562:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000564:	687b      	ldr	r3, [r7, #4]
 8000566:	4013      	ands	r3, r2
 8000568:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800056a:	68fb      	ldr	r3, [r7, #12]
}
 800056c:	bf00      	nop
 800056e:	3714      	adds	r7, #20
 8000570:	46bd      	mov	sp, r7
 8000572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000576:	4770      	bx	lr
 8000578:	40021000 	.word	0x40021000

0800057c <sendchar>:
uint8_t door_state = 1;
uint8_t timer = 0;
uint8_t alarm_ring = 0;
uint8_t alarm_state = 0;

void sendchar(char c, char usart){
 800057c:	b580      	push	{r7, lr}
 800057e:	b082      	sub	sp, #8
 8000580:	af00      	add	r7, sp, #0
 8000582:	4603      	mov	r3, r0
 8000584:	460a      	mov	r2, r1
 8000586:	71fb      	strb	r3, [r7, #7]
 8000588:	4613      	mov	r3, r2
 800058a:	71bb      	strb	r3, [r7, #6]
	if(usart == USART_1){
 800058c:	79bb      	ldrb	r3, [r7, #6]
 800058e:	2b01      	cmp	r3, #1
 8000590:	d10b      	bne.n	80005aa <sendchar+0x2e>
		xQueueSend(tx_queue_1, &c, HAL_MAX_DELAY);
 8000592:	4b0f      	ldr	r3, [pc, #60]	; (80005d0 <sendchar+0x54>)
 8000594:	6818      	ldr	r0, [r3, #0]
 8000596:	1df9      	adds	r1, r7, #7
 8000598:	2300      	movs	r3, #0
 800059a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800059e:	f006 fc49 	bl	8006e34 <xQueueGenericSend>
		LL_USART_EnableIT_TXE(USART1);
 80005a2:	480c      	ldr	r0, [pc, #48]	; (80005d4 <sendchar+0x58>)
 80005a4:	f7ff ff63 	bl	800046e <LL_USART_EnableIT_TXE>
	}
	else if( usart == USART_2){
		xQueueSend(tx_queue_2, &c, HAL_MAX_DELAY);
		LL_USART_EnableIT_TXE(USART2);
	}
}
 80005a8:	e00d      	b.n	80005c6 <sendchar+0x4a>
	else if( usart == USART_2){
 80005aa:	79bb      	ldrb	r3, [r7, #6]
 80005ac:	2b02      	cmp	r3, #2
 80005ae:	d10a      	bne.n	80005c6 <sendchar+0x4a>
		xQueueSend(tx_queue_2, &c, HAL_MAX_DELAY);
 80005b0:	4b09      	ldr	r3, [pc, #36]	; (80005d8 <sendchar+0x5c>)
 80005b2:	6818      	ldr	r0, [r3, #0]
 80005b4:	1df9      	adds	r1, r7, #7
 80005b6:	2300      	movs	r3, #0
 80005b8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80005bc:	f006 fc3a 	bl	8006e34 <xQueueGenericSend>
		LL_USART_EnableIT_TXE(USART2);
 80005c0:	4806      	ldr	r0, [pc, #24]	; (80005dc <sendchar+0x60>)
 80005c2:	f7ff ff54 	bl	800046e <LL_USART_EnableIT_TXE>
}
 80005c6:	bf00      	nop
 80005c8:	3708      	adds	r7, #8
 80005ca:	46bd      	mov	sp, r7
 80005cc:	bd80      	pop	{r7, pc}
 80005ce:	bf00      	nop
 80005d0:	20001174 	.word	0x20001174
 80005d4:	40013800 	.word	0x40013800
 80005d8:	20001120 	.word	0x20001120
 80005dc:	40004400 	.word	0x40004400

080005e0 <sendString>:

void sendString(char * str, char usart){
 80005e0:	b580      	push	{r7, lr}
 80005e2:	b082      	sub	sp, #8
 80005e4:	af00      	add	r7, sp, #0
 80005e6:	6078      	str	r0, [r7, #4]
 80005e8:	460b      	mov	r3, r1
 80005ea:	70fb      	strb	r3, [r7, #3]
	while(*str != 0){
 80005ec:	e009      	b.n	8000602 <sendString+0x22>
		sendchar(*str, usart);
 80005ee:	687b      	ldr	r3, [r7, #4]
 80005f0:	781b      	ldrb	r3, [r3, #0]
 80005f2:	78fa      	ldrb	r2, [r7, #3]
 80005f4:	4611      	mov	r1, r2
 80005f6:	4618      	mov	r0, r3
 80005f8:	f7ff ffc0 	bl	800057c <sendchar>
		str++;
 80005fc:	687b      	ldr	r3, [r7, #4]
 80005fe:	3301      	adds	r3, #1
 8000600:	607b      	str	r3, [r7, #4]
	while(*str != 0){
 8000602:	687b      	ldr	r3, [r7, #4]
 8000604:	781b      	ldrb	r3, [r3, #0]
 8000606:	2b00      	cmp	r3, #0
 8000608:	d1f1      	bne.n	80005ee <sendString+0xe>
	}
}
 800060a:	bf00      	nop
 800060c:	bf00      	nop
 800060e:	3708      	adds	r7, #8
 8000610:	46bd      	mov	sp, r7
 8000612:	bd80      	pop	{r7, pc}

08000614 <readchar>:

char readchar(char usart){
 8000614:	b580      	push	{r7, lr}
 8000616:	b084      	sub	sp, #16
 8000618:	af00      	add	r7, sp, #0
 800061a:	4603      	mov	r3, r0
 800061c:	71fb      	strb	r3, [r7, #7]
	uint8_t caracter=0;
 800061e:	2300      	movs	r3, #0
 8000620:	73fb      	strb	r3, [r7, #15]
	if(usart == USART_1)
 8000622:	79fb      	ldrb	r3, [r7, #7]
 8000624:	2b01      	cmp	r3, #1
 8000626:	d109      	bne.n	800063c <readchar+0x28>
		xQueueReceive(rx_queue_1, &caracter, HAL_MAX_DELAY);
 8000628:	4b0d      	ldr	r3, [pc, #52]	; (8000660 <readchar+0x4c>)
 800062a:	681b      	ldr	r3, [r3, #0]
 800062c:	f107 010f 	add.w	r1, r7, #15
 8000630:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000634:	4618      	mov	r0, r3
 8000636:	f006 fd97 	bl	8007168 <xQueueReceive>
 800063a:	e00b      	b.n	8000654 <readchar+0x40>
	else if(usart == USART_2)
 800063c:	79fb      	ldrb	r3, [r7, #7]
 800063e:	2b02      	cmp	r3, #2
 8000640:	d108      	bne.n	8000654 <readchar+0x40>
		xQueueReceive(rx_queue_2, &caracter, HAL_MAX_DELAY);
 8000642:	4b08      	ldr	r3, [pc, #32]	; (8000664 <readchar+0x50>)
 8000644:	681b      	ldr	r3, [r3, #0]
 8000646:	f107 010f 	add.w	r1, r7, #15
 800064a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800064e:	4618      	mov	r0, r3
 8000650:	f006 fd8a 	bl	8007168 <xQueueReceive>
	return caracter;
 8000654:	7bfb      	ldrb	r3, [r7, #15]
}
 8000656:	4618      	mov	r0, r3
 8000658:	3710      	adds	r7, #16
 800065a:	46bd      	mov	sp, r7
 800065c:	bd80      	pop	{r7, pc}
 800065e:	bf00      	nop
 8000660:	2000106c 	.word	0x2000106c
 8000664:	20001124 	.word	0x20001124

08000668 <cli>:

void cli(void * vParam)
{
 8000668:	b580      	push	{r7, lr}
 800066a:	b086      	sub	sp, #24
 800066c:	af00      	add	r7, sp, #0
 800066e:	6078      	str	r0, [r7, #4]
	uint8_t caracter;
	while(1)
	{
		caracter = readchar(USART_1);
 8000670:	2001      	movs	r0, #1
 8000672:	f7ff ffcf 	bl	8000614 <readchar>
 8000676:	4603      	mov	r3, r0
 8000678:	75fb      	strb	r3, [r7, #23]

		char buff[8];
		uint8_t temp = readVoltage();
 800067a:	f000 f897 	bl	80007ac <readVoltage>
 800067e:	4603      	mov	r3, r0
 8000680:	75bb      	strb	r3, [r7, #22]
		sprintf(buff,"\n%d\r\n", temp);
 8000682:	7dba      	ldrb	r2, [r7, #22]
 8000684:	f107 030c 	add.w	r3, r7, #12
 8000688:	492f      	ldr	r1, [pc, #188]	; (8000748 <cli+0xe0>)
 800068a:	4618      	mov	r0, r3
 800068c:	f008 fc24 	bl	8008ed8 <siprintf>
		sendString(buff, USART_1);
 8000690:	f107 030c 	add.w	r3, r7, #12
 8000694:	2101      	movs	r1, #1
 8000696:	4618      	mov	r0, r3
 8000698:	f7ff ffa2 	bl	80005e0 <sendString>

		switch(caracter){
 800069c:	7dfb      	ldrb	r3, [r7, #23]
 800069e:	3b41      	subs	r3, #65	; 0x41
 80006a0:	2b19      	cmp	r3, #25
 80006a2:	d8e5      	bhi.n	8000670 <cli+0x8>
 80006a4:	a201      	add	r2, pc, #4	; (adr r2, 80006ac <cli+0x44>)
 80006a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80006aa:	bf00      	nop
 80006ac:	08000735 	.word	0x08000735
 80006b0:	08000671 	.word	0x08000671
 80006b4:	0800072d 	.word	0x0800072d
 80006b8:	0800071d 	.word	0x0800071d
 80006bc:	08000671 	.word	0x08000671
 80006c0:	08000671 	.word	0x08000671
 80006c4:	08000671 	.word	0x08000671
 80006c8:	08000671 	.word	0x08000671
 80006cc:	08000671 	.word	0x08000671
 80006d0:	08000671 	.word	0x08000671
 80006d4:	08000671 	.word	0x08000671
 80006d8:	08000715 	.word	0x08000715
 80006dc:	08000671 	.word	0x08000671
 80006e0:	08000671 	.word	0x08000671
 80006e4:	08000725 	.word	0x08000725
 80006e8:	08000671 	.word	0x08000671
 80006ec:	08000671 	.word	0x08000671
 80006f0:	08000671 	.word	0x08000671
 80006f4:	08000671 	.word	0x08000671
 80006f8:	08000671 	.word	0x08000671
 80006fc:	08000671 	.word	0x08000671
 8000700:	08000671 	.word	0x08000671
 8000704:	08000671 	.word	0x08000671
 8000708:	08000671 	.word	0x08000671
 800070c:	08000671 	.word	0x08000671
 8000710:	0800073d 	.word	0x0800073d
					case 'L':
						changeLedState(1);
 8000714:	2001      	movs	r0, #1
 8000716:	f000 f819 	bl	800074c <changeLedState>
						break;
 800071a:	e013      	b.n	8000744 <cli+0xdc>
					case 'D':
						changeLedState(0);
 800071c:	2000      	movs	r0, #0
 800071e:	f000 f815 	bl	800074c <changeLedState>
						break;
 8000722:	e00f      	b.n	8000744 <cli+0xdc>
					case 'O':
						changeDoorState(1);
 8000724:	2001      	movs	r0, #1
 8000726:	f000 f85b 	bl	80007e0 <changeDoorState>
						break;
 800072a:	e00b      	b.n	8000744 <cli+0xdc>
					case 'C':
						changeDoorState(0);
 800072c:	2000      	movs	r0, #0
 800072e:	f000 f857 	bl	80007e0 <changeDoorState>
						break;
 8000732:	e007      	b.n	8000744 <cli+0xdc>
					case 'A':
						changeAlarmState(1);
 8000734:	2001      	movs	r0, #1
 8000736:	f000 f819 	bl	800076c <changeAlarmState>
						break;
 800073a:	e003      	b.n	8000744 <cli+0xdc>
					case 'Z':
						changeAlarmState(0);
 800073c:	2000      	movs	r0, #0
 800073e:	f000 f815 	bl	800076c <changeAlarmState>
						break;
 8000742:	bf00      	nop
	{
 8000744:	e794      	b.n	8000670 <cli+0x8>
 8000746:	bf00      	nop
 8000748:	08009664 	.word	0x08009664

0800074c <changeLedState>:
				}
	}

}

void changeLedState(uint8_t mode){
 800074c:	b580      	push	{r7, lr}
 800074e:	b082      	sub	sp, #8
 8000750:	af00      	add	r7, sp, #0
 8000752:	4603      	mov	r3, r0
 8000754:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, mode);
 8000756:	79fb      	ldrb	r3, [r7, #7]
 8000758:	461a      	mov	r2, r3
 800075a:	2120      	movs	r1, #32
 800075c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000760:	f002 fc2c 	bl	8002fbc <HAL_GPIO_WritePin>
}
 8000764:	bf00      	nop
 8000766:	3708      	adds	r7, #8
 8000768:	46bd      	mov	sp, r7
 800076a:	bd80      	pop	{r7, pc}

0800076c <changeAlarmState>:

void changeAlarmState(uint8_t mode){
 800076c:	b580      	push	{r7, lr}
 800076e:	b082      	sub	sp, #8
 8000770:	af00      	add	r7, sp, #0
 8000772:	4603      	mov	r3, r0
 8000774:	71fb      	strb	r3, [r7, #7]
	if(mode == 1){
 8000776:	79fb      	ldrb	r3, [r7, #7]
 8000778:	2b01      	cmp	r3, #1
 800077a:	d109      	bne.n	8000790 <changeAlarmState+0x24>
		alarm_state = mode;
 800077c:	4a08      	ldr	r2, [pc, #32]	; (80007a0 <changeAlarmState+0x34>)
 800077e:	79fb      	ldrb	r3, [r7, #7]
 8000780:	7013      	strb	r3, [r2, #0]
		timer = 1;
 8000782:	4b08      	ldr	r3, [pc, #32]	; (80007a4 <changeAlarmState+0x38>)
 8000784:	2201      	movs	r2, #1
 8000786:	701a      	strb	r2, [r3, #0]
		HAL_TIM_Base_Start_IT(&htim2);
 8000788:	4807      	ldr	r0, [pc, #28]	; (80007a8 <changeAlarmState+0x3c>)
 800078a:	f004 f831 	bl	80047f0 <HAL_TIM_Base_Start_IT>
	} else {
		alarm_state = 0;
	}
}
 800078e:	e002      	b.n	8000796 <changeAlarmState+0x2a>
		alarm_state = 0;
 8000790:	4b03      	ldr	r3, [pc, #12]	; (80007a0 <changeAlarmState+0x34>)
 8000792:	2200      	movs	r2, #0
 8000794:	701a      	strb	r2, [r3, #0]
}
 8000796:	bf00      	nop
 8000798:	3708      	adds	r7, #8
 800079a:	46bd      	mov	sp, r7
 800079c:	bd80      	pop	{r7, pc}
 800079e:	bf00      	nop
 80007a0:	2000034d 	.word	0x2000034d
 80007a4:	2000034c 	.word	0x2000034c
 80007a8:	20001128 	.word	0x20001128

080007ac <readVoltage>:

int8_t readVoltage(void){
 80007ac:	b580      	push	{r7, lr}
 80007ae:	af00      	add	r7, sp, #0
	HAL_ADC_Start(&hadc1);
 80007b0:	4809      	ldr	r0, [pc, #36]	; (80007d8 <readVoltage+0x2c>)
 80007b2:	f001 faaf 	bl	8001d14 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 80007b6:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80007ba:	4807      	ldr	r0, [pc, #28]	; (80007d8 <readVoltage+0x2c>)
 80007bc:	f001 fb64 	bl	8001e88 <HAL_ADC_PollForConversion>
	return HAL_ADC_GetValue(&hadc1) / 25;
 80007c0:	4805      	ldr	r0, [pc, #20]	; (80007d8 <readVoltage+0x2c>)
 80007c2:	f001 fc39 	bl	8002038 <HAL_ADC_GetValue>
 80007c6:	4603      	mov	r3, r0
 80007c8:	4a04      	ldr	r2, [pc, #16]	; (80007dc <readVoltage+0x30>)
 80007ca:	fba2 2303 	umull	r2, r3, r2, r3
 80007ce:	08db      	lsrs	r3, r3, #3
 80007d0:	b25b      	sxtb	r3, r3
}
 80007d2:	4618      	mov	r0, r3
 80007d4:	bd80      	pop	{r7, pc}
 80007d6:	bf00      	nop
 80007d8:	200010bc 	.word	0x200010bc
 80007dc:	51eb851f 	.word	0x51eb851f

080007e0 <changeDoorState>:

void changeDoorState(uint8_t mode){
 80007e0:	b580      	push	{r7, lr}
 80007e2:	b082      	sub	sp, #8
 80007e4:	af00      	add	r7, sp, #0
 80007e6:	4603      	mov	r3, r0
 80007e8:	71fb      	strb	r3, [r7, #7]
	if(mode == 1 && door_state == 0){
 80007ea:	79fb      	ldrb	r3, [r7, #7]
 80007ec:	2b01      	cmp	r3, #1
 80007ee:	d117      	bne.n	8000820 <changeDoorState+0x40>
 80007f0:	4b1a      	ldr	r3, [pc, #104]	; (800085c <changeDoorState+0x7c>)
 80007f2:	781b      	ldrb	r3, [r3, #0]
 80007f4:	2b00      	cmp	r3, #0
 80007f6:	d113      	bne.n	8000820 <changeDoorState+0x40>
		HAL_TIM_PWM_Start(&htim3,TIM_CHANNEL_2);
 80007f8:	2104      	movs	r1, #4
 80007fa:	4819      	ldr	r0, [pc, #100]	; (8000860 <changeDoorState+0x80>)
 80007fc:	f004 f8f8 	bl	80049f0 <HAL_TIM_PWM_Start>
		__HAL_TIM_SetCompare(&htim3, TIM_CHANNEL_2, 100);
 8000800:	4b17      	ldr	r3, [pc, #92]	; (8000860 <changeDoorState+0x80>)
 8000802:	681b      	ldr	r3, [r3, #0]
 8000804:	2264      	movs	r2, #100	; 0x64
 8000806:	639a      	str	r2, [r3, #56]	; 0x38
		vTaskDelay(500);
 8000808:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800080c:	f007 f8c6 	bl	800799c <vTaskDelay>
		HAL_TIM_PWM_Stop(&htim3,TIM_CHANNEL_2);
 8000810:	2104      	movs	r1, #4
 8000812:	4813      	ldr	r0, [pc, #76]	; (8000860 <changeDoorState+0x80>)
 8000814:	f004 f9f2 	bl	8004bfc <HAL_TIM_PWM_Stop>
		door_state = 1;
 8000818:	4b10      	ldr	r3, [pc, #64]	; (800085c <changeDoorState+0x7c>)
 800081a:	2201      	movs	r2, #1
 800081c:	701a      	strb	r2, [r3, #0]
		__HAL_TIM_SetCompare(&htim3, TIM_CHANNEL_2, 50);
		vTaskDelay(500);
		HAL_TIM_PWM_Stop(&htim3,TIM_CHANNEL_2);
		door_state = 0;
	}
}
 800081e:	e019      	b.n	8000854 <changeDoorState+0x74>
	} else if(mode == 0 && door_state == 1){
 8000820:	79fb      	ldrb	r3, [r7, #7]
 8000822:	2b00      	cmp	r3, #0
 8000824:	d116      	bne.n	8000854 <changeDoorState+0x74>
 8000826:	4b0d      	ldr	r3, [pc, #52]	; (800085c <changeDoorState+0x7c>)
 8000828:	781b      	ldrb	r3, [r3, #0]
 800082a:	2b01      	cmp	r3, #1
 800082c:	d112      	bne.n	8000854 <changeDoorState+0x74>
		HAL_TIM_PWM_Start(&htim3,TIM_CHANNEL_2);
 800082e:	2104      	movs	r1, #4
 8000830:	480b      	ldr	r0, [pc, #44]	; (8000860 <changeDoorState+0x80>)
 8000832:	f004 f8dd 	bl	80049f0 <HAL_TIM_PWM_Start>
		__HAL_TIM_SetCompare(&htim3, TIM_CHANNEL_2, 50);
 8000836:	4b0a      	ldr	r3, [pc, #40]	; (8000860 <changeDoorState+0x80>)
 8000838:	681b      	ldr	r3, [r3, #0]
 800083a:	2232      	movs	r2, #50	; 0x32
 800083c:	639a      	str	r2, [r3, #56]	; 0x38
		vTaskDelay(500);
 800083e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000842:	f007 f8ab 	bl	800799c <vTaskDelay>
		HAL_TIM_PWM_Stop(&htim3,TIM_CHANNEL_2);
 8000846:	2104      	movs	r1, #4
 8000848:	4805      	ldr	r0, [pc, #20]	; (8000860 <changeDoorState+0x80>)
 800084a:	f004 f9d7 	bl	8004bfc <HAL_TIM_PWM_Stop>
		door_state = 0;
 800084e:	4b03      	ldr	r3, [pc, #12]	; (800085c <changeDoorState+0x7c>)
 8000850:	2200      	movs	r2, #0
 8000852:	701a      	strb	r2, [r3, #0]
}
 8000854:	bf00      	nop
 8000856:	3708      	adds	r7, #8
 8000858:	46bd      	mov	sp, r7
 800085a:	bd80      	pop	{r7, pc}
 800085c:	20000000 	.word	0x20000000
 8000860:	20001070 	.word	0x20001070

08000864 <USART_2_IRQHandler>:

//Rotina de tratamento de interrupcao da USART2
void USART_2_IRQHandler(void)
{
 8000864:	b580      	push	{r7, lr}
 8000866:	b084      	sub	sp, #16
 8000868:	af00      	add	r7, sp, #0
	//Se for interrupcao de transmissao
    if (LL_USART_IsActiveFlag_TXE(USART2)) {
 800086a:	482a      	ldr	r0, [pc, #168]	; (8000914 <USART_2_IRQHandler+0xb0>)
 800086c:	f7ff fddc 	bl	8000428 <LL_USART_IsActiveFlag_TXE>
 8000870:	4603      	mov	r3, r0
 8000872:	2b00      	cmp	r3, #0
 8000874:	d026      	beq.n	80008c4 <USART_2_IRQHandler+0x60>
        BaseType_t contextSwitch;

        while (LL_USART_IsActiveFlag_TXE(USART2)) {
 8000876:	e014      	b.n	80008a2 <USART_2_IRQHandler+0x3e>
            uint8_t byte;
            //Desinfileira um byte para tranmistir
            if (xQueueReceiveFromISR(tx_queue_2, &byte, &contextSwitch) == pdFAIL) {
 8000878:	4b27      	ldr	r3, [pc, #156]	; (8000918 <USART_2_IRQHandler+0xb4>)
 800087a:	681b      	ldr	r3, [r3, #0]
 800087c:	f107 020c 	add.w	r2, r7, #12
 8000880:	f107 010b 	add.w	r1, r7, #11
 8000884:	4618      	mov	r0, r3
 8000886:	f006 fd4f 	bl	8007328 <xQueueReceiveFromISR>
 800088a:	4603      	mov	r3, r0
 800088c:	2b00      	cmp	r3, #0
 800088e:	d103      	bne.n	8000898 <USART_2_IRQHandler+0x34>
            	//Se a fila de transmissao esta vazia, encerra a transmissao
                LL_USART_DisableIT_TXE(USART2);
 8000890:	4820      	ldr	r0, [pc, #128]	; (8000914 <USART_2_IRQHandler+0xb0>)
 8000892:	f7ff fdfc 	bl	800048e <LL_USART_DisableIT_TXE>
 8000896:	e00a      	b.n	80008ae <USART_2_IRQHandler+0x4a>
                break;
            }
            //Envia o byte retirado da fila de transmisao
            LL_USART_TransmitData8(USART2, byte);
 8000898:	7afb      	ldrb	r3, [r7, #11]
 800089a:	4619      	mov	r1, r3
 800089c:	481d      	ldr	r0, [pc, #116]	; (8000914 <USART_2_IRQHandler+0xb0>)
 800089e:	f7ff fe14 	bl	80004ca <LL_USART_TransmitData8>
        while (LL_USART_IsActiveFlag_TXE(USART2)) {
 80008a2:	481c      	ldr	r0, [pc, #112]	; (8000914 <USART_2_IRQHandler+0xb0>)
 80008a4:	f7ff fdc0 	bl	8000428 <LL_USART_IsActiveFlag_TXE>
 80008a8:	4603      	mov	r3, r0
 80008aa:	2b00      	cmp	r3, #0
 80008ac:	d1e4      	bne.n	8000878 <USART_2_IRQHandler+0x14>
        }
        portYIELD_FROM_ISR(contextSwitch);
 80008ae:	68fb      	ldr	r3, [r7, #12]
 80008b0:	2b00      	cmp	r3, #0
 80008b2:	d007      	beq.n	80008c4 <USART_2_IRQHandler+0x60>
 80008b4:	4b19      	ldr	r3, [pc, #100]	; (800091c <USART_2_IRQHandler+0xb8>)
 80008b6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80008ba:	601a      	str	r2, [r3, #0]
 80008bc:	f3bf 8f4f 	dsb	sy
 80008c0:	f3bf 8f6f 	isb	sy
    }

    //Se for interrupcao de recepcao
    if (LL_USART_IsActiveFlag_RXNE(USART2)) {
 80008c4:	4813      	ldr	r0, [pc, #76]	; (8000914 <USART_2_IRQHandler+0xb0>)
 80008c6:	f7ff fd9c 	bl	8000402 <LL_USART_IsActiveFlag_RXNE>
 80008ca:	4603      	mov	r3, r0
 80008cc:	2b00      	cmp	r3, #0
 80008ce:	d01d      	beq.n	800090c <USART_2_IRQHandler+0xa8>
        BaseType_t contextSwitch;

        while (LL_USART_IsActiveFlag_RXNE(USART2)) {
 80008d0:	e00b      	b.n	80008ea <USART_2_IRQHandler+0x86>
        	//Copia o byte do regstrador de recepcao
        	uint8_t byte =
                LL_USART_ReceiveData8(USART2);
 80008d2:	4810      	ldr	r0, [pc, #64]	; (8000914 <USART_2_IRQHandler+0xb0>)
 80008d4:	f7ff fdeb 	bl	80004ae <LL_USART_ReceiveData8>
 80008d8:	4603      	mov	r3, r0
        	uint8_t byte =
 80008da:	70fb      	strb	r3, [r7, #3]
        	//Enfileira o byte recebido na fila de recepcao
            xQueueSendFromISR(rx_queue_2, &byte, &contextSwitch);
 80008dc:	4b10      	ldr	r3, [pc, #64]	; (8000920 <USART_2_IRQHandler+0xbc>)
 80008de:	6818      	ldr	r0, [r3, #0]
 80008e0:	1d3a      	adds	r2, r7, #4
 80008e2:	1cf9      	adds	r1, r7, #3
 80008e4:	2300      	movs	r3, #0
 80008e6:	f006 fba3 	bl	8007030 <xQueueGenericSendFromISR>
        while (LL_USART_IsActiveFlag_RXNE(USART2)) {
 80008ea:	480a      	ldr	r0, [pc, #40]	; (8000914 <USART_2_IRQHandler+0xb0>)
 80008ec:	f7ff fd89 	bl	8000402 <LL_USART_IsActiveFlag_RXNE>
 80008f0:	4603      	mov	r3, r0
 80008f2:	2b00      	cmp	r3, #0
 80008f4:	d1ed      	bne.n	80008d2 <USART_2_IRQHandler+0x6e>
            // xQueueSendFromISR can return errQUEUE_FULL
        }
        portYIELD_FROM_ISR(contextSwitch);
 80008f6:	687b      	ldr	r3, [r7, #4]
 80008f8:	2b00      	cmp	r3, #0
 80008fa:	d007      	beq.n	800090c <USART_2_IRQHandler+0xa8>
 80008fc:	4b07      	ldr	r3, [pc, #28]	; (800091c <USART_2_IRQHandler+0xb8>)
 80008fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000902:	601a      	str	r2, [r3, #0]
 8000904:	f3bf 8f4f 	dsb	sy
 8000908:	f3bf 8f6f 	isb	sy
    }
}
 800090c:	bf00      	nop
 800090e:	3710      	adds	r7, #16
 8000910:	46bd      	mov	sp, r7
 8000912:	bd80      	pop	{r7, pc}
 8000914:	40004400 	.word	0x40004400
 8000918:	20001120 	.word	0x20001120
 800091c:	e000ed04 	.word	0xe000ed04
 8000920:	20001124 	.word	0x20001124

08000924 <USART_1_IRQHandler>:

void USART_1_IRQHandler(void)
{
 8000924:	b580      	push	{r7, lr}
 8000926:	b084      	sub	sp, #16
 8000928:	af00      	add	r7, sp, #0
	//Se for interrupcao de transmissao
    if (LL_USART_IsActiveFlag_TXE(USART1)) {
 800092a:	482a      	ldr	r0, [pc, #168]	; (80009d4 <USART_1_IRQHandler+0xb0>)
 800092c:	f7ff fd7c 	bl	8000428 <LL_USART_IsActiveFlag_TXE>
 8000930:	4603      	mov	r3, r0
 8000932:	2b00      	cmp	r3, #0
 8000934:	d026      	beq.n	8000984 <USART_1_IRQHandler+0x60>
        BaseType_t contextSwitch;

        while (LL_USART_IsActiveFlag_TXE(USART1)) {
 8000936:	e014      	b.n	8000962 <USART_1_IRQHandler+0x3e>
            uint8_t byte;
            //Desinfileira um byte para tranmistir
            if (xQueueReceiveFromISR(tx_queue_1, &byte, &contextSwitch) == pdFAIL) {
 8000938:	4b27      	ldr	r3, [pc, #156]	; (80009d8 <USART_1_IRQHandler+0xb4>)
 800093a:	681b      	ldr	r3, [r3, #0]
 800093c:	f107 020c 	add.w	r2, r7, #12
 8000940:	f107 010b 	add.w	r1, r7, #11
 8000944:	4618      	mov	r0, r3
 8000946:	f006 fcef 	bl	8007328 <xQueueReceiveFromISR>
 800094a:	4603      	mov	r3, r0
 800094c:	2b00      	cmp	r3, #0
 800094e:	d103      	bne.n	8000958 <USART_1_IRQHandler+0x34>
            	//Se a fila de transmissao esta vazia, encerra a transmissao
                LL_USART_DisableIT_TXE(USART1);
 8000950:	4820      	ldr	r0, [pc, #128]	; (80009d4 <USART_1_IRQHandler+0xb0>)
 8000952:	f7ff fd9c 	bl	800048e <LL_USART_DisableIT_TXE>
 8000956:	e00a      	b.n	800096e <USART_1_IRQHandler+0x4a>
                break;
            }
            //Envia o byte retirado da fila de transmisao
            LL_USART_TransmitData8(USART1, byte);
 8000958:	7afb      	ldrb	r3, [r7, #11]
 800095a:	4619      	mov	r1, r3
 800095c:	481d      	ldr	r0, [pc, #116]	; (80009d4 <USART_1_IRQHandler+0xb0>)
 800095e:	f7ff fdb4 	bl	80004ca <LL_USART_TransmitData8>
        while (LL_USART_IsActiveFlag_TXE(USART1)) {
 8000962:	481c      	ldr	r0, [pc, #112]	; (80009d4 <USART_1_IRQHandler+0xb0>)
 8000964:	f7ff fd60 	bl	8000428 <LL_USART_IsActiveFlag_TXE>
 8000968:	4603      	mov	r3, r0
 800096a:	2b00      	cmp	r3, #0
 800096c:	d1e4      	bne.n	8000938 <USART_1_IRQHandler+0x14>
        }
        portYIELD_FROM_ISR(contextSwitch);
 800096e:	68fb      	ldr	r3, [r7, #12]
 8000970:	2b00      	cmp	r3, #0
 8000972:	d007      	beq.n	8000984 <USART_1_IRQHandler+0x60>
 8000974:	4b19      	ldr	r3, [pc, #100]	; (80009dc <USART_1_IRQHandler+0xb8>)
 8000976:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800097a:	601a      	str	r2, [r3, #0]
 800097c:	f3bf 8f4f 	dsb	sy
 8000980:	f3bf 8f6f 	isb	sy
    }

    //Se for interrupcao de recepcao
    if (LL_USART_IsActiveFlag_RXNE(USART1)) {
 8000984:	4813      	ldr	r0, [pc, #76]	; (80009d4 <USART_1_IRQHandler+0xb0>)
 8000986:	f7ff fd3c 	bl	8000402 <LL_USART_IsActiveFlag_RXNE>
 800098a:	4603      	mov	r3, r0
 800098c:	2b00      	cmp	r3, #0
 800098e:	d01d      	beq.n	80009cc <USART_1_IRQHandler+0xa8>
        BaseType_t contextSwitch;

        while (LL_USART_IsActiveFlag_RXNE(USART1)) {
 8000990:	e00b      	b.n	80009aa <USART_1_IRQHandler+0x86>
        	//Copia o byte do regstrador de recepcao
        	uint8_t byte =
                LL_USART_ReceiveData8(USART1);
 8000992:	4810      	ldr	r0, [pc, #64]	; (80009d4 <USART_1_IRQHandler+0xb0>)
 8000994:	f7ff fd8b 	bl	80004ae <LL_USART_ReceiveData8>
 8000998:	4603      	mov	r3, r0
        	uint8_t byte =
 800099a:	70fb      	strb	r3, [r7, #3]
        	//Enfileira o byte recebido na fila de recepcao
            xQueueSendFromISR(rx_queue_1, &byte, &contextSwitch);
 800099c:	4b10      	ldr	r3, [pc, #64]	; (80009e0 <USART_1_IRQHandler+0xbc>)
 800099e:	6818      	ldr	r0, [r3, #0]
 80009a0:	1d3a      	adds	r2, r7, #4
 80009a2:	1cf9      	adds	r1, r7, #3
 80009a4:	2300      	movs	r3, #0
 80009a6:	f006 fb43 	bl	8007030 <xQueueGenericSendFromISR>
        while (LL_USART_IsActiveFlag_RXNE(USART1)) {
 80009aa:	480a      	ldr	r0, [pc, #40]	; (80009d4 <USART_1_IRQHandler+0xb0>)
 80009ac:	f7ff fd29 	bl	8000402 <LL_USART_IsActiveFlag_RXNE>
 80009b0:	4603      	mov	r3, r0
 80009b2:	2b00      	cmp	r3, #0
 80009b4:	d1ed      	bne.n	8000992 <USART_1_IRQHandler+0x6e>
            // xQueueSendFromISR can return errQUEUE_FULL
        }
        portYIELD_FROM_ISR(contextSwitch);
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	2b00      	cmp	r3, #0
 80009ba:	d007      	beq.n	80009cc <USART_1_IRQHandler+0xa8>
 80009bc:	4b07      	ldr	r3, [pc, #28]	; (80009dc <USART_1_IRQHandler+0xb8>)
 80009be:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80009c2:	601a      	str	r2, [r3, #0]
 80009c4:	f3bf 8f4f 	dsb	sy
 80009c8:	f3bf 8f6f 	isb	sy
    }
}
 80009cc:	bf00      	nop
 80009ce:	3710      	adds	r7, #16
 80009d0:	46bd      	mov	sp, r7
 80009d2:	bd80      	pop	{r7, pc}
 80009d4:	40013800 	.word	0x40013800
 80009d8:	20001174 	.word	0x20001174
 80009dc:	e000ed04 	.word	0xe000ed04
 80009e0:	2000106c 	.word	0x2000106c

080009e4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80009e4:	b5b0      	push	{r4, r5, r7, lr}
 80009e6:	b08a      	sub	sp, #40	; 0x28
 80009e8:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80009ea:	f000 fe2d 	bl	8001648 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80009ee:	f000 f847 	bl	8000a80 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80009f2:	f000 fb2d 	bl	8001050 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80009f6:	f000 fa93 	bl	8000f20 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 80009fa:	f000 f893 	bl	8000b24 <MX_ADC1_Init>
  MX_USART1_UART_Init();
 80009fe:	f000 f9f5 	bl	8000dec <MX_USART1_UART_Init>
  MX_TIM3_Init();
 8000a02:	f000 f97b 	bl	8000cfc <MX_TIM3_Init>
  MX_TIM2_Init();
 8000a06:	f000 f903 	bl	8000c10 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  uart_1_mutex = xSemaphoreCreateMutex();
 8000a0a:	2001      	movs	r0, #1
 8000a0c:	f006 f9f9 	bl	8006e02 <xQueueCreateMutex>
 8000a10:	4603      	mov	r3, r0
 8000a12:	4a14      	ldr	r2, [pc, #80]	; (8000a64 <main+0x80>)
 8000a14:	6013      	str	r3, [r2, #0]
  uart_2_mutex = xSemaphoreCreateMutex();
 8000a16:	2001      	movs	r0, #1
 8000a18:	f006 f9f3 	bl	8006e02 <xQueueCreateMutex>
 8000a1c:	4603      	mov	r3, r0
 8000a1e:	4a12      	ldr	r2, [pc, #72]	; (8000a68 <main+0x84>)
 8000a20:	6013      	str	r3, [r2, #0]


  HAL_TIM_Base_Start(&htim3);
 8000a22:	4812      	ldr	r0, [pc, #72]	; (8000a6c <main+0x88>)
 8000a24:	f003 fe7c 	bl	8004720 <HAL_TIM_Base_Start>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8000a28:	4b11      	ldr	r3, [pc, #68]	; (8000a70 <main+0x8c>)
 8000a2a:	1d3c      	adds	r4, r7, #4
 8000a2c:	461d      	mov	r5, r3
 8000a2e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000a30:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000a32:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000a36:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000a3a:	1d3b      	adds	r3, r7, #4
 8000a3c:	2100      	movs	r1, #0
 8000a3e:	4618      	mov	r0, r3
 8000a40:	f005 ffef 	bl	8006a22 <osThreadCreate>
 8000a44:	4603      	mov	r3, r0
 8000a46:	4a0b      	ldr	r2, [pc, #44]	; (8000a74 <main+0x90>)
 8000a48:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  xTaskCreate(cli,    /* Nome da funcao que contem a task */
 8000a4a:	2300      	movs	r3, #0
 8000a4c:	9301      	str	r3, [sp, #4]
 8000a4e:	2301      	movs	r3, #1
 8000a50:	9300      	str	r3, [sp, #0]
 8000a52:	2300      	movs	r3, #0
 8000a54:	2280      	movs	r2, #128	; 0x80
 8000a56:	4908      	ldr	r1, [pc, #32]	; (8000a78 <main+0x94>)
 8000a58:	4808      	ldr	r0, [pc, #32]	; (8000a7c <main+0x98>)
 8000a5a:	f006 fe52 	bl	8007702 <xTaskCreate>
			  NULL);      /* ponteiro para o handle da task */

  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000a5e:	f005 ffd9 	bl	8006a14 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000a62:	e7fe      	b.n	8000a62 <main+0x7e>
 8000a64:	20000344 	.word	0x20000344
 8000a68:	20000348 	.word	0x20000348
 8000a6c:	20001070 	.word	0x20001070
 8000a70:	08009670 	.word	0x08009670
 8000a74:	20001068 	.word	0x20001068
 8000a78:	0800966c 	.word	0x0800966c
 8000a7c:	08000669 	.word	0x08000669

08000a80 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a80:	b580      	push	{r7, lr}
 8000a82:	b096      	sub	sp, #88	; 0x58
 8000a84:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a86:	f107 0314 	add.w	r3, r7, #20
 8000a8a:	2244      	movs	r2, #68	; 0x44
 8000a8c:	2100      	movs	r1, #0
 8000a8e:	4618      	mov	r0, r3
 8000a90:	f008 f946 	bl	8008d20 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a94:	463b      	mov	r3, r7
 8000a96:	2200      	movs	r2, #0
 8000a98:	601a      	str	r2, [r3, #0]
 8000a9a:	605a      	str	r2, [r3, #4]
 8000a9c:	609a      	str	r2, [r3, #8]
 8000a9e:	60da      	str	r2, [r3, #12]
 8000aa0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000aa2:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000aa6:	f002 fac9 	bl	800303c <HAL_PWREx_ControlVoltageScaling>
 8000aaa:	4603      	mov	r3, r0
 8000aac:	2b00      	cmp	r3, #0
 8000aae:	d001      	beq.n	8000ab4 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000ab0:	f000 fb70 	bl	8001194 <Error_Handler>
  }
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000ab4:	2302      	movs	r3, #2
 8000ab6:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ab8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000abc:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000abe:	2310      	movs	r3, #16
 8000ac0:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ac2:	2302      	movs	r3, #2
 8000ac4:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000ac6:	2302      	movs	r3, #2
 8000ac8:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000aca:	2301      	movs	r3, #1
 8000acc:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000ace:	230a      	movs	r3, #10
 8000ad0:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000ad2:	2307      	movs	r3, #7
 8000ad4:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000ad6:	2302      	movs	r3, #2
 8000ad8:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000ada:	2302      	movs	r3, #2
 8000adc:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ade:	f107 0314 	add.w	r3, r7, #20
 8000ae2:	4618      	mov	r0, r3
 8000ae4:	f002 fb00 	bl	80030e8 <HAL_RCC_OscConfig>
 8000ae8:	4603      	mov	r3, r0
 8000aea:	2b00      	cmp	r3, #0
 8000aec:	d001      	beq.n	8000af2 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000aee:	f000 fb51 	bl	8001194 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000af2:	230f      	movs	r3, #15
 8000af4:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000af6:	2303      	movs	r3, #3
 8000af8:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000afa:	2300      	movs	r3, #0
 8000afc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000afe:	2300      	movs	r3, #0
 8000b00:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b02:	2300      	movs	r3, #0
 8000b04:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000b06:	463b      	mov	r3, r7
 8000b08:	2104      	movs	r1, #4
 8000b0a:	4618      	mov	r0, r3
 8000b0c:	f002 fed2 	bl	80038b4 <HAL_RCC_ClockConfig>
 8000b10:	4603      	mov	r3, r0
 8000b12:	2b00      	cmp	r3, #0
 8000b14:	d001      	beq.n	8000b1a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000b16:	f000 fb3d 	bl	8001194 <Error_Handler>
  }
}
 8000b1a:	bf00      	nop
 8000b1c:	3758      	adds	r7, #88	; 0x58
 8000b1e:	46bd      	mov	sp, r7
 8000b20:	bd80      	pop	{r7, pc}
	...

08000b24 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000b24:	b580      	push	{r7, lr}
 8000b26:	b08a      	sub	sp, #40	; 0x28
 8000b28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000b2a:	f107 031c 	add.w	r3, r7, #28
 8000b2e:	2200      	movs	r2, #0
 8000b30:	601a      	str	r2, [r3, #0]
 8000b32:	605a      	str	r2, [r3, #4]
 8000b34:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000b36:	1d3b      	adds	r3, r7, #4
 8000b38:	2200      	movs	r2, #0
 8000b3a:	601a      	str	r2, [r3, #0]
 8000b3c:	605a      	str	r2, [r3, #4]
 8000b3e:	609a      	str	r2, [r3, #8]
 8000b40:	60da      	str	r2, [r3, #12]
 8000b42:	611a      	str	r2, [r3, #16]
 8000b44:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8000b46:	4b2f      	ldr	r3, [pc, #188]	; (8000c04 <MX_ADC1_Init+0xe0>)
 8000b48:	4a2f      	ldr	r2, [pc, #188]	; (8000c08 <MX_ADC1_Init+0xe4>)
 8000b4a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000b4c:	4b2d      	ldr	r3, [pc, #180]	; (8000c04 <MX_ADC1_Init+0xe0>)
 8000b4e:	2200      	movs	r2, #0
 8000b50:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000b52:	4b2c      	ldr	r3, [pc, #176]	; (8000c04 <MX_ADC1_Init+0xe0>)
 8000b54:	2200      	movs	r2, #0
 8000b56:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000b58:	4b2a      	ldr	r3, [pc, #168]	; (8000c04 <MX_ADC1_Init+0xe0>)
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000b5e:	4b29      	ldr	r3, [pc, #164]	; (8000c04 <MX_ADC1_Init+0xe0>)
 8000b60:	2200      	movs	r2, #0
 8000b62:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000b64:	4b27      	ldr	r3, [pc, #156]	; (8000c04 <MX_ADC1_Init+0xe0>)
 8000b66:	2204      	movs	r2, #4
 8000b68:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000b6a:	4b26      	ldr	r3, [pc, #152]	; (8000c04 <MX_ADC1_Init+0xe0>)
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000b70:	4b24      	ldr	r3, [pc, #144]	; (8000c04 <MX_ADC1_Init+0xe0>)
 8000b72:	2200      	movs	r2, #0
 8000b74:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8000b76:	4b23      	ldr	r3, [pc, #140]	; (8000c04 <MX_ADC1_Init+0xe0>)
 8000b78:	2201      	movs	r2, #1
 8000b7a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000b7c:	4b21      	ldr	r3, [pc, #132]	; (8000c04 <MX_ADC1_Init+0xe0>)
 8000b7e:	2200      	movs	r2, #0
 8000b80:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000b84:	4b1f      	ldr	r3, [pc, #124]	; (8000c04 <MX_ADC1_Init+0xe0>)
 8000b86:	2200      	movs	r2, #0
 8000b88:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000b8a:	4b1e      	ldr	r3, [pc, #120]	; (8000c04 <MX_ADC1_Init+0xe0>)
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000b90:	4b1c      	ldr	r3, [pc, #112]	; (8000c04 <MX_ADC1_Init+0xe0>)
 8000b92:	2200      	movs	r2, #0
 8000b94:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000b98:	4b1a      	ldr	r3, [pc, #104]	; (8000c04 <MX_ADC1_Init+0xe0>)
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000b9e:	4b19      	ldr	r3, [pc, #100]	; (8000c04 <MX_ADC1_Init+0xe0>)
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000ba6:	4817      	ldr	r0, [pc, #92]	; (8000c04 <MX_ADC1_Init+0xe0>)
 8000ba8:	f000 ff5e 	bl	8001a68 <HAL_ADC_Init>
 8000bac:	4603      	mov	r3, r0
 8000bae:	2b00      	cmp	r3, #0
 8000bb0:	d001      	beq.n	8000bb6 <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 8000bb2:	f000 faef 	bl	8001194 <Error_Handler>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000bb6:	2300      	movs	r3, #0
 8000bb8:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000bba:	f107 031c 	add.w	r3, r7, #28
 8000bbe:	4619      	mov	r1, r3
 8000bc0:	4810      	ldr	r0, [pc, #64]	; (8000c04 <MX_ADC1_Init+0xe0>)
 8000bc2:	f001 febf 	bl	8002944 <HAL_ADCEx_MultiModeConfigChannel>
 8000bc6:	4603      	mov	r3, r0
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	d001      	beq.n	8000bd0 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8000bcc:	f000 fae2 	bl	8001194 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000bd0:	4b0e      	ldr	r3, [pc, #56]	; (8000c0c <MX_ADC1_Init+0xe8>)
 8000bd2:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000bd4:	2306      	movs	r3, #6
 8000bd6:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000bd8:	2300      	movs	r3, #0
 8000bda:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000bdc:	237f      	movs	r3, #127	; 0x7f
 8000bde:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000be0:	2304      	movs	r3, #4
 8000be2:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000be4:	2300      	movs	r3, #0
 8000be6:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000be8:	1d3b      	adds	r3, r7, #4
 8000bea:	4619      	mov	r1, r3
 8000bec:	4805      	ldr	r0, [pc, #20]	; (8000c04 <MX_ADC1_Init+0xe0>)
 8000bee:	f001 fa31 	bl	8002054 <HAL_ADC_ConfigChannel>
 8000bf2:	4603      	mov	r3, r0
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d001      	beq.n	8000bfc <MX_ADC1_Init+0xd8>
  {
    Error_Handler();
 8000bf8:	f000 facc 	bl	8001194 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000bfc:	bf00      	nop
 8000bfe:	3728      	adds	r7, #40	; 0x28
 8000c00:	46bd      	mov	sp, r7
 8000c02:	bd80      	pop	{r7, pc}
 8000c04:	200010bc 	.word	0x200010bc
 8000c08:	50040000 	.word	0x50040000
 8000c0c:	14f00020 	.word	0x14f00020

08000c10 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000c10:	b580      	push	{r7, lr}
 8000c12:	b08e      	sub	sp, #56	; 0x38
 8000c14:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000c16:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	601a      	str	r2, [r3, #0]
 8000c1e:	605a      	str	r2, [r3, #4]
 8000c20:	609a      	str	r2, [r3, #8]
 8000c22:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000c24:	f107 031c 	add.w	r3, r7, #28
 8000c28:	2200      	movs	r2, #0
 8000c2a:	601a      	str	r2, [r3, #0]
 8000c2c:	605a      	str	r2, [r3, #4]
 8000c2e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000c30:	463b      	mov	r3, r7
 8000c32:	2200      	movs	r2, #0
 8000c34:	601a      	str	r2, [r3, #0]
 8000c36:	605a      	str	r2, [r3, #4]
 8000c38:	609a      	str	r2, [r3, #8]
 8000c3a:	60da      	str	r2, [r3, #12]
 8000c3c:	611a      	str	r2, [r3, #16]
 8000c3e:	615a      	str	r2, [r3, #20]
 8000c40:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000c42:	4b2d      	ldr	r3, [pc, #180]	; (8000cf8 <MX_TIM2_Init+0xe8>)
 8000c44:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000c48:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 127;
 8000c4a:	4b2b      	ldr	r3, [pc, #172]	; (8000cf8 <MX_TIM2_Init+0xe8>)
 8000c4c:	227f      	movs	r2, #127	; 0x7f
 8000c4e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c50:	4b29      	ldr	r3, [pc, #164]	; (8000cf8 <MX_TIM2_Init+0xe8>)
 8000c52:	2200      	movs	r2, #0
 8000c54:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 2000-1;
 8000c56:	4b28      	ldr	r3, [pc, #160]	; (8000cf8 <MX_TIM2_Init+0xe8>)
 8000c58:	f240 72cf 	movw	r2, #1999	; 0x7cf
 8000c5c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c5e:	4b26      	ldr	r3, [pc, #152]	; (8000cf8 <MX_TIM2_Init+0xe8>)
 8000c60:	2200      	movs	r2, #0
 8000c62:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c64:	4b24      	ldr	r3, [pc, #144]	; (8000cf8 <MX_TIM2_Init+0xe8>)
 8000c66:	2200      	movs	r2, #0
 8000c68:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000c6a:	4823      	ldr	r0, [pc, #140]	; (8000cf8 <MX_TIM2_Init+0xe8>)
 8000c6c:	f003 fd00 	bl	8004670 <HAL_TIM_Base_Init>
 8000c70:	4603      	mov	r3, r0
 8000c72:	2b00      	cmp	r3, #0
 8000c74:	d001      	beq.n	8000c7a <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8000c76:	f000 fa8d 	bl	8001194 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000c7a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000c7e:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000c80:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000c84:	4619      	mov	r1, r3
 8000c86:	481c      	ldr	r0, [pc, #112]	; (8000cf8 <MX_TIM2_Init+0xe8>)
 8000c88:	f004 fa7e 	bl	8005188 <HAL_TIM_ConfigClockSource>
 8000c8c:	4603      	mov	r3, r0
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	d001      	beq.n	8000c96 <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8000c92:	f000 fa7f 	bl	8001194 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000c96:	4818      	ldr	r0, [pc, #96]	; (8000cf8 <MX_TIM2_Init+0xe8>)
 8000c98:	f003 fe49 	bl	800492e <HAL_TIM_PWM_Init>
 8000c9c:	4603      	mov	r3, r0
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	d001      	beq.n	8000ca6 <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8000ca2:	f000 fa77 	bl	8001194 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000caa:	2300      	movs	r3, #0
 8000cac:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000cae:	f107 031c 	add.w	r3, r7, #28
 8000cb2:	4619      	mov	r1, r3
 8000cb4:	4810      	ldr	r0, [pc, #64]	; (8000cf8 <MX_TIM2_Init+0xe8>)
 8000cb6:	f004 ff85 	bl	8005bc4 <HAL_TIMEx_MasterConfigSynchronization>
 8000cba:	4603      	mov	r3, r0
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d001      	beq.n	8000cc4 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8000cc0:	f000 fa68 	bl	8001194 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000cc4:	2360      	movs	r3, #96	; 0x60
 8000cc6:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8000cc8:	2300      	movs	r3, #0
 8000cca:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000ccc:	2300      	movs	r3, #0
 8000cce:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000cd0:	2300      	movs	r3, #0
 8000cd2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000cd4:	463b      	mov	r3, r7
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	4619      	mov	r1, r3
 8000cda:	4807      	ldr	r0, [pc, #28]	; (8000cf8 <MX_TIM2_Init+0xe8>)
 8000cdc:	f004 f944 	bl	8004f68 <HAL_TIM_PWM_ConfigChannel>
 8000ce0:	4603      	mov	r3, r0
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	d001      	beq.n	8000cea <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 8000ce6:	f000 fa55 	bl	8001194 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000cea:	4803      	ldr	r0, [pc, #12]	; (8000cf8 <MX_TIM2_Init+0xe8>)
 8000cec:	f000 fb28 	bl	8001340 <HAL_TIM_MspPostInit>

}
 8000cf0:	bf00      	nop
 8000cf2:	3738      	adds	r7, #56	; 0x38
 8000cf4:	46bd      	mov	sp, r7
 8000cf6:	bd80      	pop	{r7, pc}
 8000cf8:	20001128 	.word	0x20001128

08000cfc <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	b08e      	sub	sp, #56	; 0x38
 8000d00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000d02:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000d06:	2200      	movs	r2, #0
 8000d08:	601a      	str	r2, [r3, #0]
 8000d0a:	605a      	str	r2, [r3, #4]
 8000d0c:	609a      	str	r2, [r3, #8]
 8000d0e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d10:	f107 031c 	add.w	r3, r7, #28
 8000d14:	2200      	movs	r2, #0
 8000d16:	601a      	str	r2, [r3, #0]
 8000d18:	605a      	str	r2, [r3, #4]
 8000d1a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000d1c:	463b      	mov	r3, r7
 8000d1e:	2200      	movs	r2, #0
 8000d20:	601a      	str	r2, [r3, #0]
 8000d22:	605a      	str	r2, [r3, #4]
 8000d24:	609a      	str	r2, [r3, #8]
 8000d26:	60da      	str	r2, [r3, #12]
 8000d28:	611a      	str	r2, [r3, #16]
 8000d2a:	615a      	str	r2, [r3, #20]
 8000d2c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000d2e:	4b2d      	ldr	r3, [pc, #180]	; (8000de4 <MX_TIM3_Init+0xe8>)
 8000d30:	4a2d      	ldr	r2, [pc, #180]	; (8000de8 <MX_TIM3_Init+0xec>)
 8000d32:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 19;
 8000d34:	4b2b      	ldr	r3, [pc, #172]	; (8000de4 <MX_TIM3_Init+0xe8>)
 8000d36:	2213      	movs	r2, #19
 8000d38:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d3a:	4b2a      	ldr	r3, [pc, #168]	; (8000de4 <MX_TIM3_Init+0xe8>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000;
 8000d40:	4b28      	ldr	r3, [pc, #160]	; (8000de4 <MX_TIM3_Init+0xe8>)
 8000d42:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000d46:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d48:	4b26      	ldr	r3, [pc, #152]	; (8000de4 <MX_TIM3_Init+0xe8>)
 8000d4a:	2200      	movs	r2, #0
 8000d4c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d4e:	4b25      	ldr	r3, [pc, #148]	; (8000de4 <MX_TIM3_Init+0xe8>)
 8000d50:	2200      	movs	r2, #0
 8000d52:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000d54:	4823      	ldr	r0, [pc, #140]	; (8000de4 <MX_TIM3_Init+0xe8>)
 8000d56:	f003 fc8b 	bl	8004670 <HAL_TIM_Base_Init>
 8000d5a:	4603      	mov	r3, r0
 8000d5c:	2b00      	cmp	r3, #0
 8000d5e:	d001      	beq.n	8000d64 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8000d60:	f000 fa18 	bl	8001194 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000d64:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000d68:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000d6a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000d6e:	4619      	mov	r1, r3
 8000d70:	481c      	ldr	r0, [pc, #112]	; (8000de4 <MX_TIM3_Init+0xe8>)
 8000d72:	f004 fa09 	bl	8005188 <HAL_TIM_ConfigClockSource>
 8000d76:	4603      	mov	r3, r0
 8000d78:	2b00      	cmp	r3, #0
 8000d7a:	d001      	beq.n	8000d80 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8000d7c:	f000 fa0a 	bl	8001194 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000d80:	4818      	ldr	r0, [pc, #96]	; (8000de4 <MX_TIM3_Init+0xe8>)
 8000d82:	f003 fdd4 	bl	800492e <HAL_TIM_PWM_Init>
 8000d86:	4603      	mov	r3, r0
 8000d88:	2b00      	cmp	r3, #0
 8000d8a:	d001      	beq.n	8000d90 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8000d8c:	f000 fa02 	bl	8001194 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d90:	2300      	movs	r3, #0
 8000d92:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d94:	2300      	movs	r3, #0
 8000d96:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000d98:	f107 031c 	add.w	r3, r7, #28
 8000d9c:	4619      	mov	r1, r3
 8000d9e:	4811      	ldr	r0, [pc, #68]	; (8000de4 <MX_TIM3_Init+0xe8>)
 8000da0:	f004 ff10 	bl	8005bc4 <HAL_TIMEx_MasterConfigSynchronization>
 8000da4:	4603      	mov	r3, r0
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	d001      	beq.n	8000dae <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8000daa:	f000 f9f3 	bl	8001194 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000dae:	2360      	movs	r3, #96	; 0x60
 8000db0:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 500;
 8000db2:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000db6:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000db8:	2300      	movs	r3, #0
 8000dba:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000dbc:	2300      	movs	r3, #0
 8000dbe:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000dc0:	463b      	mov	r3, r7
 8000dc2:	2204      	movs	r2, #4
 8000dc4:	4619      	mov	r1, r3
 8000dc6:	4807      	ldr	r0, [pc, #28]	; (8000de4 <MX_TIM3_Init+0xe8>)
 8000dc8:	f004 f8ce 	bl	8004f68 <HAL_TIM_PWM_ConfigChannel>
 8000dcc:	4603      	mov	r3, r0
 8000dce:	2b00      	cmp	r3, #0
 8000dd0:	d001      	beq.n	8000dd6 <MX_TIM3_Init+0xda>
  {
    Error_Handler();
 8000dd2:	f000 f9df 	bl	8001194 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000dd6:	4803      	ldr	r0, [pc, #12]	; (8000de4 <MX_TIM3_Init+0xe8>)
 8000dd8:	f000 fab2 	bl	8001340 <HAL_TIM_MspPostInit>

}
 8000ddc:	bf00      	nop
 8000dde:	3738      	adds	r7, #56	; 0x38
 8000de0:	46bd      	mov	sp, r7
 8000de2:	bd80      	pop	{r7, pc}
 8000de4:	20001070 	.word	0x20001070
 8000de8:	40000400 	.word	0x40000400

08000dec <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000dec:	b580      	push	{r7, lr}
 8000dee:	b0b0      	sub	sp, #192	; 0xc0
 8000df0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART1_Init 0 */

  /* USER CODE END USART1_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 8000df2:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000df6:	2200      	movs	r2, #0
 8000df8:	601a      	str	r2, [r3, #0]
 8000dfa:	605a      	str	r2, [r3, #4]
 8000dfc:	609a      	str	r2, [r3, #8]
 8000dfe:	60da      	str	r2, [r3, #12]
 8000e00:	611a      	str	r2, [r3, #16]
 8000e02:	615a      	str	r2, [r3, #20]
 8000e04:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e06:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8000e0a:	2200      	movs	r2, #0
 8000e0c:	601a      	str	r2, [r3, #0]
 8000e0e:	605a      	str	r2, [r3, #4]
 8000e10:	609a      	str	r2, [r3, #8]
 8000e12:	60da      	str	r2, [r3, #12]
 8000e14:	611a      	str	r2, [r3, #16]
 8000e16:	615a      	str	r2, [r3, #20]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000e18:	1d3b      	adds	r3, r7, #4
 8000e1a:	2288      	movs	r2, #136	; 0x88
 8000e1c:	2100      	movs	r1, #0
 8000e1e:	4618      	mov	r0, r3
 8000e20:	f007 ff7e 	bl	8008d20 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000e24:	2301      	movs	r3, #1
 8000e26:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000e28:	2300      	movs	r3, #0
 8000e2a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000e2c:	1d3b      	adds	r3, r7, #4
 8000e2e:	4618      	mov	r0, r3
 8000e30:	f002 ff62 	bl	8003cf8 <HAL_RCCEx_PeriphCLKConfig>
 8000e34:	4603      	mov	r3, r0
 8000e36:	2b00      	cmp	r3, #0
 8000e38:	d001      	beq.n	8000e3e <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8000e3a:	f000 f9ab 	bl	8001194 <Error_Handler>
  }

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_USART1);
 8000e3e:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8000e42:	f7ff fb83 	bl	800054c <LL_APB2_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8000e46:	2001      	movs	r0, #1
 8000e48:	f7ff fb50 	bl	80004ec <LL_AHB2_GRP1_EnableClock>
  /**USART1 GPIO Configuration
  PA9   ------> USART1_TX
  PA10   ------> USART1_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_9|LL_GPIO_PIN_10;
 8000e4c:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000e50:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000e54:	2302      	movs	r3, #2
 8000e56:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8000e5a:	2303      	movs	r3, #3
 8000e5c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000e60:	2300      	movs	r3, #0
 8000e62:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000e66:	2300      	movs	r3, #0
 8000e68:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8000e6c:	2307      	movs	r3, #7
 8000e6e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e72:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8000e76:	4619      	mov	r1, r3
 8000e78:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e7c:	f005 f893 	bl	8005fa6 <LL_GPIO_Init>

  /* USART1 interrupt Init */
  NVIC_SetPriority(USART1_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),5, 0));
 8000e80:	f7ff fa10 	bl	80002a4 <__NVIC_GetPriorityGrouping>
 8000e84:	4603      	mov	r3, r0
 8000e86:	2200      	movs	r2, #0
 8000e88:	2105      	movs	r1, #5
 8000e8a:	4618      	mov	r0, r3
 8000e8c:	f7ff fa60 	bl	8000350 <NVIC_EncodePriority>
 8000e90:	4603      	mov	r3, r0
 8000e92:	4619      	mov	r1, r3
 8000e94:	2025      	movs	r0, #37	; 0x25
 8000e96:	f7ff fa31 	bl	80002fc <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART1_IRQn);
 8000e9a:	2025      	movs	r0, #37	; 0x25
 8000e9c:	f7ff fa10 	bl	80002c0 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  USART_InitStruct.BaudRate = 115200;
 8000ea0:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8000ea4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8000ea8:	2300      	movs	r3, #0
 8000eaa:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8000eae:	2300      	movs	r3, #0
 8000eb0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8000eb4:	2300      	movs	r3, #0
 8000eb6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8000eba:	230c      	movs	r3, #12
 8000ebc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8000ec0:	2300      	movs	r3, #0
 8000ec2:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8000ec6:	2300      	movs	r3, #0
 8000ec8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  LL_USART_Init(USART1, &USART_InitStruct);
 8000ecc:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000ed0:	4619      	mov	r1, r3
 8000ed2:	4810      	ldr	r0, [pc, #64]	; (8000f14 <MX_USART1_UART_Init+0x128>)
 8000ed4:	f005 fd0a 	bl	80068ec <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART1);
 8000ed8:	480e      	ldr	r0, [pc, #56]	; (8000f14 <MX_USART1_UART_Init+0x128>)
 8000eda:	f7ff fa7c 	bl	80003d6 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART1);
 8000ede:	480d      	ldr	r0, [pc, #52]	; (8000f14 <MX_USART1_UART_Init+0x128>)
 8000ee0:	f7ff fa69 	bl	80003b6 <LL_USART_Enable>
  /* USER CODE BEGIN USART1_Init 2 */
  //Inicializa as filas de transmissao e recepcao
   tx_queue_1 = xQueueCreate(TX_QUEUE_SIZE, sizeof(uint8_t));
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	2101      	movs	r1, #1
 8000ee8:	2080      	movs	r0, #128	; 0x80
 8000eea:	f005 ff17 	bl	8006d1c <xQueueGenericCreate>
 8000eee:	4603      	mov	r3, r0
 8000ef0:	4a09      	ldr	r2, [pc, #36]	; (8000f18 <MX_USART1_UART_Init+0x12c>)
 8000ef2:	6013      	str	r3, [r2, #0]
   rx_queue_1 = xQueueCreate(RX_QUEUE_SIZE, sizeof(uint8_t));
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	2101      	movs	r1, #1
 8000ef8:	2005      	movs	r0, #5
 8000efa:	f005 ff0f 	bl	8006d1c <xQueueGenericCreate>
 8000efe:	4603      	mov	r3, r0
 8000f00:	4a06      	ldr	r2, [pc, #24]	; (8000f1c <MX_USART1_UART_Init+0x130>)
 8000f02:	6013      	str	r3, [r2, #0]
   //Habilita a interrupcao de recepcao pela USART2
   LL_USART_EnableIT_RXNE(USART1);
 8000f04:	4803      	ldr	r0, [pc, #12]	; (8000f14 <MX_USART1_UART_Init+0x128>)
 8000f06:	f7ff faa2 	bl	800044e <LL_USART_EnableIT_RXNE>
  /* USER CODE END USART1_Init 2 */

}
 8000f0a:	bf00      	nop
 8000f0c:	37c0      	adds	r7, #192	; 0xc0
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	bd80      	pop	{r7, pc}
 8000f12:	bf00      	nop
 8000f14:	40013800 	.word	0x40013800
 8000f18:	20001174 	.word	0x20001174
 8000f1c:	2000106c 	.word	0x2000106c

08000f20 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	b0b0      	sub	sp, #192	; 0xc0
 8000f24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART2_Init 0 */

  /* USER CODE END USART2_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 8000f26:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	601a      	str	r2, [r3, #0]
 8000f2e:	605a      	str	r2, [r3, #4]
 8000f30:	609a      	str	r2, [r3, #8]
 8000f32:	60da      	str	r2, [r3, #12]
 8000f34:	611a      	str	r2, [r3, #16]
 8000f36:	615a      	str	r2, [r3, #20]
 8000f38:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f3a:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8000f3e:	2200      	movs	r2, #0
 8000f40:	601a      	str	r2, [r3, #0]
 8000f42:	605a      	str	r2, [r3, #4]
 8000f44:	609a      	str	r2, [r3, #8]
 8000f46:	60da      	str	r2, [r3, #12]
 8000f48:	611a      	str	r2, [r3, #16]
 8000f4a:	615a      	str	r2, [r3, #20]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000f4c:	1d3b      	adds	r3, r7, #4
 8000f4e:	2288      	movs	r2, #136	; 0x88
 8000f50:	2100      	movs	r1, #0
 8000f52:	4618      	mov	r0, r3
 8000f54:	f007 fee4 	bl	8008d20 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000f58:	2302      	movs	r3, #2
 8000f5a:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000f60:	1d3b      	adds	r3, r7, #4
 8000f62:	4618      	mov	r0, r3
 8000f64:	f002 fec8 	bl	8003cf8 <HAL_RCCEx_PeriphCLKConfig>
 8000f68:	4603      	mov	r3, r0
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d001      	beq.n	8000f72 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000f6e:	f000 f911 	bl	8001194 <Error_Handler>
  }

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 8000f72:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8000f76:	f7ff fad1 	bl	800051c <LL_APB1_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8000f7a:	2001      	movs	r0, #1
 8000f7c:	f7ff fab6 	bl	80004ec <LL_AHB2_GRP1_EnableClock>
  /**USART2 GPIO Configuration
  PA2   ------> USART2_TX
  PA3   ------> USART2_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_2|LL_GPIO_PIN_3;
 8000f80:	230c      	movs	r3, #12
 8000f82:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000f86:	2302      	movs	r3, #2
 8000f88:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8000f8c:	2303      	movs	r3, #3
 8000f8e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000f92:	2300      	movs	r3, #0
 8000f94:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000f98:	2300      	movs	r3, #0
 8000f9a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8000f9e:	2307      	movs	r3, #7
 8000fa0:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fa4:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8000fa8:	4619      	mov	r1, r3
 8000faa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000fae:	f004 fffa 	bl	8005fa6 <LL_GPIO_Init>

  /* USART2 interrupt Init */
  NVIC_SetPriority(USART2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),5, 0));
 8000fb2:	f7ff f977 	bl	80002a4 <__NVIC_GetPriorityGrouping>
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	2200      	movs	r2, #0
 8000fba:	2105      	movs	r1, #5
 8000fbc:	4618      	mov	r0, r3
 8000fbe:	f7ff f9c7 	bl	8000350 <NVIC_EncodePriority>
 8000fc2:	4603      	mov	r3, r0
 8000fc4:	4619      	mov	r1, r3
 8000fc6:	2026      	movs	r0, #38	; 0x26
 8000fc8:	f7ff f998 	bl	80002fc <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART2_IRQn);
 8000fcc:	2026      	movs	r0, #38	; 0x26
 8000fce:	f7ff f977 	bl	80002c0 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  USART_InitStruct.BaudRate = 115200;
 8000fd2:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8000fd6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8000fda:	2300      	movs	r3, #0
 8000fdc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8000fec:	230c      	movs	r3, #12
 8000fee:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  LL_USART_Init(USART2, &USART_InitStruct);
 8000ffe:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001002:	4619      	mov	r1, r3
 8001004:	480f      	ldr	r0, [pc, #60]	; (8001044 <MX_USART2_UART_Init+0x124>)
 8001006:	f005 fc71 	bl	80068ec <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART2);
 800100a:	480e      	ldr	r0, [pc, #56]	; (8001044 <MX_USART2_UART_Init+0x124>)
 800100c:	f7ff f9e3 	bl	80003d6 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART2);
 8001010:	480c      	ldr	r0, [pc, #48]	; (8001044 <MX_USART2_UART_Init+0x124>)
 8001012:	f7ff f9d0 	bl	80003b6 <LL_USART_Enable>
  /* USER CODE BEGIN USART2_Init 2 */
  //Inicializa as filas de transmissao e recepcao
   tx_queue_2 = xQueueCreate(TX_QUEUE_SIZE, sizeof(uint8_t));
 8001016:	2200      	movs	r2, #0
 8001018:	2101      	movs	r1, #1
 800101a:	2080      	movs	r0, #128	; 0x80
 800101c:	f005 fe7e 	bl	8006d1c <xQueueGenericCreate>
 8001020:	4603      	mov	r3, r0
 8001022:	4a09      	ldr	r2, [pc, #36]	; (8001048 <MX_USART2_UART_Init+0x128>)
 8001024:	6013      	str	r3, [r2, #0]
   rx_queue_2 = xQueueCreate(RX_QUEUE_SIZE, sizeof(uint8_t));
 8001026:	2200      	movs	r2, #0
 8001028:	2101      	movs	r1, #1
 800102a:	2005      	movs	r0, #5
 800102c:	f005 fe76 	bl	8006d1c <xQueueGenericCreate>
 8001030:	4603      	mov	r3, r0
 8001032:	4a06      	ldr	r2, [pc, #24]	; (800104c <MX_USART2_UART_Init+0x12c>)
 8001034:	6013      	str	r3, [r2, #0]
   //Habilita a interrupcao de recepcao pela USART2
   LL_USART_EnableIT_RXNE(USART2);
 8001036:	4803      	ldr	r0, [pc, #12]	; (8001044 <MX_USART2_UART_Init+0x124>)
 8001038:	f7ff fa09 	bl	800044e <LL_USART_EnableIT_RXNE>
  /* USER CODE END USART2_Init 2 */

}
 800103c:	bf00      	nop
 800103e:	37c0      	adds	r7, #192	; 0xc0
 8001040:	46bd      	mov	sp, r7
 8001042:	bd80      	pop	{r7, pc}
 8001044:	40004400 	.word	0x40004400
 8001048:	20001120 	.word	0x20001120
 800104c:	20001124 	.word	0x20001124

08001050 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	b08a      	sub	sp, #40	; 0x28
 8001054:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001056:	f107 0314 	add.w	r3, r7, #20
 800105a:	2200      	movs	r2, #0
 800105c:	601a      	str	r2, [r3, #0]
 800105e:	605a      	str	r2, [r3, #4]
 8001060:	609a      	str	r2, [r3, #8]
 8001062:	60da      	str	r2, [r3, #12]
 8001064:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001066:	4b2b      	ldr	r3, [pc, #172]	; (8001114 <MX_GPIO_Init+0xc4>)
 8001068:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800106a:	4a2a      	ldr	r2, [pc, #168]	; (8001114 <MX_GPIO_Init+0xc4>)
 800106c:	f043 0304 	orr.w	r3, r3, #4
 8001070:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001072:	4b28      	ldr	r3, [pc, #160]	; (8001114 <MX_GPIO_Init+0xc4>)
 8001074:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001076:	f003 0304 	and.w	r3, r3, #4
 800107a:	613b      	str	r3, [r7, #16]
 800107c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800107e:	4b25      	ldr	r3, [pc, #148]	; (8001114 <MX_GPIO_Init+0xc4>)
 8001080:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001082:	4a24      	ldr	r2, [pc, #144]	; (8001114 <MX_GPIO_Init+0xc4>)
 8001084:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001088:	64d3      	str	r3, [r2, #76]	; 0x4c
 800108a:	4b22      	ldr	r3, [pc, #136]	; (8001114 <MX_GPIO_Init+0xc4>)
 800108c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800108e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001092:	60fb      	str	r3, [r7, #12]
 8001094:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001096:	4b1f      	ldr	r3, [pc, #124]	; (8001114 <MX_GPIO_Init+0xc4>)
 8001098:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800109a:	4a1e      	ldr	r2, [pc, #120]	; (8001114 <MX_GPIO_Init+0xc4>)
 800109c:	f043 0301 	orr.w	r3, r3, #1
 80010a0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80010a2:	4b1c      	ldr	r3, [pc, #112]	; (8001114 <MX_GPIO_Init+0xc4>)
 80010a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010a6:	f003 0301 	and.w	r3, r3, #1
 80010aa:	60bb      	str	r3, [r7, #8]
 80010ac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80010ae:	4b19      	ldr	r3, [pc, #100]	; (8001114 <MX_GPIO_Init+0xc4>)
 80010b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010b2:	4a18      	ldr	r2, [pc, #96]	; (8001114 <MX_GPIO_Init+0xc4>)
 80010b4:	f043 0302 	orr.w	r3, r3, #2
 80010b8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80010ba:	4b16      	ldr	r3, [pc, #88]	; (8001114 <MX_GPIO_Init+0xc4>)
 80010bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010be:	f003 0302 	and.w	r3, r3, #2
 80010c2:	607b      	str	r3, [r7, #4]
 80010c4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1|GPIO_PIN_4|LD2_Pin, GPIO_PIN_RESET);
 80010c6:	2200      	movs	r2, #0
 80010c8:	2132      	movs	r1, #50	; 0x32
 80010ca:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80010ce:	f001 ff75 	bl	8002fbc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80010d2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80010d6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80010d8:	4b0f      	ldr	r3, [pc, #60]	; (8001118 <MX_GPIO_Init+0xc8>)
 80010da:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010dc:	2300      	movs	r3, #0
 80010de:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80010e0:	f107 0314 	add.w	r3, r7, #20
 80010e4:	4619      	mov	r1, r3
 80010e6:	480d      	ldr	r0, [pc, #52]	; (800111c <MX_GPIO_Init+0xcc>)
 80010e8:	f001 fdbe 	bl	8002c68 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA4 LD2_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|LD2_Pin;
 80010ec:	2332      	movs	r3, #50	; 0x32
 80010ee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010f0:	2301      	movs	r3, #1
 80010f2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010f4:	2300      	movs	r3, #0
 80010f6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010f8:	2300      	movs	r3, #0
 80010fa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010fc:	f107 0314 	add.w	r3, r7, #20
 8001100:	4619      	mov	r1, r3
 8001102:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001106:	f001 fdaf 	bl	8002c68 <HAL_GPIO_Init>

}
 800110a:	bf00      	nop
 800110c:	3728      	adds	r7, #40	; 0x28
 800110e:	46bd      	mov	sp, r7
 8001110:	bd80      	pop	{r7, pc}
 8001112:	bf00      	nop
 8001114:	40021000 	.word	0x40021000
 8001118:	10210000 	.word	0x10210000
 800111c:	48000800 	.word	0x48000800

08001120 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	b082      	sub	sp, #8
 8001124:	af00      	add	r7, sp, #0
 8001126:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001128:	2001      	movs	r0, #1
 800112a:	f005 fcc6 	bl	8006aba <osDelay>
 800112e:	e7fb      	b.n	8001128 <StartDefaultTask+0x8>

08001130 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	b082      	sub	sp, #8
 8001134:	af00      	add	r7, sp, #0
 8001136:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == htim2.Instance && alarm_state == 1 && timer >= 1) {
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	681a      	ldr	r2, [r3, #0]
 800113c:	4b12      	ldr	r3, [pc, #72]	; (8001188 <HAL_TIM_PeriodElapsedCallback+0x58>)
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	429a      	cmp	r2, r3
 8001142:	d11d      	bne.n	8001180 <HAL_TIM_PeriodElapsedCallback+0x50>
 8001144:	4b11      	ldr	r3, [pc, #68]	; (800118c <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8001146:	781b      	ldrb	r3, [r3, #0]
 8001148:	2b01      	cmp	r3, #1
 800114a:	d119      	bne.n	8001180 <HAL_TIM_PeriodElapsedCallback+0x50>
 800114c:	4b10      	ldr	r3, [pc, #64]	; (8001190 <HAL_TIM_PeriodElapsedCallback+0x60>)
 800114e:	781b      	ldrb	r3, [r3, #0]
 8001150:	2b00      	cmp	r3, #0
 8001152:	d015      	beq.n	8001180 <HAL_TIM_PeriodElapsedCallback+0x50>
	  if(timer <= 20){
 8001154:	4b0e      	ldr	r3, [pc, #56]	; (8001190 <HAL_TIM_PeriodElapsedCallback+0x60>)
 8001156:	781b      	ldrb	r3, [r3, #0]
 8001158:	2b14      	cmp	r3, #20
 800115a:	d806      	bhi.n	800116a <HAL_TIM_PeriodElapsedCallback+0x3a>
		  timer++;
 800115c:	4b0c      	ldr	r3, [pc, #48]	; (8001190 <HAL_TIM_PeriodElapsedCallback+0x60>)
 800115e:	781b      	ldrb	r3, [r3, #0]
 8001160:	3301      	adds	r3, #1
 8001162:	b2da      	uxtb	r2, r3
 8001164:	4b0a      	ldr	r3, [pc, #40]	; (8001190 <HAL_TIM_PeriodElapsedCallback+0x60>)
 8001166:	701a      	strb	r2, [r3, #0]
	  }
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001168:	e00a      	b.n	8001180 <HAL_TIM_PeriodElapsedCallback+0x50>
			HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 800116a:	2120      	movs	r1, #32
 800116c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001170:	f001 ff3c 	bl	8002fec <HAL_GPIO_TogglePin>
			HAL_TIM_Base_Stop_IT(&htim2);
 8001174:	4804      	ldr	r0, [pc, #16]	; (8001188 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8001176:	f003 fbab 	bl	80048d0 <HAL_TIM_Base_Stop_IT>
			timer = 0;
 800117a:	4b05      	ldr	r3, [pc, #20]	; (8001190 <HAL_TIM_PeriodElapsedCallback+0x60>)
 800117c:	2200      	movs	r2, #0
 800117e:	701a      	strb	r2, [r3, #0]
}
 8001180:	bf00      	nop
 8001182:	3708      	adds	r7, #8
 8001184:	46bd      	mov	sp, r7
 8001186:	bd80      	pop	{r7, pc}
 8001188:	20001128 	.word	0x20001128
 800118c:	2000034d 	.word	0x2000034d
 8001190:	2000034c 	.word	0x2000034c

08001194 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001194:	b480      	push	{r7}
 8001196:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001198:	b672      	cpsid	i
}
 800119a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800119c:	e7fe      	b.n	800119c <Error_Handler+0x8>
	...

080011a0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b082      	sub	sp, #8
 80011a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011a6:	4b11      	ldr	r3, [pc, #68]	; (80011ec <HAL_MspInit+0x4c>)
 80011a8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80011aa:	4a10      	ldr	r2, [pc, #64]	; (80011ec <HAL_MspInit+0x4c>)
 80011ac:	f043 0301 	orr.w	r3, r3, #1
 80011b0:	6613      	str	r3, [r2, #96]	; 0x60
 80011b2:	4b0e      	ldr	r3, [pc, #56]	; (80011ec <HAL_MspInit+0x4c>)
 80011b4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80011b6:	f003 0301 	and.w	r3, r3, #1
 80011ba:	607b      	str	r3, [r7, #4]
 80011bc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80011be:	4b0b      	ldr	r3, [pc, #44]	; (80011ec <HAL_MspInit+0x4c>)
 80011c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80011c2:	4a0a      	ldr	r2, [pc, #40]	; (80011ec <HAL_MspInit+0x4c>)
 80011c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80011c8:	6593      	str	r3, [r2, #88]	; 0x58
 80011ca:	4b08      	ldr	r3, [pc, #32]	; (80011ec <HAL_MspInit+0x4c>)
 80011cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80011ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011d2:	603b      	str	r3, [r7, #0]
 80011d4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80011d6:	2200      	movs	r2, #0
 80011d8:	210f      	movs	r1, #15
 80011da:	f06f 0001 	mvn.w	r0, #1
 80011de:	f001 fd19 	bl	8002c14 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80011e2:	bf00      	nop
 80011e4:	3708      	adds	r7, #8
 80011e6:	46bd      	mov	sp, r7
 80011e8:	bd80      	pop	{r7, pc}
 80011ea:	bf00      	nop
 80011ec:	40021000 	.word	0x40021000

080011f0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b0ac      	sub	sp, #176	; 0xb0
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011f8:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80011fc:	2200      	movs	r2, #0
 80011fe:	601a      	str	r2, [r3, #0]
 8001200:	605a      	str	r2, [r3, #4]
 8001202:	609a      	str	r2, [r3, #8]
 8001204:	60da      	str	r2, [r3, #12]
 8001206:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001208:	f107 0314 	add.w	r3, r7, #20
 800120c:	2288      	movs	r2, #136	; 0x88
 800120e:	2100      	movs	r1, #0
 8001210:	4618      	mov	r0, r3
 8001212:	f007 fd85 	bl	8008d20 <memset>
  if(hadc->Instance==ADC1)
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	4a27      	ldr	r2, [pc, #156]	; (80012b8 <HAL_ADC_MspInit+0xc8>)
 800121c:	4293      	cmp	r3, r2
 800121e:	d147      	bne.n	80012b0 <HAL_ADC_MspInit+0xc0>
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001220:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001224:	617b      	str	r3, [r7, #20]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8001226:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800122a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 800122e:	2302      	movs	r3, #2
 8001230:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8001232:	2301      	movs	r3, #1
 8001234:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 8001236:	2308      	movs	r3, #8
 8001238:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 800123a:	2307      	movs	r3, #7
 800123c:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 800123e:	2302      	movs	r3, #2
 8001240:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8001242:	2302      	movs	r3, #2
 8001244:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8001246:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800124a:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800124c:	f107 0314 	add.w	r3, r7, #20
 8001250:	4618      	mov	r0, r3
 8001252:	f002 fd51 	bl	8003cf8 <HAL_RCCEx_PeriphCLKConfig>
 8001256:	4603      	mov	r3, r0
 8001258:	2b00      	cmp	r3, #0
 800125a:	d001      	beq.n	8001260 <HAL_ADC_MspInit+0x70>
    {
      Error_Handler();
 800125c:	f7ff ff9a 	bl	8001194 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8001260:	4b16      	ldr	r3, [pc, #88]	; (80012bc <HAL_ADC_MspInit+0xcc>)
 8001262:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001264:	4a15      	ldr	r2, [pc, #84]	; (80012bc <HAL_ADC_MspInit+0xcc>)
 8001266:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800126a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800126c:	4b13      	ldr	r3, [pc, #76]	; (80012bc <HAL_ADC_MspInit+0xcc>)
 800126e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001270:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001274:	613b      	str	r3, [r7, #16]
 8001276:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001278:	4b10      	ldr	r3, [pc, #64]	; (80012bc <HAL_ADC_MspInit+0xcc>)
 800127a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800127c:	4a0f      	ldr	r2, [pc, #60]	; (80012bc <HAL_ADC_MspInit+0xcc>)
 800127e:	f043 0301 	orr.w	r3, r3, #1
 8001282:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001284:	4b0d      	ldr	r3, [pc, #52]	; (80012bc <HAL_ADC_MspInit+0xcc>)
 8001286:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001288:	f003 0301 	and.w	r3, r3, #1
 800128c:	60fb      	str	r3, [r7, #12]
 800128e:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001290:	2301      	movs	r3, #1
 8001292:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001296:	230b      	movs	r3, #11
 8001298:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800129c:	2300      	movs	r3, #0
 800129e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012a2:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80012a6:	4619      	mov	r1, r3
 80012a8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80012ac:	f001 fcdc 	bl	8002c68 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80012b0:	bf00      	nop
 80012b2:	37b0      	adds	r7, #176	; 0xb0
 80012b4:	46bd      	mov	sp, r7
 80012b6:	bd80      	pop	{r7, pc}
 80012b8:	50040000 	.word	0x50040000
 80012bc:	40021000 	.word	0x40021000

080012c0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b084      	sub	sp, #16
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80012d0:	d114      	bne.n	80012fc <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80012d2:	4b19      	ldr	r3, [pc, #100]	; (8001338 <HAL_TIM_Base_MspInit+0x78>)
 80012d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80012d6:	4a18      	ldr	r2, [pc, #96]	; (8001338 <HAL_TIM_Base_MspInit+0x78>)
 80012d8:	f043 0301 	orr.w	r3, r3, #1
 80012dc:	6593      	str	r3, [r2, #88]	; 0x58
 80012de:	4b16      	ldr	r3, [pc, #88]	; (8001338 <HAL_TIM_Base_MspInit+0x78>)
 80012e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80012e2:	f003 0301 	and.w	r3, r3, #1
 80012e6:	60fb      	str	r3, [r7, #12]
 80012e8:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 80012ea:	2200      	movs	r2, #0
 80012ec:	2105      	movs	r1, #5
 80012ee:	201c      	movs	r0, #28
 80012f0:	f001 fc90 	bl	8002c14 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80012f4:	201c      	movs	r0, #28
 80012f6:	f001 fca9 	bl	8002c4c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80012fa:	e018      	b.n	800132e <HAL_TIM_Base_MspInit+0x6e>
  else if(htim_base->Instance==TIM3)
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	4a0e      	ldr	r2, [pc, #56]	; (800133c <HAL_TIM_Base_MspInit+0x7c>)
 8001302:	4293      	cmp	r3, r2
 8001304:	d113      	bne.n	800132e <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001306:	4b0c      	ldr	r3, [pc, #48]	; (8001338 <HAL_TIM_Base_MspInit+0x78>)
 8001308:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800130a:	4a0b      	ldr	r2, [pc, #44]	; (8001338 <HAL_TIM_Base_MspInit+0x78>)
 800130c:	f043 0302 	orr.w	r3, r3, #2
 8001310:	6593      	str	r3, [r2, #88]	; 0x58
 8001312:	4b09      	ldr	r3, [pc, #36]	; (8001338 <HAL_TIM_Base_MspInit+0x78>)
 8001314:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001316:	f003 0302 	and.w	r3, r3, #2
 800131a:	60bb      	str	r3, [r7, #8]
 800131c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 800131e:	2200      	movs	r2, #0
 8001320:	2105      	movs	r1, #5
 8001322:	201d      	movs	r0, #29
 8001324:	f001 fc76 	bl	8002c14 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001328:	201d      	movs	r0, #29
 800132a:	f001 fc8f 	bl	8002c4c <HAL_NVIC_EnableIRQ>
}
 800132e:	bf00      	nop
 8001330:	3710      	adds	r7, #16
 8001332:	46bd      	mov	sp, r7
 8001334:	bd80      	pop	{r7, pc}
 8001336:	bf00      	nop
 8001338:	40021000 	.word	0x40021000
 800133c:	40000400 	.word	0x40000400

08001340 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	b08a      	sub	sp, #40	; 0x28
 8001344:	af00      	add	r7, sp, #0
 8001346:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001348:	f107 0314 	add.w	r3, r7, #20
 800134c:	2200      	movs	r2, #0
 800134e:	601a      	str	r2, [r3, #0]
 8001350:	605a      	str	r2, [r3, #4]
 8001352:	609a      	str	r2, [r3, #8]
 8001354:	60da      	str	r2, [r3, #12]
 8001356:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001360:	d11e      	bne.n	80013a0 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001362:	4b22      	ldr	r3, [pc, #136]	; (80013ec <HAL_TIM_MspPostInit+0xac>)
 8001364:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001366:	4a21      	ldr	r2, [pc, #132]	; (80013ec <HAL_TIM_MspPostInit+0xac>)
 8001368:	f043 0301 	orr.w	r3, r3, #1
 800136c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800136e:	4b1f      	ldr	r3, [pc, #124]	; (80013ec <HAL_TIM_MspPostInit+0xac>)
 8001370:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001372:	f003 0301 	and.w	r3, r3, #1
 8001376:	613b      	str	r3, [r7, #16]
 8001378:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA15 (JTDI)     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 800137a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800137e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001380:	2302      	movs	r3, #2
 8001382:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001384:	2300      	movs	r3, #0
 8001386:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001388:	2300      	movs	r3, #0
 800138a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800138c:	2301      	movs	r3, #1
 800138e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001390:	f107 0314 	add.w	r3, r7, #20
 8001394:	4619      	mov	r1, r3
 8001396:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800139a:	f001 fc65 	bl	8002c68 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800139e:	e021      	b.n	80013e4 <HAL_TIM_MspPostInit+0xa4>
  else if(htim->Instance==TIM3)
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	4a12      	ldr	r2, [pc, #72]	; (80013f0 <HAL_TIM_MspPostInit+0xb0>)
 80013a6:	4293      	cmp	r3, r2
 80013a8:	d11c      	bne.n	80013e4 <HAL_TIM_MspPostInit+0xa4>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013aa:	4b10      	ldr	r3, [pc, #64]	; (80013ec <HAL_TIM_MspPostInit+0xac>)
 80013ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013ae:	4a0f      	ldr	r2, [pc, #60]	; (80013ec <HAL_TIM_MspPostInit+0xac>)
 80013b0:	f043 0301 	orr.w	r3, r3, #1
 80013b4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80013b6:	4b0d      	ldr	r3, [pc, #52]	; (80013ec <HAL_TIM_MspPostInit+0xac>)
 80013b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013ba:	f003 0301 	and.w	r3, r3, #1
 80013be:	60fb      	str	r3, [r7, #12]
 80013c0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80013c2:	2380      	movs	r3, #128	; 0x80
 80013c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013c6:	2302      	movs	r3, #2
 80013c8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ca:	2300      	movs	r3, #0
 80013cc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013ce:	2300      	movs	r3, #0
 80013d0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80013d2:	2302      	movs	r3, #2
 80013d4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013d6:	f107 0314 	add.w	r3, r7, #20
 80013da:	4619      	mov	r1, r3
 80013dc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80013e0:	f001 fc42 	bl	8002c68 <HAL_GPIO_Init>
}
 80013e4:	bf00      	nop
 80013e6:	3728      	adds	r7, #40	; 0x28
 80013e8:	46bd      	mov	sp, r7
 80013ea:	bd80      	pop	{r7, pc}
 80013ec:	40021000 	.word	0x40021000
 80013f0:	40000400 	.word	0x40000400

080013f4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	b08c      	sub	sp, #48	; 0x30
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80013fc:	2300      	movs	r3, #0
 80013fe:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8001400:	2300      	movs	r3, #0
 8001402:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority ,0);
 8001404:	2200      	movs	r2, #0
 8001406:	6879      	ldr	r1, [r7, #4]
 8001408:	2019      	movs	r0, #25
 800140a:	f001 fc03 	bl	8002c14 <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 800140e:	2019      	movs	r0, #25
 8001410:	f001 fc1c 	bl	8002c4c <HAL_NVIC_EnableIRQ>

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001414:	4b1f      	ldr	r3, [pc, #124]	; (8001494 <HAL_InitTick+0xa0>)
 8001416:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001418:	4a1e      	ldr	r2, [pc, #120]	; (8001494 <HAL_InitTick+0xa0>)
 800141a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800141e:	6613      	str	r3, [r2, #96]	; 0x60
 8001420:	4b1c      	ldr	r3, [pc, #112]	; (8001494 <HAL_InitTick+0xa0>)
 8001422:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001424:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001428:	60fb      	str	r3, [r7, #12]
 800142a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800142c:	f107 0210 	add.w	r2, r7, #16
 8001430:	f107 0314 	add.w	r3, r7, #20
 8001434:	4611      	mov	r1, r2
 8001436:	4618      	mov	r0, r3
 8001438:	f002 fbcc 	bl	8003bd4 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 800143c:	f002 fbb4 	bl	8003ba8 <HAL_RCC_GetPCLK2Freq>
 8001440:	4603      	mov	r3, r0
 8001442:	005b      	lsls	r3, r3, #1
 8001444:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001446:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001448:	4a13      	ldr	r2, [pc, #76]	; (8001498 <HAL_InitTick+0xa4>)
 800144a:	fba2 2303 	umull	r2, r3, r2, r3
 800144e:	0c9b      	lsrs	r3, r3, #18
 8001450:	3b01      	subs	r3, #1
 8001452:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001454:	4b11      	ldr	r3, [pc, #68]	; (800149c <HAL_InitTick+0xa8>)
 8001456:	4a12      	ldr	r2, [pc, #72]	; (80014a0 <HAL_InitTick+0xac>)
 8001458:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 800145a:	4b10      	ldr	r3, [pc, #64]	; (800149c <HAL_InitTick+0xa8>)
 800145c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001460:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001462:	4a0e      	ldr	r2, [pc, #56]	; (800149c <HAL_InitTick+0xa8>)
 8001464:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001466:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001468:	4b0c      	ldr	r3, [pc, #48]	; (800149c <HAL_InitTick+0xa8>)
 800146a:	2200      	movs	r2, #0
 800146c:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800146e:	4b0b      	ldr	r3, [pc, #44]	; (800149c <HAL_InitTick+0xa8>)
 8001470:	2200      	movs	r2, #0
 8001472:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8001474:	4809      	ldr	r0, [pc, #36]	; (800149c <HAL_InitTick+0xa8>)
 8001476:	f003 f8fb 	bl	8004670 <HAL_TIM_Base_Init>
 800147a:	4603      	mov	r3, r0
 800147c:	2b00      	cmp	r3, #0
 800147e:	d104      	bne.n	800148a <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8001480:	4806      	ldr	r0, [pc, #24]	; (800149c <HAL_InitTick+0xa8>)
 8001482:	f003 f9b5 	bl	80047f0 <HAL_TIM_Base_Start_IT>
 8001486:	4603      	mov	r3, r0
 8001488:	e000      	b.n	800148c <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 800148a:	2301      	movs	r3, #1
}
 800148c:	4618      	mov	r0, r3
 800148e:	3730      	adds	r7, #48	; 0x30
 8001490:	46bd      	mov	sp, r7
 8001492:	bd80      	pop	{r7, pc}
 8001494:	40021000 	.word	0x40021000
 8001498:	431bde83 	.word	0x431bde83
 800149c:	20001178 	.word	0x20001178
 80014a0:	40012c00 	.word	0x40012c00

080014a4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80014a4:	b480      	push	{r7}
 80014a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80014a8:	e7fe      	b.n	80014a8 <NMI_Handler+0x4>

080014aa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80014aa:	b480      	push	{r7}
 80014ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80014ae:	e7fe      	b.n	80014ae <HardFault_Handler+0x4>

080014b0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80014b0:	b480      	push	{r7}
 80014b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80014b4:	e7fe      	b.n	80014b4 <MemManage_Handler+0x4>

080014b6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80014b6:	b480      	push	{r7}
 80014b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80014ba:	e7fe      	b.n	80014ba <BusFault_Handler+0x4>

080014bc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80014bc:	b480      	push	{r7}
 80014be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80014c0:	e7fe      	b.n	80014c0 <UsageFault_Handler+0x4>

080014c2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80014c2:	b480      	push	{r7}
 80014c4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80014c6:	bf00      	nop
 80014c8:	46bd      	mov	sp, r7
 80014ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ce:	4770      	bx	lr

080014d0 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80014d4:	4802      	ldr	r0, [pc, #8]	; (80014e0 <TIM1_UP_TIM16_IRQHandler+0x10>)
 80014d6:	f003 fc27 	bl	8004d28 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 80014da:	bf00      	nop
 80014dc:	bd80      	pop	{r7, pc}
 80014de:	bf00      	nop
 80014e0:	20001178 	.word	0x20001178

080014e4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80014e4:	b580      	push	{r7, lr}
 80014e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80014e8:	4802      	ldr	r0, [pc, #8]	; (80014f4 <TIM2_IRQHandler+0x10>)
 80014ea:	f003 fc1d 	bl	8004d28 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80014ee:	bf00      	nop
 80014f0:	bd80      	pop	{r7, pc}
 80014f2:	bf00      	nop
 80014f4:	20001128 	.word	0x20001128

080014f8 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80014fc:	4802      	ldr	r0, [pc, #8]	; (8001508 <TIM3_IRQHandler+0x10>)
 80014fe:	f003 fc13 	bl	8004d28 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001502:	bf00      	nop
 8001504:	bd80      	pop	{r7, pc}
 8001506:	bf00      	nop
 8001508:	20001070 	.word	0x20001070

0800150c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
	USART_1_IRQHandler();
 8001510:	f7ff fa08 	bl	8000924 <USART_1_IRQHandler>
  /* USER CODE END USART1_IRQn 0 */
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001514:	bf00      	nop
 8001516:	bd80      	pop	{r7, pc}

08001518 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */
	USART_2_IRQHandler();
 800151c:	f7ff f9a2 	bl	8000864 <USART_2_IRQHandler>
  /* USER CODE END USART2_IRQn 0 */
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001520:	bf00      	nop
 8001522:	bd80      	pop	{r7, pc}

08001524 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b086      	sub	sp, #24
 8001528:	af00      	add	r7, sp, #0
 800152a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800152c:	4a14      	ldr	r2, [pc, #80]	; (8001580 <_sbrk+0x5c>)
 800152e:	4b15      	ldr	r3, [pc, #84]	; (8001584 <_sbrk+0x60>)
 8001530:	1ad3      	subs	r3, r2, r3
 8001532:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001534:	697b      	ldr	r3, [r7, #20]
 8001536:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001538:	4b13      	ldr	r3, [pc, #76]	; (8001588 <_sbrk+0x64>)
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	2b00      	cmp	r3, #0
 800153e:	d102      	bne.n	8001546 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001540:	4b11      	ldr	r3, [pc, #68]	; (8001588 <_sbrk+0x64>)
 8001542:	4a12      	ldr	r2, [pc, #72]	; (800158c <_sbrk+0x68>)
 8001544:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001546:	4b10      	ldr	r3, [pc, #64]	; (8001588 <_sbrk+0x64>)
 8001548:	681a      	ldr	r2, [r3, #0]
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	4413      	add	r3, r2
 800154e:	693a      	ldr	r2, [r7, #16]
 8001550:	429a      	cmp	r2, r3
 8001552:	d207      	bcs.n	8001564 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001554:	f007 fbaa 	bl	8008cac <__errno>
 8001558:	4603      	mov	r3, r0
 800155a:	220c      	movs	r2, #12
 800155c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800155e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001562:	e009      	b.n	8001578 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001564:	4b08      	ldr	r3, [pc, #32]	; (8001588 <_sbrk+0x64>)
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800156a:	4b07      	ldr	r3, [pc, #28]	; (8001588 <_sbrk+0x64>)
 800156c:	681a      	ldr	r2, [r3, #0]
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	4413      	add	r3, r2
 8001572:	4a05      	ldr	r2, [pc, #20]	; (8001588 <_sbrk+0x64>)
 8001574:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001576:	68fb      	ldr	r3, [r7, #12]
}
 8001578:	4618      	mov	r0, r3
 800157a:	3718      	adds	r7, #24
 800157c:	46bd      	mov	sp, r7
 800157e:	bd80      	pop	{r7, pc}
 8001580:	20018000 	.word	0x20018000
 8001584:	00000400 	.word	0x00000400
 8001588:	20000350 	.word	0x20000350
 800158c:	200011d8 	.word	0x200011d8

08001590 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001590:	b480      	push	{r7}
 8001592:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001594:	4b15      	ldr	r3, [pc, #84]	; (80015ec <SystemInit+0x5c>)
 8001596:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800159a:	4a14      	ldr	r2, [pc, #80]	; (80015ec <SystemInit+0x5c>)
 800159c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80015a0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 80015a4:	4b12      	ldr	r3, [pc, #72]	; (80015f0 <SystemInit+0x60>)
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	4a11      	ldr	r2, [pc, #68]	; (80015f0 <SystemInit+0x60>)
 80015aa:	f043 0301 	orr.w	r3, r3, #1
 80015ae:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 80015b0:	4b0f      	ldr	r3, [pc, #60]	; (80015f0 <SystemInit+0x60>)
 80015b2:	2200      	movs	r2, #0
 80015b4:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 80015b6:	4b0e      	ldr	r3, [pc, #56]	; (80015f0 <SystemInit+0x60>)
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	4a0d      	ldr	r2, [pc, #52]	; (80015f0 <SystemInit+0x60>)
 80015bc:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 80015c0:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 80015c4:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 80015c6:	4b0a      	ldr	r3, [pc, #40]	; (80015f0 <SystemInit+0x60>)
 80015c8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80015cc:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80015ce:	4b08      	ldr	r3, [pc, #32]	; (80015f0 <SystemInit+0x60>)
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	4a07      	ldr	r2, [pc, #28]	; (80015f0 <SystemInit+0x60>)
 80015d4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80015d8:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 80015da:	4b05      	ldr	r3, [pc, #20]	; (80015f0 <SystemInit+0x60>)
 80015dc:	2200      	movs	r2, #0
 80015de:	619a      	str	r2, [r3, #24]
}
 80015e0:	bf00      	nop
 80015e2:	46bd      	mov	sp, r7
 80015e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e8:	4770      	bx	lr
 80015ea:	bf00      	nop
 80015ec:	e000ed00 	.word	0xe000ed00
 80015f0:	40021000 	.word	0x40021000

080015f4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80015f4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800162c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80015f8:	f7ff ffca 	bl	8001590 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80015fc:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80015fe:	e003      	b.n	8001608 <LoopCopyDataInit>

08001600 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8001600:	4b0b      	ldr	r3, [pc, #44]	; (8001630 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8001602:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8001604:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8001606:	3104      	adds	r1, #4

08001608 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8001608:	480a      	ldr	r0, [pc, #40]	; (8001634 <LoopForever+0xa>)
	ldr	r3, =_edata
 800160a:	4b0b      	ldr	r3, [pc, #44]	; (8001638 <LoopForever+0xe>)
	adds	r2, r0, r1
 800160c:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800160e:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001610:	d3f6      	bcc.n	8001600 <CopyDataInit>
	ldr	r2, =_sbss
 8001612:	4a0a      	ldr	r2, [pc, #40]	; (800163c <LoopForever+0x12>)
	b	LoopFillZerobss
 8001614:	e002      	b.n	800161c <LoopFillZerobss>

08001616 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8001616:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8001618:	f842 3b04 	str.w	r3, [r2], #4

0800161c <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 800161c:	4b08      	ldr	r3, [pc, #32]	; (8001640 <LoopForever+0x16>)
	cmp	r2, r3
 800161e:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8001620:	d3f9      	bcc.n	8001616 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001622:	f007 fb49 	bl	8008cb8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001626:	f7ff f9dd 	bl	80009e4 <main>

0800162a <LoopForever>:

LoopForever:
    b LoopForever
 800162a:	e7fe      	b.n	800162a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800162c:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8001630:	08009778 	.word	0x08009778
	ldr	r0, =_sdata
 8001634:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8001638:	20000074 	.word	0x20000074
	ldr	r2, =_sbss
 800163c:	20000074 	.word	0x20000074
	ldr	r3, = _ebss
 8001640:	200011d8 	.word	0x200011d8

08001644 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001644:	e7fe      	b.n	8001644 <ADC1_2_IRQHandler>
	...

08001648 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001648:	b580      	push	{r7, lr}
 800164a:	b082      	sub	sp, #8
 800164c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800164e:	2300      	movs	r3, #0
 8001650:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001652:	4b0c      	ldr	r3, [pc, #48]	; (8001684 <HAL_Init+0x3c>)
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	4a0b      	ldr	r2, [pc, #44]	; (8001684 <HAL_Init+0x3c>)
 8001658:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800165c:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800165e:	2003      	movs	r0, #3
 8001660:	f001 facd 	bl	8002bfe <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001664:	200f      	movs	r0, #15
 8001666:	f7ff fec5 	bl	80013f4 <HAL_InitTick>
 800166a:	4603      	mov	r3, r0
 800166c:	2b00      	cmp	r3, #0
 800166e:	d002      	beq.n	8001676 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001670:	2301      	movs	r3, #1
 8001672:	71fb      	strb	r3, [r7, #7]
 8001674:	e001      	b.n	800167a <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001676:	f7ff fd93 	bl	80011a0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800167a:	79fb      	ldrb	r3, [r7, #7]
}
 800167c:	4618      	mov	r0, r3
 800167e:	3708      	adds	r7, #8
 8001680:	46bd      	mov	sp, r7
 8001682:	bd80      	pop	{r7, pc}
 8001684:	40022000 	.word	0x40022000

08001688 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001688:	b480      	push	{r7}
 800168a:	af00      	add	r7, sp, #0
  return uwTick;
 800168c:	4b03      	ldr	r3, [pc, #12]	; (800169c <HAL_GetTick+0x14>)
 800168e:	681b      	ldr	r3, [r3, #0]
}
 8001690:	4618      	mov	r0, r3
 8001692:	46bd      	mov	sp, r7
 8001694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001698:	4770      	bx	lr
 800169a:	bf00      	nop
 800169c:	200011c4 	.word	0x200011c4

080016a0 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80016a0:	b480      	push	{r7}
 80016a2:	b083      	sub	sp, #12
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	6078      	str	r0, [r7, #4]
 80016a8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	689b      	ldr	r3, [r3, #8]
 80016ae:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 80016b2:	683b      	ldr	r3, [r7, #0]
 80016b4:	431a      	orrs	r2, r3
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	609a      	str	r2, [r3, #8]
}
 80016ba:	bf00      	nop
 80016bc:	370c      	adds	r7, #12
 80016be:	46bd      	mov	sp, r7
 80016c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c4:	4770      	bx	lr

080016c6 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80016c6:	b480      	push	{r7}
 80016c8:	b083      	sub	sp, #12
 80016ca:	af00      	add	r7, sp, #0
 80016cc:	6078      	str	r0, [r7, #4]
 80016ce:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	689b      	ldr	r3, [r3, #8]
 80016d4:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 80016d8:	683b      	ldr	r3, [r7, #0]
 80016da:	431a      	orrs	r2, r3
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	609a      	str	r2, [r3, #8]
}
 80016e0:	bf00      	nop
 80016e2:	370c      	adds	r7, #12
 80016e4:	46bd      	mov	sp, r7
 80016e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ea:	4770      	bx	lr

080016ec <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80016ec:	b480      	push	{r7}
 80016ee:	b083      	sub	sp, #12
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	689b      	ldr	r3, [r3, #8]
 80016f8:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 80016fc:	4618      	mov	r0, r3
 80016fe:	370c      	adds	r7, #12
 8001700:	46bd      	mov	sp, r7
 8001702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001706:	4770      	bx	lr

08001708 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001708:	b480      	push	{r7}
 800170a:	b087      	sub	sp, #28
 800170c:	af00      	add	r7, sp, #0
 800170e:	60f8      	str	r0, [r7, #12]
 8001710:	60b9      	str	r1, [r7, #8]
 8001712:	607a      	str	r2, [r7, #4]
 8001714:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001716:	68fb      	ldr	r3, [r7, #12]
 8001718:	3360      	adds	r3, #96	; 0x60
 800171a:	461a      	mov	r2, r3
 800171c:	68bb      	ldr	r3, [r7, #8]
 800171e:	009b      	lsls	r3, r3, #2
 8001720:	4413      	add	r3, r2
 8001722:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001724:	697b      	ldr	r3, [r7, #20]
 8001726:	681a      	ldr	r2, [r3, #0]
 8001728:	4b08      	ldr	r3, [pc, #32]	; (800174c <LL_ADC_SetOffset+0x44>)
 800172a:	4013      	ands	r3, r2
 800172c:	687a      	ldr	r2, [r7, #4]
 800172e:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8001732:	683a      	ldr	r2, [r7, #0]
 8001734:	430a      	orrs	r2, r1
 8001736:	4313      	orrs	r3, r2
 8001738:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800173c:	697b      	ldr	r3, [r7, #20]
 800173e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001740:	bf00      	nop
 8001742:	371c      	adds	r7, #28
 8001744:	46bd      	mov	sp, r7
 8001746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800174a:	4770      	bx	lr
 800174c:	03fff000 	.word	0x03fff000

08001750 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001750:	b480      	push	{r7}
 8001752:	b085      	sub	sp, #20
 8001754:	af00      	add	r7, sp, #0
 8001756:	6078      	str	r0, [r7, #4]
 8001758:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	3360      	adds	r3, #96	; 0x60
 800175e:	461a      	mov	r2, r3
 8001760:	683b      	ldr	r3, [r7, #0]
 8001762:	009b      	lsls	r3, r3, #2
 8001764:	4413      	add	r3, r2
 8001766:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001768:	68fb      	ldr	r3, [r7, #12]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8001770:	4618      	mov	r0, r3
 8001772:	3714      	adds	r7, #20
 8001774:	46bd      	mov	sp, r7
 8001776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800177a:	4770      	bx	lr

0800177c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 800177c:	b480      	push	{r7}
 800177e:	b087      	sub	sp, #28
 8001780:	af00      	add	r7, sp, #0
 8001782:	60f8      	str	r0, [r7, #12]
 8001784:	60b9      	str	r1, [r7, #8]
 8001786:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	3360      	adds	r3, #96	; 0x60
 800178c:	461a      	mov	r2, r3
 800178e:	68bb      	ldr	r3, [r7, #8]
 8001790:	009b      	lsls	r3, r3, #2
 8001792:	4413      	add	r3, r2
 8001794:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001796:	697b      	ldr	r3, [r7, #20]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	431a      	orrs	r2, r3
 80017a2:	697b      	ldr	r3, [r7, #20]
 80017a4:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80017a6:	bf00      	nop
 80017a8:	371c      	adds	r7, #28
 80017aa:	46bd      	mov	sp, r7
 80017ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b0:	4770      	bx	lr

080017b2 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 80017b2:	b480      	push	{r7}
 80017b4:	b083      	sub	sp, #12
 80017b6:	af00      	add	r7, sp, #0
 80017b8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	68db      	ldr	r3, [r3, #12]
 80017be:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d101      	bne.n	80017ca <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80017c6:	2301      	movs	r3, #1
 80017c8:	e000      	b.n	80017cc <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80017ca:	2300      	movs	r3, #0
}
 80017cc:	4618      	mov	r0, r3
 80017ce:	370c      	adds	r7, #12
 80017d0:	46bd      	mov	sp, r7
 80017d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d6:	4770      	bx	lr

080017d8 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80017d8:	b480      	push	{r7}
 80017da:	b087      	sub	sp, #28
 80017dc:	af00      	add	r7, sp, #0
 80017de:	60f8      	str	r0, [r7, #12]
 80017e0:	60b9      	str	r1, [r7, #8]
 80017e2:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80017e4:	68fb      	ldr	r3, [r7, #12]
 80017e6:	3330      	adds	r3, #48	; 0x30
 80017e8:	461a      	mov	r2, r3
 80017ea:	68bb      	ldr	r3, [r7, #8]
 80017ec:	0a1b      	lsrs	r3, r3, #8
 80017ee:	009b      	lsls	r3, r3, #2
 80017f0:	f003 030c 	and.w	r3, r3, #12
 80017f4:	4413      	add	r3, r2
 80017f6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80017f8:	697b      	ldr	r3, [r7, #20]
 80017fa:	681a      	ldr	r2, [r3, #0]
 80017fc:	68bb      	ldr	r3, [r7, #8]
 80017fe:	f003 031f 	and.w	r3, r3, #31
 8001802:	211f      	movs	r1, #31
 8001804:	fa01 f303 	lsl.w	r3, r1, r3
 8001808:	43db      	mvns	r3, r3
 800180a:	401a      	ands	r2, r3
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	0e9b      	lsrs	r3, r3, #26
 8001810:	f003 011f 	and.w	r1, r3, #31
 8001814:	68bb      	ldr	r3, [r7, #8]
 8001816:	f003 031f 	and.w	r3, r3, #31
 800181a:	fa01 f303 	lsl.w	r3, r1, r3
 800181e:	431a      	orrs	r2, r3
 8001820:	697b      	ldr	r3, [r7, #20]
 8001822:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001824:	bf00      	nop
 8001826:	371c      	adds	r7, #28
 8001828:	46bd      	mov	sp, r7
 800182a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182e:	4770      	bx	lr

08001830 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001830:	b480      	push	{r7}
 8001832:	b087      	sub	sp, #28
 8001834:	af00      	add	r7, sp, #0
 8001836:	60f8      	str	r0, [r7, #12]
 8001838:	60b9      	str	r1, [r7, #8]
 800183a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800183c:	68fb      	ldr	r3, [r7, #12]
 800183e:	3314      	adds	r3, #20
 8001840:	461a      	mov	r2, r3
 8001842:	68bb      	ldr	r3, [r7, #8]
 8001844:	0e5b      	lsrs	r3, r3, #25
 8001846:	009b      	lsls	r3, r3, #2
 8001848:	f003 0304 	and.w	r3, r3, #4
 800184c:	4413      	add	r3, r2
 800184e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001850:	697b      	ldr	r3, [r7, #20]
 8001852:	681a      	ldr	r2, [r3, #0]
 8001854:	68bb      	ldr	r3, [r7, #8]
 8001856:	0d1b      	lsrs	r3, r3, #20
 8001858:	f003 031f 	and.w	r3, r3, #31
 800185c:	2107      	movs	r1, #7
 800185e:	fa01 f303 	lsl.w	r3, r1, r3
 8001862:	43db      	mvns	r3, r3
 8001864:	401a      	ands	r2, r3
 8001866:	68bb      	ldr	r3, [r7, #8]
 8001868:	0d1b      	lsrs	r3, r3, #20
 800186a:	f003 031f 	and.w	r3, r3, #31
 800186e:	6879      	ldr	r1, [r7, #4]
 8001870:	fa01 f303 	lsl.w	r3, r1, r3
 8001874:	431a      	orrs	r2, r3
 8001876:	697b      	ldr	r3, [r7, #20]
 8001878:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800187a:	bf00      	nop
 800187c:	371c      	adds	r7, #28
 800187e:	46bd      	mov	sp, r7
 8001880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001884:	4770      	bx	lr
	...

08001888 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001888:	b480      	push	{r7}
 800188a:	b085      	sub	sp, #20
 800188c:	af00      	add	r7, sp, #0
 800188e:	60f8      	str	r0, [r7, #12]
 8001890:	60b9      	str	r1, [r7, #8]
 8001892:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001894:	68fb      	ldr	r3, [r7, #12]
 8001896:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 800189a:	68bb      	ldr	r3, [r7, #8]
 800189c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80018a0:	43db      	mvns	r3, r3
 80018a2:	401a      	ands	r2, r3
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	f003 0318 	and.w	r3, r3, #24
 80018aa:	4908      	ldr	r1, [pc, #32]	; (80018cc <LL_ADC_SetChannelSingleDiff+0x44>)
 80018ac:	40d9      	lsrs	r1, r3
 80018ae:	68bb      	ldr	r3, [r7, #8]
 80018b0:	400b      	ands	r3, r1
 80018b2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80018b6:	431a      	orrs	r2, r3
 80018b8:	68fb      	ldr	r3, [r7, #12]
 80018ba:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80018be:	bf00      	nop
 80018c0:	3714      	adds	r7, #20
 80018c2:	46bd      	mov	sp, r7
 80018c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c8:	4770      	bx	lr
 80018ca:	bf00      	nop
 80018cc:	0007ffff 	.word	0x0007ffff

080018d0 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80018d0:	b480      	push	{r7}
 80018d2:	b083      	sub	sp, #12
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	689b      	ldr	r3, [r3, #8]
 80018dc:	f003 031f 	and.w	r3, r3, #31
}
 80018e0:	4618      	mov	r0, r3
 80018e2:	370c      	adds	r7, #12
 80018e4:	46bd      	mov	sp, r7
 80018e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ea:	4770      	bx	lr

080018ec <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80018ec:	b480      	push	{r7}
 80018ee:	b083      	sub	sp, #12
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	689b      	ldr	r3, [r3, #8]
 80018f8:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 80018fc:	4618      	mov	r0, r3
 80018fe:	370c      	adds	r7, #12
 8001900:	46bd      	mov	sp, r7
 8001902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001906:	4770      	bx	lr

08001908 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001908:	b480      	push	{r7}
 800190a:	b083      	sub	sp, #12
 800190c:	af00      	add	r7, sp, #0
 800190e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	689b      	ldr	r3, [r3, #8]
 8001914:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8001918:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800191c:	687a      	ldr	r2, [r7, #4]
 800191e:	6093      	str	r3, [r2, #8]
}
 8001920:	bf00      	nop
 8001922:	370c      	adds	r7, #12
 8001924:	46bd      	mov	sp, r7
 8001926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800192a:	4770      	bx	lr

0800192c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 800192c:	b480      	push	{r7}
 800192e:	b083      	sub	sp, #12
 8001930:	af00      	add	r7, sp, #0
 8001932:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	689b      	ldr	r3, [r3, #8]
 8001938:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800193c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001940:	d101      	bne.n	8001946 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001942:	2301      	movs	r3, #1
 8001944:	e000      	b.n	8001948 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001946:	2300      	movs	r3, #0
}
 8001948:	4618      	mov	r0, r3
 800194a:	370c      	adds	r7, #12
 800194c:	46bd      	mov	sp, r7
 800194e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001952:	4770      	bx	lr

08001954 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001954:	b480      	push	{r7}
 8001956:	b083      	sub	sp, #12
 8001958:	af00      	add	r7, sp, #0
 800195a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	689b      	ldr	r3, [r3, #8]
 8001960:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8001964:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001968:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001970:	bf00      	nop
 8001972:	370c      	adds	r7, #12
 8001974:	46bd      	mov	sp, r7
 8001976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800197a:	4770      	bx	lr

0800197c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 800197c:	b480      	push	{r7}
 800197e:	b083      	sub	sp, #12
 8001980:	af00      	add	r7, sp, #0
 8001982:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	689b      	ldr	r3, [r3, #8]
 8001988:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800198c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8001990:	d101      	bne.n	8001996 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001992:	2301      	movs	r3, #1
 8001994:	e000      	b.n	8001998 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001996:	2300      	movs	r3, #0
}
 8001998:	4618      	mov	r0, r3
 800199a:	370c      	adds	r7, #12
 800199c:	46bd      	mov	sp, r7
 800199e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a2:	4770      	bx	lr

080019a4 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80019a4:	b480      	push	{r7}
 80019a6:	b083      	sub	sp, #12
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	689b      	ldr	r3, [r3, #8]
 80019b0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80019b4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80019b8:	f043 0201 	orr.w	r2, r3, #1
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80019c0:	bf00      	nop
 80019c2:	370c      	adds	r7, #12
 80019c4:	46bd      	mov	sp, r7
 80019c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ca:	4770      	bx	lr

080019cc <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 80019cc:	b480      	push	{r7}
 80019ce:	b083      	sub	sp, #12
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	689b      	ldr	r3, [r3, #8]
 80019d8:	f003 0301 	and.w	r3, r3, #1
 80019dc:	2b01      	cmp	r3, #1
 80019de:	d101      	bne.n	80019e4 <LL_ADC_IsEnabled+0x18>
 80019e0:	2301      	movs	r3, #1
 80019e2:	e000      	b.n	80019e6 <LL_ADC_IsEnabled+0x1a>
 80019e4:	2300      	movs	r3, #0
}
 80019e6:	4618      	mov	r0, r3
 80019e8:	370c      	adds	r7, #12
 80019ea:	46bd      	mov	sp, r7
 80019ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f0:	4770      	bx	lr

080019f2 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80019f2:	b480      	push	{r7}
 80019f4:	b083      	sub	sp, #12
 80019f6:	af00      	add	r7, sp, #0
 80019f8:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	689b      	ldr	r3, [r3, #8]
 80019fe:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001a02:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001a06:	f043 0204 	orr.w	r2, r3, #4
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001a0e:	bf00      	nop
 8001a10:	370c      	adds	r7, #12
 8001a12:	46bd      	mov	sp, r7
 8001a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a18:	4770      	bx	lr

08001a1a <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8001a1a:	b480      	push	{r7}
 8001a1c:	b083      	sub	sp, #12
 8001a1e:	af00      	add	r7, sp, #0
 8001a20:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	689b      	ldr	r3, [r3, #8]
 8001a26:	f003 0304 	and.w	r3, r3, #4
 8001a2a:	2b04      	cmp	r3, #4
 8001a2c:	d101      	bne.n	8001a32 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001a2e:	2301      	movs	r3, #1
 8001a30:	e000      	b.n	8001a34 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001a32:	2300      	movs	r3, #0
}
 8001a34:	4618      	mov	r0, r3
 8001a36:	370c      	adds	r7, #12
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a3e:	4770      	bx	lr

08001a40 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8001a40:	b480      	push	{r7}
 8001a42:	b083      	sub	sp, #12
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	689b      	ldr	r3, [r3, #8]
 8001a4c:	f003 0308 	and.w	r3, r3, #8
 8001a50:	2b08      	cmp	r3, #8
 8001a52:	d101      	bne.n	8001a58 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001a54:	2301      	movs	r3, #1
 8001a56:	e000      	b.n	8001a5a <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001a58:	2300      	movs	r3, #0
}
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	370c      	adds	r7, #12
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a64:	4770      	bx	lr
	...

08001a68 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001a68:	b590      	push	{r4, r7, lr}
 8001a6a:	b089      	sub	sp, #36	; 0x24
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001a70:	2300      	movs	r3, #0
 8001a72:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001a74:	2300      	movs	r3, #0
 8001a76:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d101      	bne.n	8001a82 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001a7e:	2301      	movs	r3, #1
 8001a80:	e136      	b.n	8001cf0 <HAL_ADC_Init+0x288>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	691b      	ldr	r3, [r3, #16]
 8001a86:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d109      	bne.n	8001aa4 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001a90:	6878      	ldr	r0, [r7, #4]
 8001a92:	f7ff fbad 	bl	80011f0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	2200      	movs	r2, #0
 8001a9a:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	f7ff ff3f 	bl	800192c <LL_ADC_IsDeepPowerDownEnabled>
 8001aae:	4603      	mov	r3, r0
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d004      	beq.n	8001abe <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	4618      	mov	r0, r3
 8001aba:	f7ff ff25 	bl	8001908 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	4618      	mov	r0, r3
 8001ac4:	f7ff ff5a 	bl	800197c <LL_ADC_IsInternalRegulatorEnabled>
 8001ac8:	4603      	mov	r3, r0
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d115      	bne.n	8001afa <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	4618      	mov	r0, r3
 8001ad4:	f7ff ff3e 	bl	8001954 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001ad8:	4b87      	ldr	r3, [pc, #540]	; (8001cf8 <HAL_ADC_Init+0x290>)
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	099b      	lsrs	r3, r3, #6
 8001ade:	4a87      	ldr	r2, [pc, #540]	; (8001cfc <HAL_ADC_Init+0x294>)
 8001ae0:	fba2 2303 	umull	r2, r3, r2, r3
 8001ae4:	099b      	lsrs	r3, r3, #6
 8001ae6:	3301      	adds	r3, #1
 8001ae8:	005b      	lsls	r3, r3, #1
 8001aea:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001aec:	e002      	b.n	8001af4 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8001aee:	68bb      	ldr	r3, [r7, #8]
 8001af0:	3b01      	subs	r3, #1
 8001af2:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001af4:	68bb      	ldr	r3, [r7, #8]
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d1f9      	bne.n	8001aee <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	4618      	mov	r0, r3
 8001b00:	f7ff ff3c 	bl	800197c <LL_ADC_IsInternalRegulatorEnabled>
 8001b04:	4603      	mov	r3, r0
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d10d      	bne.n	8001b26 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001b0e:	f043 0210 	orr.w	r2, r3, #16
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b1a:	f043 0201 	orr.w	r2, r3, #1
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8001b22:	2301      	movs	r3, #1
 8001b24:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	4618      	mov	r0, r3
 8001b2c:	f7ff ff75 	bl	8001a1a <LL_ADC_REG_IsConversionOngoing>
 8001b30:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001b36:	f003 0310 	and.w	r3, r3, #16
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	f040 80cf 	bne.w	8001cde <HAL_ADC_Init+0x276>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8001b40:	697b      	ldr	r3, [r7, #20]
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	f040 80cb 	bne.w	8001cde <HAL_ADC_Init+0x276>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001b4c:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8001b50:	f043 0202 	orr.w	r2, r3, #2
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	4618      	mov	r0, r3
 8001b5e:	f7ff ff35 	bl	80019cc <LL_ADC_IsEnabled>
 8001b62:	4603      	mov	r3, r0
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d115      	bne.n	8001b94 <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001b68:	4865      	ldr	r0, [pc, #404]	; (8001d00 <HAL_ADC_Init+0x298>)
 8001b6a:	f7ff ff2f 	bl	80019cc <LL_ADC_IsEnabled>
 8001b6e:	4604      	mov	r4, r0
 8001b70:	4864      	ldr	r0, [pc, #400]	; (8001d04 <HAL_ADC_Init+0x29c>)
 8001b72:	f7ff ff2b 	bl	80019cc <LL_ADC_IsEnabled>
 8001b76:	4603      	mov	r3, r0
 8001b78:	431c      	orrs	r4, r3
 8001b7a:	4863      	ldr	r0, [pc, #396]	; (8001d08 <HAL_ADC_Init+0x2a0>)
 8001b7c:	f7ff ff26 	bl	80019cc <LL_ADC_IsEnabled>
 8001b80:	4603      	mov	r3, r0
 8001b82:	4323      	orrs	r3, r4
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d105      	bne.n	8001b94 <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	685b      	ldr	r3, [r3, #4]
 8001b8c:	4619      	mov	r1, r3
 8001b8e:	485f      	ldr	r0, [pc, #380]	; (8001d0c <HAL_ADC_Init+0x2a4>)
 8001b90:	f7ff fd86 	bl	80016a0 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	7e5b      	ldrb	r3, [r3, #25]
 8001b98:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001b9e:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8001ba4:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8001baa:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001bb2:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001bb4:	4313      	orrs	r3, r2
 8001bb6:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001bbe:	2b01      	cmp	r3, #1
 8001bc0:	d106      	bne.n	8001bd0 <HAL_ADC_Init+0x168>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bc6:	3b01      	subs	r3, #1
 8001bc8:	045b      	lsls	r3, r3, #17
 8001bca:	69ba      	ldr	r2, [r7, #24]
 8001bcc:	4313      	orrs	r3, r2
 8001bce:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d009      	beq.n	8001bec <HAL_ADC_Init+0x184>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001bdc:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001be4:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001be6:	69ba      	ldr	r2, [r7, #24]
 8001be8:	4313      	orrs	r3, r2
 8001bea:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	68da      	ldr	r2, [r3, #12]
 8001bf2:	4b47      	ldr	r3, [pc, #284]	; (8001d10 <HAL_ADC_Init+0x2a8>)
 8001bf4:	4013      	ands	r3, r2
 8001bf6:	687a      	ldr	r2, [r7, #4]
 8001bf8:	6812      	ldr	r2, [r2, #0]
 8001bfa:	69b9      	ldr	r1, [r7, #24]
 8001bfc:	430b      	orrs	r3, r1
 8001bfe:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	4618      	mov	r0, r3
 8001c06:	f7ff ff08 	bl	8001a1a <LL_ADC_REG_IsConversionOngoing>
 8001c0a:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	4618      	mov	r0, r3
 8001c12:	f7ff ff15 	bl	8001a40 <LL_ADC_INJ_IsConversionOngoing>
 8001c16:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001c18:	693b      	ldr	r3, [r7, #16]
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d13d      	bne.n	8001c9a <HAL_ADC_Init+0x232>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001c1e:	68fb      	ldr	r3, [r7, #12]
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d13a      	bne.n	8001c9a <HAL_ADC_Init+0x232>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8001c28:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001c30:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8001c32:	4313      	orrs	r3, r2
 8001c34:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	68db      	ldr	r3, [r3, #12]
 8001c3c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001c40:	f023 0302 	bic.w	r3, r3, #2
 8001c44:	687a      	ldr	r2, [r7, #4]
 8001c46:	6812      	ldr	r2, [r2, #0]
 8001c48:	69b9      	ldr	r1, [r7, #24]
 8001c4a:	430b      	orrs	r3, r1
 8001c4c:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001c54:	2b01      	cmp	r3, #1
 8001c56:	d118      	bne.n	8001c8a <HAL_ADC_Init+0x222>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	691b      	ldr	r3, [r3, #16]
 8001c5e:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8001c62:	f023 0304 	bic.w	r3, r3, #4
 8001c66:	687a      	ldr	r2, [r7, #4]
 8001c68:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8001c6a:	687a      	ldr	r2, [r7, #4]
 8001c6c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001c6e:	4311      	orrs	r1, r2
 8001c70:	687a      	ldr	r2, [r7, #4]
 8001c72:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8001c74:	4311      	orrs	r1, r2
 8001c76:	687a      	ldr	r2, [r7, #4]
 8001c78:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8001c7a:	430a      	orrs	r2, r1
 8001c7c:	431a      	orrs	r2, r3
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	f042 0201 	orr.w	r2, r2, #1
 8001c86:	611a      	str	r2, [r3, #16]
 8001c88:	e007      	b.n	8001c9a <HAL_ADC_Init+0x232>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	691a      	ldr	r2, [r3, #16]
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	f022 0201 	bic.w	r2, r2, #1
 8001c98:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	691b      	ldr	r3, [r3, #16]
 8001c9e:	2b01      	cmp	r3, #1
 8001ca0:	d10c      	bne.n	8001cbc <HAL_ADC_Init+0x254>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ca8:	f023 010f 	bic.w	r1, r3, #15
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	69db      	ldr	r3, [r3, #28]
 8001cb0:	1e5a      	subs	r2, r3, #1
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	430a      	orrs	r2, r1
 8001cb8:	631a      	str	r2, [r3, #48]	; 0x30
 8001cba:	e007      	b.n	8001ccc <HAL_ADC_Init+0x264>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	f022 020f 	bic.w	r2, r2, #15
 8001cca:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001cd0:	f023 0303 	bic.w	r3, r3, #3
 8001cd4:	f043 0201 	orr.w	r2, r3, #1
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	655a      	str	r2, [r3, #84]	; 0x54
 8001cdc:	e007      	b.n	8001cee <HAL_ADC_Init+0x286>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001ce2:	f043 0210 	orr.w	r2, r3, #16
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8001cea:	2301      	movs	r3, #1
 8001cec:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001cee:	7ffb      	ldrb	r3, [r7, #31]
}
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	3724      	adds	r7, #36	; 0x24
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	bd90      	pop	{r4, r7, pc}
 8001cf8:	20000004 	.word	0x20000004
 8001cfc:	053e2d63 	.word	0x053e2d63
 8001d00:	50040000 	.word	0x50040000
 8001d04:	50040100 	.word	0x50040100
 8001d08:	50040200 	.word	0x50040200
 8001d0c:	50040300 	.word	0x50040300
 8001d10:	fff0c007 	.word	0xfff0c007

08001d14 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8001d14:	b580      	push	{r7, lr}
 8001d16:	b086      	sub	sp, #24
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001d1c:	4857      	ldr	r0, [pc, #348]	; (8001e7c <HAL_ADC_Start+0x168>)
 8001d1e:	f7ff fdd7 	bl	80018d0 <LL_ADC_GetMultimode>
 8001d22:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	4618      	mov	r0, r3
 8001d2a:	f7ff fe76 	bl	8001a1a <LL_ADC_REG_IsConversionOngoing>
 8001d2e:	4603      	mov	r3, r0
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	f040 809c 	bne.w	8001e6e <HAL_ADC_Start+0x15a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001d3c:	2b01      	cmp	r3, #1
 8001d3e:	d101      	bne.n	8001d44 <HAL_ADC_Start+0x30>
 8001d40:	2302      	movs	r3, #2
 8001d42:	e097      	b.n	8001e74 <HAL_ADC_Start+0x160>
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	2201      	movs	r2, #1
 8001d48:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001d4c:	6878      	ldr	r0, [r7, #4]
 8001d4e:	f000 fd71 	bl	8002834 <ADC_Enable>
 8001d52:	4603      	mov	r3, r0
 8001d54:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001d56:	7dfb      	ldrb	r3, [r7, #23]
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	f040 8083 	bne.w	8001e64 <HAL_ADC_Start+0x150>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d62:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001d66:	f023 0301 	bic.w	r3, r3, #1
 8001d6a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	655a      	str	r2, [r3, #84]	; 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	4a42      	ldr	r2, [pc, #264]	; (8001e80 <HAL_ADC_Start+0x16c>)
 8001d78:	4293      	cmp	r3, r2
 8001d7a:	d002      	beq.n	8001d82 <HAL_ADC_Start+0x6e>
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	e000      	b.n	8001d84 <HAL_ADC_Start+0x70>
 8001d82:	4b40      	ldr	r3, [pc, #256]	; (8001e84 <HAL_ADC_Start+0x170>)
 8001d84:	687a      	ldr	r2, [r7, #4]
 8001d86:	6812      	ldr	r2, [r2, #0]
 8001d88:	4293      	cmp	r3, r2
 8001d8a:	d002      	beq.n	8001d92 <HAL_ADC_Start+0x7e>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001d8c:	693b      	ldr	r3, [r7, #16]
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d105      	bne.n	8001d9e <HAL_ADC_Start+0x8a>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d96:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	655a      	str	r2, [r3, #84]	; 0x54
      }
#endif

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001da2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001da6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001daa:	d106      	bne.n	8001dba <HAL_ADC_Start+0xa6>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001db0:	f023 0206 	bic.w	r2, r3, #6
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	659a      	str	r2, [r3, #88]	; 0x58
 8001db8:	e002      	b.n	8001dc0 <HAL_ADC_Start+0xac>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	2200      	movs	r2, #0
 8001dbe:	659a      	str	r2, [r3, #88]	; 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	221c      	movs	r2, #28
 8001dc6:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	2200      	movs	r2, #0
 8001dcc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	4a2a      	ldr	r2, [pc, #168]	; (8001e80 <HAL_ADC_Start+0x16c>)
 8001dd6:	4293      	cmp	r3, r2
 8001dd8:	d002      	beq.n	8001de0 <HAL_ADC_Start+0xcc>
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	e000      	b.n	8001de2 <HAL_ADC_Start+0xce>
 8001de0:	4b28      	ldr	r3, [pc, #160]	; (8001e84 <HAL_ADC_Start+0x170>)
 8001de2:	687a      	ldr	r2, [r7, #4]
 8001de4:	6812      	ldr	r2, [r2, #0]
 8001de6:	4293      	cmp	r3, r2
 8001de8:	d008      	beq.n	8001dfc <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001dea:	693b      	ldr	r3, [r7, #16]
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d005      	beq.n	8001dfc <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001df0:	693b      	ldr	r3, [r7, #16]
 8001df2:	2b05      	cmp	r3, #5
 8001df4:	d002      	beq.n	8001dfc <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001df6:	693b      	ldr	r3, [r7, #16]
 8001df8:	2b09      	cmp	r3, #9
 8001dfa:	d114      	bne.n	8001e26 <HAL_ADC_Start+0x112>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	68db      	ldr	r3, [r3, #12]
 8001e02:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d007      	beq.n	8001e1a <HAL_ADC_Start+0x106>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001e0e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001e12:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	655a      	str	r2, [r3, #84]	; 0x54
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	4618      	mov	r0, r3
 8001e20:	f7ff fde7 	bl	80019f2 <LL_ADC_REG_StartConversion>
 8001e24:	e025      	b.n	8001e72 <HAL_ADC_Start+0x15e>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001e2a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	655a      	str	r2, [r3, #84]	; 0x54
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	4a12      	ldr	r2, [pc, #72]	; (8001e80 <HAL_ADC_Start+0x16c>)
 8001e38:	4293      	cmp	r3, r2
 8001e3a:	d002      	beq.n	8001e42 <HAL_ADC_Start+0x12e>
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	e000      	b.n	8001e44 <HAL_ADC_Start+0x130>
 8001e42:	4b10      	ldr	r3, [pc, #64]	; (8001e84 <HAL_ADC_Start+0x170>)
 8001e44:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	68db      	ldr	r3, [r3, #12]
 8001e4a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d00f      	beq.n	8001e72 <HAL_ADC_Start+0x15e>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001e56:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001e5a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	655a      	str	r2, [r3, #84]	; 0x54
 8001e62:	e006      	b.n	8001e72 <HAL_ADC_Start+0x15e>
#endif
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	2200      	movs	r2, #0
 8001e68:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8001e6c:	e001      	b.n	8001e72 <HAL_ADC_Start+0x15e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001e6e:	2302      	movs	r3, #2
 8001e70:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8001e72:	7dfb      	ldrb	r3, [r7, #23]
}
 8001e74:	4618      	mov	r0, r3
 8001e76:	3718      	adds	r7, #24
 8001e78:	46bd      	mov	sp, r7
 8001e7a:	bd80      	pop	{r7, pc}
 8001e7c:	50040300 	.word	0x50040300
 8001e80:	50040100 	.word	0x50040100
 8001e84:	50040000 	.word	0x50040000

08001e88 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b088      	sub	sp, #32
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	6078      	str	r0, [r7, #4]
 8001e90:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001e92:	4866      	ldr	r0, [pc, #408]	; (800202c <HAL_ADC_PollForConversion+0x1a4>)
 8001e94:	f7ff fd1c 	bl	80018d0 <LL_ADC_GetMultimode>
 8001e98:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	695b      	ldr	r3, [r3, #20]
 8001e9e:	2b08      	cmp	r3, #8
 8001ea0:	d102      	bne.n	8001ea8 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8001ea2:	2308      	movs	r3, #8
 8001ea4:	61fb      	str	r3, [r7, #28]
 8001ea6:	e02a      	b.n	8001efe <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001ea8:	697b      	ldr	r3, [r7, #20]
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d005      	beq.n	8001eba <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001eae:	697b      	ldr	r3, [r7, #20]
 8001eb0:	2b05      	cmp	r3, #5
 8001eb2:	d002      	beq.n	8001eba <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001eb4:	697b      	ldr	r3, [r7, #20]
 8001eb6:	2b09      	cmp	r3, #9
 8001eb8:	d111      	bne.n	8001ede <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	68db      	ldr	r3, [r3, #12]
 8001ec0:	f003 0301 	and.w	r3, r3, #1
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d007      	beq.n	8001ed8 <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001ecc:	f043 0220 	orr.w	r2, r3, #32
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_ERROR;
 8001ed4:	2301      	movs	r3, #1
 8001ed6:	e0a4      	b.n	8002022 <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8001ed8:	2304      	movs	r3, #4
 8001eda:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8001edc:	e00f      	b.n	8001efe <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8001ede:	4853      	ldr	r0, [pc, #332]	; (800202c <HAL_ADC_PollForConversion+0x1a4>)
 8001ee0:	f7ff fd04 	bl	80018ec <LL_ADC_GetMultiDMATransfer>
 8001ee4:	4603      	mov	r3, r0
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d007      	beq.n	8001efa <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001eee:	f043 0220 	orr.w	r2, r3, #32
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_ERROR;
 8001ef6:	2301      	movs	r3, #1
 8001ef8:	e093      	b.n	8002022 <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8001efa:	2304      	movs	r3, #4
 8001efc:	61fb      	str	r3, [r7, #28]
    }
#endif
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8001efe:	f7ff fbc3 	bl	8001688 <HAL_GetTick>
 8001f02:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8001f04:	e021      	b.n	8001f4a <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8001f06:	683b      	ldr	r3, [r7, #0]
 8001f08:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001f0c:	d01d      	beq.n	8001f4a <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8001f0e:	f7ff fbbb 	bl	8001688 <HAL_GetTick>
 8001f12:	4602      	mov	r2, r0
 8001f14:	693b      	ldr	r3, [r7, #16]
 8001f16:	1ad3      	subs	r3, r2, r3
 8001f18:	683a      	ldr	r2, [r7, #0]
 8001f1a:	429a      	cmp	r2, r3
 8001f1c:	d302      	bcc.n	8001f24 <HAL_ADC_PollForConversion+0x9c>
 8001f1e:	683b      	ldr	r3, [r7, #0]
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d112      	bne.n	8001f4a <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	681a      	ldr	r2, [r3, #0]
 8001f2a:	69fb      	ldr	r3, [r7, #28]
 8001f2c:	4013      	ands	r3, r2
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d10b      	bne.n	8001f4a <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f36:	f043 0204 	orr.w	r2, r3, #4
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	655a      	str	r2, [r3, #84]	; 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	2200      	movs	r2, #0
 8001f42:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

          return HAL_TIMEOUT;
 8001f46:	2303      	movs	r3, #3
 8001f48:	e06b      	b.n	8002022 <HAL_ADC_PollForConversion+0x19a>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	681a      	ldr	r2, [r3, #0]
 8001f50:	69fb      	ldr	r3, [r7, #28]
 8001f52:	4013      	ands	r3, r2
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d0d6      	beq.n	8001f06 <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f5c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	655a      	str	r2, [r3, #84]	; 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	4618      	mov	r0, r3
 8001f6a:	f7ff fc22 	bl	80017b2 <LL_ADC_REG_IsTriggerSourceSWStart>
 8001f6e:	4603      	mov	r3, r0
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d01c      	beq.n	8001fae <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	7e5b      	ldrb	r3, [r3, #25]
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d118      	bne.n	8001fae <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	f003 0308 	and.w	r3, r3, #8
 8001f86:	2b08      	cmp	r3, #8
 8001f88:	d111      	bne.n	8001fae <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f8e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	655a      	str	r2, [r3, #84]	; 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f9a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d105      	bne.n	8001fae <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001fa6:	f043 0201 	orr.w	r2, r3, #1
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	655a      	str	r2, [r3, #84]	; 0x54

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	4a1f      	ldr	r2, [pc, #124]	; (8002030 <HAL_ADC_PollForConversion+0x1a8>)
 8001fb4:	4293      	cmp	r3, r2
 8001fb6:	d002      	beq.n	8001fbe <HAL_ADC_PollForConversion+0x136>
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	e000      	b.n	8001fc0 <HAL_ADC_PollForConversion+0x138>
 8001fbe:	4b1d      	ldr	r3, [pc, #116]	; (8002034 <HAL_ADC_PollForConversion+0x1ac>)
 8001fc0:	687a      	ldr	r2, [r7, #4]
 8001fc2:	6812      	ldr	r2, [r2, #0]
 8001fc4:	4293      	cmp	r3, r2
 8001fc6:	d008      	beq.n	8001fda <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001fc8:	697b      	ldr	r3, [r7, #20]
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d005      	beq.n	8001fda <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001fce:	697b      	ldr	r3, [r7, #20]
 8001fd0:	2b05      	cmp	r3, #5
 8001fd2:	d002      	beq.n	8001fda <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001fd4:	697b      	ldr	r3, [r7, #20]
 8001fd6:	2b09      	cmp	r3, #9
 8001fd8:	d104      	bne.n	8001fe4 <HAL_ADC_PollForConversion+0x15c>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	68db      	ldr	r3, [r3, #12]
 8001fe0:	61bb      	str	r3, [r7, #24]
 8001fe2:	e00c      	b.n	8001ffe <HAL_ADC_PollForConversion+0x176>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	4a11      	ldr	r2, [pc, #68]	; (8002030 <HAL_ADC_PollForConversion+0x1a8>)
 8001fea:	4293      	cmp	r3, r2
 8001fec:	d002      	beq.n	8001ff4 <HAL_ADC_PollForConversion+0x16c>
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	e000      	b.n	8001ff6 <HAL_ADC_PollForConversion+0x16e>
 8001ff4:	4b0f      	ldr	r3, [pc, #60]	; (8002034 <HAL_ADC_PollForConversion+0x1ac>)
 8001ff6:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	68db      	ldr	r3, [r3, #12]
 8001ffc:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8001ffe:	69fb      	ldr	r3, [r7, #28]
 8002000:	2b08      	cmp	r3, #8
 8002002:	d104      	bne.n	800200e <HAL_ADC_PollForConversion+0x186>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	2208      	movs	r2, #8
 800200a:	601a      	str	r2, [r3, #0]
 800200c:	e008      	b.n	8002020 <HAL_ADC_PollForConversion+0x198>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 800200e:	69bb      	ldr	r3, [r7, #24]
 8002010:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002014:	2b00      	cmp	r3, #0
 8002016:	d103      	bne.n	8002020 <HAL_ADC_PollForConversion+0x198>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	220c      	movs	r2, #12
 800201e:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8002020:	2300      	movs	r3, #0
}
 8002022:	4618      	mov	r0, r3
 8002024:	3720      	adds	r7, #32
 8002026:	46bd      	mov	sp, r7
 8002028:	bd80      	pop	{r7, pc}
 800202a:	bf00      	nop
 800202c:	50040300 	.word	0x50040300
 8002030:	50040100 	.word	0x50040100
 8002034:	50040000 	.word	0x50040000

08002038 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8002038:	b480      	push	{r7}
 800203a:	b083      	sub	sp, #12
 800203c:	af00      	add	r7, sp, #0
 800203e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8002046:	4618      	mov	r0, r3
 8002048:	370c      	adds	r7, #12
 800204a:	46bd      	mov	sp, r7
 800204c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002050:	4770      	bx	lr
	...

08002054 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	b0b6      	sub	sp, #216	; 0xd8
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]
 800205c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800205e:	2300      	movs	r3, #0
 8002060:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002064:	2300      	movs	r3, #0
 8002066:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800206e:	2b01      	cmp	r3, #1
 8002070:	d101      	bne.n	8002076 <HAL_ADC_ConfigChannel+0x22>
 8002072:	2302      	movs	r3, #2
 8002074:	e3c7      	b.n	8002806 <HAL_ADC_ConfigChannel+0x7b2>
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	2201      	movs	r2, #1
 800207a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	4618      	mov	r0, r3
 8002084:	f7ff fcc9 	bl	8001a1a <LL_ADC_REG_IsConversionOngoing>
 8002088:	4603      	mov	r3, r0
 800208a:	2b00      	cmp	r3, #0
 800208c:	f040 83a8 	bne.w	80027e0 <HAL_ADC_ConfigChannel+0x78c>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 8002090:	683b      	ldr	r3, [r7, #0]
 8002092:	685b      	ldr	r3, [r3, #4]
 8002094:	2b05      	cmp	r3, #5
 8002096:	d824      	bhi.n	80020e2 <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 8002098:	683b      	ldr	r3, [r7, #0]
 800209a:	685b      	ldr	r3, [r3, #4]
 800209c:	3b02      	subs	r3, #2
 800209e:	2b03      	cmp	r3, #3
 80020a0:	d81b      	bhi.n	80020da <HAL_ADC_ConfigChannel+0x86>
 80020a2:	a201      	add	r2, pc, #4	; (adr r2, 80020a8 <HAL_ADC_ConfigChannel+0x54>)
 80020a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020a8:	080020b9 	.word	0x080020b9
 80020ac:	080020c1 	.word	0x080020c1
 80020b0:	080020c9 	.word	0x080020c9
 80020b4:	080020d1 	.word	0x080020d1
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 80020b8:	683b      	ldr	r3, [r7, #0]
 80020ba:	220c      	movs	r2, #12
 80020bc:	605a      	str	r2, [r3, #4]
          break;
 80020be:	e011      	b.n	80020e4 <HAL_ADC_ConfigChannel+0x90>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 80020c0:	683b      	ldr	r3, [r7, #0]
 80020c2:	2212      	movs	r2, #18
 80020c4:	605a      	str	r2, [r3, #4]
          break;
 80020c6:	e00d      	b.n	80020e4 <HAL_ADC_ConfigChannel+0x90>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 80020c8:	683b      	ldr	r3, [r7, #0]
 80020ca:	2218      	movs	r2, #24
 80020cc:	605a      	str	r2, [r3, #4]
          break;
 80020ce:	e009      	b.n	80020e4 <HAL_ADC_ConfigChannel+0x90>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 80020d0:	683b      	ldr	r3, [r7, #0]
 80020d2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80020d6:	605a      	str	r2, [r3, #4]
          break;
 80020d8:	e004      	b.n	80020e4 <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 80020da:	683b      	ldr	r3, [r7, #0]
 80020dc:	2206      	movs	r2, #6
 80020de:	605a      	str	r2, [r3, #4]
          break;
 80020e0:	e000      	b.n	80020e4 <HAL_ADC_ConfigChannel+0x90>
      }
    }
 80020e2:	bf00      	nop
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	6818      	ldr	r0, [r3, #0]
 80020e8:	683b      	ldr	r3, [r7, #0]
 80020ea:	6859      	ldr	r1, [r3, #4]
 80020ec:	683b      	ldr	r3, [r7, #0]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	461a      	mov	r2, r3
 80020f2:	f7ff fb71 	bl	80017d8 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	4618      	mov	r0, r3
 80020fc:	f7ff fc8d 	bl	8001a1a <LL_ADC_REG_IsConversionOngoing>
 8002100:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	4618      	mov	r0, r3
 800210a:	f7ff fc99 	bl	8001a40 <LL_ADC_INJ_IsConversionOngoing>
 800210e:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002112:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8002116:	2b00      	cmp	r3, #0
 8002118:	f040 81a6 	bne.w	8002468 <HAL_ADC_ConfigChannel+0x414>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800211c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8002120:	2b00      	cmp	r3, #0
 8002122:	f040 81a1 	bne.w	8002468 <HAL_ADC_ConfigChannel+0x414>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	6818      	ldr	r0, [r3, #0]
 800212a:	683b      	ldr	r3, [r7, #0]
 800212c:	6819      	ldr	r1, [r3, #0]
 800212e:	683b      	ldr	r3, [r7, #0]
 8002130:	689b      	ldr	r3, [r3, #8]
 8002132:	461a      	mov	r2, r3
 8002134:	f7ff fb7c 	bl	8001830 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8002138:	683b      	ldr	r3, [r7, #0]
 800213a:	695a      	ldr	r2, [r3, #20]
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	68db      	ldr	r3, [r3, #12]
 8002142:	08db      	lsrs	r3, r3, #3
 8002144:	f003 0303 	and.w	r3, r3, #3
 8002148:	005b      	lsls	r3, r3, #1
 800214a:	fa02 f303 	lsl.w	r3, r2, r3
 800214e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002152:	683b      	ldr	r3, [r7, #0]
 8002154:	691b      	ldr	r3, [r3, #16]
 8002156:	2b04      	cmp	r3, #4
 8002158:	d00a      	beq.n	8002170 <HAL_ADC_ConfigChannel+0x11c>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	6818      	ldr	r0, [r3, #0]
 800215e:	683b      	ldr	r3, [r7, #0]
 8002160:	6919      	ldr	r1, [r3, #16]
 8002162:	683b      	ldr	r3, [r7, #0]
 8002164:	681a      	ldr	r2, [r3, #0]
 8002166:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800216a:	f7ff facd 	bl	8001708 <LL_ADC_SetOffset>
 800216e:	e17b      	b.n	8002468 <HAL_ADC_ConfigChannel+0x414>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	2100      	movs	r1, #0
 8002176:	4618      	mov	r0, r3
 8002178:	f7ff faea 	bl	8001750 <LL_ADC_GetOffsetChannel>
 800217c:	4603      	mov	r3, r0
 800217e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002182:	2b00      	cmp	r3, #0
 8002184:	d10a      	bne.n	800219c <HAL_ADC_ConfigChannel+0x148>
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	2100      	movs	r1, #0
 800218c:	4618      	mov	r0, r3
 800218e:	f7ff fadf 	bl	8001750 <LL_ADC_GetOffsetChannel>
 8002192:	4603      	mov	r3, r0
 8002194:	0e9b      	lsrs	r3, r3, #26
 8002196:	f003 021f 	and.w	r2, r3, #31
 800219a:	e01e      	b.n	80021da <HAL_ADC_ConfigChannel+0x186>
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	2100      	movs	r1, #0
 80021a2:	4618      	mov	r0, r3
 80021a4:	f7ff fad4 	bl	8001750 <LL_ADC_GetOffsetChannel>
 80021a8:	4603      	mov	r3, r0
 80021aa:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021ae:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80021b2:	fa93 f3a3 	rbit	r3, r3
 80021b6:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80021ba:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80021be:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80021c2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d101      	bne.n	80021ce <HAL_ADC_ConfigChannel+0x17a>
  {
    return 32U;
 80021ca:	2320      	movs	r3, #32
 80021cc:	e004      	b.n	80021d8 <HAL_ADC_ConfigChannel+0x184>
  }
  return __builtin_clz(value);
 80021ce:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80021d2:	fab3 f383 	clz	r3, r3
 80021d6:	b2db      	uxtb	r3, r3
 80021d8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80021da:	683b      	ldr	r3, [r7, #0]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d105      	bne.n	80021f2 <HAL_ADC_ConfigChannel+0x19e>
 80021e6:	683b      	ldr	r3, [r7, #0]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	0e9b      	lsrs	r3, r3, #26
 80021ec:	f003 031f 	and.w	r3, r3, #31
 80021f0:	e018      	b.n	8002224 <HAL_ADC_ConfigChannel+0x1d0>
 80021f2:	683b      	ldr	r3, [r7, #0]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021fa:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80021fe:	fa93 f3a3 	rbit	r3, r3
 8002202:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8002206:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800220a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 800220e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8002212:	2b00      	cmp	r3, #0
 8002214:	d101      	bne.n	800221a <HAL_ADC_ConfigChannel+0x1c6>
    return 32U;
 8002216:	2320      	movs	r3, #32
 8002218:	e004      	b.n	8002224 <HAL_ADC_ConfigChannel+0x1d0>
  return __builtin_clz(value);
 800221a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800221e:	fab3 f383 	clz	r3, r3
 8002222:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002224:	429a      	cmp	r2, r3
 8002226:	d106      	bne.n	8002236 <HAL_ADC_ConfigChannel+0x1e2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	2200      	movs	r2, #0
 800222e:	2100      	movs	r1, #0
 8002230:	4618      	mov	r0, r3
 8002232:	f7ff faa3 	bl	800177c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	2101      	movs	r1, #1
 800223c:	4618      	mov	r0, r3
 800223e:	f7ff fa87 	bl	8001750 <LL_ADC_GetOffsetChannel>
 8002242:	4603      	mov	r3, r0
 8002244:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002248:	2b00      	cmp	r3, #0
 800224a:	d10a      	bne.n	8002262 <HAL_ADC_ConfigChannel+0x20e>
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	2101      	movs	r1, #1
 8002252:	4618      	mov	r0, r3
 8002254:	f7ff fa7c 	bl	8001750 <LL_ADC_GetOffsetChannel>
 8002258:	4603      	mov	r3, r0
 800225a:	0e9b      	lsrs	r3, r3, #26
 800225c:	f003 021f 	and.w	r2, r3, #31
 8002260:	e01e      	b.n	80022a0 <HAL_ADC_ConfigChannel+0x24c>
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	2101      	movs	r1, #1
 8002268:	4618      	mov	r0, r3
 800226a:	f7ff fa71 	bl	8001750 <LL_ADC_GetOffsetChannel>
 800226e:	4603      	mov	r3, r0
 8002270:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002274:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002278:	fa93 f3a3 	rbit	r3, r3
 800227c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8002280:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002284:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8002288:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800228c:	2b00      	cmp	r3, #0
 800228e:	d101      	bne.n	8002294 <HAL_ADC_ConfigChannel+0x240>
    return 32U;
 8002290:	2320      	movs	r3, #32
 8002292:	e004      	b.n	800229e <HAL_ADC_ConfigChannel+0x24a>
  return __builtin_clz(value);
 8002294:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002298:	fab3 f383 	clz	r3, r3
 800229c:	b2db      	uxtb	r3, r3
 800229e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80022a0:	683b      	ldr	r3, [r7, #0]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d105      	bne.n	80022b8 <HAL_ADC_ConfigChannel+0x264>
 80022ac:	683b      	ldr	r3, [r7, #0]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	0e9b      	lsrs	r3, r3, #26
 80022b2:	f003 031f 	and.w	r3, r3, #31
 80022b6:	e018      	b.n	80022ea <HAL_ADC_ConfigChannel+0x296>
 80022b8:	683b      	ldr	r3, [r7, #0]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022c0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80022c4:	fa93 f3a3 	rbit	r3, r3
 80022c8:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 80022cc:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80022d0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 80022d4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d101      	bne.n	80022e0 <HAL_ADC_ConfigChannel+0x28c>
    return 32U;
 80022dc:	2320      	movs	r3, #32
 80022de:	e004      	b.n	80022ea <HAL_ADC_ConfigChannel+0x296>
  return __builtin_clz(value);
 80022e0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80022e4:	fab3 f383 	clz	r3, r3
 80022e8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80022ea:	429a      	cmp	r2, r3
 80022ec:	d106      	bne.n	80022fc <HAL_ADC_ConfigChannel+0x2a8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	2200      	movs	r2, #0
 80022f4:	2101      	movs	r1, #1
 80022f6:	4618      	mov	r0, r3
 80022f8:	f7ff fa40 	bl	800177c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	2102      	movs	r1, #2
 8002302:	4618      	mov	r0, r3
 8002304:	f7ff fa24 	bl	8001750 <LL_ADC_GetOffsetChannel>
 8002308:	4603      	mov	r3, r0
 800230a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800230e:	2b00      	cmp	r3, #0
 8002310:	d10a      	bne.n	8002328 <HAL_ADC_ConfigChannel+0x2d4>
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	2102      	movs	r1, #2
 8002318:	4618      	mov	r0, r3
 800231a:	f7ff fa19 	bl	8001750 <LL_ADC_GetOffsetChannel>
 800231e:	4603      	mov	r3, r0
 8002320:	0e9b      	lsrs	r3, r3, #26
 8002322:	f003 021f 	and.w	r2, r3, #31
 8002326:	e01e      	b.n	8002366 <HAL_ADC_ConfigChannel+0x312>
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	2102      	movs	r1, #2
 800232e:	4618      	mov	r0, r3
 8002330:	f7ff fa0e 	bl	8001750 <LL_ADC_GetOffsetChannel>
 8002334:	4603      	mov	r3, r0
 8002336:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800233a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800233e:	fa93 f3a3 	rbit	r3, r3
 8002342:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8002346:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800234a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 800234e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002352:	2b00      	cmp	r3, #0
 8002354:	d101      	bne.n	800235a <HAL_ADC_ConfigChannel+0x306>
    return 32U;
 8002356:	2320      	movs	r3, #32
 8002358:	e004      	b.n	8002364 <HAL_ADC_ConfigChannel+0x310>
  return __builtin_clz(value);
 800235a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800235e:	fab3 f383 	clz	r3, r3
 8002362:	b2db      	uxtb	r3, r3
 8002364:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002366:	683b      	ldr	r3, [r7, #0]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800236e:	2b00      	cmp	r3, #0
 8002370:	d105      	bne.n	800237e <HAL_ADC_ConfigChannel+0x32a>
 8002372:	683b      	ldr	r3, [r7, #0]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	0e9b      	lsrs	r3, r3, #26
 8002378:	f003 031f 	and.w	r3, r3, #31
 800237c:	e016      	b.n	80023ac <HAL_ADC_ConfigChannel+0x358>
 800237e:	683b      	ldr	r3, [r7, #0]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002386:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800238a:	fa93 f3a3 	rbit	r3, r3
 800238e:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8002390:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002392:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8002396:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800239a:	2b00      	cmp	r3, #0
 800239c:	d101      	bne.n	80023a2 <HAL_ADC_ConfigChannel+0x34e>
    return 32U;
 800239e:	2320      	movs	r3, #32
 80023a0:	e004      	b.n	80023ac <HAL_ADC_ConfigChannel+0x358>
  return __builtin_clz(value);
 80023a2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80023a6:	fab3 f383 	clz	r3, r3
 80023aa:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80023ac:	429a      	cmp	r2, r3
 80023ae:	d106      	bne.n	80023be <HAL_ADC_ConfigChannel+0x36a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	2200      	movs	r2, #0
 80023b6:	2102      	movs	r1, #2
 80023b8:	4618      	mov	r0, r3
 80023ba:	f7ff f9df 	bl	800177c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	2103      	movs	r1, #3
 80023c4:	4618      	mov	r0, r3
 80023c6:	f7ff f9c3 	bl	8001750 <LL_ADC_GetOffsetChannel>
 80023ca:	4603      	mov	r3, r0
 80023cc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d10a      	bne.n	80023ea <HAL_ADC_ConfigChannel+0x396>
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	2103      	movs	r1, #3
 80023da:	4618      	mov	r0, r3
 80023dc:	f7ff f9b8 	bl	8001750 <LL_ADC_GetOffsetChannel>
 80023e0:	4603      	mov	r3, r0
 80023e2:	0e9b      	lsrs	r3, r3, #26
 80023e4:	f003 021f 	and.w	r2, r3, #31
 80023e8:	e017      	b.n	800241a <HAL_ADC_ConfigChannel+0x3c6>
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	2103      	movs	r1, #3
 80023f0:	4618      	mov	r0, r3
 80023f2:	f7ff f9ad 	bl	8001750 <LL_ADC_GetOffsetChannel>
 80023f6:	4603      	mov	r3, r0
 80023f8:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023fa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80023fc:	fa93 f3a3 	rbit	r3, r3
 8002400:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8002402:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002404:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8002406:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002408:	2b00      	cmp	r3, #0
 800240a:	d101      	bne.n	8002410 <HAL_ADC_ConfigChannel+0x3bc>
    return 32U;
 800240c:	2320      	movs	r3, #32
 800240e:	e003      	b.n	8002418 <HAL_ADC_ConfigChannel+0x3c4>
  return __builtin_clz(value);
 8002410:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002412:	fab3 f383 	clz	r3, r3
 8002416:	b2db      	uxtb	r3, r3
 8002418:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800241a:	683b      	ldr	r3, [r7, #0]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002422:	2b00      	cmp	r3, #0
 8002424:	d105      	bne.n	8002432 <HAL_ADC_ConfigChannel+0x3de>
 8002426:	683b      	ldr	r3, [r7, #0]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	0e9b      	lsrs	r3, r3, #26
 800242c:	f003 031f 	and.w	r3, r3, #31
 8002430:	e011      	b.n	8002456 <HAL_ADC_ConfigChannel+0x402>
 8002432:	683b      	ldr	r3, [r7, #0]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002438:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800243a:	fa93 f3a3 	rbit	r3, r3
 800243e:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8002440:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002442:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8002444:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002446:	2b00      	cmp	r3, #0
 8002448:	d101      	bne.n	800244e <HAL_ADC_ConfigChannel+0x3fa>
    return 32U;
 800244a:	2320      	movs	r3, #32
 800244c:	e003      	b.n	8002456 <HAL_ADC_ConfigChannel+0x402>
  return __builtin_clz(value);
 800244e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002450:	fab3 f383 	clz	r3, r3
 8002454:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002456:	429a      	cmp	r2, r3
 8002458:	d106      	bne.n	8002468 <HAL_ADC_ConfigChannel+0x414>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	2200      	movs	r2, #0
 8002460:	2103      	movs	r1, #3
 8002462:	4618      	mov	r0, r3
 8002464:	f7ff f98a 	bl	800177c <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	4618      	mov	r0, r3
 800246e:	f7ff faad 	bl	80019cc <LL_ADC_IsEnabled>
 8002472:	4603      	mov	r3, r0
 8002474:	2b00      	cmp	r3, #0
 8002476:	f040 813f 	bne.w	80026f8 <HAL_ADC_ConfigChannel+0x6a4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	6818      	ldr	r0, [r3, #0]
 800247e:	683b      	ldr	r3, [r7, #0]
 8002480:	6819      	ldr	r1, [r3, #0]
 8002482:	683b      	ldr	r3, [r7, #0]
 8002484:	68db      	ldr	r3, [r3, #12]
 8002486:	461a      	mov	r2, r3
 8002488:	f7ff f9fe 	bl	8001888 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800248c:	683b      	ldr	r3, [r7, #0]
 800248e:	68db      	ldr	r3, [r3, #12]
 8002490:	4a8e      	ldr	r2, [pc, #568]	; (80026cc <HAL_ADC_ConfigChannel+0x678>)
 8002492:	4293      	cmp	r3, r2
 8002494:	f040 8130 	bne.w	80026f8 <HAL_ADC_ConfigChannel+0x6a4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800249c:	683b      	ldr	r3, [r7, #0]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d10b      	bne.n	80024c0 <HAL_ADC_ConfigChannel+0x46c>
 80024a8:	683b      	ldr	r3, [r7, #0]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	0e9b      	lsrs	r3, r3, #26
 80024ae:	3301      	adds	r3, #1
 80024b0:	f003 031f 	and.w	r3, r3, #31
 80024b4:	2b09      	cmp	r3, #9
 80024b6:	bf94      	ite	ls
 80024b8:	2301      	movls	r3, #1
 80024ba:	2300      	movhi	r3, #0
 80024bc:	b2db      	uxtb	r3, r3
 80024be:	e019      	b.n	80024f4 <HAL_ADC_ConfigChannel+0x4a0>
 80024c0:	683b      	ldr	r3, [r7, #0]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024c6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80024c8:	fa93 f3a3 	rbit	r3, r3
 80024cc:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 80024ce:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80024d0:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 80024d2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d101      	bne.n	80024dc <HAL_ADC_ConfigChannel+0x488>
    return 32U;
 80024d8:	2320      	movs	r3, #32
 80024da:	e003      	b.n	80024e4 <HAL_ADC_ConfigChannel+0x490>
  return __builtin_clz(value);
 80024dc:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80024de:	fab3 f383 	clz	r3, r3
 80024e2:	b2db      	uxtb	r3, r3
 80024e4:	3301      	adds	r3, #1
 80024e6:	f003 031f 	and.w	r3, r3, #31
 80024ea:	2b09      	cmp	r3, #9
 80024ec:	bf94      	ite	ls
 80024ee:	2301      	movls	r3, #1
 80024f0:	2300      	movhi	r3, #0
 80024f2:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d079      	beq.n	80025ec <HAL_ADC_ConfigChannel+0x598>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80024f8:	683b      	ldr	r3, [r7, #0]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002500:	2b00      	cmp	r3, #0
 8002502:	d107      	bne.n	8002514 <HAL_ADC_ConfigChannel+0x4c0>
 8002504:	683b      	ldr	r3, [r7, #0]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	0e9b      	lsrs	r3, r3, #26
 800250a:	3301      	adds	r3, #1
 800250c:	069b      	lsls	r3, r3, #26
 800250e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002512:	e015      	b.n	8002540 <HAL_ADC_ConfigChannel+0x4ec>
 8002514:	683b      	ldr	r3, [r7, #0]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800251a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800251c:	fa93 f3a3 	rbit	r3, r3
 8002520:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8002522:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002524:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8002526:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002528:	2b00      	cmp	r3, #0
 800252a:	d101      	bne.n	8002530 <HAL_ADC_ConfigChannel+0x4dc>
    return 32U;
 800252c:	2320      	movs	r3, #32
 800252e:	e003      	b.n	8002538 <HAL_ADC_ConfigChannel+0x4e4>
  return __builtin_clz(value);
 8002530:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002532:	fab3 f383 	clz	r3, r3
 8002536:	b2db      	uxtb	r3, r3
 8002538:	3301      	adds	r3, #1
 800253a:	069b      	lsls	r3, r3, #26
 800253c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002540:	683b      	ldr	r3, [r7, #0]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002548:	2b00      	cmp	r3, #0
 800254a:	d109      	bne.n	8002560 <HAL_ADC_ConfigChannel+0x50c>
 800254c:	683b      	ldr	r3, [r7, #0]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	0e9b      	lsrs	r3, r3, #26
 8002552:	3301      	adds	r3, #1
 8002554:	f003 031f 	and.w	r3, r3, #31
 8002558:	2101      	movs	r1, #1
 800255a:	fa01 f303 	lsl.w	r3, r1, r3
 800255e:	e017      	b.n	8002590 <HAL_ADC_ConfigChannel+0x53c>
 8002560:	683b      	ldr	r3, [r7, #0]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002566:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002568:	fa93 f3a3 	rbit	r3, r3
 800256c:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 800256e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002570:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8002572:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002574:	2b00      	cmp	r3, #0
 8002576:	d101      	bne.n	800257c <HAL_ADC_ConfigChannel+0x528>
    return 32U;
 8002578:	2320      	movs	r3, #32
 800257a:	e003      	b.n	8002584 <HAL_ADC_ConfigChannel+0x530>
  return __builtin_clz(value);
 800257c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800257e:	fab3 f383 	clz	r3, r3
 8002582:	b2db      	uxtb	r3, r3
 8002584:	3301      	adds	r3, #1
 8002586:	f003 031f 	and.w	r3, r3, #31
 800258a:	2101      	movs	r1, #1
 800258c:	fa01 f303 	lsl.w	r3, r1, r3
 8002590:	ea42 0103 	orr.w	r1, r2, r3
 8002594:	683b      	ldr	r3, [r7, #0]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800259c:	2b00      	cmp	r3, #0
 800259e:	d10a      	bne.n	80025b6 <HAL_ADC_ConfigChannel+0x562>
 80025a0:	683b      	ldr	r3, [r7, #0]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	0e9b      	lsrs	r3, r3, #26
 80025a6:	3301      	adds	r3, #1
 80025a8:	f003 021f 	and.w	r2, r3, #31
 80025ac:	4613      	mov	r3, r2
 80025ae:	005b      	lsls	r3, r3, #1
 80025b0:	4413      	add	r3, r2
 80025b2:	051b      	lsls	r3, r3, #20
 80025b4:	e018      	b.n	80025e8 <HAL_ADC_ConfigChannel+0x594>
 80025b6:	683b      	ldr	r3, [r7, #0]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80025be:	fa93 f3a3 	rbit	r3, r3
 80025c2:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80025c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80025c6:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 80025c8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d101      	bne.n	80025d2 <HAL_ADC_ConfigChannel+0x57e>
    return 32U;
 80025ce:	2320      	movs	r3, #32
 80025d0:	e003      	b.n	80025da <HAL_ADC_ConfigChannel+0x586>
  return __builtin_clz(value);
 80025d2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80025d4:	fab3 f383 	clz	r3, r3
 80025d8:	b2db      	uxtb	r3, r3
 80025da:	3301      	adds	r3, #1
 80025dc:	f003 021f 	and.w	r2, r3, #31
 80025e0:	4613      	mov	r3, r2
 80025e2:	005b      	lsls	r3, r3, #1
 80025e4:	4413      	add	r3, r2
 80025e6:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80025e8:	430b      	orrs	r3, r1
 80025ea:	e080      	b.n	80026ee <HAL_ADC_ConfigChannel+0x69a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80025ec:	683b      	ldr	r3, [r7, #0]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d107      	bne.n	8002608 <HAL_ADC_ConfigChannel+0x5b4>
 80025f8:	683b      	ldr	r3, [r7, #0]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	0e9b      	lsrs	r3, r3, #26
 80025fe:	3301      	adds	r3, #1
 8002600:	069b      	lsls	r3, r3, #26
 8002602:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002606:	e015      	b.n	8002634 <HAL_ADC_ConfigChannel+0x5e0>
 8002608:	683b      	ldr	r3, [r7, #0]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800260e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002610:	fa93 f3a3 	rbit	r3, r3
 8002614:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8002616:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002618:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 800261a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800261c:	2b00      	cmp	r3, #0
 800261e:	d101      	bne.n	8002624 <HAL_ADC_ConfigChannel+0x5d0>
    return 32U;
 8002620:	2320      	movs	r3, #32
 8002622:	e003      	b.n	800262c <HAL_ADC_ConfigChannel+0x5d8>
  return __builtin_clz(value);
 8002624:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002626:	fab3 f383 	clz	r3, r3
 800262a:	b2db      	uxtb	r3, r3
 800262c:	3301      	adds	r3, #1
 800262e:	069b      	lsls	r3, r3, #26
 8002630:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002634:	683b      	ldr	r3, [r7, #0]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800263c:	2b00      	cmp	r3, #0
 800263e:	d109      	bne.n	8002654 <HAL_ADC_ConfigChannel+0x600>
 8002640:	683b      	ldr	r3, [r7, #0]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	0e9b      	lsrs	r3, r3, #26
 8002646:	3301      	adds	r3, #1
 8002648:	f003 031f 	and.w	r3, r3, #31
 800264c:	2101      	movs	r1, #1
 800264e:	fa01 f303 	lsl.w	r3, r1, r3
 8002652:	e017      	b.n	8002684 <HAL_ADC_ConfigChannel+0x630>
 8002654:	683b      	ldr	r3, [r7, #0]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800265a:	6a3b      	ldr	r3, [r7, #32]
 800265c:	fa93 f3a3 	rbit	r3, r3
 8002660:	61fb      	str	r3, [r7, #28]
  return result;
 8002662:	69fb      	ldr	r3, [r7, #28]
 8002664:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8002666:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002668:	2b00      	cmp	r3, #0
 800266a:	d101      	bne.n	8002670 <HAL_ADC_ConfigChannel+0x61c>
    return 32U;
 800266c:	2320      	movs	r3, #32
 800266e:	e003      	b.n	8002678 <HAL_ADC_ConfigChannel+0x624>
  return __builtin_clz(value);
 8002670:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002672:	fab3 f383 	clz	r3, r3
 8002676:	b2db      	uxtb	r3, r3
 8002678:	3301      	adds	r3, #1
 800267a:	f003 031f 	and.w	r3, r3, #31
 800267e:	2101      	movs	r1, #1
 8002680:	fa01 f303 	lsl.w	r3, r1, r3
 8002684:	ea42 0103 	orr.w	r1, r2, r3
 8002688:	683b      	ldr	r3, [r7, #0]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002690:	2b00      	cmp	r3, #0
 8002692:	d10d      	bne.n	80026b0 <HAL_ADC_ConfigChannel+0x65c>
 8002694:	683b      	ldr	r3, [r7, #0]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	0e9b      	lsrs	r3, r3, #26
 800269a:	3301      	adds	r3, #1
 800269c:	f003 021f 	and.w	r2, r3, #31
 80026a0:	4613      	mov	r3, r2
 80026a2:	005b      	lsls	r3, r3, #1
 80026a4:	4413      	add	r3, r2
 80026a6:	3b1e      	subs	r3, #30
 80026a8:	051b      	lsls	r3, r3, #20
 80026aa:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80026ae:	e01d      	b.n	80026ec <HAL_ADC_ConfigChannel+0x698>
 80026b0:	683b      	ldr	r3, [r7, #0]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026b6:	697b      	ldr	r3, [r7, #20]
 80026b8:	fa93 f3a3 	rbit	r3, r3
 80026bc:	613b      	str	r3, [r7, #16]
  return result;
 80026be:	693b      	ldr	r3, [r7, #16]
 80026c0:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80026c2:	69bb      	ldr	r3, [r7, #24]
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d103      	bne.n	80026d0 <HAL_ADC_ConfigChannel+0x67c>
    return 32U;
 80026c8:	2320      	movs	r3, #32
 80026ca:	e005      	b.n	80026d8 <HAL_ADC_ConfigChannel+0x684>
 80026cc:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 80026d0:	69bb      	ldr	r3, [r7, #24]
 80026d2:	fab3 f383 	clz	r3, r3
 80026d6:	b2db      	uxtb	r3, r3
 80026d8:	3301      	adds	r3, #1
 80026da:	f003 021f 	and.w	r2, r3, #31
 80026de:	4613      	mov	r3, r2
 80026e0:	005b      	lsls	r3, r3, #1
 80026e2:	4413      	add	r3, r2
 80026e4:	3b1e      	subs	r3, #30
 80026e6:	051b      	lsls	r3, r3, #20
 80026e8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80026ec:	430b      	orrs	r3, r1
 80026ee:	683a      	ldr	r2, [r7, #0]
 80026f0:	6892      	ldr	r2, [r2, #8]
 80026f2:	4619      	mov	r1, r3
 80026f4:	f7ff f89c 	bl	8001830 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80026f8:	683b      	ldr	r3, [r7, #0]
 80026fa:	681a      	ldr	r2, [r3, #0]
 80026fc:	4b44      	ldr	r3, [pc, #272]	; (8002810 <HAL_ADC_ConfigChannel+0x7bc>)
 80026fe:	4013      	ands	r3, r2
 8002700:	2b00      	cmp	r3, #0
 8002702:	d07a      	beq.n	80027fa <HAL_ADC_ConfigChannel+0x7a6>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002704:	4843      	ldr	r0, [pc, #268]	; (8002814 <HAL_ADC_ConfigChannel+0x7c0>)
 8002706:	f7fe fff1 	bl	80016ec <LL_ADC_GetCommonPathInternalCh>
 800270a:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800270e:	683b      	ldr	r3, [r7, #0]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	4a41      	ldr	r2, [pc, #260]	; (8002818 <HAL_ADC_ConfigChannel+0x7c4>)
 8002714:	4293      	cmp	r3, r2
 8002716:	d12c      	bne.n	8002772 <HAL_ADC_ConfigChannel+0x71e>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002718:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800271c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002720:	2b00      	cmp	r3, #0
 8002722:	d126      	bne.n	8002772 <HAL_ADC_ConfigChannel+0x71e>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	4a3c      	ldr	r2, [pc, #240]	; (800281c <HAL_ADC_ConfigChannel+0x7c8>)
 800272a:	4293      	cmp	r3, r2
 800272c:	d004      	beq.n	8002738 <HAL_ADC_ConfigChannel+0x6e4>
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	4a3b      	ldr	r2, [pc, #236]	; (8002820 <HAL_ADC_ConfigChannel+0x7cc>)
 8002734:	4293      	cmp	r3, r2
 8002736:	d15d      	bne.n	80027f4 <HAL_ADC_ConfigChannel+0x7a0>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002738:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800273c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002740:	4619      	mov	r1, r3
 8002742:	4834      	ldr	r0, [pc, #208]	; (8002814 <HAL_ADC_ConfigChannel+0x7c0>)
 8002744:	f7fe ffbf 	bl	80016c6 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002748:	4b36      	ldr	r3, [pc, #216]	; (8002824 <HAL_ADC_ConfigChannel+0x7d0>)
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	099b      	lsrs	r3, r3, #6
 800274e:	4a36      	ldr	r2, [pc, #216]	; (8002828 <HAL_ADC_ConfigChannel+0x7d4>)
 8002750:	fba2 2303 	umull	r2, r3, r2, r3
 8002754:	099b      	lsrs	r3, r3, #6
 8002756:	1c5a      	adds	r2, r3, #1
 8002758:	4613      	mov	r3, r2
 800275a:	005b      	lsls	r3, r3, #1
 800275c:	4413      	add	r3, r2
 800275e:	009b      	lsls	r3, r3, #2
 8002760:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002762:	e002      	b.n	800276a <HAL_ADC_ConfigChannel+0x716>
          {
            wait_loop_index--;
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	3b01      	subs	r3, #1
 8002768:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	2b00      	cmp	r3, #0
 800276e:	d1f9      	bne.n	8002764 <HAL_ADC_ConfigChannel+0x710>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002770:	e040      	b.n	80027f4 <HAL_ADC_ConfigChannel+0x7a0>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002772:	683b      	ldr	r3, [r7, #0]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	4a2d      	ldr	r2, [pc, #180]	; (800282c <HAL_ADC_ConfigChannel+0x7d8>)
 8002778:	4293      	cmp	r3, r2
 800277a:	d118      	bne.n	80027ae <HAL_ADC_ConfigChannel+0x75a>
 800277c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002780:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002784:	2b00      	cmp	r3, #0
 8002786:	d112      	bne.n	80027ae <HAL_ADC_ConfigChannel+0x75a>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	4a23      	ldr	r2, [pc, #140]	; (800281c <HAL_ADC_ConfigChannel+0x7c8>)
 800278e:	4293      	cmp	r3, r2
 8002790:	d004      	beq.n	800279c <HAL_ADC_ConfigChannel+0x748>
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	4a22      	ldr	r2, [pc, #136]	; (8002820 <HAL_ADC_ConfigChannel+0x7cc>)
 8002798:	4293      	cmp	r3, r2
 800279a:	d12d      	bne.n	80027f8 <HAL_ADC_ConfigChannel+0x7a4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800279c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80027a0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80027a4:	4619      	mov	r1, r3
 80027a6:	481b      	ldr	r0, [pc, #108]	; (8002814 <HAL_ADC_ConfigChannel+0x7c0>)
 80027a8:	f7fe ff8d 	bl	80016c6 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80027ac:	e024      	b.n	80027f8 <HAL_ADC_ConfigChannel+0x7a4>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 80027ae:	683b      	ldr	r3, [r7, #0]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	4a1f      	ldr	r2, [pc, #124]	; (8002830 <HAL_ADC_ConfigChannel+0x7dc>)
 80027b4:	4293      	cmp	r3, r2
 80027b6:	d120      	bne.n	80027fa <HAL_ADC_ConfigChannel+0x7a6>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80027b8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80027bc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d11a      	bne.n	80027fa <HAL_ADC_ConfigChannel+0x7a6>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	4a14      	ldr	r2, [pc, #80]	; (800281c <HAL_ADC_ConfigChannel+0x7c8>)
 80027ca:	4293      	cmp	r3, r2
 80027cc:	d115      	bne.n	80027fa <HAL_ADC_ConfigChannel+0x7a6>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80027ce:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80027d2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80027d6:	4619      	mov	r1, r3
 80027d8:	480e      	ldr	r0, [pc, #56]	; (8002814 <HAL_ADC_ConfigChannel+0x7c0>)
 80027da:	f7fe ff74 	bl	80016c6 <LL_ADC_SetCommonPathInternalCh>
 80027de:	e00c      	b.n	80027fa <HAL_ADC_ConfigChannel+0x7a6>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80027e4:	f043 0220 	orr.w	r2, r3, #32
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80027ec:	2301      	movs	r3, #1
 80027ee:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 80027f2:	e002      	b.n	80027fa <HAL_ADC_ConfigChannel+0x7a6>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80027f4:	bf00      	nop
 80027f6:	e000      	b.n	80027fa <HAL_ADC_ConfigChannel+0x7a6>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80027f8:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	2200      	movs	r2, #0
 80027fe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8002802:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8002806:	4618      	mov	r0, r3
 8002808:	37d8      	adds	r7, #216	; 0xd8
 800280a:	46bd      	mov	sp, r7
 800280c:	bd80      	pop	{r7, pc}
 800280e:	bf00      	nop
 8002810:	80080000 	.word	0x80080000
 8002814:	50040300 	.word	0x50040300
 8002818:	c7520000 	.word	0xc7520000
 800281c:	50040000 	.word	0x50040000
 8002820:	50040200 	.word	0x50040200
 8002824:	20000004 	.word	0x20000004
 8002828:	053e2d63 	.word	0x053e2d63
 800282c:	cb840000 	.word	0xcb840000
 8002830:	80000001 	.word	0x80000001

08002834 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002834:	b580      	push	{r7, lr}
 8002836:	b084      	sub	sp, #16
 8002838:	af00      	add	r7, sp, #0
 800283a:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	4618      	mov	r0, r3
 8002842:	f7ff f8c3 	bl	80019cc <LL_ADC_IsEnabled>
 8002846:	4603      	mov	r3, r0
 8002848:	2b00      	cmp	r3, #0
 800284a:	d14d      	bne.n	80028e8 <ADC_Enable+0xb4>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	689a      	ldr	r2, [r3, #8]
 8002852:	4b28      	ldr	r3, [pc, #160]	; (80028f4 <ADC_Enable+0xc0>)
 8002854:	4013      	ands	r3, r2
 8002856:	2b00      	cmp	r3, #0
 8002858:	d00d      	beq.n	8002876 <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800285e:	f043 0210 	orr.w	r2, r3, #16
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800286a:	f043 0201 	orr.w	r2, r3, #1
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8002872:	2301      	movs	r3, #1
 8002874:	e039      	b.n	80028ea <ADC_Enable+0xb6>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	4618      	mov	r0, r3
 800287c:	f7ff f892 	bl	80019a4 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8002880:	f7fe ff02 	bl	8001688 <HAL_GetTick>
 8002884:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002886:	e028      	b.n	80028da <ADC_Enable+0xa6>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	4618      	mov	r0, r3
 800288e:	f7ff f89d 	bl	80019cc <LL_ADC_IsEnabled>
 8002892:	4603      	mov	r3, r0
 8002894:	2b00      	cmp	r3, #0
 8002896:	d104      	bne.n	80028a2 <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	4618      	mov	r0, r3
 800289e:	f7ff f881 	bl	80019a4 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80028a2:	f7fe fef1 	bl	8001688 <HAL_GetTick>
 80028a6:	4602      	mov	r2, r0
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	1ad3      	subs	r3, r2, r3
 80028ac:	2b02      	cmp	r3, #2
 80028ae:	d914      	bls.n	80028da <ADC_Enable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	f003 0301 	and.w	r3, r3, #1
 80028ba:	2b01      	cmp	r3, #1
 80028bc:	d00d      	beq.n	80028da <ADC_Enable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80028c2:	f043 0210 	orr.w	r2, r3, #16
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80028ce:	f043 0201 	orr.w	r2, r3, #1
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 80028d6:	2301      	movs	r3, #1
 80028d8:	e007      	b.n	80028ea <ADC_Enable+0xb6>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	f003 0301 	and.w	r3, r3, #1
 80028e4:	2b01      	cmp	r3, #1
 80028e6:	d1cf      	bne.n	8002888 <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80028e8:	2300      	movs	r3, #0
}
 80028ea:	4618      	mov	r0, r3
 80028ec:	3710      	adds	r7, #16
 80028ee:	46bd      	mov	sp, r7
 80028f0:	bd80      	pop	{r7, pc}
 80028f2:	bf00      	nop
 80028f4:	8000003f 	.word	0x8000003f

080028f8 <LL_ADC_IsEnabled>:
{
 80028f8:	b480      	push	{r7}
 80028fa:	b083      	sub	sp, #12
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	689b      	ldr	r3, [r3, #8]
 8002904:	f003 0301 	and.w	r3, r3, #1
 8002908:	2b01      	cmp	r3, #1
 800290a:	d101      	bne.n	8002910 <LL_ADC_IsEnabled+0x18>
 800290c:	2301      	movs	r3, #1
 800290e:	e000      	b.n	8002912 <LL_ADC_IsEnabled+0x1a>
 8002910:	2300      	movs	r3, #0
}
 8002912:	4618      	mov	r0, r3
 8002914:	370c      	adds	r7, #12
 8002916:	46bd      	mov	sp, r7
 8002918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291c:	4770      	bx	lr

0800291e <LL_ADC_REG_IsConversionOngoing>:
{
 800291e:	b480      	push	{r7}
 8002920:	b083      	sub	sp, #12
 8002922:	af00      	add	r7, sp, #0
 8002924:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	689b      	ldr	r3, [r3, #8]
 800292a:	f003 0304 	and.w	r3, r3, #4
 800292e:	2b04      	cmp	r3, #4
 8002930:	d101      	bne.n	8002936 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002932:	2301      	movs	r3, #1
 8002934:	e000      	b.n	8002938 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002936:	2300      	movs	r3, #0
}
 8002938:	4618      	mov	r0, r3
 800293a:	370c      	adds	r7, #12
 800293c:	46bd      	mov	sp, r7
 800293e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002942:	4770      	bx	lr

08002944 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8002944:	b590      	push	{r4, r7, lr}
 8002946:	b09f      	sub	sp, #124	; 0x7c
 8002948:	af00      	add	r7, sp, #0
 800294a:	6078      	str	r0, [r7, #4]
 800294c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800294e:	2300      	movs	r3, #0
 8002950:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800295a:	2b01      	cmp	r3, #1
 800295c:	d101      	bne.n	8002962 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800295e:	2302      	movs	r3, #2
 8002960:	e093      	b.n	8002a8a <HAL_ADCEx_MultiModeConfigChannel+0x146>
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	2201      	movs	r2, #1
 8002966:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 800296a:	2300      	movs	r3, #0
 800296c:	65fb      	str	r3, [r7, #92]	; 0x5c
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 800296e:	2300      	movs	r3, #0
 8002970:	663b      	str	r3, [r7, #96]	; 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	4a47      	ldr	r2, [pc, #284]	; (8002a94 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8002978:	4293      	cmp	r3, r2
 800297a:	d102      	bne.n	8002982 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 800297c:	4b46      	ldr	r3, [pc, #280]	; (8002a98 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 800297e:	60bb      	str	r3, [r7, #8]
 8002980:	e001      	b.n	8002986 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8002982:	2300      	movs	r3, #0
 8002984:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8002986:	68bb      	ldr	r3, [r7, #8]
 8002988:	2b00      	cmp	r3, #0
 800298a:	d10b      	bne.n	80029a4 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002990:	f043 0220 	orr.w	r2, r3, #32
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	2200      	movs	r2, #0
 800299c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 80029a0:	2301      	movs	r3, #1
 80029a2:	e072      	b.n	8002a8a <HAL_ADCEx_MultiModeConfigChannel+0x146>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 80029a4:	68bb      	ldr	r3, [r7, #8]
 80029a6:	4618      	mov	r0, r3
 80029a8:	f7ff ffb9 	bl	800291e <LL_ADC_REG_IsConversionOngoing>
 80029ac:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	4618      	mov	r0, r3
 80029b4:	f7ff ffb3 	bl	800291e <LL_ADC_REG_IsConversionOngoing>
 80029b8:	4603      	mov	r3, r0
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d154      	bne.n	8002a68 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      && (tmphadcSlave_conversion_on_going == 0UL))
 80029be:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d151      	bne.n	8002a68 <HAL_ADCEx_MultiModeConfigChannel+0x124>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80029c4:	4b35      	ldr	r3, [pc, #212]	; (8002a9c <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 80029c6:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80029c8:	683b      	ldr	r3, [r7, #0]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d02c      	beq.n	8002a2a <HAL_ADCEx_MultiModeConfigChannel+0xe6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80029d0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80029d2:	689b      	ldr	r3, [r3, #8]
 80029d4:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80029d8:	683b      	ldr	r3, [r7, #0]
 80029da:	6859      	ldr	r1, [r3, #4]
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80029e2:	035b      	lsls	r3, r3, #13
 80029e4:	430b      	orrs	r3, r1
 80029e6:	431a      	orrs	r2, r3
 80029e8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80029ea:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80029ec:	4829      	ldr	r0, [pc, #164]	; (8002a94 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 80029ee:	f7ff ff83 	bl	80028f8 <LL_ADC_IsEnabled>
 80029f2:	4604      	mov	r4, r0
 80029f4:	4828      	ldr	r0, [pc, #160]	; (8002a98 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 80029f6:	f7ff ff7f 	bl	80028f8 <LL_ADC_IsEnabled>
 80029fa:	4603      	mov	r3, r0
 80029fc:	431c      	orrs	r4, r3
 80029fe:	4828      	ldr	r0, [pc, #160]	; (8002aa0 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8002a00:	f7ff ff7a 	bl	80028f8 <LL_ADC_IsEnabled>
 8002a04:	4603      	mov	r3, r0
 8002a06:	4323      	orrs	r3, r4
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d137      	bne.n	8002a7c <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8002a0c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002a0e:	689b      	ldr	r3, [r3, #8]
 8002a10:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8002a14:	f023 030f 	bic.w	r3, r3, #15
 8002a18:	683a      	ldr	r2, [r7, #0]
 8002a1a:	6811      	ldr	r1, [r2, #0]
 8002a1c:	683a      	ldr	r2, [r7, #0]
 8002a1e:	6892      	ldr	r2, [r2, #8]
 8002a20:	430a      	orrs	r2, r1
 8002a22:	431a      	orrs	r2, r3
 8002a24:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002a26:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002a28:	e028      	b.n	8002a7c <HAL_ADCEx_MultiModeConfigChannel+0x138>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8002a2a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002a2c:	689b      	ldr	r3, [r3, #8]
 8002a2e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002a32:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002a34:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002a36:	4817      	ldr	r0, [pc, #92]	; (8002a94 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8002a38:	f7ff ff5e 	bl	80028f8 <LL_ADC_IsEnabled>
 8002a3c:	4604      	mov	r4, r0
 8002a3e:	4816      	ldr	r0, [pc, #88]	; (8002a98 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8002a40:	f7ff ff5a 	bl	80028f8 <LL_ADC_IsEnabled>
 8002a44:	4603      	mov	r3, r0
 8002a46:	431c      	orrs	r4, r3
 8002a48:	4815      	ldr	r0, [pc, #84]	; (8002aa0 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8002a4a:	f7ff ff55 	bl	80028f8 <LL_ADC_IsEnabled>
 8002a4e:	4603      	mov	r3, r0
 8002a50:	4323      	orrs	r3, r4
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d112      	bne.n	8002a7c <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8002a56:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002a58:	689b      	ldr	r3, [r3, #8]
 8002a5a:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8002a5e:	f023 030f 	bic.w	r3, r3, #15
 8002a62:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8002a64:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002a66:	e009      	b.n	8002a7c <HAL_ADCEx_MultiModeConfigChannel+0x138>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a6c:	f043 0220 	orr.w	r2, r3, #32
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8002a74:	2301      	movs	r3, #1
 8002a76:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8002a7a:	e000      	b.n	8002a7e <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002a7c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	2200      	movs	r2, #0
 8002a82:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8002a86:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 8002a8a:	4618      	mov	r0, r3
 8002a8c:	377c      	adds	r7, #124	; 0x7c
 8002a8e:	46bd      	mov	sp, r7
 8002a90:	bd90      	pop	{r4, r7, pc}
 8002a92:	bf00      	nop
 8002a94:	50040000 	.word	0x50040000
 8002a98:	50040100 	.word	0x50040100
 8002a9c:	50040300 	.word	0x50040300
 8002aa0:	50040200 	.word	0x50040200

08002aa4 <__NVIC_SetPriorityGrouping>:
{
 8002aa4:	b480      	push	{r7}
 8002aa6:	b085      	sub	sp, #20
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	f003 0307 	and.w	r3, r3, #7
 8002ab2:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002ab4:	4b0c      	ldr	r3, [pc, #48]	; (8002ae8 <__NVIC_SetPriorityGrouping+0x44>)
 8002ab6:	68db      	ldr	r3, [r3, #12]
 8002ab8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002aba:	68ba      	ldr	r2, [r7, #8]
 8002abc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002ac0:	4013      	ands	r3, r2
 8002ac2:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002ac8:	68bb      	ldr	r3, [r7, #8]
 8002aca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002acc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002ad0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002ad4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002ad6:	4a04      	ldr	r2, [pc, #16]	; (8002ae8 <__NVIC_SetPriorityGrouping+0x44>)
 8002ad8:	68bb      	ldr	r3, [r7, #8]
 8002ada:	60d3      	str	r3, [r2, #12]
}
 8002adc:	bf00      	nop
 8002ade:	3714      	adds	r7, #20
 8002ae0:	46bd      	mov	sp, r7
 8002ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae6:	4770      	bx	lr
 8002ae8:	e000ed00 	.word	0xe000ed00

08002aec <__NVIC_GetPriorityGrouping>:
{
 8002aec:	b480      	push	{r7}
 8002aee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002af0:	4b04      	ldr	r3, [pc, #16]	; (8002b04 <__NVIC_GetPriorityGrouping+0x18>)
 8002af2:	68db      	ldr	r3, [r3, #12]
 8002af4:	0a1b      	lsrs	r3, r3, #8
 8002af6:	f003 0307 	and.w	r3, r3, #7
}
 8002afa:	4618      	mov	r0, r3
 8002afc:	46bd      	mov	sp, r7
 8002afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b02:	4770      	bx	lr
 8002b04:	e000ed00 	.word	0xe000ed00

08002b08 <__NVIC_EnableIRQ>:
{
 8002b08:	b480      	push	{r7}
 8002b0a:	b083      	sub	sp, #12
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	4603      	mov	r3, r0
 8002b10:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	db0b      	blt.n	8002b32 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002b1a:	79fb      	ldrb	r3, [r7, #7]
 8002b1c:	f003 021f 	and.w	r2, r3, #31
 8002b20:	4907      	ldr	r1, [pc, #28]	; (8002b40 <__NVIC_EnableIRQ+0x38>)
 8002b22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b26:	095b      	lsrs	r3, r3, #5
 8002b28:	2001      	movs	r0, #1
 8002b2a:	fa00 f202 	lsl.w	r2, r0, r2
 8002b2e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002b32:	bf00      	nop
 8002b34:	370c      	adds	r7, #12
 8002b36:	46bd      	mov	sp, r7
 8002b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b3c:	4770      	bx	lr
 8002b3e:	bf00      	nop
 8002b40:	e000e100 	.word	0xe000e100

08002b44 <__NVIC_SetPriority>:
{
 8002b44:	b480      	push	{r7}
 8002b46:	b083      	sub	sp, #12
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	4603      	mov	r3, r0
 8002b4c:	6039      	str	r1, [r7, #0]
 8002b4e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	db0a      	blt.n	8002b6e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b58:	683b      	ldr	r3, [r7, #0]
 8002b5a:	b2da      	uxtb	r2, r3
 8002b5c:	490c      	ldr	r1, [pc, #48]	; (8002b90 <__NVIC_SetPriority+0x4c>)
 8002b5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b62:	0112      	lsls	r2, r2, #4
 8002b64:	b2d2      	uxtb	r2, r2
 8002b66:	440b      	add	r3, r1
 8002b68:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002b6c:	e00a      	b.n	8002b84 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b6e:	683b      	ldr	r3, [r7, #0]
 8002b70:	b2da      	uxtb	r2, r3
 8002b72:	4908      	ldr	r1, [pc, #32]	; (8002b94 <__NVIC_SetPriority+0x50>)
 8002b74:	79fb      	ldrb	r3, [r7, #7]
 8002b76:	f003 030f 	and.w	r3, r3, #15
 8002b7a:	3b04      	subs	r3, #4
 8002b7c:	0112      	lsls	r2, r2, #4
 8002b7e:	b2d2      	uxtb	r2, r2
 8002b80:	440b      	add	r3, r1
 8002b82:	761a      	strb	r2, [r3, #24]
}
 8002b84:	bf00      	nop
 8002b86:	370c      	adds	r7, #12
 8002b88:	46bd      	mov	sp, r7
 8002b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b8e:	4770      	bx	lr
 8002b90:	e000e100 	.word	0xe000e100
 8002b94:	e000ed00 	.word	0xe000ed00

08002b98 <NVIC_EncodePriority>:
{
 8002b98:	b480      	push	{r7}
 8002b9a:	b089      	sub	sp, #36	; 0x24
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	60f8      	str	r0, [r7, #12]
 8002ba0:	60b9      	str	r1, [r7, #8]
 8002ba2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	f003 0307 	and.w	r3, r3, #7
 8002baa:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002bac:	69fb      	ldr	r3, [r7, #28]
 8002bae:	f1c3 0307 	rsb	r3, r3, #7
 8002bb2:	2b04      	cmp	r3, #4
 8002bb4:	bf28      	it	cs
 8002bb6:	2304      	movcs	r3, #4
 8002bb8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002bba:	69fb      	ldr	r3, [r7, #28]
 8002bbc:	3304      	adds	r3, #4
 8002bbe:	2b06      	cmp	r3, #6
 8002bc0:	d902      	bls.n	8002bc8 <NVIC_EncodePriority+0x30>
 8002bc2:	69fb      	ldr	r3, [r7, #28]
 8002bc4:	3b03      	subs	r3, #3
 8002bc6:	e000      	b.n	8002bca <NVIC_EncodePriority+0x32>
 8002bc8:	2300      	movs	r3, #0
 8002bca:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002bcc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002bd0:	69bb      	ldr	r3, [r7, #24]
 8002bd2:	fa02 f303 	lsl.w	r3, r2, r3
 8002bd6:	43da      	mvns	r2, r3
 8002bd8:	68bb      	ldr	r3, [r7, #8]
 8002bda:	401a      	ands	r2, r3
 8002bdc:	697b      	ldr	r3, [r7, #20]
 8002bde:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002be0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002be4:	697b      	ldr	r3, [r7, #20]
 8002be6:	fa01 f303 	lsl.w	r3, r1, r3
 8002bea:	43d9      	mvns	r1, r3
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002bf0:	4313      	orrs	r3, r2
}
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	3724      	adds	r7, #36	; 0x24
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bfc:	4770      	bx	lr

08002bfe <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002bfe:	b580      	push	{r7, lr}
 8002c00:	b082      	sub	sp, #8
 8002c02:	af00      	add	r7, sp, #0
 8002c04:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002c06:	6878      	ldr	r0, [r7, #4]
 8002c08:	f7ff ff4c 	bl	8002aa4 <__NVIC_SetPriorityGrouping>
}
 8002c0c:	bf00      	nop
 8002c0e:	3708      	adds	r7, #8
 8002c10:	46bd      	mov	sp, r7
 8002c12:	bd80      	pop	{r7, pc}

08002c14 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002c14:	b580      	push	{r7, lr}
 8002c16:	b086      	sub	sp, #24
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	4603      	mov	r3, r0
 8002c1c:	60b9      	str	r1, [r7, #8]
 8002c1e:	607a      	str	r2, [r7, #4]
 8002c20:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002c22:	2300      	movs	r3, #0
 8002c24:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002c26:	f7ff ff61 	bl	8002aec <__NVIC_GetPriorityGrouping>
 8002c2a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002c2c:	687a      	ldr	r2, [r7, #4]
 8002c2e:	68b9      	ldr	r1, [r7, #8]
 8002c30:	6978      	ldr	r0, [r7, #20]
 8002c32:	f7ff ffb1 	bl	8002b98 <NVIC_EncodePriority>
 8002c36:	4602      	mov	r2, r0
 8002c38:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c3c:	4611      	mov	r1, r2
 8002c3e:	4618      	mov	r0, r3
 8002c40:	f7ff ff80 	bl	8002b44 <__NVIC_SetPriority>
}
 8002c44:	bf00      	nop
 8002c46:	3718      	adds	r7, #24
 8002c48:	46bd      	mov	sp, r7
 8002c4a:	bd80      	pop	{r7, pc}

08002c4c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c4c:	b580      	push	{r7, lr}
 8002c4e:	b082      	sub	sp, #8
 8002c50:	af00      	add	r7, sp, #0
 8002c52:	4603      	mov	r3, r0
 8002c54:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002c56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c5a:	4618      	mov	r0, r3
 8002c5c:	f7ff ff54 	bl	8002b08 <__NVIC_EnableIRQ>
}
 8002c60:	bf00      	nop
 8002c62:	3708      	adds	r7, #8
 8002c64:	46bd      	mov	sp, r7
 8002c66:	bd80      	pop	{r7, pc}

08002c68 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002c68:	b480      	push	{r7}
 8002c6a:	b087      	sub	sp, #28
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	6078      	str	r0, [r7, #4]
 8002c70:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002c72:	2300      	movs	r3, #0
 8002c74:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002c76:	e17f      	b.n	8002f78 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002c78:	683b      	ldr	r3, [r7, #0]
 8002c7a:	681a      	ldr	r2, [r3, #0]
 8002c7c:	2101      	movs	r1, #1
 8002c7e:	697b      	ldr	r3, [r7, #20]
 8002c80:	fa01 f303 	lsl.w	r3, r1, r3
 8002c84:	4013      	ands	r3, r2
 8002c86:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	f000 8171 	beq.w	8002f72 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002c90:	683b      	ldr	r3, [r7, #0]
 8002c92:	685b      	ldr	r3, [r3, #4]
 8002c94:	2b01      	cmp	r3, #1
 8002c96:	d00b      	beq.n	8002cb0 <HAL_GPIO_Init+0x48>
 8002c98:	683b      	ldr	r3, [r7, #0]
 8002c9a:	685b      	ldr	r3, [r3, #4]
 8002c9c:	2b02      	cmp	r3, #2
 8002c9e:	d007      	beq.n	8002cb0 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002ca0:	683b      	ldr	r3, [r7, #0]
 8002ca2:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002ca4:	2b11      	cmp	r3, #17
 8002ca6:	d003      	beq.n	8002cb0 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002ca8:	683b      	ldr	r3, [r7, #0]
 8002caa:	685b      	ldr	r3, [r3, #4]
 8002cac:	2b12      	cmp	r3, #18
 8002cae:	d130      	bne.n	8002d12 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	689b      	ldr	r3, [r3, #8]
 8002cb4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002cb6:	697b      	ldr	r3, [r7, #20]
 8002cb8:	005b      	lsls	r3, r3, #1
 8002cba:	2203      	movs	r2, #3
 8002cbc:	fa02 f303 	lsl.w	r3, r2, r3
 8002cc0:	43db      	mvns	r3, r3
 8002cc2:	693a      	ldr	r2, [r7, #16]
 8002cc4:	4013      	ands	r3, r2
 8002cc6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002cc8:	683b      	ldr	r3, [r7, #0]
 8002cca:	68da      	ldr	r2, [r3, #12]
 8002ccc:	697b      	ldr	r3, [r7, #20]
 8002cce:	005b      	lsls	r3, r3, #1
 8002cd0:	fa02 f303 	lsl.w	r3, r2, r3
 8002cd4:	693a      	ldr	r2, [r7, #16]
 8002cd6:	4313      	orrs	r3, r2
 8002cd8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	693a      	ldr	r2, [r7, #16]
 8002cde:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	685b      	ldr	r3, [r3, #4]
 8002ce4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002ce6:	2201      	movs	r2, #1
 8002ce8:	697b      	ldr	r3, [r7, #20]
 8002cea:	fa02 f303 	lsl.w	r3, r2, r3
 8002cee:	43db      	mvns	r3, r3
 8002cf0:	693a      	ldr	r2, [r7, #16]
 8002cf2:	4013      	ands	r3, r2
 8002cf4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8002cf6:	683b      	ldr	r3, [r7, #0]
 8002cf8:	685b      	ldr	r3, [r3, #4]
 8002cfa:	091b      	lsrs	r3, r3, #4
 8002cfc:	f003 0201 	and.w	r2, r3, #1
 8002d00:	697b      	ldr	r3, [r7, #20]
 8002d02:	fa02 f303 	lsl.w	r3, r2, r3
 8002d06:	693a      	ldr	r2, [r7, #16]
 8002d08:	4313      	orrs	r3, r2
 8002d0a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	693a      	ldr	r2, [r7, #16]
 8002d10:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8002d12:	683b      	ldr	r3, [r7, #0]
 8002d14:	685b      	ldr	r3, [r3, #4]
 8002d16:	f003 0303 	and.w	r3, r3, #3
 8002d1a:	2b03      	cmp	r3, #3
 8002d1c:	d118      	bne.n	8002d50 <HAL_GPIO_Init+0xe8>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d22:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002d24:	2201      	movs	r2, #1
 8002d26:	697b      	ldr	r3, [r7, #20]
 8002d28:	fa02 f303 	lsl.w	r3, r2, r3
 8002d2c:	43db      	mvns	r3, r3
 8002d2e:	693a      	ldr	r2, [r7, #16]
 8002d30:	4013      	ands	r3, r2
 8002d32:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8002d34:	683b      	ldr	r3, [r7, #0]
 8002d36:	685b      	ldr	r3, [r3, #4]
 8002d38:	08db      	lsrs	r3, r3, #3
 8002d3a:	f003 0201 	and.w	r2, r3, #1
 8002d3e:	697b      	ldr	r3, [r7, #20]
 8002d40:	fa02 f303 	lsl.w	r3, r2, r3
 8002d44:	693a      	ldr	r2, [r7, #16]
 8002d46:	4313      	orrs	r3, r2
 8002d48:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	693a      	ldr	r2, [r7, #16]
 8002d4e:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	68db      	ldr	r3, [r3, #12]
 8002d54:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8002d56:	697b      	ldr	r3, [r7, #20]
 8002d58:	005b      	lsls	r3, r3, #1
 8002d5a:	2203      	movs	r2, #3
 8002d5c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d60:	43db      	mvns	r3, r3
 8002d62:	693a      	ldr	r2, [r7, #16]
 8002d64:	4013      	ands	r3, r2
 8002d66:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002d68:	683b      	ldr	r3, [r7, #0]
 8002d6a:	689a      	ldr	r2, [r3, #8]
 8002d6c:	697b      	ldr	r3, [r7, #20]
 8002d6e:	005b      	lsls	r3, r3, #1
 8002d70:	fa02 f303 	lsl.w	r3, r2, r3
 8002d74:	693a      	ldr	r2, [r7, #16]
 8002d76:	4313      	orrs	r3, r2
 8002d78:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	693a      	ldr	r2, [r7, #16]
 8002d7e:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002d80:	683b      	ldr	r3, [r7, #0]
 8002d82:	685b      	ldr	r3, [r3, #4]
 8002d84:	2b02      	cmp	r3, #2
 8002d86:	d003      	beq.n	8002d90 <HAL_GPIO_Init+0x128>
 8002d88:	683b      	ldr	r3, [r7, #0]
 8002d8a:	685b      	ldr	r3, [r3, #4]
 8002d8c:	2b12      	cmp	r3, #18
 8002d8e:	d123      	bne.n	8002dd8 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002d90:	697b      	ldr	r3, [r7, #20]
 8002d92:	08da      	lsrs	r2, r3, #3
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	3208      	adds	r2, #8
 8002d98:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002d9c:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002d9e:	697b      	ldr	r3, [r7, #20]
 8002da0:	f003 0307 	and.w	r3, r3, #7
 8002da4:	009b      	lsls	r3, r3, #2
 8002da6:	220f      	movs	r2, #15
 8002da8:	fa02 f303 	lsl.w	r3, r2, r3
 8002dac:	43db      	mvns	r3, r3
 8002dae:	693a      	ldr	r2, [r7, #16]
 8002db0:	4013      	ands	r3, r2
 8002db2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002db4:	683b      	ldr	r3, [r7, #0]
 8002db6:	691a      	ldr	r2, [r3, #16]
 8002db8:	697b      	ldr	r3, [r7, #20]
 8002dba:	f003 0307 	and.w	r3, r3, #7
 8002dbe:	009b      	lsls	r3, r3, #2
 8002dc0:	fa02 f303 	lsl.w	r3, r2, r3
 8002dc4:	693a      	ldr	r2, [r7, #16]
 8002dc6:	4313      	orrs	r3, r2
 8002dc8:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002dca:	697b      	ldr	r3, [r7, #20]
 8002dcc:	08da      	lsrs	r2, r3, #3
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	3208      	adds	r2, #8
 8002dd2:	6939      	ldr	r1, [r7, #16]
 8002dd4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002dde:	697b      	ldr	r3, [r7, #20]
 8002de0:	005b      	lsls	r3, r3, #1
 8002de2:	2203      	movs	r2, #3
 8002de4:	fa02 f303 	lsl.w	r3, r2, r3
 8002de8:	43db      	mvns	r3, r3
 8002dea:	693a      	ldr	r2, [r7, #16]
 8002dec:	4013      	ands	r3, r2
 8002dee:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002df0:	683b      	ldr	r3, [r7, #0]
 8002df2:	685b      	ldr	r3, [r3, #4]
 8002df4:	f003 0203 	and.w	r2, r3, #3
 8002df8:	697b      	ldr	r3, [r7, #20]
 8002dfa:	005b      	lsls	r3, r3, #1
 8002dfc:	fa02 f303 	lsl.w	r3, r2, r3
 8002e00:	693a      	ldr	r2, [r7, #16]
 8002e02:	4313      	orrs	r3, r2
 8002e04:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	693a      	ldr	r2, [r7, #16]
 8002e0a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002e0c:	683b      	ldr	r3, [r7, #0]
 8002e0e:	685b      	ldr	r3, [r3, #4]
 8002e10:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	f000 80ac 	beq.w	8002f72 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e1a:	4b5f      	ldr	r3, [pc, #380]	; (8002f98 <HAL_GPIO_Init+0x330>)
 8002e1c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002e1e:	4a5e      	ldr	r2, [pc, #376]	; (8002f98 <HAL_GPIO_Init+0x330>)
 8002e20:	f043 0301 	orr.w	r3, r3, #1
 8002e24:	6613      	str	r3, [r2, #96]	; 0x60
 8002e26:	4b5c      	ldr	r3, [pc, #368]	; (8002f98 <HAL_GPIO_Init+0x330>)
 8002e28:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002e2a:	f003 0301 	and.w	r3, r3, #1
 8002e2e:	60bb      	str	r3, [r7, #8]
 8002e30:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002e32:	4a5a      	ldr	r2, [pc, #360]	; (8002f9c <HAL_GPIO_Init+0x334>)
 8002e34:	697b      	ldr	r3, [r7, #20]
 8002e36:	089b      	lsrs	r3, r3, #2
 8002e38:	3302      	adds	r3, #2
 8002e3a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e3e:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002e40:	697b      	ldr	r3, [r7, #20]
 8002e42:	f003 0303 	and.w	r3, r3, #3
 8002e46:	009b      	lsls	r3, r3, #2
 8002e48:	220f      	movs	r2, #15
 8002e4a:	fa02 f303 	lsl.w	r3, r2, r3
 8002e4e:	43db      	mvns	r3, r3
 8002e50:	693a      	ldr	r2, [r7, #16]
 8002e52:	4013      	ands	r3, r2
 8002e54:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002e5c:	d025      	beq.n	8002eaa <HAL_GPIO_Init+0x242>
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	4a4f      	ldr	r2, [pc, #316]	; (8002fa0 <HAL_GPIO_Init+0x338>)
 8002e62:	4293      	cmp	r3, r2
 8002e64:	d01f      	beq.n	8002ea6 <HAL_GPIO_Init+0x23e>
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	4a4e      	ldr	r2, [pc, #312]	; (8002fa4 <HAL_GPIO_Init+0x33c>)
 8002e6a:	4293      	cmp	r3, r2
 8002e6c:	d019      	beq.n	8002ea2 <HAL_GPIO_Init+0x23a>
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	4a4d      	ldr	r2, [pc, #308]	; (8002fa8 <HAL_GPIO_Init+0x340>)
 8002e72:	4293      	cmp	r3, r2
 8002e74:	d013      	beq.n	8002e9e <HAL_GPIO_Init+0x236>
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	4a4c      	ldr	r2, [pc, #304]	; (8002fac <HAL_GPIO_Init+0x344>)
 8002e7a:	4293      	cmp	r3, r2
 8002e7c:	d00d      	beq.n	8002e9a <HAL_GPIO_Init+0x232>
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	4a4b      	ldr	r2, [pc, #300]	; (8002fb0 <HAL_GPIO_Init+0x348>)
 8002e82:	4293      	cmp	r3, r2
 8002e84:	d007      	beq.n	8002e96 <HAL_GPIO_Init+0x22e>
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	4a4a      	ldr	r2, [pc, #296]	; (8002fb4 <HAL_GPIO_Init+0x34c>)
 8002e8a:	4293      	cmp	r3, r2
 8002e8c:	d101      	bne.n	8002e92 <HAL_GPIO_Init+0x22a>
 8002e8e:	2306      	movs	r3, #6
 8002e90:	e00c      	b.n	8002eac <HAL_GPIO_Init+0x244>
 8002e92:	2307      	movs	r3, #7
 8002e94:	e00a      	b.n	8002eac <HAL_GPIO_Init+0x244>
 8002e96:	2305      	movs	r3, #5
 8002e98:	e008      	b.n	8002eac <HAL_GPIO_Init+0x244>
 8002e9a:	2304      	movs	r3, #4
 8002e9c:	e006      	b.n	8002eac <HAL_GPIO_Init+0x244>
 8002e9e:	2303      	movs	r3, #3
 8002ea0:	e004      	b.n	8002eac <HAL_GPIO_Init+0x244>
 8002ea2:	2302      	movs	r3, #2
 8002ea4:	e002      	b.n	8002eac <HAL_GPIO_Init+0x244>
 8002ea6:	2301      	movs	r3, #1
 8002ea8:	e000      	b.n	8002eac <HAL_GPIO_Init+0x244>
 8002eaa:	2300      	movs	r3, #0
 8002eac:	697a      	ldr	r2, [r7, #20]
 8002eae:	f002 0203 	and.w	r2, r2, #3
 8002eb2:	0092      	lsls	r2, r2, #2
 8002eb4:	4093      	lsls	r3, r2
 8002eb6:	693a      	ldr	r2, [r7, #16]
 8002eb8:	4313      	orrs	r3, r2
 8002eba:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002ebc:	4937      	ldr	r1, [pc, #220]	; (8002f9c <HAL_GPIO_Init+0x334>)
 8002ebe:	697b      	ldr	r3, [r7, #20]
 8002ec0:	089b      	lsrs	r3, r3, #2
 8002ec2:	3302      	adds	r3, #2
 8002ec4:	693a      	ldr	r2, [r7, #16]
 8002ec6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002eca:	4b3b      	ldr	r3, [pc, #236]	; (8002fb8 <HAL_GPIO_Init+0x350>)
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	43db      	mvns	r3, r3
 8002ed4:	693a      	ldr	r2, [r7, #16]
 8002ed6:	4013      	ands	r3, r2
 8002ed8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002eda:	683b      	ldr	r3, [r7, #0]
 8002edc:	685b      	ldr	r3, [r3, #4]
 8002ede:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d003      	beq.n	8002eee <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8002ee6:	693a      	ldr	r2, [r7, #16]
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	4313      	orrs	r3, r2
 8002eec:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002eee:	4a32      	ldr	r2, [pc, #200]	; (8002fb8 <HAL_GPIO_Init+0x350>)
 8002ef0:	693b      	ldr	r3, [r7, #16]
 8002ef2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8002ef4:	4b30      	ldr	r3, [pc, #192]	; (8002fb8 <HAL_GPIO_Init+0x350>)
 8002ef6:	685b      	ldr	r3, [r3, #4]
 8002ef8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	43db      	mvns	r3, r3
 8002efe:	693a      	ldr	r2, [r7, #16]
 8002f00:	4013      	ands	r3, r2
 8002f02:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002f04:	683b      	ldr	r3, [r7, #0]
 8002f06:	685b      	ldr	r3, [r3, #4]
 8002f08:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d003      	beq.n	8002f18 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002f10:	693a      	ldr	r2, [r7, #16]
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	4313      	orrs	r3, r2
 8002f16:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002f18:	4a27      	ldr	r2, [pc, #156]	; (8002fb8 <HAL_GPIO_Init+0x350>)
 8002f1a:	693b      	ldr	r3, [r7, #16]
 8002f1c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002f1e:	4b26      	ldr	r3, [pc, #152]	; (8002fb8 <HAL_GPIO_Init+0x350>)
 8002f20:	689b      	ldr	r3, [r3, #8]
 8002f22:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	43db      	mvns	r3, r3
 8002f28:	693a      	ldr	r2, [r7, #16]
 8002f2a:	4013      	ands	r3, r2
 8002f2c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002f2e:	683b      	ldr	r3, [r7, #0]
 8002f30:	685b      	ldr	r3, [r3, #4]
 8002f32:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d003      	beq.n	8002f42 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8002f3a:	693a      	ldr	r2, [r7, #16]
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	4313      	orrs	r3, r2
 8002f40:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002f42:	4a1d      	ldr	r2, [pc, #116]	; (8002fb8 <HAL_GPIO_Init+0x350>)
 8002f44:	693b      	ldr	r3, [r7, #16]
 8002f46:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002f48:	4b1b      	ldr	r3, [pc, #108]	; (8002fb8 <HAL_GPIO_Init+0x350>)
 8002f4a:	68db      	ldr	r3, [r3, #12]
 8002f4c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	43db      	mvns	r3, r3
 8002f52:	693a      	ldr	r2, [r7, #16]
 8002f54:	4013      	ands	r3, r2
 8002f56:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002f58:	683b      	ldr	r3, [r7, #0]
 8002f5a:	685b      	ldr	r3, [r3, #4]
 8002f5c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d003      	beq.n	8002f6c <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002f64:	693a      	ldr	r2, [r7, #16]
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	4313      	orrs	r3, r2
 8002f6a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002f6c:	4a12      	ldr	r2, [pc, #72]	; (8002fb8 <HAL_GPIO_Init+0x350>)
 8002f6e:	693b      	ldr	r3, [r7, #16]
 8002f70:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8002f72:	697b      	ldr	r3, [r7, #20]
 8002f74:	3301      	adds	r3, #1
 8002f76:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002f78:	683b      	ldr	r3, [r7, #0]
 8002f7a:	681a      	ldr	r2, [r3, #0]
 8002f7c:	697b      	ldr	r3, [r7, #20]
 8002f7e:	fa22 f303 	lsr.w	r3, r2, r3
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	f47f ae78 	bne.w	8002c78 <HAL_GPIO_Init+0x10>
  }
}
 8002f88:	bf00      	nop
 8002f8a:	bf00      	nop
 8002f8c:	371c      	adds	r7, #28
 8002f8e:	46bd      	mov	sp, r7
 8002f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f94:	4770      	bx	lr
 8002f96:	bf00      	nop
 8002f98:	40021000 	.word	0x40021000
 8002f9c:	40010000 	.word	0x40010000
 8002fa0:	48000400 	.word	0x48000400
 8002fa4:	48000800 	.word	0x48000800
 8002fa8:	48000c00 	.word	0x48000c00
 8002fac:	48001000 	.word	0x48001000
 8002fb0:	48001400 	.word	0x48001400
 8002fb4:	48001800 	.word	0x48001800
 8002fb8:	40010400 	.word	0x40010400

08002fbc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002fbc:	b480      	push	{r7}
 8002fbe:	b083      	sub	sp, #12
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	6078      	str	r0, [r7, #4]
 8002fc4:	460b      	mov	r3, r1
 8002fc6:	807b      	strh	r3, [r7, #2]
 8002fc8:	4613      	mov	r3, r2
 8002fca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002fcc:	787b      	ldrb	r3, [r7, #1]
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d003      	beq.n	8002fda <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002fd2:	887a      	ldrh	r2, [r7, #2]
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002fd8:	e002      	b.n	8002fe0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002fda:	887a      	ldrh	r2, [r7, #2]
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002fe0:	bf00      	nop
 8002fe2:	370c      	adds	r7, #12
 8002fe4:	46bd      	mov	sp, r7
 8002fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fea:	4770      	bx	lr

08002fec <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002fec:	b480      	push	{r7}
 8002fee:	b085      	sub	sp, #20
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	6078      	str	r0, [r7, #4]
 8002ff4:	460b      	mov	r3, r1
 8002ff6:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	695b      	ldr	r3, [r3, #20]
 8002ffc:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002ffe:	887a      	ldrh	r2, [r7, #2]
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	4013      	ands	r3, r2
 8003004:	041a      	lsls	r2, r3, #16
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	43d9      	mvns	r1, r3
 800300a:	887b      	ldrh	r3, [r7, #2]
 800300c:	400b      	ands	r3, r1
 800300e:	431a      	orrs	r2, r3
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	619a      	str	r2, [r3, #24]
}
 8003014:	bf00      	nop
 8003016:	3714      	adds	r7, #20
 8003018:	46bd      	mov	sp, r7
 800301a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800301e:	4770      	bx	lr

08003020 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003020:	b480      	push	{r7}
 8003022:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003024:	4b04      	ldr	r3, [pc, #16]	; (8003038 <HAL_PWREx_GetVoltageRange+0x18>)
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 800302c:	4618      	mov	r0, r3
 800302e:	46bd      	mov	sp, r7
 8003030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003034:	4770      	bx	lr
 8003036:	bf00      	nop
 8003038:	40007000 	.word	0x40007000

0800303c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800303c:	b480      	push	{r7}
 800303e:	b085      	sub	sp, #20
 8003040:	af00      	add	r7, sp, #0
 8003042:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800304a:	d130      	bne.n	80030ae <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800304c:	4b23      	ldr	r3, [pc, #140]	; (80030dc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003054:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003058:	d038      	beq.n	80030cc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800305a:	4b20      	ldr	r3, [pc, #128]	; (80030dc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003062:	4a1e      	ldr	r2, [pc, #120]	; (80030dc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003064:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003068:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800306a:	4b1d      	ldr	r3, [pc, #116]	; (80030e0 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	2232      	movs	r2, #50	; 0x32
 8003070:	fb02 f303 	mul.w	r3, r2, r3
 8003074:	4a1b      	ldr	r2, [pc, #108]	; (80030e4 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8003076:	fba2 2303 	umull	r2, r3, r2, r3
 800307a:	0c9b      	lsrs	r3, r3, #18
 800307c:	3301      	adds	r3, #1
 800307e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003080:	e002      	b.n	8003088 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	3b01      	subs	r3, #1
 8003086:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003088:	4b14      	ldr	r3, [pc, #80]	; (80030dc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800308a:	695b      	ldr	r3, [r3, #20]
 800308c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003090:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003094:	d102      	bne.n	800309c <HAL_PWREx_ControlVoltageScaling+0x60>
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	2b00      	cmp	r3, #0
 800309a:	d1f2      	bne.n	8003082 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800309c:	4b0f      	ldr	r3, [pc, #60]	; (80030dc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800309e:	695b      	ldr	r3, [r3, #20]
 80030a0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80030a4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80030a8:	d110      	bne.n	80030cc <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80030aa:	2303      	movs	r3, #3
 80030ac:	e00f      	b.n	80030ce <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80030ae:	4b0b      	ldr	r3, [pc, #44]	; (80030dc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80030b6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80030ba:	d007      	beq.n	80030cc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80030bc:	4b07      	ldr	r3, [pc, #28]	; (80030dc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80030c4:	4a05      	ldr	r2, [pc, #20]	; (80030dc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80030c6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80030ca:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80030cc:	2300      	movs	r3, #0
}
 80030ce:	4618      	mov	r0, r3
 80030d0:	3714      	adds	r7, #20
 80030d2:	46bd      	mov	sp, r7
 80030d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d8:	4770      	bx	lr
 80030da:	bf00      	nop
 80030dc:	40007000 	.word	0x40007000
 80030e0:	20000004 	.word	0x20000004
 80030e4:	431bde83 	.word	0x431bde83

080030e8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80030e8:	b580      	push	{r7, lr}
 80030ea:	b088      	sub	sp, #32
 80030ec:	af00      	add	r7, sp, #0
 80030ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d101      	bne.n	80030fa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80030f6:	2301      	movs	r3, #1
 80030f8:	e3d4      	b.n	80038a4 <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80030fa:	4ba1      	ldr	r3, [pc, #644]	; (8003380 <HAL_RCC_OscConfig+0x298>)
 80030fc:	689b      	ldr	r3, [r3, #8]
 80030fe:	f003 030c 	and.w	r3, r3, #12
 8003102:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003104:	4b9e      	ldr	r3, [pc, #632]	; (8003380 <HAL_RCC_OscConfig+0x298>)
 8003106:	68db      	ldr	r3, [r3, #12]
 8003108:	f003 0303 	and.w	r3, r3, #3
 800310c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	f003 0310 	and.w	r3, r3, #16
 8003116:	2b00      	cmp	r3, #0
 8003118:	f000 80e4 	beq.w	80032e4 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800311c:	69bb      	ldr	r3, [r7, #24]
 800311e:	2b00      	cmp	r3, #0
 8003120:	d007      	beq.n	8003132 <HAL_RCC_OscConfig+0x4a>
 8003122:	69bb      	ldr	r3, [r7, #24]
 8003124:	2b0c      	cmp	r3, #12
 8003126:	f040 808b 	bne.w	8003240 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800312a:	697b      	ldr	r3, [r7, #20]
 800312c:	2b01      	cmp	r3, #1
 800312e:	f040 8087 	bne.w	8003240 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003132:	4b93      	ldr	r3, [pc, #588]	; (8003380 <HAL_RCC_OscConfig+0x298>)
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	f003 0302 	and.w	r3, r3, #2
 800313a:	2b00      	cmp	r3, #0
 800313c:	d005      	beq.n	800314a <HAL_RCC_OscConfig+0x62>
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	699b      	ldr	r3, [r3, #24]
 8003142:	2b00      	cmp	r3, #0
 8003144:	d101      	bne.n	800314a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8003146:	2301      	movs	r3, #1
 8003148:	e3ac      	b.n	80038a4 <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	6a1a      	ldr	r2, [r3, #32]
 800314e:	4b8c      	ldr	r3, [pc, #560]	; (8003380 <HAL_RCC_OscConfig+0x298>)
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f003 0308 	and.w	r3, r3, #8
 8003156:	2b00      	cmp	r3, #0
 8003158:	d004      	beq.n	8003164 <HAL_RCC_OscConfig+0x7c>
 800315a:	4b89      	ldr	r3, [pc, #548]	; (8003380 <HAL_RCC_OscConfig+0x298>)
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003162:	e005      	b.n	8003170 <HAL_RCC_OscConfig+0x88>
 8003164:	4b86      	ldr	r3, [pc, #536]	; (8003380 <HAL_RCC_OscConfig+0x298>)
 8003166:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800316a:	091b      	lsrs	r3, r3, #4
 800316c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003170:	4293      	cmp	r3, r2
 8003172:	d223      	bcs.n	80031bc <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	6a1b      	ldr	r3, [r3, #32]
 8003178:	4618      	mov	r0, r3
 800317a:	f000 fd5d 	bl	8003c38 <RCC_SetFlashLatencyFromMSIRange>
 800317e:	4603      	mov	r3, r0
 8003180:	2b00      	cmp	r3, #0
 8003182:	d001      	beq.n	8003188 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8003184:	2301      	movs	r3, #1
 8003186:	e38d      	b.n	80038a4 <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003188:	4b7d      	ldr	r3, [pc, #500]	; (8003380 <HAL_RCC_OscConfig+0x298>)
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	4a7c      	ldr	r2, [pc, #496]	; (8003380 <HAL_RCC_OscConfig+0x298>)
 800318e:	f043 0308 	orr.w	r3, r3, #8
 8003192:	6013      	str	r3, [r2, #0]
 8003194:	4b7a      	ldr	r3, [pc, #488]	; (8003380 <HAL_RCC_OscConfig+0x298>)
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	6a1b      	ldr	r3, [r3, #32]
 80031a0:	4977      	ldr	r1, [pc, #476]	; (8003380 <HAL_RCC_OscConfig+0x298>)
 80031a2:	4313      	orrs	r3, r2
 80031a4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80031a6:	4b76      	ldr	r3, [pc, #472]	; (8003380 <HAL_RCC_OscConfig+0x298>)
 80031a8:	685b      	ldr	r3, [r3, #4]
 80031aa:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	69db      	ldr	r3, [r3, #28]
 80031b2:	021b      	lsls	r3, r3, #8
 80031b4:	4972      	ldr	r1, [pc, #456]	; (8003380 <HAL_RCC_OscConfig+0x298>)
 80031b6:	4313      	orrs	r3, r2
 80031b8:	604b      	str	r3, [r1, #4]
 80031ba:	e025      	b.n	8003208 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80031bc:	4b70      	ldr	r3, [pc, #448]	; (8003380 <HAL_RCC_OscConfig+0x298>)
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	4a6f      	ldr	r2, [pc, #444]	; (8003380 <HAL_RCC_OscConfig+0x298>)
 80031c2:	f043 0308 	orr.w	r3, r3, #8
 80031c6:	6013      	str	r3, [r2, #0]
 80031c8:	4b6d      	ldr	r3, [pc, #436]	; (8003380 <HAL_RCC_OscConfig+0x298>)
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	6a1b      	ldr	r3, [r3, #32]
 80031d4:	496a      	ldr	r1, [pc, #424]	; (8003380 <HAL_RCC_OscConfig+0x298>)
 80031d6:	4313      	orrs	r3, r2
 80031d8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80031da:	4b69      	ldr	r3, [pc, #420]	; (8003380 <HAL_RCC_OscConfig+0x298>)
 80031dc:	685b      	ldr	r3, [r3, #4]
 80031de:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	69db      	ldr	r3, [r3, #28]
 80031e6:	021b      	lsls	r3, r3, #8
 80031e8:	4965      	ldr	r1, [pc, #404]	; (8003380 <HAL_RCC_OscConfig+0x298>)
 80031ea:	4313      	orrs	r3, r2
 80031ec:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80031ee:	69bb      	ldr	r3, [r7, #24]
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d109      	bne.n	8003208 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	6a1b      	ldr	r3, [r3, #32]
 80031f8:	4618      	mov	r0, r3
 80031fa:	f000 fd1d 	bl	8003c38 <RCC_SetFlashLatencyFromMSIRange>
 80031fe:	4603      	mov	r3, r0
 8003200:	2b00      	cmp	r3, #0
 8003202:	d001      	beq.n	8003208 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8003204:	2301      	movs	r3, #1
 8003206:	e34d      	b.n	80038a4 <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003208:	f000 fc36 	bl	8003a78 <HAL_RCC_GetSysClockFreq>
 800320c:	4602      	mov	r2, r0
 800320e:	4b5c      	ldr	r3, [pc, #368]	; (8003380 <HAL_RCC_OscConfig+0x298>)
 8003210:	689b      	ldr	r3, [r3, #8]
 8003212:	091b      	lsrs	r3, r3, #4
 8003214:	f003 030f 	and.w	r3, r3, #15
 8003218:	495a      	ldr	r1, [pc, #360]	; (8003384 <HAL_RCC_OscConfig+0x29c>)
 800321a:	5ccb      	ldrb	r3, [r1, r3]
 800321c:	f003 031f 	and.w	r3, r3, #31
 8003220:	fa22 f303 	lsr.w	r3, r2, r3
 8003224:	4a58      	ldr	r2, [pc, #352]	; (8003388 <HAL_RCC_OscConfig+0x2a0>)
 8003226:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003228:	4b58      	ldr	r3, [pc, #352]	; (800338c <HAL_RCC_OscConfig+0x2a4>)
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	4618      	mov	r0, r3
 800322e:	f7fe f8e1 	bl	80013f4 <HAL_InitTick>
 8003232:	4603      	mov	r3, r0
 8003234:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003236:	7bfb      	ldrb	r3, [r7, #15]
 8003238:	2b00      	cmp	r3, #0
 800323a:	d052      	beq.n	80032e2 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 800323c:	7bfb      	ldrb	r3, [r7, #15]
 800323e:	e331      	b.n	80038a4 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	699b      	ldr	r3, [r3, #24]
 8003244:	2b00      	cmp	r3, #0
 8003246:	d032      	beq.n	80032ae <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003248:	4b4d      	ldr	r3, [pc, #308]	; (8003380 <HAL_RCC_OscConfig+0x298>)
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	4a4c      	ldr	r2, [pc, #304]	; (8003380 <HAL_RCC_OscConfig+0x298>)
 800324e:	f043 0301 	orr.w	r3, r3, #1
 8003252:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003254:	f7fe fa18 	bl	8001688 <HAL_GetTick>
 8003258:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800325a:	e008      	b.n	800326e <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800325c:	f7fe fa14 	bl	8001688 <HAL_GetTick>
 8003260:	4602      	mov	r2, r0
 8003262:	693b      	ldr	r3, [r7, #16]
 8003264:	1ad3      	subs	r3, r2, r3
 8003266:	2b02      	cmp	r3, #2
 8003268:	d901      	bls.n	800326e <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800326a:	2303      	movs	r3, #3
 800326c:	e31a      	b.n	80038a4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800326e:	4b44      	ldr	r3, [pc, #272]	; (8003380 <HAL_RCC_OscConfig+0x298>)
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	f003 0302 	and.w	r3, r3, #2
 8003276:	2b00      	cmp	r3, #0
 8003278:	d0f0      	beq.n	800325c <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800327a:	4b41      	ldr	r3, [pc, #260]	; (8003380 <HAL_RCC_OscConfig+0x298>)
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	4a40      	ldr	r2, [pc, #256]	; (8003380 <HAL_RCC_OscConfig+0x298>)
 8003280:	f043 0308 	orr.w	r3, r3, #8
 8003284:	6013      	str	r3, [r2, #0]
 8003286:	4b3e      	ldr	r3, [pc, #248]	; (8003380 <HAL_RCC_OscConfig+0x298>)
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	6a1b      	ldr	r3, [r3, #32]
 8003292:	493b      	ldr	r1, [pc, #236]	; (8003380 <HAL_RCC_OscConfig+0x298>)
 8003294:	4313      	orrs	r3, r2
 8003296:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003298:	4b39      	ldr	r3, [pc, #228]	; (8003380 <HAL_RCC_OscConfig+0x298>)
 800329a:	685b      	ldr	r3, [r3, #4]
 800329c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	69db      	ldr	r3, [r3, #28]
 80032a4:	021b      	lsls	r3, r3, #8
 80032a6:	4936      	ldr	r1, [pc, #216]	; (8003380 <HAL_RCC_OscConfig+0x298>)
 80032a8:	4313      	orrs	r3, r2
 80032aa:	604b      	str	r3, [r1, #4]
 80032ac:	e01a      	b.n	80032e4 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80032ae:	4b34      	ldr	r3, [pc, #208]	; (8003380 <HAL_RCC_OscConfig+0x298>)
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	4a33      	ldr	r2, [pc, #204]	; (8003380 <HAL_RCC_OscConfig+0x298>)
 80032b4:	f023 0301 	bic.w	r3, r3, #1
 80032b8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80032ba:	f7fe f9e5 	bl	8001688 <HAL_GetTick>
 80032be:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80032c0:	e008      	b.n	80032d4 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80032c2:	f7fe f9e1 	bl	8001688 <HAL_GetTick>
 80032c6:	4602      	mov	r2, r0
 80032c8:	693b      	ldr	r3, [r7, #16]
 80032ca:	1ad3      	subs	r3, r2, r3
 80032cc:	2b02      	cmp	r3, #2
 80032ce:	d901      	bls.n	80032d4 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80032d0:	2303      	movs	r3, #3
 80032d2:	e2e7      	b.n	80038a4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80032d4:	4b2a      	ldr	r3, [pc, #168]	; (8003380 <HAL_RCC_OscConfig+0x298>)
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	f003 0302 	and.w	r3, r3, #2
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d1f0      	bne.n	80032c2 <HAL_RCC_OscConfig+0x1da>
 80032e0:	e000      	b.n	80032e4 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80032e2:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	f003 0301 	and.w	r3, r3, #1
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d074      	beq.n	80033da <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80032f0:	69bb      	ldr	r3, [r7, #24]
 80032f2:	2b08      	cmp	r3, #8
 80032f4:	d005      	beq.n	8003302 <HAL_RCC_OscConfig+0x21a>
 80032f6:	69bb      	ldr	r3, [r7, #24]
 80032f8:	2b0c      	cmp	r3, #12
 80032fa:	d10e      	bne.n	800331a <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80032fc:	697b      	ldr	r3, [r7, #20]
 80032fe:	2b03      	cmp	r3, #3
 8003300:	d10b      	bne.n	800331a <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003302:	4b1f      	ldr	r3, [pc, #124]	; (8003380 <HAL_RCC_OscConfig+0x298>)
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800330a:	2b00      	cmp	r3, #0
 800330c:	d064      	beq.n	80033d8 <HAL_RCC_OscConfig+0x2f0>
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	685b      	ldr	r3, [r3, #4]
 8003312:	2b00      	cmp	r3, #0
 8003314:	d160      	bne.n	80033d8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003316:	2301      	movs	r3, #1
 8003318:	e2c4      	b.n	80038a4 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	685b      	ldr	r3, [r3, #4]
 800331e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003322:	d106      	bne.n	8003332 <HAL_RCC_OscConfig+0x24a>
 8003324:	4b16      	ldr	r3, [pc, #88]	; (8003380 <HAL_RCC_OscConfig+0x298>)
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	4a15      	ldr	r2, [pc, #84]	; (8003380 <HAL_RCC_OscConfig+0x298>)
 800332a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800332e:	6013      	str	r3, [r2, #0]
 8003330:	e01d      	b.n	800336e <HAL_RCC_OscConfig+0x286>
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	685b      	ldr	r3, [r3, #4]
 8003336:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800333a:	d10c      	bne.n	8003356 <HAL_RCC_OscConfig+0x26e>
 800333c:	4b10      	ldr	r3, [pc, #64]	; (8003380 <HAL_RCC_OscConfig+0x298>)
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	4a0f      	ldr	r2, [pc, #60]	; (8003380 <HAL_RCC_OscConfig+0x298>)
 8003342:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003346:	6013      	str	r3, [r2, #0]
 8003348:	4b0d      	ldr	r3, [pc, #52]	; (8003380 <HAL_RCC_OscConfig+0x298>)
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	4a0c      	ldr	r2, [pc, #48]	; (8003380 <HAL_RCC_OscConfig+0x298>)
 800334e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003352:	6013      	str	r3, [r2, #0]
 8003354:	e00b      	b.n	800336e <HAL_RCC_OscConfig+0x286>
 8003356:	4b0a      	ldr	r3, [pc, #40]	; (8003380 <HAL_RCC_OscConfig+0x298>)
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	4a09      	ldr	r2, [pc, #36]	; (8003380 <HAL_RCC_OscConfig+0x298>)
 800335c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003360:	6013      	str	r3, [r2, #0]
 8003362:	4b07      	ldr	r3, [pc, #28]	; (8003380 <HAL_RCC_OscConfig+0x298>)
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	4a06      	ldr	r2, [pc, #24]	; (8003380 <HAL_RCC_OscConfig+0x298>)
 8003368:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800336c:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	685b      	ldr	r3, [r3, #4]
 8003372:	2b00      	cmp	r3, #0
 8003374:	d01c      	beq.n	80033b0 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003376:	f7fe f987 	bl	8001688 <HAL_GetTick>
 800337a:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800337c:	e011      	b.n	80033a2 <HAL_RCC_OscConfig+0x2ba>
 800337e:	bf00      	nop
 8003380:	40021000 	.word	0x40021000
 8003384:	08009694 	.word	0x08009694
 8003388:	20000004 	.word	0x20000004
 800338c:	20000008 	.word	0x20000008
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003390:	f7fe f97a 	bl	8001688 <HAL_GetTick>
 8003394:	4602      	mov	r2, r0
 8003396:	693b      	ldr	r3, [r7, #16]
 8003398:	1ad3      	subs	r3, r2, r3
 800339a:	2b64      	cmp	r3, #100	; 0x64
 800339c:	d901      	bls.n	80033a2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800339e:	2303      	movs	r3, #3
 80033a0:	e280      	b.n	80038a4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80033a2:	4baf      	ldr	r3, [pc, #700]	; (8003660 <HAL_RCC_OscConfig+0x578>)
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d0f0      	beq.n	8003390 <HAL_RCC_OscConfig+0x2a8>
 80033ae:	e014      	b.n	80033da <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033b0:	f7fe f96a 	bl	8001688 <HAL_GetTick>
 80033b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80033b6:	e008      	b.n	80033ca <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80033b8:	f7fe f966 	bl	8001688 <HAL_GetTick>
 80033bc:	4602      	mov	r2, r0
 80033be:	693b      	ldr	r3, [r7, #16]
 80033c0:	1ad3      	subs	r3, r2, r3
 80033c2:	2b64      	cmp	r3, #100	; 0x64
 80033c4:	d901      	bls.n	80033ca <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80033c6:	2303      	movs	r3, #3
 80033c8:	e26c      	b.n	80038a4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80033ca:	4ba5      	ldr	r3, [pc, #660]	; (8003660 <HAL_RCC_OscConfig+0x578>)
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d1f0      	bne.n	80033b8 <HAL_RCC_OscConfig+0x2d0>
 80033d6:	e000      	b.n	80033da <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80033d8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f003 0302 	and.w	r3, r3, #2
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d060      	beq.n	80034a8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80033e6:	69bb      	ldr	r3, [r7, #24]
 80033e8:	2b04      	cmp	r3, #4
 80033ea:	d005      	beq.n	80033f8 <HAL_RCC_OscConfig+0x310>
 80033ec:	69bb      	ldr	r3, [r7, #24]
 80033ee:	2b0c      	cmp	r3, #12
 80033f0:	d119      	bne.n	8003426 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80033f2:	697b      	ldr	r3, [r7, #20]
 80033f4:	2b02      	cmp	r3, #2
 80033f6:	d116      	bne.n	8003426 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80033f8:	4b99      	ldr	r3, [pc, #612]	; (8003660 <HAL_RCC_OscConfig+0x578>)
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003400:	2b00      	cmp	r3, #0
 8003402:	d005      	beq.n	8003410 <HAL_RCC_OscConfig+0x328>
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	68db      	ldr	r3, [r3, #12]
 8003408:	2b00      	cmp	r3, #0
 800340a:	d101      	bne.n	8003410 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800340c:	2301      	movs	r3, #1
 800340e:	e249      	b.n	80038a4 <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003410:	4b93      	ldr	r3, [pc, #588]	; (8003660 <HAL_RCC_OscConfig+0x578>)
 8003412:	685b      	ldr	r3, [r3, #4]
 8003414:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	691b      	ldr	r3, [r3, #16]
 800341c:	061b      	lsls	r3, r3, #24
 800341e:	4990      	ldr	r1, [pc, #576]	; (8003660 <HAL_RCC_OscConfig+0x578>)
 8003420:	4313      	orrs	r3, r2
 8003422:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003424:	e040      	b.n	80034a8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	68db      	ldr	r3, [r3, #12]
 800342a:	2b00      	cmp	r3, #0
 800342c:	d023      	beq.n	8003476 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800342e:	4b8c      	ldr	r3, [pc, #560]	; (8003660 <HAL_RCC_OscConfig+0x578>)
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	4a8b      	ldr	r2, [pc, #556]	; (8003660 <HAL_RCC_OscConfig+0x578>)
 8003434:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003438:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800343a:	f7fe f925 	bl	8001688 <HAL_GetTick>
 800343e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003440:	e008      	b.n	8003454 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003442:	f7fe f921 	bl	8001688 <HAL_GetTick>
 8003446:	4602      	mov	r2, r0
 8003448:	693b      	ldr	r3, [r7, #16]
 800344a:	1ad3      	subs	r3, r2, r3
 800344c:	2b02      	cmp	r3, #2
 800344e:	d901      	bls.n	8003454 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003450:	2303      	movs	r3, #3
 8003452:	e227      	b.n	80038a4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003454:	4b82      	ldr	r3, [pc, #520]	; (8003660 <HAL_RCC_OscConfig+0x578>)
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800345c:	2b00      	cmp	r3, #0
 800345e:	d0f0      	beq.n	8003442 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003460:	4b7f      	ldr	r3, [pc, #508]	; (8003660 <HAL_RCC_OscConfig+0x578>)
 8003462:	685b      	ldr	r3, [r3, #4]
 8003464:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	691b      	ldr	r3, [r3, #16]
 800346c:	061b      	lsls	r3, r3, #24
 800346e:	497c      	ldr	r1, [pc, #496]	; (8003660 <HAL_RCC_OscConfig+0x578>)
 8003470:	4313      	orrs	r3, r2
 8003472:	604b      	str	r3, [r1, #4]
 8003474:	e018      	b.n	80034a8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003476:	4b7a      	ldr	r3, [pc, #488]	; (8003660 <HAL_RCC_OscConfig+0x578>)
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	4a79      	ldr	r2, [pc, #484]	; (8003660 <HAL_RCC_OscConfig+0x578>)
 800347c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003480:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003482:	f7fe f901 	bl	8001688 <HAL_GetTick>
 8003486:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003488:	e008      	b.n	800349c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800348a:	f7fe f8fd 	bl	8001688 <HAL_GetTick>
 800348e:	4602      	mov	r2, r0
 8003490:	693b      	ldr	r3, [r7, #16]
 8003492:	1ad3      	subs	r3, r2, r3
 8003494:	2b02      	cmp	r3, #2
 8003496:	d901      	bls.n	800349c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003498:	2303      	movs	r3, #3
 800349a:	e203      	b.n	80038a4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800349c:	4b70      	ldr	r3, [pc, #448]	; (8003660 <HAL_RCC_OscConfig+0x578>)
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d1f0      	bne.n	800348a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	f003 0308 	and.w	r3, r3, #8
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d03c      	beq.n	800352e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	695b      	ldr	r3, [r3, #20]
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d01c      	beq.n	80034f6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80034bc:	4b68      	ldr	r3, [pc, #416]	; (8003660 <HAL_RCC_OscConfig+0x578>)
 80034be:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80034c2:	4a67      	ldr	r2, [pc, #412]	; (8003660 <HAL_RCC_OscConfig+0x578>)
 80034c4:	f043 0301 	orr.w	r3, r3, #1
 80034c8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034cc:	f7fe f8dc 	bl	8001688 <HAL_GetTick>
 80034d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80034d2:	e008      	b.n	80034e6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80034d4:	f7fe f8d8 	bl	8001688 <HAL_GetTick>
 80034d8:	4602      	mov	r2, r0
 80034da:	693b      	ldr	r3, [r7, #16]
 80034dc:	1ad3      	subs	r3, r2, r3
 80034de:	2b02      	cmp	r3, #2
 80034e0:	d901      	bls.n	80034e6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80034e2:	2303      	movs	r3, #3
 80034e4:	e1de      	b.n	80038a4 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80034e6:	4b5e      	ldr	r3, [pc, #376]	; (8003660 <HAL_RCC_OscConfig+0x578>)
 80034e8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80034ec:	f003 0302 	and.w	r3, r3, #2
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d0ef      	beq.n	80034d4 <HAL_RCC_OscConfig+0x3ec>
 80034f4:	e01b      	b.n	800352e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80034f6:	4b5a      	ldr	r3, [pc, #360]	; (8003660 <HAL_RCC_OscConfig+0x578>)
 80034f8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80034fc:	4a58      	ldr	r2, [pc, #352]	; (8003660 <HAL_RCC_OscConfig+0x578>)
 80034fe:	f023 0301 	bic.w	r3, r3, #1
 8003502:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003506:	f7fe f8bf 	bl	8001688 <HAL_GetTick>
 800350a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800350c:	e008      	b.n	8003520 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800350e:	f7fe f8bb 	bl	8001688 <HAL_GetTick>
 8003512:	4602      	mov	r2, r0
 8003514:	693b      	ldr	r3, [r7, #16]
 8003516:	1ad3      	subs	r3, r2, r3
 8003518:	2b02      	cmp	r3, #2
 800351a:	d901      	bls.n	8003520 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800351c:	2303      	movs	r3, #3
 800351e:	e1c1      	b.n	80038a4 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003520:	4b4f      	ldr	r3, [pc, #316]	; (8003660 <HAL_RCC_OscConfig+0x578>)
 8003522:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003526:	f003 0302 	and.w	r3, r3, #2
 800352a:	2b00      	cmp	r3, #0
 800352c:	d1ef      	bne.n	800350e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f003 0304 	and.w	r3, r3, #4
 8003536:	2b00      	cmp	r3, #0
 8003538:	f000 80a6 	beq.w	8003688 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800353c:	2300      	movs	r3, #0
 800353e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003540:	4b47      	ldr	r3, [pc, #284]	; (8003660 <HAL_RCC_OscConfig+0x578>)
 8003542:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003544:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003548:	2b00      	cmp	r3, #0
 800354a:	d10d      	bne.n	8003568 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800354c:	4b44      	ldr	r3, [pc, #272]	; (8003660 <HAL_RCC_OscConfig+0x578>)
 800354e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003550:	4a43      	ldr	r2, [pc, #268]	; (8003660 <HAL_RCC_OscConfig+0x578>)
 8003552:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003556:	6593      	str	r3, [r2, #88]	; 0x58
 8003558:	4b41      	ldr	r3, [pc, #260]	; (8003660 <HAL_RCC_OscConfig+0x578>)
 800355a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800355c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003560:	60bb      	str	r3, [r7, #8]
 8003562:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003564:	2301      	movs	r3, #1
 8003566:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003568:	4b3e      	ldr	r3, [pc, #248]	; (8003664 <HAL_RCC_OscConfig+0x57c>)
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003570:	2b00      	cmp	r3, #0
 8003572:	d118      	bne.n	80035a6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003574:	4b3b      	ldr	r3, [pc, #236]	; (8003664 <HAL_RCC_OscConfig+0x57c>)
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	4a3a      	ldr	r2, [pc, #232]	; (8003664 <HAL_RCC_OscConfig+0x57c>)
 800357a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800357e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003580:	f7fe f882 	bl	8001688 <HAL_GetTick>
 8003584:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003586:	e008      	b.n	800359a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003588:	f7fe f87e 	bl	8001688 <HAL_GetTick>
 800358c:	4602      	mov	r2, r0
 800358e:	693b      	ldr	r3, [r7, #16]
 8003590:	1ad3      	subs	r3, r2, r3
 8003592:	2b02      	cmp	r3, #2
 8003594:	d901      	bls.n	800359a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003596:	2303      	movs	r3, #3
 8003598:	e184      	b.n	80038a4 <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800359a:	4b32      	ldr	r3, [pc, #200]	; (8003664 <HAL_RCC_OscConfig+0x57c>)
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d0f0      	beq.n	8003588 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	689b      	ldr	r3, [r3, #8]
 80035aa:	2b01      	cmp	r3, #1
 80035ac:	d108      	bne.n	80035c0 <HAL_RCC_OscConfig+0x4d8>
 80035ae:	4b2c      	ldr	r3, [pc, #176]	; (8003660 <HAL_RCC_OscConfig+0x578>)
 80035b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80035b4:	4a2a      	ldr	r2, [pc, #168]	; (8003660 <HAL_RCC_OscConfig+0x578>)
 80035b6:	f043 0301 	orr.w	r3, r3, #1
 80035ba:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80035be:	e024      	b.n	800360a <HAL_RCC_OscConfig+0x522>
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	689b      	ldr	r3, [r3, #8]
 80035c4:	2b05      	cmp	r3, #5
 80035c6:	d110      	bne.n	80035ea <HAL_RCC_OscConfig+0x502>
 80035c8:	4b25      	ldr	r3, [pc, #148]	; (8003660 <HAL_RCC_OscConfig+0x578>)
 80035ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80035ce:	4a24      	ldr	r2, [pc, #144]	; (8003660 <HAL_RCC_OscConfig+0x578>)
 80035d0:	f043 0304 	orr.w	r3, r3, #4
 80035d4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80035d8:	4b21      	ldr	r3, [pc, #132]	; (8003660 <HAL_RCC_OscConfig+0x578>)
 80035da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80035de:	4a20      	ldr	r2, [pc, #128]	; (8003660 <HAL_RCC_OscConfig+0x578>)
 80035e0:	f043 0301 	orr.w	r3, r3, #1
 80035e4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80035e8:	e00f      	b.n	800360a <HAL_RCC_OscConfig+0x522>
 80035ea:	4b1d      	ldr	r3, [pc, #116]	; (8003660 <HAL_RCC_OscConfig+0x578>)
 80035ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80035f0:	4a1b      	ldr	r2, [pc, #108]	; (8003660 <HAL_RCC_OscConfig+0x578>)
 80035f2:	f023 0301 	bic.w	r3, r3, #1
 80035f6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80035fa:	4b19      	ldr	r3, [pc, #100]	; (8003660 <HAL_RCC_OscConfig+0x578>)
 80035fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003600:	4a17      	ldr	r2, [pc, #92]	; (8003660 <HAL_RCC_OscConfig+0x578>)
 8003602:	f023 0304 	bic.w	r3, r3, #4
 8003606:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	689b      	ldr	r3, [r3, #8]
 800360e:	2b00      	cmp	r3, #0
 8003610:	d016      	beq.n	8003640 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003612:	f7fe f839 	bl	8001688 <HAL_GetTick>
 8003616:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003618:	e00a      	b.n	8003630 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800361a:	f7fe f835 	bl	8001688 <HAL_GetTick>
 800361e:	4602      	mov	r2, r0
 8003620:	693b      	ldr	r3, [r7, #16]
 8003622:	1ad3      	subs	r3, r2, r3
 8003624:	f241 3288 	movw	r2, #5000	; 0x1388
 8003628:	4293      	cmp	r3, r2
 800362a:	d901      	bls.n	8003630 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 800362c:	2303      	movs	r3, #3
 800362e:	e139      	b.n	80038a4 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003630:	4b0b      	ldr	r3, [pc, #44]	; (8003660 <HAL_RCC_OscConfig+0x578>)
 8003632:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003636:	f003 0302 	and.w	r3, r3, #2
 800363a:	2b00      	cmp	r3, #0
 800363c:	d0ed      	beq.n	800361a <HAL_RCC_OscConfig+0x532>
 800363e:	e01a      	b.n	8003676 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003640:	f7fe f822 	bl	8001688 <HAL_GetTick>
 8003644:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003646:	e00f      	b.n	8003668 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003648:	f7fe f81e 	bl	8001688 <HAL_GetTick>
 800364c:	4602      	mov	r2, r0
 800364e:	693b      	ldr	r3, [r7, #16]
 8003650:	1ad3      	subs	r3, r2, r3
 8003652:	f241 3288 	movw	r2, #5000	; 0x1388
 8003656:	4293      	cmp	r3, r2
 8003658:	d906      	bls.n	8003668 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800365a:	2303      	movs	r3, #3
 800365c:	e122      	b.n	80038a4 <HAL_RCC_OscConfig+0x7bc>
 800365e:	bf00      	nop
 8003660:	40021000 	.word	0x40021000
 8003664:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003668:	4b90      	ldr	r3, [pc, #576]	; (80038ac <HAL_RCC_OscConfig+0x7c4>)
 800366a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800366e:	f003 0302 	and.w	r3, r3, #2
 8003672:	2b00      	cmp	r3, #0
 8003674:	d1e8      	bne.n	8003648 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003676:	7ffb      	ldrb	r3, [r7, #31]
 8003678:	2b01      	cmp	r3, #1
 800367a:	d105      	bne.n	8003688 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800367c:	4b8b      	ldr	r3, [pc, #556]	; (80038ac <HAL_RCC_OscConfig+0x7c4>)
 800367e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003680:	4a8a      	ldr	r2, [pc, #552]	; (80038ac <HAL_RCC_OscConfig+0x7c4>)
 8003682:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003686:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800368c:	2b00      	cmp	r3, #0
 800368e:	f000 8108 	beq.w	80038a2 <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003696:	2b02      	cmp	r3, #2
 8003698:	f040 80d0 	bne.w	800383c <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800369c:	4b83      	ldr	r3, [pc, #524]	; (80038ac <HAL_RCC_OscConfig+0x7c4>)
 800369e:	68db      	ldr	r3, [r3, #12]
 80036a0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80036a2:	697b      	ldr	r3, [r7, #20]
 80036a4:	f003 0203 	and.w	r2, r3, #3
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036ac:	429a      	cmp	r2, r3
 80036ae:	d130      	bne.n	8003712 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80036b0:	697b      	ldr	r3, [r7, #20]
 80036b2:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036ba:	3b01      	subs	r3, #1
 80036bc:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80036be:	429a      	cmp	r2, r3
 80036c0:	d127      	bne.n	8003712 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80036c2:	697b      	ldr	r3, [r7, #20]
 80036c4:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80036cc:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80036ce:	429a      	cmp	r2, r3
 80036d0:	d11f      	bne.n	8003712 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80036d2:	697b      	ldr	r3, [r7, #20]
 80036d4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80036d8:	687a      	ldr	r2, [r7, #4]
 80036da:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80036dc:	2a07      	cmp	r2, #7
 80036de:	bf14      	ite	ne
 80036e0:	2201      	movne	r2, #1
 80036e2:	2200      	moveq	r2, #0
 80036e4:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80036e6:	4293      	cmp	r3, r2
 80036e8:	d113      	bne.n	8003712 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80036ea:	697b      	ldr	r3, [r7, #20]
 80036ec:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80036f4:	085b      	lsrs	r3, r3, #1
 80036f6:	3b01      	subs	r3, #1
 80036f8:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80036fa:	429a      	cmp	r2, r3
 80036fc:	d109      	bne.n	8003712 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80036fe:	697b      	ldr	r3, [r7, #20]
 8003700:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003708:	085b      	lsrs	r3, r3, #1
 800370a:	3b01      	subs	r3, #1
 800370c:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800370e:	429a      	cmp	r2, r3
 8003710:	d06e      	beq.n	80037f0 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003712:	69bb      	ldr	r3, [r7, #24]
 8003714:	2b0c      	cmp	r3, #12
 8003716:	d069      	beq.n	80037ec <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003718:	4b64      	ldr	r3, [pc, #400]	; (80038ac <HAL_RCC_OscConfig+0x7c4>)
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003720:	2b00      	cmp	r3, #0
 8003722:	d105      	bne.n	8003730 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003724:	4b61      	ldr	r3, [pc, #388]	; (80038ac <HAL_RCC_OscConfig+0x7c4>)
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800372c:	2b00      	cmp	r3, #0
 800372e:	d001      	beq.n	8003734 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8003730:	2301      	movs	r3, #1
 8003732:	e0b7      	b.n	80038a4 <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003734:	4b5d      	ldr	r3, [pc, #372]	; (80038ac <HAL_RCC_OscConfig+0x7c4>)
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	4a5c      	ldr	r2, [pc, #368]	; (80038ac <HAL_RCC_OscConfig+0x7c4>)
 800373a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800373e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003740:	f7fd ffa2 	bl	8001688 <HAL_GetTick>
 8003744:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003746:	e008      	b.n	800375a <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003748:	f7fd ff9e 	bl	8001688 <HAL_GetTick>
 800374c:	4602      	mov	r2, r0
 800374e:	693b      	ldr	r3, [r7, #16]
 8003750:	1ad3      	subs	r3, r2, r3
 8003752:	2b02      	cmp	r3, #2
 8003754:	d901      	bls.n	800375a <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8003756:	2303      	movs	r3, #3
 8003758:	e0a4      	b.n	80038a4 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800375a:	4b54      	ldr	r3, [pc, #336]	; (80038ac <HAL_RCC_OscConfig+0x7c4>)
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003762:	2b00      	cmp	r3, #0
 8003764:	d1f0      	bne.n	8003748 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003766:	4b51      	ldr	r3, [pc, #324]	; (80038ac <HAL_RCC_OscConfig+0x7c4>)
 8003768:	68da      	ldr	r2, [r3, #12]
 800376a:	4b51      	ldr	r3, [pc, #324]	; (80038b0 <HAL_RCC_OscConfig+0x7c8>)
 800376c:	4013      	ands	r3, r2
 800376e:	687a      	ldr	r2, [r7, #4]
 8003770:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8003772:	687a      	ldr	r2, [r7, #4]
 8003774:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003776:	3a01      	subs	r2, #1
 8003778:	0112      	lsls	r2, r2, #4
 800377a:	4311      	orrs	r1, r2
 800377c:	687a      	ldr	r2, [r7, #4]
 800377e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003780:	0212      	lsls	r2, r2, #8
 8003782:	4311      	orrs	r1, r2
 8003784:	687a      	ldr	r2, [r7, #4]
 8003786:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003788:	0852      	lsrs	r2, r2, #1
 800378a:	3a01      	subs	r2, #1
 800378c:	0552      	lsls	r2, r2, #21
 800378e:	4311      	orrs	r1, r2
 8003790:	687a      	ldr	r2, [r7, #4]
 8003792:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003794:	0852      	lsrs	r2, r2, #1
 8003796:	3a01      	subs	r2, #1
 8003798:	0652      	lsls	r2, r2, #25
 800379a:	4311      	orrs	r1, r2
 800379c:	687a      	ldr	r2, [r7, #4]
 800379e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80037a0:	0912      	lsrs	r2, r2, #4
 80037a2:	0452      	lsls	r2, r2, #17
 80037a4:	430a      	orrs	r2, r1
 80037a6:	4941      	ldr	r1, [pc, #260]	; (80038ac <HAL_RCC_OscConfig+0x7c4>)
 80037a8:	4313      	orrs	r3, r2
 80037aa:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80037ac:	4b3f      	ldr	r3, [pc, #252]	; (80038ac <HAL_RCC_OscConfig+0x7c4>)
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	4a3e      	ldr	r2, [pc, #248]	; (80038ac <HAL_RCC_OscConfig+0x7c4>)
 80037b2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80037b6:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80037b8:	4b3c      	ldr	r3, [pc, #240]	; (80038ac <HAL_RCC_OscConfig+0x7c4>)
 80037ba:	68db      	ldr	r3, [r3, #12]
 80037bc:	4a3b      	ldr	r2, [pc, #236]	; (80038ac <HAL_RCC_OscConfig+0x7c4>)
 80037be:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80037c2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80037c4:	f7fd ff60 	bl	8001688 <HAL_GetTick>
 80037c8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80037ca:	e008      	b.n	80037de <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80037cc:	f7fd ff5c 	bl	8001688 <HAL_GetTick>
 80037d0:	4602      	mov	r2, r0
 80037d2:	693b      	ldr	r3, [r7, #16]
 80037d4:	1ad3      	subs	r3, r2, r3
 80037d6:	2b02      	cmp	r3, #2
 80037d8:	d901      	bls.n	80037de <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80037da:	2303      	movs	r3, #3
 80037dc:	e062      	b.n	80038a4 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80037de:	4b33      	ldr	r3, [pc, #204]	; (80038ac <HAL_RCC_OscConfig+0x7c4>)
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d0f0      	beq.n	80037cc <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80037ea:	e05a      	b.n	80038a2 <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80037ec:	2301      	movs	r3, #1
 80037ee:	e059      	b.n	80038a4 <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80037f0:	4b2e      	ldr	r3, [pc, #184]	; (80038ac <HAL_RCC_OscConfig+0x7c4>)
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d152      	bne.n	80038a2 <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80037fc:	4b2b      	ldr	r3, [pc, #172]	; (80038ac <HAL_RCC_OscConfig+0x7c4>)
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	4a2a      	ldr	r2, [pc, #168]	; (80038ac <HAL_RCC_OscConfig+0x7c4>)
 8003802:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003806:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003808:	4b28      	ldr	r3, [pc, #160]	; (80038ac <HAL_RCC_OscConfig+0x7c4>)
 800380a:	68db      	ldr	r3, [r3, #12]
 800380c:	4a27      	ldr	r2, [pc, #156]	; (80038ac <HAL_RCC_OscConfig+0x7c4>)
 800380e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003812:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003814:	f7fd ff38 	bl	8001688 <HAL_GetTick>
 8003818:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800381a:	e008      	b.n	800382e <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800381c:	f7fd ff34 	bl	8001688 <HAL_GetTick>
 8003820:	4602      	mov	r2, r0
 8003822:	693b      	ldr	r3, [r7, #16]
 8003824:	1ad3      	subs	r3, r2, r3
 8003826:	2b02      	cmp	r3, #2
 8003828:	d901      	bls.n	800382e <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800382a:	2303      	movs	r3, #3
 800382c:	e03a      	b.n	80038a4 <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800382e:	4b1f      	ldr	r3, [pc, #124]	; (80038ac <HAL_RCC_OscConfig+0x7c4>)
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003836:	2b00      	cmp	r3, #0
 8003838:	d0f0      	beq.n	800381c <HAL_RCC_OscConfig+0x734>
 800383a:	e032      	b.n	80038a2 <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800383c:	69bb      	ldr	r3, [r7, #24]
 800383e:	2b0c      	cmp	r3, #12
 8003840:	d02d      	beq.n	800389e <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003842:	4b1a      	ldr	r3, [pc, #104]	; (80038ac <HAL_RCC_OscConfig+0x7c4>)
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	4a19      	ldr	r2, [pc, #100]	; (80038ac <HAL_RCC_OscConfig+0x7c4>)
 8003848:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800384c:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 800384e:	4b17      	ldr	r3, [pc, #92]	; (80038ac <HAL_RCC_OscConfig+0x7c4>)
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8003856:	2b00      	cmp	r3, #0
 8003858:	d105      	bne.n	8003866 <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800385a:	4b14      	ldr	r3, [pc, #80]	; (80038ac <HAL_RCC_OscConfig+0x7c4>)
 800385c:	68db      	ldr	r3, [r3, #12]
 800385e:	4a13      	ldr	r2, [pc, #76]	; (80038ac <HAL_RCC_OscConfig+0x7c4>)
 8003860:	f023 0303 	bic.w	r3, r3, #3
 8003864:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003866:	4b11      	ldr	r3, [pc, #68]	; (80038ac <HAL_RCC_OscConfig+0x7c4>)
 8003868:	68db      	ldr	r3, [r3, #12]
 800386a:	4a10      	ldr	r2, [pc, #64]	; (80038ac <HAL_RCC_OscConfig+0x7c4>)
 800386c:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8003870:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003874:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003876:	f7fd ff07 	bl	8001688 <HAL_GetTick>
 800387a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800387c:	e008      	b.n	8003890 <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800387e:	f7fd ff03 	bl	8001688 <HAL_GetTick>
 8003882:	4602      	mov	r2, r0
 8003884:	693b      	ldr	r3, [r7, #16]
 8003886:	1ad3      	subs	r3, r2, r3
 8003888:	2b02      	cmp	r3, #2
 800388a:	d901      	bls.n	8003890 <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 800388c:	2303      	movs	r3, #3
 800388e:	e009      	b.n	80038a4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003890:	4b06      	ldr	r3, [pc, #24]	; (80038ac <HAL_RCC_OscConfig+0x7c4>)
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003898:	2b00      	cmp	r3, #0
 800389a:	d1f0      	bne.n	800387e <HAL_RCC_OscConfig+0x796>
 800389c:	e001      	b.n	80038a2 <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800389e:	2301      	movs	r3, #1
 80038a0:	e000      	b.n	80038a4 <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 80038a2:	2300      	movs	r3, #0
}
 80038a4:	4618      	mov	r0, r3
 80038a6:	3720      	adds	r7, #32
 80038a8:	46bd      	mov	sp, r7
 80038aa:	bd80      	pop	{r7, pc}
 80038ac:	40021000 	.word	0x40021000
 80038b0:	f99d808c 	.word	0xf99d808c

080038b4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80038b4:	b580      	push	{r7, lr}
 80038b6:	b084      	sub	sp, #16
 80038b8:	af00      	add	r7, sp, #0
 80038ba:	6078      	str	r0, [r7, #4]
 80038bc:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d101      	bne.n	80038c8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80038c4:	2301      	movs	r3, #1
 80038c6:	e0c8      	b.n	8003a5a <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80038c8:	4b66      	ldr	r3, [pc, #408]	; (8003a64 <HAL_RCC_ClockConfig+0x1b0>)
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	f003 0307 	and.w	r3, r3, #7
 80038d0:	683a      	ldr	r2, [r7, #0]
 80038d2:	429a      	cmp	r2, r3
 80038d4:	d910      	bls.n	80038f8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80038d6:	4b63      	ldr	r3, [pc, #396]	; (8003a64 <HAL_RCC_ClockConfig+0x1b0>)
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	f023 0207 	bic.w	r2, r3, #7
 80038de:	4961      	ldr	r1, [pc, #388]	; (8003a64 <HAL_RCC_ClockConfig+0x1b0>)
 80038e0:	683b      	ldr	r3, [r7, #0]
 80038e2:	4313      	orrs	r3, r2
 80038e4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80038e6:	4b5f      	ldr	r3, [pc, #380]	; (8003a64 <HAL_RCC_ClockConfig+0x1b0>)
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f003 0307 	and.w	r3, r3, #7
 80038ee:	683a      	ldr	r2, [r7, #0]
 80038f0:	429a      	cmp	r2, r3
 80038f2:	d001      	beq.n	80038f8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80038f4:	2301      	movs	r3, #1
 80038f6:	e0b0      	b.n	8003a5a <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	f003 0301 	and.w	r3, r3, #1
 8003900:	2b00      	cmp	r3, #0
 8003902:	d04c      	beq.n	800399e <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	685b      	ldr	r3, [r3, #4]
 8003908:	2b03      	cmp	r3, #3
 800390a:	d107      	bne.n	800391c <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800390c:	4b56      	ldr	r3, [pc, #344]	; (8003a68 <HAL_RCC_ClockConfig+0x1b4>)
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003914:	2b00      	cmp	r3, #0
 8003916:	d121      	bne.n	800395c <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8003918:	2301      	movs	r3, #1
 800391a:	e09e      	b.n	8003a5a <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	685b      	ldr	r3, [r3, #4]
 8003920:	2b02      	cmp	r3, #2
 8003922:	d107      	bne.n	8003934 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003924:	4b50      	ldr	r3, [pc, #320]	; (8003a68 <HAL_RCC_ClockConfig+0x1b4>)
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800392c:	2b00      	cmp	r3, #0
 800392e:	d115      	bne.n	800395c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8003930:	2301      	movs	r3, #1
 8003932:	e092      	b.n	8003a5a <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	685b      	ldr	r3, [r3, #4]
 8003938:	2b00      	cmp	r3, #0
 800393a:	d107      	bne.n	800394c <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800393c:	4b4a      	ldr	r3, [pc, #296]	; (8003a68 <HAL_RCC_ClockConfig+0x1b4>)
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	f003 0302 	and.w	r3, r3, #2
 8003944:	2b00      	cmp	r3, #0
 8003946:	d109      	bne.n	800395c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8003948:	2301      	movs	r3, #1
 800394a:	e086      	b.n	8003a5a <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800394c:	4b46      	ldr	r3, [pc, #280]	; (8003a68 <HAL_RCC_ClockConfig+0x1b4>)
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003954:	2b00      	cmp	r3, #0
 8003956:	d101      	bne.n	800395c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8003958:	2301      	movs	r3, #1
 800395a:	e07e      	b.n	8003a5a <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800395c:	4b42      	ldr	r3, [pc, #264]	; (8003a68 <HAL_RCC_ClockConfig+0x1b4>)
 800395e:	689b      	ldr	r3, [r3, #8]
 8003960:	f023 0203 	bic.w	r2, r3, #3
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	685b      	ldr	r3, [r3, #4]
 8003968:	493f      	ldr	r1, [pc, #252]	; (8003a68 <HAL_RCC_ClockConfig+0x1b4>)
 800396a:	4313      	orrs	r3, r2
 800396c:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800396e:	f7fd fe8b 	bl	8001688 <HAL_GetTick>
 8003972:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003974:	e00a      	b.n	800398c <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003976:	f7fd fe87 	bl	8001688 <HAL_GetTick>
 800397a:	4602      	mov	r2, r0
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	1ad3      	subs	r3, r2, r3
 8003980:	f241 3288 	movw	r2, #5000	; 0x1388
 8003984:	4293      	cmp	r3, r2
 8003986:	d901      	bls.n	800398c <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8003988:	2303      	movs	r3, #3
 800398a:	e066      	b.n	8003a5a <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800398c:	4b36      	ldr	r3, [pc, #216]	; (8003a68 <HAL_RCC_ClockConfig+0x1b4>)
 800398e:	689b      	ldr	r3, [r3, #8]
 8003990:	f003 020c 	and.w	r2, r3, #12
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	685b      	ldr	r3, [r3, #4]
 8003998:	009b      	lsls	r3, r3, #2
 800399a:	429a      	cmp	r2, r3
 800399c:	d1eb      	bne.n	8003976 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	f003 0302 	and.w	r3, r3, #2
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d008      	beq.n	80039bc <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80039aa:	4b2f      	ldr	r3, [pc, #188]	; (8003a68 <HAL_RCC_ClockConfig+0x1b4>)
 80039ac:	689b      	ldr	r3, [r3, #8]
 80039ae:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	689b      	ldr	r3, [r3, #8]
 80039b6:	492c      	ldr	r1, [pc, #176]	; (8003a68 <HAL_RCC_ClockConfig+0x1b4>)
 80039b8:	4313      	orrs	r3, r2
 80039ba:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80039bc:	4b29      	ldr	r3, [pc, #164]	; (8003a64 <HAL_RCC_ClockConfig+0x1b0>)
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	f003 0307 	and.w	r3, r3, #7
 80039c4:	683a      	ldr	r2, [r7, #0]
 80039c6:	429a      	cmp	r2, r3
 80039c8:	d210      	bcs.n	80039ec <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80039ca:	4b26      	ldr	r3, [pc, #152]	; (8003a64 <HAL_RCC_ClockConfig+0x1b0>)
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	f023 0207 	bic.w	r2, r3, #7
 80039d2:	4924      	ldr	r1, [pc, #144]	; (8003a64 <HAL_RCC_ClockConfig+0x1b0>)
 80039d4:	683b      	ldr	r3, [r7, #0]
 80039d6:	4313      	orrs	r3, r2
 80039d8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80039da:	4b22      	ldr	r3, [pc, #136]	; (8003a64 <HAL_RCC_ClockConfig+0x1b0>)
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	f003 0307 	and.w	r3, r3, #7
 80039e2:	683a      	ldr	r2, [r7, #0]
 80039e4:	429a      	cmp	r2, r3
 80039e6:	d001      	beq.n	80039ec <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 80039e8:	2301      	movs	r3, #1
 80039ea:	e036      	b.n	8003a5a <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	f003 0304 	and.w	r3, r3, #4
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d008      	beq.n	8003a0a <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80039f8:	4b1b      	ldr	r3, [pc, #108]	; (8003a68 <HAL_RCC_ClockConfig+0x1b4>)
 80039fa:	689b      	ldr	r3, [r3, #8]
 80039fc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	68db      	ldr	r3, [r3, #12]
 8003a04:	4918      	ldr	r1, [pc, #96]	; (8003a68 <HAL_RCC_ClockConfig+0x1b4>)
 8003a06:	4313      	orrs	r3, r2
 8003a08:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f003 0308 	and.w	r3, r3, #8
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d009      	beq.n	8003a2a <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003a16:	4b14      	ldr	r3, [pc, #80]	; (8003a68 <HAL_RCC_ClockConfig+0x1b4>)
 8003a18:	689b      	ldr	r3, [r3, #8]
 8003a1a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	691b      	ldr	r3, [r3, #16]
 8003a22:	00db      	lsls	r3, r3, #3
 8003a24:	4910      	ldr	r1, [pc, #64]	; (8003a68 <HAL_RCC_ClockConfig+0x1b4>)
 8003a26:	4313      	orrs	r3, r2
 8003a28:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003a2a:	f000 f825 	bl	8003a78 <HAL_RCC_GetSysClockFreq>
 8003a2e:	4602      	mov	r2, r0
 8003a30:	4b0d      	ldr	r3, [pc, #52]	; (8003a68 <HAL_RCC_ClockConfig+0x1b4>)
 8003a32:	689b      	ldr	r3, [r3, #8]
 8003a34:	091b      	lsrs	r3, r3, #4
 8003a36:	f003 030f 	and.w	r3, r3, #15
 8003a3a:	490c      	ldr	r1, [pc, #48]	; (8003a6c <HAL_RCC_ClockConfig+0x1b8>)
 8003a3c:	5ccb      	ldrb	r3, [r1, r3]
 8003a3e:	f003 031f 	and.w	r3, r3, #31
 8003a42:	fa22 f303 	lsr.w	r3, r2, r3
 8003a46:	4a0a      	ldr	r2, [pc, #40]	; (8003a70 <HAL_RCC_ClockConfig+0x1bc>)
 8003a48:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003a4a:	4b0a      	ldr	r3, [pc, #40]	; (8003a74 <HAL_RCC_ClockConfig+0x1c0>)
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	4618      	mov	r0, r3
 8003a50:	f7fd fcd0 	bl	80013f4 <HAL_InitTick>
 8003a54:	4603      	mov	r3, r0
 8003a56:	72fb      	strb	r3, [r7, #11]

  return status;
 8003a58:	7afb      	ldrb	r3, [r7, #11]
}
 8003a5a:	4618      	mov	r0, r3
 8003a5c:	3710      	adds	r7, #16
 8003a5e:	46bd      	mov	sp, r7
 8003a60:	bd80      	pop	{r7, pc}
 8003a62:	bf00      	nop
 8003a64:	40022000 	.word	0x40022000
 8003a68:	40021000 	.word	0x40021000
 8003a6c:	08009694 	.word	0x08009694
 8003a70:	20000004 	.word	0x20000004
 8003a74:	20000008 	.word	0x20000008

08003a78 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003a78:	b480      	push	{r7}
 8003a7a:	b089      	sub	sp, #36	; 0x24
 8003a7c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003a7e:	2300      	movs	r3, #0
 8003a80:	61fb      	str	r3, [r7, #28]
 8003a82:	2300      	movs	r3, #0
 8003a84:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003a86:	4b3e      	ldr	r3, [pc, #248]	; (8003b80 <HAL_RCC_GetSysClockFreq+0x108>)
 8003a88:	689b      	ldr	r3, [r3, #8]
 8003a8a:	f003 030c 	and.w	r3, r3, #12
 8003a8e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003a90:	4b3b      	ldr	r3, [pc, #236]	; (8003b80 <HAL_RCC_GetSysClockFreq+0x108>)
 8003a92:	68db      	ldr	r3, [r3, #12]
 8003a94:	f003 0303 	and.w	r3, r3, #3
 8003a98:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003a9a:	693b      	ldr	r3, [r7, #16]
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d005      	beq.n	8003aac <HAL_RCC_GetSysClockFreq+0x34>
 8003aa0:	693b      	ldr	r3, [r7, #16]
 8003aa2:	2b0c      	cmp	r3, #12
 8003aa4:	d121      	bne.n	8003aea <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	2b01      	cmp	r3, #1
 8003aaa:	d11e      	bne.n	8003aea <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003aac:	4b34      	ldr	r3, [pc, #208]	; (8003b80 <HAL_RCC_GetSysClockFreq+0x108>)
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	f003 0308 	and.w	r3, r3, #8
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d107      	bne.n	8003ac8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003ab8:	4b31      	ldr	r3, [pc, #196]	; (8003b80 <HAL_RCC_GetSysClockFreq+0x108>)
 8003aba:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003abe:	0a1b      	lsrs	r3, r3, #8
 8003ac0:	f003 030f 	and.w	r3, r3, #15
 8003ac4:	61fb      	str	r3, [r7, #28]
 8003ac6:	e005      	b.n	8003ad4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003ac8:	4b2d      	ldr	r3, [pc, #180]	; (8003b80 <HAL_RCC_GetSysClockFreq+0x108>)
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	091b      	lsrs	r3, r3, #4
 8003ace:	f003 030f 	and.w	r3, r3, #15
 8003ad2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003ad4:	4a2b      	ldr	r2, [pc, #172]	; (8003b84 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003ad6:	69fb      	ldr	r3, [r7, #28]
 8003ad8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003adc:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003ade:	693b      	ldr	r3, [r7, #16]
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d10d      	bne.n	8003b00 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003ae4:	69fb      	ldr	r3, [r7, #28]
 8003ae6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003ae8:	e00a      	b.n	8003b00 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003aea:	693b      	ldr	r3, [r7, #16]
 8003aec:	2b04      	cmp	r3, #4
 8003aee:	d102      	bne.n	8003af6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003af0:	4b25      	ldr	r3, [pc, #148]	; (8003b88 <HAL_RCC_GetSysClockFreq+0x110>)
 8003af2:	61bb      	str	r3, [r7, #24]
 8003af4:	e004      	b.n	8003b00 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003af6:	693b      	ldr	r3, [r7, #16]
 8003af8:	2b08      	cmp	r3, #8
 8003afa:	d101      	bne.n	8003b00 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003afc:	4b23      	ldr	r3, [pc, #140]	; (8003b8c <HAL_RCC_GetSysClockFreq+0x114>)
 8003afe:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003b00:	693b      	ldr	r3, [r7, #16]
 8003b02:	2b0c      	cmp	r3, #12
 8003b04:	d134      	bne.n	8003b70 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003b06:	4b1e      	ldr	r3, [pc, #120]	; (8003b80 <HAL_RCC_GetSysClockFreq+0x108>)
 8003b08:	68db      	ldr	r3, [r3, #12]
 8003b0a:	f003 0303 	and.w	r3, r3, #3
 8003b0e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003b10:	68bb      	ldr	r3, [r7, #8]
 8003b12:	2b02      	cmp	r3, #2
 8003b14:	d003      	beq.n	8003b1e <HAL_RCC_GetSysClockFreq+0xa6>
 8003b16:	68bb      	ldr	r3, [r7, #8]
 8003b18:	2b03      	cmp	r3, #3
 8003b1a:	d003      	beq.n	8003b24 <HAL_RCC_GetSysClockFreq+0xac>
 8003b1c:	e005      	b.n	8003b2a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003b1e:	4b1a      	ldr	r3, [pc, #104]	; (8003b88 <HAL_RCC_GetSysClockFreq+0x110>)
 8003b20:	617b      	str	r3, [r7, #20]
      break;
 8003b22:	e005      	b.n	8003b30 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003b24:	4b19      	ldr	r3, [pc, #100]	; (8003b8c <HAL_RCC_GetSysClockFreq+0x114>)
 8003b26:	617b      	str	r3, [r7, #20]
      break;
 8003b28:	e002      	b.n	8003b30 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003b2a:	69fb      	ldr	r3, [r7, #28]
 8003b2c:	617b      	str	r3, [r7, #20]
      break;
 8003b2e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003b30:	4b13      	ldr	r3, [pc, #76]	; (8003b80 <HAL_RCC_GetSysClockFreq+0x108>)
 8003b32:	68db      	ldr	r3, [r3, #12]
 8003b34:	091b      	lsrs	r3, r3, #4
 8003b36:	f003 0307 	and.w	r3, r3, #7
 8003b3a:	3301      	adds	r3, #1
 8003b3c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003b3e:	4b10      	ldr	r3, [pc, #64]	; (8003b80 <HAL_RCC_GetSysClockFreq+0x108>)
 8003b40:	68db      	ldr	r3, [r3, #12]
 8003b42:	0a1b      	lsrs	r3, r3, #8
 8003b44:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003b48:	697a      	ldr	r2, [r7, #20]
 8003b4a:	fb02 f203 	mul.w	r2, r2, r3
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b54:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003b56:	4b0a      	ldr	r3, [pc, #40]	; (8003b80 <HAL_RCC_GetSysClockFreq+0x108>)
 8003b58:	68db      	ldr	r3, [r3, #12]
 8003b5a:	0e5b      	lsrs	r3, r3, #25
 8003b5c:	f003 0303 	and.w	r3, r3, #3
 8003b60:	3301      	adds	r3, #1
 8003b62:	005b      	lsls	r3, r3, #1
 8003b64:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003b66:	697a      	ldr	r2, [r7, #20]
 8003b68:	683b      	ldr	r3, [r7, #0]
 8003b6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b6e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003b70:	69bb      	ldr	r3, [r7, #24]
}
 8003b72:	4618      	mov	r0, r3
 8003b74:	3724      	adds	r7, #36	; 0x24
 8003b76:	46bd      	mov	sp, r7
 8003b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b7c:	4770      	bx	lr
 8003b7e:	bf00      	nop
 8003b80:	40021000 	.word	0x40021000
 8003b84:	080096ac 	.word	0x080096ac
 8003b88:	00f42400 	.word	0x00f42400
 8003b8c:	007a1200 	.word	0x007a1200

08003b90 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003b90:	b480      	push	{r7}
 8003b92:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003b94:	4b03      	ldr	r3, [pc, #12]	; (8003ba4 <HAL_RCC_GetHCLKFreq+0x14>)
 8003b96:	681b      	ldr	r3, [r3, #0]
}
 8003b98:	4618      	mov	r0, r3
 8003b9a:	46bd      	mov	sp, r7
 8003b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ba0:	4770      	bx	lr
 8003ba2:	bf00      	nop
 8003ba4:	20000004 	.word	0x20000004

08003ba8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003ba8:	b580      	push	{r7, lr}
 8003baa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003bac:	f7ff fff0 	bl	8003b90 <HAL_RCC_GetHCLKFreq>
 8003bb0:	4602      	mov	r2, r0
 8003bb2:	4b06      	ldr	r3, [pc, #24]	; (8003bcc <HAL_RCC_GetPCLK2Freq+0x24>)
 8003bb4:	689b      	ldr	r3, [r3, #8]
 8003bb6:	0adb      	lsrs	r3, r3, #11
 8003bb8:	f003 0307 	and.w	r3, r3, #7
 8003bbc:	4904      	ldr	r1, [pc, #16]	; (8003bd0 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003bbe:	5ccb      	ldrb	r3, [r1, r3]
 8003bc0:	f003 031f 	and.w	r3, r3, #31
 8003bc4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003bc8:	4618      	mov	r0, r3
 8003bca:	bd80      	pop	{r7, pc}
 8003bcc:	40021000 	.word	0x40021000
 8003bd0:	080096a4 	.word	0x080096a4

08003bd4 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003bd4:	b480      	push	{r7}
 8003bd6:	b083      	sub	sp, #12
 8003bd8:	af00      	add	r7, sp, #0
 8003bda:	6078      	str	r0, [r7, #4]
 8003bdc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	220f      	movs	r2, #15
 8003be2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8003be4:	4b12      	ldr	r3, [pc, #72]	; (8003c30 <HAL_RCC_GetClockConfig+0x5c>)
 8003be6:	689b      	ldr	r3, [r3, #8]
 8003be8:	f003 0203 	and.w	r2, r3, #3
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8003bf0:	4b0f      	ldr	r3, [pc, #60]	; (8003c30 <HAL_RCC_GetClockConfig+0x5c>)
 8003bf2:	689b      	ldr	r3, [r3, #8]
 8003bf4:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8003bfc:	4b0c      	ldr	r3, [pc, #48]	; (8003c30 <HAL_RCC_GetClockConfig+0x5c>)
 8003bfe:	689b      	ldr	r3, [r3, #8]
 8003c00:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8003c08:	4b09      	ldr	r3, [pc, #36]	; (8003c30 <HAL_RCC_GetClockConfig+0x5c>)
 8003c0a:	689b      	ldr	r3, [r3, #8]
 8003c0c:	08db      	lsrs	r3, r3, #3
 8003c0e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8003c16:	4b07      	ldr	r3, [pc, #28]	; (8003c34 <HAL_RCC_GetClockConfig+0x60>)
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	f003 0207 	and.w	r2, r3, #7
 8003c1e:	683b      	ldr	r3, [r7, #0]
 8003c20:	601a      	str	r2, [r3, #0]
}
 8003c22:	bf00      	nop
 8003c24:	370c      	adds	r7, #12
 8003c26:	46bd      	mov	sp, r7
 8003c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c2c:	4770      	bx	lr
 8003c2e:	bf00      	nop
 8003c30:	40021000 	.word	0x40021000
 8003c34:	40022000 	.word	0x40022000

08003c38 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003c38:	b580      	push	{r7, lr}
 8003c3a:	b086      	sub	sp, #24
 8003c3c:	af00      	add	r7, sp, #0
 8003c3e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003c40:	2300      	movs	r3, #0
 8003c42:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003c44:	4b2a      	ldr	r3, [pc, #168]	; (8003cf0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003c46:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c48:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d003      	beq.n	8003c58 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003c50:	f7ff f9e6 	bl	8003020 <HAL_PWREx_GetVoltageRange>
 8003c54:	6178      	str	r0, [r7, #20]
 8003c56:	e014      	b.n	8003c82 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003c58:	4b25      	ldr	r3, [pc, #148]	; (8003cf0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003c5a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c5c:	4a24      	ldr	r2, [pc, #144]	; (8003cf0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003c5e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003c62:	6593      	str	r3, [r2, #88]	; 0x58
 8003c64:	4b22      	ldr	r3, [pc, #136]	; (8003cf0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003c66:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c68:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c6c:	60fb      	str	r3, [r7, #12]
 8003c6e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003c70:	f7ff f9d6 	bl	8003020 <HAL_PWREx_GetVoltageRange>
 8003c74:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003c76:	4b1e      	ldr	r3, [pc, #120]	; (8003cf0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003c78:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c7a:	4a1d      	ldr	r2, [pc, #116]	; (8003cf0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003c7c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003c80:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003c82:	697b      	ldr	r3, [r7, #20]
 8003c84:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003c88:	d10b      	bne.n	8003ca2 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	2b80      	cmp	r3, #128	; 0x80
 8003c8e:	d919      	bls.n	8003cc4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	2ba0      	cmp	r3, #160	; 0xa0
 8003c94:	d902      	bls.n	8003c9c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003c96:	2302      	movs	r3, #2
 8003c98:	613b      	str	r3, [r7, #16]
 8003c9a:	e013      	b.n	8003cc4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003c9c:	2301      	movs	r3, #1
 8003c9e:	613b      	str	r3, [r7, #16]
 8003ca0:	e010      	b.n	8003cc4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	2b80      	cmp	r3, #128	; 0x80
 8003ca6:	d902      	bls.n	8003cae <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003ca8:	2303      	movs	r3, #3
 8003caa:	613b      	str	r3, [r7, #16]
 8003cac:	e00a      	b.n	8003cc4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	2b80      	cmp	r3, #128	; 0x80
 8003cb2:	d102      	bne.n	8003cba <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003cb4:	2302      	movs	r3, #2
 8003cb6:	613b      	str	r3, [r7, #16]
 8003cb8:	e004      	b.n	8003cc4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	2b70      	cmp	r3, #112	; 0x70
 8003cbe:	d101      	bne.n	8003cc4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003cc0:	2301      	movs	r3, #1
 8003cc2:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003cc4:	4b0b      	ldr	r3, [pc, #44]	; (8003cf4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	f023 0207 	bic.w	r2, r3, #7
 8003ccc:	4909      	ldr	r1, [pc, #36]	; (8003cf4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003cce:	693b      	ldr	r3, [r7, #16]
 8003cd0:	4313      	orrs	r3, r2
 8003cd2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003cd4:	4b07      	ldr	r3, [pc, #28]	; (8003cf4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	f003 0307 	and.w	r3, r3, #7
 8003cdc:	693a      	ldr	r2, [r7, #16]
 8003cde:	429a      	cmp	r2, r3
 8003ce0:	d001      	beq.n	8003ce6 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003ce2:	2301      	movs	r3, #1
 8003ce4:	e000      	b.n	8003ce8 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003ce6:	2300      	movs	r3, #0
}
 8003ce8:	4618      	mov	r0, r3
 8003cea:	3718      	adds	r7, #24
 8003cec:	46bd      	mov	sp, r7
 8003cee:	bd80      	pop	{r7, pc}
 8003cf0:	40021000 	.word	0x40021000
 8003cf4:	40022000 	.word	0x40022000

08003cf8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003cf8:	b580      	push	{r7, lr}
 8003cfa:	b086      	sub	sp, #24
 8003cfc:	af00      	add	r7, sp, #0
 8003cfe:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003d00:	2300      	movs	r3, #0
 8003d02:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003d04:	2300      	movs	r3, #0
 8003d06:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d041      	beq.n	8003d98 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003d18:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003d1c:	d02a      	beq.n	8003d74 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8003d1e:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003d22:	d824      	bhi.n	8003d6e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003d24:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003d28:	d008      	beq.n	8003d3c <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003d2a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003d2e:	d81e      	bhi.n	8003d6e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d00a      	beq.n	8003d4a <HAL_RCCEx_PeriphCLKConfig+0x52>
 8003d34:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003d38:	d010      	beq.n	8003d5c <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003d3a:	e018      	b.n	8003d6e <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003d3c:	4b86      	ldr	r3, [pc, #536]	; (8003f58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d3e:	68db      	ldr	r3, [r3, #12]
 8003d40:	4a85      	ldr	r2, [pc, #532]	; (8003f58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d42:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d46:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003d48:	e015      	b.n	8003d76 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	3304      	adds	r3, #4
 8003d4e:	2100      	movs	r1, #0
 8003d50:	4618      	mov	r0, r3
 8003d52:	f000 fabb 	bl	80042cc <RCCEx_PLLSAI1_Config>
 8003d56:	4603      	mov	r3, r0
 8003d58:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003d5a:	e00c      	b.n	8003d76 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	3320      	adds	r3, #32
 8003d60:	2100      	movs	r1, #0
 8003d62:	4618      	mov	r0, r3
 8003d64:	f000 fba6 	bl	80044b4 <RCCEx_PLLSAI2_Config>
 8003d68:	4603      	mov	r3, r0
 8003d6a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003d6c:	e003      	b.n	8003d76 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003d6e:	2301      	movs	r3, #1
 8003d70:	74fb      	strb	r3, [r7, #19]
      break;
 8003d72:	e000      	b.n	8003d76 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8003d74:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003d76:	7cfb      	ldrb	r3, [r7, #19]
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d10b      	bne.n	8003d94 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003d7c:	4b76      	ldr	r3, [pc, #472]	; (8003f58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d82:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003d8a:	4973      	ldr	r1, [pc, #460]	; (8003f58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d8c:	4313      	orrs	r3, r2
 8003d8e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8003d92:	e001      	b.n	8003d98 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d94:	7cfb      	ldrb	r3, [r7, #19]
 8003d96:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d041      	beq.n	8003e28 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003da8:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003dac:	d02a      	beq.n	8003e04 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8003dae:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003db2:	d824      	bhi.n	8003dfe <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003db4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003db8:	d008      	beq.n	8003dcc <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003dba:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003dbe:	d81e      	bhi.n	8003dfe <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d00a      	beq.n	8003dda <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8003dc4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003dc8:	d010      	beq.n	8003dec <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003dca:	e018      	b.n	8003dfe <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003dcc:	4b62      	ldr	r3, [pc, #392]	; (8003f58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003dce:	68db      	ldr	r3, [r3, #12]
 8003dd0:	4a61      	ldr	r2, [pc, #388]	; (8003f58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003dd2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003dd6:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003dd8:	e015      	b.n	8003e06 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	3304      	adds	r3, #4
 8003dde:	2100      	movs	r1, #0
 8003de0:	4618      	mov	r0, r3
 8003de2:	f000 fa73 	bl	80042cc <RCCEx_PLLSAI1_Config>
 8003de6:	4603      	mov	r3, r0
 8003de8:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003dea:	e00c      	b.n	8003e06 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	3320      	adds	r3, #32
 8003df0:	2100      	movs	r1, #0
 8003df2:	4618      	mov	r0, r3
 8003df4:	f000 fb5e 	bl	80044b4 <RCCEx_PLLSAI2_Config>
 8003df8:	4603      	mov	r3, r0
 8003dfa:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003dfc:	e003      	b.n	8003e06 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003dfe:	2301      	movs	r3, #1
 8003e00:	74fb      	strb	r3, [r7, #19]
      break;
 8003e02:	e000      	b.n	8003e06 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8003e04:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003e06:	7cfb      	ldrb	r3, [r7, #19]
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d10b      	bne.n	8003e24 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003e0c:	4b52      	ldr	r3, [pc, #328]	; (8003f58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e12:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003e1a:	494f      	ldr	r1, [pc, #316]	; (8003f58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e1c:	4313      	orrs	r3, r2
 8003e1e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8003e22:	e001      	b.n	8003e28 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e24:	7cfb      	ldrb	r3, [r7, #19]
 8003e26:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	f000 80a0 	beq.w	8003f76 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003e36:	2300      	movs	r3, #0
 8003e38:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003e3a:	4b47      	ldr	r3, [pc, #284]	; (8003f58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e3e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d101      	bne.n	8003e4a <HAL_RCCEx_PeriphCLKConfig+0x152>
 8003e46:	2301      	movs	r3, #1
 8003e48:	e000      	b.n	8003e4c <HAL_RCCEx_PeriphCLKConfig+0x154>
 8003e4a:	2300      	movs	r3, #0
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d00d      	beq.n	8003e6c <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003e50:	4b41      	ldr	r3, [pc, #260]	; (8003f58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e52:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e54:	4a40      	ldr	r2, [pc, #256]	; (8003f58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e56:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003e5a:	6593      	str	r3, [r2, #88]	; 0x58
 8003e5c:	4b3e      	ldr	r3, [pc, #248]	; (8003f58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e5e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e60:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e64:	60bb      	str	r3, [r7, #8]
 8003e66:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003e68:	2301      	movs	r3, #1
 8003e6a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003e6c:	4b3b      	ldr	r3, [pc, #236]	; (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	4a3a      	ldr	r2, [pc, #232]	; (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003e72:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003e76:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003e78:	f7fd fc06 	bl	8001688 <HAL_GetTick>
 8003e7c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003e7e:	e009      	b.n	8003e94 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e80:	f7fd fc02 	bl	8001688 <HAL_GetTick>
 8003e84:	4602      	mov	r2, r0
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	1ad3      	subs	r3, r2, r3
 8003e8a:	2b02      	cmp	r3, #2
 8003e8c:	d902      	bls.n	8003e94 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8003e8e:	2303      	movs	r3, #3
 8003e90:	74fb      	strb	r3, [r7, #19]
        break;
 8003e92:	e005      	b.n	8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003e94:	4b31      	ldr	r3, [pc, #196]	; (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d0ef      	beq.n	8003e80 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8003ea0:	7cfb      	ldrb	r3, [r7, #19]
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d15c      	bne.n	8003f60 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003ea6:	4b2c      	ldr	r3, [pc, #176]	; (8003f58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003ea8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003eac:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003eb0:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003eb2:	697b      	ldr	r3, [r7, #20]
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d01f      	beq.n	8003ef8 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003ebe:	697a      	ldr	r2, [r7, #20]
 8003ec0:	429a      	cmp	r2, r3
 8003ec2:	d019      	beq.n	8003ef8 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003ec4:	4b24      	ldr	r3, [pc, #144]	; (8003f58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003ec6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003eca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003ece:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003ed0:	4b21      	ldr	r3, [pc, #132]	; (8003f58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003ed2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ed6:	4a20      	ldr	r2, [pc, #128]	; (8003f58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003ed8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003edc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003ee0:	4b1d      	ldr	r3, [pc, #116]	; (8003f58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003ee2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ee6:	4a1c      	ldr	r2, [pc, #112]	; (8003f58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003ee8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003eec:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003ef0:	4a19      	ldr	r2, [pc, #100]	; (8003f58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003ef2:	697b      	ldr	r3, [r7, #20]
 8003ef4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003ef8:	697b      	ldr	r3, [r7, #20]
 8003efa:	f003 0301 	and.w	r3, r3, #1
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d016      	beq.n	8003f30 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f02:	f7fd fbc1 	bl	8001688 <HAL_GetTick>
 8003f06:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003f08:	e00b      	b.n	8003f22 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f0a:	f7fd fbbd 	bl	8001688 <HAL_GetTick>
 8003f0e:	4602      	mov	r2, r0
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	1ad3      	subs	r3, r2, r3
 8003f14:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f18:	4293      	cmp	r3, r2
 8003f1a:	d902      	bls.n	8003f22 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8003f1c:	2303      	movs	r3, #3
 8003f1e:	74fb      	strb	r3, [r7, #19]
            break;
 8003f20:	e006      	b.n	8003f30 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003f22:	4b0d      	ldr	r3, [pc, #52]	; (8003f58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f24:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f28:	f003 0302 	and.w	r3, r3, #2
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d0ec      	beq.n	8003f0a <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8003f30:	7cfb      	ldrb	r3, [r7, #19]
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d10c      	bne.n	8003f50 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003f36:	4b08      	ldr	r3, [pc, #32]	; (8003f58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f38:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f3c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003f46:	4904      	ldr	r1, [pc, #16]	; (8003f58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f48:	4313      	orrs	r3, r2
 8003f4a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8003f4e:	e009      	b.n	8003f64 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003f50:	7cfb      	ldrb	r3, [r7, #19]
 8003f52:	74bb      	strb	r3, [r7, #18]
 8003f54:	e006      	b.n	8003f64 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8003f56:	bf00      	nop
 8003f58:	40021000 	.word	0x40021000
 8003f5c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f60:	7cfb      	ldrb	r3, [r7, #19]
 8003f62:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003f64:	7c7b      	ldrb	r3, [r7, #17]
 8003f66:	2b01      	cmp	r3, #1
 8003f68:	d105      	bne.n	8003f76 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003f6a:	4b9e      	ldr	r3, [pc, #632]	; (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f6c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f6e:	4a9d      	ldr	r2, [pc, #628]	; (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f70:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003f74:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	f003 0301 	and.w	r3, r3, #1
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d00a      	beq.n	8003f98 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003f82:	4b98      	ldr	r3, [pc, #608]	; (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f84:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f88:	f023 0203 	bic.w	r2, r3, #3
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f90:	4994      	ldr	r1, [pc, #592]	; (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f92:	4313      	orrs	r3, r2
 8003f94:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	f003 0302 	and.w	r3, r3, #2
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d00a      	beq.n	8003fba <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003fa4:	4b8f      	ldr	r3, [pc, #572]	; (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fa6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003faa:	f023 020c 	bic.w	r2, r3, #12
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003fb2:	498c      	ldr	r1, [pc, #560]	; (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fb4:	4313      	orrs	r3, r2
 8003fb6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	f003 0304 	and.w	r3, r3, #4
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d00a      	beq.n	8003fdc <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003fc6:	4b87      	ldr	r3, [pc, #540]	; (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fc8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003fcc:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fd4:	4983      	ldr	r1, [pc, #524]	; (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fd6:	4313      	orrs	r3, r2
 8003fd8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	f003 0308 	and.w	r3, r3, #8
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d00a      	beq.n	8003ffe <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003fe8:	4b7e      	ldr	r3, [pc, #504]	; (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003fee:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ff6:	497b      	ldr	r1, [pc, #492]	; (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ff8:	4313      	orrs	r3, r2
 8003ffa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	f003 0310 	and.w	r3, r3, #16
 8004006:	2b00      	cmp	r3, #0
 8004008:	d00a      	beq.n	8004020 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800400a:	4b76      	ldr	r3, [pc, #472]	; (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800400c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004010:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004018:	4972      	ldr	r1, [pc, #456]	; (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800401a:	4313      	orrs	r3, r2
 800401c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	f003 0320 	and.w	r3, r3, #32
 8004028:	2b00      	cmp	r3, #0
 800402a:	d00a      	beq.n	8004042 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800402c:	4b6d      	ldr	r3, [pc, #436]	; (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800402e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004032:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800403a:	496a      	ldr	r1, [pc, #424]	; (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800403c:	4313      	orrs	r3, r2
 800403e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800404a:	2b00      	cmp	r3, #0
 800404c:	d00a      	beq.n	8004064 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800404e:	4b65      	ldr	r3, [pc, #404]	; (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004050:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004054:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800405c:	4961      	ldr	r1, [pc, #388]	; (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800405e:	4313      	orrs	r3, r2
 8004060:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800406c:	2b00      	cmp	r3, #0
 800406e:	d00a      	beq.n	8004086 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004070:	4b5c      	ldr	r3, [pc, #368]	; (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004072:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004076:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800407e:	4959      	ldr	r1, [pc, #356]	; (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004080:	4313      	orrs	r3, r2
 8004082:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800408e:	2b00      	cmp	r3, #0
 8004090:	d00a      	beq.n	80040a8 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004092:	4b54      	ldr	r3, [pc, #336]	; (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004094:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004098:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80040a0:	4950      	ldr	r1, [pc, #320]	; (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040a2:	4313      	orrs	r3, r2
 80040a4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d00a      	beq.n	80040ca <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80040b4:	4b4b      	ldr	r3, [pc, #300]	; (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80040ba:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80040c2:	4948      	ldr	r1, [pc, #288]	; (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040c4:	4313      	orrs	r3, r2
 80040c6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d00a      	beq.n	80040ec <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80040d6:	4b43      	ldr	r3, [pc, #268]	; (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80040dc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80040e4:	493f      	ldr	r1, [pc, #252]	; (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040e6:	4313      	orrs	r3, r2
 80040e8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d028      	beq.n	800414a <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80040f8:	4b3a      	ldr	r3, [pc, #232]	; (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80040fe:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004106:	4937      	ldr	r1, [pc, #220]	; (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004108:	4313      	orrs	r3, r2
 800410a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004112:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004116:	d106      	bne.n	8004126 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004118:	4b32      	ldr	r3, [pc, #200]	; (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800411a:	68db      	ldr	r3, [r3, #12]
 800411c:	4a31      	ldr	r2, [pc, #196]	; (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800411e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004122:	60d3      	str	r3, [r2, #12]
 8004124:	e011      	b.n	800414a <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800412a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800412e:	d10c      	bne.n	800414a <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	3304      	adds	r3, #4
 8004134:	2101      	movs	r1, #1
 8004136:	4618      	mov	r0, r3
 8004138:	f000 f8c8 	bl	80042cc <RCCEx_PLLSAI1_Config>
 800413c:	4603      	mov	r3, r0
 800413e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004140:	7cfb      	ldrb	r3, [r7, #19]
 8004142:	2b00      	cmp	r3, #0
 8004144:	d001      	beq.n	800414a <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8004146:	7cfb      	ldrb	r3, [r7, #19]
 8004148:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004152:	2b00      	cmp	r3, #0
 8004154:	d028      	beq.n	80041a8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004156:	4b23      	ldr	r3, [pc, #140]	; (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004158:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800415c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004164:	491f      	ldr	r1, [pc, #124]	; (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004166:	4313      	orrs	r3, r2
 8004168:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004170:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004174:	d106      	bne.n	8004184 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004176:	4b1b      	ldr	r3, [pc, #108]	; (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004178:	68db      	ldr	r3, [r3, #12]
 800417a:	4a1a      	ldr	r2, [pc, #104]	; (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800417c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004180:	60d3      	str	r3, [r2, #12]
 8004182:	e011      	b.n	80041a8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004188:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800418c:	d10c      	bne.n	80041a8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	3304      	adds	r3, #4
 8004192:	2101      	movs	r1, #1
 8004194:	4618      	mov	r0, r3
 8004196:	f000 f899 	bl	80042cc <RCCEx_PLLSAI1_Config>
 800419a:	4603      	mov	r3, r0
 800419c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800419e:	7cfb      	ldrb	r3, [r7, #19]
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d001      	beq.n	80041a8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80041a4:	7cfb      	ldrb	r3, [r7, #19]
 80041a6:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d02b      	beq.n	800420c <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80041b4:	4b0b      	ldr	r3, [pc, #44]	; (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80041ba:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80041c2:	4908      	ldr	r1, [pc, #32]	; (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041c4:	4313      	orrs	r3, r2
 80041c6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80041ce:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80041d2:	d109      	bne.n	80041e8 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80041d4:	4b03      	ldr	r3, [pc, #12]	; (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041d6:	68db      	ldr	r3, [r3, #12]
 80041d8:	4a02      	ldr	r2, [pc, #8]	; (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041da:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80041de:	60d3      	str	r3, [r2, #12]
 80041e0:	e014      	b.n	800420c <HAL_RCCEx_PeriphCLKConfig+0x514>
 80041e2:	bf00      	nop
 80041e4:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80041ec:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80041f0:	d10c      	bne.n	800420c <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	3304      	adds	r3, #4
 80041f6:	2101      	movs	r1, #1
 80041f8:	4618      	mov	r0, r3
 80041fa:	f000 f867 	bl	80042cc <RCCEx_PLLSAI1_Config>
 80041fe:	4603      	mov	r3, r0
 8004200:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004202:	7cfb      	ldrb	r3, [r7, #19]
 8004204:	2b00      	cmp	r3, #0
 8004206:	d001      	beq.n	800420c <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8004208:	7cfb      	ldrb	r3, [r7, #19]
 800420a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004214:	2b00      	cmp	r3, #0
 8004216:	d02f      	beq.n	8004278 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004218:	4b2b      	ldr	r3, [pc, #172]	; (80042c8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800421a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800421e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004226:	4928      	ldr	r1, [pc, #160]	; (80042c8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004228:	4313      	orrs	r3, r2
 800422a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004232:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004236:	d10d      	bne.n	8004254 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	3304      	adds	r3, #4
 800423c:	2102      	movs	r1, #2
 800423e:	4618      	mov	r0, r3
 8004240:	f000 f844 	bl	80042cc <RCCEx_PLLSAI1_Config>
 8004244:	4603      	mov	r3, r0
 8004246:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004248:	7cfb      	ldrb	r3, [r7, #19]
 800424a:	2b00      	cmp	r3, #0
 800424c:	d014      	beq.n	8004278 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800424e:	7cfb      	ldrb	r3, [r7, #19]
 8004250:	74bb      	strb	r3, [r7, #18]
 8004252:	e011      	b.n	8004278 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004258:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800425c:	d10c      	bne.n	8004278 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	3320      	adds	r3, #32
 8004262:	2102      	movs	r1, #2
 8004264:	4618      	mov	r0, r3
 8004266:	f000 f925 	bl	80044b4 <RCCEx_PLLSAI2_Config>
 800426a:	4603      	mov	r3, r0
 800426c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800426e:	7cfb      	ldrb	r3, [r7, #19]
 8004270:	2b00      	cmp	r3, #0
 8004272:	d001      	beq.n	8004278 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004274:	7cfb      	ldrb	r3, [r7, #19]
 8004276:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004280:	2b00      	cmp	r3, #0
 8004282:	d00a      	beq.n	800429a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004284:	4b10      	ldr	r3, [pc, #64]	; (80042c8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004286:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800428a:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004292:	490d      	ldr	r1, [pc, #52]	; (80042c8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004294:	4313      	orrs	r3, r2
 8004296:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d00b      	beq.n	80042be <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80042a6:	4b08      	ldr	r3, [pc, #32]	; (80042c8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80042a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80042ac:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80042b6:	4904      	ldr	r1, [pc, #16]	; (80042c8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80042b8:	4313      	orrs	r3, r2
 80042ba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80042be:	7cbb      	ldrb	r3, [r7, #18]
}
 80042c0:	4618      	mov	r0, r3
 80042c2:	3718      	adds	r7, #24
 80042c4:	46bd      	mov	sp, r7
 80042c6:	bd80      	pop	{r7, pc}
 80042c8:	40021000 	.word	0x40021000

080042cc <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80042cc:	b580      	push	{r7, lr}
 80042ce:	b084      	sub	sp, #16
 80042d0:	af00      	add	r7, sp, #0
 80042d2:	6078      	str	r0, [r7, #4]
 80042d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80042d6:	2300      	movs	r3, #0
 80042d8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80042da:	4b75      	ldr	r3, [pc, #468]	; (80044b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80042dc:	68db      	ldr	r3, [r3, #12]
 80042de:	f003 0303 	and.w	r3, r3, #3
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d018      	beq.n	8004318 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80042e6:	4b72      	ldr	r3, [pc, #456]	; (80044b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80042e8:	68db      	ldr	r3, [r3, #12]
 80042ea:	f003 0203 	and.w	r2, r3, #3
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	429a      	cmp	r2, r3
 80042f4:	d10d      	bne.n	8004312 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
       ||
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d009      	beq.n	8004312 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80042fe:	4b6c      	ldr	r3, [pc, #432]	; (80044b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004300:	68db      	ldr	r3, [r3, #12]
 8004302:	091b      	lsrs	r3, r3, #4
 8004304:	f003 0307 	and.w	r3, r3, #7
 8004308:	1c5a      	adds	r2, r3, #1
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	685b      	ldr	r3, [r3, #4]
       ||
 800430e:	429a      	cmp	r2, r3
 8004310:	d047      	beq.n	80043a2 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004312:	2301      	movs	r3, #1
 8004314:	73fb      	strb	r3, [r7, #15]
 8004316:	e044      	b.n	80043a2 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	2b03      	cmp	r3, #3
 800431e:	d018      	beq.n	8004352 <RCCEx_PLLSAI1_Config+0x86>
 8004320:	2b03      	cmp	r3, #3
 8004322:	d825      	bhi.n	8004370 <RCCEx_PLLSAI1_Config+0xa4>
 8004324:	2b01      	cmp	r3, #1
 8004326:	d002      	beq.n	800432e <RCCEx_PLLSAI1_Config+0x62>
 8004328:	2b02      	cmp	r3, #2
 800432a:	d009      	beq.n	8004340 <RCCEx_PLLSAI1_Config+0x74>
 800432c:	e020      	b.n	8004370 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800432e:	4b60      	ldr	r3, [pc, #384]	; (80044b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	f003 0302 	and.w	r3, r3, #2
 8004336:	2b00      	cmp	r3, #0
 8004338:	d11d      	bne.n	8004376 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800433a:	2301      	movs	r3, #1
 800433c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800433e:	e01a      	b.n	8004376 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004340:	4b5b      	ldr	r3, [pc, #364]	; (80044b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004348:	2b00      	cmp	r3, #0
 800434a:	d116      	bne.n	800437a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800434c:	2301      	movs	r3, #1
 800434e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004350:	e013      	b.n	800437a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004352:	4b57      	ldr	r3, [pc, #348]	; (80044b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800435a:	2b00      	cmp	r3, #0
 800435c:	d10f      	bne.n	800437e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800435e:	4b54      	ldr	r3, [pc, #336]	; (80044b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004366:	2b00      	cmp	r3, #0
 8004368:	d109      	bne.n	800437e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800436a:	2301      	movs	r3, #1
 800436c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800436e:	e006      	b.n	800437e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004370:	2301      	movs	r3, #1
 8004372:	73fb      	strb	r3, [r7, #15]
      break;
 8004374:	e004      	b.n	8004380 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004376:	bf00      	nop
 8004378:	e002      	b.n	8004380 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800437a:	bf00      	nop
 800437c:	e000      	b.n	8004380 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800437e:	bf00      	nop
    }

    if(status == HAL_OK)
 8004380:	7bfb      	ldrb	r3, [r7, #15]
 8004382:	2b00      	cmp	r3, #0
 8004384:	d10d      	bne.n	80043a2 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004386:	4b4a      	ldr	r3, [pc, #296]	; (80044b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004388:	68db      	ldr	r3, [r3, #12]
 800438a:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	6819      	ldr	r1, [r3, #0]
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	685b      	ldr	r3, [r3, #4]
 8004396:	3b01      	subs	r3, #1
 8004398:	011b      	lsls	r3, r3, #4
 800439a:	430b      	orrs	r3, r1
 800439c:	4944      	ldr	r1, [pc, #272]	; (80044b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800439e:	4313      	orrs	r3, r2
 80043a0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80043a2:	7bfb      	ldrb	r3, [r7, #15]
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d17d      	bne.n	80044a4 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80043a8:	4b41      	ldr	r3, [pc, #260]	; (80044b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	4a40      	ldr	r2, [pc, #256]	; (80044b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80043ae:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80043b2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80043b4:	f7fd f968 	bl	8001688 <HAL_GetTick>
 80043b8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80043ba:	e009      	b.n	80043d0 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80043bc:	f7fd f964 	bl	8001688 <HAL_GetTick>
 80043c0:	4602      	mov	r2, r0
 80043c2:	68bb      	ldr	r3, [r7, #8]
 80043c4:	1ad3      	subs	r3, r2, r3
 80043c6:	2b02      	cmp	r3, #2
 80043c8:	d902      	bls.n	80043d0 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80043ca:	2303      	movs	r3, #3
 80043cc:	73fb      	strb	r3, [r7, #15]
        break;
 80043ce:	e005      	b.n	80043dc <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80043d0:	4b37      	ldr	r3, [pc, #220]	; (80044b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d1ef      	bne.n	80043bc <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80043dc:	7bfb      	ldrb	r3, [r7, #15]
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d160      	bne.n	80044a4 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80043e2:	683b      	ldr	r3, [r7, #0]
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d111      	bne.n	800440c <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80043e8:	4b31      	ldr	r3, [pc, #196]	; (80044b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80043ea:	691b      	ldr	r3, [r3, #16]
 80043ec:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80043f0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80043f4:	687a      	ldr	r2, [r7, #4]
 80043f6:	6892      	ldr	r2, [r2, #8]
 80043f8:	0211      	lsls	r1, r2, #8
 80043fa:	687a      	ldr	r2, [r7, #4]
 80043fc:	68d2      	ldr	r2, [r2, #12]
 80043fe:	0912      	lsrs	r2, r2, #4
 8004400:	0452      	lsls	r2, r2, #17
 8004402:	430a      	orrs	r2, r1
 8004404:	492a      	ldr	r1, [pc, #168]	; (80044b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004406:	4313      	orrs	r3, r2
 8004408:	610b      	str	r3, [r1, #16]
 800440a:	e027      	b.n	800445c <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800440c:	683b      	ldr	r3, [r7, #0]
 800440e:	2b01      	cmp	r3, #1
 8004410:	d112      	bne.n	8004438 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004412:	4b27      	ldr	r3, [pc, #156]	; (80044b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004414:	691b      	ldr	r3, [r3, #16]
 8004416:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800441a:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800441e:	687a      	ldr	r2, [r7, #4]
 8004420:	6892      	ldr	r2, [r2, #8]
 8004422:	0211      	lsls	r1, r2, #8
 8004424:	687a      	ldr	r2, [r7, #4]
 8004426:	6912      	ldr	r2, [r2, #16]
 8004428:	0852      	lsrs	r2, r2, #1
 800442a:	3a01      	subs	r2, #1
 800442c:	0552      	lsls	r2, r2, #21
 800442e:	430a      	orrs	r2, r1
 8004430:	491f      	ldr	r1, [pc, #124]	; (80044b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004432:	4313      	orrs	r3, r2
 8004434:	610b      	str	r3, [r1, #16]
 8004436:	e011      	b.n	800445c <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004438:	4b1d      	ldr	r3, [pc, #116]	; (80044b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800443a:	691b      	ldr	r3, [r3, #16]
 800443c:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8004440:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004444:	687a      	ldr	r2, [r7, #4]
 8004446:	6892      	ldr	r2, [r2, #8]
 8004448:	0211      	lsls	r1, r2, #8
 800444a:	687a      	ldr	r2, [r7, #4]
 800444c:	6952      	ldr	r2, [r2, #20]
 800444e:	0852      	lsrs	r2, r2, #1
 8004450:	3a01      	subs	r2, #1
 8004452:	0652      	lsls	r2, r2, #25
 8004454:	430a      	orrs	r2, r1
 8004456:	4916      	ldr	r1, [pc, #88]	; (80044b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004458:	4313      	orrs	r3, r2
 800445a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800445c:	4b14      	ldr	r3, [pc, #80]	; (80044b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	4a13      	ldr	r2, [pc, #76]	; (80044b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004462:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004466:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004468:	f7fd f90e 	bl	8001688 <HAL_GetTick>
 800446c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800446e:	e009      	b.n	8004484 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004470:	f7fd f90a 	bl	8001688 <HAL_GetTick>
 8004474:	4602      	mov	r2, r0
 8004476:	68bb      	ldr	r3, [r7, #8]
 8004478:	1ad3      	subs	r3, r2, r3
 800447a:	2b02      	cmp	r3, #2
 800447c:	d902      	bls.n	8004484 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800447e:	2303      	movs	r3, #3
 8004480:	73fb      	strb	r3, [r7, #15]
          break;
 8004482:	e005      	b.n	8004490 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004484:	4b0a      	ldr	r3, [pc, #40]	; (80044b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800448c:	2b00      	cmp	r3, #0
 800448e:	d0ef      	beq.n	8004470 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8004490:	7bfb      	ldrb	r3, [r7, #15]
 8004492:	2b00      	cmp	r3, #0
 8004494:	d106      	bne.n	80044a4 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004496:	4b06      	ldr	r3, [pc, #24]	; (80044b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004498:	691a      	ldr	r2, [r3, #16]
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	699b      	ldr	r3, [r3, #24]
 800449e:	4904      	ldr	r1, [pc, #16]	; (80044b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80044a0:	4313      	orrs	r3, r2
 80044a2:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80044a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80044a6:	4618      	mov	r0, r3
 80044a8:	3710      	adds	r7, #16
 80044aa:	46bd      	mov	sp, r7
 80044ac:	bd80      	pop	{r7, pc}
 80044ae:	bf00      	nop
 80044b0:	40021000 	.word	0x40021000

080044b4 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80044b4:	b580      	push	{r7, lr}
 80044b6:	b084      	sub	sp, #16
 80044b8:	af00      	add	r7, sp, #0
 80044ba:	6078      	str	r0, [r7, #4]
 80044bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80044be:	2300      	movs	r3, #0
 80044c0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80044c2:	4b6a      	ldr	r3, [pc, #424]	; (800466c <RCCEx_PLLSAI2_Config+0x1b8>)
 80044c4:	68db      	ldr	r3, [r3, #12]
 80044c6:	f003 0303 	and.w	r3, r3, #3
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d018      	beq.n	8004500 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80044ce:	4b67      	ldr	r3, [pc, #412]	; (800466c <RCCEx_PLLSAI2_Config+0x1b8>)
 80044d0:	68db      	ldr	r3, [r3, #12]
 80044d2:	f003 0203 	and.w	r2, r3, #3
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	429a      	cmp	r2, r3
 80044dc:	d10d      	bne.n	80044fa <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
       ||
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d009      	beq.n	80044fa <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80044e6:	4b61      	ldr	r3, [pc, #388]	; (800466c <RCCEx_PLLSAI2_Config+0x1b8>)
 80044e8:	68db      	ldr	r3, [r3, #12]
 80044ea:	091b      	lsrs	r3, r3, #4
 80044ec:	f003 0307 	and.w	r3, r3, #7
 80044f0:	1c5a      	adds	r2, r3, #1
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	685b      	ldr	r3, [r3, #4]
       ||
 80044f6:	429a      	cmp	r2, r3
 80044f8:	d047      	beq.n	800458a <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80044fa:	2301      	movs	r3, #1
 80044fc:	73fb      	strb	r3, [r7, #15]
 80044fe:	e044      	b.n	800458a <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	2b03      	cmp	r3, #3
 8004506:	d018      	beq.n	800453a <RCCEx_PLLSAI2_Config+0x86>
 8004508:	2b03      	cmp	r3, #3
 800450a:	d825      	bhi.n	8004558 <RCCEx_PLLSAI2_Config+0xa4>
 800450c:	2b01      	cmp	r3, #1
 800450e:	d002      	beq.n	8004516 <RCCEx_PLLSAI2_Config+0x62>
 8004510:	2b02      	cmp	r3, #2
 8004512:	d009      	beq.n	8004528 <RCCEx_PLLSAI2_Config+0x74>
 8004514:	e020      	b.n	8004558 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004516:	4b55      	ldr	r3, [pc, #340]	; (800466c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	f003 0302 	and.w	r3, r3, #2
 800451e:	2b00      	cmp	r3, #0
 8004520:	d11d      	bne.n	800455e <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8004522:	2301      	movs	r3, #1
 8004524:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004526:	e01a      	b.n	800455e <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004528:	4b50      	ldr	r3, [pc, #320]	; (800466c <RCCEx_PLLSAI2_Config+0x1b8>)
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004530:	2b00      	cmp	r3, #0
 8004532:	d116      	bne.n	8004562 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8004534:	2301      	movs	r3, #1
 8004536:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004538:	e013      	b.n	8004562 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800453a:	4b4c      	ldr	r3, [pc, #304]	; (800466c <RCCEx_PLLSAI2_Config+0x1b8>)
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004542:	2b00      	cmp	r3, #0
 8004544:	d10f      	bne.n	8004566 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004546:	4b49      	ldr	r3, [pc, #292]	; (800466c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800454e:	2b00      	cmp	r3, #0
 8004550:	d109      	bne.n	8004566 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8004552:	2301      	movs	r3, #1
 8004554:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004556:	e006      	b.n	8004566 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004558:	2301      	movs	r3, #1
 800455a:	73fb      	strb	r3, [r7, #15]
      break;
 800455c:	e004      	b.n	8004568 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800455e:	bf00      	nop
 8004560:	e002      	b.n	8004568 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004562:	bf00      	nop
 8004564:	e000      	b.n	8004568 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004566:	bf00      	nop
    }

    if(status == HAL_OK)
 8004568:	7bfb      	ldrb	r3, [r7, #15]
 800456a:	2b00      	cmp	r3, #0
 800456c:	d10d      	bne.n	800458a <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800456e:	4b3f      	ldr	r3, [pc, #252]	; (800466c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004570:	68db      	ldr	r3, [r3, #12]
 8004572:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	6819      	ldr	r1, [r3, #0]
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	685b      	ldr	r3, [r3, #4]
 800457e:	3b01      	subs	r3, #1
 8004580:	011b      	lsls	r3, r3, #4
 8004582:	430b      	orrs	r3, r1
 8004584:	4939      	ldr	r1, [pc, #228]	; (800466c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004586:	4313      	orrs	r3, r2
 8004588:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800458a:	7bfb      	ldrb	r3, [r7, #15]
 800458c:	2b00      	cmp	r3, #0
 800458e:	d167      	bne.n	8004660 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004590:	4b36      	ldr	r3, [pc, #216]	; (800466c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	4a35      	ldr	r2, [pc, #212]	; (800466c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004596:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800459a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800459c:	f7fd f874 	bl	8001688 <HAL_GetTick>
 80045a0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80045a2:	e009      	b.n	80045b8 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80045a4:	f7fd f870 	bl	8001688 <HAL_GetTick>
 80045a8:	4602      	mov	r2, r0
 80045aa:	68bb      	ldr	r3, [r7, #8]
 80045ac:	1ad3      	subs	r3, r2, r3
 80045ae:	2b02      	cmp	r3, #2
 80045b0:	d902      	bls.n	80045b8 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80045b2:	2303      	movs	r3, #3
 80045b4:	73fb      	strb	r3, [r7, #15]
        break;
 80045b6:	e005      	b.n	80045c4 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80045b8:	4b2c      	ldr	r3, [pc, #176]	; (800466c <RCCEx_PLLSAI2_Config+0x1b8>)
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d1ef      	bne.n	80045a4 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80045c4:	7bfb      	ldrb	r3, [r7, #15]
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d14a      	bne.n	8004660 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80045ca:	683b      	ldr	r3, [r7, #0]
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d111      	bne.n	80045f4 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80045d0:	4b26      	ldr	r3, [pc, #152]	; (800466c <RCCEx_PLLSAI2_Config+0x1b8>)
 80045d2:	695b      	ldr	r3, [r3, #20]
 80045d4:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80045d8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80045dc:	687a      	ldr	r2, [r7, #4]
 80045de:	6892      	ldr	r2, [r2, #8]
 80045e0:	0211      	lsls	r1, r2, #8
 80045e2:	687a      	ldr	r2, [r7, #4]
 80045e4:	68d2      	ldr	r2, [r2, #12]
 80045e6:	0912      	lsrs	r2, r2, #4
 80045e8:	0452      	lsls	r2, r2, #17
 80045ea:	430a      	orrs	r2, r1
 80045ec:	491f      	ldr	r1, [pc, #124]	; (800466c <RCCEx_PLLSAI2_Config+0x1b8>)
 80045ee:	4313      	orrs	r3, r2
 80045f0:	614b      	str	r3, [r1, #20]
 80045f2:	e011      	b.n	8004618 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80045f4:	4b1d      	ldr	r3, [pc, #116]	; (800466c <RCCEx_PLLSAI2_Config+0x1b8>)
 80045f6:	695b      	ldr	r3, [r3, #20]
 80045f8:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80045fc:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004600:	687a      	ldr	r2, [r7, #4]
 8004602:	6892      	ldr	r2, [r2, #8]
 8004604:	0211      	lsls	r1, r2, #8
 8004606:	687a      	ldr	r2, [r7, #4]
 8004608:	6912      	ldr	r2, [r2, #16]
 800460a:	0852      	lsrs	r2, r2, #1
 800460c:	3a01      	subs	r2, #1
 800460e:	0652      	lsls	r2, r2, #25
 8004610:	430a      	orrs	r2, r1
 8004612:	4916      	ldr	r1, [pc, #88]	; (800466c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004614:	4313      	orrs	r3, r2
 8004616:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004618:	4b14      	ldr	r3, [pc, #80]	; (800466c <RCCEx_PLLSAI2_Config+0x1b8>)
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	4a13      	ldr	r2, [pc, #76]	; (800466c <RCCEx_PLLSAI2_Config+0x1b8>)
 800461e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004622:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004624:	f7fd f830 	bl	8001688 <HAL_GetTick>
 8004628:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800462a:	e009      	b.n	8004640 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800462c:	f7fd f82c 	bl	8001688 <HAL_GetTick>
 8004630:	4602      	mov	r2, r0
 8004632:	68bb      	ldr	r3, [r7, #8]
 8004634:	1ad3      	subs	r3, r2, r3
 8004636:	2b02      	cmp	r3, #2
 8004638:	d902      	bls.n	8004640 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 800463a:	2303      	movs	r3, #3
 800463c:	73fb      	strb	r3, [r7, #15]
          break;
 800463e:	e005      	b.n	800464c <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004640:	4b0a      	ldr	r3, [pc, #40]	; (800466c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004648:	2b00      	cmp	r3, #0
 800464a:	d0ef      	beq.n	800462c <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 800464c:	7bfb      	ldrb	r3, [r7, #15]
 800464e:	2b00      	cmp	r3, #0
 8004650:	d106      	bne.n	8004660 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004652:	4b06      	ldr	r3, [pc, #24]	; (800466c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004654:	695a      	ldr	r2, [r3, #20]
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	695b      	ldr	r3, [r3, #20]
 800465a:	4904      	ldr	r1, [pc, #16]	; (800466c <RCCEx_PLLSAI2_Config+0x1b8>)
 800465c:	4313      	orrs	r3, r2
 800465e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004660:	7bfb      	ldrb	r3, [r7, #15]
}
 8004662:	4618      	mov	r0, r3
 8004664:	3710      	adds	r7, #16
 8004666:	46bd      	mov	sp, r7
 8004668:	bd80      	pop	{r7, pc}
 800466a:	bf00      	nop
 800466c:	40021000 	.word	0x40021000

08004670 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004670:	b580      	push	{r7, lr}
 8004672:	b082      	sub	sp, #8
 8004674:	af00      	add	r7, sp, #0
 8004676:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	2b00      	cmp	r3, #0
 800467c:	d101      	bne.n	8004682 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800467e:	2301      	movs	r3, #1
 8004680:	e049      	b.n	8004716 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004688:	b2db      	uxtb	r3, r3
 800468a:	2b00      	cmp	r3, #0
 800468c:	d106      	bne.n	800469c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	2200      	movs	r2, #0
 8004692:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004696:	6878      	ldr	r0, [r7, #4]
 8004698:	f7fc fe12 	bl	80012c0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	2202      	movs	r2, #2
 80046a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681a      	ldr	r2, [r3, #0]
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	3304      	adds	r3, #4
 80046ac:	4619      	mov	r1, r3
 80046ae:	4610      	mov	r0, r2
 80046b0:	f000 fe58 	bl	8005364 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	2201      	movs	r2, #1
 80046b8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	2201      	movs	r2, #1
 80046c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	2201      	movs	r2, #1
 80046c8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	2201      	movs	r2, #1
 80046d0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	2201      	movs	r2, #1
 80046d8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	2201      	movs	r2, #1
 80046e0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	2201      	movs	r2, #1
 80046e8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	2201      	movs	r2, #1
 80046f0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	2201      	movs	r2, #1
 80046f8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	2201      	movs	r2, #1
 8004700:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	2201      	movs	r2, #1
 8004708:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	2201      	movs	r2, #1
 8004710:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004714:	2300      	movs	r3, #0
}
 8004716:	4618      	mov	r0, r3
 8004718:	3708      	adds	r7, #8
 800471a:	46bd      	mov	sp, r7
 800471c:	bd80      	pop	{r7, pc}
	...

08004720 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004720:	b480      	push	{r7}
 8004722:	b085      	sub	sp, #20
 8004724:	af00      	add	r7, sp, #0
 8004726:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800472e:	b2db      	uxtb	r3, r3
 8004730:	2b01      	cmp	r3, #1
 8004732:	d001      	beq.n	8004738 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004734:	2301      	movs	r3, #1
 8004736:	e047      	b.n	80047c8 <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	2202      	movs	r2, #2
 800473c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	4a23      	ldr	r2, [pc, #140]	; (80047d4 <HAL_TIM_Base_Start+0xb4>)
 8004746:	4293      	cmp	r3, r2
 8004748:	d01d      	beq.n	8004786 <HAL_TIM_Base_Start+0x66>
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004752:	d018      	beq.n	8004786 <HAL_TIM_Base_Start+0x66>
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	4a1f      	ldr	r2, [pc, #124]	; (80047d8 <HAL_TIM_Base_Start+0xb8>)
 800475a:	4293      	cmp	r3, r2
 800475c:	d013      	beq.n	8004786 <HAL_TIM_Base_Start+0x66>
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	4a1e      	ldr	r2, [pc, #120]	; (80047dc <HAL_TIM_Base_Start+0xbc>)
 8004764:	4293      	cmp	r3, r2
 8004766:	d00e      	beq.n	8004786 <HAL_TIM_Base_Start+0x66>
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	4a1c      	ldr	r2, [pc, #112]	; (80047e0 <HAL_TIM_Base_Start+0xc0>)
 800476e:	4293      	cmp	r3, r2
 8004770:	d009      	beq.n	8004786 <HAL_TIM_Base_Start+0x66>
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	4a1b      	ldr	r2, [pc, #108]	; (80047e4 <HAL_TIM_Base_Start+0xc4>)
 8004778:	4293      	cmp	r3, r2
 800477a:	d004      	beq.n	8004786 <HAL_TIM_Base_Start+0x66>
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	4a19      	ldr	r2, [pc, #100]	; (80047e8 <HAL_TIM_Base_Start+0xc8>)
 8004782:	4293      	cmp	r3, r2
 8004784:	d115      	bne.n	80047b2 <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	689a      	ldr	r2, [r3, #8]
 800478c:	4b17      	ldr	r3, [pc, #92]	; (80047ec <HAL_TIM_Base_Start+0xcc>)
 800478e:	4013      	ands	r3, r2
 8004790:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	2b06      	cmp	r3, #6
 8004796:	d015      	beq.n	80047c4 <HAL_TIM_Base_Start+0xa4>
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800479e:	d011      	beq.n	80047c4 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	681a      	ldr	r2, [r3, #0]
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	f042 0201 	orr.w	r2, r2, #1
 80047ae:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80047b0:	e008      	b.n	80047c4 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	681a      	ldr	r2, [r3, #0]
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	f042 0201 	orr.w	r2, r2, #1
 80047c0:	601a      	str	r2, [r3, #0]
 80047c2:	e000      	b.n	80047c6 <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80047c4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80047c6:	2300      	movs	r3, #0
}
 80047c8:	4618      	mov	r0, r3
 80047ca:	3714      	adds	r7, #20
 80047cc:	46bd      	mov	sp, r7
 80047ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d2:	4770      	bx	lr
 80047d4:	40012c00 	.word	0x40012c00
 80047d8:	40000400 	.word	0x40000400
 80047dc:	40000800 	.word	0x40000800
 80047e0:	40000c00 	.word	0x40000c00
 80047e4:	40013400 	.word	0x40013400
 80047e8:	40014000 	.word	0x40014000
 80047ec:	00010007 	.word	0x00010007

080047f0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80047f0:	b480      	push	{r7}
 80047f2:	b085      	sub	sp, #20
 80047f4:	af00      	add	r7, sp, #0
 80047f6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80047fe:	b2db      	uxtb	r3, r3
 8004800:	2b01      	cmp	r3, #1
 8004802:	d001      	beq.n	8004808 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004804:	2301      	movs	r3, #1
 8004806:	e04f      	b.n	80048a8 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	2202      	movs	r2, #2
 800480c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	68da      	ldr	r2, [r3, #12]
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	f042 0201 	orr.w	r2, r2, #1
 800481e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	4a23      	ldr	r2, [pc, #140]	; (80048b4 <HAL_TIM_Base_Start_IT+0xc4>)
 8004826:	4293      	cmp	r3, r2
 8004828:	d01d      	beq.n	8004866 <HAL_TIM_Base_Start_IT+0x76>
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004832:	d018      	beq.n	8004866 <HAL_TIM_Base_Start_IT+0x76>
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	4a1f      	ldr	r2, [pc, #124]	; (80048b8 <HAL_TIM_Base_Start_IT+0xc8>)
 800483a:	4293      	cmp	r3, r2
 800483c:	d013      	beq.n	8004866 <HAL_TIM_Base_Start_IT+0x76>
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	4a1e      	ldr	r2, [pc, #120]	; (80048bc <HAL_TIM_Base_Start_IT+0xcc>)
 8004844:	4293      	cmp	r3, r2
 8004846:	d00e      	beq.n	8004866 <HAL_TIM_Base_Start_IT+0x76>
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	4a1c      	ldr	r2, [pc, #112]	; (80048c0 <HAL_TIM_Base_Start_IT+0xd0>)
 800484e:	4293      	cmp	r3, r2
 8004850:	d009      	beq.n	8004866 <HAL_TIM_Base_Start_IT+0x76>
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	4a1b      	ldr	r2, [pc, #108]	; (80048c4 <HAL_TIM_Base_Start_IT+0xd4>)
 8004858:	4293      	cmp	r3, r2
 800485a:	d004      	beq.n	8004866 <HAL_TIM_Base_Start_IT+0x76>
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	4a19      	ldr	r2, [pc, #100]	; (80048c8 <HAL_TIM_Base_Start_IT+0xd8>)
 8004862:	4293      	cmp	r3, r2
 8004864:	d115      	bne.n	8004892 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	689a      	ldr	r2, [r3, #8]
 800486c:	4b17      	ldr	r3, [pc, #92]	; (80048cc <HAL_TIM_Base_Start_IT+0xdc>)
 800486e:	4013      	ands	r3, r2
 8004870:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	2b06      	cmp	r3, #6
 8004876:	d015      	beq.n	80048a4 <HAL_TIM_Base_Start_IT+0xb4>
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800487e:	d011      	beq.n	80048a4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	681a      	ldr	r2, [r3, #0]
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	f042 0201 	orr.w	r2, r2, #1
 800488e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004890:	e008      	b.n	80048a4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	681a      	ldr	r2, [r3, #0]
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	f042 0201 	orr.w	r2, r2, #1
 80048a0:	601a      	str	r2, [r3, #0]
 80048a2:	e000      	b.n	80048a6 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80048a4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80048a6:	2300      	movs	r3, #0
}
 80048a8:	4618      	mov	r0, r3
 80048aa:	3714      	adds	r7, #20
 80048ac:	46bd      	mov	sp, r7
 80048ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b2:	4770      	bx	lr
 80048b4:	40012c00 	.word	0x40012c00
 80048b8:	40000400 	.word	0x40000400
 80048bc:	40000800 	.word	0x40000800
 80048c0:	40000c00 	.word	0x40000c00
 80048c4:	40013400 	.word	0x40013400
 80048c8:	40014000 	.word	0x40014000
 80048cc:	00010007 	.word	0x00010007

080048d0 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80048d0:	b480      	push	{r7}
 80048d2:	b083      	sub	sp, #12
 80048d4:	af00      	add	r7, sp, #0
 80048d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	68da      	ldr	r2, [r3, #12]
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	f022 0201 	bic.w	r2, r2, #1
 80048e6:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	6a1a      	ldr	r2, [r3, #32]
 80048ee:	f241 1311 	movw	r3, #4369	; 0x1111
 80048f2:	4013      	ands	r3, r2
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d10f      	bne.n	8004918 <HAL_TIM_Base_Stop_IT+0x48>
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	6a1a      	ldr	r2, [r3, #32]
 80048fe:	f240 4344 	movw	r3, #1092	; 0x444
 8004902:	4013      	ands	r3, r2
 8004904:	2b00      	cmp	r3, #0
 8004906:	d107      	bne.n	8004918 <HAL_TIM_Base_Stop_IT+0x48>
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	681a      	ldr	r2, [r3, #0]
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	f022 0201 	bic.w	r2, r2, #1
 8004916:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	2201      	movs	r2, #1
 800491c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8004920:	2300      	movs	r3, #0
}
 8004922:	4618      	mov	r0, r3
 8004924:	370c      	adds	r7, #12
 8004926:	46bd      	mov	sp, r7
 8004928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800492c:	4770      	bx	lr

0800492e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800492e:	b580      	push	{r7, lr}
 8004930:	b082      	sub	sp, #8
 8004932:	af00      	add	r7, sp, #0
 8004934:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	2b00      	cmp	r3, #0
 800493a:	d101      	bne.n	8004940 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800493c:	2301      	movs	r3, #1
 800493e:	e049      	b.n	80049d4 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004946:	b2db      	uxtb	r3, r3
 8004948:	2b00      	cmp	r3, #0
 800494a:	d106      	bne.n	800495a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	2200      	movs	r2, #0
 8004950:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004954:	6878      	ldr	r0, [r7, #4]
 8004956:	f000 f841 	bl	80049dc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	2202      	movs	r2, #2
 800495e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681a      	ldr	r2, [r3, #0]
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	3304      	adds	r3, #4
 800496a:	4619      	mov	r1, r3
 800496c:	4610      	mov	r0, r2
 800496e:	f000 fcf9 	bl	8005364 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	2201      	movs	r2, #1
 8004976:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	2201      	movs	r2, #1
 800497e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	2201      	movs	r2, #1
 8004986:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	2201      	movs	r2, #1
 800498e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	2201      	movs	r2, #1
 8004996:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	2201      	movs	r2, #1
 800499e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	2201      	movs	r2, #1
 80049a6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	2201      	movs	r2, #1
 80049ae:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	2201      	movs	r2, #1
 80049b6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	2201      	movs	r2, #1
 80049be:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	2201      	movs	r2, #1
 80049c6:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	2201      	movs	r2, #1
 80049ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80049d2:	2300      	movs	r3, #0
}
 80049d4:	4618      	mov	r0, r3
 80049d6:	3708      	adds	r7, #8
 80049d8:	46bd      	mov	sp, r7
 80049da:	bd80      	pop	{r7, pc}

080049dc <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80049dc:	b480      	push	{r7}
 80049de:	b083      	sub	sp, #12
 80049e0:	af00      	add	r7, sp, #0
 80049e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80049e4:	bf00      	nop
 80049e6:	370c      	adds	r7, #12
 80049e8:	46bd      	mov	sp, r7
 80049ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ee:	4770      	bx	lr

080049f0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80049f0:	b580      	push	{r7, lr}
 80049f2:	b084      	sub	sp, #16
 80049f4:	af00      	add	r7, sp, #0
 80049f6:	6078      	str	r0, [r7, #4]
 80049f8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80049fa:	683b      	ldr	r3, [r7, #0]
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d109      	bne.n	8004a14 <HAL_TIM_PWM_Start+0x24>
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004a06:	b2db      	uxtb	r3, r3
 8004a08:	2b01      	cmp	r3, #1
 8004a0a:	bf14      	ite	ne
 8004a0c:	2301      	movne	r3, #1
 8004a0e:	2300      	moveq	r3, #0
 8004a10:	b2db      	uxtb	r3, r3
 8004a12:	e03c      	b.n	8004a8e <HAL_TIM_PWM_Start+0x9e>
 8004a14:	683b      	ldr	r3, [r7, #0]
 8004a16:	2b04      	cmp	r3, #4
 8004a18:	d109      	bne.n	8004a2e <HAL_TIM_PWM_Start+0x3e>
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004a20:	b2db      	uxtb	r3, r3
 8004a22:	2b01      	cmp	r3, #1
 8004a24:	bf14      	ite	ne
 8004a26:	2301      	movne	r3, #1
 8004a28:	2300      	moveq	r3, #0
 8004a2a:	b2db      	uxtb	r3, r3
 8004a2c:	e02f      	b.n	8004a8e <HAL_TIM_PWM_Start+0x9e>
 8004a2e:	683b      	ldr	r3, [r7, #0]
 8004a30:	2b08      	cmp	r3, #8
 8004a32:	d109      	bne.n	8004a48 <HAL_TIM_PWM_Start+0x58>
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004a3a:	b2db      	uxtb	r3, r3
 8004a3c:	2b01      	cmp	r3, #1
 8004a3e:	bf14      	ite	ne
 8004a40:	2301      	movne	r3, #1
 8004a42:	2300      	moveq	r3, #0
 8004a44:	b2db      	uxtb	r3, r3
 8004a46:	e022      	b.n	8004a8e <HAL_TIM_PWM_Start+0x9e>
 8004a48:	683b      	ldr	r3, [r7, #0]
 8004a4a:	2b0c      	cmp	r3, #12
 8004a4c:	d109      	bne.n	8004a62 <HAL_TIM_PWM_Start+0x72>
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004a54:	b2db      	uxtb	r3, r3
 8004a56:	2b01      	cmp	r3, #1
 8004a58:	bf14      	ite	ne
 8004a5a:	2301      	movne	r3, #1
 8004a5c:	2300      	moveq	r3, #0
 8004a5e:	b2db      	uxtb	r3, r3
 8004a60:	e015      	b.n	8004a8e <HAL_TIM_PWM_Start+0x9e>
 8004a62:	683b      	ldr	r3, [r7, #0]
 8004a64:	2b10      	cmp	r3, #16
 8004a66:	d109      	bne.n	8004a7c <HAL_TIM_PWM_Start+0x8c>
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004a6e:	b2db      	uxtb	r3, r3
 8004a70:	2b01      	cmp	r3, #1
 8004a72:	bf14      	ite	ne
 8004a74:	2301      	movne	r3, #1
 8004a76:	2300      	moveq	r3, #0
 8004a78:	b2db      	uxtb	r3, r3
 8004a7a:	e008      	b.n	8004a8e <HAL_TIM_PWM_Start+0x9e>
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8004a82:	b2db      	uxtb	r3, r3
 8004a84:	2b01      	cmp	r3, #1
 8004a86:	bf14      	ite	ne
 8004a88:	2301      	movne	r3, #1
 8004a8a:	2300      	moveq	r3, #0
 8004a8c:	b2db      	uxtb	r3, r3
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d001      	beq.n	8004a96 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8004a92:	2301      	movs	r3, #1
 8004a94:	e09c      	b.n	8004bd0 <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004a96:	683b      	ldr	r3, [r7, #0]
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d104      	bne.n	8004aa6 <HAL_TIM_PWM_Start+0xb6>
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	2202      	movs	r2, #2
 8004aa0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004aa4:	e023      	b.n	8004aee <HAL_TIM_PWM_Start+0xfe>
 8004aa6:	683b      	ldr	r3, [r7, #0]
 8004aa8:	2b04      	cmp	r3, #4
 8004aaa:	d104      	bne.n	8004ab6 <HAL_TIM_PWM_Start+0xc6>
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	2202      	movs	r2, #2
 8004ab0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004ab4:	e01b      	b.n	8004aee <HAL_TIM_PWM_Start+0xfe>
 8004ab6:	683b      	ldr	r3, [r7, #0]
 8004ab8:	2b08      	cmp	r3, #8
 8004aba:	d104      	bne.n	8004ac6 <HAL_TIM_PWM_Start+0xd6>
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	2202      	movs	r2, #2
 8004ac0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004ac4:	e013      	b.n	8004aee <HAL_TIM_PWM_Start+0xfe>
 8004ac6:	683b      	ldr	r3, [r7, #0]
 8004ac8:	2b0c      	cmp	r3, #12
 8004aca:	d104      	bne.n	8004ad6 <HAL_TIM_PWM_Start+0xe6>
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	2202      	movs	r2, #2
 8004ad0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004ad4:	e00b      	b.n	8004aee <HAL_TIM_PWM_Start+0xfe>
 8004ad6:	683b      	ldr	r3, [r7, #0]
 8004ad8:	2b10      	cmp	r3, #16
 8004ada:	d104      	bne.n	8004ae6 <HAL_TIM_PWM_Start+0xf6>
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	2202      	movs	r2, #2
 8004ae0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004ae4:	e003      	b.n	8004aee <HAL_TIM_PWM_Start+0xfe>
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	2202      	movs	r2, #2
 8004aea:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	2201      	movs	r2, #1
 8004af4:	6839      	ldr	r1, [r7, #0]
 8004af6:	4618      	mov	r0, r3
 8004af8:	f001 f83e 	bl	8005b78 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	4a35      	ldr	r2, [pc, #212]	; (8004bd8 <HAL_TIM_PWM_Start+0x1e8>)
 8004b02:	4293      	cmp	r3, r2
 8004b04:	d013      	beq.n	8004b2e <HAL_TIM_PWM_Start+0x13e>
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	4a34      	ldr	r2, [pc, #208]	; (8004bdc <HAL_TIM_PWM_Start+0x1ec>)
 8004b0c:	4293      	cmp	r3, r2
 8004b0e:	d00e      	beq.n	8004b2e <HAL_TIM_PWM_Start+0x13e>
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	4a32      	ldr	r2, [pc, #200]	; (8004be0 <HAL_TIM_PWM_Start+0x1f0>)
 8004b16:	4293      	cmp	r3, r2
 8004b18:	d009      	beq.n	8004b2e <HAL_TIM_PWM_Start+0x13e>
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	4a31      	ldr	r2, [pc, #196]	; (8004be4 <HAL_TIM_PWM_Start+0x1f4>)
 8004b20:	4293      	cmp	r3, r2
 8004b22:	d004      	beq.n	8004b2e <HAL_TIM_PWM_Start+0x13e>
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	4a2f      	ldr	r2, [pc, #188]	; (8004be8 <HAL_TIM_PWM_Start+0x1f8>)
 8004b2a:	4293      	cmp	r3, r2
 8004b2c:	d101      	bne.n	8004b32 <HAL_TIM_PWM_Start+0x142>
 8004b2e:	2301      	movs	r3, #1
 8004b30:	e000      	b.n	8004b34 <HAL_TIM_PWM_Start+0x144>
 8004b32:	2300      	movs	r3, #0
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d007      	beq.n	8004b48 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004b46:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	4a22      	ldr	r2, [pc, #136]	; (8004bd8 <HAL_TIM_PWM_Start+0x1e8>)
 8004b4e:	4293      	cmp	r3, r2
 8004b50:	d01d      	beq.n	8004b8e <HAL_TIM_PWM_Start+0x19e>
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004b5a:	d018      	beq.n	8004b8e <HAL_TIM_PWM_Start+0x19e>
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	4a22      	ldr	r2, [pc, #136]	; (8004bec <HAL_TIM_PWM_Start+0x1fc>)
 8004b62:	4293      	cmp	r3, r2
 8004b64:	d013      	beq.n	8004b8e <HAL_TIM_PWM_Start+0x19e>
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	4a21      	ldr	r2, [pc, #132]	; (8004bf0 <HAL_TIM_PWM_Start+0x200>)
 8004b6c:	4293      	cmp	r3, r2
 8004b6e:	d00e      	beq.n	8004b8e <HAL_TIM_PWM_Start+0x19e>
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	4a1f      	ldr	r2, [pc, #124]	; (8004bf4 <HAL_TIM_PWM_Start+0x204>)
 8004b76:	4293      	cmp	r3, r2
 8004b78:	d009      	beq.n	8004b8e <HAL_TIM_PWM_Start+0x19e>
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	4a17      	ldr	r2, [pc, #92]	; (8004bdc <HAL_TIM_PWM_Start+0x1ec>)
 8004b80:	4293      	cmp	r3, r2
 8004b82:	d004      	beq.n	8004b8e <HAL_TIM_PWM_Start+0x19e>
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	4a15      	ldr	r2, [pc, #84]	; (8004be0 <HAL_TIM_PWM_Start+0x1f0>)
 8004b8a:	4293      	cmp	r3, r2
 8004b8c:	d115      	bne.n	8004bba <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	689a      	ldr	r2, [r3, #8]
 8004b94:	4b18      	ldr	r3, [pc, #96]	; (8004bf8 <HAL_TIM_PWM_Start+0x208>)
 8004b96:	4013      	ands	r3, r2
 8004b98:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	2b06      	cmp	r3, #6
 8004b9e:	d015      	beq.n	8004bcc <HAL_TIM_PWM_Start+0x1dc>
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004ba6:	d011      	beq.n	8004bcc <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	681a      	ldr	r2, [r3, #0]
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	f042 0201 	orr.w	r2, r2, #1
 8004bb6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004bb8:	e008      	b.n	8004bcc <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	681a      	ldr	r2, [r3, #0]
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	f042 0201 	orr.w	r2, r2, #1
 8004bc8:	601a      	str	r2, [r3, #0]
 8004bca:	e000      	b.n	8004bce <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004bcc:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004bce:	2300      	movs	r3, #0
}
 8004bd0:	4618      	mov	r0, r3
 8004bd2:	3710      	adds	r7, #16
 8004bd4:	46bd      	mov	sp, r7
 8004bd6:	bd80      	pop	{r7, pc}
 8004bd8:	40012c00 	.word	0x40012c00
 8004bdc:	40013400 	.word	0x40013400
 8004be0:	40014000 	.word	0x40014000
 8004be4:	40014400 	.word	0x40014400
 8004be8:	40014800 	.word	0x40014800
 8004bec:	40000400 	.word	0x40000400
 8004bf0:	40000800 	.word	0x40000800
 8004bf4:	40000c00 	.word	0x40000c00
 8004bf8:	00010007 	.word	0x00010007

08004bfc <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004bfc:	b580      	push	{r7, lr}
 8004bfe:	b082      	sub	sp, #8
 8004c00:	af00      	add	r7, sp, #0
 8004c02:	6078      	str	r0, [r7, #4]
 8004c04:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	2200      	movs	r2, #0
 8004c0c:	6839      	ldr	r1, [r7, #0]
 8004c0e:	4618      	mov	r0, r3
 8004c10:	f000 ffb2 	bl	8005b78 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	4a3e      	ldr	r2, [pc, #248]	; (8004d14 <HAL_TIM_PWM_Stop+0x118>)
 8004c1a:	4293      	cmp	r3, r2
 8004c1c:	d013      	beq.n	8004c46 <HAL_TIM_PWM_Stop+0x4a>
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	4a3d      	ldr	r2, [pc, #244]	; (8004d18 <HAL_TIM_PWM_Stop+0x11c>)
 8004c24:	4293      	cmp	r3, r2
 8004c26:	d00e      	beq.n	8004c46 <HAL_TIM_PWM_Stop+0x4a>
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	4a3b      	ldr	r2, [pc, #236]	; (8004d1c <HAL_TIM_PWM_Stop+0x120>)
 8004c2e:	4293      	cmp	r3, r2
 8004c30:	d009      	beq.n	8004c46 <HAL_TIM_PWM_Stop+0x4a>
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	4a3a      	ldr	r2, [pc, #232]	; (8004d20 <HAL_TIM_PWM_Stop+0x124>)
 8004c38:	4293      	cmp	r3, r2
 8004c3a:	d004      	beq.n	8004c46 <HAL_TIM_PWM_Stop+0x4a>
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	4a38      	ldr	r2, [pc, #224]	; (8004d24 <HAL_TIM_PWM_Stop+0x128>)
 8004c42:	4293      	cmp	r3, r2
 8004c44:	d101      	bne.n	8004c4a <HAL_TIM_PWM_Stop+0x4e>
 8004c46:	2301      	movs	r3, #1
 8004c48:	e000      	b.n	8004c4c <HAL_TIM_PWM_Stop+0x50>
 8004c4a:	2300      	movs	r3, #0
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d017      	beq.n	8004c80 <HAL_TIM_PWM_Stop+0x84>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	6a1a      	ldr	r2, [r3, #32]
 8004c56:	f241 1311 	movw	r3, #4369	; 0x1111
 8004c5a:	4013      	ands	r3, r2
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d10f      	bne.n	8004c80 <HAL_TIM_PWM_Stop+0x84>
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	6a1a      	ldr	r2, [r3, #32]
 8004c66:	f240 4344 	movw	r3, #1092	; 0x444
 8004c6a:	4013      	ands	r3, r2
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d107      	bne.n	8004c80 <HAL_TIM_PWM_Stop+0x84>
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004c7e:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	6a1a      	ldr	r2, [r3, #32]
 8004c86:	f241 1311 	movw	r3, #4369	; 0x1111
 8004c8a:	4013      	ands	r3, r2
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d10f      	bne.n	8004cb0 <HAL_TIM_PWM_Stop+0xb4>
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	6a1a      	ldr	r2, [r3, #32]
 8004c96:	f240 4344 	movw	r3, #1092	; 0x444
 8004c9a:	4013      	ands	r3, r2
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d107      	bne.n	8004cb0 <HAL_TIM_PWM_Stop+0xb4>
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	681a      	ldr	r2, [r3, #0]
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	f022 0201 	bic.w	r2, r2, #1
 8004cae:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8004cb0:	683b      	ldr	r3, [r7, #0]
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d104      	bne.n	8004cc0 <HAL_TIM_PWM_Stop+0xc4>
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	2201      	movs	r2, #1
 8004cba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004cbe:	e023      	b.n	8004d08 <HAL_TIM_PWM_Stop+0x10c>
 8004cc0:	683b      	ldr	r3, [r7, #0]
 8004cc2:	2b04      	cmp	r3, #4
 8004cc4:	d104      	bne.n	8004cd0 <HAL_TIM_PWM_Stop+0xd4>
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	2201      	movs	r2, #1
 8004cca:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004cce:	e01b      	b.n	8004d08 <HAL_TIM_PWM_Stop+0x10c>
 8004cd0:	683b      	ldr	r3, [r7, #0]
 8004cd2:	2b08      	cmp	r3, #8
 8004cd4:	d104      	bne.n	8004ce0 <HAL_TIM_PWM_Stop+0xe4>
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	2201      	movs	r2, #1
 8004cda:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004cde:	e013      	b.n	8004d08 <HAL_TIM_PWM_Stop+0x10c>
 8004ce0:	683b      	ldr	r3, [r7, #0]
 8004ce2:	2b0c      	cmp	r3, #12
 8004ce4:	d104      	bne.n	8004cf0 <HAL_TIM_PWM_Stop+0xf4>
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	2201      	movs	r2, #1
 8004cea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004cee:	e00b      	b.n	8004d08 <HAL_TIM_PWM_Stop+0x10c>
 8004cf0:	683b      	ldr	r3, [r7, #0]
 8004cf2:	2b10      	cmp	r3, #16
 8004cf4:	d104      	bne.n	8004d00 <HAL_TIM_PWM_Stop+0x104>
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	2201      	movs	r2, #1
 8004cfa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004cfe:	e003      	b.n	8004d08 <HAL_TIM_PWM_Stop+0x10c>
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	2201      	movs	r2, #1
 8004d04:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Return function status */
  return HAL_OK;
 8004d08:	2300      	movs	r3, #0
}
 8004d0a:	4618      	mov	r0, r3
 8004d0c:	3708      	adds	r7, #8
 8004d0e:	46bd      	mov	sp, r7
 8004d10:	bd80      	pop	{r7, pc}
 8004d12:	bf00      	nop
 8004d14:	40012c00 	.word	0x40012c00
 8004d18:	40013400 	.word	0x40013400
 8004d1c:	40014000 	.word	0x40014000
 8004d20:	40014400 	.word	0x40014400
 8004d24:	40014800 	.word	0x40014800

08004d28 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004d28:	b580      	push	{r7, lr}
 8004d2a:	b082      	sub	sp, #8
 8004d2c:	af00      	add	r7, sp, #0
 8004d2e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	691b      	ldr	r3, [r3, #16]
 8004d36:	f003 0302 	and.w	r3, r3, #2
 8004d3a:	2b02      	cmp	r3, #2
 8004d3c:	d122      	bne.n	8004d84 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	68db      	ldr	r3, [r3, #12]
 8004d44:	f003 0302 	and.w	r3, r3, #2
 8004d48:	2b02      	cmp	r3, #2
 8004d4a:	d11b      	bne.n	8004d84 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	f06f 0202 	mvn.w	r2, #2
 8004d54:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	2201      	movs	r2, #1
 8004d5a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	699b      	ldr	r3, [r3, #24]
 8004d62:	f003 0303 	and.w	r3, r3, #3
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d003      	beq.n	8004d72 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004d6a:	6878      	ldr	r0, [r7, #4]
 8004d6c:	f000 fadc 	bl	8005328 <HAL_TIM_IC_CaptureCallback>
 8004d70:	e005      	b.n	8004d7e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d72:	6878      	ldr	r0, [r7, #4]
 8004d74:	f000 face 	bl	8005314 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d78:	6878      	ldr	r0, [r7, #4]
 8004d7a:	f000 fadf 	bl	800533c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	2200      	movs	r2, #0
 8004d82:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	691b      	ldr	r3, [r3, #16]
 8004d8a:	f003 0304 	and.w	r3, r3, #4
 8004d8e:	2b04      	cmp	r3, #4
 8004d90:	d122      	bne.n	8004dd8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	68db      	ldr	r3, [r3, #12]
 8004d98:	f003 0304 	and.w	r3, r3, #4
 8004d9c:	2b04      	cmp	r3, #4
 8004d9e:	d11b      	bne.n	8004dd8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	f06f 0204 	mvn.w	r2, #4
 8004da8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	2202      	movs	r2, #2
 8004dae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	699b      	ldr	r3, [r3, #24]
 8004db6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d003      	beq.n	8004dc6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004dbe:	6878      	ldr	r0, [r7, #4]
 8004dc0:	f000 fab2 	bl	8005328 <HAL_TIM_IC_CaptureCallback>
 8004dc4:	e005      	b.n	8004dd2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004dc6:	6878      	ldr	r0, [r7, #4]
 8004dc8:	f000 faa4 	bl	8005314 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004dcc:	6878      	ldr	r0, [r7, #4]
 8004dce:	f000 fab5 	bl	800533c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	2200      	movs	r2, #0
 8004dd6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	691b      	ldr	r3, [r3, #16]
 8004dde:	f003 0308 	and.w	r3, r3, #8
 8004de2:	2b08      	cmp	r3, #8
 8004de4:	d122      	bne.n	8004e2c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	68db      	ldr	r3, [r3, #12]
 8004dec:	f003 0308 	and.w	r3, r3, #8
 8004df0:	2b08      	cmp	r3, #8
 8004df2:	d11b      	bne.n	8004e2c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	f06f 0208 	mvn.w	r2, #8
 8004dfc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	2204      	movs	r2, #4
 8004e02:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	69db      	ldr	r3, [r3, #28]
 8004e0a:	f003 0303 	and.w	r3, r3, #3
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d003      	beq.n	8004e1a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004e12:	6878      	ldr	r0, [r7, #4]
 8004e14:	f000 fa88 	bl	8005328 <HAL_TIM_IC_CaptureCallback>
 8004e18:	e005      	b.n	8004e26 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e1a:	6878      	ldr	r0, [r7, #4]
 8004e1c:	f000 fa7a 	bl	8005314 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e20:	6878      	ldr	r0, [r7, #4]
 8004e22:	f000 fa8b 	bl	800533c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	2200      	movs	r2, #0
 8004e2a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	691b      	ldr	r3, [r3, #16]
 8004e32:	f003 0310 	and.w	r3, r3, #16
 8004e36:	2b10      	cmp	r3, #16
 8004e38:	d122      	bne.n	8004e80 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	68db      	ldr	r3, [r3, #12]
 8004e40:	f003 0310 	and.w	r3, r3, #16
 8004e44:	2b10      	cmp	r3, #16
 8004e46:	d11b      	bne.n	8004e80 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	f06f 0210 	mvn.w	r2, #16
 8004e50:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	2208      	movs	r2, #8
 8004e56:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	69db      	ldr	r3, [r3, #28]
 8004e5e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d003      	beq.n	8004e6e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004e66:	6878      	ldr	r0, [r7, #4]
 8004e68:	f000 fa5e 	bl	8005328 <HAL_TIM_IC_CaptureCallback>
 8004e6c:	e005      	b.n	8004e7a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e6e:	6878      	ldr	r0, [r7, #4]
 8004e70:	f000 fa50 	bl	8005314 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e74:	6878      	ldr	r0, [r7, #4]
 8004e76:	f000 fa61 	bl	800533c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	2200      	movs	r2, #0
 8004e7e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	691b      	ldr	r3, [r3, #16]
 8004e86:	f003 0301 	and.w	r3, r3, #1
 8004e8a:	2b01      	cmp	r3, #1
 8004e8c:	d10e      	bne.n	8004eac <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	68db      	ldr	r3, [r3, #12]
 8004e94:	f003 0301 	and.w	r3, r3, #1
 8004e98:	2b01      	cmp	r3, #1
 8004e9a:	d107      	bne.n	8004eac <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	f06f 0201 	mvn.w	r2, #1
 8004ea4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004ea6:	6878      	ldr	r0, [r7, #4]
 8004ea8:	f7fc f942 	bl	8001130 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	691b      	ldr	r3, [r3, #16]
 8004eb2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004eb6:	2b80      	cmp	r3, #128	; 0x80
 8004eb8:	d10e      	bne.n	8004ed8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	68db      	ldr	r3, [r3, #12]
 8004ec0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ec4:	2b80      	cmp	r3, #128	; 0x80
 8004ec6:	d107      	bne.n	8004ed8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004ed0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004ed2:	6878      	ldr	r0, [r7, #4]
 8004ed4:	f000 ff08 	bl	8005ce8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	691b      	ldr	r3, [r3, #16]
 8004ede:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ee2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004ee6:	d10e      	bne.n	8004f06 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	68db      	ldr	r3, [r3, #12]
 8004eee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ef2:	2b80      	cmp	r3, #128	; 0x80
 8004ef4:	d107      	bne.n	8004f06 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8004efe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004f00:	6878      	ldr	r0, [r7, #4]
 8004f02:	f000 fefb 	bl	8005cfc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	691b      	ldr	r3, [r3, #16]
 8004f0c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f10:	2b40      	cmp	r3, #64	; 0x40
 8004f12:	d10e      	bne.n	8004f32 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	68db      	ldr	r3, [r3, #12]
 8004f1a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f1e:	2b40      	cmp	r3, #64	; 0x40
 8004f20:	d107      	bne.n	8004f32 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004f2a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004f2c:	6878      	ldr	r0, [r7, #4]
 8004f2e:	f000 fa0f 	bl	8005350 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	691b      	ldr	r3, [r3, #16]
 8004f38:	f003 0320 	and.w	r3, r3, #32
 8004f3c:	2b20      	cmp	r3, #32
 8004f3e:	d10e      	bne.n	8004f5e <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	68db      	ldr	r3, [r3, #12]
 8004f46:	f003 0320 	and.w	r3, r3, #32
 8004f4a:	2b20      	cmp	r3, #32
 8004f4c:	d107      	bne.n	8004f5e <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	f06f 0220 	mvn.w	r2, #32
 8004f56:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004f58:	6878      	ldr	r0, [r7, #4]
 8004f5a:	f000 febb 	bl	8005cd4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004f5e:	bf00      	nop
 8004f60:	3708      	adds	r7, #8
 8004f62:	46bd      	mov	sp, r7
 8004f64:	bd80      	pop	{r7, pc}
	...

08004f68 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004f68:	b580      	push	{r7, lr}
 8004f6a:	b084      	sub	sp, #16
 8004f6c:	af00      	add	r7, sp, #0
 8004f6e:	60f8      	str	r0, [r7, #12]
 8004f70:	60b9      	str	r1, [r7, #8]
 8004f72:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004f7a:	2b01      	cmp	r3, #1
 8004f7c:	d101      	bne.n	8004f82 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8004f7e:	2302      	movs	r3, #2
 8004f80:	e0fd      	b.n	800517e <HAL_TIM_PWM_ConfigChannel+0x216>
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	2201      	movs	r2, #1
 8004f86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	2b14      	cmp	r3, #20
 8004f8e:	f200 80f0 	bhi.w	8005172 <HAL_TIM_PWM_ConfigChannel+0x20a>
 8004f92:	a201      	add	r2, pc, #4	; (adr r2, 8004f98 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8004f94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f98:	08004fed 	.word	0x08004fed
 8004f9c:	08005173 	.word	0x08005173
 8004fa0:	08005173 	.word	0x08005173
 8004fa4:	08005173 	.word	0x08005173
 8004fa8:	0800502d 	.word	0x0800502d
 8004fac:	08005173 	.word	0x08005173
 8004fb0:	08005173 	.word	0x08005173
 8004fb4:	08005173 	.word	0x08005173
 8004fb8:	0800506f 	.word	0x0800506f
 8004fbc:	08005173 	.word	0x08005173
 8004fc0:	08005173 	.word	0x08005173
 8004fc4:	08005173 	.word	0x08005173
 8004fc8:	080050af 	.word	0x080050af
 8004fcc:	08005173 	.word	0x08005173
 8004fd0:	08005173 	.word	0x08005173
 8004fd4:	08005173 	.word	0x08005173
 8004fd8:	080050f1 	.word	0x080050f1
 8004fdc:	08005173 	.word	0x08005173
 8004fe0:	08005173 	.word	0x08005173
 8004fe4:	08005173 	.word	0x08005173
 8004fe8:	08005131 	.word	0x08005131
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	68b9      	ldr	r1, [r7, #8]
 8004ff2:	4618      	mov	r0, r3
 8004ff4:	f000 fa50 	bl	8005498 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	699a      	ldr	r2, [r3, #24]
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	f042 0208 	orr.w	r2, r2, #8
 8005006:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	699a      	ldr	r2, [r3, #24]
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	f022 0204 	bic.w	r2, r2, #4
 8005016:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	6999      	ldr	r1, [r3, #24]
 800501e:	68bb      	ldr	r3, [r7, #8]
 8005020:	691a      	ldr	r2, [r3, #16]
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	430a      	orrs	r2, r1
 8005028:	619a      	str	r2, [r3, #24]
      break;
 800502a:	e0a3      	b.n	8005174 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	68b9      	ldr	r1, [r7, #8]
 8005032:	4618      	mov	r0, r3
 8005034:	f000 fac0 	bl	80055b8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	699a      	ldr	r2, [r3, #24]
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005046:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	699a      	ldr	r2, [r3, #24]
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005056:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	6999      	ldr	r1, [r3, #24]
 800505e:	68bb      	ldr	r3, [r7, #8]
 8005060:	691b      	ldr	r3, [r3, #16]
 8005062:	021a      	lsls	r2, r3, #8
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	430a      	orrs	r2, r1
 800506a:	619a      	str	r2, [r3, #24]
      break;
 800506c:	e082      	b.n	8005174 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	68b9      	ldr	r1, [r7, #8]
 8005074:	4618      	mov	r0, r3
 8005076:	f000 fb29 	bl	80056cc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	69da      	ldr	r2, [r3, #28]
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	f042 0208 	orr.w	r2, r2, #8
 8005088:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	69da      	ldr	r2, [r3, #28]
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	f022 0204 	bic.w	r2, r2, #4
 8005098:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	69d9      	ldr	r1, [r3, #28]
 80050a0:	68bb      	ldr	r3, [r7, #8]
 80050a2:	691a      	ldr	r2, [r3, #16]
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	430a      	orrs	r2, r1
 80050aa:	61da      	str	r2, [r3, #28]
      break;
 80050ac:	e062      	b.n	8005174 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	68b9      	ldr	r1, [r7, #8]
 80050b4:	4618      	mov	r0, r3
 80050b6:	f000 fb91 	bl	80057dc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	69da      	ldr	r2, [r3, #28]
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80050c8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	69da      	ldr	r2, [r3, #28]
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80050d8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	69d9      	ldr	r1, [r3, #28]
 80050e0:	68bb      	ldr	r3, [r7, #8]
 80050e2:	691b      	ldr	r3, [r3, #16]
 80050e4:	021a      	lsls	r2, r3, #8
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	430a      	orrs	r2, r1
 80050ec:	61da      	str	r2, [r3, #28]
      break;
 80050ee:	e041      	b.n	8005174 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	68b9      	ldr	r1, [r7, #8]
 80050f6:	4618      	mov	r0, r3
 80050f8:	f000 fbda 	bl	80058b0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	f042 0208 	orr.w	r2, r2, #8
 800510a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	f022 0204 	bic.w	r2, r2, #4
 800511a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8005122:	68bb      	ldr	r3, [r7, #8]
 8005124:	691a      	ldr	r2, [r3, #16]
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	430a      	orrs	r2, r1
 800512c:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800512e:	e021      	b.n	8005174 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	68b9      	ldr	r1, [r7, #8]
 8005136:	4618      	mov	r0, r3
 8005138:	f000 fc1e 	bl	8005978 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800514a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800515a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8005162:	68bb      	ldr	r3, [r7, #8]
 8005164:	691b      	ldr	r3, [r3, #16]
 8005166:	021a      	lsls	r2, r3, #8
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	430a      	orrs	r2, r1
 800516e:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8005170:	e000      	b.n	8005174 <HAL_TIM_PWM_ConfigChannel+0x20c>
    }

    default:
      break;
 8005172:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	2200      	movs	r2, #0
 8005178:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800517c:	2300      	movs	r3, #0
}
 800517e:	4618      	mov	r0, r3
 8005180:	3710      	adds	r7, #16
 8005182:	46bd      	mov	sp, r7
 8005184:	bd80      	pop	{r7, pc}
 8005186:	bf00      	nop

08005188 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005188:	b580      	push	{r7, lr}
 800518a:	b084      	sub	sp, #16
 800518c:	af00      	add	r7, sp, #0
 800518e:	6078      	str	r0, [r7, #4]
 8005190:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005198:	2b01      	cmp	r3, #1
 800519a:	d101      	bne.n	80051a0 <HAL_TIM_ConfigClockSource+0x18>
 800519c:	2302      	movs	r3, #2
 800519e:	e0b5      	b.n	800530c <HAL_TIM_ConfigClockSource+0x184>
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	2201      	movs	r2, #1
 80051a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	2202      	movs	r2, #2
 80051ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	689b      	ldr	r3, [r3, #8]
 80051b6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80051be:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80051c2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80051ca:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	68fa      	ldr	r2, [r7, #12]
 80051d2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80051d4:	683b      	ldr	r3, [r7, #0]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80051dc:	d03e      	beq.n	800525c <HAL_TIM_ConfigClockSource+0xd4>
 80051de:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80051e2:	f200 8087 	bhi.w	80052f4 <HAL_TIM_ConfigClockSource+0x16c>
 80051e6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80051ea:	f000 8085 	beq.w	80052f8 <HAL_TIM_ConfigClockSource+0x170>
 80051ee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80051f2:	d87f      	bhi.n	80052f4 <HAL_TIM_ConfigClockSource+0x16c>
 80051f4:	2b70      	cmp	r3, #112	; 0x70
 80051f6:	d01a      	beq.n	800522e <HAL_TIM_ConfigClockSource+0xa6>
 80051f8:	2b70      	cmp	r3, #112	; 0x70
 80051fa:	d87b      	bhi.n	80052f4 <HAL_TIM_ConfigClockSource+0x16c>
 80051fc:	2b60      	cmp	r3, #96	; 0x60
 80051fe:	d050      	beq.n	80052a2 <HAL_TIM_ConfigClockSource+0x11a>
 8005200:	2b60      	cmp	r3, #96	; 0x60
 8005202:	d877      	bhi.n	80052f4 <HAL_TIM_ConfigClockSource+0x16c>
 8005204:	2b50      	cmp	r3, #80	; 0x50
 8005206:	d03c      	beq.n	8005282 <HAL_TIM_ConfigClockSource+0xfa>
 8005208:	2b50      	cmp	r3, #80	; 0x50
 800520a:	d873      	bhi.n	80052f4 <HAL_TIM_ConfigClockSource+0x16c>
 800520c:	2b40      	cmp	r3, #64	; 0x40
 800520e:	d058      	beq.n	80052c2 <HAL_TIM_ConfigClockSource+0x13a>
 8005210:	2b40      	cmp	r3, #64	; 0x40
 8005212:	d86f      	bhi.n	80052f4 <HAL_TIM_ConfigClockSource+0x16c>
 8005214:	2b30      	cmp	r3, #48	; 0x30
 8005216:	d064      	beq.n	80052e2 <HAL_TIM_ConfigClockSource+0x15a>
 8005218:	2b30      	cmp	r3, #48	; 0x30
 800521a:	d86b      	bhi.n	80052f4 <HAL_TIM_ConfigClockSource+0x16c>
 800521c:	2b20      	cmp	r3, #32
 800521e:	d060      	beq.n	80052e2 <HAL_TIM_ConfigClockSource+0x15a>
 8005220:	2b20      	cmp	r3, #32
 8005222:	d867      	bhi.n	80052f4 <HAL_TIM_ConfigClockSource+0x16c>
 8005224:	2b00      	cmp	r3, #0
 8005226:	d05c      	beq.n	80052e2 <HAL_TIM_ConfigClockSource+0x15a>
 8005228:	2b10      	cmp	r3, #16
 800522a:	d05a      	beq.n	80052e2 <HAL_TIM_ConfigClockSource+0x15a>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 800522c:	e062      	b.n	80052f4 <HAL_TIM_ConfigClockSource+0x16c>
      TIM_ETR_SetConfig(htim->Instance,
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	6818      	ldr	r0, [r3, #0]
 8005232:	683b      	ldr	r3, [r7, #0]
 8005234:	6899      	ldr	r1, [r3, #8]
 8005236:	683b      	ldr	r3, [r7, #0]
 8005238:	685a      	ldr	r2, [r3, #4]
 800523a:	683b      	ldr	r3, [r7, #0]
 800523c:	68db      	ldr	r3, [r3, #12]
 800523e:	f000 fc7b 	bl	8005b38 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	689b      	ldr	r3, [r3, #8]
 8005248:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005250:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	68fa      	ldr	r2, [r7, #12]
 8005258:	609a      	str	r2, [r3, #8]
      break;
 800525a:	e04e      	b.n	80052fa <HAL_TIM_ConfigClockSource+0x172>
      TIM_ETR_SetConfig(htim->Instance,
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	6818      	ldr	r0, [r3, #0]
 8005260:	683b      	ldr	r3, [r7, #0]
 8005262:	6899      	ldr	r1, [r3, #8]
 8005264:	683b      	ldr	r3, [r7, #0]
 8005266:	685a      	ldr	r2, [r3, #4]
 8005268:	683b      	ldr	r3, [r7, #0]
 800526a:	68db      	ldr	r3, [r3, #12]
 800526c:	f000 fc64 	bl	8005b38 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	689a      	ldr	r2, [r3, #8]
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800527e:	609a      	str	r2, [r3, #8]
      break;
 8005280:	e03b      	b.n	80052fa <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	6818      	ldr	r0, [r3, #0]
 8005286:	683b      	ldr	r3, [r7, #0]
 8005288:	6859      	ldr	r1, [r3, #4]
 800528a:	683b      	ldr	r3, [r7, #0]
 800528c:	68db      	ldr	r3, [r3, #12]
 800528e:	461a      	mov	r2, r3
 8005290:	f000 fbd8 	bl	8005a44 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	2150      	movs	r1, #80	; 0x50
 800529a:	4618      	mov	r0, r3
 800529c:	f000 fc31 	bl	8005b02 <TIM_ITRx_SetConfig>
      break;
 80052a0:	e02b      	b.n	80052fa <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	6818      	ldr	r0, [r3, #0]
 80052a6:	683b      	ldr	r3, [r7, #0]
 80052a8:	6859      	ldr	r1, [r3, #4]
 80052aa:	683b      	ldr	r3, [r7, #0]
 80052ac:	68db      	ldr	r3, [r3, #12]
 80052ae:	461a      	mov	r2, r3
 80052b0:	f000 fbf7 	bl	8005aa2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	2160      	movs	r1, #96	; 0x60
 80052ba:	4618      	mov	r0, r3
 80052bc:	f000 fc21 	bl	8005b02 <TIM_ITRx_SetConfig>
      break;
 80052c0:	e01b      	b.n	80052fa <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	6818      	ldr	r0, [r3, #0]
 80052c6:	683b      	ldr	r3, [r7, #0]
 80052c8:	6859      	ldr	r1, [r3, #4]
 80052ca:	683b      	ldr	r3, [r7, #0]
 80052cc:	68db      	ldr	r3, [r3, #12]
 80052ce:	461a      	mov	r2, r3
 80052d0:	f000 fbb8 	bl	8005a44 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	2140      	movs	r1, #64	; 0x40
 80052da:	4618      	mov	r0, r3
 80052dc:	f000 fc11 	bl	8005b02 <TIM_ITRx_SetConfig>
      break;
 80052e0:	e00b      	b.n	80052fa <HAL_TIM_ConfigClockSource+0x172>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681a      	ldr	r2, [r3, #0]
 80052e6:	683b      	ldr	r3, [r7, #0]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	4619      	mov	r1, r3
 80052ec:	4610      	mov	r0, r2
 80052ee:	f000 fc08 	bl	8005b02 <TIM_ITRx_SetConfig>
        break;
 80052f2:	e002      	b.n	80052fa <HAL_TIM_ConfigClockSource+0x172>
      break;
 80052f4:	bf00      	nop
 80052f6:	e000      	b.n	80052fa <HAL_TIM_ConfigClockSource+0x172>
      break;
 80052f8:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	2201      	movs	r2, #1
 80052fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	2200      	movs	r2, #0
 8005306:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800530a:	2300      	movs	r3, #0
}
 800530c:	4618      	mov	r0, r3
 800530e:	3710      	adds	r7, #16
 8005310:	46bd      	mov	sp, r7
 8005312:	bd80      	pop	{r7, pc}

08005314 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005314:	b480      	push	{r7}
 8005316:	b083      	sub	sp, #12
 8005318:	af00      	add	r7, sp, #0
 800531a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800531c:	bf00      	nop
 800531e:	370c      	adds	r7, #12
 8005320:	46bd      	mov	sp, r7
 8005322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005326:	4770      	bx	lr

08005328 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005328:	b480      	push	{r7}
 800532a:	b083      	sub	sp, #12
 800532c:	af00      	add	r7, sp, #0
 800532e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005330:	bf00      	nop
 8005332:	370c      	adds	r7, #12
 8005334:	46bd      	mov	sp, r7
 8005336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800533a:	4770      	bx	lr

0800533c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800533c:	b480      	push	{r7}
 800533e:	b083      	sub	sp, #12
 8005340:	af00      	add	r7, sp, #0
 8005342:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005344:	bf00      	nop
 8005346:	370c      	adds	r7, #12
 8005348:	46bd      	mov	sp, r7
 800534a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800534e:	4770      	bx	lr

08005350 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005350:	b480      	push	{r7}
 8005352:	b083      	sub	sp, #12
 8005354:	af00      	add	r7, sp, #0
 8005356:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005358:	bf00      	nop
 800535a:	370c      	adds	r7, #12
 800535c:	46bd      	mov	sp, r7
 800535e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005362:	4770      	bx	lr

08005364 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005364:	b480      	push	{r7}
 8005366:	b085      	sub	sp, #20
 8005368:	af00      	add	r7, sp, #0
 800536a:	6078      	str	r0, [r7, #4]
 800536c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	4a40      	ldr	r2, [pc, #256]	; (8005478 <TIM_Base_SetConfig+0x114>)
 8005378:	4293      	cmp	r3, r2
 800537a:	d013      	beq.n	80053a4 <TIM_Base_SetConfig+0x40>
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005382:	d00f      	beq.n	80053a4 <TIM_Base_SetConfig+0x40>
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	4a3d      	ldr	r2, [pc, #244]	; (800547c <TIM_Base_SetConfig+0x118>)
 8005388:	4293      	cmp	r3, r2
 800538a:	d00b      	beq.n	80053a4 <TIM_Base_SetConfig+0x40>
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	4a3c      	ldr	r2, [pc, #240]	; (8005480 <TIM_Base_SetConfig+0x11c>)
 8005390:	4293      	cmp	r3, r2
 8005392:	d007      	beq.n	80053a4 <TIM_Base_SetConfig+0x40>
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	4a3b      	ldr	r2, [pc, #236]	; (8005484 <TIM_Base_SetConfig+0x120>)
 8005398:	4293      	cmp	r3, r2
 800539a:	d003      	beq.n	80053a4 <TIM_Base_SetConfig+0x40>
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	4a3a      	ldr	r2, [pc, #232]	; (8005488 <TIM_Base_SetConfig+0x124>)
 80053a0:	4293      	cmp	r3, r2
 80053a2:	d108      	bne.n	80053b6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80053aa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80053ac:	683b      	ldr	r3, [r7, #0]
 80053ae:	685b      	ldr	r3, [r3, #4]
 80053b0:	68fa      	ldr	r2, [r7, #12]
 80053b2:	4313      	orrs	r3, r2
 80053b4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	4a2f      	ldr	r2, [pc, #188]	; (8005478 <TIM_Base_SetConfig+0x114>)
 80053ba:	4293      	cmp	r3, r2
 80053bc:	d01f      	beq.n	80053fe <TIM_Base_SetConfig+0x9a>
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80053c4:	d01b      	beq.n	80053fe <TIM_Base_SetConfig+0x9a>
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	4a2c      	ldr	r2, [pc, #176]	; (800547c <TIM_Base_SetConfig+0x118>)
 80053ca:	4293      	cmp	r3, r2
 80053cc:	d017      	beq.n	80053fe <TIM_Base_SetConfig+0x9a>
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	4a2b      	ldr	r2, [pc, #172]	; (8005480 <TIM_Base_SetConfig+0x11c>)
 80053d2:	4293      	cmp	r3, r2
 80053d4:	d013      	beq.n	80053fe <TIM_Base_SetConfig+0x9a>
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	4a2a      	ldr	r2, [pc, #168]	; (8005484 <TIM_Base_SetConfig+0x120>)
 80053da:	4293      	cmp	r3, r2
 80053dc:	d00f      	beq.n	80053fe <TIM_Base_SetConfig+0x9a>
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	4a29      	ldr	r2, [pc, #164]	; (8005488 <TIM_Base_SetConfig+0x124>)
 80053e2:	4293      	cmp	r3, r2
 80053e4:	d00b      	beq.n	80053fe <TIM_Base_SetConfig+0x9a>
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	4a28      	ldr	r2, [pc, #160]	; (800548c <TIM_Base_SetConfig+0x128>)
 80053ea:	4293      	cmp	r3, r2
 80053ec:	d007      	beq.n	80053fe <TIM_Base_SetConfig+0x9a>
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	4a27      	ldr	r2, [pc, #156]	; (8005490 <TIM_Base_SetConfig+0x12c>)
 80053f2:	4293      	cmp	r3, r2
 80053f4:	d003      	beq.n	80053fe <TIM_Base_SetConfig+0x9a>
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	4a26      	ldr	r2, [pc, #152]	; (8005494 <TIM_Base_SetConfig+0x130>)
 80053fa:	4293      	cmp	r3, r2
 80053fc:	d108      	bne.n	8005410 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005404:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005406:	683b      	ldr	r3, [r7, #0]
 8005408:	68db      	ldr	r3, [r3, #12]
 800540a:	68fa      	ldr	r2, [r7, #12]
 800540c:	4313      	orrs	r3, r2
 800540e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005416:	683b      	ldr	r3, [r7, #0]
 8005418:	695b      	ldr	r3, [r3, #20]
 800541a:	4313      	orrs	r3, r2
 800541c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	68fa      	ldr	r2, [r7, #12]
 8005422:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005424:	683b      	ldr	r3, [r7, #0]
 8005426:	689a      	ldr	r2, [r3, #8]
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800542c:	683b      	ldr	r3, [r7, #0]
 800542e:	681a      	ldr	r2, [r3, #0]
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	4a10      	ldr	r2, [pc, #64]	; (8005478 <TIM_Base_SetConfig+0x114>)
 8005438:	4293      	cmp	r3, r2
 800543a:	d00f      	beq.n	800545c <TIM_Base_SetConfig+0xf8>
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	4a12      	ldr	r2, [pc, #72]	; (8005488 <TIM_Base_SetConfig+0x124>)
 8005440:	4293      	cmp	r3, r2
 8005442:	d00b      	beq.n	800545c <TIM_Base_SetConfig+0xf8>
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	4a11      	ldr	r2, [pc, #68]	; (800548c <TIM_Base_SetConfig+0x128>)
 8005448:	4293      	cmp	r3, r2
 800544a:	d007      	beq.n	800545c <TIM_Base_SetConfig+0xf8>
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	4a10      	ldr	r2, [pc, #64]	; (8005490 <TIM_Base_SetConfig+0x12c>)
 8005450:	4293      	cmp	r3, r2
 8005452:	d003      	beq.n	800545c <TIM_Base_SetConfig+0xf8>
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	4a0f      	ldr	r2, [pc, #60]	; (8005494 <TIM_Base_SetConfig+0x130>)
 8005458:	4293      	cmp	r3, r2
 800545a:	d103      	bne.n	8005464 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800545c:	683b      	ldr	r3, [r7, #0]
 800545e:	691a      	ldr	r2, [r3, #16]
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	2201      	movs	r2, #1
 8005468:	615a      	str	r2, [r3, #20]
}
 800546a:	bf00      	nop
 800546c:	3714      	adds	r7, #20
 800546e:	46bd      	mov	sp, r7
 8005470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005474:	4770      	bx	lr
 8005476:	bf00      	nop
 8005478:	40012c00 	.word	0x40012c00
 800547c:	40000400 	.word	0x40000400
 8005480:	40000800 	.word	0x40000800
 8005484:	40000c00 	.word	0x40000c00
 8005488:	40013400 	.word	0x40013400
 800548c:	40014000 	.word	0x40014000
 8005490:	40014400 	.word	0x40014400
 8005494:	40014800 	.word	0x40014800

08005498 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005498:	b480      	push	{r7}
 800549a:	b087      	sub	sp, #28
 800549c:	af00      	add	r7, sp, #0
 800549e:	6078      	str	r0, [r7, #4]
 80054a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	6a1b      	ldr	r3, [r3, #32]
 80054a6:	f023 0201 	bic.w	r2, r3, #1
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	6a1b      	ldr	r3, [r3, #32]
 80054b2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	685b      	ldr	r3, [r3, #4]
 80054b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	699b      	ldr	r3, [r3, #24]
 80054be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80054c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80054ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	f023 0303 	bic.w	r3, r3, #3
 80054d2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80054d4:	683b      	ldr	r3, [r7, #0]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	68fa      	ldr	r2, [r7, #12]
 80054da:	4313      	orrs	r3, r2
 80054dc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80054de:	697b      	ldr	r3, [r7, #20]
 80054e0:	f023 0302 	bic.w	r3, r3, #2
 80054e4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80054e6:	683b      	ldr	r3, [r7, #0]
 80054e8:	689b      	ldr	r3, [r3, #8]
 80054ea:	697a      	ldr	r2, [r7, #20]
 80054ec:	4313      	orrs	r3, r2
 80054ee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	4a2c      	ldr	r2, [pc, #176]	; (80055a4 <TIM_OC1_SetConfig+0x10c>)
 80054f4:	4293      	cmp	r3, r2
 80054f6:	d00f      	beq.n	8005518 <TIM_OC1_SetConfig+0x80>
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	4a2b      	ldr	r2, [pc, #172]	; (80055a8 <TIM_OC1_SetConfig+0x110>)
 80054fc:	4293      	cmp	r3, r2
 80054fe:	d00b      	beq.n	8005518 <TIM_OC1_SetConfig+0x80>
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	4a2a      	ldr	r2, [pc, #168]	; (80055ac <TIM_OC1_SetConfig+0x114>)
 8005504:	4293      	cmp	r3, r2
 8005506:	d007      	beq.n	8005518 <TIM_OC1_SetConfig+0x80>
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	4a29      	ldr	r2, [pc, #164]	; (80055b0 <TIM_OC1_SetConfig+0x118>)
 800550c:	4293      	cmp	r3, r2
 800550e:	d003      	beq.n	8005518 <TIM_OC1_SetConfig+0x80>
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	4a28      	ldr	r2, [pc, #160]	; (80055b4 <TIM_OC1_SetConfig+0x11c>)
 8005514:	4293      	cmp	r3, r2
 8005516:	d10c      	bne.n	8005532 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005518:	697b      	ldr	r3, [r7, #20]
 800551a:	f023 0308 	bic.w	r3, r3, #8
 800551e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005520:	683b      	ldr	r3, [r7, #0]
 8005522:	68db      	ldr	r3, [r3, #12]
 8005524:	697a      	ldr	r2, [r7, #20]
 8005526:	4313      	orrs	r3, r2
 8005528:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800552a:	697b      	ldr	r3, [r7, #20]
 800552c:	f023 0304 	bic.w	r3, r3, #4
 8005530:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	4a1b      	ldr	r2, [pc, #108]	; (80055a4 <TIM_OC1_SetConfig+0x10c>)
 8005536:	4293      	cmp	r3, r2
 8005538:	d00f      	beq.n	800555a <TIM_OC1_SetConfig+0xc2>
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	4a1a      	ldr	r2, [pc, #104]	; (80055a8 <TIM_OC1_SetConfig+0x110>)
 800553e:	4293      	cmp	r3, r2
 8005540:	d00b      	beq.n	800555a <TIM_OC1_SetConfig+0xc2>
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	4a19      	ldr	r2, [pc, #100]	; (80055ac <TIM_OC1_SetConfig+0x114>)
 8005546:	4293      	cmp	r3, r2
 8005548:	d007      	beq.n	800555a <TIM_OC1_SetConfig+0xc2>
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	4a18      	ldr	r2, [pc, #96]	; (80055b0 <TIM_OC1_SetConfig+0x118>)
 800554e:	4293      	cmp	r3, r2
 8005550:	d003      	beq.n	800555a <TIM_OC1_SetConfig+0xc2>
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	4a17      	ldr	r2, [pc, #92]	; (80055b4 <TIM_OC1_SetConfig+0x11c>)
 8005556:	4293      	cmp	r3, r2
 8005558:	d111      	bne.n	800557e <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800555a:	693b      	ldr	r3, [r7, #16]
 800555c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005560:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005562:	693b      	ldr	r3, [r7, #16]
 8005564:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005568:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800556a:	683b      	ldr	r3, [r7, #0]
 800556c:	695b      	ldr	r3, [r3, #20]
 800556e:	693a      	ldr	r2, [r7, #16]
 8005570:	4313      	orrs	r3, r2
 8005572:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005574:	683b      	ldr	r3, [r7, #0]
 8005576:	699b      	ldr	r3, [r3, #24]
 8005578:	693a      	ldr	r2, [r7, #16]
 800557a:	4313      	orrs	r3, r2
 800557c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	693a      	ldr	r2, [r7, #16]
 8005582:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	68fa      	ldr	r2, [r7, #12]
 8005588:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800558a:	683b      	ldr	r3, [r7, #0]
 800558c:	685a      	ldr	r2, [r3, #4]
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	697a      	ldr	r2, [r7, #20]
 8005596:	621a      	str	r2, [r3, #32]
}
 8005598:	bf00      	nop
 800559a:	371c      	adds	r7, #28
 800559c:	46bd      	mov	sp, r7
 800559e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a2:	4770      	bx	lr
 80055a4:	40012c00 	.word	0x40012c00
 80055a8:	40013400 	.word	0x40013400
 80055ac:	40014000 	.word	0x40014000
 80055b0:	40014400 	.word	0x40014400
 80055b4:	40014800 	.word	0x40014800

080055b8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80055b8:	b480      	push	{r7}
 80055ba:	b087      	sub	sp, #28
 80055bc:	af00      	add	r7, sp, #0
 80055be:	6078      	str	r0, [r7, #4]
 80055c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	6a1b      	ldr	r3, [r3, #32]
 80055c6:	f023 0210 	bic.w	r2, r3, #16
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	6a1b      	ldr	r3, [r3, #32]
 80055d2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	685b      	ldr	r3, [r3, #4]
 80055d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	699b      	ldr	r3, [r3, #24]
 80055de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80055e6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80055ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80055f2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80055f4:	683b      	ldr	r3, [r7, #0]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	021b      	lsls	r3, r3, #8
 80055fa:	68fa      	ldr	r2, [r7, #12]
 80055fc:	4313      	orrs	r3, r2
 80055fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005600:	697b      	ldr	r3, [r7, #20]
 8005602:	f023 0320 	bic.w	r3, r3, #32
 8005606:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005608:	683b      	ldr	r3, [r7, #0]
 800560a:	689b      	ldr	r3, [r3, #8]
 800560c:	011b      	lsls	r3, r3, #4
 800560e:	697a      	ldr	r2, [r7, #20]
 8005610:	4313      	orrs	r3, r2
 8005612:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	4a28      	ldr	r2, [pc, #160]	; (80056b8 <TIM_OC2_SetConfig+0x100>)
 8005618:	4293      	cmp	r3, r2
 800561a:	d003      	beq.n	8005624 <TIM_OC2_SetConfig+0x6c>
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	4a27      	ldr	r2, [pc, #156]	; (80056bc <TIM_OC2_SetConfig+0x104>)
 8005620:	4293      	cmp	r3, r2
 8005622:	d10d      	bne.n	8005640 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005624:	697b      	ldr	r3, [r7, #20]
 8005626:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800562a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800562c:	683b      	ldr	r3, [r7, #0]
 800562e:	68db      	ldr	r3, [r3, #12]
 8005630:	011b      	lsls	r3, r3, #4
 8005632:	697a      	ldr	r2, [r7, #20]
 8005634:	4313      	orrs	r3, r2
 8005636:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005638:	697b      	ldr	r3, [r7, #20]
 800563a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800563e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	4a1d      	ldr	r2, [pc, #116]	; (80056b8 <TIM_OC2_SetConfig+0x100>)
 8005644:	4293      	cmp	r3, r2
 8005646:	d00f      	beq.n	8005668 <TIM_OC2_SetConfig+0xb0>
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	4a1c      	ldr	r2, [pc, #112]	; (80056bc <TIM_OC2_SetConfig+0x104>)
 800564c:	4293      	cmp	r3, r2
 800564e:	d00b      	beq.n	8005668 <TIM_OC2_SetConfig+0xb0>
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	4a1b      	ldr	r2, [pc, #108]	; (80056c0 <TIM_OC2_SetConfig+0x108>)
 8005654:	4293      	cmp	r3, r2
 8005656:	d007      	beq.n	8005668 <TIM_OC2_SetConfig+0xb0>
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	4a1a      	ldr	r2, [pc, #104]	; (80056c4 <TIM_OC2_SetConfig+0x10c>)
 800565c:	4293      	cmp	r3, r2
 800565e:	d003      	beq.n	8005668 <TIM_OC2_SetConfig+0xb0>
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	4a19      	ldr	r2, [pc, #100]	; (80056c8 <TIM_OC2_SetConfig+0x110>)
 8005664:	4293      	cmp	r3, r2
 8005666:	d113      	bne.n	8005690 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005668:	693b      	ldr	r3, [r7, #16]
 800566a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800566e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005670:	693b      	ldr	r3, [r7, #16]
 8005672:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005676:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005678:	683b      	ldr	r3, [r7, #0]
 800567a:	695b      	ldr	r3, [r3, #20]
 800567c:	009b      	lsls	r3, r3, #2
 800567e:	693a      	ldr	r2, [r7, #16]
 8005680:	4313      	orrs	r3, r2
 8005682:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005684:	683b      	ldr	r3, [r7, #0]
 8005686:	699b      	ldr	r3, [r3, #24]
 8005688:	009b      	lsls	r3, r3, #2
 800568a:	693a      	ldr	r2, [r7, #16]
 800568c:	4313      	orrs	r3, r2
 800568e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	693a      	ldr	r2, [r7, #16]
 8005694:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	68fa      	ldr	r2, [r7, #12]
 800569a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800569c:	683b      	ldr	r3, [r7, #0]
 800569e:	685a      	ldr	r2, [r3, #4]
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	697a      	ldr	r2, [r7, #20]
 80056a8:	621a      	str	r2, [r3, #32]
}
 80056aa:	bf00      	nop
 80056ac:	371c      	adds	r7, #28
 80056ae:	46bd      	mov	sp, r7
 80056b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056b4:	4770      	bx	lr
 80056b6:	bf00      	nop
 80056b8:	40012c00 	.word	0x40012c00
 80056bc:	40013400 	.word	0x40013400
 80056c0:	40014000 	.word	0x40014000
 80056c4:	40014400 	.word	0x40014400
 80056c8:	40014800 	.word	0x40014800

080056cc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80056cc:	b480      	push	{r7}
 80056ce:	b087      	sub	sp, #28
 80056d0:	af00      	add	r7, sp, #0
 80056d2:	6078      	str	r0, [r7, #4]
 80056d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	6a1b      	ldr	r3, [r3, #32]
 80056da:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	6a1b      	ldr	r3, [r3, #32]
 80056e6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	685b      	ldr	r3, [r3, #4]
 80056ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	69db      	ldr	r3, [r3, #28]
 80056f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80056fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80056fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	f023 0303 	bic.w	r3, r3, #3
 8005706:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005708:	683b      	ldr	r3, [r7, #0]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	68fa      	ldr	r2, [r7, #12]
 800570e:	4313      	orrs	r3, r2
 8005710:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005712:	697b      	ldr	r3, [r7, #20]
 8005714:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005718:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800571a:	683b      	ldr	r3, [r7, #0]
 800571c:	689b      	ldr	r3, [r3, #8]
 800571e:	021b      	lsls	r3, r3, #8
 8005720:	697a      	ldr	r2, [r7, #20]
 8005722:	4313      	orrs	r3, r2
 8005724:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	4a27      	ldr	r2, [pc, #156]	; (80057c8 <TIM_OC3_SetConfig+0xfc>)
 800572a:	4293      	cmp	r3, r2
 800572c:	d003      	beq.n	8005736 <TIM_OC3_SetConfig+0x6a>
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	4a26      	ldr	r2, [pc, #152]	; (80057cc <TIM_OC3_SetConfig+0x100>)
 8005732:	4293      	cmp	r3, r2
 8005734:	d10d      	bne.n	8005752 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005736:	697b      	ldr	r3, [r7, #20]
 8005738:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800573c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800573e:	683b      	ldr	r3, [r7, #0]
 8005740:	68db      	ldr	r3, [r3, #12]
 8005742:	021b      	lsls	r3, r3, #8
 8005744:	697a      	ldr	r2, [r7, #20]
 8005746:	4313      	orrs	r3, r2
 8005748:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800574a:	697b      	ldr	r3, [r7, #20]
 800574c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005750:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	4a1c      	ldr	r2, [pc, #112]	; (80057c8 <TIM_OC3_SetConfig+0xfc>)
 8005756:	4293      	cmp	r3, r2
 8005758:	d00f      	beq.n	800577a <TIM_OC3_SetConfig+0xae>
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	4a1b      	ldr	r2, [pc, #108]	; (80057cc <TIM_OC3_SetConfig+0x100>)
 800575e:	4293      	cmp	r3, r2
 8005760:	d00b      	beq.n	800577a <TIM_OC3_SetConfig+0xae>
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	4a1a      	ldr	r2, [pc, #104]	; (80057d0 <TIM_OC3_SetConfig+0x104>)
 8005766:	4293      	cmp	r3, r2
 8005768:	d007      	beq.n	800577a <TIM_OC3_SetConfig+0xae>
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	4a19      	ldr	r2, [pc, #100]	; (80057d4 <TIM_OC3_SetConfig+0x108>)
 800576e:	4293      	cmp	r3, r2
 8005770:	d003      	beq.n	800577a <TIM_OC3_SetConfig+0xae>
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	4a18      	ldr	r2, [pc, #96]	; (80057d8 <TIM_OC3_SetConfig+0x10c>)
 8005776:	4293      	cmp	r3, r2
 8005778:	d113      	bne.n	80057a2 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800577a:	693b      	ldr	r3, [r7, #16]
 800577c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005780:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005782:	693b      	ldr	r3, [r7, #16]
 8005784:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005788:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800578a:	683b      	ldr	r3, [r7, #0]
 800578c:	695b      	ldr	r3, [r3, #20]
 800578e:	011b      	lsls	r3, r3, #4
 8005790:	693a      	ldr	r2, [r7, #16]
 8005792:	4313      	orrs	r3, r2
 8005794:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005796:	683b      	ldr	r3, [r7, #0]
 8005798:	699b      	ldr	r3, [r3, #24]
 800579a:	011b      	lsls	r3, r3, #4
 800579c:	693a      	ldr	r2, [r7, #16]
 800579e:	4313      	orrs	r3, r2
 80057a0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	693a      	ldr	r2, [r7, #16]
 80057a6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	68fa      	ldr	r2, [r7, #12]
 80057ac:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80057ae:	683b      	ldr	r3, [r7, #0]
 80057b0:	685a      	ldr	r2, [r3, #4]
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	697a      	ldr	r2, [r7, #20]
 80057ba:	621a      	str	r2, [r3, #32]
}
 80057bc:	bf00      	nop
 80057be:	371c      	adds	r7, #28
 80057c0:	46bd      	mov	sp, r7
 80057c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057c6:	4770      	bx	lr
 80057c8:	40012c00 	.word	0x40012c00
 80057cc:	40013400 	.word	0x40013400
 80057d0:	40014000 	.word	0x40014000
 80057d4:	40014400 	.word	0x40014400
 80057d8:	40014800 	.word	0x40014800

080057dc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80057dc:	b480      	push	{r7}
 80057de:	b087      	sub	sp, #28
 80057e0:	af00      	add	r7, sp, #0
 80057e2:	6078      	str	r0, [r7, #4]
 80057e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	6a1b      	ldr	r3, [r3, #32]
 80057ea:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	6a1b      	ldr	r3, [r3, #32]
 80057f6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	685b      	ldr	r3, [r3, #4]
 80057fc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	69db      	ldr	r3, [r3, #28]
 8005802:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800580a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800580e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005816:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005818:	683b      	ldr	r3, [r7, #0]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	021b      	lsls	r3, r3, #8
 800581e:	68fa      	ldr	r2, [r7, #12]
 8005820:	4313      	orrs	r3, r2
 8005822:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005824:	693b      	ldr	r3, [r7, #16]
 8005826:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800582a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800582c:	683b      	ldr	r3, [r7, #0]
 800582e:	689b      	ldr	r3, [r3, #8]
 8005830:	031b      	lsls	r3, r3, #12
 8005832:	693a      	ldr	r2, [r7, #16]
 8005834:	4313      	orrs	r3, r2
 8005836:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	4a18      	ldr	r2, [pc, #96]	; (800589c <TIM_OC4_SetConfig+0xc0>)
 800583c:	4293      	cmp	r3, r2
 800583e:	d00f      	beq.n	8005860 <TIM_OC4_SetConfig+0x84>
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	4a17      	ldr	r2, [pc, #92]	; (80058a0 <TIM_OC4_SetConfig+0xc4>)
 8005844:	4293      	cmp	r3, r2
 8005846:	d00b      	beq.n	8005860 <TIM_OC4_SetConfig+0x84>
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	4a16      	ldr	r2, [pc, #88]	; (80058a4 <TIM_OC4_SetConfig+0xc8>)
 800584c:	4293      	cmp	r3, r2
 800584e:	d007      	beq.n	8005860 <TIM_OC4_SetConfig+0x84>
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	4a15      	ldr	r2, [pc, #84]	; (80058a8 <TIM_OC4_SetConfig+0xcc>)
 8005854:	4293      	cmp	r3, r2
 8005856:	d003      	beq.n	8005860 <TIM_OC4_SetConfig+0x84>
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	4a14      	ldr	r2, [pc, #80]	; (80058ac <TIM_OC4_SetConfig+0xd0>)
 800585c:	4293      	cmp	r3, r2
 800585e:	d109      	bne.n	8005874 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005860:	697b      	ldr	r3, [r7, #20]
 8005862:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005866:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005868:	683b      	ldr	r3, [r7, #0]
 800586a:	695b      	ldr	r3, [r3, #20]
 800586c:	019b      	lsls	r3, r3, #6
 800586e:	697a      	ldr	r2, [r7, #20]
 8005870:	4313      	orrs	r3, r2
 8005872:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	697a      	ldr	r2, [r7, #20]
 8005878:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	68fa      	ldr	r2, [r7, #12]
 800587e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005880:	683b      	ldr	r3, [r7, #0]
 8005882:	685a      	ldr	r2, [r3, #4]
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	693a      	ldr	r2, [r7, #16]
 800588c:	621a      	str	r2, [r3, #32]
}
 800588e:	bf00      	nop
 8005890:	371c      	adds	r7, #28
 8005892:	46bd      	mov	sp, r7
 8005894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005898:	4770      	bx	lr
 800589a:	bf00      	nop
 800589c:	40012c00 	.word	0x40012c00
 80058a0:	40013400 	.word	0x40013400
 80058a4:	40014000 	.word	0x40014000
 80058a8:	40014400 	.word	0x40014400
 80058ac:	40014800 	.word	0x40014800

080058b0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80058b0:	b480      	push	{r7}
 80058b2:	b087      	sub	sp, #28
 80058b4:	af00      	add	r7, sp, #0
 80058b6:	6078      	str	r0, [r7, #4]
 80058b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	6a1b      	ldr	r3, [r3, #32]
 80058be:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	6a1b      	ldr	r3, [r3, #32]
 80058ca:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	685b      	ldr	r3, [r3, #4]
 80058d0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80058d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80058de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80058e2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80058e4:	683b      	ldr	r3, [r7, #0]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	68fa      	ldr	r2, [r7, #12]
 80058ea:	4313      	orrs	r3, r2
 80058ec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80058ee:	693b      	ldr	r3, [r7, #16]
 80058f0:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80058f4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80058f6:	683b      	ldr	r3, [r7, #0]
 80058f8:	689b      	ldr	r3, [r3, #8]
 80058fa:	041b      	lsls	r3, r3, #16
 80058fc:	693a      	ldr	r2, [r7, #16]
 80058fe:	4313      	orrs	r3, r2
 8005900:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	4a17      	ldr	r2, [pc, #92]	; (8005964 <TIM_OC5_SetConfig+0xb4>)
 8005906:	4293      	cmp	r3, r2
 8005908:	d00f      	beq.n	800592a <TIM_OC5_SetConfig+0x7a>
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	4a16      	ldr	r2, [pc, #88]	; (8005968 <TIM_OC5_SetConfig+0xb8>)
 800590e:	4293      	cmp	r3, r2
 8005910:	d00b      	beq.n	800592a <TIM_OC5_SetConfig+0x7a>
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	4a15      	ldr	r2, [pc, #84]	; (800596c <TIM_OC5_SetConfig+0xbc>)
 8005916:	4293      	cmp	r3, r2
 8005918:	d007      	beq.n	800592a <TIM_OC5_SetConfig+0x7a>
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	4a14      	ldr	r2, [pc, #80]	; (8005970 <TIM_OC5_SetConfig+0xc0>)
 800591e:	4293      	cmp	r3, r2
 8005920:	d003      	beq.n	800592a <TIM_OC5_SetConfig+0x7a>
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	4a13      	ldr	r2, [pc, #76]	; (8005974 <TIM_OC5_SetConfig+0xc4>)
 8005926:	4293      	cmp	r3, r2
 8005928:	d109      	bne.n	800593e <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800592a:	697b      	ldr	r3, [r7, #20]
 800592c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005930:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005932:	683b      	ldr	r3, [r7, #0]
 8005934:	695b      	ldr	r3, [r3, #20]
 8005936:	021b      	lsls	r3, r3, #8
 8005938:	697a      	ldr	r2, [r7, #20]
 800593a:	4313      	orrs	r3, r2
 800593c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	697a      	ldr	r2, [r7, #20]
 8005942:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	68fa      	ldr	r2, [r7, #12]
 8005948:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800594a:	683b      	ldr	r3, [r7, #0]
 800594c:	685a      	ldr	r2, [r3, #4]
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	693a      	ldr	r2, [r7, #16]
 8005956:	621a      	str	r2, [r3, #32]
}
 8005958:	bf00      	nop
 800595a:	371c      	adds	r7, #28
 800595c:	46bd      	mov	sp, r7
 800595e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005962:	4770      	bx	lr
 8005964:	40012c00 	.word	0x40012c00
 8005968:	40013400 	.word	0x40013400
 800596c:	40014000 	.word	0x40014000
 8005970:	40014400 	.word	0x40014400
 8005974:	40014800 	.word	0x40014800

08005978 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8005978:	b480      	push	{r7}
 800597a:	b087      	sub	sp, #28
 800597c:	af00      	add	r7, sp, #0
 800597e:	6078      	str	r0, [r7, #4]
 8005980:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	6a1b      	ldr	r3, [r3, #32]
 8005986:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	6a1b      	ldr	r3, [r3, #32]
 8005992:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	685b      	ldr	r3, [r3, #4]
 8005998:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800599e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80059a6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80059aa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80059ac:	683b      	ldr	r3, [r7, #0]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	021b      	lsls	r3, r3, #8
 80059b2:	68fa      	ldr	r2, [r7, #12]
 80059b4:	4313      	orrs	r3, r2
 80059b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80059b8:	693b      	ldr	r3, [r7, #16]
 80059ba:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80059be:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80059c0:	683b      	ldr	r3, [r7, #0]
 80059c2:	689b      	ldr	r3, [r3, #8]
 80059c4:	051b      	lsls	r3, r3, #20
 80059c6:	693a      	ldr	r2, [r7, #16]
 80059c8:	4313      	orrs	r3, r2
 80059ca:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	4a18      	ldr	r2, [pc, #96]	; (8005a30 <TIM_OC6_SetConfig+0xb8>)
 80059d0:	4293      	cmp	r3, r2
 80059d2:	d00f      	beq.n	80059f4 <TIM_OC6_SetConfig+0x7c>
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	4a17      	ldr	r2, [pc, #92]	; (8005a34 <TIM_OC6_SetConfig+0xbc>)
 80059d8:	4293      	cmp	r3, r2
 80059da:	d00b      	beq.n	80059f4 <TIM_OC6_SetConfig+0x7c>
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	4a16      	ldr	r2, [pc, #88]	; (8005a38 <TIM_OC6_SetConfig+0xc0>)
 80059e0:	4293      	cmp	r3, r2
 80059e2:	d007      	beq.n	80059f4 <TIM_OC6_SetConfig+0x7c>
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	4a15      	ldr	r2, [pc, #84]	; (8005a3c <TIM_OC6_SetConfig+0xc4>)
 80059e8:	4293      	cmp	r3, r2
 80059ea:	d003      	beq.n	80059f4 <TIM_OC6_SetConfig+0x7c>
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	4a14      	ldr	r2, [pc, #80]	; (8005a40 <TIM_OC6_SetConfig+0xc8>)
 80059f0:	4293      	cmp	r3, r2
 80059f2:	d109      	bne.n	8005a08 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80059f4:	697b      	ldr	r3, [r7, #20]
 80059f6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80059fa:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80059fc:	683b      	ldr	r3, [r7, #0]
 80059fe:	695b      	ldr	r3, [r3, #20]
 8005a00:	029b      	lsls	r3, r3, #10
 8005a02:	697a      	ldr	r2, [r7, #20]
 8005a04:	4313      	orrs	r3, r2
 8005a06:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	697a      	ldr	r2, [r7, #20]
 8005a0c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	68fa      	ldr	r2, [r7, #12]
 8005a12:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005a14:	683b      	ldr	r3, [r7, #0]
 8005a16:	685a      	ldr	r2, [r3, #4]
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	693a      	ldr	r2, [r7, #16]
 8005a20:	621a      	str	r2, [r3, #32]
}
 8005a22:	bf00      	nop
 8005a24:	371c      	adds	r7, #28
 8005a26:	46bd      	mov	sp, r7
 8005a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a2c:	4770      	bx	lr
 8005a2e:	bf00      	nop
 8005a30:	40012c00 	.word	0x40012c00
 8005a34:	40013400 	.word	0x40013400
 8005a38:	40014000 	.word	0x40014000
 8005a3c:	40014400 	.word	0x40014400
 8005a40:	40014800 	.word	0x40014800

08005a44 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005a44:	b480      	push	{r7}
 8005a46:	b087      	sub	sp, #28
 8005a48:	af00      	add	r7, sp, #0
 8005a4a:	60f8      	str	r0, [r7, #12]
 8005a4c:	60b9      	str	r1, [r7, #8]
 8005a4e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	6a1b      	ldr	r3, [r3, #32]
 8005a54:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	6a1b      	ldr	r3, [r3, #32]
 8005a5a:	f023 0201 	bic.w	r2, r3, #1
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	699b      	ldr	r3, [r3, #24]
 8005a66:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005a68:	693b      	ldr	r3, [r7, #16]
 8005a6a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005a6e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	011b      	lsls	r3, r3, #4
 8005a74:	693a      	ldr	r2, [r7, #16]
 8005a76:	4313      	orrs	r3, r2
 8005a78:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005a7a:	697b      	ldr	r3, [r7, #20]
 8005a7c:	f023 030a 	bic.w	r3, r3, #10
 8005a80:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005a82:	697a      	ldr	r2, [r7, #20]
 8005a84:	68bb      	ldr	r3, [r7, #8]
 8005a86:	4313      	orrs	r3, r2
 8005a88:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	693a      	ldr	r2, [r7, #16]
 8005a8e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	697a      	ldr	r2, [r7, #20]
 8005a94:	621a      	str	r2, [r3, #32]
}
 8005a96:	bf00      	nop
 8005a98:	371c      	adds	r7, #28
 8005a9a:	46bd      	mov	sp, r7
 8005a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa0:	4770      	bx	lr

08005aa2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005aa2:	b480      	push	{r7}
 8005aa4:	b087      	sub	sp, #28
 8005aa6:	af00      	add	r7, sp, #0
 8005aa8:	60f8      	str	r0, [r7, #12]
 8005aaa:	60b9      	str	r1, [r7, #8]
 8005aac:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	6a1b      	ldr	r3, [r3, #32]
 8005ab2:	f023 0210 	bic.w	r2, r3, #16
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	699b      	ldr	r3, [r3, #24]
 8005abe:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	6a1b      	ldr	r3, [r3, #32]
 8005ac4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005ac6:	697b      	ldr	r3, [r7, #20]
 8005ac8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005acc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	031b      	lsls	r3, r3, #12
 8005ad2:	697a      	ldr	r2, [r7, #20]
 8005ad4:	4313      	orrs	r3, r2
 8005ad6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005ad8:	693b      	ldr	r3, [r7, #16]
 8005ada:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005ade:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005ae0:	68bb      	ldr	r3, [r7, #8]
 8005ae2:	011b      	lsls	r3, r3, #4
 8005ae4:	693a      	ldr	r2, [r7, #16]
 8005ae6:	4313      	orrs	r3, r2
 8005ae8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	697a      	ldr	r2, [r7, #20]
 8005aee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	693a      	ldr	r2, [r7, #16]
 8005af4:	621a      	str	r2, [r3, #32]
}
 8005af6:	bf00      	nop
 8005af8:	371c      	adds	r7, #28
 8005afa:	46bd      	mov	sp, r7
 8005afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b00:	4770      	bx	lr

08005b02 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005b02:	b480      	push	{r7}
 8005b04:	b085      	sub	sp, #20
 8005b06:	af00      	add	r7, sp, #0
 8005b08:	6078      	str	r0, [r7, #4]
 8005b0a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	689b      	ldr	r3, [r3, #8]
 8005b10:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005b18:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005b1a:	683a      	ldr	r2, [r7, #0]
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	4313      	orrs	r3, r2
 8005b20:	f043 0307 	orr.w	r3, r3, #7
 8005b24:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	68fa      	ldr	r2, [r7, #12]
 8005b2a:	609a      	str	r2, [r3, #8]
}
 8005b2c:	bf00      	nop
 8005b2e:	3714      	adds	r7, #20
 8005b30:	46bd      	mov	sp, r7
 8005b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b36:	4770      	bx	lr

08005b38 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005b38:	b480      	push	{r7}
 8005b3a:	b087      	sub	sp, #28
 8005b3c:	af00      	add	r7, sp, #0
 8005b3e:	60f8      	str	r0, [r7, #12]
 8005b40:	60b9      	str	r1, [r7, #8]
 8005b42:	607a      	str	r2, [r7, #4]
 8005b44:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	689b      	ldr	r3, [r3, #8]
 8005b4a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005b4c:	697b      	ldr	r3, [r7, #20]
 8005b4e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005b52:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005b54:	683b      	ldr	r3, [r7, #0]
 8005b56:	021a      	lsls	r2, r3, #8
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	431a      	orrs	r2, r3
 8005b5c:	68bb      	ldr	r3, [r7, #8]
 8005b5e:	4313      	orrs	r3, r2
 8005b60:	697a      	ldr	r2, [r7, #20]
 8005b62:	4313      	orrs	r3, r2
 8005b64:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	697a      	ldr	r2, [r7, #20]
 8005b6a:	609a      	str	r2, [r3, #8]
}
 8005b6c:	bf00      	nop
 8005b6e:	371c      	adds	r7, #28
 8005b70:	46bd      	mov	sp, r7
 8005b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b76:	4770      	bx	lr

08005b78 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005b78:	b480      	push	{r7}
 8005b7a:	b087      	sub	sp, #28
 8005b7c:	af00      	add	r7, sp, #0
 8005b7e:	60f8      	str	r0, [r7, #12]
 8005b80:	60b9      	str	r1, [r7, #8]
 8005b82:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005b84:	68bb      	ldr	r3, [r7, #8]
 8005b86:	f003 031f 	and.w	r3, r3, #31
 8005b8a:	2201      	movs	r2, #1
 8005b8c:	fa02 f303 	lsl.w	r3, r2, r3
 8005b90:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	6a1a      	ldr	r2, [r3, #32]
 8005b96:	697b      	ldr	r3, [r7, #20]
 8005b98:	43db      	mvns	r3, r3
 8005b9a:	401a      	ands	r2, r3
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	6a1a      	ldr	r2, [r3, #32]
 8005ba4:	68bb      	ldr	r3, [r7, #8]
 8005ba6:	f003 031f 	and.w	r3, r3, #31
 8005baa:	6879      	ldr	r1, [r7, #4]
 8005bac:	fa01 f303 	lsl.w	r3, r1, r3
 8005bb0:	431a      	orrs	r2, r3
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	621a      	str	r2, [r3, #32]
}
 8005bb6:	bf00      	nop
 8005bb8:	371c      	adds	r7, #28
 8005bba:	46bd      	mov	sp, r7
 8005bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bc0:	4770      	bx	lr
	...

08005bc4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005bc4:	b480      	push	{r7}
 8005bc6:	b085      	sub	sp, #20
 8005bc8:	af00      	add	r7, sp, #0
 8005bca:	6078      	str	r0, [r7, #4]
 8005bcc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005bd4:	2b01      	cmp	r3, #1
 8005bd6:	d101      	bne.n	8005bdc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005bd8:	2302      	movs	r3, #2
 8005bda:	e068      	b.n	8005cae <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	2201      	movs	r2, #1
 8005be0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	2202      	movs	r2, #2
 8005be8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	685b      	ldr	r3, [r3, #4]
 8005bf2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	689b      	ldr	r3, [r3, #8]
 8005bfa:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	4a2e      	ldr	r2, [pc, #184]	; (8005cbc <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8005c02:	4293      	cmp	r3, r2
 8005c04:	d004      	beq.n	8005c10 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	4a2d      	ldr	r2, [pc, #180]	; (8005cc0 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005c0c:	4293      	cmp	r3, r2
 8005c0e:	d108      	bne.n	8005c22 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8005c16:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005c18:	683b      	ldr	r3, [r7, #0]
 8005c1a:	685b      	ldr	r3, [r3, #4]
 8005c1c:	68fa      	ldr	r2, [r7, #12]
 8005c1e:	4313      	orrs	r3, r2
 8005c20:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005c28:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005c2a:	683b      	ldr	r3, [r7, #0]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	68fa      	ldr	r2, [r7, #12]
 8005c30:	4313      	orrs	r3, r2
 8005c32:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	68fa      	ldr	r2, [r7, #12]
 8005c3a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	4a1e      	ldr	r2, [pc, #120]	; (8005cbc <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8005c42:	4293      	cmp	r3, r2
 8005c44:	d01d      	beq.n	8005c82 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005c4e:	d018      	beq.n	8005c82 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	4a1b      	ldr	r2, [pc, #108]	; (8005cc4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005c56:	4293      	cmp	r3, r2
 8005c58:	d013      	beq.n	8005c82 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	4a1a      	ldr	r2, [pc, #104]	; (8005cc8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005c60:	4293      	cmp	r3, r2
 8005c62:	d00e      	beq.n	8005c82 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	4a18      	ldr	r2, [pc, #96]	; (8005ccc <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8005c6a:	4293      	cmp	r3, r2
 8005c6c:	d009      	beq.n	8005c82 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	4a13      	ldr	r2, [pc, #76]	; (8005cc0 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005c74:	4293      	cmp	r3, r2
 8005c76:	d004      	beq.n	8005c82 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	4a14      	ldr	r2, [pc, #80]	; (8005cd0 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8005c7e:	4293      	cmp	r3, r2
 8005c80:	d10c      	bne.n	8005c9c <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005c82:	68bb      	ldr	r3, [r7, #8]
 8005c84:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005c88:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005c8a:	683b      	ldr	r3, [r7, #0]
 8005c8c:	689b      	ldr	r3, [r3, #8]
 8005c8e:	68ba      	ldr	r2, [r7, #8]
 8005c90:	4313      	orrs	r3, r2
 8005c92:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	68ba      	ldr	r2, [r7, #8]
 8005c9a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	2201      	movs	r2, #1
 8005ca0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	2200      	movs	r2, #0
 8005ca8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005cac:	2300      	movs	r3, #0
}
 8005cae:	4618      	mov	r0, r3
 8005cb0:	3714      	adds	r7, #20
 8005cb2:	46bd      	mov	sp, r7
 8005cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cb8:	4770      	bx	lr
 8005cba:	bf00      	nop
 8005cbc:	40012c00 	.word	0x40012c00
 8005cc0:	40013400 	.word	0x40013400
 8005cc4:	40000400 	.word	0x40000400
 8005cc8:	40000800 	.word	0x40000800
 8005ccc:	40000c00 	.word	0x40000c00
 8005cd0:	40014000 	.word	0x40014000

08005cd4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005cd4:	b480      	push	{r7}
 8005cd6:	b083      	sub	sp, #12
 8005cd8:	af00      	add	r7, sp, #0
 8005cda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005cdc:	bf00      	nop
 8005cde:	370c      	adds	r7, #12
 8005ce0:	46bd      	mov	sp, r7
 8005ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ce6:	4770      	bx	lr

08005ce8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005ce8:	b480      	push	{r7}
 8005cea:	b083      	sub	sp, #12
 8005cec:	af00      	add	r7, sp, #0
 8005cee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005cf0:	bf00      	nop
 8005cf2:	370c      	adds	r7, #12
 8005cf4:	46bd      	mov	sp, r7
 8005cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cfa:	4770      	bx	lr

08005cfc <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005cfc:	b480      	push	{r7}
 8005cfe:	b083      	sub	sp, #12
 8005d00:	af00      	add	r7, sp, #0
 8005d02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005d04:	bf00      	nop
 8005d06:	370c      	adds	r7, #12
 8005d08:	46bd      	mov	sp, r7
 8005d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d0e:	4770      	bx	lr

08005d10 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 8005d10:	b480      	push	{r7}
 8005d12:	b08b      	sub	sp, #44	; 0x2c
 8005d14:	af00      	add	r7, sp, #0
 8005d16:	60f8      	str	r0, [r7, #12]
 8005d18:	60b9      	str	r1, [r7, #8]
 8005d1a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	681a      	ldr	r2, [r3, #0]
 8005d20:	68bb      	ldr	r3, [r7, #8]
 8005d22:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d24:	697b      	ldr	r3, [r7, #20]
 8005d26:	fa93 f3a3 	rbit	r3, r3
 8005d2a:	613b      	str	r3, [r7, #16]
  return result;
 8005d2c:	693b      	ldr	r3, [r7, #16]
 8005d2e:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8005d30:	69bb      	ldr	r3, [r7, #24]
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d101      	bne.n	8005d3a <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 8005d36:	2320      	movs	r3, #32
 8005d38:	e003      	b.n	8005d42 <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 8005d3a:	69bb      	ldr	r3, [r7, #24]
 8005d3c:	fab3 f383 	clz	r3, r3
 8005d40:	b2db      	uxtb	r3, r3
 8005d42:	005b      	lsls	r3, r3, #1
 8005d44:	2103      	movs	r1, #3
 8005d46:	fa01 f303 	lsl.w	r3, r1, r3
 8005d4a:	43db      	mvns	r3, r3
 8005d4c:	401a      	ands	r2, r3
 8005d4e:	68bb      	ldr	r3, [r7, #8]
 8005d50:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d52:	6a3b      	ldr	r3, [r7, #32]
 8005d54:	fa93 f3a3 	rbit	r3, r3
 8005d58:	61fb      	str	r3, [r7, #28]
  return result;
 8005d5a:	69fb      	ldr	r3, [r7, #28]
 8005d5c:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8005d5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d101      	bne.n	8005d68 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 8005d64:	2320      	movs	r3, #32
 8005d66:	e003      	b.n	8005d70 <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 8005d68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d6a:	fab3 f383 	clz	r3, r3
 8005d6e:	b2db      	uxtb	r3, r3
 8005d70:	005b      	lsls	r3, r3, #1
 8005d72:	6879      	ldr	r1, [r7, #4]
 8005d74:	fa01 f303 	lsl.w	r3, r1, r3
 8005d78:	431a      	orrs	r2, r3
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	601a      	str	r2, [r3, #0]
}
 8005d7e:	bf00      	nop
 8005d80:	372c      	adds	r7, #44	; 0x2c
 8005d82:	46bd      	mov	sp, r7
 8005d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d88:	4770      	bx	lr

08005d8a <LL_GPIO_SetPinOutputType>:
  *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
  *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t OutputType)
{
 8005d8a:	b480      	push	{r7}
 8005d8c:	b085      	sub	sp, #20
 8005d8e:	af00      	add	r7, sp, #0
 8005d90:	60f8      	str	r0, [r7, #12]
 8005d92:	60b9      	str	r1, [r7, #8]
 8005d94:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	685a      	ldr	r2, [r3, #4]
 8005d9a:	68bb      	ldr	r3, [r7, #8]
 8005d9c:	43db      	mvns	r3, r3
 8005d9e:	401a      	ands	r2, r3
 8005da0:	68bb      	ldr	r3, [r7, #8]
 8005da2:	6879      	ldr	r1, [r7, #4]
 8005da4:	fb01 f303 	mul.w	r3, r1, r3
 8005da8:	431a      	orrs	r2, r3
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	605a      	str	r2, [r3, #4]
}
 8005dae:	bf00      	nop
 8005db0:	3714      	adds	r7, #20
 8005db2:	46bd      	mov	sp, r7
 8005db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005db8:	4770      	bx	lr

08005dba <LL_GPIO_SetPinSpeed>:
  *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
  *         @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
{
 8005dba:	b480      	push	{r7}
 8005dbc:	b08b      	sub	sp, #44	; 0x2c
 8005dbe:	af00      	add	r7, sp, #0
 8005dc0:	60f8      	str	r0, [r7, #12]
 8005dc2:	60b9      	str	r1, [r7, #8]
 8005dc4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	689a      	ldr	r2, [r3, #8]
 8005dca:	68bb      	ldr	r3, [r7, #8]
 8005dcc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005dce:	697b      	ldr	r3, [r7, #20]
 8005dd0:	fa93 f3a3 	rbit	r3, r3
 8005dd4:	613b      	str	r3, [r7, #16]
  return result;
 8005dd6:	693b      	ldr	r3, [r7, #16]
 8005dd8:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8005dda:	69bb      	ldr	r3, [r7, #24]
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d101      	bne.n	8005de4 <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 8005de0:	2320      	movs	r3, #32
 8005de2:	e003      	b.n	8005dec <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 8005de4:	69bb      	ldr	r3, [r7, #24]
 8005de6:	fab3 f383 	clz	r3, r3
 8005dea:	b2db      	uxtb	r3, r3
 8005dec:	005b      	lsls	r3, r3, #1
 8005dee:	2103      	movs	r1, #3
 8005df0:	fa01 f303 	lsl.w	r3, r1, r3
 8005df4:	43db      	mvns	r3, r3
 8005df6:	401a      	ands	r2, r3
 8005df8:	68bb      	ldr	r3, [r7, #8]
 8005dfa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005dfc:	6a3b      	ldr	r3, [r7, #32]
 8005dfe:	fa93 f3a3 	rbit	r3, r3
 8005e02:	61fb      	str	r3, [r7, #28]
  return result;
 8005e04:	69fb      	ldr	r3, [r7, #28]
 8005e06:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8005e08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d101      	bne.n	8005e12 <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 8005e0e:	2320      	movs	r3, #32
 8005e10:	e003      	b.n	8005e1a <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 8005e12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e14:	fab3 f383 	clz	r3, r3
 8005e18:	b2db      	uxtb	r3, r3
 8005e1a:	005b      	lsls	r3, r3, #1
 8005e1c:	6879      	ldr	r1, [r7, #4]
 8005e1e:	fa01 f303 	lsl.w	r3, r1, r3
 8005e22:	431a      	orrs	r2, r3
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	609a      	str	r2, [r3, #8]
             (Speed << (POSITION_VAL(Pin) * 2U)));
}
 8005e28:	bf00      	nop
 8005e2a:	372c      	adds	r7, #44	; 0x2c
 8005e2c:	46bd      	mov	sp, r7
 8005e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e32:	4770      	bx	lr

08005e34 <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 8005e34:	b480      	push	{r7}
 8005e36:	b08b      	sub	sp, #44	; 0x2c
 8005e38:	af00      	add	r7, sp, #0
 8005e3a:	60f8      	str	r0, [r7, #12]
 8005e3c:	60b9      	str	r1, [r7, #8]
 8005e3e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	68da      	ldr	r2, [r3, #12]
 8005e44:	68bb      	ldr	r3, [r7, #8]
 8005e46:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005e48:	697b      	ldr	r3, [r7, #20]
 8005e4a:	fa93 f3a3 	rbit	r3, r3
 8005e4e:	613b      	str	r3, [r7, #16]
  return result;
 8005e50:	693b      	ldr	r3, [r7, #16]
 8005e52:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8005e54:	69bb      	ldr	r3, [r7, #24]
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d101      	bne.n	8005e5e <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 8005e5a:	2320      	movs	r3, #32
 8005e5c:	e003      	b.n	8005e66 <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 8005e5e:	69bb      	ldr	r3, [r7, #24]
 8005e60:	fab3 f383 	clz	r3, r3
 8005e64:	b2db      	uxtb	r3, r3
 8005e66:	005b      	lsls	r3, r3, #1
 8005e68:	2103      	movs	r1, #3
 8005e6a:	fa01 f303 	lsl.w	r3, r1, r3
 8005e6e:	43db      	mvns	r3, r3
 8005e70:	401a      	ands	r2, r3
 8005e72:	68bb      	ldr	r3, [r7, #8]
 8005e74:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005e76:	6a3b      	ldr	r3, [r7, #32]
 8005e78:	fa93 f3a3 	rbit	r3, r3
 8005e7c:	61fb      	str	r3, [r7, #28]
  return result;
 8005e7e:	69fb      	ldr	r3, [r7, #28]
 8005e80:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8005e82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d101      	bne.n	8005e8c <LL_GPIO_SetPinPull+0x58>
    return 32U;
 8005e88:	2320      	movs	r3, #32
 8005e8a:	e003      	b.n	8005e94 <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 8005e8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e8e:	fab3 f383 	clz	r3, r3
 8005e92:	b2db      	uxtb	r3, r3
 8005e94:	005b      	lsls	r3, r3, #1
 8005e96:	6879      	ldr	r1, [r7, #4]
 8005e98:	fa01 f303 	lsl.w	r3, r1, r3
 8005e9c:	431a      	orrs	r2, r3
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	60da      	str	r2, [r3, #12]
}
 8005ea2:	bf00      	nop
 8005ea4:	372c      	adds	r7, #44	; 0x2c
 8005ea6:	46bd      	mov	sp, r7
 8005ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eac:	4770      	bx	lr

08005eae <LL_GPIO_SetAFPin_0_7>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 8005eae:	b480      	push	{r7}
 8005eb0:	b08b      	sub	sp, #44	; 0x2c
 8005eb2:	af00      	add	r7, sp, #0
 8005eb4:	60f8      	str	r0, [r7, #12]
 8005eb6:	60b9      	str	r1, [r7, #8]
 8005eb8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	6a1a      	ldr	r2, [r3, #32]
 8005ebe:	68bb      	ldr	r3, [r7, #8]
 8005ec0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ec2:	697b      	ldr	r3, [r7, #20]
 8005ec4:	fa93 f3a3 	rbit	r3, r3
 8005ec8:	613b      	str	r3, [r7, #16]
  return result;
 8005eca:	693b      	ldr	r3, [r7, #16]
 8005ecc:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8005ece:	69bb      	ldr	r3, [r7, #24]
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d101      	bne.n	8005ed8 <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 8005ed4:	2320      	movs	r3, #32
 8005ed6:	e003      	b.n	8005ee0 <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 8005ed8:	69bb      	ldr	r3, [r7, #24]
 8005eda:	fab3 f383 	clz	r3, r3
 8005ede:	b2db      	uxtb	r3, r3
 8005ee0:	009b      	lsls	r3, r3, #2
 8005ee2:	210f      	movs	r1, #15
 8005ee4:	fa01 f303 	lsl.w	r3, r1, r3
 8005ee8:	43db      	mvns	r3, r3
 8005eea:	401a      	ands	r2, r3
 8005eec:	68bb      	ldr	r3, [r7, #8]
 8005eee:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ef0:	6a3b      	ldr	r3, [r7, #32]
 8005ef2:	fa93 f3a3 	rbit	r3, r3
 8005ef6:	61fb      	str	r3, [r7, #28]
  return result;
 8005ef8:	69fb      	ldr	r3, [r7, #28]
 8005efa:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8005efc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d101      	bne.n	8005f06 <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 8005f02:	2320      	movs	r3, #32
 8005f04:	e003      	b.n	8005f0e <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 8005f06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f08:	fab3 f383 	clz	r3, r3
 8005f0c:	b2db      	uxtb	r3, r3
 8005f0e:	009b      	lsls	r3, r3, #2
 8005f10:	6879      	ldr	r1, [r7, #4]
 8005f12:	fa01 f303 	lsl.w	r3, r1, r3
 8005f16:	431a      	orrs	r2, r3
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	621a      	str	r2, [r3, #32]
             (Alternate << (POSITION_VAL(Pin) * 4U)));
}
 8005f1c:	bf00      	nop
 8005f1e:	372c      	adds	r7, #44	; 0x2c
 8005f20:	46bd      	mov	sp, r7
 8005f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f26:	4770      	bx	lr

08005f28 <LL_GPIO_SetAFPin_8_15>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 8005f28:	b480      	push	{r7}
 8005f2a:	b08b      	sub	sp, #44	; 0x2c
 8005f2c:	af00      	add	r7, sp, #0
 8005f2e:	60f8      	str	r0, [r7, #12]
 8005f30:	60b9      	str	r1, [r7, #8]
 8005f32:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005f38:	68bb      	ldr	r3, [r7, #8]
 8005f3a:	0a1b      	lsrs	r3, r3, #8
 8005f3c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f3e:	697b      	ldr	r3, [r7, #20]
 8005f40:	fa93 f3a3 	rbit	r3, r3
 8005f44:	613b      	str	r3, [r7, #16]
  return result;
 8005f46:	693b      	ldr	r3, [r7, #16]
 8005f48:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8005f4a:	69bb      	ldr	r3, [r7, #24]
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d101      	bne.n	8005f54 <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 8005f50:	2320      	movs	r3, #32
 8005f52:	e003      	b.n	8005f5c <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 8005f54:	69bb      	ldr	r3, [r7, #24]
 8005f56:	fab3 f383 	clz	r3, r3
 8005f5a:	b2db      	uxtb	r3, r3
 8005f5c:	009b      	lsls	r3, r3, #2
 8005f5e:	210f      	movs	r1, #15
 8005f60:	fa01 f303 	lsl.w	r3, r1, r3
 8005f64:	43db      	mvns	r3, r3
 8005f66:	401a      	ands	r2, r3
 8005f68:	68bb      	ldr	r3, [r7, #8]
 8005f6a:	0a1b      	lsrs	r3, r3, #8
 8005f6c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f6e:	6a3b      	ldr	r3, [r7, #32]
 8005f70:	fa93 f3a3 	rbit	r3, r3
 8005f74:	61fb      	str	r3, [r7, #28]
  return result;
 8005f76:	69fb      	ldr	r3, [r7, #28]
 8005f78:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8005f7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d101      	bne.n	8005f84 <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 8005f80:	2320      	movs	r3, #32
 8005f82:	e003      	b.n	8005f8c <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 8005f84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f86:	fab3 f383 	clz	r3, r3
 8005f8a:	b2db      	uxtb	r3, r3
 8005f8c:	009b      	lsls	r3, r3, #2
 8005f8e:	6879      	ldr	r1, [r7, #4]
 8005f90:	fa01 f303 	lsl.w	r3, r1, r3
 8005f94:	431a      	orrs	r2, r3
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	625a      	str	r2, [r3, #36]	; 0x24
             (Alternate << (POSITION_VAL(Pin >> 8U) * 4U)));
}
 8005f9a:	bf00      	nop
 8005f9c:	372c      	adds	r7, #44	; 0x2c
 8005f9e:	46bd      	mov	sp, r7
 8005fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fa4:	4770      	bx	lr

08005fa6 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8005fa6:	b580      	push	{r7, lr}
 8005fa8:	b088      	sub	sp, #32
 8005faa:	af00      	add	r7, sp, #0
 8005fac:	6078      	str	r0, [r7, #4]
 8005fae:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8005fb0:	683b      	ldr	r3, [r7, #0]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005fb6:	693b      	ldr	r3, [r7, #16]
 8005fb8:	fa93 f3a3 	rbit	r3, r3
 8005fbc:	60fb      	str	r3, [r7, #12]
  return result;
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8005fc2:	697b      	ldr	r3, [r7, #20]
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d101      	bne.n	8005fcc <LL_GPIO_Init+0x26>
    return 32U;
 8005fc8:	2320      	movs	r3, #32
 8005fca:	e003      	b.n	8005fd4 <LL_GPIO_Init+0x2e>
  return __builtin_clz(value);
 8005fcc:	697b      	ldr	r3, [r7, #20]
 8005fce:	fab3 f383 	clz	r3, r3
 8005fd2:	b2db      	uxtb	r3, r3
 8005fd4:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 8005fd6:	e048      	b.n	800606a <LL_GPIO_Init+0xc4>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001uL << pinpos);
 8005fd8:	683b      	ldr	r3, [r7, #0]
 8005fda:	681a      	ldr	r2, [r3, #0]
 8005fdc:	2101      	movs	r1, #1
 8005fde:	69fb      	ldr	r3, [r7, #28]
 8005fe0:	fa01 f303 	lsl.w	r3, r1, r3
 8005fe4:	4013      	ands	r3, r2
 8005fe6:	61bb      	str	r3, [r7, #24]

    if (currentpin != 0x00u)
 8005fe8:	69bb      	ldr	r3, [r7, #24]
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d03a      	beq.n	8006064 <LL_GPIO_Init+0xbe>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8005fee:	683b      	ldr	r3, [r7, #0]
 8005ff0:	685b      	ldr	r3, [r3, #4]
 8005ff2:	2b01      	cmp	r3, #1
 8005ff4:	d003      	beq.n	8005ffe <LL_GPIO_Init+0x58>
 8005ff6:	683b      	ldr	r3, [r7, #0]
 8005ff8:	685b      	ldr	r3, [r3, #4]
 8005ffa:	2b02      	cmp	r3, #2
 8005ffc:	d10e      	bne.n	800601c <LL_GPIO_Init+0x76>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8005ffe:	683b      	ldr	r3, [r7, #0]
 8006000:	689b      	ldr	r3, [r3, #8]
 8006002:	461a      	mov	r2, r3
 8006004:	69b9      	ldr	r1, [r7, #24]
 8006006:	6878      	ldr	r0, [r7, #4]
 8006008:	f7ff fed7 	bl	8005dba <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 800600c:	683b      	ldr	r3, [r7, #0]
 800600e:	6819      	ldr	r1, [r3, #0]
 8006010:	683b      	ldr	r3, [r7, #0]
 8006012:	68db      	ldr	r3, [r3, #12]
 8006014:	461a      	mov	r2, r3
 8006016:	6878      	ldr	r0, [r7, #4]
 8006018:	f7ff feb7 	bl	8005d8a <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 800601c:	683b      	ldr	r3, [r7, #0]
 800601e:	691b      	ldr	r3, [r3, #16]
 8006020:	461a      	mov	r2, r3
 8006022:	69b9      	ldr	r1, [r7, #24]
 8006024:	6878      	ldr	r0, [r7, #4]
 8006026:	f7ff ff05 	bl	8005e34 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 800602a:	683b      	ldr	r3, [r7, #0]
 800602c:	685b      	ldr	r3, [r3, #4]
 800602e:	2b02      	cmp	r3, #2
 8006030:	d111      	bne.n	8006056 <LL_GPIO_Init+0xb0>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 8006032:	69bb      	ldr	r3, [r7, #24]
 8006034:	2bff      	cmp	r3, #255	; 0xff
 8006036:	d807      	bhi.n	8006048 <LL_GPIO_Init+0xa2>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8006038:	683b      	ldr	r3, [r7, #0]
 800603a:	695b      	ldr	r3, [r3, #20]
 800603c:	461a      	mov	r2, r3
 800603e:	69b9      	ldr	r1, [r7, #24]
 8006040:	6878      	ldr	r0, [r7, #4]
 8006042:	f7ff ff34 	bl	8005eae <LL_GPIO_SetAFPin_0_7>
 8006046:	e006      	b.n	8006056 <LL_GPIO_Init+0xb0>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8006048:	683b      	ldr	r3, [r7, #0]
 800604a:	695b      	ldr	r3, [r3, #20]
 800604c:	461a      	mov	r2, r3
 800604e:	69b9      	ldr	r1, [r7, #24]
 8006050:	6878      	ldr	r0, [r7, #4]
 8006052:	f7ff ff69 	bl	8005f28 <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8006056:	683b      	ldr	r3, [r7, #0]
 8006058:	685b      	ldr	r3, [r3, #4]
 800605a:	461a      	mov	r2, r3
 800605c:	69b9      	ldr	r1, [r7, #24]
 800605e:	6878      	ldr	r0, [r7, #4]
 8006060:	f7ff fe56 	bl	8005d10 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8006064:	69fb      	ldr	r3, [r7, #28]
 8006066:	3301      	adds	r3, #1
 8006068:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 800606a:	683b      	ldr	r3, [r7, #0]
 800606c:	681a      	ldr	r2, [r3, #0]
 800606e:	69fb      	ldr	r3, [r7, #28]
 8006070:	fa22 f303 	lsr.w	r3, r2, r3
 8006074:	2b00      	cmp	r3, #0
 8006076:	d1af      	bne.n	8005fd8 <LL_GPIO_Init+0x32>
  }

  return (SUCCESS);
 8006078:	2300      	movs	r3, #0
}
 800607a:	4618      	mov	r0, r3
 800607c:	3720      	adds	r7, #32
 800607e:	46bd      	mov	sp, r7
 8006080:	bd80      	pop	{r7, pc}
	...

08006084 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 8006084:	b480      	push	{r7}
 8006086:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RCC_CR_HSIRDY) ? 1UL : 0UL);
 8006088:	4b07      	ldr	r3, [pc, #28]	; (80060a8 <LL_RCC_HSI_IsReady+0x24>)
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006090:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006094:	d101      	bne.n	800609a <LL_RCC_HSI_IsReady+0x16>
 8006096:	2301      	movs	r3, #1
 8006098:	e000      	b.n	800609c <LL_RCC_HSI_IsReady+0x18>
 800609a:	2300      	movs	r3, #0
}
 800609c:	4618      	mov	r0, r3
 800609e:	46bd      	mov	sp, r7
 80060a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060a4:	4770      	bx	lr
 80060a6:	bf00      	nop
 80060a8:	40021000 	.word	0x40021000

080060ac <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 80060ac:	b480      	push	{r7}
 80060ae:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RCC_BDCR_LSERDY) ? 1UL : 0UL);
 80060b0:	4b07      	ldr	r3, [pc, #28]	; (80060d0 <LL_RCC_LSE_IsReady+0x24>)
 80060b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80060b6:	f003 0302 	and.w	r3, r3, #2
 80060ba:	2b02      	cmp	r3, #2
 80060bc:	d101      	bne.n	80060c2 <LL_RCC_LSE_IsReady+0x16>
 80060be:	2301      	movs	r3, #1
 80060c0:	e000      	b.n	80060c4 <LL_RCC_LSE_IsReady+0x18>
 80060c2:	2300      	movs	r3, #0
}
 80060c4:	4618      	mov	r0, r3
 80060c6:	46bd      	mov	sp, r7
 80060c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060cc:	4770      	bx	lr
 80060ce:	bf00      	nop
 80060d0:	40021000 	.word	0x40021000

080060d4 <LL_RCC_MSI_IsEnabledRangeSelect>:
  * @brief  Check if MSI clock range is selected with MSIRANGE register
  * @rmtoll CR           MSIRGSEL      LL_RCC_MSI_IsEnabledRangeSelect
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsEnabledRangeSelect(void)
{
 80060d4:	b480      	push	{r7}
 80060d6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == RCC_CR_MSIRGSEL) ? 1UL : 0UL);
 80060d8:	4b06      	ldr	r3, [pc, #24]	; (80060f4 <LL_RCC_MSI_IsEnabledRangeSelect+0x20>)
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	f003 0308 	and.w	r3, r3, #8
 80060e0:	2b08      	cmp	r3, #8
 80060e2:	d101      	bne.n	80060e8 <LL_RCC_MSI_IsEnabledRangeSelect+0x14>
 80060e4:	2301      	movs	r3, #1
 80060e6:	e000      	b.n	80060ea <LL_RCC_MSI_IsEnabledRangeSelect+0x16>
 80060e8:	2300      	movs	r3, #0
}
 80060ea:	4618      	mov	r0, r3
 80060ec:	46bd      	mov	sp, r7
 80060ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f2:	4770      	bx	lr
 80060f4:	40021000 	.word	0x40021000

080060f8 <LL_RCC_MSI_GetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_9
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRange(void)
{
 80060f8:	b480      	push	{r7}
 80060fa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
 80060fc:	4b04      	ldr	r3, [pc, #16]	; (8006110 <LL_RCC_MSI_GetRange+0x18>)
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8006104:	4618      	mov	r0, r3
 8006106:	46bd      	mov	sp, r7
 8006108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800610c:	4770      	bx	lr
 800610e:	bf00      	nop
 8006110:	40021000 	.word	0x40021000

08006114 <LL_RCC_MSI_GetRangeAfterStandby>:
  *         @arg @ref LL_RCC_MSISRANGE_5
  *         @arg @ref LL_RCC_MSISRANGE_6
  *         @arg @ref LL_RCC_MSISRANGE_7
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRangeAfterStandby(void)
{
 8006114:	b480      	push	{r7}
 8006116:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 8006118:	4b04      	ldr	r3, [pc, #16]	; (800612c <LL_RCC_MSI_GetRangeAfterStandby+0x18>)
 800611a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800611e:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
}
 8006122:	4618      	mov	r0, r3
 8006124:	46bd      	mov	sp, r7
 8006126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800612a:	4770      	bx	lr
 800612c:	40021000 	.word	0x40021000

08006130 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8006130:	b480      	push	{r7}
 8006132:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8006134:	4b04      	ldr	r3, [pc, #16]	; (8006148 <LL_RCC_GetSysClkSource+0x18>)
 8006136:	689b      	ldr	r3, [r3, #8]
 8006138:	f003 030c 	and.w	r3, r3, #12
}
 800613c:	4618      	mov	r0, r3
 800613e:	46bd      	mov	sp, r7
 8006140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006144:	4770      	bx	lr
 8006146:	bf00      	nop
 8006148:	40021000 	.word	0x40021000

0800614c <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 800614c:	b480      	push	{r7}
 800614e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8006150:	4b04      	ldr	r3, [pc, #16]	; (8006164 <LL_RCC_GetAHBPrescaler+0x18>)
 8006152:	689b      	ldr	r3, [r3, #8]
 8006154:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8006158:	4618      	mov	r0, r3
 800615a:	46bd      	mov	sp, r7
 800615c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006160:	4770      	bx	lr
 8006162:	bf00      	nop
 8006164:	40021000 	.word	0x40021000

08006168 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8006168:	b480      	push	{r7}
 800616a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 800616c:	4b04      	ldr	r3, [pc, #16]	; (8006180 <LL_RCC_GetAPB1Prescaler+0x18>)
 800616e:	689b      	ldr	r3, [r3, #8]
 8006170:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 8006174:	4618      	mov	r0, r3
 8006176:	46bd      	mov	sp, r7
 8006178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800617c:	4770      	bx	lr
 800617e:	bf00      	nop
 8006180:	40021000 	.word	0x40021000

08006184 <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 8006184:	b480      	push	{r7}
 8006186:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8006188:	4b04      	ldr	r3, [pc, #16]	; (800619c <LL_RCC_GetAPB2Prescaler+0x18>)
 800618a:	689b      	ldr	r3, [r3, #8]
 800618c:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 8006190:	4618      	mov	r0, r3
 8006192:	46bd      	mov	sp, r7
 8006194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006198:	4770      	bx	lr
 800619a:	bf00      	nop
 800619c:	40021000 	.word	0x40021000

080061a0 <LL_RCC_GetUSARTClockSource>:
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_LSE (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetUSARTClockSource(uint32_t USARTx)
{
 80061a0:	b480      	push	{r7}
 80061a2:	b083      	sub	sp, #12
 80061a4:	af00      	add	r7, sp, #0
 80061a6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16U));
 80061a8:	4b06      	ldr	r3, [pc, #24]	; (80061c4 <LL_RCC_GetUSARTClockSource+0x24>)
 80061aa:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	401a      	ands	r2, r3
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	041b      	lsls	r3, r3, #16
 80061b6:	4313      	orrs	r3, r2
}
 80061b8:	4618      	mov	r0, r3
 80061ba:	370c      	adds	r7, #12
 80061bc:	46bd      	mov	sp, r7
 80061be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061c2:	4770      	bx	lr
 80061c4:	40021000 	.word	0x40021000

080061c8 <LL_RCC_GetUARTClockSource>:
  *         @arg @ref LL_RCC_UART5_CLKSOURCE_SYSCLK
  *         @arg @ref LL_RCC_UART5_CLKSOURCE_HSI
  *         @arg @ref LL_RCC_UART5_CLKSOURCE_LSE
  */
__STATIC_INLINE uint32_t LL_RCC_GetUARTClockSource(uint32_t UARTx)
{
 80061c8:	b480      	push	{r7}
 80061ca:	b083      	sub	sp, #12
 80061cc:	af00      	add	r7, sp, #0
 80061ce:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, UARTx) | (UARTx << 16U));
 80061d0:	4b06      	ldr	r3, [pc, #24]	; (80061ec <LL_RCC_GetUARTClockSource+0x24>)
 80061d2:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	401a      	ands	r2, r3
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	041b      	lsls	r3, r3, #16
 80061de:	4313      	orrs	r3, r2
}
 80061e0:	4618      	mov	r0, r3
 80061e2:	370c      	adds	r7, #12
 80061e4:	46bd      	mov	sp, r7
 80061e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ea:	4770      	bx	lr
 80061ec:	40021000 	.word	0x40021000

080061f0 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 80061f0:	b480      	push	{r7}
 80061f2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 80061f4:	4b04      	ldr	r3, [pc, #16]	; (8006208 <LL_RCC_PLL_GetMainSource+0x18>)
 80061f6:	68db      	ldr	r3, [r3, #12]
 80061f8:	f003 0303 	and.w	r3, r3, #3
}
 80061fc:	4618      	mov	r0, r3
 80061fe:	46bd      	mov	sp, r7
 8006200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006204:	4770      	bx	lr
 8006206:	bf00      	nop
 8006208:	40021000 	.word	0x40021000

0800620c <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 8 and 86 or 127 depending on devices
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 800620c:	b480      	push	{r7}
 800620e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8006210:	4b04      	ldr	r3, [pc, #16]	; (8006224 <LL_RCC_PLL_GetN+0x18>)
 8006212:	68db      	ldr	r3, [r3, #12]
 8006214:	0a1b      	lsrs	r3, r3, #8
 8006216:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 800621a:	4618      	mov	r0, r3
 800621c:	46bd      	mov	sp, r7
 800621e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006222:	4770      	bx	lr
 8006224:	40021000 	.word	0x40021000

08006228 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_4
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8006228:	b480      	push	{r7}
 800622a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 800622c:	4b04      	ldr	r3, [pc, #16]	; (8006240 <LL_RCC_PLL_GetR+0x18>)
 800622e:	68db      	ldr	r3, [r3, #12]
 8006230:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
}
 8006234:	4618      	mov	r0, r3
 8006236:	46bd      	mov	sp, r7
 8006238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800623c:	4770      	bx	lr
 800623e:	bf00      	nop
 8006240:	40021000 	.word	0x40021000

08006244 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_16 (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8006244:	b480      	push	{r7}
 8006246:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8006248:	4b04      	ldr	r3, [pc, #16]	; (800625c <LL_RCC_PLL_GetDivider+0x18>)
 800624a:	68db      	ldr	r3, [r3, #12]
 800624c:	f003 0370 	and.w	r3, r3, #112	; 0x70
}
 8006250:	4618      	mov	r0, r3
 8006252:	46bd      	mov	sp, r7
 8006254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006258:	4770      	bx	lr
 800625a:	bf00      	nop
 800625c:	40021000 	.word	0x40021000

08006260 <LL_RCC_GetUSARTClockFreq>:
  *         (*) value not defined in all devices.
  * @retval USART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)
{
 8006260:	b580      	push	{r7, lr}
 8006262:	b084      	sub	sp, #16
 8006264:	af00      	add	r7, sp, #0
 8006266:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 8006268:	2300      	movs	r3, #0
 800626a:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));

  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	2b03      	cmp	r3, #3
 8006270:	d137      	bne.n	80062e2 <LL_RCC_GetUSARTClockFreq+0x82>
  {
    /* USART1CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8006272:	6878      	ldr	r0, [r7, #4]
 8006274:	f7ff ff94 	bl	80061a0 <LL_RCC_GetUSARTClockSource>
 8006278:	4603      	mov	r3, r0
 800627a:	f5a3 3340 	sub.w	r3, r3, #196608	; 0x30000
 800627e:	2b03      	cmp	r3, #3
 8006280:	f200 80b3 	bhi.w	80063ea <LL_RCC_GetUSARTClockFreq+0x18a>
 8006284:	a201      	add	r2, pc, #4	; (adr r2, 800628c <LL_RCC_GetUSARTClockFreq+0x2c>)
 8006286:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800628a:	bf00      	nop
 800628c:	080062cb 	.word	0x080062cb
 8006290:	0800629d 	.word	0x0800629d
 8006294:	080062a5 	.word	0x080062a5
 8006298:	080062b7 	.word	0x080062b7
    {
      case LL_RCC_USART1_CLKSOURCE_SYSCLK: /* USART1 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 800629c:	f000 f95c 	bl	8006558 <RCC_GetSystemClockFreq>
 80062a0:	60f8      	str	r0, [r7, #12]
        break;
 80062a2:	e0b5      	b.n	8006410 <LL_RCC_GetUSARTClockFreq+0x1b0>

      case LL_RCC_USART1_CLKSOURCE_HSI:    /* USART1 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 80062a4:	f7ff feee 	bl	8006084 <LL_RCC_HSI_IsReady>
 80062a8:	4603      	mov	r3, r0
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	f000 809f 	beq.w	80063ee <LL_RCC_GetUSARTClockFreq+0x18e>
        {
          usart_frequency = HSI_VALUE;
 80062b0:	4b5a      	ldr	r3, [pc, #360]	; (800641c <LL_RCC_GetUSARTClockFreq+0x1bc>)
 80062b2:	60fb      	str	r3, [r7, #12]
        }
        break;
 80062b4:	e09b      	b.n	80063ee <LL_RCC_GetUSARTClockFreq+0x18e>

      case LL_RCC_USART1_CLKSOURCE_LSE:    /* USART1 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 80062b6:	f7ff fef9 	bl	80060ac <LL_RCC_LSE_IsReady>
 80062ba:	4603      	mov	r3, r0
 80062bc:	2b00      	cmp	r3, #0
 80062be:	f000 8098 	beq.w	80063f2 <LL_RCC_GetUSARTClockFreq+0x192>
        {
          usart_frequency = LSE_VALUE;
 80062c2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80062c6:	60fb      	str	r3, [r7, #12]
        }
        break;
 80062c8:	e093      	b.n	80063f2 <LL_RCC_GetUSARTClockFreq+0x192>

      case LL_RCC_USART1_CLKSOURCE_PCLK2:  /* USART1 Clock is PCLK2 */
        usart_frequency = RCC_GetPCLK2ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 80062ca:	f000 f945 	bl	8006558 <RCC_GetSystemClockFreq>
 80062ce:	4603      	mov	r3, r0
 80062d0:	4618      	mov	r0, r3
 80062d2:	f000 f9d1 	bl	8006678 <RCC_GetHCLKClockFreq>
 80062d6:	4603      	mov	r3, r0
 80062d8:	4618      	mov	r0, r3
 80062da:	f000 f9f7 	bl	80066cc <RCC_GetPCLK2ClockFreq>
 80062de:	60f8      	str	r0, [r7, #12]
        break;
 80062e0:	e096      	b.n	8006410 <LL_RCC_GetUSARTClockFreq+0x1b0>

      default:
        break;
    }
  }
  else if (USARTxSource == LL_RCC_USART2_CLKSOURCE)
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	2b0c      	cmp	r3, #12
 80062e6:	d146      	bne.n	8006376 <LL_RCC_GetUSARTClockFreq+0x116>
  {
    /* USART2CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 80062e8:	6878      	ldr	r0, [r7, #4]
 80062ea:	f7ff ff59 	bl	80061a0 <LL_RCC_GetUSARTClockSource>
 80062ee:	4603      	mov	r3, r0
 80062f0:	f5a3 2340 	sub.w	r3, r3, #786432	; 0xc0000
 80062f4:	2b0c      	cmp	r3, #12
 80062f6:	d87e      	bhi.n	80063f6 <LL_RCC_GetUSARTClockFreq+0x196>
 80062f8:	a201      	add	r2, pc, #4	; (adr r2, 8006300 <LL_RCC_GetUSARTClockFreq+0xa0>)
 80062fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062fe:	bf00      	nop
 8006300:	0800635f 	.word	0x0800635f
 8006304:	080063f7 	.word	0x080063f7
 8006308:	080063f7 	.word	0x080063f7
 800630c:	080063f7 	.word	0x080063f7
 8006310:	08006335 	.word	0x08006335
 8006314:	080063f7 	.word	0x080063f7
 8006318:	080063f7 	.word	0x080063f7
 800631c:	080063f7 	.word	0x080063f7
 8006320:	0800633d 	.word	0x0800633d
 8006324:	080063f7 	.word	0x080063f7
 8006328:	080063f7 	.word	0x080063f7
 800632c:	080063f7 	.word	0x080063f7
 8006330:	0800634d 	.word	0x0800634d
    {
      case LL_RCC_USART2_CLKSOURCE_SYSCLK: /* USART2 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 8006334:	f000 f910 	bl	8006558 <RCC_GetSystemClockFreq>
 8006338:	60f8      	str	r0, [r7, #12]
        break;
 800633a:	e069      	b.n	8006410 <LL_RCC_GetUSARTClockFreq+0x1b0>

      case LL_RCC_USART2_CLKSOURCE_HSI:    /* USART2 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 800633c:	f7ff fea2 	bl	8006084 <LL_RCC_HSI_IsReady>
 8006340:	4603      	mov	r3, r0
 8006342:	2b00      	cmp	r3, #0
 8006344:	d059      	beq.n	80063fa <LL_RCC_GetUSARTClockFreq+0x19a>
        {
          usart_frequency = HSI_VALUE;
 8006346:	4b35      	ldr	r3, [pc, #212]	; (800641c <LL_RCC_GetUSARTClockFreq+0x1bc>)
 8006348:	60fb      	str	r3, [r7, #12]
        }
        break;
 800634a:	e056      	b.n	80063fa <LL_RCC_GetUSARTClockFreq+0x19a>

      case LL_RCC_USART2_CLKSOURCE_LSE:    /* USART2 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 800634c:	f7ff feae 	bl	80060ac <LL_RCC_LSE_IsReady>
 8006350:	4603      	mov	r3, r0
 8006352:	2b00      	cmp	r3, #0
 8006354:	d053      	beq.n	80063fe <LL_RCC_GetUSARTClockFreq+0x19e>
        {
          usart_frequency = LSE_VALUE;
 8006356:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800635a:	60fb      	str	r3, [r7, #12]
        }
        break;
 800635c:	e04f      	b.n	80063fe <LL_RCC_GetUSARTClockFreq+0x19e>

      case LL_RCC_USART2_CLKSOURCE_PCLK1:  /* USART2 Clock is PCLK1 */
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 800635e:	f000 f8fb 	bl	8006558 <RCC_GetSystemClockFreq>
 8006362:	4603      	mov	r3, r0
 8006364:	4618      	mov	r0, r3
 8006366:	f000 f987 	bl	8006678 <RCC_GetHCLKClockFreq>
 800636a:	4603      	mov	r3, r0
 800636c:	4618      	mov	r0, r3
 800636e:	f000 f999 	bl	80066a4 <RCC_GetPCLK1ClockFreq>
 8006372:	60f8      	str	r0, [r7, #12]
        break;
 8006374:	e04c      	b.n	8006410 <LL_RCC_GetUSARTClockFreq+0x1b0>
    }
  }
  else
  {
#if defined(RCC_CCIPR_USART3SEL)
    if (USARTxSource == LL_RCC_USART3_CLKSOURCE)
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	2b30      	cmp	r3, #48	; 0x30
 800637a:	d142      	bne.n	8006402 <LL_RCC_GetUSARTClockFreq+0x1a2>
    {
      /* USART3CLK clock frequency */
      switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 800637c:	6878      	ldr	r0, [r7, #4]
 800637e:	f7ff ff0f 	bl	80061a0 <LL_RCC_GetUSARTClockSource>
 8006382:	4603      	mov	r3, r0
 8006384:	f1b3 1f30 	cmp.w	r3, #3145776	; 0x300030
 8006388:	d01a      	beq.n	80063c0 <LL_RCC_GetUSARTClockFreq+0x160>
 800638a:	f1b3 1f30 	cmp.w	r3, #3145776	; 0x300030
 800638e:	d83a      	bhi.n	8006406 <LL_RCC_GetUSARTClockFreq+0x1a6>
 8006390:	4a23      	ldr	r2, [pc, #140]	; (8006420 <LL_RCC_GetUSARTClockFreq+0x1c0>)
 8006392:	4293      	cmp	r3, r2
 8006394:	d00c      	beq.n	80063b0 <LL_RCC_GetUSARTClockFreq+0x150>
 8006396:	4a22      	ldr	r2, [pc, #136]	; (8006420 <LL_RCC_GetUSARTClockFreq+0x1c0>)
 8006398:	4293      	cmp	r3, r2
 800639a:	d834      	bhi.n	8006406 <LL_RCC_GetUSARTClockFreq+0x1a6>
 800639c:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80063a0:	d017      	beq.n	80063d2 <LL_RCC_GetUSARTClockFreq+0x172>
 80063a2:	4a20      	ldr	r2, [pc, #128]	; (8006424 <LL_RCC_GetUSARTClockFreq+0x1c4>)
 80063a4:	4293      	cmp	r3, r2
 80063a6:	d12e      	bne.n	8006406 <LL_RCC_GetUSARTClockFreq+0x1a6>
      {
        case LL_RCC_USART3_CLKSOURCE_SYSCLK: /* USART3 Clock is System Clock */
          usart_frequency = RCC_GetSystemClockFreq();
 80063a8:	f000 f8d6 	bl	8006558 <RCC_GetSystemClockFreq>
 80063ac:	60f8      	str	r0, [r7, #12]
          break;
 80063ae:	e02f      	b.n	8006410 <LL_RCC_GetUSARTClockFreq+0x1b0>

        case LL_RCC_USART3_CLKSOURCE_HSI:    /* USART3 Clock is HSI Osc. */
          if (LL_RCC_HSI_IsReady() != 0U)
 80063b0:	f7ff fe68 	bl	8006084 <LL_RCC_HSI_IsReady>
 80063b4:	4603      	mov	r3, r0
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d027      	beq.n	800640a <LL_RCC_GetUSARTClockFreq+0x1aa>
          {
            usart_frequency = HSI_VALUE;
 80063ba:	4b18      	ldr	r3, [pc, #96]	; (800641c <LL_RCC_GetUSARTClockFreq+0x1bc>)
 80063bc:	60fb      	str	r3, [r7, #12]
          }
          break;
 80063be:	e024      	b.n	800640a <LL_RCC_GetUSARTClockFreq+0x1aa>

        case LL_RCC_USART3_CLKSOURCE_LSE:    /* USART3 Clock is LSE Osc. */
          if (LL_RCC_LSE_IsReady() != 0U)
 80063c0:	f7ff fe74 	bl	80060ac <LL_RCC_LSE_IsReady>
 80063c4:	4603      	mov	r3, r0
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	d021      	beq.n	800640e <LL_RCC_GetUSARTClockFreq+0x1ae>
          {
            usart_frequency = LSE_VALUE;
 80063ca:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80063ce:	60fb      	str	r3, [r7, #12]
          }
          break;
 80063d0:	e01d      	b.n	800640e <LL_RCC_GetUSARTClockFreq+0x1ae>

        case LL_RCC_USART3_CLKSOURCE_PCLK1:  /* USART3 Clock is PCLK1 */
          usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 80063d2:	f000 f8c1 	bl	8006558 <RCC_GetSystemClockFreq>
 80063d6:	4603      	mov	r3, r0
 80063d8:	4618      	mov	r0, r3
 80063da:	f000 f94d 	bl	8006678 <RCC_GetHCLKClockFreq>
 80063de:	4603      	mov	r3, r0
 80063e0:	4618      	mov	r0, r3
 80063e2:	f000 f95f 	bl	80066a4 <RCC_GetPCLK1ClockFreq>
 80063e6:	60f8      	str	r0, [r7, #12]
          break;
 80063e8:	e012      	b.n	8006410 <LL_RCC_GetUSARTClockFreq+0x1b0>
        break;
 80063ea:	bf00      	nop
 80063ec:	e010      	b.n	8006410 <LL_RCC_GetUSARTClockFreq+0x1b0>
        break;
 80063ee:	bf00      	nop
 80063f0:	e00e      	b.n	8006410 <LL_RCC_GetUSARTClockFreq+0x1b0>
        break;
 80063f2:	bf00      	nop
 80063f4:	e00c      	b.n	8006410 <LL_RCC_GetUSARTClockFreq+0x1b0>
        break;
 80063f6:	bf00      	nop
 80063f8:	e00a      	b.n	8006410 <LL_RCC_GetUSARTClockFreq+0x1b0>
        break;
 80063fa:	bf00      	nop
 80063fc:	e008      	b.n	8006410 <LL_RCC_GetUSARTClockFreq+0x1b0>
        break;
 80063fe:	bf00      	nop
 8006400:	e006      	b.n	8006410 <LL_RCC_GetUSARTClockFreq+0x1b0>

        default:
          break;
      }
    }
 8006402:	bf00      	nop
 8006404:	e004      	b.n	8006410 <LL_RCC_GetUSARTClockFreq+0x1b0>
          break;
 8006406:	bf00      	nop
 8006408:	e002      	b.n	8006410 <LL_RCC_GetUSARTClockFreq+0x1b0>
          break;
 800640a:	bf00      	nop
 800640c:	e000      	b.n	8006410 <LL_RCC_GetUSARTClockFreq+0x1b0>
          break;
 800640e:	bf00      	nop
#endif /* RCC_CCIPR_USART3SEL */
  }
  return usart_frequency;
 8006410:	68fb      	ldr	r3, [r7, #12]
}
 8006412:	4618      	mov	r0, r3
 8006414:	3710      	adds	r7, #16
 8006416:	46bd      	mov	sp, r7
 8006418:	bd80      	pop	{r7, pc}
 800641a:	bf00      	nop
 800641c:	00f42400 	.word	0x00f42400
 8006420:	00300020 	.word	0x00300020
 8006424:	00300010 	.word	0x00300010

08006428 <LL_RCC_GetUARTClockFreq>:
  *         @arg @ref LL_RCC_UART5_CLKSOURCE
  * @retval UART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUARTClockFreq(uint32_t UARTxSource)
{
 8006428:	b580      	push	{r7, lr}
 800642a:	b084      	sub	sp, #16
 800642c:	af00      	add	r7, sp, #0
 800642e:	6078      	str	r0, [r7, #4]
  uint32_t uart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 8006430:	2300      	movs	r3, #0
 8006432:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_UART_CLKSOURCE(UARTxSource));

#if defined(RCC_CCIPR_UART4SEL)
  if (UARTxSource == LL_RCC_UART4_CLKSOURCE)
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	2bc0      	cmp	r3, #192	; 0xc0
 8006438:	d136      	bne.n	80064a8 <LL_RCC_GetUARTClockFreq+0x80>
  {
    /* UART4CLK clock frequency */
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 800643a:	6878      	ldr	r0, [r7, #4]
 800643c:	f7ff fec4 	bl	80061c8 <LL_RCC_GetUARTClockSource>
 8006440:	4603      	mov	r3, r0
 8006442:	f1b3 1fc0 	cmp.w	r3, #12583104	; 0xc000c0
 8006446:	d01a      	beq.n	800647e <LL_RCC_GetUARTClockFreq+0x56>
 8006448:	f1b3 1fc0 	cmp.w	r3, #12583104	; 0xc000c0
 800644c:	d82e      	bhi.n	80064ac <LL_RCC_GetUARTClockFreq+0x84>
 800644e:	4a3d      	ldr	r2, [pc, #244]	; (8006544 <LL_RCC_GetUARTClockFreq+0x11c>)
 8006450:	4293      	cmp	r3, r2
 8006452:	d00c      	beq.n	800646e <LL_RCC_GetUARTClockFreq+0x46>
 8006454:	4a3b      	ldr	r2, [pc, #236]	; (8006544 <LL_RCC_GetUARTClockFreq+0x11c>)
 8006456:	4293      	cmp	r3, r2
 8006458:	d828      	bhi.n	80064ac <LL_RCC_GetUARTClockFreq+0x84>
 800645a:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800645e:	d017      	beq.n	8006490 <LL_RCC_GetUARTClockFreq+0x68>
 8006460:	4a39      	ldr	r2, [pc, #228]	; (8006548 <LL_RCC_GetUARTClockFreq+0x120>)
 8006462:	4293      	cmp	r3, r2
 8006464:	d122      	bne.n	80064ac <LL_RCC_GetUARTClockFreq+0x84>
    {
      case LL_RCC_UART4_CLKSOURCE_SYSCLK: /* UART4 Clock is System Clock */
        uart_frequency = RCC_GetSystemClockFreq();
 8006466:	f000 f877 	bl	8006558 <RCC_GetSystemClockFreq>
 800646a:	60f8      	str	r0, [r7, #12]
        break;
 800646c:	e023      	b.n	80064b6 <LL_RCC_GetUARTClockFreq+0x8e>

      case LL_RCC_UART4_CLKSOURCE_HSI:    /* UART4 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 800646e:	f7ff fe09 	bl	8006084 <LL_RCC_HSI_IsReady>
 8006472:	4603      	mov	r3, r0
 8006474:	2b00      	cmp	r3, #0
 8006476:	d01b      	beq.n	80064b0 <LL_RCC_GetUARTClockFreq+0x88>
        {
          uart_frequency = HSI_VALUE;
 8006478:	4b34      	ldr	r3, [pc, #208]	; (800654c <LL_RCC_GetUARTClockFreq+0x124>)
 800647a:	60fb      	str	r3, [r7, #12]
        }
        break;
 800647c:	e018      	b.n	80064b0 <LL_RCC_GetUARTClockFreq+0x88>

      case LL_RCC_UART4_CLKSOURCE_LSE:    /* UART4 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 800647e:	f7ff fe15 	bl	80060ac <LL_RCC_LSE_IsReady>
 8006482:	4603      	mov	r3, r0
 8006484:	2b00      	cmp	r3, #0
 8006486:	d015      	beq.n	80064b4 <LL_RCC_GetUARTClockFreq+0x8c>
        {
          uart_frequency = LSE_VALUE;
 8006488:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800648c:	60fb      	str	r3, [r7, #12]
        }
        break;
 800648e:	e011      	b.n	80064b4 <LL_RCC_GetUARTClockFreq+0x8c>

      case LL_RCC_UART4_CLKSOURCE_PCLK1:  /* UART4 Clock is PCLK1 */
        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8006490:	f000 f862 	bl	8006558 <RCC_GetSystemClockFreq>
 8006494:	4603      	mov	r3, r0
 8006496:	4618      	mov	r0, r3
 8006498:	f000 f8ee 	bl	8006678 <RCC_GetHCLKClockFreq>
 800649c:	4603      	mov	r3, r0
 800649e:	4618      	mov	r0, r3
 80064a0:	f000 f900 	bl	80066a4 <RCC_GetPCLK1ClockFreq>
 80064a4:	60f8      	str	r0, [r7, #12]
        break;
 80064a6:	e006      	b.n	80064b6 <LL_RCC_GetUARTClockFreq+0x8e>

      default:
        break;
    }
  }
 80064a8:	bf00      	nop
 80064aa:	e004      	b.n	80064b6 <LL_RCC_GetUARTClockFreq+0x8e>
        break;
 80064ac:	bf00      	nop
 80064ae:	e002      	b.n	80064b6 <LL_RCC_GetUARTClockFreq+0x8e>
        break;
 80064b0:	bf00      	nop
 80064b2:	e000      	b.n	80064b6 <LL_RCC_GetUARTClockFreq+0x8e>
        break;
 80064b4:	bf00      	nop
#endif /* RCC_CCIPR_UART4SEL */

#if defined(RCC_CCIPR_UART5SEL)
  if (UARTxSource == LL_RCC_UART5_CLKSOURCE)
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80064bc:	d136      	bne.n	800652c <LL_RCC_GetUARTClockFreq+0x104>
  {
    /* UART5CLK clock frequency */
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 80064be:	6878      	ldr	r0, [r7, #4]
 80064c0:	f7ff fe82 	bl	80061c8 <LL_RCC_GetUARTClockSource>
 80064c4:	4603      	mov	r3, r0
 80064c6:	f1b3 2f03 	cmp.w	r3, #50332416	; 0x3000300
 80064ca:	d01a      	beq.n	8006502 <LL_RCC_GetUARTClockFreq+0xda>
 80064cc:	f1b3 2f03 	cmp.w	r3, #50332416	; 0x3000300
 80064d0:	d82e      	bhi.n	8006530 <LL_RCC_GetUARTClockFreq+0x108>
 80064d2:	4a1f      	ldr	r2, [pc, #124]	; (8006550 <LL_RCC_GetUARTClockFreq+0x128>)
 80064d4:	4293      	cmp	r3, r2
 80064d6:	d00c      	beq.n	80064f2 <LL_RCC_GetUARTClockFreq+0xca>
 80064d8:	4a1d      	ldr	r2, [pc, #116]	; (8006550 <LL_RCC_GetUARTClockFreq+0x128>)
 80064da:	4293      	cmp	r3, r2
 80064dc:	d828      	bhi.n	8006530 <LL_RCC_GetUARTClockFreq+0x108>
 80064de:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80064e2:	d017      	beq.n	8006514 <LL_RCC_GetUARTClockFreq+0xec>
 80064e4:	4a1b      	ldr	r2, [pc, #108]	; (8006554 <LL_RCC_GetUARTClockFreq+0x12c>)
 80064e6:	4293      	cmp	r3, r2
 80064e8:	d122      	bne.n	8006530 <LL_RCC_GetUARTClockFreq+0x108>
    {
      case LL_RCC_UART5_CLKSOURCE_SYSCLK: /* UART5 Clock is System Clock */
        uart_frequency = RCC_GetSystemClockFreq();
 80064ea:	f000 f835 	bl	8006558 <RCC_GetSystemClockFreq>
 80064ee:	60f8      	str	r0, [r7, #12]
        break;
 80064f0:	e023      	b.n	800653a <LL_RCC_GetUARTClockFreq+0x112>

      case LL_RCC_UART5_CLKSOURCE_HSI:    /* UART5 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 80064f2:	f7ff fdc7 	bl	8006084 <LL_RCC_HSI_IsReady>
 80064f6:	4603      	mov	r3, r0
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d01b      	beq.n	8006534 <LL_RCC_GetUARTClockFreq+0x10c>
        {
          uart_frequency = HSI_VALUE;
 80064fc:	4b13      	ldr	r3, [pc, #76]	; (800654c <LL_RCC_GetUARTClockFreq+0x124>)
 80064fe:	60fb      	str	r3, [r7, #12]
        }
        break;
 8006500:	e018      	b.n	8006534 <LL_RCC_GetUARTClockFreq+0x10c>

      case LL_RCC_UART5_CLKSOURCE_LSE:    /* UART5 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 8006502:	f7ff fdd3 	bl	80060ac <LL_RCC_LSE_IsReady>
 8006506:	4603      	mov	r3, r0
 8006508:	2b00      	cmp	r3, #0
 800650a:	d015      	beq.n	8006538 <LL_RCC_GetUARTClockFreq+0x110>
        {
          uart_frequency = LSE_VALUE;
 800650c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006510:	60fb      	str	r3, [r7, #12]
        }
        break;
 8006512:	e011      	b.n	8006538 <LL_RCC_GetUARTClockFreq+0x110>

      case LL_RCC_UART5_CLKSOURCE_PCLK1:  /* UART5 Clock is PCLK1 */
        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8006514:	f000 f820 	bl	8006558 <RCC_GetSystemClockFreq>
 8006518:	4603      	mov	r3, r0
 800651a:	4618      	mov	r0, r3
 800651c:	f000 f8ac 	bl	8006678 <RCC_GetHCLKClockFreq>
 8006520:	4603      	mov	r3, r0
 8006522:	4618      	mov	r0, r3
 8006524:	f000 f8be 	bl	80066a4 <RCC_GetPCLK1ClockFreq>
 8006528:	60f8      	str	r0, [r7, #12]
        break;
 800652a:	e006      	b.n	800653a <LL_RCC_GetUARTClockFreq+0x112>

      default:
        break;
    }
  }
 800652c:	bf00      	nop
 800652e:	e004      	b.n	800653a <LL_RCC_GetUARTClockFreq+0x112>
        break;
 8006530:	bf00      	nop
 8006532:	e002      	b.n	800653a <LL_RCC_GetUARTClockFreq+0x112>
        break;
 8006534:	bf00      	nop
 8006536:	e000      	b.n	800653a <LL_RCC_GetUARTClockFreq+0x112>
        break;
 8006538:	bf00      	nop
#endif /* RCC_CCIPR_UART5SEL */

  return uart_frequency;
 800653a:	68fb      	ldr	r3, [r7, #12]
}
 800653c:	4618      	mov	r0, r3
 800653e:	3710      	adds	r7, #16
 8006540:	46bd      	mov	sp, r7
 8006542:	bd80      	pop	{r7, pc}
 8006544:	00c00080 	.word	0x00c00080
 8006548:	00c00040 	.word	0x00c00040
 800654c:	00f42400 	.word	0x00f42400
 8006550:	03000200 	.word	0x03000200
 8006554:	03000100 	.word	0x03000100

08006558 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
static uint32_t RCC_GetSystemClockFreq(void)
{
 8006558:	b580      	push	{r7, lr}
 800655a:	b082      	sub	sp, #8
 800655c:	af00      	add	r7, sp, #0
  uint32_t frequency;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 800655e:	f7ff fde7 	bl	8006130 <LL_RCC_GetSysClkSource>
 8006562:	4603      	mov	r3, r0
 8006564:	2b0c      	cmp	r3, #12
 8006566:	d851      	bhi.n	800660c <RCC_GetSystemClockFreq+0xb4>
 8006568:	a201      	add	r2, pc, #4	; (adr r2, 8006570 <RCC_GetSystemClockFreq+0x18>)
 800656a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800656e:	bf00      	nop
 8006570:	080065a5 	.word	0x080065a5
 8006574:	0800660d 	.word	0x0800660d
 8006578:	0800660d 	.word	0x0800660d
 800657c:	0800660d 	.word	0x0800660d
 8006580:	080065f9 	.word	0x080065f9
 8006584:	0800660d 	.word	0x0800660d
 8006588:	0800660d 	.word	0x0800660d
 800658c:	0800660d 	.word	0x0800660d
 8006590:	080065ff 	.word	0x080065ff
 8006594:	0800660d 	.word	0x0800660d
 8006598:	0800660d 	.word	0x0800660d
 800659c:	0800660d 	.word	0x0800660d
 80065a0:	08006605 	.word	0x08006605
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
      frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 80065a4:	f7ff fd96 	bl	80060d4 <LL_RCC_MSI_IsEnabledRangeSelect>
 80065a8:	4603      	mov	r3, r0
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d111      	bne.n	80065d2 <RCC_GetSystemClockFreq+0x7a>
 80065ae:	f7ff fd91 	bl	80060d4 <LL_RCC_MSI_IsEnabledRangeSelect>
 80065b2:	4603      	mov	r3, r0
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	d004      	beq.n	80065c2 <RCC_GetSystemClockFreq+0x6a>
 80065b8:	f7ff fd9e 	bl	80060f8 <LL_RCC_MSI_GetRange>
 80065bc:	4603      	mov	r3, r0
 80065be:	0a1b      	lsrs	r3, r3, #8
 80065c0:	e003      	b.n	80065ca <RCC_GetSystemClockFreq+0x72>
 80065c2:	f7ff fda7 	bl	8006114 <LL_RCC_MSI_GetRangeAfterStandby>
 80065c6:	4603      	mov	r3, r0
 80065c8:	0a1b      	lsrs	r3, r3, #8
 80065ca:	4a28      	ldr	r2, [pc, #160]	; (800666c <RCC_GetSystemClockFreq+0x114>)
 80065cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80065d0:	e010      	b.n	80065f4 <RCC_GetSystemClockFreq+0x9c>
 80065d2:	f7ff fd7f 	bl	80060d4 <LL_RCC_MSI_IsEnabledRangeSelect>
 80065d6:	4603      	mov	r3, r0
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d004      	beq.n	80065e6 <RCC_GetSystemClockFreq+0x8e>
 80065dc:	f7ff fd8c 	bl	80060f8 <LL_RCC_MSI_GetRange>
 80065e0:	4603      	mov	r3, r0
 80065e2:	091b      	lsrs	r3, r3, #4
 80065e4:	e003      	b.n	80065ee <RCC_GetSystemClockFreq+0x96>
 80065e6:	f7ff fd95 	bl	8006114 <LL_RCC_MSI_GetRangeAfterStandby>
 80065ea:	4603      	mov	r3, r0
 80065ec:	091b      	lsrs	r3, r3, #4
 80065ee:	4a1f      	ldr	r2, [pc, #124]	; (800666c <RCC_GetSystemClockFreq+0x114>)
 80065f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80065f4:	607b      	str	r3, [r7, #4]
                                    ((LL_RCC_MSI_IsEnabledRangeSelect() != 0U) ?
                                     LL_RCC_MSI_GetRange() :
                                     LL_RCC_MSI_GetRangeAfterStandby()));
      break;
 80065f6:	e033      	b.n	8006660 <RCC_GetSystemClockFreq+0x108>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 80065f8:	4b1d      	ldr	r3, [pc, #116]	; (8006670 <RCC_GetSystemClockFreq+0x118>)
 80065fa:	607b      	str	r3, [r7, #4]
      break;
 80065fc:	e030      	b.n	8006660 <RCC_GetSystemClockFreq+0x108>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 80065fe:	4b1d      	ldr	r3, [pc, #116]	; (8006674 <RCC_GetSystemClockFreq+0x11c>)
 8006600:	607b      	str	r3, [r7, #4]
      break;
 8006602:	e02d      	b.n	8006660 <RCC_GetSystemClockFreq+0x108>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 8006604:	f000 f876 	bl	80066f4 <RCC_PLL_GetFreqDomain_SYS>
 8006608:	6078      	str	r0, [r7, #4]
      break;
 800660a:	e029      	b.n	8006660 <RCC_GetSystemClockFreq+0x108>

    default:
      frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 800660c:	f7ff fd62 	bl	80060d4 <LL_RCC_MSI_IsEnabledRangeSelect>
 8006610:	4603      	mov	r3, r0
 8006612:	2b00      	cmp	r3, #0
 8006614:	d111      	bne.n	800663a <RCC_GetSystemClockFreq+0xe2>
 8006616:	f7ff fd5d 	bl	80060d4 <LL_RCC_MSI_IsEnabledRangeSelect>
 800661a:	4603      	mov	r3, r0
 800661c:	2b00      	cmp	r3, #0
 800661e:	d004      	beq.n	800662a <RCC_GetSystemClockFreq+0xd2>
 8006620:	f7ff fd6a 	bl	80060f8 <LL_RCC_MSI_GetRange>
 8006624:	4603      	mov	r3, r0
 8006626:	0a1b      	lsrs	r3, r3, #8
 8006628:	e003      	b.n	8006632 <RCC_GetSystemClockFreq+0xda>
 800662a:	f7ff fd73 	bl	8006114 <LL_RCC_MSI_GetRangeAfterStandby>
 800662e:	4603      	mov	r3, r0
 8006630:	0a1b      	lsrs	r3, r3, #8
 8006632:	4a0e      	ldr	r2, [pc, #56]	; (800666c <RCC_GetSystemClockFreq+0x114>)
 8006634:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006638:	e010      	b.n	800665c <RCC_GetSystemClockFreq+0x104>
 800663a:	f7ff fd4b 	bl	80060d4 <LL_RCC_MSI_IsEnabledRangeSelect>
 800663e:	4603      	mov	r3, r0
 8006640:	2b00      	cmp	r3, #0
 8006642:	d004      	beq.n	800664e <RCC_GetSystemClockFreq+0xf6>
 8006644:	f7ff fd58 	bl	80060f8 <LL_RCC_MSI_GetRange>
 8006648:	4603      	mov	r3, r0
 800664a:	091b      	lsrs	r3, r3, #4
 800664c:	e003      	b.n	8006656 <RCC_GetSystemClockFreq+0xfe>
 800664e:	f7ff fd61 	bl	8006114 <LL_RCC_MSI_GetRangeAfterStandby>
 8006652:	4603      	mov	r3, r0
 8006654:	091b      	lsrs	r3, r3, #4
 8006656:	4a05      	ldr	r2, [pc, #20]	; (800666c <RCC_GetSystemClockFreq+0x114>)
 8006658:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800665c:	607b      	str	r3, [r7, #4]
                                    ((LL_RCC_MSI_IsEnabledRangeSelect() != 0U) ?
                                     LL_RCC_MSI_GetRange() :
                                     LL_RCC_MSI_GetRangeAfterStandby()));
      break;
 800665e:	bf00      	nop
  }

  return frequency;
 8006660:	687b      	ldr	r3, [r7, #4]
}
 8006662:	4618      	mov	r0, r3
 8006664:	3708      	adds	r7, #8
 8006666:	46bd      	mov	sp, r7
 8006668:	bd80      	pop	{r7, pc}
 800666a:	bf00      	nop
 800666c:	080096ac 	.word	0x080096ac
 8006670:	00f42400 	.word	0x00f42400
 8006674:	007a1200 	.word	0x007a1200

08006678 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
static uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8006678:	b580      	push	{r7, lr}
 800667a:	b082      	sub	sp, #8
 800667c:	af00      	add	r7, sp, #0
 800667e:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8006680:	f7ff fd64 	bl	800614c <LL_RCC_GetAHBPrescaler>
 8006684:	4603      	mov	r3, r0
 8006686:	091b      	lsrs	r3, r3, #4
 8006688:	f003 030f 	and.w	r3, r3, #15
 800668c:	4a04      	ldr	r2, [pc, #16]	; (80066a0 <RCC_GetHCLKClockFreq+0x28>)
 800668e:	5cd3      	ldrb	r3, [r2, r3]
 8006690:	461a      	mov	r2, r3
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	40d3      	lsrs	r3, r2
}
 8006696:	4618      	mov	r0, r3
 8006698:	3708      	adds	r7, #8
 800669a:	46bd      	mov	sp, r7
 800669c:	bd80      	pop	{r7, pc}
 800669e:	bf00      	nop
 80066a0:	08009694 	.word	0x08009694

080066a4 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
static uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 80066a4:	b580      	push	{r7, lr}
 80066a6:	b082      	sub	sp, #8
 80066a8:	af00      	add	r7, sp, #0
 80066aa:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 80066ac:	f7ff fd5c 	bl	8006168 <LL_RCC_GetAPB1Prescaler>
 80066b0:	4603      	mov	r3, r0
 80066b2:	0a1b      	lsrs	r3, r3, #8
 80066b4:	4a04      	ldr	r2, [pc, #16]	; (80066c8 <RCC_GetPCLK1ClockFreq+0x24>)
 80066b6:	5cd3      	ldrb	r3, [r2, r3]
 80066b8:	461a      	mov	r2, r3
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	40d3      	lsrs	r3, r2
}
 80066be:	4618      	mov	r0, r3
 80066c0:	3708      	adds	r7, #8
 80066c2:	46bd      	mov	sp, r7
 80066c4:	bd80      	pop	{r7, pc}
 80066c6:	bf00      	nop
 80066c8:	080096a4 	.word	0x080096a4

080066cc <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
static uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 80066cc:	b580      	push	{r7, lr}
 80066ce:	b082      	sub	sp, #8
 80066d0:	af00      	add	r7, sp, #0
 80066d2:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 80066d4:	f7ff fd56 	bl	8006184 <LL_RCC_GetAPB2Prescaler>
 80066d8:	4603      	mov	r3, r0
 80066da:	0adb      	lsrs	r3, r3, #11
 80066dc:	4a04      	ldr	r2, [pc, #16]	; (80066f0 <RCC_GetPCLK2ClockFreq+0x24>)
 80066de:	5cd3      	ldrb	r3, [r2, r3]
 80066e0:	461a      	mov	r2, r3
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	40d3      	lsrs	r3, r2
}
 80066e6:	4618      	mov	r0, r3
 80066e8:	3708      	adds	r7, #8
 80066ea:	46bd      	mov	sp, r7
 80066ec:	bd80      	pop	{r7, pc}
 80066ee:	bf00      	nop
 80066f0:	080096a4 	.word	0x080096a4

080066f4 <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
static uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 80066f4:	b590      	push	{r4, r7, lr}
 80066f6:	b083      	sub	sp, #12
 80066f8:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq, pllsource;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 80066fa:	f7ff fd79 	bl	80061f0 <LL_RCC_PLL_GetMainSource>
 80066fe:	6038      	str	r0, [r7, #0]

  switch (pllsource)
 8006700:	683b      	ldr	r3, [r7, #0]
 8006702:	2b03      	cmp	r3, #3
 8006704:	d036      	beq.n	8006774 <RCC_PLL_GetFreqDomain_SYS+0x80>
 8006706:	683b      	ldr	r3, [r7, #0]
 8006708:	2b03      	cmp	r3, #3
 800670a:	d836      	bhi.n	800677a <RCC_PLL_GetFreqDomain_SYS+0x86>
 800670c:	683b      	ldr	r3, [r7, #0]
 800670e:	2b01      	cmp	r3, #1
 8006710:	d003      	beq.n	800671a <RCC_PLL_GetFreqDomain_SYS+0x26>
 8006712:	683b      	ldr	r3, [r7, #0]
 8006714:	2b02      	cmp	r3, #2
 8006716:	d02a      	beq.n	800676e <RCC_PLL_GetFreqDomain_SYS+0x7a>
 8006718:	e02f      	b.n	800677a <RCC_PLL_GetFreqDomain_SYS+0x86>
  {
    case LL_RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 800671a:	f7ff fcdb 	bl	80060d4 <LL_RCC_MSI_IsEnabledRangeSelect>
 800671e:	4603      	mov	r3, r0
 8006720:	2b00      	cmp	r3, #0
 8006722:	d111      	bne.n	8006748 <RCC_PLL_GetFreqDomain_SYS+0x54>
 8006724:	f7ff fcd6 	bl	80060d4 <LL_RCC_MSI_IsEnabledRangeSelect>
 8006728:	4603      	mov	r3, r0
 800672a:	2b00      	cmp	r3, #0
 800672c:	d004      	beq.n	8006738 <RCC_PLL_GetFreqDomain_SYS+0x44>
 800672e:	f7ff fce3 	bl	80060f8 <LL_RCC_MSI_GetRange>
 8006732:	4603      	mov	r3, r0
 8006734:	0a1b      	lsrs	r3, r3, #8
 8006736:	e003      	b.n	8006740 <RCC_PLL_GetFreqDomain_SYS+0x4c>
 8006738:	f7ff fcec 	bl	8006114 <LL_RCC_MSI_GetRangeAfterStandby>
 800673c:	4603      	mov	r3, r0
 800673e:	0a1b      	lsrs	r3, r3, #8
 8006740:	4a2f      	ldr	r2, [pc, #188]	; (8006800 <RCC_PLL_GetFreqDomain_SYS+0x10c>)
 8006742:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006746:	e010      	b.n	800676a <RCC_PLL_GetFreqDomain_SYS+0x76>
 8006748:	f7ff fcc4 	bl	80060d4 <LL_RCC_MSI_IsEnabledRangeSelect>
 800674c:	4603      	mov	r3, r0
 800674e:	2b00      	cmp	r3, #0
 8006750:	d004      	beq.n	800675c <RCC_PLL_GetFreqDomain_SYS+0x68>
 8006752:	f7ff fcd1 	bl	80060f8 <LL_RCC_MSI_GetRange>
 8006756:	4603      	mov	r3, r0
 8006758:	091b      	lsrs	r3, r3, #4
 800675a:	e003      	b.n	8006764 <RCC_PLL_GetFreqDomain_SYS+0x70>
 800675c:	f7ff fcda 	bl	8006114 <LL_RCC_MSI_GetRangeAfterStandby>
 8006760:	4603      	mov	r3, r0
 8006762:	091b      	lsrs	r3, r3, #4
 8006764:	4a26      	ldr	r2, [pc, #152]	; (8006800 <RCC_PLL_GetFreqDomain_SYS+0x10c>)
 8006766:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800676a:	607b      	str	r3, [r7, #4]
                                    ((LL_RCC_MSI_IsEnabledRangeSelect() != 0U) ?
                                     LL_RCC_MSI_GetRange() :
                                     LL_RCC_MSI_GetRangeAfterStandby()));
      break;
 800676c:	e02f      	b.n	80067ce <RCC_PLL_GetFreqDomain_SYS+0xda>

    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 800676e:	4b25      	ldr	r3, [pc, #148]	; (8006804 <RCC_PLL_GetFreqDomain_SYS+0x110>)
 8006770:	607b      	str	r3, [r7, #4]
      break;
 8006772:	e02c      	b.n	80067ce <RCC_PLL_GetFreqDomain_SYS+0xda>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 8006774:	4b24      	ldr	r3, [pc, #144]	; (8006808 <RCC_PLL_GetFreqDomain_SYS+0x114>)
 8006776:	607b      	str	r3, [r7, #4]
      break;
 8006778:	e029      	b.n	80067ce <RCC_PLL_GetFreqDomain_SYS+0xda>

    default:
      pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 800677a:	f7ff fcab 	bl	80060d4 <LL_RCC_MSI_IsEnabledRangeSelect>
 800677e:	4603      	mov	r3, r0
 8006780:	2b00      	cmp	r3, #0
 8006782:	d111      	bne.n	80067a8 <RCC_PLL_GetFreqDomain_SYS+0xb4>
 8006784:	f7ff fca6 	bl	80060d4 <LL_RCC_MSI_IsEnabledRangeSelect>
 8006788:	4603      	mov	r3, r0
 800678a:	2b00      	cmp	r3, #0
 800678c:	d004      	beq.n	8006798 <RCC_PLL_GetFreqDomain_SYS+0xa4>
 800678e:	f7ff fcb3 	bl	80060f8 <LL_RCC_MSI_GetRange>
 8006792:	4603      	mov	r3, r0
 8006794:	0a1b      	lsrs	r3, r3, #8
 8006796:	e003      	b.n	80067a0 <RCC_PLL_GetFreqDomain_SYS+0xac>
 8006798:	f7ff fcbc 	bl	8006114 <LL_RCC_MSI_GetRangeAfterStandby>
 800679c:	4603      	mov	r3, r0
 800679e:	0a1b      	lsrs	r3, r3, #8
 80067a0:	4a17      	ldr	r2, [pc, #92]	; (8006800 <RCC_PLL_GetFreqDomain_SYS+0x10c>)
 80067a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80067a6:	e010      	b.n	80067ca <RCC_PLL_GetFreqDomain_SYS+0xd6>
 80067a8:	f7ff fc94 	bl	80060d4 <LL_RCC_MSI_IsEnabledRangeSelect>
 80067ac:	4603      	mov	r3, r0
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	d004      	beq.n	80067bc <RCC_PLL_GetFreqDomain_SYS+0xc8>
 80067b2:	f7ff fca1 	bl	80060f8 <LL_RCC_MSI_GetRange>
 80067b6:	4603      	mov	r3, r0
 80067b8:	091b      	lsrs	r3, r3, #4
 80067ba:	e003      	b.n	80067c4 <RCC_PLL_GetFreqDomain_SYS+0xd0>
 80067bc:	f7ff fcaa 	bl	8006114 <LL_RCC_MSI_GetRangeAfterStandby>
 80067c0:	4603      	mov	r3, r0
 80067c2:	091b      	lsrs	r3, r3, #4
 80067c4:	4a0e      	ldr	r2, [pc, #56]	; (8006800 <RCC_PLL_GetFreqDomain_SYS+0x10c>)
 80067c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80067ca:	607b      	str	r3, [r7, #4]
                                    ((LL_RCC_MSI_IsEnabledRangeSelect() != 0U) ?
                                     LL_RCC_MSI_GetRange() :
                                     LL_RCC_MSI_GetRangeAfterStandby()));
      break;
 80067cc:	bf00      	nop
  }
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 80067ce:	f7ff fd39 	bl	8006244 <LL_RCC_PLL_GetDivider>
 80067d2:	4603      	mov	r3, r0
 80067d4:	091b      	lsrs	r3, r3, #4
 80067d6:	3301      	adds	r3, #1
 80067d8:	687a      	ldr	r2, [r7, #4]
 80067da:	fbb2 f4f3 	udiv	r4, r2, r3
 80067de:	f7ff fd15 	bl	800620c <LL_RCC_PLL_GetN>
 80067e2:	4603      	mov	r3, r0
 80067e4:	fb03 f404 	mul.w	r4, r3, r4
 80067e8:	f7ff fd1e 	bl	8006228 <LL_RCC_PLL_GetR>
 80067ec:	4603      	mov	r3, r0
 80067ee:	0e5b      	lsrs	r3, r3, #25
 80067f0:	3301      	adds	r3, #1
 80067f2:	005b      	lsls	r3, r3, #1
 80067f4:	fbb4 f3f3 	udiv	r3, r4, r3
                                        LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
}
 80067f8:	4618      	mov	r0, r3
 80067fa:	370c      	adds	r7, #12
 80067fc:	46bd      	mov	sp, r7
 80067fe:	bd90      	pop	{r4, r7, pc}
 8006800:	080096ac 	.word	0x080096ac
 8006804:	00f42400 	.word	0x00f42400
 8006808:	007a1200 	.word	0x007a1200

0800680c <LL_USART_IsEnabled>:
{
 800680c:	b480      	push	{r7}
 800680e:	b083      	sub	sp, #12
 8006810:	af00      	add	r7, sp, #0
 8006812:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	f003 0301 	and.w	r3, r3, #1
 800681c:	2b01      	cmp	r3, #1
 800681e:	d101      	bne.n	8006824 <LL_USART_IsEnabled+0x18>
 8006820:	2301      	movs	r3, #1
 8006822:	e000      	b.n	8006826 <LL_USART_IsEnabled+0x1a>
 8006824:	2300      	movs	r3, #0
}
 8006826:	4618      	mov	r0, r3
 8006828:	370c      	adds	r7, #12
 800682a:	46bd      	mov	sp, r7
 800682c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006830:	4770      	bx	lr

08006832 <LL_USART_SetStopBitsLength>:
{
 8006832:	b480      	push	{r7}
 8006834:	b083      	sub	sp, #12
 8006836:	af00      	add	r7, sp, #0
 8006838:	6078      	str	r0, [r7, #4]
 800683a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	685b      	ldr	r3, [r3, #4]
 8006840:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8006844:	683b      	ldr	r3, [r7, #0]
 8006846:	431a      	orrs	r2, r3
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	605a      	str	r2, [r3, #4]
}
 800684c:	bf00      	nop
 800684e:	370c      	adds	r7, #12
 8006850:	46bd      	mov	sp, r7
 8006852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006856:	4770      	bx	lr

08006858 <LL_USART_SetHWFlowCtrl>:
{
 8006858:	b480      	push	{r7}
 800685a:	b083      	sub	sp, #12
 800685c:	af00      	add	r7, sp, #0
 800685e:	6078      	str	r0, [r7, #4]
 8006860:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	689b      	ldr	r3, [r3, #8]
 8006866:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800686a:	683b      	ldr	r3, [r7, #0]
 800686c:	431a      	orrs	r2, r3
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	609a      	str	r2, [r3, #8]
}
 8006872:	bf00      	nop
 8006874:	370c      	adds	r7, #12
 8006876:	46bd      	mov	sp, r7
 8006878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800687c:	4770      	bx	lr

0800687e <LL_USART_SetBaudRate>:
{
 800687e:	b480      	push	{r7}
 8006880:	b087      	sub	sp, #28
 8006882:	af00      	add	r7, sp, #0
 8006884:	60f8      	str	r0, [r7, #12]
 8006886:	60b9      	str	r1, [r7, #8]
 8006888:	607a      	str	r2, [r7, #4]
 800688a:	603b      	str	r3, [r7, #0]
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006892:	d11a      	bne.n	80068ca <LL_USART_SetBaudRate+0x4c>
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 8006894:	68bb      	ldr	r3, [r7, #8]
 8006896:	005a      	lsls	r2, r3, #1
 8006898:	683b      	ldr	r3, [r7, #0]
 800689a:	085b      	lsrs	r3, r3, #1
 800689c:	441a      	add	r2, r3
 800689e:	683b      	ldr	r3, [r7, #0]
 80068a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80068a4:	b29b      	uxth	r3, r3
 80068a6:	617b      	str	r3, [r7, #20]
    brrtemp = usartdiv & 0xFFF0U;
 80068a8:	697a      	ldr	r2, [r7, #20]
 80068aa:	f64f 73f0 	movw	r3, #65520	; 0xfff0
 80068ae:	4013      	ands	r3, r2
 80068b0:	613b      	str	r3, [r7, #16]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80068b2:	697b      	ldr	r3, [r7, #20]
 80068b4:	085b      	lsrs	r3, r3, #1
 80068b6:	b29b      	uxth	r3, r3
 80068b8:	f003 0307 	and.w	r3, r3, #7
 80068bc:	693a      	ldr	r2, [r7, #16]
 80068be:	4313      	orrs	r3, r2
 80068c0:	613b      	str	r3, [r7, #16]
    USARTx->BRR = brrtemp;
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	693a      	ldr	r2, [r7, #16]
 80068c6:	60da      	str	r2, [r3, #12]
}
 80068c8:	e00a      	b.n	80068e0 <LL_USART_SetBaudRate+0x62>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 80068ca:	683b      	ldr	r3, [r7, #0]
 80068cc:	085a      	lsrs	r2, r3, #1
 80068ce:	68bb      	ldr	r3, [r7, #8]
 80068d0:	441a      	add	r2, r3
 80068d2:	683b      	ldr	r3, [r7, #0]
 80068d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80068d8:	b29b      	uxth	r3, r3
 80068da:	461a      	mov	r2, r3
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	60da      	str	r2, [r3, #12]
}
 80068e0:	bf00      	nop
 80068e2:	371c      	adds	r7, #28
 80068e4:	46bd      	mov	sp, r7
 80068e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ea:	4770      	bx	lr

080068ec <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 80068ec:	b580      	push	{r7, lr}
 80068ee:	b084      	sub	sp, #16
 80068f0:	af00      	add	r7, sp, #0
 80068f2:	6078      	str	r0, [r7, #4]
 80068f4:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 80068f6:	2301      	movs	r3, #1
 80068f8:	73fb      	strb	r3, [r7, #15]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 80068fa:	2300      	movs	r3, #0
 80068fc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 80068fe:	6878      	ldr	r0, [r7, #4]
 8006900:	f7ff ff84 	bl	800680c <LL_USART_IsEnabled>
 8006904:	4603      	mov	r3, r0
 8006906:	2b00      	cmp	r3, #0
 8006908:	d15b      	bne.n	80069c2 <LL_USART_Init+0xd6>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	681a      	ldr	r2, [r3, #0]
 800690e:	4b2f      	ldr	r3, [pc, #188]	; (80069cc <LL_USART_Init+0xe0>)
 8006910:	4013      	ands	r3, r2
 8006912:	683a      	ldr	r2, [r7, #0]
 8006914:	6851      	ldr	r1, [r2, #4]
 8006916:	683a      	ldr	r2, [r7, #0]
 8006918:	68d2      	ldr	r2, [r2, #12]
 800691a:	4311      	orrs	r1, r2
 800691c:	683a      	ldr	r2, [r7, #0]
 800691e:	6912      	ldr	r2, [r2, #16]
 8006920:	4311      	orrs	r1, r2
 8006922:	683a      	ldr	r2, [r7, #0]
 8006924:	6992      	ldr	r2, [r2, #24]
 8006926:	430a      	orrs	r2, r1
 8006928:	431a      	orrs	r2, r3
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	601a      	str	r2, [r3, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 800692e:	683b      	ldr	r3, [r7, #0]
 8006930:	689b      	ldr	r3, [r3, #8]
 8006932:	4619      	mov	r1, r3
 8006934:	6878      	ldr	r0, [r7, #4]
 8006936:	f7ff ff7c 	bl	8006832 <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 800693a:	683b      	ldr	r3, [r7, #0]
 800693c:	695b      	ldr	r3, [r3, #20]
 800693e:	4619      	mov	r1, r3
 8006940:	6878      	ldr	r0, [r7, #4]
 8006942:	f7ff ff89 	bl	8006858 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	4a21      	ldr	r2, [pc, #132]	; (80069d0 <LL_USART_Init+0xe4>)
 800694a:	4293      	cmp	r3, r2
 800694c:	d104      	bne.n	8006958 <LL_USART_Init+0x6c>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
 800694e:	2003      	movs	r0, #3
 8006950:	f7ff fc86 	bl	8006260 <LL_RCC_GetUSARTClockFreq>
 8006954:	60b8      	str	r0, [r7, #8]
 8006956:	e023      	b.n	80069a0 <LL_USART_Init+0xb4>
    }
    else if (USARTx == USART2)
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	4a1e      	ldr	r2, [pc, #120]	; (80069d4 <LL_USART_Init+0xe8>)
 800695c:	4293      	cmp	r3, r2
 800695e:	d104      	bne.n	800696a <LL_USART_Init+0x7e>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
 8006960:	200c      	movs	r0, #12
 8006962:	f7ff fc7d 	bl	8006260 <LL_RCC_GetUSARTClockFreq>
 8006966:	60b8      	str	r0, [r7, #8]
 8006968:	e01a      	b.n	80069a0 <LL_USART_Init+0xb4>
    }
#if defined(USART3)
    else if (USARTx == USART3)
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	4a1a      	ldr	r2, [pc, #104]	; (80069d8 <LL_USART_Init+0xec>)
 800696e:	4293      	cmp	r3, r2
 8006970:	d104      	bne.n	800697c <LL_USART_Init+0x90>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART3_CLKSOURCE);
 8006972:	2030      	movs	r0, #48	; 0x30
 8006974:	f7ff fc74 	bl	8006260 <LL_RCC_GetUSARTClockFreq>
 8006978:	60b8      	str	r0, [r7, #8]
 800697a:	e011      	b.n	80069a0 <LL_USART_Init+0xb4>
    }
#endif /* USART3 */
#if defined(UART4)
    else if (USARTx == UART4)
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	4a17      	ldr	r2, [pc, #92]	; (80069dc <LL_USART_Init+0xf0>)
 8006980:	4293      	cmp	r3, r2
 8006982:	d104      	bne.n	800698e <LL_USART_Init+0xa2>
    {
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART4_CLKSOURCE);
 8006984:	20c0      	movs	r0, #192	; 0xc0
 8006986:	f7ff fd4f 	bl	8006428 <LL_RCC_GetUARTClockFreq>
 800698a:	60b8      	str	r0, [r7, #8]
 800698c:	e008      	b.n	80069a0 <LL_USART_Init+0xb4>
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5)
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	4a13      	ldr	r2, [pc, #76]	; (80069e0 <LL_USART_Init+0xf4>)
 8006992:	4293      	cmp	r3, r2
 8006994:	d104      	bne.n	80069a0 <LL_USART_Init+0xb4>
    {
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART5_CLKSOURCE);
 8006996:	f44f 7040 	mov.w	r0, #768	; 0x300
 800699a:	f7ff fd45 	bl	8006428 <LL_RCC_GetUARTClockFreq>
 800699e:	60b8      	str	r0, [r7, #8]
       - prescaler value is required
    #endif
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 80069a0:	68bb      	ldr	r3, [r7, #8]
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d00d      	beq.n	80069c2 <LL_USART_Init+0xd6>
        && (USART_InitStruct->BaudRate != 0U))
 80069a6:	683b      	ldr	r3, [r7, #0]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	d009      	beq.n	80069c2 <LL_USART_Init+0xd6>
    {
      status = SUCCESS;
 80069ae:	2300      	movs	r3, #0
 80069b0:	73fb      	strb	r3, [r7, #15]
      LL_USART_SetBaudRate(USARTx,
 80069b2:	683b      	ldr	r3, [r7, #0]
 80069b4:	699a      	ldr	r2, [r3, #24]
 80069b6:	683b      	ldr	r3, [r7, #0]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	68b9      	ldr	r1, [r7, #8]
 80069bc:	6878      	ldr	r0, [r7, #4]
 80069be:	f7ff ff5e 	bl	800687e <LL_USART_SetBaudRate>
    LL_USART_SetPrescaler(USARTx, USART_InitStruct->PrescalerValue);
#endif /* USART_PRESC_PRESCALER */
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 80069c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80069c4:	4618      	mov	r0, r3
 80069c6:	3710      	adds	r7, #16
 80069c8:	46bd      	mov	sp, r7
 80069ca:	bd80      	pop	{r7, pc}
 80069cc:	efff69f3 	.word	0xefff69f3
 80069d0:	40013800 	.word	0x40013800
 80069d4:	40004400 	.word	0x40004400
 80069d8:	40004800 	.word	0x40004800
 80069dc:	40004c00 	.word	0x40004c00
 80069e0:	40005000 	.word	0x40005000

080069e4 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80069e4:	b480      	push	{r7}
 80069e6:	b085      	sub	sp, #20
 80069e8:	af00      	add	r7, sp, #0
 80069ea:	4603      	mov	r3, r0
 80069ec:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80069ee:	2300      	movs	r3, #0
 80069f0:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80069f2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80069f6:	2b84      	cmp	r3, #132	; 0x84
 80069f8:	d005      	beq.n	8006a06 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80069fa:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	4413      	add	r3, r2
 8006a02:	3303      	adds	r3, #3
 8006a04:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8006a06:	68fb      	ldr	r3, [r7, #12]
}
 8006a08:	4618      	mov	r0, r3
 8006a0a:	3714      	adds	r7, #20
 8006a0c:	46bd      	mov	sp, r7
 8006a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a12:	4770      	bx	lr

08006a14 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8006a14:	b580      	push	{r7, lr}
 8006a16:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8006a18:	f000 fff4 	bl	8007a04 <vTaskStartScheduler>
  
  return osOK;
 8006a1c:	2300      	movs	r3, #0
}
 8006a1e:	4618      	mov	r0, r3
 8006a20:	bd80      	pop	{r7, pc}

08006a22 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8006a22:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006a24:	b089      	sub	sp, #36	; 0x24
 8006a26:	af04      	add	r7, sp, #16
 8006a28:	6078      	str	r0, [r7, #4]
 8006a2a:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	695b      	ldr	r3, [r3, #20]
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d020      	beq.n	8006a76 <osThreadCreate+0x54>
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	699b      	ldr	r3, [r3, #24]
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d01c      	beq.n	8006a76 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	685c      	ldr	r4, [r3, #4]
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	681d      	ldr	r5, [r3, #0]
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	691e      	ldr	r6, [r3, #16]
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8006a4e:	4618      	mov	r0, r3
 8006a50:	f7ff ffc8 	bl	80069e4 <makeFreeRtosPriority>
 8006a54:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	695b      	ldr	r3, [r3, #20]
 8006a5a:	687a      	ldr	r2, [r7, #4]
 8006a5c:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006a5e:	9202      	str	r2, [sp, #8]
 8006a60:	9301      	str	r3, [sp, #4]
 8006a62:	9100      	str	r1, [sp, #0]
 8006a64:	683b      	ldr	r3, [r7, #0]
 8006a66:	4632      	mov	r2, r6
 8006a68:	4629      	mov	r1, r5
 8006a6a:	4620      	mov	r0, r4
 8006a6c:	f000 fdec 	bl	8007648 <xTaskCreateStatic>
 8006a70:	4603      	mov	r3, r0
 8006a72:	60fb      	str	r3, [r7, #12]
 8006a74:	e01c      	b.n	8006ab0 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	685c      	ldr	r4, [r3, #4]
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006a82:	b29e      	uxth	r6, r3
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8006a8a:	4618      	mov	r0, r3
 8006a8c:	f7ff ffaa 	bl	80069e4 <makeFreeRtosPriority>
 8006a90:	4602      	mov	r2, r0
 8006a92:	f107 030c 	add.w	r3, r7, #12
 8006a96:	9301      	str	r3, [sp, #4]
 8006a98:	9200      	str	r2, [sp, #0]
 8006a9a:	683b      	ldr	r3, [r7, #0]
 8006a9c:	4632      	mov	r2, r6
 8006a9e:	4629      	mov	r1, r5
 8006aa0:	4620      	mov	r0, r4
 8006aa2:	f000 fe2e 	bl	8007702 <xTaskCreate>
 8006aa6:	4603      	mov	r3, r0
 8006aa8:	2b01      	cmp	r3, #1
 8006aaa:	d001      	beq.n	8006ab0 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8006aac:	2300      	movs	r3, #0
 8006aae:	e000      	b.n	8006ab2 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8006ab0:	68fb      	ldr	r3, [r7, #12]
}
 8006ab2:	4618      	mov	r0, r3
 8006ab4:	3714      	adds	r7, #20
 8006ab6:	46bd      	mov	sp, r7
 8006ab8:	bdf0      	pop	{r4, r5, r6, r7, pc}

08006aba <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8006aba:	b580      	push	{r7, lr}
 8006abc:	b084      	sub	sp, #16
 8006abe:	af00      	add	r7, sp, #0
 8006ac0:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d001      	beq.n	8006ad0 <osDelay+0x16>
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	e000      	b.n	8006ad2 <osDelay+0x18>
 8006ad0:	2301      	movs	r3, #1
 8006ad2:	4618      	mov	r0, r3
 8006ad4:	f000 ff62 	bl	800799c <vTaskDelay>
  
  return osOK;
 8006ad8:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8006ada:	4618      	mov	r0, r3
 8006adc:	3710      	adds	r7, #16
 8006ade:	46bd      	mov	sp, r7
 8006ae0:	bd80      	pop	{r7, pc}

08006ae2 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006ae2:	b480      	push	{r7}
 8006ae4:	b083      	sub	sp, #12
 8006ae6:	af00      	add	r7, sp, #0
 8006ae8:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	f103 0208 	add.w	r2, r3, #8
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006afa:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	f103 0208 	add.w	r2, r3, #8
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	f103 0208 	add.w	r2, r3, #8
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	2200      	movs	r2, #0
 8006b14:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006b16:	bf00      	nop
 8006b18:	370c      	adds	r7, #12
 8006b1a:	46bd      	mov	sp, r7
 8006b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b20:	4770      	bx	lr

08006b22 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8006b22:	b480      	push	{r7}
 8006b24:	b083      	sub	sp, #12
 8006b26:	af00      	add	r7, sp, #0
 8006b28:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	2200      	movs	r2, #0
 8006b2e:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006b30:	bf00      	nop
 8006b32:	370c      	adds	r7, #12
 8006b34:	46bd      	mov	sp, r7
 8006b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b3a:	4770      	bx	lr

08006b3c <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006b3c:	b480      	push	{r7}
 8006b3e:	b085      	sub	sp, #20
 8006b40:	af00      	add	r7, sp, #0
 8006b42:	6078      	str	r0, [r7, #4]
 8006b44:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	685b      	ldr	r3, [r3, #4]
 8006b4a:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006b4c:	683b      	ldr	r3, [r7, #0]
 8006b4e:	68fa      	ldr	r2, [r7, #12]
 8006b50:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	689a      	ldr	r2, [r3, #8]
 8006b56:	683b      	ldr	r3, [r7, #0]
 8006b58:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	689b      	ldr	r3, [r3, #8]
 8006b5e:	683a      	ldr	r2, [r7, #0]
 8006b60:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	683a      	ldr	r2, [r7, #0]
 8006b66:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8006b68:	683b      	ldr	r3, [r7, #0]
 8006b6a:	687a      	ldr	r2, [r7, #4]
 8006b6c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	1c5a      	adds	r2, r3, #1
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	601a      	str	r2, [r3, #0]
}
 8006b78:	bf00      	nop
 8006b7a:	3714      	adds	r7, #20
 8006b7c:	46bd      	mov	sp, r7
 8006b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b82:	4770      	bx	lr

08006b84 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006b84:	b480      	push	{r7}
 8006b86:	b085      	sub	sp, #20
 8006b88:	af00      	add	r7, sp, #0
 8006b8a:	6078      	str	r0, [r7, #4]
 8006b8c:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006b8e:	683b      	ldr	r3, [r7, #0]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006b94:	68bb      	ldr	r3, [r7, #8]
 8006b96:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006b9a:	d103      	bne.n	8006ba4 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	691b      	ldr	r3, [r3, #16]
 8006ba0:	60fb      	str	r3, [r7, #12]
 8006ba2:	e00c      	b.n	8006bbe <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	3308      	adds	r3, #8
 8006ba8:	60fb      	str	r3, [r7, #12]
 8006baa:	e002      	b.n	8006bb2 <vListInsert+0x2e>
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	685b      	ldr	r3, [r3, #4]
 8006bb0:	60fb      	str	r3, [r7, #12]
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	685b      	ldr	r3, [r3, #4]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	68ba      	ldr	r2, [r7, #8]
 8006bba:	429a      	cmp	r2, r3
 8006bbc:	d2f6      	bcs.n	8006bac <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	685a      	ldr	r2, [r3, #4]
 8006bc2:	683b      	ldr	r3, [r7, #0]
 8006bc4:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006bc6:	683b      	ldr	r3, [r7, #0]
 8006bc8:	685b      	ldr	r3, [r3, #4]
 8006bca:	683a      	ldr	r2, [r7, #0]
 8006bcc:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006bce:	683b      	ldr	r3, [r7, #0]
 8006bd0:	68fa      	ldr	r2, [r7, #12]
 8006bd2:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	683a      	ldr	r2, [r7, #0]
 8006bd8:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8006bda:	683b      	ldr	r3, [r7, #0]
 8006bdc:	687a      	ldr	r2, [r7, #4]
 8006bde:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	1c5a      	adds	r2, r3, #1
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	601a      	str	r2, [r3, #0]
}
 8006bea:	bf00      	nop
 8006bec:	3714      	adds	r7, #20
 8006bee:	46bd      	mov	sp, r7
 8006bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bf4:	4770      	bx	lr

08006bf6 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006bf6:	b480      	push	{r7}
 8006bf8:	b085      	sub	sp, #20
 8006bfa:	af00      	add	r7, sp, #0
 8006bfc:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	691b      	ldr	r3, [r3, #16]
 8006c02:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	685b      	ldr	r3, [r3, #4]
 8006c08:	687a      	ldr	r2, [r7, #4]
 8006c0a:	6892      	ldr	r2, [r2, #8]
 8006c0c:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	689b      	ldr	r3, [r3, #8]
 8006c12:	687a      	ldr	r2, [r7, #4]
 8006c14:	6852      	ldr	r2, [r2, #4]
 8006c16:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	685b      	ldr	r3, [r3, #4]
 8006c1c:	687a      	ldr	r2, [r7, #4]
 8006c1e:	429a      	cmp	r2, r3
 8006c20:	d103      	bne.n	8006c2a <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	689a      	ldr	r2, [r3, #8]
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	2200      	movs	r2, #0
 8006c2e:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	1e5a      	subs	r2, r3, #1
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	681b      	ldr	r3, [r3, #0]
}
 8006c3e:	4618      	mov	r0, r3
 8006c40:	3714      	adds	r7, #20
 8006c42:	46bd      	mov	sp, r7
 8006c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c48:	4770      	bx	lr
	...

08006c4c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8006c4c:	b580      	push	{r7, lr}
 8006c4e:	b084      	sub	sp, #16
 8006c50:	af00      	add	r7, sp, #0
 8006c52:	6078      	str	r0, [r7, #4]
 8006c54:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d10a      	bne.n	8006c76 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006c60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c64:	f383 8811 	msr	BASEPRI, r3
 8006c68:	f3bf 8f6f 	isb	sy
 8006c6c:	f3bf 8f4f 	dsb	sy
 8006c70:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8006c72:	bf00      	nop
 8006c74:	e7fe      	b.n	8006c74 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8006c76:	f001 fd0d 	bl	8008694 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	681a      	ldr	r2, [r3, #0]
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006c82:	68f9      	ldr	r1, [r7, #12]
 8006c84:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8006c86:	fb01 f303 	mul.w	r3, r1, r3
 8006c8a:	441a      	add	r2, r3
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	2200      	movs	r2, #0
 8006c94:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	681a      	ldr	r2, [r3, #0]
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	681a      	ldr	r2, [r3, #0]
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006ca6:	3b01      	subs	r3, #1
 8006ca8:	68f9      	ldr	r1, [r7, #12]
 8006caa:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8006cac:	fb01 f303 	mul.w	r3, r1, r3
 8006cb0:	441a      	add	r2, r3
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	22ff      	movs	r2, #255	; 0xff
 8006cba:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	22ff      	movs	r2, #255	; 0xff
 8006cc2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8006cc6:	683b      	ldr	r3, [r7, #0]
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	d114      	bne.n	8006cf6 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	691b      	ldr	r3, [r3, #16]
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	d01a      	beq.n	8006d0a <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	3310      	adds	r3, #16
 8006cd8:	4618      	mov	r0, r3
 8006cda:	f001 f8e5 	bl	8007ea8 <xTaskRemoveFromEventList>
 8006cde:	4603      	mov	r3, r0
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d012      	beq.n	8006d0a <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8006ce4:	4b0c      	ldr	r3, [pc, #48]	; (8006d18 <xQueueGenericReset+0xcc>)
 8006ce6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006cea:	601a      	str	r2, [r3, #0]
 8006cec:	f3bf 8f4f 	dsb	sy
 8006cf0:	f3bf 8f6f 	isb	sy
 8006cf4:	e009      	b.n	8006d0a <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	3310      	adds	r3, #16
 8006cfa:	4618      	mov	r0, r3
 8006cfc:	f7ff fef1 	bl	8006ae2 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	3324      	adds	r3, #36	; 0x24
 8006d04:	4618      	mov	r0, r3
 8006d06:	f7ff feec 	bl	8006ae2 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8006d0a:	f001 fcf3 	bl	80086f4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8006d0e:	2301      	movs	r3, #1
}
 8006d10:	4618      	mov	r0, r3
 8006d12:	3710      	adds	r7, #16
 8006d14:	46bd      	mov	sp, r7
 8006d16:	bd80      	pop	{r7, pc}
 8006d18:	e000ed04 	.word	0xe000ed04

08006d1c <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8006d1c:	b580      	push	{r7, lr}
 8006d1e:	b08a      	sub	sp, #40	; 0x28
 8006d20:	af02      	add	r7, sp, #8
 8006d22:	60f8      	str	r0, [r7, #12]
 8006d24:	60b9      	str	r1, [r7, #8]
 8006d26:	4613      	mov	r3, r2
 8006d28:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	d10a      	bne.n	8006d46 <xQueueGenericCreate+0x2a>
	__asm volatile
 8006d30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d34:	f383 8811 	msr	BASEPRI, r3
 8006d38:	f3bf 8f6f 	isb	sy
 8006d3c:	f3bf 8f4f 	dsb	sy
 8006d40:	613b      	str	r3, [r7, #16]
}
 8006d42:	bf00      	nop
 8006d44:	e7fe      	b.n	8006d44 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	68ba      	ldr	r2, [r7, #8]
 8006d4a:	fb02 f303 	mul.w	r3, r2, r3
 8006d4e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8006d50:	69fb      	ldr	r3, [r7, #28]
 8006d52:	3348      	adds	r3, #72	; 0x48
 8006d54:	4618      	mov	r0, r3
 8006d56:	f001 fdbf 	bl	80088d8 <pvPortMalloc>
 8006d5a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8006d5c:	69bb      	ldr	r3, [r7, #24]
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d011      	beq.n	8006d86 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8006d62:	69bb      	ldr	r3, [r7, #24]
 8006d64:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006d66:	697b      	ldr	r3, [r7, #20]
 8006d68:	3348      	adds	r3, #72	; 0x48
 8006d6a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8006d6c:	69bb      	ldr	r3, [r7, #24]
 8006d6e:	2200      	movs	r2, #0
 8006d70:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006d74:	79fa      	ldrb	r2, [r7, #7]
 8006d76:	69bb      	ldr	r3, [r7, #24]
 8006d78:	9300      	str	r3, [sp, #0]
 8006d7a:	4613      	mov	r3, r2
 8006d7c:	697a      	ldr	r2, [r7, #20]
 8006d7e:	68b9      	ldr	r1, [r7, #8]
 8006d80:	68f8      	ldr	r0, [r7, #12]
 8006d82:	f000 f805 	bl	8006d90 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006d86:	69bb      	ldr	r3, [r7, #24]
	}
 8006d88:	4618      	mov	r0, r3
 8006d8a:	3720      	adds	r7, #32
 8006d8c:	46bd      	mov	sp, r7
 8006d8e:	bd80      	pop	{r7, pc}

08006d90 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8006d90:	b580      	push	{r7, lr}
 8006d92:	b084      	sub	sp, #16
 8006d94:	af00      	add	r7, sp, #0
 8006d96:	60f8      	str	r0, [r7, #12]
 8006d98:	60b9      	str	r1, [r7, #8]
 8006d9a:	607a      	str	r2, [r7, #4]
 8006d9c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8006d9e:	68bb      	ldr	r3, [r7, #8]
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	d103      	bne.n	8006dac <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8006da4:	69bb      	ldr	r3, [r7, #24]
 8006da6:	69ba      	ldr	r2, [r7, #24]
 8006da8:	601a      	str	r2, [r3, #0]
 8006daa:	e002      	b.n	8006db2 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8006dac:	69bb      	ldr	r3, [r7, #24]
 8006dae:	687a      	ldr	r2, [r7, #4]
 8006db0:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8006db2:	69bb      	ldr	r3, [r7, #24]
 8006db4:	68fa      	ldr	r2, [r7, #12]
 8006db6:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8006db8:	69bb      	ldr	r3, [r7, #24]
 8006dba:	68ba      	ldr	r2, [r7, #8]
 8006dbc:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8006dbe:	2101      	movs	r1, #1
 8006dc0:	69b8      	ldr	r0, [r7, #24]
 8006dc2:	f7ff ff43 	bl	8006c4c <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8006dc6:	bf00      	nop
 8006dc8:	3710      	adds	r7, #16
 8006dca:	46bd      	mov	sp, r7
 8006dcc:	bd80      	pop	{r7, pc}

08006dce <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8006dce:	b580      	push	{r7, lr}
 8006dd0:	b082      	sub	sp, #8
 8006dd2:	af00      	add	r7, sp, #0
 8006dd4:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	2b00      	cmp	r3, #0
 8006dda:	d00e      	beq.n	8006dfa <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	2200      	movs	r2, #0
 8006de0:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	2200      	movs	r2, #0
 8006de6:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	2200      	movs	r2, #0
 8006dec:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8006dee:	2300      	movs	r3, #0
 8006df0:	2200      	movs	r2, #0
 8006df2:	2100      	movs	r1, #0
 8006df4:	6878      	ldr	r0, [r7, #4]
 8006df6:	f000 f81d 	bl	8006e34 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8006dfa:	bf00      	nop
 8006dfc:	3708      	adds	r7, #8
 8006dfe:	46bd      	mov	sp, r7
 8006e00:	bd80      	pop	{r7, pc}

08006e02 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8006e02:	b580      	push	{r7, lr}
 8006e04:	b086      	sub	sp, #24
 8006e06:	af00      	add	r7, sp, #0
 8006e08:	4603      	mov	r3, r0
 8006e0a:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8006e0c:	2301      	movs	r3, #1
 8006e0e:	617b      	str	r3, [r7, #20]
 8006e10:	2300      	movs	r3, #0
 8006e12:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8006e14:	79fb      	ldrb	r3, [r7, #7]
 8006e16:	461a      	mov	r2, r3
 8006e18:	6939      	ldr	r1, [r7, #16]
 8006e1a:	6978      	ldr	r0, [r7, #20]
 8006e1c:	f7ff ff7e 	bl	8006d1c <xQueueGenericCreate>
 8006e20:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8006e22:	68f8      	ldr	r0, [r7, #12]
 8006e24:	f7ff ffd3 	bl	8006dce <prvInitialiseMutex>

		return xNewQueue;
 8006e28:	68fb      	ldr	r3, [r7, #12]
	}
 8006e2a:	4618      	mov	r0, r3
 8006e2c:	3718      	adds	r7, #24
 8006e2e:	46bd      	mov	sp, r7
 8006e30:	bd80      	pop	{r7, pc}
	...

08006e34 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8006e34:	b580      	push	{r7, lr}
 8006e36:	b08e      	sub	sp, #56	; 0x38
 8006e38:	af00      	add	r7, sp, #0
 8006e3a:	60f8      	str	r0, [r7, #12]
 8006e3c:	60b9      	str	r1, [r7, #8]
 8006e3e:	607a      	str	r2, [r7, #4]
 8006e40:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8006e42:	2300      	movs	r3, #0
 8006e44:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8006e4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d10a      	bne.n	8006e66 <xQueueGenericSend+0x32>
	__asm volatile
 8006e50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e54:	f383 8811 	msr	BASEPRI, r3
 8006e58:	f3bf 8f6f 	isb	sy
 8006e5c:	f3bf 8f4f 	dsb	sy
 8006e60:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8006e62:	bf00      	nop
 8006e64:	e7fe      	b.n	8006e64 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006e66:	68bb      	ldr	r3, [r7, #8]
 8006e68:	2b00      	cmp	r3, #0
 8006e6a:	d103      	bne.n	8006e74 <xQueueGenericSend+0x40>
 8006e6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	d101      	bne.n	8006e78 <xQueueGenericSend+0x44>
 8006e74:	2301      	movs	r3, #1
 8006e76:	e000      	b.n	8006e7a <xQueueGenericSend+0x46>
 8006e78:	2300      	movs	r3, #0
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d10a      	bne.n	8006e94 <xQueueGenericSend+0x60>
	__asm volatile
 8006e7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e82:	f383 8811 	msr	BASEPRI, r3
 8006e86:	f3bf 8f6f 	isb	sy
 8006e8a:	f3bf 8f4f 	dsb	sy
 8006e8e:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006e90:	bf00      	nop
 8006e92:	e7fe      	b.n	8006e92 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006e94:	683b      	ldr	r3, [r7, #0]
 8006e96:	2b02      	cmp	r3, #2
 8006e98:	d103      	bne.n	8006ea2 <xQueueGenericSend+0x6e>
 8006e9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e9c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006e9e:	2b01      	cmp	r3, #1
 8006ea0:	d101      	bne.n	8006ea6 <xQueueGenericSend+0x72>
 8006ea2:	2301      	movs	r3, #1
 8006ea4:	e000      	b.n	8006ea8 <xQueueGenericSend+0x74>
 8006ea6:	2300      	movs	r3, #0
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	d10a      	bne.n	8006ec2 <xQueueGenericSend+0x8e>
	__asm volatile
 8006eac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006eb0:	f383 8811 	msr	BASEPRI, r3
 8006eb4:	f3bf 8f6f 	isb	sy
 8006eb8:	f3bf 8f4f 	dsb	sy
 8006ebc:	623b      	str	r3, [r7, #32]
}
 8006ebe:	bf00      	nop
 8006ec0:	e7fe      	b.n	8006ec0 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006ec2:	f001 f9b1 	bl	8008228 <xTaskGetSchedulerState>
 8006ec6:	4603      	mov	r3, r0
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	d102      	bne.n	8006ed2 <xQueueGenericSend+0x9e>
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	d101      	bne.n	8006ed6 <xQueueGenericSend+0xa2>
 8006ed2:	2301      	movs	r3, #1
 8006ed4:	e000      	b.n	8006ed8 <xQueueGenericSend+0xa4>
 8006ed6:	2300      	movs	r3, #0
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	d10a      	bne.n	8006ef2 <xQueueGenericSend+0xbe>
	__asm volatile
 8006edc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ee0:	f383 8811 	msr	BASEPRI, r3
 8006ee4:	f3bf 8f6f 	isb	sy
 8006ee8:	f3bf 8f4f 	dsb	sy
 8006eec:	61fb      	str	r3, [r7, #28]
}
 8006eee:	bf00      	nop
 8006ef0:	e7fe      	b.n	8006ef0 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006ef2:	f001 fbcf 	bl	8008694 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006ef6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ef8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006efa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006efc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006efe:	429a      	cmp	r2, r3
 8006f00:	d302      	bcc.n	8006f08 <xQueueGenericSend+0xd4>
 8006f02:	683b      	ldr	r3, [r7, #0]
 8006f04:	2b02      	cmp	r3, #2
 8006f06:	d129      	bne.n	8006f5c <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006f08:	683a      	ldr	r2, [r7, #0]
 8006f0a:	68b9      	ldr	r1, [r7, #8]
 8006f0c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006f0e:	f000 fa8b 	bl	8007428 <prvCopyDataToQueue>
 8006f12:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006f14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d010      	beq.n	8006f3e <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006f1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f1e:	3324      	adds	r3, #36	; 0x24
 8006f20:	4618      	mov	r0, r3
 8006f22:	f000 ffc1 	bl	8007ea8 <xTaskRemoveFromEventList>
 8006f26:	4603      	mov	r3, r0
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	d013      	beq.n	8006f54 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8006f2c:	4b3f      	ldr	r3, [pc, #252]	; (800702c <xQueueGenericSend+0x1f8>)
 8006f2e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006f32:	601a      	str	r2, [r3, #0]
 8006f34:	f3bf 8f4f 	dsb	sy
 8006f38:	f3bf 8f6f 	isb	sy
 8006f3c:	e00a      	b.n	8006f54 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8006f3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	d007      	beq.n	8006f54 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8006f44:	4b39      	ldr	r3, [pc, #228]	; (800702c <xQueueGenericSend+0x1f8>)
 8006f46:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006f4a:	601a      	str	r2, [r3, #0]
 8006f4c:	f3bf 8f4f 	dsb	sy
 8006f50:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8006f54:	f001 fbce 	bl	80086f4 <vPortExitCritical>
				return pdPASS;
 8006f58:	2301      	movs	r3, #1
 8006f5a:	e063      	b.n	8007024 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d103      	bne.n	8006f6a <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006f62:	f001 fbc7 	bl	80086f4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8006f66:	2300      	movs	r3, #0
 8006f68:	e05c      	b.n	8007024 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006f6a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	d106      	bne.n	8006f7e <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006f70:	f107 0314 	add.w	r3, r7, #20
 8006f74:	4618      	mov	r0, r3
 8006f76:	f000 fff9 	bl	8007f6c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006f7a:	2301      	movs	r3, #1
 8006f7c:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006f7e:	f001 fbb9 	bl	80086f4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006f82:	f000 fda9 	bl	8007ad8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006f86:	f001 fb85 	bl	8008694 <vPortEnterCritical>
 8006f8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f8c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006f90:	b25b      	sxtb	r3, r3
 8006f92:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006f96:	d103      	bne.n	8006fa0 <xQueueGenericSend+0x16c>
 8006f98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f9a:	2200      	movs	r2, #0
 8006f9c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006fa0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006fa2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006fa6:	b25b      	sxtb	r3, r3
 8006fa8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006fac:	d103      	bne.n	8006fb6 <xQueueGenericSend+0x182>
 8006fae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006fb0:	2200      	movs	r2, #0
 8006fb2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006fb6:	f001 fb9d 	bl	80086f4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006fba:	1d3a      	adds	r2, r7, #4
 8006fbc:	f107 0314 	add.w	r3, r7, #20
 8006fc0:	4611      	mov	r1, r2
 8006fc2:	4618      	mov	r0, r3
 8006fc4:	f000 ffe8 	bl	8007f98 <xTaskCheckForTimeOut>
 8006fc8:	4603      	mov	r3, r0
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d124      	bne.n	8007018 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8006fce:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006fd0:	f000 fb22 	bl	8007618 <prvIsQueueFull>
 8006fd4:	4603      	mov	r3, r0
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	d018      	beq.n	800700c <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8006fda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006fdc:	3310      	adds	r3, #16
 8006fde:	687a      	ldr	r2, [r7, #4]
 8006fe0:	4611      	mov	r1, r2
 8006fe2:	4618      	mov	r0, r3
 8006fe4:	f000 ff3c 	bl	8007e60 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8006fe8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006fea:	f000 faad 	bl	8007548 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8006fee:	f000 fd81 	bl	8007af4 <xTaskResumeAll>
 8006ff2:	4603      	mov	r3, r0
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	f47f af7c 	bne.w	8006ef2 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8006ffa:	4b0c      	ldr	r3, [pc, #48]	; (800702c <xQueueGenericSend+0x1f8>)
 8006ffc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007000:	601a      	str	r2, [r3, #0]
 8007002:	f3bf 8f4f 	dsb	sy
 8007006:	f3bf 8f6f 	isb	sy
 800700a:	e772      	b.n	8006ef2 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800700c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800700e:	f000 fa9b 	bl	8007548 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007012:	f000 fd6f 	bl	8007af4 <xTaskResumeAll>
 8007016:	e76c      	b.n	8006ef2 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8007018:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800701a:	f000 fa95 	bl	8007548 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800701e:	f000 fd69 	bl	8007af4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8007022:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8007024:	4618      	mov	r0, r3
 8007026:	3738      	adds	r7, #56	; 0x38
 8007028:	46bd      	mov	sp, r7
 800702a:	bd80      	pop	{r7, pc}
 800702c:	e000ed04 	.word	0xe000ed04

08007030 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8007030:	b580      	push	{r7, lr}
 8007032:	b090      	sub	sp, #64	; 0x40
 8007034:	af00      	add	r7, sp, #0
 8007036:	60f8      	str	r0, [r7, #12]
 8007038:	60b9      	str	r1, [r7, #8]
 800703a:	607a      	str	r2, [r7, #4]
 800703c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8007042:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007044:	2b00      	cmp	r3, #0
 8007046:	d10a      	bne.n	800705e <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8007048:	f04f 0350 	mov.w	r3, #80	; 0x50
 800704c:	f383 8811 	msr	BASEPRI, r3
 8007050:	f3bf 8f6f 	isb	sy
 8007054:	f3bf 8f4f 	dsb	sy
 8007058:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800705a:	bf00      	nop
 800705c:	e7fe      	b.n	800705c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800705e:	68bb      	ldr	r3, [r7, #8]
 8007060:	2b00      	cmp	r3, #0
 8007062:	d103      	bne.n	800706c <xQueueGenericSendFromISR+0x3c>
 8007064:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007066:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007068:	2b00      	cmp	r3, #0
 800706a:	d101      	bne.n	8007070 <xQueueGenericSendFromISR+0x40>
 800706c:	2301      	movs	r3, #1
 800706e:	e000      	b.n	8007072 <xQueueGenericSendFromISR+0x42>
 8007070:	2300      	movs	r3, #0
 8007072:	2b00      	cmp	r3, #0
 8007074:	d10a      	bne.n	800708c <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8007076:	f04f 0350 	mov.w	r3, #80	; 0x50
 800707a:	f383 8811 	msr	BASEPRI, r3
 800707e:	f3bf 8f6f 	isb	sy
 8007082:	f3bf 8f4f 	dsb	sy
 8007086:	627b      	str	r3, [r7, #36]	; 0x24
}
 8007088:	bf00      	nop
 800708a:	e7fe      	b.n	800708a <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800708c:	683b      	ldr	r3, [r7, #0]
 800708e:	2b02      	cmp	r3, #2
 8007090:	d103      	bne.n	800709a <xQueueGenericSendFromISR+0x6a>
 8007092:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007094:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007096:	2b01      	cmp	r3, #1
 8007098:	d101      	bne.n	800709e <xQueueGenericSendFromISR+0x6e>
 800709a:	2301      	movs	r3, #1
 800709c:	e000      	b.n	80070a0 <xQueueGenericSendFromISR+0x70>
 800709e:	2300      	movs	r3, #0
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d10a      	bne.n	80070ba <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 80070a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070a8:	f383 8811 	msr	BASEPRI, r3
 80070ac:	f3bf 8f6f 	isb	sy
 80070b0:	f3bf 8f4f 	dsb	sy
 80070b4:	623b      	str	r3, [r7, #32]
}
 80070b6:	bf00      	nop
 80070b8:	e7fe      	b.n	80070b8 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80070ba:	f001 fbcd 	bl	8008858 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80070be:	f3ef 8211 	mrs	r2, BASEPRI
 80070c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070c6:	f383 8811 	msr	BASEPRI, r3
 80070ca:	f3bf 8f6f 	isb	sy
 80070ce:	f3bf 8f4f 	dsb	sy
 80070d2:	61fa      	str	r2, [r7, #28]
 80070d4:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80070d6:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80070d8:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80070da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070dc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80070de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80070e2:	429a      	cmp	r2, r3
 80070e4:	d302      	bcc.n	80070ec <xQueueGenericSendFromISR+0xbc>
 80070e6:	683b      	ldr	r3, [r7, #0]
 80070e8:	2b02      	cmp	r3, #2
 80070ea:	d12f      	bne.n	800714c <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80070ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070ee:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80070f2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80070f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070fa:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80070fc:	683a      	ldr	r2, [r7, #0]
 80070fe:	68b9      	ldr	r1, [r7, #8]
 8007100:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8007102:	f000 f991 	bl	8007428 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007106:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800710a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800710e:	d112      	bne.n	8007136 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007110:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007112:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007114:	2b00      	cmp	r3, #0
 8007116:	d016      	beq.n	8007146 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007118:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800711a:	3324      	adds	r3, #36	; 0x24
 800711c:	4618      	mov	r0, r3
 800711e:	f000 fec3 	bl	8007ea8 <xTaskRemoveFromEventList>
 8007122:	4603      	mov	r3, r0
 8007124:	2b00      	cmp	r3, #0
 8007126:	d00e      	beq.n	8007146 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	2b00      	cmp	r3, #0
 800712c:	d00b      	beq.n	8007146 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	2201      	movs	r2, #1
 8007132:	601a      	str	r2, [r3, #0]
 8007134:	e007      	b.n	8007146 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007136:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800713a:	3301      	adds	r3, #1
 800713c:	b2db      	uxtb	r3, r3
 800713e:	b25a      	sxtb	r2, r3
 8007140:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007142:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8007146:	2301      	movs	r3, #1
 8007148:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800714a:	e001      	b.n	8007150 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800714c:	2300      	movs	r3, #0
 800714e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007150:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007152:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007154:	697b      	ldr	r3, [r7, #20]
 8007156:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800715a:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800715c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800715e:	4618      	mov	r0, r3
 8007160:	3740      	adds	r7, #64	; 0x40
 8007162:	46bd      	mov	sp, r7
 8007164:	bd80      	pop	{r7, pc}
	...

08007168 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8007168:	b580      	push	{r7, lr}
 800716a:	b08c      	sub	sp, #48	; 0x30
 800716c:	af00      	add	r7, sp, #0
 800716e:	60f8      	str	r0, [r7, #12]
 8007170:	60b9      	str	r1, [r7, #8]
 8007172:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8007174:	2300      	movs	r3, #0
 8007176:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800717c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800717e:	2b00      	cmp	r3, #0
 8007180:	d10a      	bne.n	8007198 <xQueueReceive+0x30>
	__asm volatile
 8007182:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007186:	f383 8811 	msr	BASEPRI, r3
 800718a:	f3bf 8f6f 	isb	sy
 800718e:	f3bf 8f4f 	dsb	sy
 8007192:	623b      	str	r3, [r7, #32]
}
 8007194:	bf00      	nop
 8007196:	e7fe      	b.n	8007196 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007198:	68bb      	ldr	r3, [r7, #8]
 800719a:	2b00      	cmp	r3, #0
 800719c:	d103      	bne.n	80071a6 <xQueueReceive+0x3e>
 800719e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80071a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d101      	bne.n	80071aa <xQueueReceive+0x42>
 80071a6:	2301      	movs	r3, #1
 80071a8:	e000      	b.n	80071ac <xQueueReceive+0x44>
 80071aa:	2300      	movs	r3, #0
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	d10a      	bne.n	80071c6 <xQueueReceive+0x5e>
	__asm volatile
 80071b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071b4:	f383 8811 	msr	BASEPRI, r3
 80071b8:	f3bf 8f6f 	isb	sy
 80071bc:	f3bf 8f4f 	dsb	sy
 80071c0:	61fb      	str	r3, [r7, #28]
}
 80071c2:	bf00      	nop
 80071c4:	e7fe      	b.n	80071c4 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80071c6:	f001 f82f 	bl	8008228 <xTaskGetSchedulerState>
 80071ca:	4603      	mov	r3, r0
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	d102      	bne.n	80071d6 <xQueueReceive+0x6e>
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d101      	bne.n	80071da <xQueueReceive+0x72>
 80071d6:	2301      	movs	r3, #1
 80071d8:	e000      	b.n	80071dc <xQueueReceive+0x74>
 80071da:	2300      	movs	r3, #0
 80071dc:	2b00      	cmp	r3, #0
 80071de:	d10a      	bne.n	80071f6 <xQueueReceive+0x8e>
	__asm volatile
 80071e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071e4:	f383 8811 	msr	BASEPRI, r3
 80071e8:	f3bf 8f6f 	isb	sy
 80071ec:	f3bf 8f4f 	dsb	sy
 80071f0:	61bb      	str	r3, [r7, #24]
}
 80071f2:	bf00      	nop
 80071f4:	e7fe      	b.n	80071f4 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80071f6:	f001 fa4d 	bl	8008694 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80071fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80071fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071fe:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007200:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007202:	2b00      	cmp	r3, #0
 8007204:	d01f      	beq.n	8007246 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007206:	68b9      	ldr	r1, [r7, #8]
 8007208:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800720a:	f000 f977 	bl	80074fc <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800720e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007210:	1e5a      	subs	r2, r3, #1
 8007212:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007214:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007216:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007218:	691b      	ldr	r3, [r3, #16]
 800721a:	2b00      	cmp	r3, #0
 800721c:	d00f      	beq.n	800723e <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800721e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007220:	3310      	adds	r3, #16
 8007222:	4618      	mov	r0, r3
 8007224:	f000 fe40 	bl	8007ea8 <xTaskRemoveFromEventList>
 8007228:	4603      	mov	r3, r0
 800722a:	2b00      	cmp	r3, #0
 800722c:	d007      	beq.n	800723e <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800722e:	4b3d      	ldr	r3, [pc, #244]	; (8007324 <xQueueReceive+0x1bc>)
 8007230:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007234:	601a      	str	r2, [r3, #0]
 8007236:	f3bf 8f4f 	dsb	sy
 800723a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800723e:	f001 fa59 	bl	80086f4 <vPortExitCritical>
				return pdPASS;
 8007242:	2301      	movs	r3, #1
 8007244:	e069      	b.n	800731a <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	2b00      	cmp	r3, #0
 800724a:	d103      	bne.n	8007254 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800724c:	f001 fa52 	bl	80086f4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007250:	2300      	movs	r3, #0
 8007252:	e062      	b.n	800731a <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007254:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007256:	2b00      	cmp	r3, #0
 8007258:	d106      	bne.n	8007268 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800725a:	f107 0310 	add.w	r3, r7, #16
 800725e:	4618      	mov	r0, r3
 8007260:	f000 fe84 	bl	8007f6c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007264:	2301      	movs	r3, #1
 8007266:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007268:	f001 fa44 	bl	80086f4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800726c:	f000 fc34 	bl	8007ad8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007270:	f001 fa10 	bl	8008694 <vPortEnterCritical>
 8007274:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007276:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800727a:	b25b      	sxtb	r3, r3
 800727c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007280:	d103      	bne.n	800728a <xQueueReceive+0x122>
 8007282:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007284:	2200      	movs	r2, #0
 8007286:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800728a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800728c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007290:	b25b      	sxtb	r3, r3
 8007292:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007296:	d103      	bne.n	80072a0 <xQueueReceive+0x138>
 8007298:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800729a:	2200      	movs	r2, #0
 800729c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80072a0:	f001 fa28 	bl	80086f4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80072a4:	1d3a      	adds	r2, r7, #4
 80072a6:	f107 0310 	add.w	r3, r7, #16
 80072aa:	4611      	mov	r1, r2
 80072ac:	4618      	mov	r0, r3
 80072ae:	f000 fe73 	bl	8007f98 <xTaskCheckForTimeOut>
 80072b2:	4603      	mov	r3, r0
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d123      	bne.n	8007300 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80072b8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80072ba:	f000 f997 	bl	80075ec <prvIsQueueEmpty>
 80072be:	4603      	mov	r3, r0
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	d017      	beq.n	80072f4 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80072c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80072c6:	3324      	adds	r3, #36	; 0x24
 80072c8:	687a      	ldr	r2, [r7, #4]
 80072ca:	4611      	mov	r1, r2
 80072cc:	4618      	mov	r0, r3
 80072ce:	f000 fdc7 	bl	8007e60 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80072d2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80072d4:	f000 f938 	bl	8007548 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80072d8:	f000 fc0c 	bl	8007af4 <xTaskResumeAll>
 80072dc:	4603      	mov	r3, r0
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d189      	bne.n	80071f6 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 80072e2:	4b10      	ldr	r3, [pc, #64]	; (8007324 <xQueueReceive+0x1bc>)
 80072e4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80072e8:	601a      	str	r2, [r3, #0]
 80072ea:	f3bf 8f4f 	dsb	sy
 80072ee:	f3bf 8f6f 	isb	sy
 80072f2:	e780      	b.n	80071f6 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80072f4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80072f6:	f000 f927 	bl	8007548 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80072fa:	f000 fbfb 	bl	8007af4 <xTaskResumeAll>
 80072fe:	e77a      	b.n	80071f6 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8007300:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007302:	f000 f921 	bl	8007548 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007306:	f000 fbf5 	bl	8007af4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800730a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800730c:	f000 f96e 	bl	80075ec <prvIsQueueEmpty>
 8007310:	4603      	mov	r3, r0
 8007312:	2b00      	cmp	r3, #0
 8007314:	f43f af6f 	beq.w	80071f6 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8007318:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800731a:	4618      	mov	r0, r3
 800731c:	3730      	adds	r7, #48	; 0x30
 800731e:	46bd      	mov	sp, r7
 8007320:	bd80      	pop	{r7, pc}
 8007322:	bf00      	nop
 8007324:	e000ed04 	.word	0xe000ed04

08007328 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8007328:	b580      	push	{r7, lr}
 800732a:	b08e      	sub	sp, #56	; 0x38
 800732c:	af00      	add	r7, sp, #0
 800732e:	60f8      	str	r0, [r7, #12]
 8007330:	60b9      	str	r1, [r7, #8]
 8007332:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8007338:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800733a:	2b00      	cmp	r3, #0
 800733c:	d10a      	bne.n	8007354 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 800733e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007342:	f383 8811 	msr	BASEPRI, r3
 8007346:	f3bf 8f6f 	isb	sy
 800734a:	f3bf 8f4f 	dsb	sy
 800734e:	623b      	str	r3, [r7, #32]
}
 8007350:	bf00      	nop
 8007352:	e7fe      	b.n	8007352 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007354:	68bb      	ldr	r3, [r7, #8]
 8007356:	2b00      	cmp	r3, #0
 8007358:	d103      	bne.n	8007362 <xQueueReceiveFromISR+0x3a>
 800735a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800735c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800735e:	2b00      	cmp	r3, #0
 8007360:	d101      	bne.n	8007366 <xQueueReceiveFromISR+0x3e>
 8007362:	2301      	movs	r3, #1
 8007364:	e000      	b.n	8007368 <xQueueReceiveFromISR+0x40>
 8007366:	2300      	movs	r3, #0
 8007368:	2b00      	cmp	r3, #0
 800736a:	d10a      	bne.n	8007382 <xQueueReceiveFromISR+0x5a>
	__asm volatile
 800736c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007370:	f383 8811 	msr	BASEPRI, r3
 8007374:	f3bf 8f6f 	isb	sy
 8007378:	f3bf 8f4f 	dsb	sy
 800737c:	61fb      	str	r3, [r7, #28]
}
 800737e:	bf00      	nop
 8007380:	e7fe      	b.n	8007380 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007382:	f001 fa69 	bl	8008858 <vPortValidateInterruptPriority>
	__asm volatile
 8007386:	f3ef 8211 	mrs	r2, BASEPRI
 800738a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800738e:	f383 8811 	msr	BASEPRI, r3
 8007392:	f3bf 8f6f 	isb	sy
 8007396:	f3bf 8f4f 	dsb	sy
 800739a:	61ba      	str	r2, [r7, #24]
 800739c:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800739e:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80073a0:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80073a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80073a6:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80073a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d02f      	beq.n	800740e <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80073ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073b0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80073b4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80073b8:	68b9      	ldr	r1, [r7, #8]
 80073ba:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80073bc:	f000 f89e 	bl	80074fc <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80073c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80073c2:	1e5a      	subs	r2, r3, #1
 80073c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073c6:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 80073c8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80073cc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80073d0:	d112      	bne.n	80073f8 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80073d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073d4:	691b      	ldr	r3, [r3, #16]
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d016      	beq.n	8007408 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80073da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073dc:	3310      	adds	r3, #16
 80073de:	4618      	mov	r0, r3
 80073e0:	f000 fd62 	bl	8007ea8 <xTaskRemoveFromEventList>
 80073e4:	4603      	mov	r3, r0
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d00e      	beq.n	8007408 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	d00b      	beq.n	8007408 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	2201      	movs	r2, #1
 80073f4:	601a      	str	r2, [r3, #0]
 80073f6:	e007      	b.n	8007408 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80073f8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80073fc:	3301      	adds	r3, #1
 80073fe:	b2db      	uxtb	r3, r3
 8007400:	b25a      	sxtb	r2, r3
 8007402:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007404:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8007408:	2301      	movs	r3, #1
 800740a:	637b      	str	r3, [r7, #52]	; 0x34
 800740c:	e001      	b.n	8007412 <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 800740e:	2300      	movs	r3, #0
 8007410:	637b      	str	r3, [r7, #52]	; 0x34
 8007412:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007414:	613b      	str	r3, [r7, #16]
	__asm volatile
 8007416:	693b      	ldr	r3, [r7, #16]
 8007418:	f383 8811 	msr	BASEPRI, r3
}
 800741c:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800741e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8007420:	4618      	mov	r0, r3
 8007422:	3738      	adds	r7, #56	; 0x38
 8007424:	46bd      	mov	sp, r7
 8007426:	bd80      	pop	{r7, pc}

08007428 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8007428:	b580      	push	{r7, lr}
 800742a:	b086      	sub	sp, #24
 800742c:	af00      	add	r7, sp, #0
 800742e:	60f8      	str	r0, [r7, #12]
 8007430:	60b9      	str	r1, [r7, #8]
 8007432:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8007434:	2300      	movs	r3, #0
 8007436:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800743c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007442:	2b00      	cmp	r3, #0
 8007444:	d10d      	bne.n	8007462 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	2b00      	cmp	r3, #0
 800744c:	d14d      	bne.n	80074ea <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	689b      	ldr	r3, [r3, #8]
 8007452:	4618      	mov	r0, r3
 8007454:	f000 ff06 	bl	8008264 <xTaskPriorityDisinherit>
 8007458:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	2200      	movs	r2, #0
 800745e:	609a      	str	r2, [r3, #8]
 8007460:	e043      	b.n	80074ea <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	2b00      	cmp	r3, #0
 8007466:	d119      	bne.n	800749c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	6858      	ldr	r0, [r3, #4]
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007470:	461a      	mov	r2, r3
 8007472:	68b9      	ldr	r1, [r7, #8]
 8007474:	f001 fc46 	bl	8008d04 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	685a      	ldr	r2, [r3, #4]
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007480:	441a      	add	r2, r3
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	685a      	ldr	r2, [r3, #4]
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	689b      	ldr	r3, [r3, #8]
 800748e:	429a      	cmp	r2, r3
 8007490:	d32b      	bcc.n	80074ea <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	681a      	ldr	r2, [r3, #0]
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	605a      	str	r2, [r3, #4]
 800749a:	e026      	b.n	80074ea <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	68d8      	ldr	r0, [r3, #12]
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074a4:	461a      	mov	r2, r3
 80074a6:	68b9      	ldr	r1, [r7, #8]
 80074a8:	f001 fc2c 	bl	8008d04 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	68da      	ldr	r2, [r3, #12]
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074b4:	425b      	negs	r3, r3
 80074b6:	441a      	add	r2, r3
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	68da      	ldr	r2, [r3, #12]
 80074c0:	68fb      	ldr	r3, [r7, #12]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	429a      	cmp	r2, r3
 80074c6:	d207      	bcs.n	80074d8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	689a      	ldr	r2, [r3, #8]
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074d0:	425b      	negs	r3, r3
 80074d2:	441a      	add	r2, r3
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	2b02      	cmp	r3, #2
 80074dc:	d105      	bne.n	80074ea <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80074de:	693b      	ldr	r3, [r7, #16]
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	d002      	beq.n	80074ea <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80074e4:	693b      	ldr	r3, [r7, #16]
 80074e6:	3b01      	subs	r3, #1
 80074e8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80074ea:	693b      	ldr	r3, [r7, #16]
 80074ec:	1c5a      	adds	r2, r3, #1
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80074f2:	697b      	ldr	r3, [r7, #20]
}
 80074f4:	4618      	mov	r0, r3
 80074f6:	3718      	adds	r7, #24
 80074f8:	46bd      	mov	sp, r7
 80074fa:	bd80      	pop	{r7, pc}

080074fc <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80074fc:	b580      	push	{r7, lr}
 80074fe:	b082      	sub	sp, #8
 8007500:	af00      	add	r7, sp, #0
 8007502:	6078      	str	r0, [r7, #4]
 8007504:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800750a:	2b00      	cmp	r3, #0
 800750c:	d018      	beq.n	8007540 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	68da      	ldr	r2, [r3, #12]
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007516:	441a      	add	r2, r3
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	68da      	ldr	r2, [r3, #12]
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	689b      	ldr	r3, [r3, #8]
 8007524:	429a      	cmp	r2, r3
 8007526:	d303      	bcc.n	8007530 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	681a      	ldr	r2, [r3, #0]
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	68d9      	ldr	r1, [r3, #12]
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007538:	461a      	mov	r2, r3
 800753a:	6838      	ldr	r0, [r7, #0]
 800753c:	f001 fbe2 	bl	8008d04 <memcpy>
	}
}
 8007540:	bf00      	nop
 8007542:	3708      	adds	r7, #8
 8007544:	46bd      	mov	sp, r7
 8007546:	bd80      	pop	{r7, pc}

08007548 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8007548:	b580      	push	{r7, lr}
 800754a:	b084      	sub	sp, #16
 800754c:	af00      	add	r7, sp, #0
 800754e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8007550:	f001 f8a0 	bl	8008694 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800755a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800755c:	e011      	b.n	8007582 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007562:	2b00      	cmp	r3, #0
 8007564:	d012      	beq.n	800758c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	3324      	adds	r3, #36	; 0x24
 800756a:	4618      	mov	r0, r3
 800756c:	f000 fc9c 	bl	8007ea8 <xTaskRemoveFromEventList>
 8007570:	4603      	mov	r3, r0
 8007572:	2b00      	cmp	r3, #0
 8007574:	d001      	beq.n	800757a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8007576:	f000 fd71 	bl	800805c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800757a:	7bfb      	ldrb	r3, [r7, #15]
 800757c:	3b01      	subs	r3, #1
 800757e:	b2db      	uxtb	r3, r3
 8007580:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007582:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007586:	2b00      	cmp	r3, #0
 8007588:	dce9      	bgt.n	800755e <prvUnlockQueue+0x16>
 800758a:	e000      	b.n	800758e <prvUnlockQueue+0x46>
					break;
 800758c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	22ff      	movs	r2, #255	; 0xff
 8007592:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8007596:	f001 f8ad 	bl	80086f4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800759a:	f001 f87b 	bl	8008694 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80075a4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80075a6:	e011      	b.n	80075cc <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	691b      	ldr	r3, [r3, #16]
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	d012      	beq.n	80075d6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	3310      	adds	r3, #16
 80075b4:	4618      	mov	r0, r3
 80075b6:	f000 fc77 	bl	8007ea8 <xTaskRemoveFromEventList>
 80075ba:	4603      	mov	r3, r0
 80075bc:	2b00      	cmp	r3, #0
 80075be:	d001      	beq.n	80075c4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80075c0:	f000 fd4c 	bl	800805c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80075c4:	7bbb      	ldrb	r3, [r7, #14]
 80075c6:	3b01      	subs	r3, #1
 80075c8:	b2db      	uxtb	r3, r3
 80075ca:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80075cc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	dce9      	bgt.n	80075a8 <prvUnlockQueue+0x60>
 80075d4:	e000      	b.n	80075d8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80075d6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	22ff      	movs	r2, #255	; 0xff
 80075dc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80075e0:	f001 f888 	bl	80086f4 <vPortExitCritical>
}
 80075e4:	bf00      	nop
 80075e6:	3710      	adds	r7, #16
 80075e8:	46bd      	mov	sp, r7
 80075ea:	bd80      	pop	{r7, pc}

080075ec <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80075ec:	b580      	push	{r7, lr}
 80075ee:	b084      	sub	sp, #16
 80075f0:	af00      	add	r7, sp, #0
 80075f2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80075f4:	f001 f84e 	bl	8008694 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80075fc:	2b00      	cmp	r3, #0
 80075fe:	d102      	bne.n	8007606 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8007600:	2301      	movs	r3, #1
 8007602:	60fb      	str	r3, [r7, #12]
 8007604:	e001      	b.n	800760a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8007606:	2300      	movs	r3, #0
 8007608:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800760a:	f001 f873 	bl	80086f4 <vPortExitCritical>

	return xReturn;
 800760e:	68fb      	ldr	r3, [r7, #12]
}
 8007610:	4618      	mov	r0, r3
 8007612:	3710      	adds	r7, #16
 8007614:	46bd      	mov	sp, r7
 8007616:	bd80      	pop	{r7, pc}

08007618 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8007618:	b580      	push	{r7, lr}
 800761a:	b084      	sub	sp, #16
 800761c:	af00      	add	r7, sp, #0
 800761e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007620:	f001 f838 	bl	8008694 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800762c:	429a      	cmp	r2, r3
 800762e:	d102      	bne.n	8007636 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8007630:	2301      	movs	r3, #1
 8007632:	60fb      	str	r3, [r7, #12]
 8007634:	e001      	b.n	800763a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8007636:	2300      	movs	r3, #0
 8007638:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800763a:	f001 f85b 	bl	80086f4 <vPortExitCritical>

	return xReturn;
 800763e:	68fb      	ldr	r3, [r7, #12]
}
 8007640:	4618      	mov	r0, r3
 8007642:	3710      	adds	r7, #16
 8007644:	46bd      	mov	sp, r7
 8007646:	bd80      	pop	{r7, pc}

08007648 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8007648:	b580      	push	{r7, lr}
 800764a:	b08e      	sub	sp, #56	; 0x38
 800764c:	af04      	add	r7, sp, #16
 800764e:	60f8      	str	r0, [r7, #12]
 8007650:	60b9      	str	r1, [r7, #8]
 8007652:	607a      	str	r2, [r7, #4]
 8007654:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8007656:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007658:	2b00      	cmp	r3, #0
 800765a:	d10a      	bne.n	8007672 <xTaskCreateStatic+0x2a>
	__asm volatile
 800765c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007660:	f383 8811 	msr	BASEPRI, r3
 8007664:	f3bf 8f6f 	isb	sy
 8007668:	f3bf 8f4f 	dsb	sy
 800766c:	623b      	str	r3, [r7, #32]
}
 800766e:	bf00      	nop
 8007670:	e7fe      	b.n	8007670 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8007672:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007674:	2b00      	cmp	r3, #0
 8007676:	d10a      	bne.n	800768e <xTaskCreateStatic+0x46>
	__asm volatile
 8007678:	f04f 0350 	mov.w	r3, #80	; 0x50
 800767c:	f383 8811 	msr	BASEPRI, r3
 8007680:	f3bf 8f6f 	isb	sy
 8007684:	f3bf 8f4f 	dsb	sy
 8007688:	61fb      	str	r3, [r7, #28]
}
 800768a:	bf00      	nop
 800768c:	e7fe      	b.n	800768c <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800768e:	23b4      	movs	r3, #180	; 0xb4
 8007690:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8007692:	693b      	ldr	r3, [r7, #16]
 8007694:	2bb4      	cmp	r3, #180	; 0xb4
 8007696:	d00a      	beq.n	80076ae <xTaskCreateStatic+0x66>
	__asm volatile
 8007698:	f04f 0350 	mov.w	r3, #80	; 0x50
 800769c:	f383 8811 	msr	BASEPRI, r3
 80076a0:	f3bf 8f6f 	isb	sy
 80076a4:	f3bf 8f4f 	dsb	sy
 80076a8:	61bb      	str	r3, [r7, #24]
}
 80076aa:	bf00      	nop
 80076ac:	e7fe      	b.n	80076ac <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80076ae:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80076b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d01e      	beq.n	80076f4 <xTaskCreateStatic+0xac>
 80076b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	d01b      	beq.n	80076f4 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80076bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80076be:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80076c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076c2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80076c4:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80076c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076c8:	2202      	movs	r2, #2
 80076ca:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80076ce:	2300      	movs	r3, #0
 80076d0:	9303      	str	r3, [sp, #12]
 80076d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076d4:	9302      	str	r3, [sp, #8]
 80076d6:	f107 0314 	add.w	r3, r7, #20
 80076da:	9301      	str	r3, [sp, #4]
 80076dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80076de:	9300      	str	r3, [sp, #0]
 80076e0:	683b      	ldr	r3, [r7, #0]
 80076e2:	687a      	ldr	r2, [r7, #4]
 80076e4:	68b9      	ldr	r1, [r7, #8]
 80076e6:	68f8      	ldr	r0, [r7, #12]
 80076e8:	f000 f850 	bl	800778c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80076ec:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80076ee:	f000 f8eb 	bl	80078c8 <prvAddNewTaskToReadyList>
 80076f2:	e001      	b.n	80076f8 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 80076f4:	2300      	movs	r3, #0
 80076f6:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80076f8:	697b      	ldr	r3, [r7, #20]
	}
 80076fa:	4618      	mov	r0, r3
 80076fc:	3728      	adds	r7, #40	; 0x28
 80076fe:	46bd      	mov	sp, r7
 8007700:	bd80      	pop	{r7, pc}

08007702 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8007702:	b580      	push	{r7, lr}
 8007704:	b08c      	sub	sp, #48	; 0x30
 8007706:	af04      	add	r7, sp, #16
 8007708:	60f8      	str	r0, [r7, #12]
 800770a:	60b9      	str	r1, [r7, #8]
 800770c:	603b      	str	r3, [r7, #0]
 800770e:	4613      	mov	r3, r2
 8007710:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8007712:	88fb      	ldrh	r3, [r7, #6]
 8007714:	009b      	lsls	r3, r3, #2
 8007716:	4618      	mov	r0, r3
 8007718:	f001 f8de 	bl	80088d8 <pvPortMalloc>
 800771c:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800771e:	697b      	ldr	r3, [r7, #20]
 8007720:	2b00      	cmp	r3, #0
 8007722:	d00e      	beq.n	8007742 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8007724:	20b4      	movs	r0, #180	; 0xb4
 8007726:	f001 f8d7 	bl	80088d8 <pvPortMalloc>
 800772a:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800772c:	69fb      	ldr	r3, [r7, #28]
 800772e:	2b00      	cmp	r3, #0
 8007730:	d003      	beq.n	800773a <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007732:	69fb      	ldr	r3, [r7, #28]
 8007734:	697a      	ldr	r2, [r7, #20]
 8007736:	631a      	str	r2, [r3, #48]	; 0x30
 8007738:	e005      	b.n	8007746 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800773a:	6978      	ldr	r0, [r7, #20]
 800773c:	f001 f998 	bl	8008a70 <vPortFree>
 8007740:	e001      	b.n	8007746 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007742:	2300      	movs	r3, #0
 8007744:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007746:	69fb      	ldr	r3, [r7, #28]
 8007748:	2b00      	cmp	r3, #0
 800774a:	d017      	beq.n	800777c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800774c:	69fb      	ldr	r3, [r7, #28]
 800774e:	2200      	movs	r2, #0
 8007750:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007754:	88fa      	ldrh	r2, [r7, #6]
 8007756:	2300      	movs	r3, #0
 8007758:	9303      	str	r3, [sp, #12]
 800775a:	69fb      	ldr	r3, [r7, #28]
 800775c:	9302      	str	r3, [sp, #8]
 800775e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007760:	9301      	str	r3, [sp, #4]
 8007762:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007764:	9300      	str	r3, [sp, #0]
 8007766:	683b      	ldr	r3, [r7, #0]
 8007768:	68b9      	ldr	r1, [r7, #8]
 800776a:	68f8      	ldr	r0, [r7, #12]
 800776c:	f000 f80e 	bl	800778c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007770:	69f8      	ldr	r0, [r7, #28]
 8007772:	f000 f8a9 	bl	80078c8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007776:	2301      	movs	r3, #1
 8007778:	61bb      	str	r3, [r7, #24]
 800777a:	e002      	b.n	8007782 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800777c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007780:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007782:	69bb      	ldr	r3, [r7, #24]
	}
 8007784:	4618      	mov	r0, r3
 8007786:	3720      	adds	r7, #32
 8007788:	46bd      	mov	sp, r7
 800778a:	bd80      	pop	{r7, pc}

0800778c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800778c:	b580      	push	{r7, lr}
 800778e:	b088      	sub	sp, #32
 8007790:	af00      	add	r7, sp, #0
 8007792:	60f8      	str	r0, [r7, #12]
 8007794:	60b9      	str	r1, [r7, #8]
 8007796:	607a      	str	r2, [r7, #4]
 8007798:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800779a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800779c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80077a4:	3b01      	subs	r3, #1
 80077a6:	009b      	lsls	r3, r3, #2
 80077a8:	4413      	add	r3, r2
 80077aa:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80077ac:	69bb      	ldr	r3, [r7, #24]
 80077ae:	f023 0307 	bic.w	r3, r3, #7
 80077b2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80077b4:	69bb      	ldr	r3, [r7, #24]
 80077b6:	f003 0307 	and.w	r3, r3, #7
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	d00a      	beq.n	80077d4 <prvInitialiseNewTask+0x48>
	__asm volatile
 80077be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80077c2:	f383 8811 	msr	BASEPRI, r3
 80077c6:	f3bf 8f6f 	isb	sy
 80077ca:	f3bf 8f4f 	dsb	sy
 80077ce:	617b      	str	r3, [r7, #20]
}
 80077d0:	bf00      	nop
 80077d2:	e7fe      	b.n	80077d2 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80077d4:	68bb      	ldr	r3, [r7, #8]
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	d01f      	beq.n	800781a <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80077da:	2300      	movs	r3, #0
 80077dc:	61fb      	str	r3, [r7, #28]
 80077de:	e012      	b.n	8007806 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80077e0:	68ba      	ldr	r2, [r7, #8]
 80077e2:	69fb      	ldr	r3, [r7, #28]
 80077e4:	4413      	add	r3, r2
 80077e6:	7819      	ldrb	r1, [r3, #0]
 80077e8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80077ea:	69fb      	ldr	r3, [r7, #28]
 80077ec:	4413      	add	r3, r2
 80077ee:	3334      	adds	r3, #52	; 0x34
 80077f0:	460a      	mov	r2, r1
 80077f2:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80077f4:	68ba      	ldr	r2, [r7, #8]
 80077f6:	69fb      	ldr	r3, [r7, #28]
 80077f8:	4413      	add	r3, r2
 80077fa:	781b      	ldrb	r3, [r3, #0]
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	d006      	beq.n	800780e <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007800:	69fb      	ldr	r3, [r7, #28]
 8007802:	3301      	adds	r3, #1
 8007804:	61fb      	str	r3, [r7, #28]
 8007806:	69fb      	ldr	r3, [r7, #28]
 8007808:	2b0f      	cmp	r3, #15
 800780a:	d9e9      	bls.n	80077e0 <prvInitialiseNewTask+0x54>
 800780c:	e000      	b.n	8007810 <prvInitialiseNewTask+0x84>
			{
				break;
 800780e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007810:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007812:	2200      	movs	r2, #0
 8007814:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007818:	e003      	b.n	8007822 <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800781a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800781c:	2200      	movs	r2, #0
 800781e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007822:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007824:	2b06      	cmp	r3, #6
 8007826:	d901      	bls.n	800782c <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007828:	2306      	movs	r3, #6
 800782a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800782c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800782e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007830:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007832:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007834:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007836:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8007838:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800783a:	2200      	movs	r2, #0
 800783c:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800783e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007840:	3304      	adds	r3, #4
 8007842:	4618      	mov	r0, r3
 8007844:	f7ff f96d 	bl	8006b22 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007848:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800784a:	3318      	adds	r3, #24
 800784c:	4618      	mov	r0, r3
 800784e:	f7ff f968 	bl	8006b22 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007852:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007854:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007856:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007858:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800785a:	f1c3 0207 	rsb	r2, r3, #7
 800785e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007860:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007862:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007864:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007866:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8007868:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800786a:	2200      	movs	r2, #0
 800786c:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007870:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007872:	2200      	movs	r2, #0
 8007874:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8007878:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800787a:	334c      	adds	r3, #76	; 0x4c
 800787c:	2260      	movs	r2, #96	; 0x60
 800787e:	2100      	movs	r1, #0
 8007880:	4618      	mov	r0, r3
 8007882:	f001 fa4d 	bl	8008d20 <memset>
 8007886:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007888:	4a0c      	ldr	r2, [pc, #48]	; (80078bc <prvInitialiseNewTask+0x130>)
 800788a:	651a      	str	r2, [r3, #80]	; 0x50
 800788c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800788e:	4a0c      	ldr	r2, [pc, #48]	; (80078c0 <prvInitialiseNewTask+0x134>)
 8007890:	655a      	str	r2, [r3, #84]	; 0x54
 8007892:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007894:	4a0b      	ldr	r2, [pc, #44]	; (80078c4 <prvInitialiseNewTask+0x138>)
 8007896:	659a      	str	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007898:	683a      	ldr	r2, [r7, #0]
 800789a:	68f9      	ldr	r1, [r7, #12]
 800789c:	69b8      	ldr	r0, [r7, #24]
 800789e:	f000 fdcd 	bl	800843c <pxPortInitialiseStack>
 80078a2:	4602      	mov	r2, r0
 80078a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80078a6:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80078a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	d002      	beq.n	80078b4 <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80078ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80078b0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80078b2:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80078b4:	bf00      	nop
 80078b6:	3720      	adds	r7, #32
 80078b8:	46bd      	mov	sp, r7
 80078ba:	bd80      	pop	{r7, pc}
 80078bc:	080096fc 	.word	0x080096fc
 80078c0:	0800971c 	.word	0x0800971c
 80078c4:	080096dc 	.word	0x080096dc

080078c8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80078c8:	b580      	push	{r7, lr}
 80078ca:	b082      	sub	sp, #8
 80078cc:	af00      	add	r7, sp, #0
 80078ce:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80078d0:	f000 fee0 	bl	8008694 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80078d4:	4b2a      	ldr	r3, [pc, #168]	; (8007980 <prvAddNewTaskToReadyList+0xb8>)
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	3301      	adds	r3, #1
 80078da:	4a29      	ldr	r2, [pc, #164]	; (8007980 <prvAddNewTaskToReadyList+0xb8>)
 80078dc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80078de:	4b29      	ldr	r3, [pc, #164]	; (8007984 <prvAddNewTaskToReadyList+0xbc>)
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d109      	bne.n	80078fa <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80078e6:	4a27      	ldr	r2, [pc, #156]	; (8007984 <prvAddNewTaskToReadyList+0xbc>)
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80078ec:	4b24      	ldr	r3, [pc, #144]	; (8007980 <prvAddNewTaskToReadyList+0xb8>)
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	2b01      	cmp	r3, #1
 80078f2:	d110      	bne.n	8007916 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80078f4:	f000 fbd6 	bl	80080a4 <prvInitialiseTaskLists>
 80078f8:	e00d      	b.n	8007916 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80078fa:	4b23      	ldr	r3, [pc, #140]	; (8007988 <prvAddNewTaskToReadyList+0xc0>)
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	2b00      	cmp	r3, #0
 8007900:	d109      	bne.n	8007916 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007902:	4b20      	ldr	r3, [pc, #128]	; (8007984 <prvAddNewTaskToReadyList+0xbc>)
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800790c:	429a      	cmp	r2, r3
 800790e:	d802      	bhi.n	8007916 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007910:	4a1c      	ldr	r2, [pc, #112]	; (8007984 <prvAddNewTaskToReadyList+0xbc>)
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8007916:	4b1d      	ldr	r3, [pc, #116]	; (800798c <prvAddNewTaskToReadyList+0xc4>)
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	3301      	adds	r3, #1
 800791c:	4a1b      	ldr	r2, [pc, #108]	; (800798c <prvAddNewTaskToReadyList+0xc4>)
 800791e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007924:	2201      	movs	r2, #1
 8007926:	409a      	lsls	r2, r3
 8007928:	4b19      	ldr	r3, [pc, #100]	; (8007990 <prvAddNewTaskToReadyList+0xc8>)
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	4313      	orrs	r3, r2
 800792e:	4a18      	ldr	r2, [pc, #96]	; (8007990 <prvAddNewTaskToReadyList+0xc8>)
 8007930:	6013      	str	r3, [r2, #0]
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007936:	4613      	mov	r3, r2
 8007938:	009b      	lsls	r3, r3, #2
 800793a:	4413      	add	r3, r2
 800793c:	009b      	lsls	r3, r3, #2
 800793e:	4a15      	ldr	r2, [pc, #84]	; (8007994 <prvAddNewTaskToReadyList+0xcc>)
 8007940:	441a      	add	r2, r3
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	3304      	adds	r3, #4
 8007946:	4619      	mov	r1, r3
 8007948:	4610      	mov	r0, r2
 800794a:	f7ff f8f7 	bl	8006b3c <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800794e:	f000 fed1 	bl	80086f4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007952:	4b0d      	ldr	r3, [pc, #52]	; (8007988 <prvAddNewTaskToReadyList+0xc0>)
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	2b00      	cmp	r3, #0
 8007958:	d00e      	beq.n	8007978 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800795a:	4b0a      	ldr	r3, [pc, #40]	; (8007984 <prvAddNewTaskToReadyList+0xbc>)
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007964:	429a      	cmp	r2, r3
 8007966:	d207      	bcs.n	8007978 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007968:	4b0b      	ldr	r3, [pc, #44]	; (8007998 <prvAddNewTaskToReadyList+0xd0>)
 800796a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800796e:	601a      	str	r2, [r3, #0]
 8007970:	f3bf 8f4f 	dsb	sy
 8007974:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007978:	bf00      	nop
 800797a:	3708      	adds	r7, #8
 800797c:	46bd      	mov	sp, r7
 800797e:	bd80      	pop	{r7, pc}
 8007980:	20000454 	.word	0x20000454
 8007984:	20000354 	.word	0x20000354
 8007988:	20000460 	.word	0x20000460
 800798c:	20000470 	.word	0x20000470
 8007990:	2000045c 	.word	0x2000045c
 8007994:	20000358 	.word	0x20000358
 8007998:	e000ed04 	.word	0xe000ed04

0800799c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800799c:	b580      	push	{r7, lr}
 800799e:	b084      	sub	sp, #16
 80079a0:	af00      	add	r7, sp, #0
 80079a2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80079a4:	2300      	movs	r3, #0
 80079a6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d017      	beq.n	80079de <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80079ae:	4b13      	ldr	r3, [pc, #76]	; (80079fc <vTaskDelay+0x60>)
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d00a      	beq.n	80079cc <vTaskDelay+0x30>
	__asm volatile
 80079b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80079ba:	f383 8811 	msr	BASEPRI, r3
 80079be:	f3bf 8f6f 	isb	sy
 80079c2:	f3bf 8f4f 	dsb	sy
 80079c6:	60bb      	str	r3, [r7, #8]
}
 80079c8:	bf00      	nop
 80079ca:	e7fe      	b.n	80079ca <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80079cc:	f000 f884 	bl	8007ad8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80079d0:	2100      	movs	r1, #0
 80079d2:	6878      	ldr	r0, [r7, #4]
 80079d4:	f000 fccc 	bl	8008370 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80079d8:	f000 f88c 	bl	8007af4 <xTaskResumeAll>
 80079dc:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80079de:	68fb      	ldr	r3, [r7, #12]
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	d107      	bne.n	80079f4 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 80079e4:	4b06      	ldr	r3, [pc, #24]	; (8007a00 <vTaskDelay+0x64>)
 80079e6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80079ea:	601a      	str	r2, [r3, #0]
 80079ec:	f3bf 8f4f 	dsb	sy
 80079f0:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80079f4:	bf00      	nop
 80079f6:	3710      	adds	r7, #16
 80079f8:	46bd      	mov	sp, r7
 80079fa:	bd80      	pop	{r7, pc}
 80079fc:	2000047c 	.word	0x2000047c
 8007a00:	e000ed04 	.word	0xe000ed04

08007a04 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007a04:	b580      	push	{r7, lr}
 8007a06:	b08a      	sub	sp, #40	; 0x28
 8007a08:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8007a0a:	2300      	movs	r3, #0
 8007a0c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8007a0e:	2300      	movs	r3, #0
 8007a10:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8007a12:	463a      	mov	r2, r7
 8007a14:	1d39      	adds	r1, r7, #4
 8007a16:	f107 0308 	add.w	r3, r7, #8
 8007a1a:	4618      	mov	r0, r3
 8007a1c:	f7f8 fc28 	bl	8000270 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007a20:	6839      	ldr	r1, [r7, #0]
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	68ba      	ldr	r2, [r7, #8]
 8007a26:	9202      	str	r2, [sp, #8]
 8007a28:	9301      	str	r3, [sp, #4]
 8007a2a:	2300      	movs	r3, #0
 8007a2c:	9300      	str	r3, [sp, #0]
 8007a2e:	2300      	movs	r3, #0
 8007a30:	460a      	mov	r2, r1
 8007a32:	4921      	ldr	r1, [pc, #132]	; (8007ab8 <vTaskStartScheduler+0xb4>)
 8007a34:	4821      	ldr	r0, [pc, #132]	; (8007abc <vTaskStartScheduler+0xb8>)
 8007a36:	f7ff fe07 	bl	8007648 <xTaskCreateStatic>
 8007a3a:	4603      	mov	r3, r0
 8007a3c:	4a20      	ldr	r2, [pc, #128]	; (8007ac0 <vTaskStartScheduler+0xbc>)
 8007a3e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007a40:	4b1f      	ldr	r3, [pc, #124]	; (8007ac0 <vTaskStartScheduler+0xbc>)
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	d002      	beq.n	8007a4e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007a48:	2301      	movs	r3, #1
 8007a4a:	617b      	str	r3, [r7, #20]
 8007a4c:	e001      	b.n	8007a52 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8007a4e:	2300      	movs	r3, #0
 8007a50:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8007a52:	697b      	ldr	r3, [r7, #20]
 8007a54:	2b01      	cmp	r3, #1
 8007a56:	d11b      	bne.n	8007a90 <vTaskStartScheduler+0x8c>
	__asm volatile
 8007a58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a5c:	f383 8811 	msr	BASEPRI, r3
 8007a60:	f3bf 8f6f 	isb	sy
 8007a64:	f3bf 8f4f 	dsb	sy
 8007a68:	613b      	str	r3, [r7, #16]
}
 8007a6a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007a6c:	4b15      	ldr	r3, [pc, #84]	; (8007ac4 <vTaskStartScheduler+0xc0>)
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	334c      	adds	r3, #76	; 0x4c
 8007a72:	4a15      	ldr	r2, [pc, #84]	; (8007ac8 <vTaskStartScheduler+0xc4>)
 8007a74:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007a76:	4b15      	ldr	r3, [pc, #84]	; (8007acc <vTaskStartScheduler+0xc8>)
 8007a78:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007a7c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007a7e:	4b14      	ldr	r3, [pc, #80]	; (8007ad0 <vTaskStartScheduler+0xcc>)
 8007a80:	2201      	movs	r2, #1
 8007a82:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007a84:	4b13      	ldr	r3, [pc, #76]	; (8007ad4 <vTaskStartScheduler+0xd0>)
 8007a86:	2200      	movs	r2, #0
 8007a88:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007a8a:	f000 fd61 	bl	8008550 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007a8e:	e00e      	b.n	8007aae <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007a90:	697b      	ldr	r3, [r7, #20]
 8007a92:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007a96:	d10a      	bne.n	8007aae <vTaskStartScheduler+0xaa>
	__asm volatile
 8007a98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a9c:	f383 8811 	msr	BASEPRI, r3
 8007aa0:	f3bf 8f6f 	isb	sy
 8007aa4:	f3bf 8f4f 	dsb	sy
 8007aa8:	60fb      	str	r3, [r7, #12]
}
 8007aaa:	bf00      	nop
 8007aac:	e7fe      	b.n	8007aac <vTaskStartScheduler+0xa8>
}
 8007aae:	bf00      	nop
 8007ab0:	3718      	adds	r7, #24
 8007ab2:	46bd      	mov	sp, r7
 8007ab4:	bd80      	pop	{r7, pc}
 8007ab6:	bf00      	nop
 8007ab8:	0800968c 	.word	0x0800968c
 8007abc:	08008075 	.word	0x08008075
 8007ac0:	20000478 	.word	0x20000478
 8007ac4:	20000354 	.word	0x20000354
 8007ac8:	20000010 	.word	0x20000010
 8007acc:	20000474 	.word	0x20000474
 8007ad0:	20000460 	.word	0x20000460
 8007ad4:	20000458 	.word	0x20000458

08007ad8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007ad8:	b480      	push	{r7}
 8007ada:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8007adc:	4b04      	ldr	r3, [pc, #16]	; (8007af0 <vTaskSuspendAll+0x18>)
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	3301      	adds	r3, #1
 8007ae2:	4a03      	ldr	r2, [pc, #12]	; (8007af0 <vTaskSuspendAll+0x18>)
 8007ae4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8007ae6:	bf00      	nop
 8007ae8:	46bd      	mov	sp, r7
 8007aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aee:	4770      	bx	lr
 8007af0:	2000047c 	.word	0x2000047c

08007af4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007af4:	b580      	push	{r7, lr}
 8007af6:	b084      	sub	sp, #16
 8007af8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8007afa:	2300      	movs	r3, #0
 8007afc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8007afe:	2300      	movs	r3, #0
 8007b00:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8007b02:	4b41      	ldr	r3, [pc, #260]	; (8007c08 <xTaskResumeAll+0x114>)
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	2b00      	cmp	r3, #0
 8007b08:	d10a      	bne.n	8007b20 <xTaskResumeAll+0x2c>
	__asm volatile
 8007b0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b0e:	f383 8811 	msr	BASEPRI, r3
 8007b12:	f3bf 8f6f 	isb	sy
 8007b16:	f3bf 8f4f 	dsb	sy
 8007b1a:	603b      	str	r3, [r7, #0]
}
 8007b1c:	bf00      	nop
 8007b1e:	e7fe      	b.n	8007b1e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007b20:	f000 fdb8 	bl	8008694 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007b24:	4b38      	ldr	r3, [pc, #224]	; (8007c08 <xTaskResumeAll+0x114>)
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	3b01      	subs	r3, #1
 8007b2a:	4a37      	ldr	r2, [pc, #220]	; (8007c08 <xTaskResumeAll+0x114>)
 8007b2c:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007b2e:	4b36      	ldr	r3, [pc, #216]	; (8007c08 <xTaskResumeAll+0x114>)
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	d161      	bne.n	8007bfa <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007b36:	4b35      	ldr	r3, [pc, #212]	; (8007c0c <xTaskResumeAll+0x118>)
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	2b00      	cmp	r3, #0
 8007b3c:	d05d      	beq.n	8007bfa <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007b3e:	e02e      	b.n	8007b9e <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007b40:	4b33      	ldr	r3, [pc, #204]	; (8007c10 <xTaskResumeAll+0x11c>)
 8007b42:	68db      	ldr	r3, [r3, #12]
 8007b44:	68db      	ldr	r3, [r3, #12]
 8007b46:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007b48:	68fb      	ldr	r3, [r7, #12]
 8007b4a:	3318      	adds	r3, #24
 8007b4c:	4618      	mov	r0, r3
 8007b4e:	f7ff f852 	bl	8006bf6 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007b52:	68fb      	ldr	r3, [r7, #12]
 8007b54:	3304      	adds	r3, #4
 8007b56:	4618      	mov	r0, r3
 8007b58:	f7ff f84d 	bl	8006bf6 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b60:	2201      	movs	r2, #1
 8007b62:	409a      	lsls	r2, r3
 8007b64:	4b2b      	ldr	r3, [pc, #172]	; (8007c14 <xTaskResumeAll+0x120>)
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	4313      	orrs	r3, r2
 8007b6a:	4a2a      	ldr	r2, [pc, #168]	; (8007c14 <xTaskResumeAll+0x120>)
 8007b6c:	6013      	str	r3, [r2, #0]
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007b72:	4613      	mov	r3, r2
 8007b74:	009b      	lsls	r3, r3, #2
 8007b76:	4413      	add	r3, r2
 8007b78:	009b      	lsls	r3, r3, #2
 8007b7a:	4a27      	ldr	r2, [pc, #156]	; (8007c18 <xTaskResumeAll+0x124>)
 8007b7c:	441a      	add	r2, r3
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	3304      	adds	r3, #4
 8007b82:	4619      	mov	r1, r3
 8007b84:	4610      	mov	r0, r2
 8007b86:	f7fe ffd9 	bl	8006b3c <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007b8e:	4b23      	ldr	r3, [pc, #140]	; (8007c1c <xTaskResumeAll+0x128>)
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b94:	429a      	cmp	r2, r3
 8007b96:	d302      	bcc.n	8007b9e <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8007b98:	4b21      	ldr	r3, [pc, #132]	; (8007c20 <xTaskResumeAll+0x12c>)
 8007b9a:	2201      	movs	r2, #1
 8007b9c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007b9e:	4b1c      	ldr	r3, [pc, #112]	; (8007c10 <xTaskResumeAll+0x11c>)
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	2b00      	cmp	r3, #0
 8007ba4:	d1cc      	bne.n	8007b40 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	2b00      	cmp	r3, #0
 8007baa:	d001      	beq.n	8007bb0 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007bac:	f000 fb1c 	bl	80081e8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8007bb0:	4b1c      	ldr	r3, [pc, #112]	; (8007c24 <xTaskResumeAll+0x130>)
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	2b00      	cmp	r3, #0
 8007bba:	d010      	beq.n	8007bde <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007bbc:	f000 f836 	bl	8007c2c <xTaskIncrementTick>
 8007bc0:	4603      	mov	r3, r0
 8007bc2:	2b00      	cmp	r3, #0
 8007bc4:	d002      	beq.n	8007bcc <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8007bc6:	4b16      	ldr	r3, [pc, #88]	; (8007c20 <xTaskResumeAll+0x12c>)
 8007bc8:	2201      	movs	r2, #1
 8007bca:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	3b01      	subs	r3, #1
 8007bd0:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	2b00      	cmp	r3, #0
 8007bd6:	d1f1      	bne.n	8007bbc <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8007bd8:	4b12      	ldr	r3, [pc, #72]	; (8007c24 <xTaskResumeAll+0x130>)
 8007bda:	2200      	movs	r2, #0
 8007bdc:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8007bde:	4b10      	ldr	r3, [pc, #64]	; (8007c20 <xTaskResumeAll+0x12c>)
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	d009      	beq.n	8007bfa <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8007be6:	2301      	movs	r3, #1
 8007be8:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8007bea:	4b0f      	ldr	r3, [pc, #60]	; (8007c28 <xTaskResumeAll+0x134>)
 8007bec:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007bf0:	601a      	str	r2, [r3, #0]
 8007bf2:	f3bf 8f4f 	dsb	sy
 8007bf6:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007bfa:	f000 fd7b 	bl	80086f4 <vPortExitCritical>

	return xAlreadyYielded;
 8007bfe:	68bb      	ldr	r3, [r7, #8]
}
 8007c00:	4618      	mov	r0, r3
 8007c02:	3710      	adds	r7, #16
 8007c04:	46bd      	mov	sp, r7
 8007c06:	bd80      	pop	{r7, pc}
 8007c08:	2000047c 	.word	0x2000047c
 8007c0c:	20000454 	.word	0x20000454
 8007c10:	20000414 	.word	0x20000414
 8007c14:	2000045c 	.word	0x2000045c
 8007c18:	20000358 	.word	0x20000358
 8007c1c:	20000354 	.word	0x20000354
 8007c20:	20000468 	.word	0x20000468
 8007c24:	20000464 	.word	0x20000464
 8007c28:	e000ed04 	.word	0xe000ed04

08007c2c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007c2c:	b580      	push	{r7, lr}
 8007c2e:	b086      	sub	sp, #24
 8007c30:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8007c32:	2300      	movs	r3, #0
 8007c34:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007c36:	4b4e      	ldr	r3, [pc, #312]	; (8007d70 <xTaskIncrementTick+0x144>)
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	f040 808e 	bne.w	8007d5c <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007c40:	4b4c      	ldr	r3, [pc, #304]	; (8007d74 <xTaskIncrementTick+0x148>)
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	3301      	adds	r3, #1
 8007c46:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8007c48:	4a4a      	ldr	r2, [pc, #296]	; (8007d74 <xTaskIncrementTick+0x148>)
 8007c4a:	693b      	ldr	r3, [r7, #16]
 8007c4c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8007c4e:	693b      	ldr	r3, [r7, #16]
 8007c50:	2b00      	cmp	r3, #0
 8007c52:	d120      	bne.n	8007c96 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8007c54:	4b48      	ldr	r3, [pc, #288]	; (8007d78 <xTaskIncrementTick+0x14c>)
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	d00a      	beq.n	8007c74 <xTaskIncrementTick+0x48>
	__asm volatile
 8007c5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c62:	f383 8811 	msr	BASEPRI, r3
 8007c66:	f3bf 8f6f 	isb	sy
 8007c6a:	f3bf 8f4f 	dsb	sy
 8007c6e:	603b      	str	r3, [r7, #0]
}
 8007c70:	bf00      	nop
 8007c72:	e7fe      	b.n	8007c72 <xTaskIncrementTick+0x46>
 8007c74:	4b40      	ldr	r3, [pc, #256]	; (8007d78 <xTaskIncrementTick+0x14c>)
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	60fb      	str	r3, [r7, #12]
 8007c7a:	4b40      	ldr	r3, [pc, #256]	; (8007d7c <xTaskIncrementTick+0x150>)
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	4a3e      	ldr	r2, [pc, #248]	; (8007d78 <xTaskIncrementTick+0x14c>)
 8007c80:	6013      	str	r3, [r2, #0]
 8007c82:	4a3e      	ldr	r2, [pc, #248]	; (8007d7c <xTaskIncrementTick+0x150>)
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	6013      	str	r3, [r2, #0]
 8007c88:	4b3d      	ldr	r3, [pc, #244]	; (8007d80 <xTaskIncrementTick+0x154>)
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	3301      	adds	r3, #1
 8007c8e:	4a3c      	ldr	r2, [pc, #240]	; (8007d80 <xTaskIncrementTick+0x154>)
 8007c90:	6013      	str	r3, [r2, #0]
 8007c92:	f000 faa9 	bl	80081e8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007c96:	4b3b      	ldr	r3, [pc, #236]	; (8007d84 <xTaskIncrementTick+0x158>)
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	693a      	ldr	r2, [r7, #16]
 8007c9c:	429a      	cmp	r2, r3
 8007c9e:	d348      	bcc.n	8007d32 <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007ca0:	4b35      	ldr	r3, [pc, #212]	; (8007d78 <xTaskIncrementTick+0x14c>)
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	2b00      	cmp	r3, #0
 8007ca8:	d104      	bne.n	8007cb4 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007caa:	4b36      	ldr	r3, [pc, #216]	; (8007d84 <xTaskIncrementTick+0x158>)
 8007cac:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007cb0:	601a      	str	r2, [r3, #0]
					break;
 8007cb2:	e03e      	b.n	8007d32 <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007cb4:	4b30      	ldr	r3, [pc, #192]	; (8007d78 <xTaskIncrementTick+0x14c>)
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	68db      	ldr	r3, [r3, #12]
 8007cba:	68db      	ldr	r3, [r3, #12]
 8007cbc:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007cbe:	68bb      	ldr	r3, [r7, #8]
 8007cc0:	685b      	ldr	r3, [r3, #4]
 8007cc2:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007cc4:	693a      	ldr	r2, [r7, #16]
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	429a      	cmp	r2, r3
 8007cca:	d203      	bcs.n	8007cd4 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007ccc:	4a2d      	ldr	r2, [pc, #180]	; (8007d84 <xTaskIncrementTick+0x158>)
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8007cd2:	e02e      	b.n	8007d32 <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007cd4:	68bb      	ldr	r3, [r7, #8]
 8007cd6:	3304      	adds	r3, #4
 8007cd8:	4618      	mov	r0, r3
 8007cda:	f7fe ff8c 	bl	8006bf6 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007cde:	68bb      	ldr	r3, [r7, #8]
 8007ce0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	d004      	beq.n	8007cf0 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007ce6:	68bb      	ldr	r3, [r7, #8]
 8007ce8:	3318      	adds	r3, #24
 8007cea:	4618      	mov	r0, r3
 8007cec:	f7fe ff83 	bl	8006bf6 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007cf0:	68bb      	ldr	r3, [r7, #8]
 8007cf2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007cf4:	2201      	movs	r2, #1
 8007cf6:	409a      	lsls	r2, r3
 8007cf8:	4b23      	ldr	r3, [pc, #140]	; (8007d88 <xTaskIncrementTick+0x15c>)
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	4313      	orrs	r3, r2
 8007cfe:	4a22      	ldr	r2, [pc, #136]	; (8007d88 <xTaskIncrementTick+0x15c>)
 8007d00:	6013      	str	r3, [r2, #0]
 8007d02:	68bb      	ldr	r3, [r7, #8]
 8007d04:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007d06:	4613      	mov	r3, r2
 8007d08:	009b      	lsls	r3, r3, #2
 8007d0a:	4413      	add	r3, r2
 8007d0c:	009b      	lsls	r3, r3, #2
 8007d0e:	4a1f      	ldr	r2, [pc, #124]	; (8007d8c <xTaskIncrementTick+0x160>)
 8007d10:	441a      	add	r2, r3
 8007d12:	68bb      	ldr	r3, [r7, #8]
 8007d14:	3304      	adds	r3, #4
 8007d16:	4619      	mov	r1, r3
 8007d18:	4610      	mov	r0, r2
 8007d1a:	f7fe ff0f 	bl	8006b3c <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007d1e:	68bb      	ldr	r3, [r7, #8]
 8007d20:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007d22:	4b1b      	ldr	r3, [pc, #108]	; (8007d90 <xTaskIncrementTick+0x164>)
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d28:	429a      	cmp	r2, r3
 8007d2a:	d3b9      	bcc.n	8007ca0 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8007d2c:	2301      	movs	r3, #1
 8007d2e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007d30:	e7b6      	b.n	8007ca0 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007d32:	4b17      	ldr	r3, [pc, #92]	; (8007d90 <xTaskIncrementTick+0x164>)
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007d38:	4914      	ldr	r1, [pc, #80]	; (8007d8c <xTaskIncrementTick+0x160>)
 8007d3a:	4613      	mov	r3, r2
 8007d3c:	009b      	lsls	r3, r3, #2
 8007d3e:	4413      	add	r3, r2
 8007d40:	009b      	lsls	r3, r3, #2
 8007d42:	440b      	add	r3, r1
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	2b01      	cmp	r3, #1
 8007d48:	d901      	bls.n	8007d4e <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 8007d4a:	2301      	movs	r3, #1
 8007d4c:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8007d4e:	4b11      	ldr	r3, [pc, #68]	; (8007d94 <xTaskIncrementTick+0x168>)
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	2b00      	cmp	r3, #0
 8007d54:	d007      	beq.n	8007d66 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 8007d56:	2301      	movs	r3, #1
 8007d58:	617b      	str	r3, [r7, #20]
 8007d5a:	e004      	b.n	8007d66 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8007d5c:	4b0e      	ldr	r3, [pc, #56]	; (8007d98 <xTaskIncrementTick+0x16c>)
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	3301      	adds	r3, #1
 8007d62:	4a0d      	ldr	r2, [pc, #52]	; (8007d98 <xTaskIncrementTick+0x16c>)
 8007d64:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8007d66:	697b      	ldr	r3, [r7, #20]
}
 8007d68:	4618      	mov	r0, r3
 8007d6a:	3718      	adds	r7, #24
 8007d6c:	46bd      	mov	sp, r7
 8007d6e:	bd80      	pop	{r7, pc}
 8007d70:	2000047c 	.word	0x2000047c
 8007d74:	20000458 	.word	0x20000458
 8007d78:	2000040c 	.word	0x2000040c
 8007d7c:	20000410 	.word	0x20000410
 8007d80:	2000046c 	.word	0x2000046c
 8007d84:	20000474 	.word	0x20000474
 8007d88:	2000045c 	.word	0x2000045c
 8007d8c:	20000358 	.word	0x20000358
 8007d90:	20000354 	.word	0x20000354
 8007d94:	20000468 	.word	0x20000468
 8007d98:	20000464 	.word	0x20000464

08007d9c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007d9c:	b480      	push	{r7}
 8007d9e:	b087      	sub	sp, #28
 8007da0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007da2:	4b29      	ldr	r3, [pc, #164]	; (8007e48 <vTaskSwitchContext+0xac>)
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	d003      	beq.n	8007db2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8007daa:	4b28      	ldr	r3, [pc, #160]	; (8007e4c <vTaskSwitchContext+0xb0>)
 8007dac:	2201      	movs	r2, #1
 8007dae:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007db0:	e044      	b.n	8007e3c <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 8007db2:	4b26      	ldr	r3, [pc, #152]	; (8007e4c <vTaskSwitchContext+0xb0>)
 8007db4:	2200      	movs	r2, #0
 8007db6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007db8:	4b25      	ldr	r3, [pc, #148]	; (8007e50 <vTaskSwitchContext+0xb4>)
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8007dbe:	68fb      	ldr	r3, [r7, #12]
 8007dc0:	fab3 f383 	clz	r3, r3
 8007dc4:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8007dc6:	7afb      	ldrb	r3, [r7, #11]
 8007dc8:	f1c3 031f 	rsb	r3, r3, #31
 8007dcc:	617b      	str	r3, [r7, #20]
 8007dce:	4921      	ldr	r1, [pc, #132]	; (8007e54 <vTaskSwitchContext+0xb8>)
 8007dd0:	697a      	ldr	r2, [r7, #20]
 8007dd2:	4613      	mov	r3, r2
 8007dd4:	009b      	lsls	r3, r3, #2
 8007dd6:	4413      	add	r3, r2
 8007dd8:	009b      	lsls	r3, r3, #2
 8007dda:	440b      	add	r3, r1
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d10a      	bne.n	8007df8 <vTaskSwitchContext+0x5c>
	__asm volatile
 8007de2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007de6:	f383 8811 	msr	BASEPRI, r3
 8007dea:	f3bf 8f6f 	isb	sy
 8007dee:	f3bf 8f4f 	dsb	sy
 8007df2:	607b      	str	r3, [r7, #4]
}
 8007df4:	bf00      	nop
 8007df6:	e7fe      	b.n	8007df6 <vTaskSwitchContext+0x5a>
 8007df8:	697a      	ldr	r2, [r7, #20]
 8007dfa:	4613      	mov	r3, r2
 8007dfc:	009b      	lsls	r3, r3, #2
 8007dfe:	4413      	add	r3, r2
 8007e00:	009b      	lsls	r3, r3, #2
 8007e02:	4a14      	ldr	r2, [pc, #80]	; (8007e54 <vTaskSwitchContext+0xb8>)
 8007e04:	4413      	add	r3, r2
 8007e06:	613b      	str	r3, [r7, #16]
 8007e08:	693b      	ldr	r3, [r7, #16]
 8007e0a:	685b      	ldr	r3, [r3, #4]
 8007e0c:	685a      	ldr	r2, [r3, #4]
 8007e0e:	693b      	ldr	r3, [r7, #16]
 8007e10:	605a      	str	r2, [r3, #4]
 8007e12:	693b      	ldr	r3, [r7, #16]
 8007e14:	685a      	ldr	r2, [r3, #4]
 8007e16:	693b      	ldr	r3, [r7, #16]
 8007e18:	3308      	adds	r3, #8
 8007e1a:	429a      	cmp	r2, r3
 8007e1c:	d104      	bne.n	8007e28 <vTaskSwitchContext+0x8c>
 8007e1e:	693b      	ldr	r3, [r7, #16]
 8007e20:	685b      	ldr	r3, [r3, #4]
 8007e22:	685a      	ldr	r2, [r3, #4]
 8007e24:	693b      	ldr	r3, [r7, #16]
 8007e26:	605a      	str	r2, [r3, #4]
 8007e28:	693b      	ldr	r3, [r7, #16]
 8007e2a:	685b      	ldr	r3, [r3, #4]
 8007e2c:	68db      	ldr	r3, [r3, #12]
 8007e2e:	4a0a      	ldr	r2, [pc, #40]	; (8007e58 <vTaskSwitchContext+0xbc>)
 8007e30:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007e32:	4b09      	ldr	r3, [pc, #36]	; (8007e58 <vTaskSwitchContext+0xbc>)
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	334c      	adds	r3, #76	; 0x4c
 8007e38:	4a08      	ldr	r2, [pc, #32]	; (8007e5c <vTaskSwitchContext+0xc0>)
 8007e3a:	6013      	str	r3, [r2, #0]
}
 8007e3c:	bf00      	nop
 8007e3e:	371c      	adds	r7, #28
 8007e40:	46bd      	mov	sp, r7
 8007e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e46:	4770      	bx	lr
 8007e48:	2000047c 	.word	0x2000047c
 8007e4c:	20000468 	.word	0x20000468
 8007e50:	2000045c 	.word	0x2000045c
 8007e54:	20000358 	.word	0x20000358
 8007e58:	20000354 	.word	0x20000354
 8007e5c:	20000010 	.word	0x20000010

08007e60 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8007e60:	b580      	push	{r7, lr}
 8007e62:	b084      	sub	sp, #16
 8007e64:	af00      	add	r7, sp, #0
 8007e66:	6078      	str	r0, [r7, #4]
 8007e68:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	2b00      	cmp	r3, #0
 8007e6e:	d10a      	bne.n	8007e86 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8007e70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e74:	f383 8811 	msr	BASEPRI, r3
 8007e78:	f3bf 8f6f 	isb	sy
 8007e7c:	f3bf 8f4f 	dsb	sy
 8007e80:	60fb      	str	r3, [r7, #12]
}
 8007e82:	bf00      	nop
 8007e84:	e7fe      	b.n	8007e84 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007e86:	4b07      	ldr	r3, [pc, #28]	; (8007ea4 <vTaskPlaceOnEventList+0x44>)
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	3318      	adds	r3, #24
 8007e8c:	4619      	mov	r1, r3
 8007e8e:	6878      	ldr	r0, [r7, #4]
 8007e90:	f7fe fe78 	bl	8006b84 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007e94:	2101      	movs	r1, #1
 8007e96:	6838      	ldr	r0, [r7, #0]
 8007e98:	f000 fa6a 	bl	8008370 <prvAddCurrentTaskToDelayedList>
}
 8007e9c:	bf00      	nop
 8007e9e:	3710      	adds	r7, #16
 8007ea0:	46bd      	mov	sp, r7
 8007ea2:	bd80      	pop	{r7, pc}
 8007ea4:	20000354 	.word	0x20000354

08007ea8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8007ea8:	b580      	push	{r7, lr}
 8007eaa:	b086      	sub	sp, #24
 8007eac:	af00      	add	r7, sp, #0
 8007eae:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	68db      	ldr	r3, [r3, #12]
 8007eb4:	68db      	ldr	r3, [r3, #12]
 8007eb6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8007eb8:	693b      	ldr	r3, [r7, #16]
 8007eba:	2b00      	cmp	r3, #0
 8007ebc:	d10a      	bne.n	8007ed4 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8007ebe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ec2:	f383 8811 	msr	BASEPRI, r3
 8007ec6:	f3bf 8f6f 	isb	sy
 8007eca:	f3bf 8f4f 	dsb	sy
 8007ece:	60fb      	str	r3, [r7, #12]
}
 8007ed0:	bf00      	nop
 8007ed2:	e7fe      	b.n	8007ed2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8007ed4:	693b      	ldr	r3, [r7, #16]
 8007ed6:	3318      	adds	r3, #24
 8007ed8:	4618      	mov	r0, r3
 8007eda:	f7fe fe8c 	bl	8006bf6 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007ede:	4b1d      	ldr	r3, [pc, #116]	; (8007f54 <xTaskRemoveFromEventList+0xac>)
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	2b00      	cmp	r3, #0
 8007ee4:	d11c      	bne.n	8007f20 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8007ee6:	693b      	ldr	r3, [r7, #16]
 8007ee8:	3304      	adds	r3, #4
 8007eea:	4618      	mov	r0, r3
 8007eec:	f7fe fe83 	bl	8006bf6 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8007ef0:	693b      	ldr	r3, [r7, #16]
 8007ef2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ef4:	2201      	movs	r2, #1
 8007ef6:	409a      	lsls	r2, r3
 8007ef8:	4b17      	ldr	r3, [pc, #92]	; (8007f58 <xTaskRemoveFromEventList+0xb0>)
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	4313      	orrs	r3, r2
 8007efe:	4a16      	ldr	r2, [pc, #88]	; (8007f58 <xTaskRemoveFromEventList+0xb0>)
 8007f00:	6013      	str	r3, [r2, #0]
 8007f02:	693b      	ldr	r3, [r7, #16]
 8007f04:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007f06:	4613      	mov	r3, r2
 8007f08:	009b      	lsls	r3, r3, #2
 8007f0a:	4413      	add	r3, r2
 8007f0c:	009b      	lsls	r3, r3, #2
 8007f0e:	4a13      	ldr	r2, [pc, #76]	; (8007f5c <xTaskRemoveFromEventList+0xb4>)
 8007f10:	441a      	add	r2, r3
 8007f12:	693b      	ldr	r3, [r7, #16]
 8007f14:	3304      	adds	r3, #4
 8007f16:	4619      	mov	r1, r3
 8007f18:	4610      	mov	r0, r2
 8007f1a:	f7fe fe0f 	bl	8006b3c <vListInsertEnd>
 8007f1e:	e005      	b.n	8007f2c <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8007f20:	693b      	ldr	r3, [r7, #16]
 8007f22:	3318      	adds	r3, #24
 8007f24:	4619      	mov	r1, r3
 8007f26:	480e      	ldr	r0, [pc, #56]	; (8007f60 <xTaskRemoveFromEventList+0xb8>)
 8007f28:	f7fe fe08 	bl	8006b3c <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007f2c:	693b      	ldr	r3, [r7, #16]
 8007f2e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007f30:	4b0c      	ldr	r3, [pc, #48]	; (8007f64 <xTaskRemoveFromEventList+0xbc>)
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f36:	429a      	cmp	r2, r3
 8007f38:	d905      	bls.n	8007f46 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8007f3a:	2301      	movs	r3, #1
 8007f3c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8007f3e:	4b0a      	ldr	r3, [pc, #40]	; (8007f68 <xTaskRemoveFromEventList+0xc0>)
 8007f40:	2201      	movs	r2, #1
 8007f42:	601a      	str	r2, [r3, #0]
 8007f44:	e001      	b.n	8007f4a <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 8007f46:	2300      	movs	r3, #0
 8007f48:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8007f4a:	697b      	ldr	r3, [r7, #20]
}
 8007f4c:	4618      	mov	r0, r3
 8007f4e:	3718      	adds	r7, #24
 8007f50:	46bd      	mov	sp, r7
 8007f52:	bd80      	pop	{r7, pc}
 8007f54:	2000047c 	.word	0x2000047c
 8007f58:	2000045c 	.word	0x2000045c
 8007f5c:	20000358 	.word	0x20000358
 8007f60:	20000414 	.word	0x20000414
 8007f64:	20000354 	.word	0x20000354
 8007f68:	20000468 	.word	0x20000468

08007f6c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007f6c:	b480      	push	{r7}
 8007f6e:	b083      	sub	sp, #12
 8007f70:	af00      	add	r7, sp, #0
 8007f72:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007f74:	4b06      	ldr	r3, [pc, #24]	; (8007f90 <vTaskInternalSetTimeOutState+0x24>)
 8007f76:	681a      	ldr	r2, [r3, #0]
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007f7c:	4b05      	ldr	r3, [pc, #20]	; (8007f94 <vTaskInternalSetTimeOutState+0x28>)
 8007f7e:	681a      	ldr	r2, [r3, #0]
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	605a      	str	r2, [r3, #4]
}
 8007f84:	bf00      	nop
 8007f86:	370c      	adds	r7, #12
 8007f88:	46bd      	mov	sp, r7
 8007f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f8e:	4770      	bx	lr
 8007f90:	2000046c 	.word	0x2000046c
 8007f94:	20000458 	.word	0x20000458

08007f98 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8007f98:	b580      	push	{r7, lr}
 8007f9a:	b088      	sub	sp, #32
 8007f9c:	af00      	add	r7, sp, #0
 8007f9e:	6078      	str	r0, [r7, #4]
 8007fa0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	2b00      	cmp	r3, #0
 8007fa6:	d10a      	bne.n	8007fbe <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8007fa8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007fac:	f383 8811 	msr	BASEPRI, r3
 8007fb0:	f3bf 8f6f 	isb	sy
 8007fb4:	f3bf 8f4f 	dsb	sy
 8007fb8:	613b      	str	r3, [r7, #16]
}
 8007fba:	bf00      	nop
 8007fbc:	e7fe      	b.n	8007fbc <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8007fbe:	683b      	ldr	r3, [r7, #0]
 8007fc0:	2b00      	cmp	r3, #0
 8007fc2:	d10a      	bne.n	8007fda <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8007fc4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007fc8:	f383 8811 	msr	BASEPRI, r3
 8007fcc:	f3bf 8f6f 	isb	sy
 8007fd0:	f3bf 8f4f 	dsb	sy
 8007fd4:	60fb      	str	r3, [r7, #12]
}
 8007fd6:	bf00      	nop
 8007fd8:	e7fe      	b.n	8007fd8 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8007fda:	f000 fb5b 	bl	8008694 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8007fde:	4b1d      	ldr	r3, [pc, #116]	; (8008054 <xTaskCheckForTimeOut+0xbc>)
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	685b      	ldr	r3, [r3, #4]
 8007fe8:	69ba      	ldr	r2, [r7, #24]
 8007fea:	1ad3      	subs	r3, r2, r3
 8007fec:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8007fee:	683b      	ldr	r3, [r7, #0]
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007ff6:	d102      	bne.n	8007ffe <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8007ff8:	2300      	movs	r3, #0
 8007ffa:	61fb      	str	r3, [r7, #28]
 8007ffc:	e023      	b.n	8008046 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	681a      	ldr	r2, [r3, #0]
 8008002:	4b15      	ldr	r3, [pc, #84]	; (8008058 <xTaskCheckForTimeOut+0xc0>)
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	429a      	cmp	r2, r3
 8008008:	d007      	beq.n	800801a <xTaskCheckForTimeOut+0x82>
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	685b      	ldr	r3, [r3, #4]
 800800e:	69ba      	ldr	r2, [r7, #24]
 8008010:	429a      	cmp	r2, r3
 8008012:	d302      	bcc.n	800801a <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8008014:	2301      	movs	r3, #1
 8008016:	61fb      	str	r3, [r7, #28]
 8008018:	e015      	b.n	8008046 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800801a:	683b      	ldr	r3, [r7, #0]
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	697a      	ldr	r2, [r7, #20]
 8008020:	429a      	cmp	r2, r3
 8008022:	d20b      	bcs.n	800803c <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8008024:	683b      	ldr	r3, [r7, #0]
 8008026:	681a      	ldr	r2, [r3, #0]
 8008028:	697b      	ldr	r3, [r7, #20]
 800802a:	1ad2      	subs	r2, r2, r3
 800802c:	683b      	ldr	r3, [r7, #0]
 800802e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8008030:	6878      	ldr	r0, [r7, #4]
 8008032:	f7ff ff9b 	bl	8007f6c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8008036:	2300      	movs	r3, #0
 8008038:	61fb      	str	r3, [r7, #28]
 800803a:	e004      	b.n	8008046 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800803c:	683b      	ldr	r3, [r7, #0]
 800803e:	2200      	movs	r2, #0
 8008040:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8008042:	2301      	movs	r3, #1
 8008044:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8008046:	f000 fb55 	bl	80086f4 <vPortExitCritical>

	return xReturn;
 800804a:	69fb      	ldr	r3, [r7, #28]
}
 800804c:	4618      	mov	r0, r3
 800804e:	3720      	adds	r7, #32
 8008050:	46bd      	mov	sp, r7
 8008052:	bd80      	pop	{r7, pc}
 8008054:	20000458 	.word	0x20000458
 8008058:	2000046c 	.word	0x2000046c

0800805c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800805c:	b480      	push	{r7}
 800805e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8008060:	4b03      	ldr	r3, [pc, #12]	; (8008070 <vTaskMissedYield+0x14>)
 8008062:	2201      	movs	r2, #1
 8008064:	601a      	str	r2, [r3, #0]
}
 8008066:	bf00      	nop
 8008068:	46bd      	mov	sp, r7
 800806a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800806e:	4770      	bx	lr
 8008070:	20000468 	.word	0x20000468

08008074 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008074:	b580      	push	{r7, lr}
 8008076:	b082      	sub	sp, #8
 8008078:	af00      	add	r7, sp, #0
 800807a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800807c:	f000 f852 	bl	8008124 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8008080:	4b06      	ldr	r3, [pc, #24]	; (800809c <prvIdleTask+0x28>)
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	2b01      	cmp	r3, #1
 8008086:	d9f9      	bls.n	800807c <prvIdleTask+0x8>
			{
				taskYIELD();
 8008088:	4b05      	ldr	r3, [pc, #20]	; (80080a0 <prvIdleTask+0x2c>)
 800808a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800808e:	601a      	str	r2, [r3, #0]
 8008090:	f3bf 8f4f 	dsb	sy
 8008094:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8008098:	e7f0      	b.n	800807c <prvIdleTask+0x8>
 800809a:	bf00      	nop
 800809c:	20000358 	.word	0x20000358
 80080a0:	e000ed04 	.word	0xe000ed04

080080a4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80080a4:	b580      	push	{r7, lr}
 80080a6:	b082      	sub	sp, #8
 80080a8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80080aa:	2300      	movs	r3, #0
 80080ac:	607b      	str	r3, [r7, #4]
 80080ae:	e00c      	b.n	80080ca <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80080b0:	687a      	ldr	r2, [r7, #4]
 80080b2:	4613      	mov	r3, r2
 80080b4:	009b      	lsls	r3, r3, #2
 80080b6:	4413      	add	r3, r2
 80080b8:	009b      	lsls	r3, r3, #2
 80080ba:	4a12      	ldr	r2, [pc, #72]	; (8008104 <prvInitialiseTaskLists+0x60>)
 80080bc:	4413      	add	r3, r2
 80080be:	4618      	mov	r0, r3
 80080c0:	f7fe fd0f 	bl	8006ae2 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	3301      	adds	r3, #1
 80080c8:	607b      	str	r3, [r7, #4]
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	2b06      	cmp	r3, #6
 80080ce:	d9ef      	bls.n	80080b0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80080d0:	480d      	ldr	r0, [pc, #52]	; (8008108 <prvInitialiseTaskLists+0x64>)
 80080d2:	f7fe fd06 	bl	8006ae2 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80080d6:	480d      	ldr	r0, [pc, #52]	; (800810c <prvInitialiseTaskLists+0x68>)
 80080d8:	f7fe fd03 	bl	8006ae2 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80080dc:	480c      	ldr	r0, [pc, #48]	; (8008110 <prvInitialiseTaskLists+0x6c>)
 80080de:	f7fe fd00 	bl	8006ae2 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80080e2:	480c      	ldr	r0, [pc, #48]	; (8008114 <prvInitialiseTaskLists+0x70>)
 80080e4:	f7fe fcfd 	bl	8006ae2 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80080e8:	480b      	ldr	r0, [pc, #44]	; (8008118 <prvInitialiseTaskLists+0x74>)
 80080ea:	f7fe fcfa 	bl	8006ae2 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80080ee:	4b0b      	ldr	r3, [pc, #44]	; (800811c <prvInitialiseTaskLists+0x78>)
 80080f0:	4a05      	ldr	r2, [pc, #20]	; (8008108 <prvInitialiseTaskLists+0x64>)
 80080f2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80080f4:	4b0a      	ldr	r3, [pc, #40]	; (8008120 <prvInitialiseTaskLists+0x7c>)
 80080f6:	4a05      	ldr	r2, [pc, #20]	; (800810c <prvInitialiseTaskLists+0x68>)
 80080f8:	601a      	str	r2, [r3, #0]
}
 80080fa:	bf00      	nop
 80080fc:	3708      	adds	r7, #8
 80080fe:	46bd      	mov	sp, r7
 8008100:	bd80      	pop	{r7, pc}
 8008102:	bf00      	nop
 8008104:	20000358 	.word	0x20000358
 8008108:	200003e4 	.word	0x200003e4
 800810c:	200003f8 	.word	0x200003f8
 8008110:	20000414 	.word	0x20000414
 8008114:	20000428 	.word	0x20000428
 8008118:	20000440 	.word	0x20000440
 800811c:	2000040c 	.word	0x2000040c
 8008120:	20000410 	.word	0x20000410

08008124 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8008124:	b580      	push	{r7, lr}
 8008126:	b082      	sub	sp, #8
 8008128:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800812a:	e019      	b.n	8008160 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800812c:	f000 fab2 	bl	8008694 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008130:	4b10      	ldr	r3, [pc, #64]	; (8008174 <prvCheckTasksWaitingTermination+0x50>)
 8008132:	68db      	ldr	r3, [r3, #12]
 8008134:	68db      	ldr	r3, [r3, #12]
 8008136:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	3304      	adds	r3, #4
 800813c:	4618      	mov	r0, r3
 800813e:	f7fe fd5a 	bl	8006bf6 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8008142:	4b0d      	ldr	r3, [pc, #52]	; (8008178 <prvCheckTasksWaitingTermination+0x54>)
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	3b01      	subs	r3, #1
 8008148:	4a0b      	ldr	r2, [pc, #44]	; (8008178 <prvCheckTasksWaitingTermination+0x54>)
 800814a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800814c:	4b0b      	ldr	r3, [pc, #44]	; (800817c <prvCheckTasksWaitingTermination+0x58>)
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	3b01      	subs	r3, #1
 8008152:	4a0a      	ldr	r2, [pc, #40]	; (800817c <prvCheckTasksWaitingTermination+0x58>)
 8008154:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8008156:	f000 facd 	bl	80086f4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800815a:	6878      	ldr	r0, [r7, #4]
 800815c:	f000 f810 	bl	8008180 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008160:	4b06      	ldr	r3, [pc, #24]	; (800817c <prvCheckTasksWaitingTermination+0x58>)
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	2b00      	cmp	r3, #0
 8008166:	d1e1      	bne.n	800812c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8008168:	bf00      	nop
 800816a:	bf00      	nop
 800816c:	3708      	adds	r7, #8
 800816e:	46bd      	mov	sp, r7
 8008170:	bd80      	pop	{r7, pc}
 8008172:	bf00      	nop
 8008174:	20000428 	.word	0x20000428
 8008178:	20000454 	.word	0x20000454
 800817c:	2000043c 	.word	0x2000043c

08008180 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8008180:	b580      	push	{r7, lr}
 8008182:	b084      	sub	sp, #16
 8008184:	af00      	add	r7, sp, #0
 8008186:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	334c      	adds	r3, #76	; 0x4c
 800818c:	4618      	mov	r0, r3
 800818e:	f000 fe37 	bl	8008e00 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8008198:	2b00      	cmp	r3, #0
 800819a:	d108      	bne.n	80081ae <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80081a0:	4618      	mov	r0, r3
 80081a2:	f000 fc65 	bl	8008a70 <vPortFree>
				vPortFree( pxTCB );
 80081a6:	6878      	ldr	r0, [r7, #4]
 80081a8:	f000 fc62 	bl	8008a70 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80081ac:	e018      	b.n	80081e0 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 80081b4:	2b01      	cmp	r3, #1
 80081b6:	d103      	bne.n	80081c0 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80081b8:	6878      	ldr	r0, [r7, #4]
 80081ba:	f000 fc59 	bl	8008a70 <vPortFree>
	}
 80081be:	e00f      	b.n	80081e0 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 80081c6:	2b02      	cmp	r3, #2
 80081c8:	d00a      	beq.n	80081e0 <prvDeleteTCB+0x60>
	__asm volatile
 80081ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80081ce:	f383 8811 	msr	BASEPRI, r3
 80081d2:	f3bf 8f6f 	isb	sy
 80081d6:	f3bf 8f4f 	dsb	sy
 80081da:	60fb      	str	r3, [r7, #12]
}
 80081dc:	bf00      	nop
 80081de:	e7fe      	b.n	80081de <prvDeleteTCB+0x5e>
	}
 80081e0:	bf00      	nop
 80081e2:	3710      	adds	r7, #16
 80081e4:	46bd      	mov	sp, r7
 80081e6:	bd80      	pop	{r7, pc}

080081e8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80081e8:	b480      	push	{r7}
 80081ea:	b083      	sub	sp, #12
 80081ec:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80081ee:	4b0c      	ldr	r3, [pc, #48]	; (8008220 <prvResetNextTaskUnblockTime+0x38>)
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	2b00      	cmp	r3, #0
 80081f6:	d104      	bne.n	8008202 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80081f8:	4b0a      	ldr	r3, [pc, #40]	; (8008224 <prvResetNextTaskUnblockTime+0x3c>)
 80081fa:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80081fe:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8008200:	e008      	b.n	8008214 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008202:	4b07      	ldr	r3, [pc, #28]	; (8008220 <prvResetNextTaskUnblockTime+0x38>)
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	68db      	ldr	r3, [r3, #12]
 8008208:	68db      	ldr	r3, [r3, #12]
 800820a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	685b      	ldr	r3, [r3, #4]
 8008210:	4a04      	ldr	r2, [pc, #16]	; (8008224 <prvResetNextTaskUnblockTime+0x3c>)
 8008212:	6013      	str	r3, [r2, #0]
}
 8008214:	bf00      	nop
 8008216:	370c      	adds	r7, #12
 8008218:	46bd      	mov	sp, r7
 800821a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800821e:	4770      	bx	lr
 8008220:	2000040c 	.word	0x2000040c
 8008224:	20000474 	.word	0x20000474

08008228 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8008228:	b480      	push	{r7}
 800822a:	b083      	sub	sp, #12
 800822c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800822e:	4b0b      	ldr	r3, [pc, #44]	; (800825c <xTaskGetSchedulerState+0x34>)
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	2b00      	cmp	r3, #0
 8008234:	d102      	bne.n	800823c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8008236:	2301      	movs	r3, #1
 8008238:	607b      	str	r3, [r7, #4]
 800823a:	e008      	b.n	800824e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800823c:	4b08      	ldr	r3, [pc, #32]	; (8008260 <xTaskGetSchedulerState+0x38>)
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	2b00      	cmp	r3, #0
 8008242:	d102      	bne.n	800824a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8008244:	2302      	movs	r3, #2
 8008246:	607b      	str	r3, [r7, #4]
 8008248:	e001      	b.n	800824e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800824a:	2300      	movs	r3, #0
 800824c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800824e:	687b      	ldr	r3, [r7, #4]
	}
 8008250:	4618      	mov	r0, r3
 8008252:	370c      	adds	r7, #12
 8008254:	46bd      	mov	sp, r7
 8008256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800825a:	4770      	bx	lr
 800825c:	20000460 	.word	0x20000460
 8008260:	2000047c 	.word	0x2000047c

08008264 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8008264:	b580      	push	{r7, lr}
 8008266:	b086      	sub	sp, #24
 8008268:	af00      	add	r7, sp, #0
 800826a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8008270:	2300      	movs	r3, #0
 8008272:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	2b00      	cmp	r3, #0
 8008278:	d06e      	beq.n	8008358 <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800827a:	4b3a      	ldr	r3, [pc, #232]	; (8008364 <xTaskPriorityDisinherit+0x100>)
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	693a      	ldr	r2, [r7, #16]
 8008280:	429a      	cmp	r2, r3
 8008282:	d00a      	beq.n	800829a <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8008284:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008288:	f383 8811 	msr	BASEPRI, r3
 800828c:	f3bf 8f6f 	isb	sy
 8008290:	f3bf 8f4f 	dsb	sy
 8008294:	60fb      	str	r3, [r7, #12]
}
 8008296:	bf00      	nop
 8008298:	e7fe      	b.n	8008298 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800829a:	693b      	ldr	r3, [r7, #16]
 800829c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800829e:	2b00      	cmp	r3, #0
 80082a0:	d10a      	bne.n	80082b8 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 80082a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082a6:	f383 8811 	msr	BASEPRI, r3
 80082aa:	f3bf 8f6f 	isb	sy
 80082ae:	f3bf 8f4f 	dsb	sy
 80082b2:	60bb      	str	r3, [r7, #8]
}
 80082b4:	bf00      	nop
 80082b6:	e7fe      	b.n	80082b6 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 80082b8:	693b      	ldr	r3, [r7, #16]
 80082ba:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80082bc:	1e5a      	subs	r2, r3, #1
 80082be:	693b      	ldr	r3, [r7, #16]
 80082c0:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80082c2:	693b      	ldr	r3, [r7, #16]
 80082c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80082c6:	693b      	ldr	r3, [r7, #16]
 80082c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80082ca:	429a      	cmp	r2, r3
 80082cc:	d044      	beq.n	8008358 <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80082ce:	693b      	ldr	r3, [r7, #16]
 80082d0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	d140      	bne.n	8008358 <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80082d6:	693b      	ldr	r3, [r7, #16]
 80082d8:	3304      	adds	r3, #4
 80082da:	4618      	mov	r0, r3
 80082dc:	f7fe fc8b 	bl	8006bf6 <uxListRemove>
 80082e0:	4603      	mov	r3, r0
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	d115      	bne.n	8008312 <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80082e6:	693b      	ldr	r3, [r7, #16]
 80082e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80082ea:	491f      	ldr	r1, [pc, #124]	; (8008368 <xTaskPriorityDisinherit+0x104>)
 80082ec:	4613      	mov	r3, r2
 80082ee:	009b      	lsls	r3, r3, #2
 80082f0:	4413      	add	r3, r2
 80082f2:	009b      	lsls	r3, r3, #2
 80082f4:	440b      	add	r3, r1
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	2b00      	cmp	r3, #0
 80082fa:	d10a      	bne.n	8008312 <xTaskPriorityDisinherit+0xae>
 80082fc:	693b      	ldr	r3, [r7, #16]
 80082fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008300:	2201      	movs	r2, #1
 8008302:	fa02 f303 	lsl.w	r3, r2, r3
 8008306:	43da      	mvns	r2, r3
 8008308:	4b18      	ldr	r3, [pc, #96]	; (800836c <xTaskPriorityDisinherit+0x108>)
 800830a:	681b      	ldr	r3, [r3, #0]
 800830c:	4013      	ands	r3, r2
 800830e:	4a17      	ldr	r2, [pc, #92]	; (800836c <xTaskPriorityDisinherit+0x108>)
 8008310:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8008312:	693b      	ldr	r3, [r7, #16]
 8008314:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008316:	693b      	ldr	r3, [r7, #16]
 8008318:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800831a:	693b      	ldr	r3, [r7, #16]
 800831c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800831e:	f1c3 0207 	rsb	r2, r3, #7
 8008322:	693b      	ldr	r3, [r7, #16]
 8008324:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8008326:	693b      	ldr	r3, [r7, #16]
 8008328:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800832a:	2201      	movs	r2, #1
 800832c:	409a      	lsls	r2, r3
 800832e:	4b0f      	ldr	r3, [pc, #60]	; (800836c <xTaskPriorityDisinherit+0x108>)
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	4313      	orrs	r3, r2
 8008334:	4a0d      	ldr	r2, [pc, #52]	; (800836c <xTaskPriorityDisinherit+0x108>)
 8008336:	6013      	str	r3, [r2, #0]
 8008338:	693b      	ldr	r3, [r7, #16]
 800833a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800833c:	4613      	mov	r3, r2
 800833e:	009b      	lsls	r3, r3, #2
 8008340:	4413      	add	r3, r2
 8008342:	009b      	lsls	r3, r3, #2
 8008344:	4a08      	ldr	r2, [pc, #32]	; (8008368 <xTaskPriorityDisinherit+0x104>)
 8008346:	441a      	add	r2, r3
 8008348:	693b      	ldr	r3, [r7, #16]
 800834a:	3304      	adds	r3, #4
 800834c:	4619      	mov	r1, r3
 800834e:	4610      	mov	r0, r2
 8008350:	f7fe fbf4 	bl	8006b3c <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8008354:	2301      	movs	r3, #1
 8008356:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008358:	697b      	ldr	r3, [r7, #20]
	}
 800835a:	4618      	mov	r0, r3
 800835c:	3718      	adds	r7, #24
 800835e:	46bd      	mov	sp, r7
 8008360:	bd80      	pop	{r7, pc}
 8008362:	bf00      	nop
 8008364:	20000354 	.word	0x20000354
 8008368:	20000358 	.word	0x20000358
 800836c:	2000045c 	.word	0x2000045c

08008370 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8008370:	b580      	push	{r7, lr}
 8008372:	b084      	sub	sp, #16
 8008374:	af00      	add	r7, sp, #0
 8008376:	6078      	str	r0, [r7, #4]
 8008378:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800837a:	4b29      	ldr	r3, [pc, #164]	; (8008420 <prvAddCurrentTaskToDelayedList+0xb0>)
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008380:	4b28      	ldr	r3, [pc, #160]	; (8008424 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	3304      	adds	r3, #4
 8008386:	4618      	mov	r0, r3
 8008388:	f7fe fc35 	bl	8006bf6 <uxListRemove>
 800838c:	4603      	mov	r3, r0
 800838e:	2b00      	cmp	r3, #0
 8008390:	d10b      	bne.n	80083aa <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8008392:	4b24      	ldr	r3, [pc, #144]	; (8008424 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008398:	2201      	movs	r2, #1
 800839a:	fa02 f303 	lsl.w	r3, r2, r3
 800839e:	43da      	mvns	r2, r3
 80083a0:	4b21      	ldr	r3, [pc, #132]	; (8008428 <prvAddCurrentTaskToDelayedList+0xb8>)
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	4013      	ands	r3, r2
 80083a6:	4a20      	ldr	r2, [pc, #128]	; (8008428 <prvAddCurrentTaskToDelayedList+0xb8>)
 80083a8:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80083b0:	d10a      	bne.n	80083c8 <prvAddCurrentTaskToDelayedList+0x58>
 80083b2:	683b      	ldr	r3, [r7, #0]
 80083b4:	2b00      	cmp	r3, #0
 80083b6:	d007      	beq.n	80083c8 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80083b8:	4b1a      	ldr	r3, [pc, #104]	; (8008424 <prvAddCurrentTaskToDelayedList+0xb4>)
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	3304      	adds	r3, #4
 80083be:	4619      	mov	r1, r3
 80083c0:	481a      	ldr	r0, [pc, #104]	; (800842c <prvAddCurrentTaskToDelayedList+0xbc>)
 80083c2:	f7fe fbbb 	bl	8006b3c <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80083c6:	e026      	b.n	8008416 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80083c8:	68fa      	ldr	r2, [r7, #12]
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	4413      	add	r3, r2
 80083ce:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80083d0:	4b14      	ldr	r3, [pc, #80]	; (8008424 <prvAddCurrentTaskToDelayedList+0xb4>)
 80083d2:	681b      	ldr	r3, [r3, #0]
 80083d4:	68ba      	ldr	r2, [r7, #8]
 80083d6:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80083d8:	68ba      	ldr	r2, [r7, #8]
 80083da:	68fb      	ldr	r3, [r7, #12]
 80083dc:	429a      	cmp	r2, r3
 80083de:	d209      	bcs.n	80083f4 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80083e0:	4b13      	ldr	r3, [pc, #76]	; (8008430 <prvAddCurrentTaskToDelayedList+0xc0>)
 80083e2:	681a      	ldr	r2, [r3, #0]
 80083e4:	4b0f      	ldr	r3, [pc, #60]	; (8008424 <prvAddCurrentTaskToDelayedList+0xb4>)
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	3304      	adds	r3, #4
 80083ea:	4619      	mov	r1, r3
 80083ec:	4610      	mov	r0, r2
 80083ee:	f7fe fbc9 	bl	8006b84 <vListInsert>
}
 80083f2:	e010      	b.n	8008416 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80083f4:	4b0f      	ldr	r3, [pc, #60]	; (8008434 <prvAddCurrentTaskToDelayedList+0xc4>)
 80083f6:	681a      	ldr	r2, [r3, #0]
 80083f8:	4b0a      	ldr	r3, [pc, #40]	; (8008424 <prvAddCurrentTaskToDelayedList+0xb4>)
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	3304      	adds	r3, #4
 80083fe:	4619      	mov	r1, r3
 8008400:	4610      	mov	r0, r2
 8008402:	f7fe fbbf 	bl	8006b84 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008406:	4b0c      	ldr	r3, [pc, #48]	; (8008438 <prvAddCurrentTaskToDelayedList+0xc8>)
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	68ba      	ldr	r2, [r7, #8]
 800840c:	429a      	cmp	r2, r3
 800840e:	d202      	bcs.n	8008416 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8008410:	4a09      	ldr	r2, [pc, #36]	; (8008438 <prvAddCurrentTaskToDelayedList+0xc8>)
 8008412:	68bb      	ldr	r3, [r7, #8]
 8008414:	6013      	str	r3, [r2, #0]
}
 8008416:	bf00      	nop
 8008418:	3710      	adds	r7, #16
 800841a:	46bd      	mov	sp, r7
 800841c:	bd80      	pop	{r7, pc}
 800841e:	bf00      	nop
 8008420:	20000458 	.word	0x20000458
 8008424:	20000354 	.word	0x20000354
 8008428:	2000045c 	.word	0x2000045c
 800842c:	20000440 	.word	0x20000440
 8008430:	20000410 	.word	0x20000410
 8008434:	2000040c 	.word	0x2000040c
 8008438:	20000474 	.word	0x20000474

0800843c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800843c:	b480      	push	{r7}
 800843e:	b085      	sub	sp, #20
 8008440:	af00      	add	r7, sp, #0
 8008442:	60f8      	str	r0, [r7, #12]
 8008444:	60b9      	str	r1, [r7, #8]
 8008446:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8008448:	68fb      	ldr	r3, [r7, #12]
 800844a:	3b04      	subs	r3, #4
 800844c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800844e:	68fb      	ldr	r3, [r7, #12]
 8008450:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8008454:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008456:	68fb      	ldr	r3, [r7, #12]
 8008458:	3b04      	subs	r3, #4
 800845a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800845c:	68bb      	ldr	r3, [r7, #8]
 800845e:	f023 0201 	bic.w	r2, r3, #1
 8008462:	68fb      	ldr	r3, [r7, #12]
 8008464:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	3b04      	subs	r3, #4
 800846a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800846c:	4a0c      	ldr	r2, [pc, #48]	; (80084a0 <pxPortInitialiseStack+0x64>)
 800846e:	68fb      	ldr	r3, [r7, #12]
 8008470:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	3b14      	subs	r3, #20
 8008476:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008478:	687a      	ldr	r2, [r7, #4]
 800847a:	68fb      	ldr	r3, [r7, #12]
 800847c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	3b04      	subs	r3, #4
 8008482:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8008484:	68fb      	ldr	r3, [r7, #12]
 8008486:	f06f 0202 	mvn.w	r2, #2
 800848a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800848c:	68fb      	ldr	r3, [r7, #12]
 800848e:	3b20      	subs	r3, #32
 8008490:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8008492:	68fb      	ldr	r3, [r7, #12]
}
 8008494:	4618      	mov	r0, r3
 8008496:	3714      	adds	r7, #20
 8008498:	46bd      	mov	sp, r7
 800849a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800849e:	4770      	bx	lr
 80084a0:	080084a5 	.word	0x080084a5

080084a4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80084a4:	b480      	push	{r7}
 80084a6:	b085      	sub	sp, #20
 80084a8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80084aa:	2300      	movs	r3, #0
 80084ac:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80084ae:	4b12      	ldr	r3, [pc, #72]	; (80084f8 <prvTaskExitError+0x54>)
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80084b6:	d00a      	beq.n	80084ce <prvTaskExitError+0x2a>
	__asm volatile
 80084b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084bc:	f383 8811 	msr	BASEPRI, r3
 80084c0:	f3bf 8f6f 	isb	sy
 80084c4:	f3bf 8f4f 	dsb	sy
 80084c8:	60fb      	str	r3, [r7, #12]
}
 80084ca:	bf00      	nop
 80084cc:	e7fe      	b.n	80084cc <prvTaskExitError+0x28>
	__asm volatile
 80084ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084d2:	f383 8811 	msr	BASEPRI, r3
 80084d6:	f3bf 8f6f 	isb	sy
 80084da:	f3bf 8f4f 	dsb	sy
 80084de:	60bb      	str	r3, [r7, #8]
}
 80084e0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80084e2:	bf00      	nop
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	2b00      	cmp	r3, #0
 80084e8:	d0fc      	beq.n	80084e4 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80084ea:	bf00      	nop
 80084ec:	bf00      	nop
 80084ee:	3714      	adds	r7, #20
 80084f0:	46bd      	mov	sp, r7
 80084f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084f6:	4770      	bx	lr
 80084f8:	2000000c 	.word	0x2000000c
 80084fc:	00000000 	.word	0x00000000

08008500 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008500:	4b07      	ldr	r3, [pc, #28]	; (8008520 <pxCurrentTCBConst2>)
 8008502:	6819      	ldr	r1, [r3, #0]
 8008504:	6808      	ldr	r0, [r1, #0]
 8008506:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800850a:	f380 8809 	msr	PSP, r0
 800850e:	f3bf 8f6f 	isb	sy
 8008512:	f04f 0000 	mov.w	r0, #0
 8008516:	f380 8811 	msr	BASEPRI, r0
 800851a:	4770      	bx	lr
 800851c:	f3af 8000 	nop.w

08008520 <pxCurrentTCBConst2>:
 8008520:	20000354 	.word	0x20000354
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008524:	bf00      	nop
 8008526:	bf00      	nop

08008528 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008528:	4808      	ldr	r0, [pc, #32]	; (800854c <prvPortStartFirstTask+0x24>)
 800852a:	6800      	ldr	r0, [r0, #0]
 800852c:	6800      	ldr	r0, [r0, #0]
 800852e:	f380 8808 	msr	MSP, r0
 8008532:	f04f 0000 	mov.w	r0, #0
 8008536:	f380 8814 	msr	CONTROL, r0
 800853a:	b662      	cpsie	i
 800853c:	b661      	cpsie	f
 800853e:	f3bf 8f4f 	dsb	sy
 8008542:	f3bf 8f6f 	isb	sy
 8008546:	df00      	svc	0
 8008548:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800854a:	bf00      	nop
 800854c:	e000ed08 	.word	0xe000ed08

08008550 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008550:	b580      	push	{r7, lr}
 8008552:	b086      	sub	sp, #24
 8008554:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8008556:	4b46      	ldr	r3, [pc, #280]	; (8008670 <xPortStartScheduler+0x120>)
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	4a46      	ldr	r2, [pc, #280]	; (8008674 <xPortStartScheduler+0x124>)
 800855c:	4293      	cmp	r3, r2
 800855e:	d10a      	bne.n	8008576 <xPortStartScheduler+0x26>
	__asm volatile
 8008560:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008564:	f383 8811 	msr	BASEPRI, r3
 8008568:	f3bf 8f6f 	isb	sy
 800856c:	f3bf 8f4f 	dsb	sy
 8008570:	613b      	str	r3, [r7, #16]
}
 8008572:	bf00      	nop
 8008574:	e7fe      	b.n	8008574 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8008576:	4b3e      	ldr	r3, [pc, #248]	; (8008670 <xPortStartScheduler+0x120>)
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	4a3f      	ldr	r2, [pc, #252]	; (8008678 <xPortStartScheduler+0x128>)
 800857c:	4293      	cmp	r3, r2
 800857e:	d10a      	bne.n	8008596 <xPortStartScheduler+0x46>
	__asm volatile
 8008580:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008584:	f383 8811 	msr	BASEPRI, r3
 8008588:	f3bf 8f6f 	isb	sy
 800858c:	f3bf 8f4f 	dsb	sy
 8008590:	60fb      	str	r3, [r7, #12]
}
 8008592:	bf00      	nop
 8008594:	e7fe      	b.n	8008594 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008596:	4b39      	ldr	r3, [pc, #228]	; (800867c <xPortStartScheduler+0x12c>)
 8008598:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800859a:	697b      	ldr	r3, [r7, #20]
 800859c:	781b      	ldrb	r3, [r3, #0]
 800859e:	b2db      	uxtb	r3, r3
 80085a0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80085a2:	697b      	ldr	r3, [r7, #20]
 80085a4:	22ff      	movs	r2, #255	; 0xff
 80085a6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80085a8:	697b      	ldr	r3, [r7, #20]
 80085aa:	781b      	ldrb	r3, [r3, #0]
 80085ac:	b2db      	uxtb	r3, r3
 80085ae:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80085b0:	78fb      	ldrb	r3, [r7, #3]
 80085b2:	b2db      	uxtb	r3, r3
 80085b4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80085b8:	b2da      	uxtb	r2, r3
 80085ba:	4b31      	ldr	r3, [pc, #196]	; (8008680 <xPortStartScheduler+0x130>)
 80085bc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80085be:	4b31      	ldr	r3, [pc, #196]	; (8008684 <xPortStartScheduler+0x134>)
 80085c0:	2207      	movs	r2, #7
 80085c2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80085c4:	e009      	b.n	80085da <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 80085c6:	4b2f      	ldr	r3, [pc, #188]	; (8008684 <xPortStartScheduler+0x134>)
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	3b01      	subs	r3, #1
 80085cc:	4a2d      	ldr	r2, [pc, #180]	; (8008684 <xPortStartScheduler+0x134>)
 80085ce:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80085d0:	78fb      	ldrb	r3, [r7, #3]
 80085d2:	b2db      	uxtb	r3, r3
 80085d4:	005b      	lsls	r3, r3, #1
 80085d6:	b2db      	uxtb	r3, r3
 80085d8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80085da:	78fb      	ldrb	r3, [r7, #3]
 80085dc:	b2db      	uxtb	r3, r3
 80085de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80085e2:	2b80      	cmp	r3, #128	; 0x80
 80085e4:	d0ef      	beq.n	80085c6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80085e6:	4b27      	ldr	r3, [pc, #156]	; (8008684 <xPortStartScheduler+0x134>)
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	f1c3 0307 	rsb	r3, r3, #7
 80085ee:	2b04      	cmp	r3, #4
 80085f0:	d00a      	beq.n	8008608 <xPortStartScheduler+0xb8>
	__asm volatile
 80085f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80085f6:	f383 8811 	msr	BASEPRI, r3
 80085fa:	f3bf 8f6f 	isb	sy
 80085fe:	f3bf 8f4f 	dsb	sy
 8008602:	60bb      	str	r3, [r7, #8]
}
 8008604:	bf00      	nop
 8008606:	e7fe      	b.n	8008606 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008608:	4b1e      	ldr	r3, [pc, #120]	; (8008684 <xPortStartScheduler+0x134>)
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	021b      	lsls	r3, r3, #8
 800860e:	4a1d      	ldr	r2, [pc, #116]	; (8008684 <xPortStartScheduler+0x134>)
 8008610:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008612:	4b1c      	ldr	r3, [pc, #112]	; (8008684 <xPortStartScheduler+0x134>)
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800861a:	4a1a      	ldr	r2, [pc, #104]	; (8008684 <xPortStartScheduler+0x134>)
 800861c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	b2da      	uxtb	r2, r3
 8008622:	697b      	ldr	r3, [r7, #20]
 8008624:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008626:	4b18      	ldr	r3, [pc, #96]	; (8008688 <xPortStartScheduler+0x138>)
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	4a17      	ldr	r2, [pc, #92]	; (8008688 <xPortStartScheduler+0x138>)
 800862c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8008630:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008632:	4b15      	ldr	r3, [pc, #84]	; (8008688 <xPortStartScheduler+0x138>)
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	4a14      	ldr	r2, [pc, #80]	; (8008688 <xPortStartScheduler+0x138>)
 8008638:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800863c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800863e:	f000 f8dd 	bl	80087fc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008642:	4b12      	ldr	r3, [pc, #72]	; (800868c <xPortStartScheduler+0x13c>)
 8008644:	2200      	movs	r2, #0
 8008646:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8008648:	f000 f8fc 	bl	8008844 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800864c:	4b10      	ldr	r3, [pc, #64]	; (8008690 <xPortStartScheduler+0x140>)
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	4a0f      	ldr	r2, [pc, #60]	; (8008690 <xPortStartScheduler+0x140>)
 8008652:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8008656:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8008658:	f7ff ff66 	bl	8008528 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800865c:	f7ff fb9e 	bl	8007d9c <vTaskSwitchContext>
	prvTaskExitError();
 8008660:	f7ff ff20 	bl	80084a4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8008664:	2300      	movs	r3, #0
}
 8008666:	4618      	mov	r0, r3
 8008668:	3718      	adds	r7, #24
 800866a:	46bd      	mov	sp, r7
 800866c:	bd80      	pop	{r7, pc}
 800866e:	bf00      	nop
 8008670:	e000ed00 	.word	0xe000ed00
 8008674:	410fc271 	.word	0x410fc271
 8008678:	410fc270 	.word	0x410fc270
 800867c:	e000e400 	.word	0xe000e400
 8008680:	20000480 	.word	0x20000480
 8008684:	20000484 	.word	0x20000484
 8008688:	e000ed20 	.word	0xe000ed20
 800868c:	2000000c 	.word	0x2000000c
 8008690:	e000ef34 	.word	0xe000ef34

08008694 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008694:	b480      	push	{r7}
 8008696:	b083      	sub	sp, #12
 8008698:	af00      	add	r7, sp, #0
	__asm volatile
 800869a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800869e:	f383 8811 	msr	BASEPRI, r3
 80086a2:	f3bf 8f6f 	isb	sy
 80086a6:	f3bf 8f4f 	dsb	sy
 80086aa:	607b      	str	r3, [r7, #4]
}
 80086ac:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80086ae:	4b0f      	ldr	r3, [pc, #60]	; (80086ec <vPortEnterCritical+0x58>)
 80086b0:	681b      	ldr	r3, [r3, #0]
 80086b2:	3301      	adds	r3, #1
 80086b4:	4a0d      	ldr	r2, [pc, #52]	; (80086ec <vPortEnterCritical+0x58>)
 80086b6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80086b8:	4b0c      	ldr	r3, [pc, #48]	; (80086ec <vPortEnterCritical+0x58>)
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	2b01      	cmp	r3, #1
 80086be:	d10f      	bne.n	80086e0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80086c0:	4b0b      	ldr	r3, [pc, #44]	; (80086f0 <vPortEnterCritical+0x5c>)
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	b2db      	uxtb	r3, r3
 80086c6:	2b00      	cmp	r3, #0
 80086c8:	d00a      	beq.n	80086e0 <vPortEnterCritical+0x4c>
	__asm volatile
 80086ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80086ce:	f383 8811 	msr	BASEPRI, r3
 80086d2:	f3bf 8f6f 	isb	sy
 80086d6:	f3bf 8f4f 	dsb	sy
 80086da:	603b      	str	r3, [r7, #0]
}
 80086dc:	bf00      	nop
 80086de:	e7fe      	b.n	80086de <vPortEnterCritical+0x4a>
	}
}
 80086e0:	bf00      	nop
 80086e2:	370c      	adds	r7, #12
 80086e4:	46bd      	mov	sp, r7
 80086e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086ea:	4770      	bx	lr
 80086ec:	2000000c 	.word	0x2000000c
 80086f0:	e000ed04 	.word	0xe000ed04

080086f4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80086f4:	b480      	push	{r7}
 80086f6:	b083      	sub	sp, #12
 80086f8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80086fa:	4b12      	ldr	r3, [pc, #72]	; (8008744 <vPortExitCritical+0x50>)
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	2b00      	cmp	r3, #0
 8008700:	d10a      	bne.n	8008718 <vPortExitCritical+0x24>
	__asm volatile
 8008702:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008706:	f383 8811 	msr	BASEPRI, r3
 800870a:	f3bf 8f6f 	isb	sy
 800870e:	f3bf 8f4f 	dsb	sy
 8008712:	607b      	str	r3, [r7, #4]
}
 8008714:	bf00      	nop
 8008716:	e7fe      	b.n	8008716 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008718:	4b0a      	ldr	r3, [pc, #40]	; (8008744 <vPortExitCritical+0x50>)
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	3b01      	subs	r3, #1
 800871e:	4a09      	ldr	r2, [pc, #36]	; (8008744 <vPortExitCritical+0x50>)
 8008720:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008722:	4b08      	ldr	r3, [pc, #32]	; (8008744 <vPortExitCritical+0x50>)
 8008724:	681b      	ldr	r3, [r3, #0]
 8008726:	2b00      	cmp	r3, #0
 8008728:	d105      	bne.n	8008736 <vPortExitCritical+0x42>
 800872a:	2300      	movs	r3, #0
 800872c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800872e:	683b      	ldr	r3, [r7, #0]
 8008730:	f383 8811 	msr	BASEPRI, r3
}
 8008734:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008736:	bf00      	nop
 8008738:	370c      	adds	r7, #12
 800873a:	46bd      	mov	sp, r7
 800873c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008740:	4770      	bx	lr
 8008742:	bf00      	nop
 8008744:	2000000c 	.word	0x2000000c
	...

08008750 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008750:	f3ef 8009 	mrs	r0, PSP
 8008754:	f3bf 8f6f 	isb	sy
 8008758:	4b15      	ldr	r3, [pc, #84]	; (80087b0 <pxCurrentTCBConst>)
 800875a:	681a      	ldr	r2, [r3, #0]
 800875c:	f01e 0f10 	tst.w	lr, #16
 8008760:	bf08      	it	eq
 8008762:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008766:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800876a:	6010      	str	r0, [r2, #0]
 800876c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008770:	f04f 0050 	mov.w	r0, #80	; 0x50
 8008774:	f380 8811 	msr	BASEPRI, r0
 8008778:	f3bf 8f4f 	dsb	sy
 800877c:	f3bf 8f6f 	isb	sy
 8008780:	f7ff fb0c 	bl	8007d9c <vTaskSwitchContext>
 8008784:	f04f 0000 	mov.w	r0, #0
 8008788:	f380 8811 	msr	BASEPRI, r0
 800878c:	bc09      	pop	{r0, r3}
 800878e:	6819      	ldr	r1, [r3, #0]
 8008790:	6808      	ldr	r0, [r1, #0]
 8008792:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008796:	f01e 0f10 	tst.w	lr, #16
 800879a:	bf08      	it	eq
 800879c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80087a0:	f380 8809 	msr	PSP, r0
 80087a4:	f3bf 8f6f 	isb	sy
 80087a8:	4770      	bx	lr
 80087aa:	bf00      	nop
 80087ac:	f3af 8000 	nop.w

080087b0 <pxCurrentTCBConst>:
 80087b0:	20000354 	.word	0x20000354
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80087b4:	bf00      	nop
 80087b6:	bf00      	nop

080087b8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80087b8:	b580      	push	{r7, lr}
 80087ba:	b082      	sub	sp, #8
 80087bc:	af00      	add	r7, sp, #0
	__asm volatile
 80087be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80087c2:	f383 8811 	msr	BASEPRI, r3
 80087c6:	f3bf 8f6f 	isb	sy
 80087ca:	f3bf 8f4f 	dsb	sy
 80087ce:	607b      	str	r3, [r7, #4]
}
 80087d0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80087d2:	f7ff fa2b 	bl	8007c2c <xTaskIncrementTick>
 80087d6:	4603      	mov	r3, r0
 80087d8:	2b00      	cmp	r3, #0
 80087da:	d003      	beq.n	80087e4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80087dc:	4b06      	ldr	r3, [pc, #24]	; (80087f8 <SysTick_Handler+0x40>)
 80087de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80087e2:	601a      	str	r2, [r3, #0]
 80087e4:	2300      	movs	r3, #0
 80087e6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80087e8:	683b      	ldr	r3, [r7, #0]
 80087ea:	f383 8811 	msr	BASEPRI, r3
}
 80087ee:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80087f0:	bf00      	nop
 80087f2:	3708      	adds	r7, #8
 80087f4:	46bd      	mov	sp, r7
 80087f6:	bd80      	pop	{r7, pc}
 80087f8:	e000ed04 	.word	0xe000ed04

080087fc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80087fc:	b480      	push	{r7}
 80087fe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008800:	4b0b      	ldr	r3, [pc, #44]	; (8008830 <vPortSetupTimerInterrupt+0x34>)
 8008802:	2200      	movs	r2, #0
 8008804:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008806:	4b0b      	ldr	r3, [pc, #44]	; (8008834 <vPortSetupTimerInterrupt+0x38>)
 8008808:	2200      	movs	r2, #0
 800880a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800880c:	4b0a      	ldr	r3, [pc, #40]	; (8008838 <vPortSetupTimerInterrupt+0x3c>)
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	4a0a      	ldr	r2, [pc, #40]	; (800883c <vPortSetupTimerInterrupt+0x40>)
 8008812:	fba2 2303 	umull	r2, r3, r2, r3
 8008816:	099b      	lsrs	r3, r3, #6
 8008818:	4a09      	ldr	r2, [pc, #36]	; (8008840 <vPortSetupTimerInterrupt+0x44>)
 800881a:	3b01      	subs	r3, #1
 800881c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800881e:	4b04      	ldr	r3, [pc, #16]	; (8008830 <vPortSetupTimerInterrupt+0x34>)
 8008820:	2207      	movs	r2, #7
 8008822:	601a      	str	r2, [r3, #0]
}
 8008824:	bf00      	nop
 8008826:	46bd      	mov	sp, r7
 8008828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800882c:	4770      	bx	lr
 800882e:	bf00      	nop
 8008830:	e000e010 	.word	0xe000e010
 8008834:	e000e018 	.word	0xe000e018
 8008838:	20000004 	.word	0x20000004
 800883c:	10624dd3 	.word	0x10624dd3
 8008840:	e000e014 	.word	0xe000e014

08008844 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008844:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8008854 <vPortEnableVFP+0x10>
 8008848:	6801      	ldr	r1, [r0, #0]
 800884a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800884e:	6001      	str	r1, [r0, #0]
 8008850:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008852:	bf00      	nop
 8008854:	e000ed88 	.word	0xe000ed88

08008858 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8008858:	b480      	push	{r7}
 800885a:	b085      	sub	sp, #20
 800885c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800885e:	f3ef 8305 	mrs	r3, IPSR
 8008862:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008864:	68fb      	ldr	r3, [r7, #12]
 8008866:	2b0f      	cmp	r3, #15
 8008868:	d914      	bls.n	8008894 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800886a:	4a17      	ldr	r2, [pc, #92]	; (80088c8 <vPortValidateInterruptPriority+0x70>)
 800886c:	68fb      	ldr	r3, [r7, #12]
 800886e:	4413      	add	r3, r2
 8008870:	781b      	ldrb	r3, [r3, #0]
 8008872:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008874:	4b15      	ldr	r3, [pc, #84]	; (80088cc <vPortValidateInterruptPriority+0x74>)
 8008876:	781b      	ldrb	r3, [r3, #0]
 8008878:	7afa      	ldrb	r2, [r7, #11]
 800887a:	429a      	cmp	r2, r3
 800887c:	d20a      	bcs.n	8008894 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800887e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008882:	f383 8811 	msr	BASEPRI, r3
 8008886:	f3bf 8f6f 	isb	sy
 800888a:	f3bf 8f4f 	dsb	sy
 800888e:	607b      	str	r3, [r7, #4]
}
 8008890:	bf00      	nop
 8008892:	e7fe      	b.n	8008892 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008894:	4b0e      	ldr	r3, [pc, #56]	; (80088d0 <vPortValidateInterruptPriority+0x78>)
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800889c:	4b0d      	ldr	r3, [pc, #52]	; (80088d4 <vPortValidateInterruptPriority+0x7c>)
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	429a      	cmp	r2, r3
 80088a2:	d90a      	bls.n	80088ba <vPortValidateInterruptPriority+0x62>
	__asm volatile
 80088a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80088a8:	f383 8811 	msr	BASEPRI, r3
 80088ac:	f3bf 8f6f 	isb	sy
 80088b0:	f3bf 8f4f 	dsb	sy
 80088b4:	603b      	str	r3, [r7, #0]
}
 80088b6:	bf00      	nop
 80088b8:	e7fe      	b.n	80088b8 <vPortValidateInterruptPriority+0x60>
	}
 80088ba:	bf00      	nop
 80088bc:	3714      	adds	r7, #20
 80088be:	46bd      	mov	sp, r7
 80088c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088c4:	4770      	bx	lr
 80088c6:	bf00      	nop
 80088c8:	e000e3f0 	.word	0xe000e3f0
 80088cc:	20000480 	.word	0x20000480
 80088d0:	e000ed0c 	.word	0xe000ed0c
 80088d4:	20000484 	.word	0x20000484

080088d8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80088d8:	b580      	push	{r7, lr}
 80088da:	b08a      	sub	sp, #40	; 0x28
 80088dc:	af00      	add	r7, sp, #0
 80088de:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80088e0:	2300      	movs	r3, #0
 80088e2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80088e4:	f7ff f8f8 	bl	8007ad8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80088e8:	4b5b      	ldr	r3, [pc, #364]	; (8008a58 <pvPortMalloc+0x180>)
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	2b00      	cmp	r3, #0
 80088ee:	d101      	bne.n	80088f4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80088f0:	f000 f920 	bl	8008b34 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80088f4:	4b59      	ldr	r3, [pc, #356]	; (8008a5c <pvPortMalloc+0x184>)
 80088f6:	681a      	ldr	r2, [r3, #0]
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	4013      	ands	r3, r2
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	f040 8093 	bne.w	8008a28 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	2b00      	cmp	r3, #0
 8008906:	d01d      	beq.n	8008944 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8008908:	2208      	movs	r2, #8
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	4413      	add	r3, r2
 800890e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	f003 0307 	and.w	r3, r3, #7
 8008916:	2b00      	cmp	r3, #0
 8008918:	d014      	beq.n	8008944 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	f023 0307 	bic.w	r3, r3, #7
 8008920:	3308      	adds	r3, #8
 8008922:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	f003 0307 	and.w	r3, r3, #7
 800892a:	2b00      	cmp	r3, #0
 800892c:	d00a      	beq.n	8008944 <pvPortMalloc+0x6c>
	__asm volatile
 800892e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008932:	f383 8811 	msr	BASEPRI, r3
 8008936:	f3bf 8f6f 	isb	sy
 800893a:	f3bf 8f4f 	dsb	sy
 800893e:	617b      	str	r3, [r7, #20]
}
 8008940:	bf00      	nop
 8008942:	e7fe      	b.n	8008942 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	2b00      	cmp	r3, #0
 8008948:	d06e      	beq.n	8008a28 <pvPortMalloc+0x150>
 800894a:	4b45      	ldr	r3, [pc, #276]	; (8008a60 <pvPortMalloc+0x188>)
 800894c:	681b      	ldr	r3, [r3, #0]
 800894e:	687a      	ldr	r2, [r7, #4]
 8008950:	429a      	cmp	r2, r3
 8008952:	d869      	bhi.n	8008a28 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8008954:	4b43      	ldr	r3, [pc, #268]	; (8008a64 <pvPortMalloc+0x18c>)
 8008956:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8008958:	4b42      	ldr	r3, [pc, #264]	; (8008a64 <pvPortMalloc+0x18c>)
 800895a:	681b      	ldr	r3, [r3, #0]
 800895c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800895e:	e004      	b.n	800896a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8008960:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008962:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008964:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800896a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800896c:	685b      	ldr	r3, [r3, #4]
 800896e:	687a      	ldr	r2, [r7, #4]
 8008970:	429a      	cmp	r2, r3
 8008972:	d903      	bls.n	800897c <pvPortMalloc+0xa4>
 8008974:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	2b00      	cmp	r3, #0
 800897a:	d1f1      	bne.n	8008960 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800897c:	4b36      	ldr	r3, [pc, #216]	; (8008a58 <pvPortMalloc+0x180>)
 800897e:	681b      	ldr	r3, [r3, #0]
 8008980:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008982:	429a      	cmp	r2, r3
 8008984:	d050      	beq.n	8008a28 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008986:	6a3b      	ldr	r3, [r7, #32]
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	2208      	movs	r2, #8
 800898c:	4413      	add	r3, r2
 800898e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008990:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008992:	681a      	ldr	r2, [r3, #0]
 8008994:	6a3b      	ldr	r3, [r7, #32]
 8008996:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008998:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800899a:	685a      	ldr	r2, [r3, #4]
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	1ad2      	subs	r2, r2, r3
 80089a0:	2308      	movs	r3, #8
 80089a2:	005b      	lsls	r3, r3, #1
 80089a4:	429a      	cmp	r2, r3
 80089a6:	d91f      	bls.n	80089e8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80089a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	4413      	add	r3, r2
 80089ae:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80089b0:	69bb      	ldr	r3, [r7, #24]
 80089b2:	f003 0307 	and.w	r3, r3, #7
 80089b6:	2b00      	cmp	r3, #0
 80089b8:	d00a      	beq.n	80089d0 <pvPortMalloc+0xf8>
	__asm volatile
 80089ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80089be:	f383 8811 	msr	BASEPRI, r3
 80089c2:	f3bf 8f6f 	isb	sy
 80089c6:	f3bf 8f4f 	dsb	sy
 80089ca:	613b      	str	r3, [r7, #16]
}
 80089cc:	bf00      	nop
 80089ce:	e7fe      	b.n	80089ce <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80089d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089d2:	685a      	ldr	r2, [r3, #4]
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	1ad2      	subs	r2, r2, r3
 80089d8:	69bb      	ldr	r3, [r7, #24]
 80089da:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80089dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089de:	687a      	ldr	r2, [r7, #4]
 80089e0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80089e2:	69b8      	ldr	r0, [r7, #24]
 80089e4:	f000 f908 	bl	8008bf8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80089e8:	4b1d      	ldr	r3, [pc, #116]	; (8008a60 <pvPortMalloc+0x188>)
 80089ea:	681a      	ldr	r2, [r3, #0]
 80089ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089ee:	685b      	ldr	r3, [r3, #4]
 80089f0:	1ad3      	subs	r3, r2, r3
 80089f2:	4a1b      	ldr	r2, [pc, #108]	; (8008a60 <pvPortMalloc+0x188>)
 80089f4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80089f6:	4b1a      	ldr	r3, [pc, #104]	; (8008a60 <pvPortMalloc+0x188>)
 80089f8:	681a      	ldr	r2, [r3, #0]
 80089fa:	4b1b      	ldr	r3, [pc, #108]	; (8008a68 <pvPortMalloc+0x190>)
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	429a      	cmp	r2, r3
 8008a00:	d203      	bcs.n	8008a0a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008a02:	4b17      	ldr	r3, [pc, #92]	; (8008a60 <pvPortMalloc+0x188>)
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	4a18      	ldr	r2, [pc, #96]	; (8008a68 <pvPortMalloc+0x190>)
 8008a08:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8008a0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a0c:	685a      	ldr	r2, [r3, #4]
 8008a0e:	4b13      	ldr	r3, [pc, #76]	; (8008a5c <pvPortMalloc+0x184>)
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	431a      	orrs	r2, r3
 8008a14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a16:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008a18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a1a:	2200      	movs	r2, #0
 8008a1c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8008a1e:	4b13      	ldr	r3, [pc, #76]	; (8008a6c <pvPortMalloc+0x194>)
 8008a20:	681b      	ldr	r3, [r3, #0]
 8008a22:	3301      	adds	r3, #1
 8008a24:	4a11      	ldr	r2, [pc, #68]	; (8008a6c <pvPortMalloc+0x194>)
 8008a26:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008a28:	f7ff f864 	bl	8007af4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008a2c:	69fb      	ldr	r3, [r7, #28]
 8008a2e:	f003 0307 	and.w	r3, r3, #7
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	d00a      	beq.n	8008a4c <pvPortMalloc+0x174>
	__asm volatile
 8008a36:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a3a:	f383 8811 	msr	BASEPRI, r3
 8008a3e:	f3bf 8f6f 	isb	sy
 8008a42:	f3bf 8f4f 	dsb	sy
 8008a46:	60fb      	str	r3, [r7, #12]
}
 8008a48:	bf00      	nop
 8008a4a:	e7fe      	b.n	8008a4a <pvPortMalloc+0x172>
	return pvReturn;
 8008a4c:	69fb      	ldr	r3, [r7, #28]
}
 8008a4e:	4618      	mov	r0, r3
 8008a50:	3728      	adds	r7, #40	; 0x28
 8008a52:	46bd      	mov	sp, r7
 8008a54:	bd80      	pop	{r7, pc}
 8008a56:	bf00      	nop
 8008a58:	20001048 	.word	0x20001048
 8008a5c:	2000105c 	.word	0x2000105c
 8008a60:	2000104c 	.word	0x2000104c
 8008a64:	20001040 	.word	0x20001040
 8008a68:	20001050 	.word	0x20001050
 8008a6c:	20001054 	.word	0x20001054

08008a70 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008a70:	b580      	push	{r7, lr}
 8008a72:	b086      	sub	sp, #24
 8008a74:	af00      	add	r7, sp, #0
 8008a76:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	2b00      	cmp	r3, #0
 8008a80:	d04d      	beq.n	8008b1e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8008a82:	2308      	movs	r3, #8
 8008a84:	425b      	negs	r3, r3
 8008a86:	697a      	ldr	r2, [r7, #20]
 8008a88:	4413      	add	r3, r2
 8008a8a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008a8c:	697b      	ldr	r3, [r7, #20]
 8008a8e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008a90:	693b      	ldr	r3, [r7, #16]
 8008a92:	685a      	ldr	r2, [r3, #4]
 8008a94:	4b24      	ldr	r3, [pc, #144]	; (8008b28 <vPortFree+0xb8>)
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	4013      	ands	r3, r2
 8008a9a:	2b00      	cmp	r3, #0
 8008a9c:	d10a      	bne.n	8008ab4 <vPortFree+0x44>
	__asm volatile
 8008a9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008aa2:	f383 8811 	msr	BASEPRI, r3
 8008aa6:	f3bf 8f6f 	isb	sy
 8008aaa:	f3bf 8f4f 	dsb	sy
 8008aae:	60fb      	str	r3, [r7, #12]
}
 8008ab0:	bf00      	nop
 8008ab2:	e7fe      	b.n	8008ab2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008ab4:	693b      	ldr	r3, [r7, #16]
 8008ab6:	681b      	ldr	r3, [r3, #0]
 8008ab8:	2b00      	cmp	r3, #0
 8008aba:	d00a      	beq.n	8008ad2 <vPortFree+0x62>
	__asm volatile
 8008abc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ac0:	f383 8811 	msr	BASEPRI, r3
 8008ac4:	f3bf 8f6f 	isb	sy
 8008ac8:	f3bf 8f4f 	dsb	sy
 8008acc:	60bb      	str	r3, [r7, #8]
}
 8008ace:	bf00      	nop
 8008ad0:	e7fe      	b.n	8008ad0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008ad2:	693b      	ldr	r3, [r7, #16]
 8008ad4:	685a      	ldr	r2, [r3, #4]
 8008ad6:	4b14      	ldr	r3, [pc, #80]	; (8008b28 <vPortFree+0xb8>)
 8008ad8:	681b      	ldr	r3, [r3, #0]
 8008ada:	4013      	ands	r3, r2
 8008adc:	2b00      	cmp	r3, #0
 8008ade:	d01e      	beq.n	8008b1e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008ae0:	693b      	ldr	r3, [r7, #16]
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	2b00      	cmp	r3, #0
 8008ae6:	d11a      	bne.n	8008b1e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008ae8:	693b      	ldr	r3, [r7, #16]
 8008aea:	685a      	ldr	r2, [r3, #4]
 8008aec:	4b0e      	ldr	r3, [pc, #56]	; (8008b28 <vPortFree+0xb8>)
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	43db      	mvns	r3, r3
 8008af2:	401a      	ands	r2, r3
 8008af4:	693b      	ldr	r3, [r7, #16]
 8008af6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008af8:	f7fe ffee 	bl	8007ad8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008afc:	693b      	ldr	r3, [r7, #16]
 8008afe:	685a      	ldr	r2, [r3, #4]
 8008b00:	4b0a      	ldr	r3, [pc, #40]	; (8008b2c <vPortFree+0xbc>)
 8008b02:	681b      	ldr	r3, [r3, #0]
 8008b04:	4413      	add	r3, r2
 8008b06:	4a09      	ldr	r2, [pc, #36]	; (8008b2c <vPortFree+0xbc>)
 8008b08:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008b0a:	6938      	ldr	r0, [r7, #16]
 8008b0c:	f000 f874 	bl	8008bf8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8008b10:	4b07      	ldr	r3, [pc, #28]	; (8008b30 <vPortFree+0xc0>)
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	3301      	adds	r3, #1
 8008b16:	4a06      	ldr	r2, [pc, #24]	; (8008b30 <vPortFree+0xc0>)
 8008b18:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8008b1a:	f7fe ffeb 	bl	8007af4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8008b1e:	bf00      	nop
 8008b20:	3718      	adds	r7, #24
 8008b22:	46bd      	mov	sp, r7
 8008b24:	bd80      	pop	{r7, pc}
 8008b26:	bf00      	nop
 8008b28:	2000105c 	.word	0x2000105c
 8008b2c:	2000104c 	.word	0x2000104c
 8008b30:	20001058 	.word	0x20001058

08008b34 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008b34:	b480      	push	{r7}
 8008b36:	b085      	sub	sp, #20
 8008b38:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8008b3a:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8008b3e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008b40:	4b27      	ldr	r3, [pc, #156]	; (8008be0 <prvHeapInit+0xac>)
 8008b42:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008b44:	68fb      	ldr	r3, [r7, #12]
 8008b46:	f003 0307 	and.w	r3, r3, #7
 8008b4a:	2b00      	cmp	r3, #0
 8008b4c:	d00c      	beq.n	8008b68 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8008b4e:	68fb      	ldr	r3, [r7, #12]
 8008b50:	3307      	adds	r3, #7
 8008b52:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008b54:	68fb      	ldr	r3, [r7, #12]
 8008b56:	f023 0307 	bic.w	r3, r3, #7
 8008b5a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008b5c:	68ba      	ldr	r2, [r7, #8]
 8008b5e:	68fb      	ldr	r3, [r7, #12]
 8008b60:	1ad3      	subs	r3, r2, r3
 8008b62:	4a1f      	ldr	r2, [pc, #124]	; (8008be0 <prvHeapInit+0xac>)
 8008b64:	4413      	add	r3, r2
 8008b66:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008b68:	68fb      	ldr	r3, [r7, #12]
 8008b6a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008b6c:	4a1d      	ldr	r2, [pc, #116]	; (8008be4 <prvHeapInit+0xb0>)
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8008b72:	4b1c      	ldr	r3, [pc, #112]	; (8008be4 <prvHeapInit+0xb0>)
 8008b74:	2200      	movs	r2, #0
 8008b76:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	68ba      	ldr	r2, [r7, #8]
 8008b7c:	4413      	add	r3, r2
 8008b7e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008b80:	2208      	movs	r2, #8
 8008b82:	68fb      	ldr	r3, [r7, #12]
 8008b84:	1a9b      	subs	r3, r3, r2
 8008b86:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008b88:	68fb      	ldr	r3, [r7, #12]
 8008b8a:	f023 0307 	bic.w	r3, r3, #7
 8008b8e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008b90:	68fb      	ldr	r3, [r7, #12]
 8008b92:	4a15      	ldr	r2, [pc, #84]	; (8008be8 <prvHeapInit+0xb4>)
 8008b94:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008b96:	4b14      	ldr	r3, [pc, #80]	; (8008be8 <prvHeapInit+0xb4>)
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	2200      	movs	r2, #0
 8008b9c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8008b9e:	4b12      	ldr	r3, [pc, #72]	; (8008be8 <prvHeapInit+0xb4>)
 8008ba0:	681b      	ldr	r3, [r3, #0]
 8008ba2:	2200      	movs	r2, #0
 8008ba4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008baa:	683b      	ldr	r3, [r7, #0]
 8008bac:	68fa      	ldr	r2, [r7, #12]
 8008bae:	1ad2      	subs	r2, r2, r3
 8008bb0:	683b      	ldr	r3, [r7, #0]
 8008bb2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008bb4:	4b0c      	ldr	r3, [pc, #48]	; (8008be8 <prvHeapInit+0xb4>)
 8008bb6:	681a      	ldr	r2, [r3, #0]
 8008bb8:	683b      	ldr	r3, [r7, #0]
 8008bba:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008bbc:	683b      	ldr	r3, [r7, #0]
 8008bbe:	685b      	ldr	r3, [r3, #4]
 8008bc0:	4a0a      	ldr	r2, [pc, #40]	; (8008bec <prvHeapInit+0xb8>)
 8008bc2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008bc4:	683b      	ldr	r3, [r7, #0]
 8008bc6:	685b      	ldr	r3, [r3, #4]
 8008bc8:	4a09      	ldr	r2, [pc, #36]	; (8008bf0 <prvHeapInit+0xbc>)
 8008bca:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008bcc:	4b09      	ldr	r3, [pc, #36]	; (8008bf4 <prvHeapInit+0xc0>)
 8008bce:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8008bd2:	601a      	str	r2, [r3, #0]
}
 8008bd4:	bf00      	nop
 8008bd6:	3714      	adds	r7, #20
 8008bd8:	46bd      	mov	sp, r7
 8008bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bde:	4770      	bx	lr
 8008be0:	20000488 	.word	0x20000488
 8008be4:	20001040 	.word	0x20001040
 8008be8:	20001048 	.word	0x20001048
 8008bec:	20001050 	.word	0x20001050
 8008bf0:	2000104c 	.word	0x2000104c
 8008bf4:	2000105c 	.word	0x2000105c

08008bf8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008bf8:	b480      	push	{r7}
 8008bfa:	b085      	sub	sp, #20
 8008bfc:	af00      	add	r7, sp, #0
 8008bfe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008c00:	4b28      	ldr	r3, [pc, #160]	; (8008ca4 <prvInsertBlockIntoFreeList+0xac>)
 8008c02:	60fb      	str	r3, [r7, #12]
 8008c04:	e002      	b.n	8008c0c <prvInsertBlockIntoFreeList+0x14>
 8008c06:	68fb      	ldr	r3, [r7, #12]
 8008c08:	681b      	ldr	r3, [r3, #0]
 8008c0a:	60fb      	str	r3, [r7, #12]
 8008c0c:	68fb      	ldr	r3, [r7, #12]
 8008c0e:	681b      	ldr	r3, [r3, #0]
 8008c10:	687a      	ldr	r2, [r7, #4]
 8008c12:	429a      	cmp	r2, r3
 8008c14:	d8f7      	bhi.n	8008c06 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008c16:	68fb      	ldr	r3, [r7, #12]
 8008c18:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008c1a:	68fb      	ldr	r3, [r7, #12]
 8008c1c:	685b      	ldr	r3, [r3, #4]
 8008c1e:	68ba      	ldr	r2, [r7, #8]
 8008c20:	4413      	add	r3, r2
 8008c22:	687a      	ldr	r2, [r7, #4]
 8008c24:	429a      	cmp	r2, r3
 8008c26:	d108      	bne.n	8008c3a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008c28:	68fb      	ldr	r3, [r7, #12]
 8008c2a:	685a      	ldr	r2, [r3, #4]
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	685b      	ldr	r3, [r3, #4]
 8008c30:	441a      	add	r2, r3
 8008c32:	68fb      	ldr	r3, [r7, #12]
 8008c34:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008c36:	68fb      	ldr	r3, [r7, #12]
 8008c38:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	685b      	ldr	r3, [r3, #4]
 8008c42:	68ba      	ldr	r2, [r7, #8]
 8008c44:	441a      	add	r2, r3
 8008c46:	68fb      	ldr	r3, [r7, #12]
 8008c48:	681b      	ldr	r3, [r3, #0]
 8008c4a:	429a      	cmp	r2, r3
 8008c4c:	d118      	bne.n	8008c80 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8008c4e:	68fb      	ldr	r3, [r7, #12]
 8008c50:	681a      	ldr	r2, [r3, #0]
 8008c52:	4b15      	ldr	r3, [pc, #84]	; (8008ca8 <prvInsertBlockIntoFreeList+0xb0>)
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	429a      	cmp	r2, r3
 8008c58:	d00d      	beq.n	8008c76 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	685a      	ldr	r2, [r3, #4]
 8008c5e:	68fb      	ldr	r3, [r7, #12]
 8008c60:	681b      	ldr	r3, [r3, #0]
 8008c62:	685b      	ldr	r3, [r3, #4]
 8008c64:	441a      	add	r2, r3
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008c6a:	68fb      	ldr	r3, [r7, #12]
 8008c6c:	681b      	ldr	r3, [r3, #0]
 8008c6e:	681a      	ldr	r2, [r3, #0]
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	601a      	str	r2, [r3, #0]
 8008c74:	e008      	b.n	8008c88 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008c76:	4b0c      	ldr	r3, [pc, #48]	; (8008ca8 <prvInsertBlockIntoFreeList+0xb0>)
 8008c78:	681a      	ldr	r2, [r3, #0]
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	601a      	str	r2, [r3, #0]
 8008c7e:	e003      	b.n	8008c88 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008c80:	68fb      	ldr	r3, [r7, #12]
 8008c82:	681a      	ldr	r2, [r3, #0]
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008c88:	68fa      	ldr	r2, [r7, #12]
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	429a      	cmp	r2, r3
 8008c8e:	d002      	beq.n	8008c96 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008c90:	68fb      	ldr	r3, [r7, #12]
 8008c92:	687a      	ldr	r2, [r7, #4]
 8008c94:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008c96:	bf00      	nop
 8008c98:	3714      	adds	r7, #20
 8008c9a:	46bd      	mov	sp, r7
 8008c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ca0:	4770      	bx	lr
 8008ca2:	bf00      	nop
 8008ca4:	20001040 	.word	0x20001040
 8008ca8:	20001048 	.word	0x20001048

08008cac <__errno>:
 8008cac:	4b01      	ldr	r3, [pc, #4]	; (8008cb4 <__errno+0x8>)
 8008cae:	6818      	ldr	r0, [r3, #0]
 8008cb0:	4770      	bx	lr
 8008cb2:	bf00      	nop
 8008cb4:	20000010 	.word	0x20000010

08008cb8 <__libc_init_array>:
 8008cb8:	b570      	push	{r4, r5, r6, lr}
 8008cba:	4d0d      	ldr	r5, [pc, #52]	; (8008cf0 <__libc_init_array+0x38>)
 8008cbc:	4c0d      	ldr	r4, [pc, #52]	; (8008cf4 <__libc_init_array+0x3c>)
 8008cbe:	1b64      	subs	r4, r4, r5
 8008cc0:	10a4      	asrs	r4, r4, #2
 8008cc2:	2600      	movs	r6, #0
 8008cc4:	42a6      	cmp	r6, r4
 8008cc6:	d109      	bne.n	8008cdc <__libc_init_array+0x24>
 8008cc8:	4d0b      	ldr	r5, [pc, #44]	; (8008cf8 <__libc_init_array+0x40>)
 8008cca:	4c0c      	ldr	r4, [pc, #48]	; (8008cfc <__libc_init_array+0x44>)
 8008ccc:	f000 fcb8 	bl	8009640 <_init>
 8008cd0:	1b64      	subs	r4, r4, r5
 8008cd2:	10a4      	asrs	r4, r4, #2
 8008cd4:	2600      	movs	r6, #0
 8008cd6:	42a6      	cmp	r6, r4
 8008cd8:	d105      	bne.n	8008ce6 <__libc_init_array+0x2e>
 8008cda:	bd70      	pop	{r4, r5, r6, pc}
 8008cdc:	f855 3b04 	ldr.w	r3, [r5], #4
 8008ce0:	4798      	blx	r3
 8008ce2:	3601      	adds	r6, #1
 8008ce4:	e7ee      	b.n	8008cc4 <__libc_init_array+0xc>
 8008ce6:	f855 3b04 	ldr.w	r3, [r5], #4
 8008cea:	4798      	blx	r3
 8008cec:	3601      	adds	r6, #1
 8008cee:	e7f2      	b.n	8008cd6 <__libc_init_array+0x1e>
 8008cf0:	08009770 	.word	0x08009770
 8008cf4:	08009770 	.word	0x08009770
 8008cf8:	08009770 	.word	0x08009770
 8008cfc:	08009774 	.word	0x08009774

08008d00 <__retarget_lock_acquire_recursive>:
 8008d00:	4770      	bx	lr

08008d02 <__retarget_lock_release_recursive>:
 8008d02:	4770      	bx	lr

08008d04 <memcpy>:
 8008d04:	440a      	add	r2, r1
 8008d06:	4291      	cmp	r1, r2
 8008d08:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8008d0c:	d100      	bne.n	8008d10 <memcpy+0xc>
 8008d0e:	4770      	bx	lr
 8008d10:	b510      	push	{r4, lr}
 8008d12:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008d16:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008d1a:	4291      	cmp	r1, r2
 8008d1c:	d1f9      	bne.n	8008d12 <memcpy+0xe>
 8008d1e:	bd10      	pop	{r4, pc}

08008d20 <memset>:
 8008d20:	4402      	add	r2, r0
 8008d22:	4603      	mov	r3, r0
 8008d24:	4293      	cmp	r3, r2
 8008d26:	d100      	bne.n	8008d2a <memset+0xa>
 8008d28:	4770      	bx	lr
 8008d2a:	f803 1b01 	strb.w	r1, [r3], #1
 8008d2e:	e7f9      	b.n	8008d24 <memset+0x4>

08008d30 <_malloc_r>:
 8008d30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d32:	1ccd      	adds	r5, r1, #3
 8008d34:	f025 0503 	bic.w	r5, r5, #3
 8008d38:	3508      	adds	r5, #8
 8008d3a:	2d0c      	cmp	r5, #12
 8008d3c:	bf38      	it	cc
 8008d3e:	250c      	movcc	r5, #12
 8008d40:	2d00      	cmp	r5, #0
 8008d42:	4606      	mov	r6, r0
 8008d44:	db01      	blt.n	8008d4a <_malloc_r+0x1a>
 8008d46:	42a9      	cmp	r1, r5
 8008d48:	d903      	bls.n	8008d52 <_malloc_r+0x22>
 8008d4a:	230c      	movs	r3, #12
 8008d4c:	6033      	str	r3, [r6, #0]
 8008d4e:	2000      	movs	r0, #0
 8008d50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008d52:	f000 f8e1 	bl	8008f18 <__malloc_lock>
 8008d56:	4921      	ldr	r1, [pc, #132]	; (8008ddc <_malloc_r+0xac>)
 8008d58:	680a      	ldr	r2, [r1, #0]
 8008d5a:	4614      	mov	r4, r2
 8008d5c:	b99c      	cbnz	r4, 8008d86 <_malloc_r+0x56>
 8008d5e:	4f20      	ldr	r7, [pc, #128]	; (8008de0 <_malloc_r+0xb0>)
 8008d60:	683b      	ldr	r3, [r7, #0]
 8008d62:	b923      	cbnz	r3, 8008d6e <_malloc_r+0x3e>
 8008d64:	4621      	mov	r1, r4
 8008d66:	4630      	mov	r0, r6
 8008d68:	f000 f8a6 	bl	8008eb8 <_sbrk_r>
 8008d6c:	6038      	str	r0, [r7, #0]
 8008d6e:	4629      	mov	r1, r5
 8008d70:	4630      	mov	r0, r6
 8008d72:	f000 f8a1 	bl	8008eb8 <_sbrk_r>
 8008d76:	1c43      	adds	r3, r0, #1
 8008d78:	d123      	bne.n	8008dc2 <_malloc_r+0x92>
 8008d7a:	230c      	movs	r3, #12
 8008d7c:	6033      	str	r3, [r6, #0]
 8008d7e:	4630      	mov	r0, r6
 8008d80:	f000 f8d0 	bl	8008f24 <__malloc_unlock>
 8008d84:	e7e3      	b.n	8008d4e <_malloc_r+0x1e>
 8008d86:	6823      	ldr	r3, [r4, #0]
 8008d88:	1b5b      	subs	r3, r3, r5
 8008d8a:	d417      	bmi.n	8008dbc <_malloc_r+0x8c>
 8008d8c:	2b0b      	cmp	r3, #11
 8008d8e:	d903      	bls.n	8008d98 <_malloc_r+0x68>
 8008d90:	6023      	str	r3, [r4, #0]
 8008d92:	441c      	add	r4, r3
 8008d94:	6025      	str	r5, [r4, #0]
 8008d96:	e004      	b.n	8008da2 <_malloc_r+0x72>
 8008d98:	6863      	ldr	r3, [r4, #4]
 8008d9a:	42a2      	cmp	r2, r4
 8008d9c:	bf0c      	ite	eq
 8008d9e:	600b      	streq	r3, [r1, #0]
 8008da0:	6053      	strne	r3, [r2, #4]
 8008da2:	4630      	mov	r0, r6
 8008da4:	f000 f8be 	bl	8008f24 <__malloc_unlock>
 8008da8:	f104 000b 	add.w	r0, r4, #11
 8008dac:	1d23      	adds	r3, r4, #4
 8008dae:	f020 0007 	bic.w	r0, r0, #7
 8008db2:	1ac2      	subs	r2, r0, r3
 8008db4:	d0cc      	beq.n	8008d50 <_malloc_r+0x20>
 8008db6:	1a1b      	subs	r3, r3, r0
 8008db8:	50a3      	str	r3, [r4, r2]
 8008dba:	e7c9      	b.n	8008d50 <_malloc_r+0x20>
 8008dbc:	4622      	mov	r2, r4
 8008dbe:	6864      	ldr	r4, [r4, #4]
 8008dc0:	e7cc      	b.n	8008d5c <_malloc_r+0x2c>
 8008dc2:	1cc4      	adds	r4, r0, #3
 8008dc4:	f024 0403 	bic.w	r4, r4, #3
 8008dc8:	42a0      	cmp	r0, r4
 8008dca:	d0e3      	beq.n	8008d94 <_malloc_r+0x64>
 8008dcc:	1a21      	subs	r1, r4, r0
 8008dce:	4630      	mov	r0, r6
 8008dd0:	f000 f872 	bl	8008eb8 <_sbrk_r>
 8008dd4:	3001      	adds	r0, #1
 8008dd6:	d1dd      	bne.n	8008d94 <_malloc_r+0x64>
 8008dd8:	e7cf      	b.n	8008d7a <_malloc_r+0x4a>
 8008dda:	bf00      	nop
 8008ddc:	20001060 	.word	0x20001060
 8008de0:	20001064 	.word	0x20001064

08008de4 <cleanup_glue>:
 8008de4:	b538      	push	{r3, r4, r5, lr}
 8008de6:	460c      	mov	r4, r1
 8008de8:	6809      	ldr	r1, [r1, #0]
 8008dea:	4605      	mov	r5, r0
 8008dec:	b109      	cbz	r1, 8008df2 <cleanup_glue+0xe>
 8008dee:	f7ff fff9 	bl	8008de4 <cleanup_glue>
 8008df2:	4621      	mov	r1, r4
 8008df4:	4628      	mov	r0, r5
 8008df6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008dfa:	f000 b899 	b.w	8008f30 <_free_r>
	...

08008e00 <_reclaim_reent>:
 8008e00:	4b2c      	ldr	r3, [pc, #176]	; (8008eb4 <_reclaim_reent+0xb4>)
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	4283      	cmp	r3, r0
 8008e06:	b570      	push	{r4, r5, r6, lr}
 8008e08:	4604      	mov	r4, r0
 8008e0a:	d051      	beq.n	8008eb0 <_reclaim_reent+0xb0>
 8008e0c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8008e0e:	b143      	cbz	r3, 8008e22 <_reclaim_reent+0x22>
 8008e10:	68db      	ldr	r3, [r3, #12]
 8008e12:	2b00      	cmp	r3, #0
 8008e14:	d14a      	bne.n	8008eac <_reclaim_reent+0xac>
 8008e16:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008e18:	6819      	ldr	r1, [r3, #0]
 8008e1a:	b111      	cbz	r1, 8008e22 <_reclaim_reent+0x22>
 8008e1c:	4620      	mov	r0, r4
 8008e1e:	f000 f887 	bl	8008f30 <_free_r>
 8008e22:	6961      	ldr	r1, [r4, #20]
 8008e24:	b111      	cbz	r1, 8008e2c <_reclaim_reent+0x2c>
 8008e26:	4620      	mov	r0, r4
 8008e28:	f000 f882 	bl	8008f30 <_free_r>
 8008e2c:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8008e2e:	b111      	cbz	r1, 8008e36 <_reclaim_reent+0x36>
 8008e30:	4620      	mov	r0, r4
 8008e32:	f000 f87d 	bl	8008f30 <_free_r>
 8008e36:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8008e38:	b111      	cbz	r1, 8008e40 <_reclaim_reent+0x40>
 8008e3a:	4620      	mov	r0, r4
 8008e3c:	f000 f878 	bl	8008f30 <_free_r>
 8008e40:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8008e42:	b111      	cbz	r1, 8008e4a <_reclaim_reent+0x4a>
 8008e44:	4620      	mov	r0, r4
 8008e46:	f000 f873 	bl	8008f30 <_free_r>
 8008e4a:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8008e4c:	b111      	cbz	r1, 8008e54 <_reclaim_reent+0x54>
 8008e4e:	4620      	mov	r0, r4
 8008e50:	f000 f86e 	bl	8008f30 <_free_r>
 8008e54:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8008e56:	b111      	cbz	r1, 8008e5e <_reclaim_reent+0x5e>
 8008e58:	4620      	mov	r0, r4
 8008e5a:	f000 f869 	bl	8008f30 <_free_r>
 8008e5e:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8008e60:	b111      	cbz	r1, 8008e68 <_reclaim_reent+0x68>
 8008e62:	4620      	mov	r0, r4
 8008e64:	f000 f864 	bl	8008f30 <_free_r>
 8008e68:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008e6a:	b111      	cbz	r1, 8008e72 <_reclaim_reent+0x72>
 8008e6c:	4620      	mov	r0, r4
 8008e6e:	f000 f85f 	bl	8008f30 <_free_r>
 8008e72:	69a3      	ldr	r3, [r4, #24]
 8008e74:	b1e3      	cbz	r3, 8008eb0 <_reclaim_reent+0xb0>
 8008e76:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8008e78:	4620      	mov	r0, r4
 8008e7a:	4798      	blx	r3
 8008e7c:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8008e7e:	b1b9      	cbz	r1, 8008eb0 <_reclaim_reent+0xb0>
 8008e80:	4620      	mov	r0, r4
 8008e82:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8008e86:	f7ff bfad 	b.w	8008de4 <cleanup_glue>
 8008e8a:	5949      	ldr	r1, [r1, r5]
 8008e8c:	b941      	cbnz	r1, 8008ea0 <_reclaim_reent+0xa0>
 8008e8e:	3504      	adds	r5, #4
 8008e90:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008e92:	2d80      	cmp	r5, #128	; 0x80
 8008e94:	68d9      	ldr	r1, [r3, #12]
 8008e96:	d1f8      	bne.n	8008e8a <_reclaim_reent+0x8a>
 8008e98:	4620      	mov	r0, r4
 8008e9a:	f000 f849 	bl	8008f30 <_free_r>
 8008e9e:	e7ba      	b.n	8008e16 <_reclaim_reent+0x16>
 8008ea0:	680e      	ldr	r6, [r1, #0]
 8008ea2:	4620      	mov	r0, r4
 8008ea4:	f000 f844 	bl	8008f30 <_free_r>
 8008ea8:	4631      	mov	r1, r6
 8008eaa:	e7ef      	b.n	8008e8c <_reclaim_reent+0x8c>
 8008eac:	2500      	movs	r5, #0
 8008eae:	e7ef      	b.n	8008e90 <_reclaim_reent+0x90>
 8008eb0:	bd70      	pop	{r4, r5, r6, pc}
 8008eb2:	bf00      	nop
 8008eb4:	20000010 	.word	0x20000010

08008eb8 <_sbrk_r>:
 8008eb8:	b538      	push	{r3, r4, r5, lr}
 8008eba:	4d06      	ldr	r5, [pc, #24]	; (8008ed4 <_sbrk_r+0x1c>)
 8008ebc:	2300      	movs	r3, #0
 8008ebe:	4604      	mov	r4, r0
 8008ec0:	4608      	mov	r0, r1
 8008ec2:	602b      	str	r3, [r5, #0]
 8008ec4:	f7f8 fb2e 	bl	8001524 <_sbrk>
 8008ec8:	1c43      	adds	r3, r0, #1
 8008eca:	d102      	bne.n	8008ed2 <_sbrk_r+0x1a>
 8008ecc:	682b      	ldr	r3, [r5, #0]
 8008ece:	b103      	cbz	r3, 8008ed2 <_sbrk_r+0x1a>
 8008ed0:	6023      	str	r3, [r4, #0]
 8008ed2:	bd38      	pop	{r3, r4, r5, pc}
 8008ed4:	200011d4 	.word	0x200011d4

08008ed8 <siprintf>:
 8008ed8:	b40e      	push	{r1, r2, r3}
 8008eda:	b500      	push	{lr}
 8008edc:	b09c      	sub	sp, #112	; 0x70
 8008ede:	ab1d      	add	r3, sp, #116	; 0x74
 8008ee0:	9002      	str	r0, [sp, #8]
 8008ee2:	9006      	str	r0, [sp, #24]
 8008ee4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008ee8:	4809      	ldr	r0, [pc, #36]	; (8008f10 <siprintf+0x38>)
 8008eea:	9107      	str	r1, [sp, #28]
 8008eec:	9104      	str	r1, [sp, #16]
 8008eee:	4909      	ldr	r1, [pc, #36]	; (8008f14 <siprintf+0x3c>)
 8008ef0:	f853 2b04 	ldr.w	r2, [r3], #4
 8008ef4:	9105      	str	r1, [sp, #20]
 8008ef6:	6800      	ldr	r0, [r0, #0]
 8008ef8:	9301      	str	r3, [sp, #4]
 8008efa:	a902      	add	r1, sp, #8
 8008efc:	f000 f8c4 	bl	8009088 <_svfiprintf_r>
 8008f00:	9b02      	ldr	r3, [sp, #8]
 8008f02:	2200      	movs	r2, #0
 8008f04:	701a      	strb	r2, [r3, #0]
 8008f06:	b01c      	add	sp, #112	; 0x70
 8008f08:	f85d eb04 	ldr.w	lr, [sp], #4
 8008f0c:	b003      	add	sp, #12
 8008f0e:	4770      	bx	lr
 8008f10:	20000010 	.word	0x20000010
 8008f14:	ffff0208 	.word	0xffff0208

08008f18 <__malloc_lock>:
 8008f18:	4801      	ldr	r0, [pc, #4]	; (8008f20 <__malloc_lock+0x8>)
 8008f1a:	f7ff bef1 	b.w	8008d00 <__retarget_lock_acquire_recursive>
 8008f1e:	bf00      	nop
 8008f20:	200011cc 	.word	0x200011cc

08008f24 <__malloc_unlock>:
 8008f24:	4801      	ldr	r0, [pc, #4]	; (8008f2c <__malloc_unlock+0x8>)
 8008f26:	f7ff beec 	b.w	8008d02 <__retarget_lock_release_recursive>
 8008f2a:	bf00      	nop
 8008f2c:	200011cc 	.word	0x200011cc

08008f30 <_free_r>:
 8008f30:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008f32:	2900      	cmp	r1, #0
 8008f34:	d048      	beq.n	8008fc8 <_free_r+0x98>
 8008f36:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008f3a:	9001      	str	r0, [sp, #4]
 8008f3c:	2b00      	cmp	r3, #0
 8008f3e:	f1a1 0404 	sub.w	r4, r1, #4
 8008f42:	bfb8      	it	lt
 8008f44:	18e4      	addlt	r4, r4, r3
 8008f46:	f7ff ffe7 	bl	8008f18 <__malloc_lock>
 8008f4a:	4a20      	ldr	r2, [pc, #128]	; (8008fcc <_free_r+0x9c>)
 8008f4c:	9801      	ldr	r0, [sp, #4]
 8008f4e:	6813      	ldr	r3, [r2, #0]
 8008f50:	4615      	mov	r5, r2
 8008f52:	b933      	cbnz	r3, 8008f62 <_free_r+0x32>
 8008f54:	6063      	str	r3, [r4, #4]
 8008f56:	6014      	str	r4, [r2, #0]
 8008f58:	b003      	add	sp, #12
 8008f5a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008f5e:	f7ff bfe1 	b.w	8008f24 <__malloc_unlock>
 8008f62:	42a3      	cmp	r3, r4
 8008f64:	d90b      	bls.n	8008f7e <_free_r+0x4e>
 8008f66:	6821      	ldr	r1, [r4, #0]
 8008f68:	1862      	adds	r2, r4, r1
 8008f6a:	4293      	cmp	r3, r2
 8008f6c:	bf04      	itt	eq
 8008f6e:	681a      	ldreq	r2, [r3, #0]
 8008f70:	685b      	ldreq	r3, [r3, #4]
 8008f72:	6063      	str	r3, [r4, #4]
 8008f74:	bf04      	itt	eq
 8008f76:	1852      	addeq	r2, r2, r1
 8008f78:	6022      	streq	r2, [r4, #0]
 8008f7a:	602c      	str	r4, [r5, #0]
 8008f7c:	e7ec      	b.n	8008f58 <_free_r+0x28>
 8008f7e:	461a      	mov	r2, r3
 8008f80:	685b      	ldr	r3, [r3, #4]
 8008f82:	b10b      	cbz	r3, 8008f88 <_free_r+0x58>
 8008f84:	42a3      	cmp	r3, r4
 8008f86:	d9fa      	bls.n	8008f7e <_free_r+0x4e>
 8008f88:	6811      	ldr	r1, [r2, #0]
 8008f8a:	1855      	adds	r5, r2, r1
 8008f8c:	42a5      	cmp	r5, r4
 8008f8e:	d10b      	bne.n	8008fa8 <_free_r+0x78>
 8008f90:	6824      	ldr	r4, [r4, #0]
 8008f92:	4421      	add	r1, r4
 8008f94:	1854      	adds	r4, r2, r1
 8008f96:	42a3      	cmp	r3, r4
 8008f98:	6011      	str	r1, [r2, #0]
 8008f9a:	d1dd      	bne.n	8008f58 <_free_r+0x28>
 8008f9c:	681c      	ldr	r4, [r3, #0]
 8008f9e:	685b      	ldr	r3, [r3, #4]
 8008fa0:	6053      	str	r3, [r2, #4]
 8008fa2:	4421      	add	r1, r4
 8008fa4:	6011      	str	r1, [r2, #0]
 8008fa6:	e7d7      	b.n	8008f58 <_free_r+0x28>
 8008fa8:	d902      	bls.n	8008fb0 <_free_r+0x80>
 8008faa:	230c      	movs	r3, #12
 8008fac:	6003      	str	r3, [r0, #0]
 8008fae:	e7d3      	b.n	8008f58 <_free_r+0x28>
 8008fb0:	6825      	ldr	r5, [r4, #0]
 8008fb2:	1961      	adds	r1, r4, r5
 8008fb4:	428b      	cmp	r3, r1
 8008fb6:	bf04      	itt	eq
 8008fb8:	6819      	ldreq	r1, [r3, #0]
 8008fba:	685b      	ldreq	r3, [r3, #4]
 8008fbc:	6063      	str	r3, [r4, #4]
 8008fbe:	bf04      	itt	eq
 8008fc0:	1949      	addeq	r1, r1, r5
 8008fc2:	6021      	streq	r1, [r4, #0]
 8008fc4:	6054      	str	r4, [r2, #4]
 8008fc6:	e7c7      	b.n	8008f58 <_free_r+0x28>
 8008fc8:	b003      	add	sp, #12
 8008fca:	bd30      	pop	{r4, r5, pc}
 8008fcc:	20001060 	.word	0x20001060

08008fd0 <__ssputs_r>:
 8008fd0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008fd4:	688e      	ldr	r6, [r1, #8]
 8008fd6:	429e      	cmp	r6, r3
 8008fd8:	4682      	mov	sl, r0
 8008fda:	460c      	mov	r4, r1
 8008fdc:	4690      	mov	r8, r2
 8008fde:	461f      	mov	r7, r3
 8008fe0:	d838      	bhi.n	8009054 <__ssputs_r+0x84>
 8008fe2:	898a      	ldrh	r2, [r1, #12]
 8008fe4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008fe8:	d032      	beq.n	8009050 <__ssputs_r+0x80>
 8008fea:	6825      	ldr	r5, [r4, #0]
 8008fec:	6909      	ldr	r1, [r1, #16]
 8008fee:	eba5 0901 	sub.w	r9, r5, r1
 8008ff2:	6965      	ldr	r5, [r4, #20]
 8008ff4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008ff8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008ffc:	3301      	adds	r3, #1
 8008ffe:	444b      	add	r3, r9
 8009000:	106d      	asrs	r5, r5, #1
 8009002:	429d      	cmp	r5, r3
 8009004:	bf38      	it	cc
 8009006:	461d      	movcc	r5, r3
 8009008:	0553      	lsls	r3, r2, #21
 800900a:	d531      	bpl.n	8009070 <__ssputs_r+0xa0>
 800900c:	4629      	mov	r1, r5
 800900e:	f7ff fe8f 	bl	8008d30 <_malloc_r>
 8009012:	4606      	mov	r6, r0
 8009014:	b950      	cbnz	r0, 800902c <__ssputs_r+0x5c>
 8009016:	230c      	movs	r3, #12
 8009018:	f8ca 3000 	str.w	r3, [sl]
 800901c:	89a3      	ldrh	r3, [r4, #12]
 800901e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009022:	81a3      	strh	r3, [r4, #12]
 8009024:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009028:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800902c:	6921      	ldr	r1, [r4, #16]
 800902e:	464a      	mov	r2, r9
 8009030:	f7ff fe68 	bl	8008d04 <memcpy>
 8009034:	89a3      	ldrh	r3, [r4, #12]
 8009036:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800903a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800903e:	81a3      	strh	r3, [r4, #12]
 8009040:	6126      	str	r6, [r4, #16]
 8009042:	6165      	str	r5, [r4, #20]
 8009044:	444e      	add	r6, r9
 8009046:	eba5 0509 	sub.w	r5, r5, r9
 800904a:	6026      	str	r6, [r4, #0]
 800904c:	60a5      	str	r5, [r4, #8]
 800904e:	463e      	mov	r6, r7
 8009050:	42be      	cmp	r6, r7
 8009052:	d900      	bls.n	8009056 <__ssputs_r+0x86>
 8009054:	463e      	mov	r6, r7
 8009056:	4632      	mov	r2, r6
 8009058:	6820      	ldr	r0, [r4, #0]
 800905a:	4641      	mov	r1, r8
 800905c:	f000 faa8 	bl	80095b0 <memmove>
 8009060:	68a3      	ldr	r3, [r4, #8]
 8009062:	6822      	ldr	r2, [r4, #0]
 8009064:	1b9b      	subs	r3, r3, r6
 8009066:	4432      	add	r2, r6
 8009068:	60a3      	str	r3, [r4, #8]
 800906a:	6022      	str	r2, [r4, #0]
 800906c:	2000      	movs	r0, #0
 800906e:	e7db      	b.n	8009028 <__ssputs_r+0x58>
 8009070:	462a      	mov	r2, r5
 8009072:	f000 fab7 	bl	80095e4 <_realloc_r>
 8009076:	4606      	mov	r6, r0
 8009078:	2800      	cmp	r0, #0
 800907a:	d1e1      	bne.n	8009040 <__ssputs_r+0x70>
 800907c:	6921      	ldr	r1, [r4, #16]
 800907e:	4650      	mov	r0, sl
 8009080:	f7ff ff56 	bl	8008f30 <_free_r>
 8009084:	e7c7      	b.n	8009016 <__ssputs_r+0x46>
	...

08009088 <_svfiprintf_r>:
 8009088:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800908c:	4698      	mov	r8, r3
 800908e:	898b      	ldrh	r3, [r1, #12]
 8009090:	061b      	lsls	r3, r3, #24
 8009092:	b09d      	sub	sp, #116	; 0x74
 8009094:	4607      	mov	r7, r0
 8009096:	460d      	mov	r5, r1
 8009098:	4614      	mov	r4, r2
 800909a:	d50e      	bpl.n	80090ba <_svfiprintf_r+0x32>
 800909c:	690b      	ldr	r3, [r1, #16]
 800909e:	b963      	cbnz	r3, 80090ba <_svfiprintf_r+0x32>
 80090a0:	2140      	movs	r1, #64	; 0x40
 80090a2:	f7ff fe45 	bl	8008d30 <_malloc_r>
 80090a6:	6028      	str	r0, [r5, #0]
 80090a8:	6128      	str	r0, [r5, #16]
 80090aa:	b920      	cbnz	r0, 80090b6 <_svfiprintf_r+0x2e>
 80090ac:	230c      	movs	r3, #12
 80090ae:	603b      	str	r3, [r7, #0]
 80090b0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80090b4:	e0d1      	b.n	800925a <_svfiprintf_r+0x1d2>
 80090b6:	2340      	movs	r3, #64	; 0x40
 80090b8:	616b      	str	r3, [r5, #20]
 80090ba:	2300      	movs	r3, #0
 80090bc:	9309      	str	r3, [sp, #36]	; 0x24
 80090be:	2320      	movs	r3, #32
 80090c0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80090c4:	f8cd 800c 	str.w	r8, [sp, #12]
 80090c8:	2330      	movs	r3, #48	; 0x30
 80090ca:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8009274 <_svfiprintf_r+0x1ec>
 80090ce:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80090d2:	f04f 0901 	mov.w	r9, #1
 80090d6:	4623      	mov	r3, r4
 80090d8:	469a      	mov	sl, r3
 80090da:	f813 2b01 	ldrb.w	r2, [r3], #1
 80090de:	b10a      	cbz	r2, 80090e4 <_svfiprintf_r+0x5c>
 80090e0:	2a25      	cmp	r2, #37	; 0x25
 80090e2:	d1f9      	bne.n	80090d8 <_svfiprintf_r+0x50>
 80090e4:	ebba 0b04 	subs.w	fp, sl, r4
 80090e8:	d00b      	beq.n	8009102 <_svfiprintf_r+0x7a>
 80090ea:	465b      	mov	r3, fp
 80090ec:	4622      	mov	r2, r4
 80090ee:	4629      	mov	r1, r5
 80090f0:	4638      	mov	r0, r7
 80090f2:	f7ff ff6d 	bl	8008fd0 <__ssputs_r>
 80090f6:	3001      	adds	r0, #1
 80090f8:	f000 80aa 	beq.w	8009250 <_svfiprintf_r+0x1c8>
 80090fc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80090fe:	445a      	add	r2, fp
 8009100:	9209      	str	r2, [sp, #36]	; 0x24
 8009102:	f89a 3000 	ldrb.w	r3, [sl]
 8009106:	2b00      	cmp	r3, #0
 8009108:	f000 80a2 	beq.w	8009250 <_svfiprintf_r+0x1c8>
 800910c:	2300      	movs	r3, #0
 800910e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009112:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009116:	f10a 0a01 	add.w	sl, sl, #1
 800911a:	9304      	str	r3, [sp, #16]
 800911c:	9307      	str	r3, [sp, #28]
 800911e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009122:	931a      	str	r3, [sp, #104]	; 0x68
 8009124:	4654      	mov	r4, sl
 8009126:	2205      	movs	r2, #5
 8009128:	f814 1b01 	ldrb.w	r1, [r4], #1
 800912c:	4851      	ldr	r0, [pc, #324]	; (8009274 <_svfiprintf_r+0x1ec>)
 800912e:	f7f7 f84f 	bl	80001d0 <memchr>
 8009132:	9a04      	ldr	r2, [sp, #16]
 8009134:	b9d8      	cbnz	r0, 800916e <_svfiprintf_r+0xe6>
 8009136:	06d0      	lsls	r0, r2, #27
 8009138:	bf44      	itt	mi
 800913a:	2320      	movmi	r3, #32
 800913c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009140:	0711      	lsls	r1, r2, #28
 8009142:	bf44      	itt	mi
 8009144:	232b      	movmi	r3, #43	; 0x2b
 8009146:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800914a:	f89a 3000 	ldrb.w	r3, [sl]
 800914e:	2b2a      	cmp	r3, #42	; 0x2a
 8009150:	d015      	beq.n	800917e <_svfiprintf_r+0xf6>
 8009152:	9a07      	ldr	r2, [sp, #28]
 8009154:	4654      	mov	r4, sl
 8009156:	2000      	movs	r0, #0
 8009158:	f04f 0c0a 	mov.w	ip, #10
 800915c:	4621      	mov	r1, r4
 800915e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009162:	3b30      	subs	r3, #48	; 0x30
 8009164:	2b09      	cmp	r3, #9
 8009166:	d94e      	bls.n	8009206 <_svfiprintf_r+0x17e>
 8009168:	b1b0      	cbz	r0, 8009198 <_svfiprintf_r+0x110>
 800916a:	9207      	str	r2, [sp, #28]
 800916c:	e014      	b.n	8009198 <_svfiprintf_r+0x110>
 800916e:	eba0 0308 	sub.w	r3, r0, r8
 8009172:	fa09 f303 	lsl.w	r3, r9, r3
 8009176:	4313      	orrs	r3, r2
 8009178:	9304      	str	r3, [sp, #16]
 800917a:	46a2      	mov	sl, r4
 800917c:	e7d2      	b.n	8009124 <_svfiprintf_r+0x9c>
 800917e:	9b03      	ldr	r3, [sp, #12]
 8009180:	1d19      	adds	r1, r3, #4
 8009182:	681b      	ldr	r3, [r3, #0]
 8009184:	9103      	str	r1, [sp, #12]
 8009186:	2b00      	cmp	r3, #0
 8009188:	bfbb      	ittet	lt
 800918a:	425b      	neglt	r3, r3
 800918c:	f042 0202 	orrlt.w	r2, r2, #2
 8009190:	9307      	strge	r3, [sp, #28]
 8009192:	9307      	strlt	r3, [sp, #28]
 8009194:	bfb8      	it	lt
 8009196:	9204      	strlt	r2, [sp, #16]
 8009198:	7823      	ldrb	r3, [r4, #0]
 800919a:	2b2e      	cmp	r3, #46	; 0x2e
 800919c:	d10c      	bne.n	80091b8 <_svfiprintf_r+0x130>
 800919e:	7863      	ldrb	r3, [r4, #1]
 80091a0:	2b2a      	cmp	r3, #42	; 0x2a
 80091a2:	d135      	bne.n	8009210 <_svfiprintf_r+0x188>
 80091a4:	9b03      	ldr	r3, [sp, #12]
 80091a6:	1d1a      	adds	r2, r3, #4
 80091a8:	681b      	ldr	r3, [r3, #0]
 80091aa:	9203      	str	r2, [sp, #12]
 80091ac:	2b00      	cmp	r3, #0
 80091ae:	bfb8      	it	lt
 80091b0:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80091b4:	3402      	adds	r4, #2
 80091b6:	9305      	str	r3, [sp, #20]
 80091b8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8009284 <_svfiprintf_r+0x1fc>
 80091bc:	7821      	ldrb	r1, [r4, #0]
 80091be:	2203      	movs	r2, #3
 80091c0:	4650      	mov	r0, sl
 80091c2:	f7f7 f805 	bl	80001d0 <memchr>
 80091c6:	b140      	cbz	r0, 80091da <_svfiprintf_r+0x152>
 80091c8:	2340      	movs	r3, #64	; 0x40
 80091ca:	eba0 000a 	sub.w	r0, r0, sl
 80091ce:	fa03 f000 	lsl.w	r0, r3, r0
 80091d2:	9b04      	ldr	r3, [sp, #16]
 80091d4:	4303      	orrs	r3, r0
 80091d6:	3401      	adds	r4, #1
 80091d8:	9304      	str	r3, [sp, #16]
 80091da:	f814 1b01 	ldrb.w	r1, [r4], #1
 80091de:	4826      	ldr	r0, [pc, #152]	; (8009278 <_svfiprintf_r+0x1f0>)
 80091e0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80091e4:	2206      	movs	r2, #6
 80091e6:	f7f6 fff3 	bl	80001d0 <memchr>
 80091ea:	2800      	cmp	r0, #0
 80091ec:	d038      	beq.n	8009260 <_svfiprintf_r+0x1d8>
 80091ee:	4b23      	ldr	r3, [pc, #140]	; (800927c <_svfiprintf_r+0x1f4>)
 80091f0:	bb1b      	cbnz	r3, 800923a <_svfiprintf_r+0x1b2>
 80091f2:	9b03      	ldr	r3, [sp, #12]
 80091f4:	3307      	adds	r3, #7
 80091f6:	f023 0307 	bic.w	r3, r3, #7
 80091fa:	3308      	adds	r3, #8
 80091fc:	9303      	str	r3, [sp, #12]
 80091fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009200:	4433      	add	r3, r6
 8009202:	9309      	str	r3, [sp, #36]	; 0x24
 8009204:	e767      	b.n	80090d6 <_svfiprintf_r+0x4e>
 8009206:	fb0c 3202 	mla	r2, ip, r2, r3
 800920a:	460c      	mov	r4, r1
 800920c:	2001      	movs	r0, #1
 800920e:	e7a5      	b.n	800915c <_svfiprintf_r+0xd4>
 8009210:	2300      	movs	r3, #0
 8009212:	3401      	adds	r4, #1
 8009214:	9305      	str	r3, [sp, #20]
 8009216:	4619      	mov	r1, r3
 8009218:	f04f 0c0a 	mov.w	ip, #10
 800921c:	4620      	mov	r0, r4
 800921e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009222:	3a30      	subs	r2, #48	; 0x30
 8009224:	2a09      	cmp	r2, #9
 8009226:	d903      	bls.n	8009230 <_svfiprintf_r+0x1a8>
 8009228:	2b00      	cmp	r3, #0
 800922a:	d0c5      	beq.n	80091b8 <_svfiprintf_r+0x130>
 800922c:	9105      	str	r1, [sp, #20]
 800922e:	e7c3      	b.n	80091b8 <_svfiprintf_r+0x130>
 8009230:	fb0c 2101 	mla	r1, ip, r1, r2
 8009234:	4604      	mov	r4, r0
 8009236:	2301      	movs	r3, #1
 8009238:	e7f0      	b.n	800921c <_svfiprintf_r+0x194>
 800923a:	ab03      	add	r3, sp, #12
 800923c:	9300      	str	r3, [sp, #0]
 800923e:	462a      	mov	r2, r5
 8009240:	4b0f      	ldr	r3, [pc, #60]	; (8009280 <_svfiprintf_r+0x1f8>)
 8009242:	a904      	add	r1, sp, #16
 8009244:	4638      	mov	r0, r7
 8009246:	f3af 8000 	nop.w
 800924a:	1c42      	adds	r2, r0, #1
 800924c:	4606      	mov	r6, r0
 800924e:	d1d6      	bne.n	80091fe <_svfiprintf_r+0x176>
 8009250:	89ab      	ldrh	r3, [r5, #12]
 8009252:	065b      	lsls	r3, r3, #25
 8009254:	f53f af2c 	bmi.w	80090b0 <_svfiprintf_r+0x28>
 8009258:	9809      	ldr	r0, [sp, #36]	; 0x24
 800925a:	b01d      	add	sp, #116	; 0x74
 800925c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009260:	ab03      	add	r3, sp, #12
 8009262:	9300      	str	r3, [sp, #0]
 8009264:	462a      	mov	r2, r5
 8009266:	4b06      	ldr	r3, [pc, #24]	; (8009280 <_svfiprintf_r+0x1f8>)
 8009268:	a904      	add	r1, sp, #16
 800926a:	4638      	mov	r0, r7
 800926c:	f000 f87a 	bl	8009364 <_printf_i>
 8009270:	e7eb      	b.n	800924a <_svfiprintf_r+0x1c2>
 8009272:	bf00      	nop
 8009274:	0800973c 	.word	0x0800973c
 8009278:	08009746 	.word	0x08009746
 800927c:	00000000 	.word	0x00000000
 8009280:	08008fd1 	.word	0x08008fd1
 8009284:	08009742 	.word	0x08009742

08009288 <_printf_common>:
 8009288:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800928c:	4616      	mov	r6, r2
 800928e:	4699      	mov	r9, r3
 8009290:	688a      	ldr	r2, [r1, #8]
 8009292:	690b      	ldr	r3, [r1, #16]
 8009294:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009298:	4293      	cmp	r3, r2
 800929a:	bfb8      	it	lt
 800929c:	4613      	movlt	r3, r2
 800929e:	6033      	str	r3, [r6, #0]
 80092a0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80092a4:	4607      	mov	r7, r0
 80092a6:	460c      	mov	r4, r1
 80092a8:	b10a      	cbz	r2, 80092ae <_printf_common+0x26>
 80092aa:	3301      	adds	r3, #1
 80092ac:	6033      	str	r3, [r6, #0]
 80092ae:	6823      	ldr	r3, [r4, #0]
 80092b0:	0699      	lsls	r1, r3, #26
 80092b2:	bf42      	ittt	mi
 80092b4:	6833      	ldrmi	r3, [r6, #0]
 80092b6:	3302      	addmi	r3, #2
 80092b8:	6033      	strmi	r3, [r6, #0]
 80092ba:	6825      	ldr	r5, [r4, #0]
 80092bc:	f015 0506 	ands.w	r5, r5, #6
 80092c0:	d106      	bne.n	80092d0 <_printf_common+0x48>
 80092c2:	f104 0a19 	add.w	sl, r4, #25
 80092c6:	68e3      	ldr	r3, [r4, #12]
 80092c8:	6832      	ldr	r2, [r6, #0]
 80092ca:	1a9b      	subs	r3, r3, r2
 80092cc:	42ab      	cmp	r3, r5
 80092ce:	dc26      	bgt.n	800931e <_printf_common+0x96>
 80092d0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80092d4:	1e13      	subs	r3, r2, #0
 80092d6:	6822      	ldr	r2, [r4, #0]
 80092d8:	bf18      	it	ne
 80092da:	2301      	movne	r3, #1
 80092dc:	0692      	lsls	r2, r2, #26
 80092de:	d42b      	bmi.n	8009338 <_printf_common+0xb0>
 80092e0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80092e4:	4649      	mov	r1, r9
 80092e6:	4638      	mov	r0, r7
 80092e8:	47c0      	blx	r8
 80092ea:	3001      	adds	r0, #1
 80092ec:	d01e      	beq.n	800932c <_printf_common+0xa4>
 80092ee:	6823      	ldr	r3, [r4, #0]
 80092f0:	68e5      	ldr	r5, [r4, #12]
 80092f2:	6832      	ldr	r2, [r6, #0]
 80092f4:	f003 0306 	and.w	r3, r3, #6
 80092f8:	2b04      	cmp	r3, #4
 80092fa:	bf08      	it	eq
 80092fc:	1aad      	subeq	r5, r5, r2
 80092fe:	68a3      	ldr	r3, [r4, #8]
 8009300:	6922      	ldr	r2, [r4, #16]
 8009302:	bf0c      	ite	eq
 8009304:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009308:	2500      	movne	r5, #0
 800930a:	4293      	cmp	r3, r2
 800930c:	bfc4      	itt	gt
 800930e:	1a9b      	subgt	r3, r3, r2
 8009310:	18ed      	addgt	r5, r5, r3
 8009312:	2600      	movs	r6, #0
 8009314:	341a      	adds	r4, #26
 8009316:	42b5      	cmp	r5, r6
 8009318:	d11a      	bne.n	8009350 <_printf_common+0xc8>
 800931a:	2000      	movs	r0, #0
 800931c:	e008      	b.n	8009330 <_printf_common+0xa8>
 800931e:	2301      	movs	r3, #1
 8009320:	4652      	mov	r2, sl
 8009322:	4649      	mov	r1, r9
 8009324:	4638      	mov	r0, r7
 8009326:	47c0      	blx	r8
 8009328:	3001      	adds	r0, #1
 800932a:	d103      	bne.n	8009334 <_printf_common+0xac>
 800932c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009330:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009334:	3501      	adds	r5, #1
 8009336:	e7c6      	b.n	80092c6 <_printf_common+0x3e>
 8009338:	18e1      	adds	r1, r4, r3
 800933a:	1c5a      	adds	r2, r3, #1
 800933c:	2030      	movs	r0, #48	; 0x30
 800933e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009342:	4422      	add	r2, r4
 8009344:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009348:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800934c:	3302      	adds	r3, #2
 800934e:	e7c7      	b.n	80092e0 <_printf_common+0x58>
 8009350:	2301      	movs	r3, #1
 8009352:	4622      	mov	r2, r4
 8009354:	4649      	mov	r1, r9
 8009356:	4638      	mov	r0, r7
 8009358:	47c0      	blx	r8
 800935a:	3001      	adds	r0, #1
 800935c:	d0e6      	beq.n	800932c <_printf_common+0xa4>
 800935e:	3601      	adds	r6, #1
 8009360:	e7d9      	b.n	8009316 <_printf_common+0x8e>
	...

08009364 <_printf_i>:
 8009364:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009368:	460c      	mov	r4, r1
 800936a:	4691      	mov	r9, r2
 800936c:	7e27      	ldrb	r7, [r4, #24]
 800936e:	990c      	ldr	r1, [sp, #48]	; 0x30
 8009370:	2f78      	cmp	r7, #120	; 0x78
 8009372:	4680      	mov	r8, r0
 8009374:	469a      	mov	sl, r3
 8009376:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800937a:	d807      	bhi.n	800938c <_printf_i+0x28>
 800937c:	2f62      	cmp	r7, #98	; 0x62
 800937e:	d80a      	bhi.n	8009396 <_printf_i+0x32>
 8009380:	2f00      	cmp	r7, #0
 8009382:	f000 80d8 	beq.w	8009536 <_printf_i+0x1d2>
 8009386:	2f58      	cmp	r7, #88	; 0x58
 8009388:	f000 80a3 	beq.w	80094d2 <_printf_i+0x16e>
 800938c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8009390:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009394:	e03a      	b.n	800940c <_printf_i+0xa8>
 8009396:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800939a:	2b15      	cmp	r3, #21
 800939c:	d8f6      	bhi.n	800938c <_printf_i+0x28>
 800939e:	a001      	add	r0, pc, #4	; (adr r0, 80093a4 <_printf_i+0x40>)
 80093a0:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80093a4:	080093fd 	.word	0x080093fd
 80093a8:	08009411 	.word	0x08009411
 80093ac:	0800938d 	.word	0x0800938d
 80093b0:	0800938d 	.word	0x0800938d
 80093b4:	0800938d 	.word	0x0800938d
 80093b8:	0800938d 	.word	0x0800938d
 80093bc:	08009411 	.word	0x08009411
 80093c0:	0800938d 	.word	0x0800938d
 80093c4:	0800938d 	.word	0x0800938d
 80093c8:	0800938d 	.word	0x0800938d
 80093cc:	0800938d 	.word	0x0800938d
 80093d0:	0800951d 	.word	0x0800951d
 80093d4:	08009441 	.word	0x08009441
 80093d8:	080094ff 	.word	0x080094ff
 80093dc:	0800938d 	.word	0x0800938d
 80093e0:	0800938d 	.word	0x0800938d
 80093e4:	0800953f 	.word	0x0800953f
 80093e8:	0800938d 	.word	0x0800938d
 80093ec:	08009441 	.word	0x08009441
 80093f0:	0800938d 	.word	0x0800938d
 80093f4:	0800938d 	.word	0x0800938d
 80093f8:	08009507 	.word	0x08009507
 80093fc:	680b      	ldr	r3, [r1, #0]
 80093fe:	1d1a      	adds	r2, r3, #4
 8009400:	681b      	ldr	r3, [r3, #0]
 8009402:	600a      	str	r2, [r1, #0]
 8009404:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8009408:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800940c:	2301      	movs	r3, #1
 800940e:	e0a3      	b.n	8009558 <_printf_i+0x1f4>
 8009410:	6825      	ldr	r5, [r4, #0]
 8009412:	6808      	ldr	r0, [r1, #0]
 8009414:	062e      	lsls	r6, r5, #24
 8009416:	f100 0304 	add.w	r3, r0, #4
 800941a:	d50a      	bpl.n	8009432 <_printf_i+0xce>
 800941c:	6805      	ldr	r5, [r0, #0]
 800941e:	600b      	str	r3, [r1, #0]
 8009420:	2d00      	cmp	r5, #0
 8009422:	da03      	bge.n	800942c <_printf_i+0xc8>
 8009424:	232d      	movs	r3, #45	; 0x2d
 8009426:	426d      	negs	r5, r5
 8009428:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800942c:	485e      	ldr	r0, [pc, #376]	; (80095a8 <_printf_i+0x244>)
 800942e:	230a      	movs	r3, #10
 8009430:	e019      	b.n	8009466 <_printf_i+0x102>
 8009432:	f015 0f40 	tst.w	r5, #64	; 0x40
 8009436:	6805      	ldr	r5, [r0, #0]
 8009438:	600b      	str	r3, [r1, #0]
 800943a:	bf18      	it	ne
 800943c:	b22d      	sxthne	r5, r5
 800943e:	e7ef      	b.n	8009420 <_printf_i+0xbc>
 8009440:	680b      	ldr	r3, [r1, #0]
 8009442:	6825      	ldr	r5, [r4, #0]
 8009444:	1d18      	adds	r0, r3, #4
 8009446:	6008      	str	r0, [r1, #0]
 8009448:	0628      	lsls	r0, r5, #24
 800944a:	d501      	bpl.n	8009450 <_printf_i+0xec>
 800944c:	681d      	ldr	r5, [r3, #0]
 800944e:	e002      	b.n	8009456 <_printf_i+0xf2>
 8009450:	0669      	lsls	r1, r5, #25
 8009452:	d5fb      	bpl.n	800944c <_printf_i+0xe8>
 8009454:	881d      	ldrh	r5, [r3, #0]
 8009456:	4854      	ldr	r0, [pc, #336]	; (80095a8 <_printf_i+0x244>)
 8009458:	2f6f      	cmp	r7, #111	; 0x6f
 800945a:	bf0c      	ite	eq
 800945c:	2308      	moveq	r3, #8
 800945e:	230a      	movne	r3, #10
 8009460:	2100      	movs	r1, #0
 8009462:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009466:	6866      	ldr	r6, [r4, #4]
 8009468:	60a6      	str	r6, [r4, #8]
 800946a:	2e00      	cmp	r6, #0
 800946c:	bfa2      	ittt	ge
 800946e:	6821      	ldrge	r1, [r4, #0]
 8009470:	f021 0104 	bicge.w	r1, r1, #4
 8009474:	6021      	strge	r1, [r4, #0]
 8009476:	b90d      	cbnz	r5, 800947c <_printf_i+0x118>
 8009478:	2e00      	cmp	r6, #0
 800947a:	d04d      	beq.n	8009518 <_printf_i+0x1b4>
 800947c:	4616      	mov	r6, r2
 800947e:	fbb5 f1f3 	udiv	r1, r5, r3
 8009482:	fb03 5711 	mls	r7, r3, r1, r5
 8009486:	5dc7      	ldrb	r7, [r0, r7]
 8009488:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800948c:	462f      	mov	r7, r5
 800948e:	42bb      	cmp	r3, r7
 8009490:	460d      	mov	r5, r1
 8009492:	d9f4      	bls.n	800947e <_printf_i+0x11a>
 8009494:	2b08      	cmp	r3, #8
 8009496:	d10b      	bne.n	80094b0 <_printf_i+0x14c>
 8009498:	6823      	ldr	r3, [r4, #0]
 800949a:	07df      	lsls	r7, r3, #31
 800949c:	d508      	bpl.n	80094b0 <_printf_i+0x14c>
 800949e:	6923      	ldr	r3, [r4, #16]
 80094a0:	6861      	ldr	r1, [r4, #4]
 80094a2:	4299      	cmp	r1, r3
 80094a4:	bfde      	ittt	le
 80094a6:	2330      	movle	r3, #48	; 0x30
 80094a8:	f806 3c01 	strble.w	r3, [r6, #-1]
 80094ac:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 80094b0:	1b92      	subs	r2, r2, r6
 80094b2:	6122      	str	r2, [r4, #16]
 80094b4:	f8cd a000 	str.w	sl, [sp]
 80094b8:	464b      	mov	r3, r9
 80094ba:	aa03      	add	r2, sp, #12
 80094bc:	4621      	mov	r1, r4
 80094be:	4640      	mov	r0, r8
 80094c0:	f7ff fee2 	bl	8009288 <_printf_common>
 80094c4:	3001      	adds	r0, #1
 80094c6:	d14c      	bne.n	8009562 <_printf_i+0x1fe>
 80094c8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80094cc:	b004      	add	sp, #16
 80094ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80094d2:	4835      	ldr	r0, [pc, #212]	; (80095a8 <_printf_i+0x244>)
 80094d4:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80094d8:	6823      	ldr	r3, [r4, #0]
 80094da:	680e      	ldr	r6, [r1, #0]
 80094dc:	061f      	lsls	r7, r3, #24
 80094de:	f856 5b04 	ldr.w	r5, [r6], #4
 80094e2:	600e      	str	r6, [r1, #0]
 80094e4:	d514      	bpl.n	8009510 <_printf_i+0x1ac>
 80094e6:	07d9      	lsls	r1, r3, #31
 80094e8:	bf44      	itt	mi
 80094ea:	f043 0320 	orrmi.w	r3, r3, #32
 80094ee:	6023      	strmi	r3, [r4, #0]
 80094f0:	b91d      	cbnz	r5, 80094fa <_printf_i+0x196>
 80094f2:	6823      	ldr	r3, [r4, #0]
 80094f4:	f023 0320 	bic.w	r3, r3, #32
 80094f8:	6023      	str	r3, [r4, #0]
 80094fa:	2310      	movs	r3, #16
 80094fc:	e7b0      	b.n	8009460 <_printf_i+0xfc>
 80094fe:	6823      	ldr	r3, [r4, #0]
 8009500:	f043 0320 	orr.w	r3, r3, #32
 8009504:	6023      	str	r3, [r4, #0]
 8009506:	2378      	movs	r3, #120	; 0x78
 8009508:	4828      	ldr	r0, [pc, #160]	; (80095ac <_printf_i+0x248>)
 800950a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800950e:	e7e3      	b.n	80094d8 <_printf_i+0x174>
 8009510:	065e      	lsls	r6, r3, #25
 8009512:	bf48      	it	mi
 8009514:	b2ad      	uxthmi	r5, r5
 8009516:	e7e6      	b.n	80094e6 <_printf_i+0x182>
 8009518:	4616      	mov	r6, r2
 800951a:	e7bb      	b.n	8009494 <_printf_i+0x130>
 800951c:	680b      	ldr	r3, [r1, #0]
 800951e:	6826      	ldr	r6, [r4, #0]
 8009520:	6960      	ldr	r0, [r4, #20]
 8009522:	1d1d      	adds	r5, r3, #4
 8009524:	600d      	str	r5, [r1, #0]
 8009526:	0635      	lsls	r5, r6, #24
 8009528:	681b      	ldr	r3, [r3, #0]
 800952a:	d501      	bpl.n	8009530 <_printf_i+0x1cc>
 800952c:	6018      	str	r0, [r3, #0]
 800952e:	e002      	b.n	8009536 <_printf_i+0x1d2>
 8009530:	0671      	lsls	r1, r6, #25
 8009532:	d5fb      	bpl.n	800952c <_printf_i+0x1c8>
 8009534:	8018      	strh	r0, [r3, #0]
 8009536:	2300      	movs	r3, #0
 8009538:	6123      	str	r3, [r4, #16]
 800953a:	4616      	mov	r6, r2
 800953c:	e7ba      	b.n	80094b4 <_printf_i+0x150>
 800953e:	680b      	ldr	r3, [r1, #0]
 8009540:	1d1a      	adds	r2, r3, #4
 8009542:	600a      	str	r2, [r1, #0]
 8009544:	681e      	ldr	r6, [r3, #0]
 8009546:	6862      	ldr	r2, [r4, #4]
 8009548:	2100      	movs	r1, #0
 800954a:	4630      	mov	r0, r6
 800954c:	f7f6 fe40 	bl	80001d0 <memchr>
 8009550:	b108      	cbz	r0, 8009556 <_printf_i+0x1f2>
 8009552:	1b80      	subs	r0, r0, r6
 8009554:	6060      	str	r0, [r4, #4]
 8009556:	6863      	ldr	r3, [r4, #4]
 8009558:	6123      	str	r3, [r4, #16]
 800955a:	2300      	movs	r3, #0
 800955c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009560:	e7a8      	b.n	80094b4 <_printf_i+0x150>
 8009562:	6923      	ldr	r3, [r4, #16]
 8009564:	4632      	mov	r2, r6
 8009566:	4649      	mov	r1, r9
 8009568:	4640      	mov	r0, r8
 800956a:	47d0      	blx	sl
 800956c:	3001      	adds	r0, #1
 800956e:	d0ab      	beq.n	80094c8 <_printf_i+0x164>
 8009570:	6823      	ldr	r3, [r4, #0]
 8009572:	079b      	lsls	r3, r3, #30
 8009574:	d413      	bmi.n	800959e <_printf_i+0x23a>
 8009576:	68e0      	ldr	r0, [r4, #12]
 8009578:	9b03      	ldr	r3, [sp, #12]
 800957a:	4298      	cmp	r0, r3
 800957c:	bfb8      	it	lt
 800957e:	4618      	movlt	r0, r3
 8009580:	e7a4      	b.n	80094cc <_printf_i+0x168>
 8009582:	2301      	movs	r3, #1
 8009584:	4632      	mov	r2, r6
 8009586:	4649      	mov	r1, r9
 8009588:	4640      	mov	r0, r8
 800958a:	47d0      	blx	sl
 800958c:	3001      	adds	r0, #1
 800958e:	d09b      	beq.n	80094c8 <_printf_i+0x164>
 8009590:	3501      	adds	r5, #1
 8009592:	68e3      	ldr	r3, [r4, #12]
 8009594:	9903      	ldr	r1, [sp, #12]
 8009596:	1a5b      	subs	r3, r3, r1
 8009598:	42ab      	cmp	r3, r5
 800959a:	dcf2      	bgt.n	8009582 <_printf_i+0x21e>
 800959c:	e7eb      	b.n	8009576 <_printf_i+0x212>
 800959e:	2500      	movs	r5, #0
 80095a0:	f104 0619 	add.w	r6, r4, #25
 80095a4:	e7f5      	b.n	8009592 <_printf_i+0x22e>
 80095a6:	bf00      	nop
 80095a8:	0800974d 	.word	0x0800974d
 80095ac:	0800975e 	.word	0x0800975e

080095b0 <memmove>:
 80095b0:	4288      	cmp	r0, r1
 80095b2:	b510      	push	{r4, lr}
 80095b4:	eb01 0402 	add.w	r4, r1, r2
 80095b8:	d902      	bls.n	80095c0 <memmove+0x10>
 80095ba:	4284      	cmp	r4, r0
 80095bc:	4623      	mov	r3, r4
 80095be:	d807      	bhi.n	80095d0 <memmove+0x20>
 80095c0:	1e43      	subs	r3, r0, #1
 80095c2:	42a1      	cmp	r1, r4
 80095c4:	d008      	beq.n	80095d8 <memmove+0x28>
 80095c6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80095ca:	f803 2f01 	strb.w	r2, [r3, #1]!
 80095ce:	e7f8      	b.n	80095c2 <memmove+0x12>
 80095d0:	4402      	add	r2, r0
 80095d2:	4601      	mov	r1, r0
 80095d4:	428a      	cmp	r2, r1
 80095d6:	d100      	bne.n	80095da <memmove+0x2a>
 80095d8:	bd10      	pop	{r4, pc}
 80095da:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80095de:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80095e2:	e7f7      	b.n	80095d4 <memmove+0x24>

080095e4 <_realloc_r>:
 80095e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80095e6:	4607      	mov	r7, r0
 80095e8:	4614      	mov	r4, r2
 80095ea:	460e      	mov	r6, r1
 80095ec:	b921      	cbnz	r1, 80095f8 <_realloc_r+0x14>
 80095ee:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80095f2:	4611      	mov	r1, r2
 80095f4:	f7ff bb9c 	b.w	8008d30 <_malloc_r>
 80095f8:	b922      	cbnz	r2, 8009604 <_realloc_r+0x20>
 80095fa:	f7ff fc99 	bl	8008f30 <_free_r>
 80095fe:	4625      	mov	r5, r4
 8009600:	4628      	mov	r0, r5
 8009602:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009604:	f000 f814 	bl	8009630 <_malloc_usable_size_r>
 8009608:	42a0      	cmp	r0, r4
 800960a:	d20f      	bcs.n	800962c <_realloc_r+0x48>
 800960c:	4621      	mov	r1, r4
 800960e:	4638      	mov	r0, r7
 8009610:	f7ff fb8e 	bl	8008d30 <_malloc_r>
 8009614:	4605      	mov	r5, r0
 8009616:	2800      	cmp	r0, #0
 8009618:	d0f2      	beq.n	8009600 <_realloc_r+0x1c>
 800961a:	4631      	mov	r1, r6
 800961c:	4622      	mov	r2, r4
 800961e:	f7ff fb71 	bl	8008d04 <memcpy>
 8009622:	4631      	mov	r1, r6
 8009624:	4638      	mov	r0, r7
 8009626:	f7ff fc83 	bl	8008f30 <_free_r>
 800962a:	e7e9      	b.n	8009600 <_realloc_r+0x1c>
 800962c:	4635      	mov	r5, r6
 800962e:	e7e7      	b.n	8009600 <_realloc_r+0x1c>

08009630 <_malloc_usable_size_r>:
 8009630:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009634:	1f18      	subs	r0, r3, #4
 8009636:	2b00      	cmp	r3, #0
 8009638:	bfbc      	itt	lt
 800963a:	580b      	ldrlt	r3, [r1, r0]
 800963c:	18c0      	addlt	r0, r0, r3
 800963e:	4770      	bx	lr

08009640 <_init>:
 8009640:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009642:	bf00      	nop
 8009644:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009646:	bc08      	pop	{r3}
 8009648:	469e      	mov	lr, r3
 800964a:	4770      	bx	lr

0800964c <_fini>:
 800964c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800964e:	bf00      	nop
 8009650:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009652:	bc08      	pop	{r3}
 8009654:	469e      	mov	lr, r3
 8009656:	4770      	bx	lr
