<h1 align="center">Hi ğŸ‘‹, I'm Nikhil Bansode</h1>
<h3 align="center">VLSI Engineer | FPGA Developer | Hardwareâ€“Software Co-Design</h3>


---

# ğŸš€ About Me

ğŸ“ B.Tech â€“ Electronics & Communication Engineering (2022â€“2026)  
ğŸ« CMR College of Engineering & Technology  
ğŸ’¡ Passionate about **VLSI Design, FPGA Acceleration, and RTL Optimization**  
ğŸ”¬ Hands-on experience in **complete FPGA design flow**  
âš¡ Built and validated designs on **Zynq-7000 (ZedBoard)**  
ğŸš€ Focused on **high-throughput and resource-efficient hardware**

---

# ğŸ§° Technical Skills

## ğŸ”¹ HDL & Digital Design
![Verilog](https://img.shields.io/badge/Verilog-8A2BE2?style=for-the-badge&logoColor=white)
![VHDL](https://img.shields.io/badge/VHDL-4B0082?style=for-the-badge)
![RTL Design](https://img.shields.io/badge/RTL-Design-blue?style=for-the-badge)
![FSM](https://img.shields.io/badge/FSM-Design-purple?style=for-the-badge)

âœ”ï¸ Verilog HDL  
âœ”ï¸ RTL Design & Pipelining  
âœ”ï¸ FSM Architecture  
âœ”ï¸ CDC Synchronization  
âœ”ï¸ Timing Analysis  

---

## ğŸ”¹ FPGA & SoC Platforms
![Xilinx](https://img.shields.io/badge/Xilinx-Zynq--7000-E01B22?style=for-the-badge&logoColor=white)
![ZedBoard](https://img.shields.io/badge/ZedBoard-FPGA-orange?style=for-the-badge)
![ARM](https://img.shields.io/badge/ARM-Cortex--A9-0091BD?style=for-the-badge)

âœ”ï¸ Xilinx Zynq-7000  
âœ”ï¸ ZedBoard bring-up  
âœ”ï¸ ARM Cortex-A9 + PL  
âœ”ï¸ Hardwareâ€“Software Co-Design  
âœ”ï¸ DMA-based data transfer  

---

## ğŸ”¹ AXI & Memory Systems
![AXI](https://img.shields.io/badge/AXI4--Stream-green?style=for-the-badge)
![AXI Lite](https://img.shields.io/badge/AXI4--Lite-blue?style=for-the-badge)
![BRAM](https://img.shields.io/badge/BRAM-Optimization-red?style=for-the-badge)

âœ”ï¸ AXI4-Stream  
âœ”ï¸ AXI4-Lite  
âœ”ï¸ BRAM utilization  
âœ”ï¸ LUT optimization  
âœ”ï¸ Throughput optimization  
âœ”ï¸ Power analysis  

---

## ğŸ”¹ EDA Tools
![Vivado](https://img.shields.io/badge/Vivado-FCC624?style=for-the-badge&logoColor=black)
![ModelSim](https://img.shields.io/badge/ModelSim-0078D4?style=for-the-badge)
![QuestaSim](https://img.shields.io/badge/QuestaSim-00A98F?style=for-the-badge)
![Cadence](https://img.shields.io/badge/Cadence-Virtuoso-000000?style=for-the-badge)

âœ”ï¸ Vivado (Synthesis, Implementation, Timing Closure)  
âœ”ï¸ ModelSim / QuestaSim  
âœ”ï¸ Cadence Virtuoso exposure  
âœ”ï¸ Functional & timing simulation  

---

## ğŸ”¹ Embedded & Interfaces
![UART](https://img.shields.io/badge/UART-Interface-blue?style=for-the-badge)
![SD Card](https://img.shields.io/badge/SD--Card-FAT32-orange?style=for-the-badge)
![Baremetal](https://img.shields.io/badge/Bare--Metal-C-green?style=for-the-badge)

âœ”ï¸ UART communication  
âœ”ï¸ SD Card (FAT32)  
âœ”ï¸ Bare-metal C programming  
âœ”ï¸ Image preprocessing pipeline  

---

## ğŸ”¹ Programming
![Python](https://img.shields.io/badge/Python-3776AB?style=for-the-badge&logo=python&logoColor=white)
![C](https://img.shields.io/badge/C-00599C?style=for-the-badge&logo=c&logoColor=white)
![Git](https://img.shields.io/badge/Git-F05032?style=for-the-badge&logo=git&logoColor=white)

âœ”ï¸ Python (NumPy, Pandas, scikit-learn)  
âœ”ï¸ Data preprocessing  
âœ”ï¸ Automation scripts  
âœ”ï¸ Version control with Git  

---

# ğŸŒŸ Featured Projects

## ğŸš€ Run-Length Encoding Image Compressor

**Highlights**

- Lossless RGB compression  
- ~1.96:1 compression ratio  
- 100 MHz operation  
- Pipelined architecture  
- AXI + DMA integration  
- ZedBoard hardware validation  

ğŸ–¼ï¸ *Add block diagram here*  
ğŸ–¼ï¸ *Add ZedBoard photo here*  
ğŸ–¼ï¸ *Add Vivado utilization report*

ğŸ”— https://github.com/YOUR_USERNAME/RLE_Compressor

---

## ğŸ”„ Two-Stage Synchronizer (CDC)

- Metastability mitigation  
- Dual flip-flop synchronizer  
- Verified in ModelSim  
- Timing-safe design  

ğŸ–¼ï¸ *Add waveform screenshot*

ğŸ”— https://github.com/YOUR_USERNAME/CDC_Synchronizer

---

## ğŸ Python Utilities for VLSI

- Verilog generator from CSV  
- Image preprocessing tools  
- Automation utilities  

ğŸ–¼ï¸ *Add GIF of script running*

ğŸ”— https://github.com/YOUR_USERNAME/Python_for_VLSI

---

# ğŸ“Š GitHub Stats

<p align="center">
  <img height="165" src="https://github-readme-stats.vercel.app/api?username=YOUR_USERNAME&show_icons=true&theme=radical" />
  <img height="165" src="https://github-readme-stats.vercel.app/api/top-langs/?username=YOUR_USERNAME&layout=compact&theme=radical" />
</p>

---

# ğŸ¤ Connect With Me

[![LinkedIn](https://img.shields.io/badge/LinkedIn-0077B5?style=for-the-badge&logo=linkedin&logoColor=white)](YOUR_LINKEDIN_URL)  
[![Gmail](https://img.shields.io/badge/Gmail-D14836?style=for-the-badge&logo=gmail&logoColor=white)](mailto:nikhilbunty23@gmail.com)

ğŸ“ Hyderabad, India  
ğŸ“ +91-8555031910

---

â­ **Open to VLSI / FPGA / Embedded opportunities**
