Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Nov  6 14:08:00 2024
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file calculator_timing_summary_routed.rpt -pb calculator_timing_summary_routed.pb -rpx calculator_timing_summary_routed.rpx -warn_on_violation
| Design       : calculator
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: U_fnd_controller/U_clk_div/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.876        0.000                      0                   70        0.264        0.000                      0                   70        4.500        0.000                       0                    57  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.876        0.000                      0                   70        0.264        0.000                      0                   70        4.500        0.000                       0                    57  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.876ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.876ns  (required time - arrival time)
  Source:                 U_clk_div_100ms/r_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clk_div_100ms/r_digit_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.843ns  (logic 0.828ns (21.548%)  route 3.015ns (78.452%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.567     5.088    U_clk_div_100ms/CLK
    SLICE_X51Y12         FDCE                                         r  U_clk_div_100ms/r_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y12         FDCE (Prop_fdce_C_Q)         0.456     5.544 r  U_clk_div_100ms/r_counter_reg[4]/Q
                         net (fo=27, routed)          0.954     6.498    U_clk_div_100ms/r_counter[4]
    SLICE_X51Y13         LUT6 (Prop_lut6_I5_O)        0.124     6.622 r  U_clk_div_100ms/r_digit[0]_i_8/O
                         net (fo=1, routed)           0.797     7.419    U_clk_div_100ms/r_digit[0]_i_8_n_0
    SLICE_X51Y14         LUT6 (Prop_lut6_I0_O)        0.124     7.543 r  U_clk_div_100ms/r_digit[0]_i_6/O
                         net (fo=1, routed)           0.446     7.989    U_clk_div_100ms/r_digit[0]_i_6_n_0
    SLICE_X52Y15         LUT4 (Prop_lut4_I3_O)        0.124     8.113 r  U_clk_div_100ms/r_digit[0]_i_1/O
                         net (fo=14, routed)          0.817     8.931    U_clk_div_100ms/r_digit
    SLICE_X57Y16         FDCE                                         r  U_clk_div_100ms/r_digit_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.446    14.787    U_clk_div_100ms/CLK
    SLICE_X57Y16         FDCE                                         r  U_clk_div_100ms/r_digit_reg[10]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X57Y16         FDCE (Setup_fdce_C_CE)      -0.205    14.807    U_clk_div_100ms/r_digit_reg[10]
  -------------------------------------------------------------------
                         required time                         14.807    
                         arrival time                          -8.931    
  -------------------------------------------------------------------
                         slack                                  5.876    

Slack (MET) :             5.876ns  (required time - arrival time)
  Source:                 U_clk_div_100ms/r_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clk_div_100ms/r_digit_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.843ns  (logic 0.828ns (21.548%)  route 3.015ns (78.452%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.567     5.088    U_clk_div_100ms/CLK
    SLICE_X51Y12         FDCE                                         r  U_clk_div_100ms/r_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y12         FDCE (Prop_fdce_C_Q)         0.456     5.544 r  U_clk_div_100ms/r_counter_reg[4]/Q
                         net (fo=27, routed)          0.954     6.498    U_clk_div_100ms/r_counter[4]
    SLICE_X51Y13         LUT6 (Prop_lut6_I5_O)        0.124     6.622 r  U_clk_div_100ms/r_digit[0]_i_8/O
                         net (fo=1, routed)           0.797     7.419    U_clk_div_100ms/r_digit[0]_i_8_n_0
    SLICE_X51Y14         LUT6 (Prop_lut6_I0_O)        0.124     7.543 r  U_clk_div_100ms/r_digit[0]_i_6/O
                         net (fo=1, routed)           0.446     7.989    U_clk_div_100ms/r_digit[0]_i_6_n_0
    SLICE_X52Y15         LUT4 (Prop_lut4_I3_O)        0.124     8.113 r  U_clk_div_100ms/r_digit[0]_i_1/O
                         net (fo=14, routed)          0.817     8.931    U_clk_div_100ms/r_digit
    SLICE_X57Y16         FDCE                                         r  U_clk_div_100ms/r_digit_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.446    14.787    U_clk_div_100ms/CLK
    SLICE_X57Y16         FDCE                                         r  U_clk_div_100ms/r_digit_reg[11]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X57Y16         FDCE (Setup_fdce_C_CE)      -0.205    14.807    U_clk_div_100ms/r_digit_reg[11]
  -------------------------------------------------------------------
                         required time                         14.807    
                         arrival time                          -8.931    
  -------------------------------------------------------------------
                         slack                                  5.876    

Slack (MET) :             5.876ns  (required time - arrival time)
  Source:                 U_clk_div_100ms/r_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clk_div_100ms/r_digit_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.843ns  (logic 0.828ns (21.548%)  route 3.015ns (78.452%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.567     5.088    U_clk_div_100ms/CLK
    SLICE_X51Y12         FDCE                                         r  U_clk_div_100ms/r_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y12         FDCE (Prop_fdce_C_Q)         0.456     5.544 r  U_clk_div_100ms/r_counter_reg[4]/Q
                         net (fo=27, routed)          0.954     6.498    U_clk_div_100ms/r_counter[4]
    SLICE_X51Y13         LUT6 (Prop_lut6_I5_O)        0.124     6.622 r  U_clk_div_100ms/r_digit[0]_i_8/O
                         net (fo=1, routed)           0.797     7.419    U_clk_div_100ms/r_digit[0]_i_8_n_0
    SLICE_X51Y14         LUT6 (Prop_lut6_I0_O)        0.124     7.543 r  U_clk_div_100ms/r_digit[0]_i_6/O
                         net (fo=1, routed)           0.446     7.989    U_clk_div_100ms/r_digit[0]_i_6_n_0
    SLICE_X52Y15         LUT4 (Prop_lut4_I3_O)        0.124     8.113 r  U_clk_div_100ms/r_digit[0]_i_1/O
                         net (fo=14, routed)          0.817     8.931    U_clk_div_100ms/r_digit
    SLICE_X57Y16         FDCE                                         r  U_clk_div_100ms/r_digit_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.446    14.787    U_clk_div_100ms/CLK
    SLICE_X57Y16         FDCE                                         r  U_clk_div_100ms/r_digit_reg[8]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X57Y16         FDCE (Setup_fdce_C_CE)      -0.205    14.807    U_clk_div_100ms/r_digit_reg[8]
  -------------------------------------------------------------------
                         required time                         14.807    
                         arrival time                          -8.931    
  -------------------------------------------------------------------
                         slack                                  5.876    

Slack (MET) :             5.876ns  (required time - arrival time)
  Source:                 U_clk_div_100ms/r_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clk_div_100ms/r_digit_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.843ns  (logic 0.828ns (21.548%)  route 3.015ns (78.452%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.567     5.088    U_clk_div_100ms/CLK
    SLICE_X51Y12         FDCE                                         r  U_clk_div_100ms/r_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y12         FDCE (Prop_fdce_C_Q)         0.456     5.544 r  U_clk_div_100ms/r_counter_reg[4]/Q
                         net (fo=27, routed)          0.954     6.498    U_clk_div_100ms/r_counter[4]
    SLICE_X51Y13         LUT6 (Prop_lut6_I5_O)        0.124     6.622 r  U_clk_div_100ms/r_digit[0]_i_8/O
                         net (fo=1, routed)           0.797     7.419    U_clk_div_100ms/r_digit[0]_i_8_n_0
    SLICE_X51Y14         LUT6 (Prop_lut6_I0_O)        0.124     7.543 r  U_clk_div_100ms/r_digit[0]_i_6/O
                         net (fo=1, routed)           0.446     7.989    U_clk_div_100ms/r_digit[0]_i_6_n_0
    SLICE_X52Y15         LUT4 (Prop_lut4_I3_O)        0.124     8.113 r  U_clk_div_100ms/r_digit[0]_i_1/O
                         net (fo=14, routed)          0.817     8.931    U_clk_div_100ms/r_digit
    SLICE_X57Y16         FDCE                                         r  U_clk_div_100ms/r_digit_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.446    14.787    U_clk_div_100ms/CLK
    SLICE_X57Y16         FDCE                                         r  U_clk_div_100ms/r_digit_reg[9]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X57Y16         FDCE (Setup_fdce_C_CE)      -0.205    14.807    U_clk_div_100ms/r_digit_reg[9]
  -------------------------------------------------------------------
                         required time                         14.807    
                         arrival time                          -8.931    
  -------------------------------------------------------------------
                         slack                                  5.876    

Slack (MET) :             5.879ns  (required time - arrival time)
  Source:                 U_clk_div_100ms/r_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clk_div_100ms/r_digit_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.842ns  (logic 0.828ns (21.554%)  route 3.014ns (78.446%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.567     5.088    U_clk_div_100ms/CLK
    SLICE_X51Y12         FDCE                                         r  U_clk_div_100ms/r_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y12         FDCE (Prop_fdce_C_Q)         0.456     5.544 r  U_clk_div_100ms/r_counter_reg[4]/Q
                         net (fo=27, routed)          0.954     6.498    U_clk_div_100ms/r_counter[4]
    SLICE_X51Y13         LUT6 (Prop_lut6_I5_O)        0.124     6.622 r  U_clk_div_100ms/r_digit[0]_i_8/O
                         net (fo=1, routed)           0.797     7.419    U_clk_div_100ms/r_digit[0]_i_8_n_0
    SLICE_X51Y14         LUT6 (Prop_lut6_I0_O)        0.124     7.543 r  U_clk_div_100ms/r_digit[0]_i_6/O
                         net (fo=1, routed)           0.446     7.989    U_clk_div_100ms/r_digit[0]_i_6_n_0
    SLICE_X52Y15         LUT4 (Prop_lut4_I3_O)        0.124     8.113 r  U_clk_div_100ms/r_digit[0]_i_1/O
                         net (fo=14, routed)          0.816     8.930    U_clk_div_100ms/r_digit
    SLICE_X57Y14         FDCE                                         r  U_clk_div_100ms/r_digit_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.448    14.789    U_clk_div_100ms/CLK
    SLICE_X57Y14         FDCE                                         r  U_clk_div_100ms/r_digit_reg[0]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X57Y14         FDCE (Setup_fdce_C_CE)      -0.205    14.809    U_clk_div_100ms/r_digit_reg[0]
  -------------------------------------------------------------------
                         required time                         14.809    
                         arrival time                          -8.930    
  -------------------------------------------------------------------
                         slack                                  5.879    

Slack (MET) :             5.879ns  (required time - arrival time)
  Source:                 U_clk_div_100ms/r_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clk_div_100ms/r_digit_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.842ns  (logic 0.828ns (21.554%)  route 3.014ns (78.446%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.567     5.088    U_clk_div_100ms/CLK
    SLICE_X51Y12         FDCE                                         r  U_clk_div_100ms/r_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y12         FDCE (Prop_fdce_C_Q)         0.456     5.544 r  U_clk_div_100ms/r_counter_reg[4]/Q
                         net (fo=27, routed)          0.954     6.498    U_clk_div_100ms/r_counter[4]
    SLICE_X51Y13         LUT6 (Prop_lut6_I5_O)        0.124     6.622 r  U_clk_div_100ms/r_digit[0]_i_8/O
                         net (fo=1, routed)           0.797     7.419    U_clk_div_100ms/r_digit[0]_i_8_n_0
    SLICE_X51Y14         LUT6 (Prop_lut6_I0_O)        0.124     7.543 r  U_clk_div_100ms/r_digit[0]_i_6/O
                         net (fo=1, routed)           0.446     7.989    U_clk_div_100ms/r_digit[0]_i_6_n_0
    SLICE_X52Y15         LUT4 (Prop_lut4_I3_O)        0.124     8.113 r  U_clk_div_100ms/r_digit[0]_i_1/O
                         net (fo=14, routed)          0.816     8.930    U_clk_div_100ms/r_digit
    SLICE_X57Y14         FDCE                                         r  U_clk_div_100ms/r_digit_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.448    14.789    U_clk_div_100ms/CLK
    SLICE_X57Y14         FDCE                                         r  U_clk_div_100ms/r_digit_reg[1]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X57Y14         FDCE (Setup_fdce_C_CE)      -0.205    14.809    U_clk_div_100ms/r_digit_reg[1]
  -------------------------------------------------------------------
                         required time                         14.809    
                         arrival time                          -8.930    
  -------------------------------------------------------------------
                         slack                                  5.879    

Slack (MET) :             5.879ns  (required time - arrival time)
  Source:                 U_clk_div_100ms/r_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clk_div_100ms/r_digit_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.842ns  (logic 0.828ns (21.554%)  route 3.014ns (78.446%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.567     5.088    U_clk_div_100ms/CLK
    SLICE_X51Y12         FDCE                                         r  U_clk_div_100ms/r_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y12         FDCE (Prop_fdce_C_Q)         0.456     5.544 r  U_clk_div_100ms/r_counter_reg[4]/Q
                         net (fo=27, routed)          0.954     6.498    U_clk_div_100ms/r_counter[4]
    SLICE_X51Y13         LUT6 (Prop_lut6_I5_O)        0.124     6.622 r  U_clk_div_100ms/r_digit[0]_i_8/O
                         net (fo=1, routed)           0.797     7.419    U_clk_div_100ms/r_digit[0]_i_8_n_0
    SLICE_X51Y14         LUT6 (Prop_lut6_I0_O)        0.124     7.543 r  U_clk_div_100ms/r_digit[0]_i_6/O
                         net (fo=1, routed)           0.446     7.989    U_clk_div_100ms/r_digit[0]_i_6_n_0
    SLICE_X52Y15         LUT4 (Prop_lut4_I3_O)        0.124     8.113 r  U_clk_div_100ms/r_digit[0]_i_1/O
                         net (fo=14, routed)          0.816     8.930    U_clk_div_100ms/r_digit
    SLICE_X57Y14         FDCE                                         r  U_clk_div_100ms/r_digit_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.448    14.789    U_clk_div_100ms/CLK
    SLICE_X57Y14         FDCE                                         r  U_clk_div_100ms/r_digit_reg[2]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X57Y14         FDCE (Setup_fdce_C_CE)      -0.205    14.809    U_clk_div_100ms/r_digit_reg[2]
  -------------------------------------------------------------------
                         required time                         14.809    
                         arrival time                          -8.930    
  -------------------------------------------------------------------
                         slack                                  5.879    

Slack (MET) :             5.879ns  (required time - arrival time)
  Source:                 U_clk_div_100ms/r_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clk_div_100ms/r_digit_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.842ns  (logic 0.828ns (21.554%)  route 3.014ns (78.446%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.567     5.088    U_clk_div_100ms/CLK
    SLICE_X51Y12         FDCE                                         r  U_clk_div_100ms/r_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y12         FDCE (Prop_fdce_C_Q)         0.456     5.544 r  U_clk_div_100ms/r_counter_reg[4]/Q
                         net (fo=27, routed)          0.954     6.498    U_clk_div_100ms/r_counter[4]
    SLICE_X51Y13         LUT6 (Prop_lut6_I5_O)        0.124     6.622 r  U_clk_div_100ms/r_digit[0]_i_8/O
                         net (fo=1, routed)           0.797     7.419    U_clk_div_100ms/r_digit[0]_i_8_n_0
    SLICE_X51Y14         LUT6 (Prop_lut6_I0_O)        0.124     7.543 r  U_clk_div_100ms/r_digit[0]_i_6/O
                         net (fo=1, routed)           0.446     7.989    U_clk_div_100ms/r_digit[0]_i_6_n_0
    SLICE_X52Y15         LUT4 (Prop_lut4_I3_O)        0.124     8.113 r  U_clk_div_100ms/r_digit[0]_i_1/O
                         net (fo=14, routed)          0.816     8.930    U_clk_div_100ms/r_digit
    SLICE_X57Y14         FDCE                                         r  U_clk_div_100ms/r_digit_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.448    14.789    U_clk_div_100ms/CLK
    SLICE_X57Y14         FDCE                                         r  U_clk_div_100ms/r_digit_reg[3]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X57Y14         FDCE (Setup_fdce_C_CE)      -0.205    14.809    U_clk_div_100ms/r_digit_reg[3]
  -------------------------------------------------------------------
                         required time                         14.809    
                         arrival time                          -8.930    
  -------------------------------------------------------------------
                         slack                                  5.879    

Slack (MET) :             6.018ns  (required time - arrival time)
  Source:                 U_clk_div_100ms/r_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clk_div_100ms/r_digit_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.702ns  (logic 0.828ns (22.368%)  route 2.874ns (77.632%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.567     5.088    U_clk_div_100ms/CLK
    SLICE_X51Y12         FDCE                                         r  U_clk_div_100ms/r_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y12         FDCE (Prop_fdce_C_Q)         0.456     5.544 r  U_clk_div_100ms/r_counter_reg[4]/Q
                         net (fo=27, routed)          0.954     6.498    U_clk_div_100ms/r_counter[4]
    SLICE_X51Y13         LUT6 (Prop_lut6_I5_O)        0.124     6.622 r  U_clk_div_100ms/r_digit[0]_i_8/O
                         net (fo=1, routed)           0.797     7.419    U_clk_div_100ms/r_digit[0]_i_8_n_0
    SLICE_X51Y14         LUT6 (Prop_lut6_I0_O)        0.124     7.543 r  U_clk_div_100ms/r_digit[0]_i_6/O
                         net (fo=1, routed)           0.446     7.989    U_clk_div_100ms/r_digit[0]_i_6_n_0
    SLICE_X52Y15         LUT4 (Prop_lut4_I3_O)        0.124     8.113 r  U_clk_div_100ms/r_digit[0]_i_1/O
                         net (fo=14, routed)          0.677     8.790    U_clk_div_100ms/r_digit
    SLICE_X57Y15         FDCE                                         r  U_clk_div_100ms/r_digit_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.447    14.788    U_clk_div_100ms/CLK
    SLICE_X57Y15         FDCE                                         r  U_clk_div_100ms/r_digit_reg[4]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X57Y15         FDCE (Setup_fdce_C_CE)      -0.205    14.808    U_clk_div_100ms/r_digit_reg[4]
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                          -8.790    
  -------------------------------------------------------------------
                         slack                                  6.018    

Slack (MET) :             6.018ns  (required time - arrival time)
  Source:                 U_clk_div_100ms/r_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clk_div_100ms/r_digit_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.702ns  (logic 0.828ns (22.368%)  route 2.874ns (77.632%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.567     5.088    U_clk_div_100ms/CLK
    SLICE_X51Y12         FDCE                                         r  U_clk_div_100ms/r_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y12         FDCE (Prop_fdce_C_Q)         0.456     5.544 r  U_clk_div_100ms/r_counter_reg[4]/Q
                         net (fo=27, routed)          0.954     6.498    U_clk_div_100ms/r_counter[4]
    SLICE_X51Y13         LUT6 (Prop_lut6_I5_O)        0.124     6.622 r  U_clk_div_100ms/r_digit[0]_i_8/O
                         net (fo=1, routed)           0.797     7.419    U_clk_div_100ms/r_digit[0]_i_8_n_0
    SLICE_X51Y14         LUT6 (Prop_lut6_I0_O)        0.124     7.543 r  U_clk_div_100ms/r_digit[0]_i_6/O
                         net (fo=1, routed)           0.446     7.989    U_clk_div_100ms/r_digit[0]_i_6_n_0
    SLICE_X52Y15         LUT4 (Prop_lut4_I3_O)        0.124     8.113 r  U_clk_div_100ms/r_digit[0]_i_1/O
                         net (fo=14, routed)          0.677     8.790    U_clk_div_100ms/r_digit
    SLICE_X57Y15         FDCE                                         r  U_clk_div_100ms/r_digit_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.447    14.788    U_clk_div_100ms/CLK
    SLICE_X57Y15         FDCE                                         r  U_clk_div_100ms/r_digit_reg[5]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X57Y15         FDCE (Setup_fdce_C_CE)      -0.205    14.808    U_clk_div_100ms/r_digit_reg[5]
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                          -8.790    
  -------------------------------------------------------------------
                         slack                                  6.018    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U_clk_div_100ms/r_digit_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clk_div_100ms/r_digit_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.564     1.447    U_clk_div_100ms/CLK
    SLICE_X57Y15         FDCE                                         r  U_clk_div_100ms/r_digit_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y15         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  U_clk_div_100ms/r_digit_reg[7]/Q
                         net (fo=28, routed)          0.120     1.708    U_clk_div_100ms/out[7]
    SLICE_X57Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.816 r  U_clk_div_100ms/r_digit_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.816    U_clk_div_100ms/r_digit_reg[4]_i_1_n_4
    SLICE_X57Y15         FDCE                                         r  U_clk_div_100ms/r_digit_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.831     1.958    U_clk_div_100ms/CLK
    SLICE_X57Y15         FDCE                                         r  U_clk_div_100ms/r_digit_reg[7]/C
                         clock pessimism             -0.511     1.447    
    SLICE_X57Y15         FDCE (Hold_fdce_C_D)         0.105     1.552    U_clk_div_100ms/r_digit_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U_clk_div_100ms/r_digit_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clk_div_100ms/r_digit_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.564     1.447    U_clk_div_100ms/CLK
    SLICE_X57Y14         FDCE                                         r  U_clk_div_100ms/r_digit_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y14         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  U_clk_div_100ms/r_digit_reg[3]/Q
                         net (fo=24, routed)          0.120     1.708    U_clk_div_100ms/out[3]
    SLICE_X57Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.816 r  U_clk_div_100ms/r_digit_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.816    U_clk_div_100ms/r_digit_reg[0]_i_2_n_4
    SLICE_X57Y14         FDCE                                         r  U_clk_div_100ms/r_digit_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.832     1.959    U_clk_div_100ms/CLK
    SLICE_X57Y14         FDCE                                         r  U_clk_div_100ms/r_digit_reg[3]/C
                         clock pessimism             -0.512     1.447    
    SLICE_X57Y14         FDCE (Hold_fdce_C_D)         0.105     1.552    U_clk_div_100ms/r_digit_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U_clk_div_100ms/r_digit_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clk_div_100ms/r_digit_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.563     1.446    U_clk_div_100ms/CLK
    SLICE_X57Y16         FDCE                                         r  U_clk_div_100ms/r_digit_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y16         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  U_clk_div_100ms/r_digit_reg[11]/Q
                         net (fo=46, routed)          0.120     1.707    U_clk_div_100ms/out[11]
    SLICE_X57Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  U_clk_div_100ms/r_digit_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.815    U_clk_div_100ms/r_digit_reg[8]_i_1_n_4
    SLICE_X57Y16         FDCE                                         r  U_clk_div_100ms/r_digit_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.830     1.957    U_clk_div_100ms/CLK
    SLICE_X57Y16         FDCE                                         r  U_clk_div_100ms/r_digit_reg[11]/C
                         clock pessimism             -0.511     1.446    
    SLICE_X57Y16         FDCE (Hold_fdce_C_D)         0.105     1.551    U_clk_div_100ms/r_digit_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 U_clk_div_100ms/r_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clk_div_100ms/r_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.209ns (51.767%)  route 0.195ns (48.233%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.562     1.445    U_clk_div_100ms/CLK
    SLICE_X52Y15         FDCE                                         r  U_clk_div_100ms/r_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y15         FDCE (Prop_fdce_C_Q)         0.164     1.609 f  U_clk_div_100ms/r_counter_reg[15]/Q
                         net (fo=26, routed)          0.195     1.804    U_clk_div_100ms/r_counter[15]
    SLICE_X52Y14         LUT6 (Prop_lut6_I2_O)        0.045     1.849 r  U_clk_div_100ms/r_counter[9]_i_1__0/O
                         net (fo=1, routed)           0.000     1.849    U_clk_div_100ms/r_counter_0[9]
    SLICE_X52Y14         FDCE                                         r  U_clk_div_100ms/r_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.832     1.959    U_clk_div_100ms/CLK
    SLICE_X52Y14         FDCE                                         r  U_clk_div_100ms/r_counter_reg[9]/C
                         clock pessimism             -0.499     1.460    
    SLICE_X52Y14         FDCE (Hold_fdce_C_D)         0.121     1.581    U_clk_div_100ms/r_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 U_clk_div_100ms/r_digit_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clk_div_100ms/r_digit_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.562     1.445    U_clk_div_100ms/CLK
    SLICE_X57Y17         FDCE                                         r  U_clk_div_100ms/r_digit_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y17         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  U_clk_div_100ms/r_digit_reg[12]/Q
                         net (fo=42, routed)          0.117     1.703    U_clk_div_100ms/out[12]
    SLICE_X57Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.818 r  U_clk_div_100ms/r_digit_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.818    U_clk_div_100ms/r_digit_reg[12]_i_1_n_7
    SLICE_X57Y17         FDCE                                         r  U_clk_div_100ms/r_digit_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.829     1.956    U_clk_div_100ms/CLK
    SLICE_X57Y17         FDCE                                         r  U_clk_div_100ms/r_digit_reg[12]/C
                         clock pessimism             -0.511     1.445    
    SLICE_X57Y17         FDCE (Hold_fdce_C_D)         0.105     1.550    U_clk_div_100ms/r_digit_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 U_clk_div_100ms/r_digit_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clk_div_100ms/r_digit_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.564     1.447    U_clk_div_100ms/CLK
    SLICE_X57Y15         FDCE                                         r  U_clk_div_100ms/r_digit_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y15         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  U_clk_div_100ms/r_digit_reg[4]/Q
                         net (fo=25, routed)          0.117     1.705    U_clk_div_100ms/out[4]
    SLICE_X57Y15         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.820 r  U_clk_div_100ms/r_digit_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.820    U_clk_div_100ms/r_digit_reg[4]_i_1_n_7
    SLICE_X57Y15         FDCE                                         r  U_clk_div_100ms/r_digit_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.831     1.958    U_clk_div_100ms/CLK
    SLICE_X57Y15         FDCE                                         r  U_clk_div_100ms/r_digit_reg[4]/C
                         clock pessimism             -0.511     1.447    
    SLICE_X57Y15         FDCE (Hold_fdce_C_D)         0.105     1.552    U_clk_div_100ms/r_digit_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 U_clk_div_100ms/r_digit_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clk_div_100ms/r_digit_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.563     1.446    U_clk_div_100ms/CLK
    SLICE_X57Y16         FDCE                                         r  U_clk_div_100ms/r_digit_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y16         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  U_clk_div_100ms/r_digit_reg[8]/Q
                         net (fo=29, routed)          0.117     1.704    U_clk_div_100ms/out[8]
    SLICE_X57Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.819 r  U_clk_div_100ms/r_digit_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.819    U_clk_div_100ms/r_digit_reg[8]_i_1_n_7
    SLICE_X57Y16         FDCE                                         r  U_clk_div_100ms/r_digit_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.830     1.957    U_clk_div_100ms/CLK
    SLICE_X57Y16         FDCE                                         r  U_clk_div_100ms/r_digit_reg[8]/C
                         clock pessimism             -0.511     1.446    
    SLICE_X57Y16         FDCE (Hold_fdce_C_D)         0.105     1.551    U_clk_div_100ms/r_digit_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 U_clk_div_100ms/r_digit_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clk_div_100ms/r_digit_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.564     1.447    U_clk_div_100ms/CLK
    SLICE_X57Y14         FDCE                                         r  U_clk_div_100ms/r_digit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y14         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  U_clk_div_100ms/r_digit_reg[2]/Q
                         net (fo=21, routed)          0.122     1.710    U_clk_div_100ms/out[2]
    SLICE_X57Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.821 r  U_clk_div_100ms/r_digit_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.821    U_clk_div_100ms/r_digit_reg[0]_i_2_n_5
    SLICE_X57Y14         FDCE                                         r  U_clk_div_100ms/r_digit_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.832     1.959    U_clk_div_100ms/CLK
    SLICE_X57Y14         FDCE                                         r  U_clk_div_100ms/r_digit_reg[2]/C
                         clock pessimism             -0.512     1.447    
    SLICE_X57Y14         FDCE (Hold_fdce_C_D)         0.105     1.552    U_clk_div_100ms/r_digit_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 U_clk_div_100ms/r_digit_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clk_div_100ms/r_digit_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.564     1.447    U_clk_div_100ms/CLK
    SLICE_X57Y15         FDCE                                         r  U_clk_div_100ms/r_digit_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y15         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  U_clk_div_100ms/r_digit_reg[6]/Q
                         net (fo=29, routed)          0.122     1.710    U_clk_div_100ms/out[6]
    SLICE_X57Y15         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.821 r  U_clk_div_100ms/r_digit_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.821    U_clk_div_100ms/r_digit_reg[4]_i_1_n_5
    SLICE_X57Y15         FDCE                                         r  U_clk_div_100ms/r_digit_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.831     1.958    U_clk_div_100ms/CLK
    SLICE_X57Y15         FDCE                                         r  U_clk_div_100ms/r_digit_reg[6]/C
                         clock pessimism             -0.511     1.447    
    SLICE_X57Y15         FDCE (Hold_fdce_C_D)         0.105     1.552    U_clk_div_100ms/r_digit_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 U_clk_div_100ms/r_digit_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clk_div_100ms/r_digit_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.563     1.446    U_clk_div_100ms/CLK
    SLICE_X57Y16         FDCE                                         r  U_clk_div_100ms/r_digit_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y16         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  U_clk_div_100ms/r_digit_reg[10]/Q
                         net (fo=42, routed)          0.122     1.709    U_clk_div_100ms/out[10]
    SLICE_X57Y16         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.820 r  U_clk_div_100ms/r_digit_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.820    U_clk_div_100ms/r_digit_reg[8]_i_1_n_5
    SLICE_X57Y16         FDCE                                         r  U_clk_div_100ms/r_digit_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.830     1.957    U_clk_div_100ms/CLK
    SLICE_X57Y16         FDCE                                         r  U_clk_div_100ms/r_digit_reg[10]/C
                         clock pessimism             -0.511     1.446    
    SLICE_X57Y16         FDCE (Hold_fdce_C_D)         0.105     1.551    U_clk_div_100ms/r_digit_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X49Y15   U_clk_div_100ms/r_counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X49Y16   U_clk_div_100ms/r_counter_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y16   U_clk_div_100ms/r_counter_reg[18]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y16   U_clk_div_100ms/r_counter_reg[19]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y12   U_clk_div_100ms/r_counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y16   U_clk_div_100ms/r_counter_reg[20]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y16   U_clk_div_100ms/r_counter_reg[21]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y16   U_clk_div_100ms/r_counter_reg[22]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y16   U_clk_div_100ms/r_counter_reg[23]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y13   U_clk_div_100ms/r_counter_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y13   U_clk_div_100ms/r_counter_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y13   U_clk_div_100ms/r_counter_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y13   U_clk_div_100ms/r_counter_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y14   U_clk_div_100ms/r_counter_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y16   U_clk_div_100ms/r_digit_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y16   U_clk_div_100ms/r_digit_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y15   U_clk_div_100ms/r_digit_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y15   U_clk_div_100ms/r_digit_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y15   U_clk_div_100ms/r_digit_reg[6]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y16   U_clk_div_100ms/r_counter_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y12   U_clk_div_100ms/r_counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y12   U_clk_div_100ms/r_counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y12   U_clk_div_100ms/r_counter_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y12   U_clk_div_100ms/r_counter_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y17   U_clk_div_100ms/r_digit_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y17   U_clk_div_100ms/r_digit_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y12   U_fnd_controller/U_clk_div/r_clk_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y10   U_fnd_controller/U_clk_div/r_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y11   U_fnd_controller/U_clk_div/r_counter_reg[10]/C



