// Seed: 487192581
`timescale 1 ps / 1 ps
module module_0 (
    input logic id_0,
    output id_1
);
  type_5(
      1, 1'b0, id_1
  );
  logic id_2;
  assign id_2#(.id_2(id_2)) = id_0;
  assign id_1 = 1'd0;
  logic id_3;
endmodule
