{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1389334522535 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1389334522535 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 10 13:15:22 2014 " "Processing started: Fri Jan 10 13:15:22 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1389334522535 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1389334522535 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off simpleCPU -c simpleCPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off simpleCPU -c simpleCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1389334522535 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1389334523285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1389334523363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1389334523363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub.v 1 1 " "Found 1 design units, including 1 entities, in source file sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 SUB " "Found entity 1: SUB" {  } { { "SUB.v" "" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/SUB.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1389334523363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1389334523363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul.v 1 1 " "Found 1 design units, including 1 entities, in source file mul.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUL " "Found entity 1: MUL" {  } { { "MUL.v" "" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/MUL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1389334523379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1389334523379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div.v 1 1 " "Found 1 design units, including 1 entities, in source file div.v" { { "Info" "ISGN_ENTITY_NAME" "1 DIV " "Found entity 1: DIV" {  } { { "DIV.v" "" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/DIV.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1389334523379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1389334523379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp.v 1 1 " "Found 1 design units, including 1 entities, in source file comp.v" { { "Info" "ISGN_ENTITY_NAME" "1 COMP " "Found entity 1: COMP" {  } { { "COMP.v" "" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/COMP.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1389334523379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1389334523379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add.v 1 1 " "Found 1 design units, including 1 entities, in source file add.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADD " "Found entity 1: ADD" {  } { { "ADD.v" "" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/ADD.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1389334523379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1389334523379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_right.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_right.v" { { "Info" "ISGN_ENTITY_NAME" "1 SHIFT_RIGHT " "Found entity 1: SHIFT_RIGHT" {  } { { "SHIFT_RIGHT.v" "" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/SHIFT_RIGHT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1389334523394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1389334523394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_left.v" { { "Info" "ISGN_ENTITY_NAME" "1 SHIFT_LEFT " "Found entity 1: SHIFT_LEFT" {  } { { "SHIFT_LEFT.v" "" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/SHIFT_LEFT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1389334523394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1389334523394 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "OV ov ALU.v(10) " "Verilog HDL Declaration information at ALU.v(10): object \"OV\" differs only in case from object \"ov\" in the same scope" {  } { { "ALU.v" "" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/ALU.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1389334523394 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C c ALU.v(10) " "Verilog HDL Declaration information at ALU.v(10): object \"C\" differs only in case from object \"c\" in the same scope" {  } { { "ALU.v" "" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/ALU.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1389334523394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1389334523394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1389334523394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simplecpu.v 1 1 " "Found 1 design units, including 1 entities, in source file simplecpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 simpleCPU " "Found entity 1: simpleCPU" {  } { { "simpleCPU.v" "" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/simpleCPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1389334523410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1389334523410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_Reg " "Found entity 1: testbench_Reg" {  } { { "testbench_Reg.v" "" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/testbench_Reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1389334523410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1389334523410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Found entity 1: RegFile" {  } { { "RegFile.v" "" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/RegFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1389334523410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1389334523410 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Regs.v(187) " "Verilog HDL information at Regs.v(187): always construct contains both blocking and non-blocking assignments" {  } { { "Regs.v" "" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/Regs.v" 187 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1389334523410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regs.v 11 11 " "Found 11 design units, including 11 entities, in source file regs.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "Regs.v" "" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/Regs.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1389334523410 ""} { "Info" "ISGN_ENTITY_NAME" "2 status_reg " "Found entity 2: status_reg" {  } { { "Regs.v" "" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/Regs.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1389334523410 ""} { "Info" "ISGN_ENTITY_NAME" "3 linkReg " "Found entity 3: linkReg" {  } { { "Regs.v" "" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/Regs.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1389334523410 ""} { "Info" "ISGN_ENTITY_NAME" "4 data_buffer " "Found entity 4: data_buffer" {  } { { "Regs.v" "" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/Regs.v" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1389334523410 ""} { "Info" "ISGN_ENTITY_NAME" "5 segReg " "Found entity 5: segReg" {  } { { "Regs.v" "" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/Regs.v" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1389334523410 ""} { "Info" "ISGN_ENTITY_NAME" "6 LEDH_reg " "Found entity 6: LEDH_reg" {  } { { "Regs.v" "" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/Regs.v" 95 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1389334523410 ""} { "Info" "ISGN_ENTITY_NAME" "7 LEDL_reg " "Found entity 7: LEDL_reg" {  } { { "Regs.v" "" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/Regs.v" 108 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1389334523410 ""} { "Info" "ISGN_ENTITY_NAME" "8 BtnH_reg " "Found entity 8: BtnH_reg" {  } { { "Regs.v" "" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/Regs.v" 121 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1389334523410 ""} { "Info" "ISGN_ENTITY_NAME" "9 BtnL_reg " "Found entity 9: BtnL_reg" {  } { { "Regs.v" "" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/Regs.v" 134 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1389334523410 ""} { "Info" "ISGN_ENTITY_NAME" "10 instruction_reg " "Found entity 10: instruction_reg" {  } { { "Regs.v" "" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/Regs.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1389334523410 ""} { "Info" "ISGN_ENTITY_NAME" "11 simple_reg_8b " "Found entity 11: simple_reg_8b" {  } { { "Regs.v" "" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/Regs.v" 177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1389334523410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1389334523410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_CPU " "Found entity 1: testbench_CPU" {  } { { "testbench_CPU.v" "" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/testbench_CPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1389334523425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1389334523425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_pc.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_PC " "Found entity 1: testbench_PC" {  } { { "testbench_PC.v" "" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/testbench_PC.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1389334523425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1389334523425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxes.v 3 3 " "Found 3 design units, including 3 entities, in source file muxes.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_x " "Found entity 1: Mux_x" {  } { { "Muxes.v" "" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/Muxes.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1389334523425 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mux_y " "Found entity 2: Mux_y" {  } { { "Muxes.v" "" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/Muxes.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1389334523425 ""} { "Info" "ISGN_ENTITY_NAME" "3 Mux_data_reg " "Found entity 3: Mux_data_reg" {  } { { "Muxes.v" "" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/Muxes.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1389334523425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1389334523425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_x.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_x.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_x " "Found entity 1: mux_x" {  } { { "mux_x.v" "" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/mux_x.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1389334523425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1389334523425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_3l_8b.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_3l_8b.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3L_8b " "Found entity 1: mux_3L_8b" {  } { { "mux_3L_8b.v" "" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/mux_3L_8b.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1389334523441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1389334523441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram2port.v 1 1 " "Found 1 design units, including 1 entities, in source file ram2port.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM2port " "Found entity 1: RAM2port" {  } { { "RAM2port.v" "" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/RAM2port.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1389334523441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1389334523441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_8b.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2_8b.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_8b " "Found entity 1: mux2_8b" {  } { { "mux2_8b.v" "" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/mux2_8b.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1389334523441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1389334523441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8_16b.v 1 1 " "Found 1 design units, including 1 entities, in source file mux8_16b.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux8_16b " "Found entity 1: mux8_16b" {  } { { "mux8_16b.v" "" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/mux8_16b.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1389334523441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1389334523441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.v" "" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1389334523457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1389334523457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16_16b.v 1 1 " "Found 1 design units, including 1 entities, in source file mux16_16b.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux16_16b " "Found entity 1: mux16_16b" {  } { { "mux16_16b.v" "" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/mux16_16b.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1389334523457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1389334523457 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "simpleCPU " "Elaborating entity \"simpleCPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1389334523582 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[16\] simpleCPU.v(6) " "Output port \"LEDR\[16\]\" at simpleCPU.v(6) has no driver" {  } { { "simpleCPU.v" "" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/simpleCPU.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1389334523582 "|simpleCPU"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG simpleCPU.v(7) " "Output port \"LEDG\" at simpleCPU.v(7) has no driver" {  } { { "simpleCPU.v" "" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/simpleCPU.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1389334523582 "|simpleCPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:u1 " "Elaborating entity \"controller\" for hierarchy \"controller:u1\"" {  } { { "simpleCPU.v" "u1" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/simpleCPU.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334523582 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "OV controller.v(93) " "Verilog HDL or VHDL warning at controller.v(93): object \"OV\" assigned a value but never read" {  } { { "controller.v" "" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/controller.v" 93 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1389334523582 "|simpleCPU|controller:u1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "C controller.v(93) " "Verilog HDL or VHDL warning at controller.v(93): object \"C\" assigned a value but never read" {  } { { "controller.v" "" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/controller.v" 93 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1389334523582 "|simpleCPU|controller:u1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "B controller.v(93) " "Verilog HDL or VHDL warning at controller.v(93): object \"B\" assigned a value but never read" {  } { { "controller.v" "" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/controller.v" 93 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1389334523582 "|simpleCPU|controller:u1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Z controller.v(93) " "Verilog HDL or VHDL warning at controller.v(93): object \"Z\" assigned a value but never read" {  } { { "controller.v" "" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/controller.v" 93 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1389334523582 "|simpleCPU|controller:u1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DIV0 controller.v(93) " "Verilog HDL or VHDL warning at controller.v(93): object \"DIV0\" assigned a value but never read" {  } { { "controller.v" "" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/controller.v" 93 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1389334523597 "|simpleCPU|controller:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:u2 " "Elaborating entity \"datapath\" for hierarchy \"datapath:u2\"" {  } { { "simpleCPU.v" "u2" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/simpleCPU.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334523597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_buffer datapath:u2\|data_buffer:bus2MSBBuff " "Elaborating entity \"data_buffer\" for hierarchy \"datapath:u2\|data_buffer:bus2MSBBuff\"" {  } { { "datapath.v" "bus2MSBBuff" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/datapath.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334523597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_reg_8b datapath:u2\|data_buffer:bus2MSBBuff\|simple_reg_8b:u0 " "Elaborating entity \"simple_reg_8b\" for hierarchy \"datapath:u2\|data_buffer:bus2MSBBuff\|simple_reg_8b:u0\"" {  } { { "Regs.v" "u0" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/Regs.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334523613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_data_reg datapath:u2\|Mux_data_reg:muxDataReg " "Elaborating entity \"Mux_data_reg\" for hierarchy \"datapath:u2\|Mux_data_reg:muxDataReg\"" {  } { { "datapath.v" "muxDataReg" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/datapath.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334523613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_8b datapath:u2\|Mux_data_reg:muxDataReg\|mux2_8b:u0 " "Elaborating entity \"mux2_8b\" for hierarchy \"datapath:u2\|Mux_data_reg:muxDataReg\|mux2_8b:u0\"" {  } { { "Muxes.v" "u0" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/Muxes.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334523629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux datapath:u2\|Mux_data_reg:muxDataReg\|mux2_8b:u0\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"datapath:u2\|Mux_data_reg:muxDataReg\|mux2_8b:u0\|lpm_mux:LPM_MUX_component\"" {  } { { "mux2_8b.v" "LPM_MUX_component" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/mux2_8b.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334523660 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:u2\|Mux_data_reg:muxDataReg\|mux2_8b:u0\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"datapath:u2\|Mux_data_reg:muxDataReg\|mux2_8b:u0\|lpm_mux:LPM_MUX_component\"" {  } { { "mux2_8b.v" "" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/mux2_8b.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1389334523660 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:u2\|Mux_data_reg:muxDataReg\|mux2_8b:u0\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"datapath:u2\|Mux_data_reg:muxDataReg\|mux2_8b:u0\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 2 " "Parameter \"lpm_size\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334523660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334523660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334523660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334523660 ""}  } { { "mux2_8b.v" "" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/mux2_8b.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1389334523660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_smc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_smc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_smc " "Found entity 1: mux_smc" {  } { { "db/mux_smc.tdf" "" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/db/mux_smc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1389334523800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1389334523800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_smc datapath:u2\|Mux_data_reg:muxDataReg\|mux2_8b:u0\|lpm_mux:LPM_MUX_component\|mux_smc:auto_generated " "Elaborating entity \"mux_smc\" for hierarchy \"datapath:u2\|Mux_data_reg:muxDataReg\|mux2_8b:u0\|lpm_mux:LPM_MUX_component\|mux_smc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334523800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFile datapath:u2\|RegFile:regFile " "Elaborating entity \"RegFile\" for hierarchy \"datapath:u2\|RegFile:regFile\"" {  } { { "datapath.v" "regFile" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/datapath.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334523816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter datapath:u2\|program_counter:PC " "Elaborating entity \"program_counter\" for hierarchy \"datapath:u2\|program_counter:PC\"" {  } { { "datapath.v" "PC" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/datapath.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334523832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_reg datapath:u2\|instruction_reg:IR " "Elaborating entity \"instruction_reg\" for hierarchy \"datapath:u2\|instruction_reg:IR\"" {  } { { "datapath.v" "IR" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/datapath.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334523832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_x datapath:u2\|Mux_x:mux1 " "Elaborating entity \"Mux_x\" for hierarchy \"datapath:u2\|Mux_x:mux1\"" {  } { { "datapath.v" "mux1" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/datapath.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334523832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_x datapath:u2\|Mux_x:mux1\|mux_x:u0 " "Elaborating entity \"mux_x\" for hierarchy \"datapath:u2\|Mux_x:mux1\|mux_x:u0\"" {  } { { "Muxes.v" "u0" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/Muxes.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334523847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux datapath:u2\|Mux_x:mux1\|mux_x:u0\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"datapath:u2\|Mux_x:mux1\|mux_x:u0\|lpm_mux:LPM_MUX_component\"" {  } { { "mux_x.v" "LPM_MUX_component" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/mux_x.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334523847 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:u2\|Mux_x:mux1\|mux_x:u0\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"datapath:u2\|Mux_x:mux1\|mux_x:u0\|lpm_mux:LPM_MUX_component\"" {  } { { "mux_x.v" "" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/mux_x.v" 72 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1389334523847 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:u2\|Mux_x:mux1\|mux_x:u0\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"datapath:u2\|Mux_x:mux1\|mux_x:u0\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 4 " "Parameter \"lpm_size\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334523847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334523847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334523847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 2 " "Parameter \"lpm_widths\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334523847 ""}  } { { "mux_x.v" "" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/mux_x.v" 72 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1389334523847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_eoc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_eoc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_eoc " "Found entity 1: mux_eoc" {  } { { "db/mux_eoc.tdf" "" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/db/mux_eoc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1389334523972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1389334523972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_eoc datapath:u2\|Mux_x:mux1\|mux_x:u0\|lpm_mux:LPM_MUX_component\|mux_eoc:auto_generated " "Elaborating entity \"mux_eoc\" for hierarchy \"datapath:u2\|Mux_x:mux1\|mux_x:u0\|lpm_mux:LPM_MUX_component\|mux_eoc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334523972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segReg datapath:u2\|segReg:SR " "Elaborating entity \"segReg\" for hierarchy \"datapath:u2\|segReg:SR\"" {  } { { "datapath.v" "SR" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/datapath.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334523988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "linkReg datapath:u2\|linkReg:LR " "Elaborating entity \"linkReg\" for hierarchy \"datapath:u2\|linkReg:LR\"" {  } { { "datapath.v" "LR" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/datapath.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334523988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LEDL_reg datapath:u2\|LEDL_reg:LEDHR " "Elaborating entity \"LEDL_reg\" for hierarchy \"datapath:u2\|LEDL_reg:LEDHR\"" {  } { { "datapath.v" "LEDHR" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/datapath.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334524004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BtnH_reg datapath:u2\|BtnH_reg:BTNHR " "Elaborating entity \"BtnH_reg\" for hierarchy \"datapath:u2\|BtnH_reg:BTNHR\"" {  } { { "datapath.v" "BTNHR" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/datapath.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334524019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BtnL_reg datapath:u2\|BtnL_reg:BTNLR " "Elaborating entity \"BtnL_reg\" for hierarchy \"datapath:u2\|BtnL_reg:BTNLR\"" {  } { { "datapath.v" "BTNLR" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/datapath.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334524035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM2port datapath:u2\|RAM2port:memory " "Elaborating entity \"RAM2port\" for hierarchy \"datapath:u2\|RAM2port:memory\"" {  } { { "datapath.v" "memory" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/datapath.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334524050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram datapath:u2\|RAM2port:memory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"datapath:u2\|RAM2port:memory\|altsyncram:altsyncram_component\"" {  } { { "RAM2port.v" "altsyncram_component" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/RAM2port.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334524113 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:u2\|RAM2port:memory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"datapath:u2\|RAM2port:memory\|altsyncram:altsyncram_component\"" {  } { { "RAM2port.v" "" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/RAM2port.v" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1389334524113 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:u2\|RAM2port:memory\|altsyncram:altsyncram_component " "Instantiated megafunction \"datapath:u2\|RAM2port:memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334524113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334524113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334524113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334524113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334524113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334524113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../mem.hex " "Parameter \"init_file\" = \"../mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334524113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_B " "Parameter \"init_file_layout\" = \"PORT_B\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334524113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334524113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334524113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334524113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334524113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334524113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334524113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334524113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334524113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334524113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334524113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334524113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334524113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334524113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334524113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334524113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334524113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334524113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334524113 ""}  } { { "RAM2port.v" "" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/RAM2port.v" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1389334524113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fcb2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fcb2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fcb2 " "Found entity 1: altsyncram_fcb2" {  } { { "db/altsyncram_fcb2.tdf" "" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/db/altsyncram_fcb2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1389334524238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1389334524238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fcb2 datapath:u2\|RAM2port:memory\|altsyncram:altsyncram_component\|altsyncram_fcb2:auto_generated " "Elaborating entity \"altsyncram_fcb2\" for hierarchy \"datapath:u2\|RAM2port:memory\|altsyncram:altsyncram_component\|altsyncram_fcb2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334524238 ""}
{ "Warning" "WMIO_MIO_BYTE_HEX_WORD_READ" "mem.hex " "Byte addressed memory initialization file \"mem.hex\" was read in the word-addressed format" {  } { { "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/mem.hex" "" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/mem.hex" 1 -1 0 } }  } 0 113007 "Byte addressed memory initialization file \"%1!s!\" was read in the word-addressed format" 0 0 "Quartus II" 0 -1 1389334524254 ""}
{ "Critical Warning" "WCDB_CDB_MORE_INI_CONTENT" "1024 1025 D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/mem.hex " "Memory depth (1024) in the design file differs from memory depth (1025) in the Memory Initialization File \"D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/mem.hex\" -- truncated remaining initial content value to fit RAM" {  } { { "RAM2port.v" "" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/RAM2port.v" 97 0 0 } }  } 1 127004 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- truncated remaining initial content value to fit RAM" 0 0 "Quartus II" 0 -1 1389334524269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU datapath:u2\|ALU:dpALU " "Elaborating entity \"ALU\" for hierarchy \"datapath:u2\|ALU:dpALU\"" {  } { { "datapath.v" "dpALU" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/datapath.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334524300 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C ALU.v(43) " "Inferred latch for \"C\" at ALU.v(43)" {  } { { "ALU.v" "" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/ALU.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1389334524316 "|simpleCPU|datapath:u2|ALU:dpALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OV ALU.v(42) " "Inferred latch for \"OV\" at ALU.v(42)" {  } { { "ALU.v" "" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/ALU.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1389334524316 "|simpleCPU|datapath:u2|ALU:dpALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV0 ALU.v(41) " "Inferred latch for \"DIV0\" at ALU.v(41)" {  } { { "ALU.v" "" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/ALU.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1389334524316 "|simpleCPU|datapath:u2|ALU:dpALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T ALU.v(39) " "Inferred latch for \"T\" at ALU.v(39)" {  } { { "ALU.v" "" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1389334524316 "|simpleCPU|datapath:u2|ALU:dpALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B ALU.v(38) " "Inferred latch for \"B\" at ALU.v(38)" {  } { { "ALU.v" "" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/ALU.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1389334524316 "|simpleCPU|datapath:u2|ALU:dpALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD datapath:u2\|ALU:dpALU\|ADD:U0 " "Elaborating entity \"ADD\" for hierarchy \"datapath:u2\|ALU:dpALU\|ADD:U0\"" {  } { { "ALU.v" "U0" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/ALU.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334524316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub datapath:u2\|ALU:dpALU\|ADD:U0\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"datapath:u2\|ALU:dpALU\|ADD:U0\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "ADD.v" "LPM_ADD_SUB_component" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/ADD.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334524347 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:u2\|ALU:dpALU\|ADD:U0\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"datapath:u2\|ALU:dpALU\|ADD:U0\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "ADD.v" "" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/ADD.v" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1389334524363 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:u2\|ALU:dpALU\|ADD:U0\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"datapath:u2\|ALU:dpALU\|ADD:U0\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334524363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334524363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334524363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334524363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334524363 ""}  } { { "ADD.v" "" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/ADD.v" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1389334524363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_laj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_laj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_laj " "Found entity 1: add_sub_laj" {  } { { "db/add_sub_laj.tdf" "" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/db/add_sub_laj.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1389334524472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1389334524472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_laj datapath:u2\|ALU:dpALU\|ADD:U0\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_laj:auto_generated " "Elaborating entity \"add_sub_laj\" for hierarchy \"datapath:u2\|ALU:dpALU\|ADD:U0\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_laj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334524472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUB datapath:u2\|ALU:dpALU\|SUB:U1 " "Elaborating entity \"SUB\" for hierarchy \"datapath:u2\|ALU:dpALU\|SUB:U1\"" {  } { { "ALU.v" "U1" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/ALU.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334524488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub datapath:u2\|ALU:dpALU\|SUB:U1\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"datapath:u2\|ALU:dpALU\|SUB:U1\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "SUB.v" "LPM_ADD_SUB_component" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/SUB.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334524504 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:u2\|ALU:dpALU\|SUB:U1\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"datapath:u2\|ALU:dpALU\|SUB:U1\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "SUB.v" "" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/SUB.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1389334524504 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:u2\|ALU:dpALU\|SUB:U1\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"datapath:u2\|ALU:dpALU\|SUB:U1\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334524504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334524504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334524504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334524504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334524504 ""}  } { { "SUB.v" "" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/SUB.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1389334524504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_dlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_dlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_dlh " "Found entity 1: add_sub_dlh" {  } { { "db/add_sub_dlh.tdf" "" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/db/add_sub_dlh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1389334524613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1389334524613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_dlh datapath:u2\|ALU:dpALU\|SUB:U1\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_dlh:auto_generated " "Elaborating entity \"add_sub_dlh\" for hierarchy \"datapath:u2\|ALU:dpALU\|SUB:U1\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_dlh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334524613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUL datapath:u2\|ALU:dpALU\|MUL:U2 " "Elaborating entity \"MUL\" for hierarchy \"datapath:u2\|ALU:dpALU\|MUL:U2\"" {  } { { "ALU.v" "U2" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/ALU.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334524629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult datapath:u2\|ALU:dpALU\|MUL:U2\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"datapath:u2\|ALU:dpALU\|MUL:U2\|lpm_mult:lpm_mult_component\"" {  } { { "MUL.v" "lpm_mult_component" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/MUL.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334524660 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:u2\|ALU:dpALU\|MUL:U2\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"datapath:u2\|ALU:dpALU\|MUL:U2\|lpm_mult:lpm_mult_component\"" {  } { { "MUL.v" "" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/MUL.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1389334524660 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:u2\|ALU:dpALU\|MUL:U2\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"datapath:u2\|ALU:dpALU\|MUL:U2\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334524660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334524660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334524660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 8 " "Parameter \"lpm_widtha\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334524660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 8 " "Parameter \"lpm_widthb\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334524660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 16 " "Parameter \"lpm_widthp\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334524660 ""}  } { { "MUL.v" "" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/MUL.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1389334524660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_a8n.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_a8n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_a8n " "Found entity 1: mult_a8n" {  } { { "db/mult_a8n.tdf" "" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/db/mult_a8n.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1389334524785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1389334524785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_a8n datapath:u2\|ALU:dpALU\|MUL:U2\|lpm_mult:lpm_mult_component\|mult_a8n:auto_generated " "Elaborating entity \"mult_a8n\" for hierarchy \"datapath:u2\|ALU:dpALU\|MUL:U2\|lpm_mult:lpm_mult_component\|mult_a8n:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334524785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIV datapath:u2\|ALU:dpALU\|DIV:U3 " "Elaborating entity \"DIV\" for hierarchy \"datapath:u2\|ALU:dpALU\|DIV:U3\"" {  } { { "ALU.v" "U3" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/ALU.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334524816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide datapath:u2\|ALU:dpALU\|DIV:U3\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"datapath:u2\|ALU:dpALU\|DIV:U3\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "DIV.v" "LPM_DIVIDE_component" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/DIV.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334524863 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:u2\|ALU:dpALU\|DIV:U3\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"datapath:u2\|ALU:dpALU\|DIV:U3\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "DIV.v" "" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/DIV.v" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1389334524863 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:u2\|ALU:dpALU\|DIV:U3\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"datapath:u2\|ALU:dpALU\|DIV:U3\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation UNSIGNED " "Parameter \"lpm_drepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334524863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint LPM_REMAINDERPOSITIVE=TRUE " "Parameter \"lpm_hint\" = \"LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334524863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation UNSIGNED " "Parameter \"lpm_nrepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334524863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334524863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 8 " "Parameter \"lpm_widthd\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334524863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 8 " "Parameter \"lpm_widthn\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334524863 ""}  } { { "DIV.v" "" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/DIV.v" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1389334524863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ghs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ghs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ghs " "Found entity 1: lpm_divide_ghs" {  } { { "db/lpm_divide_ghs.tdf" "" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/db/lpm_divide_ghs.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1389334525004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1389334525004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_ghs datapath:u2\|ALU:dpALU\|DIV:U3\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_ghs:auto_generated " "Elaborating entity \"lpm_divide_ghs\" for hierarchy \"datapath:u2\|ALU:dpALU\|DIV:U3\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_ghs:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_divide.tdf" 147 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334525004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/db/sign_div_unsign_fkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1389334525019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1389334525019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_fkh datapath:u2\|ALU:dpALU\|DIV:U3\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_ghs:auto_generated\|sign_div_unsign_fkh:divider " "Elaborating entity \"sign_div_unsign_fkh\" for hierarchy \"datapath:u2\|ALU:dpALU\|DIV:U3\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_ghs:auto_generated\|sign_div_unsign_fkh:divider\"" {  } { { "db/lpm_divide_ghs.tdf" "divider" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/db/lpm_divide_ghs.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334525019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_00f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_00f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_00f " "Found entity 1: alt_u_div_00f" {  } { { "db/alt_u_div_00f.tdf" "" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/db/alt_u_div_00f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1389334525050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1389334525050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_00f datapath:u2\|ALU:dpALU\|DIV:U3\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_ghs:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider " "Elaborating entity \"alt_u_div_00f\" for hierarchy \"datapath:u2\|ALU:dpALU\|DIV:U3\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_ghs:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\"" {  } { { "db/sign_div_unsign_fkh.tdf" "divider" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/db/sign_div_unsign_fkh.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334525050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1389334525175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1389334525175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_lkc datapath:u2\|ALU:dpALU\|DIV:U3\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_ghs:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_lkc:add_sub_0 " "Elaborating entity \"add_sub_lkc\" for hierarchy \"datapath:u2\|ALU:dpALU\|DIV:U3\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_ghs:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_lkc:add_sub_0\"" {  } { { "db/alt_u_div_00f.tdf" "add_sub_0" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/db/alt_u_div_00f.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334525175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1389334525300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1389334525300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_mkc datapath:u2\|ALU:dpALU\|DIV:U3\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_ghs:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_mkc:add_sub_1 " "Elaborating entity \"add_sub_mkc\" for hierarchy \"datapath:u2\|ALU:dpALU\|DIV:U3\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_ghs:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_mkc:add_sub_1\"" {  } { { "db/alt_u_div_00f.tdf" "add_sub_1" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/db/alt_u_div_00f.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334525300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COMP datapath:u2\|ALU:dpALU\|COMP:U4 " "Elaborating entity \"COMP\" for hierarchy \"datapath:u2\|ALU:dpALU\|COMP:U4\"" {  } { { "ALU.v" "U4" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/ALU.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334525316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare datapath:u2\|ALU:dpALU\|COMP:U4\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"datapath:u2\|ALU:dpALU\|COMP:U4\|lpm_compare:LPM_COMPARE_component\"" {  } { { "COMP.v" "LPM_COMPARE_component" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/COMP.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334525347 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:u2\|ALU:dpALU\|COMP:U4\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"datapath:u2\|ALU:dpALU\|COMP:U4\|lpm_compare:LPM_COMPARE_component\"" {  } { { "COMP.v" "" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/COMP.v" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1389334525347 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:u2\|ALU:dpALU\|COMP:U4\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"datapath:u2\|ALU:dpALU\|COMP:U4\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334525347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334525347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334525347 ""}  } { { "COMP.v" "" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/COMP.v" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1389334525347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_sjh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_sjh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_sjh " "Found entity 1: cmpr_sjh" {  } { { "db/cmpr_sjh.tdf" "" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/db/cmpr_sjh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1389334525457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1389334525457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_sjh datapath:u2\|ALU:dpALU\|COMP:U4\|lpm_compare:LPM_COMPARE_component\|cmpr_sjh:auto_generated " "Elaborating entity \"cmpr_sjh\" for hierarchy \"datapath:u2\|ALU:dpALU\|COMP:U4\|lpm_compare:LPM_COMPARE_component\|cmpr_sjh:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334525472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHIFT_LEFT datapath:u2\|ALU:dpALU\|SHIFT_LEFT:U5 " "Elaborating entity \"SHIFT_LEFT\" for hierarchy \"datapath:u2\|ALU:dpALU\|SHIFT_LEFT:U5\"" {  } { { "ALU.v" "U5" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/ALU.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334525472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHIFT_RIGHT datapath:u2\|ALU:dpALU\|SHIFT_RIGHT:U6 " "Elaborating entity \"SHIFT_RIGHT\" for hierarchy \"datapath:u2\|ALU:dpALU\|SHIFT_RIGHT:U6\"" {  } { { "ALU.v" "U6" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/ALU.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334525488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "status_reg datapath:u2\|status_reg:Status " "Elaborating entity \"status_reg\" for hierarchy \"datapath:u2\|status_reg:Status\"" {  } { { "datapath.v" "Status" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/datapath.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334525488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_y datapath:u2\|Mux_y:mux2 " "Elaborating entity \"Mux_y\" for hierarchy \"datapath:u2\|Mux_y:mux2\"" {  } { { "datapath.v" "mux2" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/datapath.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334525504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8_16b datapath:u2\|Mux_y:mux2\|mux8_16b:u0 " "Elaborating entity \"mux8_16b\" for hierarchy \"datapath:u2\|Mux_y:mux2\|mux8_16b:u0\"" {  } { { "Muxes.v" "u0" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/Muxes.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334525504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux datapath:u2\|Mux_y:mux2\|mux8_16b:u0\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"datapath:u2\|Mux_y:mux2\|mux8_16b:u0\|lpm_mux:LPM_MUX_component\"" {  } { { "mux8_16b.v" "LPM_MUX_component" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/mux8_16b.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334525519 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:u2\|Mux_y:mux2\|mux8_16b:u0\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"datapath:u2\|Mux_y:mux2\|mux8_16b:u0\|lpm_mux:LPM_MUX_component\"" {  } { { "mux8_16b.v" "" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/mux8_16b.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1389334525519 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:u2\|Mux_y:mux2\|mux8_16b:u0\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"datapath:u2\|Mux_y:mux2\|mux8_16b:u0\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 8 " "Parameter \"lpm_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334525519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334525519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334525519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 3 " "Parameter \"lpm_widths\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334525519 ""}  } { { "mux8_16b.v" "" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/mux8_16b.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1389334525519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_joc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_joc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_joc " "Found entity 1: mux_joc" {  } { { "db/mux_joc.tdf" "" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/db/mux_joc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1389334525660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1389334525660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_joc datapath:u2\|Mux_y:mux2\|mux8_16b:u0\|lpm_mux:LPM_MUX_component\|mux_joc:auto_generated " "Elaborating entity \"mux_joc\" for hierarchy \"datapath:u2\|Mux_y:mux2\|mux8_16b:u0\|lpm_mux:LPM_MUX_component\|mux_joc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1389334525660 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1389334528394 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "simpleCPU.v" "" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/simpleCPU.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1389334529316 "|simpleCPU|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] VCC " "Pin \"LEDR\[17\]\" is stuck at VCC" {  } { { "simpleCPU.v" "" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/simpleCPU.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1389334529316 "|simpleCPU|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "simpleCPU.v" "" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/simpleCPU.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1389334529316 "|simpleCPU|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "simpleCPU.v" "" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/simpleCPU.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1389334529316 "|simpleCPU|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "simpleCPU.v" "" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/simpleCPU.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1389334529316 "|simpleCPU|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "simpleCPU.v" "" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/simpleCPU.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1389334529316 "|simpleCPU|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "simpleCPU.v" "" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/simpleCPU.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1389334529316 "|simpleCPU|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "simpleCPU.v" "" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/simpleCPU.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1389334529316 "|simpleCPU|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "simpleCPU.v" "" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/simpleCPU.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1389334529316 "|simpleCPU|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "simpleCPU.v" "" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/simpleCPU.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1389334529316 "|simpleCPU|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET VCC " "Pin \"TD_RESET\" is stuck at VCC" {  } { { "simpleCPU.v" "" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/simpleCPU.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1389334529316 "|simpleCPU|TD_RESET"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1389334529316 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1389334531613 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/output_files/simpleCPU.map.smsg " "Generated suppressed messages file D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/output_files/simpleCPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1389334531879 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1389334532285 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1389334532285 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "simpleCPU.v" "" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/simpleCPU.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1389334532520 "|simpleCPU|SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "simpleCPU.v" "" { Text "D:/Study/C. HDL/Assignment/NH cpu (VerilogProject)/simpleCPU.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1389334532520 "|simpleCPU|CLOCK_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1389334532520 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "799 " "Implemented 799 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1389334532520 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1389334532520 ""} { "Info" "ICUT_CUT_TM_LCELLS" "743 " "Implemented 743 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1389334532520 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1389334532520 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1389334532520 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1389334532520 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "494 " "Peak virtual memory: 494 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1389334532723 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 10 13:15:32 2014 " "Processing ended: Fri Jan 10 13:15:32 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1389334532723 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1389334532723 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1389334532723 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1389334532723 ""}
