---  
tags:  
  - sequential-logic  
share: "true"  
github_title: 2024-10-22-sequential-logic-module  
title: 9. Sequential Logic Module  
date: 2024-10-22  
categories:  
  - Lecture Notes  
  - Digital System Design  
---  
ì´ì œ ë² ë¦´ë¡œê·¸ ë¬¸ë²•ì€ ëª¨ë‘ ë°°ì› ë‹¤.  
  
combinational logicì€ ì ë‹¹íˆ truth table ê·¸ë ¤ì„œ í•˜ì.  
  
sequential logic moduleì„ ì–´ë–»ê²Œ ì„¤ê³„í•˜ë©´ ì¢‹ì„ê¹Œ?  
  
---  
  
## D-Flip flop  
  
ì•ì—ì„œ ë°°ì› ë˜ ëŒ€ë¡œ always blockì— clockë•Œë§ˆë‹¤ Qì— Dê°’ì„ ë„£ì–´ì£¼ë©´ ëœë‹¤.  
  
### Asynchronous reset  
  
```verilog  
module d_flip_flop(input D, input CLK, input reset, output reg Q);  
  
always@(posedge CLK, posedge reset) begin  
	if(reset == 1'b1) Q <= 0;  
	else Q <= D;  
end  
  
endmodule  
```  
  
### Synchronous reset  
  
```verilog  
module d_flip_flop(input D, input CLK, input reset, output reg Q);  
  
always@(posedge CLK) begin  
	if(reset == 1'b1) Q <= 0;  
	else Q <= D;  
end  
  
endmodule  
```  
  
---  
  
## Registers  
  
- ë ˆì§€ìŠ¤í„°ëŠ” ì •ë³´ë¥¼ ì €ì¥í•˜ëŠ” ìˆ˜ë‹¨ì„ ì œê³µí•˜ëŠ” ëª¨ë“  ê²ƒì„ ë§í•œë‹¤.  
- ë ˆì§€ìŠ¤í„°ì—ëŠ” ì•„ë˜ 3ê°€ì§€ê°€ ìˆë‹¤.  
    - Data register (d-flip flopìœ¼ë¡œ ë§Œë“¦)  
    - register file  
    - SRAM (store a large data)  
  
â†’ flip flopì€ SRAMë³´ë‹¤ ë¹ ë¥´ì§€ë§Œ, gateê°€ ë” ë§ì´ ë“ ë‹¤. ì¦‰, cacheí•  ë•ŒëŠ” SRAMì´ ìœ ë¦¬í•˜ë‹¤.  
  
- FPGAì—ì„œëŠ” ë ˆì§€ìŠ¤í„° íŒŒì¼ê³¼ SRAM ëª¨ë‘ SRAMìœ¼ë¡œ í•©ì„±ë˜ê³ , LUTë¡œ êµ¬ì„±ëœë‹¤.  
  
```verilog  
module register  
#(N = 4)  
(input[N-1:0] din, input reset, input clk, output reg [N-1:0] dout);  
  
always@(posedge clk, negedge reset) begin  
	if(reset !== 1'b1) dout <= {N{1'b0}};  
	else dout <= din;  
end  
  
endmodule  
```  
  
ë§Œì•½ Loadë¥¼ ì›í• ë•Œë§Œ í•˜ê³  ì‹¶ë‹¤ë©´  
  
```verilog  
module register  
#(N = 4)  
(input[N-1:0] din,   
input reset,   
input clk,   
input load,  
output reg [N-1:0] dout);  
  
always@(posedge clk, negedge reset) begin  
	if(reset !== 1'b1) dout <= {N{1'b0}};  
	else if(load == 1'b1) dout <= din;  
	// ì•„ë¬´ê²ƒë„ ì—†ì„ë•ŒëŠ” ìƒíƒœ ìœ ì§€  
end  
  
endmodule  
```  
  
ê·¸ë ‡ë‹¤ë©´ Register fileì€ ì–´ë–¨ê¹Œ?  
  
ë³´í†µ WRITEë¥¼ í•˜ë ¤ë©´ addressì™€ ê°’ì´ ëª¨ë‘ í•„ìš”í•´ì„œ íšŒë¡œê°€ ì»¤ì§„ë‹¤. ê·¸ë˜ì„œ ë³´í†µ 1W2Rí˜•íƒœë¥¼ ì“´ë‹¤. ì´ë²ˆì—ë„ ê·¸ë ‡ê²Œ êµ¬í˜„í•˜ì.  
  
```verilog  
module register_file   
#(parameter N = 4, parameter M = 16, parameter WORD = 8)  
(input [N-1:0] raddr_a, raddr_b, waddr,  
 input clk,  
 input [WORD-1:0] din;  
 input we, //write enable  
 output [WORD-1:0] dout_a, dout_b);  
   
 reg [WORD-1:0] memory [M-1:0];  
 reg [N-1:0] raddr_a_buffer, raddr_b_buffer, waddr_buffer;  
 reg we_buffer;  
 reg [WORD-1:0] din_buffer;  
   
 assign dout_a = memory[raddr_a];  
 assign dout_b = memory[raddr_b];  
   
 always@(posedge clk) begin  
	 raddr_a_buffer <= raddr_a; ... // and the other buffers  
	 din_buf <= din;  
	 if(we==1'b1) memory[waddr_buffer] <= raddr_a_buffer;  
end  
  
   
 end  
   
   
 endmodule  
```  
  
bufferë¥¼ ì‚¬ìš©í•˜ë©´ clock edgeì—ì„œì˜ ìƒíƒœê°€ ë²„í¼ì— ì €ì¥ë˜ê³ , ê·¸ ë‹¤ìŒ ì‚¬ì´í´ì—ì„œ ì•ˆì •ì ìœ¼ë¡œ read writeê°€ ê°€ëŠ¥í•´ì§„ë‹¤.  
  
---  
  
## Shifter  
  
shifterëŠ” clock cycleì— ë§ì¶”ì–´ì„œ ë‹¤ìŒ FFë¡œ ê°’ì„ ì „ë‹¬í•œë‹¤.  
  
í•˜ë‚˜ì˜ shifterì€ serial ë˜ëŠ” parallelí•œ inputê³¼ outputì„ ê°€ì§ˆ ìˆ˜ ìˆëŠ”ë°,  
  
ì¦‰, ì–´ë””ì„œ ì¸í’‹ì„ ì£¼ê³  ì–´ë””ì„œ ì•„ì›ƒí’‹ì„ ë°›ëŠëƒì— ë”°ë¼  
  
- SISO  
- PISO  
- SIPO  
- PIPO  
  
ë¡œ ë‚˜ë‰œë‹¤.  
  
```verilog  
//n-bit shifter, SIPO  
module shifter_register  
#(parameter N)  
(input din,   
 input reset,  
 input clk,  
 output reg [N-1: 0] Q);  
   
 always @(posedge clk) begin  
	if(reset != 1'b1) Q <= {N{1'b0}};  
	else Q <= {din, Q[N-1:1]};	   
end  
   
 endmodule  
```  
  
parallelë¡œ í•˜ê³  ì‹¶ë‹¤ë©´ dinì„ [N-1:0]ìœ¼ë¡œ ë°›ê³  load ì‹ í˜¸ë¥¼ ì£¼ì.  
  
---  
  
### Universal Shift Register  
  
ìœ„ì—ì„œ ì–¸ê¸‰í•œ 4ê°œê°€ ëª¨ë‘ ë˜ëŠ” ë ˆì§€ìŠ¤í„°.  
  
ì¦‰,  
  
- Shift left / right ì„ íƒ  
- data parallel (load)store  
- serial in and out  
  
ë‹¤ ë˜ëŠ”ê±¸ ë§Œë“¤ì.  
  
ê¸°ë³¸ì ì¸ íšŒë¡œ ì„¤ê³„ëŠ”,  
  
- 0 0 _ nothing  
- 0 1 _ right shift  
- 1 0 _ left shift  
- 1 1 _ load data  
  
  
MUXë¡œ ê°’ì„ selectí•´ì„œ DFFì— ê°’ì„ ë„£ì–´ì¤€ë‹¤. ì¦‰, ë‹¤ìŒ í–‰ë™ì„ ì–´ë–»ê²Œ í• ì§€ muxê°€ ì„¤ì •í•˜ëŠ” ê²ƒê³¼ ê°™ë‹¤.  
  
```verilog  
module universal_shifter  
#(parameter N = 4)  
(input clk,  
input reset,  
input rsi, lsi,  
input [N-1:0] din,  
input [1:0] s,  
output reg [N-1:0] qout);  
  
always @(posedge clk) begin  
if(!reset) qout <= {N{1'b0}};  
else  
	case(s)  
		2'b00: ;  
		2'b01: qout <= {rsi qout[N-1:1]};  
		2'b10: qout <= {qout[N-2:0], lsi};  
		2'b11: qout <= din;  
  endcase  
end  
  
endmodule  
```  
  
---  
  
## Counters  
  
counterì—ëŠ”  
  
- synchronous counter  
    - Binary counter  
    - BCD counter: decimalí•˜ê²Œ count  
    - Gray counter: 00 - 10 - 11 - 01 ê³¼ ê°™ì´ count  
- asynchronous counter  
    - binary ripple counter (up and down counter)  
  
ê°€ ì¡´ì¬í•œë‹¤.  
  
### JK flip-flopìœ¼ë¡œ ì¹´ìš´í„° ë§Œë“¤ê¸°  
  
- **JK flip-flop: 1, 1ì¼ë•Œ outputì´ toggle**  
    - JëŠ” 1, KëŠ” 0  
  
clkì€ ì¼ì •í•˜ê²Œ ì¤€ë‹¤. ì²«ë²ˆì§¸ J, Kì—ëŠ” 1ê³¼ 1ì´ ë“¤ì–´ê°€ê¸° ë•Œë¬¸ì— ë§¤ clk negedgeë§ˆë‹¤ ê°’ì´ ë°”ë€ë‹¤.  
  
â†’ í•´ë‹¹ ê°’ì€ qout[0]ì´ë©°, ì´ ê°’ì€ clkì— ë“¤ì–´ê°„ë‹¤.  
  
â†’ ê·¸ëŸ¬ë©´ ì£¼ê¸°ê°€ 2ë°° ì¦ê°€í•œì±„ë¡œ ë‹¤ìŒ JK FFê°€ ì‘ë™í•œë‹¤.  
  
ì¦‰, qoutì„ ë³´ë©´ 0000 â†’ 0001 â†’ 0010 â†’ 0011 â†’ 0100 â†’ 0101ë¡œ countê°€ ì˜¬ë¼ê°„ë‹¤.  
  
Q. ì™œ ì´ê±´ asynchronousì¸ê°€?  
  
clkì— ì „ì²´ countê°€ ê°™ì´ ì˜¬ë¼ê°€ì§€ ì•Šê³ , delayê°€ ì¡´ì¬í•˜ë©° ê° ì¹´ìš´í„°ì˜ ê°’ì´ clkì— ì˜ì¡´í•˜ì§€ ì•Šê³  ì„œë¡œ ë‹¤ë¥¸ ê°’ì— ì˜ì¡´í•˜ê¸° ë•Œë¬¸ì—, ëª¨ë‘ edge triggeredí•˜ì§€ ì•Šê¸° ë•Œë¬¸ì´ë‹¤.  
  
```verilog  
module binary_ripple_counters  
#(parameter N = 4)  
(input clk,  
output reg Q[N-1:0]);  
  
genvar i;  
generate  
	for(i=0; i<N; i = i +1) begin: ripple_counter  
		if(i==0)always@(negedge clk) qout[1] <= ~qout[0];  
		else always@(negedge qout[i-1]) begin  
			qout[i] <= ~qout[i];  
		end  
	end  
endgenerate  
  
endmodule  
```  
  
---  
  
## Binary Counter (Synchoronous)  
  
```verilog  
module binary_counter  
#(parameter N = 4)  
(input clk, enable, reset  
output reg [N-1:0] qout  
output reg rco);  
  
wire cout;  
  
always @(posedge clk) begin  
	if(reset) qout <= {N{1'b0}};  
	else begin  
	qout <= qout + 1;  
end  
  
assign cout = &qout;  
  
always@(negedge clk) begin  
	rco <= cout;  
end  
  
endmodule  
```  
  
ìœ„ëŠ” rippleí•˜ì§€ ì•Šê³  1ì„ ê³„ì† ë”í•´ì£¼ëŠ” binary counter moduleì´ë‹¤.  
  
rcoëŠ” ì™œ ìˆëŠ”ê°€?  
  
â†’ clkì„ `{cout, qout} <= qout + 1` ì²˜ëŸ¼ ë”°ë¡œ ì¤¬ë‹¤ê³  ìƒê°í•´ë³´ì. ì´ëŸ¬ë©´ ë‹¤ìŒ ì‚¬ì´í´ ë™ì•ˆì—ëŠ” cout = 1ì´ê³ , qout = 0000ì´ë‹¤. ì¦‰, ë” í° ëª¨ë“ˆì´ í•´ë‹¹ ê°’ì„ ë°›ì„ ë•Œ, posedgeì—ì„œ ì—…ë°ì´íŠ¸í•  ê²ƒì´ê¸° ë•Œë¬¸ì—  
  
0000 1111 â†’ 0000 0000 â†’ 0001 0001  
  
(cout: 0) â†’ (cout : 1). â†’ (cout = 0)  
  
ì²˜ëŸ¼ í•œ ì‚¬ì´í´ì´ ëŠ¦ê²Œ ë„ì°©í•˜ê²Œ ëœë‹¤.  
  
ê·¸ëŸ¬ë©´ ë°”ë¡œ assigní•˜ë©´ ë˜ì§€ ì•Šì„ê¹Œ?  
  
ì´ ê²½ìš°, ë­”ê°€ ë™ì‹œì— ë”± í•´ë²„ë¦¬ë©´ ì–´ë–»ê²Œ ìš´ì´ ì¢‹ì•„ì„œ ì•ˆê·¸ëŸ´ê²ƒ ê°™ì§€ë§Œ,  
  
clock skewë¡œ ì¸í•´ ë” ìœ„ìª½ì˜ counterê°€ ëŠ¦ê²Œ ë°œë™ë˜ë©´, ì´ë¯¸ rcoê°€ 1ì´ ëœ ìƒíƒœì´ê¸° ë•Œë¬¸ì— ë™ì‹œì— 1ì´ ë˜ë²„ë¦´ ìœ„í—˜ì´ ìˆë‹¤.  
  
0000 1110 â†’ 0001 1111  
  
(cout = 0) â†’ (cout = 1, but skewë¡œ ì¸í•´ ì™¼ìª½ê²ƒì´ ë°”ë¡œ ë°˜ì˜ë¨)  
  
ë”°ë¼ì„œ, negedgeë¡œ rcoë¥¼ ë°”ê¹¥ìœ¼ë¡œ ì•ˆì „í•˜ê²Œ ì „ë‹¬í•˜ëŠ” ì¥ì¹˜ í•˜ë‚˜ê°€ í•„ìš”í•˜ë‹¤.  
  
rcoë¥¼ enableì— ë„˜ê²¨ì„œ, rcoê°€ ë°œìƒí–ˆì„ ë•Œë§Œ 1ì„ ì˜¬ë¦¬ë„ë¡ í•˜ëŠ” ê²ƒì„ ë³¼ ìˆ˜ ìˆë‹¤.  
  
---  
  
## Binary Up&Down counters  
  
upê³¼ downì„ ëª¨ë‘ ì»¤ë²„í•˜ë ¤ë©´ ì´ 2ê°€ì§€ ë²„ì „ì´ ìˆë‹¤.  
  
```verilog  
module binary_up_down_counter  
#(parameter N = 4)  
(input clk, reset, enable, upcnt,   
  output reg [N-1:0] qout,  
  output reg rco, bco  
  );  
    
  wire cout, bout;  
    
  assign cout = &qout;  
  assign bout = ~(|qout);  
    
  always @(posedge clk) begin  
	  if(!reset) qout <= {N{1'b0}};  
	  else if (enable) begin  
		  if(upcnt == 1'b1) qout <= qout + 1;  
		  else qout <= qout - 1;  
			end  
	  end  
	    
	  always @(negedge clk) begin  
		  rco <= cout;  
		  bco <= bout;  
		 end  
		    
```  
  
ë˜ëŠ” enable, upcntë¡œ ë°›ì§€ ì•Šê³  eup, ednì„ ë”°ë¡œ ë°›ì€ ë‹¤ìŒì—, ê°ê°ì„ updateí•´ì¤„ ìˆ˜ ìˆë‹¤.  
  
ë‘˜ë‹¤ 1ì´ë©´ ê·¸ëŒ€ë¡œ ìˆê² ì§€.  
  
ì´ë•Œ, eup, ednì€ enabled + ë°©í–¥ì´ë¯€ë¡œ,  
  
(&qout) & eupì„ í•´ì¤˜ì•¼ ì •ìƒì ìœ¼ë¡œ ì˜¬ë¼ê°„ë‹¤. downì¸ ê²½ìš°ì—ë„ 1111ì¸ ê²½ìš°ëŠ” ì˜¤ê¸° ë–„ë¬¸ì´ë‹¤.  
  
<aside> ğŸ“–  
  
ê·¸ë ‡ë‹¤ë©´ version 1ì—ì„œë„ &upcntê°€ ìˆì–´ì•¼í•˜ëŠ”ê±° ì•„ë‹Œê°€?  
  
</aside>