// Seed: 714157122
module module_0 (
    input  uwire id_0,
    output wire  id_1,
    input  tri   id_2
);
  assign id_1 = id_0;
  uwire id_4;
  tri id_5, id_6;
  assign id_5 = id_0;
  assign id_5 = id_2;
  always @(1) begin
    $display(1, id_2, id_4 | 1 | id_0 | id_2 | 1 | id_6 | id_6, id_0);
  end
endmodule
module module_1 (
    input tri1 id_0,
    output wor id_1,
    output tri id_2,
    output supply1 id_3,
    input supply0 id_4,
    input supply1 id_5
);
  id_7(
      .id_0(~id_1), .id_1(1), .id_2(id_4), .id_3(id_0), .id_4(), .id_5(1)
  );
  logic [7:0] id_8;
  assign id_8[1] = id_7;
  module_0(
      id_5, id_2, id_5
  );
endmodule
