//  Precision RTL Synthesis 2013a.9 (Production Release) Thu Aug  8 04:05:44 PDT 2013
//  
//  Copyright (c) Mentor Graphics Corporation, 1996-2013, All Rights Reserved.
//             Portions copyright 1991-2008 Compuware Corporation
//                       UNPUBLISHED, LICENSED SOFTWARE.
//            CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//          PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
//  
//  Running on Windows 7 stuart@SHDL-1 Service Pack 1 6.01.7601 x86
//  
//  Start time Thu Feb 06 02:26:41 2014

***************************************************************
Device Utilization for v50bg256
***************************************************************
Resource                          Used    Avail   Utilization
---------------------------------------------------------------
IOs                               50      180      27.78%
Global Buffers                    0       4         0.00%
LUTs                              16      1536      1.04%
CLB Slices                        8       768       1.04%
Dffs or Latches                   0       1536      0.00%
Block RAMs                        0       8         0.00%
---------------------------------------------------------------

***************************************************

Library: work    Cell: rtl_adder    View: INTERFACE

***************************************************

  Cell      Library  References     Total Area

 IBUF       xcv    33 x
 LUT2       xcv    16 x      1     16 LUTs
 MUXCY      xcv     1 x      1      1 MUX CARRYs
 MUXCY_L    xcv    15 x      1     15 MUX CARRYs
 OBUF       xcv    17 x
 XORCY      xcv    16 x

 Number of ports :                      50
 Number of nets :                      131
 Number of instances :                  98
 Number of references to this view :     0

Total accumulated area : 
 Number of LUTs :                       16
 Number of MUX CARRYs :                 16
 Number of gates :                      16
 Number of accumulated instances :      98


*****************************
 IO Register Mapping Report
*****************************
Design: work.rtl_adder.INTERFACE

+------------+-----------+----------+----------+----------+
| Port       | Direction |   INFF   |  OUTFF   |  TRIFF   |
+------------+-----------+----------+----------+----------+
| a(15)      | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| a(14)      | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| a(13)      | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| a(12)      | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| a(11)      | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| a(10)      | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| a(9)       | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| a(8)       | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| a(7)       | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| a(6)       | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| a(5)       | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| a(4)       | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| a(3)       | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| a(2)       | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| a(1)       | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| a(0)       | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| b(15)      | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| b(14)      | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| b(13)      | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| b(12)      | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| b(11)      | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| b(10)      | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| b(9)       | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| b(8)       | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| b(7)       | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| b(6)       | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| b(5)       | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| b(4)       | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| b(3)       | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| b(2)       | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| b(1)       | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| b(0)       | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| ci         | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| sum(15)    | Output    |          |          |          |
+------------+-----------+----------+----------+----------+
| sum(14)    | Output    |          |          |          |
+------------+-----------+----------+----------+----------+
| sum(13)    | Output    |          |          |          |
+------------+-----------+----------+----------+----------+
| sum(12)    | Output    |          |          |          |
+------------+-----------+----------+----------+----------+
| sum(11)    | Output    |          |          |          |
+------------+-----------+----------+----------+----------+
| sum(10)    | Output    |          |          |          |
+------------+-----------+----------+----------+----------+
| sum(9)     | Output    |          |          |          |
+------------+-----------+----------+----------+----------+
| sum(8)     | Output    |          |          |          |
+------------+-----------+----------+----------+----------+
| sum(7)     | Output    |          |          |          |
+------------+-----------+----------+----------+----------+
| sum(6)     | Output    |          |          |          |
+------------+-----------+----------+----------+----------+
| sum(5)     | Output    |          |          |          |
+------------+-----------+----------+----------+----------+
| sum(4)     | Output    |          |          |          |
+------------+-----------+----------+----------+----------+
| sum(3)     | Output    |          |          |          |
+------------+-----------+----------+----------+----------+
| sum(2)     | Output    |          |          |          |
+------------+-----------+----------+----------+----------+
| sum(1)     | Output    |          |          |          |
+------------+-----------+----------+----------+----------+
| sum(0)     | Output    |          |          |          |
+------------+-----------+----------+----------+----------+
| co         | Output    |          |          |          |
+------------+-----------+----------+----------+----------+
Total registers mapped: 0
