\hypertarget{group___r_c_c___p_l_l___configuration}{}\section{P\+LL Configuration}
\label{group___r_c_c___p_l_l___configuration}\index{PLL Configuration@{PLL Configuration}}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l___configuration_gaaf196a2df41b0bcbc32745c2b218e696}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+\_\+\+E\+N\+A\+B\+LE}}()~S\+E\+T\+\_\+\+B\+IT(R\+CC-\/$>$CR, R\+C\+C\+\_\+\+C\+R\+\_\+\+P\+L\+L\+ON)
\begin{DoxyCompactList}\small\item\em Macros to enable or disable the main P\+LL. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___r_c_c___p_l_l___configuration_ga718a6afcb1492cc2796be78445a7d5ab}\label{group___r_c_c___p_l_l___configuration_ga718a6afcb1492cc2796be78445a7d5ab}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+\_\+\+D\+I\+S\+A\+B\+LE}()~C\+L\+E\+A\+R\+\_\+\+B\+IT(R\+CC-\/$>$CR, R\+C\+C\+\_\+\+C\+R\+\_\+\+P\+L\+L\+ON)
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l___configuration_gaf9a8466f991888332ec978dc92c62d7d}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+\_\+\+P\+L\+L\+S\+O\+U\+R\+C\+E\+\_\+\+C\+O\+N\+F\+IG}}(\+\_\+\+\_\+\+P\+L\+L\+S\+O\+U\+R\+C\+E\+\_\+\+\_\+)~M\+O\+D\+I\+F\+Y\+\_\+\+R\+EG(R\+CC-\/$>$P\+L\+L\+C\+F\+GR, R\+C\+C\+\_\+\+P\+L\+L\+C\+F\+G\+R\+\_\+\+P\+L\+L\+S\+RC, (\+\_\+\+\_\+\+P\+L\+L\+S\+O\+U\+R\+C\+E\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure the P\+LL clock source. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l___configuration_gabca62f581e6c2553cca7ef0d7a2a4b7f}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+\_\+\+P\+L\+L\+M\+\_\+\+C\+O\+N\+F\+IG}}(\+\_\+\+\_\+\+P\+L\+L\+M\+\_\+\+\_\+)~M\+O\+D\+I\+F\+Y\+\_\+\+R\+EG(R\+CC-\/$>$P\+L\+L\+C\+F\+GR, R\+C\+C\+\_\+\+P\+L\+L\+C\+F\+G\+R\+\_\+\+P\+L\+LM, (\+\_\+\+\_\+\+P\+L\+L\+M\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure the P\+LL multiplication factor. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___r_c_c___p_l_l___configuration_gaaf196a2df41b0bcbc32745c2b218e696}\label{group___r_c_c___p_l_l___configuration_gaaf196a2df41b0bcbc32745c2b218e696}} 
\index{PLL Configuration@{PLL Configuration}!\_\_HAL\_RCC\_PLL\_ENABLE@{\_\_HAL\_RCC\_PLL\_ENABLE}}
\index{\_\_HAL\_RCC\_PLL\_ENABLE@{\_\_HAL\_RCC\_PLL\_ENABLE}!PLL Configuration@{PLL Configuration}}
\subsubsection{\texorpdfstring{\_\_HAL\_RCC\_PLL\_ENABLE}{\_\_HAL\_RCC\_PLL\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+\_\+\+E\+N\+A\+B\+LE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~S\+E\+T\+\_\+\+B\+IT(R\+CC-\/$>$CR, R\+C\+C\+\_\+\+C\+R\+\_\+\+P\+L\+L\+ON)}



Macros to enable or disable the main P\+LL. 

\begin{DoxyNote}{Note}
After enabling the main P\+LL, the application software should wait on P\+L\+L\+R\+DY flag to be set indicating that P\+LL clock is stable and can be used as system clock source. 

The main P\+LL can not be disabled if it is used as system clock source 

The main P\+LL is disabled by hardware when entering S\+T\+OP and S\+T\+A\+N\+D\+BY modes. 
\end{DoxyNote}
\mbox{\Hypertarget{group___r_c_c___p_l_l___configuration_gabca62f581e6c2553cca7ef0d7a2a4b7f}\label{group___r_c_c___p_l_l___configuration_gabca62f581e6c2553cca7ef0d7a2a4b7f}} 
\index{PLL Configuration@{PLL Configuration}!\_\_HAL\_RCC\_PLL\_PLLM\_CONFIG@{\_\_HAL\_RCC\_PLL\_PLLM\_CONFIG}}
\index{\_\_HAL\_RCC\_PLL\_PLLM\_CONFIG@{\_\_HAL\_RCC\_PLL\_PLLM\_CONFIG}!PLL Configuration@{PLL Configuration}}
\subsubsection{\texorpdfstring{\_\_HAL\_RCC\_PLL\_PLLM\_CONFIG}{\_\_HAL\_RCC\_PLL\_PLLM\_CONFIG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+\_\+\+P\+L\+L\+M\+\_\+\+C\+O\+N\+F\+IG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+P\+L\+L\+M\+\_\+\+\_\+ }\end{DoxyParamCaption})~M\+O\+D\+I\+F\+Y\+\_\+\+R\+EG(R\+CC-\/$>$P\+L\+L\+C\+F\+GR, R\+C\+C\+\_\+\+P\+L\+L\+C\+F\+G\+R\+\_\+\+P\+L\+LM, (\+\_\+\+\_\+\+P\+L\+L\+M\+\_\+\+\_\+))}



Macro to configure the P\+LL multiplication factor. 

\begin{DoxyNote}{Note}
This function must be used only when the main P\+LL is disabled. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em $<$strong$>$\+P\+L\+L\+M$<$/strong$>$} & specifies the division factor for P\+LL V\+CO input clock This parameter must be a number between Min\+\_\+\+Data = 2 and Max\+\_\+\+Data = 63. \\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
You have to set the P\+L\+LM parameter correctly to ensure that the V\+CO input frequency ranges from 1 to 2 M\+Hz. It is recommended to select a frequency of 2 M\+Hz to limit P\+LL jitter. 
\end{DoxyNote}
\mbox{\Hypertarget{group___r_c_c___p_l_l___configuration_gaf9a8466f991888332ec978dc92c62d7d}\label{group___r_c_c___p_l_l___configuration_gaf9a8466f991888332ec978dc92c62d7d}} 
\index{PLL Configuration@{PLL Configuration}!\_\_HAL\_RCC\_PLL\_PLLSOURCE\_CONFIG@{\_\_HAL\_RCC\_PLL\_PLLSOURCE\_CONFIG}}
\index{\_\_HAL\_RCC\_PLL\_PLLSOURCE\_CONFIG@{\_\_HAL\_RCC\_PLL\_PLLSOURCE\_CONFIG}!PLL Configuration@{PLL Configuration}}
\subsubsection{\texorpdfstring{\_\_HAL\_RCC\_PLL\_PLLSOURCE\_CONFIG}{\_\_HAL\_RCC\_PLL\_PLLSOURCE\_CONFIG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+\_\+\+P\+L\+L\+S\+O\+U\+R\+C\+E\+\_\+\+C\+O\+N\+F\+IG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+P\+L\+L\+S\+O\+U\+R\+C\+E\+\_\+\+\_\+ }\end{DoxyParamCaption})~M\+O\+D\+I\+F\+Y\+\_\+\+R\+EG(R\+CC-\/$>$P\+L\+L\+C\+F\+GR, R\+C\+C\+\_\+\+P\+L\+L\+C\+F\+G\+R\+\_\+\+P\+L\+L\+S\+RC, (\+\_\+\+\_\+\+P\+L\+L\+S\+O\+U\+R\+C\+E\+\_\+\+\_\+))}



Macro to configure the P\+LL clock source. 

\begin{DoxyNote}{Note}
This function must be used only when the main P\+LL is disabled. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em $<$strong$>$\+P\+L\+L\+S\+O\+U\+R\+C\+E$<$/strong$>$} & specifies the P\+LL entry clock source. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item R\+C\+C\+\_\+\+P\+L\+L\+S\+O\+U\+R\+C\+E\+\_\+\+H\+SI\+: H\+SI oscillator clock selected as P\+LL clock entry \item R\+C\+C\+\_\+\+P\+L\+L\+S\+O\+U\+R\+C\+E\+\_\+\+H\+SE\+: H\+SE oscillator clock selected as P\+LL clock entry \end{DoxyItemize}
\\
\hline
\end{DoxyParams}
