// Seed: 3061602467
`timescale 1ps / 1ps
module module_0 (
    input  id_0,
    input  id_1,
    output id_2
);
  assign id_2 = id_0;
  logic id_3;
  wand  id_4;
  assign id_4 = id_1;
  assign id_2 = id_1[1];
  type_9(
      1, 1'b0, id_0, id_3 ^ "", 1'h0 - id_0, 1'b0
  );
  logic id_5;
  logic id_6;
  assign id_2 = id_4[1] & 1;
endmodule
