Analysis & Elaboration report for alu
Wed Mar 22 10:44:30 2023
Quartus Prime Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Parameter Settings for User Entity Instance: Top-level Entity: |alu
  5. Parameter Settings for User Entity Instance: right_shift_logic:shift_RL
  6. Parameter Settings for User Entity Instance: right_shift_logic:shift_RL|N_mux:b1[0].mx
  7. Parameter Settings for User Entity Instance: right_shift_logic:shift_RL|N_mux:b1[1].mx
  8. Parameter Settings for User Entity Instance: right_shift_logic:shift_RL|N_mux:b1[2].mx
  9. Parameter Settings for User Entity Instance: right_shift_logic:shift_RL|N_mux:b1[3].mx
 10. Parameter Settings for User Entity Instance: left_shift_logic:shift_LL
 11. Parameter Settings for User Entity Instance: left_shift_logic:shift_LL|N_mux:b1[0].mx
 12. Parameter Settings for User Entity Instance: left_shift_logic:shift_LL|N_mux:b1[1].mx
 13. Parameter Settings for User Entity Instance: left_shift_logic:shift_LL|N_mux:b1[2].mx
 14. Parameter Settings for User Entity Instance: left_shift_logic:shift_LL|N_mux:b1[3].mx
 15. Parameter Settings for User Entity Instance: right_shift_arithmetic:shift_RA
 16. Parameter Settings for User Entity Instance: right_shift_arithmetic:shift_RA|N_mux:b1[0].mx
 17. Parameter Settings for User Entity Instance: right_shift_arithmetic:shift_RA|N_mux:b1[1].mx
 18. Parameter Settings for User Entity Instance: right_shift_arithmetic:shift_RA|N_mux:b1[2].mx
 19. Parameter Settings for User Entity Instance: right_shift_arithmetic:shift_RA|N_mux:b1[3].mx
 20. Parameter Settings for User Entity Instance: left_shift_arithmetic:shift_LA
 21. Parameter Settings for User Entity Instance: left_shift_arithmetic:shift_LA|N_mux:b1[0].mx
 22. Parameter Settings for User Entity Instance: left_shift_arithmetic:shift_LA|N_mux:b1[1].mx
 23. Parameter Settings for User Entity Instance: left_shift_arithmetic:shift_LA|N_mux:b1[2].mx
 24. Parameter Settings for User Entity Instance: left_shift_arithmetic:shift_LA|N_mux:b1[3].mx
 25. Parameter Settings for User Entity Instance: nbit_adder:_adder
 26. Parameter Settings for User Entity Instance: nbit_adder:_subs
 27. Parameter Settings for User Entity Instance: n_bit_not_gate:_not
 28. Parameter Settings for User Entity Instance: n_bit_and_gate:_and
 29. Parameter Settings for User Entity Instance: n_bit_or_gate:_or
 30. Parameter Settings for User Entity Instance: n_bit_xor_gate:_xor
 31. Analysis & Elaboration Settings
 32. Port Connectivity Checks: "display_7:dis_0"
 33. Port Connectivity Checks: "left_shift_arithmetic:shift_LA|N_mux:b1[3].mx"
 34. Port Connectivity Checks: "left_shift_arithmetic:shift_LA|N_mux:b1[2].mx"
 35. Port Connectivity Checks: "left_shift_arithmetic:shift_LA|N_mux:b1[1].mx"
 36. Port Connectivity Checks: "left_shift_logic:shift_LL|N_mux:b1[3].mx"
 37. Port Connectivity Checks: "left_shift_logic:shift_LL|N_mux:b1[2].mx"
 38. Port Connectivity Checks: "left_shift_logic:shift_LL|N_mux:b1[1].mx"
 39. Port Connectivity Checks: "right_shift_logic:shift_RL|N_mux:b1[2].mx"
 40. Port Connectivity Checks: "right_shift_logic:shift_RL|N_mux:b1[1].mx"
 41. Port Connectivity Checks: "right_shift_logic:shift_RL|N_mux:b1[0].mx"
 42. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                 ;
+-------------------------------+------------------------------------------------+
; Analysis & Elaboration Status ; Successful - Wed Mar 22 10:44:30 2023          ;
; Quartus Prime Version         ; 22.1std.0 Build 915 10/25/2022 SC Lite Edition ;
; Revision Name                 ; alu                                            ;
; Top-level Entity Name         ; alu                                            ;
; Family                        ; Cyclone V                                      ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                      ;
; Total registers               ; N/A until Partition Merge                      ;
; Total pins                    ; N/A until Partition Merge                      ;
; Total virtual pins            ; N/A until Partition Merge                      ;
; Total block memory bits       ; N/A until Partition Merge                      ;
; Total PLLs                    ; N/A until Partition Merge                      ;
; Total DLLs                    ; N/A until Partition Merge                      ;
+-------------------------------+------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |alu ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; N              ; 4     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: right_shift_logic:shift_RL ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; N              ; 4     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: right_shift_logic:shift_RL|N_mux:b1[0].mx ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                ;
; WIDTH          ; 1     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: right_shift_logic:shift_RL|N_mux:b1[1].mx ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                ;
; WIDTH          ; 1     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: right_shift_logic:shift_RL|N_mux:b1[2].mx ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                ;
; WIDTH          ; 1     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: right_shift_logic:shift_RL|N_mux:b1[3].mx ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                ;
; WIDTH          ; 1     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: left_shift_logic:shift_LL ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; N              ; 4     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: left_shift_logic:shift_LL|N_mux:b1[0].mx ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                               ;
; WIDTH          ; 1     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: left_shift_logic:shift_LL|N_mux:b1[1].mx ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                               ;
; WIDTH          ; 1     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: left_shift_logic:shift_LL|N_mux:b1[2].mx ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                               ;
; WIDTH          ; 1     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: left_shift_logic:shift_LL|N_mux:b1[3].mx ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                               ;
; WIDTH          ; 1     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: right_shift_arithmetic:shift_RA ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; N              ; 4     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: right_shift_arithmetic:shift_RA|N_mux:b1[0].mx ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                     ;
; WIDTH          ; 1     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: right_shift_arithmetic:shift_RA|N_mux:b1[1].mx ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                     ;
; WIDTH          ; 1     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: right_shift_arithmetic:shift_RA|N_mux:b1[2].mx ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                     ;
; WIDTH          ; 1     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: right_shift_arithmetic:shift_RA|N_mux:b1[3].mx ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                     ;
; WIDTH          ; 1     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: left_shift_arithmetic:shift_LA ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; N              ; 4     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: left_shift_arithmetic:shift_LA|N_mux:b1[0].mx ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                    ;
; WIDTH          ; 1     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: left_shift_arithmetic:shift_LA|N_mux:b1[1].mx ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                    ;
; WIDTH          ; 1     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: left_shift_arithmetic:shift_LA|N_mux:b1[2].mx ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                    ;
; WIDTH          ; 1     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: left_shift_arithmetic:shift_LA|N_mux:b1[3].mx ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                    ;
; WIDTH          ; 1     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nbit_adder:_adder ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; N              ; 4     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nbit_adder:_subs ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; N              ; 4     ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: n_bit_not_gate:_not ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; N              ; 4     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: n_bit_and_gate:_and ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; N              ; 4     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: n_bit_or_gate:_or ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; N              ; 4     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: n_bit_xor_gate:_xor ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; N              ; 4     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; alu                ; alu                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "display_7:dis_0"                                                                                                                                        ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                            ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; display_in ; Input ; Warning  ; Input port expression (4 bits) is smaller than the input port (6 bits) it drives.  Extra input bit(s) "display_in[5..4]" will be connected to GND. ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "left_shift_arithmetic:shift_LA|N_mux:b1[3].mx" ;
+--------------+-------+----------+-----------------------------------------+
; Port         ; Type  ; Severity ; Details                                 ;
+--------------+-------+----------+-----------------------------------------+
; mux_in[3..1] ; Input ; Info     ; Stuck at GND                            ;
+--------------+-------+----------+-----------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "left_shift_arithmetic:shift_LA|N_mux:b1[2].mx" ;
+--------------+-------+----------+-----------------------------------------+
; Port         ; Type  ; Severity ; Details                                 ;
+--------------+-------+----------+-----------------------------------------+
; mux_in[3..2] ; Input ; Info     ; Stuck at GND                            ;
+--------------+-------+----------+-----------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "left_shift_arithmetic:shift_LA|N_mux:b1[1].mx" ;
+-----------+-------+----------+--------------------------------------------+
; Port      ; Type  ; Severity ; Details                                    ;
+-----------+-------+----------+--------------------------------------------+
; mux_in[3] ; Input ; Info     ; Stuck at GND                               ;
+-----------+-------+----------+--------------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "left_shift_logic:shift_LL|N_mux:b1[3].mx" ;
+--------------+-------+----------+------------------------------------+
; Port         ; Type  ; Severity ; Details                            ;
+--------------+-------+----------+------------------------------------+
; mux_in[3..1] ; Input ; Info     ; Stuck at GND                       ;
+--------------+-------+----------+------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "left_shift_logic:shift_LL|N_mux:b1[2].mx" ;
+--------------+-------+----------+------------------------------------+
; Port         ; Type  ; Severity ; Details                            ;
+--------------+-------+----------+------------------------------------+
; mux_in[3..2] ; Input ; Info     ; Stuck at GND                       ;
+--------------+-------+----------+------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "left_shift_logic:shift_LL|N_mux:b1[1].mx" ;
+-----------+-------+----------+---------------------------------------+
; Port      ; Type  ; Severity ; Details                               ;
+-----------+-------+----------+---------------------------------------+
; mux_in[3] ; Input ; Info     ; Stuck at GND                          ;
+-----------+-------+----------+---------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "right_shift_logic:shift_RL|N_mux:b1[2].mx" ;
+-----------+-------+----------+----------------------------------------+
; Port      ; Type  ; Severity ; Details                                ;
+-----------+-------+----------+----------------------------------------+
; mux_in[3] ; Input ; Info     ; Stuck at GND                           ;
+-----------+-------+----------+----------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "right_shift_logic:shift_RL|N_mux:b1[1].mx" ;
+--------------+-------+----------+-------------------------------------+
; Port         ; Type  ; Severity ; Details                             ;
+--------------+-------+----------+-------------------------------------+
; mux_in[3..2] ; Input ; Info     ; Stuck at GND                        ;
+--------------+-------+----------+-------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "right_shift_logic:shift_RL|N_mux:b1[0].mx" ;
+--------------+-------+----------+-------------------------------------+
; Port         ; Type  ; Severity ; Details                             ;
+--------------+-------+----------+-------------------------------------+
; mux_in[3..1] ; Input ; Info     ; Stuck at GND                        ;
+--------------+-------+----------+-------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition
    Info: Processing started: Wed Mar 22 10:44:24 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off alu -c alu --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file right_shift_logic.sv
    Info (12023): Found entity 1: right_shift_logic File: C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_1/right_shift_logic.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file left_shift_logic.sv
    Info (12023): Found entity 1: left_shift_logic File: C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_1/left_shift_logic.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file right_shift_arithmetic.sv
    Info (12023): Found entity 1: right_shift_arithmetic File: C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_1/right_shift_arithmetic.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file left_shift_arithmetic.sv
    Info (12023): Found entity 1: left_shift_arithmetic File: C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_1/left_shift_arithmetic.sv Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file alu.sv
    Info (12023): Found entity 1: alu File: C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_1/alu.sv Line: 1
    Info (12023): Found entity 2: display_7 File: C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_1/alu.sv Line: 136
Info (12021): Found 1 design units, including 1 entities, in source file alu_not.sv
    Info (12023): Found entity 1: alu_not File: C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_1/alu_not.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu_tb.sv
    Info (12023): Found entity 1: alu_tb File: C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_1/alu_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file full_adder.sv
    Info (12023): Found entity 1: full_adder File: C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_1/full_adder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file nbit_adder.sv
    Info (12023): Found entity 1: nbit_adder File: C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_1/nbit_adder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file andgate.sv
    Info (12023): Found entity 1: andGate File: C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_1/andGate.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file orgate.sv
    Info (12023): Found entity 1: orGate File: C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_1/orGate.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file xorgate.sv
    Info (12023): Found entity 1: xorGate File: C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_1/xorGate.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file n_mux.sv
    Info (12023): Found entity 1: N_mux File: C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_1/N_mux.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file n_bit_and_gate.sv
    Info (12023): Found entity 1: n_bit_and_gate File: C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_1/n_bit_and_gate.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file n_bit_or_gate.sv
    Info (12023): Found entity 1: n_bit_or_gate File: C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_1/n_bit_or_gate.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file n_bit_xor_gate.sv
    Info (12023): Found entity 1: n_bit_xor_gate File: C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_1/n_bit_xor_gate.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file n_bit_not_gate.sv
    Info (12023): Found entity 1: n_bit_not_gate File: C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_1/n_bit_not_gate.sv Line: 1
Info (12127): Elaborating entity "alu" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at alu.sv(40): truncated value with size 32 to match size of target (1) File: C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_1/alu.sv Line: 40
Warning (10230): Verilog HDL assignment warning at alu.sv(49): truncated value with size 32 to match size of target (4) File: C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_1/alu.sv Line: 49
Warning (10230): Verilog HDL assignment warning at alu.sv(51): truncated value with size 32 to match size of target (4) File: C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_1/alu.sv Line: 51
Warning (10230): Verilog HDL assignment warning at alu.sv(53): truncated value with size 32 to match size of target (1) File: C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_1/alu.sv Line: 53
Warning (10230): Verilog HDL assignment warning at alu.sv(54): truncated value with size 32 to match size of target (1) File: C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_1/alu.sv Line: 54
Warning (10230): Verilog HDL assignment warning at alu.sv(62): truncated value with size 32 to match size of target (1) File: C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_1/alu.sv Line: 62
Warning (10230): Verilog HDL assignment warning at alu.sv(70): truncated value with size 32 to match size of target (1) File: C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_1/alu.sv Line: 70
Warning (10230): Verilog HDL assignment warning at alu.sv(78): truncated value with size 32 to match size of target (1) File: C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_1/alu.sv Line: 78
Warning (10230): Verilog HDL assignment warning at alu.sv(86): truncated value with size 32 to match size of target (1) File: C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_1/alu.sv Line: 86
Warning (10230): Verilog HDL assignment warning at alu.sv(94): truncated value with size 32 to match size of target (1) File: C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_1/alu.sv Line: 94
Warning (10230): Verilog HDL assignment warning at alu.sv(102): truncated value with size 32 to match size of target (1) File: C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_1/alu.sv Line: 102
Warning (10230): Verilog HDL assignment warning at alu.sv(110): truncated value with size 32 to match size of target (1) File: C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_1/alu.sv Line: 110
Warning (10230): Verilog HDL assignment warning at alu.sv(118): truncated value with size 32 to match size of target (1) File: C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_1/alu.sv Line: 118
Warning (10230): Verilog HDL assignment warning at alu.sv(126): truncated value with size 32 to match size of target (1) File: C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_1/alu.sv Line: 126
Info (12128): Elaborating entity "right_shift_logic" for hierarchy "right_shift_logic:shift_RL" File: C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_1/alu.sv Line: 20
Info (12128): Elaborating entity "N_mux" for hierarchy "right_shift_logic:shift_RL|N_mux:b1[0].mx" File: C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_1/right_shift_logic.sv Line: 19
Warning (10036): Verilog HDL or VHDL warning at N_mux.sv(6): object "shamt" assigned a value but never read File: C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_1/N_mux.sv Line: 6
Info (12128): Elaborating entity "left_shift_logic" for hierarchy "left_shift_logic:shift_LL" File: C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_1/alu.sv Line: 21
Info (12128): Elaborating entity "right_shift_arithmetic" for hierarchy "right_shift_arithmetic:shift_RA" File: C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_1/alu.sv Line: 22
Info (12128): Elaborating entity "left_shift_arithmetic" for hierarchy "left_shift_arithmetic:shift_LA" File: C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_1/alu.sv Line: 23
Info (12128): Elaborating entity "nbit_adder" for hierarchy "nbit_adder:_adder" File: C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_1/alu.sv Line: 24
Info (12128): Elaborating entity "full_adder" for hierarchy "nbit_adder:_adder|full_adder:generate_n_bit_adder[0].f" File: C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_1/nbit_adder.sv Line: 17
Info (12128): Elaborating entity "n_bit_not_gate" for hierarchy "n_bit_not_gate:_not" File: C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_1/alu.sv Line: 26
Info (12128): Elaborating entity "alu_not" for hierarchy "n_bit_not_gate:_not|alu_not:generate_n_bit_not[0].f" File: C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_1/n_bit_not_gate.sv Line: 13
Info (12128): Elaborating entity "n_bit_and_gate" for hierarchy "n_bit_and_gate:_and" File: C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_1/alu.sv Line: 27
Info (12128): Elaborating entity "andGate" for hierarchy "n_bit_and_gate:_and|andGate:generate_n_bit_and[0].f" File: C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_1/n_bit_and_gate.sv Line: 14
Info (12128): Elaborating entity "n_bit_or_gate" for hierarchy "n_bit_or_gate:_or" File: C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_1/alu.sv Line: 28
Info (12128): Elaborating entity "orGate" for hierarchy "n_bit_or_gate:_or|orGate:generate_n_bit_or[0].f" File: C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_1/n_bit_or_gate.sv Line: 14
Info (12128): Elaborating entity "n_bit_xor_gate" for hierarchy "n_bit_xor_gate:_xor" File: C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_1/alu.sv Line: 29
Info (12128): Elaborating entity "xorGate" for hierarchy "n_bit_xor_gate:_xor|xorGate:generate_n_bit_xor[0].f" File: C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_1/n_bit_xor_gate.sv Line: 14
Info (12128): Elaborating entity "display_7" for hierarchy "display_7:dis_0" File: C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_1/alu.sv Line: 31
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 17 warnings
    Info: Peak virtual memory: 4789 megabytes
    Info: Processing ended: Wed Mar 22 10:44:30 2023
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:06


