

================================================================
== Vivado HLS Report for 'dct_Loop_2_proc'
================================================================
* Date:           Wed Jul  6 11:01:51 2016

* Version:        2015.3 (Build 1368829 on Mon Sep 28 20:31:51 PM 2015)
* Project:        dct_prj
* Solution:       solution7
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      5.75|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   66|   66|   66|   66|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name        | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- L_Xpose_Row_Inner_Loop  |   64|   64|         2|          1|          1|    64|    yes   |
        +--------------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 1
  Pipeline-0: II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	2  / true
4 --> 
* FSM state operations: 

 <State 1>: 1.08ns
ST_1: stg_5 [1/1] 1.08ns
newFuncRoot:0  br label %.preheader8.i


 <State 2>: 5.75ns
ST_2: indvar_flatten [1/1] 0.00ns
.preheader8.i:0  %indvar_flatten = phi i7 [ 0, %newFuncRoot ], [ %indvar_flatten_next, %0 ]

ST_2: j_0_i [1/1] 0.00ns
.preheader8.i:1  %j_0_i = phi i4 [ 0, %newFuncRoot ], [ %j_0_i_mid2, %0 ]

ST_2: i_1_i [1/1] 0.00ns
.preheader8.i:2  %i_1_i = phi i4 [ 0, %newFuncRoot ], [ %i, %0 ]

ST_2: exitcond_flatten [1/1] 1.35ns
.preheader8.i:3  %exitcond_flatten = icmp eq i7 %indvar_flatten, -64

ST_2: indvar_flatten_next [1/1] 1.34ns
.preheader8.i:4  %indvar_flatten_next = add i7 %indvar_flatten, 1

ST_2: stg_11 [1/1] 0.00ns
.preheader8.i:5  br i1 %exitcond_flatten, label %.preheader7.i.exitStub, label %.preheader9.i

ST_2: j [1/1] 0.48ns
.preheader9.i:0  %j = add i4 1, %j_0_i

ST_2: exitcond3_i3 [1/1] 1.24ns
.preheader9.i:3  %exitcond3_i3 = icmp eq i4 %i_1_i, -8

ST_2: i_1_i_mid2 [1/1] 0.84ns
.preheader9.i:4  %i_1_i_mid2 = select i1 %exitcond3_i3, i4 0, i4 %i_1_i

ST_2: j_0_i_mid2 [1/1] 0.84ns
.preheader9.i:5  %j_0_i_mid2 = select i1 %exitcond3_i3, i4 %j, i4 %j_0_i

ST_2: tmp_cast [1/1] 0.00ns
.preheader9.i:6  %tmp_cast = zext i4 %j_0_i_mid2 to i8

ST_2: tmp [1/1] 0.00ns
.preheader9.i:10  %tmp = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_1_i_mid2, i3 0)

ST_2: tmp_59_cast [1/1] 0.00ns
.preheader9.i:11  %tmp_59_cast = zext i7 %tmp to i8

ST_2: tmp_s [1/1] 1.34ns
.preheader9.i:12  %tmp_s = add i8 %tmp_59_cast, %tmp_cast

ST_2: tmp_60_cast [1/1] 0.00ns
.preheader9.i:13  %tmp_60_cast = zext i8 %tmp_s to i64

ST_2: row_outbuf_i_addr [1/1] 0.00ns
.preheader9.i:14  %row_outbuf_i_addr = getelementptr [64 x i16]* %row_outbuf_i, i64 0, i64 %tmp_60_cast

ST_2: row_outbuf_i_load [2/2] 2.33ns
.preheader9.i:15  %row_outbuf_i_load = load i16* %row_outbuf_i_addr, align 2

ST_2: arrayNo_cast [1/1] 0.00ns
.preheader9.i:16  %arrayNo_cast = call i3 @_ssdm_op_PartSelect.i3.i4.i32.i32(i4 %i_1_i_mid2, i32 1, i32 3)

ST_2: tmp_54 [1/1] 0.00ns
.preheader9.i:17  %tmp_54 = trunc i4 %i_1_i_mid2 to i1

ST_2: stg_25 [1/1] 1.24ns
.preheader9.i:24  switch i3 %arrayNo_cast, label %branch3 [
    i3 0, label %branch0
    i3 1, label %branch1
    i3 2, label %branch2
  ]

ST_2: i [1/1] 0.48ns
:1  %i = add i4 %i_1_i_mid2, 1


 <State 3>: 4.72ns
ST_3: stg_27 [1/1] 0.00ns
.preheader9.i:1  call void (...)* @_ssdm_op_SpecLoopName([23 x i8]* @L_Xpose_Row_Inner_Loop_str)

ST_3: empty [1/1] 0.00ns
.preheader9.i:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

ST_3: stg_29 [1/1] 0.00ns
.preheader9.i:7  call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str5) nounwind

ST_3: tmp_2 [1/1] 0.00ns
.preheader9.i:8  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([21 x i8]* @p_str5) nounwind

ST_3: stg_31 [1/1] 0.00ns
.preheader9.i:9  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_3: row_outbuf_i_load [1/2] 2.33ns
.preheader9.i:15  %row_outbuf_i_load = load i16* %row_outbuf_i_addr, align 2

ST_3: tmp_46 [1/1] 0.00ns
.preheader9.i:18  %tmp_46 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %j_0_i_mid2, i1 %tmp_54)

ST_3: tmp_47 [1/1] 0.00ns
.preheader9.i:19  %tmp_47 = zext i5 %tmp_46 to i64

ST_3: col_inbuf_0_addr [1/1] 0.00ns
.preheader9.i:20  %col_inbuf_0_addr = getelementptr [16 x i16]* %col_inbuf_0, i64 0, i64 %tmp_47

ST_3: col_inbuf_1_addr [1/1] 0.00ns
.preheader9.i:21  %col_inbuf_1_addr = getelementptr [16 x i16]* %col_inbuf_1, i64 0, i64 %tmp_47

ST_3: col_inbuf_2_addr [1/1] 0.00ns
.preheader9.i:22  %col_inbuf_2_addr = getelementptr [16 x i16]* %col_inbuf_2, i64 0, i64 %tmp_47

ST_3: col_inbuf_3_addr [1/1] 0.00ns
.preheader9.i:23  %col_inbuf_3_addr = getelementptr [16 x i16]* %col_inbuf_3, i64 0, i64 %tmp_47

ST_3: stg_39 [1/1] 2.39ns
branch2:0  store i16 %row_outbuf_i_load, i16* %col_inbuf_2_addr, align 2

ST_3: stg_40 [1/1] 0.00ns
branch2:1  br label %0

ST_3: stg_41 [1/1] 2.39ns
branch1:0  store i16 %row_outbuf_i_load, i16* %col_inbuf_1_addr, align 2

ST_3: stg_42 [1/1] 0.00ns
branch1:1  br label %0

ST_3: stg_43 [1/1] 2.39ns
branch0:0  store i16 %row_outbuf_i_load, i16* %col_inbuf_0_addr, align 2

ST_3: stg_44 [1/1] 0.00ns
branch0:1  br label %0

ST_3: stg_45 [1/1] 2.39ns
branch3:0  store i16 %row_outbuf_i_load, i16* %col_inbuf_3_addr, align 2

ST_3: stg_46 [1/1] 0.00ns
branch3:1  br label %0

ST_3: empty_36 [1/1] 0.00ns
:0  %empty_36 = call i32 (...)* @_ssdm_op_SpecRegionEnd([21 x i8]* @p_str5, i32 %tmp_2) nounwind

ST_3: stg_48 [1/1] 0.00ns
:2  br label %.preheader8.i


 <State 4>: 0.00ns
ST_4: stg_49 [1/1] 0.00ns
.preheader7.i.exitStub:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ row_outbuf_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x7f475b0f8980; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ col_inbuf_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; mode=0x7f475b7d0460; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ col_inbuf_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; mode=0x7f475b29e120; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ col_inbuf_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; mode=0x7f475b88b2a0; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ col_inbuf_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; mode=0x7f475b318e30; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_5               (br               ) [ 01110]
indvar_flatten      (phi              ) [ 00100]
j_0_i               (phi              ) [ 00100]
i_1_i               (phi              ) [ 00100]
exitcond_flatten    (icmp             ) [ 00110]
indvar_flatten_next (add              ) [ 01110]
stg_11              (br               ) [ 00000]
j                   (add              ) [ 00000]
exitcond3_i3        (icmp             ) [ 00000]
i_1_i_mid2          (select           ) [ 00000]
j_0_i_mid2          (select           ) [ 01110]
tmp_cast            (zext             ) [ 00000]
tmp                 (bitconcatenate   ) [ 00000]
tmp_59_cast         (zext             ) [ 00000]
tmp_s               (add              ) [ 00000]
tmp_60_cast         (zext             ) [ 00000]
row_outbuf_i_addr   (getelementptr    ) [ 00110]
arrayNo_cast        (partselect       ) [ 00110]
tmp_54              (trunc            ) [ 00110]
stg_25              (switch           ) [ 00000]
i                   (add              ) [ 01110]
stg_27              (specloopname     ) [ 00000]
empty               (speclooptripcount) [ 00000]
stg_29              (specloopname     ) [ 00000]
tmp_2               (specregionbegin  ) [ 00000]
stg_31              (specpipeline     ) [ 00000]
row_outbuf_i_load   (load             ) [ 00000]
tmp_46              (bitconcatenate   ) [ 00000]
tmp_47              (zext             ) [ 00000]
col_inbuf_0_addr    (getelementptr    ) [ 00000]
col_inbuf_1_addr    (getelementptr    ) [ 00000]
col_inbuf_2_addr    (getelementptr    ) [ 00000]
col_inbuf_3_addr    (getelementptr    ) [ 00000]
stg_39              (store            ) [ 00000]
stg_40              (br               ) [ 00000]
stg_41              (store            ) [ 00000]
stg_42              (br               ) [ 00000]
stg_43              (store            ) [ 00000]
stg_44              (br               ) [ 00000]
stg_45              (store            ) [ 00000]
stg_46              (br               ) [ 00000]
empty_36            (specregionend    ) [ 00000]
stg_48              (br               ) [ 01110]
stg_49              (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="row_outbuf_i">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="row_outbuf_i"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="col_inbuf_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_inbuf_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="col_inbuf_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_inbuf_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="col_inbuf_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_inbuf_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="col_inbuf_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_inbuf_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="L_Xpose_Row_Inner_Loop_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="row_outbuf_i_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="16" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="8" slack="0"/>
<pin id="64" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_outbuf_i_addr/2 "/>
</bind>
</comp>

<comp id="67" class="1004" name="grp_access_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="6" slack="0"/>
<pin id="69" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="70" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_outbuf_i_load/2 "/>
</bind>
</comp>

<comp id="72" class="1004" name="col_inbuf_0_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="16" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="5" slack="0"/>
<pin id="76" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_0_addr/3 "/>
</bind>
</comp>

<comp id="79" class="1004" name="col_inbuf_1_addr_gep_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="16" slack="0"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="0" index="2" bw="5" slack="0"/>
<pin id="83" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_1_addr/3 "/>
</bind>
</comp>

<comp id="86" class="1004" name="col_inbuf_2_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="16" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="5" slack="0"/>
<pin id="90" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_2_addr/3 "/>
</bind>
</comp>

<comp id="93" class="1004" name="col_inbuf_3_addr_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="16" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="5" slack="0"/>
<pin id="97" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_3_addr/3 "/>
</bind>
</comp>

<comp id="100" class="1004" name="stg_39_access_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="4" slack="0"/>
<pin id="102" dir="0" index="1" bw="16" slack="0"/>
<pin id="103" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_39/3 "/>
</bind>
</comp>

<comp id="106" class="1004" name="stg_41_access_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="4" slack="0"/>
<pin id="108" dir="0" index="1" bw="16" slack="0"/>
<pin id="109" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_41/3 "/>
</bind>
</comp>

<comp id="112" class="1004" name="stg_43_access_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="4" slack="0"/>
<pin id="114" dir="0" index="1" bw="16" slack="0"/>
<pin id="115" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_43/3 "/>
</bind>
</comp>

<comp id="118" class="1004" name="stg_45_access_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="4" slack="0"/>
<pin id="120" dir="0" index="1" bw="16" slack="0"/>
<pin id="121" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_45/3 "/>
</bind>
</comp>

<comp id="124" class="1005" name="indvar_flatten_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="7" slack="1"/>
<pin id="126" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="128" class="1004" name="indvar_flatten_phi_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="1"/>
<pin id="130" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="7" slack="0"/>
<pin id="132" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="135" class="1005" name="j_0_i_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="4" slack="1"/>
<pin id="137" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j_0_i (phireg) "/>
</bind>
</comp>

<comp id="139" class="1004" name="j_0_i_phi_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="1"/>
<pin id="141" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="142" dir="0" index="2" bw="4" slack="0"/>
<pin id="143" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_i/2 "/>
</bind>
</comp>

<comp id="146" class="1005" name="i_1_i_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="4" slack="1"/>
<pin id="148" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_1_i (phireg) "/>
</bind>
</comp>

<comp id="150" class="1004" name="i_1_i_phi_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="1"/>
<pin id="152" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="4" slack="0"/>
<pin id="154" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1_i/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="exitcond_flatten_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="7" slack="0"/>
<pin id="159" dir="0" index="1" bw="7" slack="0"/>
<pin id="160" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="indvar_flatten_next_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="7" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="j_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="0"/>
<pin id="171" dir="0" index="1" bw="4" slack="0"/>
<pin id="172" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="exitcond3_i3_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="4" slack="0"/>
<pin id="177" dir="0" index="1" bw="4" slack="0"/>
<pin id="178" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3_i3/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="i_1_i_mid2_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="4" slack="0"/>
<pin id="185" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_1_i_mid2/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="j_0_i_mid2_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="0"/>
<pin id="191" dir="0" index="1" bw="4" slack="0"/>
<pin id="192" dir="0" index="2" bw="4" slack="0"/>
<pin id="193" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_0_i_mid2/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="tmp_cast_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="4" slack="0"/>
<pin id="199" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="tmp_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="7" slack="0"/>
<pin id="203" dir="0" index="1" bw="4" slack="0"/>
<pin id="204" dir="0" index="2" bw="1" slack="0"/>
<pin id="205" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="tmp_59_cast_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="7" slack="0"/>
<pin id="211" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_59_cast/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="tmp_s_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="7" slack="0"/>
<pin id="215" dir="0" index="1" bw="4" slack="0"/>
<pin id="216" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="tmp_60_cast_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="8" slack="0"/>
<pin id="221" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_60_cast/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="arrayNo_cast_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="3" slack="0"/>
<pin id="226" dir="0" index="1" bw="4" slack="0"/>
<pin id="227" dir="0" index="2" bw="1" slack="0"/>
<pin id="228" dir="0" index="3" bw="3" slack="0"/>
<pin id="229" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="arrayNo_cast/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="tmp_54_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="4" slack="0"/>
<pin id="236" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_54/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="i_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="4" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="tmp_46_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="5" slack="0"/>
<pin id="246" dir="0" index="1" bw="4" slack="1"/>
<pin id="247" dir="0" index="2" bw="1" slack="1"/>
<pin id="248" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_46/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="tmp_47_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="5" slack="0"/>
<pin id="252" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_47/3 "/>
</bind>
</comp>

<comp id="258" class="1005" name="exitcond_flatten_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="1"/>
<pin id="260" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="262" class="1005" name="indvar_flatten_next_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="7" slack="0"/>
<pin id="264" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="267" class="1005" name="j_0_i_mid2_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="4" slack="0"/>
<pin id="269" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_0_i_mid2 "/>
</bind>
</comp>

<comp id="273" class="1005" name="row_outbuf_i_addr_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="6" slack="1"/>
<pin id="275" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="row_outbuf_i_addr "/>
</bind>
</comp>

<comp id="278" class="1005" name="arrayNo_cast_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="3" slack="1"/>
<pin id="280" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="arrayNo_cast "/>
</bind>
</comp>

<comp id="282" class="1005" name="tmp_54_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="1"/>
<pin id="284" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_54 "/>
</bind>
</comp>

<comp id="287" class="1005" name="i_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="4" slack="0"/>
<pin id="289" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="26" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="60" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="26" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="4" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="26" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="91"><net_src comp="6" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="26" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="8" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="26" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="104"><net_src comp="67" pin="2"/><net_sink comp="100" pin=1"/></net>

<net id="105"><net_src comp="86" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="110"><net_src comp="67" pin="2"/><net_sink comp="106" pin=1"/></net>

<net id="111"><net_src comp="79" pin="3"/><net_sink comp="106" pin=0"/></net>

<net id="116"><net_src comp="67" pin="2"/><net_sink comp="112" pin=1"/></net>

<net id="117"><net_src comp="72" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="122"><net_src comp="67" pin="2"/><net_sink comp="118" pin=1"/></net>

<net id="123"><net_src comp="93" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="127"><net_src comp="10" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="134"><net_src comp="124" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="138"><net_src comp="12" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="145"><net_src comp="135" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="12" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="146" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="161"><net_src comp="128" pin="4"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="14" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="167"><net_src comp="128" pin="4"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="16" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="173"><net_src comp="18" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="139" pin="4"/><net_sink comp="169" pin=1"/></net>

<net id="179"><net_src comp="150" pin="4"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="20" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="186"><net_src comp="175" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="12" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="188"><net_src comp="150" pin="4"/><net_sink comp="181" pin=2"/></net>

<net id="194"><net_src comp="175" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="169" pin="2"/><net_sink comp="189" pin=1"/></net>

<net id="196"><net_src comp="139" pin="4"/><net_sink comp="189" pin=2"/></net>

<net id="200"><net_src comp="189" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="206"><net_src comp="22" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="181" pin="3"/><net_sink comp="201" pin=1"/></net>

<net id="208"><net_src comp="24" pin="0"/><net_sink comp="201" pin=2"/></net>

<net id="212"><net_src comp="201" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="217"><net_src comp="209" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="197" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="222"><net_src comp="213" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="230"><net_src comp="28" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="181" pin="3"/><net_sink comp="224" pin=1"/></net>

<net id="232"><net_src comp="30" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="233"><net_src comp="32" pin="0"/><net_sink comp="224" pin=3"/></net>

<net id="237"><net_src comp="181" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="242"><net_src comp="181" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="18" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="249"><net_src comp="56" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="253"><net_src comp="244" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="255"><net_src comp="250" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="256"><net_src comp="250" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="257"><net_src comp="250" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="261"><net_src comp="157" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="163" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="270"><net_src comp="189" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="272"><net_src comp="267" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="276"><net_src comp="60" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="281"><net_src comp="224" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="234" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="290"><net_src comp="238" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="150" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		stg_11 : 2
		j : 1
		exitcond3_i3 : 1
		i_1_i_mid2 : 2
		j_0_i_mid2 : 2
		tmp_cast : 3
		tmp : 3
		tmp_59_cast : 4
		tmp_s : 5
		tmp_60_cast : 6
		row_outbuf_i_addr : 7
		row_outbuf_i_load : 8
		arrayNo_cast : 3
		tmp_54 : 3
		stg_25 : 4
		i : 3
	State 3
		tmp_47 : 1
		col_inbuf_0_addr : 2
		col_inbuf_1_addr : 2
		col_inbuf_2_addr : 2
		col_inbuf_3_addr : 2
		stg_39 : 3
		stg_41 : 3
		stg_43 : 3
		stg_45 : 3
		empty_36 : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          | indvar_flatten_next_fu_163 |    0    |    7    |
|    add   |          j_fu_169          |    0    |    4    |
|          |        tmp_s_fu_213        |    0    |    7    |
|          |          i_fu_238          |    0    |    4    |
|----------|----------------------------|---------|---------|
|  select  |      i_1_i_mid2_fu_181     |    0    |    4    |
|          |      j_0_i_mid2_fu_189     |    0    |    4    |
|----------|----------------------------|---------|---------|
|   icmp   |   exitcond_flatten_fu_157  |    0    |    3    |
|          |     exitcond3_i3_fu_175    |    0    |    2    |
|----------|----------------------------|---------|---------|
|          |       tmp_cast_fu_197      |    0    |    0    |
|   zext   |     tmp_59_cast_fu_209     |    0    |    0    |
|          |     tmp_60_cast_fu_219     |    0    |    0    |
|          |        tmp_47_fu_250       |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate|         tmp_fu_201         |    0    |    0    |
|          |        tmp_46_fu_244       |    0    |    0    |
|----------|----------------------------|---------|---------|
|partselect|     arrayNo_cast_fu_224    |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |        tmp_54_fu_234       |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    35   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|    arrayNo_cast_reg_278   |    3   |
|  exitcond_flatten_reg_258 |    1   |
|       i_1_i_reg_146       |    4   |
|         i_reg_287         |    4   |
|indvar_flatten_next_reg_262|    7   |
|   indvar_flatten_reg_124  |    7   |
|     j_0_i_mid2_reg_267    |    4   |
|       j_0_i_reg_135       |    4   |
| row_outbuf_i_addr_reg_273 |    6   |
|       tmp_54_reg_282      |    1   |
+---------------------------+--------+
|           Total           |   41   |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_67 |  p0  |   2  |   6  |   12   ||    6    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   12   ||  1.085  ||    6    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   35   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    6   |
|  Register |    -   |   41   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   41   |   41   |
+-----------+--------+--------+--------+
