m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_pro/18.1
vcsr
Z0 !s110 1649652338
!i10b 1
!s100 8kI@k_74T6V=Qe79mVJ7;3
IDU>i?j;MlK`Ibz@R1gneJ0
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dD:/Github/OpenRSIC-V/rsic/10_wishbone/sim
w1649611376
8D:/Github/OpenRSIC-V/rsic/10_wishbone/sim/csr.v
FD:/Github/OpenRSIC-V/rsic/10_wishbone/sim/csr.v
L0 3
Z3 OV;L;10.6d;65
r1
!s85 0
31
Z4 !s108 1649652338.000000
!s107 defines.v|D:/Github/OpenRSIC-V/rsic/10_wishbone/sim/csr.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/10_wishbone/sim/csr.v|
!i113 1
Z5 o-work work
Z6 tCvgOpt 0
vctrl
R0
!i10b 1
!s100 IjGKI4gRISQUjVHLFhLQm1
Igk^ZASVl8MD4S4K]:kaEP3
R1
R2
w1649612776
8D:/Github/OpenRSIC-V/rsic/10_wishbone/sim/ctrl.v
FD:/Github/OpenRSIC-V/rsic/10_wishbone/sim/ctrl.v
L0 3
R3
r1
!s85 0
31
R4
!s107 defines.v|D:/Github/OpenRSIC-V/rsic/10_wishbone/sim/ctrl.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/10_wishbone/sim/ctrl.v|
!i113 1
R5
R6
vdata_ram
Z7 !s110 1649652339
!i10b 1
!s100 kcWd7@99bVGzTHGl@WI_]3
I5cTM5Pe?MmRSRd@8zZogd2
R1
R2
w1649215257
8D:/Github/OpenRSIC-V/rsic/10_wishbone/sim/data_ram.v
FD:/Github/OpenRSIC-V/rsic/10_wishbone/sim/data_ram.v
L0 3
R3
r1
!s85 0
31
Z8 !s108 1649652339.000000
!s107 defines.v|D:/Github/OpenRSIC-V/rsic/10_wishbone/sim/data_ram.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/10_wishbone/sim/data_ram.v|
!i113 1
R5
R6
vdiv
R7
!i10b 1
!s100 7lEk5a@S_=Y72ji9PhF2^3
IHajgB7^=l6cVIMX]:eg7e0
R1
R2
w1649127578
8D:/Github/OpenRSIC-V/rsic/10_wishbone/sim/div.v
FD:/Github/OpenRSIC-V/rsic/10_wishbone/sim/div.v
L0 3
R3
r1
!s85 0
31
R8
!s107 defines.v|D:/Github/OpenRSIC-V/rsic/10_wishbone/sim/div.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/10_wishbone/sim/div.v|
!i113 1
R5
R6
vex
R7
!i10b 1
!s100 7agN>Bn_^E;^^9IW=?7oF0
I^E5YSMRNzm7G`mL15W@gS2
R1
R2
w1649605919
8D:/Github/OpenRSIC-V/rsic/10_wishbone/sim/ex.v
FD:/Github/OpenRSIC-V/rsic/10_wishbone/sim/ex.v
L0 3
R3
r1
!s85 0
31
R8
!s107 defines.v|D:/Github/OpenRSIC-V/rsic/10_wishbone/sim/ex.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/10_wishbone/sim/ex.v|
!i113 1
R5
R6
vex_mem
R7
!i10b 1
!s100 jeRb4G]HmZ?U5noHN1KSi1
Ichk9AkDK8og6>@7jU9Ron3
R1
R2
w1649597712
8D:/Github/OpenRSIC-V/rsic/10_wishbone/sim/ex_mem.v
FD:/Github/OpenRSIC-V/rsic/10_wishbone/sim/ex_mem.v
L0 3
R3
r1
!s85 0
31
R8
!s107 defines.v|D:/Github/OpenRSIC-V/rsic/10_wishbone/sim/ex_mem.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/10_wishbone/sim/ex_mem.v|
!i113 1
R5
R6
vid
R7
!i10b 1
!s100 dkdGG5bg4HO;:o^B@GGa21
ICTDlKcg82T:o]V0ZMHP^X0
R1
R2
w1649612966
8D:/Github/OpenRSIC-V/rsic/10_wishbone/sim/id.v
FD:/Github/OpenRSIC-V/rsic/10_wishbone/sim/id.v
L0 3
R3
r1
!s85 0
31
R8
!s107 defines.v|D:/Github/OpenRSIC-V/rsic/10_wishbone/sim/id.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/10_wishbone/sim/id.v|
!i113 1
R5
R6
vid_ex
R7
!i10b 1
!s100 cSNO9PgIH0Umom?[>L=e<3
IGeS]<bgf086^J[=;OMXGL1
R1
R2
w1649583268
8D:/Github/OpenRSIC-V/rsic/10_wishbone/sim/id_ex.v
FD:/Github/OpenRSIC-V/rsic/10_wishbone/sim/id_ex.v
L0 3
R3
r1
!s85 0
31
R8
!s107 defines.v|D:/Github/OpenRSIC-V/rsic/10_wishbone/sim/id_ex.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/10_wishbone/sim/id_ex.v|
!i113 1
R5
R6
vif_id
Z9 !s110 1649652340
!i10b 1
!s100 0DO4dZ1TI7og@L4HiIbh42
I^3MHD4<lW1;LUofiB0bi]1
R1
R2
w1649581637
8D:/Github/OpenRSIC-V/rsic/10_wishbone/sim/if_id.v
FD:/Github/OpenRSIC-V/rsic/10_wishbone/sim/if_id.v
L0 3
R3
r1
!s85 0
31
R8
!s107 defines.v|D:/Github/OpenRSIC-V/rsic/10_wishbone/sim/if_id.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/10_wishbone/sim/if_id.v|
!i113 1
R5
R6
vinst_rom
R9
!i10b 1
!s100 JnScI>2LR3e<8f9_KQDDQ3
I9zSP<aijMgaWR@]BkHg4F1
R1
R2
w1649217542
8D:/Github/OpenRSIC-V/rsic/10_wishbone/sim/inst_rom.v
FD:/Github/OpenRSIC-V/rsic/10_wishbone/sim/inst_rom.v
L0 3
R3
r1
!s85 0
31
Z10 !s108 1649652340.000000
!s107 defines.v|D:/Github/OpenRSIC-V/rsic/10_wishbone/sim/inst_rom.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/10_wishbone/sim/inst_rom.v|
!i113 1
R5
R6
vmem
R9
!i10b 1
!s100 LB?He7ATPU37]LL@L]h=]1
IYIW]AI^Xf;FBg_^?m0gQD2
R1
R2
w1649609081
8D:/Github/OpenRSIC-V/rsic/10_wishbone/sim/mem.v
FD:/Github/OpenRSIC-V/rsic/10_wishbone/sim/mem.v
L0 3
R3
r1
!s85 0
31
R10
!s107 defines.v|D:/Github/OpenRSIC-V/rsic/10_wishbone/sim/mem.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/10_wishbone/sim/mem.v|
!i113 1
R5
R6
vmem_wb
R9
!i10b 1
!s100 zh]S6amMok7_el6O?fLnN2
IhPAll:0OaFSR::UInlEVW2
R1
R2
w1649591022
8D:/Github/OpenRSIC-V/rsic/10_wishbone/sim/mem_wb.v
FD:/Github/OpenRSIC-V/rsic/10_wishbone/sim/mem_wb.v
L0 3
R3
r1
!s85 0
31
R10
!s107 defines.v|D:/Github/OpenRSIC-V/rsic/10_wishbone/sim/mem_wb.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/10_wishbone/sim/mem_wb.v|
!i113 1
R5
R6
vopenmips
R9
!i10b 1
!s100 :5A0[<:[oA;`JmOO44APa1
I07Kb@Lo_?R72CRTFe0BMQ0
R1
R2
w1649605769
8D:/Github/OpenRSIC-V/rsic/10_wishbone/sim/openmips.v
FD:/Github/OpenRSIC-V/rsic/10_wishbone/sim/openmips.v
L0 3
R3
r1
!s85 0
31
R10
!s107 defines.v|D:/Github/OpenRSIC-V/rsic/10_wishbone/sim/openmips.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/10_wishbone/sim/openmips.v|
!i113 1
R5
R6
vopenmips_min_sopc
R9
!i10b 1
!s100 KmQk0Hi2kFTKTM<D7QI2k1
I0UbN1;koFXc9?0]T=Wkg=1
R1
R2
w1649596352
8D:/Github/OpenRSIC-V/rsic/10_wishbone/sim/openmips_min_sopc.v
FD:/Github/OpenRSIC-V/rsic/10_wishbone/sim/openmips_min_sopc.v
L0 3
R3
r1
!s85 0
31
R10
!s107 defines.v|D:/Github/OpenRSIC-V/rsic/10_wishbone/sim/openmips_min_sopc.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/10_wishbone/sim/openmips_min_sopc.v|
!i113 1
R5
R6
vopenmips_min_sopc_tb
R9
!i10b 1
!s100 bm7FYEFJ:G<RCoBMCMnJK2
Ih3OlEO3WL_Gj:N<l<gmg:0
R1
R2
w1648970743
8D:/Github/OpenRSIC-V/rsic/10_wishbone/sim/openmips_min_sopc_tb.v
FD:/Github/OpenRSIC-V/rsic/10_wishbone/sim/openmips_min_sopc_tb.v
L0 4
R3
r1
!s85 0
31
R10
!s107 defines.v|D:/Github/OpenRSIC-V/rsic/10_wishbone/sim/openmips_min_sopc_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/10_wishbone/sim/openmips_min_sopc_tb.v|
!i113 1
R5
R6
vpc_reg
Z11 !s110 1649652341
!i10b 1
!s100 hS^P<Jb37^TCWTz9>YAP62
ISN[CEE080WM4_Wd3l3PI^2
R1
R2
w1649581551
8D:/Github/OpenRSIC-V/rsic/10_wishbone/sim/pc_reg.v
FD:/Github/OpenRSIC-V/rsic/10_wishbone/sim/pc_reg.v
L0 3
R3
r1
!s85 0
31
R10
!s107 defines.v|D:/Github/OpenRSIC-V/rsic/10_wishbone/sim/pc_reg.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/10_wishbone/sim/pc_reg.v|
!i113 1
R5
R6
vregfile
R11
!i10b 1
!s100 Fm963[JO:4>7703MiZ^I_2
ID1G4?R8h`ZdQhHf2GR[oL0
R1
R2
w1648988500
8D:/Github/OpenRSIC-V/rsic/10_wishbone/sim/regfile.v
FD:/Github/OpenRSIC-V/rsic/10_wishbone/sim/regfile.v
L0 3
R3
r1
!s85 0
31
!s108 1649652341.000000
!s107 defines.v|D:/Github/OpenRSIC-V/rsic/10_wishbone/sim/regfile.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/rsic/10_wishbone/sim/regfile.v|
!i113 1
R5
R6
