{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1557019118771 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557019118784 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 04 21:18:38 2019 " "Processing started: Sat May 04 21:18:38 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557019118784 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557019118784 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Element_Test_Bed -c Element_Test_Bed " "Command: quartus_map --read_settings_files=on --write_settings_files=off Element_Test_Bed -c Element_Test_Bed" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557019118784 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1557019120018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/doug/documents/github/r32v2020/vhdl/functions in common/multiplexers/mux_16x32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/doug/documents/github/r32v2020/vhdl/functions in common/multiplexers/mux_16x32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_16x32-sim " "Found design unit 1: MUX_16x32-sim" {  } { { "../Functions in Common/Multiplexers/MUX_16x32.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Functions in Common/Multiplexers/MUX_16x32.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557019137688 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_16x32 " "Found entity 1: MUX_16x32" {  } { { "../Functions in Common/Multiplexers/MUX_16x32.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Functions in Common/Multiplexers/MUX_16x32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557019137688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557019137688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/doug/documents/github/r32v2020/vhdl/functions in common/counters/counter_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/doug/documents/github/r32v2020/vhdl/functions in common/counters/counter_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COUNT_32-description " "Found design unit 1: COUNT_32-description" {  } { { "../Functions in Common/Counters/COUNTER_32.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Functions in Common/Counters/COUNTER_32.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557019137694 ""} { "Info" "ISGN_ENTITY_NAME" "1 COUNT_32 " "Found entity 1: COUNT_32" {  } { { "../Functions in Common/Counters/COUNTER_32.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Functions in Common/Counters/COUNTER_32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557019137694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557019137694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/doug/documents/github/r32v2020/vhdl/functions in common/registers/reg_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/doug/documents/github/r32v2020/vhdl/functions in common/registers/reg_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_32-description " "Found design unit 1: REG_32-description" {  } { { "../Functions in Common/Registers/REG_32.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Functions in Common/Registers/REG_32.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557019137699 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG_32 " "Found entity 1: REG_32" {  } { { "../Functions in Common/Registers/REG_32.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Functions in Common/Registers/REG_32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557019137699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557019137699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/doug/documents/github/r32v2020/vhdl/functions in common/registers/reg_32_constant.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/doug/documents/github/r32v2020/vhdl/functions in common/registers/reg_32_constant.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_32_CONSTANT-description " "Found design unit 1: REG_32_CONSTANT-description" {  } { { "../Functions in Common/Registers/REG_32_CONSTANT.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Functions in Common/Registers/REG_32_CONSTANT.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557019137705 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG_32_CONSTANT " "Found entity 1: REG_32_CONSTANT" {  } { { "../Functions in Common/Registers/REG_32_CONSTANT.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Functions in Common/Registers/REG_32_CONSTANT.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557019137705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557019137705 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../Hardware Design/Functions in Common/Counters/COUNTER_32.vhd " "Can't analyze file -- file ../../Hardware Design/Functions in Common/Counters/COUNTER_32.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1557019137710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/doug/documents/github/r32v2020/vhdl/components/registerfile/registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/doug/documents/github/r32v2020/vhdl/components/registerfile/registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterFile-struct " "Found design unit 1: RegisterFile-struct" {  } { { "../Components/RegisterFile/RegisterFile.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/RegisterFile/RegisterFile.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557019137715 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "../Components/RegisterFile/RegisterFile.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/RegisterFile/RegisterFile.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557019137715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557019137715 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../Hardware Design/Functions in Common/ClockGen/VideoClk_SVGA_800x600.vhd " "Can't analyze file -- file ../../Hardware Design/Functions in Common/ClockGen/VideoClk_SVGA_800x600.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1557019137721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "element_test_bed.vhd 2 1 " "Found 2 design units, including 1 entities, in source file element_test_bed.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Element_Test_Bed-struct " "Found design unit 1: Element_Test_Bed-struct" {  } { { "Element_Test_Bed.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Element_Test_Bed/Element_Test_Bed.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557019137726 ""} { "Info" "ISGN_ENTITY_NAME" "1 Element_Test_Bed " "Found entity 1: Element_Test_Bed" {  } { { "Element_Test_Bed.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Element_Test_Bed/Element_Test_Bed.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557019137726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557019137726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/doug/documents/github/r32v2020/vhdl/components/alu/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/doug/documents/github/r32v2020/vhdl/components/alu/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-struct " "Found design unit 1: ALU-struct" {  } { { "../Components/ALU/ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557019137730 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../Components/ALU/ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557019137730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557019137730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/doug/documents/github/r32v2020/vhdl/components/alu/opcode_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/doug/documents/github/r32v2020/vhdl/components/alu/opcode_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OpCode_Decoder-struct " "Found design unit 1: OpCode_Decoder-struct" {  } { { "../Components/ALU/OpCode_Decoder.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/OpCode_Decoder.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557019137735 ""} { "Info" "ISGN_ENTITY_NAME" "1 OpCode_Decoder " "Found entity 1: OpCode_Decoder" {  } { { "../Components/ALU/OpCode_Decoder.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/OpCode_Decoder.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557019137735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557019137735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/doug/documents/github/r32v2020/vhdl/components/alu/opcode_cat_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/doug/documents/github/r32v2020/vhdl/components/alu/opcode_cat_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OpCode_Cat_Decoder-struct " "Found design unit 1: OpCode_Cat_Decoder-struct" {  } { { "../Components/ALU/OpCode_Cat_Decoder.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/OpCode_Cat_Decoder.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557019137741 ""} { "Info" "ISGN_ENTITY_NAME" "1 OpCode_Cat_Decoder " "Found entity 1: OpCode_Cat_Decoder" {  } { { "../Components/ALU/OpCode_Cat_Decoder.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/OpCode_Cat_Decoder.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557019137741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557019137741 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "OpCode_Decoder " "Elaborating entity \"OpCode_Decoder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1557019137971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OpCode_Cat_Decoder OpCode_Cat_Decoder:opc_Cat_Decoder " "Elaborating entity \"OpCode_Cat_Decoder\" for hierarchy \"OpCode_Cat_Decoder:opc_Cat_Decoder\"" {  } { { "../Components/ALU/OpCode_Decoder.vhd" "opc_Cat_Decoder" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/OpCode_Decoder.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557019138021 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Op_NOP GND " "Pin \"Op_NOP\" is stuck at GND" {  } { { "../Components/ALU/OpCode_Decoder.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/OpCode_Decoder.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557019139086 "|OpCode_Decoder|Op_NOP"} { "Warning" "WMLS_MLS_STUCK_PIN" "Op_RES GND " "Pin \"Op_RES\" is stuck at GND" {  } { { "../Components/ALU/OpCode_Decoder.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/OpCode_Decoder.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557019139086 "|OpCode_Decoder|Op_RES"} { "Warning" "WMLS_MLS_STUCK_PIN" "Op_ADS GND " "Pin \"Op_ADS\" is stuck at GND" {  } { { "../Components/ALU/OpCode_Decoder.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/OpCode_Decoder.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557019139086 "|OpCode_Decoder|Op_ADS"} { "Warning" "WMLS_MLS_STUCK_PIN" "Op_MAO GND " "Pin \"Op_MAO\" is stuck at GND" {  } { { "../Components/ALU/OpCode_Decoder.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/OpCode_Decoder.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557019139086 "|OpCode_Decoder|Op_MAO"} { "Warning" "WMLS_MLS_STUCK_PIN" "Op_ORS GND " "Pin \"Op_ORS\" is stuck at GND" {  } { { "../Components/ALU/OpCode_Decoder.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/OpCode_Decoder.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557019139086 "|OpCode_Decoder|Op_ORS"} { "Warning" "WMLS_MLS_STUCK_PIN" "Op_XRS GND " "Pin \"Op_XRS\" is stuck at GND" {  } { { "../Components/ALU/OpCode_Decoder.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/OpCode_Decoder.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557019139086 "|OpCode_Decoder|Op_XRS"} { "Warning" "WMLS_MLS_STUCK_PIN" "Op_LS1 GND " "Pin \"Op_LS1\" is stuck at GND" {  } { { "../Components/ALU/OpCode_Decoder.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/OpCode_Decoder.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557019139086 "|OpCode_Decoder|Op_LS1"} { "Warning" "WMLS_MLS_STUCK_PIN" "Op_LR1 GND " "Pin \"Op_LR1\" is stuck at GND" {  } { { "../Components/ALU/OpCode_Decoder.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/OpCode_Decoder.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557019139086 "|OpCode_Decoder|Op_LR1"} { "Warning" "WMLS_MLS_STUCK_PIN" "Op_RR1 GND " "Pin \"Op_RR1\" is stuck at GND" {  } { { "../Components/ALU/OpCode_Decoder.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/OpCode_Decoder.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557019139086 "|OpCode_Decoder|Op_RR1"} { "Warning" "WMLS_MLS_STUCK_PIN" "Op_RA1 GND " "Pin \"Op_RA1\" is stuck at GND" {  } { { "../Components/ALU/OpCode_Decoder.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/OpCode_Decoder.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557019139086 "|OpCode_Decoder|Op_RA1"} { "Warning" "WMLS_MLS_STUCK_PIN" "Op_ENS GND " "Pin \"Op_ENS\" is stuck at GND" {  } { { "../Components/ALU/OpCode_Decoder.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/OpCode_Decoder.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557019139086 "|OpCode_Decoder|Op_ENS"} { "Warning" "WMLS_MLS_STUCK_PIN" "Op_LIL GND " "Pin \"Op_LIL\" is stuck at GND" {  } { { "../Components/ALU/OpCode_Decoder.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/OpCode_Decoder.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557019139086 "|OpCode_Decoder|Op_LIL"} { "Warning" "WMLS_MLS_STUCK_PIN" "Op_LIU GND " "Pin \"Op_LIU\" is stuck at GND" {  } { { "../Components/ALU/OpCode_Decoder.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/OpCode_Decoder.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557019139086 "|OpCode_Decoder|Op_LIU"} { "Warning" "WMLS_MLS_STUCK_PIN" "Op_LDB GND " "Pin \"Op_LDB\" is stuck at GND" {  } { { "../Components/ALU/OpCode_Decoder.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/OpCode_Decoder.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557019139086 "|OpCode_Decoder|Op_LDB"} { "Warning" "WMLS_MLS_STUCK_PIN" "Op_SDB GND " "Pin \"Op_SDB\" is stuck at GND" {  } { { "../Components/ALU/OpCode_Decoder.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/OpCode_Decoder.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557019139086 "|OpCode_Decoder|Op_SDB"} { "Warning" "WMLS_MLS_STUCK_PIN" "Op_LDS GND " "Pin \"Op_LDS\" is stuck at GND" {  } { { "../Components/ALU/OpCode_Decoder.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/OpCode_Decoder.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557019139086 "|OpCode_Decoder|Op_LDS"} { "Warning" "WMLS_MLS_STUCK_PIN" "Op_LDL GND " "Pin \"Op_LDL\" is stuck at GND" {  } { { "../Components/ALU/OpCode_Decoder.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/OpCode_Decoder.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557019139086 "|OpCode_Decoder|Op_LDL"} { "Warning" "WMLS_MLS_STUCK_PIN" "Op_SDL GND " "Pin \"Op_SDL\" is stuck at GND" {  } { { "../Components/ALU/OpCode_Decoder.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/OpCode_Decoder.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557019139086 "|OpCode_Decoder|Op_SDL"} { "Warning" "WMLS_MLS_STUCK_PIN" "Op_LPB GND " "Pin \"Op_LPB\" is stuck at GND" {  } { { "../Components/ALU/OpCode_Decoder.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/OpCode_Decoder.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557019139086 "|OpCode_Decoder|Op_LPB"} { "Warning" "WMLS_MLS_STUCK_PIN" "Op_SPB GND " "Pin \"Op_SPB\" is stuck at GND" {  } { { "../Components/ALU/OpCode_Decoder.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/OpCode_Decoder.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557019139086 "|OpCode_Decoder|Op_SPB"} { "Warning" "WMLS_MLS_STUCK_PIN" "Op_LPS GND " "Pin \"Op_LPS\" is stuck at GND" {  } { { "../Components/ALU/OpCode_Decoder.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/OpCode_Decoder.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557019139086 "|OpCode_Decoder|Op_LPS"} { "Warning" "WMLS_MLS_STUCK_PIN" "Op_SPS GND " "Pin \"Op_SPS\" is stuck at GND" {  } { { "../Components/ALU/OpCode_Decoder.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/OpCode_Decoder.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557019139086 "|OpCode_Decoder|Op_SPS"} { "Warning" "WMLS_MLS_STUCK_PIN" "Op_SPL GND " "Pin \"Op_SPL\" is stuck at GND" {  } { { "../Components/ALU/OpCode_Decoder.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/OpCode_Decoder.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557019139086 "|OpCode_Decoder|Op_SPL"} { "Warning" "WMLS_MLS_STUCK_PIN" "Op_JSR GND " "Pin \"Op_JSR\" is stuck at GND" {  } { { "../Components/ALU/OpCode_Decoder.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/OpCode_Decoder.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557019139086 "|OpCode_Decoder|Op_JSR"} { "Warning" "WMLS_MLS_STUCK_PIN" "Op_RTS GND " "Pin \"Op_RTS\" is stuck at GND" {  } { { "../Components/ALU/OpCode_Decoder.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/OpCode_Decoder.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557019139086 "|OpCode_Decoder|Op_RTS"} { "Warning" "WMLS_MLS_STUCK_PIN" "Op_BRA GND " "Pin \"Op_BRA\" is stuck at GND" {  } { { "../Components/ALU/OpCode_Decoder.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/OpCode_Decoder.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557019139086 "|OpCode_Decoder|Op_BRA"} { "Warning" "WMLS_MLS_STUCK_PIN" "Op_BCS GND " "Pin \"Op_BCS\" is stuck at GND" {  } { { "../Components/ALU/OpCode_Decoder.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/OpCode_Decoder.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557019139086 "|OpCode_Decoder|Op_BCS"} { "Warning" "WMLS_MLS_STUCK_PIN" "Op_BCC GND " "Pin \"Op_BCC\" is stuck at GND" {  } { { "../Components/ALU/OpCode_Decoder.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/OpCode_Decoder.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557019139086 "|OpCode_Decoder|Op_BCC"} { "Warning" "WMLS_MLS_STUCK_PIN" "Op_BOV GND " "Pin \"Op_BOV\" is stuck at GND" {  } { { "../Components/ALU/OpCode_Decoder.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/OpCode_Decoder.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557019139086 "|OpCode_Decoder|Op_BOV"} { "Warning" "WMLS_MLS_STUCK_PIN" "Op_BEQ GND " "Pin \"Op_BEQ\" is stuck at GND" {  } { { "../Components/ALU/OpCode_Decoder.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/OpCode_Decoder.vhd" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557019139086 "|OpCode_Decoder|Op_BEQ"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1557019139086 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1557019139297 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1557019140400 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557019140400 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "InstrOpCode\[5\] " "No output dependent on input pin \"InstrOpCode\[5\]\"" {  } { { "../Components/ALU/OpCode_Decoder.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/OpCode_Decoder.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557019140543 "|OpCode_Decoder|InstrOpCode[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "InstrOpCode\[6\] " "No output dependent on input pin \"InstrOpCode\[6\]\"" {  } { { "../Components/ALU/OpCode_Decoder.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/OpCode_Decoder.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557019140543 "|OpCode_Decoder|InstrOpCode[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "InstrOpCode\[7\] " "No output dependent on input pin \"InstrOpCode\[7\]\"" {  } { { "../Components/ALU/OpCode_Decoder.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/OpCode_Decoder.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557019140543 "|OpCode_Decoder|InstrOpCode[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1557019140543 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "53 " "Implemented 53 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1557019140544 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1557019140544 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9 " "Implemented 9 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1557019140544 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1557019140544 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "646 " "Peak virtual memory: 646 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557019140574 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 04 21:19:00 2019 " "Processing ended: Sat May 04 21:19:00 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557019140574 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557019140574 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557019140574 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1557019140574 ""}
