

================================================================
== Vitis HLS Report for 'fir'
================================================================
* Date:           Thu Aug  1 15:44:07 2024

* Version:        2024.1.1 (Build 5090947 on Jun 13 2024)
* Project:        sol2_work
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.470 ns|     1.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       15|       15|  0.150 us|  0.150 us|   16|   16|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Shift_Accum_Loop  |       13|       13|         4|          1|          1|    11|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 6 3 
3 --> 4 
4 --> 5 
5 --> 2 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.61>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%acc = alloca i32 1" [../src/fir.c:6]   --->   Operation 7 'alloca' 'acc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../src/fir.c:8]   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [../src/fir.c:3]   --->   Operation 9 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %y"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %c"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%x_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x" [../src/fir.c:3]   --->   Operation 16 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.61ns)   --->   "%store_ln8 = store i5 10, i5 %i" [../src/fir.c:8]   --->   Operation 17 'store' 'store_ln8' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 18 [1/1] (1.61ns)   --->   "%store_ln6 = store i32 0, i32 %acc" [../src/fir.c:6]   --->   Operation 18 'store' 'store_ln6' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln11 = br void %for.body" [../src/fir.c:11]   --->   Operation 19 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.01>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%i_1 = load i5 %i" [../src/fir.c:11]   --->   Operation 20 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %i_1, i32 4" [../src/fir.c:11]   --->   Operation 21 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln11 = br i1 %tmp, void %for.body.split, void %for.end" [../src/fir.c:11]   --->   Operation 22 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i5 %i_1" [../src/fir.c:11]   --->   Operation 23 'zext' 'zext_ln11' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln11 = trunc i5 %i_1" [../src/fir.c:11]   --->   Operation 24 'trunc' 'trunc_ln11' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln6 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [../src/fir.c:6]   --->   Operation 25 'specpipeline' 'specpipeline_ln6' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%speclooptripcount_ln6 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 11, i64 11, i64 11" [../src/fir.c:6]   --->   Operation 26 'speclooptripcount' 'speclooptripcount_ln6' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln11 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [../src/fir.c:11]   --->   Operation 27 'specloopname' 'specloopname_ln11' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.86ns)   --->   "%icmp_ln12 = icmp_eq  i5 %i_1, i5 0" [../src/fir.c:12]   --->   Operation 28 'icmp' 'icmp_ln12' <Predicate = (!tmp)> <Delay = 1.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %icmp_ln12, void %if.else, void %if.then" [../src/fir.c:12]   --->   Operation 29 'br' 'br_ln12' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.77ns)   --->   "%add_ln16 = add i4 %trunc_ln11, i4 15" [../src/fir.c:16]   --->   Operation 30 'add' 'add_ln16' <Predicate = (!tmp & !icmp_ln12)> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i4 %add_ln16" [../src/fir.c:16]   --->   Operation 31 'zext' 'zext_ln16' <Predicate = (!tmp & !icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%shift_reg_addr = getelementptr i32 %shift_reg, i64 0, i64 %zext_ln16" [../src/fir.c:16]   --->   Operation 32 'getelementptr' 'shift_reg_addr' <Predicate = (!tmp & !icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 33 [2/2] (2.15ns)   --->   "%data = load i4 %shift_reg_addr" [../src/fir.c:16]   --->   Operation 33 'load' 'data' <Predicate = (!tmp & !icmp_ln12)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_2 : Operation 34 [1/1] (2.15ns)   --->   "%store_ln13 = store i32 %x_read, i32 0" [../src/fir.c:13]   --->   Operation 34 'store' 'store_ln13' <Predicate = (!tmp & icmp_ln12)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_2 : Operation 35 [1/1] (1.61ns)   --->   "%br_ln15 = br void %for.inc" [../src/fir.c:15]   --->   Operation 35 'br' 'br_ln15' <Predicate = (!tmp & icmp_ln12)> <Delay = 1.61>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%c_addr = getelementptr i32 %c, i64 0, i64 %zext_ln11" [../src/fir.c:19]   --->   Operation 36 'getelementptr' 'c_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 37 [2/2] (2.15ns)   --->   "%c_load = load i4 %c_addr" [../src/fir.c:19]   --->   Operation 37 'load' 'c_load' <Predicate = (!tmp)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_2 : Operation 38 [1/1] (1.86ns)   --->   "%add_ln11 = add i5 %i_1, i5 31" [../src/fir.c:11]   --->   Operation 38 'add' 'add_ln11' <Predicate = (!tmp)> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (1.61ns)   --->   "%store_ln8 = store i5 %add_ln11, i5 %i" [../src/fir.c:8]   --->   Operation 39 'store' 'store_ln8' <Predicate = (!tmp)> <Delay = 1.61>

State 3 <SV = 2> <Delay = 4.30>
ST_3 : Operation 40 [1/2] (2.15ns)   --->   "%data = load i4 %shift_reg_addr" [../src/fir.c:16]   --->   Operation 40 'load' 'data' <Predicate = (!tmp & !icmp_ln12)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%shift_reg_addr_1 = getelementptr i32 %shift_reg, i64 0, i64 %zext_ln11" [../src/fir.c:16]   --->   Operation 41 'getelementptr' 'shift_reg_addr_1' <Predicate = (!tmp & !icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (2.15ns)   --->   "%store_ln16 = store i32 %data, i4 %shift_reg_addr_1" [../src/fir.c:16]   --->   Operation 42 'store' 'store_ln16' <Predicate = (!tmp & !icmp_ln12)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_3 : Operation 43 [1/1] (1.61ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 43 'br' 'br_ln0' <Predicate = (!tmp & !icmp_ln12)> <Delay = 1.61>
ST_3 : Operation 44 [1/2] (2.15ns)   --->   "%c_load = load i4 %c_addr" [../src/fir.c:19]   --->   Operation 44 'load' 'c_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>

State 4 <SV = 3> <Delay = 8.47>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%data_1 = phi i32 %x_read, void %if.then, i32 %data, void %if.else"   --->   Operation 45 'phi' 'data_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (8.47ns)   --->   "%mul_ln19 = mul i32 %c_load, i32 %data_1" [../src/fir.c:19]   --->   Operation 46 'mul' 'mul_ln19' <Predicate = true> <Delay = 8.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.31>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%acc_load = load i32 %acc" [../src/fir.c:19]   --->   Operation 47 'load' 'acc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (2.70ns)   --->   "%acc_1 = add i32 %mul_ln19, i32 %acc_load" [../src/fir.c:19]   --->   Operation 48 'add' 'acc_1' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (1.61ns)   --->   "%store_ln6 = store i32 %acc_1, i32 %acc" [../src/fir.c:6]   --->   Operation 49 'store' 'store_ln6' <Predicate = true> <Delay = 1.61>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln11 = br void %for.body" [../src/fir.c:11]   --->   Operation 50 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%acc_load_1 = load i32 %acc" [../src/fir.c:21]   --->   Operation 51 'load' 'acc_load_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%write_ln21 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %y, i32 %acc_load_1" [../src/fir.c:21]   --->   Operation 52 'write' 'write_ln21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%ret_ln22 = ret" [../src/fir.c:22]   --->   Operation 53 'ret' 'ret_ln22' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 1.000ns.

 <State 1>: 1.610ns
The critical path consists of the following:
	'alloca' operation 5 bit ('i', ../src/fir.c:8) [6]  (0.000 ns)
	'store' operation 0 bit ('store_ln8', ../src/fir.c:8) of constant 10 on local variable 'i', ../src/fir.c:8 [15]  (1.610 ns)

 <State 2>: 4.014ns
The critical path consists of the following:
	'load' operation 5 bit ('i', ../src/fir.c:11) on local variable 'i', ../src/fir.c:8 [19]  (0.000 ns)
	'add' operation 4 bit ('add_ln16', ../src/fir.c:16) [31]  (1.777 ns)
	'getelementptr' operation 4 bit ('shift_reg_addr', ../src/fir.c:16) [33]  (0.000 ns)
	'load' operation 32 bit ('data', ../src/fir.c:16) on array 'shift_reg' [34]  (2.152 ns)
	blocking operation 0.0845 ns on control path)

 <State 3>: 4.304ns
The critical path consists of the following:
	'load' operation 32 bit ('data', ../src/fir.c:16) on array 'shift_reg' [34]  (2.152 ns)
	'store' operation 0 bit ('store_ln16', ../src/fir.c:16) of variable 'data', ../src/fir.c:16 on array 'shift_reg' [36]  (2.152 ns)

 <State 4>: 8.470ns
The critical path consists of the following:
	'phi' operation 32 bit ('data') with incoming values : ('x_read', ../src/fir.c:3) ('data', ../src/fir.c:16) [42]  (0.000 ns)
	'mul' operation 32 bit ('mul_ln19', ../src/fir.c:19) [46]  (8.470 ns)

 <State 5>: 4.312ns
The critical path consists of the following:
	'load' operation 32 bit ('acc_load', ../src/fir.c:19) on local variable 'acc', ../src/fir.c:6 [43]  (0.000 ns)
	'add' operation 32 bit ('acc', ../src/fir.c:19) [47]  (2.702 ns)
	'store' operation 0 bit ('store_ln6', ../src/fir.c:6) of variable 'acc', ../src/fir.c:19 on local variable 'acc', ../src/fir.c:6 [50]  (1.610 ns)

 <State 6>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
