[
    {
        "line": 3,
        "fullcodeline": "unsigned long pc = regs->tpc;"
    },
    {
        "line": 4,
        "fullcodeline": "unsigned long tstate = regs->tstate;"
    },
    {
        "line": 9,
        "fullcodeline": "struct fpustate *f = FPUSTATE;"
    },
    {
        "line": 13,
        "fullcodeline": "perf_sw_event(PERF_COUNT_SW_ALIGNMENT_FAULTS, 1, regs, sfar);"
    },
    {
        "line": 11,
        "fullcodeline": "if (tstate & TSTATE_PRIV)"
    },
    {
        "line": 14,
        "fullcodeline": "if (test_thread_flag(TIF_32BIT))"
    },
    {
        "line": 12,
        "fullcodeline": "die_if_kernel(\"stdfmna from kernel\", regs);"
    },
    {
        "line": 15,
        "fullcodeline": "pc = (u32)pc;"
    },
    {
        "line": 17,
        "fullcodeline": "int asi = decode_asi(insn, regs);"
    },
    {
        "line": 18,
        "fullcodeline": "freg = ((insn >> 25) & 0x1e) | ((insn >> 20) & 0x20);"
    },
    {
        "line": 19,
        "fullcodeline": "value = 0;"
    },
    {
        "line": 20,
        "fullcodeline": "flag = (freg < 32) ? FPRS_DL : FPRS_DU;"
    },
    {
        "line": 24,
        "fullcodeline": "save_and_clear_fpu();"
    },
    {
        "line": 21,
        "fullcodeline": "if ((asi > ASI_SNFL) ||"
    },
    {
        "line": 25,
        "fullcodeline": "if (current_thread_info()->fpsaved[0] & flag)"
    },
    {
        "line": 22,
        "fullcodeline": "(asi < ASI_P))"
    },
    {
        "line": 26,
        "fullcodeline": "value = *(u64 *)&f->regs[freg];"
    },
    {
        "line": 32,
        "fullcodeline": "value = __swab64p(&value); break;"
    },
    {
        "line": 40,
        "fullcodeline": "if (tlb_type == hypervisor)"
    },
    {
        "line": 41,
        "fullcodeline": "sun4v_data_access_exception(regs, sfar, sfsr);"
    },
    {
        "line": 43,
        "fullcodeline": "spitfire_data_access_exception(regs, sfsr, sfar);"
    }
]