POSTSYN: Post Synthesis Process Radiant Software (64-bit) 2024.2.0.3.0
Command Line: postsyn -a iCE40UP -p iCE40UP5K -t SG48 -sp High-Performance_1.2V -oc Industrial -w -o testbench_counter_7b293bf5d66558a2819c39f487cde2ac.udb -gui -msgset C:/Users/sojayaweera/E155/lab3_sj/promote.xml C:/Users/sojayaweera/E155/lab3_sj/source/impl_1/testbench_counter.vm 
   Architecture:     iCE40UP
   Device:           iCE40UP5K
   Package:          SG48
   Performance:      High-Performance_1.2V
Reading input file 'C:/Users/sojayaweera/E155/lab3_sj/source/impl_1/testbench_counter.vm' ...
ERROR <1025000> - C:/Users/sojayaweera/E155/lab3_sj/source/impl_1/testbench_counter.vm(20): syntax error near 'else'
ERROR <1025000> - C:/Users/sojayaweera/E155/lab3_sj/source/impl_1/testbench_counter.vm(20): Verilog 2000 keyword else used in incorrect context
ERROR <1025000> - C:/Users/sojayaweera/E155/lab3_sj/source/impl_1/testbench_counter.vm(30): syntax error near 'posedge'
ERROR <1025000> - C:/Users/sojayaweera/E155/lab3_sj/source/impl_1/testbench_counter.vm(30): Verilog 2000 keyword posedge used in incorrect context
ERROR <1025005> - Failed to parse file 'C:/Users/sojayaweera/E155/lab3_sj/source/impl_1/testbench_counter.vm'.
POSTSYN finished unsuccessfully.
Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 22 MB
