v 20130925 2
C 40000 40000 0 0 0 title-B.sym
T 50700 41100 9 10 1 0 0 0 1
Buck-Boost Full H-Bridge with PMOS
T 54000 40100 9 10 1 0 0 0 1
Ken Sarkies
T 54000 40400 9 10 1 0 0 0 1
9/11/2015
T 50600 40100 9 10 1 0 0 0 1
2
T 52100 40100 9 10 1 0 0 0 1
3
C 42600 47700 1 0 0 npn-2.sym
{
T 43200 48200 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
T 43200 48300 5 10 1 1 0 0 1
refdes=Q3
T 43100 48100 5 10 1 1 0 0 1
value=2N3904
}
C 42600 47700 1 180 1 pnp-2.sym
{
T 43200 47300 5 10 0 0 180 6 1
device=PNP_TRANSISTOR
T 43200 47400 5 10 1 1 180 6 1
refdes=Q4
T 43100 47000 5 10 1 1 0 0 1
value=Q2N3906
}
C 52900 45200 1 270 0 capacitor-4.sym
{
T 54000 45000 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 52500 44800 5 10 1 1 0 0 1
refdes=C4
T 53600 45000 5 10 0 0 270 0 1
symversion=0.1
T 52400 44500 5 10 1 1 0 0 1
value=47uF
}
C 45500 46000 1 0 0 coil-2.sym
{
T 45700 46500 5 10 0 0 0 0 1
device=COIL
T 45900 46700 5 10 1 1 0 0 1
refdes=L1
T 45700 46700 5 10 0 0 0 0 1
symversion=0.1
T 45700 46400 5 10 1 1 0 0 1
value=800uH
}
N 44600 46100 45500 46100 4
N 44600 44700 44600 47100 4
N 43100 47700 44100 47700 4
N 42600 48200 42400 48200 4
N 42400 48200 42400 47200 4
N 42400 47200 42600 47200 4
N 44600 47900 44600 50300 4
N 53100 42400 53100 44300 4
N 41500 49300 43900 49300 4
N 44600 42400 55800 42400 4
N 43900 46700 43900 48000 4
C 43700 48900 1 270 0 capacitor-1.sym
{
T 44400 49300 5 10 0 0 270 0 1
device=CAPACITOR
T 44600 49300 5 10 0 0 270 0 1
symversion=0.1
T 43700 49500 5 10 0 0 180 0 1
footprint=CK05_type_Capacitor
T 44100 48900 5 10 1 1 0 0 1
refdes=C1
T 44000 48600 5 10 1 1 0 0 1
value=0.1uF
}
C 41600 47700 1 90 0 resistor-1.sym
{
T 41200 48000 5 10 0 0 90 0 1
device=RESISTOR
T 41300 48500 5 10 1 1 180 0 1
refdes=R1
T 41300 48200 5 10 1 1 180 0 1
value=1K
T 41600 47700 5 10 0 0 0 0 1
footprint=R025
}
N 41500 48600 41500 49300 4
N 53100 45200 53100 46100 4
N 43100 48700 43100 49300 4
C 41000 46700 1 0 0 nmos-3.sym
{
T 41600 47200 5 10 0 0 0 0 1
device=NMOS_TRANSISTOR
T 41700 46900 5 10 1 1 0 0 1
refdes=Q1
T 41700 46700 5 10 1 1 0 0 1
value=2N7000
}
C 47900 43900 1 0 1 nmos-3.sym
{
T 47300 44400 5 10 0 0 0 6 1
device=NMOS_TRANSISTOR
T 47200 44400 5 10 1 1 0 6 1
refdes=Q9
T 46500 44700 5 10 1 1 0 0 1
value=IRF1405
}
N 48800 44100 47900 44100 4
N 47400 42400 47400 43900 4
N 49300 44600 49500 44600 4
N 49500 43600 49300 43600 4
N 49500 43600 49500 44600 4
N 48800 45100 48800 45500 4
C 49300 44100 1 0 1 npn-2.sym
{
T 48700 44600 5 10 0 0 0 6 1
device=NPN_TRANSISTOR
T 48700 44600 5 10 1 1 0 6 1
refdes=Q10
T 48700 44400 5 10 1 1 0 6 1
value=2N3904
}
C 49300 44100 1 180 0 pnp-2.sym
{
T 48700 43700 5 10 0 0 180 0 1
device=PNP_TRANSISTOR
T 48700 43800 5 10 1 1 180 0 1
refdes=Q11
T 48700 43400 5 10 1 1 0 6 1
value=2N3906
}
N 47400 44700 47400 50300 4
N 46500 46100 47400 46100 4
C 45100 49300 1 270 0 capacitor-4.sym
{
T 46200 49100 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 45700 48900 5 10 1 1 0 0 1
refdes=C2
T 45800 49100 5 10 0 0 270 0 1
symversion=0.1
T 45700 48700 5 10 1 1 0 0 1
value=220uF
}
C 44500 42100 1 0 0 gnd-2.sym
N 43900 48900 43900 49300 4
C 45800 43800 1 90 0 diode-2.sym
{
T 45200 44200 5 10 0 0 90 0 1
device=DIODE
T 46200 44500 5 10 1 1 180 0 1
refdes=D1
T 45900 44100 5 10 1 1 0 0 1
value=1N5819
T 45800 43800 5 10 0 0 0 0 1
file=/home/ksarkies/Development-Electronics/Spice-models/models.lib
}
C 44100 43900 1 0 0 nmos-3.sym
{
T 44700 44400 5 10 0 0 0 0 1
device=NMOS_TRANSISTOR
T 44900 45100 5 10 1 1 0 0 1
refdes=Q8
T 44800 44900 5 10 1 1 0 0 1
value=IRF1405
}
N 43300 44100 44100 44100 4
N 42800 44600 42600 44600 4
N 42600 43600 42800 43600 4
N 42600 43600 42600 44600 4
N 43300 45100 43300 45600 4
C 42800 44100 1 0 0 npn-2.sym
{
T 43400 44600 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
T 43400 44600 5 10 1 1 0 0 1
refdes=Q5
T 43400 44400 5 10 1 1 0 0 1
value=2N3904
}
C 42800 44100 1 180 1 pnp-2.sym
{
T 43400 43700 5 10 0 0 180 6 1
device=PNP_TRANSISTOR
T 43400 43800 5 10 1 1 180 6 1
refdes=Q6
T 43400 43400 5 10 1 1 0 0 1
value=2N3906
}
N 45500 44700 44600 44700 4
N 45500 43800 44600 43800 4
C 44100 47900 1 180 1 pmos-3.sym
{
T 44700 47400 5 10 0 0 180 6 1
device=PMOS_TRANSISTOR
T 44800 47700 5 10 1 1 180 6 1
refdes=Q7
T 44700 47300 5 10 1 1 0 0 1
value=IRF5305
}
C 43100 45600 1 0 0 vcc-1.sym
C 52700 47700 1 0 1 npn-2.sym
{
T 52100 48200 5 10 0 0 0 6 1
device=NPN_TRANSISTOR
T 52100 48300 5 10 1 1 0 6 1
refdes=Q14
T 52200 48100 5 10 1 1 0 6 1
value=2N3904
}
C 52700 47700 1 180 0 pnp-2.sym
{
T 52100 47300 5 10 0 0 180 0 1
device=PNP_TRANSISTOR
T 52100 47400 5 10 1 1 180 0 1
refdes=Q15
T 52200 47000 5 10 1 1 0 6 1
value=Q2N3906
}
N 52200 47700 50700 47700 4
N 52700 48200 52900 48200 4
N 52900 48200 52900 47200 4
N 52900 47200 52700 47200 4
C 53700 47700 1 270 1 resistor-1.sym
{
T 54100 48000 5 10 0 0 90 2 1
device=RESISTOR
T 54000 48500 5 10 1 1 180 6 1
refdes=R4
T 54000 48200 5 10 1 1 180 6 1
value=1K
T 53700 47700 5 10 0 0 0 6 1
footprint=R025
}
N 53800 48600 53800 49300 4
N 52200 48700 52200 49300 4
C 54300 46700 1 0 1 nmos-3.sym
{
T 53700 47200 5 10 0 0 0 6 1
device=NMOS_TRANSISTOR
T 53600 46900 5 10 1 1 0 6 1
refdes=Q16
T 53600 46700 5 10 1 1 0 6 1
value=2N7000
T 54300 46700 5 10 0 0 0 6 1
file=/home/ksarkies/Development-Electronics/Spice-models/models.lib
}
C 49700 47000 1 90 0 diode-2.sym
{
T 49100 47400 5 10 0 0 270 8 1
device=DIODE
T 49200 48300 5 10 1 1 180 8 1
refdes=D2
T 49600 48200 5 10 1 1 0 8 1
value=1N5819
}
N 50200 47000 49400 47000 4
N 50200 47900 50200 50300 4
N 50200 47900 49400 47900 4
C 49000 45500 1 0 1 vcc-1.sym
C 50700 47900 1 180 0 pmos-3.sym
{
T 50100 47400 5 10 0 0 180 0 1
device=PMOS_TRANSISTOR
T 50200 47600 5 10 1 1 180 0 1
refdes=Q12
T 50100 46700 5 10 1 1 0 6 1
value=IRF5305
}
N 55800 44800 56100 44800 4
N 55800 45200 56100 45200 4
T 56300 44700 9 10 1 0 0 0 3
+
Load
-
N 55800 45200 55800 46100 4
C 41600 46400 1 0 1 gnd-1.sym
C 53700 46400 1 0 0 gnd-1.sym
C 48700 42800 1 0 0 gnd-1.sym
N 53800 47500 53800 47700 4
N 41500 47500 41500 47700 4
C 43400 42800 1 0 1 gnd-1.sym
T 40300 43800 9 10 1 0 0 0 2
Buck
Lower
T 54500 47200 9 10 1 0 0 0 2
Boost
Upper
T 51900 43500 9 10 1 0 0 6 2
Boost
Lower
T 40300 47100 9 10 1 0 0 0 2
Buck
Upper
N 41500 47700 42400 47700 4
C 44400 50300 1 0 0 vcc-1.sym
C 42200 50200 1 270 0 zener-1.sym
{
T 42800 49800 5 10 0 0 270 0 1
device=ZENER_DIODE
T 42700 49800 5 10 1 1 0 0 1
refdes=Z1
T 42700 49500 5 10 1 1 0 0 1
value=3.3V
}
N 42400 50200 42400 50300 4
N 42400 50300 44600 50300 4
N 45300 49300 44600 49300 4
C 43200 46400 1 0 1 gnd-1.sym
N 43900 46700 44600 46700 4
C 41800 44100 1 90 0 resistor-1.sym
{
T 41400 44400 5 10 0 0 90 0 1
device=RESISTOR
T 41800 44100 5 10 0 0 0 0 1
footprint=R025
T 41500 44900 5 10 1 1 180 0 1
refdes=R2
T 41500 44600 5 10 1 1 180 0 1
value=1K
}
N 41700 45000 41700 45600 4
C 41200 43100 1 0 0 nmos-3.sym
{
T 41800 43600 5 10 0 0 0 0 1
device=NMOS_TRANSISTOR
T 41200 42700 5 10 1 1 0 0 1
refdes=Q2
T 41200 42400 5 10 1 1 0 0 1
value=2N7000
}
C 41800 42800 1 0 1 gnd-1.sym
N 41700 43900 41700 44100 4
N 42400 45600 43300 45600 4
N 41700 44100 42600 44100 4
C 50300 44100 1 270 1 resistor-1.sym
{
T 50700 44400 5 10 0 0 90 2 1
device=RESISTOR
T 50300 44100 5 10 0 0 0 6 1
footprint=R025
T 50600 44900 5 10 1 1 180 6 1
refdes=R3
T 50600 44600 5 10 1 1 180 6 1
value=1K
}
N 50400 45000 50400 45500 4
C 50900 43100 1 0 1 nmos-3.sym
{
T 50300 43600 5 10 0 0 0 6 1
device=NMOS_TRANSISTOR
T 50900 43100 5 10 0 0 0 6 1
file=/home/ksarkies/Development-Electronics/Spice-models/models.lib
T 51400 42900 5 10 1 1 0 6 1
refdes=Q13
T 51400 42700 5 10 1 1 0 6 1
value=2N7000
}
C 50300 42800 1 0 0 gnd-1.sym
N 50400 43900 50400 44100 4
N 50400 44100 49500 44100 4
N 49700 45500 48800 45500 4
N 55800 44800 55800 42400 4
N 53800 47700 52900 47700 4
C 52100 46400 1 0 0 gnd-1.sym
N 50200 47100 50200 46100 4
N 50200 46100 54500 46100 4
C 52900 50200 1 270 0 zener-1.sym
{
T 53500 49800 5 10 0 0 270 0 1
device=ZENER_DIODE
T 53400 49800 5 10 1 1 0 0 1
refdes=Z4
T 53400 49500 5 10 1 1 0 0 1
value=3.3V
}
N 53100 50200 53100 50300 4
N 47400 50300 53100 50300 4
N 53800 49300 51200 49300 4
C 51400 48900 1 90 1 capacitor-1.sym
{
T 50700 49300 5 10 0 0 270 2 1
device=CAPACITOR
T 50500 49300 5 10 0 0 270 2 1
symversion=0.1
T 51400 49500 5 10 0 0 180 6 1
footprint=CK05_type_Capacitor
T 51000 48900 5 10 1 1 0 6 1
refdes=C3
T 51100 48600 5 10 1 1 0 6 1
value=0.1uF
}
N 51200 49300 51200 48900 4
N 51200 48000 51200 46100 4
C 42000 43200 1 270 1 zener-1.sym
{
T 42600 43600 5 10 0 0 90 2 1
device=ZENER_DIODE
T 42400 43200 5 10 1 1 180 6 1
refdes=Z2
T 42400 42900 5 10 1 1 180 6 1
value=5.6V
}
C 42300 42800 1 0 1 gnd-1.sym
N 42200 43100 42200 43200 4
C 49700 43200 1 270 1 zener-1.sym
{
T 50300 43600 5 10 0 0 90 2 1
device=ZENER_DIODE
T 49400 43200 5 10 1 1 180 6 1
refdes=Z3
T 49400 42900 5 10 1 1 180 6 1
value=5.6V
}
C 50000 42800 1 0 1 gnd-1.sym
N 49900 43100 49900 43200 4
C 53700 44300 1 270 1 resistor-1.sym
{
T 54100 44600 5 10 0 0 90 2 1
device=RESISTOR
T 54000 45100 5 10 1 1 180 6 1
refdes=R5
T 54000 44800 5 10 1 1 180 6 1
value=10K
T 53700 44300 5 10 0 0 0 6 1
footprint=R025
}
N 53800 45200 53800 46100 4
N 53800 44300 53800 42400 4
C 42400 45500 1 90 0 jumper-2.sym
{
T 41700 45800 5 8 0 0 90 0 1
device=JUMPER
T 42000 46100 5 10 1 1 180 0 1
refdes=J1
}
N 41000 45600 41000 43300 4
N 41000 43300 41200 43300 4
C 51100 45400 1 90 0 jumper-2.sym
{
T 50400 45700 5 8 0 0 90 0 1
device=JUMPER
T 50800 46000 5 10 1 1 180 0 1
refdes=J2
}
N 51100 45500 51100 43300 4
N 51100 43300 50900 43300 4
C 51100 43200 1 0 0 output-2.sym
{
T 52000 43200 5 10 1 1 0 0 1
net=BoostLow:1
T 51300 43900 5 10 0 0 0 0 1
device=none
T 52000 43300 5 10 0 1 0 1 1
value=UVsignal
}
C 54300 46800 1 0 0 output-2.sym
{
T 55200 46800 5 10 1 1 0 0 1
net=BoostUp:1
T 54500 47500 5 10 0 0 0 0 1
device=none
T 55200 46900 5 10 0 1 0 1 1
value=UVsignal
}
C 41000 46800 1 0 1 output-2.sym
{
T 41000 46500 5 10 1 1 0 6 1
net=BuckUp:1
T 40800 47500 5 10 0 0 0 6 1
device=none
T 40100 46900 5 10 0 1 0 7 1
value=UVsignal
}
C 41000 43200 1 0 1 output-2.sym
{
T 41000 42900 5 10 1 1 0 6 1
net=BuckLow:1
T 40800 43900 5 10 0 0 0 6 1
device=none
T 40100 43300 5 10 0 1 0 7 1
value=UVsignal
}
C 45200 48100 1 0 0 gnd-2.sym
C 42600 45300 1 180 0 resistor-1.sym
{
T 42300 44900 5 10 0 0 180 0 1
device=RESISTOR
T 42600 45300 5 10 0 0 90 0 1
footprint=R025
T 41900 44800 5 10 1 1 0 0 1
refdes=R2
T 42200 44800 5 10 1 1 0 0 1
value=10K
}
N 42600 45200 43300 45200 4
C 49500 45200 1 180 1 resistor-1.sym
{
T 49800 44800 5 10 0 0 180 6 1
device=RESISTOR
T 49500 45200 5 10 0 0 90 2 1
footprint=R025
T 50200 44700 5 10 1 1 0 6 1
refdes=R2
T 49900 44700 5 10 1 1 0 6 1
value=10K
}
N 49500 45100 48800 45100 4
C 55800 42300 1 0 0 output-2.sym
{
T 56000 42000 5 10 1 1 0 0 1
net=VBatt-
T 56000 43000 5 10 0 0 0 0 1
device=none
T 56700 42400 5 10 0 1 0 1 1
value=UVsignal
}
C 55800 46000 1 0 0 output-2.sym
{
T 56000 45700 5 10 1 1 0 0 1
net=VBatt+
T 56000 46700 5 10 0 0 0 0 1
device=none
T 56700 46100 5 10 0 1 0 1 1
value=UVsignal
}
C 55400 46200 1 180 0 resistor-1.sym
{
T 55100 45800 5 10 0 0 180 0 1
device=RESISTOR
T 55400 46200 5 10 0 0 90 0 1
footprint=R025
T 54700 45700 5 10 1 1 0 0 1
refdes=ROut
T 54700 45500 5 10 1 1 0 0 1
value=0.005
}
N 55800 46100 55400 46100 4
C 55300 44500 1 270 0 output-2.sym
{
T 55000 44300 5 10 1 1 270 0 1
net=iBatt-
T 56000 44300 5 10 0 0 270 0 1
device=none
T 55400 43600 5 10 0 1 270 1 1
value=UVsignal
}
C 54400 44500 1 270 0 output-2.sym
{
T 54100 44300 5 10 1 1 270 0 1
net=iBatt+
T 55100 44300 5 10 0 0 270 0 1
device=none
T 54500 43600 5 10 0 1 270 1 1
value=UVsignal
}
N 54500 44500 54500 46100 4
N 55400 44500 55400 46100 4
C 44500 43600 1 270 0 resistor-1.sym
{
T 44900 43300 5 10 0 0 270 0 1
device=RESISTOR
T 44500 43600 5 10 0 0 180 0 1
footprint=R025
T 45400 43100 5 10 1 1 180 0 1
refdes=RSwitch
T 45400 43300 5 10 1 1 180 0 1
value=0.005
}
N 44600 43600 44600 43900 4
N 44600 42700 44600 42400 4
C 45400 43500 1 0 0 output-2.sym
{
T 46300 43500 5 10 1 1 0 0 1
net=ISwitch+:1
T 45600 44200 5 10 0 0 0 0 1
device=none
T 46300 43600 5 10 0 1 0 1 1
value=UVsignal
}
C 45400 42600 1 0 0 output-2.sym
{
T 46300 42600 5 10 1 1 0 0 1
net=ISwitch-:1
T 45600 43300 5 10 0 0 0 0 1
device=none
T 46300 42700 5 10 0 1 0 1 1
value=UVsignal
}
N 45400 42700 44600 42700 4
N 45400 43600 44600 43600 4
C 43400 49600 1 0 0 capacitor-1.sym
{
T 43000 50300 5 10 0 0 0 0 1
device=CAPACITOR
T 43000 50500 5 10 0 0 0 0 1
symversion=0.1
T 42800 49600 5 10 0 0 270 0 1
footprint=CK05_type_Capacitor
T 43600 50200 5 10 1 1 180 0 1
refdes=C1
T 43700 50500 5 10 1 1 180 0 1
value=0.1uF
}
N 43400 49800 43400 49300 4
N 51900 49800 51900 49300 4
C 51900 49600 1 0 1 capacitor-1.sym
{
T 52300 50300 5 10 0 0 0 6 1
device=CAPACITOR
T 52300 50500 5 10 0 0 0 6 1
symversion=0.1
T 52500 49600 5 10 0 0 270 2 1
footprint=CK05_type_Capacitor
T 51700 50200 5 10 1 1 180 6 1
refdes=C1
T 51600 50500 5 10 1 1 180 6 1
value=0.1uF
}
C 48800 45100 1 0 1 capacitor-1.sym
{
T 49200 45800 5 10 0 0 0 6 1
device=CAPACITOR
T 49200 46000 5 10 0 0 0 6 1
symversion=0.1
T 49400 45100 5 10 0 0 270 2 1
footprint=CK05_type_Capacitor
T 48100 45800 5 10 1 1 180 6 1
refdes=C1
T 48000 46100 5 10 1 1 180 6 1
value=0.1uF
}
C 43300 45200 1 0 0 capacitor-1.sym
{
T 42900 45900 5 10 0 0 0 0 1
device=CAPACITOR
T 42900 46100 5 10 0 0 0 0 1
symversion=0.1
T 42700 45200 5 10 0 0 270 0 1
footprint=CK05_type_Capacitor
T 43900 45800 5 10 1 1 180 0 1
refdes=C1
T 44000 46100 5 10 1 1 180 0 1
value=0.1uF
}
C 47800 45000 1 0 0 gnd-1.sym
C 44200 49500 1 0 0 gnd-1.sym
C 44100 45100 1 0 0 gnd-1.sym
C 50900 49500 1 0 0 gnd-1.sym
