INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 12:43:46 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.477ns  (required time - arrival time)
  Source:                 load1/data_tehb/control/fullReg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.350ns period=2.700ns})
  Destination:            addf0/operator/expDiff_c1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.350ns period=2.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.700ns  (clk rise@2.700ns - clk rise@0.000ns)
  Data Path Delay:        4.164ns  (logic 1.515ns (36.383%)  route 2.649ns (63.617%))
  Logic Levels:           14  (CARRY4=7 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.183 - 2.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1390, unset)         0.508     0.508    load1/data_tehb/control/clk
    SLICE_X36Y96         FDRE                                         r  load1/data_tehb/control/fullReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDRE (Prop_fdre_C_Q)         0.216     0.724 r  load1/data_tehb/control/fullReg_reg/Q
                         net (fo=44, routed)          0.469     1.193    mem_controller3/read_arbiter/data/fullReg
    SLICE_X36Y93         LUT5 (Prop_lut5_I4_O)        0.043     1.236 f  mem_controller3/read_arbiter/data/data_tehb/expX_c1[2]_i_2/O
                         net (fo=6, routed)           0.272     1.508    mem_controller3/read_arbiter/data/weight_loadData_25_sn_1
    SLICE_X36Y94         LUT4 (Prop_lut4_I3_O)        0.043     1.551 f  mem_controller3/read_arbiter/data/sXsYExnXY_c1[3]_i_9/O
                         net (fo=1, routed)           0.096     1.647    mem_controller3/read_arbiter/data/sXsYExnXY_c1[3]_i_9_n_0
    SLICE_X36Y94         LUT5 (Prop_lut5_I4_O)        0.043     1.690 r  mem_controller3/read_arbiter/data/sXsYExnXY_c1[3]_i_8/O
                         net (fo=2, routed)           0.222     1.911    mem_controller3/read_arbiter/data/addf0/ieee2nfloat_1/eqOp1_in
    SLICE_X36Y95         LUT6 (Prop_lut6_I0_O)        0.043     1.954 r  mem_controller3/read_arbiter/data/newY_c1[22]_i_8/O
                         net (fo=23, routed)          0.433     2.388    mem_controller3/read_arbiter/data/addf0/ieee2nfloat_1/sfracX1__0
    SLICE_X33Y93         LUT3 (Prop_lut3_I1_O)        0.043     2.431 r  mem_controller3/read_arbiter/data/newY_c1[2]_i_3/O
                         net (fo=4, routed)           0.215     2.646    mem_controller2/read_arbiter/data/excExpFracY_c0[2]
    SLICE_X33Y94         LUT6 (Prop_lut6_I4_O)        0.043     2.689 r  mem_controller2/read_arbiter/data/ltOp_carry_i_3/O
                         net (fo=1, routed)           0.348     3.037    addf0/operator/DI[1]
    SLICE_X32Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.242     3.279 r  addf0/operator/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.279    addf0/operator/ltOp_carry_n_0
    SLICE_X32Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     3.328 r  addf0/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.328    addf0/operator/ltOp_carry__0_n_0
    SLICE_X32Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     3.377 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.377    addf0/operator/ltOp_carry__1_n_0
    SLICE_X32Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     3.426 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.426    addf0/operator/ltOp_carry__2_n_0
    SLICE_X32Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     3.553 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=67, routed)          0.417     3.969    mem_controller2/read_arbiter/data/CO[0]
    SLICE_X34Y97         LUT6 (Prop_lut6_I0_O)        0.130     4.099 r  mem_controller2/read_arbiter/data/i__carry_i_3/O
                         net (fo=1, routed)           0.178     4.277    addf0/operator/expDiff_c1_reg[3]_0[1]
    SLICE_X33Y96         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.242     4.519 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.519    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X33Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     4.672 r  addf0/operator/_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.000     4.672    addf0/operator/expDiff_c0[5]
    SLICE_X33Y97         FDRE                                         r  addf0/operator/expDiff_c1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.700     2.700 r  
                                                      0.000     2.700 r  clk (IN)
                         net (fo=1390, unset)         0.483     3.183    addf0/operator/clk
    SLICE_X33Y97         FDRE                                         r  addf0/operator/expDiff_c1_reg[5]/C
                         clock pessimism              0.000     3.183    
                         clock uncertainty           -0.035     3.147    
    SLICE_X33Y97         FDRE (Setup_fdre_C_D)        0.048     3.195    addf0/operator/expDiff_c1_reg[5]
  -------------------------------------------------------------------
                         required time                          3.195    
                         arrival time                          -4.672    
  -------------------------------------------------------------------
                         slack                                 -1.477    




