library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

entity seven_seg_decoder is
	port (clk: in std_logic;
			ones, tens : std_logic_vector (3 downto 0);
			seg_ones_out : out std_logic_vector (6 downto 0);
			seg_tens_out : out std_logic_vector (6 downto 0));
end entity seven_seg_decoder;

architecture behaviour of seven_hex_decoder is
	signal t_seg_ones_out : std_logic_vector (6 downto 0) := "0000000";
	signal t_seg_tens_out : std_logic_vector (6 downto 0) := "0000000";
	signal t_seg_num : std_logic_vector (3 downto 0) := "0000";
	signal ones : std_logic_vector (3 downto 0) := "1111";
	signal tens : std_logic_vector (3 downto 0) := "1111";
begin

	seven_decoder : process (clk,ones,tens)
	begin
		if (rising_edge(clk)) then
			case ones is
				when "0000" => t_seg_ones_out <= "1000000"; -- 0
				when "0001" => t_seg_ones_out <= "1111001"; -- 1
				when "0010" => t_seg_ones_out <= "0100100"; -- 2
				when "0011" => t_seg_ones_out <= "0110000"; -- 3
				when "0100" => t_seg_ones_out <= "0011001"; -- 4
				when "0101" => t_seg_ones_out <= "0010010"; -- 5
				when "0110" => t_seg_ones_out <= "0000010"; -- 6
				when "0111" => t_seg_ones_out <= "1111000"; -- 7
				when "1000" => t_seg_ones_out <= "0000000"; -- 8
				when "1001" => t_seg_ones_out <= "0010000"; -- 9
				when "1010" => t_seg_ones_out <= "0001000"; -- A
				when "1011" => t_seg_ones_out <= "0000011"; -- B
				when "1100" => t_seg_ones_out <= "1000110"; -- C
				when "1101" => t_seg_ones_out <= "0100001"; -- D
				when "1110" => t_seg_ones_out <= "0000110"; -- E
				when "1111" => t_seg_ones_out <= "0001110"; -- F
			end case;
			case tens is
				when "0000" => t_seg_tens_out <= "0000001"; -- 0
				when "0001" => t_seg_tens_out <= "1111001"; -- 1
				when "0010" => t_seg_tens_out <= "0100100"; -- 2
				when "0011" => t_seg_tens_out <= "0110000"; -- 3
				when "0100" => t_seg_tens_out <= "0011001"; -- 4
				when "0101" => t_seg_tens_out <= "0010010"; -- 5
				when "0110" => t_seg_tens_out <= "0000010"; -- 6
				when "0111" => t_seg_tens_out <= "1111000"; -- 7
				when "1000" => t_seg_tens_out <= "0000000"; -- 8
				when "1001" => t_seg_tens_out <= "0010000"; -- 9
				when "1010" => t_seg_tens_out <= "0001000"; -- A
				when "1011" => t_seg_tens_out <= "0000011"; -- B
				when "1100" => t_seg_tens_out <= "1000110"; -- C
				when "1101" => t_seg_tens_out <= "0100001"; -- D
				when "1110" => t_seg_tens_out <= "0000110"; -- E
				when "1111" => t_seg_tens_out <= "0001110"; -- F
			end case;
		end if;
	end process;
	
	seg_ones_out <= t_seg_ones_out;
	seg_tens_out <= t_seg_tens_out;
	
end architecture;