set ::env(PDK) "sky130A"
set ::env(PDKPATH) "/home/pinarizmir/.volare/sky130A"
set ::env(STD_CELL_LIBRARY) "sky130_fd_sc_hd"
set ::env(SCLPATH) "/home/pinarizmir/.volare/sky130A/sky130_fd_sc_hd"
set ::env(DESIGN_DIR) "/openlane/designs/top_module_project4"
set ::env(DESIGN_NAME) "top_module_project4"
set ::env(TOP_MODULE) "top_module_project4"
set ::env(VERILOG_FILES) "/openlane/designs/top_module_project4/src/ALU.v /openlane/designs/top_module_project4/src/RegisterFile.v /openlane/designs/top_module_project4/src/top_module_project4.v"
set ::env(CLOCK_TREE_SYNTH) "1"
set ::env(CLOCK_PORT) "CLK"
set ::env(CLOCK_PERIOD) "15"
set ::env(PL_RANDOM_GLB_PLACEMENT) "1"
set ::env(FP_SIZING) "absolute"
set ::env(DIE_AREA) "0 0 600 600"
set ::env(PL_TARGET_DENSITY) "0.35"
set ::env(FP_PDN_AUTO_ADJUST) "0"
set ::env(FP_PDN_VPITCH) "25"
set ::env(FP_PDN_HPITCH) "25"
set ::env(FP_PDN_VOFFSET) "5"
set ::env(FP_PDN_HOFFSET) "5"
set ::env(PL_RESIZER_ALLOW_OVERLAPS) "0"
set ::env(GRT_REPAIR_ANTENNAS) "1"
set ::env(DIODE_ON_PORTS) "both"
set ::env(RUN_HEURISTIC_DIODE_INSERTION) "1"
set ::env(CORE_UTILIZATION) "50"
set ::env(FP_CORE_UTIL) "15"
