$date
	Fri Oct 23 17:21:24 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
$end
#50
