#******************************************************************************
#*                                                                           **
#* Copyright (C) Infineon Technologies (2014)                                **
#*                                                                           **
#* All rights reserved.                                                      **
#*                                                                           **
#* This document contains proprietary information belonging to Infineon      **
#* Technologies. Passing on and copying of this document, and communication  **
#* of its contents is not permitted without prior written authorization.     **
#*                                                                           **
#******************************************************************************
#*                                                                           **
#*  $FILENAME   : AURIX_TC234LA_32F200F.properties $                         **
#*                                                                           **
#*  $CC VERSION : \main\18 $                                                 **
#*                                                                           **
#*  $DATE       : 2016-06-10 $                                               **
#*                                                                           **
#*  AUTHOR      : DL-AUTOSAR-Engineering                                     **
#*                                                                           **
#*  VENDOR      : Infineon Technologies                                      **
#*                                                                           **
#** DESCRIPTION : Resource manager for TC234                                 **
#**                UniqueId:234 stands for TC23x 144 pin package.            **
#*                                                                           **
#*  MAY BE CHANGED BY USER [yes/no]: No                                      **
#*                                                                           **
#******************************************************************************
#******************************************************************************
#                            Common Published Info
#******************************************************************************

#******************************************************************************
#                                   MCU
#******************************************************************************
Mcu.fEthExists: true

Mcu.LMURamAddStart:2415919104
Mcu.LMURamAddEnd:2415951871

Mcu.CPU0DSPRAddEnd:1879236607

#******************************************************************************
#                                   HSM
#******************************************************************************
Hsm.Available: true
#

#******************************************************************************
#                                   FLSLOADER
#******************************************************************************

FlsLoader.Pf0StartAddress: 2684354560
FlsLoader.Pf0EndAddress: 2686451711
FlsLoader.Pf0Size: 2097152
FlsLoader.Pf0Sectors: 27

#******************************************************************************
#                                   ETH
#******************************************************************************
Eth.PhyIntf : RMII,MII
Eth.MIIAvailable:TRUE
Eth.MdioAlternateInput: SELECT_P00_0,SELECT_P21_3
Eth.RclkAlternateInput: SELECT_P11_12
Eth.RxerAlternateInput: SELECT_P21_7,SELECT_P10_3
Eth.Available: true

#******************************************************************************
#                                   ADC
#******************************************************************************
Adc.MaxControllers: 4

Adc.HwUnitId: HWUNIT_ADC0,HWUNIT_ADC1,HWUNIT_ADC2,HWUNIT_ADC3

Adc.ExtTrigSignalsHWUNIT_ADC2: \
ADC2_TRSEL_RS0_RS1_RS3_IOUT2,\
ADCx_TRSEL_RS2_IOUT3,\
ADCx_TRSEL_RS2_IOUT4,\
ADCx_TRSEL_RS2_IOUT6,\
ADCx_TRSEL_RS2_IOUT7,\
ADCx_TRSEL_RS0_RS1_RS2_RS3_CCU60_SR3,\
ADCx_TRSEL_RS0_RS1_RS2_RS3_CCU61_SR3,\
ADC2_TRSEL_RS0_RS1_RS3_G2_SR1,\
ADCx_TRSEL_RS0_RS1_RS2_RS3_C0_SR1,\
ADC_USE_INTERNAL_TRIG_TO_TRIG_RS3,\
ADC_USE_GATE_PIN_TO_TRIG

Adc.ExtTrigSignalsHWUNIT_ADC3: \
ADC3_TRSEL_RS0_RS1_RS3_IOUT3,\
ADCx_TRSEL_RS2_IOUT3,\
ADCx_TRSEL_RS2_IOUT4,\
ADCx_TRSEL_RS2_IOUT6,\
ADCx_TRSEL_RS2_IOUT7,\
ADCx_TRSEL_RS0_RS1_RS2_RS3_CCU60_SR3,\
ADCx_TRSEL_RS0_RS1_RS2_RS3_CCU61_SR3,\
ADC3_TRSEL_RS0_RS1_RS3_G3_SR1,\
ADCx_TRSEL_RS0_RS1_RS2_RS3_C0_SR1,\
ADC_USE_INTERNAL_TRIG_TO_TRIG_RS3,\
ADC_USE_GATE_PIN_TO_TRIG

Adc.ExtTrigSignalsBMD: \
ADC0_TRSEL_RS0_RS1_RS3_IOUT0,\
ADC1_TRSEL_RS0_RS1_RS3_IOUT1,\
ADC2_TRSEL_RS0_RS1_RS3_IOUT2,\
ADC3_TRSEL_RS0_RS1_RS3_IOUT3,\
ADCx_TRSEL_RS2_IOUT3,\
ADCx_TRSEL_RS2_IOUT4,\
ADCx_TRSEL_RS2_IOUT6,\
ADCx_TRSEL_RS2_IOUT7,\
ADCx_TRSEL_RS0_RS1_RS2_RS3_CCU60_SR3,\
ADCx_TRSEL_RS0_RS1_RS2_RS3_CCU61_SR3,\
ADC0_TRSEL_RS0_RS1_RS3_G0_SR1,\
ADC1_TRSEL_RS0_RS1_RS3_G1_SR1,\
ADC2_TRSEL_RS0_RS1_RS3_G2_SR1,\
ADC3_TRSEL_RS0_RS1_RS3_G3_SR1,\
ADCx_TRSEL_RS0_RS1_RS2_RS3_C0_SR1,\
ADC_USE_INTERNAL_TRIG_TO_TRIG_RS3,\
ADC_USE_GATE_PIN_TO_TRIG

Adc.ExtTrigSignalDefaultHWUNIT_ADC2: ADC2_TRSEL_RS0_RS1_RS3_IOUT2
Adc.ExtTrigSignalDefaultHWUNIT_ADC3: ADC3_TRSEL_RS0_RS1_RS3_IOUT3

Adc.GatePinDefaultHWUNIT_ADC2: ADC2_GTSEL_RS0_RS1_RS3_PDOUT2
Adc.GatePinDefaultHWUNIT_ADC3: ADC3_GTSEL_RS0_RS1_RS3_PDOUT3

Adc.GatePinsHWUNIT_ADC2: \
ADC2_GTSEL_RS0_RS1_RS3_PDOUT2,\
ADC2_GTSEL_RS0_RS1_RS3_TIM_TRIG0,ADC2_GTSEL_RS0_RS1_RS3_TIM_TRIG1,\
ADCx_GTSEL_RS2_TIM_TRIG0,ADCx_GTSEL_RS2_TIM_TRIG1,\
ADCx_GTSEL_RS0_RS1_RS2_RS3_CCU6061_TRIG0,ADCx_GTSEL_RS0_RS1_RS2_RS3_CCU6061_TRIG1,\
ADCx_GTSEL_RS0_RS1_RS2_RS3_CCU6061_TRIG2

Adc.GatePinsHWUNIT_ADC3: \
ADC3_GTSEL_RS0_RS1_RS3_PDOUT3,\
ADC3_GTSEL_RS0_RS1_RS3_TIM_TRIG0,ADC3_GTSEL_RS0_RS1_RS3_TIM_TRIG1,\
ADCx_GTSEL_RS2_TIM_TRIG0,ADCx_GTSEL_RS2_TIM_TRIG1,\
ADCx_GTSEL_RS0_RS1_RS2_RS3_CCU6061_TRIG0,ADCx_GTSEL_RS0_RS1_RS2_RS3_CCU6061_TRIG1,\
ADCx_GTSEL_RS0_RS1_RS2_RS3_CCU6061_TRIG2

Adc.GatePinsBMD: \
ADC0_GTSEL_RS0_RS1_RS3_PDOUT0,ADC1_GTSEL_RS0_RS1_RS3_PDOUT1,\
ADC2_GTSEL_RS0_RS1_RS3_PDOUT2,ADC3_GTSEL_RS0_RS1_RS3_PDOUT3,\
ADC0_GTSEL_RS0_RS1_RS3_TIM_TRIG0,ADC0_GTSEL_RS0_RS1_RS3_TIM_TRIG1,\
ADC1_GTSEL_RS0_RS1_RS3_TIM_TRIG0,ADC1_GTSEL_RS0_RS1_RS3_TIM_TRIG1,\
ADC2_GTSEL_RS0_RS1_RS3_TIM_TRIG0,ADC2_GTSEL_RS0_RS1_RS3_TIM_TRIG1,\
ADC3_GTSEL_RS0_RS1_RS3_TIM_TRIG0,ADC3_GTSEL_RS0_RS1_RS3_TIM_TRIG1,\
ADCx_GTSEL_RS2_TIM_TRIG0,ADCx_GTSEL_RS2_TIM_TRIG1,\
ADCx_GTSEL_RS0_RS1_RS2_RS3_CCU6061_TRIG0,ADCx_GTSEL_RS0_RS1_RS2_RS3_CCU6061_TRIG1,\
ADCx_GTSEL_RS0_RS1_RS2_RS3_CCU6061_TRIG2

Adc.MaxChannelNum: 63
Adc.MaxGroupId: 127

Adc.AdcChannels_Adc2: _32_
Adc.AdcChannels_Adc3: _48_

#******************************************************************************
#                                   LmuBusMpuLfmTst
#******************************************************************************
Lmu.Module_Available: true
#
#******************************************************************************
# Used by SRAM plugin
#******************************************************************************
SpbTst.EtherMacTestEnExist:true
#
#******************************************************************************
# Used by SRAM ECC test plugin
#******************************************************************************
DamExists:true
EmemLowerExists:true
EmemUpperExists:false
EtherMacExists:true
FftExists:true
CifExists:false
#
#******************************************************************************
#                                   TstHandler
#******************************************************************************
TstHandler.TestList: SfrTst_SfrCmpTst,SfrTst_SfrCrcTst,CpuBusMpuLfmTst_LfmTest,ClkmTst_ClkmTst,VltmTst_VltmTst,TrapTst_TrapTst,SriTst_SriTst,CpuMpuTst_CpuMpuTst,RegAccProtTst_RegAccProtTst,PmuEccEdcTst_EccEdcTst,WdgTst_WdgCpuTst,WdgTst_WdgSafetyTst,CpuTst_CpuSbstETst,SramEccTst_SramEccTst,LockStepTst_LockStepTst,SpbTst_PeripheralRegAccProtTst,SpbTst_TimeoutTst,PflashMonTst_PflashMonTst,SffTst_SffTst,PhlSramTst_PhlSramTst,DmaTst_CRCTst,DmaTst_TimestampTst,DmaTst_SafeLinkedListTst,IomTst_IomTst,IRTst_IRTst,SmuTst_IrqTst,SmuTst_RtTst,SmuTst_NmiTst,LmuBusMpuLfmTst_LmuBusMpuLfmTst,LmuRegAccProtTst_LmuRegAccProtTst
#
#-------------------------
# Used by SRI
#-------------------------
LMUSRAMExists:true
SriTst.PFlashEndAddress:2686451711
#