<stg><name>VMRouter</name>


<trans_list>

<trans id="276" from="1" to="2">
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="2" to="3">
<condition id="73">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="2" to="6">
<condition id="74">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="3" to="4">
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="4" to="5">
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="5" to="6">
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="6" to="2">
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="6" op_0_bw="32">
<![CDATA[
:0  %nPH4Z2_V_1 = alloca i6

]]></node>
<StgValue><ssdm name="nPH4Z2_V_1"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="6" op_0_bw="32">
<![CDATA[
:1  %nPH3Z2_V_1 = alloca i6

]]></node>
<StgValue><ssdm name="nPH3Z2_V_1"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="6" op_0_bw="32">
<![CDATA[
:2  %nPH2Z2_V_1 = alloca i6

]]></node>
<StgValue><ssdm name="nPH2Z2_V_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="6" op_0_bw="32">
<![CDATA[
:3  %nPH1Z2_V_1 = alloca i6

]]></node>
<StgValue><ssdm name="nPH1Z2_V_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="6" op_0_bw="32">
<![CDATA[
:4  %nPH4Z1_V_1 = alloca i6

]]></node>
<StgValue><ssdm name="nPH4Z1_V_1"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="6" op_0_bw="32">
<![CDATA[
:5  %nPH3Z1_V_1 = alloca i6

]]></node>
<StgValue><ssdm name="nPH3Z1_V_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="6" op_0_bw="32">
<![CDATA[
:6  %nPH2Z1_V_1 = alloca i6

]]></node>
<StgValue><ssdm name="nPH2Z1_V_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="6" op_0_bw="32">
<![CDATA[
:7  %nPH1Z1_V_1 = alloca i6

]]></node>
<StgValue><ssdm name="nPH1Z1_V_1"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="6" op_0_bw="32">
<![CDATA[
:8  %op2_V_read_assign = alloca i6

]]></node>
<StgValue><ssdm name="op2_V_read_assign"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="0" op_0_bw="0" op_1_bw="12">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecBitsMap([64 x i12]* %stubsInLayer_z_V), !map !67

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="0" op_0_bw="0" op_1_bw="14">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecBitsMap([64 x i14]* %stubsInLayer_phi_V), !map !73

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="0" op_0_bw="0" op_1_bw="7">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecBitsMap([64 x i7]* %stubsInLayer_r_V), !map !77

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="0" op_0_bw="0" op_1_bw="3">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecBitsMap([64 x i3]* %stubsInLayer_pt_V), !map !81

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecBitsMap([64 x i1]* %stubsInLayer_real), !map !85

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="0" op_0_bw="0" op_1_bw="12">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecBitsMap([64 x i12]* %allStubs_z_V), !map !89

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="0" op_0_bw="0" op_1_bw="14">
<![CDATA[
:15  call void (...)* @_ssdm_op_SpecBitsMap([64 x i14]* %allStubs_phi_V), !map !93

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="0" op_0_bw="0" op_1_bw="7">
<![CDATA[
:16  call void (...)* @_ssdm_op_SpecBitsMap([64 x i7]* %allStubs_r_V), !map !97

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="0" op_0_bw="0" op_1_bw="3">
<![CDATA[
:17  call void (...)* @_ssdm_op_SpecBitsMap([64 x i3]* %allStubs_pt_V), !map !101

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:18  call void (...)* @_ssdm_op_SpecBitsMap([64 x i1]* %allStubs_real), !map !105

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:19  call void (...)* @_ssdm_op_SpecBitsMap([64 x i4]* %vmStubsPH1Z1_z_V), !map !109

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="0" op_0_bw="0" op_1_bw="3">
<![CDATA[
:20  call void (...)* @_ssdm_op_SpecBitsMap([64 x i3]* %vmStubsPH1Z1_phi_V), !map !113

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
:21  call void (...)* @_ssdm_op_SpecBitsMap([64 x i2]* %vmStubsPH1Z1_r_V), !map !117

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="0" op_0_bw="0" op_1_bw="3">
<![CDATA[
:22  call void (...)* @_ssdm_op_SpecBitsMap([64 x i3]* %vmStubsPH1Z1_pt_V), !map !121

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="0" op_0_bw="0" op_1_bw="6">
<![CDATA[
:23  call void (...)* @_ssdm_op_SpecBitsMap([64 x i6]* %vmStubsPH1Z1_index_V), !map !125

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:24  call void (...)* @_ssdm_op_SpecBitsMap([64 x i1]* %vmStubsPH1Z1_real), !map !129

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:25  call void (...)* @_ssdm_op_SpecBitsMap([64 x i4]* %vmStubsPH2Z1_z_V), !map !133

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="0" op_0_bw="0" op_1_bw="3">
<![CDATA[
:26  call void (...)* @_ssdm_op_SpecBitsMap([64 x i3]* %vmStubsPH2Z1_phi_V), !map !137

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
:27  call void (...)* @_ssdm_op_SpecBitsMap([64 x i2]* %vmStubsPH2Z1_r_V), !map !141

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="0" op_0_bw="0" op_1_bw="3">
<![CDATA[
:28  call void (...)* @_ssdm_op_SpecBitsMap([64 x i3]* %vmStubsPH2Z1_pt_V), !map !145

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="0" op_0_bw="0" op_1_bw="6">
<![CDATA[
:29  call void (...)* @_ssdm_op_SpecBitsMap([64 x i6]* %vmStubsPH2Z1_index_V), !map !149

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:30  call void (...)* @_ssdm_op_SpecBitsMap([64 x i1]* %vmStubsPH2Z1_real), !map !153

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:31  call void (...)* @_ssdm_op_SpecBitsMap([64 x i4]* %vmStubsPH3Z1_z_V), !map !157

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="0" op_0_bw="0" op_1_bw="3">
<![CDATA[
:32  call void (...)* @_ssdm_op_SpecBitsMap([64 x i3]* %vmStubsPH3Z1_phi_V), !map !161

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
:33  call void (...)* @_ssdm_op_SpecBitsMap([64 x i2]* %vmStubsPH3Z1_r_V), !map !165

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="0" op_0_bw="0" op_1_bw="3">
<![CDATA[
:34  call void (...)* @_ssdm_op_SpecBitsMap([64 x i3]* %vmStubsPH3Z1_pt_V), !map !169

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="0" op_0_bw="0" op_1_bw="6">
<![CDATA[
:35  call void (...)* @_ssdm_op_SpecBitsMap([64 x i6]* %vmStubsPH3Z1_index_V), !map !173

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:36  call void (...)* @_ssdm_op_SpecBitsMap([64 x i1]* %vmStubsPH3Z1_real), !map !177

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:37  call void (...)* @_ssdm_op_SpecBitsMap([64 x i4]* %vmStubsPH4Z1_z_V), !map !181

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="0" op_0_bw="0" op_1_bw="3">
<![CDATA[
:38  call void (...)* @_ssdm_op_SpecBitsMap([64 x i3]* %vmStubsPH4Z1_phi_V), !map !185

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="99" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
:39  call void (...)* @_ssdm_op_SpecBitsMap([64 x i2]* %vmStubsPH4Z1_r_V), !map !189

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="0" op_0_bw="0" op_1_bw="3">
<![CDATA[
:40  call void (...)* @_ssdm_op_SpecBitsMap([64 x i3]* %vmStubsPH4Z1_pt_V), !map !193

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="0" op_0_bw="0" op_1_bw="6">
<![CDATA[
:41  call void (...)* @_ssdm_op_SpecBitsMap([64 x i6]* %vmStubsPH4Z1_index_V), !map !197

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:42  call void (...)* @_ssdm_op_SpecBitsMap([64 x i1]* %vmStubsPH4Z1_real), !map !201

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:43  call void (...)* @_ssdm_op_SpecBitsMap([64 x i4]* %vmStubsPH1Z2_z_V), !map !205

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="0" op_0_bw="0" op_1_bw="3">
<![CDATA[
:44  call void (...)* @_ssdm_op_SpecBitsMap([64 x i3]* %vmStubsPH1Z2_phi_V), !map !209

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
:45  call void (...)* @_ssdm_op_SpecBitsMap([64 x i2]* %vmStubsPH1Z2_r_V), !map !213

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="0" op_0_bw="0" op_1_bw="3">
<![CDATA[
:46  call void (...)* @_ssdm_op_SpecBitsMap([64 x i3]* %vmStubsPH1Z2_pt_V), !map !217

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="0" op_0_bw="0" op_1_bw="6">
<![CDATA[
:47  call void (...)* @_ssdm_op_SpecBitsMap([64 x i6]* %vmStubsPH1Z2_index_V), !map !221

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:48  call void (...)* @_ssdm_op_SpecBitsMap([64 x i1]* %vmStubsPH1Z2_real), !map !225

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:49  call void (...)* @_ssdm_op_SpecBitsMap([64 x i4]* %vmStubsPH2Z2_z_V), !map !229

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="0" op_0_bw="0" op_1_bw="3">
<![CDATA[
:50  call void (...)* @_ssdm_op_SpecBitsMap([64 x i3]* %vmStubsPH2Z2_phi_V), !map !233

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
:51  call void (...)* @_ssdm_op_SpecBitsMap([64 x i2]* %vmStubsPH2Z2_r_V), !map !237

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="0" op_0_bw="0" op_1_bw="3">
<![CDATA[
:52  call void (...)* @_ssdm_op_SpecBitsMap([64 x i3]* %vmStubsPH2Z2_pt_V), !map !241

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="113" bw="0" op_0_bw="0" op_1_bw="6">
<![CDATA[
:53  call void (...)* @_ssdm_op_SpecBitsMap([64 x i6]* %vmStubsPH2Z2_index_V), !map !245

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:54  call void (...)* @_ssdm_op_SpecBitsMap([64 x i1]* %vmStubsPH2Z2_real), !map !249

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="115" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:55  call void (...)* @_ssdm_op_SpecBitsMap([64 x i4]* %vmStubsPH3Z2_z_V), !map !253

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="0" op_0_bw="0" op_1_bw="3">
<![CDATA[
:56  call void (...)* @_ssdm_op_SpecBitsMap([64 x i3]* %vmStubsPH3Z2_phi_V), !map !257

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
:57  call void (...)* @_ssdm_op_SpecBitsMap([64 x i2]* %vmStubsPH3Z2_r_V), !map !261

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="0" op_0_bw="0" op_1_bw="3">
<![CDATA[
:58  call void (...)* @_ssdm_op_SpecBitsMap([64 x i3]* %vmStubsPH3Z2_pt_V), !map !265

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="119" bw="0" op_0_bw="0" op_1_bw="6">
<![CDATA[
:59  call void (...)* @_ssdm_op_SpecBitsMap([64 x i6]* %vmStubsPH3Z2_index_V), !map !269

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:60  call void (...)* @_ssdm_op_SpecBitsMap([64 x i1]* %vmStubsPH3Z2_real), !map !273

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:61  call void (...)* @_ssdm_op_SpecBitsMap([64 x i4]* %vmStubsPH4Z2_z_V), !map !277

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="122" bw="0" op_0_bw="0" op_1_bw="3">
<![CDATA[
:62  call void (...)* @_ssdm_op_SpecBitsMap([64 x i3]* %vmStubsPH4Z2_phi_V), !map !281

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="123" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
:63  call void (...)* @_ssdm_op_SpecBitsMap([64 x i2]* %vmStubsPH4Z2_r_V), !map !285

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="124" bw="0" op_0_bw="0" op_1_bw="3">
<![CDATA[
:64  call void (...)* @_ssdm_op_SpecBitsMap([64 x i3]* %vmStubsPH4Z2_pt_V), !map !289

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="125" bw="0" op_0_bw="0" op_1_bw="6">
<![CDATA[
:65  call void (...)* @_ssdm_op_SpecBitsMap([64 x i6]* %vmStubsPH4Z2_index_V), !map !293

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:66  call void (...)* @_ssdm_op_SpecBitsMap([64 x i1]* %vmStubsPH4Z2_real), !map !297

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:67  call void (...)* @_ssdm_op_SpecBitsMap(i32 %nStubs), !map !301

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:68  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @VMRouter_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:69  %nStubs_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %nStubs)

]]></node>
<StgValue><ssdm name="nStubs_read"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
:70  store i6 0, i6* %op2_V_read_assign

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
:71  store i6 0, i6* %nPH1Z1_V_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
:72  store i6 0, i6* %nPH2Z1_V_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="133" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
:73  store i6 0, i6* %nPH3Z1_V_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="134" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
:74  store i6 0, i6* %nPH4Z1_V_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="135" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
:75  store i6 0, i6* %nPH1Z2_V_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="136" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
:76  store i6 0, i6* %nPH2Z2_V_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="137" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
:77  store i6 0, i6* %nPH3Z2_V_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="138" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
:78  store i6 0, i6* %nPH4Z2_V_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="139" bw="0" op_0_bw="0">
<![CDATA[
:79  br label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="141" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
._crit_edge:0  %i = phi i7 [ 0, %0 ], [ %i_1, %._crit_edge.backedge ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="142" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge:1  %i_cast1 = zext i7 %i to i32

]]></node>
<StgValue><ssdm name="i_cast1"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="143" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge:2  %exitcond = icmp eq i7 %i, -64

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="144" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="145" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge:4  %i_1 = add i7 %i, 1

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:5  br i1 %exitcond, label %13, label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp = icmp slt i32 %i_cast1, %nStubs_read

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp, label %2, label %._crit_edge.backedge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="64" op_0_bw="7">
<![CDATA[
:0  %tmp_1 = zext i7 %i to i64

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="152" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %stubsInLayer_z_V_addr = getelementptr [64 x i12]* %stubsInLayer_z_V, i64 0, i64 %tmp_1

]]></node>
<StgValue><ssdm name="stubsInLayer_z_V_addr"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="153" bw="6" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %stubsInLayer_phi_V_addr = getelementptr [64 x i14]* %stubsInLayer_phi_V, i64 0, i64 %tmp_1

]]></node>
<StgValue><ssdm name="stubsInLayer_phi_V_addr"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="154" bw="6" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %stubsInLayer_r_V_addr = getelementptr [64 x i7]* %stubsInLayer_r_V, i64 0, i64 %tmp_1

]]></node>
<StgValue><ssdm name="stubsInLayer_r_V_addr"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %stubsInLayer_pt_V_addr = getelementptr [64 x i3]* %stubsInLayer_pt_V, i64 0, i64 %tmp_1

]]></node>
<StgValue><ssdm name="stubsInLayer_pt_V_addr"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="156" bw="12" op_0_bw="6">
<![CDATA[
:5  %p_Val2_s = load i12* %stubsInLayer_z_V_addr, align 2

]]></node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="14" op_0_bw="6">
<![CDATA[
:6  %p_Val2_1 = load i14* %stubsInLayer_phi_V_addr, align 2

]]></node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="158" bw="7" op_0_bw="6">
<![CDATA[
:7  %p_Val2_2 = load i7* %stubsInLayer_r_V_addr, align 1

]]></node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="159" bw="3" op_0_bw="6">
<![CDATA[
:8  %redPt_V = load i3* %stubsInLayer_pt_V_addr, align 1

]]></node>
<StgValue><ssdm name="redPt_V"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="340" bw="0">
<![CDATA[
:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="105" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="156" bw="12" op_0_bw="6">
<![CDATA[
:5  %p_Val2_s = load i12* %stubsInLayer_z_V_addr, align 2

]]></node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="157" bw="14" op_0_bw="6">
<![CDATA[
:6  %p_Val2_1 = load i14* %stubsInLayer_phi_V_addr, align 2

]]></node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="158" bw="7" op_0_bw="6">
<![CDATA[
:7  %p_Val2_2 = load i7* %stubsInLayer_r_V_addr, align 1

]]></node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="159" bw="3" op_0_bw="6">
<![CDATA[
:8  %redPt_V = load i3* %stubsInLayer_pt_V_addr, align 1

]]></node>
<StgValue><ssdm name="redPt_V"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="170" bw="4" op_0_bw="4" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
:19  %p_Result_s = call i4 @_ssdm_op_PartSelect.i4.i12.i32.i32(i12 %p_Val2_s, i32 5, i32 8)

]]></node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="171" bw="3" op_0_bw="3" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:20  %p_Result_1 = call i3 @_ssdm_op_PartSelect.i3.i14.i32.i32(i14 %p_Val2_1, i32 9, i32 11)

]]></node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="172" bw="2" op_0_bw="2" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
:21  %p_Result_2 = call i2 @_ssdm_op_PartSelect.i2.i7.i32.i32(i7 %p_Val2_2, i32 5, i32 6)

]]></node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="173" bw="2" op_0_bw="2" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
:22  %p_Result_3 = call i2 @_ssdm_op_PartSelect.i2.i14.i32.i32(i14 %p_Val2_1, i32 12, i32 13)

]]></node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="174" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
:23  %routeZ_V = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %p_Val2_s, i32 9)

]]></node>
<StgValue><ssdm name="routeZ_V"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="160" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %allStubs_z_V_addr = getelementptr [64 x i12]* %allStubs_z_V, i64 0, i64 %tmp_1

]]></node>
<StgValue><ssdm name="allStubs_z_V_addr"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="161" bw="6" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %allStubs_phi_V_addr = getelementptr [64 x i14]* %allStubs_phi_V, i64 0, i64 %tmp_1

]]></node>
<StgValue><ssdm name="allStubs_phi_V_addr"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="162" bw="6" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %allStubs_r_V_addr = getelementptr [64 x i7]* %allStubs_r_V, i64 0, i64 %tmp_1

]]></node>
<StgValue><ssdm name="allStubs_r_V_addr"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="163" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %allStubs_pt_V_addr = getelementptr [64 x i3]* %allStubs_pt_V, i64 0, i64 %tmp_1

]]></node>
<StgValue><ssdm name="allStubs_pt_V_addr"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="164" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %allStubs_real_addr = getelementptr [64 x i1]* %allStubs_real, i64 0, i64 %tmp_1

]]></node>
<StgValue><ssdm name="allStubs_real_addr"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="165" bw="0" op_0_bw="12" op_1_bw="6">
<![CDATA[
:14  store i12 %p_Val2_s, i12* %allStubs_z_V_addr, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="166" bw="0" op_0_bw="14" op_1_bw="6">
<![CDATA[
:15  store i14 %p_Val2_1, i14* %allStubs_phi_V_addr, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="167" bw="0" op_0_bw="7" op_1_bw="6">
<![CDATA[
:16  store i7 %p_Val2_2, i7* %allStubs_r_V_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="168" bw="0" op_0_bw="3" op_1_bw="6">
<![CDATA[
:17  store i3 %redPt_V, i3* %allStubs_pt_V_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="169" bw="0" op_0_bw="1" op_1_bw="6">
<![CDATA[
:18  store i1 true, i1* %allStubs_real_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="175" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:24  br i1 %routeZ_V, label %8, label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="routeZ_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="177" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0" op_8_bw="2" op_9_bw="0">
<![CDATA[
:0  switch i2 %p_Result_3, label %._crit_edge644 [
    i2 0, label %4
    i2 1, label %5
    i2 -2, label %6
    i2 -1, label %7
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="routeZ_V" val="0"/>
<literal name="p_Result_3" val="3"/>
</and_exp></or_exp>
</condition>

<node id="179" bw="6" op_0_bw="6">
<![CDATA[
:0  %nPH4Z1_V_1_load = load i6* %nPH4Z1_V_1

]]></node>
<StgValue><ssdm name="nPH4Z1_V_1_load"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="routeZ_V" val="0"/>
<literal name="p_Result_3" val="3"/>
</and_exp></or_exp>
</condition>

<node id="180" bw="6" op_0_bw="6">
<![CDATA[
:1  %op2_V_read_assign_load_8 = load i6* %op2_V_read_assign

]]></node>
<StgValue><ssdm name="op2_V_read_assign_load_8"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="routeZ_V" val="0"/>
<literal name="p_Result_3" val="3"/>
</and_exp></or_exp>
</condition>

<node id="181" bw="64" op_0_bw="6">
<![CDATA[
:2  %tmp_4 = zext i6 %nPH4Z1_V_1_load to i64

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="routeZ_V" val="0"/>
<literal name="p_Result_3" val="3"/>
</and_exp></or_exp>
</condition>

<node id="182" bw="6" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %vmStubsPH4Z1_z_V_addr = getelementptr [64 x i4]* %vmStubsPH4Z1_z_V, i64 0, i64 %tmp_4

]]></node>
<StgValue><ssdm name="vmStubsPH4Z1_z_V_addr"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="routeZ_V" val="0"/>
<literal name="p_Result_3" val="3"/>
</and_exp></or_exp>
</condition>

<node id="183" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %vmStubsPH4Z1_phi_V_addr = getelementptr [64 x i3]* %vmStubsPH4Z1_phi_V, i64 0, i64 %tmp_4

]]></node>
<StgValue><ssdm name="vmStubsPH4Z1_phi_V_addr"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="routeZ_V" val="0"/>
<literal name="p_Result_3" val="3"/>
</and_exp></or_exp>
</condition>

<node id="184" bw="6" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %vmStubsPH4Z1_r_V_addr = getelementptr [64 x i2]* %vmStubsPH4Z1_r_V, i64 0, i64 %tmp_4

]]></node>
<StgValue><ssdm name="vmStubsPH4Z1_r_V_addr"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="routeZ_V" val="0"/>
<literal name="p_Result_3" val="3"/>
</and_exp></or_exp>
</condition>

<node id="185" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %vmStubsPH4Z1_pt_V_addr = getelementptr [64 x i3]* %vmStubsPH4Z1_pt_V, i64 0, i64 %tmp_4

]]></node>
<StgValue><ssdm name="vmStubsPH4Z1_pt_V_addr"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="routeZ_V" val="0"/>
<literal name="p_Result_3" val="3"/>
</and_exp></or_exp>
</condition>

<node id="186" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %vmStubsPH4Z1_index_V_addr = getelementptr [64 x i6]* %vmStubsPH4Z1_index_V, i64 0, i64 %tmp_4

]]></node>
<StgValue><ssdm name="vmStubsPH4Z1_index_V_addr"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="routeZ_V" val="0"/>
<literal name="p_Result_3" val="3"/>
</and_exp></or_exp>
</condition>

<node id="187" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %vmStubsPH4Z1_real_addr = getelementptr [64 x i1]* %vmStubsPH4Z1_real, i64 0, i64 %tmp_4

]]></node>
<StgValue><ssdm name="vmStubsPH4Z1_real_addr"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="routeZ_V" val="0"/>
<literal name="p_Result_3" val="3"/>
</and_exp></or_exp>
</condition>

<node id="188" bw="0" op_0_bw="4" op_1_bw="6">
<![CDATA[
:9  store i4 %p_Result_s, i4* %vmStubsPH4Z1_z_V_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="routeZ_V" val="0"/>
<literal name="p_Result_3" val="3"/>
</and_exp></or_exp>
</condition>

<node id="189" bw="0" op_0_bw="3" op_1_bw="6">
<![CDATA[
:10  store i3 %p_Result_1, i3* %vmStubsPH4Z1_phi_V_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="routeZ_V" val="0"/>
<literal name="p_Result_3" val="3"/>
</and_exp></or_exp>
</condition>

<node id="190" bw="0" op_0_bw="2" op_1_bw="6">
<![CDATA[
:11  store i2 %p_Result_2, i2* %vmStubsPH4Z1_r_V_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="routeZ_V" val="0"/>
<literal name="p_Result_3" val="3"/>
</and_exp></or_exp>
</condition>

<node id="191" bw="0" op_0_bw="3" op_1_bw="6">
<![CDATA[
:12  store i3 %redPt_V, i3* %vmStubsPH4Z1_pt_V_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="routeZ_V" val="0"/>
<literal name="p_Result_3" val="3"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
:13  store i6 %op2_V_read_assign_load_8, i6* %vmStubsPH4Z1_index_V_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="routeZ_V" val="0"/>
<literal name="p_Result_3" val="3"/>
</and_exp></or_exp>
</condition>

<node id="193" bw="0" op_0_bw="1" op_1_bw="6">
<![CDATA[
:14  store i1 true, i1* %vmStubsPH4Z1_real_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="routeZ_V" val="0"/>
<literal name="p_Result_3" val="3"/>
</and_exp></or_exp>
</condition>

<node id="194" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:15  %nPH4Z1_V = add i6 %nPH4Z1_V_1_load, 1

]]></node>
<StgValue><ssdm name="nPH4Z1_V"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="routeZ_V" val="0"/>
<literal name="p_Result_3" val="2"/>
</and_exp></or_exp>
</condition>

<node id="198" bw="6" op_0_bw="6">
<![CDATA[
:0  %nPH3Z1_V_1_load = load i6* %nPH3Z1_V_1

]]></node>
<StgValue><ssdm name="nPH3Z1_V_1_load"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="routeZ_V" val="0"/>
<literal name="p_Result_3" val="2"/>
</and_exp></or_exp>
</condition>

<node id="199" bw="6" op_0_bw="6">
<![CDATA[
:1  %op2_V_read_assign_load_7 = load i6* %op2_V_read_assign

]]></node>
<StgValue><ssdm name="op2_V_read_assign_load_7"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="routeZ_V" val="0"/>
<literal name="p_Result_3" val="2"/>
</and_exp></or_exp>
</condition>

<node id="200" bw="64" op_0_bw="6">
<![CDATA[
:2  %tmp_3 = zext i6 %nPH3Z1_V_1_load to i64

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="routeZ_V" val="0"/>
<literal name="p_Result_3" val="2"/>
</and_exp></or_exp>
</condition>

<node id="201" bw="6" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %vmStubsPH3Z1_z_V_addr = getelementptr [64 x i4]* %vmStubsPH3Z1_z_V, i64 0, i64 %tmp_3

]]></node>
<StgValue><ssdm name="vmStubsPH3Z1_z_V_addr"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="routeZ_V" val="0"/>
<literal name="p_Result_3" val="2"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %vmStubsPH3Z1_phi_V_addr = getelementptr [64 x i3]* %vmStubsPH3Z1_phi_V, i64 0, i64 %tmp_3

]]></node>
<StgValue><ssdm name="vmStubsPH3Z1_phi_V_addr"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="routeZ_V" val="0"/>
<literal name="p_Result_3" val="2"/>
</and_exp></or_exp>
</condition>

<node id="203" bw="6" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %vmStubsPH3Z1_r_V_addr = getelementptr [64 x i2]* %vmStubsPH3Z1_r_V, i64 0, i64 %tmp_3

]]></node>
<StgValue><ssdm name="vmStubsPH3Z1_r_V_addr"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="routeZ_V" val="0"/>
<literal name="p_Result_3" val="2"/>
</and_exp></or_exp>
</condition>

<node id="204" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %vmStubsPH3Z1_pt_V_addr = getelementptr [64 x i3]* %vmStubsPH3Z1_pt_V, i64 0, i64 %tmp_3

]]></node>
<StgValue><ssdm name="vmStubsPH3Z1_pt_V_addr"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="routeZ_V" val="0"/>
<literal name="p_Result_3" val="2"/>
</and_exp></or_exp>
</condition>

<node id="205" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %vmStubsPH3Z1_index_V_addr = getelementptr [64 x i6]* %vmStubsPH3Z1_index_V, i64 0, i64 %tmp_3

]]></node>
<StgValue><ssdm name="vmStubsPH3Z1_index_V_addr"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="routeZ_V" val="0"/>
<literal name="p_Result_3" val="2"/>
</and_exp></or_exp>
</condition>

<node id="206" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %vmStubsPH3Z1_real_addr = getelementptr [64 x i1]* %vmStubsPH3Z1_real, i64 0, i64 %tmp_3

]]></node>
<StgValue><ssdm name="vmStubsPH3Z1_real_addr"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="routeZ_V" val="0"/>
<literal name="p_Result_3" val="2"/>
</and_exp></or_exp>
</condition>

<node id="207" bw="0" op_0_bw="4" op_1_bw="6">
<![CDATA[
:9  store i4 %p_Result_s, i4* %vmStubsPH3Z1_z_V_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="routeZ_V" val="0"/>
<literal name="p_Result_3" val="2"/>
</and_exp></or_exp>
</condition>

<node id="208" bw="0" op_0_bw="3" op_1_bw="6">
<![CDATA[
:10  store i3 %p_Result_1, i3* %vmStubsPH3Z1_phi_V_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="routeZ_V" val="0"/>
<literal name="p_Result_3" val="2"/>
</and_exp></or_exp>
</condition>

<node id="209" bw="0" op_0_bw="2" op_1_bw="6">
<![CDATA[
:11  store i2 %p_Result_2, i2* %vmStubsPH3Z1_r_V_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="routeZ_V" val="0"/>
<literal name="p_Result_3" val="2"/>
</and_exp></or_exp>
</condition>

<node id="210" bw="0" op_0_bw="3" op_1_bw="6">
<![CDATA[
:12  store i3 %redPt_V, i3* %vmStubsPH3Z1_pt_V_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="routeZ_V" val="0"/>
<literal name="p_Result_3" val="2"/>
</and_exp></or_exp>
</condition>

<node id="211" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
:13  store i6 %op2_V_read_assign_load_7, i6* %vmStubsPH3Z1_index_V_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="routeZ_V" val="0"/>
<literal name="p_Result_3" val="2"/>
</and_exp></or_exp>
</condition>

<node id="212" bw="0" op_0_bw="1" op_1_bw="6">
<![CDATA[
:14  store i1 true, i1* %vmStubsPH3Z1_real_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="routeZ_V" val="0"/>
<literal name="p_Result_3" val="2"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:15  %nPH3Z1_V = add i6 %nPH3Z1_V_1_load, 1

]]></node>
<StgValue><ssdm name="nPH3Z1_V"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="routeZ_V" val="0"/>
<literal name="p_Result_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="217" bw="6" op_0_bw="6">
<![CDATA[
:0  %nPH2Z1_V_1_load = load i6* %nPH2Z1_V_1

]]></node>
<StgValue><ssdm name="nPH2Z1_V_1_load"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="routeZ_V" val="0"/>
<literal name="p_Result_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="218" bw="6" op_0_bw="6">
<![CDATA[
:1  %op2_V_read_assign_load_6 = load i6* %op2_V_read_assign

]]></node>
<StgValue><ssdm name="op2_V_read_assign_load_6"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="routeZ_V" val="0"/>
<literal name="p_Result_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="219" bw="64" op_0_bw="6">
<![CDATA[
:2  %tmp_2 = zext i6 %nPH2Z1_V_1_load to i64

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="routeZ_V" val="0"/>
<literal name="p_Result_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="6" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %vmStubsPH2Z1_z_V_addr = getelementptr [64 x i4]* %vmStubsPH2Z1_z_V, i64 0, i64 %tmp_2

]]></node>
<StgValue><ssdm name="vmStubsPH2Z1_z_V_addr"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="routeZ_V" val="0"/>
<literal name="p_Result_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="221" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %vmStubsPH2Z1_phi_V_addr = getelementptr [64 x i3]* %vmStubsPH2Z1_phi_V, i64 0, i64 %tmp_2

]]></node>
<StgValue><ssdm name="vmStubsPH2Z1_phi_V_addr"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="routeZ_V" val="0"/>
<literal name="p_Result_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="222" bw="6" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %vmStubsPH2Z1_r_V_addr = getelementptr [64 x i2]* %vmStubsPH2Z1_r_V, i64 0, i64 %tmp_2

]]></node>
<StgValue><ssdm name="vmStubsPH2Z1_r_V_addr"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="routeZ_V" val="0"/>
<literal name="p_Result_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="223" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %vmStubsPH2Z1_pt_V_addr = getelementptr [64 x i3]* %vmStubsPH2Z1_pt_V, i64 0, i64 %tmp_2

]]></node>
<StgValue><ssdm name="vmStubsPH2Z1_pt_V_addr"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="routeZ_V" val="0"/>
<literal name="p_Result_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="224" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %vmStubsPH2Z1_index_V_addr = getelementptr [64 x i6]* %vmStubsPH2Z1_index_V, i64 0, i64 %tmp_2

]]></node>
<StgValue><ssdm name="vmStubsPH2Z1_index_V_addr"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="routeZ_V" val="0"/>
<literal name="p_Result_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="225" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %vmStubsPH2Z1_real_addr = getelementptr [64 x i1]* %vmStubsPH2Z1_real, i64 0, i64 %tmp_2

]]></node>
<StgValue><ssdm name="vmStubsPH2Z1_real_addr"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="routeZ_V" val="0"/>
<literal name="p_Result_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="226" bw="0" op_0_bw="4" op_1_bw="6">
<![CDATA[
:9  store i4 %p_Result_s, i4* %vmStubsPH2Z1_z_V_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="routeZ_V" val="0"/>
<literal name="p_Result_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="227" bw="0" op_0_bw="3" op_1_bw="6">
<![CDATA[
:10  store i3 %p_Result_1, i3* %vmStubsPH2Z1_phi_V_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="routeZ_V" val="0"/>
<literal name="p_Result_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="228" bw="0" op_0_bw="2" op_1_bw="6">
<![CDATA[
:11  store i2 %p_Result_2, i2* %vmStubsPH2Z1_r_V_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="routeZ_V" val="0"/>
<literal name="p_Result_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="229" bw="0" op_0_bw="3" op_1_bw="6">
<![CDATA[
:12  store i3 %redPt_V, i3* %vmStubsPH2Z1_pt_V_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="routeZ_V" val="0"/>
<literal name="p_Result_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="230" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
:13  store i6 %op2_V_read_assign_load_6, i6* %vmStubsPH2Z1_index_V_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="routeZ_V" val="0"/>
<literal name="p_Result_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="231" bw="0" op_0_bw="1" op_1_bw="6">
<![CDATA[
:14  store i1 true, i1* %vmStubsPH2Z1_real_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="routeZ_V" val="0"/>
<literal name="p_Result_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="232" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:15  %nPH2Z1_V = add i6 %nPH2Z1_V_1_load, 1

]]></node>
<StgValue><ssdm name="nPH2Z1_V"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="routeZ_V" val="0"/>
<literal name="p_Result_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="236" bw="6" op_0_bw="6">
<![CDATA[
:0  %nPH1Z1_V_1_load = load i6* %nPH1Z1_V_1

]]></node>
<StgValue><ssdm name="nPH1Z1_V_1_load"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="routeZ_V" val="0"/>
<literal name="p_Result_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="237" bw="6" op_0_bw="6">
<![CDATA[
:1  %op2_V_read_assign_load_5 = load i6* %op2_V_read_assign

]]></node>
<StgValue><ssdm name="op2_V_read_assign_load_5"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="routeZ_V" val="0"/>
<literal name="p_Result_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="238" bw="64" op_0_bw="6">
<![CDATA[
:2  %tmp_s = zext i6 %nPH1Z1_V_1_load to i64

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="routeZ_V" val="0"/>
<literal name="p_Result_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="239" bw="6" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %vmStubsPH1Z1_z_V_addr = getelementptr [64 x i4]* %vmStubsPH1Z1_z_V, i64 0, i64 %tmp_s

]]></node>
<StgValue><ssdm name="vmStubsPH1Z1_z_V_addr"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="routeZ_V" val="0"/>
<literal name="p_Result_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="240" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %vmStubsPH1Z1_phi_V_addr = getelementptr [64 x i3]* %vmStubsPH1Z1_phi_V, i64 0, i64 %tmp_s

]]></node>
<StgValue><ssdm name="vmStubsPH1Z1_phi_V_addr"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="routeZ_V" val="0"/>
<literal name="p_Result_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="241" bw="6" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %vmStubsPH1Z1_r_V_addr = getelementptr [64 x i2]* %vmStubsPH1Z1_r_V, i64 0, i64 %tmp_s

]]></node>
<StgValue><ssdm name="vmStubsPH1Z1_r_V_addr"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="routeZ_V" val="0"/>
<literal name="p_Result_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="242" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %vmStubsPH1Z1_pt_V_addr = getelementptr [64 x i3]* %vmStubsPH1Z1_pt_V, i64 0, i64 %tmp_s

]]></node>
<StgValue><ssdm name="vmStubsPH1Z1_pt_V_addr"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="routeZ_V" val="0"/>
<literal name="p_Result_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="243" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %vmStubsPH1Z1_index_V_addr = getelementptr [64 x i6]* %vmStubsPH1Z1_index_V, i64 0, i64 %tmp_s

]]></node>
<StgValue><ssdm name="vmStubsPH1Z1_index_V_addr"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="routeZ_V" val="0"/>
<literal name="p_Result_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="244" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %vmStubsPH1Z1_real_addr = getelementptr [64 x i1]* %vmStubsPH1Z1_real, i64 0, i64 %tmp_s

]]></node>
<StgValue><ssdm name="vmStubsPH1Z1_real_addr"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="routeZ_V" val="0"/>
<literal name="p_Result_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="245" bw="0" op_0_bw="4" op_1_bw="6">
<![CDATA[
:9  store i4 %p_Result_s, i4* %vmStubsPH1Z1_z_V_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="routeZ_V" val="0"/>
<literal name="p_Result_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="246" bw="0" op_0_bw="3" op_1_bw="6">
<![CDATA[
:10  store i3 %p_Result_1, i3* %vmStubsPH1Z1_phi_V_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="routeZ_V" val="0"/>
<literal name="p_Result_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="247" bw="0" op_0_bw="2" op_1_bw="6">
<![CDATA[
:11  store i2 %p_Result_2, i2* %vmStubsPH1Z1_r_V_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="routeZ_V" val="0"/>
<literal name="p_Result_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="248" bw="0" op_0_bw="3" op_1_bw="6">
<![CDATA[
:12  store i3 %redPt_V, i3* %vmStubsPH1Z1_pt_V_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="routeZ_V" val="0"/>
<literal name="p_Result_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="249" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
:13  store i6 %op2_V_read_assign_load_5, i6* %vmStubsPH1Z1_index_V_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="routeZ_V" val="0"/>
<literal name="p_Result_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="250" bw="0" op_0_bw="1" op_1_bw="6">
<![CDATA[
:14  store i1 true, i1* %vmStubsPH1Z1_real_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="routeZ_V" val="0"/>
<literal name="p_Result_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="251" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:15  %nPH1Z1_V = add i6 %nPH1Z1_V_1_load, 1

]]></node>
<StgValue><ssdm name="nPH1Z1_V"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="routeZ_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="255" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0" op_8_bw="2" op_9_bw="0">
<![CDATA[
:0  switch i2 %p_Result_3, label %._crit_edge644 [
    i2 0, label %9
    i2 1, label %10
    i2 -2, label %11
    i2 -1, label %12
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="routeZ_V" val="1"/>
<literal name="p_Result_3" val="3"/>
</and_exp></or_exp>
</condition>

<node id="257" bw="6" op_0_bw="6">
<![CDATA[
:0  %nPH4Z2_V_1_load = load i6* %nPH4Z2_V_1

]]></node>
<StgValue><ssdm name="nPH4Z2_V_1_load"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="routeZ_V" val="1"/>
<literal name="p_Result_3" val="3"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="6" op_0_bw="6">
<![CDATA[
:1  %op2_V_read_assign_load_4 = load i6* %op2_V_read_assign

]]></node>
<StgValue><ssdm name="op2_V_read_assign_load_4"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="routeZ_V" val="1"/>
<literal name="p_Result_3" val="3"/>
</and_exp></or_exp>
</condition>

<node id="259" bw="64" op_0_bw="6">
<![CDATA[
:2  %tmp_8 = zext i6 %nPH4Z2_V_1_load to i64

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="routeZ_V" val="1"/>
<literal name="p_Result_3" val="3"/>
</and_exp></or_exp>
</condition>

<node id="260" bw="6" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %vmStubsPH4Z2_z_V_addr = getelementptr [64 x i4]* %vmStubsPH4Z2_z_V, i64 0, i64 %tmp_8

]]></node>
<StgValue><ssdm name="vmStubsPH4Z2_z_V_addr"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="routeZ_V" val="1"/>
<literal name="p_Result_3" val="3"/>
</and_exp></or_exp>
</condition>

<node id="261" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %vmStubsPH4Z2_phi_V_addr = getelementptr [64 x i3]* %vmStubsPH4Z2_phi_V, i64 0, i64 %tmp_8

]]></node>
<StgValue><ssdm name="vmStubsPH4Z2_phi_V_addr"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="routeZ_V" val="1"/>
<literal name="p_Result_3" val="3"/>
</and_exp></or_exp>
</condition>

<node id="262" bw="6" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %vmStubsPH4Z2_r_V_addr = getelementptr [64 x i2]* %vmStubsPH4Z2_r_V, i64 0, i64 %tmp_8

]]></node>
<StgValue><ssdm name="vmStubsPH4Z2_r_V_addr"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="routeZ_V" val="1"/>
<literal name="p_Result_3" val="3"/>
</and_exp></or_exp>
</condition>

<node id="263" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %vmStubsPH4Z2_pt_V_addr = getelementptr [64 x i3]* %vmStubsPH4Z2_pt_V, i64 0, i64 %tmp_8

]]></node>
<StgValue><ssdm name="vmStubsPH4Z2_pt_V_addr"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="routeZ_V" val="1"/>
<literal name="p_Result_3" val="3"/>
</and_exp></or_exp>
</condition>

<node id="264" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %vmStubsPH4Z2_index_V_addr = getelementptr [64 x i6]* %vmStubsPH4Z2_index_V, i64 0, i64 %tmp_8

]]></node>
<StgValue><ssdm name="vmStubsPH4Z2_index_V_addr"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="routeZ_V" val="1"/>
<literal name="p_Result_3" val="3"/>
</and_exp></or_exp>
</condition>

<node id="265" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %vmStubsPH4Z2_real_addr = getelementptr [64 x i1]* %vmStubsPH4Z2_real, i64 0, i64 %tmp_8

]]></node>
<StgValue><ssdm name="vmStubsPH4Z2_real_addr"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="routeZ_V" val="1"/>
<literal name="p_Result_3" val="3"/>
</and_exp></or_exp>
</condition>

<node id="266" bw="0" op_0_bw="4" op_1_bw="6">
<![CDATA[
:9  store i4 %p_Result_s, i4* %vmStubsPH4Z2_z_V_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="routeZ_V" val="1"/>
<literal name="p_Result_3" val="3"/>
</and_exp></or_exp>
</condition>

<node id="267" bw="0" op_0_bw="3" op_1_bw="6">
<![CDATA[
:10  store i3 %p_Result_1, i3* %vmStubsPH4Z2_phi_V_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="routeZ_V" val="1"/>
<literal name="p_Result_3" val="3"/>
</and_exp></or_exp>
</condition>

<node id="268" bw="0" op_0_bw="2" op_1_bw="6">
<![CDATA[
:11  store i2 %p_Result_2, i2* %vmStubsPH4Z2_r_V_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="routeZ_V" val="1"/>
<literal name="p_Result_3" val="3"/>
</and_exp></or_exp>
</condition>

<node id="269" bw="0" op_0_bw="3" op_1_bw="6">
<![CDATA[
:12  store i3 %redPt_V, i3* %vmStubsPH4Z2_pt_V_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="routeZ_V" val="1"/>
<literal name="p_Result_3" val="3"/>
</and_exp></or_exp>
</condition>

<node id="270" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
:13  store i6 %op2_V_read_assign_load_4, i6* %vmStubsPH4Z2_index_V_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="205" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="routeZ_V" val="1"/>
<literal name="p_Result_3" val="3"/>
</and_exp></or_exp>
</condition>

<node id="271" bw="0" op_0_bw="1" op_1_bw="6">
<![CDATA[
:14  store i1 true, i1* %vmStubsPH4Z2_real_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="206" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="routeZ_V" val="1"/>
<literal name="p_Result_3" val="3"/>
</and_exp></or_exp>
</condition>

<node id="272" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:15  %nPH4Z2_V = add i6 %nPH4Z2_V_1_load, 1

]]></node>
<StgValue><ssdm name="nPH4Z2_V"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="routeZ_V" val="1"/>
<literal name="p_Result_3" val="2"/>
</and_exp></or_exp>
</condition>

<node id="276" bw="6" op_0_bw="6">
<![CDATA[
:0  %nPH3Z2_V_1_load = load i6* %nPH3Z2_V_1

]]></node>
<StgValue><ssdm name="nPH3Z2_V_1_load"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="routeZ_V" val="1"/>
<literal name="p_Result_3" val="2"/>
</and_exp></or_exp>
</condition>

<node id="277" bw="6" op_0_bw="6">
<![CDATA[
:1  %op2_V_read_assign_load_3 = load i6* %op2_V_read_assign

]]></node>
<StgValue><ssdm name="op2_V_read_assign_load_3"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="routeZ_V" val="1"/>
<literal name="p_Result_3" val="2"/>
</and_exp></or_exp>
</condition>

<node id="278" bw="64" op_0_bw="6">
<![CDATA[
:2  %tmp_7 = zext i6 %nPH3Z2_V_1_load to i64

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="routeZ_V" val="1"/>
<literal name="p_Result_3" val="2"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="6" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %vmStubsPH3Z2_z_V_addr = getelementptr [64 x i4]* %vmStubsPH3Z2_z_V, i64 0, i64 %tmp_7

]]></node>
<StgValue><ssdm name="vmStubsPH3Z2_z_V_addr"/></StgValue>
</operation>

<operation id="211" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="routeZ_V" val="1"/>
<literal name="p_Result_3" val="2"/>
</and_exp></or_exp>
</condition>

<node id="280" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %vmStubsPH3Z2_phi_V_addr = getelementptr [64 x i3]* %vmStubsPH3Z2_phi_V, i64 0, i64 %tmp_7

]]></node>
<StgValue><ssdm name="vmStubsPH3Z2_phi_V_addr"/></StgValue>
</operation>

<operation id="212" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="routeZ_V" val="1"/>
<literal name="p_Result_3" val="2"/>
</and_exp></or_exp>
</condition>

<node id="281" bw="6" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %vmStubsPH3Z2_r_V_addr = getelementptr [64 x i2]* %vmStubsPH3Z2_r_V, i64 0, i64 %tmp_7

]]></node>
<StgValue><ssdm name="vmStubsPH3Z2_r_V_addr"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="routeZ_V" val="1"/>
<literal name="p_Result_3" val="2"/>
</and_exp></or_exp>
</condition>

<node id="282" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %vmStubsPH3Z2_pt_V_addr = getelementptr [64 x i3]* %vmStubsPH3Z2_pt_V, i64 0, i64 %tmp_7

]]></node>
<StgValue><ssdm name="vmStubsPH3Z2_pt_V_addr"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="routeZ_V" val="1"/>
<literal name="p_Result_3" val="2"/>
</and_exp></or_exp>
</condition>

<node id="283" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %vmStubsPH3Z2_index_V_addr = getelementptr [64 x i6]* %vmStubsPH3Z2_index_V, i64 0, i64 %tmp_7

]]></node>
<StgValue><ssdm name="vmStubsPH3Z2_index_V_addr"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="routeZ_V" val="1"/>
<literal name="p_Result_3" val="2"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %vmStubsPH3Z2_real_addr = getelementptr [64 x i1]* %vmStubsPH3Z2_real, i64 0, i64 %tmp_7

]]></node>
<StgValue><ssdm name="vmStubsPH3Z2_real_addr"/></StgValue>
</operation>

<operation id="216" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="routeZ_V" val="1"/>
<literal name="p_Result_3" val="2"/>
</and_exp></or_exp>
</condition>

<node id="285" bw="0" op_0_bw="4" op_1_bw="6">
<![CDATA[
:9  store i4 %p_Result_s, i4* %vmStubsPH3Z2_z_V_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="217" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="routeZ_V" val="1"/>
<literal name="p_Result_3" val="2"/>
</and_exp></or_exp>
</condition>

<node id="286" bw="0" op_0_bw="3" op_1_bw="6">
<![CDATA[
:10  store i3 %p_Result_1, i3* %vmStubsPH3Z2_phi_V_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="218" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="routeZ_V" val="1"/>
<literal name="p_Result_3" val="2"/>
</and_exp></or_exp>
</condition>

<node id="287" bw="0" op_0_bw="2" op_1_bw="6">
<![CDATA[
:11  store i2 %p_Result_2, i2* %vmStubsPH3Z2_r_V_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="219" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="routeZ_V" val="1"/>
<literal name="p_Result_3" val="2"/>
</and_exp></or_exp>
</condition>

<node id="288" bw="0" op_0_bw="3" op_1_bw="6">
<![CDATA[
:12  store i3 %redPt_V, i3* %vmStubsPH3Z2_pt_V_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="220" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="routeZ_V" val="1"/>
<literal name="p_Result_3" val="2"/>
</and_exp></or_exp>
</condition>

<node id="289" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
:13  store i6 %op2_V_read_assign_load_3, i6* %vmStubsPH3Z2_index_V_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="221" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="routeZ_V" val="1"/>
<literal name="p_Result_3" val="2"/>
</and_exp></or_exp>
</condition>

<node id="290" bw="0" op_0_bw="1" op_1_bw="6">
<![CDATA[
:14  store i1 true, i1* %vmStubsPH3Z2_real_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="222" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="routeZ_V" val="1"/>
<literal name="p_Result_3" val="2"/>
</and_exp></or_exp>
</condition>

<node id="291" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:15  %nPH3Z2_V = add i6 %nPH3Z2_V_1_load, 1

]]></node>
<StgValue><ssdm name="nPH3Z2_V"/></StgValue>
</operation>

<operation id="223" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="routeZ_V" val="1"/>
<literal name="p_Result_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="295" bw="6" op_0_bw="6">
<![CDATA[
:0  %nPH2Z2_V_1_load = load i6* %nPH2Z2_V_1

]]></node>
<StgValue><ssdm name="nPH2Z2_V_1_load"/></StgValue>
</operation>

<operation id="224" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="routeZ_V" val="1"/>
<literal name="p_Result_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="296" bw="6" op_0_bw="6">
<![CDATA[
:1  %op2_V_read_assign_load_2 = load i6* %op2_V_read_assign

]]></node>
<StgValue><ssdm name="op2_V_read_assign_load_2"/></StgValue>
</operation>

<operation id="225" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="routeZ_V" val="1"/>
<literal name="p_Result_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="297" bw="64" op_0_bw="6">
<![CDATA[
:2  %tmp_6 = zext i6 %nPH2Z2_V_1_load to i64

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="226" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="routeZ_V" val="1"/>
<literal name="p_Result_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="298" bw="6" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %vmStubsPH2Z2_z_V_addr = getelementptr [64 x i4]* %vmStubsPH2Z2_z_V, i64 0, i64 %tmp_6

]]></node>
<StgValue><ssdm name="vmStubsPH2Z2_z_V_addr"/></StgValue>
</operation>

<operation id="227" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="routeZ_V" val="1"/>
<literal name="p_Result_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="299" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %vmStubsPH2Z2_phi_V_addr = getelementptr [64 x i3]* %vmStubsPH2Z2_phi_V, i64 0, i64 %tmp_6

]]></node>
<StgValue><ssdm name="vmStubsPH2Z2_phi_V_addr"/></StgValue>
</operation>

<operation id="228" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="routeZ_V" val="1"/>
<literal name="p_Result_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="300" bw="6" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %vmStubsPH2Z2_r_V_addr = getelementptr [64 x i2]* %vmStubsPH2Z2_r_V, i64 0, i64 %tmp_6

]]></node>
<StgValue><ssdm name="vmStubsPH2Z2_r_V_addr"/></StgValue>
</operation>

<operation id="229" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="routeZ_V" val="1"/>
<literal name="p_Result_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="301" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %vmStubsPH2Z2_pt_V_addr = getelementptr [64 x i3]* %vmStubsPH2Z2_pt_V, i64 0, i64 %tmp_6

]]></node>
<StgValue><ssdm name="vmStubsPH2Z2_pt_V_addr"/></StgValue>
</operation>

<operation id="230" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="routeZ_V" val="1"/>
<literal name="p_Result_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="302" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %vmStubsPH2Z2_index_V_addr = getelementptr [64 x i6]* %vmStubsPH2Z2_index_V, i64 0, i64 %tmp_6

]]></node>
<StgValue><ssdm name="vmStubsPH2Z2_index_V_addr"/></StgValue>
</operation>

<operation id="231" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="routeZ_V" val="1"/>
<literal name="p_Result_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="303" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %vmStubsPH2Z2_real_addr = getelementptr [64 x i1]* %vmStubsPH2Z2_real, i64 0, i64 %tmp_6

]]></node>
<StgValue><ssdm name="vmStubsPH2Z2_real_addr"/></StgValue>
</operation>

<operation id="232" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="routeZ_V" val="1"/>
<literal name="p_Result_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="304" bw="0" op_0_bw="4" op_1_bw="6">
<![CDATA[
:9  store i4 %p_Result_s, i4* %vmStubsPH2Z2_z_V_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="233" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="routeZ_V" val="1"/>
<literal name="p_Result_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="305" bw="0" op_0_bw="3" op_1_bw="6">
<![CDATA[
:10  store i3 %p_Result_1, i3* %vmStubsPH2Z2_phi_V_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="234" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="routeZ_V" val="1"/>
<literal name="p_Result_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="306" bw="0" op_0_bw="2" op_1_bw="6">
<![CDATA[
:11  store i2 %p_Result_2, i2* %vmStubsPH2Z2_r_V_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="235" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="routeZ_V" val="1"/>
<literal name="p_Result_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="307" bw="0" op_0_bw="3" op_1_bw="6">
<![CDATA[
:12  store i3 %redPt_V, i3* %vmStubsPH2Z2_pt_V_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="236" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="routeZ_V" val="1"/>
<literal name="p_Result_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="308" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
:13  store i6 %op2_V_read_assign_load_2, i6* %vmStubsPH2Z2_index_V_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="237" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="routeZ_V" val="1"/>
<literal name="p_Result_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="309" bw="0" op_0_bw="1" op_1_bw="6">
<![CDATA[
:14  store i1 true, i1* %vmStubsPH2Z2_real_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="238" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="routeZ_V" val="1"/>
<literal name="p_Result_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="310" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:15  %nPH2Z2_V = add i6 %nPH2Z2_V_1_load, 1

]]></node>
<StgValue><ssdm name="nPH2Z2_V"/></StgValue>
</operation>

<operation id="239" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="routeZ_V" val="1"/>
<literal name="p_Result_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="314" bw="6" op_0_bw="6">
<![CDATA[
:0  %nPH1Z2_V_1_load = load i6* %nPH1Z2_V_1

]]></node>
<StgValue><ssdm name="nPH1Z2_V_1_load"/></StgValue>
</operation>

<operation id="240" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="routeZ_V" val="1"/>
<literal name="p_Result_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="315" bw="6" op_0_bw="6">
<![CDATA[
:1  %op2_V_read_assign_load_1 = load i6* %op2_V_read_assign

]]></node>
<StgValue><ssdm name="op2_V_read_assign_load_1"/></StgValue>
</operation>

<operation id="241" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="routeZ_V" val="1"/>
<literal name="p_Result_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="316" bw="64" op_0_bw="6">
<![CDATA[
:2  %tmp_5 = zext i6 %nPH1Z2_V_1_load to i64

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="242" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="routeZ_V" val="1"/>
<literal name="p_Result_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="317" bw="6" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %vmStubsPH1Z2_z_V_addr = getelementptr [64 x i4]* %vmStubsPH1Z2_z_V, i64 0, i64 %tmp_5

]]></node>
<StgValue><ssdm name="vmStubsPH1Z2_z_V_addr"/></StgValue>
</operation>

<operation id="243" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="routeZ_V" val="1"/>
<literal name="p_Result_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="318" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %vmStubsPH1Z2_phi_V_addr = getelementptr [64 x i3]* %vmStubsPH1Z2_phi_V, i64 0, i64 %tmp_5

]]></node>
<StgValue><ssdm name="vmStubsPH1Z2_phi_V_addr"/></StgValue>
</operation>

<operation id="244" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="routeZ_V" val="1"/>
<literal name="p_Result_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="319" bw="6" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %vmStubsPH1Z2_r_V_addr = getelementptr [64 x i2]* %vmStubsPH1Z2_r_V, i64 0, i64 %tmp_5

]]></node>
<StgValue><ssdm name="vmStubsPH1Z2_r_V_addr"/></StgValue>
</operation>

<operation id="245" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="routeZ_V" val="1"/>
<literal name="p_Result_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="320" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %vmStubsPH1Z2_pt_V_addr = getelementptr [64 x i3]* %vmStubsPH1Z2_pt_V, i64 0, i64 %tmp_5

]]></node>
<StgValue><ssdm name="vmStubsPH1Z2_pt_V_addr"/></StgValue>
</operation>

<operation id="246" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="routeZ_V" val="1"/>
<literal name="p_Result_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="321" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %vmStubsPH1Z2_index_V_addr = getelementptr [64 x i6]* %vmStubsPH1Z2_index_V, i64 0, i64 %tmp_5

]]></node>
<StgValue><ssdm name="vmStubsPH1Z2_index_V_addr"/></StgValue>
</operation>

<operation id="247" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="routeZ_V" val="1"/>
<literal name="p_Result_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %vmStubsPH1Z2_real_addr = getelementptr [64 x i1]* %vmStubsPH1Z2_real, i64 0, i64 %tmp_5

]]></node>
<StgValue><ssdm name="vmStubsPH1Z2_real_addr"/></StgValue>
</operation>

<operation id="248" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="routeZ_V" val="1"/>
<literal name="p_Result_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="323" bw="0" op_0_bw="4" op_1_bw="6">
<![CDATA[
:9  store i4 %p_Result_s, i4* %vmStubsPH1Z2_z_V_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="249" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="routeZ_V" val="1"/>
<literal name="p_Result_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="324" bw="0" op_0_bw="3" op_1_bw="6">
<![CDATA[
:10  store i3 %p_Result_1, i3* %vmStubsPH1Z2_phi_V_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="250" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="routeZ_V" val="1"/>
<literal name="p_Result_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="325" bw="0" op_0_bw="2" op_1_bw="6">
<![CDATA[
:11  store i2 %p_Result_2, i2* %vmStubsPH1Z2_r_V_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="251" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="routeZ_V" val="1"/>
<literal name="p_Result_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="326" bw="0" op_0_bw="3" op_1_bw="6">
<![CDATA[
:12  store i3 %redPt_V, i3* %vmStubsPH1Z2_pt_V_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="252" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="routeZ_V" val="1"/>
<literal name="p_Result_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="327" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
:13  store i6 %op2_V_read_assign_load_1, i6* %vmStubsPH1Z2_index_V_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="253" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="routeZ_V" val="1"/>
<literal name="p_Result_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="328" bw="0" op_0_bw="1" op_1_bw="6">
<![CDATA[
:14  store i1 true, i1* %vmStubsPH1Z2_real_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="254" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="routeZ_V" val="1"/>
<literal name="p_Result_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="329" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:15  %nPH1Z2_V = add i6 %nPH1Z2_V_1_load, 1

]]></node>
<StgValue><ssdm name="nPH1Z2_V"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="255" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="routeZ_V" val="0"/>
<literal name="p_Result_3" val="3"/>
</and_exp></or_exp>
</condition>

<node id="195" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
:16  store i6 %nPH4Z1_V, i6* %nPH4Z1_V_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="256" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="routeZ_V" val="0"/>
<literal name="p_Result_3" val="3"/>
</and_exp></or_exp>
</condition>

<node id="196" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %._crit_edge644

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="257" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="routeZ_V" val="0"/>
<literal name="p_Result_3" val="2"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
:16  store i6 %nPH3Z1_V, i6* %nPH3Z1_V_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="258" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="routeZ_V" val="0"/>
<literal name="p_Result_3" val="2"/>
</and_exp></or_exp>
</condition>

<node id="215" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %._crit_edge644

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="259" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="routeZ_V" val="0"/>
<literal name="p_Result_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="233" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
:16  store i6 %nPH2Z1_V, i6* %nPH2Z1_V_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="260" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="routeZ_V" val="0"/>
<literal name="p_Result_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="234" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %._crit_edge644

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="261" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="routeZ_V" val="0"/>
<literal name="p_Result_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="252" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
:16  store i6 %nPH1Z1_V, i6* %nPH1Z1_V_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="262" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="routeZ_V" val="0"/>
<literal name="p_Result_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="253" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %._crit_edge644

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="263" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="routeZ_V" val="1"/>
<literal name="p_Result_3" val="3"/>
</and_exp></or_exp>
</condition>

<node id="273" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
:16  store i6 %nPH4Z2_V, i6* %nPH4Z2_V_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="264" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="routeZ_V" val="1"/>
<literal name="p_Result_3" val="3"/>
</and_exp></or_exp>
</condition>

<node id="274" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %._crit_edge644

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="265" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="routeZ_V" val="1"/>
<literal name="p_Result_3" val="2"/>
</and_exp></or_exp>
</condition>

<node id="292" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
:16  store i6 %nPH3Z2_V, i6* %nPH3Z2_V_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="266" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="routeZ_V" val="1"/>
<literal name="p_Result_3" val="2"/>
</and_exp></or_exp>
</condition>

<node id="293" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %._crit_edge644

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="267" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="routeZ_V" val="1"/>
<literal name="p_Result_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="311" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
:16  store i6 %nPH2Z2_V, i6* %nPH2Z2_V_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="268" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="routeZ_V" val="1"/>
<literal name="p_Result_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="312" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %._crit_edge644

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="269" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="routeZ_V" val="1"/>
<literal name="p_Result_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="330" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
:16  store i6 %nPH1Z2_V, i6* %nPH1Z2_V_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="270" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="routeZ_V" val="1"/>
<literal name="p_Result_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="331" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %._crit_edge644

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="271" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="333" bw="6" op_0_bw="6">
<![CDATA[
._crit_edge644:0  %op2_V_read_assign_load = load i6* %op2_V_read_assign

]]></node>
<StgValue><ssdm name="op2_V_read_assign_load"/></StgValue>
</operation>

<operation id="272" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="334" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge644:1  %index_V = add i6 %op2_V_read_assign_load, 1

]]></node>
<StgValue><ssdm name="index_V"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="273" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="335" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge644:2  store i6 %index_V, i6* %op2_V_read_assign

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="274" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="336" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge644:3  br label %._crit_edge.backedge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="275" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="338" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.backedge:0  br label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
