/****************************************************************************************************
 *                          ! THIS FILE WAS AUTO-GENERATED BY TMRG TOOL !                           *
 *                                   ! DO NOT EDIT IT MANUALLY !                                    *
 *                                                                                                  *
 * file    : ./output/buffer_tristate_elinkTMR.v                                                    *
 *                                                                                                  *
 * user    : lucas                                                                                  *
 * host    : DESKTOP-BFDSFP2                                                                        *
 * date    : 05/12/2022 13:28:02                                                                    *
 *                                                                                                  *
 * workdir : /mnt/c/Users/Lucas/Documents/GitHub/mopshub_triplicated/triplicated/mopshub_top_board_16/hdl *
 * cmd     : /mnt/c/Users/Lucas/Documents/GitHub/mopshub_triplicated/tmrg-master/bin/tmrg -vv -c    *
 *           tmrg.cfg                                                                               *
 * tmrg rev: b25f042058e4e97751df2a0933c24aeadd5a78a5                                               *
 *                                                                                                  *
 * src file: buffer_tristate_elink.v                                                                *
 *           Git SHA           : b25f042058e4e97751df2a0933c24aeadd5a78a5 (?? buffer_tristate_elink.v) *
 *           Modification time : 2022-12-04 11:43:11                                                *
 *           File Size         : 1020                                                               *
 *           MD5 hash          : a25521581aeb429cd71b95fdcfa97201                                   *
 *                                                                                                  *
 ****************************************************************************************************/

`resetall 
`timescale  1ns/10ps
module buffer_tristate_elinkTMR(
  input wire  clk ,
  input wire  rst ,
  input wire [9:0] data_tra_in0 ,
  input wire [9:0] data_tra_in1 ,
  input wire [9:0] data_tra_in2 ,
  input wire  buffer_en0 ,
  input wire  buffer_en1 ,
  input wire  buffer_en2 ,
  input wire [7:0] Kchar_comma ,
  output wire [9:0] data_tra_out 
);
reg  [9:0] data_tra_reg ;
initial
  data_tra_reg =  {2'b11,8'b10111100};

always @( * )
  begin
    if (!rst)
      data_tra_reg <= {2'b11,Kchar_comma};
    else
      begin
        if (buffer_en0)
          data_tra_reg <= data_tra_in0;
        else
          if (buffer_en1)
            data_tra_reg <= data_tra_in1;
          else
            if (buffer_en2)
              data_tra_reg <= data_tra_in2;
            else
              data_tra_reg <= data_tra_in0;
      end
  end
assign data_tra_out =  data_tra_reg;
endmodule

