Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Wed Mar 14 22:57:37 2018
| Host         : eews908b-006 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.736       -9.051                     73                40181        0.030        0.000                      0                40181        4.020        0.000                       0                 17173  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -0.736       -9.051                     73                40181        0.030        0.000                      0                40181        4.020        0.000                       0                 17173  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           73  Failing Endpoints,  Worst Slack       -0.736ns,  Total Violation       -9.051ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.736ns  (required time - arrival time)
  Source:                 design_1_i/svm_classifier_0/inst/ch_sums_3_0_V_loc_channel_U/mOutPtr_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/svm_classifier_0/inst/svm_classifier_AXILiteS_s_axi_U/int_out_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.435ns  (logic 4.363ns (41.813%)  route 6.072ns (58.187%))
  Logic Levels:           13  (CARRY4=6 LUT2=1 LUT3=3 LUT4=2 SRL16E=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 12.718 - 10.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17174, routed)       1.733     3.027    design_1_i/svm_classifier_0/inst/ch_sums_3_0_V_loc_channel_U/ap_clk
    SLICE_X64Y48         FDSE                                         r  design_1_i/svm_classifier_0/inst/ch_sums_3_0_V_loc_channel_U/mOutPtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDSE (Prop_fdse_C_Q)         0.456     3.483 r  design_1_i/svm_classifier_0/inst/ch_sums_3_0_V_loc_channel_U/mOutPtr_reg[0]/Q
                         net (fo=5, routed)           0.610     4.093    design_1_i/svm_classifier_0/inst/ch_sums_3_0_V_loc_channel_U/U_FIFO_svm_classifier_ch_sums_3_0_V_loc_channel_ram/mOutPtr[0]
    SLICE_X64Y47         LUT2 (Prop_lut2_I0_O)        0.124     4.217 r  design_1_i/svm_classifier_0/inst/ch_sums_3_0_V_loc_channel_U/U_FIFO_svm_classifier_ch_sums_3_0_V_loc_channel_ram/SRL_SIG_reg[2][0]_srl3_i_2__5/O
                         net (fo=19, routed)          1.335     5.552    design_1_i/svm_classifier_0/inst/ch_sums_3_0_V_loc_channel_U/U_FIFO_svm_classifier_ch_sums_3_0_V_loc_channel_ram/internal_full_n_reg[0]
    SLICE_X66Y54         SRL16E (Prop_srl16e_A0_Q)    0.124     5.676 r  design_1_i/svm_classifier_0/inst/ch_sums_3_0_V_loc_channel_U/U_FIFO_svm_classifier_ch_sums_3_0_V_loc_channel_ram/SRL_SIG_reg[2][2]_srl3/Q
                         net (fo=2, routed)           0.714     6.390    design_1_i/svm_classifier_0/inst/ch_sums_3_0_V_loc_channel_U/U_FIFO_svm_classifier_ch_sums_3_0_V_loc_channel_ram/ch_sums_3_0_V_loc_channel_dout[2]
    SLICE_X63Y53         LUT3 (Prop_lut3_I0_O)        0.153     6.543 r  design_1_i/svm_classifier_0/inst/ch_sums_3_0_V_loc_channel_U/U_FIFO_svm_classifier_ch_sums_3_0_V_loc_channel_ram/p_Val2_80_8_fu_132_p2__52_carry_i_1/O
                         net (fo=2, routed)           0.690     7.233    design_1_i/svm_classifier_0/inst/ch_sums_3_0_V_loc_channel_U/U_FIFO_svm_classifier_ch_sums_3_0_V_loc_channel_ram/int_out_r_reg[0][1]
    SLICE_X63Y53         LUT4 (Prop_lut4_I3_O)        0.327     7.560 r  design_1_i/svm_classifier_0/inst/ch_sums_3_0_V_loc_channel_U/U_FIFO_svm_classifier_ch_sums_3_0_V_loc_channel_ram/p_Val2_80_8_fu_132_p2__52_carry_i_4/O
                         net (fo=1, routed)           0.000     7.560    design_1_i/svm_classifier_0/inst/svm_classifier_Block_preheader_0_proc1_U0/ch_sums_3_0_V_reg_7806_reg[3][3]
    SLICE_X63Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.961 r  design_1_i/svm_classifier_0/inst/svm_classifier_Block_preheader_0_proc1_U0/p_Val2_80_8_fu_132_p2__52_carry/CO[3]
                         net (fo=1, routed)           0.000     7.961    design_1_i/svm_classifier_0/inst/svm_classifier_Block_preheader_0_proc1_U0/p_Val2_80_8_fu_132_p2__52_carry_n_2
    SLICE_X63Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.075 r  design_1_i/svm_classifier_0/inst/svm_classifier_Block_preheader_0_proc1_U0/p_Val2_80_8_fu_132_p2__52_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.075    design_1_i/svm_classifier_0/inst/svm_classifier_Block_preheader_0_proc1_U0/p_Val2_80_8_fu_132_p2__52_carry__0_n_2
    SLICE_X63Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.388 r  design_1_i/svm_classifier_0/inst/svm_classifier_Block_preheader_0_proc1_U0/p_Val2_80_8_fu_132_p2__52_carry__1/O[3]
                         net (fo=2, routed)           0.642     9.030    design_1_i/svm_classifier_0/inst/svm_classifier_Block_preheader_0_proc1_U0/p_Val2_80_8_fu_132_p2__52_carry__1_n_6
    SLICE_X61Y54         LUT3 (Prop_lut3_I0_O)        0.331     9.361 r  design_1_i/svm_classifier_0/inst/svm_classifier_Block_preheader_0_proc1_U0/p_Val2_80_8_fu_132_p2__104_carry__2_i_4/O
                         net (fo=2, routed)           0.594     9.955    design_1_i/svm_classifier_0/inst/svm_classifier_Block_preheader_0_proc1_U0/p_Val2_80_8_fu_132_p2__104_carry__2_i_4_n_2
    SLICE_X61Y55         LUT4 (Prop_lut4_I3_O)        0.332    10.287 r  design_1_i/svm_classifier_0/inst/svm_classifier_Block_preheader_0_proc1_U0/p_Val2_80_8_fu_132_p2__104_carry__2_i_8/O
                         net (fo=1, routed)           0.000    10.287    design_1_i/svm_classifier_0/inst/svm_classifier_Block_preheader_0_proc1_U0/p_Val2_80_8_fu_132_p2__104_carry__2_i_8_n_2
    SLICE_X61Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.819 r  design_1_i/svm_classifier_0/inst/svm_classifier_Block_preheader_0_proc1_U0/p_Val2_80_8_fu_132_p2__104_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.819    design_1_i/svm_classifier_0/inst/svm_classifier_Block_preheader_0_proc1_U0/p_Val2_80_8_fu_132_p2__104_carry__2_n_2
    SLICE_X61Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.153 r  design_1_i/svm_classifier_0/inst/svm_classifier_Block_preheader_0_proc1_U0/p_Val2_80_8_fu_132_p2__104_carry__3/O[1]
                         net (fo=1, routed)           0.605    11.759    design_1_i/svm_classifier_0/inst/svm_classifier_Block_preheader_0_proc1_U0/tmp_15_fu_138_p1[17]
    SLICE_X60Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.704    12.463 f  design_1_i/svm_classifier_0/inst/svm_classifier_Block_preheader_0_proc1_U0/r_V_fu_142_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.881    13.344    design_1_i/svm_classifier_0/inst/svm_classifier_Block_preheader_0_proc1_U0/r_V_fu_142_p2_carry__2_n_2
    SLICE_X61Y57         LUT3 (Prop_lut3_I0_O)        0.118    13.462 r  design_1_i/svm_classifier_0/inst/svm_classifier_Block_preheader_0_proc1_U0/int_out_r[0]_i_1/O
                         net (fo=1, routed)           0.000    13.462    design_1_i/svm_classifier_0/inst/svm_classifier_AXILiteS_s_axi_U/ap_CS_fsm_reg[1]
    SLICE_X61Y57         FDRE                                         r  design_1_i/svm_classifier_0/inst/svm_classifier_AXILiteS_s_axi_U/int_out_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17174, routed)       1.539    12.718    design_1_i/svm_classifier_0/inst/svm_classifier_AXILiteS_s_axi_U/ap_clk
    SLICE_X61Y57         FDRE                                         r  design_1_i/svm_classifier_0/inst/svm_classifier_AXILiteS_s_axi_U/int_out_r_reg[0]/C
                         clock pessimism              0.115    12.833    
                         clock uncertainty           -0.154    12.679    
    SLICE_X61Y57         FDRE (Setup_fdre_C_D)        0.047    12.726    design_1_i/svm_classifier_0/inst/svm_classifier_AXILiteS_s_axi_U/int_out_r_reg[0]
  -------------------------------------------------------------------
                         required time                         12.726    
                         arrival time                         -13.462    
  -------------------------------------------------------------------
                         slack                                 -0.736    

Slack (VIOLATED) :        -0.603ns  (required time - arrival time)
  Source:                 design_1_i/svm_classifier_1/inst/ch_sums_5_0_V_loc_channel_U/mOutPtr_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/svm_classifier_1/inst/svm_classifier_AXILiteS_s_axi_U/int_out_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.458ns  (logic 4.475ns (42.791%)  route 5.983ns (57.209%))
  Logic Levels:           12  (CARRY4=4 LUT1=1 LUT2=1 LUT3=3 LUT4=2 SRL16E=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.947ns = ( 12.947 - 10.000 ) 
    Source Clock Delay      (SCD):    3.264ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17174, routed)       1.970     3.264    design_1_i/svm_classifier_1/inst/ch_sums_5_0_V_loc_channel_U/ap_clk
    SLICE_X103Y115       FDSE                                         r  design_1_i/svm_classifier_1/inst/ch_sums_5_0_V_loc_channel_U/mOutPtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y115       FDSE (Prop_fdse_C_Q)         0.456     3.720 r  design_1_i/svm_classifier_1/inst/ch_sums_5_0_V_loc_channel_U/mOutPtr_reg[0]/Q
                         net (fo=5, routed)           0.614     4.334    design_1_i/svm_classifier_1/inst/ch_sums_5_0_V_loc_channel_U/U_FIFO_svm_classifier_ch_sums_5_0_V_loc_channel_ram/mOutPtr[0]
    SLICE_X103Y116       LUT2 (Prop_lut2_I0_O)        0.124     4.458 r  design_1_i/svm_classifier_1/inst/ch_sums_5_0_V_loc_channel_U/U_FIFO_svm_classifier_ch_sums_5_0_V_loc_channel_ram/SRL_SIG_reg[2][0]_srl3_i_2__7/O
                         net (fo=19, routed)          1.134     5.592    design_1_i/svm_classifier_1/inst/ch_sums_5_0_V_loc_channel_U/U_FIFO_svm_classifier_ch_sums_5_0_V_loc_channel_ram/internal_full_n_reg[0]
    SLICE_X100Y116       SRL16E (Prop_srl16e_A0_Q)    0.157     5.749 r  design_1_i/svm_classifier_1/inst/ch_sums_5_0_V_loc_channel_U/U_FIFO_svm_classifier_ch_sums_5_0_V_loc_channel_ram/SRL_SIG_reg[2][8]_srl3/Q
                         net (fo=2, routed)           0.802     6.551    design_1_i/svm_classifier_1/inst/ch_sums_3_0_V_loc_channel_U/U_FIFO_svm_classifier_ch_sums_3_0_V_loc_channel_ram/ch_sums_5_0_V_reg_7818_reg[16][7]
    SLICE_X101Y117       LUT3 (Prop_lut3_I1_O)        0.383     6.934 r  design_1_i/svm_classifier_1/inst/ch_sums_3_0_V_loc_channel_U/U_FIFO_svm_classifier_ch_sums_3_0_V_loc_channel_ram/p_Val2_80_8_fu_132_p2__52_carry__1_i_3/O
                         net (fo=2, routed)           0.668     7.602    design_1_i/svm_classifier_1/inst/ch_sums_3_0_V_loc_channel_U/U_FIFO_svm_classifier_ch_sums_3_0_V_loc_channel_ram/int_out_r_reg[0]_3[1]
    SLICE_X101Y117       LUT4 (Prop_lut4_I3_O)        0.326     7.928 r  design_1_i/svm_classifier_1/inst/ch_sums_3_0_V_loc_channel_U/U_FIFO_svm_classifier_ch_sums_3_0_V_loc_channel_ram/p_Val2_80_8_fu_132_p2__52_carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.928    design_1_i/svm_classifier_1/inst/svm_classifier_Block_preheader_0_proc1_U0/ch_sums_3_0_V_reg_7806_reg[11][1]
    SLICE_X101Y117       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.478 r  design_1_i/svm_classifier_1/inst/svm_classifier_Block_preheader_0_proc1_U0/p_Val2_80_8_fu_132_p2__52_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.478    design_1_i/svm_classifier_1/inst/svm_classifier_Block_preheader_0_proc1_U0/p_Val2_80_8_fu_132_p2__52_carry__1_n_2
    SLICE_X101Y118       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.701 r  design_1_i/svm_classifier_1/inst/svm_classifier_Block_preheader_0_proc1_U0/p_Val2_80_8_fu_132_p2__52_carry__2/O[0]
                         net (fo=2, routed)           0.957     9.657    design_1_i/svm_classifier_1/inst/svm_classifier_Block_preheader_0_proc1_U0/p_Val2_80_8_fu_132_p2__52_carry__2_n_9
    SLICE_X96Y120        LUT3 (Prop_lut3_I0_O)        0.321     9.978 r  design_1_i/svm_classifier_1/inst/svm_classifier_Block_preheader_0_proc1_U0/p_Val2_80_8_fu_132_p2__104_carry__2_i_3/O
                         net (fo=2, routed)           0.490    10.468    design_1_i/svm_classifier_1/inst/svm_classifier_Block_preheader_0_proc1_U0/p_Val2_80_8_fu_132_p2__104_carry__2_i_3_n_2
    SLICE_X96Y120        LUT4 (Prop_lut4_I3_O)        0.328    10.796 r  design_1_i/svm_classifier_1/inst/svm_classifier_Block_preheader_0_proc1_U0/p_Val2_80_8_fu_132_p2__104_carry__2_i_7/O
                         net (fo=1, routed)           0.000    10.796    design_1_i/svm_classifier_1/inst/svm_classifier_Block_preheader_0_proc1_U0/p_Val2_80_8_fu_132_p2__104_carry__2_i_7_n_2
    SLICE_X96Y120        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.439 f  design_1_i/svm_classifier_1/inst/svm_classifier_Block_preheader_0_proc1_U0/p_Val2_80_8_fu_132_p2__104_carry__2/O[3]
                         net (fo=2, routed)           0.447    11.886    design_1_i/svm_classifier_1/inst/svm_classifier_Block_preheader_0_proc1_U0/tmp_15_fu_138_p1[15]
    SLICE_X98Y121        LUT1 (Prop_lut1_I0_O)        0.307    12.193 r  design_1_i/svm_classifier_1/inst/svm_classifier_Block_preheader_0_proc1_U0/r_V_fu_142_p2_carry__2_i_3/O
                         net (fo=1, routed)           0.000    12.193    design_1_i/svm_classifier_1/inst/svm_classifier_Block_preheader_0_proc1_U0/r_V_fu_142_p2_carry__2_i_3_n_2
    SLICE_X98Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.726 f  design_1_i/svm_classifier_1/inst/svm_classifier_Block_preheader_0_proc1_U0/r_V_fu_142_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.872    13.598    design_1_i/svm_classifier_1/inst/svm_classifier_Block_preheader_0_proc1_U0/r_V_fu_142_p2_carry__2_n_2
    SLICE_X98Y122        LUT3 (Prop_lut3_I0_O)        0.124    13.722 r  design_1_i/svm_classifier_1/inst/svm_classifier_Block_preheader_0_proc1_U0/int_out_r[0]_i_1/O
                         net (fo=1, routed)           0.000    13.722    design_1_i/svm_classifier_1/inst/svm_classifier_AXILiteS_s_axi_U/ap_CS_fsm_reg[1]
    SLICE_X98Y122        FDRE                                         r  design_1_i/svm_classifier_1/inst/svm_classifier_AXILiteS_s_axi_U/int_out_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17174, routed)       1.768    12.947    design_1_i/svm_classifier_1/inst/svm_classifier_AXILiteS_s_axi_U/ap_clk
    SLICE_X98Y122        FDRE                                         r  design_1_i/svm_classifier_1/inst/svm_classifier_AXILiteS_s_axi_U/int_out_r_reg[0]/C
                         clock pessimism              0.247    13.194    
                         clock uncertainty           -0.154    13.040    
    SLICE_X98Y122        FDRE (Setup_fdre_C_D)        0.079    13.119    design_1_i/svm_classifier_1/inst/svm_classifier_AXILiteS_s_axi_U/int_out_r_reg[0]
  -------------------------------------------------------------------
                         required time                         13.119    
                         arrival time                         -13.722    
  -------------------------------------------------------------------
                         slack                                 -0.603    

Slack (VIOLATED) :        -0.379ns  (required time - arrival time)
  Source:                 design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/svm_classifier_mul_mul_13s_15s_26_1_U79/svm_classifier_mul_mul_13s_15s_26_1_DSP48_1_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_40_reg_7608_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.069ns  (logic 4.082ns (40.540%)  route 5.987ns (59.460%))
  Logic Levels:           12  (CARRY4=6 LUT3=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.184ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17174, routed)       1.890     3.184    design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/svm_classifier_mul_mul_13s_15s_26_1_U79/svm_classifier_mul_mul_13s_15s_26_1_DSP48_1_U/ap_clk
    DSP48_X3Y18          DSP48E1                                      r  design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/svm_classifier_mul_mul_13s_15s_26_1_U79/svm_classifier_mul_mul_13s_15s_26_1_DSP48_1_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y18          DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      0.434     3.618 r  design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/svm_classifier_mul_mul_13s_15s_26_1_U79/svm_classifier_mul_mul_13s_15s_26_1_DSP48_1_U/p/P[11]
                         net (fo=2, routed)           1.934     5.552    design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_17_reg_6898[0]
    SLICE_X47Y46         LUT3 (Prop_lut3_I2_O)        0.118     5.670 r  design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_40_reg_7608[11]_i_61/O
                         net (fo=2, routed)           0.469     6.139    design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_40_reg_7608[11]_i_61_n_2
    SLICE_X47Y46         LUT4 (Prop_lut4_I3_O)        0.326     6.465 r  design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_40_reg_7608[11]_i_64/O
                         net (fo=1, routed)           0.000     6.465    design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_40_reg_7608[11]_i_64_n_2
    SLICE_X47Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.045 r  design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_40_reg_7608_reg[11]_i_51/O[2]
                         net (fo=2, routed)           0.953     7.998    design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_40_reg_7608_reg[11]_i_51_n_7
    SLICE_X50Y45         LUT3 (Prop_lut3_I1_O)        0.331     8.329 r  design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_40_reg_7608[7]_i_24/O
                         net (fo=2, routed)           0.708     9.037    design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_40_reg_7608[7]_i_24_n_2
    SLICE_X50Y45         LUT4 (Prop_lut4_I3_O)        0.331     9.368 r  design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_40_reg_7608[7]_i_27/O
                         net (fo=1, routed)           0.000     9.368    design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_40_reg_7608[7]_i_27_n_2
    SLICE_X50Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.744 r  design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_40_reg_7608_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     9.744    design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_40_reg_7608_reg[7]_i_14_n_2
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.067 r  design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_40_reg_7608_reg[11]_i_14/O[1]
                         net (fo=3, routed)           0.882    10.948    design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/svm_classifier_mul_mul_13s_15s_26_1_U70/svm_classifier_mul_mul_13s_15s_26_1_DSP48_1_U/tmp_42_reg_6958_reg[6][0]
    SLICE_X62Y44         LUT3 (Prop_lut3_I1_O)        0.306    11.254 r  design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/svm_classifier_mul_mul_13s_15s_26_1_U70/svm_classifier_mul_mul_13s_15s_26_1_DSP48_1_U/p_Val2_40_reg_7608[7]_i_10/O
                         net (fo=2, routed)           0.560    11.814    design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/svm_classifier_mul_mul_13s_15s_26_1_U70/svm_classifier_mul_mul_13s_15s_26_1_DSP48_1_U/p_Val2_40_reg_7608_reg[7]
    SLICE_X63Y43         LUT5 (Prop_lut5_I3_O)        0.124    11.938 r  design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/svm_classifier_mul_mul_13s_15s_26_1_U70/svm_classifier_mul_mul_13s_15s_26_1_DSP48_1_U/p_Val2_40_reg_7608[7]_i_2/O
                         net (fo=2, routed)           0.481    12.420    design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/svm_classifier_mul_mul_13s_15s_26_1_U70_n_17
    SLICE_X63Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.805 r  design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_40_reg_7608_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.805    design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_40_reg_7608_reg[7]_i_1_n_2
    SLICE_X63Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.919 r  design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_40_reg_7608_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.919    design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_40_reg_7608_reg[11]_i_1_n_2
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.253 r  design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_40_reg_7608_reg[14]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.253    design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_40_fu_4230_p2[13]
    SLICE_X63Y47         FDRE                                         r  design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_40_reg_7608_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17174, routed)       1.557    12.736    design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/ap_clk
    SLICE_X63Y47         FDRE                                         r  design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_40_reg_7608_reg[13]/C
                         clock pessimism              0.230    12.966    
                         clock uncertainty           -0.154    12.812    
    SLICE_X63Y47         FDRE (Setup_fdre_C_D)        0.062    12.874    design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_40_reg_7608_reg[13]
  -------------------------------------------------------------------
                         required time                         12.874    
                         arrival time                         -13.253    
  -------------------------------------------------------------------
                         slack                                 -0.379    

Slack (VIOLATED) :        -0.317ns  (required time - arrival time)
  Source:                 design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/svm_classifier_mul_mul_13s_15s_26_1_U101/svm_classifier_mul_mul_13s_15s_26_1_DSP48_1_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_6955_2_reg_7618_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.900ns  (logic 4.368ns (44.123%)  route 5.532ns (55.877%))
  Logic Levels:           12  (CARRY4=5 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 12.652 - 10.000 ) 
    Source Clock Delay      (SCD):    3.140ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17174, routed)       1.846     3.140    design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/svm_classifier_mul_mul_13s_15s_26_1_U101/svm_classifier_mul_mul_13s_15s_26_1_DSP48_1_U/ap_clk
    DSP48_X0Y16          DSP48E1                                      r  design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/svm_classifier_mul_mul_13s_15s_26_1_U101/svm_classifier_mul_mul_13s_15s_26_1_DSP48_1_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      0.434     3.574 r  design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/svm_classifier_mul_mul_13s_15s_26_1_U101/svm_classifier_mul_mul_13s_15s_26_1_DSP48_1_U/p/P[11]
                         net (fo=2, routed)           1.137     4.710    design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_61_2_reg_7048[0]
    SLICE_X15Y46         LUT3 (Prop_lut3_I0_O)        0.150     4.860 r  design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_6955_2_reg_7618[11]_i_61/O
                         net (fo=2, routed)           0.666     5.526    design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_6955_2_reg_7618[11]_i_61_n_2
    SLICE_X15Y46         LUT4 (Prop_lut4_I3_O)        0.326     5.852 r  design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_6955_2_reg_7618[11]_i_64/O
                         net (fo=1, routed)           0.000     5.852    design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_6955_2_reg_7618[11]_i_64_n_2
    SLICE_X15Y46         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.492 r  design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_6955_2_reg_7618_reg[11]_i_51/O[3]
                         net (fo=2, routed)           1.579     8.071    design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_6955_2_reg_7618_reg[11]_i_51_n_6
    SLICE_X34Y59         LUT3 (Prop_lut3_I2_O)        0.332     8.403 r  design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_6955_2_reg_7618[11]_i_37/O
                         net (fo=2, routed)           0.607     9.009    design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_6955_2_reg_7618[11]_i_37_n_2
    SLICE_X34Y60         LUT4 (Prop_lut4_I3_O)        0.355     9.364 r  design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_6955_2_reg_7618[11]_i_41/O
                         net (fo=1, routed)           0.000     9.364    design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_6955_2_reg_7618[11]_i_41_n_2
    SLICE_X34Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.877 r  design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_6955_2_reg_7618_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     9.877    design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_6955_2_reg_7618_reg[11]_i_14_n_2
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.096 r  design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_6955_2_reg_7618_reg[14]_i_10/O[0]
                         net (fo=2, routed)           0.568    10.664    design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/svm_classifier_mul_mul_13s_15s_26_1_U114/svm_classifier_mul_mul_13s_15s_26_1_DSP48_1_U/tmp_85_reg_7118_reg[10][0]
    SLICE_X33Y59         LUT3 (Prop_lut3_I1_O)        0.295    10.959 r  design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/svm_classifier_mul_mul_13s_15s_26_1_U114/svm_classifier_mul_mul_13s_15s_26_1_DSP48_1_U/p_Val2_6955_2_reg_7618[11]_i_15/O
                         net (fo=2, routed)           0.520    11.479    design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/svm_classifier_mul_mul_13s_15s_26_1_U114/svm_classifier_mul_mul_13s_15s_26_1_DSP48_1_U/p_Val2_6955_2_reg_7618_reg[11]_1
    SLICE_X33Y64         LUT5 (Prop_lut5_I4_O)        0.124    11.603 r  design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/svm_classifier_mul_mul_13s_15s_26_1_U114/svm_classifier_mul_mul_13s_15s_26_1_DSP48_1_U/p_Val2_6955_2_reg_7618[11]_i_4/O
                         net (fo=2, routed)           0.456    12.059    design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/svm_classifier_mul_mul_13s_15s_26_1_U114_n_19
    SLICE_X34Y65         LUT6 (Prop_lut6_I0_O)        0.124    12.183 r  design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_6955_2_reg_7618[11]_i_8/O
                         net (fo=1, routed)           0.000    12.183    design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_6955_2_reg_7618[11]_i_8_n_2
    SLICE_X34Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.716 r  design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_6955_2_reg_7618_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.716    design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_6955_2_reg_7618_reg[11]_i_1_n_2
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.039 r  design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_6955_2_reg_7618_reg[14]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.039    design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_6955_2_fu_4378_p2[13]
    SLICE_X34Y66         FDRE                                         r  design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_6955_2_reg_7618_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17174, routed)       1.473    12.652    design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/ap_clk
    SLICE_X34Y66         FDRE                                         r  design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_6955_2_reg_7618_reg[13]/C
                         clock pessimism              0.115    12.767    
                         clock uncertainty           -0.154    12.613    
    SLICE_X34Y66         FDRE (Setup_fdre_C_D)        0.109    12.722    design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_6955_2_reg_7618_reg[13]
  -------------------------------------------------------------------
                         required time                         12.722    
                         arrival time                         -13.039    
  -------------------------------------------------------------------
                         slack                                 -0.317    

Slack (VIOLATED) :        -0.312ns  (required time - arrival time)
  Source:                 design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/svm_classifier_mul_mul_13s_15s_26_1_U111/svm_classifier_mul_mul_13s_15s_26_1_DSP48_1_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_6955_5_reg_7633_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.076ns  (logic 4.371ns (43.379%)  route 5.705ns (56.621%))
  Logic Levels:           12  (CARRY4=5 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.889ns = ( 12.889 - 10.000 ) 
    Source Clock Delay      (SCD):    3.227ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17174, routed)       1.933     3.227    design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/svm_classifier_mul_mul_13s_15s_26_1_U111/svm_classifier_mul_mul_13s_15s_26_1_DSP48_1_U/ap_clk
    DSP48_X2Y56          DSP48E1                                      r  design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/svm_classifier_mul_mul_13s_15s_26_1_U111/svm_classifier_mul_mul_13s_15s_26_1_DSP48_1_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y56          DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      0.434     3.661 r  design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/svm_classifier_mul_mul_13s_15s_26_1_U111/svm_classifier_mul_mul_13s_15s_26_1_DSP48_1_U/p/P[11]
                         net (fo=2, routed)           1.709     5.370    design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_47_5_reg_7333[0]
    SLICE_X64Y142        LUT3 (Prop_lut3_I0_O)        0.150     5.520 r  design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_6955_5_reg_7633[11]_i_54/O
                         net (fo=2, routed)           0.448     5.967    design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_6955_5_reg_7633[11]_i_54_n_2
    SLICE_X64Y142        LUT4 (Prop_lut4_I3_O)        0.326     6.293 r  design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_6955_5_reg_7633[11]_i_57/O
                         net (fo=1, routed)           0.000     6.293    design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_6955_5_reg_7633[11]_i_57_n_2
    SLICE_X64Y142        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.933 r  design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_6955_5_reg_7633_reg[11]_i_50/O[3]
                         net (fo=2, routed)           1.201     8.135    design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_6955_5_reg_7633_reg[11]_i_50_n_6
    SLICE_X67Y130        LUT3 (Prop_lut3_I1_O)        0.331     8.466 r  design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_6955_5_reg_7633[11]_i_37/O
                         net (fo=2, routed)           0.645     9.111    design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_6955_5_reg_7633[11]_i_37_n_2
    SLICE_X67Y131        LUT4 (Prop_lut4_I3_O)        0.332     9.443 r  design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_6955_5_reg_7633[11]_i_41/O
                         net (fo=1, routed)           0.000     9.443    design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_6955_5_reg_7633[11]_i_41_n_2
    SLICE_X67Y131        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.975 r  design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_6955_5_reg_7633_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     9.975    design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_6955_5_reg_7633_reg[11]_i_14_n_2
    SLICE_X67Y132        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.198 r  design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_6955_5_reg_7633_reg[14]_i_10/O[0]
                         net (fo=2, routed)           0.626    10.824    design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/svm_classifier_mul_mul_13s_15s_26_1_U134/svm_classifier_mul_mul_13s_15s_26_1_DSP48_1_U/tmp_150_reg_7358_reg[10][0]
    SLICE_X60Y137        LUT3 (Prop_lut3_I1_O)        0.299    11.123 r  design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/svm_classifier_mul_mul_13s_15s_26_1_U134/svm_classifier_mul_mul_13s_15s_26_1_DSP48_1_U/p_Val2_6955_5_reg_7633[11]_i_15/O
                         net (fo=2, routed)           0.502    11.626    design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/svm_classifier_mul_mul_13s_15s_26_1_U134/svm_classifier_mul_mul_13s_15s_26_1_DSP48_1_U/p_Val2_6955_5_reg_7633_reg[11]_1
    SLICE_X60Y137        LUT5 (Prop_lut5_I4_O)        0.124    11.750 r  design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/svm_classifier_mul_mul_13s_15s_26_1_U134/svm_classifier_mul_mul_13s_15s_26_1_DSP48_1_U/p_Val2_6955_5_reg_7633[11]_i_4/O
                         net (fo=2, routed)           0.573    12.323    design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/svm_classifier_mul_mul_13s_15s_26_1_U134_n_19
    SLICE_X62Y136        LUT6 (Prop_lut6_I0_O)        0.124    12.447 r  design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_6955_5_reg_7633[11]_i_8/O
                         net (fo=1, routed)           0.000    12.447    design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_6955_5_reg_7633[11]_i_8_n_2
    SLICE_X62Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.980 r  design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_6955_5_reg_7633_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.980    design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_6955_5_reg_7633_reg[11]_i_1_n_2
    SLICE_X62Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.303 r  design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_6955_5_reg_7633_reg[14]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.303    design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_6955_5_fu_4600_p2[13]
    SLICE_X62Y137        FDRE                                         r  design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_6955_5_reg_7633_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17174, routed)       1.710    12.889    design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/ap_clk
    SLICE_X62Y137        FDRE                                         r  design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_6955_5_reg_7633_reg[13]/C
                         clock pessimism              0.147    13.036    
                         clock uncertainty           -0.154    12.882    
    SLICE_X62Y137        FDRE (Setup_fdre_C_D)        0.109    12.991    design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_6955_5_reg_7633_reg[13]
  -------------------------------------------------------------------
                         required time                         12.991    
                         arrival time                         -13.303    
  -------------------------------------------------------------------
                         slack                                 -0.312    

Slack (VIOLATED) :        -0.284ns  (required time - arrival time)
  Source:                 design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/svm_classifier_mul_mul_13s_15s_26_1_U79/svm_classifier_mul_mul_13s_15s_26_1_DSP48_1_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_40_reg_7608_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.974ns  (logic 3.987ns (39.973%)  route 5.987ns (60.027%))
  Logic Levels:           12  (CARRY4=6 LUT3=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.184ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17174, routed)       1.890     3.184    design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/svm_classifier_mul_mul_13s_15s_26_1_U79/svm_classifier_mul_mul_13s_15s_26_1_DSP48_1_U/ap_clk
    DSP48_X3Y18          DSP48E1                                      r  design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/svm_classifier_mul_mul_13s_15s_26_1_U79/svm_classifier_mul_mul_13s_15s_26_1_DSP48_1_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y18          DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      0.434     3.618 r  design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/svm_classifier_mul_mul_13s_15s_26_1_U79/svm_classifier_mul_mul_13s_15s_26_1_DSP48_1_U/p/P[11]
                         net (fo=2, routed)           1.934     5.552    design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_17_reg_6898[0]
    SLICE_X47Y46         LUT3 (Prop_lut3_I2_O)        0.118     5.670 r  design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_40_reg_7608[11]_i_61/O
                         net (fo=2, routed)           0.469     6.139    design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_40_reg_7608[11]_i_61_n_2
    SLICE_X47Y46         LUT4 (Prop_lut4_I3_O)        0.326     6.465 r  design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_40_reg_7608[11]_i_64/O
                         net (fo=1, routed)           0.000     6.465    design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_40_reg_7608[11]_i_64_n_2
    SLICE_X47Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.045 r  design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_40_reg_7608_reg[11]_i_51/O[2]
                         net (fo=2, routed)           0.953     7.998    design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_40_reg_7608_reg[11]_i_51_n_7
    SLICE_X50Y45         LUT3 (Prop_lut3_I1_O)        0.331     8.329 r  design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_40_reg_7608[7]_i_24/O
                         net (fo=2, routed)           0.708     9.037    design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_40_reg_7608[7]_i_24_n_2
    SLICE_X50Y45         LUT4 (Prop_lut4_I3_O)        0.331     9.368 r  design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_40_reg_7608[7]_i_27/O
                         net (fo=1, routed)           0.000     9.368    design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_40_reg_7608[7]_i_27_n_2
    SLICE_X50Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.744 r  design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_40_reg_7608_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     9.744    design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_40_reg_7608_reg[7]_i_14_n_2
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.067 r  design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_40_reg_7608_reg[11]_i_14/O[1]
                         net (fo=3, routed)           0.882    10.948    design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/svm_classifier_mul_mul_13s_15s_26_1_U70/svm_classifier_mul_mul_13s_15s_26_1_DSP48_1_U/tmp_42_reg_6958_reg[6][0]
    SLICE_X62Y44         LUT3 (Prop_lut3_I1_O)        0.306    11.254 r  design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/svm_classifier_mul_mul_13s_15s_26_1_U70/svm_classifier_mul_mul_13s_15s_26_1_DSP48_1_U/p_Val2_40_reg_7608[7]_i_10/O
                         net (fo=2, routed)           0.560    11.814    design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/svm_classifier_mul_mul_13s_15s_26_1_U70/svm_classifier_mul_mul_13s_15s_26_1_DSP48_1_U/p_Val2_40_reg_7608_reg[7]
    SLICE_X63Y43         LUT5 (Prop_lut5_I3_O)        0.124    11.938 r  design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/svm_classifier_mul_mul_13s_15s_26_1_U70/svm_classifier_mul_mul_13s_15s_26_1_DSP48_1_U/p_Val2_40_reg_7608[7]_i_2/O
                         net (fo=2, routed)           0.481    12.420    design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/svm_classifier_mul_mul_13s_15s_26_1_U70_n_17
    SLICE_X63Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.805 r  design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_40_reg_7608_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.805    design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_40_reg_7608_reg[7]_i_1_n_2
    SLICE_X63Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.919 r  design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_40_reg_7608_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.919    design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_40_reg_7608_reg[11]_i_1_n_2
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.158 r  design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_40_reg_7608_reg[14]_i_1/O[2]
                         net (fo=1, routed)           0.000    13.158    design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_40_fu_4230_p2[14]
    SLICE_X63Y47         FDRE                                         r  design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_40_reg_7608_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17174, routed)       1.557    12.736    design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/ap_clk
    SLICE_X63Y47         FDRE                                         r  design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_40_reg_7608_reg[14]/C
                         clock pessimism              0.230    12.966    
                         clock uncertainty           -0.154    12.812    
    SLICE_X63Y47         FDRE (Setup_fdre_C_D)        0.062    12.874    design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_40_reg_7608_reg[14]
  -------------------------------------------------------------------
                         required time                         12.874    
                         arrival time                         -13.158    
  -------------------------------------------------------------------
                         slack                                 -0.284    

Slack (VIOLATED) :        -0.268ns  (required time - arrival time)
  Source:                 design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/svm_classifier_mul_mul_13s_15s_26_1_U79/svm_classifier_mul_mul_13s_15s_26_1_DSP48_1_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_40_reg_7608_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.958ns  (logic 3.971ns (39.877%)  route 5.987ns (60.123%))
  Logic Levels:           12  (CARRY4=6 LUT3=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.184ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17174, routed)       1.890     3.184    design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/svm_classifier_mul_mul_13s_15s_26_1_U79/svm_classifier_mul_mul_13s_15s_26_1_DSP48_1_U/ap_clk
    DSP48_X3Y18          DSP48E1                                      r  design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/svm_classifier_mul_mul_13s_15s_26_1_U79/svm_classifier_mul_mul_13s_15s_26_1_DSP48_1_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y18          DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      0.434     3.618 r  design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/svm_classifier_mul_mul_13s_15s_26_1_U79/svm_classifier_mul_mul_13s_15s_26_1_DSP48_1_U/p/P[11]
                         net (fo=2, routed)           1.934     5.552    design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_17_reg_6898[0]
    SLICE_X47Y46         LUT3 (Prop_lut3_I2_O)        0.118     5.670 r  design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_40_reg_7608[11]_i_61/O
                         net (fo=2, routed)           0.469     6.139    design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_40_reg_7608[11]_i_61_n_2
    SLICE_X47Y46         LUT4 (Prop_lut4_I3_O)        0.326     6.465 r  design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_40_reg_7608[11]_i_64/O
                         net (fo=1, routed)           0.000     6.465    design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_40_reg_7608[11]_i_64_n_2
    SLICE_X47Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.045 r  design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_40_reg_7608_reg[11]_i_51/O[2]
                         net (fo=2, routed)           0.953     7.998    design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_40_reg_7608_reg[11]_i_51_n_7
    SLICE_X50Y45         LUT3 (Prop_lut3_I1_O)        0.331     8.329 r  design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_40_reg_7608[7]_i_24/O
                         net (fo=2, routed)           0.708     9.037    design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_40_reg_7608[7]_i_24_n_2
    SLICE_X50Y45         LUT4 (Prop_lut4_I3_O)        0.331     9.368 r  design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_40_reg_7608[7]_i_27/O
                         net (fo=1, routed)           0.000     9.368    design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_40_reg_7608[7]_i_27_n_2
    SLICE_X50Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.744 r  design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_40_reg_7608_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     9.744    design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_40_reg_7608_reg[7]_i_14_n_2
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.067 r  design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_40_reg_7608_reg[11]_i_14/O[1]
                         net (fo=3, routed)           0.882    10.948    design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/svm_classifier_mul_mul_13s_15s_26_1_U70/svm_classifier_mul_mul_13s_15s_26_1_DSP48_1_U/tmp_42_reg_6958_reg[6][0]
    SLICE_X62Y44         LUT3 (Prop_lut3_I1_O)        0.306    11.254 r  design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/svm_classifier_mul_mul_13s_15s_26_1_U70/svm_classifier_mul_mul_13s_15s_26_1_DSP48_1_U/p_Val2_40_reg_7608[7]_i_10/O
                         net (fo=2, routed)           0.560    11.814    design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/svm_classifier_mul_mul_13s_15s_26_1_U70/svm_classifier_mul_mul_13s_15s_26_1_DSP48_1_U/p_Val2_40_reg_7608_reg[7]
    SLICE_X63Y43         LUT5 (Prop_lut5_I3_O)        0.124    11.938 r  design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/svm_classifier_mul_mul_13s_15s_26_1_U70/svm_classifier_mul_mul_13s_15s_26_1_DSP48_1_U/p_Val2_40_reg_7608[7]_i_2/O
                         net (fo=2, routed)           0.481    12.420    design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/svm_classifier_mul_mul_13s_15s_26_1_U70_n_17
    SLICE_X63Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.805 r  design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_40_reg_7608_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.805    design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_40_reg_7608_reg[7]_i_1_n_2
    SLICE_X63Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.919 r  design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_40_reg_7608_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.919    design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_40_reg_7608_reg[11]_i_1_n_2
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.142 r  design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_40_reg_7608_reg[14]_i_1/O[0]
                         net (fo=1, routed)           0.000    13.142    design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_40_fu_4230_p2[12]
    SLICE_X63Y47         FDRE                                         r  design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_40_reg_7608_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17174, routed)       1.557    12.736    design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/ap_clk
    SLICE_X63Y47         FDRE                                         r  design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_40_reg_7608_reg[12]/C
                         clock pessimism              0.230    12.966    
                         clock uncertainty           -0.154    12.812    
    SLICE_X63Y47         FDRE (Setup_fdre_C_D)        0.062    12.874    design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_40_reg_7608_reg[12]
  -------------------------------------------------------------------
                         required time                         12.874    
                         arrival time                         -13.142    
  -------------------------------------------------------------------
                         slack                                 -0.268    

Slack (VIOLATED) :        -0.266ns  (required time - arrival time)
  Source:                 design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/svm_classifier_mul_mul_13s_15s_26_1_U79/svm_classifier_mul_mul_13s_15s_26_1_DSP48_1_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_40_reg_7608_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.955ns  (logic 3.968ns (39.859%)  route 5.987ns (60.141%))
  Logic Levels:           11  (CARRY4=5 LUT3=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.184ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17174, routed)       1.890     3.184    design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/svm_classifier_mul_mul_13s_15s_26_1_U79/svm_classifier_mul_mul_13s_15s_26_1_DSP48_1_U/ap_clk
    DSP48_X3Y18          DSP48E1                                      r  design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/svm_classifier_mul_mul_13s_15s_26_1_U79/svm_classifier_mul_mul_13s_15s_26_1_DSP48_1_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y18          DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      0.434     3.618 r  design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/svm_classifier_mul_mul_13s_15s_26_1_U79/svm_classifier_mul_mul_13s_15s_26_1_DSP48_1_U/p/P[11]
                         net (fo=2, routed)           1.934     5.552    design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_17_reg_6898[0]
    SLICE_X47Y46         LUT3 (Prop_lut3_I2_O)        0.118     5.670 r  design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_40_reg_7608[11]_i_61/O
                         net (fo=2, routed)           0.469     6.139    design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_40_reg_7608[11]_i_61_n_2
    SLICE_X47Y46         LUT4 (Prop_lut4_I3_O)        0.326     6.465 r  design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_40_reg_7608[11]_i_64/O
                         net (fo=1, routed)           0.000     6.465    design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_40_reg_7608[11]_i_64_n_2
    SLICE_X47Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.045 r  design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_40_reg_7608_reg[11]_i_51/O[2]
                         net (fo=2, routed)           0.953     7.998    design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_40_reg_7608_reg[11]_i_51_n_7
    SLICE_X50Y45         LUT3 (Prop_lut3_I1_O)        0.331     8.329 r  design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_40_reg_7608[7]_i_24/O
                         net (fo=2, routed)           0.708     9.037    design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_40_reg_7608[7]_i_24_n_2
    SLICE_X50Y45         LUT4 (Prop_lut4_I3_O)        0.331     9.368 r  design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_40_reg_7608[7]_i_27/O
                         net (fo=1, routed)           0.000     9.368    design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_40_reg_7608[7]_i_27_n_2
    SLICE_X50Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.744 r  design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_40_reg_7608_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     9.744    design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_40_reg_7608_reg[7]_i_14_n_2
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.067 r  design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_40_reg_7608_reg[11]_i_14/O[1]
                         net (fo=3, routed)           0.882    10.948    design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/svm_classifier_mul_mul_13s_15s_26_1_U70/svm_classifier_mul_mul_13s_15s_26_1_DSP48_1_U/tmp_42_reg_6958_reg[6][0]
    SLICE_X62Y44         LUT3 (Prop_lut3_I1_O)        0.306    11.254 r  design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/svm_classifier_mul_mul_13s_15s_26_1_U70/svm_classifier_mul_mul_13s_15s_26_1_DSP48_1_U/p_Val2_40_reg_7608[7]_i_10/O
                         net (fo=2, routed)           0.560    11.814    design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/svm_classifier_mul_mul_13s_15s_26_1_U70/svm_classifier_mul_mul_13s_15s_26_1_DSP48_1_U/p_Val2_40_reg_7608_reg[7]
    SLICE_X63Y43         LUT5 (Prop_lut5_I3_O)        0.124    11.938 r  design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/svm_classifier_mul_mul_13s_15s_26_1_U70/svm_classifier_mul_mul_13s_15s_26_1_DSP48_1_U/p_Val2_40_reg_7608[7]_i_2/O
                         net (fo=2, routed)           0.481    12.420    design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/svm_classifier_mul_mul_13s_15s_26_1_U70_n_17
    SLICE_X63Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.805 r  design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_40_reg_7608_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.805    design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_40_reg_7608_reg[7]_i_1_n_2
    SLICE_X63Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.139 r  design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_40_reg_7608_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.139    design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_40_fu_4230_p2[9]
    SLICE_X63Y46         FDRE                                         r  design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_40_reg_7608_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17174, routed)       1.556    12.736    design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/ap_clk
    SLICE_X63Y46         FDRE                                         r  design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_40_reg_7608_reg[9]/C
                         clock pessimism              0.230    12.965    
                         clock uncertainty           -0.154    12.811    
    SLICE_X63Y46         FDRE (Setup_fdre_C_D)        0.062    12.873    design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_40_reg_7608_reg[9]
  -------------------------------------------------------------------
                         required time                         12.873    
                         arrival time                         -13.139    
  -------------------------------------------------------------------
                         slack                                 -0.266    

Slack (VIOLATED) :        -0.245ns  (required time - arrival time)
  Source:                 design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/svm_classifier_mul_mul_13s_15s_26_1_U79/svm_classifier_mul_mul_13s_15s_26_1_DSP48_1_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_40_reg_7608_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.934ns  (logic 3.947ns (39.732%)  route 5.987ns (60.268%))
  Logic Levels:           11  (CARRY4=5 LUT3=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.184ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17174, routed)       1.890     3.184    design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/svm_classifier_mul_mul_13s_15s_26_1_U79/svm_classifier_mul_mul_13s_15s_26_1_DSP48_1_U/ap_clk
    DSP48_X3Y18          DSP48E1                                      r  design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/svm_classifier_mul_mul_13s_15s_26_1_U79/svm_classifier_mul_mul_13s_15s_26_1_DSP48_1_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y18          DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      0.434     3.618 r  design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/svm_classifier_mul_mul_13s_15s_26_1_U79/svm_classifier_mul_mul_13s_15s_26_1_DSP48_1_U/p/P[11]
                         net (fo=2, routed)           1.934     5.552    design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_17_reg_6898[0]
    SLICE_X47Y46         LUT3 (Prop_lut3_I2_O)        0.118     5.670 r  design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_40_reg_7608[11]_i_61/O
                         net (fo=2, routed)           0.469     6.139    design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_40_reg_7608[11]_i_61_n_2
    SLICE_X47Y46         LUT4 (Prop_lut4_I3_O)        0.326     6.465 r  design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_40_reg_7608[11]_i_64/O
                         net (fo=1, routed)           0.000     6.465    design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_40_reg_7608[11]_i_64_n_2
    SLICE_X47Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.045 r  design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_40_reg_7608_reg[11]_i_51/O[2]
                         net (fo=2, routed)           0.953     7.998    design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_40_reg_7608_reg[11]_i_51_n_7
    SLICE_X50Y45         LUT3 (Prop_lut3_I1_O)        0.331     8.329 r  design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_40_reg_7608[7]_i_24/O
                         net (fo=2, routed)           0.708     9.037    design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_40_reg_7608[7]_i_24_n_2
    SLICE_X50Y45         LUT4 (Prop_lut4_I3_O)        0.331     9.368 r  design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_40_reg_7608[7]_i_27/O
                         net (fo=1, routed)           0.000     9.368    design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_40_reg_7608[7]_i_27_n_2
    SLICE_X50Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.744 r  design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_40_reg_7608_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     9.744    design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_40_reg_7608_reg[7]_i_14_n_2
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.067 r  design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_40_reg_7608_reg[11]_i_14/O[1]
                         net (fo=3, routed)           0.882    10.948    design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/svm_classifier_mul_mul_13s_15s_26_1_U70/svm_classifier_mul_mul_13s_15s_26_1_DSP48_1_U/tmp_42_reg_6958_reg[6][0]
    SLICE_X62Y44         LUT3 (Prop_lut3_I1_O)        0.306    11.254 r  design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/svm_classifier_mul_mul_13s_15s_26_1_U70/svm_classifier_mul_mul_13s_15s_26_1_DSP48_1_U/p_Val2_40_reg_7608[7]_i_10/O
                         net (fo=2, routed)           0.560    11.814    design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/svm_classifier_mul_mul_13s_15s_26_1_U70/svm_classifier_mul_mul_13s_15s_26_1_DSP48_1_U/p_Val2_40_reg_7608_reg[7]
    SLICE_X63Y43         LUT5 (Prop_lut5_I3_O)        0.124    11.938 r  design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/svm_classifier_mul_mul_13s_15s_26_1_U70/svm_classifier_mul_mul_13s_15s_26_1_DSP48_1_U/p_Val2_40_reg_7608[7]_i_2/O
                         net (fo=2, routed)           0.481    12.420    design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/svm_classifier_mul_mul_13s_15s_26_1_U70_n_17
    SLICE_X63Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.805 r  design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_40_reg_7608_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.805    design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_40_reg_7608_reg[7]_i_1_n_2
    SLICE_X63Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.118 r  design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_40_reg_7608_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    13.118    design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_40_fu_4230_p2[11]
    SLICE_X63Y46         FDRE                                         r  design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_40_reg_7608_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17174, routed)       1.556    12.736    design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/ap_clk
    SLICE_X63Y46         FDRE                                         r  design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_40_reg_7608_reg[11]/C
                         clock pessimism              0.230    12.965    
                         clock uncertainty           -0.154    12.811    
    SLICE_X63Y46         FDRE (Setup_fdre_C_D)        0.062    12.873    design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_40_reg_7608_reg[11]
  -------------------------------------------------------------------
                         required time                         12.873    
                         arrival time                         -13.118    
  -------------------------------------------------------------------
                         slack                                 -0.245    

Slack (VIOLATED) :        -0.233ns  (required time - arrival time)
  Source:                 design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/svm_classifier_mul_mul_13s_15s_26_1_U101/svm_classifier_mul_mul_13s_15s_26_1_DSP48_1_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_6955_2_reg_7618_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.816ns  (logic 4.284ns (43.645%)  route 5.532ns (56.355%))
  Logic Levels:           12  (CARRY4=5 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 12.652 - 10.000 ) 
    Source Clock Delay      (SCD):    3.140ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17174, routed)       1.846     3.140    design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/svm_classifier_mul_mul_13s_15s_26_1_U101/svm_classifier_mul_mul_13s_15s_26_1_DSP48_1_U/ap_clk
    DSP48_X0Y16          DSP48E1                                      r  design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/svm_classifier_mul_mul_13s_15s_26_1_U101/svm_classifier_mul_mul_13s_15s_26_1_DSP48_1_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      0.434     3.574 r  design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/svm_classifier_mul_mul_13s_15s_26_1_U101/svm_classifier_mul_mul_13s_15s_26_1_DSP48_1_U/p/P[11]
                         net (fo=2, routed)           1.137     4.710    design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_61_2_reg_7048[0]
    SLICE_X15Y46         LUT3 (Prop_lut3_I0_O)        0.150     4.860 r  design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_6955_2_reg_7618[11]_i_61/O
                         net (fo=2, routed)           0.666     5.526    design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_6955_2_reg_7618[11]_i_61_n_2
    SLICE_X15Y46         LUT4 (Prop_lut4_I3_O)        0.326     5.852 r  design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_6955_2_reg_7618[11]_i_64/O
                         net (fo=1, routed)           0.000     5.852    design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_6955_2_reg_7618[11]_i_64_n_2
    SLICE_X15Y46         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.492 r  design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_6955_2_reg_7618_reg[11]_i_51/O[3]
                         net (fo=2, routed)           1.579     8.071    design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_6955_2_reg_7618_reg[11]_i_51_n_6
    SLICE_X34Y59         LUT3 (Prop_lut3_I2_O)        0.332     8.403 r  design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_6955_2_reg_7618[11]_i_37/O
                         net (fo=2, routed)           0.607     9.009    design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_6955_2_reg_7618[11]_i_37_n_2
    SLICE_X34Y60         LUT4 (Prop_lut4_I3_O)        0.355     9.364 r  design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_6955_2_reg_7618[11]_i_41/O
                         net (fo=1, routed)           0.000     9.364    design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_6955_2_reg_7618[11]_i_41_n_2
    SLICE_X34Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.877 r  design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_6955_2_reg_7618_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000     9.877    design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_6955_2_reg_7618_reg[11]_i_14_n_2
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.096 r  design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_6955_2_reg_7618_reg[14]_i_10/O[0]
                         net (fo=2, routed)           0.568    10.664    design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/svm_classifier_mul_mul_13s_15s_26_1_U114/svm_classifier_mul_mul_13s_15s_26_1_DSP48_1_U/tmp_85_reg_7118_reg[10][0]
    SLICE_X33Y59         LUT3 (Prop_lut3_I1_O)        0.295    10.959 r  design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/svm_classifier_mul_mul_13s_15s_26_1_U114/svm_classifier_mul_mul_13s_15s_26_1_DSP48_1_U/p_Val2_6955_2_reg_7618[11]_i_15/O
                         net (fo=2, routed)           0.520    11.479    design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/svm_classifier_mul_mul_13s_15s_26_1_U114/svm_classifier_mul_mul_13s_15s_26_1_DSP48_1_U/p_Val2_6955_2_reg_7618_reg[11]_1
    SLICE_X33Y64         LUT5 (Prop_lut5_I4_O)        0.124    11.603 r  design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/svm_classifier_mul_mul_13s_15s_26_1_U114/svm_classifier_mul_mul_13s_15s_26_1_DSP48_1_U/p_Val2_6955_2_reg_7618[11]_i_4/O
                         net (fo=2, routed)           0.456    12.059    design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/svm_classifier_mul_mul_13s_15s_26_1_U114_n_19
    SLICE_X34Y65         LUT6 (Prop_lut6_I0_O)        0.124    12.183 r  design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_6955_2_reg_7618[11]_i_8/O
                         net (fo=1, routed)           0.000    12.183    design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_6955_2_reg_7618[11]_i_8_n_2
    SLICE_X34Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.716 r  design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_6955_2_reg_7618_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.716    design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_6955_2_reg_7618_reg[11]_i_1_n_2
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.955 r  design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_6955_2_reg_7618_reg[14]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.955    design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_6955_2_fu_4378_p2[14]
    SLICE_X34Y66         FDRE                                         r  design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_6955_2_reg_7618_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17174, routed)       1.473    12.652    design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/ap_clk
    SLICE_X34Y66         FDRE                                         r  design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_6955_2_reg_7618_reg[14]/C
                         clock pessimism              0.115    12.767    
                         clock uncertainty           -0.154    12.613    
    SLICE_X34Y66         FDRE (Setup_fdre_C_D)        0.109    12.722    design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/p_Val2_6955_2_reg_7618_reg[14]
  -------------------------------------------------------------------
                         required time                         12.722    
                         arrival time                         -12.955    
  -------------------------------------------------------------------
                         slack                                 -0.233    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.396%)  route 0.177ns (55.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17174, routed)       0.659     0.995    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y100        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.177     1.313    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X26Y99         SRL16E                                       r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17174, routed)       0.844     1.210    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.283    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/grp_svm_classifier_getTanh_fu_706/sincos_V_reg_1190_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/grp_svm_classifier_getTanh_fu_706/svm_classifier_sdiv_13ns_8s_13_17_U7/svm_classifier_sdiv_13ns_8s_13_17_div_U/dividend0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.285ns (58.310%)  route 0.204ns (41.690%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17174, routed)       0.553     0.889    design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/grp_svm_classifier_getTanh_fu_706/ap_clk
    SLICE_X53Y98         FDRE                                         r  design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/grp_svm_classifier_getTanh_fu_706/sincos_V_reg_1190_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y98         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/grp_svm_classifier_getTanh_fu_706/sincos_V_reg_1190_reg[6]/Q
                         net (fo=1, routed)           0.204     1.233    design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/grp_svm_classifier_getTanh_fu_706/svm_classifier_sdiv_13ns_8s_13_17_U7/svm_classifier_sdiv_13ns_8s_13_17_div_U/sincos_V_reg_1190_reg[14][6]
    SLICE_X53Y102        LUT2 (Prop_lut2_I1_O)        0.045     1.278 r  design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/grp_svm_classifier_getTanh_fu_706/svm_classifier_sdiv_13ns_8s_13_17_U7/svm_classifier_sdiv_13ns_8s_13_17_div_U/dividend0[5]_i_4__5/O
                         net (fo=1, routed)           0.000     1.278    design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/grp_svm_classifier_getTanh_fu_706/svm_classifier_sdiv_13ns_8s_13_17_U7/svm_classifier_sdiv_13ns_8s_13_17_div_U/dividend0[5]_i_4__5_n_2
    SLICE_X53Y102        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     1.377 r  design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/grp_svm_classifier_getTanh_fu_706/svm_classifier_sdiv_13ns_8s_13_17_U7/svm_classifier_sdiv_13ns_8s_13_17_div_U/dividend0_reg[5]_i_1__5/O[3]
                         net (fo=1, routed)           0.000     1.377    design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/grp_svm_classifier_getTanh_fu_706/svm_classifier_sdiv_13ns_8s_13_17_U7/svm_classifier_sdiv_13ns_8s_13_17_div_U/tmp_33_fu_1009_p2[7]
    SLICE_X53Y102        FDRE                                         r  design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/grp_svm_classifier_getTanh_fu_706/svm_classifier_sdiv_13ns_8s_13_17_U7/svm_classifier_sdiv_13ns_8s_13_17_div_U/dividend0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17174, routed)       0.907     1.273    design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/grp_svm_classifier_getTanh_fu_706/svm_classifier_sdiv_13ns_8s_13_17_U7/svm_classifier_sdiv_13ns_8s_13_17_div_U/ap_clk
    SLICE_X53Y102        FDRE                                         r  design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/grp_svm_classifier_getTanh_fu_706/svm_classifier_sdiv_13ns_8s_13_17_U7/svm_classifier_sdiv_13ns_8s_13_17_div_U/dividend0_reg[5]/C
                         clock pessimism             -0.035     1.238    
    SLICE_X53Y102        FDRE (Hold_fdre_C_D)         0.105     1.343    design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/grp_svm_classifier_getTanh_fu_706/svm_classifier_sdiv_13ns_8s_13_17_U7/svm_classifier_sdiv_13ns_8s_13_17_div_U/dividend0_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.343    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/alpha_V_1_U/svm_classifier_Loop_Sum_loop_proc1_alpha_V_1_rom_U/q0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/alpha_V_1_load_reg_7713_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.015%)  route 0.240ns (62.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17174, routed)       0.579     0.915    design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/alpha_V_1_U/svm_classifier_Loop_Sum_loop_proc1_alpha_V_1_rom_U/ap_clk
    SLICE_X67Y56         FDRE                                         r  design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/alpha_V_1_U/svm_classifier_Loop_Sum_loop_proc1_alpha_V_1_rom_U/q0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y56         FDRE (Prop_fdre_C_Q)         0.141     1.056 r  design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/alpha_V_1_U/svm_classifier_Loop_Sum_loop_proc1_alpha_V_1_rom_U/q0_reg[6]/Q
                         net (fo=1, routed)           0.240     1.296    design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/alpha_V_1_q0[6]
    SLICE_X61Y49         FDRE                                         r  design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/alpha_V_1_load_reg_7713_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17174, routed)       0.854     1.220    design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/ap_clk
    SLICE_X61Y49         FDRE                                         r  design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/alpha_V_1_load_reg_7713_reg[6]/C
                         clock pessimism             -0.030     1.190    
    SLICE_X61Y49         FDRE (Hold_fdre_C_D)         0.070     1.260    design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/alpha_V_1_load_reg_7713_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/grp_svm_classifier_getTanh_fu_670/svm_classifier_sdiv_13ns_8s_13_17_U7/svm_classifier_sdiv_13ns_8s_13_17_div_U/svm_classifier_sdiv_13ns_8s_13_17_div_u_0/loop[4].divisor_tmp_reg[5][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/grp_svm_classifier_getTanh_fu_670/svm_classifier_sdiv_13ns_8s_13_17_U7/svm_classifier_sdiv_13ns_8s_13_17_div_U/svm_classifier_sdiv_13ns_8s_13_17_div_u_0/loop[5].divisor_tmp_reg[6][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.738%)  route 0.214ns (60.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17174, routed)       0.635     0.971    design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/grp_svm_classifier_getTanh_fu_670/svm_classifier_sdiv_13ns_8s_13_17_U7/svm_classifier_sdiv_13ns_8s_13_17_div_U/svm_classifier_sdiv_13ns_8s_13_17_div_u_0/ap_clk
    SLICE_X49Y111        FDRE                                         r  design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/grp_svm_classifier_getTanh_fu_670/svm_classifier_sdiv_13ns_8s_13_17_U7/svm_classifier_sdiv_13ns_8s_13_17_div_U/svm_classifier_sdiv_13ns_8s_13_17_div_u_0/loop[4].divisor_tmp_reg[5][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y111        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/grp_svm_classifier_getTanh_fu_670/svm_classifier_sdiv_13ns_8s_13_17_U7/svm_classifier_sdiv_13ns_8s_13_17_div_U/svm_classifier_sdiv_13ns_8s_13_17_div_u_0/loop[4].divisor_tmp_reg[5][7]/Q
                         net (fo=2, routed)           0.214     1.326    design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/grp_svm_classifier_getTanh_fu_670/svm_classifier_sdiv_13ns_8s_13_17_U7/svm_classifier_sdiv_13ns_8s_13_17_div_U/svm_classifier_sdiv_13ns_8s_13_17_div_u_0/loop[4].divisor_tmp_reg[5]_79[7]
    SLICE_X51Y113        FDRE                                         r  design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/grp_svm_classifier_getTanh_fu_670/svm_classifier_sdiv_13ns_8s_13_17_U7/svm_classifier_sdiv_13ns_8s_13_17_div_U/svm_classifier_sdiv_13ns_8s_13_17_div_u_0/loop[5].divisor_tmp_reg[6][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17174, routed)       0.901     1.267    design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/grp_svm_classifier_getTanh_fu_670/svm_classifier_sdiv_13ns_8s_13_17_U7/svm_classifier_sdiv_13ns_8s_13_17_div_U/svm_classifier_sdiv_13ns_8s_13_17_div_u_0/ap_clk
    SLICE_X51Y113        FDRE                                         r  design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/grp_svm_classifier_getTanh_fu_670/svm_classifier_sdiv_13ns_8s_13_17_U7/svm_classifier_sdiv_13ns_8s_13_17_div_U/svm_classifier_sdiv_13ns_8s_13_17_div_u_0/loop[5].divisor_tmp_reg[6][7]/C
                         clock pessimism             -0.039     1.228    
    SLICE_X51Y113        FDRE (Hold_fdre_C_D)         0.055     1.283    design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/grp_svm_classifier_getTanh_fu_670/svm_classifier_sdiv_13ns_8s_13_17_U7/svm_classifier_sdiv_13ns_8s_13_17_div_U/svm_classifier_sdiv_13ns_8s_13_17_div_u_0/loop[5].divisor_tmp_reg[6][7]
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.170%)  route 0.178ns (55.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17174, routed)       0.659     0.995    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y100        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/Q
                         net (fo=1, routed)           0.178     1.314    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[14]
    SLICE_X26Y99         SRL16E                                       r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17174, routed)       0.844     1.210    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.269    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/svm_classifier_0/inst/in_V_channel_U/U_FIFO_svm_classifier_in_V_channel_ram/SRL_SIG_reg[0][60]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/svm_classifier_0/inst/in_V_channel_U/U_FIFO_svm_classifier_in_V_channel_ram/SRL_SIG_reg[1][60]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.775%)  route 0.183ns (55.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17174, routed)       0.557     0.893    design_1_i/svm_classifier_0/inst/in_V_channel_U/U_FIFO_svm_classifier_in_V_channel_ram/ap_clk
    SLICE_X36Y51         FDRE                                         r  design_1_i/svm_classifier_0/inst/in_V_channel_U/U_FIFO_svm_classifier_in_V_channel_ram/SRL_SIG_reg[0][60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.148     1.041 r  design_1_i/svm_classifier_0/inst/in_V_channel_U/U_FIFO_svm_classifier_in_V_channel_ram/SRL_SIG_reg[0][60]/Q
                         net (fo=3, routed)           0.183     1.223    design_1_i/svm_classifier_0/inst/in_V_channel_U/U_FIFO_svm_classifier_in_V_channel_ram/SRL_SIG_reg[0]_18[60]
    SLICE_X38Y48         FDRE                                         r  design_1_i/svm_classifier_0/inst/in_V_channel_U/U_FIFO_svm_classifier_in_V_channel_ram/SRL_SIG_reg[1][60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17174, routed)       0.830     1.196    design_1_i/svm_classifier_0/inst/in_V_channel_U/U_FIFO_svm_classifier_in_V_channel_ram/ap_clk
    SLICE_X38Y48         FDRE                                         r  design_1_i/svm_classifier_0/inst/in_V_channel_U/U_FIFO_svm_classifier_in_V_channel_ram/SRL_SIG_reg[1][60]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X38Y48         FDRE (Hold_fdre_C_D)         0.011     1.177    design_1_i/svm_classifier_0/inst/in_V_channel_U/U_FIFO_svm_classifier_in_V_channel_ram/SRL_SIG_reg[1][60]
  -------------------------------------------------------------------
                         required time                         -1.177    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/ch_sums_V_7_0_out_reg_562_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/svm_classifier_0/inst/ch_sums_V_7_0_loc_channel_U/U_FIFO_svm_classifier_ch_sums_V_7_0_loc_channel_ram/SRL_SIG_reg[2][7]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.875%)  route 0.111ns (44.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17174, routed)       0.586     0.922    design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/ap_clk
    SLICE_X65Y49         FDRE                                         r  design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/ch_sums_V_7_0_out_reg_562_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDRE (Prop_fdre_C_Q)         0.141     1.063 r  design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/ch_sums_V_7_0_out_reg_562_reg[7]/Q
                         net (fo=2, routed)           0.111     1.174    design_1_i/svm_classifier_0/inst/ch_sums_V_7_0_loc_channel_U/U_FIFO_svm_classifier_ch_sums_V_7_0_loc_channel_ram/ap_return_1[7]
    SLICE_X66Y48         SRL16E                                       r  design_1_i/svm_classifier_0/inst/ch_sums_V_7_0_loc_channel_U/U_FIFO_svm_classifier_ch_sums_V_7_0_loc_channel_ram/SRL_SIG_reg[2][7]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17174, routed)       0.854     1.220    design_1_i/svm_classifier_0/inst/ch_sums_V_7_0_loc_channel_U/U_FIFO_svm_classifier_ch_sums_V_7_0_loc_channel_ram/ap_clk
    SLICE_X66Y48         SRL16E                                       r  design_1_i/svm_classifier_0/inst/ch_sums_V_7_0_loc_channel_U/U_FIFO_svm_classifier_ch_sums_V_7_0_loc_channel_ram/SRL_SIG_reg[2][7]_srl3/CLK
                         clock pessimism             -0.282     0.938    
    SLICE_X66Y48         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.121    design_1_i/svm_classifier_0/inst/ch_sums_V_7_0_loc_channel_U/U_FIFO_svm_classifier_ch_sums_V_7_0_loc_channel_ram/SRL_SIG_reg[2][7]_srl3
  -------------------------------------------------------------------
                         required time                         -1.121    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/ch_sums_V_6_0_out_reg_574_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/svm_classifier_1/inst/ch_sums_V_6_0_loc_channel_U/U_FIFO_svm_classifier_ch_sums_V_6_0_loc_channel_ram/SRL_SIG_reg[2][15]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.875%)  route 0.111ns (44.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.322ns
    Source Clock Delay      (SCD):    1.019ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17174, routed)       0.683     1.019    design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/ap_clk
    SLICE_X95Y117        FDRE                                         r  design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/ch_sums_V_6_0_out_reg_574_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y117        FDRE (Prop_fdre_C_Q)         0.141     1.160 r  design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/ch_sums_V_6_0_out_reg_574_reg[15]/Q
                         net (fo=2, routed)           0.111     1.271    design_1_i/svm_classifier_1/inst/ch_sums_V_6_0_loc_channel_U/U_FIFO_svm_classifier_ch_sums_V_6_0_loc_channel_ram/ap_return_2[15]
    SLICE_X96Y116        SRL16E                                       r  design_1_i/svm_classifier_1/inst/ch_sums_V_6_0_loc_channel_U/U_FIFO_svm_classifier_ch_sums_V_6_0_loc_channel_ram/SRL_SIG_reg[2][15]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17174, routed)       0.956     1.322    design_1_i/svm_classifier_1/inst/ch_sums_V_6_0_loc_channel_U/U_FIFO_svm_classifier_ch_sums_V_6_0_loc_channel_ram/ap_clk
    SLICE_X96Y116        SRL16E                                       r  design_1_i/svm_classifier_1/inst/ch_sums_V_6_0_loc_channel_U/U_FIFO_svm_classifier_ch_sums_V_6_0_loc_channel_ram/SRL_SIG_reg[2][15]_srl3/CLK
                         clock pessimism             -0.288     1.034    
    SLICE_X96Y116        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.217    design_1_i/svm_classifier_1/inst/ch_sums_V_6_0_loc_channel_U/U_FIFO_svm_classifier_ch_sums_V_6_0_loc_channel_ram/SRL_SIG_reg[2][15]_srl3
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/alpha_V_3_U/svm_classifier_Loop_Sum_loop_proc1_alpha_V_3_rom_U/q0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/alpha_V_3_load_reg_7733_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.148ns (44.958%)  route 0.181ns (55.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.951ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17174, routed)       0.615     0.951    design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/alpha_V_3_U/svm_classifier_Loop_Sum_loop_proc1_alpha_V_3_rom_U/ap_clk
    SLICE_X98Y48         FDRE                                         r  design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/alpha_V_3_U/svm_classifier_Loop_Sum_loop_proc1_alpha_V_3_rom_U/q0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y48         FDRE (Prop_fdre_C_Q)         0.148     1.099 r  design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/alpha_V_3_U/svm_classifier_Loop_Sum_loop_proc1_alpha_V_3_rom_U/q0_reg[5]/Q
                         net (fo=1, routed)           0.181     1.280    design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/alpha_V_3_q0[5]
    SLICE_X98Y50         FDRE                                         r  design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/alpha_V_3_load_reg_7733_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17174, routed)       0.879     1.245    design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/ap_clk
    SLICE_X98Y50         FDRE                                         r  design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/alpha_V_3_load_reg_7733_reg[5]/C
                         clock pessimism             -0.030     1.215    
    SLICE_X98Y50         FDRE (Hold_fdre_C_D)         0.010     1.225    design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/alpha_V_3_load_reg_7733_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/grp_svm_classifier_getTanh_fu_715/svm_classifier_sdiv_13ns_8s_13_17_U7/svm_classifier_sdiv_13ns_8s_13_17_div_U/svm_classifier_sdiv_13ns_8s_13_17_div_u_0/loop[2].divisor_tmp_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/grp_svm_classifier_getTanh_fu_715/svm_classifier_sdiv_13ns_8s_13_17_U7/svm_classifier_sdiv_13ns_8s_13_17_div_U/svm_classifier_sdiv_13ns_8s_13_17_div_u_0/loop[3].divisor_tmp_reg[4][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.416%)  route 0.246ns (63.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.951ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17174, routed)       0.615     0.951    design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/grp_svm_classifier_getTanh_fu_715/svm_classifier_sdiv_13ns_8s_13_17_U7/svm_classifier_sdiv_13ns_8s_13_17_div_U/svm_classifier_sdiv_13ns_8s_13_17_div_u_0/ap_clk
    SLICE_X105Y47        FDRE                                         r  design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/grp_svm_classifier_getTanh_fu_715/svm_classifier_sdiv_13ns_8s_13_17_U7/svm_classifier_sdiv_13ns_8s_13_17_div_U/svm_classifier_sdiv_13ns_8s_13_17_div_u_0/loop[2].divisor_tmp_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y47        FDRE (Prop_fdre_C_Q)         0.141     1.092 r  design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/grp_svm_classifier_getTanh_fu_715/svm_classifier_sdiv_13ns_8s_13_17_U7/svm_classifier_sdiv_13ns_8s_13_17_div_U/svm_classifier_sdiv_13ns_8s_13_17_div_u_0/loop[2].divisor_tmp_reg[3][7]/Q
                         net (fo=2, routed)           0.246     1.338    design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/grp_svm_classifier_getTanh_fu_715/svm_classifier_sdiv_13ns_8s_13_17_U7/svm_classifier_sdiv_13ns_8s_13_17_div_U/svm_classifier_sdiv_13ns_8s_13_17_div_u_0/loop[2].divisor_tmp_reg[3]_200[7]
    SLICE_X105Y50        FDRE                                         r  design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/grp_svm_classifier_getTanh_fu_715/svm_classifier_sdiv_13ns_8s_13_17_U7/svm_classifier_sdiv_13ns_8s_13_17_div_U/svm_classifier_sdiv_13ns_8s_13_17_div_u_0/loop[3].divisor_tmp_reg[4][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17174, routed)       0.880     1.246    design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/grp_svm_classifier_getTanh_fu_715/svm_classifier_sdiv_13ns_8s_13_17_U7/svm_classifier_sdiv_13ns_8s_13_17_div_U/svm_classifier_sdiv_13ns_8s_13_17_div_u_0/ap_clk
    SLICE_X105Y50        FDRE                                         r  design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/grp_svm_classifier_getTanh_fu_715/svm_classifier_sdiv_13ns_8s_13_17_U7/svm_classifier_sdiv_13ns_8s_13_17_div_U/svm_classifier_sdiv_13ns_8s_13_17_div_u_0/loop[3].divisor_tmp_reg[4][7]/C
                         clock pessimism             -0.030     1.216    
    SLICE_X105Y50        FDRE (Hold_fdre_C_D)         0.066     1.282    design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/grp_svm_classifier_getTanh_fu_715/svm_classifier_sdiv_13ns_8s_13_17_U7/svm_classifier_sdiv_13ns_8s_13_17_div_U/svm_classifier_sdiv_13ns_8s_13_17_div_u_0/loop[3].divisor_tmp_reg[4][7]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  0.056    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y15    design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/svm_classifier_mul_mul_13s_15s_26_1_U110/svm_classifier_mul_mul_13s_15s_26_1_DSP48_1_U/p/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y5     design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/svm_classifier_mul_mul_13s_15s_26_1_U140/svm_classifier_mul_mul_13s_15s_26_1_DSP48_1_U/p/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y20    design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/svm_classifier_mul_mul_13s_15s_26_1_U77/svm_classifier_mul_mul_13s_15s_26_1_DSP48_1_U/p/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y10    design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/svm_classifier_mul_mul_13s_15s_26_1_U98/svm_classifier_mul_mul_13s_15s_26_1_DSP48_1_U/p/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y44    design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/svm_classifier_mul_mul_13s_15s_26_1_U102/svm_classifier_mul_mul_13s_15s_26_1_DSP48_1_U/p/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y18    design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/svm_classifier_mul_mul_13s_15s_26_1_U132/svm_classifier_mul_mul_13s_15s_26_1_DSP48_1_U/p/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y51    design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/svm_classifier_mul_mul_13s_15s_26_1_U68/svm_classifier_mul_mul_13s_15s_26_1_DSP48_1_U/p/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y30    design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/svm_classifier_mul_mul_13s_15s_26_1_U90/svm_classifier_mul_mul_13s_15s_26_1_DSP48_1_U/p/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y34    design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/svm_classifier_mul_mul_15s_13s_26_1_U88/svm_classifier_mul_mul_15s_13s_26_1_DSP48_0_U/p/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y11    design_1_i/svm_classifier_0/inst/svm_classifier_Loop_Sum_loop_proc1_U0/svm_classifier_mul_mul_13s_15s_26_1_U125/svm_classifier_mul_mul_13s_15s_26_1_DSP48_1_U/p/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y110  design_1_i/processing_system7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y110  design_1_i/processing_system7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y110  design_1_i/processing_system7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y109  design_1_i/processing_system7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y109  design_1_i/processing_system7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y109  design_1_i/processing_system7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y109  design_1_i/processing_system7_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X66Y140  design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/grp_svm_classifier_getTanh_fu_688/svm_classifier_sdiv_13ns_8s_13_17_U7/svm_classifier_sdiv_13ns_8s_13_17_div_U/svm_classifier_sdiv_13ns_8s_13_17_div_u_0/loop[11].dividend_tmp_reg[12][5]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X66Y140  design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/grp_svm_classifier_getTanh_fu_688/svm_classifier_sdiv_13ns_8s_13_17_U7/svm_classifier_sdiv_13ns_8s_13_17_div_U/svm_classifier_sdiv_13ns_8s_13_17_div_u_0/loop[11].dividend_tmp_reg[12][6]_srl7/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X66Y140  design_1_i/svm_classifier_1/inst/svm_classifier_Loop_Sum_loop_proc1_U0/grp_svm_classifier_getTanh_fu_688/svm_classifier_sdiv_13ns_8s_13_17_U7/svm_classifier_sdiv_13ns_8s_13_17_div_U/svm_classifier_sdiv_13ns_8s_13_17_div_u_0/loop[5].dividend_tmp_reg[6][11]_srl7/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y61   design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y61   design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y61   design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y61   design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y88   design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y89   design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y90   design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y90   design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y89   design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y89   design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK



