# Reading pref.tcl
# //  ModelSim SE-64 2020.4 Oct 13 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do cn_run_msim_gate_verilog.do
# if ![file isdirectory verilog_libs] {
# 	file mkdir verilog_libs
# }
# 
# vlib verilog_libs/maxii_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/maxii_ver".
# Errors: 0, Warnings: 1
# vmap maxii_ver ./verilog_libs/maxii_ver
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap maxii_ver ./verilog_libs/maxii_ver 
# Copying D:/Modelsim/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# vlog -vlog01compat -work maxii_ver {d:/quartus/quartus/eda/sim_lib/maxii_atoms.v}
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 09:53:44 on Nov 30,2023
# vlog -reportprogress 300 -vlog01compat -work maxii_ver d:/quartus/quartus/eda/sim_lib/maxii_atoms.v 
# -- Compiling UDP MAXII_PRIM_DFFE
# -- Compiling UDP MAXII_PRIM_DFFEAS
# -- Compiling UDP MAXII_PRIM_DFFEAS_HIGH
# -- Compiling module maxii_dffe
# -- Compiling module maxii_mux21
# -- Compiling module maxii_mux41
# -- Compiling module maxii_and1
# -- Compiling module maxii_and16
# -- Compiling module maxii_bmux21
# -- Compiling module maxii_b17mux21
# -- Compiling module maxii_nmux21
# -- Compiling module maxii_b5mux21
# -- Compiling module maxii_jtag
# -- Compiling module maxii_crcblock
# -- Compiling module maxii_asynch_lcell
# -- Compiling module maxii_lcell_register
# -- Compiling module maxii_lcell
# -- Compiling module maxii_ufm
# -- Compiling module maxii_io
# -- Compiling module maxii_routing_wire
# 
# Top level modules:
# 	maxii_dffe
# 	maxii_mux21
# 	maxii_mux41
# 	maxii_and1
# 	maxii_and16
# 	maxii_bmux21
# 	maxii_b17mux21
# 	maxii_nmux21
# 	maxii_b5mux21
# 	maxii_jtag
# 	maxii_crcblock
# 	maxii_lcell
# 	maxii_ufm
# 	maxii_io
# 	maxii_routing_wire
# End time: 09:53:44 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is 86158@LAPTOP-G4R5VS09.
# vlib gate_work
# ** Warning: (vlib-34) Library already exists at "gate_work".
# Errors: 0, Warnings: 1
# vmap work gate_work
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap work gate_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {cn.vo}
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 09:53:44 on Nov 30,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." cn.vo 
# -- Compiling module cn
# 
# Top level modules:
# 	cn
# End time: 09:53:44 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/ShuDianShiYan/cn {D:/ShuDianShiYan/cn/cn_tb.v}
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 09:53:44 on Nov 30,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ShuDianShiYan/cn" D:/ShuDianShiYan/cn/cn_tb.v 
# -- Compiling module cn_tb
# 
# Top level modules:
# 	cn_tb
# End time: 09:53:44 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L maxii_ver -L gate_work -L work -voptargs="+acc"  cn_tb
# vsim -t 1ps -L maxii_ver -L gate_work -L work -voptargs=""+acc"" cn_tb 
# Start time: 09:53:44 on Nov 30,2023
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.cn_tb(fast)
# Loading work.cn(fast)
# Loading maxii_ver.maxii_io(fast)
# Loading maxii_ver.maxii_lcell(fast)
# Loading maxii_ver.maxii_asynch_lcell(fast)
# Loading maxii_ver.maxii_lcell_register(fast)
# Loading maxii_ver.maxii_lcell(fast__1)
# Loading maxii_ver.maxii_asynch_lcell(fast__1)
# Loading maxii_ver.maxii_lcell(fast__2)
# Loading maxii_ver.maxii_asynch_lcell(fast__2)
# Loading maxii_ver.maxii_lcell(fast__3)
# Loading maxii_ver.maxii_asynch_lcell(fast__3)
# Loading maxii_ver.maxii_io(fast__1)
# Loading maxii_ver.maxii_lcell(fast__4)
# Loading maxii_ver.maxii_asynch_lcell(fast__4)
# Loading maxii_ver.maxii_lcell(fast__5)
# Loading maxii_ver.maxii_asynch_lcell(fast__5)
# Loading maxii_ver.maxii_lcell_register(fast__1)
# Loading maxii_ver.maxii_lcell(fast__6)
# Loading maxii_ver.maxii_lcell(fast__7)
# Loading maxii_ver.maxii_asynch_lcell(fast__6)
# Loading maxii_ver.maxii_lcell(fast__8)
# Loading maxii_ver.maxii_asynch_lcell(fast__7)
# Loading maxii_ver.maxii_lcell(fast__9)
# Loading maxii_ver.maxii_asynch_lcell(fast__8)
# Loading maxii_ver.maxii_lcell(fast__10)
# Loading maxii_ver.maxii_lcell(fast__11)
# Loading maxii_ver.maxii_io(fast__2)
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: 86158  Hostname: LAPTOP-G4R5VS09  ProcessID: 16624
#           Attempting to use alternate WLF file "./wlftbjyfs4".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftbjyfs4
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : D:/ShuDianShiYan/cn/cn_tb.v(41)
#    Time: 10014962 us  Iteration: 0  Instance: /cn_tb
# Break in Module cn_tb at D:/ShuDianShiYan/cn/cn_tb.v line 41
# End time: 09:54:20 on Nov 30,2023, Elapsed time: 0:00:36
# Errors: 0, Warnings: 2
