DPLL_ID_PCH_PLL_B,VAR_0
DRM_MODE_FLAG_PHSYNC,VAR_1
DRM_MODE_FLAG_PVSYNC,VAR_2
FDI_RX_TUSIZE1,FUNC_0
HAS_PCH_CPT,FUNC_1
I915_READ,FUNC_2
I915_WRITE,FUNC_3
IS_IVYBRIDGE,FUNC_4
PCH_DPLL_SEL,VAR_3
PIPECONF,FUNC_5
PIPECONF_BPC_MASK,VAR_4
PIPE_DATA_M1,FUNC_6
PORT_B,VAR_5
PORT_D,VAR_6
TRANS_DPLLB_SEL,FUNC_7
TRANS_DPLL_ENABLE,FUNC_8
TRANS_DP_BPC_MASK,VAR_7
TRANS_DP_CTL,FUNC_9
TRANS_DP_HSYNC_ACTIVE_HIGH,VAR_8
TRANS_DP_OUTPUT_ENABLE,VAR_9
TRANS_DP_PORT_SEL,FUNC_10
TRANS_DP_PORT_SEL_MASK,VAR_10
TRANS_DP_SYNC_MASK,VAR_11
TRANS_DP_VSYNC_ACTIVE_HIGH,VAR_12
TU_SIZE_MASK,VAR_13
WARN_ON,FUNC_11
assert_panel_unlocked,FUNC_12
assert_pch_transcoder_disabled,FUNC_13
intel_crtc_has_dp_encoder,FUNC_14
intel_enable_shared_dpll,FUNC_15
intel_fdi_normal_train,FUNC_16
intel_get_crtc_new_encoder,FUNC_17
intel_get_shared_dpll_by_id,FUNC_18
ironlake_enable_pch_transcoder,FUNC_19
ironlake_pch_transcoder_set_timings,FUNC_20
ivybridge_update_fdi_bc_bifurcation,FUNC_21
stub1,FUNC_22
to_i915,FUNC_23
to_intel_crtc,FUNC_24
ironlake_pch_enable,FUNC_25
state,VAR_14
crtc_state,VAR_15
crtc,VAR_16
dev,VAR_17
dev_priv,VAR_18
pipe,VAR_19
temp,VAR_20
sel,VAR_21
adjusted_mode,VAR_22
bpc,VAR_23
reg,VAR_24
port,VAR_25
