OpenROAD d423155d69de7f683a23f6916ead418a615ad4ad 
Features included (+) or not (-):  +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO]: Reading ODB at '/openlane/designs/picorv32a/runs/RUN_2024.07.22_01.20.10/results/floorplan/picorv32a.odb'…
define_corners Typical
read_liberty -corner Typical /openlane/designs/picorv32a/src/sky130_fd_sc_hd__typical.lib
[WARNING STA-1173] /openlane/designs/picorv32a/src/sky130_fd_sc_hd__typical.lib line 23, default_fanout_load is 0.0.
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
Reading design constraints file at '/openlane/scripts/base.sdc'…
[INFO]: Setting output delay to: 4.946000000000001
[INFO]: Setting input delay to: 4.946000000000001
[INFO]: Setting load to: 0.033442
[INFO]: Setting clock uncertainty to: 0.25
[INFO]: Setting clock transition to: 0.15
[INFO]: Setting timing derate to: 5.0 %
[INFO PDN-0001] Inserting grid: stdcell_grid
[INFO PSM-0040] All shapes on net VPWR are connected.
[INFO PSM-0040] All shapes on net VGND are connected.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/picorv32a/runs/RUN_2024.07.22_01.20.10/results/floorplan/picorv32a.odb'…
Writing layout to '/openlane/designs/picorv32a/runs/RUN_2024.07.22_01.20.10/results/floorplan/picorv32a.def'…
