<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xmlns:ext="http://exslt.org/common">
  <head>
    <title>FPMR</title>
    <link href="insn.css" rel="stylesheet" type="text/css"/>
  </head>
  <body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">FPMR, Floating-point Mode Register</h1><p>The FPMR characteristics are:</p><h2>Purpose</h2>
        <p>Controls behaviors of the FP8 instructions.</p>
      <h2>Configuration</h2><p>This register is present only when FEAT_FPMR is implemented and FEAT_AA64 is implemented. Otherwise, direct accesses to FPMR are <span class="arm-defined-word">UNDEFINED</span>.</p>
        <p>A direct or indirect read of this register occurs in program order relative to a direct write of this register without explicit synchronization.</p>

      
        <p>On entry to or exit from Streaming SVE mode, FPMR is set to 0.</p>
      <h2>Attributes</h2>
        <p>FPMR is a 64-bit register.</p>
      <h2>Field descriptions</h2><table class="regdiagram" id="fieldset_0"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot><tbody><tr class="firstrow"><td class="lr" colspan="26"><a href="#fieldset_0-63_38">RES0</a></td><td class="lr" colspan="6"><a href="#fieldset_0-37_32">LSCALE2</a></td></tr><tr class="firstrow"><td class="lr" colspan="8"><a href="#fieldset_0-31_24">NSCALE</a></td><td class="lr" colspan="1"><a href="#fieldset_0-23_23">RES0</a></td><td class="lr" colspan="7"><a href="#fieldset_0-22_16">LSCALE</a></td><td class="lr" colspan="1"><a href="#fieldset_0-15_15">OSC</a></td><td class="lr" colspan="1"><a href="#fieldset_0-14_14">OSM</a></td><td class="lr" colspan="5"><a href="#fieldset_0-13_9">RES0</a></td><td class="lr" colspan="3"><a href="#fieldset_0-8_6">F8D</a></td><td class="lr" colspan="3"><a href="#fieldset_0-5_3">F8S2</a></td><td class="lr" colspan="3"><a href="#fieldset_0-2_0">F8S1</a></td></tr></tbody></table><h4 id="fieldset_0-63_38">Bits [63:38]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-37_32">LSCALE2, bits [37:32]</h4><div class="field"><p>Downscaling value for instructions that convert the second FP8 input data stream to other floating-point formats.</p>
<p>This value is an unsigned integer that is subtracted from the result exponent.</p><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-31_24">NSCALE, bits [31:24]</h4><div class="field"><p>Scaling value for instructions that convert other floating-point formats to an FP8 format.</p>
<p>This value is a signed integer that is added to the operand exponent.</p><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-23_23">Bit [23]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-22_16">LSCALE, bits [22:16]</h4><div class="field"><p>Downscaling value.</p>
<p>This value is an unsigned integer that is subtracted from:</p>
<ul>
<li>
<p>The product or the sum-of-products exponent, for multiplication instructions with FP8 operands.</p>

</li><li>
<p>The result exponent, for instructions that convert the first FP8 input data stream to other floating-point formats.</p>

</li></ul><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-15_15">OSC, bit [15]</h4><div class="field">
      <p>Overflow saturation for FP8 convert instructions. Specifies the result when a floating-point Overflow exception is detected.</p>
    <table class="valuetable"><tr><th>OSC</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>Infinity or NaN is generated.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>Maximum normal number is generated.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-14_14">OSM, bit [14]</h4><div class="field">
      <p>Overflow saturation for FP8 multiplication instructions. Specifies the result when a floating-point Overflow exception is detected.</p>
    <table class="valuetable"><tr><th>OSM</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>Infinity is generated.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>Maximum normal number is generated.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-13_9">Bits [13:9]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-8_6">F8D, bits [8:6]</h4><div class="field">
      <p>Destination result format for instructions that convert other floating-point values to an FP8 format.</p>
    <table class="valuetable"><tr><th>F8D</th><th>Meaning</th></tr><tr><td class="bitfield">0b000</td><td>
          <p>OFP8 E5M2 format.</p>
        </td></tr><tr><td class="bitfield">0b001</td><td>
          <p>OFP8 E4M3 format.</p>
        </td></tr></table><p>All other values are reserved.</p>
<p>Reserved values identify an unsupported format and behave as described in Reserved values in System and memory-mapped registers and translation table entries.</p>
<p>Additionally, FP8 instructions are permitted to set an FP8 result with an unsupported format to <span class="hexnumber">0xFF</span> and signal an Invalid Operation floating-point exception.</p>
<p>It is software's responsibility to check that a format value is supported in <a href="AArch64-id_aa64fpfr0_el1.html">ID_AA64FPFR0_EL1</a>[7:0], before writing it to this field.</p>
<p>For more information about the FP8 formats, see the OCP 8-bit Floating Point Specification (OFP8).</p><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-5_3">F8S2, bits [5:3]</h4><div class="field">
      <p>Second FP8 input data stream format for multiplication instructions with FP8 operands, and the corresponding instructions that convert an FP8 format to other floating-point formats.</p>
    <table class="valuetable"><tr><th>F8S2</th><th>Meaning</th></tr><tr><td class="bitfield">0b000</td><td>
          <p>OFP8 E5M2 format.</p>
        </td></tr><tr><td class="bitfield">0b001</td><td>
          <p>OFP8 E4M3 format.</p>
        </td></tr></table><p>All other values are reserved.</p>
<p>Reserved values identify an unsupported format and behave as described in Reserved values in System and memory-mapped registers and translation table entries.</p>
<p>Additionally FP8 instructions are permitted to treat FP8 input values with an unsupported format as a signaling NaN.</p>
<p>It is software's responsibility to check that a format value is supported in <a href="AArch64-id_aa64fpfr0_el1.html">ID_AA64FPFR0_EL1</a>[7:0], before writing it to this field.</p>
<p>For more information about the FP8 formats, see the OCP 8-bit Floating Point Specification (OFP8).</p><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-2_0">F8S1, bits [2:0]</h4><div class="field">
      <p>First FP8 input data stream format for multiplication instructions with FP8 operands, and the corresponding instructions that convert an FP8 format to other floating-point formats.</p>
    <table class="valuetable"><tr><th>F8S1</th><th>Meaning</th></tr><tr><td class="bitfield">0b000</td><td>
          <p>OFP8 E5M2 format.</p>
        </td></tr><tr><td class="bitfield">0b001</td><td>
          <p>OFP8 E4M3 format.</p>
        </td></tr></table><p>All other values are reserved.</p>
<p>Reserved values identify an unsupported format and behave as described in Reserved values in System and memory-mapped registers and translation table entries.</p>
<p>Additionally FP8 instructions are permitted to treat FP8 input values with an unsupported format as a signaling NaN.</p>
<p>It is software's responsibility to check that a format value is supported in ID_AA64FPFR0_EL1[7:0], before writing it to this field.</p>
<p>For more information about the FP8 formats, see the OCP 8-bit Floating Point Specification (OFP8).</p><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><div class="access_mechanisms"><h2>Accessing FPMR</h2><p>Accesses to this register use the following encodings in the System register encoding space:</p><div><h4 class="assembler">MRS &lt;Xt&gt;, FPMR</h4></div><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b011</td><td>0b0100</td><td>0b0100</td><td>0b010</td></tr></table><p class="pseudocode">
if !(IsFeatureImplemented(FEAT_FPMR) &amp;&amp; IsFeatureImplemented(FEAT_AA64)) then
    Undefined();
elsif PSTATE.EL == EL0 then
    if HaveEL(EL3) &amp;&amp; EL3SDDUndefPriority() &amp;&amp; SCR_EL3().EnFPM == '0' then
        Undefined();
    elsif HaveEL(EL3) &amp;&amp; EL3SDDUndefPriority() &amp;&amp; CPTR_EL3().TFP == '1' then
        Undefined();
    elsif !ELIsInHost(EL0) &amp;&amp; SCTLR_EL1().EnFPM == '0' then
        if EL2Enabled() &amp;&amp; HCR_EL2().TGE == '1' then
            AArch64_SystemAccessTrap(EL2, 0x18);
        else
            AArch64_SystemAccessTrap(EL1, 0x18);
        end;
    elsif ELIsInHost(EL0) &amp;&amp; SCTLR_EL2().EnFPM == '0' then
        AArch64_SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() &amp;&amp; !ELIsInHost(EL0) &amp;&amp; ((HaveEL(EL3) &amp;&amp; SCR_EL3().HXEn == '0') || HCRX_EL2().EnFPM == '0') then
        AArch64_SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) &amp;&amp; SCR_EL3().EnFPM == '0' then
        if EL3SDDUndef() then
            Undefined();
        else
            AArch64_SystemAccessTrap(EL3, 0x18);
        end;
    elsif !ELIsInHost(EL0) &amp;&amp; CPACR_EL1().FPEN != '11' then
        if EL2Enabled() &amp;&amp; HCR_EL2().TGE == '1' then
            AArch64_SystemAccessTrap(EL2, 0x00);
        else
            AArch64_SystemAccessTrap(EL1, 0x07);
        end;
    elsif ELIsInHost(EL0) &amp;&amp; CPTR_EL2().FPEN != '11' then
        AArch64_SystemAccessTrap(EL2, 0x07);
    elsif ELIsInHost(EL2) &amp;&amp; CPTR_EL2().FPEN IN {'x0'} then
        AArch64_SystemAccessTrap(EL2, 0x07);
    elsif EL2Enabled() &amp;&amp; !ELIsInHost(EL2) &amp;&amp; CPTR_EL2().TFP == '1' then
        AArch64_SystemAccessTrap(EL2, 0x07);
    elsif HaveEL(EL3) &amp;&amp; CPTR_EL3().TFP == '1' then
        if EL3SDDUndef() then
            Undefined();
        else
            AArch64_SystemAccessTrap(EL3, 0x07);
        end;
    else
        X{64}(t) = FPMR();
    end;
elsif PSTATE.EL == EL1 then
    if HaveEL(EL3) &amp;&amp; EL3SDDUndefPriority() &amp;&amp; SCR_EL3().EnFPM == '0' then
        Undefined();
    elsif HaveEL(EL3) &amp;&amp; EL3SDDUndefPriority() &amp;&amp; CPTR_EL3().TFP == '1' then
        Undefined();
    elsif EL2Enabled() &amp;&amp; !ELIsInHost(EL0) &amp;&amp; ((HaveEL(EL3) &amp;&amp; SCR_EL3().HXEn == '0') || HCRX_EL2().EnFPM == '0') then
        AArch64_SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) &amp;&amp; SCR_EL3().EnFPM == '0' then
        if EL3SDDUndef() then
            Undefined();
        else
            AArch64_SystemAccessTrap(EL3, 0x18);
        end;
    elsif CPACR_EL1().FPEN IN {'x0'} then
        AArch64_SystemAccessTrap(EL1, 0x07);
    elsif EL2Enabled() &amp;&amp; !ELIsInHost(EL2) &amp;&amp; CPTR_EL2().TFP == '1' then
        AArch64_SystemAccessTrap(EL2, 0x07);
    elsif ELIsInHost(EL2) &amp;&amp; CPTR_EL2().FPEN IN {'x0'} then
        AArch64_SystemAccessTrap(EL2, 0x07);
    elsif HaveEL(EL3) &amp;&amp; CPTR_EL3().TFP == '1' then
        if EL3SDDUndef() then
            Undefined();
        else
            AArch64_SystemAccessTrap(EL3, 0x07);
        end;
    else
        X{64}(t) = FPMR();
    end;
elsif PSTATE.EL == EL2 then
    if HaveEL(EL3) &amp;&amp; EL3SDDUndefPriority() &amp;&amp; SCR_EL3().EnFPM == '0' then
        Undefined();
    elsif HaveEL(EL3) &amp;&amp; EL3SDDUndefPriority() &amp;&amp; CPTR_EL3().TFP == '1' then
        Undefined();
    elsif HaveEL(EL3) &amp;&amp; SCR_EL3().EnFPM == '0' then
        if EL3SDDUndef() then
            Undefined();
        else
            AArch64_SystemAccessTrap(EL3, 0x18);
        end;
    elsif !ELIsInHost(EL2) &amp;&amp; CPTR_EL2().TFP == '1' then
        AArch64_SystemAccessTrap(EL2, 0x07);
    elsif ELIsInHost(EL2) &amp;&amp; CPTR_EL2().FPEN IN {'x0'} then
        AArch64_SystemAccessTrap(EL2, 0x07);
    elsif HaveEL(EL3) &amp;&amp; CPTR_EL3().TFP == '1' then
        if EL3SDDUndef() then
            Undefined();
        else
            AArch64_SystemAccessTrap(EL3, 0x07);
        end;
    else
        X{64}(t) = FPMR();
    end;
elsif PSTATE.EL == EL3 then
    if CPTR_EL3().TFP == '1' then
        AArch64_SystemAccessTrap(EL3, 0x07);
    else
        X{64}(t) = FPMR();
    end;
end;
                </p><div><h4 class="assembler">MSR FPMR, &lt;Xt&gt;</h4></div><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b011</td><td>0b0100</td><td>0b0100</td><td>0b010</td></tr></table><p class="pseudocode">
if !(IsFeatureImplemented(FEAT_FPMR) &amp;&amp; IsFeatureImplemented(FEAT_AA64)) then
    Undefined();
elsif PSTATE.EL == EL0 then
    if HaveEL(EL3) &amp;&amp; EL3SDDUndefPriority() &amp;&amp; SCR_EL3().EnFPM == '0' then
        Undefined();
    elsif HaveEL(EL3) &amp;&amp; EL3SDDUndefPriority() &amp;&amp; CPTR_EL3().TFP == '1' then
        Undefined();
    elsif !ELIsInHost(EL0) &amp;&amp; SCTLR_EL1().EnFPM == '0' then
        if EL2Enabled() &amp;&amp; HCR_EL2().TGE == '1' then
            AArch64_SystemAccessTrap(EL2, 0x18);
        else
            AArch64_SystemAccessTrap(EL1, 0x18);
        end;
    elsif ELIsInHost(EL0) &amp;&amp; SCTLR_EL2().EnFPM == '0' then
        AArch64_SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() &amp;&amp; !ELIsInHost(EL0) &amp;&amp; ((HaveEL(EL3) &amp;&amp; SCR_EL3().HXEn == '0') || HCRX_EL2().EnFPM == '0') then
        AArch64_SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) &amp;&amp; SCR_EL3().EnFPM == '0' then
        if EL3SDDUndef() then
            Undefined();
        else
            AArch64_SystemAccessTrap(EL3, 0x18);
        end;
    elsif !ELIsInHost(EL0) &amp;&amp; CPACR_EL1().FPEN != '11' then
        if EL2Enabled() &amp;&amp; HCR_EL2().TGE == '1' then
            AArch64_SystemAccessTrap(EL2, 0x00);
        else
            AArch64_SystemAccessTrap(EL1, 0x07);
        end;
    elsif ELIsInHost(EL0) &amp;&amp; CPTR_EL2().FPEN != '11' then
        AArch64_SystemAccessTrap(EL2, 0x07);
    elsif ELIsInHost(EL2) &amp;&amp; CPTR_EL2().FPEN IN {'x0'} then
        AArch64_SystemAccessTrap(EL2, 0x07);
    elsif EL2Enabled() &amp;&amp; !ELIsInHost(EL2) &amp;&amp; CPTR_EL2().TFP == '1' then
        AArch64_SystemAccessTrap(EL2, 0x07);
    elsif HaveEL(EL3) &amp;&amp; CPTR_EL3().TFP == '1' then
        if EL3SDDUndef() then
            Undefined();
        else
            AArch64_SystemAccessTrap(EL3, 0x07);
        end;
    else
        FPMR() = X{64}(t);
    end;
elsif PSTATE.EL == EL1 then
    if HaveEL(EL3) &amp;&amp; EL3SDDUndefPriority() &amp;&amp; SCR_EL3().EnFPM == '0' then
        Undefined();
    elsif HaveEL(EL3) &amp;&amp; EL3SDDUndefPriority() &amp;&amp; CPTR_EL3().TFP == '1' then
        Undefined();
    elsif EL2Enabled() &amp;&amp; !ELIsInHost(EL0) &amp;&amp; ((HaveEL(EL3) &amp;&amp; SCR_EL3().HXEn == '0') || HCRX_EL2().EnFPM == '0') then
        AArch64_SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) &amp;&amp; SCR_EL3().EnFPM == '0' then
        if EL3SDDUndef() then
            Undefined();
        else
            AArch64_SystemAccessTrap(EL3, 0x18);
        end;
    elsif CPACR_EL1().FPEN IN {'x0'} then
        AArch64_SystemAccessTrap(EL1, 0x07);
    elsif EL2Enabled() &amp;&amp; !ELIsInHost(EL2) &amp;&amp; CPTR_EL2().TFP == '1' then
        AArch64_SystemAccessTrap(EL2, 0x07);
    elsif ELIsInHost(EL2) &amp;&amp; CPTR_EL2().FPEN IN {'x0'} then
        AArch64_SystemAccessTrap(EL2, 0x07);
    elsif HaveEL(EL3) &amp;&amp; CPTR_EL3().TFP == '1' then
        if EL3SDDUndef() then
            Undefined();
        else
            AArch64_SystemAccessTrap(EL3, 0x07);
        end;
    else
        FPMR() = X{64}(t);
    end;
elsif PSTATE.EL == EL2 then
    if HaveEL(EL3) &amp;&amp; EL3SDDUndefPriority() &amp;&amp; SCR_EL3().EnFPM == '0' then
        Undefined();
    elsif HaveEL(EL3) &amp;&amp; EL3SDDUndefPriority() &amp;&amp; CPTR_EL3().TFP == '1' then
        Undefined();
    elsif HaveEL(EL3) &amp;&amp; SCR_EL3().EnFPM == '0' then
        if EL3SDDUndef() then
            Undefined();
        else
            AArch64_SystemAccessTrap(EL3, 0x18);
        end;
    elsif !ELIsInHost(EL2) &amp;&amp; CPTR_EL2().TFP == '1' then
        AArch64_SystemAccessTrap(EL2, 0x07);
    elsif ELIsInHost(EL2) &amp;&amp; CPTR_EL2().FPEN IN {'x0'} then
        AArch64_SystemAccessTrap(EL2, 0x07);
    elsif HaveEL(EL3) &amp;&amp; CPTR_EL3().TFP == '1' then
        if EL3SDDUndef() then
            Undefined();
        else
            AArch64_SystemAccessTrap(EL3, 0x07);
        end;
    else
        FPMR() = X{64}(t);
    end;
elsif PSTATE.EL == EL3 then
    if CPTR_EL3().TFP == '1' then
        AArch64_SystemAccessTrap(EL3, 0x07);
    else
        FPMR() = X{64}(t);
    end;
end;
                </p></div><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">2025-10-24 11:39:28, 2025-09_rel_asl1</p><p class="copyconf">Copyright Â© 2010-2025 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
