{"vcs1":{"timestamp_begin":1681484167.119120394, "rt":0.91, "ut":0.16, "st":0.12}}
{"vcselab":{"timestamp_begin":1681484168.063262852, "rt":0.99, "ut":0.20, "st":0.12}}
{"link":{"timestamp_begin":1681484169.072732896, "rt":0.59, "ut":0.06, "st":0.33}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681484166.824726446}
{"VCS_COMP_START_TIME": 1681484166.824726446}
{"VCS_COMP_END_TIME": 1681484170.285121232}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338280}}
{"stitch_vcselab": {"peak_mem": 222600}}
