[DEBUG] The public device information is:
[DEBUG] Device type:         0x6
[DEBUG] Firmware version:    0x12
[DEBUG] Support FMC0:        0x1
[DEBUG] Support FMC1:        0x1
[DEBUG] Status reg number:   8
[DEBUG] Control reg number:  6
[DEBUG] Interface slaves:    6
[DEBUG] Other slave type:    0x2
[INFO] 
AFCK ID:  0x6166
[INFO] 
AFCK MAC: fc:00:00:00:61:66
[INFO] Start to configure AFCK
[INFO] Clock delay = 72
[INFO] Data delays = [0, 2, 3, 4, 5]
[DEBUG] eos test result: [True, True, True, True, True]
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r  0 c61 val 0x  61
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r  0 c61 val 0x  61
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3d878
[DEBUG] Initial written value. val 97
[DEBUG] read_val 97
[DEBUG] Register value set correctly: [  0,  61,   97 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r  0 c59 val 0x  69
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r  0 c59 val 0x  69
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3da50
[DEBUG] Initial written value. val 105
[DEBUG] read_val 105
[DEBUG] Register value set correctly: [  0,  59,  105 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r  0 c57 val 0x  62
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r  0 c57 val 0x  62
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3d8aa
[DEBUG] Initial written value. val 98
[DEBUG] read_val 98
[DEBUG] Register value set correctly: [  0,  57,   98 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r  0 c55 val 0x  53
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r  0 c55 val 0x  53
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3d4c6
[DEBUG] Initial written value. val 83
[DEBUG] read_val 83
[DEBUG] Register value set correctly: [  0,  55,   83 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r  0 c53 val 0x  67
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r  0 c53 val 0x  67
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3d9dc
[DEBUG] Initial written value. val 103
[DEBUG] read_val 103
[DEBUG] Register value set correctly: [  0,  53,  103 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r  0 c51 val 0x  6a
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r  0 c51 val 0x  6a
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3dab3
[DEBUG] Initial written value. val 106
[DEBUG] read_val 106
[DEBUG] Register value set correctly: [  0,  51,  106 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r  0 c49 val 0x  6c
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r  0 c49 val 0x  6c
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3db0a
[DEBUG] Initial written value. val 108
[DEBUG] read_val 108
[DEBUG] Register value set correctly: [  0,  49,  108 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r  0 c47 val 0x  6a
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r  0 c47 val 0x  6a
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3daa5
[DEBUG] Initial written value. val 106
[DEBUG] read_val 106
[DEBUG] Register value set correctly: [  0,  47,  106 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r  0 c45 val 0x  69
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r  0 c45 val 0x  69
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3da7c
[DEBUG] Initial written value. val 105
[DEBUG] read_val 105
[DEBUG] Register value set correctly: [  0,  45,  105 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r  0 c43 val 0x  6c
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r  0 c43 val 0x  6c
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3db17
[DEBUG] Initial written value. val 108
[DEBUG] read_val 108
[DEBUG] Register value set correctly: [  0,  43,  108 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r  0 c41 val 0x  6b
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r  0 c41 val 0x  6b
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3daeb
[DEBUG] Initial written value. val 107
[DEBUG] read_val 107
[DEBUG] Register value set correctly: [  0,  41,  107 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r  0 c39 val 0x  78
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r  0 c39 val 0x  78
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3de00
[DEBUG] Initial written value. val 120
[DEBUG] read_val 120
[DEBUG] Register value set correctly: [  0,  39,  120 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r  0 c37 val 0x  77
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r  0 c37 val 0x  77
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3dddf
[DEBUG] Initial written value. val 119
[DEBUG] read_val 119
[DEBUG] Register value set correctly: [  0,  37,  119 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r  0 c35 val 0x  72
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r  0 c35 val 0x  72
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3dcb4
[DEBUG] Initial written value. val 114
[DEBUG] read_val 114
[DEBUG] Register value set correctly: [  0,  35,  114 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r  0 c33 val 0x  7b
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r  0 c33 val 0x  7b
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3decf
[DEBUG] Initial written value. val 123
[DEBUG] read_val 123
[DEBUG] Register value set correctly: [  0,  33,  123 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r  0 c31 val 0x  82
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r  0 c31 val 0x  82
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e0a5
[DEBUG] Initial written value. val 130
[DEBUG] read_val 130
[DEBUG] Register value set correctly: [  0,  31,  130 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r  0 c29 val 0x  7a
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r  0 c29 val 0x  7a
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3debb
[DEBUG] Initial written value. val 122
[DEBUG] read_val 122
[DEBUG] Register value set correctly: [  0,  29,  122 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r  0 c27 val 0x  7b
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r  0 c27 val 0x  7b
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3ded2
[DEBUG] Initial written value. val 123
[DEBUG] read_val 123
[DEBUG] Register value set correctly: [  0,  27,  123 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r  0 c25 val 0x  7d
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r  0 c25 val 0x  7d
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3df6b
[DEBUG] Initial written value. val 125
[DEBUG] read_val 125
[DEBUG] Register value set correctly: [  0,  25,  125 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r  0 c23 val 0x  83
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r  0 c23 val 0x  83
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e0c7
[DEBUG] Initial written value. val 131
[DEBUG] read_val 131
[DEBUG] Register value set correctly: [  0,  23,  131 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r  0 c21 val 0x  84
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r  0 c21 val 0x  84
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e11c
[DEBUG] Initial written value. val 132
[DEBUG] read_val 132
[DEBUG] Register value set correctly: [  0,  21,  132 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r  0 c19 val 0x  7a
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r  0 c19 val 0x  7a
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3deb0
[DEBUG] Initial written value. val 122
[DEBUG] read_val 122
[DEBUG] Register value set correctly: [  0,  19,  122 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r  0 c17 val 0x  86
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r  0 c17 val 0x  86
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e18b
[DEBUG] Initial written value. val 134
[DEBUG] read_val 134
[DEBUG] Register value set correctly: [  0,  17,  134 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r  0 c15 val 0x  85
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r  0 c15 val 0x  85
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e163
[DEBUG] Initial written value. val 133
[DEBUG] read_val 133
[DEBUG] Register value set correctly: [  0,  15,  133 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r  0 c13 val 0x  86
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r  0 c13 val 0x  86
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e1ba
[DEBUG] Initial written value. val 134
[DEBUG] read_val 134
[DEBUG] Register value set correctly: [  0,  13,  134 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r  0 c11 val 0x  90
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r  0 c11 val 0x  90
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e416
[DEBUG] Initial written value. val 144
[DEBUG] read_val 144
[DEBUG] Register value set correctly: [  0,  11,  144 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r  0 c 9 val 0x  82
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r  0 c 9 val 0x  82
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e0ae
[DEBUG] Initial written value. val 130
[DEBUG] read_val 130
[DEBUG] Register value set correctly: [  0,   9,  130 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r  0 c 7 val 0x  84
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r  0 c 7 val 0x  84
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e101
[DEBUG] Initial written value. val 132
[DEBUG] read_val 132
[DEBUG] Register value set correctly: [  0,   7,  132 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r  0 c 5 val 0x  97
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r  0 c 5 val 0x  97
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e5db
[DEBUG] Initial written value. val 151
[DEBUG] read_val 151
[DEBUG] Register value set correctly: [  0,   5,  151 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r  0 c 3 val 0x  92
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r  0 c 3 val 0x  92
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e4b0
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [  0,   3,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r  0 c 1 val 0x  94
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r  0 c 1 val 0x  94
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e509
[DEBUG] Initial written value. val 148
[DEBUG] read_val 148
[DEBUG] Register value set correctly: [  0,   1,  148 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r  0 c67 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r  0 c67 val 0x   0
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3c021
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [  0,  67,    0 ]
[DEBUG] Return val = 0x00a3c02a
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r  1 c61 val 0x  6a
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r  1 c61 val 0x  6a
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3da82
[DEBUG] Initial written value. val 106
[DEBUG] read_val 106
[DEBUG] Register value set correctly: [  1,  61,  106 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r  1 c59 val 0x  73
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r  1 c59 val 0x  73
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3dcdd
[DEBUG] Initial written value. val 115
[DEBUG] read_val 115
[DEBUG] Register value set correctly: [  1,  59,  115 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r  1 c57 val 0x  6c
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r  1 c57 val 0x  6c
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3db30
[DEBUG] Initial written value. val 108
[DEBUG] read_val 108
[DEBUG] Register value set correctly: [  1,  57,  108 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r  1 c55 val 0x  73
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r  1 c55 val 0x  73
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3dccb
[DEBUG] Initial written value. val 115
[DEBUG] read_val 115
[DEBUG] Register value set correctly: [  1,  55,  115 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r  1 c53 val 0x  75
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r  1 c53 val 0x  75
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3dd64
[DEBUG] Initial written value. val 117
[DEBUG] read_val 117
[DEBUG] Register value set correctly: [  1,  53,  117 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r  1 c51 val 0x  79
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r  1 c51 val 0x  79
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3de7f
[DEBUG] Initial written value. val 121
[DEBUG] read_val 121
[DEBUG] Register value set correctly: [  1,  51,  121 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r  1 c49 val 0x  77
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r  1 c49 val 0x  77
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3ddd4
[DEBUG] Initial written value. val 119
[DEBUG] read_val 119
[DEBUG] Register value set correctly: [  1,  49,  119 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r  1 c47 val 0x  83
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r  1 c47 val 0x  83
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e0eb
[DEBUG] Initial written value. val 131
[DEBUG] read_val 131
[DEBUG] Register value set correctly: [  1,  47,  131 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r  1 c45 val 0x  79
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r  1 c45 val 0x  79
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3de45
[DEBUG] Initial written value. val 121
[DEBUG] read_val 121
[DEBUG] Register value set correctly: [  1,  45,  121 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r  1 c43 val 0x  83
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r  1 c43 val 0x  83
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e0da
[DEBUG] Initial written value. val 131
[DEBUG] read_val 131
[DEBUG] Register value set correctly: [  1,  43,  131 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r  1 c41 val 0x  81
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r  1 c41 val 0x  81
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e077
[DEBUG] Initial written value. val 129
[DEBUG] read_val 129
[DEBUG] Register value set correctly: [  1,  41,  129 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r  1 c39 val 0x  89
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r  1 c39 val 0x  89
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e249
[DEBUG] Initial written value. val 137
[DEBUG] read_val 137
[DEBUG] Register value set correctly: [  1,  39,  137 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r  1 c37 val 0x  82
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r  1 c37 val 0x  82
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e0a5
[DEBUG] Initial written value. val 130
[DEBUG] read_val 130
[DEBUG] Register value set correctly: [  1,  37,  130 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r  1 c35 val 0x  83
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r  1 c35 val 0x  83
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e0fd
[DEBUG] Initial written value. val 131
[DEBUG] read_val 131
[DEBUG] Register value set correctly: [  1,  35,  131 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r  1 c33 val 0x  87
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r  1 c33 val 0x  87
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e1d3
[DEBUG] Initial written value. val 135
[DEBUG] read_val 135
[DEBUG] Register value set correctly: [  1,  33,  135 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r  1 c31 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r  1 c31 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [  1,  31,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r  1 c29 val 0x  86
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r  1 c29 val 0x  86
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e180
[DEBUG] Initial written value. val 134
[DEBUG] read_val 134
[DEBUG] Register value set correctly: [  1,  29,  134 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r  1 c27 val 0x  91
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r  1 c27 val 0x  91
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e458
[DEBUG] Initial written value. val 145
[DEBUG] read_val 145
[DEBUG] Register value set correctly: [  1,  27,  145 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r  1 c25 val 0x  95
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r  1 c25 val 0x  95
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e576
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [  1,  25,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r  1 c23 val 0x  9b
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r  1 c23 val 0x  9b
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e6cb
[DEBUG] Initial written value. val 155
[DEBUG] read_val 155
[DEBUG] Register value set correctly: [  1,  23,  155 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r  1 c21 val 0x  89
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r  1 c21 val 0x  89
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e265
[DEBUG] Initial written value. val 137
[DEBUG] read_val 137
[DEBUG] Register value set correctly: [  1,  21,  137 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r  1 c19 val 0x  8b
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r  1 c19 val 0x  8b
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e2f9
[DEBUG] Initial written value. val 139
[DEBUG] read_val 139
[DEBUG] Register value set correctly: [  1,  19,  139 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r  1 c17 val 0x  94
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r  1 c17 val 0x  94
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e514
[DEBUG] Initial written value. val 148
[DEBUG] read_val 148
[DEBUG] Register value set correctly: [  1,  17,  148 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r  1 c15 val 0x  8b
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r  1 c15 val 0x  8b
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e2ef
[DEBUG] Initial written value. val 139
[DEBUG] read_val 139
[DEBUG] Register value set correctly: [  1,  15,  139 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r  1 c13 val 0x  95
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r  1 c13 val 0x  95
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e547
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [  1,  13,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r  1 c11 val 0x  9a
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r  1 c11 val 0x  9a
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e698
[DEBUG] Initial written value. val 154
[DEBUG] read_val 154
[DEBUG] Register value set correctly: [  1,  11,  154 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r  1 c 9 val 0x  97
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r  1 c 9 val 0x  97
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e5f7
[DEBUG] Initial written value. val 151
[DEBUG] read_val 151
[DEBUG] Register value set correctly: [  1,   9,  151 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r  1 c 7 val 0x  9a
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r  1 c 7 val 0x  9a
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e68e
[DEBUG] Initial written value. val 154
[DEBUG] read_val 154
[DEBUG] Register value set correctly: [  1,   7,  154 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r  1 c 5 val 0x  a5
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r  1 c 5 val 0x  a5
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e965
[DEBUG] Initial written value. val 165
[DEBUG] read_val 165
[DEBUG] Register value set correctly: [  1,   5,  165 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r  1 c 3 val 0x  95
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r  1 c 3 val 0x  95
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e57d
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [  1,   3,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r  1 c 1 val 0x  9b
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r  1 c 1 val 0x  9b
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e6d6
[DEBUG] Initial written value. val 155
[DEBUG] read_val 155
[DEBUG] Register value set correctly: [  1,   1,  155 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r  1 c67 val 0x   c
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r  1 c67 val 0x   c
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3c32c
[DEBUG] Initial written value. val 12
[DEBUG] read_val 12
[DEBUG] Register value set correctly: [  1,  67,   12 ]
[DEBUG] Return val = 0x00a3c331
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r  2 c61 val 0x  75
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r  2 c61 val 0x  75
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3dd48
[DEBUG] Initial written value. val 117
[DEBUG] read_val 117
[DEBUG] Register value set correctly: [  2,  61,  117 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r  2 c59 val 0x  78
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r  2 c59 val 0x  78
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3de27
[DEBUG] Initial written value. val 120
[DEBUG] read_val 120
[DEBUG] Register value set correctly: [  2,  59,  120 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r  2 c57 val 0x  76
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r  2 c57 val 0x  76
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3ddbd
[DEBUG] Initial written value. val 118
[DEBUG] read_val 118
[DEBUG] Register value set correctly: [  2,  57,  118 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r  2 c55 val 0x  72
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r  2 c55 val 0x  72
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3dc93
[DEBUG] Initial written value. val 114
[DEBUG] read_val 114
[DEBUG] Register value set correctly: [  2,  55,  114 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r  2 c53 val 0x  74
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r  2 c53 val 0x  74
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3dd2a
[DEBUG] Initial written value. val 116
[DEBUG] read_val 116
[DEBUG] Register value set correctly: [  2,  53,  116 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r  2 c51 val 0x  76
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r  2 c51 val 0x  76
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3dd87
[DEBUG] Initial written value. val 118
[DEBUG] read_val 118
[DEBUG] Register value set correctly: [  2,  51,  118 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r  2 c49 val 0x  7a
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r  2 c49 val 0x  7a
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3de9c
[DEBUG] Initial written value. val 122
[DEBUG] read_val 122
[DEBUG] Register value set correctly: [  2,  49,  122 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r  2 c47 val 0x  75
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r  2 c47 val 0x  75
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3dd72
[DEBUG] Initial written value. val 117
[DEBUG] read_val 117
[DEBUG] Register value set correctly: [  2,  47,  117 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r  2 c45 val 0x  79
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r  2 c45 val 0x  79
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3de4e
[DEBUG] Initial written value. val 121
[DEBUG] read_val 121
[DEBUG] Register value set correctly: [  2,  45,  121 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r  2 c43 val 0x  84
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r  2 c43 val 0x  84
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e126
[DEBUG] Initial written value. val 132
[DEBUG] read_val 132
[DEBUG] Register value set correctly: [  2,  43,  132 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r  2 c41 val 0x  85
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r  2 c41 val 0x  85
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e17e
[DEBUG] Initial written value. val 133
[DEBUG] read_val 133
[DEBUG] Register value set correctly: [  2,  41,  133 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r  2 c39 val 0x  85
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r  2 c39 val 0x  85
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e152
[DEBUG] Initial written value. val 133
[DEBUG] read_val 133
[DEBUG] Register value set correctly: [  2,  39,  133 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r  2 c37 val 0x  83
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r  2 c37 val 0x  83
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e0eb
[DEBUG] Initial written value. val 131
[DEBUG] read_val 131
[DEBUG] Register value set correctly: [  2,  37,  131 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r  2 c35 val 0x  89
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r  2 c35 val 0x  89
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e242
[DEBUG] Initial written value. val 137
[DEBUG] read_val 137
[DEBUG] Register value set correctly: [  2,  35,  137 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r  2 c33 val 0x  83
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r  2 c33 val 0x  83
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e0da
[DEBUG] Initial written value. val 131
[DEBUG] read_val 131
[DEBUG] Register value set correctly: [  2,  33,  131 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r  2 c31 val 0x  87
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r  2 c31 val 0x  87
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e1f4
[DEBUG] Initial written value. val 135
[DEBUG] read_val 135
[DEBUG] Register value set correctly: [  2,  31,  135 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r  2 c29 val 0x  83
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r  2 c29 val 0x  83
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e0cc
[DEBUG] Initial written value. val 131
[DEBUG] read_val 131
[DEBUG] Register value set correctly: [  2,  29,  131 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r  2 c27 val 0x  86
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r  2 c27 val 0x  86
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e1a7
[DEBUG] Initial written value. val 134
[DEBUG] read_val 134
[DEBUG] Register value set correctly: [  2,  27,  134 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r  2 c25 val 0x  84
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r  2 c25 val 0x  84
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e13b
[DEBUG] Initial written value. val 132
[DEBUG] read_val 132
[DEBUG] Register value set correctly: [  2,  25,  132 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r  2 c23 val 0x  91
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r  2 c23 val 0x  91
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e453
[DEBUG] Initial written value. val 145
[DEBUG] read_val 145
[DEBUG] Register value set correctly: [  2,  23,  145 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r  2 c21 val 0x  93
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r  2 c21 val 0x  93
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e4e8
[DEBUG] Initial written value. val 147
[DEBUG] read_val 147
[DEBUG] Register value set correctly: [  2,  21,  147 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r  2 c19 val 0x  86
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r  2 c19 val 0x  86
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e180
[DEBUG] Initial written value. val 134
[DEBUG] read_val 134
[DEBUG] Register value set correctly: [  2,  19,  134 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r  2 c17 val 0x  90
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r  2 c17 val 0x  90
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e41d
[DEBUG] Initial written value. val 144
[DEBUG] read_val 144
[DEBUG] Register value set correctly: [  2,  17,  144 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r  2 c15 val 0x  92
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r  2 c15 val 0x  92
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e4b0
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [  2,  15,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r  2 c13 val 0x  9b
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r  2 c13 val 0x  9b
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e6cb
[DEBUG] Initial written value. val 155
[DEBUG] read_val 155
[DEBUG] Register value set correctly: [  2,  13,  155 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r  2 c11 val 0x  a2
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r  2 c11 val 0x  a2
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e8a3
[DEBUG] Initial written value. val 162
[DEBUG] read_val 162
[DEBUG] Register value set correctly: [  2,  11,  162 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r  2 c 9 val 0x  98
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r  2 c 9 val 0x  98
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e63e
[DEBUG] Initial written value. val 152
[DEBUG] read_val 152
[DEBUG] Register value set correctly: [  2,   9,  152 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r  2 c 7 val 0x  96
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r  2 c 7 val 0x  96
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e595
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [  2,   7,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r  2 c 5 val 0x  96
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r  2 c 5 val 0x  96
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e5af
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [  2,   5,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r  2 c 3 val 0x  a5
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r  2 c 3 val 0x  a5
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e942
[DEBUG] Initial written value. val 165
[DEBUG] read_val 165
[DEBUG] Register value set correctly: [  2,   3,  165 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r  2 c 1 val 0x  9b
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r  2 c 1 val 0x  9b
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e6dd
[DEBUG] Initial written value. val 155
[DEBUG] read_val 155
[DEBUG] Register value set correctly: [  2,   1,  155 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r  2 c67 val 0x   d
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r  2 c67 val 0x   d
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3c374
[DEBUG] Initial written value. val 13
[DEBUG] read_val 13
[DEBUG] Register value set correctly: [  2,  67,   13 ]
[DEBUG] Return val = 0x00a3c37f
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r  3 c61 val 0x  70
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r  3 c61 val 0x  70
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3dc12
[DEBUG] Initial written value. val 112
[DEBUG] read_val 112
[DEBUG] Register value set correctly: [  3,  61,  112 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r  3 c59 val 0x  82
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r  3 c59 val 0x  82
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e0ae
[DEBUG] Initial written value. val 130
[DEBUG] read_val 130
[DEBUG] Register value set correctly: [  3,  59,  130 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r  3 c57 val 0x  73
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r  3 c57 val 0x  73
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3dcc0
[DEBUG] Initial written value. val 115
[DEBUG] read_val 115
[DEBUG] Register value set correctly: [  3,  57,  115 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r  3 c55 val 0x  70
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r  3 c55 val 0x  70
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3dc19
[DEBUG] Initial written value. val 112
[DEBUG] read_val 112
[DEBUG] Register value set correctly: [  3,  55,  112 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r  3 c53 val 0x  73
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r  3 c53 val 0x  73
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3dcf1
[DEBUG] Initial written value. val 115
[DEBUG] read_val 115
[DEBUG] Register value set correctly: [  3,  53,  115 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r  3 c51 val 0x  76
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r  3 c51 val 0x  76
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3dd8c
[DEBUG] Initial written value. val 118
[DEBUG] read_val 118
[DEBUG] Register value set correctly: [  3,  51,  118 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r  3 c49 val 0x  75
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r  3 c49 val 0x  75
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3dd64
[DEBUG] Initial written value. val 117
[DEBUG] read_val 117
[DEBUG] Register value set correctly: [  3,  49,  117 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r  3 c47 val 0x  82
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r  3 c47 val 0x  82
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e0b8
[DEBUG] Initial written value. val 130
[DEBUG] read_val 130
[DEBUG] Register value set correctly: [  3,  47,  130 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r  3 c45 val 0x  72
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r  3 c45 val 0x  72
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3dc93
[DEBUG] Initial written value. val 114
[DEBUG] read_val 114
[DEBUG] Register value set correctly: [  3,  45,  114 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r  3 c43 val 0x  79
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r  3 c43 val 0x  79
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3de69
[DEBUG] Initial written value. val 121
[DEBUG] read_val 121
[DEBUG] Register value set correctly: [  3,  43,  121 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r  3 c41 val 0x  83
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r  3 c41 val 0x  83
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e0c7
[DEBUG] Initial written value. val 131
[DEBUG] read_val 131
[DEBUG] Register value set correctly: [  3,  41,  131 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r  3 c39 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r  3 c39 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [  3,  39,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r  3 c37 val 0x  7b
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r  3 c37 val 0x  7b
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3def5
[DEBUG] Initial written value. val 123
[DEBUG] read_val 123
[DEBUG] Register value set correctly: [  3,  37,  123 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r  3 c35 val 0x  89
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r  3 c35 val 0x  89
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e249
[DEBUG] Initial written value. val 137
[DEBUG] read_val 137
[DEBUG] Register value set correctly: [  3,  35,  137 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r  3 c33 val 0x  88
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r  3 c33 val 0x  88
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e220
[DEBUG] Initial written value. val 136
[DEBUG] read_val 136
[DEBUG] Register value set correctly: [  3,  33,  136 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r  3 c31 val 0x  86
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r  3 c31 val 0x  86
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e1ba
[DEBUG] Initial written value. val 134
[DEBUG] read_val 134
[DEBUG] Register value set correctly: [  3,  31,  134 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r  3 c29 val 0x  92
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r  3 c29 val 0x  92
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e497
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [  3,  29,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r  3 c27 val 0x  96
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r  3 c27 val 0x  96
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e5af
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [  3,  27,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r  3 c25 val 0x  93
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r  3 c25 val 0x  93
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e4c4
[DEBUG] Initial written value. val 147
[DEBUG] read_val 147
[DEBUG] Register value set correctly: [  3,  25,  147 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r  3 c23 val 0x  96
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r  3 c23 val 0x  96
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e59e
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [  3,  23,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r  3 c21 val 0x  88
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r  3 c21 val 0x  88
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e236
[DEBUG] Initial written value. val 136
[DEBUG] read_val 136
[DEBUG] Register value set correctly: [  3,  21,  136 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r  3 c19 val 0x  95
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r  3 c19 val 0x  95
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e54c
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [  3,  19,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r  3 c17 val 0x  9c
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r  3 c17 val 0x  9c
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e721
[DEBUG] Initial written value. val 156
[DEBUG] read_val 156
[DEBUG] Register value set correctly: [  3,  17,  156 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r  3 c15 val 0x  99
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r  3 c15 val 0x  99
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e67b
[DEBUG] Initial written value. val 153
[DEBUG] read_val 153
[DEBUG] Register value set correctly: [  3,  15,  153 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r  3 c13 val 0x  a3
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r  3 c13 val 0x  a3
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e8d7
[DEBUG] Initial written value. val 163
[DEBUG] read_val 163
[DEBUG] Register value set correctly: [  3,  13,  163 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r  3 c11 val 0x  9a
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r  3 c11 val 0x  9a
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e6a9
[DEBUG] Initial written value. val 154
[DEBUG] read_val 154
[DEBUG] Register value set correctly: [  3,  11,  154 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r  3 c 9 val 0x  9a
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r  3 c 9 val 0x  9a
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e685
[DEBUG] Initial written value. val 154
[DEBUG] read_val 154
[DEBUG] Register value set correctly: [  3,   9,  154 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r  3 c 7 val 0x  a4
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r  3 c 7 val 0x  a4
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e91a
[DEBUG] Initial written value. val 164
[DEBUG] read_val 164
[DEBUG] Register value set correctly: [  3,   7,  164 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r  3 c 5 val 0x  99
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r  3 c 5 val 0x  99
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e670
[DEBUG] Initial written value. val 153
[DEBUG] read_val 153
[DEBUG] Register value set correctly: [  3,   5,  153 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r  3 c 3 val 0x  a3
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r  3 c 3 val 0x  a3
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e8ca
[DEBUG] Initial written value. val 163
[DEBUG] read_val 163
[DEBUG] Register value set correctly: [  3,   3,  163 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r  3 c 1 val 0x  a7
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r  3 c 1 val 0x  a7
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e9e4
[DEBUG] Initial written value. val 167
[DEBUG] read_val 167
[DEBUG] Register value set correctly: [  3,   1,  167 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r  3 c67 val 0x  19
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r  3 c67 val 0x  19
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3c67e
[DEBUG] Initial written value. val 25
[DEBUG] read_val 25
[DEBUG] Register value set correctly: [  3,  67,   25 ]
[DEBUG] Return val = 0x00a3c644
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r  4 c61 val 0x  6a
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r  4 c61 val 0x  6a
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3da9f
[DEBUG] Initial written value. val 106
[DEBUG] read_val 106
[DEBUG] Register value set correctly: [  4,  61,  106 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r  4 c59 val 0x  73
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r  4 c59 val 0x  73
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3dcf1
[DEBUG] Initial written value. val 115
[DEBUG] read_val 115
[DEBUG] Register value set correctly: [  4,  59,  115 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r  4 c57 val 0x  7d
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r  4 c57 val 0x  7d
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3df4c
[DEBUG] Initial written value. val 125
[DEBUG] read_val 125
[DEBUG] Register value set correctly: [  4,  57,  125 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r  4 c55 val 0x  67
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r  4 c55 val 0x  67
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3d9e6
[DEBUG] Initial written value. val 103
[DEBUG] read_val 103
[DEBUG] Register value set correctly: [  4,  55,  103 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r  4 c53 val 0x  77
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r  4 c53 val 0x  77
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3ddf8
[DEBUG] Initial written value. val 119
[DEBUG] read_val 119
[DEBUG] Register value set correctly: [  4,  53,  119 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r  4 c51 val 0x  78
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r  4 c51 val 0x  78
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3de16
[DEBUG] Initial written value. val 120
[DEBUG] read_val 120
[DEBUG] Register value set correctly: [  4,  51,  120 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r  4 c49 val 0x  74
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r  4 c49 val 0x  74
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3dd2a
[DEBUG] Initial written value. val 116
[DEBUG] read_val 116
[DEBUG] Register value set correctly: [  4,  49,  116 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r  4 c47 val 0x  87
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r  4 c47 val 0x  87
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e1c5
[DEBUG] Initial written value. val 135
[DEBUG] read_val 135
[DEBUG] Register value set correctly: [  4,  47,  135 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r  4 c45 val 0x  76
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r  4 c45 val 0x  76
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3dd9a
[DEBUG] Initial written value. val 118
[DEBUG] read_val 118
[DEBUG] Register value set correctly: [  4,  45,  118 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r  4 c43 val 0x  7a
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r  4 c43 val 0x  7a
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3deb0
[DEBUG] Initial written value. val 122
[DEBUG] read_val 122
[DEBUG] Register value set correctly: [  4,  43,  122 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r  4 c41 val 0x  7b
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r  4 c41 val 0x  7b
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3decf
[DEBUG] Initial written value. val 123
[DEBUG] read_val 123
[DEBUG] Register value set correctly: [  4,  41,  123 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r  4 c39 val 0x  81
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r  4 c39 val 0x  81
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e061
[DEBUG] Initial written value. val 129
[DEBUG] read_val 129
[DEBUG] Register value set correctly: [  4,  39,  129 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r  4 c37 val 0x  7e
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r  4 c37 val 0x  7e
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3dfb9
[DEBUG] Initial written value. val 126
[DEBUG] read_val 126
[DEBUG] Register value set correctly: [  4,  37,  126 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r  4 c35 val 0x  84
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r  4 c35 val 0x  84
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e117
[DEBUG] Initial written value. val 132
[DEBUG] read_val 132
[DEBUG] Register value set correctly: [  4,  35,  132 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r  4 c33 val 0x  8d
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r  4 c33 val 0x  8d
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e36c
[DEBUG] Initial written value. val 141
[DEBUG] read_val 141
[DEBUG] Register value set correctly: [  4,  33,  141 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r  4 c31 val 0x  8c
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r  4 c31 val 0x  8c
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e305
[DEBUG] Initial written value. val 140
[DEBUG] read_val 140
[DEBUG] Register value set correctly: [  4,  31,  140 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r  4 c29 val 0x  91
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r  4 c29 val 0x  91
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e458
[DEBUG] Initial written value. val 145
[DEBUG] read_val 145
[DEBUG] Register value set correctly: [  4,  29,  145 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r  4 c27 val 0x  87
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r  4 c27 val 0x  87
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e1f4
[DEBUG] Initial written value. val 135
[DEBUG] read_val 135
[DEBUG] Register value set correctly: [  4,  27,  135 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r  4 c25 val 0x  8c
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r  4 c25 val 0x  8c
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e30e
[DEBUG] Initial written value. val 140
[DEBUG] read_val 140
[DEBUG] Register value set correctly: [  4,  25,  140 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r  4 c23 val 0x  86
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r  4 c23 val 0x  86
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e1a7
[DEBUG] Initial written value. val 134
[DEBUG] read_val 134
[DEBUG] Register value set correctly: [  4,  23,  134 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r  4 c21 val 0x  89
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r  4 c21 val 0x  89
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e278
[DEBUG] Initial written value. val 137
[DEBUG] read_val 137
[DEBUG] Register value set correctly: [  4,  21,  137 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r  4 c19 val 0x  93
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r  4 c19 val 0x  93
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e4d2
[DEBUG] Initial written value. val 147
[DEBUG] read_val 147
[DEBUG] Register value set correctly: [  4,  19,  147 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r  4 c17 val 0x  97
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r  4 c17 val 0x  97
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e5ea
[DEBUG] Initial written value. val 151
[DEBUG] read_val 151
[DEBUG] Register value set correctly: [  4,  17,  151 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r  4 c15 val 0x  95
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r  4 c15 val 0x  95
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e547
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [  4,  15,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r  4 c13 val 0x  98
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r  4 c13 val 0x  98
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e619
[DEBUG] Initial written value. val 152
[DEBUG] read_val 152
[DEBUG] Register value set correctly: [  4,  13,  152 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r  4 c11 val 0x  a0
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r  4 c11 val 0x  a0
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e834
[DEBUG] Initial written value. val 160
[DEBUG] read_val 160
[DEBUG] Register value set correctly: [  4,  11,  160 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r  4 c 9 val 0x  99
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r  4 c 9 val 0x  99
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e64a
[DEBUG] Initial written value. val 153
[DEBUG] read_val 153
[DEBUG] Register value set correctly: [  4,   9,  153 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r  4 c 7 val 0x  99
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r  4 c 7 val 0x  99
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e666
[DEBUG] Initial written value. val 153
[DEBUG] read_val 153
[DEBUG] Register value set correctly: [  4,   7,  153 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r  4 c 5 val 0x  97
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r  4 c 5 val 0x  97
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e5fc
[DEBUG] Initial written value. val 151
[DEBUG] read_val 151
[DEBUG] Register value set correctly: [  4,   5,  151 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r  4 c 3 val 0x  9b
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r  4 c 3 val 0x  9b
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e6d6
[DEBUG] Initial written value. val 155
[DEBUG] read_val 155
[DEBUG] Register value set correctly: [  4,   3,  155 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r  4 c 1 val 0x  a4
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r  4 c 1 val 0x  a4
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e92b
[DEBUG] Initial written value. val 164
[DEBUG] read_val 164
[DEBUG] Register value set correctly: [  4,   1,  164 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r  4 c67 val 0x   e
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r  4 c67 val 0x   e
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3c381
[DEBUG] Initial written value. val 14
[DEBUG] read_val 14
[DEBUG] Register value set correctly: [  4,  67,   14 ]
[DEBUG] Return val = 0x00a3c38a
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r  5 c61 val 0x  66
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r  5 c61 val 0x  66
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3d9a3
[DEBUG] Initial written value. val 102
[DEBUG] read_val 102
[DEBUG] Register value set correctly: [  5,  61,  102 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r  5 c59 val 0x  71
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r  5 c59 val 0x  71
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3dc7b
[DEBUG] Initial written value. val 113
[DEBUG] read_val 113
[DEBUG] Register value set correctly: [  5,  59,  113 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r  5 c57 val 0x  7e
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r  5 c57 val 0x  7e
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3df95
[DEBUG] Initial written value. val 126
[DEBUG] read_val 126
[DEBUG] Register value set correctly: [  5,  57,  126 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r  5 c55 val 0x  7d
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r  5 c55 val 0x  7d
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3df6b
[DEBUG] Initial written value. val 125
[DEBUG] read_val 125
[DEBUG] Register value set correctly: [  5,  55,  125 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r  5 c53 val 0x  75
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r  5 c53 val 0x  75
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3dd43
[DEBUG] Initial written value. val 117
[DEBUG] read_val 117
[DEBUG] Register value set correctly: [  5,  53,  117 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r  5 c51 val 0x  77
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r  5 c51 val 0x  77
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3dddf
[DEBUG] Initial written value. val 119
[DEBUG] read_val 119
[DEBUG] Register value set correctly: [  5,  51,  119 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r  5 c49 val 0x  77
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r  5 c49 val 0x  77
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3ddf3
[DEBUG] Initial written value. val 119
[DEBUG] read_val 119
[DEBUG] Register value set correctly: [  5,  49,  119 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r  5 c47 val 0x  7d
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r  5 c47 val 0x  7d
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3df4c
[DEBUG] Initial written value. val 125
[DEBUG] read_val 125
[DEBUG] Register value set correctly: [  5,  47,  125 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r  5 c45 val 0x  74
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r  5 c45 val 0x  74
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3dd21
[DEBUG] Initial written value. val 116
[DEBUG] read_val 116
[DEBUG] Register value set correctly: [  5,  45,  116 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r  5 c43 val 0x  83
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r  5 c43 val 0x  83
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e0fd
[DEBUG] Initial written value. val 131
[DEBUG] read_val 131
[DEBUG] Register value set correctly: [  5,  43,  131 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r  5 c41 val 0x  82
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r  5 c41 val 0x  82
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e094
[DEBUG] Initial written value. val 130
[DEBUG] read_val 130
[DEBUG] Register value set correctly: [  5,  41,  130 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r  5 c39 val 0x  7e
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r  5 c39 val 0x  7e
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3dfaf
[DEBUG] Initial written value. val 126
[DEBUG] read_val 126
[DEBUG] Register value set correctly: [  5,  39,  126 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r  5 c37 val 0x  82
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r  5 c37 val 0x  82
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e082
[DEBUG] Initial written value. val 130
[DEBUG] read_val 130
[DEBUG] Register value set correctly: [  5,  37,  130 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r  5 c35 val 0x  84
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r  5 c35 val 0x  84
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e11c
[DEBUG] Initial written value. val 132
[DEBUG] read_val 132
[DEBUG] Register value set correctly: [  5,  35,  132 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r  5 c33 val 0x  86
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r  5 c33 val 0x  86
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e1b1
[DEBUG] Initial written value. val 134
[DEBUG] read_val 134
[DEBUG] Register value set correctly: [  5,  33,  134 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r  5 c31 val 0x  81
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r  5 c31 val 0x  81
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e04d
[DEBUG] Initial written value. val 129
[DEBUG] read_val 129
[DEBUG] Register value set correctly: [  5,  31,  129 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r  5 c29 val 0x  85
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r  5 c29 val 0x  85
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e163
[DEBUG] Initial written value. val 133
[DEBUG] read_val 133
[DEBUG] Register value set correctly: [  5,  29,  133 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r  5 c27 val 0x  8c
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r  5 c27 val 0x  8c
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e33f
[DEBUG] Initial written value. val 140
[DEBUG] read_val 140
[DEBUG] Register value set correctly: [  5,  27,  140 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r  5 c25 val 0x  86
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r  5 c25 val 0x  86
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e196
[DEBUG] Initial written value. val 134
[DEBUG] read_val 134
[DEBUG] Register value set correctly: [  5,  25,  134 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r  5 c23 val 0x  9a
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r  5 c23 val 0x  9a
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e6a9
[DEBUG] Initial written value. val 154
[DEBUG] read_val 154
[DEBUG] Register value set correctly: [  5,  23,  154 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r  5 c21 val 0x  95
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r  5 c21 val 0x  95
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e547
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [  5,  21,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r  5 c19 val 0x  87
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r  5 c19 val 0x  87
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e1d8
[DEBUG] Initial written value. val 135
[DEBUG] read_val 135
[DEBUG] Register value set correctly: [  5,  19,  135 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r  5 c17 val 0x  96
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r  5 c17 val 0x  96
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e5b2
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [  5,  17,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r  5 c15 val 0x  96
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r  5 c15 val 0x  96
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e588
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [  5,  15,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r  5 c13 val 0x  9c
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r  5 c13 val 0x  9c
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e721
[DEBUG] Initial written value. val 156
[DEBUG] read_val 156
[DEBUG] Register value set correctly: [  5,  13,  156 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r  5 c11 val 0x  9b
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r  5 c11 val 0x  9b
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e6fa
[DEBUG] Initial written value. val 155
[DEBUG] read_val 155
[DEBUG] Register value set correctly: [  5,  11,  155 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r  5 c 9 val 0x  a2
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r  5 c 9 val 0x  a2
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e892
[DEBUG] Initial written value. val 162
[DEBUG] read_val 162
[DEBUG] Register value set correctly: [  5,   9,  162 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r  5 c 7 val 0x  98
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r  5 c 7 val 0x  98
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e628
[DEBUG] Initial written value. val 152
[DEBUG] read_val 152
[DEBUG] Register value set correctly: [  5,   7,  152 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r  5 c 5 val 0x  a4
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r  5 c 5 val 0x  a4
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e907
[DEBUG] Initial written value. val 164
[DEBUG] read_val 164
[DEBUG] Register value set correctly: [  5,   5,  164 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r  5 c 3 val 0x  98
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r  5 c 3 val 0x  98
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e619
[DEBUG] Initial written value. val 152
[DEBUG] read_val 152
[DEBUG] Register value set correctly: [  5,   3,  152 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r  5 c 1 val 0x  a0
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r  5 c 1 val 0x  a0
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e834
[DEBUG] Initial written value. val 160
[DEBUG] read_val 160
[DEBUG] Register value set correctly: [  5,   1,  160 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r  5 c67 val 0x  14
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r  5 c67 val 0x  14
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3c50c
[DEBUG] Initial written value. val 20
[DEBUG] read_val 20
[DEBUG] Register value set correctly: [  5,  67,   20 ]
[DEBUG] Return val = 0x00a3c511
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r  6 c61 val 0x  73
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r  6 c61 val 0x  73
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3dcec
[DEBUG] Initial written value. val 115
[DEBUG] read_val 115
[DEBUG] Register value set correctly: [  6,  61,  115 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r  6 c59 val 0x  71
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r  6 c59 val 0x  71
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3dc41
[DEBUG] Initial written value. val 113
[DEBUG] read_val 113
[DEBUG] Register value set correctly: [  6,  59,  113 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r  6 c57 val 0x  72
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r  6 c57 val 0x  72
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3dc98
[DEBUG] Initial written value. val 114
[DEBUG] read_val 114
[DEBUG] Register value set correctly: [  6,  57,  114 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r  6 c55 val 0x  6b
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r  6 c55 val 0x  6b
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3daf6
[DEBUG] Initial written value. val 107
[DEBUG] read_val 107
[DEBUG] Register value set correctly: [  6,  55,  107 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r  6 c53 val 0x  7d
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r  6 c53 val 0x  7d
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3df4c
[DEBUG] Initial written value. val 125
[DEBUG] read_val 125
[DEBUG] Register value set correctly: [  6,  53,  125 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r  6 c51 val 0x  74
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r  6 c51 val 0x  74
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3dd21
[DEBUG] Initial written value. val 116
[DEBUG] read_val 116
[DEBUG] Register value set correctly: [  6,  51,  116 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r  6 c49 val 0x  78
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r  6 c49 val 0x  78
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3de3a
[DEBUG] Initial written value. val 120
[DEBUG] read_val 120
[DEBUG] Register value set correctly: [  6,  49,  120 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r  6 c47 val 0x  73
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r  6 c47 val 0x  73
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3dcd6
[DEBUG] Initial written value. val 115
[DEBUG] read_val 115
[DEBUG] Register value set correctly: [  6,  47,  115 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r  6 c45 val 0x  75
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r  6 c45 val 0x  75
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3dd6f
[DEBUG] Initial written value. val 117
[DEBUG] read_val 117
[DEBUG] Register value set correctly: [  6,  45,  117 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r  6 c43 val 0x  74
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r  6 c43 val 0x  74
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3dd06
[DEBUG] Initial written value. val 116
[DEBUG] read_val 116
[DEBUG] Register value set correctly: [  6,  43,  116 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r  6 c41 val 0x  8a
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r  6 c41 val 0x  8a
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e29b
[DEBUG] Initial written value. val 138
[DEBUG] read_val 138
[DEBUG] Register value set correctly: [  6,  41,  138 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r  6 c39 val 0x  7e
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r  6 c39 val 0x  7e
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3dfb2
[DEBUG] Initial written value. val 126
[DEBUG] read_val 126
[DEBUG] Register value set correctly: [  6,  39,  126 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r  6 c37 val 0x  82
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r  6 c37 val 0x  82
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e089
[DEBUG] Initial written value. val 130
[DEBUG] read_val 130
[DEBUG] Register value set correctly: [  6,  37,  130 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r  6 c35 val 0x  89
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r  6 c35 val 0x  89
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e265
[DEBUG] Initial written value. val 137
[DEBUG] read_val 137
[DEBUG] Register value set correctly: [  6,  35,  137 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r  6 c33 val 0x  8b
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r  6 c33 val 0x  8b
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e2f9
[DEBUG] Initial written value. val 139
[DEBUG] read_val 139
[DEBUG] Register value set correctly: [  6,  33,  139 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r  6 c31 val 0x  85
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r  6 c31 val 0x  85
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e152
[DEBUG] Initial written value. val 133
[DEBUG] read_val 133
[DEBUG] Register value set correctly: [  6,  31,  133 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r  6 c29 val 0x  86
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r  6 c29 val 0x  86
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e1ac
[DEBUG] Initial written value. val 134
[DEBUG] read_val 134
[DEBUG] Register value set correctly: [  6,  29,  134 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r  6 c27 val 0x  8b
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r  6 c27 val 0x  8b
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e2c3
[DEBUG] Initial written value. val 139
[DEBUG] read_val 139
[DEBUG] Register value set correctly: [  6,  27,  139 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r  6 c25 val 0x  89
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r  6 c25 val 0x  89
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e25f
[DEBUG] Initial written value. val 137
[DEBUG] read_val 137
[DEBUG] Register value set correctly: [  6,  25,  137 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r  6 c23 val 0x  87
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r  6 c23 val 0x  87
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e1f4
[DEBUG] Initial written value. val 135
[DEBUG] read_val 135
[DEBUG] Register value set correctly: [  6,  23,  135 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r  6 c21 val 0x  94
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r  6 c21 val 0x  94
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e509
[DEBUG] Initial written value. val 148
[DEBUG] read_val 148
[DEBUG] Register value set correctly: [  6,  21,  148 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r  6 c19 val 0x  96
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r  6 c19 val 0x  96
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e5a4
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [  6,  19,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r  6 c17 val 0x  8c
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r  6 c17 val 0x  8c
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e33f
[DEBUG] Initial written value. val 140
[DEBUG] read_val 140
[DEBUG] Register value set correctly: [  6,  17,  140 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r  6 c15 val 0x  9a
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r  6 c15 val 0x  9a
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e693
[DEBUG] Initial written value. val 154
[DEBUG] read_val 154
[DEBUG] Register value set correctly: [  6,  15,  154 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r  6 c13 val 0x  96
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r  6 c13 val 0x  96
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e5af
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [  6,  13,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r  6 c11 val 0x  a3
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r  6 c11 val 0x  a3
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e8c1
[DEBUG] Initial written value. val 163
[DEBUG] read_val 163
[DEBUG] Register value set correctly: [  6,  11,  163 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r  6 c 9 val 0x  a2
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r  6 c 9 val 0x  a2
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e899
[DEBUG] Initial written value. val 162
[DEBUG] read_val 162
[DEBUG] Register value set correctly: [  6,   9,  162 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r  6 c 7 val 0x  99
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r  6 c 7 val 0x  99
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e670
[DEBUG] Initial written value. val 153
[DEBUG] read_val 153
[DEBUG] Register value set correctly: [  6,   7,  153 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r  6 c 5 val 0x  9b
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r  6 c 5 val 0x  9b
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e6cb
[DEBUG] Initial written value. val 155
[DEBUG] read_val 155
[DEBUG] Register value set correctly: [  6,   5,  155 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r  6 c 3 val 0x  96
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r  6 c 3 val 0x  96
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e5a4
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [  6,   3,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r  6 c 1 val 0x  a2
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r  6 c 1 val 0x  a2
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e8be
[DEBUG] Initial written value. val 162
[DEBUG] read_val 162
[DEBUG] Register value set correctly: [  6,   1,  162 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r  6 c67 val 0x  1a
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r  6 c67 val 0x  1a
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3c696
[DEBUG] Initial written value. val 26
[DEBUG] read_val 26
[DEBUG] Register value set correctly: [  6,  67,   26 ]
[DEBUG] Return val = 0x00a3c69d
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r  7 c61 val 0x  67
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r  7 c61 val 0x  67
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3d9f0
[DEBUG] Initial written value. val 103
[DEBUG] read_val 103
[DEBUG] Register value set correctly: [  7,  61,  103 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r  7 c59 val 0x  76
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r  7 c59 val 0x  76
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3dd8c
[DEBUG] Initial written value. val 118
[DEBUG] read_val 118
[DEBUG] Register value set correctly: [  7,  59,  118 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r  7 c57 val 0x  76
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r  7 c57 val 0x  76
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3dda0
[DEBUG] Initial written value. val 118
[DEBUG] read_val 118
[DEBUG] Register value set correctly: [  7,  57,  118 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r  7 c55 val 0x  7c
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r  7 c55 val 0x  7c
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3df38
[DEBUG] Initial written value. val 124
[DEBUG] read_val 124
[DEBUG] Register value set correctly: [  7,  55,  124 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r  7 c53 val 0x  7d
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r  7 c53 val 0x  7d
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3df51
[DEBUG] Initial written value. val 125
[DEBUG] read_val 125
[DEBUG] Register value set correctly: [  7,  53,  125 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r  7 c51 val 0x  7e
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r  7 c51 val 0x  7e
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3dfaf
[DEBUG] Initial written value. val 126
[DEBUG] read_val 126
[DEBUG] Register value set correctly: [  7,  51,  126 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r  7 c49 val 0x  88
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r  7 c49 val 0x  88
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e207
[DEBUG] Initial written value. val 136
[DEBUG] read_val 136
[DEBUG] Register value set correctly: [  7,  49,  136 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r  7 c47 val 0x  87
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r  7 c47 val 0x  87
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e1d8
[DEBUG] Initial written value. val 135
[DEBUG] read_val 135
[DEBUG] Register value set correctly: [  7,  47,  135 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r  7 c45 val 0x  8c
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r  7 c45 val 0x  8c
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e334
[DEBUG] Initial written value. val 140
[DEBUG] read_val 140
[DEBUG] Register value set correctly: [  7,  45,  140 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r  7 c43 val 0x  86
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r  7 c43 val 0x  86
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e18b
[DEBUG] Initial written value. val 134
[DEBUG] read_val 134
[DEBUG] Register value set correctly: [  7,  43,  134 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r  7 c41 val 0x  83
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r  7 c41 val 0x  83
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e0e0
[DEBUG] Initial written value. val 131
[DEBUG] read_val 131
[DEBUG] Register value set correctly: [  7,  41,  131 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r  7 c39 val 0x  89
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r  7 c39 val 0x  89
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e278
[DEBUG] Initial written value. val 137
[DEBUG] read_val 137
[DEBUG] Register value set correctly: [  7,  39,  137 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r  7 c37 val 0x  8b
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r  7 c37 val 0x  8b
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e2d5
[DEBUG] Initial written value. val 139
[DEBUG] read_val 139
[DEBUG] Register value set correctly: [  7,  37,  139 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r  7 c35 val 0x  85
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r  7 c35 val 0x  85
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e168
[DEBUG] Initial written value. val 133
[DEBUG] read_val 133
[DEBUG] Register value set correctly: [  7,  35,  133 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r  7 c33 val 0x  89
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r  7 c33 val 0x  89
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e242
[DEBUG] Initial written value. val 137
[DEBUG] read_val 137
[DEBUG] Register value set correctly: [  7,  33,  137 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r  7 c31 val 0x  89
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r  7 c31 val 0x  89
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e25f
[DEBUG] Initial written value. val 137
[DEBUG] read_val 137
[DEBUG] Register value set correctly: [  7,  31,  137 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r  7 c29 val 0x  84
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r  7 c29 val 0x  84
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e130
[DEBUG] Initial written value. val 132
[DEBUG] read_val 132
[DEBUG] Register value set correctly: [  7,  29,  132 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r  7 c27 val 0x  92
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r  7 c27 val 0x  92
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e48a
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [  7,  27,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r  7 c25 val 0x  98
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r  7 c25 val 0x  98
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e623
[DEBUG] Initial written value. val 152
[DEBUG] read_val 152
[DEBUG] Register value set correctly: [  7,  25,  152 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r  7 c23 val 0x  95
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r  7 c23 val 0x  95
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e57d
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [  7,  23,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r  7 c21 val 0x  94
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r  7 c21 val 0x  94
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e514
[DEBUG] Initial written value. val 148
[DEBUG] read_val 148
[DEBUG] Register value set correctly: [  7,  21,  148 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r  7 c19 val 0x  93
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r  7 c19 val 0x  93
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e4e8
[DEBUG] Initial written value. val 147
[DEBUG] read_val 147
[DEBUG] Register value set correctly: [  7,  19,  147 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r  7 c17 val 0x  94
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r  7 c17 val 0x  94
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e502
[DEBUG] Initial written value. val 148
[DEBUG] read_val 148
[DEBUG] Register value set correctly: [  7,  17,  148 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r  7 c15 val 0x  93
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r  7 c15 val 0x  93
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e4d9
[DEBUG] Initial written value. val 147
[DEBUG] read_val 147
[DEBUG] Register value set correctly: [  7,  15,  147 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r  7 c13 val 0x  96
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r  7 c13 val 0x  96
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e5b2
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [  7,  13,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r  7 c11 val 0x  a5
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r  7 c11 val 0x  a5
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e949
[DEBUG] Initial written value. val 165
[DEBUG] read_val 165
[DEBUG] Register value set correctly: [  7,  11,  165 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r  7 c 9 val 0x  89
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r  7 c 9 val 0x  89
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e265
[DEBUG] Initial written value. val 137
[DEBUG] read_val 137
[DEBUG] Register value set correctly: [  7,   9,  137 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r  7 c 7 val 0x  a2
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r  7 c 7 val 0x  a2
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e8be
[DEBUG] Initial written value. val 162
[DEBUG] read_val 162
[DEBUG] Register value set correctly: [  7,   7,  162 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r  7 c 5 val 0x  a7
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r  7 c 5 val 0x  a7
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e9d5
[DEBUG] Initial written value. val 167
[DEBUG] read_val 167
[DEBUG] Register value set correctly: [  7,   5,  167 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r  7 c 3 val 0x  9b
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r  7 c 3 val 0x  9b
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e6ec
[DEBUG] Initial written value. val 155
[DEBUG] read_val 155
[DEBUG] Register value set correctly: [  7,   3,  155 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r  7 c 1 val 0x  98
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r  7 c 1 val 0x  98
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e604
[DEBUG] Initial written value. val 152
[DEBUG] read_val 152
[DEBUG] Register value set correctly: [  7,   1,  152 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r  7 c67 val 0x   e
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r  7 c67 val 0x   e
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3c39c
[DEBUG] Initial written value. val 14
[DEBUG] read_val 14
[DEBUG] Register value set correctly: [  7,  67,   14 ]
[DEBUG] Return val = 0x00a3c3a6
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r  8 c61 val 0x  6b
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r  8 c61 val 0x  6b
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3dafd
[DEBUG] Initial written value. val 107
[DEBUG] read_val 107
[DEBUG] Register value set correctly: [  8,  61,  107 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r  8 c59 val 0x  75
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r  8 c59 val 0x  75
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3dd55
[DEBUG] Initial written value. val 117
[DEBUG] read_val 117
[DEBUG] Register value set correctly: [  8,  59,  117 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r  8 c57 val 0x  6b
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r  8 c57 val 0x  6b
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3daeb
[DEBUG] Initial written value. val 107
[DEBUG] read_val 107
[DEBUG] Register value set correctly: [  8,  57,  107 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r  8 c55 val 0x  6a
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r  8 c55 val 0x  6a
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3da82
[DEBUG] Initial written value. val 106
[DEBUG] read_val 106
[DEBUG] Register value set correctly: [  8,  55,  106 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r  8 c53 val 0x  83
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r  8 c53 val 0x  83
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e0da
[DEBUG] Initial written value. val 131
[DEBUG] read_val 131
[DEBUG] Register value set correctly: [  8,  53,  131 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r  8 c51 val 0x  78
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r  8 c51 val 0x  78
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3de31
[DEBUG] Initial written value. val 120
[DEBUG] read_val 120
[DEBUG] Register value set correctly: [  8,  51,  120 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r  8 c49 val 0x  7c
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r  8 c49 val 0x  7c
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3df09
[DEBUG] Initial written value. val 124
[DEBUG] read_val 124
[DEBUG] Register value set correctly: [  8,  49,  124 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r  8 c47 val 0x  7c
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r  8 c47 val 0x  7c
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3df25
[DEBUG] Initial written value. val 124
[DEBUG] read_val 124
[DEBUG] Register value set correctly: [  8,  47,  124 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r  8 c45 val 0x  76
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r  8 c45 val 0x  76
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3ddbd
[DEBUG] Initial written value. val 118
[DEBUG] read_val 118
[DEBUG] Register value set correctly: [  8,  45,  118 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r  8 c43 val 0x  80
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r  8 c43 val 0x  80
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e015
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [  8,  43,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r  8 c41 val 0x  79
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r  8 c41 val 0x  79
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3de69
[DEBUG] Initial written value. val 121
[DEBUG] read_val 121
[DEBUG] Register value set correctly: [  8,  41,  121 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r  8 c39 val 0x  77
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r  8 c39 val 0x  77
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3ddc2
[DEBUG] Initial written value. val 119
[DEBUG] read_val 119
[DEBUG] Register value set correctly: [  8,  39,  119 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r  8 c37 val 0x  86
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r  8 c37 val 0x  86
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e19d
[DEBUG] Initial written value. val 134
[DEBUG] read_val 134
[DEBUG] Register value set correctly: [  8,  37,  134 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r  8 c35 val 0x  83
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r  8 c35 val 0x  83
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e0f6
[DEBUG] Initial written value. val 131
[DEBUG] read_val 131
[DEBUG] Register value set correctly: [  8,  35,  131 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r  8 c33 val 0x  87
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r  8 c33 val 0x  87
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e1ce
[DEBUG] Initial written value. val 135
[DEBUG] read_val 135
[DEBUG] Register value set correctly: [  8,  33,  135 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r  8 c31 val 0x  84
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r  8 c31 val 0x  84
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e126
[DEBUG] Initial written value. val 132
[DEBUG] read_val 132
[DEBUG] Register value set correctly: [  8,  31,  132 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r  8 c29 val 0x  8a
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r  8 c29 val 0x  8a
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e2bc
[DEBUG] Initial written value. val 138
[DEBUG] read_val 138
[DEBUG] Register value set correctly: [  8,  29,  138 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r  8 c27 val 0x  84
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r  8 c27 val 0x  84
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e117
[DEBUG] Initial written value. val 132
[DEBUG] read_val 132
[DEBUG] Register value set correctly: [  8,  27,  132 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r  8 c25 val 0x  93
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r  8 c25 val 0x  93
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e4e8
[DEBUG] Initial written value. val 147
[DEBUG] read_val 147
[DEBUG] Register value set correctly: [  8,  25,  147 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r  8 c23 val 0x  94
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r  8 c23 val 0x  94
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e502
[DEBUG] Initial written value. val 148
[DEBUG] read_val 148
[DEBUG] Register value set correctly: [  8,  23,  148 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r  8 c21 val 0x  8c
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r  8 c21 val 0x  8c
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e318
[DEBUG] Initial written value. val 140
[DEBUG] read_val 140
[DEBUG] Register value set correctly: [  8,  21,  140 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r  8 c19 val 0x  96
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r  8 c19 val 0x  96
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e5b2
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [  8,  19,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r  8 c17 val 0x  8c
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r  8 c17 val 0x  8c
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e30e
[DEBUG] Initial written value. val 140
[DEBUG] read_val 140
[DEBUG] Register value set correctly: [  8,  17,  140 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r  8 c15 val 0x  96
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r  8 c15 val 0x  96
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e5a4
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [  8,  15,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r  8 c13 val 0x  8c
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r  8 c13 val 0x  8c
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e33f
[DEBUG] Initial written value. val 140
[DEBUG] read_val 140
[DEBUG] Register value set correctly: [  8,  13,  140 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r  8 c11 val 0x  92
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r  8 c11 val 0x  92
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e497
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [  8,  11,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r  8 c 9 val 0x  92
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r  8 c 9 val 0x  92
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e4ad
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [  8,   9,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r  8 c 7 val 0x  95
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r  8 c 7 val 0x  95
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e547
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [  8,   7,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r  8 c 5 val 0x  93
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r  8 c 5 val 0x  93
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e4d9
[DEBUG] Initial written value. val 147
[DEBUG] read_val 147
[DEBUG] Register value set correctly: [  8,   5,  147 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r  8 c 3 val 0x  9b
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r  8 c 3 val 0x  9b
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e6f1
[DEBUG] Initial written value. val 155
[DEBUG] read_val 155
[DEBUG] Register value set correctly: [  8,   3,  155 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r  8 c 1 val 0x  9a
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r  8 c 1 val 0x  9a
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e68e
[DEBUG] Initial written value. val 154
[DEBUG] read_val 154
[DEBUG] Register value set correctly: [  8,   1,  154 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r  8 c67 val 0x  15
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r  8 c67 val 0x  15
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3c565
[DEBUG] Initial written value. val 21
[DEBUG] read_val 21
[DEBUG] Register value set correctly: [  8,  67,   21 ]
[DEBUG] Return val = 0x00a3c56e
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r  9 c61 val 0x  77
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r  9 c61 val 0x  77
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3ddc2
[DEBUG] Initial written value. val 119
[DEBUG] read_val 119
[DEBUG] Register value set correctly: [  9,  61,  119 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r  9 c59 val 0x  77
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r  9 c59 val 0x  77
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3dddf
[DEBUG] Initial written value. val 119
[DEBUG] read_val 119
[DEBUG] Register value set correctly: [  9,  59,  119 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r  9 c57 val 0x  69
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r  9 c57 val 0x  69
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3da77
[DEBUG] Initial written value. val 105
[DEBUG] read_val 105
[DEBUG] Register value set correctly: [  9,  57,  105 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r  9 c55 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r  9 c55 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [  9,  55,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r  9 c53 val 0x  7c
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r  9 c53 val 0x  7c
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3df25
[DEBUG] Initial written value. val 124
[DEBUG] read_val 124
[DEBUG] Register value set correctly: [  9,  53,  124 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r  9 c51 val 0x  7d
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r  9 c51 val 0x  7d
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3df7d
[DEBUG] Initial written value. val 125
[DEBUG] read_val 125
[DEBUG] Register value set correctly: [  9,  51,  125 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r  9 c49 val 0x  7b
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r  9 c49 val 0x  7b
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3ded2
[DEBUG] Initial written value. val 123
[DEBUG] read_val 123
[DEBUG] Register value set correctly: [  9,  49,  123 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r  9 c47 val 0x  7e
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r  9 c47 val 0x  7e
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3dfaf
[DEBUG] Initial written value. val 126
[DEBUG] read_val 126
[DEBUG] Register value set correctly: [  9,  47,  126 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r  9 c45 val 0x  7a
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r  9 c45 val 0x  7a
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3de81
[DEBUG] Initial written value. val 122
[DEBUG] read_val 122
[DEBUG] Register value set correctly: [  9,  45,  122 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r  9 c43 val 0x  7c
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r  9 c43 val 0x  7c
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3df1f
[DEBUG] Initial written value. val 124
[DEBUG] read_val 124
[DEBUG] Register value set correctly: [  9,  43,  124 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r  9 c41 val 0x  81
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r  9 c41 val 0x  81
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e077
[DEBUG] Initial written value. val 129
[DEBUG] read_val 129
[DEBUG] Register value set correctly: [  9,  41,  129 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r  9 c39 val 0x  7f
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r  9 c39 val 0x  7f
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3dfcd
[DEBUG] Initial written value. val 127
[DEBUG] read_val 127
[DEBUG] Register value set correctly: [  9,  39,  127 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r  9 c37 val 0x  87
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r  9 c37 val 0x  87
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e1e2
[DEBUG] Initial written value. val 135
[DEBUG] read_val 135
[DEBUG] Register value set correctly: [  9,  37,  135 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r  9 c35 val 0x  87
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r  9 c35 val 0x  87
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e1ff
[DEBUG] Initial written value. val 135
[DEBUG] read_val 135
[DEBUG] Register value set correctly: [  9,  35,  135 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r  9 c33 val 0x  7d
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r  9 c33 val 0x  7d
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3df51
[DEBUG] Initial written value. val 125
[DEBUG] read_val 125
[DEBUG] Register value set correctly: [  9,  33,  125 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r  9 c31 val 0x  92
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r  9 c31 val 0x  92
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e4ad
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [  9,  31,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r  9 c29 val 0x  94
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r  9 c29 val 0x  94
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e502
[DEBUG] Initial written value. val 148
[DEBUG] read_val 148
[DEBUG] Register value set correctly: [  9,  29,  148 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r  9 c27 val 0x  8c
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r  9 c27 val 0x  8c
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e318
[DEBUG] Initial written value. val 140
[DEBUG] read_val 140
[DEBUG] Register value set correctly: [  9,  27,  140 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r  9 c25 val 0x  92
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r  9 c25 val 0x  92
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e4b0
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [  9,  25,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r  9 c23 val 0x  84
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r  9 c23 val 0x  84
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e10a
[DEBUG] Initial written value. val 132
[DEBUG] read_val 132
[DEBUG] Register value set correctly: [  9,  23,  132 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r  9 c21 val 0x  91
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r  9 c21 val 0x  91
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e462
[DEBUG] Initial written value. val 145
[DEBUG] read_val 145
[DEBUG] Register value set correctly: [  9,  21,  145 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r  9 c19 val 0x  90
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r  9 c19 val 0x  90
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e43a
[DEBUG] Initial written value. val 144
[DEBUG] read_val 144
[DEBUG] Register value set correctly: [  9,  19,  144 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r  9 c17 val 0x  89
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r  9 c17 val 0x  89
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e254
[DEBUG] Initial written value. val 137
[DEBUG] read_val 137
[DEBUG] Register value set correctly: [  9,  17,  137 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r  9 c15 val 0x  91
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r  9 c15 val 0x  91
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e469
[DEBUG] Initial written value. val 145
[DEBUG] read_val 145
[DEBUG] Register value set correctly: [  9,  15,  145 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r  9 c13 val 0x  96
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r  9 c13 val 0x  96
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e583
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [  9,  13,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r  9 c11 val 0x  9b
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r  9 c11 val 0x  9b
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e6dd
[DEBUG] Initial written value. val 155
[DEBUG] read_val 155
[DEBUG] Register value set correctly: [  9,  11,  155 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r  9 c 9 val 0x  95
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r  9 c 9 val 0x  95
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e576
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [  9,   9,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r  9 c 7 val 0x  a2
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r  9 c 7 val 0x  a2
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e88f
[DEBUG] Initial written value. val 162
[DEBUG] read_val 162
[DEBUG] Register value set correctly: [  9,   7,  162 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r  9 c 5 val 0x  9c
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r  9 c 5 val 0x  9c
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e721
[DEBUG] Initial written value. val 156
[DEBUG] read_val 156
[DEBUG] Register value set correctly: [  9,   5,  156 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r  9 c 3 val 0x  a3
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r  9 c 3 val 0x  a3
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e8fb
[DEBUG] Initial written value. val 163
[DEBUG] read_val 163
[DEBUG] Register value set correctly: [  9,   3,  163 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r  9 c 1 val 0x  a3
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r  9 c 1 val 0x  a3
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e8d7
[DEBUG] Initial written value. val 163
[DEBUG] read_val 163
[DEBUG] Register value set correctly: [  9,   1,  163 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r  9 c67 val 0x  12
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r  9 c67 val 0x  12
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3c4a8
[DEBUG] Initial written value. val 18
[DEBUG] read_val 18
[DEBUG] Register value set correctly: [  9,  67,   18 ]
[DEBUG] Return val = 0x00a3c4b5
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 10 c61 val 0x  74
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 10 c61 val 0x  74
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3dd0d
[DEBUG] Initial written value. val 116
[DEBUG] read_val 116
[DEBUG] Register value set correctly: [ 10,  61,  116 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 10 c59 val 0x  77
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 10 c59 val 0x  77
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3dde5
[DEBUG] Initial written value. val 119
[DEBUG] read_val 119
[DEBUG] Register value set correctly: [ 10,  59,  119 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 10 c57 val 0x  79
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 10 c57 val 0x  79
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3de7f
[DEBUG] Initial written value. val 121
[DEBUG] read_val 121
[DEBUG] Register value set correctly: [ 10,  57,  121 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 10 c55 val 0x  77
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 10 c55 val 0x  77
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3ddd4
[DEBUG] Initial written value. val 119
[DEBUG] read_val 119
[DEBUG] Register value set correctly: [ 10,  55,  119 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 10 c53 val 0x  76
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 10 c53 val 0x  76
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3ddab
[DEBUG] Initial written value. val 118
[DEBUG] read_val 118
[DEBUG] Register value set correctly: [ 10,  53,  118 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 10 c51 val 0x  80
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 10 c51 val 0x  80
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e003
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [ 10,  51,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 10 c49 val 0x  74
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 10 c49 val 0x  74
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3dd1b
[DEBUG] Initial written value. val 116
[DEBUG] read_val 116
[DEBUG] Register value set correctly: [ 10,  49,  116 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 10 c47 val 0x  7b
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 10 c47 val 0x  7b
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3def5
[DEBUG] Initial written value. val 123
[DEBUG] read_val 123
[DEBUG] Register value set correctly: [ 10,  47,  123 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 10 c45 val 0x  7e
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 10 c45 val 0x  7e
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3df88
[DEBUG] Initial written value. val 126
[DEBUG] read_val 126
[DEBUG] Register value set correctly: [ 10,  45,  126 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 10 c43 val 0x  86
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 10 c43 val 0x  86
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e1a7
[DEBUG] Initial written value. val 134
[DEBUG] read_val 134
[DEBUG] Register value set correctly: [ 10,  43,  134 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 10 c41 val 0x  7d
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 10 c41 val 0x  7d
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3df7d
[DEBUG] Initial written value. val 125
[DEBUG] read_val 125
[DEBUG] Register value set correctly: [ 10,  41,  125 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 10 c39 val 0x  85
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 10 c39 val 0x  85
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e152
[DEBUG] Initial written value. val 133
[DEBUG] read_val 133
[DEBUG] Register value set correctly: [ 10,  39,  133 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 10 c37 val 0x  87
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 10 c37 val 0x  87
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e1e9
[DEBUG] Initial written value. val 135
[DEBUG] read_val 135
[DEBUG] Register value set correctly: [ 10,  37,  135 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 10 c35 val 0x  82
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 10 c35 val 0x  82
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e082
[DEBUG] Initial written value. val 130
[DEBUG] read_val 130
[DEBUG] Register value set correctly: [ 10,  35,  130 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 10 c33 val 0x  86
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 10 c33 val 0x  86
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e19d
[DEBUG] Initial written value. val 134
[DEBUG] read_val 134
[DEBUG] Register value set correctly: [ 10,  33,  134 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 10 c31 val 0x  89
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 10 c31 val 0x  89
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e273
[DEBUG] Initial written value. val 137
[DEBUG] read_val 137
[DEBUG] Register value set correctly: [ 10,  31,  137 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 10 c29 val 0x  83
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 10 c29 val 0x  83
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e0cc
[DEBUG] Initial written value. val 131
[DEBUG] read_val 131
[DEBUG] Register value set correctly: [ 10,  29,  131 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 10 c27 val 0x  8b
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 10 c27 val 0x  8b
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e2e4
[DEBUG] Initial written value. val 139
[DEBUG] read_val 139
[DEBUG] Register value set correctly: [ 10,  27,  139 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 10 c25 val 0x  9a
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 10 c25 val 0x  9a
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e6bf
[DEBUG] Initial written value. val 154
[DEBUG] read_val 154
[DEBUG] Register value set correctly: [ 10,  25,  154 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 10 c23 val 0x  89
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 10 c23 val 0x  89
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e254
[DEBUG] Initial written value. val 137
[DEBUG] read_val 137
[DEBUG] Register value set correctly: [ 10,  23,  137 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 10 c21 val 0x  9b
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 10 c21 val 0x  9b
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e6ec
[DEBUG] Initial written value. val 155
[DEBUG] read_val 155
[DEBUG] Register value set correctly: [ 10,  21,  155 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 10 c19 val 0x  88
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 10 c19 val 0x  88
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e207
[DEBUG] Initial written value. val 136
[DEBUG] read_val 136
[DEBUG] Register value set correctly: [ 10,  19,  136 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 10 c17 val 0x  97
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 10 c17 val 0x  97
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e5db
[DEBUG] Initial written value. val 151
[DEBUG] read_val 151
[DEBUG] Register value set correctly: [ 10,  17,  151 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 10 c15 val 0x  98
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 10 c15 val 0x  98
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e635
[DEBUG] Initial written value. val 152
[DEBUG] read_val 152
[DEBUG] Register value set correctly: [ 10,  15,  152 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 10 c13 val 0x  95
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 10 c13 val 0x  95
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e54c
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [ 10,  13,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 10 c11 val 0x  8c
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 10 c11 val 0x  8c
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e322
[DEBUG] Initial written value. val 140
[DEBUG] read_val 140
[DEBUG] Register value set correctly: [ 10,  11,  140 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 10 c 9 val 0x  93
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 10 c 9 val 0x  93
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e4fe
[DEBUG] Initial written value. val 147
[DEBUG] read_val 147
[DEBUG] Register value set correctly: [ 10,   9,  147 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 10 c 7 val 0x  97
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 10 c 7 val 0x  97
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e5d0
[DEBUG] Initial written value. val 151
[DEBUG] read_val 151
[DEBUG] Register value set correctly: [ 10,   7,  151 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 10 c 5 val 0x  99
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 10 c 5 val 0x  99
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e66d
[DEBUG] Initial written value. val 153
[DEBUG] read_val 153
[DEBUG] Register value set correctly: [ 10,   5,  153 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 10 c 3 val 0x  97
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 10 c 3 val 0x  97
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e5c6
[DEBUG] Initial written value. val 151
[DEBUG] read_val 151
[DEBUG] Register value set correctly: [ 10,   3,  151 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 10 c 1 val 0x  98
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 10 c 1 val 0x  98
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e619
[DEBUG] Initial written value. val 152
[DEBUG] read_val 152
[DEBUG] Register value set correctly: [ 10,   1,  152 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 10 c67 val 0x  12
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 10 c67 val 0x  12
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3c4b5
[DEBUG] Initial written value. val 18
[DEBUG] read_val 18
[DEBUG] Register value set correctly: [ 10,  67,   18 ]
[DEBUG] Return val = 0x00a3c4be
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 11 c61 val 0x  74
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 11 c61 val 0x  74
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3dd10
[DEBUG] Initial written value. val 116
[DEBUG] read_val 116
[DEBUG] Register value set correctly: [ 11,  61,  116 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 11 c59 val 0x  76
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 11 c59 val 0x  76
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3ddab
[DEBUG] Initial written value. val 118
[DEBUG] read_val 118
[DEBUG] Register value set correctly: [ 11,  59,  118 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 11 c57 val 0x  68
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 11 c57 val 0x  68
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3da03
[DEBUG] Initial written value. val 104
[DEBUG] read_val 104
[DEBUG] Register value set correctly: [ 11,  57,  104 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 11 c55 val 0x  75
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 11 c55 val 0x  75
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3dd5e
[DEBUG] Initial written value. val 117
[DEBUG] read_val 117
[DEBUG] Register value set correctly: [ 11,  55,  117 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 11 c53 val 0x  7d
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 11 c53 val 0x  7d
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3df76
[DEBUG] Initial written value. val 125
[DEBUG] read_val 125
[DEBUG] Register value set correctly: [ 11,  53,  125 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 11 c51 val 0x  7c
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 11 c51 val 0x  7c
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3df09
[DEBUG] Initial written value. val 124
[DEBUG] read_val 124
[DEBUG] Register value set correctly: [ 11,  51,  124 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 11 c49 val 0x  75
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 11 c49 val 0x  75
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3dd64
[DEBUG] Initial written value. val 117
[DEBUG] read_val 117
[DEBUG] Register value set correctly: [ 11,  49,  117 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 11 c47 val 0x  78
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 11 c47 val 0x  78
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3de3a
[DEBUG] Initial written value. val 120
[DEBUG] read_val 120
[DEBUG] Register value set correctly: [ 11,  47,  120 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 11 c45 val 0x  76
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 11 c45 val 0x  76
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3dd91
[DEBUG] Initial written value. val 118
[DEBUG] read_val 118
[DEBUG] Register value set correctly: [ 11,  45,  118 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 11 c43 val 0x  89
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 11 c43 val 0x  89
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e26e
[DEBUG] Initial written value. val 137
[DEBUG] read_val 137
[DEBUG] Register value set correctly: [ 11,  43,  137 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 11 c41 val 0x  78
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 11 c41 val 0x  78
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3de00
[DEBUG] Initial written value. val 120
[DEBUG] read_val 120
[DEBUG] Register value set correctly: [ 11,  41,  120 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 11 c39 val 0x  81
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 11 c39 val 0x  81
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e05b
[DEBUG] Initial written value. val 129
[DEBUG] read_val 129
[DEBUG] Register value set correctly: [ 11,  39,  129 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 11 c37 val 0x  86
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 11 c37 val 0x  86
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e1b1
[DEBUG] Initial written value. val 134
[DEBUG] read_val 134
[DEBUG] Register value set correctly: [ 11,  37,  134 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 11 c35 val 0x  94
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 11 c35 val 0x  94
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e509
[DEBUG] Initial written value. val 148
[DEBUG] read_val 148
[DEBUG] Register value set correctly: [ 11,  35,  148 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 11 c33 val 0x  88
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 11 c33 val 0x  88
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e220
[DEBUG] Initial written value. val 136
[DEBUG] read_val 136
[DEBUG] Register value set correctly: [ 11,  33,  136 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 11 c31 val 0x  84
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 11 c31 val 0x  84
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e13b
[DEBUG] Initial written value. val 132
[DEBUG] read_val 132
[DEBUG] Register value set correctly: [ 11,  31,  132 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 11 c29 val 0x  88
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 11 c29 val 0x  88
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e211
[DEBUG] Initial written value. val 136
[DEBUG] read_val 136
[DEBUG] Register value set correctly: [ 11,  29,  136 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 11 c27 val 0x  92
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 11 c27 val 0x  92
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e4ad
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [ 11,  27,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 11 c25 val 0x  95
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 11 c25 val 0x  95
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e547
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [ 11,  25,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 11 c23 val 0x  95
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 11 c23 val 0x  95
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e55a
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [ 11,  23,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 11 c21 val 0x  91
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 11 c21 val 0x  91
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e474
[DEBUG] Initial written value. val 145
[DEBUG] read_val 145
[DEBUG] Register value set correctly: [ 11,  21,  145 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 11 c19 val 0x  91
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 11 c19 val 0x  91
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e44e
[DEBUG] Initial written value. val 145
[DEBUG] read_val 145
[DEBUG] Register value set correctly: [ 11,  19,  145 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 11 c17 val 0x  93
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 11 c17 val 0x  93
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e4e3
[DEBUG] Initial written value. val 147
[DEBUG] read_val 147
[DEBUG] Register value set correctly: [ 11,  17,  147 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 11 c15 val 0x  98
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 11 c15 val 0x  98
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e63e
[DEBUG] Initial written value. val 152
[DEBUG] read_val 152
[DEBUG] Register value set correctly: [ 11,  15,  152 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 11 c13 val 0x  91
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 11 c13 val 0x  91
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e453
[DEBUG] Initial written value. val 145
[DEBUG] read_val 145
[DEBUG] Register value set correctly: [ 11,  13,  145 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 11 c11 val 0x  96
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 11 c11 val 0x  96
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e5af
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [ 11,  11,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 11 c 9 val 0x  98
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 11 c 9 val 0x  98
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e604
[DEBUG] Initial written value. val 152
[DEBUG] read_val 152
[DEBUG] Register value set correctly: [ 11,   9,  152 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 11 c 7 val 0x  97
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 11 c 7 val 0x  97
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e5db
[DEBUG] Initial written value. val 151
[DEBUG] read_val 151
[DEBUG] Register value set correctly: [ 11,   7,  151 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 11 c 5 val 0x  a4
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 11 c 5 val 0x  a4
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e936
[DEBUG] Initial written value. val 164
[DEBUG] read_val 164
[DEBUG] Register value set correctly: [ 11,   5,  164 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 11 c 3 val 0x  98
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 11 c 3 val 0x  98
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e60f
[DEBUG] Initial written value. val 152
[DEBUG] read_val 152
[DEBUG] Register value set correctly: [ 11,   3,  152 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 11 c 1 val 0x  a5
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 11 c 1 val 0x  a5
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e965
[DEBUG] Initial written value. val 165
[DEBUG] read_val 165
[DEBUG] Register value set correctly: [ 11,   1,  165 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 11 c67 val 0x  19
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 11 c67 val 0x  19
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c67e
[DEBUG] Initial written value. val 25
[DEBUG] read_val 25
[DEBUG] Register value set correctly: [ 11,  67,   25 ]
[DEBUG] Return val = 0x00a3c644
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 12 c61 val 0x  72
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 12 c61 val 0x  72
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3dc98
[DEBUG] Initial written value. val 114
[DEBUG] read_val 114
[DEBUG] Register value set correctly: [ 12,  61,  114 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 12 c59 val 0x  74
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 12 c59 val 0x  74
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3dd37
[DEBUG] Initial written value. val 116
[DEBUG] read_val 116
[DEBUG] Register value set correctly: [ 12,  59,  116 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 12 c57 val 0x  76
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 12 c57 val 0x  76
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3dd8c
[DEBUG] Initial written value. val 118
[DEBUG] read_val 118
[DEBUG] Register value set correctly: [ 12,  57,  118 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 12 c55 val 0x  74
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 12 c55 val 0x  74
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3dd21
[DEBUG] Initial written value. val 116
[DEBUG] read_val 116
[DEBUG] Register value set correctly: [ 12,  55,  116 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 12 c53 val 0x  77
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 12 c53 val 0x  77
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3ddf8
[DEBUG] Initial written value. val 119
[DEBUG] read_val 119
[DEBUG] Register value set correctly: [ 12,  53,  119 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 12 c51 val 0x  7a
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 12 c51 val 0x  7a
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3de97
[DEBUG] Initial written value. val 122
[DEBUG] read_val 122
[DEBUG] Register value set correctly: [ 12,  51,  122 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 12 c49 val 0x  77
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 12 c49 val 0x  77
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3ddee
[DEBUG] Initial written value. val 119
[DEBUG] read_val 119
[DEBUG] Register value set correctly: [ 12,  49,  119 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 12 c47 val 0x  7a
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 12 c47 val 0x  7a
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3de81
[DEBUG] Initial written value. val 122
[DEBUG] read_val 122
[DEBUG] Register value set correctly: [ 12,  47,  122 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 12 c45 val 0x  7c
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 12 c45 val 0x  7c
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3df1f
[DEBUG] Initial written value. val 124
[DEBUG] read_val 124
[DEBUG] Register value set correctly: [ 12,  45,  124 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 12 c43 val 0x  83
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 12 c43 val 0x  83
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e0f6
[DEBUG] Initial written value. val 131
[DEBUG] read_val 131
[DEBUG] Register value set correctly: [ 12,  43,  131 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 12 c41 val 0x  88
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 12 c41 val 0x  88
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e20c
[DEBUG] Initial written value. val 136
[DEBUG] read_val 136
[DEBUG] Register value set correctly: [ 12,  41,  136 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 12 c39 val 0x  82
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 12 c39 val 0x  82
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e0a5
[DEBUG] Initial written value. val 130
[DEBUG] read_val 130
[DEBUG] Register value set correctly: [ 12,  39,  130 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 12 c37 val 0x  85
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 12 c37 val 0x  85
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e17e
[DEBUG] Initial written value. val 133
[DEBUG] read_val 133
[DEBUG] Register value set correctly: [ 12,  37,  133 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 12 c35 val 0x  89
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 12 c35 val 0x  89
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e254
[DEBUG] Initial written value. val 137
[DEBUG] read_val 137
[DEBUG] Register value set correctly: [ 12,  35,  137 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 12 c33 val 0x  81
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 12 c33 val 0x  81
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e06a
[DEBUG] Initial written value. val 129
[DEBUG] read_val 129
[DEBUG] Register value set correctly: [ 12,  33,  129 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 12 c31 val 0x  81
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 12 c31 val 0x  81
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e046
[DEBUG] Initial written value. val 129
[DEBUG] read_val 129
[DEBUG] Register value set correctly: [ 12,  31,  129 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 12 c29 val 0x  94
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 12 c29 val 0x  94
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e51f
[DEBUG] Initial written value. val 148
[DEBUG] read_val 148
[DEBUG] Register value set correctly: [ 12,  29,  148 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 12 c27 val 0x  87
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 12 c27 val 0x  87
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e1f4
[DEBUG] Initial written value. val 135
[DEBUG] read_val 135
[DEBUG] Register value set correctly: [ 12,  27,  135 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 12 c25 val 0x  94
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 12 c25 val 0x  94
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e509
[DEBUG] Initial written value. val 148
[DEBUG] read_val 148
[DEBUG] Register value set correctly: [ 12,  25,  148 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 12 c23 val 0x  95
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 12 c23 val 0x  95
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e560
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [ 12,  23,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 12 c21 val 0x  8b
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 12 c21 val 0x  8b
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e2f9
[DEBUG] Initial written value. val 139
[DEBUG] read_val 139
[DEBUG] Register value set correctly: [ 12,  21,  139 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 12 c19 val 0x  9a
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 12 c19 val 0x  9a
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e693
[DEBUG] Initial written value. val 154
[DEBUG] read_val 154
[DEBUG] Register value set correctly: [ 12,  19,  154 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 12 c17 val 0x  98
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 12 c17 val 0x  98
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e628
[DEBUG] Initial written value. val 152
[DEBUG] read_val 152
[DEBUG] Register value set correctly: [ 12,  17,  152 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 12 c15 val 0x  94
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 12 c15 val 0x  94
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e502
[DEBUG] Initial written value. val 148
[DEBUG] read_val 148
[DEBUG] Register value set correctly: [ 12,  15,  148 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 12 c13 val 0x  92
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 12 c13 val 0x  92
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e49c
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [ 12,  13,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 12 c11 val 0x  97
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 12 c11 val 0x  97
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e5f7
[DEBUG] Initial written value. val 151
[DEBUG] read_val 151
[DEBUG] Register value set correctly: [ 12,  11,  151 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 12 c 9 val 0x  9b
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 12 c 9 val 0x  9b
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e6cb
[DEBUG] Initial written value. val 155
[DEBUG] read_val 155
[DEBUG] Register value set correctly: [ 12,   9,  155 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 12 c 7 val 0x  9a
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 12 c 7 val 0x  9a
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e6a2
[DEBUG] Initial written value. val 154
[DEBUG] read_val 154
[DEBUG] Register value set correctly: [ 12,   7,  154 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 12 c 5 val 0x  99
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 12 c 5 val 0x  99
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e67b
[DEBUG] Initial written value. val 153
[DEBUG] read_val 153
[DEBUG] Register value set correctly: [ 12,   5,  153 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 12 c 3 val 0x  89
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 12 c 3 val 0x  89
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e254
[DEBUG] Initial written value. val 137
[DEBUG] read_val 137
[DEBUG] Register value set correctly: [ 12,   3,  137 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 12 c 1 val 0x  a7
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 12 c 1 val 0x  a7
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e9ef
[DEBUG] Initial written value. val 167
[DEBUG] read_val 167
[DEBUG] Register value set correctly: [ 12,   1,  167 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 12 c67 val 0x   6
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 12 c67 val 0x   6
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3c185
[DEBUG] Initial written value. val 6
[DEBUG] read_val 6
[DEBUG] Register value set correctly: [ 12,  67,    6 ]
[DEBUG] Return val = 0x00a3c18e
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 13 c61 val 0x  6a
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 13 c61 val 0x  6a
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3daa5
[DEBUG] Initial written value. val 106
[DEBUG] read_val 106
[DEBUG] Register value set correctly: [ 13,  61,  106 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 13 c59 val 0x  72
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 13 c59 val 0x  72
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3dcbf
[DEBUG] Initial written value. val 114
[DEBUG] read_val 114
[DEBUG] Register value set correctly: [ 13,  59,  114 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 13 c57 val 0x  7b
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 13 c57 val 0x  7b
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3ded2
[DEBUG] Initial written value. val 123
[DEBUG] read_val 123
[DEBUG] Register value set correctly: [ 13,  57,  123 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 13 c55 val 0x  77
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 13 c55 val 0x  77
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3ddee
[DEBUG] Initial written value. val 119
[DEBUG] read_val 119
[DEBUG] Register value set correctly: [ 13,  55,  119 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 13 c53 val 0x  7a
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 13 c53 val 0x  7a
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3de81
[DEBUG] Initial written value. val 122
[DEBUG] read_val 122
[DEBUG] Register value set correctly: [ 13,  53,  122 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 13 c51 val 0x  82
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 13 c51 val 0x  82
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e09f
[DEBUG] Initial written value. val 130
[DEBUG] read_val 130
[DEBUG] Register value set correctly: [ 13,  51,  130 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 13 c49 val 0x  79
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 13 c49 val 0x  79
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3de74
[DEBUG] Initial written value. val 121
[DEBUG] read_val 121
[DEBUG] Register value set correctly: [ 13,  49,  121 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 13 c47 val 0x  82
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 13 c47 val 0x  82
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e089
[DEBUG] Initial written value. val 130
[DEBUG] read_val 130
[DEBUG] Register value set correctly: [ 13,  47,  130 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 13 c45 val 0x  7b
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 13 c45 val 0x  7b
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3dee3
[DEBUG] Initial written value. val 123
[DEBUG] read_val 123
[DEBUG] Register value set correctly: [ 13,  45,  123 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 13 c43 val 0x  84
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 13 c43 val 0x  84
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e13b
[DEBUG] Initial written value. val 132
[DEBUG] read_val 132
[DEBUG] Register value set correctly: [ 13,  43,  132 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 13 c41 val 0x  7c
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 13 c41 val 0x  7c
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3df14
[DEBUG] Initial written value. val 124
[DEBUG] read_val 124
[DEBUG] Register value set correctly: [ 13,  41,  124 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 13 c39 val 0x  7d
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 13 c39 val 0x  7d
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3df6b
[DEBUG] Initial written value. val 125
[DEBUG] read_val 125
[DEBUG] Register value set correctly: [ 13,  39,  125 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 13 c37 val 0x  86
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 13 c37 val 0x  86
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e180
[DEBUG] Initial written value. val 134
[DEBUG] read_val 134
[DEBUG] Register value set correctly: [ 13,  37,  134 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 13 c35 val 0x  88
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 13 c35 val 0x  88
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e21a
[DEBUG] Initial written value. val 136
[DEBUG] read_val 136
[DEBUG] Register value set correctly: [ 13,  35,  136 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 13 c33 val 0x  8a
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 13 c33 val 0x  8a
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e2b7
[DEBUG] Initial written value. val 138
[DEBUG] read_val 138
[DEBUG] Register value set correctly: [ 13,  33,  138 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 13 c31 val 0x  79
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 13 c31 val 0x  79
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3de4e
[DEBUG] Initial written value. val 121
[DEBUG] read_val 121
[DEBUG] Register value set correctly: [ 13,  31,  121 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 13 c29 val 0x  92
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 13 c29 val 0x  92
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e4a6
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [ 13,  29,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 13 c27 val 0x  87
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 13 c27 val 0x  87
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e1ff
[DEBUG] Initial written value. val 135
[DEBUG] read_val 135
[DEBUG] Register value set correctly: [ 13,  27,  135 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 13 c25 val 0x  84
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 13 c25 val 0x  84
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e117
[DEBUG] Initial written value. val 132
[DEBUG] read_val 132
[DEBUG] Register value set correctly: [ 13,  25,  132 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 13 c23 val 0x  91
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 13 c23 val 0x  91
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e469
[DEBUG] Initial written value. val 145
[DEBUG] read_val 145
[DEBUG] Register value set correctly: [ 13,  23,  145 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 13 c21 val 0x  88
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 13 c21 val 0x  88
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e207
[DEBUG] Initial written value. val 136
[DEBUG] read_val 136
[DEBUG] Register value set correctly: [ 13,  21,  136 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 13 c19 val 0x  91
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 13 c19 val 0x  91
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e458
[DEBUG] Initial written value. val 145
[DEBUG] read_val 145
[DEBUG] Register value set correctly: [ 13,  19,  145 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 13 c17 val 0x  96
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 13 c17 val 0x  96
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e5b2
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [ 13,  17,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 13 c15 val 0x  99
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 13 c15 val 0x  99
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e64a
[DEBUG] Initial written value. val 153
[DEBUG] read_val 153
[DEBUG] Register value set correctly: [ 13,  15,  153 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 13 c13 val 0x  a0
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 13 c13 val 0x  a0
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e822
[DEBUG] Initial written value. val 160
[DEBUG] read_val 160
[DEBUG] Register value set correctly: [ 13,  13,  160 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 13 c11 val 0x  94
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 13 c11 val 0x  94
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e538
[DEBUG] Initial written value. val 148
[DEBUG] read_val 148
[DEBUG] Register value set correctly: [ 13,  11,  148 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 13 c 9 val 0x  96
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 13 c 9 val 0x  96
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e595
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [ 13,   9,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 13 c 7 val 0x  92
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 13 c 7 val 0x  92
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e4ad
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [ 13,   7,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 13 c 5 val 0x  a2
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 13 c 5 val 0x  a2
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e884
[DEBUG] Initial written value. val 162
[DEBUG] read_val 162
[DEBUG] Register value set correctly: [ 13,   5,  162 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 13 c 3 val 0x  95
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 13 c 3 val 0x  95
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e55a
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [ 13,   3,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 13 c 1 val 0x  a7
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 13 c 1 val 0x  a7
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e9f2
[DEBUG] Initial written value. val 167
[DEBUG] read_val 167
[DEBUG] Register value set correctly: [ 13,   1,  167 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 13 c67 val 0x  14
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 13 c67 val 0x  14
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3c50c
[DEBUG] Initial written value. val 20
[DEBUG] read_val 20
[DEBUG] Register value set correctly: [ 13,  67,   20 ]
[DEBUG] Return val = 0x00a3c511
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 14 c61 val 0x  66
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 14 c61 val 0x  66
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3d9a8
[DEBUG] Initial written value. val 102
[DEBUG] read_val 102
[DEBUG] Register value set correctly: [ 14,  61,  102 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 14 c59 val 0x  6a
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 14 c59 val 0x  6a
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3da82
[DEBUG] Initial written value. val 106
[DEBUG] read_val 106
[DEBUG] Register value set correctly: [ 14,  59,  106 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 14 c57 val 0x  74
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 14 c57 val 0x  74
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3dd1b
[DEBUG] Initial written value. val 116
[DEBUG] read_val 116
[DEBUG] Register value set correctly: [ 14,  57,  116 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 14 c55 val 0x  79
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 14 c55 val 0x  79
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3de74
[DEBUG] Initial written value. val 121
[DEBUG] read_val 121
[DEBUG] Register value set correctly: [ 14,  55,  121 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 14 c53 val 0x  77
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 14 c53 val 0x  77
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3ddc9
[DEBUG] Initial written value. val 119
[DEBUG] read_val 119
[DEBUG] Register value set correctly: [ 14,  53,  119 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 14 c51 val 0x  79
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 14 c51 val 0x  79
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3de62
[DEBUG] Initial written value. val 121
[DEBUG] read_val 121
[DEBUG] Register value set correctly: [ 14,  51,  121 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 14 c49 val 0x  78
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 14 c49 val 0x  78
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3de3a
[DEBUG] Initial written value. val 120
[DEBUG] read_val 120
[DEBUG] Register value set correctly: [ 14,  49,  120 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 14 c47 val 0x  78
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 14 c47 val 0x  78
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3de16
[DEBUG] Initial written value. val 120
[DEBUG] read_val 120
[DEBUG] Register value set correctly: [ 14,  47,  120 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 14 c45 val 0x  77
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 14 c45 val 0x  77
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3ddee
[DEBUG] Initial written value. val 119
[DEBUG] read_val 119
[DEBUG] Register value set correctly: [ 14,  45,  119 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 14 c43 val 0x  7d
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 14 c43 val 0x  7d
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3df47
[DEBUG] Initial written value. val 125
[DEBUG] read_val 125
[DEBUG] Register value set correctly: [ 14,  43,  125 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 14 c41 val 0x  79
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 14 c41 val 0x  79
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3de58
[DEBUG] Initial written value. val 121
[DEBUG] read_val 121
[DEBUG] Register value set correctly: [ 14,  41,  121 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 14 c39 val 0x  83
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 14 c39 val 0x  83
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e0f6
[DEBUG] Initial written value. val 131
[DEBUG] read_val 131
[DEBUG] Register value set correctly: [ 14,  39,  131 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 14 c37 val 0x  78
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 14 c37 val 0x  78
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3de0b
[DEBUG] Initial written value. val 120
[DEBUG] read_val 120
[DEBUG] Register value set correctly: [ 14,  37,  120 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 14 c35 val 0x  7e
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 14 c35 val 0x  7e
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3dfa4
[DEBUG] Initial written value. val 126
[DEBUG] read_val 126
[DEBUG] Register value set correctly: [ 14,  35,  126 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 14 c33 val 0x  8c
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 14 c33 val 0x  8c
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e33f
[DEBUG] Initial written value. val 140
[DEBUG] read_val 140
[DEBUG] Register value set correctly: [ 14,  33,  140 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 14 c31 val 0x  93
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 14 c31 val 0x  93
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e4d2
[DEBUG] Initial written value. val 147
[DEBUG] read_val 147
[DEBUG] Register value set correctly: [ 14,  31,  147 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 14 c29 val 0x  88
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 14 c29 val 0x  88
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e22b
[DEBUG] Initial written value. val 136
[DEBUG] read_val 136
[DEBUG] Register value set correctly: [ 14,  29,  136 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 14 c27 val 0x  84
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 14 c27 val 0x  84
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e101
[DEBUG] Initial written value. val 132
[DEBUG] read_val 132
[DEBUG] Register value set correctly: [ 14,  27,  132 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 14 c25 val 0x  85
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 14 c25 val 0x  85
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e159
[DEBUG] Initial written value. val 133
[DEBUG] read_val 133
[DEBUG] Register value set correctly: [ 14,  25,  133 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 14 c23 val 0x  98
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 14 c23 val 0x  98
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e635
[DEBUG] Initial written value. val 152
[DEBUG] read_val 152
[DEBUG] Register value set correctly: [ 14,  23,  152 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 14 c21 val 0x  90
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 14 c21 val 0x  90
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e40b
[DEBUG] Initial written value. val 144
[DEBUG] read_val 144
[DEBUG] Register value set correctly: [ 14,  21,  144 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 14 c19 val 0x  93
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 14 c19 val 0x  93
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e4e3
[DEBUG] Initial written value. val 147
[DEBUG] read_val 147
[DEBUG] Register value set correctly: [ 14,  19,  147 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 14 c17 val 0x  88
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 14 c17 val 0x  88
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e23d
[DEBUG] Initial written value. val 136
[DEBUG] read_val 136
[DEBUG] Register value set correctly: [ 14,  17,  136 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 14 c15 val 0x  97
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 14 c15 val 0x  97
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e5d0
[DEBUG] Initial written value. val 151
[DEBUG] read_val 151
[DEBUG] Register value set correctly: [ 14,  15,  151 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 14 c13 val 0x  95
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 14 c13 val 0x  95
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e56b
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [ 14,  13,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 14 c11 val 0x  8a
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 14 c11 val 0x  8a
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e286
[DEBUG] Initial written value. val 138
[DEBUG] read_val 138
[DEBUG] Register value set correctly: [ 14,  11,  138 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 14 c 9 val 0x  94
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 14 c 9 val 0x  94
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e51f
[DEBUG] Initial written value. val 148
[DEBUG] read_val 148
[DEBUG] Register value set correctly: [ 14,   9,  148 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 14 c 7 val 0x  a1
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 14 c 7 val 0x  a1
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e871
[DEBUG] Initial written value. val 161
[DEBUG] read_val 161
[DEBUG] Register value set correctly: [ 14,   7,  161 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 14 c 5 val 0x  90
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 14 c 5 val 0x  90
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e40b
[DEBUG] Initial written value. val 144
[DEBUG] read_val 144
[DEBUG] Register value set correctly: [ 14,   5,  144 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 14 c 3 val 0x  a0
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 14 c 3 val 0x  a0
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e822
[DEBUG] Initial written value. val 160
[DEBUG] read_val 160
[DEBUG] Register value set correctly: [ 14,   3,  160 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 14 c 1 val 0x  96
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 14 c 1 val 0x  96
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e5b9
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [ 14,   1,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 14 c67 val 0x  12
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 14 c67 val 0x  12
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3c492
[DEBUG] Initial written value. val 18
[DEBUG] read_val 18
[DEBUG] Register value set correctly: [ 14,  67,   18 ]
[DEBUG] Return val = 0x00a3c499
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 15 c61 val 0x  64
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 15 c61 val 0x  64
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3d934
[DEBUG] Initial written value. val 100
[DEBUG] read_val 100
[DEBUG] Register value set correctly: [ 15,  61,  100 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 15 c59 val 0x  75
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 15 c59 val 0x  75
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3dd48
[DEBUG] Initial written value. val 117
[DEBUG] read_val 117
[DEBUG] Register value set correctly: [ 15,  59,  117 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 15 c57 val 0x  6a
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 15 c57 val 0x  6a
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3daa5
[DEBUG] Initial written value. val 106
[DEBUG] read_val 106
[DEBUG] Register value set correctly: [ 15,  57,  106 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 15 c55 val 0x  6c
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 15 c55 val 0x  6c
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3db3b
[DEBUG] Initial written value. val 108
[DEBUG] read_val 108
[DEBUG] Register value set correctly: [ 15,  55,  108 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 15 c53 val 0x  77
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 15 c53 val 0x  77
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3ddd4
[DEBUG] Initial written value. val 119
[DEBUG] read_val 119
[DEBUG] Register value set correctly: [ 15,  53,  119 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 15 c51 val 0x  79
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 15 c51 val 0x  79
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3de69
[DEBUG] Initial written value. val 121
[DEBUG] read_val 121
[DEBUG] Register value set correctly: [ 15,  51,  121 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 15 c49 val 0x  73
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 15 c49 val 0x  73
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3dcc0
[DEBUG] Initial written value. val 115
[DEBUG] read_val 115
[DEBUG] Register value set correctly: [ 15,  49,  115 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 15 c47 val 0x  70
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 15 c47 val 0x  70
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3dc19
[DEBUG] Initial written value. val 112
[DEBUG] read_val 112
[DEBUG] Register value set correctly: [ 15,  47,  112 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 15 c45 val 0x  7e
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 15 c45 val 0x  7e
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3dfb2
[DEBUG] Initial written value. val 126
[DEBUG] read_val 126
[DEBUG] Register value set correctly: [ 15,  45,  126 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 15 c43 val 0x  82
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 15 c43 val 0x  82
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e089
[DEBUG] Initial written value. val 130
[DEBUG] read_val 130
[DEBUG] Register value set correctly: [ 15,  43,  130 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 15 c41 val 0x  83
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 15 c41 val 0x  83
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e0e0
[DEBUG] Initial written value. val 131
[DEBUG] read_val 131
[DEBUG] Register value set correctly: [ 15,  41,  131 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 15 c39 val 0x  7c
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 15 c39 val 0x  7c
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3df38
[DEBUG] Initial written value. val 124
[DEBUG] read_val 124
[DEBUG] Register value set correctly: [ 15,  39,  124 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 15 c37 val 0x  78
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 15 c37 val 0x  78
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3de16
[DEBUG] Initial written value. val 120
[DEBUG] read_val 120
[DEBUG] Register value set correctly: [ 15,  37,  120 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 15 c35 val 0x  8a
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 15 c35 val 0x  8a
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e2aa
[DEBUG] Initial written value. val 138
[DEBUG] read_val 138
[DEBUG] Register value set correctly: [ 15,  35,  138 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 15 c33 val 0x  91
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 15 c33 val 0x  91
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e445
[DEBUG] Initial written value. val 145
[DEBUG] read_val 145
[DEBUG] Register value set correctly: [ 15,  33,  145 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 15 c31 val 0x  91
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 15 c31 val 0x  91
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e458
[DEBUG] Initial written value. val 145
[DEBUG] read_val 145
[DEBUG] Register value set correctly: [ 15,  31,  145 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 15 c29 val 0x  85
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 15 c29 val 0x  85
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e175
[DEBUG] Initial written value. val 133
[DEBUG] read_val 133
[DEBUG] Register value set correctly: [ 15,  29,  133 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 15 c27 val 0x  90
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 15 c27 val 0x  90
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e40b
[DEBUG] Initial written value. val 144
[DEBUG] read_val 144
[DEBUG] Register value set correctly: [ 15,  27,  144 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 15 c25 val 0x  8a
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 15 c25 val 0x  8a
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e2a1
[DEBUG] Initial written value. val 138
[DEBUG] read_val 138
[DEBUG] Register value set correctly: [ 15,  25,  138 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 15 c23 val 0x  8a
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 15 c23 val 0x  8a
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e2bc
[DEBUG] Initial written value. val 138
[DEBUG] read_val 138
[DEBUG] Register value set correctly: [ 15,  23,  138 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 15 c21 val 0x  97
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 15 c21 val 0x  97
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e5d0
[DEBUG] Initial written value. val 151
[DEBUG] read_val 151
[DEBUG] Register value set correctly: [ 15,  21,  151 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 15 c19 val 0x  95
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 15 c19 val 0x  95
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e56b
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [ 15,  19,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 15 c17 val 0x  88
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 15 c17 val 0x  88
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e207
[DEBUG] Initial written value. val 136
[DEBUG] read_val 136
[DEBUG] Register value set correctly: [ 15,  17,  136 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 15 c15 val 0x  99
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 15 c15 val 0x  99
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e65c
[DEBUG] Initial written value. val 153
[DEBUG] read_val 153
[DEBUG] Register value set correctly: [ 15,  15,  153 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 15 c13 val 0x  8a
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 15 c13 val 0x  8a
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e2b7
[DEBUG] Initial written value. val 138
[DEBUG] read_val 138
[DEBUG] Register value set correctly: [ 15,  13,  138 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 15 c11 val 0x  8c
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 15 c11 val 0x  8c
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e30e
[DEBUG] Initial written value. val 140
[DEBUG] read_val 140
[DEBUG] Register value set correctly: [ 15,  11,  140 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 15 c 9 val 0x  95
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 15 c 9 val 0x  95
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e560
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [ 15,   9,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 15 c 7 val 0x  99
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 15 c 7 val 0x  99
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e67b
[DEBUG] Initial written value. val 153
[DEBUG] read_val 153
[DEBUG] Register value set correctly: [ 15,   7,  153 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 15 c 5 val 0x  96
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 15 c 5 val 0x  96
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e595
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [ 15,   5,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 15 c 3 val 0x  a4
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 15 c 3 val 0x  a4
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e92b
[DEBUG] Initial written value. val 164
[DEBUG] read_val 164
[DEBUG] Register value set correctly: [ 15,   3,  164 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 15 c 1 val 0x  99
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 15 c 1 val 0x  99
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e641
[DEBUG] Initial written value. val 153
[DEBUG] read_val 153
[DEBUG] Register value set correctly: [ 15,   1,  153 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 15 c67 val 0x  16
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 15 c67 val 0x  16
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3c59b
[DEBUG] Initial written value. val 22
[DEBUG] read_val 22
[DEBUG] Register value set correctly: [ 15,  67,   22 ]
[DEBUG] Return val = 0x00a3c5a1
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 16 c61 val 0x  6b
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 16 c61 val 0x  6b
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3dafd
[DEBUG] Initial written value. val 107
[DEBUG] read_val 107
[DEBUG] Register value set correctly: [ 16,  61,  107 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 16 c59 val 0x  79
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 16 c59 val 0x  79
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3de53
[DEBUG] Initial written value. val 121
[DEBUG] read_val 121
[DEBUG] Register value set correctly: [ 16,  59,  121 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 16 c57 val 0x  79
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 16 c57 val 0x  79
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3de69
[DEBUG] Initial written value. val 121
[DEBUG] read_val 121
[DEBUG] Register value set correctly: [ 16,  57,  121 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 16 c55 val 0x  6a
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 16 c55 val 0x  6a
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3da82
[DEBUG] Initial written value. val 106
[DEBUG] read_val 106
[DEBUG] Register value set correctly: [ 16,  55,  106 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 16 c53 val 0x  78
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 16 c53 val 0x  78
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3de1d
[DEBUG] Initial written value. val 120
[DEBUG] read_val 120
[DEBUG] Register value set correctly: [ 16,  53,  120 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 16 c51 val 0x  79
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 16 c51 val 0x  79
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3de74
[DEBUG] Initial written value. val 121
[DEBUG] read_val 121
[DEBUG] Register value set correctly: [ 16,  51,  121 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 16 c49 val 0x  72
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 16 c49 val 0x  72
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3dc8e
[DEBUG] Initial written value. val 114
[DEBUG] read_val 114
[DEBUG] Register value set correctly: [ 16,  49,  114 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 16 c47 val 0x  81
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 16 c47 val 0x  81
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e061
[DEBUG] Initial written value. val 129
[DEBUG] read_val 129
[DEBUG] Register value set correctly: [ 16,  47,  129 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 16 c45 val 0x  82
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 16 c45 val 0x  82
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e0b8
[DEBUG] Initial written value. val 130
[DEBUG] read_val 130
[DEBUG] Register value set correctly: [ 16,  45,  130 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 16 c43 val 0x  86
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 16 c43 val 0x  86
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e196
[DEBUG] Initial written value. val 134
[DEBUG] read_val 134
[DEBUG] Register value set correctly: [ 16,  43,  134 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 16 c41 val 0x  7d
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 16 c41 val 0x  7d
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3df6b
[DEBUG] Initial written value. val 125
[DEBUG] read_val 125
[DEBUG] Register value set correctly: [ 16,  41,  125 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 16 c39 val 0x  7f
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 16 c39 val 0x  7f
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3dfc6
[DEBUG] Initial written value. val 127
[DEBUG] read_val 127
[DEBUG] Register value set correctly: [ 16,  39,  127 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 16 c37 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 16 c37 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [ 16,  37,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 16 c35 val 0x  89
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 16 c35 val 0x  89
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e273
[DEBUG] Initial written value. val 137
[DEBUG] read_val 137
[DEBUG] Register value set correctly: [ 16,  35,  137 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 16 c33 val 0x  85
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 16 c33 val 0x  85
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e14f
[DEBUG] Initial written value. val 133
[DEBUG] read_val 133
[DEBUG] Register value set correctly: [ 16,  33,  133 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 16 c31 val 0x  8b
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 16 c31 val 0x  8b
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e2e4
[DEBUG] Initial written value. val 139
[DEBUG] read_val 139
[DEBUG] Register value set correctly: [ 16,  31,  139 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 16 c29 val 0x  8b
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 16 c29 val 0x  8b
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e2f9
[DEBUG] Initial written value. val 139
[DEBUG] read_val 139
[DEBUG] Register value set correctly: [ 16,  29,  139 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 16 c27 val 0x  8b
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 16 c27 val 0x  8b
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e2d5
[DEBUG] Initial written value. val 139
[DEBUG] read_val 139
[DEBUG] Register value set correctly: [ 16,  27,  139 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 16 c25 val 0x  95
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 16 c25 val 0x  95
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e56b
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [ 16,  25,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 16 c23 val 0x  8c
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 16 c23 val 0x  8c
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e305
[DEBUG] Initial written value. val 140
[DEBUG] read_val 140
[DEBUG] Register value set correctly: [ 16,  23,  140 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 16 c21 val 0x  8a
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 16 c21 val 0x  8a
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e29b
[DEBUG] Initial written value. val 138
[DEBUG] read_val 138
[DEBUG] Register value set correctly: [ 16,  21,  138 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 16 c19 val 0x  88
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 16 c19 val 0x  88
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e236
[DEBUG] Initial written value. val 136
[DEBUG] read_val 136
[DEBUG] Register value set correctly: [ 16,  19,  136 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 16 c17 val 0x  95
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 16 c17 val 0x  95
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e54c
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [ 16,  17,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 16 c15 val 0x  94
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 16 c15 val 0x  94
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e525
[DEBUG] Initial written value. val 148
[DEBUG] read_val 148
[DEBUG] Register value set correctly: [ 16,  15,  148 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 16 c13 val 0x  93
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 16 c13 val 0x  93
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e4fe
[DEBUG] Initial written value. val 147
[DEBUG] read_val 147
[DEBUG] Register value set correctly: [ 16,  13,  147 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 16 c11 val 0x  a2
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 16 c11 val 0x  a2
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e892
[DEBUG] Initial written value. val 162
[DEBUG] read_val 162
[DEBUG] Register value set correctly: [ 16,  11,  162 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 16 c 9 val 0x  91
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 16 c 9 val 0x  91
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e469
[DEBUG] Initial written value. val 145
[DEBUG] read_val 145
[DEBUG] Register value set correctly: [ 16,   9,  145 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 16 c 7 val 0x  9a
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 16 c 7 val 0x  9a
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e685
[DEBUG] Initial written value. val 154
[DEBUG] read_val 154
[DEBUG] Register value set correctly: [ 16,   7,  154 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 16 c 5 val 0x  9a
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 16 c 5 val 0x  9a
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e698
[DEBUG] Initial written value. val 154
[DEBUG] read_val 154
[DEBUG] Register value set correctly: [ 16,   5,  154 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 16 c 3 val 0x  9b
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 16 c 3 val 0x  9b
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e6f1
[DEBUG] Initial written value. val 155
[DEBUG] read_val 155
[DEBUG] Register value set correctly: [ 16,   3,  155 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 16 c 1 val 0x  a3
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 16 c 1 val 0x  a3
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e8ca
[DEBUG] Initial written value. val 163
[DEBUG] read_val 163
[DEBUG] Register value set correctly: [ 16,   1,  163 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 16 c67 val 0x  13
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 16 c67 val 0x  13
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3c4e6
[DEBUG] Initial written value. val 19
[DEBUG] read_val 19
[DEBUG] Register value set correctly: [ 16,  67,   19 ]
[DEBUG] Return val = 0x00a3c4ed
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 17 c61 val 0x  71
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 17 c61 val 0x  71
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3dc41
[DEBUG] Initial written value. val 113
[DEBUG] read_val 113
[DEBUG] Register value set correctly: [ 17,  61,  113 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 17 c59 val 0x  77
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 17 c59 val 0x  77
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3dddf
[DEBUG] Initial written value. val 119
[DEBUG] read_val 119
[DEBUG] Register value set correctly: [ 17,  59,  119 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 17 c57 val 0x  6b
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 17 c57 val 0x  6b
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3daf6
[DEBUG] Initial written value. val 107
[DEBUG] read_val 107
[DEBUG] Register value set correctly: [ 17,  57,  107 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 17 c55 val 0x  6b
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 17 c55 val 0x  6b
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3dacc
[DEBUG] Initial written value. val 107
[DEBUG] read_val 107
[DEBUG] Register value set correctly: [ 17,  55,  107 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 17 c53 val 0x  78
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 17 c53 val 0x  78
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3de27
[DEBUG] Initial written value. val 120
[DEBUG] read_val 120
[DEBUG] Register value set correctly: [ 17,  53,  120 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 17 c51 val 0x  7a
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 17 c51 val 0x  7a
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3debb
[DEBUG] Initial written value. val 122
[DEBUG] read_val 122
[DEBUG] Register value set correctly: [ 17,  51,  122 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 17 c49 val 0x  7b
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 17 c49 val 0x  7b
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3ded2
[DEBUG] Initial written value. val 123
[DEBUG] read_val 123
[DEBUG] Register value set correctly: [ 17,  49,  123 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 17 c47 val 0x  84
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 17 c47 val 0x  84
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e12d
[DEBUG] Initial written value. val 132
[DEBUG] read_val 132
[DEBUG] Register value set correctly: [ 17,  47,  132 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 17 c45 val 0x  88
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 17 c45 val 0x  88
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e207
[DEBUG] Initial written value. val 136
[DEBUG] read_val 136
[DEBUG] Register value set correctly: [ 17,  45,  136 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 17 c43 val 0x  7b
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 17 c43 val 0x  7b
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3ded9
[DEBUG] Initial written value. val 123
[DEBUG] read_val 123
[DEBUG] Register value set correctly: [ 17,  43,  123 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 17 c41 val 0x  7c
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 17 c41 val 0x  7c
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3df33
[DEBUG] Initial written value. val 124
[DEBUG] read_val 124
[DEBUG] Register value set correctly: [ 17,  41,  124 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 17 c39 val 0x  86
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 17 c39 val 0x  86
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e18b
[DEBUG] Initial written value. val 134
[DEBUG] read_val 134
[DEBUG] Register value set correctly: [ 17,  39,  134 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 17 c37 val 0x  7e
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 17 c37 val 0x  7e
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3dfa4
[DEBUG] Initial written value. val 126
[DEBUG] read_val 126
[DEBUG] Register value set correctly: [ 17,  37,  126 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 17 c35 val 0x  82
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 17 c35 val 0x  82
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e0b8
[DEBUG] Initial written value. val 130
[DEBUG] read_val 130
[DEBUG] Register value set correctly: [ 17,  35,  130 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 17 c33 val 0x  85
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 17 c33 val 0x  85
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e152
[DEBUG] Initial written value. val 133
[DEBUG] read_val 133
[DEBUG] Register value set correctly: [ 17,  33,  133 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 17 c31 val 0x  91
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 17 c31 val 0x  91
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e469
[DEBUG] Initial written value. val 145
[DEBUG] read_val 145
[DEBUG] Register value set correctly: [ 17,  31,  145 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 17 c29 val 0x  94
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 17 c29 val 0x  94
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e502
[DEBUG] Initial written value. val 148
[DEBUG] read_val 148
[DEBUG] Register value set correctly: [ 17,  29,  148 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 17 c27 val 0x  8a
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 17 c27 val 0x  8a
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e29b
[DEBUG] Initial written value. val 138
[DEBUG] read_val 138
[DEBUG] Register value set correctly: [ 17,  27,  138 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 17 c25 val 0x  92
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 17 c25 val 0x  92
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e4b0
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [ 17,  25,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 17 c23 val 0x  9b
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 17 c23 val 0x  9b
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e6cb
[DEBUG] Initial written value. val 155
[DEBUG] read_val 155
[DEBUG] Register value set correctly: [ 17,  23,  155 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 17 c21 val 0x  95
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 17 c21 val 0x  95
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e560
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [ 17,  21,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 17 c19 val 0x  87
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 17 c19 val 0x  87
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e1ff
[DEBUG] Initial written value. val 135
[DEBUG] read_val 135
[DEBUG] Register value set correctly: [ 17,  19,  135 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 17 c17 val 0x  8b
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 17 c17 val 0x  8b
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e2d5
[DEBUG] Initial written value. val 139
[DEBUG] read_val 139
[DEBUG] Register value set correctly: [ 17,  17,  139 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 17 c15 val 0x  94
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 17 c15 val 0x  94
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e52e
[DEBUG] Initial written value. val 148
[DEBUG] read_val 148
[DEBUG] Register value set correctly: [ 17,  15,  148 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 17 c13 val 0x  95
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 17 c13 val 0x  95
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e547
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [ 17,  13,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 17 c11 val 0x  a1
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 17 c11 val 0x  a1
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e85d
[DEBUG] Initial written value. val 161
[DEBUG] read_val 161
[DEBUG] Register value set correctly: [ 17,  11,  161 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 17 c 9 val 0x  95
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 17 c 9 val 0x  95
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e576
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [ 17,   9,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 17 c 7 val 0x  9b
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 17 c 7 val 0x  9b
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e6cb
[DEBUG] Initial written value. val 155
[DEBUG] read_val 155
[DEBUG] Register value set correctly: [ 17,   7,  155 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 17 c 5 val 0x  9b
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 17 c 5 val 0x  9b
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e6e7
[DEBUG] Initial written value. val 155
[DEBUG] read_val 155
[DEBUG] Register value set correctly: [ 17,   5,  155 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 17 c 3 val 0x  a1
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 17 c 3 val 0x  a1
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e87a
[DEBUG] Initial written value. val 161
[DEBUG] read_val 161
[DEBUG] Register value set correctly: [ 17,   3,  161 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 17 c 1 val 0x  a7
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 17 c 1 val 0x  a7
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e9d5
[DEBUG] Initial written value. val 167
[DEBUG] read_val 167
[DEBUG] Register value set correctly: [ 17,   1,  167 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 17 c67 val 0x  16
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 17 c67 val 0x  16
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3c5aa
[DEBUG] Initial written value. val 22
[DEBUG] read_val 22
[DEBUG] Register value set correctly: [ 17,  67,   22 ]
[DEBUG] Return val = 0x00a3c5b7
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 18 c61 val 0x  72
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 18 c61 val 0x  72
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3dc8e
[DEBUG] Initial written value. val 114
[DEBUG] read_val 114
[DEBUG] Register value set correctly: [ 18,  61,  114 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 18 c59 val 0x  75
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 18 c59 val 0x  75
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3dd64
[DEBUG] Initial written value. val 117
[DEBUG] read_val 117
[DEBUG] Register value set correctly: [ 18,  59,  117 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 18 c57 val 0x  74
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 18 c57 val 0x  74
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3dd3c
[DEBUG] Initial written value. val 116
[DEBUG] read_val 116
[DEBUG] Register value set correctly: [ 18,  57,  116 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 18 c55 val 0x  75
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 18 c55 val 0x  75
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3dd55
[DEBUG] Initial written value. val 117
[DEBUG] read_val 117
[DEBUG] Register value set correctly: [ 18,  55,  117 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 18 c53 val 0x  6b
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 18 c53 val 0x  6b
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3daeb
[DEBUG] Initial written value. val 107
[DEBUG] read_val 107
[DEBUG] Register value set correctly: [ 18,  53,  107 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 18 c51 val 0x  79
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 18 c51 val 0x  79
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3de45
[DEBUG] Initial written value. val 121
[DEBUG] read_val 121
[DEBUG] Register value set correctly: [ 18,  51,  121 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 18 c49 val 0x  7a
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 18 c49 val 0x  7a
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3de9c
[DEBUG] Initial written value. val 122
[DEBUG] read_val 122
[DEBUG] Register value set correctly: [ 18,  49,  122 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 18 c47 val 0x  7c
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 18 c47 val 0x  7c
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3df33
[DEBUG] Initial written value. val 124
[DEBUG] read_val 124
[DEBUG] Register value set correctly: [ 18,  47,  124 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 18 c45 val 0x  77
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 18 c45 val 0x  77
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3ddc9
[DEBUG] Initial written value. val 119
[DEBUG] read_val 119
[DEBUG] Register value set correctly: [ 18,  45,  119 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 18 c43 val 0x  85
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 18 c43 val 0x  85
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e163
[DEBUG] Initial written value. val 133
[DEBUG] read_val 133
[DEBUG] Register value set correctly: [ 18,  43,  133 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 18 c41 val 0x  7a
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 18 c41 val 0x  7a
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3debb
[DEBUG] Initial written value. val 122
[DEBUG] read_val 122
[DEBUG] Register value set correctly: [ 18,  41,  122 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 18 c39 val 0x  85
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 18 c39 val 0x  85
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e152
[DEBUG] Initial written value. val 133
[DEBUG] read_val 133
[DEBUG] Register value set correctly: [ 18,  39,  133 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 18 c37 val 0x  88
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 18 c37 val 0x  88
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e22b
[DEBUG] Initial written value. val 136
[DEBUG] read_val 136
[DEBUG] Register value set correctly: [ 18,  37,  136 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 18 c35 val 0x  78
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 18 c35 val 0x  78
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3de00
[DEBUG] Initial written value. val 120
[DEBUG] read_val 120
[DEBUG] Register value set correctly: [ 18,  35,  120 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 18 c33 val 0x  7d
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 18 c33 val 0x  7d
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3df5a
[DEBUG] Initial written value. val 125
[DEBUG] read_val 125
[DEBUG] Register value set correctly: [ 18,  33,  125 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 18 c31 val 0x  86
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 18 c31 val 0x  86
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e1b1
[DEBUG] Initial written value. val 134
[DEBUG] read_val 134
[DEBUG] Register value set correctly: [ 18,  31,  134 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 18 c29 val 0x  86
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 18 c29 val 0x  86
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e18b
[DEBUG] Initial written value. val 134
[DEBUG] read_val 134
[DEBUG] Register value set correctly: [ 18,  29,  134 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 18 c27 val 0x  7a
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 18 c27 val 0x  7a
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3dea6
[DEBUG] Initial written value. val 122
[DEBUG] read_val 122
[DEBUG] Register value set correctly: [ 18,  27,  122 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 18 c25 val 0x  83
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 18 c25 val 0x  83
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e0fd
[DEBUG] Initial written value. val 131
[DEBUG] read_val 131
[DEBUG] Register value set correctly: [ 18,  25,  131 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 18 c23 val 0x  7f
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 18 c23 val 0x  7f
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3dfd0
[DEBUG] Initial written value. val 127
[DEBUG] read_val 127
[DEBUG] Register value set correctly: [ 18,  23,  127 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 18 c21 val 0x  90
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 18 c21 val 0x  90
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e42c
[DEBUG] Initial written value. val 144
[DEBUG] read_val 144
[DEBUG] Register value set correctly: [ 18,  21,  144 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 18 c19 val 0x  90
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 18 c19 val 0x  90
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e400
[DEBUG] Initial written value. val 144
[DEBUG] read_val 144
[DEBUG] Register value set correctly: [ 18,  19,  144 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 18 c17 val 0x  9b
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 18 c17 val 0x  9b
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e6dd
[DEBUG] Initial written value. val 155
[DEBUG] read_val 155
[DEBUG] Register value set correctly: [ 18,  17,  155 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 18 c15 val 0x  9a
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 18 c15 val 0x  9a
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e6b4
[DEBUG] Initial written value. val 154
[DEBUG] read_val 154
[DEBUG] Register value set correctly: [ 18,  15,  154 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 18 c13 val 0x  a1
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 18 c13 val 0x  a1
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e84b
[DEBUG] Initial written value. val 161
[DEBUG] read_val 161
[DEBUG] Register value set correctly: [ 18,  13,  161 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 18 c11 val 0x  96
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 18 c11 val 0x  96
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e5a4
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [ 18,  11,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 18 c 9 val 0x  97
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 18 c 9 val 0x  97
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e5fc
[DEBUG] Initial written value. val 151
[DEBUG] read_val 151
[DEBUG] Register value set correctly: [ 18,   9,  151 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 18 c 7 val 0x  a6
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 18 c 7 val 0x  a6
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e990
[DEBUG] Initial written value. val 166
[DEBUG] read_val 166
[DEBUG] Register value set correctly: [ 18,   7,  166 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 18 c 5 val 0x  9b
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 18 c 5 val 0x  9b
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e6ec
[DEBUG] Initial written value. val 155
[DEBUG] read_val 155
[DEBUG] Register value set correctly: [ 18,   5,  155 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 18 c 3 val 0x  99
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 18 c 3 val 0x  99
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e641
[DEBUG] Initial written value. val 153
[DEBUG] read_val 153
[DEBUG] Register value set correctly: [ 18,   3,  153 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 18 c 1 val 0x  9c
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 18 c 1 val 0x  9c
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e71b
[DEBUG] Initial written value. val 156
[DEBUG] read_val 156
[DEBUG] Register value set correctly: [ 18,   1,  156 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 18 c67 val 0x  12
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 18 c67 val 0x  12
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3c4b5
[DEBUG] Initial written value. val 18
[DEBUG] read_val 18
[DEBUG] Register value set correctly: [ 18,  67,   18 ]
[DEBUG] Return val = 0x00a3c4be
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 19 c61 val 0x  76
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 19 c61 val 0x  76
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3dd91
[DEBUG] Initial written value. val 118
[DEBUG] read_val 118
[DEBUG] Register value set correctly: [ 19,  61,  118 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 19 c59 val 0x  72
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 19 c59 val 0x  72
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3dca9
[DEBUG] Initial written value. val 114
[DEBUG] read_val 114
[DEBUG] Register value set correctly: [ 19,  59,  114 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 19 c57 val 0x  71
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 19 c57 val 0x  71
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3dc41
[DEBUG] Initial written value. val 113
[DEBUG] read_val 113
[DEBUG] Register value set correctly: [ 19,  57,  113 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 19 c55 val 0x  7b
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 19 c55 val 0x  7b
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3ded9
[DEBUG] Initial written value. val 123
[DEBUG] read_val 123
[DEBUG] Register value set correctly: [ 19,  55,  123 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 19 c53 val 0x  78
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 19 c53 val 0x  78
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3de31
[DEBUG] Initial written value. val 120
[DEBUG] read_val 120
[DEBUG] Register value set correctly: [ 19,  53,  120 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 19 c51 val 0x  77
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 19 c51 val 0x  77
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3ddc9
[DEBUG] Initial written value. val 119
[DEBUG] read_val 119
[DEBUG] Register value set correctly: [ 19,  51,  119 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 19 c49 val 0x  7c
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 19 c49 val 0x  7c
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3df25
[DEBUG] Initial written value. val 124
[DEBUG] read_val 124
[DEBUG] Register value set correctly: [ 19,  49,  124 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 19 c47 val 0x  78
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 19 c47 val 0x  78
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3de3a
[DEBUG] Initial written value. val 120
[DEBUG] read_val 120
[DEBUG] Register value set correctly: [ 19,  47,  120 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 19 c45 val 0x  72
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 19 c45 val 0x  72
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3dc93
[DEBUG] Initial written value. val 114
[DEBUG] read_val 114
[DEBUG] Register value set correctly: [ 19,  45,  114 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 19 c43 val 0x  7d
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 19 c43 val 0x  7d
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3df6b
[DEBUG] Initial written value. val 125
[DEBUG] read_val 125
[DEBUG] Register value set correctly: [ 19,  43,  125 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 19 c41 val 0x  81
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 19 c41 val 0x  81
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e046
[DEBUG] Initial written value. val 129
[DEBUG] read_val 129
[DEBUG] Register value set correctly: [ 19,  41,  129 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 19 c39 val 0x  87
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 19 c39 val 0x  87
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e1d8
[DEBUG] Initial written value. val 135
[DEBUG] read_val 135
[DEBUG] Register value set correctly: [ 19,  39,  135 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 19 c37 val 0x  81
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 19 c37 val 0x  81
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e077
[DEBUG] Initial written value. val 129
[DEBUG] read_val 129
[DEBUG] Register value set correctly: [ 19,  37,  129 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 19 c35 val 0x  8c
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 19 c35 val 0x  8c
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e30e
[DEBUG] Initial written value. val 140
[DEBUG] read_val 140
[DEBUG] Register value set correctly: [ 19,  35,  140 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 19 c33 val 0x  87
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 19 c33 val 0x  87
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e1e2
[DEBUG] Initial written value. val 135
[DEBUG] read_val 135
[DEBUG] Register value set correctly: [ 19,  33,  135 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 19 c31 val 0x  8a
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 19 c31 val 0x  8a
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e2bc
[DEBUG] Initial written value. val 138
[DEBUG] read_val 138
[DEBUG] Register value set correctly: [ 19,  31,  138 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 19 c29 val 0x  91
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 19 c29 val 0x  91
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e453
[DEBUG] Initial written value. val 145
[DEBUG] read_val 145
[DEBUG] Register value set correctly: [ 19,  29,  145 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 19 c27 val 0x  96
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 19 c27 val 0x  96
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e5af
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [ 19,  27,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 19 c25 val 0x  92
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 19 c25 val 0x  92
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e481
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [ 19,  25,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 19 c23 val 0x  90
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 19 c23 val 0x  90
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e41d
[DEBUG] Initial written value. val 144
[DEBUG] read_val 144
[DEBUG] Register value set correctly: [ 19,  23,  144 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 19 c21 val 0x  93
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 19 c21 val 0x  93
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e4f5
[DEBUG] Initial written value. val 147
[DEBUG] read_val 147
[DEBUG] Register value set correctly: [ 19,  21,  147 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 19 c19 val 0x  8b
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 19 c19 val 0x  8b
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e2c8
[DEBUG] Initial written value. val 139
[DEBUG] read_val 139
[DEBUG] Register value set correctly: [ 19,  19,  139 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 19 c17 val 0x  97
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 19 c17 val 0x  97
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e5e1
[DEBUG] Initial written value. val 151
[DEBUG] read_val 151
[DEBUG] Register value set correctly: [ 19,  17,  151 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 19 c15 val 0x  93
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 19 c15 val 0x  93
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e4fe
[DEBUG] Initial written value. val 147
[DEBUG] read_val 147
[DEBUG] Register value set correctly: [ 19,  15,  147 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 19 c13 val 0x  98
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 19 c13 val 0x  98
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e612
[DEBUG] Initial written value. val 152
[DEBUG] read_val 152
[DEBUG] Register value set correctly: [ 19,  13,  152 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 19 c11 val 0x  93
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 19 c11 val 0x  93
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e4e8
[DEBUG] Initial written value. val 147
[DEBUG] read_val 147
[DEBUG] Register value set correctly: [ 19,  11,  147 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 19 c 9 val 0x  a1
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 19 c 9 val 0x  a1
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e840
[DEBUG] Initial written value. val 161
[DEBUG] read_val 161
[DEBUG] Register value set correctly: [ 19,   9,  161 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 19 c 7 val 0x  96
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 19 c 7 val 0x  96
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e59e
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [ 19,   7,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 19 c 5 val 0x  97
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 19 c 5 val 0x  97
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e5f7
[DEBUG] Initial written value. val 151
[DEBUG] read_val 151
[DEBUG] Register value set correctly: [ 19,   5,  151 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 19 c 3 val 0x  98
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 19 c 3 val 0x  98
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e60f
[DEBUG] Initial written value. val 152
[DEBUG] read_val 152
[DEBUG] Register value set correctly: [ 19,   3,  152 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 19 c 1 val 0x  98
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 19 c 1 val 0x  98
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e623
[DEBUG] Initial written value. val 152
[DEBUG] read_val 152
[DEBUG] Register value set correctly: [ 19,   1,  152 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 19 c67 val 0x  16
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 19 c67 val 0x  16
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3c5bc
[DEBUG] Initial written value. val 22
[DEBUG] read_val 22
[DEBUG] Register value set correctly: [ 19,  67,   22 ]
[DEBUG] Return val = 0x00a3c586
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 20 c61 val 0x  72
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 20 c61 val 0x  72
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3dc98
[DEBUG] Initial written value. val 114
[DEBUG] read_val 114
[DEBUG] Register value set correctly: [ 20,  61,  114 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 20 c59 val 0x  73
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 20 c59 val 0x  73
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3dcf1
[DEBUG] Initial written value. val 115
[DEBUG] read_val 115
[DEBUG] Register value set correctly: [ 20,  59,  115 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 20 c57 val 0x  71
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 20 c57 val 0x  71
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3dc4a
[DEBUG] Initial written value. val 113
[DEBUG] read_val 113
[DEBUG] Register value set correctly: [ 20,  57,  113 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 20 c55 val 0x  73
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 20 c55 val 0x  73
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3dce7
[DEBUG] Initial written value. val 115
[DEBUG] read_val 115
[DEBUG] Register value set correctly: [ 20,  55,  115 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 20 c53 val 0x  74
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 20 c53 val 0x  74
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3dd3c
[DEBUG] Initial written value. val 116
[DEBUG] read_val 116
[DEBUG] Register value set correctly: [ 20,  53,  116 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 20 c51 val 0x  72
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 20 c51 val 0x  72
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3dc93
[DEBUG] Initial written value. val 114
[DEBUG] read_val 114
[DEBUG] Register value set correctly: [ 20,  51,  114 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 20 c49 val 0x  77
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 20 c49 val 0x  77
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3ddee
[DEBUG] Initial written value. val 119
[DEBUG] read_val 119
[DEBUG] Register value set correctly: [ 20,  49,  119 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 20 c47 val 0x  78
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 20 c47 val 0x  78
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3de00
[DEBUG] Initial written value. val 120
[DEBUG] read_val 120
[DEBUG] Register value set correctly: [ 20,  47,  120 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 20 c45 val 0x  7d
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 20 c45 val 0x  7d
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3df5a
[DEBUG] Initial written value. val 125
[DEBUG] read_val 125
[DEBUG] Register value set correctly: [ 20,  45,  125 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 20 c43 val 0x  7a
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 20 c43 val 0x  7a
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3deb0
[DEBUG] Initial written value. val 122
[DEBUG] read_val 122
[DEBUG] Register value set correctly: [ 20,  43,  122 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 20 c41 val 0x  76
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 20 c41 val 0x  76
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3dd8c
[DEBUG] Initial written value. val 118
[DEBUG] read_val 118
[DEBUG] Register value set correctly: [ 20,  41,  118 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 20 c39 val 0x  83
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 20 c39 val 0x  83
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e0e0
[DEBUG] Initial written value. val 131
[DEBUG] read_val 131
[DEBUG] Register value set correctly: [ 20,  39,  131 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 20 c37 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 20 c37 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [ 20,  37,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 20 c35 val 0x  84
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 20 c35 val 0x  84
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e117
[DEBUG] Initial written value. val 132
[DEBUG] read_val 132
[DEBUG] Register value set correctly: [ 20,  35,  132 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 20 c33 val 0x  86
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 20 c33 val 0x  86
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e1ac
[DEBUG] Initial written value. val 134
[DEBUG] read_val 134
[DEBUG] Register value set correctly: [ 20,  33,  134 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 20 c31 val 0x  8b
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 20 c31 val 0x  8b
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e2c3
[DEBUG] Initial written value. val 139
[DEBUG] read_val 139
[DEBUG] Register value set correctly: [ 20,  31,  139 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 20 c29 val 0x  90
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 20 c29 val 0x  90
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e41d
[DEBUG] Initial written value. val 144
[DEBUG] read_val 144
[DEBUG] Register value set correctly: [ 20,  29,  144 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 20 c27 val 0x  96
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 20 c27 val 0x  96
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e5b2
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [ 20,  27,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 20 c25 val 0x  91
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 20 c25 val 0x  91
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e44e
[DEBUG] Initial written value. val 145
[DEBUG] read_val 145
[DEBUG] Register value set correctly: [ 20,  25,  145 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 20 c23 val 0x  93
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 20 c23 val 0x  93
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e4e3
[DEBUG] Initial written value. val 147
[DEBUG] read_val 147
[DEBUG] Register value set correctly: [ 20,  23,  147 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 20 c21 val 0x  88
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 20 c21 val 0x  88
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e23d
[DEBUG] Initial written value. val 136
[DEBUG] read_val 136
[DEBUG] Register value set correctly: [ 20,  21,  136 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 20 c19 val 0x  89
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 20 c19 val 0x  89
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e254
[DEBUG] Initial written value. val 137
[DEBUG] read_val 137
[DEBUG] Register value set correctly: [ 20,  19,  137 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 20 c17 val 0x  93
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 20 c17 val 0x  93
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e4e8
[DEBUG] Initial written value. val 147
[DEBUG] read_val 147
[DEBUG] Register value set correctly: [ 20,  17,  147 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 20 c15 val 0x  97
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 20 c15 val 0x  97
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e5c6
[DEBUG] Initial written value. val 151
[DEBUG] read_val 151
[DEBUG] Register value set correctly: [ 20,  15,  151 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 20 c13 val 0x  9a
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 20 c13 val 0x  9a
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e698
[DEBUG] Initial written value. val 154
[DEBUG] read_val 154
[DEBUG] Register value set correctly: [ 20,  13,  154 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 20 c11 val 0x  8b
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 20 c11 val 0x  8b
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e2f2
[DEBUG] Initial written value. val 139
[DEBUG] read_val 139
[DEBUG] Register value set correctly: [ 20,  11,  139 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 20 c 9 val 0x  9b
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 20 c 9 val 0x  9b
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e6cb
[DEBUG] Initial written value. val 155
[DEBUG] read_val 155
[DEBUG] Register value set correctly: [ 20,   9,  155 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 20 c 7 val 0x  8a
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 20 c 7 val 0x  8a
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e2a1
[DEBUG] Initial written value. val 138
[DEBUG] read_val 138
[DEBUG] Register value set correctly: [ 20,   7,  138 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 20 c 5 val 0x  a7
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 20 c 5 val 0x  a7
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e9f9
[DEBUG] Initial written value. val 167
[DEBUG] read_val 167
[DEBUG] Register value set correctly: [ 20,   5,  167 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 20 c 3 val 0x  9b
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 20 c 3 val 0x  9b
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e6d6
[DEBUG] Initial written value. val 155
[DEBUG] read_val 155
[DEBUG] Register value set correctly: [ 20,   3,  155 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 20 c 1 val 0x  90
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 20 c 1 val 0x  90
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e42c
[DEBUG] Initial written value. val 144
[DEBUG] read_val 144
[DEBUG] Register value set correctly: [ 20,   1,  144 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 20 c67 val 0x  15
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 20 c67 val 0x  15
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3c542
[DEBUG] Initial written value. val 21
[DEBUG] read_val 21
[DEBUG] Register value set correctly: [ 20,  67,   21 ]
[DEBUG] Return val = 0x00a3c549
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 21 c61 val 0x  77
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 21 c61 val 0x  77
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3dde5
[DEBUG] Initial written value. val 119
[DEBUG] read_val 119
[DEBUG] Register value set correctly: [ 21,  61,  119 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 21 c59 val 0x  71
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 21 c59 val 0x  71
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3dc7b
[DEBUG] Initial written value. val 113
[DEBUG] read_val 113
[DEBUG] Register value set correctly: [ 21,  59,  113 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 21 c57 val 0x  6c
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 21 c57 val 0x  6c
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3db17
[DEBUG] Initial written value. val 108
[DEBUG] read_val 108
[DEBUG] Register value set correctly: [ 21,  57,  108 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 21 c55 val 0x  77
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 21 c55 val 0x  77
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3ddee
[DEBUG] Initial written value. val 119
[DEBUG] read_val 119
[DEBUG] Register value set correctly: [ 21,  55,  119 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 21 c53 val 0x  74
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 21 c53 val 0x  74
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3dd06
[DEBUG] Initial written value. val 116
[DEBUG] read_val 116
[DEBUG] Register value set correctly: [ 21,  53,  116 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 21 c51 val 0x  74
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 21 c51 val 0x  74
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3dd1b
[DEBUG] Initial written value. val 116
[DEBUG] read_val 116
[DEBUG] Register value set correctly: [ 21,  51,  116 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 21 c49 val 0x  7b
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 21 c49 val 0x  7b
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3def5
[DEBUG] Initial written value. val 123
[DEBUG] read_val 123
[DEBUG] Register value set correctly: [ 21,  49,  123 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 21 c47 val 0x  7e
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 21 c47 val 0x  7e
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3df88
[DEBUG] Initial written value. val 126
[DEBUG] read_val 126
[DEBUG] Register value set correctly: [ 21,  47,  126 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 21 c45 val 0x  7d
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 21 c45 val 0x  7d
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3df60
[DEBUG] Initial written value. val 125
[DEBUG] read_val 125
[DEBUG] Register value set correctly: [ 21,  45,  125 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 21 c43 val 0x  79
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 21 c43 val 0x  79
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3de7f
[DEBUG] Initial written value. val 121
[DEBUG] read_val 121
[DEBUG] Register value set correctly: [ 21,  43,  121 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 21 c41 val 0x  81
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 21 c41 val 0x  81
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e050
[DEBUG] Initial written value. val 129
[DEBUG] read_val 129
[DEBUG] Register value set correctly: [ 21,  41,  129 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 21 c39 val 0x  7c
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 21 c39 val 0x  7c
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3df2e
[DEBUG] Initial written value. val 124
[DEBUG] read_val 124
[DEBUG] Register value set correctly: [ 21,  39,  124 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 21 c37 val 0x  7e
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 21 c37 val 0x  7e
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3df83
[DEBUG] Initial written value. val 126
[DEBUG] read_val 126
[DEBUG] Register value set correctly: [ 21,  37,  126 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 21 c35 val 0x  84
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 21 c35 val 0x  84
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e11c
[DEBUG] Initial written value. val 132
[DEBUG] read_val 132
[DEBUG] Register value set correctly: [ 21,  35,  132 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 21 c33 val 0x  89
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 21 c33 val 0x  89
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e273
[DEBUG] Initial written value. val 137
[DEBUG] read_val 137
[DEBUG] Register value set correctly: [ 21,  33,  137 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 21 c31 val 0x  88
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 21 c31 val 0x  88
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e20c
[DEBUG] Initial written value. val 136
[DEBUG] read_val 136
[DEBUG] Register value set correctly: [ 21,  31,  136 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 21 c29 val 0x  84
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 21 c29 val 0x  84
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e126
[DEBUG] Initial written value. val 132
[DEBUG] read_val 132
[DEBUG] Register value set correctly: [ 21,  29,  132 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 21 c27 val 0x  8b
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 21 c27 val 0x  8b
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e2f9
[DEBUG] Initial written value. val 139
[DEBUG] read_val 139
[DEBUG] Register value set correctly: [ 21,  27,  139 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 21 c25 val 0x  86
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 21 c25 val 0x  86
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e196
[DEBUG] Initial written value. val 134
[DEBUG] read_val 134
[DEBUG] Register value set correctly: [ 21,  25,  134 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 21 c23 val 0x  99
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 21 c23 val 0x  99
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e66d
[DEBUG] Initial written value. val 153
[DEBUG] read_val 153
[DEBUG] Register value set correctly: [ 21,  23,  153 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 21 c21 val 0x  8c
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 21 c21 val 0x  8c
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e305
[DEBUG] Initial written value. val 140
[DEBUG] read_val 140
[DEBUG] Register value set correctly: [ 21,  21,  140 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 21 c19 val 0x  92
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 21 c19 val 0x  92
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e49c
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [ 21,  19,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 21 c17 val 0x  8c
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 21 c17 val 0x  8c
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e334
[DEBUG] Initial written value. val 140
[DEBUG] read_val 140
[DEBUG] Register value set correctly: [ 21,  17,  140 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 21 c15 val 0x  94
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 21 c15 val 0x  94
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e509
[DEBUG] Initial written value. val 148
[DEBUG] read_val 148
[DEBUG] Register value set correctly: [ 21,  15,  148 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 21 c13 val 0x  a2
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 21 c13 val 0x  a2
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e8a3
[DEBUG] Initial written value. val 162
[DEBUG] read_val 162
[DEBUG] Register value set correctly: [ 21,  13,  162 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 21 c11 val 0x  9a
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 21 c11 val 0x  9a
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e6bf
[DEBUG] Initial written value. val 154
[DEBUG] read_val 154
[DEBUG] Register value set correctly: [ 21,  11,  154 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 21 c 9 val 0x  94
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 21 c 9 val 0x  94
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e514
[DEBUG] Initial written value. val 148
[DEBUG] read_val 148
[DEBUG] Register value set correctly: [ 21,   9,  148 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 21 c 7 val 0x  a8
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 21 c 7 val 0x  a8
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3ea2d
[DEBUG] Initial written value. val 168
[DEBUG] read_val 168
[DEBUG] Register value set correctly: [ 21,   7,  168 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 21 c 5 val 0x  a4
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 21 c 5 val 0x  a4
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e907
[DEBUG] Initial written value. val 164
[DEBUG] read_val 164
[DEBUG] Register value set correctly: [ 21,   5,  164 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 21 c 3 val 0x  a1
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 21 c 3 val 0x  a1
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e85d
[DEBUG] Initial written value. val 161
[DEBUG] read_val 161
[DEBUG] Register value set correctly: [ 21,   3,  161 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 21 c 1 val 0x  a5
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 21 c 1 val 0x  a5
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e973
[DEBUG] Initial written value. val 165
[DEBUG] read_val 165
[DEBUG] Register value set correctly: [ 21,   1,  165 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 21 c67 val 0x  1f
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 21 c67 val 0x  1f
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3c7cc
[DEBUG] Initial written value. val 31
[DEBUG] read_val 31
[DEBUG] Register value set correctly: [ 21,  67,   31 ]
[DEBUG] Return val = 0x00a3c7d1
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 22 c61 val 0x  68
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 22 c61 val 0x  68
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3da2f
[DEBUG] Initial written value. val 104
[DEBUG] read_val 104
[DEBUG] Register value set correctly: [ 22,  61,  104 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 22 c59 val 0x  74
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 22 c59 val 0x  74
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3dd06
[DEBUG] Initial written value. val 116
[DEBUG] read_val 116
[DEBUG] Register value set correctly: [ 22,  59,  116 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 22 c57 val 0x  79
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 22 c57 val 0x  79
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3de58
[DEBUG] Initial written value. val 121
[DEBUG] read_val 121
[DEBUG] Register value set correctly: [ 22,  57,  121 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 22 c55 val 0x  7c
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 22 c55 val 0x  7c
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3df33
[DEBUG] Initial written value. val 124
[DEBUG] read_val 124
[DEBUG] Register value set correctly: [ 22,  55,  124 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 22 c53 val 0x  78
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 22 c53 val 0x  78
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3de0b
[DEBUG] Initial written value. val 120
[DEBUG] read_val 120
[DEBUG] Register value set correctly: [ 22,  53,  120 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 22 c51 val 0x  79
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 22 c51 val 0x  79
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3de62
[DEBUG] Initial written value. val 121
[DEBUG] read_val 121
[DEBUG] Register value set correctly: [ 22,  51,  121 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 22 c49 val 0x  7c
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 22 c49 val 0x  7c
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3df38
[DEBUG] Initial written value. val 124
[DEBUG] read_val 124
[DEBUG] Register value set correctly: [ 22,  49,  124 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 22 c47 val 0x  78
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 22 c47 val 0x  78
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3de16
[DEBUG] Initial written value. val 120
[DEBUG] read_val 120
[DEBUG] Register value set correctly: [ 22,  47,  120 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 22 c45 val 0x  77
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 22 c45 val 0x  77
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3ddee
[DEBUG] Initial written value. val 119
[DEBUG] read_val 119
[DEBUG] Register value set correctly: [ 22,  45,  119 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 22 c43 val 0x  88
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 22 c43 val 0x  88
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e207
[DEBUG] Initial written value. val 136
[DEBUG] read_val 136
[DEBUG] Register value set correctly: [ 22,  43,  136 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 22 c41 val 0x  85
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 22 c41 val 0x  85
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e159
[DEBUG] Initial written value. val 133
[DEBUG] read_val 133
[DEBUG] Register value set correctly: [ 22,  41,  133 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 22 c39 val 0x  8b
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 22 c39 val 0x  8b
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e2f2
[DEBUG] Initial written value. val 139
[DEBUG] read_val 139
[DEBUG] Register value set correctly: [ 22,  39,  139 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 22 c37 val 0x  84
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 22 c37 val 0x  84
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e10a
[DEBUG] Initial written value. val 132
[DEBUG] read_val 132
[DEBUG] Register value set correctly: [ 22,  37,  132 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 22 c35 val 0x  7e
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 22 c35 val 0x  7e
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3dfa4
[DEBUG] Initial written value. val 126
[DEBUG] read_val 126
[DEBUG] Register value set correctly: [ 22,  35,  126 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 22 c33 val 0x  87
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 22 c33 val 0x  87
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e1ff
[DEBUG] Initial written value. val 135
[DEBUG] read_val 135
[DEBUG] Register value set correctly: [ 22,  33,  135 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 22 c31 val 0x  8a
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 22 c31 val 0x  8a
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e290
[DEBUG] Initial written value. val 138
[DEBUG] read_val 138
[DEBUG] Register value set correctly: [ 22,  31,  138 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 22 c29 val 0x  83
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 22 c29 val 0x  83
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e0eb
[DEBUG] Initial written value. val 131
[DEBUG] read_val 131
[DEBUG] Register value set correctly: [ 22,  29,  131 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 22 c27 val 0x  85
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 22 c27 val 0x  85
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e144
[DEBUG] Initial written value. val 133
[DEBUG] read_val 133
[DEBUG] Register value set correctly: [ 22,  27,  133 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 22 c25 val 0x  96
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 22 c25 val 0x  96
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e59e
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [ 22,  25,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 22 c23 val 0x  93
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 22 c23 val 0x  93
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e4f5
[DEBUG] Initial written value. val 147
[DEBUG] read_val 147
[DEBUG] Register value set correctly: [ 22,  23,  147 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 22 c21 val 0x  92
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 22 c21 val 0x  92
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e48a
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [ 22,  21,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 22 c19 val 0x  96
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 22 c19 val 0x  96
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e5a4
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [ 22,  19,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 22 c17 val 0x  8c
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 22 c17 val 0x  8c
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e33f
[DEBUG] Initial written value. val 140
[DEBUG] read_val 140
[DEBUG] Register value set correctly: [ 22,  17,  140 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 22 c15 val 0x  94
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 22 c15 val 0x  94
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e514
[DEBUG] Initial written value. val 148
[DEBUG] read_val 148
[DEBUG] Register value set correctly: [ 22,  15,  148 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 22 c13 val 0x  97
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 22 c13 val 0x  97
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e5ea
[DEBUG] Initial written value. val 151
[DEBUG] read_val 151
[DEBUG] Register value set correctly: [ 22,  13,  151 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 22 c11 val 0x  99
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 22 c11 val 0x  99
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e641
[DEBUG] Initial written value. val 153
[DEBUG] read_val 153
[DEBUG] Register value set correctly: [ 22,  11,  153 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 22 c 9 val 0x  99
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 22 c 9 val 0x  99
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e65c
[DEBUG] Initial written value. val 153
[DEBUG] read_val 153
[DEBUG] Register value set correctly: [ 22,   9,  153 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 22 c 7 val 0x  99
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 22 c 7 val 0x  99
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e670
[DEBUG] Initial written value. val 153
[DEBUG] read_val 153
[DEBUG] Register value set correctly: [ 22,   7,  153 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 22 c 5 val 0x  a2
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 22 c 5 val 0x  a2
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e88f
[DEBUG] Initial written value. val 162
[DEBUG] read_val 162
[DEBUG] Register value set correctly: [ 22,   5,  162 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 22 c 3 val 0x  a2
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 22 c 3 val 0x  a2
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e8a3
[DEBUG] Initial written value. val 162
[DEBUG] read_val 162
[DEBUG] Register value set correctly: [ 22,   3,  162 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 22 c 1 val 0x  9a
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 22 c 1 val 0x  9a
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e6bf
[DEBUG] Initial written value. val 154
[DEBUG] read_val 154
[DEBUG] Register value set correctly: [ 22,   1,  154 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 22 c67 val 0x  18
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 22 c67 val 0x  18
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3c617
[DEBUG] Initial written value. val 24
[DEBUG] read_val 24
[DEBUG] Register value set correctly: [ 22,  67,   24 ]
[DEBUG] Return val = 0x00a3c61c
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 23 c61 val 0x  77
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 23 c61 val 0x  77
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3ddf3
[DEBUG] Initial written value. val 119
[DEBUG] read_val 119
[DEBUG] Register value set correctly: [ 23,  61,  119 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 23 c59 val 0x  72
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 23 c59 val 0x  72
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3dc8e
[DEBUG] Initial written value. val 114
[DEBUG] read_val 114
[DEBUG] Register value set correctly: [ 23,  59,  114 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 23 c57 val 0x  77
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 23 c57 val 0x  77
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3dde5
[DEBUG] Initial written value. val 119
[DEBUG] read_val 119
[DEBUG] Register value set correctly: [ 23,  57,  119 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 23 c55 val 0x  76
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 23 c55 val 0x  76
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3ddbd
[DEBUG] Initial written value. val 118
[DEBUG] read_val 118
[DEBUG] Register value set correctly: [ 23,  55,  118 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 23 c53 val 0x  73
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 23 c53 val 0x  73
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3dcd6
[DEBUG] Initial written value. val 115
[DEBUG] read_val 115
[DEBUG] Register value set correctly: [ 23,  53,  115 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 23 c51 val 0x  7c
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 23 c51 val 0x  7c
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3df2e
[DEBUG] Initial written value. val 124
[DEBUG] read_val 124
[DEBUG] Register value set correctly: [ 23,  51,  124 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 23 c49 val 0x  80
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 23 c49 val 0x  80
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e003
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [ 23,  49,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 23 c47 val 0x  7a
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 23 c47 val 0x  7a
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3de9c
[DEBUG] Initial written value. val 122
[DEBUG] read_val 122
[DEBUG] Register value set correctly: [ 23,  47,  122 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 23 c45 val 0x  7a
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 23 c45 val 0x  7a
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3deb0
[DEBUG] Initial written value. val 122
[DEBUG] read_val 122
[DEBUG] Register value set correctly: [ 23,  45,  122 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 23 c43 val 0x  81
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 23 c43 val 0x  81
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e04d
[DEBUG] Initial written value. val 129
[DEBUG] read_val 129
[DEBUG] Register value set correctly: [ 23,  43,  129 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 23 c41 val 0x  79
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 23 c41 val 0x  79
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3de62
[DEBUG] Initial written value. val 121
[DEBUG] read_val 121
[DEBUG] Register value set correctly: [ 23,  41,  121 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 23 c39 val 0x  89
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 23 c39 val 0x  89
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e278
[DEBUG] Initial written value. val 137
[DEBUG] read_val 137
[DEBUG] Register value set correctly: [ 23,  39,  137 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 23 c37 val 0x  7d
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 23 c37 val 0x  7d
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3df51
[DEBUG] Initial written value. val 125
[DEBUG] read_val 125
[DEBUG] Register value set correctly: [ 23,  37,  125 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 23 c35 val 0x  82
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 23 c35 val 0x  82
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e0ae
[DEBUG] Initial written value. val 130
[DEBUG] read_val 130
[DEBUG] Register value set correctly: [ 23,  35,  130 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 23 c33 val 0x  7f
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 23 c33 val 0x  7f
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3dfc6
[DEBUG] Initial written value. val 127
[DEBUG] read_val 127
[DEBUG] Register value set correctly: [ 23,  33,  127 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 23 c31 val 0x  8b
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 23 c31 val 0x  8b
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e2de
[DEBUG] Initial written value. val 139
[DEBUG] read_val 139
[DEBUG] Register value set correctly: [ 23,  31,  139 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 23 c29 val 0x  89
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 23 c29 val 0x  89
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e273
[DEBUG] Initial written value. val 137
[DEBUG] read_val 137
[DEBUG] Register value set correctly: [ 23,  29,  137 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 23 c27 val 0x  94
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 23 c27 val 0x  94
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e509
[DEBUG] Initial written value. val 148
[DEBUG] read_val 148
[DEBUG] Register value set correctly: [ 23,  27,  148 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 23 c25 val 0x  88
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 23 c25 val 0x  88
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e220
[DEBUG] Initial written value. val 136
[DEBUG] read_val 136
[DEBUG] Register value set correctly: [ 23,  25,  136 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 23 c23 val 0x  8c
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 23 c23 val 0x  8c
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e33f
[DEBUG] Initial written value. val 140
[DEBUG] read_val 140
[DEBUG] Register value set correctly: [ 23,  23,  140 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 23 c21 val 0x  96
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 23 c21 val 0x  96
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e595
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [ 23,  21,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 23 c19 val 0x  9b
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 23 c19 val 0x  9b
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e6ec
[DEBUG] Initial written value. val 155
[DEBUG] read_val 155
[DEBUG] Register value set correctly: [ 23,  19,  155 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 23 c17 val 0x  96
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 23 c17 val 0x  96
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e583
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [ 23,  17,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 23 c15 val 0x  94
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 23 c15 val 0x  94
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e51f
[DEBUG] Initial written value. val 148
[DEBUG] read_val 148
[DEBUG] Register value set correctly: [ 23,  15,  148 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 23 c13 val 0x  96
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 23 c13 val 0x  96
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e5b2
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [ 23,  13,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 23 c11 val 0x  91
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 23 c11 val 0x  91
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e44e
[DEBUG] Initial written value. val 145
[DEBUG] read_val 145
[DEBUG] Register value set correctly: [ 23,  11,  145 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 23 c 9 val 0x  a2
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 23 c 9 val 0x  a2
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e8a3
[DEBUG] Initial written value. val 162
[DEBUG] read_val 162
[DEBUG] Register value set correctly: [ 23,   9,  162 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 23 c 7 val 0x  96
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 23 c 7 val 0x  96
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e5b9
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [ 23,   7,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 23 c 5 val 0x  95
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 23 c 5 val 0x  95
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e551
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [ 23,   5,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 23 c 3 val 0x  a1
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 23 c 3 val 0x  a1
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e86c
[DEBUG] Initial written value. val 161
[DEBUG] read_val 161
[DEBUG] Register value set correctly: [ 23,   3,  161 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 23 c 1 val 0x  9c
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 23 c 1 val 0x  9c
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e706
[DEBUG] Initial written value. val 156
[DEBUG] read_val 156
[DEBUG] Register value set correctly: [ 23,   1,  156 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 23 c67 val 0x  20
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 23 c67 val 0x  20
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3c81d
[DEBUG] Initial written value. val 32
[DEBUG] read_val 32
[DEBUG] Register value set correctly: [ 23,  67,   32 ]
[DEBUG] Return val = 0x00a3c827
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 24 c61 val 0x  74
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 24 c61 val 0x  74
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3dd3c
[DEBUG] Initial written value. val 116
[DEBUG] read_val 116
[DEBUG] Register value set correctly: [ 24,  61,  116 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 24 c59 val 0x  6b
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 24 c59 val 0x  6b
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3dad1
[DEBUG] Initial written value. val 107
[DEBUG] read_val 107
[DEBUG] Register value set correctly: [ 24,  59,  107 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 24 c57 val 0x  78
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 24 c57 val 0x  78
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3de2c
[DEBUG] Initial written value. val 120
[DEBUG] read_val 120
[DEBUG] Register value set correctly: [ 24,  57,  120 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 24 c55 val 0x  72
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 24 c55 val 0x  72
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3dc85
[DEBUG] Initial written value. val 114
[DEBUG] read_val 114
[DEBUG] Register value set correctly: [ 24,  55,  114 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 24 c53 val 0x  7b
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 24 c53 val 0x  7b
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3ded9
[DEBUG] Initial written value. val 123
[DEBUG] read_val 123
[DEBUG] Register value set correctly: [ 24,  53,  123 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 24 c51 val 0x  80
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 24 c51 val 0x  80
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e032
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [ 24,  51,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 24 c49 val 0x  83
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 24 c49 val 0x  83
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e0cc
[DEBUG] Initial written value. val 131
[DEBUG] read_val 131
[DEBUG] Register value set correctly: [ 24,  49,  131 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 24 c47 val 0x  7b
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 24 c47 val 0x  7b
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3dee3
[DEBUG] Initial written value. val 123
[DEBUG] read_val 123
[DEBUG] Register value set correctly: [ 24,  47,  123 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 24 c45 val 0x  7a
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 24 c45 val 0x  7a
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3debb
[DEBUG] Initial written value. val 122
[DEBUG] read_val 122
[DEBUG] Register value set correctly: [ 24,  45,  122 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 24 c43 val 0x  83
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 24 c43 val 0x  83
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e0d1
[DEBUG] Initial written value. val 131
[DEBUG] read_val 131
[DEBUG] Register value set correctly: [ 24,  43,  131 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 24 c41 val 0x  82
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 24 c41 val 0x  82
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e0ae
[DEBUG] Initial written value. val 130
[DEBUG] read_val 130
[DEBUG] Register value set correctly: [ 24,  41,  130 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 24 c39 val 0x  86
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 24 c39 val 0x  86
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e180
[DEBUG] Initial written value. val 134
[DEBUG] read_val 134
[DEBUG] Register value set correctly: [ 24,  39,  134 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 24 c37 val 0x  8b
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 24 c37 val 0x  8b
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e2de
[DEBUG] Initial written value. val 139
[DEBUG] read_val 139
[DEBUG] Register value set correctly: [ 24,  37,  139 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 24 c35 val 0x  83
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 24 c35 val 0x  83
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e0f6
[DEBUG] Initial written value. val 131
[DEBUG] read_val 131
[DEBUG] Register value set correctly: [ 24,  35,  131 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 24 c33 val 0x  79
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 24 c33 val 0x  79
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3de4e
[DEBUG] Initial written value. val 121
[DEBUG] read_val 121
[DEBUG] Register value set correctly: [ 24,  33,  121 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 24 c31 val 0x  8d
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 24 c31 val 0x  8d
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e367
[DEBUG] Initial written value. val 141
[DEBUG] read_val 141
[DEBUG] Register value set correctly: [ 24,  31,  141 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 24 c29 val 0x  93
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 24 c29 val 0x  93
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e4fe
[DEBUG] Initial written value. val 147
[DEBUG] read_val 147
[DEBUG] Register value set correctly: [ 24,  29,  147 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 24 c27 val 0x  82
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 24 c27 val 0x  82
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e094
[DEBUG] Initial written value. val 130
[DEBUG] read_val 130
[DEBUG] Register value set correctly: [ 24,  27,  130 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 24 c25 val 0x  8b
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 24 c25 val 0x  8b
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e2ef
[DEBUG] Initial written value. val 139
[DEBUG] read_val 139
[DEBUG] Register value set correctly: [ 24,  25,  139 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 24 c23 val 0x  95
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 24 c23 val 0x  95
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e547
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [ 24,  23,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 24 c21 val 0x  94
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 24 c21 val 0x  94
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e51f
[DEBUG] Initial written value. val 148
[DEBUG] read_val 148
[DEBUG] Register value set correctly: [ 24,  21,  148 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 24 c19 val 0x  94
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 24 c19 val 0x  94
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e533
[DEBUG] Initial written value. val 148
[DEBUG] read_val 148
[DEBUG] Register value set correctly: [ 24,  19,  148 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 24 c17 val 0x  9b
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 24 c17 val 0x  9b
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e6cb
[DEBUG] Initial written value. val 155
[DEBUG] read_val 155
[DEBUG] Register value set correctly: [ 24,  17,  155 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 24 c15 val 0x  91
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 24 c15 val 0x  91
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e462
[DEBUG] Initial written value. val 145
[DEBUG] read_val 145
[DEBUG] Register value set correctly: [ 24,  15,  145 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 24 c13 val 0x  9c
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 24 c13 val 0x  9c
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e73c
[DEBUG] Initial written value. val 156
[DEBUG] read_val 156
[DEBUG] Register value set correctly: [ 24,  13,  156 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 24 c11 val 0x  92
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 24 c11 val 0x  92
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e497
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [ 24,  11,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 24 c 9 val 0x  99
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 24 c 9 val 0x  99
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e66d
[DEBUG] Initial written value. val 153
[DEBUG] read_val 153
[DEBUG] Register value set correctly: [ 24,   9,  153 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 24 c 7 val 0x  95
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 24 c 7 val 0x  95
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e547
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [ 24,   7,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 24 c 5 val 0x  99
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 24 c 5 val 0x  99
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e65c
[DEBUG] Initial written value. val 153
[DEBUG] read_val 153
[DEBUG] Register value set correctly: [ 24,   5,  153 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 24 c 3 val 0x  8c
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 24 c 3 val 0x  8c
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e334
[DEBUG] Initial written value. val 140
[DEBUG] read_val 140
[DEBUG] Register value set correctly: [ 24,   3,  140 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 24 c 1 val 0x  93
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 24 c 1 val 0x  93
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e4cf
[DEBUG] Initial written value. val 147
[DEBUG] read_val 147
[DEBUG] Register value set correctly: [ 24,   1,  147 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 24 c67 val 0x  1c
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 24 c67 val 0x  1c
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3c724
[DEBUG] Initial written value. val 28
[DEBUG] read_val 28
[DEBUG] Register value set correctly: [ 24,  67,   28 ]
[DEBUG] Return val = 0x00a3c72f
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 25 c61 val 0x  71
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 25 c61 val 0x  71
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3dc41
[DEBUG] Initial written value. val 113
[DEBUG] read_val 113
[DEBUG] Register value set correctly: [ 25,  61,  113 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 25 c59 val 0x  6b
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 25 c59 val 0x  6b
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3dada
[DEBUG] Initial written value. val 107
[DEBUG] read_val 107
[DEBUG] Register value set correctly: [ 25,  59,  107 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 25 c57 val 0x  74
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 25 c57 val 0x  74
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3dd37
[DEBUG] Initial written value. val 116
[DEBUG] read_val 116
[DEBUG] Register value set correctly: [ 25,  57,  116 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 25 c55 val 0x  71
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 25 c55 val 0x  71
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3dc4a
[DEBUG] Initial written value. val 113
[DEBUG] read_val 113
[DEBUG] Register value set correctly: [ 25,  55,  113 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 25 c53 val 0x  80
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 25 c53 val 0x  80
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e024
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [ 25,  53,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 25 c51 val 0x  7a
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 25 c51 val 0x  7a
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3debb
[DEBUG] Initial written value. val 122
[DEBUG] read_val 122
[DEBUG] Register value set correctly: [ 25,  51,  122 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 25 c49 val 0x  7a
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 25 c49 val 0x  7a
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3de97
[DEBUG] Initial written value. val 122
[DEBUG] read_val 122
[DEBUG] Register value set correctly: [ 25,  49,  122 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 25 c47 val 0x  7e
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 25 c47 val 0x  7e
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3dfaf
[DEBUG] Initial written value. val 126
[DEBUG] read_val 126
[DEBUG] Register value set correctly: [ 25,  47,  126 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 25 c45 val 0x  7c
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 25 c45 val 0x  7c
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3df02
[DEBUG] Initial written value. val 124
[DEBUG] read_val 124
[DEBUG] Register value set correctly: [ 25,  45,  124 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 25 c43 val 0x  76
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 25 c43 val 0x  76
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3dd9a
[DEBUG] Initial written value. val 118
[DEBUG] read_val 118
[DEBUG] Register value set correctly: [ 25,  43,  118 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 25 c41 val 0x  7c
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 25 c41 val 0x  7c
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3df33
[DEBUG] Initial written value. val 124
[DEBUG] read_val 124
[DEBUG] Register value set correctly: [ 25,  41,  124 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 25 c39 val 0x  7e
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 25 c39 val 0x  7e
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3df88
[DEBUG] Initial written value. val 126
[DEBUG] read_val 126
[DEBUG] Register value set correctly: [ 25,  39,  126 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 25 c37 val 0x  89
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 25 c37 val 0x  89
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e265
[DEBUG] Initial written value. val 137
[DEBUG] read_val 137
[DEBUG] Register value set correctly: [ 25,  37,  137 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 25 c35 val 0x  85
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 25 c35 val 0x  85
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e17e
[DEBUG] Initial written value. val 133
[DEBUG] read_val 133
[DEBUG] Register value set correctly: [ 25,  35,  133 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 25 c33 val 0x  81
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 25 c33 val 0x  81
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e050
[DEBUG] Initial written value. val 129
[DEBUG] read_val 129
[DEBUG] Register value set correctly: [ 25,  33,  129 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 25 c31 val 0x  90
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 25 c31 val 0x  90
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e42c
[DEBUG] Initial written value. val 144
[DEBUG] read_val 144
[DEBUG] Register value set correctly: [ 25,  31,  144 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 25 c29 val 0x  91
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 25 c29 val 0x  91
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e445
[DEBUG] Initial written value. val 145
[DEBUG] read_val 145
[DEBUG] Register value set correctly: [ 25,  29,  145 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 25 c27 val 0x  92
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 25 c27 val 0x  92
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e49c
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [ 25,  27,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 25 c25 val 0x  87
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 25 c25 val 0x  87
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e1f4
[DEBUG] Initial written value. val 135
[DEBUG] read_val 135
[DEBUG] Register value set correctly: [ 25,  25,  135 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 25 c23 val 0x  8c
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 25 c23 val 0x  8c
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e30e
[DEBUG] Initial written value. val 140
[DEBUG] read_val 140
[DEBUG] Register value set correctly: [ 25,  23,  140 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 25 c21 val 0x  8a
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 25 c21 val 0x  8a
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e2a1
[DEBUG] Initial written value. val 138
[DEBUG] read_val 138
[DEBUG] Register value set correctly: [ 25,  21,  138 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 25 c19 val 0x  9b
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 25 c19 val 0x  9b
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e6fa
[DEBUG] Initial written value. val 155
[DEBUG] read_val 155
[DEBUG] Register value set correctly: [ 25,  19,  155 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 25 c17 val 0x  94
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 25 c17 val 0x  94
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e514
[DEBUG] Initial written value. val 148
[DEBUG] read_val 148
[DEBUG] Register value set correctly: [ 25,  17,  148 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 25 c15 val 0x  8a
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 25 c15 val 0x  8a
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e2aa
[DEBUG] Initial written value. val 138
[DEBUG] read_val 138
[DEBUG] Register value set correctly: [ 25,  15,  138 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 25 c13 val 0x  93
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 25 c13 val 0x  93
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e4c4
[DEBUG] Initial written value. val 147
[DEBUG] read_val 147
[DEBUG] Register value set correctly: [ 25,  13,  147 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 25 c11 val 0x  96
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 25 c11 val 0x  96
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e59e
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [ 25,  11,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 25 c 9 val 0x  99
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 25 c 9 val 0x  99
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e670
[DEBUG] Initial written value. val 153
[DEBUG] read_val 153
[DEBUG] Register value set correctly: [ 25,   9,  153 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 25 c 7 val 0x  a2
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 25 c 7 val 0x  a2
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e88f
[DEBUG] Initial written value. val 162
[DEBUG] read_val 162
[DEBUG] Register value set correctly: [ 25,   7,  162 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 25 c 5 val 0x  98
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 25 c 5 val 0x  98
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e623
[DEBUG] Initial written value. val 152
[DEBUG] read_val 152
[DEBUG] Register value set correctly: [ 25,   5,  152 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 25 c 3 val 0x  a2
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 25 c 3 val 0x  a2
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e8be
[DEBUG] Initial written value. val 162
[DEBUG] read_val 162
[DEBUG] Register value set correctly: [ 25,   3,  162 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 25 c 1 val 0x  9a
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 25 c 1 val 0x  9a
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e693
[DEBUG] Initial written value. val 154
[DEBUG] read_val 154
[DEBUG] Register value set correctly: [ 25,   1,  154 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 25 c67 val 0x  1b
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 25 c67 val 0x  1b
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3c6e9
[DEBUG] Initial written value. val 27
[DEBUG] read_val 27
[DEBUG] Register value set correctly: [ 25,  67,   27 ]
[DEBUG] Return val = 0x00a3c6f4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 26 c61 val 0x  74
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 26 c61 val 0x  74
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3dd0d
[DEBUG] Initial written value. val 116
[DEBUG] read_val 116
[DEBUG] Register value set correctly: [ 26,  61,  116 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 26 c59 val 0x  72
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 26 c59 val 0x  72
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3dca2
[DEBUG] Initial written value. val 114
[DEBUG] read_val 114
[DEBUG] Register value set correctly: [ 26,  59,  114 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 26 c57 val 0x  6a
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 26 c57 val 0x  6a
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3dab8
[DEBUG] Initial written value. val 106
[DEBUG] read_val 106
[DEBUG] Register value set correctly: [ 26,  57,  106 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 26 c55 val 0x  72
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 26 c55 val 0x  72
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3dc93
[DEBUG] Initial written value. val 114
[DEBUG] read_val 114
[DEBUG] Register value set correctly: [ 26,  55,  114 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 26 c53 val 0x  7a
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 26 c53 val 0x  7a
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3dead
[DEBUG] Initial written value. val 122
[DEBUG] read_val 122
[DEBUG] Register value set correctly: [ 26,  53,  122 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 26 c51 val 0x  74
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 26 c51 val 0x  74
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3dd06
[DEBUG] Initial written value. val 116
[DEBUG] read_val 116
[DEBUG] Register value set correctly: [ 26,  51,  116 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 26 c49 val 0x  79
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 26 c49 val 0x  79
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3de58
[DEBUG] Initial written value. val 121
[DEBUG] read_val 121
[DEBUG] Register value set correctly: [ 26,  49,  121 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 26 c47 val 0x  75
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 26 c47 val 0x  75
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3dd72
[DEBUG] Initial written value. val 117
[DEBUG] read_val 117
[DEBUG] Register value set correctly: [ 26,  47,  117 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 26 c45 val 0x  78
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 26 c45 val 0x  78
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3de0b
[DEBUG] Initial written value. val 120
[DEBUG] read_val 120
[DEBUG] Register value set correctly: [ 26,  45,  120 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 26 c43 val 0x  7e
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 26 c43 val 0x  7e
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3dfa4
[DEBUG] Initial written value. val 126
[DEBUG] read_val 126
[DEBUG] Register value set correctly: [ 26,  43,  126 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 26 c41 val 0x  77
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 26 c41 val 0x  77
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3ddf8
[DEBUG] Initial written value. val 119
[DEBUG] read_val 119
[DEBUG] Register value set correctly: [ 26,  41,  119 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 26 c39 val 0x  84
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 26 c39 val 0x  84
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e117
[DEBUG] Initial written value. val 132
[DEBUG] read_val 132
[DEBUG] Register value set correctly: [ 26,  39,  132 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 26 c37 val 0x  8d
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 26 c37 val 0x  8d
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e36c
[DEBUG] Initial written value. val 141
[DEBUG] read_val 141
[DEBUG] Register value set correctly: [ 26,  37,  141 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 26 c35 val 0x  85
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 26 c35 val 0x  85
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e144
[DEBUG] Initial written value. val 133
[DEBUG] read_val 133
[DEBUG] Register value set correctly: [ 26,  35,  133 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 26 c33 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 26 c33 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [ 26,  33,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 26 c31 val 0x  8a
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 26 c31 val 0x  8a
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e2b7
[DEBUG] Initial written value. val 138
[DEBUG] read_val 138
[DEBUG] Register value set correctly: [ 26,  31,  138 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 26 c29 val 0x  8a
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 26 c29 val 0x  8a
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e28d
[DEBUG] Initial written value. val 138
[DEBUG] read_val 138
[DEBUG] Register value set correctly: [ 26,  29,  138 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 26 c27 val 0x  83
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 26 c27 val 0x  83
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e0e0
[DEBUG] Initial written value. val 131
[DEBUG] read_val 131
[DEBUG] Register value set correctly: [ 26,  27,  131 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 26 c25 val 0x  8a
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 26 c25 val 0x  8a
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e2bc
[DEBUG] Initial written value. val 138
[DEBUG] read_val 138
[DEBUG] Register value set correctly: [ 26,  25,  138 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 26 c23 val 0x  97
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 26 c23 val 0x  97
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e5d0
[DEBUG] Initial written value. val 151
[DEBUG] read_val 151
[DEBUG] Register value set correctly: [ 26,  23,  151 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 26 c21 val 0x  87
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 26 c21 val 0x  87
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e1e9
[DEBUG] Initial written value. val 135
[DEBUG] read_val 135
[DEBUG] Register value set correctly: [ 26,  21,  135 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 26 c19 val 0x  95
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 26 c19 val 0x  95
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e547
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [ 26,  19,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 26 c17 val 0x  91
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 26 c17 val 0x  91
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e458
[DEBUG] Initial written value. val 145
[DEBUG] read_val 145
[DEBUG] Register value set correctly: [ 26,  17,  145 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 26 c15 val 0x  9b
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 26 c15 val 0x  9b
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e6f1
[DEBUG] Initial written value. val 155
[DEBUG] read_val 155
[DEBUG] Register value set correctly: [ 26,  15,  155 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 26 c13 val 0x  96
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 26 c13 val 0x  96
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e588
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [ 26,  13,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 26 c11 val 0x  99
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 26 c11 val 0x  99
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e666
[DEBUG] Initial written value. val 153
[DEBUG] read_val 153
[DEBUG] Register value set correctly: [ 26,  11,  153 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 26 c 9 val 0x  95
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 26 c 9 val 0x  95
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e57d
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [ 26,   9,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 26 c 7 val 0x  a0
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 26 c 7 val 0x  a0
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e813
[DEBUG] Initial written value. val 160
[DEBUG] read_val 160
[DEBUG] Register value set correctly: [ 26,   7,  160 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 26 c 5 val 0x  9c
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 26 c 5 val 0x  9c
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e72a
[DEBUG] Initial written value. val 156
[DEBUG] read_val 156
[DEBUG] Register value set correctly: [ 26,   5,  156 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 26 c 3 val 0x  93
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 26 c 3 val 0x  93
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e4c4
[DEBUG] Initial written value. val 147
[DEBUG] read_val 147
[DEBUG] Register value set correctly: [ 26,   3,  147 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 26 c 1 val 0x  a3
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 26 c 1 val 0x  a3
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e8dc
[DEBUG] Initial written value. val 163
[DEBUG] read_val 163
[DEBUG] Register value set correctly: [ 26,   1,  163 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 26 c67 val 0x  12
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 26 c67 val 0x  12
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3c4b5
[DEBUG] Initial written value. val 18
[DEBUG] read_val 18
[DEBUG] Register value set correctly: [ 26,  67,   18 ]
[DEBUG] Return val = 0x00a3c4be
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 27 c61 val 0x  68
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 27 c61 val 0x  68
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3da15
[DEBUG] Initial written value. val 104
[DEBUG] read_val 104
[DEBUG] Register value set correctly: [ 27,  61,  104 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 27 c59 val 0x  77
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 27 c59 val 0x  77
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3ddee
[DEBUG] Initial written value. val 119
[DEBUG] read_val 119
[DEBUG] Register value set correctly: [ 27,  59,  119 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 27 c57 val 0x  74
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 27 c57 val 0x  74
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3dd06
[DEBUG] Initial written value. val 116
[DEBUG] read_val 116
[DEBUG] Register value set correctly: [ 27,  57,  116 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 27 c55 val 0x  77
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 27 c55 val 0x  77
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3dddf
[DEBUG] Initial written value. val 119
[DEBUG] read_val 119
[DEBUG] Register value set correctly: [ 27,  55,  119 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 27 c53 val 0x  85
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 27 c53 val 0x  85
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e175
[DEBUG] Initial written value. val 133
[DEBUG] read_val 133
[DEBUG] Register value set correctly: [ 27,  53,  133 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 27 c51 val 0x  7a
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 27 c51 val 0x  7a
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3de8a
[DEBUG] Initial written value. val 122
[DEBUG] read_val 122
[DEBUG] Register value set correctly: [ 27,  51,  122 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 27 c49 val 0x  82
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 27 c49 val 0x  82
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e0a5
[DEBUG] Initial written value. val 130
[DEBUG] read_val 130
[DEBUG] Register value set correctly: [ 27,  49,  130 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 27 c47 val 0x  7a
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 27 c47 val 0x  7a
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3debb
[DEBUG] Initial written value. val 122
[DEBUG] read_val 122
[DEBUG] Register value set correctly: [ 27,  47,  122 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 27 c45 val 0x  75
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 27 c45 val 0x  75
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3dd55
[DEBUG] Initial written value. val 117
[DEBUG] read_val 117
[DEBUG] Register value set correctly: [ 27,  45,  117 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 27 c43 val 0x  86
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 27 c43 val 0x  86
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e1ac
[DEBUG] Initial written value. val 134
[DEBUG] read_val 134
[DEBUG] Register value set correctly: [ 27,  43,  134 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 27 c41 val 0x  7e
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 27 c41 val 0x  7e
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3df83
[DEBUG] Initial written value. val 126
[DEBUG] read_val 126
[DEBUG] Register value set correctly: [ 27,  41,  126 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 27 c39 val 0x  86
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 27 c39 val 0x  86
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e19d
[DEBUG] Initial written value. val 134
[DEBUG] read_val 134
[DEBUG] Register value set correctly: [ 27,  39,  134 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 27 c37 val 0x  7d
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 27 c37 val 0x  7d
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3df76
[DEBUG] Initial written value. val 125
[DEBUG] read_val 125
[DEBUG] Register value set correctly: [ 27,  37,  125 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 27 c35 val 0x  8a
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 27 c35 val 0x  8a
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e28d
[DEBUG] Initial written value. val 138
[DEBUG] read_val 138
[DEBUG] Register value set correctly: [ 27,  35,  138 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 27 c33 val 0x  8b
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 27 c33 val 0x  8b
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e2e4
[DEBUG] Initial written value. val 139
[DEBUG] read_val 139
[DEBUG] Register value set correctly: [ 27,  33,  139 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 27 c31 val 0x  84
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 27 c31 val 0x  84
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e13b
[DEBUG] Initial written value. val 132
[DEBUG] read_val 132
[DEBUG] Register value set correctly: [ 27,  31,  132 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 27 c29 val 0x  84
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 27 c29 val 0x  84
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e117
[DEBUG] Initial written value. val 132
[DEBUG] read_val 132
[DEBUG] Register value set correctly: [ 27,  29,  132 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 27 c27 val 0x  85
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 27 c27 val 0x  85
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e168
[DEBUG] Initial written value. val 133
[DEBUG] read_val 133
[DEBUG] Register value set correctly: [ 27,  27,  133 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 27 c25 val 0x  95
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 27 c25 val 0x  95
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e547
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [ 27,  25,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 27 c23 val 0x  94
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 27 c23 val 0x  94
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e51f
[DEBUG] Initial written value. val 148
[DEBUG] read_val 148
[DEBUG] Register value set correctly: [ 27,  23,  148 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 27 c21 val 0x  9a
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 27 c21 val 0x  9a
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e6b4
[DEBUG] Initial written value. val 154
[DEBUG] read_val 154
[DEBUG] Register value set correctly: [ 27,  21,  154 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 27 c19 val 0x  95
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 27 c19 val 0x  95
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e54c
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [ 27,  19,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 27 c17 val 0x  95
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 27 c17 val 0x  95
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e560
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [ 27,  17,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 27 c15 val 0x  a0
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 27 c15 val 0x  a0
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e83f
[DEBUG] Initial written value. val 160
[DEBUG] read_val 160
[DEBUG] Register value set correctly: [ 27,  15,  160 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 27 c13 val 0x  97
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 27 c13 val 0x  97
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e5d0
[DEBUG] Initial written value. val 151
[DEBUG] read_val 151
[DEBUG] Register value set correctly: [ 27,  13,  151 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 27 c11 val 0x  96
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 27 c11 val 0x  96
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e5af
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [ 27,  11,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 27 c 9 val 0x  96
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 27 c 9 val 0x  96
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e583
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [ 27,   9,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 27 c 7 val 0x  94
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 27 c 7 val 0x  94
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e51f
[DEBUG] Initial written value. val 148
[DEBUG] read_val 148
[DEBUG] Register value set correctly: [ 27,   7,  148 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 27 c 5 val 0x  a1
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 27 c 5 val 0x  a1
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e871
[DEBUG] Initial written value. val 161
[DEBUG] read_val 161
[DEBUG] Register value set correctly: [ 27,   5,  161 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 27 c 3 val 0x  93
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 27 c 3 val 0x  93
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e4cf
[DEBUG] Initial written value. val 147
[DEBUG] read_val 147
[DEBUG] Register value set correctly: [ 27,   3,  147 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 27 c 1 val 0x  a8
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 27 c 1 val 0x  a8
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3ea26
[DEBUG] Initial written value. val 168
[DEBUG] read_val 168
[DEBUG] Register value set correctly: [ 27,   1,  168 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 27 c67 val 0x  11
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 27 c67 val 0x  11
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c47a
[DEBUG] Initial written value. val 17
[DEBUG] read_val 17
[DEBUG] Register value set correctly: [ 27,  67,   17 ]
[DEBUG] Return val = 0x00a3c440
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 28 c61 val 0x  66
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 28 c61 val 0x  66
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3d999
[DEBUG] Initial written value. val 102
[DEBUG] read_val 102
[DEBUG] Register value set correctly: [ 28,  61,  102 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 28 c59 val 0x  73
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 28 c59 val 0x  73
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3dcf1
[DEBUG] Initial written value. val 115
[DEBUG] read_val 115
[DEBUG] Register value set correctly: [ 28,  59,  115 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 28 c57 val 0x  6c
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 28 c57 val 0x  6c
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3db0a
[DEBUG] Initial written value. val 108
[DEBUG] read_val 108
[DEBUG] Register value set correctly: [ 28,  57,  108 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 28 c55 val 0x  6d
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 28 c55 val 0x  6d
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3db63
[DEBUG] Initial written value. val 109
[DEBUG] read_val 109
[DEBUG] Register value set correctly: [ 28,  55,  109 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 28 c53 val 0x  7d
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 28 c53 val 0x  7d
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3df7d
[DEBUG] Initial written value. val 125
[DEBUG] read_val 125
[DEBUG] Register value set correctly: [ 28,  53,  125 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 28 c51 val 0x  75
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 28 c51 val 0x  75
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3dd55
[DEBUG] Initial written value. val 117
[DEBUG] read_val 117
[DEBUG] Register value set correctly: [ 28,  51,  117 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 28 c49 val 0x  7a
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 28 c49 val 0x  7a
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3dead
[DEBUG] Initial written value. val 122
[DEBUG] read_val 122
[DEBUG] Register value set correctly: [ 28,  49,  122 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 28 c47 val 0x  7b
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 28 c47 val 0x  7b
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3dec4
[DEBUG] Initial written value. val 123
[DEBUG] read_val 123
[DEBUG] Register value set correctly: [ 28,  47,  123 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 28 c45 val 0x  83
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 28 c45 val 0x  83
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e0da
[DEBUG] Initial written value. val 131
[DEBUG] read_val 131
[DEBUG] Register value set correctly: [ 28,  45,  131 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 28 c43 val 0x  87
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 28 c43 val 0x  87
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e1f4
[DEBUG] Initial written value. val 135
[DEBUG] read_val 135
[DEBUG] Register value set correctly: [ 28,  43,  135 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 28 c41 val 0x  7c
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 28 c41 val 0x  7c
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3df09
[DEBUG] Initial written value. val 124
[DEBUG] read_val 124
[DEBUG] Register value set correctly: [ 28,  41,  124 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 28 c39 val 0x  81
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 28 c39 val 0x  81
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e061
[DEBUG] Initial written value. val 129
[DEBUG] read_val 129
[DEBUG] Register value set correctly: [ 28,  39,  129 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 28 c37 val 0x  84
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 28 c37 val 0x  84
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e13b
[DEBUG] Initial written value. val 132
[DEBUG] read_val 132
[DEBUG] Register value set correctly: [ 28,  37,  132 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 28 c35 val 0x  86
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 28 c35 val 0x  86
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e196
[DEBUG] Initial written value. val 134
[DEBUG] read_val 134
[DEBUG] Register value set correctly: [ 28,  35,  134 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 28 c33 val 0x  81
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 28 c33 val 0x  81
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e06a
[DEBUG] Initial written value. val 129
[DEBUG] read_val 129
[DEBUG] Register value set correctly: [ 28,  33,  129 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 28 c31 val 0x  87
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 28 c31 val 0x  87
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e1c5
[DEBUG] Initial written value. val 135
[DEBUG] read_val 135
[DEBUG] Register value set correctly: [ 28,  31,  135 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 28 c29 val 0x  87
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 28 c29 val 0x  87
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e1d8
[DEBUG] Initial written value. val 135
[DEBUG] read_val 135
[DEBUG] Register value set correctly: [ 28,  29,  135 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 28 c27 val 0x  91
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 28 c27 val 0x  91
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e474
[DEBUG] Initial written value. val 145
[DEBUG] read_val 145
[DEBUG] Register value set correctly: [ 28,  27,  145 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 28 c25 val 0x  95
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 28 c25 val 0x  95
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e54c
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [ 28,  25,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 28 c23 val 0x  9a
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 28 c23 val 0x  9a
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e6a2
[DEBUG] Initial written value. val 154
[DEBUG] read_val 154
[DEBUG] Register value set correctly: [ 28,  23,  154 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 28 c21 val 0x  8a
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 28 c21 val 0x  8a
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e2bc
[DEBUG] Initial written value. val 138
[DEBUG] read_val 138
[DEBUG] Register value set correctly: [ 28,  21,  138 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 28 c19 val 0x  86
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 28 c19 val 0x  86
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e196
[DEBUG] Initial written value. val 134
[DEBUG] read_val 134
[DEBUG] Register value set correctly: [ 28,  19,  134 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 28 c17 val 0x  93
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 28 c17 val 0x  93
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e4e8
[DEBUG] Initial written value. val 147
[DEBUG] read_val 147
[DEBUG] Register value set correctly: [ 28,  17,  147 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 28 c15 val 0x  97
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 28 c15 val 0x  97
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e5c6
[DEBUG] Initial written value. val 151
[DEBUG] read_val 151
[DEBUG] Register value set correctly: [ 28,  15,  151 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 28 c13 val 0x  94
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 28 c13 val 0x  94
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e51f
[DEBUG] Initial written value. val 148
[DEBUG] read_val 148
[DEBUG] Register value set correctly: [ 28,  13,  148 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 28 c11 val 0x  95
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 28 c11 val 0x  95
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e576
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [ 28,  11,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 28 c 9 val 0x  91
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 28 c 9 val 0x  91
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e44e
[DEBUG] Initial written value. val 145
[DEBUG] read_val 145
[DEBUG] Register value set correctly: [ 28,   9,  145 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 28 c 7 val 0x  a0
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 28 c 7 val 0x  a0
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e822
[DEBUG] Initial written value. val 160
[DEBUG] read_val 160
[DEBUG] Register value set correctly: [ 28,   7,  160 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 28 c 5 val 0x  93
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 28 c 5 val 0x  93
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e4fe
[DEBUG] Initial written value. val 147
[DEBUG] read_val 147
[DEBUG] Register value set correctly: [ 28,   5,  147 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 28 c 3 val 0x  a8
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 28 c 3 val 0x  a8
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3ea17
[DEBUG] Initial written value. val 168
[DEBUG] read_val 168
[DEBUG] Register value set correctly: [ 28,   3,  168 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 28 c 1 val 0x  98
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 28 c 1 val 0x  98
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e628
[DEBUG] Initial written value. val 152
[DEBUG] read_val 152
[DEBUG] Register value set correctly: [ 28,   1,  152 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 28 c67 val 0x  10
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 28 c67 val 0x  10
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3c405
[DEBUG] Initial written value. val 16
[DEBUG] read_val 16
[DEBUG] Register value set correctly: [ 28,  67,   16 ]
[DEBUG] Return val = 0x00a3c40e
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 29 c61 val 0x  6b
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 29 c61 val 0x  6b
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3dae0
[DEBUG] Initial written value. val 107
[DEBUG] read_val 107
[DEBUG] Register value set correctly: [ 29,  61,  107 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 29 c59 val 0x  7a
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 29 c59 val 0x  7a
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3debb
[DEBUG] Initial written value. val 122
[DEBUG] read_val 122
[DEBUG] Register value set correctly: [ 29,  59,  122 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 29 c57 val 0x  78
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 29 c57 val 0x  78
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3de16
[DEBUG] Initial written value. val 120
[DEBUG] read_val 120
[DEBUG] Register value set correctly: [ 29,  57,  120 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 29 c55 val 0x  75
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 29 c55 val 0x  75
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3dd6f
[DEBUG] Initial written value. val 117
[DEBUG] read_val 117
[DEBUG] Register value set correctly: [ 29,  55,  117 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 29 c53 val 0x  74
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 29 c53 val 0x  74
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3dd06
[DEBUG] Initial written value. val 116
[DEBUG] read_val 116
[DEBUG] Register value set correctly: [ 29,  53,  116 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 29 c51 val 0x  72
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 29 c51 val 0x  72
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3dc98
[DEBUG] Initial written value. val 114
[DEBUG] read_val 114
[DEBUG] Register value set correctly: [ 29,  51,  114 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 29 c49 val 0x  81
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 29 c49 val 0x  81
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e077
[DEBUG] Initial written value. val 129
[DEBUG] read_val 129
[DEBUG] Register value set correctly: [ 29,  49,  129 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 29 c47 val 0x  7b
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 29 c47 val 0x  7b
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3decf
[DEBUG] Initial written value. val 123
[DEBUG] read_val 123
[DEBUG] Register value set correctly: [ 29,  47,  123 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 29 c45 val 0x  7c
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 29 c45 val 0x  7c
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3df25
[DEBUG] Initial written value. val 124
[DEBUG] read_val 124
[DEBUG] Register value set correctly: [ 29,  45,  124 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 29 c43 val 0x  7c
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 29 c43 val 0x  7c
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3df38
[DEBUG] Initial written value. val 124
[DEBUG] read_val 124
[DEBUG] Register value set correctly: [ 29,  43,  124 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 29 c41 val 0x  88
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 29 c41 val 0x  88
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e211
[DEBUG] Initial written value. val 136
[DEBUG] read_val 136
[DEBUG] Register value set correctly: [ 29,  41,  136 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 29 c39 val 0x  8a
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 29 c39 val 0x  8a
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e2aa
[DEBUG] Initial written value. val 138
[DEBUG] read_val 138
[DEBUG] Register value set correctly: [ 29,  39,  138 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 29 c37 val 0x  86
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 29 c37 val 0x  86
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e180
[DEBUG] Initial written value. val 134
[DEBUG] read_val 134
[DEBUG] Register value set correctly: [ 29,  37,  134 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 29 c35 val 0x  7d
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 29 c35 val 0x  7d
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3df5a
[DEBUG] Initial written value. val 125
[DEBUG] read_val 125
[DEBUG] Register value set correctly: [ 29,  35,  125 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 29 c33 val 0x  92
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 29 c33 val 0x  92
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e4b0
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [ 29,  33,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 29 c31 val 0x  83
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 29 c31 val 0x  83
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e0cc
[DEBUG] Initial written value. val 131
[DEBUG] read_val 131
[DEBUG] Register value set correctly: [ 29,  31,  131 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 29 c29 val 0x  80
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 29 c29 val 0x  80
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e024
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [ 29,  29,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 29 c27 val 0x  8b
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 29 c27 val 0x  8b
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e2f9
[DEBUG] Initial written value. val 139
[DEBUG] read_val 139
[DEBUG] Register value set correctly: [ 29,  27,  139 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 29 c25 val 0x  91
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 29 c25 val 0x  91
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e453
[DEBUG] Initial written value. val 145
[DEBUG] read_val 145
[DEBUG] Register value set correctly: [ 29,  25,  145 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 29 c23 val 0x  90
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 29 c23 val 0x  90
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e42c
[DEBUG] Initial written value. val 144
[DEBUG] read_val 144
[DEBUG] Register value set correctly: [ 29,  23,  144 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 29 c21 val 0x  86
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 29 c21 val 0x  86
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e180
[DEBUG] Initial written value. val 134
[DEBUG] read_val 134
[DEBUG] Register value set correctly: [ 29,  21,  134 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 29 c19 val 0x  95
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 29 c19 val 0x  95
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e55a
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [ 29,  19,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 29 c17 val 0x  a1
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 29 c17 val 0x  a1
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e871
[DEBUG] Initial written value. val 161
[DEBUG] read_val 161
[DEBUG] Register value set correctly: [ 29,  17,  161 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 29 c15 val 0x  95
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 29 c15 val 0x  95
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e54c
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [ 29,  15,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 29 c13 val 0x  99
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 29 c13 val 0x  99
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e666
[DEBUG] Initial written value. val 153
[DEBUG] read_val 153
[DEBUG] Register value set correctly: [ 29,  13,  153 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 29 c11 val 0x  98
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 29 c11 val 0x  98
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e63e
[DEBUG] Initial written value. val 152
[DEBUG] read_val 152
[DEBUG] Register value set correctly: [ 29,  11,  152 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 29 c 9 val 0x  97
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 29 c 9 val 0x  97
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e5d0
[DEBUG] Initial written value. val 151
[DEBUG] read_val 151
[DEBUG] Register value set correctly: [ 29,   9,  151 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 29 c 7 val 0x  8b
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 29 c 7 val 0x  8b
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e2ef
[DEBUG] Initial written value. val 139
[DEBUG] read_val 139
[DEBUG] Register value set correctly: [ 29,   7,  139 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 29 c 5 val 0x  b0
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 29 c 5 val 0x  b0
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3ec06
[DEBUG] Initial written value. val 176
[DEBUG] read_val 176
[DEBUG] Register value set correctly: [ 29,   5,  176 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 29 c 3 val 0x  a2
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 29 c 3 val 0x  a2
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e899
[DEBUG] Initial written value. val 162
[DEBUG] read_val 162
[DEBUG] Register value set correctly: [ 29,   3,  162 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 29 c 1 val 0x  98
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 29 c 1 val 0x  98
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e635
[DEBUG] Initial written value. val 152
[DEBUG] read_val 152
[DEBUG] Register value set correctly: [ 29,   1,  152 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 29 c67 val 0x  19
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 29 c67 val 0x  19
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3c64f
[DEBUG] Initial written value. val 25
[DEBUG] read_val 25
[DEBUG] Register value set correctly: [ 29,  67,   25 ]
[DEBUG] Return val = 0x00a3c652
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 30 c61 val 0x  77
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 30 c61 val 0x  77
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3ddee
[DEBUG] Initial written value. val 119
[DEBUG] read_val 119
[DEBUG] Register value set correctly: [ 30,  61,  119 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 30 c59 val 0x  68
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 30 c59 val 0x  68
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3da03
[DEBUG] Initial written value. val 104
[DEBUG] read_val 104
[DEBUG] Register value set correctly: [ 30,  59,  104 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 30 c57 val 0x  74
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 30 c57 val 0x  74
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3dd1b
[DEBUG] Initial written value. val 116
[DEBUG] read_val 116
[DEBUG] Register value set correctly: [ 30,  57,  116 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 30 c55 val 0x  68
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 30 c55 val 0x  68
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3da32
[DEBUG] Initial written value. val 104
[DEBUG] read_val 104
[DEBUG] Register value set correctly: [ 30,  55,  104 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 30 c53 val 0x  77
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 30 c53 val 0x  77
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3ddc9
[DEBUG] Initial written value. val 119
[DEBUG] read_val 119
[DEBUG] Register value set correctly: [ 30,  53,  119 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 30 c51 val 0x  75
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 30 c51 val 0x  75
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3dd64
[DEBUG] Initial written value. val 117
[DEBUG] read_val 117
[DEBUG] Register value set correctly: [ 30,  51,  117 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 30 c49 val 0x  79
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 30 c49 val 0x  79
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3de7f
[DEBUG] Initial written value. val 121
[DEBUG] read_val 121
[DEBUG] Register value set correctly: [ 30,  49,  121 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 30 c47 val 0x  7a
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 30 c47 val 0x  7a
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3de97
[DEBUG] Initial written value. val 122
[DEBUG] read_val 122
[DEBUG] Register value set correctly: [ 30,  47,  122 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 30 c45 val 0x  78
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 30 c45 val 0x  78
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3de2c
[DEBUG] Initial written value. val 120
[DEBUG] read_val 120
[DEBUG] Register value set correctly: [ 30,  45,  120 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 30 c43 val 0x  8a
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 30 c43 val 0x  8a
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e286
[DEBUG] Initial written value. val 138
[DEBUG] read_val 138
[DEBUG] Register value set correctly: [ 30,  43,  138 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 30 c41 val 0x  7c
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 30 c41 val 0x  7c
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3df1f
[DEBUG] Initial written value. val 124
[DEBUG] read_val 124
[DEBUG] Register value set correctly: [ 30,  41,  124 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 30 c39 val 0x  7c
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 30 c39 val 0x  7c
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3df33
[DEBUG] Initial written value. val 124
[DEBUG] read_val 124
[DEBUG] Register value set correctly: [ 30,  39,  124 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 30 c37 val 0x  7e
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 30 c37 val 0x  7e
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3df88
[DEBUG] Initial written value. val 126
[DEBUG] read_val 126
[DEBUG] Register value set correctly: [ 30,  37,  126 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 30 c35 val 0x  83
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 30 c35 val 0x  83
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e0e0
[DEBUG] Initial written value. val 131
[DEBUG] read_val 131
[DEBUG] Register value set correctly: [ 30,  35,  131 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 30 c33 val 0x  83
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 30 c33 val 0x  83
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e0fd
[DEBUG] Initial written value. val 131
[DEBUG] read_val 131
[DEBUG] Register value set correctly: [ 30,  33,  131 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 30 c31 val 0x  83
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 30 c31 val 0x  83
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e0d1
[DEBUG] Initial written value. val 131
[DEBUG] read_val 131
[DEBUG] Register value set correctly: [ 30,  31,  131 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 30 c29 val 0x  87
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 30 c29 val 0x  87
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e1e9
[DEBUG] Initial written value. val 135
[DEBUG] read_val 135
[DEBUG] Register value set correctly: [ 30,  29,  135 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 30 c27 val 0x  8a
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 30 c27 val 0x  8a
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e286
[DEBUG] Initial written value. val 138
[DEBUG] read_val 138
[DEBUG] Register value set correctly: [ 30,  27,  138 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 30 c25 val 0x  84
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 30 c25 val 0x  84
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e11c
[DEBUG] Initial written value. val 132
[DEBUG] read_val 132
[DEBUG] Register value set correctly: [ 30,  25,  132 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 30 c23 val 0x  94
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 30 c23 val 0x  94
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e533
[DEBUG] Initial written value. val 148
[DEBUG] read_val 148
[DEBUG] Register value set correctly: [ 30,  23,  148 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 30 c21 val 0x  9a
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 30 c21 val 0x  9a
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e68e
[DEBUG] Initial written value. val 154
[DEBUG] read_val 154
[DEBUG] Register value set correctly: [ 30,  21,  154 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 30 c19 val 0x  93
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 30 c19 val 0x  93
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e4e3
[DEBUG] Initial written value. val 147
[DEBUG] read_val 147
[DEBUG] Register value set correctly: [ 30,  19,  147 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 30 c17 val 0x  8b
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 30 c17 val 0x  8b
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e2f9
[DEBUG] Initial written value. val 139
[DEBUG] read_val 139
[DEBUG] Register value set correctly: [ 30,  17,  139 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 30 c15 val 0x  96
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 30 c15 val 0x  96
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e595
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [ 30,  15,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 30 c13 val 0x  87
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 30 c13 val 0x  87
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e1e9
[DEBUG] Initial written value. val 135
[DEBUG] read_val 135
[DEBUG] Register value set correctly: [ 30,  13,  135 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 30 c11 val 0x  90
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 30 c11 val 0x  90
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e400
[DEBUG] Initial written value. val 144
[DEBUG] read_val 144
[DEBUG] Register value set correctly: [ 30,  11,  144 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 30 c 9 val 0x  9a
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 30 c 9 val 0x  9a
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e698
[DEBUG] Initial written value. val 154
[DEBUG] read_val 154
[DEBUG] Register value set correctly: [ 30,   9,  154 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 30 c 7 val 0x  92
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 30 c 7 val 0x  92
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e4b0
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [ 30,   7,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 30 c 5 val 0x  96
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 30 c 5 val 0x  96
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e588
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [ 30,   5,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 30 c 3 val 0x  9c
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 30 c 3 val 0x  9c
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e721
[DEBUG] Initial written value. val 156
[DEBUG] read_val 156
[DEBUG] Register value set correctly: [ 30,   3,  156 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 30 c 1 val 0x  a2
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 30 c 1 val 0x  a2
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e8be
[DEBUG] Initial written value. val 162
[DEBUG] read_val 162
[DEBUG] Register value set correctly: [ 30,   1,  162 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 30 c67 val 0x  11
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 30 c67 val 0x  11
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3c456
[DEBUG] Initial written value. val 17
[DEBUG] read_val 17
[DEBUG] Register value set correctly: [ 30,  67,   17 ]
[DEBUG] Return val = 0x00a3c45d
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 31 c61 val 0x  79
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 31 c61 val 0x  79
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3de74
[DEBUG] Initial written value. val 121
[DEBUG] read_val 121
[DEBUG] Register value set correctly: [ 31,  61,  121 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 31 c59 val 0x  77
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 31 c59 val 0x  77
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3ddc9
[DEBUG] Initial written value. val 119
[DEBUG] read_val 119
[DEBUG] Register value set correctly: [ 31,  59,  119 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 31 c57 val 0x  7c
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 31 c57 val 0x  7c
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3df25
[DEBUG] Initial written value. val 124
[DEBUG] read_val 124
[DEBUG] Register value set correctly: [ 31,  57,  124 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 31 c55 val 0x  73
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 31 c55 val 0x  73
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3dcfa
[DEBUG] Initial written value. val 115
[DEBUG] read_val 115
[DEBUG] Register value set correctly: [ 31,  55,  115 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 31 c53 val 0x  71
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 31 c53 val 0x  71
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3dc57
[DEBUG] Initial written value. val 113
[DEBUG] read_val 113
[DEBUG] Register value set correctly: [ 31,  53,  113 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 31 c51 val 0x  74
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 31 c51 val 0x  74
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3dd2a
[DEBUG] Initial written value. val 116
[DEBUG] read_val 116
[DEBUG] Register value set correctly: [ 31,  51,  116 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 31 c49 val 0x  7d
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 31 c49 val 0x  7d
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3df47
[DEBUG] Initial written value. val 125
[DEBUG] read_val 125
[DEBUG] Register value set correctly: [ 31,  49,  125 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 31 c47 val 0x  7c
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 31 c47 val 0x  7c
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3df1f
[DEBUG] Initial written value. val 124
[DEBUG] read_val 124
[DEBUG] Register value set correctly: [ 31,  47,  124 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 31 c45 val 0x  7d
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 31 c45 val 0x  7d
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3df76
[DEBUG] Initial written value. val 125
[DEBUG] read_val 125
[DEBUG] Register value set correctly: [ 31,  45,  125 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 31 c43 val 0x  88
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 31 c43 val 0x  88
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e20c
[DEBUG] Initial written value. val 136
[DEBUG] read_val 136
[DEBUG] Register value set correctly: [ 31,  43,  136 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 31 c41 val 0x  7b
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 31 c41 val 0x  7b
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3dee3
[DEBUG] Initial written value. val 123
[DEBUG] read_val 123
[DEBUG] Register value set correctly: [ 31,  41,  123 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 31 c39 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 31 c39 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [ 31,  39,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 31 c37 val 0x  7e
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 31 c37 val 0x  7e
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3df95
[DEBUG] Initial written value. val 126
[DEBUG] read_val 126
[DEBUG] Register value set correctly: [ 31,  37,  126 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 31 c35 val 0x  8a
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 31 c35 val 0x  8a
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e2aa
[DEBUG] Initial written value. val 138
[DEBUG] read_val 138
[DEBUG] Register value set correctly: [ 31,  35,  138 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 31 c33 val 0x  89
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 31 c33 val 0x  89
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e242
[DEBUG] Initial written value. val 137
[DEBUG] read_val 137
[DEBUG] Register value set correctly: [ 31,  33,  137 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 31 c31 val 0x  8a
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 31 c31 val 0x  8a
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e29b
[DEBUG] Initial written value. val 138
[DEBUG] read_val 138
[DEBUG] Register value set correctly: [ 31,  31,  138 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 31 c29 val 0x  89
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 31 c29 val 0x  89
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e273
[DEBUG] Initial written value. val 137
[DEBUG] read_val 137
[DEBUG] Register value set correctly: [ 31,  29,  137 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 31 c27 val 0x  96
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 31 c27 val 0x  96
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e588
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [ 31,  27,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 31 c25 val 0x  84
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 31 c25 val 0x  84
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e126
[DEBUG] Initial written value. val 132
[DEBUG] read_val 132
[DEBUG] Register value set correctly: [ 31,  25,  132 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 31 c23 val 0x  86
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 31 c23 val 0x  86
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e1ba
[DEBUG] Initial written value. val 134
[DEBUG] read_val 134
[DEBUG] Register value set correctly: [ 31,  23,  134 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 31 c21 val 0x  93
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 31 c21 val 0x  93
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e4d2
[DEBUG] Initial written value. val 147
[DEBUG] read_val 147
[DEBUG] Register value set correctly: [ 31,  21,  147 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 31 c19 val 0x  90
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 31 c19 val 0x  90
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e42c
[DEBUG] Initial written value. val 144
[DEBUG] read_val 144
[DEBUG] Register value set correctly: [ 31,  19,  144 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 31 c17 val 0x  92
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 31 c17 val 0x  92
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e481
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [ 31,  17,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 31 c15 val 0x  92
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 31 c15 val 0x  92
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e49c
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [ 31,  15,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 31 c13 val 0x  8b
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 31 c13 val 0x  8b
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e2f2
[DEBUG] Initial written value. val 139
[DEBUG] read_val 139
[DEBUG] Register value set correctly: [ 31,  13,  139 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 31 c11 val 0x  91
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 31 c11 val 0x  91
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e44e
[DEBUG] Initial written value. val 145
[DEBUG] read_val 145
[DEBUG] Register value set correctly: [ 31,  11,  145 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 31 c 9 val 0x  99
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 31 c 9 val 0x  99
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e666
[DEBUG] Initial written value. val 153
[DEBUG] read_val 153
[DEBUG] Register value set correctly: [ 31,   9,  153 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 31 c 7 val 0x  a0
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 31 c 7 val 0x  a0
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e83f
[DEBUG] Initial written value. val 160
[DEBUG] read_val 160
[DEBUG] Register value set correctly: [ 31,   7,  160 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 31 c 5 val 0x  98
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 31 c 5 val 0x  98
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e612
[DEBUG] Initial written value. val 152
[DEBUG] read_val 152
[DEBUG] Register value set correctly: [ 31,   5,  152 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 31 c 3 val 0x  aa
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 31 c 3 val 0x  aa
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3eaac
[DEBUG] Initial written value. val 170
[DEBUG] read_val 170
[DEBUG] Register value set correctly: [ 31,   3,  170 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 31 c 1 val 0x  97
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 31 c 1 val 0x  97
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e5c6
[DEBUG] Initial written value. val 151
[DEBUG] read_val 151
[DEBUG] Register value set correctly: [ 31,   1,  151 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 31 c67 val 0x  15
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 31 c67 val 0x  15
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3c55f
[DEBUG] Initial written value. val 21
[DEBUG] read_val 21
[DEBUG] Register value set correctly: [ 31,  67,   21 ]
[DEBUG] Return val = 0x00a3c565
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 32 c61 val 0x  72
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 32 c61 val 0x  72
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3dcbf
[DEBUG] Initial written value. val 114
[DEBUG] read_val 114
[DEBUG] Register value set correctly: [ 32,  61,  114 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 32 c59 val 0x  67
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 32 c59 val 0x  67
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3d9d7
[DEBUG] Initial written value. val 103
[DEBUG] read_val 103
[DEBUG] Register value set correctly: [ 32,  59,  103 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 32 c57 val 0x  72
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 32 c57 val 0x  72
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3dca9
[DEBUG] Initial written value. val 114
[DEBUG] read_val 114
[DEBUG] Register value set correctly: [ 32,  57,  114 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 32 c55 val 0x  74
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 32 c55 val 0x  74
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3dd06
[DEBUG] Initial written value. val 116
[DEBUG] read_val 116
[DEBUG] Register value set correctly: [ 32,  55,  116 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 32 c53 val 0x  76
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 32 c53 val 0x  76
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3dd9a
[DEBUG] Initial written value. val 118
[DEBUG] read_val 118
[DEBUG] Register value set correctly: [ 32,  53,  118 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 32 c51 val 0x  7a
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 32 c51 val 0x  7a
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3deb0
[DEBUG] Initial written value. val 122
[DEBUG] read_val 122
[DEBUG] Register value set correctly: [ 32,  51,  122 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 32 c49 val 0x  7c
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 32 c49 val 0x  7c
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3df09
[DEBUG] Initial written value. val 124
[DEBUG] read_val 124
[DEBUG] Register value set correctly: [ 32,  49,  124 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 32 c47 val 0x  82
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 32 c47 val 0x  82
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e0a5
[DEBUG] Initial written value. val 130
[DEBUG] read_val 130
[DEBUG] Register value set correctly: [ 32,  47,  130 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 32 c45 val 0x  7e
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 32 c45 val 0x  7e
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3dfb9
[DEBUG] Initial written value. val 126
[DEBUG] read_val 126
[DEBUG] Register value set correctly: [ 32,  45,  126 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 32 c43 val 0x  83
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 32 c43 val 0x  83
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e0d1
[DEBUG] Initial written value. val 131
[DEBUG] read_val 131
[DEBUG] Register value set correctly: [ 32,  43,  131 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 32 c41 val 0x  82
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 32 c41 val 0x  82
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e0ae
[DEBUG] Initial written value. val 130
[DEBUG] read_val 130
[DEBUG] Register value set correctly: [ 32,  41,  130 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 32 c39 val 0x  8c
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 32 c39 val 0x  8c
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e305
[DEBUG] Initial written value. val 140
[DEBUG] read_val 140
[DEBUG] Register value set correctly: [ 32,  39,  140 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 32 c37 val 0x  7d
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 32 c37 val 0x  7d
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3df5a
[DEBUG] Initial written value. val 125
[DEBUG] read_val 125
[DEBUG] Register value set correctly: [ 32,  37,  125 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 32 c35 val 0x  82
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 32 c35 val 0x  82
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e0b3
[DEBUG] Initial written value. val 130
[DEBUG] read_val 130
[DEBUG] Register value set correctly: [ 32,  35,  130 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 32 c33 val 0x  92
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 32 c33 val 0x  92
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e48a
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [ 32,  33,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 32 c31 val 0x  8b
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 32 c31 val 0x  8b
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e2e4
[DEBUG] Initial written value. val 139
[DEBUG] read_val 139
[DEBUG] Register value set correctly: [ 32,  31,  139 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 32 c29 val 0x  83
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 32 c29 val 0x  83
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e0fd
[DEBUG] Initial written value. val 131
[DEBUG] read_val 131
[DEBUG] Register value set correctly: [ 32,  29,  131 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 32 c27 val 0x  8a
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 32 c27 val 0x  8a
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e290
[DEBUG] Initial written value. val 138
[DEBUG] read_val 138
[DEBUG] Register value set correctly: [ 32,  27,  138 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 32 c25 val 0x  88
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 32 c25 val 0x  88
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e22b
[DEBUG] Initial written value. val 136
[DEBUG] read_val 136
[DEBUG] Register value set correctly: [ 32,  25,  136 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 32 c23 val 0x  87
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 32 c23 val 0x  87
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e1c5
[DEBUG] Initial written value. val 135
[DEBUG] read_val 135
[DEBUG] Register value set correctly: [ 32,  23,  135 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 32 c21 val 0x  91
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 32 c21 val 0x  91
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e458
[DEBUG] Initial written value. val 145
[DEBUG] read_val 145
[DEBUG] Register value set correctly: [ 32,  21,  145 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 32 c19 val 0x  9a
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 32 c19 val 0x  9a
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e6b4
[DEBUG] Initial written value. val 154
[DEBUG] read_val 154
[DEBUG] Register value set correctly: [ 32,  19,  154 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 32 c17 val 0x  98
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 32 c17 val 0x  98
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e60f
[DEBUG] Initial written value. val 152
[DEBUG] read_val 152
[DEBUG] Register value set correctly: [ 32,  17,  152 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 32 c15 val 0x  93
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 32 c15 val 0x  93
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e4e3
[DEBUG] Initial written value. val 147
[DEBUG] read_val 147
[DEBUG] Register value set correctly: [ 32,  15,  147 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 32 c13 val 0x  9a
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 32 c13 val 0x  9a
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e6bf
[DEBUG] Initial written value. val 154
[DEBUG] read_val 154
[DEBUG] Register value set correctly: [ 32,  13,  154 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 32 c11 val 0x  a3
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 32 c11 val 0x  a3
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e8d7
[DEBUG] Initial written value. val 163
[DEBUG] read_val 163
[DEBUG] Register value set correctly: [ 32,  11,  163 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 32 c 9 val 0x  a1
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 32 c 9 val 0x  a1
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e86c
[DEBUG] Initial written value. val 161
[DEBUG] read_val 161
[DEBUG] Register value set correctly: [ 32,   9,  161 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 32 c 7 val 0x  8b
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 32 c 7 val 0x  8b
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e2c3
[DEBUG] Initial written value. val 139
[DEBUG] read_val 139
[DEBUG] Register value set correctly: [ 32,   7,  139 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 32 c 5 val 0x  98
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 32 c 5 val 0x  98
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e619
[DEBUG] Initial written value. val 152
[DEBUG] read_val 152
[DEBUG] Register value set correctly: [ 32,   5,  152 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 32 c 3 val 0x  99
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 32 c 3 val 0x  99
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e670
[DEBUG] Initial written value. val 153
[DEBUG] read_val 153
[DEBUG] Register value set correctly: [ 32,   3,  153 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 32 c 1 val 0x  9b
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 32 c 1 val 0x  9b
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e6cb
[DEBUG] Initial written value. val 155
[DEBUG] read_val 155
[DEBUG] Register value set correctly: [ 32,   1,  155 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 32 c67 val 0x  16
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 32 c67 val 0x  16
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3c5a1
[DEBUG] Initial written value. val 22
[DEBUG] read_val 22
[DEBUG] Register value set correctly: [ 32,  67,   22 ]
[DEBUG] Return val = 0x00a3c5aa
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 33 c61 val 0x  6c
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 33 c61 val 0x  6c
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3db01
[DEBUG] Initial written value. val 108
[DEBUG] read_val 108
[DEBUG] Register value set correctly: [ 33,  61,  108 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 33 c59 val 0x  75
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 33 c59 val 0x  75
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3dd5e
[DEBUG] Initial written value. val 117
[DEBUG] read_val 117
[DEBUG] Register value set correctly: [ 33,  59,  117 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 33 c57 val 0x  73
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 33 c57 val 0x  73
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3dcf1
[DEBUG] Initial written value. val 115
[DEBUG] read_val 115
[DEBUG] Register value set correctly: [ 33,  57,  115 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 33 c55 val 0x  77
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 33 c55 val 0x  77
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3ddc9
[DEBUG] Initial written value. val 119
[DEBUG] read_val 119
[DEBUG] Register value set correctly: [ 33,  55,  119 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 33 c53 val 0x  74
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 33 c53 val 0x  74
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3dd21
[DEBUG] Initial written value. val 116
[DEBUG] read_val 116
[DEBUG] Register value set correctly: [ 33,  53,  116 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 33 c51 val 0x  78
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 33 c51 val 0x  78
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3de3a
[DEBUG] Initial written value. val 120
[DEBUG] read_val 120
[DEBUG] Register value set correctly: [ 33,  51,  120 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 33 c49 val 0x  81
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 33 c49 val 0x  81
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e050
[DEBUG] Initial written value. val 129
[DEBUG] read_val 129
[DEBUG] Register value set correctly: [ 33,  49,  129 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 33 c47 val 0x  79
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 33 c47 val 0x  79
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3de69
[DEBUG] Initial written value. val 121
[DEBUG] read_val 121
[DEBUG] Register value set correctly: [ 33,  47,  121 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 33 c45 val 0x  7b
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 33 c45 val 0x  7b
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3dec4
[DEBUG] Initial written value. val 123
[DEBUG] read_val 123
[DEBUG] Register value set correctly: [ 33,  45,  123 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 33 c43 val 0x  76
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 33 c43 val 0x  76
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3dd9a
[DEBUG] Initial written value. val 118
[DEBUG] read_val 118
[DEBUG] Register value set correctly: [ 33,  43,  118 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 33 c41 val 0x  7d
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 33 c41 val 0x  7d
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3df76
[DEBUG] Initial written value. val 125
[DEBUG] read_val 125
[DEBUG] Register value set correctly: [ 33,  41,  125 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 33 c39 val 0x  89
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 33 c39 val 0x  89
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e249
[DEBUG] Initial written value. val 137
[DEBUG] read_val 137
[DEBUG] Register value set correctly: [ 33,  39,  137 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 33 c37 val 0x  83
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 33 c37 val 0x  83
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e0e0
[DEBUG] Initial written value. val 131
[DEBUG] read_val 131
[DEBUG] Register value set correctly: [ 33,  37,  131 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 33 c35 val 0x  84
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 33 c35 val 0x  84
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e13b
[DEBUG] Initial written value. val 132
[DEBUG] read_val 132
[DEBUG] Register value set correctly: [ 33,  35,  132 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 33 c33 val 0x  86
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 33 c33 val 0x  86
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e196
[DEBUG] Initial written value. val 134
[DEBUG] read_val 134
[DEBUG] Register value set correctly: [ 33,  33,  134 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 33 c31 val 0x  8a
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 33 c31 val 0x  8a
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e2aa
[DEBUG] Initial written value. val 138
[DEBUG] read_val 138
[DEBUG] Register value set correctly: [ 33,  31,  138 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 33 c29 val 0x  92
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 33 c29 val 0x  92
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e481
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [ 33,  29,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 33 c27 val 0x  91
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 33 c27 val 0x  91
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e458
[DEBUG] Initial written value. val 145
[DEBUG] read_val 145
[DEBUG] Register value set correctly: [ 33,  27,  145 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 33 c25 val 0x  94
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 33 c25 val 0x  94
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e533
[DEBUG] Initial written value. val 148
[DEBUG] read_val 148
[DEBUG] Register value set correctly: [ 33,  25,  148 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 33 c23 val 0x  91
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 33 c23 val 0x  91
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e44e
[DEBUG] Initial written value. val 145
[DEBUG] read_val 145
[DEBUG] Register value set correctly: [ 33,  23,  145 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 33 c21 val 0x  98
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 33 c21 val 0x  98
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e623
[DEBUG] Initial written value. val 152
[DEBUG] read_val 152
[DEBUG] Register value set correctly: [ 33,  21,  152 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 33 c19 val 0x  8c
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 33 c19 val 0x  8c
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e33f
[DEBUG] Initial written value. val 140
[DEBUG] read_val 140
[DEBUG] Register value set correctly: [ 33,  19,  140 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 33 c17 val 0x  98
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 33 c17 val 0x  98
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e612
[DEBUG] Initial written value. val 152
[DEBUG] read_val 152
[DEBUG] Register value set correctly: [ 33,  17,  152 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 33 c15 val 0x  94
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 33 c15 val 0x  94
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e52e
[DEBUG] Initial written value. val 148
[DEBUG] read_val 148
[DEBUG] Register value set correctly: [ 33,  15,  148 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 33 c13 val 0x  86
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 33 c13 val 0x  86
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e180
[DEBUG] Initial written value. val 134
[DEBUG] read_val 134
[DEBUG] Register value set correctly: [ 33,  13,  134 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 33 c11 val 0x  8c
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 33 c11 val 0x  8c
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e318
[DEBUG] Initial written value. val 140
[DEBUG] read_val 140
[DEBUG] Register value set correctly: [ 33,  11,  140 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 33 c 9 val 0x  97
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 33 c 9 val 0x  97
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e5f7
[DEBUG] Initial written value. val 151
[DEBUG] read_val 151
[DEBUG] Register value set correctly: [ 33,   9,  151 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 33 c 7 val 0x  9c
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 33 c 7 val 0x  9c
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e70d
[DEBUG] Initial written value. val 156
[DEBUG] read_val 156
[DEBUG] Register value set correctly: [ 33,   7,  156 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 33 c 5 val 0x  97
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 33 c 5 val 0x  97
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e5e1
[DEBUG] Initial written value. val 151
[DEBUG] read_val 151
[DEBUG] Register value set correctly: [ 33,   5,  151 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 33 c 3 val 0x  a3
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 33 c 3 val 0x  a3
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e8fb
[DEBUG] Initial written value. val 163
[DEBUG] read_val 163
[DEBUG] Register value set correctly: [ 33,   3,  163 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 33 c 1 val 0x  a3
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 33 c 1 val 0x  a3
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e8d7
[DEBUG] Initial written value. val 163
[DEBUG] read_val 163
[DEBUG] Register value set correctly: [ 33,   1,  163 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 33 c67 val 0x  1f
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 33 c67 val 0x  1f
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3c7eb
[DEBUG] Initial written value. val 31
[DEBUG] read_val 31
[DEBUG] Register value set correctly: [ 33,  67,   31 ]
[DEBUG] Return val = 0x00a3c7f6
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 34 c61 val 0x  66
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 34 c61 val 0x  66
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3d98f
[DEBUG] Initial written value. val 102
[DEBUG] read_val 102
[DEBUG] Register value set correctly: [ 34,  61,  102 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 34 c59 val 0x  79
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 34 c59 val 0x  79
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3de62
[DEBUG] Initial written value. val 121
[DEBUG] read_val 121
[DEBUG] Register value set correctly: [ 34,  59,  121 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 34 c57 val 0x  76
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 34 c57 val 0x  76
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3ddbd
[DEBUG] Initial written value. val 118
[DEBUG] read_val 118
[DEBUG] Register value set correctly: [ 34,  57,  118 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 34 c55 val 0x  73
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 34 c55 val 0x  73
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3dcd6
[DEBUG] Initial written value. val 115
[DEBUG] read_val 115
[DEBUG] Register value set correctly: [ 34,  55,  115 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 34 c53 val 0x  7d
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 34 c53 val 0x  7d
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3df6b
[DEBUG] Initial written value. val 125
[DEBUG] read_val 125
[DEBUG] Register value set correctly: [ 34,  53,  125 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 34 c51 val 0x  79
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 34 c51 val 0x  79
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3de45
[DEBUG] Initial written value. val 121
[DEBUG] read_val 121
[DEBUG] Register value set correctly: [ 34,  51,  121 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 34 c49 val 0x  7b
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 34 c49 val 0x  7b
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3ded9
[DEBUG] Initial written value. val 123
[DEBUG] read_val 123
[DEBUG] Register value set correctly: [ 34,  49,  123 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 34 c47 val 0x  83
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 34 c47 val 0x  83
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e0f6
[DEBUG] Initial written value. val 131
[DEBUG] read_val 131
[DEBUG] Register value set correctly: [ 34,  47,  131 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 34 c45 val 0x  81
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 34 c45 val 0x  81
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e04d
[DEBUG] Initial written value. val 129
[DEBUG] read_val 129
[DEBUG] Register value set correctly: [ 34,  45,  129 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 34 c43 val 0x  87
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 34 c43 val 0x  87
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e1e2
[DEBUG] Initial written value. val 135
[DEBUG] read_val 135
[DEBUG] Register value set correctly: [ 34,  43,  135 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 34 c41 val 0x  7d
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 34 c41 val 0x  7d
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3df7d
[DEBUG] Initial written value. val 125
[DEBUG] read_val 125
[DEBUG] Register value set correctly: [ 34,  41,  125 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 34 c39 val 0x  84
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 34 c39 val 0x  84
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e117
[DEBUG] Initial written value. val 132
[DEBUG] read_val 132
[DEBUG] Register value set correctly: [ 34,  39,  132 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 34 c37 val 0x  93
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 34 c37 val 0x  93
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e4e8
[DEBUG] Initial written value. val 147
[DEBUG] read_val 147
[DEBUG] Register value set correctly: [ 34,  37,  147 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 34 c35 val 0x  86
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 34 c35 val 0x  86
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e180
[DEBUG] Initial written value. val 134
[DEBUG] read_val 134
[DEBUG] Register value set correctly: [ 34,  35,  134 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 34 c33 val 0x  88
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 34 c33 val 0x  88
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e21a
[DEBUG] Initial written value. val 136
[DEBUG] read_val 136
[DEBUG] Register value set correctly: [ 34,  33,  136 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 34 c31 val 0x  94
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 34 c31 val 0x  94
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e533
[DEBUG] Initial written value. val 148
[DEBUG] read_val 148
[DEBUG] Register value set correctly: [ 34,  31,  148 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 34 c29 val 0x  8a
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 34 c29 val 0x  8a
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e28d
[DEBUG] Initial written value. val 138
[DEBUG] read_val 138
[DEBUG] Register value set correctly: [ 34,  29,  138 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 34 c27 val 0x  8a
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 34 c27 val 0x  8a
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e2a1
[DEBUG] Initial written value. val 138
[DEBUG] read_val 138
[DEBUG] Register value set correctly: [ 34,  27,  138 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 34 c25 val 0x  89
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 34 c25 val 0x  89
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e278
[DEBUG] Initial written value. val 137
[DEBUG] read_val 137
[DEBUG] Register value set correctly: [ 34,  25,  137 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 34 c23 val 0x  9a
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 34 c23 val 0x  9a
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e693
[DEBUG] Initial written value. val 154
[DEBUG] read_val 154
[DEBUG] Register value set correctly: [ 34,  23,  154 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 34 c21 val 0x  88
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 34 c21 val 0x  88
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e22b
[DEBUG] Initial written value. val 136
[DEBUG] read_val 136
[DEBUG] Register value set correctly: [ 34,  21,  136 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 34 c19 val 0x  93
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 34 c19 val 0x  93
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e4c4
[DEBUG] Initial written value. val 147
[DEBUG] read_val 147
[DEBUG] Register value set correctly: [ 34,  19,  147 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 34 c17 val 0x  88
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 34 c17 val 0x  88
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e21a
[DEBUG] Initial written value. val 136
[DEBUG] read_val 136
[DEBUG] Register value set correctly: [ 34,  17,  136 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 34 c15 val 0x  96
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 34 c15 val 0x  96
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e5b2
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [ 34,  15,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 34 c13 val 0x  92
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 34 c13 val 0x  92
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e48a
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [ 34,  13,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 34 c11 val 0x  95
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 34 c11 val 0x  95
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e560
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [ 34,  11,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 34 c 9 val 0x  a6
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 34 c 9 val 0x  a6
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e9bc
[DEBUG] Initial written value. val 166
[DEBUG] read_val 166
[DEBUG] Register value set correctly: [ 34,   9,  166 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 34 c 7 val 0x  98
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 34 c 7 val 0x  98
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e612
[DEBUG] Initial written value. val 152
[DEBUG] read_val 152
[DEBUG] Register value set correctly: [ 34,   7,  152 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 34 c 5 val 0x  a5
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 34 c 5 val 0x  a5
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e96e
[DEBUG] Initial written value. val 165
[DEBUG] read_val 165
[DEBUG] Register value set correctly: [ 34,   5,  165 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 34 c 3 val 0x  97
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 34 c 3 val 0x  97
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e5c6
[DEBUG] Initial written value. val 151
[DEBUG] read_val 151
[DEBUG] Register value set correctly: [ 34,   3,  151 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 34 c 1 val 0x  99
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 34 c 1 val 0x  99
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e65c
[DEBUG] Initial written value. val 153
[DEBUG] read_val 153
[DEBUG] Register value set correctly: [ 34,   1,  153 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 34 c67 val 0x  13
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 34 c67 val 0x  13
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3c4f0
[DEBUG] Initial written value. val 19
[DEBUG] read_val 19
[DEBUG] Register value set correctly: [ 34,  67,   19 ]
[DEBUG] Return val = 0x00a3c4fb
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 35 c61 val 0x  69
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 35 c61 val 0x  69
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3da50
[DEBUG] Initial written value. val 105
[DEBUG] read_val 105
[DEBUG] Register value set correctly: [ 35,  61,  105 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 35 c59 val 0x  73
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 35 c59 val 0x  73
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3dcec
[DEBUG] Initial written value. val 115
[DEBUG] read_val 115
[DEBUG] Register value set correctly: [ 35,  59,  115 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 35 c57 val 0x  71
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 35 c57 val 0x  71
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3dc41
[DEBUG] Initial written value. val 113
[DEBUG] read_val 113
[DEBUG] Register value set correctly: [ 35,  57,  113 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 35 c55 val 0x  77
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 35 c55 val 0x  77
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3dddf
[DEBUG] Initial written value. val 119
[DEBUG] read_val 119
[DEBUG] Register value set correctly: [ 35,  55,  119 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 35 c53 val 0x  7d
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 35 c53 val 0x  7d
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3df76
[DEBUG] Initial written value. val 125
[DEBUG] read_val 125
[DEBUG] Register value set correctly: [ 35,  53,  125 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 35 c51 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 35 c51 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [ 35,  51,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 35 c49 val 0x  75
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 35 c49 val 0x  75
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3dd64
[DEBUG] Initial written value. val 117
[DEBUG] read_val 117
[DEBUG] Register value set correctly: [ 35,  49,  117 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 35 c47 val 0x  7a
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 35 c47 val 0x  7a
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3debb
[DEBUG] Initial written value. val 122
[DEBUG] read_val 122
[DEBUG] Register value set correctly: [ 35,  47,  122 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 35 c45 val 0x  84
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 35 c45 val 0x  84
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e117
[DEBUG] Initial written value. val 132
[DEBUG] read_val 132
[DEBUG] Register value set correctly: [ 35,  45,  132 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 35 c43 val 0x  7e
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 35 c43 val 0x  7e
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3dfaf
[DEBUG] Initial written value. val 126
[DEBUG] read_val 126
[DEBUG] Register value set correctly: [ 35,  43,  126 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 35 c41 val 0x  82
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 35 c41 val 0x  82
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e082
[DEBUG] Initial written value. val 130
[DEBUG] read_val 130
[DEBUG] Register value set correctly: [ 35,  41,  130 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 35 c39 val 0x  8a
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 35 c39 val 0x  8a
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e29b
[DEBUG] Initial written value. val 138
[DEBUG] read_val 138
[DEBUG] Register value set correctly: [ 35,  39,  138 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 35 c37 val 0x  84
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 35 c37 val 0x  84
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e130
[DEBUG] Initial written value. val 132
[DEBUG] read_val 132
[DEBUG] Register value set correctly: [ 35,  37,  132 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 35 c35 val 0x  89
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 35 c35 val 0x  89
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e249
[DEBUG] Initial written value. val 137
[DEBUG] read_val 137
[DEBUG] Register value set correctly: [ 35,  35,  137 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 35 c33 val 0x  82
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 35 c33 val 0x  82
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e0a5
[DEBUG] Initial written value. val 130
[DEBUG] read_val 130
[DEBUG] Register value set correctly: [ 35,  33,  130 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 35 c31 val 0x  91
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 35 c31 val 0x  91
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e47f
[DEBUG] Initial written value. val 145
[DEBUG] read_val 145
[DEBUG] Register value set correctly: [ 35,  31,  145 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 35 c29 val 0x  87
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 35 c29 val 0x  87
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e1d3
[DEBUG] Initial written value. val 135
[DEBUG] read_val 135
[DEBUG] Register value set correctly: [ 35,  29,  135 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 35 c27 val 0x  96
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 35 c27 val 0x  96
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e5af
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [ 35,  27,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 35 c25 val 0x  8b
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 35 c25 val 0x  8b
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e2c3
[DEBUG] Initial written value. val 139
[DEBUG] read_val 139
[DEBUG] Register value set correctly: [ 35,  25,  139 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 35 c23 val 0x  86
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 35 c23 val 0x  86
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e19d
[DEBUG] Initial written value. val 134
[DEBUG] read_val 134
[DEBUG] Register value set correctly: [ 35,  23,  134 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 35 c21 val 0x  8c
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 35 c21 val 0x  8c
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e334
[DEBUG] Initial written value. val 140
[DEBUG] read_val 140
[DEBUG] Register value set correctly: [ 35,  21,  140 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 35 c19 val 0x  96
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 35 c19 val 0x  96
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e588
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [ 35,  19,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 35 c17 val 0x  8b
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 35 c17 val 0x  8b
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e2e4
[DEBUG] Initial written value. val 139
[DEBUG] read_val 139
[DEBUG] Register value set correctly: [ 35,  17,  139 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 35 c15 val 0x  98
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 35 c15 val 0x  98
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e63e
[DEBUG] Initial written value. val 152
[DEBUG] read_val 152
[DEBUG] Register value set correctly: [ 35,  15,  152 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 35 c13 val 0x  91
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 35 c13 val 0x  91
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e453
[DEBUG] Initial written value. val 145
[DEBUG] read_val 145
[DEBUG] Register value set correctly: [ 35,  13,  145 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 35 c11 val 0x  91
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 35 c11 val 0x  91
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e469
[DEBUG] Initial written value. val 145
[DEBUG] read_val 145
[DEBUG] Register value set correctly: [ 35,  11,  145 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 35 c 9 val 0x  a4
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 35 c 9 val 0x  a4
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e907
[DEBUG] Initial written value. val 164
[DEBUG] read_val 164
[DEBUG] Register value set correctly: [ 35,   9,  164 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 35 c 7 val 0x  99
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 35 c 7 val 0x  99
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e65c
[DEBUG] Initial written value. val 153
[DEBUG] read_val 153
[DEBUG] Register value set correctly: [ 35,   7,  153 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 35 c 5 val 0x  a1
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 35 c 5 val 0x  a1
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e871
[DEBUG] Initial written value. val 161
[DEBUG] read_val 161
[DEBUG] Register value set correctly: [ 35,   5,  161 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 35 c 3 val 0x  a4
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 35 c 3 val 0x  a4
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e90c
[DEBUG] Initial written value. val 164
[DEBUG] read_val 164
[DEBUG] Register value set correctly: [ 35,   3,  164 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 35 c 1 val 0x  95
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 35 c 1 val 0x  95
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e560
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [ 35,   1,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 35 c67 val 0x  13
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 35 c67 val 0x  13
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3c4fb
[DEBUG] Initial written value. val 19
[DEBUG] read_val 19
[DEBUG] Register value set correctly: [ 35,  67,   19 ]
[DEBUG] Return val = 0x00a3c4c1
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 36 c61 val 0x  65
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 36 c61 val 0x  65
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3d95d
[DEBUG] Initial written value. val 101
[DEBUG] read_val 101
[DEBUG] Register value set correctly: [ 36,  61,  101 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 36 c59 val 0x  76
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 36 c59 val 0x  76
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3ddb6
[DEBUG] Initial written value. val 118
[DEBUG] read_val 118
[DEBUG] Register value set correctly: [ 36,  59,  118 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 36 c57 val 0x  68
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 36 c57 val 0x  68
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3da08
[DEBUG] Initial written value. val 104
[DEBUG] read_val 104
[DEBUG] Register value set correctly: [ 36,  57,  104 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 36 c55 val 0x  6c
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 36 c55 val 0x  6c
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3db26
[DEBUG] Initial written value. val 108
[DEBUG] read_val 108
[DEBUG] Register value set correctly: [ 36,  55,  108 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 36 c53 val 0x  78
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 36 c53 val 0x  78
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3de3a
[DEBUG] Initial written value. val 120
[DEBUG] read_val 120
[DEBUG] Register value set correctly: [ 36,  53,  120 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 36 c51 val 0x  7d
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 36 c51 val 0x  7d
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3df51
[DEBUG] Initial written value. val 125
[DEBUG] read_val 125
[DEBUG] Register value set correctly: [ 36,  51,  125 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 36 c49 val 0x  74
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 36 c49 val 0x  74
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3dd2a
[DEBUG] Initial written value. val 116
[DEBUG] read_val 116
[DEBUG] Register value set correctly: [ 36,  49,  116 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 36 c47 val 0x  77
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 36 c47 val 0x  77
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3ddc2
[DEBUG] Initial written value. val 119
[DEBUG] read_val 119
[DEBUG] Register value set correctly: [ 36,  47,  119 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 36 c45 val 0x  7a
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 36 c45 val 0x  7a
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3de9c
[DEBUG] Initial written value. val 122
[DEBUG] read_val 122
[DEBUG] Register value set correctly: [ 36,  45,  122 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 36 c43 val 0x  85
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 36 c43 val 0x  85
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e175
[DEBUG] Initial written value. val 133
[DEBUG] read_val 133
[DEBUG] Register value set correctly: [ 36,  43,  133 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 36 c41 val 0x  7e
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 36 c41 val 0x  7e
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3df88
[DEBUG] Initial written value. val 126
[DEBUG] read_val 126
[DEBUG] Register value set correctly: [ 36,  41,  126 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 36 c39 val 0x  7d
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 36 c39 val 0x  7d
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3df60
[DEBUG] Initial written value. val 125
[DEBUG] read_val 125
[DEBUG] Register value set correctly: [ 36,  39,  125 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 36 c37 val 0x  82
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 36 c37 val 0x  82
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e0b8
[DEBUG] Initial written value. val 130
[DEBUG] read_val 130
[DEBUG] Register value set correctly: [ 36,  37,  130 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 36 c35 val 0x  8b
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 36 c35 val 0x  8b
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e2d5
[DEBUG] Initial written value. val 139
[DEBUG] read_val 139
[DEBUG] Register value set correctly: [ 36,  35,  139 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 36 c33 val 0x  87
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 36 c33 val 0x  87
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e1e9
[DEBUG] Initial written value. val 135
[DEBUG] read_val 135
[DEBUG] Register value set correctly: [ 36,  33,  135 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 36 c31 val 0x  92
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 36 c31 val 0x  92
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e481
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [ 36,  31,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 36 c29 val 0x  92
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 36 c29 val 0x  92
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e49c
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [ 36,  29,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 36 c27 val 0x  81
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 36 c27 val 0x  81
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e077
[DEBUG] Initial written value. val 129
[DEBUG] read_val 129
[DEBUG] Register value set correctly: [ 36,  27,  129 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 36 c25 val 0x  8a
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 36 c25 val 0x  8a
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e28d
[DEBUG] Initial written value. val 138
[DEBUG] read_val 138
[DEBUG] Register value set correctly: [ 36,  25,  138 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 36 c23 val 0x  89
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 36 c23 val 0x  89
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e265
[DEBUG] Initial written value. val 137
[DEBUG] read_val 137
[DEBUG] Register value set correctly: [ 36,  23,  137 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 36 c21 val 0x  98
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 36 c21 val 0x  98
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e63e
[DEBUG] Initial written value. val 152
[DEBUG] read_val 152
[DEBUG] Register value set correctly: [ 36,  21,  152 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 36 c19 val 0x  8b
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 36 c19 val 0x  8b
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e2d5
[DEBUG] Initial written value. val 139
[DEBUG] read_val 139
[DEBUG] Register value set correctly: [ 36,  19,  139 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 36 c17 val 0x  91
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 36 c17 val 0x  91
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e469
[DEBUG] Initial written value. val 145
[DEBUG] read_val 145
[DEBUG] Register value set correctly: [ 36,  17,  145 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 36 c15 val 0x  98
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 36 c15 val 0x  98
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e604
[DEBUG] Initial written value. val 152
[DEBUG] read_val 152
[DEBUG] Register value set correctly: [ 36,  15,  152 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 36 c13 val 0x  92
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 36 c13 val 0x  92
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e49c
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [ 36,  13,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 36 c11 val 0x  96
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 36 c11 val 0x  96
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e5b2
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [ 36,  11,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 36 c 9 val 0x  89
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 36 c 9 val 0x  89
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e249
[DEBUG] Initial written value. val 137
[DEBUG] read_val 137
[DEBUG] Register value set correctly: [ 36,   9,  137 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 36 c 7 val 0x  93
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 36 c 7 val 0x  93
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e4e3
[DEBUG] Initial written value. val 147
[DEBUG] read_val 147
[DEBUG] Register value set correctly: [ 36,   7,  147 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 36 c 5 val 0x  9a
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 36 c 5 val 0x  9a
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e6bf
[DEBUG] Initial written value. val 154
[DEBUG] read_val 154
[DEBUG] Register value set correctly: [ 36,   5,  154 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 36 c 3 val 0x  a2
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 36 c 3 val 0x  a2
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e892
[DEBUG] Initial written value. val 162
[DEBUG] read_val 162
[DEBUG] Register value set correctly: [ 36,   3,  162 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 36 c 1 val 0x  a2
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 36 c 1 val 0x  a2
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e8a8
[DEBUG] Initial written value. val 162
[DEBUG] read_val 162
[DEBUG] Register value set correctly: [ 36,   1,  162 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 36 c67 val 0x  14
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 36 c67 val 0x  14
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3c507
[DEBUG] Initial written value. val 20
[DEBUG] read_val 20
[DEBUG] Register value set correctly: [ 36,  67,   20 ]
[DEBUG] Return val = 0x00a3c50c
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 37 c61 val 0x  74
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 37 c61 val 0x  74
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3dd21
[DEBUG] Initial written value. val 116
[DEBUG] read_val 116
[DEBUG] Register value set correctly: [ 37,  61,  116 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 37 c59 val 0x  66
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 37 c59 val 0x  66
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3d9be
[DEBUG] Initial written value. val 102
[DEBUG] read_val 102
[DEBUG] Register value set correctly: [ 37,  59,  102 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 37 c57 val 0x  69
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 37 c57 val 0x  69
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3da50
[DEBUG] Initial written value. val 105
[DEBUG] read_val 105
[DEBUG] Register value set correctly: [ 37,  57,  105 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 37 c55 val 0x  76
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 37 c55 val 0x  76
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3ddab
[DEBUG] Initial written value. val 118
[DEBUG] read_val 118
[DEBUG] Register value set correctly: [ 37,  55,  118 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 37 c53 val 0x  75
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 37 c53 val 0x  75
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3dd43
[DEBUG] Initial written value. val 117
[DEBUG] read_val 117
[DEBUG] Register value set correctly: [ 37,  53,  117 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 37 c51 val 0x  7c
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 37 c51 val 0x  7c
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3df1f
[DEBUG] Initial written value. val 124
[DEBUG] read_val 124
[DEBUG] Register value set correctly: [ 37,  51,  124 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 37 c49 val 0x  71
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 37 c49 val 0x  71
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3dc70
[DEBUG] Initial written value. val 113
[DEBUG] read_val 113
[DEBUG] Register value set correctly: [ 37,  49,  113 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 37 c47 val 0x  78
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 37 c47 val 0x  78
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3de0b
[DEBUG] Initial written value. val 120
[DEBUG] read_val 120
[DEBUG] Register value set correctly: [ 37,  47,  120 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 37 c45 val 0x  7b
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 37 c45 val 0x  7b
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3dee3
[DEBUG] Initial written value. val 123
[DEBUG] read_val 123
[DEBUG] Register value set correctly: [ 37,  45,  123 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 37 c43 val 0x  76
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 37 c43 val 0x  76
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3ddbd
[DEBUG] Initial written value. val 118
[DEBUG] read_val 118
[DEBUG] Register value set correctly: [ 37,  43,  118 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 37 c41 val 0x  7c
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 37 c41 val 0x  7c
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3df14
[DEBUG] Initial written value. val 124
[DEBUG] read_val 124
[DEBUG] Register value set correctly: [ 37,  41,  124 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 37 c39 val 0x  83
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 37 c39 val 0x  83
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e0eb
[DEBUG] Initial written value. val 131
[DEBUG] read_val 131
[DEBUG] Register value set correctly: [ 37,  39,  131 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 37 c37 val 0x  82
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 37 c37 val 0x  82
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e082
[DEBUG] Initial written value. val 130
[DEBUG] read_val 130
[DEBUG] Register value set correctly: [ 37,  37,  130 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 37 c35 val 0x  88
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 37 c35 val 0x  88
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e21a
[DEBUG] Initial written value. val 136
[DEBUG] read_val 136
[DEBUG] Register value set correctly: [ 37,  35,  136 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 37 c33 val 0x  85
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 37 c33 val 0x  85
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e175
[DEBUG] Initial written value. val 133
[DEBUG] read_val 133
[DEBUG] Register value set correctly: [ 37,  33,  133 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 37 c31 val 0x  93
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 37 c31 val 0x  93
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e4cf
[DEBUG] Initial written value. val 147
[DEBUG] read_val 147
[DEBUG] Register value set correctly: [ 37,  31,  147 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 37 c29 val 0x  91
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 37 c29 val 0x  91
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e462
[DEBUG] Initial written value. val 145
[DEBUG] read_val 145
[DEBUG] Register value set correctly: [ 37,  29,  145 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 37 c27 val 0x  92
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 37 c27 val 0x  92
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e4bb
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [ 37,  27,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 37 c25 val 0x  8a
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 37 c25 val 0x  8a
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e290
[DEBUG] Initial written value. val 138
[DEBUG] read_val 138
[DEBUG] Register value set correctly: [ 37,  25,  138 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 37 c23 val 0x  8c
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 37 c23 val 0x  8c
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e329
[DEBUG] Initial written value. val 140
[DEBUG] read_val 140
[DEBUG] Register value set correctly: [ 37,  23,  140 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 37 c21 val 0x  90
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 37 c21 val 0x  90
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e400
[DEBUG] Initial written value. val 144
[DEBUG] read_val 144
[DEBUG] Register value set correctly: [ 37,  21,  144 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 37 c19 val 0x  90
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 37 c19 val 0x  90
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e41d
[DEBUG] Initial written value. val 144
[DEBUG] read_val 144
[DEBUG] Register value set correctly: [ 37,  19,  144 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 37 c17 val 0x  98
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 37 c17 val 0x  98
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e635
[DEBUG] Initial written value. val 152
[DEBUG] read_val 152
[DEBUG] Register value set correctly: [ 37,  17,  152 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 37 c15 val 0x  98
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 37 c15 val 0x  98
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e60f
[DEBUG] Initial written value. val 152
[DEBUG] read_val 152
[DEBUG] Register value set correctly: [ 37,  15,  152 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 37 c13 val 0x  92
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 37 c13 val 0x  92
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e4a6
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [ 37,  13,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 37 c11 val 0x  92
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 37 c11 val 0x  92
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e4bb
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [ 37,  11,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 37 c 9 val 0x  9a
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 37 c 9 val 0x  9a
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e693
[DEBUG] Initial written value. val 154
[DEBUG] read_val 154
[DEBUG] Register value set correctly: [ 37,   9,  154 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 37 c 7 val 0x  94
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 37 c 7 val 0x  94
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e52e
[DEBUG] Initial written value. val 148
[DEBUG] read_val 148
[DEBUG] Register value set correctly: [ 37,   7,  148 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 37 c 5 val 0x  94
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 37 c 5 val 0x  94
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e502
[DEBUG] Initial written value. val 148
[DEBUG] read_val 148
[DEBUG] Register value set correctly: [ 37,   5,  148 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 37 c 3 val 0x  a5
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 37 c 3 val 0x  a5
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e95f
[DEBUG] Initial written value. val 165
[DEBUG] read_val 165
[DEBUG] Register value set correctly: [ 37,   3,  165 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 37 c 1 val 0x  a1
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 37 c 1 val 0x  a1
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e871
[DEBUG] Initial written value. val 161
[DEBUG] read_val 161
[DEBUG] Register value set correctly: [ 37,   1,  161 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 37 c67 val 0x  10
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 37 c67 val 0x  10
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3c40e
[DEBUG] Initial written value. val 16
[DEBUG] read_val 16
[DEBUG] Register value set correctly: [ 37,  67,   16 ]
[DEBUG] Return val = 0x00a3c413
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 38 c61 val 0x  7c
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 38 c61 val 0x  7c
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3df2e
[DEBUG] Initial written value. val 124
[DEBUG] read_val 124
[DEBUG] Register value set correctly: [ 38,  61,  124 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 38 c59 val 0x  6c
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 38 c59 val 0x  6c
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3db01
[DEBUG] Initial written value. val 108
[DEBUG] read_val 108
[DEBUG] Register value set correctly: [ 38,  59,  108 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 38 c57 val 0x  6b
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 38 c57 val 0x  6b
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3dada
[DEBUG] Initial written value. val 107
[DEBUG] read_val 107
[DEBUG] Register value set correctly: [ 38,  57,  107 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 38 c55 val 0x  78
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 38 c55 val 0x  78
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3de31
[DEBUG] Initial written value. val 120
[DEBUG] read_val 120
[DEBUG] Register value set correctly: [ 38,  55,  120 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 38 c53 val 0x  79
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 38 c53 val 0x  79
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3de4e
[DEBUG] Initial written value. val 121
[DEBUG] read_val 121
[DEBUG] Register value set correctly: [ 38,  53,  121 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 38 c51 val 0x  7d
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 38 c51 val 0x  7d
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3df60
[DEBUG] Initial written value. val 125
[DEBUG] read_val 125
[DEBUG] Register value set correctly: [ 38,  51,  125 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 38 c49 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 38 c49 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [ 38,  49,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 38 c47 val 0x  7b
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 38 c47 val 0x  7b
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3ded2
[DEBUG] Initial written value. val 123
[DEBUG] read_val 123
[DEBUG] Register value set correctly: [ 38,  47,  123 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 38 c45 val 0x  82
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 38 c45 val 0x  82
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e0ae
[DEBUG] Initial written value. val 130
[DEBUG] read_val 130
[DEBUG] Register value set correctly: [ 38,  45,  130 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 38 c43 val 0x  76
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 38 c43 val 0x  76
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3dd87
[DEBUG] Initial written value. val 118
[DEBUG] read_val 118
[DEBUG] Register value set correctly: [ 38,  43,  118 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 38 c41 val 0x  79
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 38 c41 val 0x  79
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3de58
[DEBUG] Initial written value. val 121
[DEBUG] read_val 121
[DEBUG] Register value set correctly: [ 38,  41,  121 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 38 c39 val 0x  87
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 38 c39 val 0x  87
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e1f4
[DEBUG] Initial written value. val 135
[DEBUG] read_val 135
[DEBUG] Register value set correctly: [ 38,  39,  135 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 38 c37 val 0x  89
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 38 c37 val 0x  89
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e249
[DEBUG] Initial written value. val 137
[DEBUG] read_val 137
[DEBUG] Register value set correctly: [ 38,  37,  137 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 38 c35 val 0x  7c
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 38 c35 val 0x  7c
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3df25
[DEBUG] Initial written value. val 124
[DEBUG] read_val 124
[DEBUG] Register value set correctly: [ 38,  35,  124 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 38 c33 val 0x  89
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 38 c33 val 0x  89
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e278
[DEBUG] Initial written value. val 137
[DEBUG] read_val 137
[DEBUG] Register value set correctly: [ 38,  33,  137 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 38 c31 val 0x  7e
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 38 c31 val 0x  7e
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3df95
[DEBUG] Initial written value. val 126
[DEBUG] read_val 126
[DEBUG] Register value set correctly: [ 38,  31,  126 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 38 c29 val 0x  7e
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 38 c29 val 0x  7e
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3dfaf
[DEBUG] Initial written value. val 126
[DEBUG] read_val 126
[DEBUG] Register value set correctly: [ 38,  29,  126 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 38 c27 val 0x  91
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 38 c27 val 0x  91
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e445
[DEBUG] Initial written value. val 145
[DEBUG] read_val 145
[DEBUG] Register value set correctly: [ 38,  27,  145 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 38 c25 val 0x  89
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 38 c25 val 0x  89
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e25f
[DEBUG] Initial written value. val 137
[DEBUG] read_val 137
[DEBUG] Register value set correctly: [ 38,  25,  137 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 38 c23 val 0x  93
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 38 c23 val 0x  93
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e4f5
[DEBUG] Initial written value. val 147
[DEBUG] read_val 147
[DEBUG] Register value set correctly: [ 38,  23,  147 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 38 c21 val 0x  88
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 38 c21 val 0x  88
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e20c
[DEBUG] Initial written value. val 136
[DEBUG] read_val 136
[DEBUG] Register value set correctly: [ 38,  21,  136 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 38 c19 val 0x  91
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 38 c19 val 0x  91
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e462
[DEBUG] Initial written value. val 145
[DEBUG] read_val 145
[DEBUG] Register value set correctly: [ 38,  19,  145 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 38 c17 val 0x  92
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 38 c17 val 0x  92
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e4bb
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [ 38,  17,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 38 c15 val 0x  93
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 38 c15 val 0x  93
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e4d2
[DEBUG] Initial written value. val 147
[DEBUG] read_val 147
[DEBUG] Register value set correctly: [ 38,  15,  147 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 38 c13 val 0x  97
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 38 c13 val 0x  97
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e5ea
[DEBUG] Initial written value. val 151
[DEBUG] read_val 151
[DEBUG] Register value set correctly: [ 38,  13,  151 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 38 c11 val 0x  95
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 38 c11 val 0x  95
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e547
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [ 38,  11,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 38 c 9 val 0x  95
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 38 c 9 val 0x  95
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e55a
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [ 38,   9,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 38 c 7 val 0x  a3
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 38 c 7 val 0x  a3
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e8f0
[DEBUG] Initial written value. val 163
[DEBUG] read_val 163
[DEBUG] Register value set correctly: [ 38,   7,  163 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 38 c 5 val 0x  98
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 38 c 5 val 0x  98
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e60f
[DEBUG] Initial written value. val 152
[DEBUG] read_val 152
[DEBUG] Register value set correctly: [ 38,   5,  152 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 38 c 3 val 0x  a1
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 38 c 3 val 0x  a1
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e867
[DEBUG] Initial written value. val 161
[DEBUG] read_val 161
[DEBUG] Register value set correctly: [ 38,   3,  161 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 38 c 1 val 0x  a2
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 38 c 1 val 0x  a2
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e8be
[DEBUG] Initial written value. val 162
[DEBUG] read_val 162
[DEBUG] Register value set correctly: [ 38,   1,  162 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 38 c67 val 0x  1d
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 38 c67 val 0x  1d
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3c750
[DEBUG] Initial written value. val 29
[DEBUG] read_val 29
[DEBUG] Register value set correctly: [ 38,  67,   29 ]
[DEBUG] Return val = 0x00a3c75b
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 39 c61 val 0x  72
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 39 c61 val 0x  72
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3dcb4
[DEBUG] Initial written value. val 114
[DEBUG] read_val 114
[DEBUG] Register value set correctly: [ 39,  61,  114 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 39 c59 val 0x  76
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 39 c59 val 0x  76
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3dd8c
[DEBUG] Initial written value. val 118
[DEBUG] read_val 118
[DEBUG] Register value set correctly: [ 39,  59,  118 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 39 c57 val 0x  71
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 39 c57 val 0x  71
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3dc66
[DEBUG] Initial written value. val 113
[DEBUG] read_val 113
[DEBUG] Register value set correctly: [ 39,  57,  113 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 39 c55 val 0x  6a
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 39 c55 val 0x  6a
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3dab8
[DEBUG] Initial written value. val 106
[DEBUG] read_val 106
[DEBUG] Register value set correctly: [ 39,  55,  106 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 39 c53 val 0x  81
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 39 c53 val 0x  81
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e050
[DEBUG] Initial written value. val 129
[DEBUG] read_val 129
[DEBUG] Register value set correctly: [ 39,  53,  129 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 39 c51 val 0x  7a
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 39 c51 val 0x  7a
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3dead
[DEBUG] Initial written value. val 122
[DEBUG] read_val 122
[DEBUG] Register value set correctly: [ 39,  51,  122 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 39 c49 val 0x  76
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 39 c49 val 0x  76
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3dd87
[DEBUG] Initial written value. val 118
[DEBUG] read_val 118
[DEBUG] Register value set correctly: [ 39,  49,  118 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 39 c47 val 0x  7d
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 39 c47 val 0x  7d
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3df5a
[DEBUG] Initial written value. val 125
[DEBUG] read_val 125
[DEBUG] Register value set correctly: [ 39,  47,  125 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 39 c45 val 0x  7b
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 39 c45 val 0x  7b
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3def5
[DEBUG] Initial written value. val 123
[DEBUG] read_val 123
[DEBUG] Register value set correctly: [ 39,  45,  123 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 39 c43 val 0x  83
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 39 c43 val 0x  83
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e0cc
[DEBUG] Initial written value. val 131
[DEBUG] read_val 131
[DEBUG] Register value set correctly: [ 39,  43,  131 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 39 c41 val 0x  83
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 39 c41 val 0x  83
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e0e0
[DEBUG] Initial written value. val 131
[DEBUG] read_val 131
[DEBUG] Register value set correctly: [ 39,  41,  131 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 39 c39 val 0x  81
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 39 c39 val 0x  81
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e07c
[DEBUG] Initial written value. val 129
[DEBUG] read_val 129
[DEBUG] Register value set correctly: [ 39,  39,  129 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 39 c37 val 0x  89
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 39 c37 val 0x  89
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e254
[DEBUG] Initial written value. val 137
[DEBUG] read_val 137
[DEBUG] Register value set correctly: [ 39,  37,  137 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 39 c35 val 0x  88
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 39 c35 val 0x  88
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e22b
[DEBUG] Initial written value. val 136
[DEBUG] read_val 136
[DEBUG] Register value set correctly: [ 39,  35,  136 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 39 c33 val 0x  7a
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 39 c33 val 0x  7a
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3de81
[DEBUG] Initial written value. val 122
[DEBUG] read_val 122
[DEBUG] Register value set correctly: [ 39,  33,  122 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 39 c31 val 0x  83
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 39 c31 val 0x  83
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e0da
[DEBUG] Initial written value. val 131
[DEBUG] read_val 131
[DEBUG] Register value set correctly: [ 39,  31,  131 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 39 c29 val 0x  92
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 39 c29 val 0x  92
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e4b0
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [ 39,  29,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 39 c27 val 0x  84
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 39 c27 val 0x  84
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e10a
[DEBUG] Initial written value. val 132
[DEBUG] read_val 132
[DEBUG] Register value set correctly: [ 39,  27,  132 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 39 c25 val 0x  92
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 39 c25 val 0x  92
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e4a6
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [ 39,  25,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 39 c23 val 0x  94
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 39 c23 val 0x  94
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e538
[DEBUG] Initial written value. val 148
[DEBUG] read_val 148
[DEBUG] Register value set correctly: [ 39,  23,  148 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 39 c21 val 0x  94
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 39 c21 val 0x  94
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e514
[DEBUG] Initial written value. val 148
[DEBUG] read_val 148
[DEBUG] Register value set correctly: [ 39,  21,  148 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 39 c19 val 0x  8c
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 39 c19 val 0x  8c
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e329
[DEBUG] Initial written value. val 140
[DEBUG] read_val 140
[DEBUG] Register value set correctly: [ 39,  19,  140 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 39 c17 val 0x  94
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 39 c17 val 0x  94
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e502
[DEBUG] Initial written value. val 148
[DEBUG] read_val 148
[DEBUG] Register value set correctly: [ 39,  17,  148 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 39 c15 val 0x  89
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 39 c15 val 0x  89
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e25f
[DEBUG] Initial written value. val 137
[DEBUG] read_val 137
[DEBUG] Register value set correctly: [ 39,  15,  137 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 39 c13 val 0x  a4
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 39 c13 val 0x  a4
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e936
[DEBUG] Initial written value. val 164
[DEBUG] read_val 164
[DEBUG] Register value set correctly: [ 39,  13,  164 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 39 c11 val 0x  96
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 39 c11 val 0x  96
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e588
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [ 39,  11,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 39 c 9 val 0x  98
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 39 c 9 val 0x  98
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e623
[DEBUG] Initial written value. val 152
[DEBUG] read_val 152
[DEBUG] Register value set correctly: [ 39,   9,  152 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 39 c 7 val 0x  9c
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 39 c 7 val 0x  9c
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e73c
[DEBUG] Initial written value. val 156
[DEBUG] read_val 156
[DEBUG] Register value set correctly: [ 39,   7,  156 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 39 c 5 val 0x  93
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 39 c 5 val 0x  93
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e4d2
[DEBUG] Initial written value. val 147
[DEBUG] read_val 147
[DEBUG] Register value set correctly: [ 39,   5,  147 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 39 c 3 val 0x  a7
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 39 c 3 val 0x  a7
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e9ef
[DEBUG] Initial written value. val 167
[DEBUG] read_val 167
[DEBUG] Register value set correctly: [ 39,   3,  167 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 39 c 1 val 0x  99
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 39 c 1 val 0x  99
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e641
[DEBUG] Initial written value. val 153
[DEBUG] read_val 153
[DEBUG] Register value set correctly: [ 39,   1,  153 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 39 c67 val 0x  24
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 39 c67 val 0x  24
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3c91f
[DEBUG] Initial written value. val 36
[DEBUG] read_val 36
[DEBUG] Register value set correctly: [ 39,  67,   36 ]
[DEBUG] Return val = 0x00a3c925
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 40 c61 val 0x  6b
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 40 c61 val 0x  6b
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3dafd
[DEBUG] Initial written value. val 107
[DEBUG] read_val 107
[DEBUG] Register value set correctly: [ 40,  61,  107 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 40 c59 val 0x  6a
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 40 c59 val 0x  6a
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3da94
[DEBUG] Initial written value. val 106
[DEBUG] read_val 106
[DEBUG] Register value set correctly: [ 40,  59,  106 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 40 c57 val 0x  77
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 40 c57 val 0x  77
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3ddee
[DEBUG] Initial written value. val 119
[DEBUG] read_val 119
[DEBUG] Register value set correctly: [ 40,  57,  119 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 40 c55 val 0x  76
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 40 c55 val 0x  76
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3dd87
[DEBUG] Initial written value. val 118
[DEBUG] read_val 118
[DEBUG] Register value set correctly: [ 40,  55,  118 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 40 c53 val 0x  79
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 40 c53 val 0x  79
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3de58
[DEBUG] Initial written value. val 121
[DEBUG] read_val 121
[DEBUG] Register value set correctly: [ 40,  53,  121 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 40 c51 val 0x  6c
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 40 c51 val 0x  6c
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3db30
[DEBUG] Initial written value. val 108
[DEBUG] read_val 108
[DEBUG] Register value set correctly: [ 40,  51,  108 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 40 c49 val 0x  7a
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 40 c49 val 0x  7a
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3de8a
[DEBUG] Initial written value. val 122
[DEBUG] read_val 122
[DEBUG] Register value set correctly: [ 40,  49,  122 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 40 c47 val 0x  79
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 40 c47 val 0x  79
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3de62
[DEBUG] Initial written value. val 121
[DEBUG] read_val 121
[DEBUG] Register value set correctly: [ 40,  47,  121 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 40 c45 val 0x  82
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 40 c45 val 0x  82
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e0b8
[DEBUG] Initial written value. val 130
[DEBUG] read_val 130
[DEBUG] Register value set correctly: [ 40,  45,  130 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 40 c43 val 0x  79
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 40 c43 val 0x  79
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3de53
[DEBUG] Initial written value. val 121
[DEBUG] read_val 121
[DEBUG] Register value set correctly: [ 40,  43,  121 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 40 c41 val 0x  82
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 40 c41 val 0x  82
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e0ae
[DEBUG] Initial written value. val 130
[DEBUG] read_val 130
[DEBUG] Register value set correctly: [ 40,  41,  130 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 40 c39 val 0x  78
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 40 c39 val 0x  78
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3de00
[DEBUG] Initial written value. val 120
[DEBUG] read_val 120
[DEBUG] Register value set correctly: [ 40,  39,  120 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 40 c37 val 0x  7b
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 40 c37 val 0x  7b
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3ded9
[DEBUG] Initial written value. val 123
[DEBUG] read_val 123
[DEBUG] Register value set correctly: [ 40,  37,  123 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 40 c35 val 0x  90
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 40 c35 val 0x  90
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e431
[DEBUG] Initial written value. val 144
[DEBUG] read_val 144
[DEBUG] Register value set correctly: [ 40,  35,  144 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 40 c33 val 0x  85
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 40 c33 val 0x  85
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e14f
[DEBUG] Initial written value. val 133
[DEBUG] read_val 133
[DEBUG] Register value set correctly: [ 40,  33,  133 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 40 c31 val 0x  86
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 40 c31 val 0x  86
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e1a7
[DEBUG] Initial written value. val 134
[DEBUG] read_val 134
[DEBUG] Register value set correctly: [ 40,  31,  134 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 40 c29 val 0x  84
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 40 c29 val 0x  84
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e13b
[DEBUG] Initial written value. val 132
[DEBUG] read_val 132
[DEBUG] Register value set correctly: [ 40,  29,  132 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 40 c27 val 0x  92
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 40 c27 val 0x  92
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e497
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [ 40,  27,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 40 c25 val 0x  93
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 40 c25 val 0x  93
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e4e8
[DEBUG] Initial written value. val 147
[DEBUG] read_val 147
[DEBUG] Register value set correctly: [ 40,  25,  147 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 40 c23 val 0x  98
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 40 c23 val 0x  98
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e604
[DEBUG] Initial written value. val 152
[DEBUG] read_val 152
[DEBUG] Register value set correctly: [ 40,  23,  152 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 40 c21 val 0x  83
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 40 c21 val 0x  83
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e0da
[DEBUG] Initial written value. val 131
[DEBUG] read_val 131
[DEBUG] Register value set correctly: [ 40,  21,  131 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 40 c19 val 0x  96
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 40 c19 val 0x  96
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e5b2
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [ 40,  19,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 40 c17 val 0x  95
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 40 c17 val 0x  95
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e54c
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [ 40,  17,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 40 c15 val 0x  9a
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 40 c15 val 0x  9a
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e6a2
[DEBUG] Initial written value. val 154
[DEBUG] read_val 154
[DEBUG] Register value set correctly: [ 40,  15,  154 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 40 c13 val 0x  98
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 40 c13 val 0x  98
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e63e
[DEBUG] Initial written value. val 152
[DEBUG] read_val 152
[DEBUG] Register value set correctly: [ 40,  13,  152 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 40 c11 val 0x  96
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 40 c11 val 0x  96
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e595
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [ 40,  11,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 40 c 9 val 0x  a2
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 40 c 9 val 0x  a2
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e8a8
[DEBUG] Initial written value. val 162
[DEBUG] read_val 162
[DEBUG] Register value set correctly: [ 40,   9,  162 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 40 c 7 val 0x  9b
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 40 c 7 val 0x  9b
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e6c0
[DEBUG] Initial written value. val 155
[DEBUG] read_val 155
[DEBUG] Register value set correctly: [ 40,   7,  155 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 40 c 5 val 0x  98
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 40 c 5 val 0x  98
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e619
[DEBUG] Initial written value. val 152
[DEBUG] read_val 152
[DEBUG] Register value set correctly: [ 40,   5,  152 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 40 c 3 val 0x  a1
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 40 c 3 val 0x  a1
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e871
[DEBUG] Initial written value. val 161
[DEBUG] read_val 161
[DEBUG] Register value set correctly: [ 40,   3,  161 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 40 c 1 val 0x  a5
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 40 c 1 val 0x  a5
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e949
[DEBUG] Initial written value. val 165
[DEBUG] read_val 165
[DEBUG] Register value set correctly: [ 40,   1,  165 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 40 c67 val 0x  16
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 40 c67 val 0x  16
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3c5a1
[DEBUG] Initial written value. val 22
[DEBUG] read_val 22
[DEBUG] Register value set correctly: [ 40,  67,   22 ]
[DEBUG] Return val = 0x00a3c5aa
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 41 c61 val 0x  76
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 41 c61 val 0x  76
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3dd87
[DEBUG] Initial written value. val 118
[DEBUG] read_val 118
[DEBUG] Register value set correctly: [ 41,  61,  118 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 41 c59 val 0x  79
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 41 c59 val 0x  79
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3de58
[DEBUG] Initial written value. val 121
[DEBUG] read_val 121
[DEBUG] Register value set correctly: [ 41,  59,  121 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 41 c57 val 0x  6b
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 41 c57 val 0x  6b
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3daf6
[DEBUG] Initial written value. val 107
[DEBUG] read_val 107
[DEBUG] Register value set correctly: [ 41,  57,  107 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 41 c55 val 0x  72
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 41 c55 val 0x  72
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3dc8e
[DEBUG] Initial written value. val 114
[DEBUG] read_val 114
[DEBUG] Register value set correctly: [ 41,  55,  114 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 41 c53 val 0x  7c
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 41 c53 val 0x  7c
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3df25
[DEBUG] Initial written value. val 124
[DEBUG] read_val 124
[DEBUG] Register value set correctly: [ 41,  53,  124 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 41 c51 val 0x  76
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 41 c51 val 0x  76
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3ddbd
[DEBUG] Initial written value. val 118
[DEBUG] read_val 118
[DEBUG] Register value set correctly: [ 41,  51,  118 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 41 c49 val 0x  7d
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 41 c49 val 0x  7d
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3df51
[DEBUG] Initial written value. val 125
[DEBUG] read_val 125
[DEBUG] Register value set correctly: [ 41,  49,  125 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 41 c47 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 41 c47 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [ 41,  47,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 41 c45 val 0x  73
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 41 c45 val 0x  73
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3dcc0
[DEBUG] Initial written value. val 115
[DEBUG] read_val 115
[DEBUG] Register value set correctly: [ 41,  45,  115 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 41 c43 val 0x  7a
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 41 c43 val 0x  7a
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3de9c
[DEBUG] Initial written value. val 122
[DEBUG] read_val 122
[DEBUG] Register value set correctly: [ 41,  43,  122 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 41 c41 val 0x  7c
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 41 c41 val 0x  7c
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3df33
[DEBUG] Initial written value. val 124
[DEBUG] read_val 124
[DEBUG] Register value set correctly: [ 41,  41,  124 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 41 c39 val 0x  7b
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 41 c39 val 0x  7b
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3decf
[DEBUG] Initial written value. val 123
[DEBUG] read_val 123
[DEBUG] Register value set correctly: [ 41,  39,  123 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 41 c37 val 0x  84
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 41 c37 val 0x  84
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e126
[DEBUG] Initial written value. val 132
[DEBUG] read_val 132
[DEBUG] Register value set correctly: [ 41,  37,  132 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 41 c35 val 0x  82
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 41 c35 val 0x  82
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e0b8
[DEBUG] Initial written value. val 130
[DEBUG] read_val 130
[DEBUG] Register value set correctly: [ 41,  35,  130 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 41 c33 val 0x  92
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 41 c33 val 0x  92
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e497
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [ 41,  33,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 41 c31 val 0x  81
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 41 c31 val 0x  81
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e06a
[DEBUG] Initial written value. val 129
[DEBUG] read_val 129
[DEBUG] Register value set correctly: [ 41,  31,  129 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 41 c29 val 0x  8a
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 41 c29 val 0x  8a
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e286
[DEBUG] Initial written value. val 138
[DEBUG] read_val 138
[DEBUG] Register value set correctly: [ 41,  29,  138 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 41 c27 val 0x  84
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 41 c27 val 0x  84
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e11c
[DEBUG] Initial written value. val 132
[DEBUG] read_val 132
[DEBUG] Register value set correctly: [ 41,  27,  132 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 41 c25 val 0x  88
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 41 c25 val 0x  88
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e236
[DEBUG] Initial written value. val 136
[DEBUG] read_val 136
[DEBUG] Register value set correctly: [ 41,  25,  136 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 41 c23 val 0x  90
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 41 c23 val 0x  90
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e40b
[DEBUG] Initial written value. val 144
[DEBUG] read_val 144
[DEBUG] Register value set correctly: [ 41,  23,  144 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 41 c21 val 0x  9b
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 41 c21 val 0x  9b
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e6e7
[DEBUG] Initial written value. val 155
[DEBUG] read_val 155
[DEBUG] Register value set correctly: [ 41,  21,  155 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 41 c19 val 0x  91
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 41 c19 val 0x  91
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e47f
[DEBUG] Initial written value. val 145
[DEBUG] read_val 145
[DEBUG] Register value set correctly: [ 41,  19,  145 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 41 c17 val 0x  9a
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 41 c17 val 0x  9a
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e693
[DEBUG] Initial written value. val 154
[DEBUG] read_val 154
[DEBUG] Register value set correctly: [ 41,  17,  154 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 41 c15 val 0x  9c
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 41 c15 val 0x  9c
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e72a
[DEBUG] Initial written value. val 156
[DEBUG] read_val 156
[DEBUG] Register value set correctly: [ 41,  15,  156 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 41 c13 val 0x  97
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 41 c13 val 0x  97
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e5c6
[DEBUG] Initial written value. val 151
[DEBUG] read_val 151
[DEBUG] Register value set correctly: [ 41,  13,  151 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 41 c11 val 0x  98
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 41 c11 val 0x  98
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e619
[DEBUG] Initial written value. val 152
[DEBUG] read_val 152
[DEBUG] Register value set correctly: [ 41,  11,  152 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 41 c 9 val 0x  89
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 41 c 9 val 0x  89
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e273
[DEBUG] Initial written value. val 137
[DEBUG] read_val 137
[DEBUG] Register value set correctly: [ 41,   9,  137 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 41 c 7 val 0x  92
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 41 c 7 val 0x  92
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e48a
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [ 41,   7,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 41 c 5 val 0x  94
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 41 c 5 val 0x  94
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e525
[DEBUG] Initial written value. val 148
[DEBUG] read_val 148
[DEBUG] Register value set correctly: [ 41,   5,  148 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 41 c 3 val 0x  9b
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 41 c 3 val 0x  9b
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e6fa
[DEBUG] Initial written value. val 155
[DEBUG] read_val 155
[DEBUG] Register value set correctly: [ 41,   3,  155 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 41 c 1 val 0x  a2
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 41 c 1 val 0x  a2
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e892
[DEBUG] Initial written value. val 162
[DEBUG] read_val 162
[DEBUG] Register value set correctly: [ 41,   1,  162 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 41 c67 val 0x  15
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 41 c67 val 0x  15
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3c56e
[DEBUG] Initial written value. val 21
[DEBUG] read_val 21
[DEBUG] Register value set correctly: [ 41,  67,   21 ]
[DEBUG] Return val = 0x00a3c573
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 42 c61 val 0x  75
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 42 c61 val 0x  75
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3dd48
[DEBUG] Initial written value. val 117
[DEBUG] read_val 117
[DEBUG] Register value set correctly: [ 42,  61,  117 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 42 c59 val 0x  72
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 42 c59 val 0x  72
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3dca2
[DEBUG] Initial written value. val 114
[DEBUG] read_val 114
[DEBUG] Register value set correctly: [ 42,  59,  114 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 42 c57 val 0x  74
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 42 c57 val 0x  74
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3dd3c
[DEBUG] Initial written value. val 116
[DEBUG] read_val 116
[DEBUG] Register value set correctly: [ 42,  57,  116 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 42 c55 val 0x  77
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 42 c55 val 0x  77
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3ddd4
[DEBUG] Initial written value. val 119
[DEBUG] read_val 119
[DEBUG] Register value set correctly: [ 42,  55,  119 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 42 c53 val 0x  79
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 42 c53 val 0x  79
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3de69
[DEBUG] Initial written value. val 121
[DEBUG] read_val 121
[DEBUG] Register value set correctly: [ 42,  53,  121 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 42 c51 val 0x  7d
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 42 c51 val 0x  7d
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3df47
[DEBUG] Initial written value. val 125
[DEBUG] read_val 125
[DEBUG] Register value set correctly: [ 42,  51,  125 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 42 c49 val 0x  7a
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 42 c49 val 0x  7a
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3de9c
[DEBUG] Initial written value. val 122
[DEBUG] read_val 122
[DEBUG] Register value set correctly: [ 42,  49,  122 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 42 c47 val 0x  7e
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 42 c47 val 0x  7e
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3dfb2
[DEBUG] Initial written value. val 126
[DEBUG] read_val 126
[DEBUG] Register value set correctly: [ 42,  47,  126 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 42 c45 val 0x  7a
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 42 c45 val 0x  7a
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3de8a
[DEBUG] Initial written value. val 122
[DEBUG] read_val 122
[DEBUG] Register value set correctly: [ 42,  45,  122 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 42 c43 val 0x  77
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 42 c43 val 0x  77
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3dde5
[DEBUG] Initial written value. val 119
[DEBUG] read_val 119
[DEBUG] Register value set correctly: [ 42,  43,  119 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 42 c41 val 0x  88
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 42 c41 val 0x  88
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e23d
[DEBUG] Initial written value. val 136
[DEBUG] read_val 136
[DEBUG] Register value set correctly: [ 42,  41,  136 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 42 c39 val 0x  85
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 42 c39 val 0x  85
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e152
[DEBUG] Initial written value. val 133
[DEBUG] read_val 133
[DEBUG] Register value set correctly: [ 42,  39,  133 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 42 c37 val 0x  7d
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 42 c37 val 0x  7d
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3df6b
[DEBUG] Initial written value. val 125
[DEBUG] read_val 125
[DEBUG] Register value set correctly: [ 42,  37,  125 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 42 c35 val 0x  7b
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 42 c35 val 0x  7b
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3dec4
[DEBUG] Initial written value. val 123
[DEBUG] read_val 123
[DEBUG] Register value set correctly: [ 42,  35,  123 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 42 c33 val 0x  8a
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 42 c33 val 0x  8a
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e29b
[DEBUG] Initial written value. val 138
[DEBUG] read_val 138
[DEBUG] Register value set correctly: [ 42,  33,  138 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 42 c31 val 0x  85
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 42 c31 val 0x  85
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e175
[DEBUG] Initial written value. val 133
[DEBUG] read_val 133
[DEBUG] Register value set correctly: [ 42,  31,  133 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 42 c29 val 0x  88
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 42 c29 val 0x  88
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e20c
[DEBUG] Initial written value. val 136
[DEBUG] read_val 136
[DEBUG] Register value set correctly: [ 42,  29,  136 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 42 c27 val 0x  93
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 42 c27 val 0x  93
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e4e3
[DEBUG] Initial written value. val 147
[DEBUG] read_val 147
[DEBUG] Register value set correctly: [ 42,  27,  147 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 42 c25 val 0x  8a
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 42 c25 val 0x  8a
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e2bc
[DEBUG] Initial written value. val 138
[DEBUG] read_val 138
[DEBUG] Register value set correctly: [ 42,  25,  138 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 42 c23 val 0x  93
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 42 c23 val 0x  93
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e4d2
[DEBUG] Initial written value. val 147
[DEBUG] read_val 147
[DEBUG] Register value set correctly: [ 42,  23,  147 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 42 c21 val 0x  91
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 42 c21 val 0x  91
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e469
[DEBUG] Initial written value. val 145
[DEBUG] read_val 145
[DEBUG] Register value set correctly: [ 42,  21,  145 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 42 c19 val 0x  8c
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 42 c19 val 0x  8c
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e305
[DEBUG] Initial written value. val 140
[DEBUG] read_val 140
[DEBUG] Register value set correctly: [ 42,  19,  140 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 42 c17 val 0x  8b
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 42 c17 val 0x  8b
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e2de
[DEBUG] Initial written value. val 139
[DEBUG] read_val 139
[DEBUG] Register value set correctly: [ 42,  17,  139 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 42 c15 val 0x  96
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 42 c15 val 0x  96
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e5b2
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [ 42,  15,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 42 c13 val 0x  96
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 42 c13 val 0x  96
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e588
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [ 42,  13,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 42 c11 val 0x  92
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 42 c11 val 0x  92
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e4a6
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [ 42,  11,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 42 c 9 val 0x  93
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 42 c 9 val 0x  93
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e4fe
[DEBUG] Initial written value. val 147
[DEBUG] read_val 147
[DEBUG] Register value set correctly: [ 42,   9,  147 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 42 c 7 val 0x  94
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 42 c 7 val 0x  94
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e514
[DEBUG] Initial written value. val 148
[DEBUG] read_val 148
[DEBUG] Register value set correctly: [ 42,   7,  148 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 42 c 5 val 0x  95
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 42 c 5 val 0x  95
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e56b
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [ 42,   5,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 42 c 3 val 0x  96
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 42 c 3 val 0x  96
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e583
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [ 42,   3,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 42 c 1 val 0x  a8
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 42 c 1 val 0x  a8
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3ea1c
[DEBUG] Initial written value. val 168
[DEBUG] read_val 168
[DEBUG] Register value set correctly: [ 42,   1,  168 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 42 c67 val 0x  22
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 42 c67 val 0x  22
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3c8b0
[DEBUG] Initial written value. val 34
[DEBUG] read_val 34
[DEBUG] Register value set correctly: [ 42,  67,   34 ]
[DEBUG] Return val = 0x00a3c8bb
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 43 c61 val 0x  7a
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 43 c61 val 0x  7a
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3de97
[DEBUG] Initial written value. val 122
[DEBUG] read_val 122
[DEBUG] Register value set correctly: [ 43,  61,  122 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 43 c59 val 0x  73
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 43 c59 val 0x  73
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3dcec
[DEBUG] Initial written value. val 115
[DEBUG] read_val 115
[DEBUG] Register value set correctly: [ 43,  59,  115 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 43 c57 val 0x  7a
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 43 c57 val 0x  7a
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3de81
[DEBUG] Initial written value. val 122
[DEBUG] read_val 122
[DEBUG] Register value set correctly: [ 43,  57,  122 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 43 c55 val 0x  76
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 43 c55 val 0x  76
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3dd9a
[DEBUG] Initial written value. val 118
[DEBUG] read_val 118
[DEBUG] Register value set correctly: [ 43,  55,  118 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 43 c53 val 0x  72
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 43 c53 val 0x  72
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3dcb4
[DEBUG] Initial written value. val 114
[DEBUG] read_val 114
[DEBUG] Register value set correctly: [ 43,  53,  114 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 43 c51 val 0x  81
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 43 c51 val 0x  81
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e04d
[DEBUG] Initial written value. val 129
[DEBUG] read_val 129
[DEBUG] Register value set correctly: [ 43,  51,  129 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 43 c49 val 0x  7a
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 43 c49 val 0x  7a
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3dea6
[DEBUG] Initial written value. val 122
[DEBUG] read_val 122
[DEBUG] Register value set correctly: [ 43,  49,  122 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 43 c47 val 0x  7d
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 43 c47 val 0x  7d
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3df7d
[DEBUG] Initial written value. val 125
[DEBUG] read_val 125
[DEBUG] Register value set correctly: [ 43,  47,  125 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 43 c45 val 0x  7a
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 43 c45 val 0x  7a
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3de97
[DEBUG] Initial written value. val 122
[DEBUG] read_val 122
[DEBUG] Register value set correctly: [ 43,  45,  122 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 43 c43 val 0x  82
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 43 c43 val 0x  82
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e0ae
[DEBUG] Initial written value. val 130
[DEBUG] read_val 130
[DEBUG] Register value set correctly: [ 43,  43,  130 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 43 c41 val 0x  82
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 43 c41 val 0x  82
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e082
[DEBUG] Initial written value. val 130
[DEBUG] read_val 130
[DEBUG] Register value set correctly: [ 43,  41,  130 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 43 c39 val 0x  83
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 43 c39 val 0x  83
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e0da
[DEBUG] Initial written value. val 131
[DEBUG] read_val 131
[DEBUG] Register value set correctly: [ 43,  39,  131 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 43 c37 val 0x  89
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 43 c37 val 0x  89
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e273
[DEBUG] Initial written value. val 137
[DEBUG] read_val 137
[DEBUG] Register value set correctly: [ 43,  37,  137 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 43 c35 val 0x  8b
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 43 c35 val 0x  8b
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e2c8
[DEBUG] Initial written value. val 139
[DEBUG] read_val 139
[DEBUG] Register value set correctly: [ 43,  35,  139 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 43 c33 val 0x  7a
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 43 c33 val 0x  7a
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3dea6
[DEBUG] Initial written value. val 122
[DEBUG] read_val 122
[DEBUG] Register value set correctly: [ 43,  33,  122 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 43 c31 val 0x  91
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 43 c31 val 0x  91
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e47f
[DEBUG] Initial written value. val 145
[DEBUG] read_val 145
[DEBUG] Register value set correctly: [ 43,  31,  145 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 43 c29 val 0x  88
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 43 c29 val 0x  88
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e211
[DEBUG] Initial written value. val 136
[DEBUG] read_val 136
[DEBUG] Register value set correctly: [ 43,  29,  136 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 43 c27 val 0x  85
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 43 c27 val 0x  85
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e168
[DEBUG] Initial written value. val 133
[DEBUG] read_val 133
[DEBUG] Register value set correctly: [ 43,  27,  133 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 43 c25 val 0x  86
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 43 c25 val 0x  86
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e180
[DEBUG] Initial written value. val 134
[DEBUG] read_val 134
[DEBUG] Register value set correctly: [ 43,  25,  134 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 43 c23 val 0x  8b
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 43 c23 val 0x  8b
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e2de
[DEBUG] Initial written value. val 139
[DEBUG] read_val 139
[DEBUG] Register value set correctly: [ 43,  23,  139 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 43 c21 val 0x  92
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 43 c21 val 0x  92
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e4b0
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [ 43,  21,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 43 c19 val 0x  88
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 43 c19 val 0x  88
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e20c
[DEBUG] Initial written value. val 136
[DEBUG] read_val 136
[DEBUG] Register value set correctly: [ 43,  19,  136 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 43 c17 val 0x  94
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 43 c17 val 0x  94
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e525
[DEBUG] Initial written value. val 148
[DEBUG] read_val 148
[DEBUG] Register value set correctly: [ 43,  17,  148 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 43 c15 val 0x  92
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 43 c15 val 0x  92
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e4bb
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [ 43,  15,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 43 c13 val 0x  97
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 43 c13 val 0x  97
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e5d0
[DEBUG] Initial written value. val 151
[DEBUG] read_val 151
[DEBUG] Register value set correctly: [ 43,  13,  151 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 43 c11 val 0x  96
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 43 c11 val 0x  96
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e5af
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [ 43,  11,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 43 c 9 val 0x  a1
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 43 c 9 val 0x  a1
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e840
[DEBUG] Initial written value. val 161
[DEBUG] read_val 161
[DEBUG] Register value set correctly: [ 43,   9,  161 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 43 c 7 val 0x  a6
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 43 c 7 val 0x  a6
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e99b
[DEBUG] Initial written value. val 166
[DEBUG] read_val 166
[DEBUG] Register value set correctly: [ 43,   7,  166 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 43 c 5 val 0x  9a
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 43 c 5 val 0x  9a
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e6b4
[DEBUG] Initial written value. val 154
[DEBUG] read_val 154
[DEBUG] Register value set correctly: [ 43,   5,  154 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 43 c 3 val 0x  a3
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 43 c 3 val 0x  a3
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e8ca
[DEBUG] Initial written value. val 163
[DEBUG] read_val 163
[DEBUG] Register value set correctly: [ 43,   3,  163 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 43 c 1 val 0x  a5
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 43 c 1 val 0x  a5
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e965
[DEBUG] Initial written value. val 165
[DEBUG] read_val 165
[DEBUG] Register value set correctly: [ 43,   1,  165 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 43 c67 val 0x  19
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 43 c67 val 0x  19
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c67e
[DEBUG] Initial written value. val 25
[DEBUG] read_val 25
[DEBUG] Register value set correctly: [ 43,  67,   25 ]
[DEBUG] Return val = 0x00a3c644
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 44 c61 val 0x  79
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 44 c61 val 0x  79
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3de58
[DEBUG] Initial written value. val 121
[DEBUG] read_val 121
[DEBUG] Register value set correctly: [ 44,  61,  121 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 44 c59 val 0x  74
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 44 c59 val 0x  74
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3dd37
[DEBUG] Initial written value. val 116
[DEBUG] read_val 116
[DEBUG] Register value set correctly: [ 44,  59,  116 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 44 c57 val 0x  73
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 44 c57 val 0x  73
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3dccb
[DEBUG] Initial written value. val 115
[DEBUG] read_val 115
[DEBUG] Register value set correctly: [ 44,  57,  115 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 44 c55 val 0x  7c
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 44 c55 val 0x  7c
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3df25
[DEBUG] Initial written value. val 124
[DEBUG] read_val 124
[DEBUG] Register value set correctly: [ 44,  55,  124 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 44 c53 val 0x  69
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 44 c53 val 0x  69
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3da7c
[DEBUG] Initial written value. val 105
[DEBUG] read_val 105
[DEBUG] Register value set correctly: [ 44,  53,  105 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 44 c51 val 0x  73
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 44 c51 val 0x  73
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3dcd6
[DEBUG] Initial written value. val 115
[DEBUG] read_val 115
[DEBUG] Register value set correctly: [ 44,  51,  115 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 44 c49 val 0x  83
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 44 c49 val 0x  83
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e0eb
[DEBUG] Initial written value. val 131
[DEBUG] read_val 131
[DEBUG] Register value set correctly: [ 44,  49,  131 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 44 c47 val 0x  82
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 44 c47 val 0x  82
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e082
[DEBUG] Initial written value. val 130
[DEBUG] read_val 130
[DEBUG] Register value set correctly: [ 44,  47,  130 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 44 c45 val 0x  7c
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 44 c45 val 0x  7c
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3df1f
[DEBUG] Initial written value. val 124
[DEBUG] read_val 124
[DEBUG] Register value set correctly: [ 44,  45,  124 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 44 c43 val 0x  83
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 44 c43 val 0x  83
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e0f6
[DEBUG] Initial written value. val 131
[DEBUG] read_val 131
[DEBUG] Register value set correctly: [ 44,  43,  131 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 44 c41 val 0x  7e
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 44 c41 val 0x  7e
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3df88
[DEBUG] Initial written value. val 126
[DEBUG] read_val 126
[DEBUG] Register value set correctly: [ 44,  41,  126 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 44 c39 val 0x  7c
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 44 c39 val 0x  7c
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3df25
[DEBUG] Initial written value. val 124
[DEBUG] read_val 124
[DEBUG] Register value set correctly: [ 44,  39,  124 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 44 c37 val 0x  89
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 44 c37 val 0x  89
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e278
[DEBUG] Initial written value. val 137
[DEBUG] read_val 137
[DEBUG] Register value set correctly: [ 44,  37,  137 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 44 c35 val 0x  82
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 44 c35 val 0x  82
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e094
[DEBUG] Initial written value. val 130
[DEBUG] read_val 130
[DEBUG] Register value set correctly: [ 44,  35,  130 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 44 c33 val 0x  85
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 44 c33 val 0x  85
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e168
[DEBUG] Initial written value. val 133
[DEBUG] read_val 133
[DEBUG] Register value set correctly: [ 44,  33,  133 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 44 c31 val 0x  87
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 44 c31 val 0x  87
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e1c5
[DEBUG] Initial written value. val 135
[DEBUG] read_val 135
[DEBUG] Register value set correctly: [ 44,  31,  135 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 44 c29 val 0x  82
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 44 c29 val 0x  82
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e09f
[DEBUG] Initial written value. val 130
[DEBUG] read_val 130
[DEBUG] Register value set correctly: [ 44,  29,  130 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 44 c27 val 0x  95
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 44 c27 val 0x  95
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e576
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [ 44,  27,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 44 c25 val 0x  90
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 44 c25 val 0x  90
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e40b
[DEBUG] Initial written value. val 144
[DEBUG] read_val 144
[DEBUG] Register value set correctly: [ 44,  25,  144 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 44 c23 val 0x  98
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 44 c23 val 0x  98
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e623
[DEBUG] Initial written value. val 152
[DEBUG] read_val 152
[DEBUG] Register value set correctly: [ 44,  23,  152 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 44 c21 val 0x  92
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 44 c21 val 0x  92
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e4bb
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [ 44,  21,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 44 c19 val 0x  99
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 44 c19 val 0x  99
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e657
[DEBUG] Initial written value. val 153
[DEBUG] read_val 153
[DEBUG] Register value set correctly: [ 44,  19,  153 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 44 c17 val 0x  95
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 44 c17 val 0x  95
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e56b
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [ 44,  17,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 44 c15 val 0x  89
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 44 c15 val 0x  89
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e242
[DEBUG] Initial written value. val 137
[DEBUG] read_val 137
[DEBUG] Register value set correctly: [ 44,  15,  137 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 44 c13 val 0x  9a
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 44 c13 val 0x  9a
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e698
[DEBUG] Initial written value. val 154
[DEBUG] read_val 154
[DEBUG] Register value set correctly: [ 44,  13,  154 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 44 c11 val 0x  9a
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 44 c11 val 0x  9a
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e6b4
[DEBUG] Initial written value. val 154
[DEBUG] read_val 154
[DEBUG] Register value set correctly: [ 44,  11,  154 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 44 c 9 val 0x  9a
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 44 c 9 val 0x  9a
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e68e
[DEBUG] Initial written value. val 154
[DEBUG] read_val 154
[DEBUG] Register value set correctly: [ 44,   9,  154 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 44 c 7 val 0x  9c
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 44 c 7 val 0x  9c
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e721
[DEBUG] Initial written value. val 156
[DEBUG] read_val 156
[DEBUG] Register value set correctly: [ 44,   7,  156 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 44 c 5 val 0x  a2
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 44 c 5 val 0x  a2
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e8be
[DEBUG] Initial written value. val 162
[DEBUG] read_val 162
[DEBUG] Register value set correctly: [ 44,   5,  162 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 44 c 3 val 0x  9d
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 44 c 3 val 0x  9d
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e755
[DEBUG] Initial written value. val 157
[DEBUG] read_val 157
[DEBUG] Register value set correctly: [ 44,   3,  157 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 44 c 1 val 0x  92
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 44 c 1 val 0x  92
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e4ad
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [ 44,   1,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 44 c67 val 0x  1d
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 44 c67 val 0x  1d
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3c746
[DEBUG] Initial written value. val 29
[DEBUG] read_val 29
[DEBUG] Register value set correctly: [ 44,  67,   29 ]
[DEBUG] Return val = 0x00a3c74d
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 45 c61 val 0x  6b
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 45 c61 val 0x  6b
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3dae0
[DEBUG] Initial written value. val 107
[DEBUG] read_val 107
[DEBUG] Register value set correctly: [ 45,  61,  107 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 45 c59 val 0x  77
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 45 c59 val 0x  77
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3ddf8
[DEBUG] Initial written value. val 119
[DEBUG] read_val 119
[DEBUG] Register value set correctly: [ 45,  59,  119 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 45 c57 val 0x  77
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 45 c57 val 0x  77
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3ddd4
[DEBUG] Initial written value. val 119
[DEBUG] read_val 119
[DEBUG] Register value set correctly: [ 45,  57,  119 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 45 c55 val 0x  76
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 45 c55 val 0x  76
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3ddab
[DEBUG] Initial written value. val 118
[DEBUG] read_val 118
[DEBUG] Register value set correctly: [ 45,  55,  118 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 45 c53 val 0x  77
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 45 c53 val 0x  77
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3ddc2
[DEBUG] Initial written value. val 119
[DEBUG] read_val 119
[DEBUG] Register value set correctly: [ 45,  53,  119 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 45 c51 val 0x  7a
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 45 c51 val 0x  7a
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3de9c
[DEBUG] Initial written value. val 122
[DEBUG] read_val 122
[DEBUG] Register value set correctly: [ 45,  51,  122 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 45 c49 val 0x  75
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 45 c49 val 0x  75
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3dd72
[DEBUG] Initial written value. val 117
[DEBUG] read_val 117
[DEBUG] Register value set correctly: [ 45,  49,  117 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 45 c47 val 0x  79
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 45 c47 val 0x  79
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3de4e
[DEBUG] Initial written value. val 121
[DEBUG] read_val 121
[DEBUG] Register value set correctly: [ 45,  47,  121 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 45 c45 val 0x  74
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 45 c45 val 0x  74
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3dd21
[DEBUG] Initial written value. val 116
[DEBUG] read_val 116
[DEBUG] Register value set correctly: [ 45,  45,  116 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 45 c43 val 0x  82
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 45 c43 val 0x  82
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e0b8
[DEBUG] Initial written value. val 130
[DEBUG] read_val 130
[DEBUG] Register value set correctly: [ 45,  43,  130 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 45 c41 val 0x  8b
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 45 c41 val 0x  8b
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e2d5
[DEBUG] Initial written value. val 139
[DEBUG] read_val 139
[DEBUG] Register value set correctly: [ 45,  41,  139 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 45 c39 val 0x  8b
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 45 c39 val 0x  8b
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e2ef
[DEBUG] Initial written value. val 139
[DEBUG] read_val 139
[DEBUG] Register value set correctly: [ 45,  39,  139 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 45 c37 val 0x  90
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 45 c37 val 0x  90
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e400
[DEBUG] Initial written value. val 144
[DEBUG] read_val 144
[DEBUG] Register value set correctly: [ 45,  37,  144 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 45 c35 val 0x  87
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 45 c35 val 0x  87
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e1d8
[DEBUG] Initial written value. val 135
[DEBUG] read_val 135
[DEBUG] Register value set correctly: [ 45,  35,  135 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 45 c33 val 0x  88
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 45 c33 val 0x  88
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e236
[DEBUG] Initial written value. val 136
[DEBUG] read_val 136
[DEBUG] Register value set correctly: [ 45,  33,  136 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 45 c31 val 0x  81
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 45 c31 val 0x  81
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e04d
[DEBUG] Initial written value. val 129
[DEBUG] read_val 129
[DEBUG] Register value set correctly: [ 45,  31,  129 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 45 c29 val 0x  8c
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 45 c29 val 0x  8c
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e322
[DEBUG] Initial written value. val 140
[DEBUG] read_val 140
[DEBUG] Register value set correctly: [ 45,  29,  140 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 45 c27 val 0x  9a
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 45 c27 val 0x  9a
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e6bf
[DEBUG] Initial written value. val 154
[DEBUG] read_val 154
[DEBUG] Register value set correctly: [ 45,  27,  154 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 45 c25 val 0x  91
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 45 c25 val 0x  91
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e453
[DEBUG] Initial written value. val 145
[DEBUG] read_val 145
[DEBUG] Register value set correctly: [ 45,  25,  145 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 45 c23 val 0x  91
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 45 c23 val 0x  91
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e469
[DEBUG] Initial written value. val 145
[DEBUG] read_val 145
[DEBUG] Register value set correctly: [ 45,  23,  145 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 45 c21 val 0x  a4
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 45 c21 val 0x  a4
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e907
[DEBUG] Initial written value. val 164
[DEBUG] read_val 164
[DEBUG] Register value set correctly: [ 45,  21,  164 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 45 c19 val 0x  90
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 45 c19 val 0x  90
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e41d
[DEBUG] Initial written value. val 144
[DEBUG] read_val 144
[DEBUG] Register value set correctly: [ 45,  19,  144 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 45 c17 val 0x  97
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 45 c17 val 0x  97
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e5f7
[DEBUG] Initial written value. val 151
[DEBUG] read_val 151
[DEBUG] Register value set correctly: [ 45,  17,  151 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 45 c15 val 0x  a0
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 45 c15 val 0x  a0
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e80e
[DEBUG] Initial written value. val 160
[DEBUG] read_val 160
[DEBUG] Register value set correctly: [ 45,  15,  160 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 45 c13 val 0x  8c
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 45 c13 val 0x  8c
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e322
[DEBUG] Initial written value. val 140
[DEBUG] read_val 140
[DEBUG] Register value set correctly: [ 45,  13,  140 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 45 c11 val 0x  92
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 45 c11 val 0x  92
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e4bb
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [ 45,  11,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 45 c 9 val 0x  98
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 45 c 9 val 0x  98
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e612
[DEBUG] Initial written value. val 152
[DEBUG] read_val 152
[DEBUG] Register value set correctly: [ 45,   9,  152 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 45 c 7 val 0x  95
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 45 c 7 val 0x  95
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e56b
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [ 45,   7,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 45 c 5 val 0x  9b
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 45 c 5 val 0x  9b
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e6c0
[DEBUG] Initial written value. val 155
[DEBUG] read_val 155
[DEBUG] Register value set correctly: [ 45,   5,  155 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 45 c 3 val 0x  99
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 45 c 3 val 0x  99
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e65c
[DEBUG] Initial written value. val 153
[DEBUG] read_val 153
[DEBUG] Register value set correctly: [ 45,   3,  153 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 45 c 1 val 0x  9c
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 45 c 1 val 0x  9c
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e737
[DEBUG] Initial written value. val 156
[DEBUG] read_val 156
[DEBUG] Register value set correctly: [ 45,   1,  156 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 45 c67 val 0x  1a
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 45 c67 val 0x  1a
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3c68b
[DEBUG] Initial written value. val 26
[DEBUG] read_val 26
[DEBUG] Register value set correctly: [ 45,  67,   26 ]
[DEBUG] Return val = 0x00a3c696
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 46 c61 val 0x  67
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 46 c61 val 0x  67
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3d9ed
[DEBUG] Initial written value. val 103
[DEBUG] read_val 103
[DEBUG] Register value set correctly: [ 46,  61,  103 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 46 c59 val 0x  76
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 46 c59 val 0x  76
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3dd87
[DEBUG] Initial written value. val 118
[DEBUG] read_val 118
[DEBUG] Register value set correctly: [ 46,  59,  118 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 46 c57 val 0x  75
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 46 c57 val 0x  75
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3dd5e
[DEBUG] Initial written value. val 117
[DEBUG] read_val 117
[DEBUG] Register value set correctly: [ 46,  57,  117 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 46 c55 val 0x  6b
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 46 c55 val 0x  6b
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3daf6
[DEBUG] Initial written value. val 107
[DEBUG] read_val 107
[DEBUG] Register value set correctly: [ 46,  55,  107 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 46 c53 val 0x  76
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 46 c53 val 0x  76
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3dd8c
[DEBUG] Initial written value. val 118
[DEBUG] read_val 118
[DEBUG] Register value set correctly: [ 46,  53,  118 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 46 c51 val 0x  7a
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 46 c51 val 0x  7a
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3dea6
[DEBUG] Initial written value. val 122
[DEBUG] read_val 122
[DEBUG] Register value set correctly: [ 46,  51,  122 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 46 c49 val 0x  79
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 46 c49 val 0x  79
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3de7f
[DEBUG] Initial written value. val 121
[DEBUG] read_val 121
[DEBUG] Register value set correctly: [ 46,  49,  121 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 46 c47 val 0x  6c
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 46 c47 val 0x  6c
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3db17
[DEBUG] Initial written value. val 108
[DEBUG] read_val 108
[DEBUG] Register value set correctly: [ 46,  47,  108 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 46 c45 val 0x  7d
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 46 c45 val 0x  7d
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3df6b
[DEBUG] Initial written value. val 125
[DEBUG] read_val 125
[DEBUG] Register value set correctly: [ 46,  45,  125 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 46 c43 val 0x  81
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 46 c43 val 0x  81
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e046
[DEBUG] Initial written value. val 129
[DEBUG] read_val 129
[DEBUG] Register value set correctly: [ 46,  43,  129 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 46 c41 val 0x  7e
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 46 c41 val 0x  7e
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3df9e
[DEBUG] Initial written value. val 126
[DEBUG] read_val 126
[DEBUG] Register value set correctly: [ 46,  41,  126 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 46 c39 val 0x  79
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 46 c39 val 0x  79
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3de74
[DEBUG] Initial written value. val 121
[DEBUG] read_val 121
[DEBUG] Register value set correctly: [ 46,  39,  121 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 46 c37 val 0x  82
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 46 c37 val 0x  82
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e089
[DEBUG] Initial written value. val 130
[DEBUG] read_val 130
[DEBUG] Register value set correctly: [ 46,  37,  130 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 46 c35 val 0x  88
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 46 c35 val 0x  88
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e220
[DEBUG] Initial written value. val 136
[DEBUG] read_val 136
[DEBUG] Register value set correctly: [ 46,  35,  136 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 46 c33 val 0x  7f
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 46 c33 val 0x  7f
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3dffc
[DEBUG] Initial written value. val 127
[DEBUG] read_val 127
[DEBUG] Register value set correctly: [ 46,  33,  127 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 46 c31 val 0x  89
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 46 c31 val 0x  89
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e254
[DEBUG] Initial written value. val 137
[DEBUG] read_val 137
[DEBUG] Register value set correctly: [ 46,  31,  137 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 46 c29 val 0x  81
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 46 c29 val 0x  81
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e06a
[DEBUG] Initial written value. val 129
[DEBUG] read_val 129
[DEBUG] Register value set correctly: [ 46,  29,  129 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 46 c27 val 0x  88
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 46 c27 val 0x  88
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e207
[DEBUG] Initial written value. val 136
[DEBUG] read_val 136
[DEBUG] Register value set correctly: [ 46,  27,  136 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 46 c25 val 0x  92
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 46 c25 val 0x  92
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e49c
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [ 46,  25,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 46 c23 val 0x  8b
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 46 c23 val 0x  8b
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e2f2
[DEBUG] Initial written value. val 139
[DEBUG] read_val 139
[DEBUG] Register value set correctly: [ 46,  23,  139 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 46 c21 val 0x  91
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 46 c21 val 0x  91
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e44e
[DEBUG] Initial written value. val 145
[DEBUG] read_val 145
[DEBUG] Register value set correctly: [ 46,  21,  145 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 46 c19 val 0x  9b
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 46 c19 val 0x  9b
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e6e7
[DEBUG] Initial written value. val 155
[DEBUG] read_val 155
[DEBUG] Register value set correctly: [ 46,  19,  155 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 46 c17 val 0x  90
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 46 c17 val 0x  90
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e43a
[DEBUG] Initial written value. val 144
[DEBUG] read_val 144
[DEBUG] Register value set correctly: [ 46,  17,  144 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 46 c15 val 0x  97
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 46 c15 val 0x  97
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e5d0
[DEBUG] Initial written value. val 151
[DEBUG] read_val 151
[DEBUG] Register value set correctly: [ 46,  15,  151 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 46 c13 val 0x  9b
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 46 c13 val 0x  9b
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e6ec
[DEBUG] Initial written value. val 155
[DEBUG] read_val 155
[DEBUG] Register value set correctly: [ 46,  13,  155 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 46 c11 val 0x  97
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 46 c11 val 0x  97
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e5c6
[DEBUG] Initial written value. val 151
[DEBUG] read_val 151
[DEBUG] Register value set correctly: [ 46,  11,  151 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 46 c 9 val 0x  a1
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 46 c 9 val 0x  a1
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e85d
[DEBUG] Initial written value. val 161
[DEBUG] read_val 161
[DEBUG] Register value set correctly: [ 46,   9,  161 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 46 c 7 val 0x  a0
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 46 c 7 val 0x  a0
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e834
[DEBUG] Initial written value. val 160
[DEBUG] read_val 160
[DEBUG] Register value set correctly: [ 46,   7,  160 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 46 c 5 val 0x  a2
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 46 c 5 val 0x  a2
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e88f
[DEBUG] Initial written value. val 162
[DEBUG] read_val 162
[DEBUG] Register value set correctly: [ 46,   5,  162 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 46 c 3 val 0x  99
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 46 c 3 val 0x  99
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e666
[DEBUG] Initial written value. val 153
[DEBUG] read_val 153
[DEBUG] Register value set correctly: [ 46,   3,  153 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 46 c 1 val 0x  98
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 46 c 1 val 0x  98
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e63e
[DEBUG] Initial written value. val 152
[DEBUG] read_val 152
[DEBUG] Register value set correctly: [ 46,   1,  152 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 46 c67 val 0x  10
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 46 c67 val 0x  10
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3c413
[DEBUG] Initial written value. val 16
[DEBUG] read_val 16
[DEBUG] Register value set correctly: [ 46,  67,   16 ]
[DEBUG] Return val = 0x00a3c418
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 47 c61 val 0x  78
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 47 c61 val 0x  78
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3de31
[DEBUG] Initial written value. val 120
[DEBUG] read_val 120
[DEBUG] Register value set correctly: [ 47,  61,  120 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 47 c59 val 0x  7b
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 47 c59 val 0x  7b
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3decf
[DEBUG] Initial written value. val 123
[DEBUG] read_val 123
[DEBUG] Register value set correctly: [ 47,  59,  123 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 47 c57 val 0x  70
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 47 c57 val 0x  70
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3dc23
[DEBUG] Initial written value. val 112
[DEBUG] read_val 112
[DEBUG] Register value set correctly: [ 47,  57,  112 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 47 c55 val 0x  7b
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 47 c55 val 0x  7b
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3defe
[DEBUG] Initial written value. val 123
[DEBUG] read_val 123
[DEBUG] Register value set correctly: [ 47,  55,  123 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 47 c53 val 0x  7b
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 47 c53 val 0x  7b
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3ded2
[DEBUG] Initial written value. val 123
[DEBUG] read_val 123
[DEBUG] Register value set correctly: [ 47,  53,  123 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 47 c51 val 0x  78
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 47 c51 val 0x  78
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3de2c
[DEBUG] Initial written value. val 120
[DEBUG] read_val 120
[DEBUG] Register value set correctly: [ 47,  51,  120 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 47 c49 val 0x  7c
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 47 c49 val 0x  7c
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3df02
[DEBUG] Initial written value. val 124
[DEBUG] read_val 124
[DEBUG] Register value set correctly: [ 47,  49,  124 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 47 c47 val 0x  82
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 47 c47 val 0x  82
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e09f
[DEBUG] Initial written value. val 130
[DEBUG] read_val 130
[DEBUG] Register value set correctly: [ 47,  47,  130 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 47 c45 val 0x  75
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 47 c45 val 0x  75
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3dd72
[DEBUG] Initial written value. val 117
[DEBUG] read_val 117
[DEBUG] Register value set correctly: [ 47,  45,  117 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 47 c43 val 0x  7e
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 47 c43 val 0x  7e
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3df88
[DEBUG] Initial written value. val 126
[DEBUG] read_val 126
[DEBUG] Register value set correctly: [ 47,  43,  126 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 47 c41 val 0x  8b
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 47 c41 val 0x  8b
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e2e4
[DEBUG] Initial written value. val 139
[DEBUG] read_val 139
[DEBUG] Register value set correctly: [ 47,  41,  139 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 47 c39 val 0x  88
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 47 c39 val 0x  88
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e23d
[DEBUG] Initial written value. val 136
[DEBUG] read_val 136
[DEBUG] Register value set correctly: [ 47,  39,  136 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 47 c37 val 0x  86
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 47 c37 val 0x  86
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e196
[DEBUG] Initial written value. val 134
[DEBUG] read_val 134
[DEBUG] Register value set correctly: [ 47,  37,  134 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 47 c35 val 0x  82
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 47 c35 val 0x  82
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e0ae
[DEBUG] Initial written value. val 130
[DEBUG] read_val 130
[DEBUG] Register value set correctly: [ 47,  35,  130 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 47 c33 val 0x  89
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 47 c33 val 0x  89
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e242
[DEBUG] Initial written value. val 137
[DEBUG] read_val 137
[DEBUG] Register value set correctly: [ 47,  33,  137 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 47 c31 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 47 c31 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [ 47,  31,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 47 c29 val 0x  92
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 47 c29 val 0x  92
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e4b0
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [ 47,  29,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 47 c27 val 0x  92
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 47 c27 val 0x  92
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e48a
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [ 47,  27,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 47 c25 val 0x  98
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 47 c25 val 0x  98
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e623
[DEBUG] Initial written value. val 152
[DEBUG] read_val 152
[DEBUG] Register value set correctly: [ 47,  25,  152 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 47 c23 val 0x  98
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 47 c23 val 0x  98
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e63e
[DEBUG] Initial written value. val 152
[DEBUG] read_val 152
[DEBUG] Register value set correctly: [ 47,  23,  152 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 47 c21 val 0x  87
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 47 c21 val 0x  87
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e1d3
[DEBUG] Initial written value. val 135
[DEBUG] read_val 135
[DEBUG] Register value set correctly: [ 47,  21,  135 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 47 c19 val 0x  95
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 47 c19 val 0x  95
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e56b
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [ 47,  19,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 47 c17 val 0x  86
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 47 c17 val 0x  86
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e180
[DEBUG] Initial written value. val 134
[DEBUG] read_val 134
[DEBUG] Register value set correctly: [ 47,  17,  134 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 47 c15 val 0x  93
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 47 c15 val 0x  93
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e4d9
[DEBUG] Initial written value. val 147
[DEBUG] read_val 147
[DEBUG] Register value set correctly: [ 47,  15,  147 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 47 c13 val 0x  90
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 47 c13 val 0x  90
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e431
[DEBUG] Initial written value. val 144
[DEBUG] read_val 144
[DEBUG] Register value set correctly: [ 47,  13,  144 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 47 c11 val 0x  95
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 47 c11 val 0x  95
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e54c
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [ 47,  11,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 47 c 9 val 0x  95
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 47 c 9 val 0x  95
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e560
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [ 47,   9,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 47 c 7 val 0x  9a
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 47 c 7 val 0x  9a
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e6bf
[DEBUG] Initial written value. val 154
[DEBUG] read_val 154
[DEBUG] Register value set correctly: [ 47,   7,  154 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 47 c 5 val 0x  a3
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 47 c 5 val 0x  a3
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e8d7
[DEBUG] Initial written value. val 163
[DEBUG] read_val 163
[DEBUG] Register value set correctly: [ 47,   5,  163 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 47 c 3 val 0x  9a
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 47 c 3 val 0x  9a
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e6a9
[DEBUG] Initial written value. val 154
[DEBUG] read_val 154
[DEBUG] Register value set correctly: [ 47,   3,  154 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 47 c 1 val 0x  98
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 47 c 1 val 0x  98
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e604
[DEBUG] Initial written value. val 152
[DEBUG] read_val 152
[DEBUG] Register value set correctly: [ 47,   1,  152 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 47 c67 val 0x  23
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 47 c67 val 0x  23
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3c8d9
[DEBUG] Initial written value. val 35
[DEBUG] read_val 35
[DEBUG] Register value set correctly: [ 47,  67,   35 ]
[DEBUG] Return val = 0x00a3c8e3
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 48 c61 val 0x  68
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 48 c61 val 0x  68
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3da39
[DEBUG] Initial written value. val 104
[DEBUG] read_val 104
[DEBUG] Register value set correctly: [ 48,  61,  104 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 48 c59 val 0x  7a
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 48 c59 val 0x  7a
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3de97
[DEBUG] Initial written value. val 122
[DEBUG] read_val 122
[DEBUG] Register value set correctly: [ 48,  59,  122 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 48 c57 val 0x  7a
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 48 c57 val 0x  7a
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3dead
[DEBUG] Initial written value. val 122
[DEBUG] read_val 122
[DEBUG] Register value set correctly: [ 48,  57,  122 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 48 c55 val 0x  81
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 48 c55 val 0x  81
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e046
[DEBUG] Initial written value. val 129
[DEBUG] read_val 129
[DEBUG] Register value set correctly: [ 48,  55,  129 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 48 c53 val 0x  76
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 48 c53 val 0x  76
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3dd9a
[DEBUG] Initial written value. val 118
[DEBUG] read_val 118
[DEBUG] Register value set correctly: [ 48,  53,  118 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 48 c51 val 0x  7b
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 48 c51 val 0x  7b
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3def5
[DEBUG] Initial written value. val 123
[DEBUG] read_val 123
[DEBUG] Register value set correctly: [ 48,  51,  123 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 48 c49 val 0x  6c
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 48 c49 val 0x  6c
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3db0a
[DEBUG] Initial written value. val 108
[DEBUG] read_val 108
[DEBUG] Register value set correctly: [ 48,  49,  108 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 48 c47 val 0x  7b
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 48 c47 val 0x  7b
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3dee3
[DEBUG] Initial written value. val 123
[DEBUG] read_val 123
[DEBUG] Register value set correctly: [ 48,  47,  123 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 48 c45 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 48 c45 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [ 48,  45,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 48 c43 val 0x  85
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 48 c43 val 0x  85
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e152
[DEBUG] Initial written value. val 133
[DEBUG] read_val 133
[DEBUG] Register value set correctly: [ 48,  43,  133 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 48 c41 val 0x  76
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 48 c41 val 0x  76
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3ddab
[DEBUG] Initial written value. val 118
[DEBUG] read_val 118
[DEBUG] Register value set correctly: [ 48,  41,  118 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 48 c39 val 0x  74
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 48 c39 val 0x  74
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3dd06
[DEBUG] Initial written value. val 116
[DEBUG] read_val 116
[DEBUG] Register value set correctly: [ 48,  39,  116 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 48 c37 val 0x  7e
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 48 c37 val 0x  7e
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3df9e
[DEBUG] Initial written value. val 126
[DEBUG] read_val 126
[DEBUG] Register value set correctly: [ 48,  37,  126 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 48 c35 val 0x  86
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 48 c35 val 0x  86
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e1b1
[DEBUG] Initial written value. val 134
[DEBUG] read_val 134
[DEBUG] Register value set correctly: [ 48,  35,  134 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 48 c33 val 0x  8b
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 48 c33 val 0x  8b
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e2c8
[DEBUG] Initial written value. val 139
[DEBUG] read_val 139
[DEBUG] Register value set correctly: [ 48,  33,  139 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 48 c31 val 0x  90
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 48 c31 val 0x  90
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e427
[DEBUG] Initial written value. val 144
[DEBUG] read_val 144
[DEBUG] Register value set correctly: [ 48,  31,  144 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 48 c29 val 0x  86
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 48 c29 val 0x  86
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e1ba
[DEBUG] Initial written value. val 134
[DEBUG] read_val 134
[DEBUG] Register value set correctly: [ 48,  29,  134 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 48 c27 val 0x  89
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 48 c27 val 0x  89
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e254
[DEBUG] Initial written value. val 137
[DEBUG] read_val 137
[DEBUG] Register value set correctly: [ 48,  27,  137 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 48 c25 val 0x  88
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 48 c25 val 0x  88
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e22b
[DEBUG] Initial written value. val 136
[DEBUG] read_val 136
[DEBUG] Register value set correctly: [ 48,  25,  136 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 48 c23 val 0x  93
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 48 c23 val 0x  93
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e4c4
[DEBUG] Initial written value. val 147
[DEBUG] read_val 147
[DEBUG] Register value set correctly: [ 48,  23,  147 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 48 c21 val 0x  90
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 48 c21 val 0x  90
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e41d
[DEBUG] Initial written value. val 144
[DEBUG] read_val 144
[DEBUG] Register value set correctly: [ 48,  21,  144 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 48 c19 val 0x  89
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 48 c19 val 0x  89
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e273
[DEBUG] Initial written value. val 137
[DEBUG] read_val 137
[DEBUG] Register value set correctly: [ 48,  19,  137 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 48 c17 val 0x  9c
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 48 c17 val 0x  9c
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e70d
[DEBUG] Initial written value. val 156
[DEBUG] read_val 156
[DEBUG] Register value set correctly: [ 48,  17,  156 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 48 c15 val 0x  9b
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 48 c15 val 0x  9b
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e6e7
[DEBUG] Initial written value. val 155
[DEBUG] read_val 155
[DEBUG] Register value set correctly: [ 48,  15,  155 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 48 c13 val 0x  9b
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 48 c13 val 0x  9b
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e6fa
[DEBUG] Initial written value. val 155
[DEBUG] read_val 155
[DEBUG] Register value set correctly: [ 48,  13,  155 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 48 c11 val 0x  9b
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 48 c11 val 0x  9b
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e6d6
[DEBUG] Initial written value. val 155
[DEBUG] read_val 155
[DEBUG] Register value set correctly: [ 48,  11,  155 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 48 c 9 val 0x  87
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 48 c 9 val 0x  87
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e1e9
[DEBUG] Initial written value. val 135
[DEBUG] read_val 135
[DEBUG] Register value set correctly: [ 48,   9,  135 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 48 c 7 val 0x  96
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 48 c 7 val 0x  96
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e583
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [ 48,   7,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 48 c 5 val 0x  97
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 48 c 5 val 0x  97
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e5db
[DEBUG] Initial written value. val 151
[DEBUG] read_val 151
[DEBUG] Register value set correctly: [ 48,   5,  151 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 48 c 3 val 0x  97
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 48 c 3 val 0x  97
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e5f7
[DEBUG] Initial written value. val 151
[DEBUG] read_val 151
[DEBUG] Register value set correctly: [ 48,   3,  151 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 48 c 1 val 0x  a9
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 48 c 1 val 0x  a9
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3ea4f
[DEBUG] Initial written value. val 169
[DEBUG] read_val 169
[DEBUG] Register value set correctly: [ 48,   1,  169 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 48 c67 val 0x  19
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 48 c67 val 0x  19
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3c663
[DEBUG] Initial written value. val 25
[DEBUG] read_val 25
[DEBUG] Register value set correctly: [ 48,  67,   25 ]
[DEBUG] Return val = 0x00a3c668
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 49 c61 val 0x  73
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 49 c61 val 0x  73
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3dcc0
[DEBUG] Initial written value. val 115
[DEBUG] read_val 115
[DEBUG] Register value set correctly: [ 49,  61,  115 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 49 c59 val 0x  79
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 49 c59 val 0x  79
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3de58
[DEBUG] Initial written value. val 121
[DEBUG] read_val 121
[DEBUG] Register value set correctly: [ 49,  59,  121 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 49 c57 val 0x  74
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 49 c57 val 0x  74
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3dd37
[DEBUG] Initial written value. val 116
[DEBUG] read_val 116
[DEBUG] Register value set correctly: [ 49,  57,  116 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 49 c55 val 0x  74
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 49 c55 val 0x  74
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3dd0d
[DEBUG] Initial written value. val 116
[DEBUG] read_val 116
[DEBUG] Register value set correctly: [ 49,  55,  116 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 49 c53 val 0x  6c
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 49 c53 val 0x  6c
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3db26
[DEBUG] Initial written value. val 108
[DEBUG] read_val 108
[DEBUG] Register value set correctly: [ 49,  53,  108 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 49 c51 val 0x  75
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 49 c51 val 0x  75
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3dd79
[DEBUG] Initial written value. val 117
[DEBUG] read_val 117
[DEBUG] Register value set correctly: [ 49,  51,  117 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 49 c49 val 0x  80
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 49 c49 val 0x  80
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e015
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [ 49,  49,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 49 c47 val 0x  88
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 49 c47 val 0x  88
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e22b
[DEBUG] Initial written value. val 136
[DEBUG] read_val 136
[DEBUG] Register value set correctly: [ 49,  47,  136 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 49 c45 val 0x  87
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 49 c45 val 0x  87
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e1c5
[DEBUG] Initial written value. val 135
[DEBUG] read_val 135
[DEBUG] Register value set correctly: [ 49,  45,  135 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 49 c43 val 0x  85
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 49 c43 val 0x  85
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e159
[DEBUG] Initial written value. val 133
[DEBUG] read_val 133
[DEBUG] Register value set correctly: [ 49,  43,  133 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 49 c41 val 0x  86
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 49 c41 val 0x  86
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e1b1
[DEBUG] Initial written value. val 134
[DEBUG] read_val 134
[DEBUG] Register value set correctly: [ 49,  41,  134 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 49 c39 val 0x  89
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 49 c39 val 0x  89
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e249
[DEBUG] Initial written value. val 137
[DEBUG] read_val 137
[DEBUG] Register value set correctly: [ 49,  39,  137 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 49 c37 val 0x  85
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 49 c37 val 0x  85
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e163
[DEBUG] Initial written value. val 133
[DEBUG] read_val 133
[DEBUG] Register value set correctly: [ 49,  37,  133 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 49 c35 val 0x  85
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 49 c35 val 0x  85
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e17e
[DEBUG] Initial written value. val 133
[DEBUG] read_val 133
[DEBUG] Register value set correctly: [ 49,  35,  133 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 49 c33 val 0x  83
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 49 c33 val 0x  83
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e0d1
[DEBUG] Initial written value. val 131
[DEBUG] read_val 131
[DEBUG] Register value set correctly: [ 49,  33,  131 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 49 c31 val 0x  8a
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 49 c31 val 0x  8a
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e2aa
[DEBUG] Initial written value. val 138
[DEBUG] read_val 138
[DEBUG] Register value set correctly: [ 49,  31,  138 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 49 c29 val 0x  93
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 49 c29 val 0x  93
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e4c4
[DEBUG] Initial written value. val 147
[DEBUG] read_val 147
[DEBUG] Register value set correctly: [ 49,  29,  147 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 49 c27 val 0x  8a
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 49 c27 val 0x  8a
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e29b
[DEBUG] Initial written value. val 138
[DEBUG] read_val 138
[DEBUG] Register value set correctly: [ 49,  27,  138 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 49 c25 val 0x  92
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 49 c25 val 0x  92
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e4b0
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [ 49,  25,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 49 c23 val 0x  97
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 49 c23 val 0x  97
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e5cd
[DEBUG] Initial written value. val 151
[DEBUG] read_val 151
[DEBUG] Register value set correctly: [ 49,  23,  151 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 49 c21 val 0x  91
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 49 c21 val 0x  91
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e462
[DEBUG] Initial written value. val 145
[DEBUG] read_val 145
[DEBUG] Register value set correctly: [ 49,  21,  145 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 49 c19 val 0x  98
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 49 c19 val 0x  98
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e63e
[DEBUG] Initial written value. val 152
[DEBUG] read_val 152
[DEBUG] Register value set correctly: [ 49,  19,  152 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 49 c17 val 0x  91
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 49 c17 val 0x  91
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e453
[DEBUG] Initial written value. val 145
[DEBUG] read_val 145
[DEBUG] Register value set correctly: [ 49,  17,  145 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 49 c15 val 0x  97
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 49 c15 val 0x  97
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e5ea
[DEBUG] Initial written value. val 151
[DEBUG] read_val 151
[DEBUG] Register value set correctly: [ 49,  15,  151 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 49 c13 val 0x  9d
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 49 c13 val 0x  9d
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e743
[DEBUG] Initial written value. val 157
[DEBUG] read_val 157
[DEBUG] Register value set correctly: [ 49,  13,  157 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 49 c11 val 0x  a2
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 49 c11 val 0x  a2
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e899
[DEBUG] Initial written value. val 162
[DEBUG] read_val 162
[DEBUG] Register value set correctly: [ 49,  11,  162 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 49 c 9 val 0x  a8
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 49 c 9 val 0x  a8
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3ea30
[DEBUG] Initial written value. val 168
[DEBUG] read_val 168
[DEBUG] Register value set correctly: [ 49,   9,  168 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 49 c 7 val 0x  9c
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 49 c 7 val 0x  9c
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e70d
[DEBUG] Initial written value. val 156
[DEBUG] read_val 156
[DEBUG] Register value set correctly: [ 49,   7,  156 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 49 c 5 val 0x  97
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 49 c 5 val 0x  97
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e5e1
[DEBUG] Initial written value. val 151
[DEBUG] read_val 151
[DEBUG] Register value set correctly: [ 49,   5,  151 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 49 c 3 val 0x  9c
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 49 c 3 val 0x  9c
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e73c
[DEBUG] Initial written value. val 156
[DEBUG] read_val 156
[DEBUG] Register value set correctly: [ 49,   3,  156 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 49 c 1 val 0x  95
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 49 c 1 val 0x  95
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e551
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [ 49,   1,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 49 c67 val 0x  1b
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 49 c67 val 0x  1b
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3c6e9
[DEBUG] Initial written value. val 27
[DEBUG] read_val 27
[DEBUG] Register value set correctly: [ 49,  67,   27 ]
[DEBUG] Return val = 0x00a3c6f4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 50 c61 val 0x  6c
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 50 c61 val 0x  6c
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3db0a
[DEBUG] Initial written value. val 108
[DEBUG] read_val 108
[DEBUG] Register value set correctly: [ 50,  61,  108 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 50 c59 val 0x  72
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 50 c59 val 0x  72
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3dca2
[DEBUG] Initial written value. val 114
[DEBUG] read_val 114
[DEBUG] Register value set correctly: [ 50,  59,  114 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 50 c57 val 0x  76
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 50 c57 val 0x  76
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3ddbd
[DEBUG] Initial written value. val 118
[DEBUG] read_val 118
[DEBUG] Register value set correctly: [ 50,  57,  118 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 50 c55 val 0x  72
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 50 c55 val 0x  72
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3dc93
[DEBUG] Initial written value. val 114
[DEBUG] read_val 114
[DEBUG] Register value set correctly: [ 50,  55,  114 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 50 c53 val 0x  75
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 50 c53 val 0x  75
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3dd6f
[DEBUG] Initial written value. val 117
[DEBUG] read_val 117
[DEBUG] Register value set correctly: [ 50,  53,  117 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 50 c51 val 0x  77
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 50 c51 val 0x  77
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3ddc2
[DEBUG] Initial written value. val 119
[DEBUG] read_val 119
[DEBUG] Register value set correctly: [ 50,  51,  119 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 50 c49 val 0x  7b
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 50 c49 val 0x  7b
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3ded9
[DEBUG] Initial written value. val 123
[DEBUG] read_val 123
[DEBUG] Register value set correctly: [ 50,  49,  123 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 50 c47 val 0x  7a
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 50 c47 val 0x  7a
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3deb0
[DEBUG] Initial written value. val 122
[DEBUG] read_val 122
[DEBUG] Register value set correctly: [ 50,  47,  122 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 50 c45 val 0x  7e
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 50 c45 val 0x  7e
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3df88
[DEBUG] Initial written value. val 126
[DEBUG] read_val 126
[DEBUG] Register value set correctly: [ 50,  45,  126 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 50 c43 val 0x  82
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 50 c43 val 0x  82
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e0a5
[DEBUG] Initial written value. val 130
[DEBUG] read_val 130
[DEBUG] Register value set correctly: [ 50,  43,  130 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 50 c41 val 0x  81
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 50 c41 val 0x  81
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e07c
[DEBUG] Initial written value. val 129
[DEBUG] read_val 129
[DEBUG] Register value set correctly: [ 50,  41,  129 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 50 c39 val 0x  7d
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 50 c39 val 0x  7d
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3df51
[DEBUG] Initial written value. val 125
[DEBUG] read_val 125
[DEBUG] Register value set correctly: [ 50,  39,  125 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 50 c37 val 0x  81
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 50 c37 val 0x  81
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e06a
[DEBUG] Initial written value. val 129
[DEBUG] read_val 129
[DEBUG] Register value set correctly: [ 50,  37,  129 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 50 c35 val 0x  81
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 50 c35 val 0x  81
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e046
[DEBUG] Initial written value. val 129
[DEBUG] read_val 129
[DEBUG] Register value set correctly: [ 50,  35,  129 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 50 c33 val 0x  87
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 50 c33 val 0x  87
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e1d8
[DEBUG] Initial written value. val 135
[DEBUG] read_val 135
[DEBUG] Register value set correctly: [ 50,  33,  135 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 50 c31 val 0x  89
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 50 c31 val 0x  89
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e273
[DEBUG] Initial written value. val 137
[DEBUG] read_val 137
[DEBUG] Register value set correctly: [ 50,  31,  137 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 50 c29 val 0x  85
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 50 c29 val 0x  85
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e14f
[DEBUG] Initial written value. val 133
[DEBUG] read_val 133
[DEBUG] Register value set correctly: [ 50,  29,  133 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 50 c27 val 0x  97
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 50 c27 val 0x  97
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e5e1
[DEBUG] Initial written value. val 151
[DEBUG] read_val 151
[DEBUG] Register value set correctly: [ 50,  27,  151 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 50 c25 val 0x  91
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 50 c25 val 0x  91
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e47f
[DEBUG] Initial written value. val 145
[DEBUG] read_val 145
[DEBUG] Register value set correctly: [ 50,  25,  145 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 50 c23 val 0x  8a
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 50 c23 val 0x  8a
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e290
[DEBUG] Initial written value. val 138
[DEBUG] read_val 138
[DEBUG] Register value set correctly: [ 50,  23,  138 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 50 c21 val 0x  92
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 50 c21 val 0x  92
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e4ad
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [ 50,  21,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 50 c19 val 0x  7e
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 50 c19 val 0x  7e
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3df83
[DEBUG] Initial written value. val 126
[DEBUG] read_val 126
[DEBUG] Register value set correctly: [ 50,  19,  126 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 50 c17 val 0x  95
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 50 c17 val 0x  95
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e55a
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [ 50,  17,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 50 c15 val 0x  92
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 50 c15 val 0x  92
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e4b0
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [ 50,  15,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 50 c13 val 0x  9a
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 50 c13 val 0x  9a
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e68e
[DEBUG] Initial written value. val 154
[DEBUG] read_val 154
[DEBUG] Register value set correctly: [ 50,  13,  154 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 50 c11 val 0x  97
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 50 c11 val 0x  97
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e5e1
[DEBUG] Initial written value. val 151
[DEBUG] read_val 151
[DEBUG] Register value set correctly: [ 50,  11,  151 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 50 c 9 val 0x  9a
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 50 c 9 val 0x  9a
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e6bf
[DEBUG] Initial written value. val 154
[DEBUG] read_val 154
[DEBUG] Register value set correctly: [ 50,   9,  154 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 50 c 7 val 0x  a4
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 50 c 7 val 0x  a4
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e911
[DEBUG] Initial written value. val 164
[DEBUG] read_val 164
[DEBUG] Register value set correctly: [ 50,   7,  164 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 50 c 5 val 0x  96
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 50 c 5 val 0x  96
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e5af
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [ 50,   5,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 50 c 3 val 0x  98
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 50 c 3 val 0x  98
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e604
[DEBUG] Initial written value. val 152
[DEBUG] read_val 152
[DEBUG] Register value set correctly: [ 50,   3,  152 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 50 c 1 val 0x  95
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 50 c 1 val 0x  95
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e55a
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [ 50,   1,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 50 c67 val 0x  18
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 50 c67 val 0x  18
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3c630
[DEBUG] Initial written value. val 24
[DEBUG] read_val 24
[DEBUG] Register value set correctly: [ 50,  67,   24 ]
[DEBUG] Return val = 0x00a3c63b
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 51 c61 val 0x  74
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 51 c61 val 0x  74
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3dd10
[DEBUG] Initial written value. val 116
[DEBUG] read_val 116
[DEBUG] Register value set correctly: [ 51,  61,  116 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 51 c59 val 0x  71
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 51 c59 val 0x  71
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3dc6d
[DEBUG] Initial written value. val 113
[DEBUG] read_val 113
[DEBUG] Register value set correctly: [ 51,  59,  113 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 51 c57 val 0x  73
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 51 c57 val 0x  73
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3dcc0
[DEBUG] Initial written value. val 115
[DEBUG] read_val 115
[DEBUG] Register value set correctly: [ 51,  57,  115 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 51 c55 val 0x  7a
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 51 c55 val 0x  7a
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3de9c
[DEBUG] Initial written value. val 122
[DEBUG] read_val 122
[DEBUG] Register value set correctly: [ 51,  55,  122 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 51 c53 val 0x  76
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 51 c53 val 0x  76
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3ddb6
[DEBUG] Initial written value. val 118
[DEBUG] read_val 118
[DEBUG] Register value set correctly: [ 51,  53,  118 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 51 c51 val 0x  76
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 51 c51 val 0x  76
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3dd8c
[DEBUG] Initial written value. val 118
[DEBUG] read_val 118
[DEBUG] Register value set correctly: [ 51,  51,  118 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 51 c49 val 0x  7b
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 51 c49 val 0x  7b
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3dee3
[DEBUG] Initial written value. val 123
[DEBUG] read_val 123
[DEBUG] Register value set correctly: [ 51,  49,  123 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 51 c47 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 51 c47 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [ 51,  47,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 51 c45 val 0x  81
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 51 c45 val 0x  81
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e050
[DEBUG] Initial written value. val 129
[DEBUG] read_val 129
[DEBUG] Register value set correctly: [ 51,  45,  129 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 51 c43 val 0x  7a
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 51 c43 val 0x  7a
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3dead
[DEBUG] Initial written value. val 122
[DEBUG] read_val 122
[DEBUG] Register value set correctly: [ 51,  43,  122 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 51 c41 val 0x  88
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 51 c41 val 0x  88
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e207
[DEBUG] Initial written value. val 136
[DEBUG] read_val 136
[DEBUG] Register value set correctly: [ 51,  41,  136 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 51 c39 val 0x  83
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 51 c39 val 0x  83
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e0da
[DEBUG] Initial written value. val 131
[DEBUG] read_val 131
[DEBUG] Register value set correctly: [ 51,  39,  131 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 51 c37 val 0x  88
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 51 c37 val 0x  88
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e236
[DEBUG] Initial written value. val 136
[DEBUG] read_val 136
[DEBUG] Register value set correctly: [ 51,  37,  136 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 51 c35 val 0x  7d
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 51 c35 val 0x  7d
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3df4c
[DEBUG] Initial written value. val 125
[DEBUG] read_val 125
[DEBUG] Register value set correctly: [ 51,  35,  125 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 51 c33 val 0x  82
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 51 c33 val 0x  82
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e0a5
[DEBUG] Initial written value. val 130
[DEBUG] read_val 130
[DEBUG] Register value set correctly: [ 51,  33,  130 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 51 c31 val 0x  8c
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 51 c31 val 0x  8c
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e33f
[DEBUG] Initial written value. val 140
[DEBUG] read_val 140
[DEBUG] Register value set correctly: [ 51,  31,  140 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 51 c29 val 0x  90
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 51 c29 val 0x  90
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e416
[DEBUG] Initial written value. val 144
[DEBUG] read_val 144
[DEBUG] Register value set correctly: [ 51,  29,  144 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 51 c27 val 0x  88
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 51 c27 val 0x  88
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e22b
[DEBUG] Initial written value. val 136
[DEBUG] read_val 136
[DEBUG] Register value set correctly: [ 51,  27,  136 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 51 c25 val 0x  8a
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 51 c25 val 0x  8a
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e286
[DEBUG] Initial written value. val 138
[DEBUG] read_val 138
[DEBUG] Register value set correctly: [ 51,  25,  138 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 51 c23 val 0x  8a
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 51 c23 val 0x  8a
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e29b
[DEBUG] Initial written value. val 138
[DEBUG] read_val 138
[DEBUG] Register value set correctly: [ 51,  23,  138 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 51 c21 val 0x  92
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 51 c21 val 0x  92
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e4b0
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [ 51,  21,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 51 c19 val 0x  a6
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 51 c19 val 0x  a6
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e98d
[DEBUG] Initial written value. val 166
[DEBUG] read_val 166
[DEBUG] Register value set correctly: [ 51,  19,  166 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 51 c17 val 0x  96
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 51 c17 val 0x  96
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e5a4
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [ 51,  17,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 51 c15 val 0x  98
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 51 c15 val 0x  98
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e63e
[DEBUG] Initial written value. val 152
[DEBUG] read_val 152
[DEBUG] Register value set correctly: [ 51,  15,  152 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 51 c13 val 0x  8b
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 51 c13 val 0x  8b
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e2d5
[DEBUG] Initial written value. val 139
[DEBUG] read_val 139
[DEBUG] Register value set correctly: [ 51,  13,  139 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 51 c11 val 0x  93
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 51 c11 val 0x  93
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e4e8
[DEBUG] Initial written value. val 147
[DEBUG] read_val 147
[DEBUG] Register value set correctly: [ 51,  11,  147 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 51 c 9 val 0x  a2
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 51 c 9 val 0x  a2
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e884
[DEBUG] Initial written value. val 162
[DEBUG] read_val 162
[DEBUG] Register value set correctly: [ 51,   9,  162 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 51 c 7 val 0x  94
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 51 c 7 val 0x  94
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e51f
[DEBUG] Initial written value. val 148
[DEBUG] read_val 148
[DEBUG] Register value set correctly: [ 51,   7,  148 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 51 c 5 val 0x  96
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 51 c 5 val 0x  96
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e5b2
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [ 51,   5,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 51 c 3 val 0x  a3
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 51 c 3 val 0x  a3
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e8ca
[DEBUG] Initial written value. val 163
[DEBUG] read_val 163
[DEBUG] Register value set correctly: [ 51,   3,  163 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 51 c 1 val 0x  9b
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 51 c 1 val 0x  9b
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e6e7
[DEBUG] Initial written value. val 155
[DEBUG] read_val 155
[DEBUG] Register value set correctly: [ 51,   1,  155 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 51 c67 val 0x  1a
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 51 c67 val 0x  1a
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3c6ba
[DEBUG] Initial written value. val 26
[DEBUG] read_val 26
[DEBUG] Register value set correctly: [ 51,  67,   26 ]
[DEBUG] Return val = 0x00a3c680
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 52 c61 val 0x  72
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 52 c61 val 0x  72
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3dc98
[DEBUG] Initial written value. val 114
[DEBUG] read_val 114
[DEBUG] Register value set correctly: [ 52,  61,  114 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 52 c59 val 0x  69
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 52 c59 val 0x  69
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3da77
[DEBUG] Initial written value. val 105
[DEBUG] read_val 105
[DEBUG] Register value set correctly: [ 52,  59,  105 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 52 c57 val 0x  73
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 52 c57 val 0x  73
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3dccb
[DEBUG] Initial written value. val 115
[DEBUG] read_val 115
[DEBUG] Register value set correctly: [ 52,  57,  115 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 52 c55 val 0x  72
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 52 c55 val 0x  72
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3dca2
[DEBUG] Initial written value. val 114
[DEBUG] read_val 114
[DEBUG] Register value set correctly: [ 52,  55,  114 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 52 c53 val 0x  6a
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 52 c53 val 0x  6a
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3dab8
[DEBUG] Initial written value. val 106
[DEBUG] read_val 106
[DEBUG] Register value set correctly: [ 52,  53,  106 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 52 c51 val 0x  77
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 52 c51 val 0x  77
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3ddd4
[DEBUG] Initial written value. val 119
[DEBUG] read_val 119
[DEBUG] Register value set correctly: [ 52,  51,  119 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 52 c49 val 0x  78
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 52 c49 val 0x  78
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3de2c
[DEBUG] Initial written value. val 120
[DEBUG] read_val 120
[DEBUG] Register value set correctly: [ 52,  49,  120 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 52 c47 val 0x  6b
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 52 c47 val 0x  6b
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3dac7
[DEBUG] Initial written value. val 107
[DEBUG] read_val 107
[DEBUG] Register value set correctly: [ 52,  47,  107 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 52 c45 val 0x  76
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 52 c45 val 0x  76
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3dd9a
[DEBUG] Initial written value. val 118
[DEBUG] read_val 118
[DEBUG] Register value set correctly: [ 52,  45,  118 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 52 c43 val 0x  82
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 52 c43 val 0x  82
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e0b3
[DEBUG] Initial written value. val 130
[DEBUG] read_val 130
[DEBUG] Register value set correctly: [ 52,  43,  130 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 52 c41 val 0x  84
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 52 c41 val 0x  84
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e10a
[DEBUG] Initial written value. val 132
[DEBUG] read_val 132
[DEBUG] Register value set correctly: [ 52,  41,  132 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 52 c39 val 0x  83
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 52 c39 val 0x  83
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e0e0
[DEBUG] Initial written value. val 131
[DEBUG] read_val 131
[DEBUG] Register value set correctly: [ 52,  39,  131 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 52 c37 val 0x  85
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 52 c37 val 0x  85
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e17e
[DEBUG] Initial written value. val 133
[DEBUG] read_val 133
[DEBUG] Register value set correctly: [ 52,  37,  133 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 52 c35 val 0x  8b
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 52 c35 val 0x  8b
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e2d5
[DEBUG] Initial written value. val 139
[DEBUG] read_val 139
[DEBUG] Register value set correctly: [ 52,  35,  139 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 52 c33 val 0x  89
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 52 c33 val 0x  89
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e26e
[DEBUG] Initial written value. val 137
[DEBUG] read_val 137
[DEBUG] Register value set correctly: [ 52,  33,  137 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 52 c31 val 0x  88
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 52 c31 val 0x  88
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e207
[DEBUG] Initial written value. val 136
[DEBUG] read_val 136
[DEBUG] Register value set correctly: [ 52,  31,  136 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 52 c29 val 0x  84
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 52 c29 val 0x  84
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e11c
[DEBUG] Initial written value. val 132
[DEBUG] read_val 132
[DEBUG] Register value set correctly: [ 52,  29,  132 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 52 c27 val 0x  95
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 52 c27 val 0x  95
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e576
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [ 52,  27,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 52 c25 val 0x  84
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 52 c25 val 0x  84
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e10a
[DEBUG] Initial written value. val 132
[DEBUG] read_val 132
[DEBUG] Register value set correctly: [ 52,  25,  132 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 52 c23 val 0x  83
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 52 c23 val 0x  83
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e0e0
[DEBUG] Initial written value. val 131
[DEBUG] read_val 131
[DEBUG] Register value set correctly: [ 52,  23,  131 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 52 c21 val 0x  94
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 52 c21 val 0x  94
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e538
[DEBUG] Initial written value. val 148
[DEBUG] read_val 148
[DEBUG] Register value set correctly: [ 52,  21,  148 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 52 c19 val 0x  8a
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 52 c19 val 0x  8a
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e290
[DEBUG] Initial written value. val 138
[DEBUG] read_val 138
[DEBUG] Register value set correctly: [ 52,  19,  138 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 52 c17 val 0x  94
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 52 c17 val 0x  94
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e52e
[DEBUG] Initial written value. val 148
[DEBUG] read_val 148
[DEBUG] Register value set correctly: [ 52,  17,  148 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 52 c15 val 0x  8b
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 52 c15 val 0x  8b
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e2c3
[DEBUG] Initial written value. val 139
[DEBUG] read_val 139
[DEBUG] Register value set correctly: [ 52,  15,  139 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 52 c13 val 0x  98
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 52 c13 val 0x  98
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e619
[DEBUG] Initial written value. val 152
[DEBUG] read_val 152
[DEBUG] Register value set correctly: [ 52,  13,  152 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 52 c11 val 0x  89
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 52 c11 val 0x  89
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e273
[DEBUG] Initial written value. val 137
[DEBUG] read_val 137
[DEBUG] Register value set correctly: [ 52,  11,  137 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 52 c 9 val 0x  97
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 52 c 9 val 0x  97
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e5cd
[DEBUG] Initial written value. val 151
[DEBUG] read_val 151
[DEBUG] Register value set correctly: [ 52,   9,  151 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 52 c 7 val 0x  97
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 52 c 7 val 0x  97
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e5e1
[DEBUG] Initial written value. val 151
[DEBUG] read_val 151
[DEBUG] Register value set correctly: [ 52,   7,  151 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 52 c 5 val 0x  93
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 52 c 5 val 0x  93
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e4fe
[DEBUG] Initial written value. val 147
[DEBUG] read_val 147
[DEBUG] Register value set correctly: [ 52,   5,  147 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 52 c 3 val 0x  98
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 52 c 3 val 0x  98
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e612
[DEBUG] Initial written value. val 152
[DEBUG] read_val 152
[DEBUG] Register value set correctly: [ 52,   3,  152 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 52 c 1 val 0x  9c
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 52 c 1 val 0x  9c
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e72a
[DEBUG] Initial written value. val 156
[DEBUG] read_val 156
[DEBUG] Register value set correctly: [ 52,   1,  156 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 52 c67 val 0x  24
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 52 c67 val 0x  24
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3c902
[DEBUG] Initial written value. val 36
[DEBUG] read_val 36
[DEBUG] Register value set correctly: [ 52,  67,   36 ]
[DEBUG] Return val = 0x00a3c909
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 53 c61 val 0x  77
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 53 c61 val 0x  77
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3dde5
[DEBUG] Initial written value. val 119
[DEBUG] read_val 119
[DEBUG] Register value set correctly: [ 53,  61,  119 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 53 c59 val 0x  78
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 53 c59 val 0x  78
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3de3a
[DEBUG] Initial written value. val 120
[DEBUG] read_val 120
[DEBUG] Register value set correctly: [ 53,  59,  120 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 53 c57 val 0x  72
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 53 c57 val 0x  72
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3dc93
[DEBUG] Initial written value. val 114
[DEBUG] read_val 114
[DEBUG] Register value set correctly: [ 53,  57,  114 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 53 c55 val 0x  74
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 53 c55 val 0x  74
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3dd2a
[DEBUG] Initial written value. val 116
[DEBUG] read_val 116
[DEBUG] Register value set correctly: [ 53,  55,  116 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 53 c53 val 0x  7b
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 53 c53 val 0x  7b
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3dec4
[DEBUG] Initial written value. val 123
[DEBUG] read_val 123
[DEBUG] Register value set correctly: [ 53,  53,  123 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 53 c51 val 0x  6c
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 53 c51 val 0x  6c
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3db1c
[DEBUG] Initial written value. val 108
[DEBUG] read_val 108
[DEBUG] Register value set correctly: [ 53,  51,  108 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 53 c49 val 0x  7b
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 53 c49 val 0x  7b
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3def5
[DEBUG] Initial written value. val 123
[DEBUG] read_val 123
[DEBUG] Register value set correctly: [ 53,  49,  123 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 53 c47 val 0x  7c
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 53 c47 val 0x  7c
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3df09
[DEBUG] Initial written value. val 124
[DEBUG] read_val 124
[DEBUG] Register value set correctly: [ 53,  47,  124 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 53 c45 val 0x  79
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 53 c45 val 0x  79
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3de62
[DEBUG] Initial written value. val 121
[DEBUG] read_val 121
[DEBUG] Register value set correctly: [ 53,  45,  121 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 53 c43 val 0x  82
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 53 c43 val 0x  82
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e0b8
[DEBUG] Initial written value. val 130
[DEBUG] read_val 130
[DEBUG] Register value set correctly: [ 53,  43,  130 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 53 c41 val 0x  7e
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 53 c41 val 0x  7e
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3df95
[DEBUG] Initial written value. val 126
[DEBUG] read_val 126
[DEBUG] Register value set correctly: [ 53,  41,  126 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 53 c39 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 53 c39 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [ 53,  39,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 53 c37 val 0x  82
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 53 c37 val 0x  82
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e082
[DEBUG] Initial written value. val 130
[DEBUG] read_val 130
[DEBUG] Register value set correctly: [ 53,  37,  130 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 53 c35 val 0x  96
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 53 c35 val 0x  96
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e59e
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [ 53,  35,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 53 c33 val 0x  8c
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 53 c33 val 0x  8c
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e334
[DEBUG] Initial written value. val 140
[DEBUG] read_val 140
[DEBUG] Register value set correctly: [ 53,  33,  140 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 53 c31 val 0x  84
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 53 c31 val 0x  84
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e10a
[DEBUG] Initial written value. val 132
[DEBUG] read_val 132
[DEBUG] Register value set correctly: [ 53,  31,  132 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 53 c29 val 0x  8d
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 53 c29 val 0x  8d
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e367
[DEBUG] Initial written value. val 141
[DEBUG] read_val 141
[DEBUG] Register value set correctly: [ 53,  29,  141 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 53 c27 val 0x  92
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 53 c27 val 0x  92
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e4bb
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [ 53,  27,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 53 c25 val 0x  90
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 53 c25 val 0x  90
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e416
[DEBUG] Initial written value. val 144
[DEBUG] read_val 144
[DEBUG] Register value set correctly: [ 53,  25,  144 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 53 c23 val 0x  92
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 53 c23 val 0x  92
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e4ad
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [ 53,  23,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 53 c21 val 0x  9d
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 53 c21 val 0x  9d
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e743
[DEBUG] Initial written value. val 157
[DEBUG] read_val 157
[DEBUG] Register value set correctly: [ 53,  21,  157 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 53 c19 val 0x  95
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 53 c19 val 0x  95
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e55a
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [ 53,  19,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 53 c17 val 0x  89
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 53 c17 val 0x  89
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e273
[DEBUG] Initial written value. val 137
[DEBUG] read_val 137
[DEBUG] Register value set correctly: [ 53,  17,  137 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 53 c15 val 0x  97
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 53 c15 val 0x  97
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e5cd
[DEBUG] Initial written value. val 151
[DEBUG] read_val 151
[DEBUG] Register value set correctly: [ 53,  15,  151 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 53 c13 val 0x  99
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 53 c13 val 0x  99
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e666
[DEBUG] Initial written value. val 153
[DEBUG] read_val 153
[DEBUG] Register value set correctly: [ 53,  13,  153 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 53 c11 val 0x  a2
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 53 c11 val 0x  a2
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e8be
[DEBUG] Initial written value. val 162
[DEBUG] read_val 162
[DEBUG] Register value set correctly: [ 53,  11,  162 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 53 c 9 val 0x  91
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 53 c 9 val 0x  91
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e453
[DEBUG] Initial written value. val 145
[DEBUG] read_val 145
[DEBUG] Register value set correctly: [ 53,   9,  145 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 53 c 7 val 0x  98
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 53 c 7 val 0x  98
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e628
[DEBUG] Initial written value. val 152
[DEBUG] read_val 152
[DEBUG] Register value set correctly: [ 53,   7,  152 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 53 c 5 val 0x  a3
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 53 c 5 val 0x  a3
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e8c1
[DEBUG] Initial written value. val 163
[DEBUG] read_val 163
[DEBUG] Register value set correctly: [ 53,   5,  163 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 53 c 3 val 0x  a7
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 53 c 3 val 0x  a7
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e9de
[DEBUG] Initial written value. val 167
[DEBUG] read_val 167
[DEBUG] Register value set correctly: [ 53,   3,  167 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 53 c 1 val 0x  97
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 53 c 1 val 0x  97
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e5f7
[DEBUG] Initial written value. val 151
[DEBUG] read_val 151
[DEBUG] Register value set correctly: [ 53,   1,  151 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 53 c67 val 0x  1a
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 53 c67 val 0x  1a
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3c68b
[DEBUG] Initial written value. val 26
[DEBUG] read_val 26
[DEBUG] Register value set correctly: [ 53,  67,   26 ]
[DEBUG] Return val = 0x00a3c696
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 54 c61 val 0x  66
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 54 c61 val 0x  66
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3d9a8
[DEBUG] Initial written value. val 102
[DEBUG] read_val 102
[DEBUG] Register value set correctly: [ 54,  61,  102 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 54 c59 val 0x  70
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 54 c59 val 0x  70
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3dc04
[DEBUG] Initial written value. val 112
[DEBUG] read_val 112
[DEBUG] Register value set correctly: [ 54,  59,  112 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 54 c57 val 0x  73
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 54 c57 val 0x  73
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3dcdd
[DEBUG] Initial written value. val 115
[DEBUG] read_val 115
[DEBUG] Register value set correctly: [ 54,  57,  115 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 54 c55 val 0x  73
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 54 c55 val 0x  73
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3dcf1
[DEBUG] Initial written value. val 115
[DEBUG] read_val 115
[DEBUG] Register value set correctly: [ 54,  55,  115 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 54 c53 val 0x  78
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 54 c53 val 0x  78
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3de0b
[DEBUG] Initial written value. val 120
[DEBUG] read_val 120
[DEBUG] Register value set correctly: [ 54,  53,  120 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 54 c51 val 0x  79
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 54 c51 val 0x  79
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3de62
[DEBUG] Initial written value. val 121
[DEBUG] read_val 121
[DEBUG] Register value set correctly: [ 54,  51,  121 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 54 c49 val 0x  79
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 54 c49 val 0x  79
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3de7f
[DEBUG] Initial written value. val 121
[DEBUG] read_val 121
[DEBUG] Register value set correctly: [ 54,  49,  121 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 54 c47 val 0x  7c
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 54 c47 val 0x  7c
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3df14
[DEBUG] Initial written value. val 124
[DEBUG] read_val 124
[DEBUG] Register value set correctly: [ 54,  47,  124 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 54 c45 val 0x  82
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 54 c45 val 0x  82
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e0ae
[DEBUG] Initial written value. val 130
[DEBUG] read_val 130
[DEBUG] Register value set correctly: [ 54,  45,  130 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 54 c43 val 0x  79
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 54 c43 val 0x  79
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3de45
[DEBUG] Initial written value. val 121
[DEBUG] read_val 121
[DEBUG] Register value set correctly: [ 54,  43,  121 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 54 c41 val 0x  83
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 54 c41 val 0x  83
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e0da
[DEBUG] Initial written value. val 131
[DEBUG] read_val 131
[DEBUG] Register value set correctly: [ 54,  41,  131 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 54 c39 val 0x  79
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 54 c39 val 0x  79
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3de74
[DEBUG] Initial written value. val 121
[DEBUG] read_val 121
[DEBUG] Register value set correctly: [ 54,  39,  121 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 54 c37 val 0x  86
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 54 c37 val 0x  86
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e18b
[DEBUG] Initial written value. val 134
[DEBUG] read_val 134
[DEBUG] Register value set correctly: [ 54,  37,  134 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 54 c35 val 0x  7d
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 54 c35 val 0x  7d
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3df60
[DEBUG] Initial written value. val 125
[DEBUG] read_val 125
[DEBUG] Register value set correctly: [ 54,  35,  125 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 54 c33 val 0x  83
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 54 c33 val 0x  83
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e0fd
[DEBUG] Initial written value. val 131
[DEBUG] read_val 131
[DEBUG] Register value set correctly: [ 54,  33,  131 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 54 c31 val 0x  7f
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 54 c31 val 0x  7f
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3dfd0
[DEBUG] Initial written value. val 127
[DEBUG] read_val 127
[DEBUG] Register value set correctly: [ 54,  31,  127 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 54 c29 val 0x  8a
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 54 c29 val 0x  8a
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e2aa
[DEBUG] Initial written value. val 138
[DEBUG] read_val 138
[DEBUG] Register value set correctly: [ 54,  29,  138 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 54 c27 val 0x  8d
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 54 c27 val 0x  8d
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e340
[DEBUG] Initial written value. val 141
[DEBUG] read_val 141
[DEBUG] Register value set correctly: [ 54,  27,  141 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 54 c25 val 0x  91
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 54 c25 val 0x  91
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e458
[DEBUG] Initial written value. val 145
[DEBUG] read_val 145
[DEBUG] Register value set correctly: [ 54,  25,  145 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 54 c23 val 0x  88
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 54 c23 val 0x  88
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e236
[DEBUG] Initial written value. val 136
[DEBUG] read_val 136
[DEBUG] Register value set correctly: [ 54,  23,  136 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 54 c21 val 0x  89
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 54 c21 val 0x  89
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e249
[DEBUG] Initial written value. val 137
[DEBUG] read_val 137
[DEBUG] Register value set correctly: [ 54,  21,  137 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 54 c19 val 0x  89
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 54 c19 val 0x  89
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e265
[DEBUG] Initial written value. val 137
[DEBUG] read_val 137
[DEBUG] Register value set correctly: [ 54,  19,  137 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 54 c17 val 0x  92
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 54 c17 val 0x  92
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e4bb
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [ 54,  17,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 54 c15 val 0x  90
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 54 c15 val 0x  90
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e416
[DEBUG] Initial written value. val 144
[DEBUG] read_val 144
[DEBUG] Register value set correctly: [ 54,  15,  144 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 54 c13 val 0x  97
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 54 c13 val 0x  97
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e5ea
[DEBUG] Initial written value. val 151
[DEBUG] read_val 151
[DEBUG] Register value set correctly: [ 54,  13,  151 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 54 c11 val 0x  a2
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 54 c11 val 0x  a2
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e884
[DEBUG] Initial written value. val 162
[DEBUG] read_val 162
[DEBUG] Register value set correctly: [ 54,  11,  162 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 54 c 9 val 0x  97
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 54 c 9 val 0x  97
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e5db
[DEBUG] Initial written value. val 151
[DEBUG] read_val 151
[DEBUG] Register value set correctly: [ 54,   9,  151 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 54 c 7 val 0x  9b
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 54 c 7 val 0x  9b
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e6f1
[DEBUG] Initial written value. val 155
[DEBUG] read_val 155
[DEBUG] Register value set correctly: [ 54,   7,  155 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 54 c 5 val 0x  93
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 54 c 5 val 0x  93
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e4cf
[DEBUG] Initial written value. val 147
[DEBUG] read_val 147
[DEBUG] Register value set correctly: [ 54,   5,  147 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 54 c 3 val 0x  a3
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 54 c 3 val 0x  a3
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e8e6
[DEBUG] Initial written value. val 163
[DEBUG] read_val 163
[DEBUG] Register value set correctly: [ 54,   3,  163 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 54 c 1 val 0x  94
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 54 c 1 val 0x  94
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e538
[DEBUG] Initial written value. val 148
[DEBUG] read_val 148
[DEBUG] Register value set correctly: [ 54,   1,  148 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 54 c67 val 0x  16
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 54 c67 val 0x  16
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3c590
[DEBUG] Initial written value. val 22
[DEBUG] read_val 22
[DEBUG] Register value set correctly: [ 54,  67,   22 ]
[DEBUG] Return val = 0x00a3c59b
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 55 c61 val 0x  69
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 55 c61 val 0x  69
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3da77
[DEBUG] Initial written value. val 105
[DEBUG] read_val 105
[DEBUG] Register value set correctly: [ 55,  61,  105 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 55 c59 val 0x  76
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 55 c59 val 0x  76
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3dd8c
[DEBUG] Initial written value. val 118
[DEBUG] read_val 118
[DEBUG] Register value set correctly: [ 55,  59,  118 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 55 c57 val 0x  73
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 55 c57 val 0x  73
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3dce7
[DEBUG] Initial written value. val 115
[DEBUG] read_val 115
[DEBUG] Register value set correctly: [ 55,  57,  115 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 55 c55 val 0x  6b
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 55 c55 val 0x  6b
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3dafd
[DEBUG] Initial written value. val 107
[DEBUG] read_val 107
[DEBUG] Register value set correctly: [ 55,  55,  107 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 55 c53 val 0x  7d
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 55 c53 val 0x  7d
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3df51
[DEBUG] Initial written value. val 125
[DEBUG] read_val 125
[DEBUG] Register value set correctly: [ 55,  53,  125 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 55 c51 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 55 c51 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [ 55,  51,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 55 c49 val 0x  79
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 55 c49 val 0x  79
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3de45
[DEBUG] Initial written value. val 121
[DEBUG] read_val 121
[DEBUG] Register value set correctly: [ 55,  49,  121 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 55 c47 val 0x  74
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 55 c47 val 0x  74
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3dd1b
[DEBUG] Initial written value. val 116
[DEBUG] read_val 116
[DEBUG] Register value set correctly: [ 55,  47,  116 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 55 c45 val 0x  7c
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 55 c45 val 0x  7c
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3df33
[DEBUG] Initial written value. val 124
[DEBUG] read_val 124
[DEBUG] Register value set correctly: [ 55,  45,  124 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 55 c43 val 0x  83
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 55 c43 val 0x  83
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e0cc
[DEBUG] Initial written value. val 131
[DEBUG] read_val 131
[DEBUG] Register value set correctly: [ 55,  43,  131 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 55 c41 val 0x  79
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 55 c41 val 0x  79
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3de62
[DEBUG] Initial written value. val 121
[DEBUG] read_val 121
[DEBUG] Register value set correctly: [ 55,  41,  121 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 55 c39 val 0x  90
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 55 c39 val 0x  90
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e43a
[DEBUG] Initial written value. val 144
[DEBUG] read_val 144
[DEBUG] Register value set correctly: [ 55,  39,  144 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 55 c37 val 0x  87
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 55 c37 val 0x  87
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e1d3
[DEBUG] Initial written value. val 135
[DEBUG] read_val 135
[DEBUG] Register value set correctly: [ 55,  37,  135 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 55 c35 val 0x  8c
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 55 c35 val 0x  8c
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e329
[DEBUG] Initial written value. val 140
[DEBUG] read_val 140
[DEBUG] Register value set correctly: [ 55,  35,  140 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 55 c33 val 0x  90
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 55 c33 val 0x  90
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e400
[DEBUG] Initial written value. val 144
[DEBUG] read_val 144
[DEBUG] Register value set correctly: [ 55,  33,  144 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 55 c31 val 0x  8b
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 55 c31 val 0x  8b
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e2de
[DEBUG] Initial written value. val 139
[DEBUG] read_val 139
[DEBUG] Register value set correctly: [ 55,  31,  139 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 55 c29 val 0x  8b
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 55 c29 val 0x  8b
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e2f2
[DEBUG] Initial written value. val 139
[DEBUG] read_val 139
[DEBUG] Register value set correctly: [ 55,  29,  139 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 55 c27 val 0x  92
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 55 c27 val 0x  92
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e48a
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [ 55,  27,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 55 c25 val 0x  83
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 55 c25 val 0x  83
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e0e0
[DEBUG] Initial written value. val 131
[DEBUG] read_val 131
[DEBUG] Register value set correctly: [ 55,  25,  131 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 55 c23 val 0x  95
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 55 c23 val 0x  95
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e57d
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [ 55,  23,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 55 c21 val 0x  90
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 55 c21 val 0x  90
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e416
[DEBUG] Initial written value. val 144
[DEBUG] read_val 144
[DEBUG] Register value set correctly: [ 55,  21,  144 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 55 c19 val 0x  8d
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 55 c19 val 0x  8d
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e36c
[DEBUG] Initial written value. val 141
[DEBUG] read_val 141
[DEBUG] Register value set correctly: [ 55,  19,  141 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 55 c17 val 0x  96
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 55 c17 val 0x  96
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e583
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [ 55,  17,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 55 c15 val 0x  94
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 55 c15 val 0x  94
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e51f
[DEBUG] Initial written value. val 148
[DEBUG] read_val 148
[DEBUG] Register value set correctly: [ 55,  15,  148 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 55 c13 val 0x  99
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 55 c13 val 0x  99
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e670
[DEBUG] Initial written value. val 153
[DEBUG] read_val 153
[DEBUG] Register value set correctly: [ 55,  13,  153 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 55 c11 val 0x  95
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 55 c11 val 0x  95
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e54c
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [ 55,  11,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 55 c 9 val 0x  a1
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 55 c 9 val 0x  a1
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e867
[DEBUG] Initial written value. val 161
[DEBUG] read_val 161
[DEBUG] Register value set correctly: [ 55,   9,  161 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 55 c 7 val 0x  98
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 55 c 7 val 0x  98
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e63e
[DEBUG] Initial written value. val 152
[DEBUG] read_val 152
[DEBUG] Register value set correctly: [ 55,   7,  152 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 55 c 5 val 0x  a0
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 55 c 5 val 0x  a0
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e813
[DEBUG] Initial written value. val 160
[DEBUG] read_val 160
[DEBUG] Register value set correctly: [ 55,   5,  160 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 55 c 3 val 0x  9b
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 55 c 3 val 0x  9b
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e6ec
[DEBUG] Initial written value. val 155
[DEBUG] read_val 155
[DEBUG] Register value set correctly: [ 55,   3,  155 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 55 c 1 val 0x  9b
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 55 c 1 val 0x  9b
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e6c0
[DEBUG] Initial written value. val 155
[DEBUG] read_val 155
[DEBUG] Register value set correctly: [ 55,   1,  155 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 55 c67 val 0x  20
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 55 c67 val 0x  20
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3c81d
[DEBUG] Initial written value. val 32
[DEBUG] read_val 32
[DEBUG] Register value set correctly: [ 55,  67,   32 ]
[DEBUG] Return val = 0x00a3c827
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 56 c61 val 0x  6c
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 56 c61 val 0x  6c
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3db3b
[DEBUG] Initial written value. val 108
[DEBUG] read_val 108
[DEBUG] Register value set correctly: [ 56,  61,  108 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 56 c59 val 0x  69
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 56 c59 val 0x  69
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3da50
[DEBUG] Initial written value. val 105
[DEBUG] read_val 105
[DEBUG] Register value set correctly: [ 56,  59,  105 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 56 c57 val 0x  78
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 56 c57 val 0x  78
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3de2c
[DEBUG] Initial written value. val 120
[DEBUG] read_val 120
[DEBUG] Register value set correctly: [ 56,  57,  120 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 56 c55 val 0x  7e
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 56 c55 val 0x  7e
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3df83
[DEBUG] Initial written value. val 126
[DEBUG] read_val 126
[DEBUG] Register value set correctly: [ 56,  55,  126 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 56 c53 val 0x  75
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 56 c53 val 0x  75
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3dd5e
[DEBUG] Initial written value. val 117
[DEBUG] read_val 117
[DEBUG] Register value set correctly: [ 56,  53,  117 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 56 c51 val 0x  7a
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 56 c51 val 0x  7a
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3deb0
[DEBUG] Initial written value. val 122
[DEBUG] read_val 122
[DEBUG] Register value set correctly: [ 56,  51,  122 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 56 c49 val 0x  75
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 56 c49 val 0x  75
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3dd48
[DEBUG] Initial written value. val 117
[DEBUG] read_val 117
[DEBUG] Register value set correctly: [ 56,  49,  117 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 56 c47 val 0x  81
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 56 c47 val 0x  81
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e061
[DEBUG] Initial written value. val 129
[DEBUG] read_val 129
[DEBUG] Register value set correctly: [ 56,  47,  129 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 56 c45 val 0x  82
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 56 c45 val 0x  82
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e0b8
[DEBUG] Initial written value. val 130
[DEBUG] read_val 130
[DEBUG] Register value set correctly: [ 56,  45,  130 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 56 c43 val 0x  78
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 56 c43 val 0x  78
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3de16
[DEBUG] Initial written value. val 120
[DEBUG] read_val 120
[DEBUG] Register value set correctly: [ 56,  43,  120 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 56 c41 val 0x  84
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 56 c41 val 0x  84
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e12d
[DEBUG] Initial written value. val 132
[DEBUG] read_val 132
[DEBUG] Register value set correctly: [ 56,  41,  132 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 56 c39 val 0x  8a
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 56 c39 val 0x  8a
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e286
[DEBUG] Initial written value. val 138
[DEBUG] read_val 138
[DEBUG] Register value set correctly: [ 56,  39,  138 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 56 c37 val 0x  7e
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 56 c37 val 0x  7e
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3df9e
[DEBUG] Initial written value. val 126
[DEBUG] read_val 126
[DEBUG] Register value set correctly: [ 56,  37,  126 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 56 c35 val 0x  81
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 56 c35 val 0x  81
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e077
[DEBUG] Initial written value. val 129
[DEBUG] read_val 129
[DEBUG] Register value set correctly: [ 56,  35,  129 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 56 c33 val 0x  82
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 56 c33 val 0x  82
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e089
[DEBUG] Initial written value. val 130
[DEBUG] read_val 130
[DEBUG] Register value set correctly: [ 56,  33,  130 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 56 c31 val 0x  8b
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 56 c31 val 0x  8b
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e2e4
[DEBUG] Initial written value. val 139
[DEBUG] read_val 139
[DEBUG] Register value set correctly: [ 56,  31,  139 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 56 c29 val 0x  8a
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 56 c29 val 0x  8a
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e2bc
[DEBUG] Initial written value. val 138
[DEBUG] read_val 138
[DEBUG] Register value set correctly: [ 56,  29,  138 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 56 c27 val 0x  89
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 56 c27 val 0x  89
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e254
[DEBUG] Initial written value. val 137
[DEBUG] read_val 137
[DEBUG] Register value set correctly: [ 56,  27,  137 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 56 c25 val 0x  8c
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 56 c25 val 0x  8c
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e329
[DEBUG] Initial written value. val 140
[DEBUG] read_val 140
[DEBUG] Register value set correctly: [ 56,  25,  140 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 56 c23 val 0x  89
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 56 c23 val 0x  89
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e242
[DEBUG] Initial written value. val 137
[DEBUG] read_val 137
[DEBUG] Register value set correctly: [ 56,  23,  137 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 56 c21 val 0x  92
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 56 c21 val 0x  92
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e49c
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [ 56,  21,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 56 c19 val 0x  95
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 56 c19 val 0x  95
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e576
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [ 56,  19,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 56 c17 val 0x  98
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 56 c17 val 0x  98
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e60f
[DEBUG] Initial written value. val 152
[DEBUG] read_val 152
[DEBUG] Register value set correctly: [ 56,  17,  152 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 56 c15 val 0x  97
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 56 c15 val 0x  97
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e5e1
[DEBUG] Initial written value. val 151
[DEBUG] read_val 151
[DEBUG] Register value set correctly: [ 56,  15,  151 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 56 c13 val 0x  94
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 56 c13 val 0x  94
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e538
[DEBUG] Initial written value. val 148
[DEBUG] read_val 148
[DEBUG] Register value set correctly: [ 56,  13,  148 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 56 c11 val 0x  99
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 56 c11 val 0x  99
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e657
[DEBUG] Initial written value. val 153
[DEBUG] read_val 153
[DEBUG] Register value set correctly: [ 56,  11,  153 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 56 c 9 val 0x  94
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 56 c 9 val 0x  94
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e52e
[DEBUG] Initial written value. val 148
[DEBUG] read_val 148
[DEBUG] Register value set correctly: [ 56,   9,  148 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 56 c 7 val 0x  99
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 56 c 7 val 0x  99
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e641
[DEBUG] Initial written value. val 153
[DEBUG] read_val 153
[DEBUG] Register value set correctly: [ 56,   7,  153 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 56 c 5 val 0x  a1
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 56 c 5 val 0x  a1
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e85d
[DEBUG] Initial written value. val 161
[DEBUG] read_val 161
[DEBUG] Register value set correctly: [ 56,   5,  161 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 56 c 3 val 0x  a1
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 56 c 3 val 0x  a1
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e871
[DEBUG] Initial written value. val 161
[DEBUG] read_val 161
[DEBUG] Register value set correctly: [ 56,   3,  161 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 56 c 1 val 0x  a4
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 56 c 1 val 0x  a4
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e90c
[DEBUG] Initial written value. val 164
[DEBUG] read_val 164
[DEBUG] Register value set correctly: [ 56,   1,  164 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 56 c67 val 0x  21
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 56 c67 val 0x  21
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3c862
[DEBUG] Initial written value. val 33
[DEBUG] read_val 33
[DEBUG] Register value set correctly: [ 56,  67,   33 ]
[DEBUG] Return val = 0x00a3c869
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 57 c61 val 0x  69
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 57 c61 val 0x  69
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3da46
[DEBUG] Initial written value. val 105
[DEBUG] read_val 105
[DEBUG] Register value set correctly: [ 57,  61,  105 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 57 c59 val 0x  73
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 57 c59 val 0x  73
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3dcdd
[DEBUG] Initial written value. val 115
[DEBUG] read_val 115
[DEBUG] Register value set correctly: [ 57,  59,  115 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 57 c57 val 0x  69
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 57 c57 val 0x  69
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3da77
[DEBUG] Initial written value. val 105
[DEBUG] read_val 105
[DEBUG] Register value set correctly: [ 57,  57,  105 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 57 c55 val 0x  79
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 57 c55 val 0x  79
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3de4e
[DEBUG] Initial written value. val 121
[DEBUG] read_val 121
[DEBUG] Register value set correctly: [ 57,  55,  121 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 57 c53 val 0x  71
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 57 c53 val 0x  71
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3dc66
[DEBUG] Initial written value. val 113
[DEBUG] read_val 113
[DEBUG] Register value set correctly: [ 57,  53,  113 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 57 c51 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 57 c51 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [ 57,  51,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 57 c49 val 0x  7e
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 57 c49 val 0x  7e
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3df95
[DEBUG] Initial written value. val 126
[DEBUG] read_val 126
[DEBUG] Register value set correctly: [ 57,  49,  126 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 57 c47 val 0x  75
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 57 c47 val 0x  75
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3dd6f
[DEBUG] Initial written value. val 117
[DEBUG] read_val 117
[DEBUG] Register value set correctly: [ 57,  47,  117 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 57 c45 val 0x  7d
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 57 c45 val 0x  7d
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3df47
[DEBUG] Initial written value. val 125
[DEBUG] read_val 125
[DEBUG] Register value set correctly: [ 57,  45,  125 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 57 c43 val 0x  84
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 57 c43 val 0x  84
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e11c
[DEBUG] Initial written value. val 132
[DEBUG] read_val 132
[DEBUG] Register value set correctly: [ 57,  43,  132 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 57 c41 val 0x  84
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 57 c41 val 0x  84
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e130
[DEBUG] Initial written value. val 132
[DEBUG] read_val 132
[DEBUG] Register value set correctly: [ 57,  41,  132 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 57 c39 val 0x  7d
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 57 c39 val 0x  7d
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3df4c
[DEBUG] Initial written value. val 125
[DEBUG] read_val 125
[DEBUG] Register value set correctly: [ 57,  39,  125 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 57 c37 val 0x  84
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 57 c37 val 0x  84
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e126
[DEBUG] Initial written value. val 132
[DEBUG] read_val 132
[DEBUG] Register value set correctly: [ 57,  37,  132 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 57 c35 val 0x  90
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 57 c35 val 0x  90
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e43a
[DEBUG] Initial written value. val 144
[DEBUG] read_val 144
[DEBUG] Register value set correctly: [ 57,  35,  144 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 57 c33 val 0x  89
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 57 c33 val 0x  89
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e254
[DEBUG] Initial written value. val 137
[DEBUG] read_val 137
[DEBUG] Register value set correctly: [ 57,  33,  137 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 57 c31 val 0x  89
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 57 c31 val 0x  89
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e26e
[DEBUG] Initial written value. val 137
[DEBUG] read_val 137
[DEBUG] Register value set correctly: [ 57,  31,  137 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 57 c29 val 0x  85
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 57 c29 val 0x  85
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e144
[DEBUG] Initial written value. val 133
[DEBUG] read_val 133
[DEBUG] Register value set correctly: [ 57,  29,  133 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 57 c27 val 0x  8a
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 57 c27 val 0x  8a
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e29b
[DEBUG] Initial written value. val 138
[DEBUG] read_val 138
[DEBUG] Register value set correctly: [ 57,  27,  138 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 57 c25 val 0x  88
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 57 c25 val 0x  88
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e236
[DEBUG] Initial written value. val 136
[DEBUG] read_val 136
[DEBUG] Register value set correctly: [ 57,  25,  136 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 57 c23 val 0x  8a
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 57 c23 val 0x  8a
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e28d
[DEBUG] Initial written value. val 138
[DEBUG] read_val 138
[DEBUG] Register value set correctly: [ 57,  23,  138 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 57 c21 val 0x  9b
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 57 c21 val 0x  9b
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e6e7
[DEBUG] Initial written value. val 155
[DEBUG] read_val 155
[DEBUG] Register value set correctly: [ 57,  21,  155 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 57 c19 val 0x  95
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 57 c19 val 0x  95
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e57d
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [ 57,  19,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 57 c17 val 0x  98
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 57 c17 val 0x  98
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e612
[DEBUG] Initial written value. val 152
[DEBUG] read_val 152
[DEBUG] Register value set correctly: [ 57,  17,  152 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 57 c15 val 0x  91
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 57 c15 val 0x  91
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e469
[DEBUG] Initial written value. val 145
[DEBUG] read_val 145
[DEBUG] Register value set correctly: [ 57,  15,  145 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 57 c13 val 0x  95
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 57 c13 val 0x  95
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e547
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [ 57,  13,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 57 c11 val 0x  90
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 57 c11 val 0x  90
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e41d
[DEBUG] Initial written value. val 144
[DEBUG] read_val 144
[DEBUG] Register value set correctly: [ 57,  11,  144 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 57 c 9 val 0x  96
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 57 c 9 val 0x  96
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e5b2
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [ 57,   9,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 57 c 7 val 0x  91
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 57 c 7 val 0x  91
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e44e
[DEBUG] Initial written value. val 145
[DEBUG] read_val 145
[DEBUG] Register value set correctly: [ 57,   7,  145 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 57 c 5 val 0x  99
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 57 c 5 val 0x  99
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e666
[DEBUG] Initial written value. val 153
[DEBUG] read_val 153
[DEBUG] Register value set correctly: [ 57,   5,  153 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 57 c 3 val 0x  a6
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 57 c 3 val 0x  a6
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e9bc
[DEBUG] Initial written value. val 166
[DEBUG] read_val 166
[DEBUG] Register value set correctly: [ 57,   3,  166 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 57 c 1 val 0x  a6
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 57 c 1 val 0x  a6
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e990
[DEBUG] Initial written value. val 166
[DEBUG] read_val 166
[DEBUG] Register value set correctly: [ 57,   1,  166 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 57 c67 val 0x  1d
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 57 c67 val 0x  1d
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3c76a
[DEBUG] Initial written value. val 29
[DEBUG] read_val 29
[DEBUG] Register value set correctly: [ 57,  67,   29 ]
[DEBUG] Return val = 0x00a3c777
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 58 c61 val 0x  79
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 58 c61 val 0x  79
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3de4e
[DEBUG] Initial written value. val 121
[DEBUG] read_val 121
[DEBUG] Register value set correctly: [ 58,  61,  121 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 58 c59 val 0x  6b
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 58 c59 val 0x  6b
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3dae0
[DEBUG] Initial written value. val 107
[DEBUG] read_val 107
[DEBUG] Register value set correctly: [ 58,  59,  107 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 58 c57 val 0x  75
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 58 c57 val 0x  75
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3dd79
[DEBUG] Initial written value. val 117
[DEBUG] read_val 117
[DEBUG] Register value set correctly: [ 58,  57,  117 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 58 c55 val 0x  75
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 58 c55 val 0x  75
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3dd55
[DEBUG] Initial written value. val 117
[DEBUG] read_val 117
[DEBUG] Register value set correctly: [ 58,  55,  117 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 58 c53 val 0x  6c
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 58 c53 val 0x  6c
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3db2d
[DEBUG] Initial written value. val 108
[DEBUG] read_val 108
[DEBUG] Register value set correctly: [ 58,  53,  108 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 58 c51 val 0x  73
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 58 c51 val 0x  73
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3dcc0
[DEBUG] Initial written value. val 115
[DEBUG] read_val 115
[DEBUG] Register value set correctly: [ 58,  51,  115 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 58 c49 val 0x  78
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 58 c49 val 0x  78
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3de1d
[DEBUG] Initial written value. val 120
[DEBUG] read_val 120
[DEBUG] Register value set correctly: [ 58,  49,  120 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 58 c47 val 0x  74
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 58 c47 val 0x  74
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3dd37
[DEBUG] Initial written value. val 116
[DEBUG] read_val 116
[DEBUG] Register value set correctly: [ 58,  47,  116 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 58 c45 val 0x  83
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 58 c45 val 0x  83
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e0cc
[DEBUG] Initial written value. val 131
[DEBUG] read_val 131
[DEBUG] Register value set correctly: [ 58,  45,  131 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 58 c43 val 0x  75
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 58 c43 val 0x  75
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3dd64
[DEBUG] Initial written value. val 117
[DEBUG] read_val 117
[DEBUG] Register value set correctly: [ 58,  43,  117 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 58 c41 val 0x  85
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 58 c41 val 0x  85
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e17e
[DEBUG] Initial written value. val 133
[DEBUG] read_val 133
[DEBUG] Register value set correctly: [ 58,  41,  133 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 58 c39 val 0x  7b
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 58 c39 val 0x  7b
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3ded2
[DEBUG] Initial written value. val 123
[DEBUG] read_val 123
[DEBUG] Register value set correctly: [ 58,  39,  123 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 58 c37 val 0x  81
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 58 c37 val 0x  81
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e06a
[DEBUG] Initial written value. val 129
[DEBUG] read_val 129
[DEBUG] Register value set correctly: [ 58,  37,  129 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 58 c35 val 0x  88
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 58 c35 val 0x  88
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e207
[DEBUG] Initial written value. val 136
[DEBUG] read_val 136
[DEBUG] Register value set correctly: [ 58,  35,  136 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 58 c33 val 0x  88
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 58 c33 val 0x  88
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e21a
[DEBUG] Initial written value. val 136
[DEBUG] read_val 136
[DEBUG] Register value set correctly: [ 58,  33,  136 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 58 c31 val 0x  8a
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 58 c31 val 0x  8a
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e2b7
[DEBUG] Initial written value. val 138
[DEBUG] read_val 138
[DEBUG] Register value set correctly: [ 58,  31,  138 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 58 c29 val 0x  90
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 58 c29 val 0x  90
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e40b
[DEBUG] Initial written value. val 144
[DEBUG] read_val 144
[DEBUG] Register value set correctly: [ 58,  29,  144 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 58 c27 val 0x  94
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 58 c27 val 0x  94
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e525
[DEBUG] Initial written value. val 148
[DEBUG] read_val 148
[DEBUG] Register value set correctly: [ 58,  27,  148 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 58 c25 val 0x  84
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 58 c25 val 0x  84
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e13b
[DEBUG] Initial written value. val 132
[DEBUG] read_val 132
[DEBUG] Register value set correctly: [ 58,  25,  132 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 58 c23 val 0x  90
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 58 c23 val 0x  90
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e416
[DEBUG] Initial written value. val 144
[DEBUG] read_val 144
[DEBUG] Register value set correctly: [ 58,  23,  144 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 58 c21 val 0x  94
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 58 c21 val 0x  94
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e52e
[DEBUG] Initial written value. val 148
[DEBUG] read_val 148
[DEBUG] Register value set correctly: [ 58,  21,  148 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 58 c19 val 0x  90
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 58 c19 val 0x  90
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e400
[DEBUG] Initial written value. val 144
[DEBUG] read_val 144
[DEBUG] Register value set correctly: [ 58,  19,  144 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 58 c17 val 0x  93
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 58 c17 val 0x  93
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e4d9
[DEBUG] Initial written value. val 147
[DEBUG] read_val 147
[DEBUG] Register value set correctly: [ 58,  17,  147 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 58 c15 val 0x  95
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 58 c15 val 0x  95
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e576
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [ 58,  15,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 58 c13 val 0x  9b
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 58 c13 val 0x  9b
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e6cb
[DEBUG] Initial written value. val 155
[DEBUG] read_val 155
[DEBUG] Register value set correctly: [ 58,  13,  155 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 58 c11 val 0x  a0
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 58 c11 val 0x  a0
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e822
[DEBUG] Initial written value. val 160
[DEBUG] read_val 160
[DEBUG] Register value set correctly: [ 58,  11,  160 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 58 c 9 val 0x  90
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 58 c 9 val 0x  90
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e43a
[DEBUG] Initial written value. val 144
[DEBUG] read_val 144
[DEBUG] Register value set correctly: [ 58,   9,  144 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 58 c 7 val 0x  95
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 58 c 7 val 0x  95
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e551
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [ 58,   7,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 58 c 5 val 0x  99
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 58 c 5 val 0x  99
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e66d
[DEBUG] Initial written value. val 153
[DEBUG] read_val 153
[DEBUG] Register value set correctly: [ 58,   5,  153 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 58 c 3 val 0x  9a
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 58 c 3 val 0x  9a
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e685
[DEBUG] Initial written value. val 154
[DEBUG] read_val 154
[DEBUG] Register value set correctly: [ 58,   3,  154 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 58 c 1 val 0x  96
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 58 c 1 val 0x  96
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e59e
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [ 58,   1,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 58 c67 val 0x  1e
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 58 c67 val 0x  1e
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3c7b3
[DEBUG] Initial written value. val 30
[DEBUG] read_val 30
[DEBUG] Register value set correctly: [ 58,  67,   30 ]
[DEBUG] Return val = 0x00a3c7b8
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 59 c61 val 0x  6c
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 59 c61 val 0x  6c
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3db17
[DEBUG] Initial written value. val 108
[DEBUG] read_val 108
[DEBUG] Register value set correctly: [ 59,  61,  108 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 59 c59 val 0x  6a
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 59 c59 val 0x  6a
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3daae
[DEBUG] Initial written value. val 106
[DEBUG] read_val 106
[DEBUG] Register value set correctly: [ 59,  59,  106 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 59 c57 val 0x  7c
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 59 c57 val 0x  7c
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3df02
[DEBUG] Initial written value. val 124
[DEBUG] read_val 124
[DEBUG] Register value set correctly: [ 59,  57,  124 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 59 c55 val 0x  78
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 59 c55 val 0x  78
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3de1d
[DEBUG] Initial written value. val 120
[DEBUG] read_val 120
[DEBUG] Register value set correctly: [ 59,  55,  120 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 59 c53 val 0x  7c
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 59 c53 val 0x  7c
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3df33
[DEBUG] Initial written value. val 124
[DEBUG] read_val 124
[DEBUG] Register value set correctly: [ 59,  53,  124 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 59 c51 val 0x  71
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 59 c51 val 0x  71
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3dc4a
[DEBUG] Initial written value. val 113
[DEBUG] read_val 113
[DEBUG] Register value set correctly: [ 59,  51,  113 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 59 c49 val 0x  7c
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 59 c49 val 0x  7c
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3df25
[DEBUG] Initial written value. val 124
[DEBUG] read_val 124
[DEBUG] Register value set correctly: [ 59,  49,  124 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 59 c47 val 0x  76
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 59 c47 val 0x  76
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3ddbd
[DEBUG] Initial written value. val 118
[DEBUG] read_val 118
[DEBUG] Register value set correctly: [ 59,  47,  118 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 59 c45 val 0x  7c
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 59 c45 val 0x  7c
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3df14
[DEBUG] Initial written value. val 124
[DEBUG] read_val 124
[DEBUG] Register value set correctly: [ 59,  45,  124 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 59 c43 val 0x  7e
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 59 c43 val 0x  7e
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3dfaf
[DEBUG] Initial written value. val 126
[DEBUG] read_val 126
[DEBUG] Register value set correctly: [ 59,  43,  126 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 59 c41 val 0x  7b
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 59 c41 val 0x  7b
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3dec4
[DEBUG] Initial written value. val 123
[DEBUG] read_val 123
[DEBUG] Register value set correctly: [ 59,  41,  123 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 59 c39 val 0x  8a
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 59 c39 val 0x  8a
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e29b
[DEBUG] Initial written value. val 138
[DEBUG] read_val 138
[DEBUG] Register value set correctly: [ 59,  39,  138 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 59 c37 val 0x  82
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 59 c37 val 0x  82
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e0b3
[DEBUG] Initial written value. val 130
[DEBUG] read_val 130
[DEBUG] Register value set correctly: [ 59,  37,  130 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 59 c35 val 0x  7d
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 59 c35 val 0x  7d
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3df4c
[DEBUG] Initial written value. val 125
[DEBUG] read_val 125
[DEBUG] Register value set correctly: [ 59,  35,  125 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 59 c33 val 0x  85
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 59 c33 val 0x  85
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e163
[DEBUG] Initial written value. val 133
[DEBUG] read_val 133
[DEBUG] Register value set correctly: [ 59,  33,  133 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 59 c31 val 0x  8c
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 59 c31 val 0x  8c
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e33f
[DEBUG] Initial written value. val 140
[DEBUG] read_val 140
[DEBUG] Register value set correctly: [ 59,  31,  140 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 59 c29 val 0x  8c
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 59 c29 val 0x  8c
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e313
[DEBUG] Initial written value. val 140
[DEBUG] read_val 140
[DEBUG] Register value set correctly: [ 59,  29,  140 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 59 c27 val 0x  92
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 59 c27 val 0x  92
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e4ad
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [ 59,  27,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 59 c25 val 0x  92
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 59 c25 val 0x  92
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e481
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [ 59,  25,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 59 c23 val 0x  95
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 59 c23 val 0x  95
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e55a
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [ 59,  23,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 59 c21 val 0x  8c
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 59 c21 val 0x  8c
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e334
[DEBUG] Initial written value. val 140
[DEBUG] read_val 140
[DEBUG] Register value set correctly: [ 59,  21,  140 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 59 c19 val 0x  98
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 59 c19 val 0x  98
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e60f
[DEBUG] Initial written value. val 152
[DEBUG] read_val 152
[DEBUG] Register value set correctly: [ 59,  19,  152 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 59 c17 val 0x  92
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 59 c17 val 0x  92
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e4a6
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [ 59,  17,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 59 c15 val 0x  95
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 59 c15 val 0x  95
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e57d
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [ 59,  15,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 59 c13 val 0x  98
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 59 c13 val 0x  98
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e612
[DEBUG] Initial written value. val 152
[DEBUG] read_val 152
[DEBUG] Register value set correctly: [ 59,  13,  152 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 59 c11 val 0x  a1
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 59 c11 val 0x  a1
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e86c
[DEBUG] Initial written value. val 161
[DEBUG] read_val 161
[DEBUG] Register value set correctly: [ 59,  11,  161 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 59 c 9 val 0x  94
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 59 c 9 val 0x  94
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e502
[DEBUG] Initial written value. val 148
[DEBUG] read_val 148
[DEBUG] Register value set correctly: [ 59,   9,  148 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 59 c 7 val 0x  a6
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 59 c 7 val 0x  a6
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e99b
[DEBUG] Initial written value. val 166
[DEBUG] read_val 166
[DEBUG] Register value set correctly: [ 59,   7,  166 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 59 c 5 val 0x  a1
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 59 c 5 val 0x  a1
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e871
[DEBUG] Initial written value. val 161
[DEBUG] read_val 161
[DEBUG] Register value set correctly: [ 59,   5,  161 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 59 c 3 val 0x  93
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 59 c 3 val 0x  93
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e4cf
[DEBUG] Initial written value. val 147
[DEBUG] read_val 147
[DEBUG] Register value set correctly: [ 59,   3,  147 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 59 c 1 val 0x  a3
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 59 c 1 val 0x  a3
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e8e6
[DEBUG] Initial written value. val 163
[DEBUG] read_val 163
[DEBUG] Register value set correctly: [ 59,   1,  163 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 59 c67 val 0x  17
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 59 c67 val 0x  17
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c5f9
[DEBUG] Initial written value. val 23
[DEBUG] read_val 23
[DEBUG] Register value set correctly: [ 59,  67,   23 ]
[DEBUG] Return val = 0x00a3c5c3
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 60 c61 val 0x  6c
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 60 c61 val 0x  6c
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3db1c
[DEBUG] Initial written value. val 108
[DEBUG] read_val 108
[DEBUG] Register value set correctly: [ 60,  61,  108 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 60 c59 val 0x  68
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 60 c59 val 0x  68
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3da32
[DEBUG] Initial written value. val 104
[DEBUG] read_val 104
[DEBUG] Register value set correctly: [ 60,  59,  104 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 60 c57 val 0x  73
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 60 c57 val 0x  73
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3dccb
[DEBUG] Initial written value. val 115
[DEBUG] read_val 115
[DEBUG] Register value set correctly: [ 60,  57,  115 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 60 c55 val 0x  7d
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 60 c55 val 0x  7d
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3df60
[DEBUG] Initial written value. val 125
[DEBUG] read_val 125
[DEBUG] Register value set correctly: [ 60,  55,  125 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 60 c53 val 0x  78
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 60 c53 val 0x  78
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3de3a
[DEBUG] Initial written value. val 120
[DEBUG] read_val 120
[DEBUG] Register value set correctly: [ 60,  53,  120 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 60 c51 val 0x  6b
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 60 c51 val 0x  6b
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3dad1
[DEBUG] Initial written value. val 107
[DEBUG] read_val 107
[DEBUG] Register value set correctly: [ 60,  51,  107 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 60 c49 val 0x  7e
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 60 c49 val 0x  7e
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3dfaf
[DEBUG] Initial written value. val 126
[DEBUG] read_val 126
[DEBUG] Register value set correctly: [ 60,  49,  126 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 60 c47 val 0x  6c
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 60 c47 val 0x  6c
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3db01
[DEBUG] Initial written value. val 108
[DEBUG] read_val 108
[DEBUG] Register value set correctly: [ 60,  47,  108 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 60 c45 val 0x  84
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 60 c45 val 0x  84
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e11c
[DEBUG] Initial written value. val 132
[DEBUG] read_val 132
[DEBUG] Register value set correctly: [ 60,  45,  132 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 60 c43 val 0x  72
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 60 c43 val 0x  72
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3dcb4
[DEBUG] Initial written value. val 114
[DEBUG] read_val 114
[DEBUG] Register value set correctly: [ 60,  43,  114 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 60 c41 val 0x  82
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 60 c41 val 0x  82
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e089
[DEBUG] Initial written value. val 130
[DEBUG] read_val 130
[DEBUG] Register value set correctly: [ 60,  41,  130 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 60 c39 val 0x  88
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 60 c39 val 0x  88
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e220
[DEBUG] Initial written value. val 136
[DEBUG] read_val 136
[DEBUG] Register value set correctly: [ 60,  39,  136 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 60 c37 val 0x  7b
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 60 c37 val 0x  7b
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3defe
[DEBUG] Initial written value. val 123
[DEBUG] read_val 123
[DEBUG] Register value set correctly: [ 60,  37,  123 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 60 c35 val 0x  8c
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 60 c35 val 0x  8c
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e313
[DEBUG] Initial written value. val 140
[DEBUG] read_val 140
[DEBUG] Register value set correctly: [ 60,  35,  140 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 60 c33 val 0x  8b
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 60 c33 val 0x  8b
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e2ef
[DEBUG] Initial written value. val 139
[DEBUG] read_val 139
[DEBUG] Register value set correctly: [ 60,  33,  139 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 60 c31 val 0x  84
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 60 c31 val 0x  84
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e101
[DEBUG] Initial written value. val 132
[DEBUG] read_val 132
[DEBUG] Register value set correctly: [ 60,  31,  132 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 60 c29 val 0x  82
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 60 c29 val 0x  82
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e09f
[DEBUG] Initial written value. val 130
[DEBUG] read_val 130
[DEBUG] Register value set correctly: [ 60,  29,  130 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 60 c27 val 0x  98
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 60 c27 val 0x  98
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e635
[DEBUG] Initial written value. val 152
[DEBUG] read_val 152
[DEBUG] Register value set correctly: [ 60,  27,  152 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 60 c25 val 0x  89
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 60 c25 val 0x  89
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e249
[DEBUG] Initial written value. val 137
[DEBUG] read_val 137
[DEBUG] Register value set correctly: [ 60,  25,  137 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 60 c23 val 0x  8b
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 60 c23 val 0x  8b
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e2e4
[DEBUG] Initial written value. val 139
[DEBUG] read_val 139
[DEBUG] Register value set correctly: [ 60,  23,  139 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 60 c21 val 0x  99
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 60 c21 val 0x  99
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e67b
[DEBUG] Initial written value. val 153
[DEBUG] read_val 153
[DEBUG] Register value set correctly: [ 60,  21,  153 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 60 c19 val 0x  98
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 60 c19 val 0x  98
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e612
[DEBUG] Initial written value. val 152
[DEBUG] read_val 152
[DEBUG] Register value set correctly: [ 60,  19,  152 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 60 c17 val 0x  93
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 60 c17 val 0x  93
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e4e8
[DEBUG] Initial written value. val 147
[DEBUG] read_val 147
[DEBUG] Register value set correctly: [ 60,  17,  147 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 60 c15 val 0x  9d
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 60 c15 val 0x  9d
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e743
[DEBUG] Initial written value. val 157
[DEBUG] read_val 157
[DEBUG] Register value set correctly: [ 60,  15,  157 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 60 c13 val 0x  98
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 60 c13 val 0x  98
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e619
[DEBUG] Initial written value. val 152
[DEBUG] read_val 152
[DEBUG] Register value set correctly: [ 60,  13,  152 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 60 c11 val 0x  96
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 60 c11 val 0x  96
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e5b2
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [ 60,  11,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 60 c 9 val 0x  88
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 60 c 9 val 0x  88
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e20c
[DEBUG] Initial written value. val 136
[DEBUG] read_val 136
[DEBUG] Register value set correctly: [ 60,   9,  136 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 60 c 7 val 0x  98
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 60 c 7 val 0x  98
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e623
[DEBUG] Initial written value. val 152
[DEBUG] read_val 152
[DEBUG] Register value set correctly: [ 60,   7,  152 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 60 c 5 val 0x  98
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 60 c 5 val 0x  98
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e63e
[DEBUG] Initial written value. val 152
[DEBUG] read_val 152
[DEBUG] Register value set correctly: [ 60,   5,  152 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 60 c 3 val 0x  a2
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 60 c 3 val 0x  a2
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e892
[DEBUG] Initial written value. val 162
[DEBUG] read_val 162
[DEBUG] Register value set correctly: [ 60,   3,  162 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 60 c 1 val 0x  96
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 60 c 1 val 0x  96
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e5af
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [ 60,   1,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 60 c67 val 0x  22
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 60 c67 val 0x  22
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3c881
[DEBUG] Initial written value. val 34
[DEBUG] read_val 34
[DEBUG] Register value set correctly: [ 60,  67,   34 ]
[DEBUG] Return val = 0x00a3c88a
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 61 c61 val 0x  69
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 61 c61 val 0x  69
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3da61
[DEBUG] Initial written value. val 105
[DEBUG] read_val 105
[DEBUG] Register value set correctly: [ 61,  61,  105 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 61 c59 val 0x  6c
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 61 c59 val 0x  6c
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3db3b
[DEBUG] Initial written value. val 108
[DEBUG] read_val 108
[DEBUG] Register value set correctly: [ 61,  59,  108 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 61 c57 val 0x  7c
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 61 c57 val 0x  7c
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3df14
[DEBUG] Initial written value. val 124
[DEBUG] read_val 124
[DEBUG] Register value set correctly: [ 61,  57,  124 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 61 c55 val 0x  75
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 61 c55 val 0x  75
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3dd6f
[DEBUG] Initial written value. val 117
[DEBUG] read_val 117
[DEBUG] Register value set correctly: [ 61,  55,  117 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 61 c53 val 0x  77
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 61 c53 val 0x  77
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3ddc2
[DEBUG] Initial written value. val 119
[DEBUG] read_val 119
[DEBUG] Register value set correctly: [ 61,  53,  119 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 61 c51 val 0x  7c
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 61 c51 val 0x  7c
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3df1f
[DEBUG] Initial written value. val 124
[DEBUG] read_val 124
[DEBUG] Register value set correctly: [ 61,  51,  124 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 61 c49 val 0x  82
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 61 c49 val 0x  82
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e0b3
[DEBUG] Initial written value. val 130
[DEBUG] read_val 130
[DEBUG] Register value set correctly: [ 61,  49,  130 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 61 c47 val 0x  81
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 61 c47 val 0x  81
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e04d
[DEBUG] Initial written value. val 129
[DEBUG] read_val 129
[DEBUG] Register value set correctly: [ 61,  47,  129 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 61 c45 val 0x  8a
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 61 c45 val 0x  8a
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e2a1
[DEBUG] Initial written value. val 138
[DEBUG] read_val 138
[DEBUG] Register value set correctly: [ 61,  45,  138 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 61 c43 val 0x  7d
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 61 c43 val 0x  7d
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3df7d
[DEBUG] Initial written value. val 125
[DEBUG] read_val 125
[DEBUG] Register value set correctly: [ 61,  43,  125 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 61 c41 val 0x  81
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 61 c41 val 0x  81
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e050
[DEBUG] Initial written value. val 129
[DEBUG] read_val 129
[DEBUG] Register value set correctly: [ 61,  41,  129 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 61 c39 val 0x  86
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 61 c39 val 0x  86
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e1ac
[DEBUG] Initial written value. val 134
[DEBUG] read_val 134
[DEBUG] Register value set correctly: [ 61,  39,  134 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 61 c37 val 0x  88
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 61 c37 val 0x  88
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e207
[DEBUG] Initial written value. val 136
[DEBUG] read_val 136
[DEBUG] Register value set correctly: [ 61,  37,  136 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 61 c35 val 0x  82
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 61 c35 val 0x  82
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e09f
[DEBUG] Initial written value. val 130
[DEBUG] read_val 130
[DEBUG] Register value set correctly: [ 61,  35,  130 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 61 c33 val 0x  82
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 61 c33 val 0x  82
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e0b3
[DEBUG] Initial written value. val 130
[DEBUG] read_val 130
[DEBUG] Register value set correctly: [ 61,  33,  130 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 61 c31 val 0x  8b
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 61 c31 val 0x  8b
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e2c8
[DEBUG] Initial written value. val 139
[DEBUG] read_val 139
[DEBUG] Register value set correctly: [ 61,  31,  139 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 61 c29 val 0x  86
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 61 c29 val 0x  86
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e1a7
[DEBUG] Initial written value. val 134
[DEBUG] read_val 134
[DEBUG] Register value set correctly: [ 61,  29,  134 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 61 c27 val 0x  85
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 61 c27 val 0x  85
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e17e
[DEBUG] Initial written value. val 133
[DEBUG] read_val 133
[DEBUG] Register value set correctly: [ 61,  27,  133 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 61 c25 val 0x  96
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 61 c25 val 0x  96
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e595
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [ 61,  25,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 61 c23 val 0x  92
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 61 c23 val 0x  92
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e4ad
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [ 61,  23,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 61 c21 val 0x  90
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 61 c21 val 0x  90
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e400
[DEBUG] Initial written value. val 144
[DEBUG] read_val 144
[DEBUG] Register value set correctly: [ 61,  21,  144 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 61 c19 val 0x  9d
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 61 c19 val 0x  9d
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e75e
[DEBUG] Initial written value. val 157
[DEBUG] read_val 157
[DEBUG] Register value set correctly: [ 61,  19,  157 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 61 c17 val 0x  91
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 61 c17 val 0x  91
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e474
[DEBUG] Initial written value. val 145
[DEBUG] read_val 145
[DEBUG] Register value set correctly: [ 61,  17,  145 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 61 c15 val 0x  9b
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 61 c15 val 0x  9b
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e6cb
[DEBUG] Initial written value. val 155
[DEBUG] read_val 155
[DEBUG] Register value set correctly: [ 61,  15,  155 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 61 c13 val 0x  95
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 61 c13 val 0x  95
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e560
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [ 61,  13,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 61 c11 val 0x  97
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 61 c11 val 0x  97
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e5fc
[DEBUG] Initial written value. val 151
[DEBUG] read_val 151
[DEBUG] Register value set correctly: [ 61,  11,  151 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 61 c 9 val 0x  98
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 61 c 9 val 0x  98
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e612
[DEBUG] Initial written value. val 152
[DEBUG] read_val 152
[DEBUG] Register value set correctly: [ 61,   9,  152 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 61 c 7 val 0x  93
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 61 c 7 val 0x  93
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e4e8
[DEBUG] Initial written value. val 147
[DEBUG] read_val 147
[DEBUG] Register value set correctly: [ 61,   7,  147 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 61 c 5 val 0x  98
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 61 c 5 val 0x  98
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e604
[DEBUG] Initial written value. val 152
[DEBUG] read_val 152
[DEBUG] Register value set correctly: [ 61,   5,  152 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 61 c 3 val 0x  93
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 61 c 3 val 0x  93
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e4d9
[DEBUG] Initial written value. val 147
[DEBUG] read_val 147
[DEBUG] Register value set correctly: [ 61,   3,  147 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 61 c 1 val 0x  a1
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 61 c 1 val 0x  a1
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e871
[DEBUG] Initial written value. val 161
[DEBUG] read_val 161
[DEBUG] Register value set correctly: [ 61,   1,  161 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 61 c67 val 0x  20
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 61 c67 val 0x  20
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3c80b
[DEBUG] Initial written value. val 32
[DEBUG] read_val 32
[DEBUG] Register value set correctly: [ 61,  67,   32 ]
[DEBUG] Return val = 0x00a3c816
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 62 c61 val 0x  99
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 62 c61 val 0x  99
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e66d
[DEBUG] Initial written value. val 153
[DEBUG] read_val 153
[DEBUG] Register value set correctly: [ 62,  61,  153 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 62 c59 val 0x  12
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 62 c59 val 0x  12
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3c484
[DEBUG] Initial written value. val 18
[DEBUG] read_val 18
[DEBUG] Register value set correctly: [ 62,  59,   18 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 62 c57 val 0x  9f
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 62 c57 val 0x  9f
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e7df
[DEBUG] Initial written value. val 159
[DEBUG] read_val 159
[DEBUG] Register value set correctly: [ 62,  57,  159 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 62 c55 val 0x  12
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 62 c55 val 0x  12
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3c4b5
[DEBUG] Initial written value. val 18
[DEBUG] read_val 18
[DEBUG] Register value set correctly: [ 62,  55,   18 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 62 c53 val 0x  a9
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 62 c53 val 0x  a9
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3ea4f
[DEBUG] Initial written value. val 169
[DEBUG] read_val 169
[DEBUG] Register value set correctly: [ 62,  53,  169 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 62 c51 val 0x  a9
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 62 c51 val 0x  a9
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3ea63
[DEBUG] Initial written value. val 169
[DEBUG] read_val 169
[DEBUG] Register value set correctly: [ 62,  51,  169 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 62 c49 val 0x  12
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 62 c49 val 0x  12
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3c4be
[DEBUG] Initial written value. val 18
[DEBUG] read_val 18
[DEBUG] Register value set correctly: [ 62,  49,   18 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 62 c47 val 0x  12
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 62 c47 val 0x  12
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3c492
[DEBUG] Initial written value. val 18
[DEBUG] read_val 18
[DEBUG] Register value set correctly: [ 62,  47,   18 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 62 c45 val 0x  ad
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 62 c45 val 0x  ad
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3eb6a
[DEBUG] Initial written value. val 173
[DEBUG] read_val 173
[DEBUG] Register value set correctly: [ 62,  45,  173 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 62 c43 val 0x  12
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 62 c43 val 0x  12
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3c484
[DEBUG] Initial written value. val 18
[DEBUG] read_val 18
[DEBUG] Register value set correctly: [ 62,  43,   18 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 62 c41 val 0x  12
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 62 c41 val 0x  12
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3c499
[DEBUG] Initial written value. val 18
[DEBUG] read_val 18
[DEBUG] Register value set correctly: [ 62,  41,   18 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 62 c39 val 0x  12
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 62 c39 val 0x  12
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3c4b5
[DEBUG] Initial written value. val 18
[DEBUG] read_val 18
[DEBUG] Register value set correctly: [ 62,  39,   18 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 62 c37 val 0x  12
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 62 c37 val 0x  12
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3c48f
[DEBUG] Initial written value. val 18
[DEBUG] read_val 18
[DEBUG] Register value set correctly: [ 62,  37,   18 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 62 c35 val 0x  12
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 62 c35 val 0x  12
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3c4a3
[DEBUG] Initial written value. val 18
[DEBUG] read_val 18
[DEBUG] Register value set correctly: [ 62,  35,   18 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 62 c33 val 0x  12
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 62 c33 val 0x  12
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c4be
[DEBUG] Initial written value. val 18
[DEBUG] read_val 18
[DEBUG] Register value set correctly: [ 62,  33,   18 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 62 c31 val 0x  12
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 62 c31 val 0x  12
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3c492
[DEBUG] Initial written value. val 18
[DEBUG] read_val 18
[DEBUG] Register value set correctly: [ 62,  31,   18 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 62 c29 val 0x  12
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 62 c29 val 0x  12
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3c4a8
[DEBUG] Initial written value. val 18
[DEBUG] read_val 18
[DEBUG] Register value set correctly: [ 62,  29,   18 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 62 c27 val 0x  12
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 62 c27 val 0x  12
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3c484
[DEBUG] Initial written value. val 18
[DEBUG] read_val 18
[DEBUG] Register value set correctly: [ 62,  27,   18 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 62 c25 val 0x  12
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 62 c25 val 0x  12
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3c499
[DEBUG] Initial written value. val 18
[DEBUG] read_val 18
[DEBUG] Register value set correctly: [ 62,  25,   18 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 62 c23 val 0x  12
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 62 c23 val 0x  12
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3c4b5
[DEBUG] Initial written value. val 18
[DEBUG] read_val 18
[DEBUG] Register value set correctly: [ 62,  23,   18 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 62 c21 val 0x  12
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 62 c21 val 0x  12
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3c48f
[DEBUG] Initial written value. val 18
[DEBUG] read_val 18
[DEBUG] Register value set correctly: [ 62,  21,   18 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 62 c19 val 0x  12
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 62 c19 val 0x  12
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3c4a3
[DEBUG] Initial written value. val 18
[DEBUG] read_val 18
[DEBUG] Register value set correctly: [ 62,  19,   18 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 62 c17 val 0x  12
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 62 c17 val 0x  12
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3c4be
[DEBUG] Initial written value. val 18
[DEBUG] read_val 18
[DEBUG] Register value set correctly: [ 62,  17,   18 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 62 c15 val 0x  12
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 62 c15 val 0x  12
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3c492
[DEBUG] Initial written value. val 18
[DEBUG] read_val 18
[DEBUG] Register value set correctly: [ 62,  15,   18 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 62 c13 val 0x  12
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 62 c13 val 0x  12
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3c4a8
[DEBUG] Initial written value. val 18
[DEBUG] read_val 18
[DEBUG] Register value set correctly: [ 62,  13,   18 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 62 c11 val 0x  12
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 62 c11 val 0x  12
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3c484
[DEBUG] Initial written value. val 18
[DEBUG] read_val 18
[DEBUG] Register value set correctly: [ 62,  11,   18 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 62 c 9 val 0x  12
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 62 c 9 val 0x  12
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3c499
[DEBUG] Initial written value. val 18
[DEBUG] read_val 18
[DEBUG] Register value set correctly: [ 62,   9,   18 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 62 c 7 val 0x  12
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 62 c 7 val 0x  12
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3c4b5
[DEBUG] Initial written value. val 18
[DEBUG] read_val 18
[DEBUG] Register value set correctly: [ 62,   7,   18 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 62 c 5 val 0x  12
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 62 c 5 val 0x  12
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3c48f
[DEBUG] Initial written value. val 18
[DEBUG] read_val 18
[DEBUG] Register value set correctly: [ 62,   5,   18 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 62 c 3 val 0x  12
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 62 c 3 val 0x  12
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3c4a3
[DEBUG] Initial written value. val 18
[DEBUG] read_val 18
[DEBUG] Register value set correctly: [ 62,   3,   18 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 62 c 1 val 0x  12
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 62 c 1 val 0x  12
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c4be
[DEBUG] Initial written value. val 18
[DEBUG] read_val 18
[DEBUG] Register value set correctly: [ 62,   1,   18 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 62 c67 val 0x  3a
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 62 c67 val 0x  3a
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3ce90
[DEBUG] Initial written value. val 58
[DEBUG] read_val 58
[DEBUG] Register value set correctly: [ 62,  67,   58 ]
[DEBUG] Return val = 0x00a3ce9b
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 63 c61 val 0x  7a
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 63 c61 val 0x  7a
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3deb0
[DEBUG] Initial written value. val 122
[DEBUG] read_val 122
[DEBUG] Register value set correctly: [ 63,  61,  122 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 63 c59 val 0x  75
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 63 c59 val 0x  75
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3dd48
[DEBUG] Initial written value. val 117
[DEBUG] read_val 117
[DEBUG] Register value set correctly: [ 63,  59,  117 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 63 c57 val 0x  74
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 63 c57 val 0x  74
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3dd21
[DEBUG] Initial written value. val 116
[DEBUG] read_val 116
[DEBUG] Register value set correctly: [ 63,  57,  116 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 63 c55 val 0x  5d
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 63 c55 val 0x  5d
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3d77b
[DEBUG] Initial written value. val 93
[DEBUG] read_val 93
[DEBUG] Register value set correctly: [ 63,  55,   93 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 63 c53 val 0x  81
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 63 c53 val 0x  81
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e050
[DEBUG] Initial written value. val 129
[DEBUG] read_val 129
[DEBUG] Register value set correctly: [ 63,  53,  129 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 63 c51 val 0x  79
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 63 c51 val 0x  79
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3de69
[DEBUG] Initial written value. val 121
[DEBUG] read_val 121
[DEBUG] Register value set correctly: [ 63,  51,  121 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 63 c49 val 0x  76
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 63 c49 val 0x  76
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3dd87
[DEBUG] Initial written value. val 118
[DEBUG] read_val 118
[DEBUG] Register value set correctly: [ 63,  49,  118 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 63 c47 val 0x  82
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 63 c47 val 0x  82
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e09f
[DEBUG] Initial written value. val 130
[DEBUG] read_val 130
[DEBUG] Register value set correctly: [ 63,  47,  130 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 63 c45 val 0x  79
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 63 c45 val 0x  79
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3de74
[DEBUG] Initial written value. val 121
[DEBUG] read_val 121
[DEBUG] Register value set correctly: [ 63,  45,  121 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 63 c43 val 0x  78
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 63 c43 val 0x  78
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3de0b
[DEBUG] Initial written value. val 120
[DEBUG] read_val 120
[DEBUG] Register value set correctly: [ 63,  43,  120 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 63 c41 val 0x  77
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 63 c41 val 0x  77
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3dde5
[DEBUG] Initial written value. val 119
[DEBUG] read_val 119
[DEBUG] Register value set correctly: [ 63,  41,  119 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 63 c39 val 0x  8a
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 63 c39 val 0x  8a
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e2bc
[DEBUG] Initial written value. val 138
[DEBUG] read_val 138
[DEBUG] Register value set correctly: [ 63,  39,  138 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 63 c37 val 0x  7d
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 63 c37 val 0x  7d
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3df51
[DEBUG] Initial written value. val 125
[DEBUG] read_val 125
[DEBUG] Register value set correctly: [ 63,  37,  125 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 63 c35 val 0x  86
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 63 c35 val 0x  86
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e1ac
[DEBUG] Initial written value. val 134
[DEBUG] read_val 134
[DEBUG] Register value set correctly: [ 63,  35,  134 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 63 c33 val 0x  8a
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 63 c33 val 0x  8a
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e286
[DEBUG] Initial written value. val 138
[DEBUG] read_val 138
[DEBUG] Register value set correctly: [ 63,  33,  138 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 63 c31 val 0x  86
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 63 c31 val 0x  86
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e19d
[DEBUG] Initial written value. val 134
[DEBUG] read_val 134
[DEBUG] Register value set correctly: [ 63,  31,  134 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 63 c29 val 0x  93
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 63 c29 val 0x  93
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e4f5
[DEBUG] Initial written value. val 147
[DEBUG] read_val 147
[DEBUG] Register value set correctly: [ 63,  29,  147 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 63 c27 val 0x  95
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 63 c27 val 0x  95
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e54c
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [ 63,  27,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 63 c25 val 0x  8c
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 63 c25 val 0x  8c
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e322
[DEBUG] Initial written value. val 140
[DEBUG] read_val 140
[DEBUG] Register value set correctly: [ 63,  25,  140 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 63 c23 val 0x  90
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 63 c23 val 0x  90
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e43a
[DEBUG] Initial written value. val 144
[DEBUG] read_val 144
[DEBUG] Register value set correctly: [ 63,  23,  144 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 63 c21 val 0x  a4
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 63 c21 val 0x  a4
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e911
[DEBUG] Initial written value. val 164
[DEBUG] read_val 164
[DEBUG] Register value set correctly: [ 63,  21,  164 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 63 c19 val 0x  99
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 63 c19 val 0x  99
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e66d
[DEBUG] Initial written value. val 153
[DEBUG] read_val 153
[DEBUG] Register value set correctly: [ 63,  19,  153 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 63 c17 val 0x  92
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 63 c17 val 0x  92
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e481
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [ 63,  17,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 63 c15 val 0x  91
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 63 c15 val 0x  91
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e458
[DEBUG] Initial written value. val 145
[DEBUG] read_val 145
[DEBUG] Register value set correctly: [ 63,  15,  145 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 63 c13 val 0x  94
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 63 c13 val 0x  94
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e533
[DEBUG] Initial written value. val 148
[DEBUG] read_val 148
[DEBUG] Register value set correctly: [ 63,  13,  148 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 63 c11 val 0x  9b
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 63 c11 val 0x  9b
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e6cb
[DEBUG] Initial written value. val 155
[DEBUG] read_val 155
[DEBUG] Register value set correctly: [ 63,  11,  155 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 63 c 9 val 0x  95
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 63 c 9 val 0x  95
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e560
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [ 63,   9,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 63 c 7 val 0x  9c
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 63 c 7 val 0x  9c
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e73c
[DEBUG] Initial written value. val 156
[DEBUG] read_val 156
[DEBUG] Register value set correctly: [ 63,   7,  156 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 63 c 5 val 0x  9a
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 63 c 5 val 0x  9a
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e693
[DEBUG] Initial written value. val 154
[DEBUG] read_val 154
[DEBUG] Register value set correctly: [ 63,   5,  154 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 63 c 3 val 0x  9c
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 63 c 3 val 0x  9c
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e72a
[DEBUG] Initial written value. val 156
[DEBUG] read_val 156
[DEBUG] Register value set correctly: [ 63,   3,  156 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 63 c 1 val 0x  93
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 63 c 1 val 0x  93
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e4c4
[DEBUG] Initial written value. val 147
[DEBUG] read_val 147
[DEBUG] Register value set correctly: [ 63,   1,  147 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 63 c67 val 0x  1c
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 63 c67 val 0x  1c
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3c71e
[DEBUG] Initial written value. val 28
[DEBUG] read_val 28
[DEBUG] Register value set correctly: [ 63,  67,   28 ]
[DEBUG] Return val = 0x00a3c724
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 64 c61 val 0x  75
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 64 c61 val 0x  75
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3dd79
[DEBUG] Initial written value. val 117
[DEBUG] read_val 117
[DEBUG] Register value set correctly: [ 64,  61,  117 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 64 c59 val 0x  72
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 64 c59 val 0x  72
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3dc93
[DEBUG] Initial written value. val 114
[DEBUG] read_val 114
[DEBUG] Register value set correctly: [ 64,  59,  114 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 64 c57 val 0x  79
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 64 c57 val 0x  79
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3de69
[DEBUG] Initial written value. val 121
[DEBUG] read_val 121
[DEBUG] Register value set correctly: [ 64,  57,  121 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 64 c55 val 0x  79
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 64 c55 val 0x  79
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3de45
[DEBUG] Initial written value. val 121
[DEBUG] read_val 121
[DEBUG] Register value set correctly: [ 64,  55,  121 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 64 c53 val 0x  77
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 64 c53 val 0x  77
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3dddf
[DEBUG] Initial written value. val 119
[DEBUG] read_val 119
[DEBUG] Register value set correctly: [ 64,  53,  119 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 64 c51 val 0x  7c
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 64 c51 val 0x  7c
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3df33
[DEBUG] Initial written value. val 124
[DEBUG] read_val 124
[DEBUG] Register value set correctly: [ 64,  51,  124 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 64 c49 val 0x  6b
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 64 c49 val 0x  6b
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3dacc
[DEBUG] Initial written value. val 107
[DEBUG] read_val 107
[DEBUG] Register value set correctly: [ 64,  49,  107 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 64 c47 val 0x  78
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 64 c47 val 0x  78
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3de27
[DEBUG] Initial written value. val 120
[DEBUG] read_val 120
[DEBUG] Register value set correctly: [ 64,  47,  120 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 64 c45 val 0x  81
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 64 c45 val 0x  81
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e07c
[DEBUG] Initial written value. val 129
[DEBUG] read_val 129
[DEBUG] Register value set correctly: [ 64,  45,  129 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 64 c43 val 0x  84
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 64 c43 val 0x  84
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e117
[DEBUG] Initial written value. val 132
[DEBUG] read_val 132
[DEBUG] Register value set correctly: [ 64,  43,  132 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 64 c41 val 0x  74
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 64 c41 val 0x  74
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3dd2a
[DEBUG] Initial written value. val 116
[DEBUG] read_val 116
[DEBUG] Register value set correctly: [ 64,  41,  116 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 64 c39 val 0x  7d
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 64 c39 val 0x  7d
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3df47
[DEBUG] Initial written value. val 125
[DEBUG] read_val 125
[DEBUG] Register value set correctly: [ 64,  39,  125 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 64 c37 val 0x  7a
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 64 c37 val 0x  7a
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3de9c
[DEBUG] Initial written value. val 122
[DEBUG] read_val 122
[DEBUG] Register value set correctly: [ 64,  37,  122 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 64 c35 val 0x  81
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 64 c35 val 0x  81
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e077
[DEBUG] Initial written value. val 129
[DEBUG] read_val 129
[DEBUG] Register value set correctly: [ 64,  35,  129 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 64 c33 val 0x  8b
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 64 c33 val 0x  8b
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e2c8
[DEBUG] Initial written value. val 139
[DEBUG] read_val 139
[DEBUG] Register value set correctly: [ 64,  33,  139 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 64 c31 val 0x  90
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 64 c31 val 0x  90
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e427
[DEBUG] Initial written value. val 144
[DEBUG] read_val 144
[DEBUG] Register value set correctly: [ 64,  31,  144 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 64 c29 val 0x  88
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 64 c29 val 0x  88
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e23d
[DEBUG] Initial written value. val 136
[DEBUG] read_val 136
[DEBUG] Register value set correctly: [ 64,  29,  136 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 64 c27 val 0x  87
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 64 c27 val 0x  87
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e1d3
[DEBUG] Initial written value. val 135
[DEBUG] read_val 135
[DEBUG] Register value set correctly: [ 64,  27,  135 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 64 c25 val 0x  98
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 64 c25 val 0x  98
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e628
[DEBUG] Initial written value. val 152
[DEBUG] read_val 152
[DEBUG] Register value set correctly: [ 64,  25,  152 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 64 c23 val 0x  87
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 64 c23 val 0x  87
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e1c5
[DEBUG] Initial written value. val 135
[DEBUG] read_val 135
[DEBUG] Register value set correctly: [ 64,  23,  135 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 64 c21 val 0x  83
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 64 c21 val 0x  83
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e0da
[DEBUG] Initial written value. val 131
[DEBUG] read_val 131
[DEBUG] Register value set correctly: [ 64,  21,  131 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 64 c19 val 0x  95
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 64 c19 val 0x  95
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e576
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [ 64,  19,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 64 c17 val 0x  91
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 64 c17 val 0x  91
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e44e
[DEBUG] Initial written value. val 145
[DEBUG] read_val 145
[DEBUG] Register value set correctly: [ 64,  17,  145 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 64 c15 val 0x  96
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 64 c15 val 0x  96
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e5a4
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [ 64,  15,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 64 c13 val 0x  89
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 64 c13 val 0x  89
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e278
[DEBUG] Initial written value. val 137
[DEBUG] read_val 137
[DEBUG] Register value set correctly: [ 64,  13,  137 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 64 c11 val 0x  93
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 64 c11 val 0x  93
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e4d2
[DEBUG] Initial written value. val 147
[DEBUG] read_val 147
[DEBUG] Register value set correctly: [ 64,  11,  147 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 64 c 9 val 0x  91
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 64 c 9 val 0x  91
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e469
[DEBUG] Initial written value. val 145
[DEBUG] read_val 145
[DEBUG] Register value set correctly: [ 64,   9,  145 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 64 c 7 val 0x  98
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 64 c 7 val 0x  98
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e604
[DEBUG] Initial written value. val 152
[DEBUG] read_val 152
[DEBUG] Register value set correctly: [ 64,   7,  152 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 64 c 5 val 0x  a4
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 64 c 5 val 0x  a4
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e91a
[DEBUG] Initial written value. val 164
[DEBUG] read_val 164
[DEBUG] Register value set correctly: [ 64,   5,  164 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 64 c 3 val 0x  95
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 64 c 3 val 0x  95
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e576
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [ 64,   3,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 64 c 1 val 0x  95
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 64 c 1 val 0x  95
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e54c
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [ 64,   1,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 64 c67 val 0x  14
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 64 c67 val 0x  14
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3c520
[DEBUG] Initial written value. val 20
[DEBUG] read_val 20
[DEBUG] Register value set correctly: [ 64,  67,   20 ]
[DEBUG] Return val = 0x00a3c52b
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 65 c61 val 0x  70
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 65 c61 val 0x  70
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3dc04
[DEBUG] Initial written value. val 112
[DEBUG] read_val 112
[DEBUG] Register value set correctly: [ 65,  61,  112 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 65 c59 val 0x  77
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 65 c59 val 0x  77
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3dddf
[DEBUG] Initial written value. val 119
[DEBUG] read_val 119
[DEBUG] Register value set correctly: [ 65,  59,  119 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 65 c57 val 0x  6c
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 65 c57 val 0x  6c
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3db30
[DEBUG] Initial written value. val 108
[DEBUG] read_val 108
[DEBUG] Register value set correctly: [ 65,  57,  108 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 65 c55 val 0x  77
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 65 c55 val 0x  77
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3ddc9
[DEBUG] Initial written value. val 119
[DEBUG] read_val 119
[DEBUG] Register value set correctly: [ 65,  55,  119 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 65 c53 val 0x  7a
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 65 c53 val 0x  7a
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3dea6
[DEBUG] Initial written value. val 122
[DEBUG] read_val 122
[DEBUG] Register value set correctly: [ 65,  53,  122 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 65 c51 val 0x  74
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 65 c51 val 0x  74
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3dd3c
[DEBUG] Initial written value. val 116
[DEBUG] read_val 116
[DEBUG] Register value set correctly: [ 65,  51,  116 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 65 c49 val 0x  79
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 65 c49 val 0x  79
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3de53
[DEBUG] Initial written value. val 121
[DEBUG] read_val 121
[DEBUG] Register value set correctly: [ 65,  49,  121 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 65 c47 val 0x  78
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 65 c47 val 0x  78
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3de2c
[DEBUG] Initial written value. val 120
[DEBUG] read_val 120
[DEBUG] Register value set correctly: [ 65,  47,  120 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 65 c45 val 0x  80
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 65 c45 val 0x  80
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e003
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [ 65,  45,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 65 c43 val 0x  8b
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 65 c43 val 0x  8b
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e2de
[DEBUG] Initial written value. val 139
[DEBUG] read_val 139
[DEBUG] Register value set correctly: [ 65,  43,  139 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 65 c41 val 0x  81
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 65 c41 val 0x  81
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e077
[DEBUG] Initial written value. val 129
[DEBUG] read_val 129
[DEBUG] Register value set correctly: [ 65,  41,  129 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 65 c39 val 0x  86
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 65 c39 val 0x  86
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e18b
[DEBUG] Initial written value. val 134
[DEBUG] read_val 134
[DEBUG] Register value set correctly: [ 65,  39,  134 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 65 c37 val 0x  83
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 65 c37 val 0x  83
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e0e0
[DEBUG] Initial written value. val 131
[DEBUG] read_val 131
[DEBUG] Register value set correctly: [ 65,  37,  131 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 65 c35 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 65 c35 val 0x  80
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [ 65,  35,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 65 c33 val 0x  88
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 65 c33 val 0x  88
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e211
[DEBUG] Initial written value. val 136
[DEBUG] read_val 136
[DEBUG] Register value set correctly: [ 65,  33,  136 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 65 c31 val 0x  90
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 65 c31 val 0x  90
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e42c
[DEBUG] Initial written value. val 144
[DEBUG] read_val 144
[DEBUG] Register value set correctly: [ 65,  31,  144 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 65 c29 val 0x  84
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 65 c29 val 0x  84
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e101
[DEBUG] Initial written value. val 132
[DEBUG] read_val 132
[DEBUG] Register value set correctly: [ 65,  29,  132 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 65 c27 val 0x  89
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 65 c27 val 0x  89
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e25f
[DEBUG] Initial written value. val 137
[DEBUG] read_val 137
[DEBUG] Register value set correctly: [ 65,  27,  137 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 65 c25 val 0x  86
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 65 c25 val 0x  86
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e1b1
[DEBUG] Initial written value. val 134
[DEBUG] read_val 134
[DEBUG] Register value set correctly: [ 65,  25,  134 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 65 c23 val 0x  94
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 65 c23 val 0x  94
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e509
[DEBUG] Initial written value. val 148
[DEBUG] read_val 148
[DEBUG] Register value set correctly: [ 65,  23,  148 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 65 c21 val 0x  94
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 65 c21 val 0x  94
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e525
[DEBUG] Initial written value. val 148
[DEBUG] read_val 148
[DEBUG] Register value set correctly: [ 65,  21,  148 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 65 c19 val 0x  94
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 65 c19 val 0x  94
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e538
[DEBUG] Initial written value. val 148
[DEBUG] read_val 148
[DEBUG] Register value set correctly: [ 65,  19,  148 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 65 c17 val 0x  95
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 65 c17 val 0x  95
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e551
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [ 65,  17,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 65 c15 val 0x  97
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 65 c15 val 0x  97
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e5ea
[DEBUG] Initial written value. val 151
[DEBUG] read_val 151
[DEBUG] Register value set correctly: [ 65,  15,  151 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 65 c13 val 0x  93
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 65 c13 val 0x  93
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e4c4
[DEBUG] Initial written value. val 147
[DEBUG] read_val 147
[DEBUG] Register value set correctly: [ 65,  13,  147 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 65 c11 val 0x  8b
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 65 c11 val 0x  8b
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e2de
[DEBUG] Initial written value. val 139
[DEBUG] read_val 139
[DEBUG] Register value set correctly: [ 65,  11,  139 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 65 c 9 val 0x  9a
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 65 c 9 val 0x  9a
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e6b4
[DEBUG] Initial written value. val 154
[DEBUG] read_val 154
[DEBUG] Register value set correctly: [ 65,   9,  154 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 65 c 7 val 0x  9a
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 65 c 7 val 0x  9a
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e68e
[DEBUG] Initial written value. val 154
[DEBUG] read_val 154
[DEBUG] Register value set correctly: [ 65,   7,  154 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 65 c 5 val 0x  9a
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 65 c 5 val 0x  9a
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e6a2
[DEBUG] Initial written value. val 154
[DEBUG] read_val 154
[DEBUG] Register value set correctly: [ 65,   5,  154 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 65 c 3 val 0x  a0
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 65 c 3 val 0x  a0
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e83f
[DEBUG] Initial written value. val 160
[DEBUG] read_val 160
[DEBUG] Register value set correctly: [ 65,   3,  160 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 65 c 1 val 0x  96
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 65 c 1 val 0x  96
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e595
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [ 65,   1,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 65 c67 val 0x  1a
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 65 c67 val 0x  1a
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3c6ac
[DEBUG] Initial written value. val 26
[DEBUG] read_val 26
[DEBUG] Register value set correctly: [ 65,  67,   26 ]
[DEBUG] Return val = 0x00a3c6b1
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 66 c61 val 0x  78
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 66 c61 val 0x  78
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3de0b
[DEBUG] Initial written value. val 120
[DEBUG] read_val 120
[DEBUG] Register value set correctly: [ 66,  61,  120 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 66 c59 val 0x  70
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 66 c59 val 0x  70
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3dc23
[DEBUG] Initial written value. val 112
[DEBUG] read_val 112
[DEBUG] Register value set correctly: [ 66,  59,  112 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 66 c57 val 0x  77
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 66 c57 val 0x  77
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3ddf8
[DEBUG] Initial written value. val 119
[DEBUG] read_val 119
[DEBUG] Register value set correctly: [ 66,  57,  119 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 66 c55 val 0x  75
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 66 c55 val 0x  75
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3dd55
[DEBUG] Initial written value. val 117
[DEBUG] read_val 117
[DEBUG] Register value set correctly: [ 66,  55,  117 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 66 c53 val 0x  7c
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 66 c53 val 0x  7c
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3df2e
[DEBUG] Initial written value. val 124
[DEBUG] read_val 124
[DEBUG] Register value set correctly: [ 66,  53,  124 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 66 c51 val 0x  75
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 66 c51 val 0x  75
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3dd43
[DEBUG] Initial written value. val 117
[DEBUG] read_val 117
[DEBUG] Register value set correctly: [ 66,  51,  117 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 66 c49 val 0x  7d
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 66 c49 val 0x  7d
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3df5a
[DEBUG] Initial written value. val 125
[DEBUG] read_val 125
[DEBUG] Register value set correctly: [ 66,  49,  125 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 66 c47 val 0x  82
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 66 c47 val 0x  82
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e0b3
[DEBUG] Initial written value. val 130
[DEBUG] read_val 130
[DEBUG] Register value set correctly: [ 66,  47,  130 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 66 c45 val 0x  82
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 66 c45 val 0x  82
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e089
[DEBUG] Initial written value. val 130
[DEBUG] read_val 130
[DEBUG] Register value set correctly: [ 66,  45,  130 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 66 c43 val 0x  76
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 66 c43 val 0x  76
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3dda0
[DEBUG] Initial written value. val 118
[DEBUG] read_val 118
[DEBUG] Register value set correctly: [ 66,  43,  118 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 66 c41 val 0x  7c
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 66 c41 val 0x  7c
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3df38
[DEBUG] Initial written value. val 124
[DEBUG] read_val 124
[DEBUG] Register value set correctly: [ 66,  41,  124 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 66 c39 val 0x  8a
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 66 c39 val 0x  8a
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e290
[DEBUG] Initial written value. val 138
[DEBUG] read_val 138
[DEBUG] Register value set correctly: [ 66,  39,  138 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 66 c37 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 66 c37 val 0x  80
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [ 66,  37,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 66 c35 val 0x  93
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 66 c35 val 0x  93
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e4c4
[DEBUG] Initial written value. val 147
[DEBUG] read_val 147
[DEBUG] Register value set correctly: [ 66,  35,  147 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 66 c33 val 0x  88
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 66 c33 val 0x  88
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e21a
[DEBUG] Initial written value. val 136
[DEBUG] read_val 136
[DEBUG] Register value set correctly: [ 66,  33,  136 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 66 c31 val 0x  88
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 66 c31 val 0x  88
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e236
[DEBUG] Initial written value. val 136
[DEBUG] read_val 136
[DEBUG] Register value set correctly: [ 66,  31,  136 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 66 c29 val 0x  91
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 66 c29 val 0x  91
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e44e
[DEBUG] Initial written value. val 145
[DEBUG] read_val 145
[DEBUG] Register value set correctly: [ 66,  29,  145 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 66 c27 val 0x  89
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 66 c27 val 0x  89
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e265
[DEBUG] Initial written value. val 137
[DEBUG] read_val 137
[DEBUG] Register value set correctly: [ 66,  27,  137 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 66 c25 val 0x  83
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 66 c25 val 0x  83
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e0fd
[DEBUG] Initial written value. val 131
[DEBUG] read_val 131
[DEBUG] Register value set correctly: [ 66,  25,  131 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 66 c23 val 0x  91
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 66 c23 val 0x  91
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e453
[DEBUG] Initial written value. val 145
[DEBUG] read_val 145
[DEBUG] Register value set correctly: [ 66,  23,  145 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 66 c21 val 0x  9a
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 66 c21 val 0x  9a
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e6a9
[DEBUG] Initial written value. val 154
[DEBUG] read_val 154
[DEBUG] Register value set correctly: [ 66,  21,  154 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 66 c19 val 0x  94
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 66 c19 val 0x  94
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e502
[DEBUG] Initial written value. val 148
[DEBUG] read_val 148
[DEBUG] Register value set correctly: [ 66,  19,  148 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 66 c17 val 0x  92
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 66 c17 val 0x  92
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e49c
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [ 66,  17,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 66 c15 val 0x  89
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 66 c15 val 0x  89
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e273
[DEBUG] Initial written value. val 137
[DEBUG] read_val 137
[DEBUG] Register value set correctly: [ 66,  15,  137 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 66 c13 val 0x  96
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 66 c13 val 0x  96
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e588
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [ 66,  13,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 66 c11 val 0x  93
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 66 c11 val 0x  93
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e4e3
[DEBUG] Initial written value. val 147
[DEBUG] read_val 147
[DEBUG] Register value set correctly: [ 66,  11,  147 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 66 c 9 val 0x  a0
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 66 c 9 val 0x  a0
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e83f
[DEBUG] Initial written value. val 160
[DEBUG] read_val 160
[DEBUG] Register value set correctly: [ 66,   9,  160 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 66 c 7 val 0x  a5
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 66 c 7 val 0x  a5
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e954
[DEBUG] Initial written value. val 165
[DEBUG] read_val 165
[DEBUG] Register value set correctly: [ 66,   7,  165 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 66 c 5 val 0x  98
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 66 c 5 val 0x  98
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e628
[DEBUG] Initial written value. val 152
[DEBUG] read_val 152
[DEBUG] Register value set correctly: [ 66,   5,  152 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 66 c 3 val 0x  9a
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 66 c 3 val 0x  9a
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e685
[DEBUG] Initial written value. val 154
[DEBUG] read_val 154
[DEBUG] Register value set correctly: [ 66,   3,  154 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 66 c 1 val 0x  9b
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 66 c 1 val 0x  9b
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e6dd
[DEBUG] Initial written value. val 155
[DEBUG] read_val 155
[DEBUG] Register value set correctly: [ 66,   1,  155 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 66 c67 val 0x  1d
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 66 c67 val 0x  1d
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3c777
[DEBUG] Initial written value. val 29
[DEBUG] read_val 29
[DEBUG] Register value set correctly: [ 66,  67,   29 ]
[DEBUG] Return val = 0x00a3c77c
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 67 c61 val 0x  74
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 67 c61 val 0x  74
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3dd10
[DEBUG] Initial written value. val 116
[DEBUG] read_val 116
[DEBUG] Register value set correctly: [ 67,  61,  116 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 67 c59 val 0x  67
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 67 c59 val 0x  67
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3d9ed
[DEBUG] Initial written value. val 103
[DEBUG] read_val 103
[DEBUG] Register value set correctly: [ 67,  59,  103 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 67 c57 val 0x  69
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 67 c57 val 0x  69
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3da46
[DEBUG] Initial written value. val 105
[DEBUG] read_val 105
[DEBUG] Register value set correctly: [ 67,  57,  105 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 67 c55 val 0x  73
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 67 c55 val 0x  73
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3dcdd
[DEBUG] Initial written value. val 115
[DEBUG] read_val 115
[DEBUG] Register value set correctly: [ 67,  55,  115 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 67 c53 val 0x  7f
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 67 c53 val 0x  7f
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3dff7
[DEBUG] Initial written value. val 127
[DEBUG] read_val 127
[DEBUG] Register value set correctly: [ 67,  53,  127 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 67 c51 val 0x  7e
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 67 c51 val 0x  7e
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3df88
[DEBUG] Initial written value. val 126
[DEBUG] read_val 126
[DEBUG] Register value set correctly: [ 67,  51,  126 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 67 c49 val 0x  7c
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 67 c49 val 0x  7c
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3df25
[DEBUG] Initial written value. val 124
[DEBUG] read_val 124
[DEBUG] Register value set correctly: [ 67,  49,  124 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 67 c47 val 0x  79
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 67 c47 val 0x  79
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3de7f
[DEBUG] Initial written value. val 121
[DEBUG] read_val 121
[DEBUG] Register value set correctly: [ 67,  47,  121 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 67 c45 val 0x  7b
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 67 c45 val 0x  7b
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3ded2
[DEBUG] Initial written value. val 123
[DEBUG] read_val 123
[DEBUG] Register value set correctly: [ 67,  45,  123 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 67 c43 val 0x  85
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 67 c43 val 0x  85
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e168
[DEBUG] Initial written value. val 133
[DEBUG] read_val 133
[DEBUG] Register value set correctly: [ 67,  43,  133 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 67 c41 val 0x  7e
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 67 c41 val 0x  7e
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3df83
[DEBUG] Initial written value. val 126
[DEBUG] read_val 126
[DEBUG] Register value set correctly: [ 67,  41,  126 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 67 c39 val 0x  7d
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 67 c39 val 0x  7d
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3df5a
[DEBUG] Initial written value. val 125
[DEBUG] read_val 125
[DEBUG] Register value set correctly: [ 67,  39,  125 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 67 c37 val 0x  87
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 67 c37 val 0x  87
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e1f4
[DEBUG] Initial written value. val 135
[DEBUG] read_val 135
[DEBUG] Register value set correctly: [ 67,  37,  135 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 67 c35 val 0x  7d
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 67 c35 val 0x  7d
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3df4c
[DEBUG] Initial written value. val 125
[DEBUG] read_val 125
[DEBUG] Register value set correctly: [ 67,  35,  125 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 67 c33 val 0x  84
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 67 c33 val 0x  84
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e126
[DEBUG] Initial written value. val 132
[DEBUG] read_val 132
[DEBUG] Register value set correctly: [ 67,  33,  132 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 67 c31 val 0x  8a
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 67 c31 val 0x  8a
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e2bc
[DEBUG] Initial written value. val 138
[DEBUG] read_val 138
[DEBUG] Register value set correctly: [ 67,  31,  138 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 67 c29 val 0x  95
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 67 c29 val 0x  95
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e551
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [ 67,  29,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 67 c27 val 0x  90
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 67 c27 val 0x  90
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e42c
[DEBUG] Initial written value. val 144
[DEBUG] read_val 144
[DEBUG] Register value set correctly: [ 67,  27,  144 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 67 c25 val 0x  99
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 67 c25 val 0x  99
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e641
[DEBUG] Initial written value. val 153
[DEBUG] read_val 153
[DEBUG] Register value set correctly: [ 67,  25,  153 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 67 c23 val 0x  84
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 67 c23 val 0x  84
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e11c
[DEBUG] Initial written value. val 132
[DEBUG] read_val 132
[DEBUG] Register value set correctly: [ 67,  23,  132 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 67 c21 val 0x  89
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 67 c21 val 0x  89
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e273
[DEBUG] Initial written value. val 137
[DEBUG] read_val 137
[DEBUG] Register value set correctly: [ 67,  21,  137 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 67 c19 val 0x  87
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 67 c19 val 0x  87
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e1ce
[DEBUG] Initial written value. val 135
[DEBUG] read_val 135
[DEBUG] Register value set correctly: [ 67,  19,  135 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 67 c17 val 0x  9d
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 67 c17 val 0x  9d
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e764
[DEBUG] Initial written value. val 157
[DEBUG] read_val 157
[DEBUG] Register value set correctly: [ 67,  17,  157 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 67 c15 val 0x  9a
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 67 c15 val 0x  9a
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e6bf
[DEBUG] Initial written value. val 154
[DEBUG] read_val 154
[DEBUG] Register value set correctly: [ 67,  15,  154 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 67 c13 val 0x  95
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 67 c13 val 0x  95
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e551
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [ 67,  13,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 67 c11 val 0x  97
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 67 c11 val 0x  97
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e5ea
[DEBUG] Initial written value. val 151
[DEBUG] read_val 151
[DEBUG] Register value set correctly: [ 67,  11,  151 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 67 c 9 val 0x  a1
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 67 c 9 val 0x  a1
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e840
[DEBUG] Initial written value. val 161
[DEBUG] read_val 161
[DEBUG] Register value set correctly: [ 67,   9,  161 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 67 c 7 val 0x  9a
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 67 c 7 val 0x  9a
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e698
[DEBUG] Initial written value. val 154
[DEBUG] read_val 154
[DEBUG] Register value set correctly: [ 67,   7,  154 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 67 c 5 val 0x  99
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 67 c 5 val 0x  99
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e670
[DEBUG] Initial written value. val 153
[DEBUG] read_val 153
[DEBUG] Register value set correctly: [ 67,   5,  153 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 67 c 3 val 0x  a5
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 67 c 3 val 0x  a5
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e949
[DEBUG] Initial written value. val 165
[DEBUG] read_val 165
[DEBUG] Register value set correctly: [ 67,   3,  165 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 67 c 1 val 0x  a0
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 67 c 1 val 0x  a0
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e822
[DEBUG] Initial written value. val 160
[DEBUG] read_val 160
[DEBUG] Register value set correctly: [ 67,   1,  160 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 67 c67 val 0x  1f
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 67 c67 val 0x  1f
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3c7fd
[DEBUG] Initial written value. val 31
[DEBUG] read_val 31
[DEBUG] Register value set correctly: [ 67,  67,   31 ]
[DEBUG] Return val = 0x00a3c7c7
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 68 c61 val 0x  6a
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 68 c61 val 0x  6a
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3da9f
[DEBUG] Initial written value. val 106
[DEBUG] read_val 106
[DEBUG] Register value set correctly: [ 68,  61,  106 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 68 c59 val 0x  7b
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 68 c59 val 0x  7b
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3def5
[DEBUG] Initial written value. val 123
[DEBUG] read_val 123
[DEBUG] Register value set correctly: [ 68,  59,  123 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 68 c57 val 0x  74
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 68 c57 val 0x  74
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3dd0d
[DEBUG] Initial written value. val 116
[DEBUG] read_val 116
[DEBUG] Register value set correctly: [ 68,  57,  116 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 68 c55 val 0x  77
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 68 c55 val 0x  77
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3dde5
[DEBUG] Initial written value. val 119
[DEBUG] read_val 119
[DEBUG] Register value set correctly: [ 68,  55,  119 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 68 c53 val 0x  7a
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 68 c53 val 0x  7a
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3debb
[DEBUG] Initial written value. val 122
[DEBUG] read_val 122
[DEBUG] Register value set correctly: [ 68,  53,  122 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 68 c51 val 0x  79
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 68 c51 val 0x  79
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3de53
[DEBUG] Initial written value. val 121
[DEBUG] read_val 121
[DEBUG] Register value set correctly: [ 68,  51,  121 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 68 c49 val 0x  76
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 68 c49 val 0x  76
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3ddab
[DEBUG] Initial written value. val 118
[DEBUG] read_val 118
[DEBUG] Register value set correctly: [ 68,  49,  118 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 68 c47 val 0x  77
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 68 c47 val 0x  77
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3ddc2
[DEBUG] Initial written value. val 119
[DEBUG] read_val 119
[DEBUG] Register value set correctly: [ 68,  47,  119 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 68 c45 val 0x  7e
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 68 c45 val 0x  7e
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3df9e
[DEBUG] Initial written value. val 126
[DEBUG] read_val 126
[DEBUG] Register value set correctly: [ 68,  45,  126 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 68 c43 val 0x  7d
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 68 c43 val 0x  7d
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3df76
[DEBUG] Initial written value. val 125
[DEBUG] read_val 125
[DEBUG] Register value set correctly: [ 68,  43,  125 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 68 c41 val 0x  73
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 68 c41 val 0x  73
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3dccb
[DEBUG] Initial written value. val 115
[DEBUG] read_val 115
[DEBUG] Register value set correctly: [ 68,  41,  115 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 68 c39 val 0x  7a
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 68 c39 val 0x  7a
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3dea6
[DEBUG] Initial written value. val 122
[DEBUG] read_val 122
[DEBUG] Register value set correctly: [ 68,  39,  122 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 68 c37 val 0x  7e
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 68 c37 val 0x  7e
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3dfb9
[DEBUG] Initial written value. val 126
[DEBUG] read_val 126
[DEBUG] Register value set correctly: [ 68,  37,  126 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 68 c35 val 0x  89
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 68 c35 val 0x  89
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e254
[DEBUG] Initial written value. val 137
[DEBUG] read_val 137
[DEBUG] Register value set correctly: [ 68,  35,  137 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 68 c33 val 0x  8a
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 68 c33 val 0x  8a
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e2aa
[DEBUG] Initial written value. val 138
[DEBUG] read_val 138
[DEBUG] Register value set correctly: [ 68,  33,  138 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 68 c31 val 0x  88
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 68 c31 val 0x  88
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e207
[DEBUG] Initial written value. val 136
[DEBUG] read_val 136
[DEBUG] Register value set correctly: [ 68,  31,  136 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 68 c29 val 0x  96
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 68 c29 val 0x  96
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e59e
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [ 68,  29,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 68 c27 val 0x  91
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 68 c27 val 0x  91
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e474
[DEBUG] Initial written value. val 145
[DEBUG] read_val 145
[DEBUG] Register value set correctly: [ 68,  27,  145 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 68 c25 val 0x  94
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 68 c25 val 0x  94
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e509
[DEBUG] Initial written value. val 148
[DEBUG] read_val 148
[DEBUG] Register value set correctly: [ 68,  25,  148 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 68 c23 val 0x  93
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 68 c23 val 0x  93
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e4e3
[DEBUG] Initial written value. val 147
[DEBUG] read_val 147
[DEBUG] Register value set correctly: [ 68,  23,  147 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 68 c21 val 0x  8b
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 68 c21 val 0x  8b
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e2f9
[DEBUG] Initial written value. val 139
[DEBUG] read_val 139
[DEBUG] Register value set correctly: [ 68,  21,  139 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 68 c19 val 0x  98
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 68 c19 val 0x  98
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e612
[DEBUG] Initial written value. val 152
[DEBUG] read_val 152
[DEBUG] Register value set correctly: [ 68,  19,  152 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 68 c17 val 0x  97
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 68 c17 val 0x  97
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e5ea
[DEBUG] Initial written value. val 151
[DEBUG] read_val 151
[DEBUG] Register value set correctly: [ 68,  17,  151 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 68 c15 val 0x  96
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 68 c15 val 0x  96
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e583
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [ 68,  15,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 68 c13 val 0x  97
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 68 c13 val 0x  97
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e5db
[DEBUG] Initial written value. val 151
[DEBUG] read_val 151
[DEBUG] Register value set correctly: [ 68,  13,  151 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 68 c11 val 0x  94
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 68 c11 val 0x  94
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e533
[DEBUG] Initial written value. val 148
[DEBUG] read_val 148
[DEBUG] Register value set correctly: [ 68,  11,  148 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 68 c 9 val 0x  90
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 68 c 9 val 0x  90
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e40b
[DEBUG] Initial written value. val 144
[DEBUG] read_val 144
[DEBUG] Register value set correctly: [ 68,   9,  144 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 68 c 7 val 0x  9c
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 68 c 7 val 0x  9c
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e721
[DEBUG] Initial written value. val 156
[DEBUG] read_val 156
[DEBUG] Register value set correctly: [ 68,   7,  156 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 68 c 5 val 0x  98
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 68 c 5 val 0x  98
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e63e
[DEBUG] Initial written value. val 152
[DEBUG] read_val 152
[DEBUG] Register value set correctly: [ 68,   5,  152 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 68 c 3 val 0x  99
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 68 c 3 val 0x  99
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e657
[DEBUG] Initial written value. val 153
[DEBUG] read_val 153
[DEBUG] Register value set correctly: [ 68,   3,  153 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 68 c 1 val 0x  97
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 68 c 1 val 0x  97
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e5ea
[DEBUG] Initial written value. val 151
[DEBUG] read_val 151
[DEBUG] Register value set correctly: [ 68,   1,  151 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 68 c67 val 0x  1c
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 68 c67 val 0x  1c
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3c703
[DEBUG] Initial written value. val 28
[DEBUG] read_val 28
[DEBUG] Register value set correctly: [ 68,  67,   28 ]
[DEBUG] Return val = 0x00a3c708
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 69 c61 val 0x  77
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 69 c61 val 0x  77
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3dde5
[DEBUG] Initial written value. val 119
[DEBUG] read_val 119
[DEBUG] Register value set correctly: [ 69,  61,  119 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 69 c59 val 0x  7b
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 69 c59 val 0x  7b
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3defe
[DEBUG] Initial written value. val 123
[DEBUG] read_val 123
[DEBUG] Register value set correctly: [ 69,  59,  123 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 69 c57 val 0x  73
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 69 c57 val 0x  73
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3dcd6
[DEBUG] Initial written value. val 115
[DEBUG] read_val 115
[DEBUG] Register value set correctly: [ 69,  57,  115 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 69 c55 val 0x  73
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 69 c55 val 0x  73
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3dcec
[DEBUG] Initial written value. val 115
[DEBUG] read_val 115
[DEBUG] Register value set correctly: [ 69,  55,  115 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 69 c53 val 0x  71
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 69 c53 val 0x  71
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3dc41
[DEBUG] Initial written value. val 113
[DEBUG] read_val 113
[DEBUG] Register value set correctly: [ 69,  53,  113 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 69 c51 val 0x  85
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 69 c51 val 0x  85
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e159
[DEBUG] Initial written value. val 133
[DEBUG] read_val 133
[DEBUG] Register value set correctly: [ 69,  51,  133 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 69 c49 val 0x  7a
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 69 c49 val 0x  7a
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3deb0
[DEBUG] Initial written value. val 122
[DEBUG] read_val 122
[DEBUG] Register value set correctly: [ 69,  49,  122 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 69 c47 val 0x  78
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 69 c47 val 0x  78
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3de0b
[DEBUG] Initial written value. val 120
[DEBUG] read_val 120
[DEBUG] Register value set correctly: [ 69,  47,  120 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 69 c45 val 0x  83
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 69 c45 val 0x  83
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e0e0
[DEBUG] Initial written value. val 131
[DEBUG] read_val 131
[DEBUG] Register value set correctly: [ 69,  45,  131 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 69 c43 val 0x  83
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 69 c43 val 0x  83
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e0fd
[DEBUG] Initial written value. val 131
[DEBUG] read_val 131
[DEBUG] Register value set correctly: [ 69,  43,  131 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 69 c41 val 0x  83
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 69 c41 val 0x  83
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e0d1
[DEBUG] Initial written value. val 131
[DEBUG] read_val 131
[DEBUG] Register value set correctly: [ 69,  41,  131 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 69 c39 val 0x  81
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 69 c39 val 0x  81
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e06a
[DEBUG] Initial written value. val 129
[DEBUG] read_val 129
[DEBUG] Register value set correctly: [ 69,  39,  129 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 69 c37 val 0x  8b
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 69 c37 val 0x  8b
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e2c3
[DEBUG] Initial written value. val 139
[DEBUG] read_val 139
[DEBUG] Register value set correctly: [ 69,  37,  139 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 69 c35 val 0x  83
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 69 c35 val 0x  83
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e0da
[DEBUG] Initial written value. val 131
[DEBUG] read_val 131
[DEBUG] Register value set correctly: [ 69,  35,  131 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 69 c33 val 0x  92
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 69 c33 val 0x  92
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e4b0
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [ 69,  33,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 69 c31 val 0x  94
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 69 c31 val 0x  94
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e509
[DEBUG] Initial written value. val 148
[DEBUG] read_val 148
[DEBUG] Register value set correctly: [ 69,  31,  148 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 69 c29 val 0x  83
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 69 c29 val 0x  83
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e0e0
[DEBUG] Initial written value. val 131
[DEBUG] read_val 131
[DEBUG] Register value set correctly: [ 69,  29,  131 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 69 c27 val 0x  86
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 69 c27 val 0x  86
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e1ba
[DEBUG] Initial written value. val 134
[DEBUG] read_val 134
[DEBUG] Register value set correctly: [ 69,  27,  134 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 69 c25 val 0x  89
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 69 c25 val 0x  89
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e254
[DEBUG] Initial written value. val 137
[DEBUG] read_val 137
[DEBUG] Register value set correctly: [ 69,  25,  137 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 69 c23 val 0x  87
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 69 c23 val 0x  87
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e1e9
[DEBUG] Initial written value. val 135
[DEBUG] read_val 135
[DEBUG] Register value set correctly: [ 69,  23,  135 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 69 c21 val 0x  86
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 69 c21 val 0x  86
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e180
[DEBUG] Initial written value. val 134
[DEBUG] read_val 134
[DEBUG] Register value set correctly: [ 69,  21,  134 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 69 c19 val 0x  8b
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 69 c19 val 0x  8b
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e2de
[DEBUG] Initial written value. val 139
[DEBUG] read_val 139
[DEBUG] Register value set correctly: [ 69,  19,  139 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 69 c17 val 0x  94
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 69 c17 val 0x  94
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e533
[DEBUG] Initial written value. val 148
[DEBUG] read_val 148
[DEBUG] Register value set correctly: [ 69,  17,  148 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 69 c15 val 0x  8a
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 69 c15 val 0x  8a
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e28d
[DEBUG] Initial written value. val 138
[DEBUG] read_val 138
[DEBUG] Register value set correctly: [ 69,  15,  138 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 69 c13 val 0x  97
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 69 c13 val 0x  97
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e5e1
[DEBUG] Initial written value. val 151
[DEBUG] read_val 151
[DEBUG] Register value set correctly: [ 69,  13,  151 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 69 c11 val 0x  96
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 69 c11 val 0x  96
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e5b9
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [ 69,  11,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 69 c 9 val 0x  95
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 69 c 9 val 0x  95
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e551
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [ 69,   9,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 69 c 7 val 0x  a1
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 69 c 7 val 0x  a1
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e86c
[DEBUG] Initial written value. val 161
[DEBUG] read_val 161
[DEBUG] Register value set correctly: [ 69,   7,  161 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 69 c 5 val 0x  a2
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 69 c 5 val 0x  a2
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e884
[DEBUG] Initial written value. val 162
[DEBUG] read_val 162
[DEBUG] Register value set correctly: [ 69,   5,  162 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 69 c 3 val 0x  9c
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 69 c 3 val 0x  9c
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e71b
[DEBUG] Initial written value. val 156
[DEBUG] read_val 156
[DEBUG] Register value set correctly: [ 69,   3,  156 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 69 c 1 val 0x  a4
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 69 c 1 val 0x  a4
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e936
[DEBUG] Initial written value. val 164
[DEBUG] read_val 164
[DEBUG] Register value set correctly: [ 69,   1,  164 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 69 c67 val 0x  21
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 69 c67 val 0x  21
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3c84e
[DEBUG] Initial written value. val 33
[DEBUG] read_val 33
[DEBUG] Register value set correctly: [ 69,  67,   33 ]
[DEBUG] Return val = 0x00a3c853
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 70 c61 val 0x  68
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 70 c61 val 0x  68
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3da2f
[DEBUG] Initial written value. val 104
[DEBUG] read_val 104
[DEBUG] Register value set correctly: [ 70,  61,  104 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 70 c59 val 0x  74
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 70 c59 val 0x  74
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3dd06
[DEBUG] Initial written value. val 116
[DEBUG] read_val 116
[DEBUG] Register value set correctly: [ 70,  59,  116 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 70 c57 val 0x  66
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 70 c57 val 0x  66
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3d999
[DEBUG] Initial written value. val 102
[DEBUG] read_val 102
[DEBUG] Register value set correctly: [ 70,  57,  102 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 70 c55 val 0x  75
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 70 c55 val 0x  75
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3dd72
[DEBUG] Initial written value. val 117
[DEBUG] read_val 117
[DEBUG] Register value set correctly: [ 70,  55,  117 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 70 c53 val 0x  78
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 70 c53 val 0x  78
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3de0b
[DEBUG] Initial written value. val 120
[DEBUG] read_val 120
[DEBUG] Register value set correctly: [ 70,  53,  120 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 70 c51 val 0x  71
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 70 c51 val 0x  71
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3dc66
[DEBUG] Initial written value. val 113
[DEBUG] read_val 113
[DEBUG] Register value set correctly: [ 70,  51,  113 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 70 c49 val 0x  75
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 70 c49 val 0x  75
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3dd79
[DEBUG] Initial written value. val 117
[DEBUG] read_val 117
[DEBUG] Register value set correctly: [ 70,  49,  117 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 70 c47 val 0x  78
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 70 c47 val 0x  78
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3de16
[DEBUG] Initial written value. val 120
[DEBUG] read_val 120
[DEBUG] Register value set correctly: [ 70,  47,  120 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 70 c45 val 0x  7e
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 70 c45 val 0x  7e
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3dfaf
[DEBUG] Initial written value. val 126
[DEBUG] read_val 126
[DEBUG] Register value set correctly: [ 70,  45,  126 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 70 c43 val 0x  81
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 70 c43 val 0x  81
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e046
[DEBUG] Initial written value. val 129
[DEBUG] read_val 129
[DEBUG] Register value set correctly: [ 70,  43,  129 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 70 c41 val 0x  79
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 70 c41 val 0x  79
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3de58
[DEBUG] Initial written value. val 121
[DEBUG] read_val 121
[DEBUG] Register value set correctly: [ 70,  41,  121 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 70 c39 val 0x  84
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 70 c39 val 0x  84
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e130
[DEBUG] Initial written value. val 132
[DEBUG] read_val 132
[DEBUG] Register value set correctly: [ 70,  39,  132 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 70 c37 val 0x  84
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 70 c37 val 0x  84
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e10a
[DEBUG] Initial written value. val 132
[DEBUG] read_val 132
[DEBUG] Register value set correctly: [ 70,  37,  132 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 70 c35 val 0x  80
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 70 c35 val 0x  80
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e024
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [ 70,  35,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 70 c33 val 0x  84
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 70 c33 val 0x  84
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e13b
[DEBUG] Initial written value. val 132
[DEBUG] read_val 132
[DEBUG] Register value set correctly: [ 70,  33,  132 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 70 c31 val 0x  82
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 70 c31 val 0x  82
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e094
[DEBUG] Initial written value. val 130
[DEBUG] read_val 130
[DEBUG] Register value set correctly: [ 70,  31,  130 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 70 c29 val 0x  7e
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 70 c29 val 0x  7e
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3dfaf
[DEBUG] Initial written value. val 126
[DEBUG] read_val 126
[DEBUG] Register value set correctly: [ 70,  29,  126 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 70 c27 val 0x  93
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 70 c27 val 0x  93
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e4c4
[DEBUG] Initial written value. val 147
[DEBUG] read_val 147
[DEBUG] Register value set correctly: [ 70,  27,  147 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 70 c25 val 0x  89
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 70 c25 val 0x  89
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e25f
[DEBUG] Initial written value. val 137
[DEBUG] read_val 137
[DEBUG] Register value set correctly: [ 70,  25,  137 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 70 c23 val 0x  9b
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 70 c23 val 0x  9b
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e6f1
[DEBUG] Initial written value. val 155
[DEBUG] read_val 155
[DEBUG] Register value set correctly: [ 70,  23,  155 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 70 c21 val 0x  93
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 70 c21 val 0x  93
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e4cf
[DEBUG] Initial written value. val 147
[DEBUG] read_val 147
[DEBUG] Register value set correctly: [ 70,  21,  147 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 70 c19 val 0x  95
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 70 c19 val 0x  95
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e560
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [ 70,  19,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 70 c17 val 0x  93
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 70 c17 val 0x  93
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e4fe
[DEBUG] Initial written value. val 147
[DEBUG] read_val 147
[DEBUG] Register value set correctly: [ 70,  17,  147 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 70 c15 val 0x  96
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 70 c15 val 0x  96
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e595
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [ 70,  15,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 70 c13 val 0x  94
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 70 c13 val 0x  94
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e52e
[DEBUG] Initial written value. val 148
[DEBUG] read_val 148
[DEBUG] Register value set correctly: [ 70,  13,  148 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 70 c11 val 0x  a3
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 70 c11 val 0x  a3
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e8c1
[DEBUG] Initial written value. val 163
[DEBUG] read_val 163
[DEBUG] Register value set correctly: [ 70,  11,  163 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 70 c 9 val 0x  a2
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 70 c 9 val 0x  a2
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e899
[DEBUG] Initial written value. val 162
[DEBUG] read_val 162
[DEBUG] Register value set correctly: [ 70,   9,  162 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 70 c 7 val 0x  9a
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 70 c 7 val 0x  9a
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e6b4
[DEBUG] Initial written value. val 154
[DEBUG] read_val 154
[DEBUG] Register value set correctly: [ 70,   7,  154 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 70 c 5 val 0x  9a
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 70 c 5 val 0x  9a
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e68e
[DEBUG] Initial written value. val 154
[DEBUG] read_val 154
[DEBUG] Register value set correctly: [ 70,   5,  154 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 70 c 3 val 0x  9c
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 70 c 3 val 0x  9c
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e721
[DEBUG] Initial written value. val 156
[DEBUG] read_val 156
[DEBUG] Register value set correctly: [ 70,   3,  156 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 70 c 1 val 0x  98
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 70 c 1 val 0x  98
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e63e
[DEBUG] Initial written value. val 152
[DEBUG] read_val 152
[DEBUG] Register value set correctly: [ 70,   1,  152 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 70 c67 val 0x  20
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 70 c67 val 0x  20
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3c816
[DEBUG] Initial written value. val 32
[DEBUG] read_val 32
[DEBUG] Register value set correctly: [ 70,  67,   32 ]
[DEBUG] Return val = 0x00a3c81d
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 71 c61 val 0x  72
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 71 c61 val 0x  72
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3dcb4
[DEBUG] Initial written value. val 114
[DEBUG] read_val 114
[DEBUG] Register value set correctly: [ 71,  61,  114 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 71 c59 val 0x  6a
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 71 c59 val 0x  6a
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3da89
[DEBUG] Initial written value. val 106
[DEBUG] read_val 106
[DEBUG] Register value set correctly: [ 71,  59,  106 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 71 c57 val 0x  75
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 71 c57 val 0x  75
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3dd64
[DEBUG] Initial written value. val 117
[DEBUG] read_val 117
[DEBUG] Register value set correctly: [ 71,  57,  117 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 71 c55 val 0x  77
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 71 c55 val 0x  77
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3ddf8
[DEBUG] Initial written value. val 119
[DEBUG] read_val 119
[DEBUG] Register value set correctly: [ 71,  55,  119 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 71 c53 val 0x  74
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 71 c53 val 0x  74
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3dd10
[DEBUG] Initial written value. val 116
[DEBUG] read_val 116
[DEBUG] Register value set correctly: [ 71,  53,  116 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 71 c51 val 0x  78
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 71 c51 val 0x  78
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3de2c
[DEBUG] Initial written value. val 120
[DEBUG] read_val 120
[DEBUG] Register value set correctly: [ 71,  51,  120 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 71 c49 val 0x  79
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 71 c49 val 0x  79
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3de45
[DEBUG] Initial written value. val 121
[DEBUG] read_val 121
[DEBUG] Register value set correctly: [ 71,  49,  121 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 71 c47 val 0x  82
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 71 c47 val 0x  82
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e09f
[DEBUG] Initial written value. val 130
[DEBUG] read_val 130
[DEBUG] Register value set correctly: [ 71,  47,  130 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 71 c45 val 0x  76
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 71 c45 val 0x  76
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3ddb6
[DEBUG] Initial written value. val 118
[DEBUG] read_val 118
[DEBUG] Register value set correctly: [ 71,  45,  118 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 71 c43 val 0x  82
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 71 c43 val 0x  82
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e089
[DEBUG] Initial written value. val 130
[DEBUG] read_val 130
[DEBUG] Register value set correctly: [ 71,  43,  130 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 71 c41 val 0x  7c
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 71 c41 val 0x  7c
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3df25
[DEBUG] Initial written value. val 124
[DEBUG] read_val 124
[DEBUG] Register value set correctly: [ 71,  41,  124 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 71 c39 val 0x  85
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 71 c39 val 0x  85
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e17e
[DEBUG] Initial written value. val 133
[DEBUG] read_val 133
[DEBUG] Register value set correctly: [ 71,  39,  133 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 71 c37 val 0x  81
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 71 c37 val 0x  81
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e050
[DEBUG] Initial written value. val 129
[DEBUG] read_val 129
[DEBUG] Register value set correctly: [ 71,  37,  129 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 71 c35 val 0x  81
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 71 c35 val 0x  81
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e06a
[DEBUG] Initial written value. val 129
[DEBUG] read_val 129
[DEBUG] Register value set correctly: [ 71,  35,  129 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 71 c33 val 0x  7d
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 71 c33 val 0x  7d
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3df47
[DEBUG] Initial written value. val 125
[DEBUG] read_val 125
[DEBUG] Register value set correctly: [ 71,  33,  125 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 71 c31 val 0x  90
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 71 c31 val 0x  90
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e41d
[DEBUG] Initial written value. val 144
[DEBUG] read_val 144
[DEBUG] Register value set correctly: [ 71,  31,  144 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 71 c29 val 0x  7e
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 71 c29 val 0x  7e
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3dfb2
[DEBUG] Initial written value. val 126
[DEBUG] read_val 126
[DEBUG] Register value set correctly: [ 71,  29,  126 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 71 c27 val 0x  94
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 71 c27 val 0x  94
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e509
[DEBUG] Initial written value. val 148
[DEBUG] read_val 148
[DEBUG] Register value set correctly: [ 71,  27,  148 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 71 c25 val 0x  92
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 71 c25 val 0x  92
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e4a6
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [ 71,  25,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 71 c23 val 0x  95
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 71 c23 val 0x  95
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e57d
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [ 71,  23,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 71 c21 val 0x  94
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 71 c21 val 0x  94
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e514
[DEBUG] Initial written value. val 148
[DEBUG] read_val 148
[DEBUG] Register value set correctly: [ 71,  21,  148 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 71 c19 val 0x  88
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 71 c19 val 0x  88
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e22b
[DEBUG] Initial written value. val 136
[DEBUG] read_val 136
[DEBUG] Register value set correctly: [ 71,  19,  136 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 71 c17 val 0x  a1
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 71 c17 val 0x  a1
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e840
[DEBUG] Initial written value. val 161
[DEBUG] read_val 161
[DEBUG] Register value set correctly: [ 71,  17,  161 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 71 c15 val 0x  95
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 71 c15 val 0x  95
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e55a
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [ 71,  15,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 71 c13 val 0x  9a
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 71 c13 val 0x  9a
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e6b4
[DEBUG] Initial written value. val 154
[DEBUG] read_val 154
[DEBUG] Register value set correctly: [ 71,  13,  154 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 71 c11 val 0x  93
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 71 c11 val 0x  93
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e4cf
[DEBUG] Initial written value. val 147
[DEBUG] read_val 147
[DEBUG] Register value set correctly: [ 71,  11,  147 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 71 c 9 val 0x  a0
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 71 c 9 val 0x  a0
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e822
[DEBUG] Initial written value. val 160
[DEBUG] read_val 160
[DEBUG] Register value set correctly: [ 71,   9,  160 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 71 c 7 val 0x  96
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 71 c 7 val 0x  96
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e5b9
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [ 71,   7,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 71 c 5 val 0x  96
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 71 c 5 val 0x  96
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e595
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [ 71,   5,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 71 c 3 val 0x  9b
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 71 c 3 val 0x  9b
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e6ec
[DEBUG] Initial written value. val 155
[DEBUG] read_val 155
[DEBUG] Register value set correctly: [ 71,   3,  155 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 71 c 1 val 0x  a1
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 71 c 1 val 0x  a1
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e840
[DEBUG] Initial written value. val 161
[DEBUG] read_val 161
[DEBUG] Register value set correctly: [ 71,   1,  161 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 71 c67 val 0x  1d
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 71 c67 val 0x  1d
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3c75b
[DEBUG] Initial written value. val 29
[DEBUG] read_val 29
[DEBUG] Register value set correctly: [ 71,  67,   29 ]
[DEBUG] Return val = 0x00a3c761
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 72 c61 val 0x  6a
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 72 c61 val 0x  6a
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3dab8
[DEBUG] Initial written value. val 106
[DEBUG] read_val 106
[DEBUG] Register value set correctly: [ 72,  61,  106 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 72 c59 val 0x  74
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 72 c59 val 0x  74
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3dd10
[DEBUG] Initial written value. val 116
[DEBUG] read_val 116
[DEBUG] Register value set correctly: [ 72,  59,  116 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 72 c57 val 0x  6c
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 72 c57 val 0x  6c
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3db2d
[DEBUG] Initial written value. val 108
[DEBUG] read_val 108
[DEBUG] Register value set correctly: [ 72,  57,  108 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 72 c55 val 0x  83
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 72 c55 val 0x  83
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e0c7
[DEBUG] Initial written value. val 131
[DEBUG] read_val 131
[DEBUG] Register value set correctly: [ 72,  55,  131 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 72 c53 val 0x  77
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 72 c53 val 0x  77
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3dddf
[DEBUG] Initial written value. val 119
[DEBUG] read_val 119
[DEBUG] Register value set correctly: [ 72,  53,  119 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 72 c51 val 0x  73
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 72 c51 val 0x  73
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3dcf1
[DEBUG] Initial written value. val 115
[DEBUG] read_val 115
[DEBUG] Register value set correctly: [ 72,  51,  115 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 72 c49 val 0x  76
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 72 c49 val 0x  76
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3dd8c
[DEBUG] Initial written value. val 118
[DEBUG] read_val 118
[DEBUG] Register value set correctly: [ 72,  49,  118 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 72 c47 val 0x  7b
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 72 c47 val 0x  7b
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3dee3
[DEBUG] Initial written value. val 123
[DEBUG] read_val 123
[DEBUG] Register value set correctly: [ 72,  47,  123 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 72 c45 val 0x  7e
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 72 c45 val 0x  7e
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3dfb9
[DEBUG] Initial written value. val 126
[DEBUG] read_val 126
[DEBUG] Register value set correctly: [ 72,  45,  126 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 72 c43 val 0x  76
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 72 c43 val 0x  76
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3dd91
[DEBUG] Initial written value. val 118
[DEBUG] read_val 118
[DEBUG] Register value set correctly: [ 72,  43,  118 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 72 c41 val 0x  82
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 72 c41 val 0x  82
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e0ae
[DEBUG] Initial written value. val 130
[DEBUG] read_val 130
[DEBUG] Register value set correctly: [ 72,  41,  130 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 72 c39 val 0x  7a
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 72 c39 val 0x  7a
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3de81
[DEBUG] Initial written value. val 122
[DEBUG] read_val 122
[DEBUG] Register value set correctly: [ 72,  39,  122 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 72 c37 val 0x  7b
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 72 c37 val 0x  7b
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3ded9
[DEBUG] Initial written value. val 123
[DEBUG] read_val 123
[DEBUG] Register value set correctly: [ 72,  37,  123 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 72 c35 val 0x  88
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 72 c35 val 0x  88
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e236
[DEBUG] Initial written value. val 136
[DEBUG] read_val 136
[DEBUG] Register value set correctly: [ 72,  35,  136 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 72 c33 val 0x  7e
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 72 c33 val 0x  7e
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3df88
[DEBUG] Initial written value. val 126
[DEBUG] read_val 126
[DEBUG] Register value set correctly: [ 72,  33,  126 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 72 c31 val 0x  88
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 72 c31 val 0x  88
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e220
[DEBUG] Initial written value. val 136
[DEBUG] read_val 136
[DEBUG] Register value set correctly: [ 72,  31,  136 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 72 c29 val 0x  86
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 72 c29 val 0x  86
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e1ba
[DEBUG] Initial written value. val 134
[DEBUG] read_val 134
[DEBUG] Register value set correctly: [ 72,  29,  134 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 72 c27 val 0x  91
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 72 c27 val 0x  91
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e453
[DEBUG] Initial written value. val 145
[DEBUG] read_val 145
[DEBUG] Register value set correctly: [ 72,  27,  145 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 72 c25 val 0x  85
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 72 c25 val 0x  85
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e168
[DEBUG] Initial written value. val 133
[DEBUG] read_val 133
[DEBUG] Register value set correctly: [ 72,  25,  133 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 72 c23 val 0x  99
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 72 c23 val 0x  99
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e641
[DEBUG] Initial written value. val 153
[DEBUG] read_val 153
[DEBUG] Register value set correctly: [ 72,  23,  153 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 72 c21 val 0x  92
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 72 c21 val 0x  92
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e49c
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [ 72,  21,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 72 c19 val 0x  92
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 72 c19 val 0x  92
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e4b0
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [ 72,  19,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 72 c17 val 0x  90
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 72 c17 val 0x  90
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e40b
[DEBUG] Initial written value. val 144
[DEBUG] read_val 144
[DEBUG] Register value set correctly: [ 72,  17,  144 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 72 c15 val 0x  88
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 72 c15 val 0x  88
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e220
[DEBUG] Initial written value. val 136
[DEBUG] read_val 136
[DEBUG] Register value set correctly: [ 72,  15,  136 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 72 c13 val 0x  9a
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 72 c13 val 0x  9a
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e6bf
[DEBUG] Initial written value. val 154
[DEBUG] read_val 154
[DEBUG] Register value set correctly: [ 72,  13,  154 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 72 c11 val 0x  93
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 72 c11 val 0x  93
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e4d2
[DEBUG] Initial written value. val 147
[DEBUG] read_val 147
[DEBUG] Register value set correctly: [ 72,  11,  147 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 72 c 9 val 0x  91
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 72 c 9 val 0x  91
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e469
[DEBUG] Initial written value. val 145
[DEBUG] read_val 145
[DEBUG] Register value set correctly: [ 72,   9,  145 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 72 c 7 val 0x  a5
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 72 c 7 val 0x  a5
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e942
[DEBUG] Initial written value. val 165
[DEBUG] read_val 165
[DEBUG] Register value set correctly: [ 72,   7,  165 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 72 c 5 val 0x  97
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 72 c 5 val 0x  97
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e5db
[DEBUG] Initial written value. val 151
[DEBUG] read_val 151
[DEBUG] Register value set correctly: [ 72,   5,  151 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 72 c 3 val 0x  98
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 72 c 3 val 0x  98
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e635
[DEBUG] Initial written value. val 152
[DEBUG] read_val 152
[DEBUG] Register value set correctly: [ 72,   3,  152 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 72 c 1 val 0x  99
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 72 c 1 val 0x  99
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e64a
[DEBUG] Initial written value. val 153
[DEBUG] read_val 153
[DEBUG] Register value set correctly: [ 72,   1,  153 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 72 c67 val 0x  1a
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 72 c67 val 0x  1a
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3c6a7
[DEBUG] Initial written value. val 26
[DEBUG] read_val 26
[DEBUG] Register value set correctly: [ 72,  67,   26 ]
[DEBUG] Return val = 0x00a3c6ac
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 73 c61 val 0x  74
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 73 c61 val 0x  74
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3dd06
[DEBUG] Initial written value. val 116
[DEBUG] read_val 116
[DEBUG] Register value set correctly: [ 73,  61,  116 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 73 c59 val 0x  78
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 73 c59 val 0x  78
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3de1d
[DEBUG] Initial written value. val 120
[DEBUG] read_val 120
[DEBUG] Register value set correctly: [ 73,  59,  120 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 73 c57 val 0x  7b
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 73 c57 val 0x  7b
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3def5
[DEBUG] Initial written value. val 123
[DEBUG] read_val 123
[DEBUG] Register value set correctly: [ 73,  57,  123 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 73 c55 val 0x  7c
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 73 c55 val 0x  7c
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3df09
[DEBUG] Initial written value. val 124
[DEBUG] read_val 124
[DEBUG] Register value set correctly: [ 73,  55,  124 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 73 c53 val 0x  79
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 73 c53 val 0x  79
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3de62
[DEBUG] Initial written value. val 121
[DEBUG] read_val 121
[DEBUG] Register value set correctly: [ 73,  53,  121 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 73 c51 val 0x  82
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 73 c51 val 0x  82
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e0b8
[DEBUG] Initial written value. val 130
[DEBUG] read_val 130
[DEBUG] Register value set correctly: [ 73,  51,  130 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 73 c49 val 0x  72
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 73 c49 val 0x  72
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3dc93
[DEBUG] Initial written value. val 114
[DEBUG] read_val 114
[DEBUG] Register value set correctly: [ 73,  49,  114 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 73 c47 val 0x  7b
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 73 c47 val 0x  7b
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3dee8
[DEBUG] Initial written value. val 123
[DEBUG] read_val 123
[DEBUG] Register value set correctly: [ 73,  47,  123 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 73 c45 val 0x  87
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 73 c45 val 0x  87
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e1c5
[DEBUG] Initial written value. val 135
[DEBUG] read_val 135
[DEBUG] Register value set correctly: [ 73,  45,  135 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 73 c43 val 0x  7a
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 73 c43 val 0x  7a
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3de9c
[DEBUG] Initial written value. val 122
[DEBUG] read_val 122
[DEBUG] Register value set correctly: [ 73,  43,  122 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 73 c41 val 0x  8b
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 73 c41 val 0x  8b
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e2f2
[DEBUG] Initial written value. val 139
[DEBUG] read_val 139
[DEBUG] Register value set correctly: [ 73,  41,  139 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 73 c39 val 0x  86
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 73 c39 val 0x  86
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e18b
[DEBUG] Initial written value. val 134
[DEBUG] read_val 134
[DEBUG] Register value set correctly: [ 73,  39,  134 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 73 c37 val 0x  85
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 73 c37 val 0x  85
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e163
[DEBUG] Initial written value. val 133
[DEBUG] read_val 133
[DEBUG] Register value set correctly: [ 73,  37,  133 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 73 c35 val 0x  81
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 73 c35 val 0x  81
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e07c
[DEBUG] Initial written value. val 129
[DEBUG] read_val 129
[DEBUG] Register value set correctly: [ 73,  35,  129 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 73 c33 val 0x  8a
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 73 c33 val 0x  8a
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e290
[DEBUG] Initial written value. val 138
[DEBUG] read_val 138
[DEBUG] Register value set correctly: [ 73,  33,  138 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 73 c31 val 0x  97
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 73 c31 val 0x  97
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e5ea
[DEBUG] Initial written value. val 151
[DEBUG] read_val 151
[DEBUG] Register value set correctly: [ 73,  31,  151 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 73 c29 val 0x  87
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 73 c29 val 0x  87
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e1c5
[DEBUG] Initial written value. val 135
[DEBUG] read_val 135
[DEBUG] Register value set correctly: [ 73,  29,  135 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 73 c27 val 0x  8c
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 73 c27 val 0x  8c
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e318
[DEBUG] Initial written value. val 140
[DEBUG] read_val 140
[DEBUG] Register value set correctly: [ 73,  27,  140 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 73 c25 val 0x  8a
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 73 c25 val 0x  8a
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e2b7
[DEBUG] Initial written value. val 138
[DEBUG] read_val 138
[DEBUG] Register value set correctly: [ 73,  25,  138 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 73 c23 val 0x  95
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 73 c23 val 0x  95
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e54c
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [ 73,  23,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 73 c21 val 0x  8b
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 73 c21 val 0x  8b
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e2e4
[DEBUG] Initial written value. val 139
[DEBUG] read_val 139
[DEBUG] Register value set correctly: [ 73,  21,  139 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 73 c19 val 0x  92
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 73 c19 val 0x  92
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e4bb
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [ 73,  19,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 73 c17 val 0x  99
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 73 c17 val 0x  99
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e657
[DEBUG] Initial written value. val 153
[DEBUG] read_val 153
[DEBUG] Register value set correctly: [ 73,  17,  153 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 73 c15 val 0x  95
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 73 c15 val 0x  95
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e56b
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [ 73,  15,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 73 c13 val 0x  a5
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 73 c13 val 0x  a5
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e942
[DEBUG] Initial written value. val 165
[DEBUG] read_val 165
[DEBUG] Register value set correctly: [ 73,  13,  165 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 73 c11 val 0x  97
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 73 c11 val 0x  97
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e5db
[DEBUG] Initial written value. val 151
[DEBUG] read_val 151
[DEBUG] Register value set correctly: [ 73,  11,  151 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 73 c 9 val 0x  9c
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 73 c 9 val 0x  9c
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e737
[DEBUG] Initial written value. val 156
[DEBUG] read_val 156
[DEBUG] Register value set correctly: [ 73,   9,  156 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 73 c 7 val 0x  a1
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 73 c 7 val 0x  a1
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e84b
[DEBUG] Initial written value. val 161
[DEBUG] read_val 161
[DEBUG] Register value set correctly: [ 73,   7,  161 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 73 c 5 val 0x  a4
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 73 c 5 val 0x  a4
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e920
[DEBUG] Initial written value. val 164
[DEBUG] read_val 164
[DEBUG] Register value set correctly: [ 73,   5,  164 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 73 c 3 val 0x  a3
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 73 c 3 val 0x  a3
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e8fb
[DEBUG] Initial written value. val 163
[DEBUG] read_val 163
[DEBUG] Register value set correctly: [ 73,   3,  163 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 73 c 1 val 0x  94
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 73 c 1 val 0x  94
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e514
[DEBUG] Initial written value. val 148
[DEBUG] read_val 148
[DEBUG] Register value set correctly: [ 73,   1,  148 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 73 c67 val 0x  29
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 73 c67 val 0x  29
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3ca6d
[DEBUG] Initial written value. val 41
[DEBUG] read_val 41
[DEBUG] Register value set correctly: [ 73,  67,   41 ]
[DEBUG] Return val = 0x00a3ca70
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 74 c61 val 0x  68
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 74 c61 val 0x  68
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3da08
[DEBUG] Initial written value. val 104
[DEBUG] read_val 104
[DEBUG] Register value set correctly: [ 74,  61,  104 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 74 c59 val 0x  73
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 74 c59 val 0x  73
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3dce7
[DEBUG] Initial written value. val 115
[DEBUG] read_val 115
[DEBUG] Register value set correctly: [ 74,  59,  115 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 74 c57 val 0x  74
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 74 c57 val 0x  74
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3dd3c
[DEBUG] Initial written value. val 116
[DEBUG] read_val 116
[DEBUG] Register value set correctly: [ 74,  57,  116 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 74 c55 val 0x  78
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 74 c55 val 0x  78
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3de16
[DEBUG] Initial written value. val 120
[DEBUG] read_val 120
[DEBUG] Register value set correctly: [ 74,  55,  120 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 74 c53 val 0x  7c
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 74 c53 val 0x  7c
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3df2e
[DEBUG] Initial written value. val 124
[DEBUG] read_val 124
[DEBUG] Register value set correctly: [ 74,  53,  124 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 74 c51 val 0x  74
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 74 c51 val 0x  74
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3dd06
[DEBUG] Initial written value. val 116
[DEBUG] read_val 116
[DEBUG] Register value set correctly: [ 74,  51,  116 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 74 c49 val 0x  7f
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 74 c49 val 0x  7f
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3dfdb
[DEBUG] Initial written value. val 127
[DEBUG] read_val 127
[DEBUG] Register value set correctly: [ 74,  49,  127 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 74 c47 val 0x  7c
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 74 c47 val 0x  7c
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3df33
[DEBUG] Initial written value. val 124
[DEBUG] read_val 124
[DEBUG] Register value set correctly: [ 74,  47,  124 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 74 c45 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 74 c45 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [ 74,  45,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 74 c43 val 0x  80
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 74 c43 val 0x  80
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e024
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [ 74,  43,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 74 c41 val 0x  75
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 74 c41 val 0x  75
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3dd79
[DEBUG] Initial written value. val 117
[DEBUG] read_val 117
[DEBUG] Register value set correctly: [ 74,  41,  117 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 74 c39 val 0x  83
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 74 c39 val 0x  83
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e0d1
[DEBUG] Initial written value. val 131
[DEBUG] read_val 131
[DEBUG] Register value set correctly: [ 74,  39,  131 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 74 c37 val 0x  79
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 74 c37 val 0x  79
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3de69
[DEBUG] Initial written value. val 121
[DEBUG] read_val 121
[DEBUG] Register value set correctly: [ 74,  37,  121 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 74 c35 val 0x  83
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 74 c35 val 0x  83
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e0c7
[DEBUG] Initial written value. val 131
[DEBUG] read_val 131
[DEBUG] Register value set correctly: [ 74,  35,  131 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 74 c33 val 0x  8a
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 74 c33 val 0x  8a
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e29b
[DEBUG] Initial written value. val 138
[DEBUG] read_val 138
[DEBUG] Register value set correctly: [ 74,  33,  138 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 74 c31 val 0x  7e
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 74 c31 val 0x  7e
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3dfb2
[DEBUG] Initial written value. val 126
[DEBUG] read_val 126
[DEBUG] Register value set correctly: [ 74,  31,  126 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 74 c29 val 0x  8a
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 74 c29 val 0x  8a
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e28d
[DEBUG] Initial written value. val 138
[DEBUG] read_val 138
[DEBUG] Register value set correctly: [ 74,  29,  138 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 74 c27 val 0x  87
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 74 c27 val 0x  87
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e1e2
[DEBUG] Initial written value. val 135
[DEBUG] read_val 135
[DEBUG] Register value set correctly: [ 74,  27,  135 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 74 c25 val 0x  91
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 74 c25 val 0x  91
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e47f
[DEBUG] Initial written value. val 145
[DEBUG] read_val 145
[DEBUG] Register value set correctly: [ 74,  25,  145 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 74 c23 val 0x  88
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 74 c23 val 0x  88
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e211
[DEBUG] Initial written value. val 136
[DEBUG] read_val 136
[DEBUG] Register value set correctly: [ 74,  23,  136 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 74 c21 val 0x  94
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 74 c21 val 0x  94
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e52e
[DEBUG] Initial written value. val 148
[DEBUG] read_val 148
[DEBUG] Register value set correctly: [ 74,  21,  148 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 74 c19 val 0x  86
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 74 c19 val 0x  86
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e180
[DEBUG] Initial written value. val 134
[DEBUG] read_val 134
[DEBUG] Register value set correctly: [ 74,  19,  134 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 74 c17 val 0x  96
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 74 c17 val 0x  96
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e59e
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [ 74,  17,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 74 c15 val 0x  95
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 74 c15 val 0x  95
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e576
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [ 74,  15,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 74 c13 val 0x  96
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 74 c13 val 0x  96
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e588
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [ 74,  13,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 74 c11 val 0x  97
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 74 c11 val 0x  97
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e5e1
[DEBUG] Initial written value. val 151
[DEBUG] read_val 151
[DEBUG] Register value set correctly: [ 74,  11,  151 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 74 c 9 val 0x  97
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 74 c 9 val 0x  97
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e5fc
[DEBUG] Initial written value. val 151
[DEBUG] read_val 151
[DEBUG] Register value set correctly: [ 74,   9,  151 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 74 c 7 val 0x  a2
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 74 c 7 val 0x  a2
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e892
[DEBUG] Initial written value. val 162
[DEBUG] read_val 162
[DEBUG] Register value set correctly: [ 74,   7,  162 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 74 c 5 val 0x  9c
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 74 c 5 val 0x  9c
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e72a
[DEBUG] Initial written value. val 156
[DEBUG] read_val 156
[DEBUG] Register value set correctly: [ 74,   5,  156 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 74 c 3 val 0x  92
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 74 c 3 val 0x  92
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e481
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [ 74,   3,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 74 c 1 val 0x  95
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 74 c 1 val 0x  95
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e55a
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [ 74,   1,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 74 c67 val 0x  18
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 74 c67 val 0x  18
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3c630
[DEBUG] Initial written value. val 24
[DEBUG] read_val 24
[DEBUG] Register value set correctly: [ 74,  67,   24 ]
[DEBUG] Return val = 0x00a3c63b
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 75 c61 val 0x  75
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 75 c61 val 0x  75
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3dd55
[DEBUG] Initial written value. val 117
[DEBUG] read_val 117
[DEBUG] Register value set correctly: [ 75,  61,  117 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 75 c59 val 0x  6a
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 75 c59 val 0x  6a
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3daae
[DEBUG] Initial written value. val 106
[DEBUG] read_val 106
[DEBUG] Register value set correctly: [ 75,  59,  106 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 75 c57 val 0x  77
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 75 c57 val 0x  77
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3ddc2
[DEBUG] Initial written value. val 119
[DEBUG] read_val 119
[DEBUG] Register value set correctly: [ 75,  57,  119 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 75 c55 val 0x  6c
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 75 c55 val 0x  6c
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3db1c
[DEBUG] Initial written value. val 108
[DEBUG] read_val 108
[DEBUG] Register value set correctly: [ 75,  55,  108 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 75 c53 val 0x  78
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 75 c53 val 0x  78
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3de31
[DEBUG] Initial written value. val 120
[DEBUG] read_val 120
[DEBUG] Register value set correctly: [ 75,  53,  120 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 75 c51 val 0x  70
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 75 c51 val 0x  70
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3dc0f
[DEBUG] Initial written value. val 112
[DEBUG] read_val 112
[DEBUG] Register value set correctly: [ 75,  51,  112 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 75 c49 val 0x  76
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 75 c49 val 0x  76
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3dda0
[DEBUG] Initial written value. val 118
[DEBUG] read_val 118
[DEBUG] Register value set correctly: [ 75,  49,  118 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 75 c47 val 0x  7e
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 75 c47 val 0x  7e
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3dfb9
[DEBUG] Initial written value. val 126
[DEBUG] read_val 126
[DEBUG] Register value set correctly: [ 75,  47,  126 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 75 c45 val 0x  75
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 75 c45 val 0x  75
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3dd55
[DEBUG] Initial written value. val 117
[DEBUG] read_val 117
[DEBUG] Register value set correctly: [ 75,  45,  117 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 75 c43 val 0x  81
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 75 c43 val 0x  81
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e06a
[DEBUG] Initial written value. val 129
[DEBUG] read_val 129
[DEBUG] Register value set correctly: [ 75,  43,  129 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 75 c41 val 0x  81
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 75 c41 val 0x  81
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e046
[DEBUG] Initial written value. val 129
[DEBUG] read_val 129
[DEBUG] Register value set correctly: [ 75,  41,  129 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 75 c39 val 0x  81
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 75 c39 val 0x  81
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e05b
[DEBUG] Initial written value. val 129
[DEBUG] read_val 129
[DEBUG] Register value set correctly: [ 75,  39,  129 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 75 c37 val 0x  7a
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 75 c37 val 0x  7a
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3deb0
[DEBUG] Initial written value. val 122
[DEBUG] read_val 122
[DEBUG] Register value set correctly: [ 75,  37,  122 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 75 c35 val 0x  84
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 75 c35 val 0x  84
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e10a
[DEBUG] Initial written value. val 132
[DEBUG] read_val 132
[DEBUG] Register value set correctly: [ 75,  35,  132 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 75 c33 val 0x  85
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 75 c33 val 0x  85
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e163
[DEBUG] Initial written value. val 133
[DEBUG] read_val 133
[DEBUG] Register value set correctly: [ 75,  33,  133 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 75 c31 val 0x  88
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 75 c31 val 0x  88
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e23d
[DEBUG] Initial written value. val 136
[DEBUG] read_val 136
[DEBUG] Register value set correctly: [ 75,  31,  136 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 75 c29 val 0x  8a
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 75 c29 val 0x  8a
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e290
[DEBUG] Initial written value. val 138
[DEBUG] read_val 138
[DEBUG] Register value set correctly: [ 75,  29,  138 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 75 c27 val 0x  87
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 75 c27 val 0x  87
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e1e9
[DEBUG] Initial written value. val 135
[DEBUG] read_val 135
[DEBUG] Register value set correctly: [ 75,  27,  135 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 75 c25 val 0x  92
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 75 c25 val 0x  92
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e481
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [ 75,  25,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 75 c23 val 0x  90
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 75 c23 val 0x  90
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e41d
[DEBUG] Initial written value. val 144
[DEBUG] read_val 144
[DEBUG] Register value set correctly: [ 75,  23,  144 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 75 c21 val 0x  92
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 75 c21 val 0x  92
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e4b0
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [ 75,  21,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 75 c19 val 0x  85
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 75 c19 val 0x  85
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e14f
[DEBUG] Initial written value. val 133
[DEBUG] read_val 133
[DEBUG] Register value set correctly: [ 75,  19,  133 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 75 c17 val 0x  96
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 75 c17 val 0x  96
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e5a4
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [ 75,  17,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 75 c15 val 0x  97
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 75 c15 val 0x  97
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e5fc
[DEBUG] Initial written value. val 151
[DEBUG] read_val 151
[DEBUG] Register value set correctly: [ 75,  15,  151 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 75 c13 val 0x  9b
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 75 c13 val 0x  9b
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e6d6
[DEBUG] Initial written value. val 155
[DEBUG] read_val 155
[DEBUG] Register value set correctly: [ 75,  13,  155 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 75 c11 val 0x  91
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 75 c11 val 0x  91
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e469
[DEBUG] Initial written value. val 145
[DEBUG] read_val 145
[DEBUG] Register value set correctly: [ 75,  11,  145 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 75 c 9 val 0x  92
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 75 c 9 val 0x  92
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e481
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [ 75,   9,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 75 c 7 val 0x  94
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 75 c 7 val 0x  94
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e51f
[DEBUG] Initial written value. val 148
[DEBUG] read_val 148
[DEBUG] Register value set correctly: [ 75,   7,  148 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 75 c 5 val 0x  99
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 75 c 5 val 0x  99
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e670
[DEBUG] Initial written value. val 153
[DEBUG] read_val 153
[DEBUG] Register value set correctly: [ 75,   5,  153 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 75 c 3 val 0x  9c
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 75 c 3 val 0x  9c
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e70d
[DEBUG] Initial written value. val 156
[DEBUG] read_val 156
[DEBUG] Register value set correctly: [ 75,   3,  156 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 75 c 1 val 0x  a0
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 75 c 1 val 0x  a0
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e822
[DEBUG] Initial written value. val 160
[DEBUG] read_val 160
[DEBUG] Register value set correctly: [ 75,   1,  160 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 75 c67 val 0x  1f
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 75 c67 val 0x  1f
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c7fd
[DEBUG] Initial written value. val 31
[DEBUG] read_val 31
[DEBUG] Register value set correctly: [ 75,  67,   31 ]
[DEBUG] Return val = 0x00a3c7c7
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 76 c61 val 0x  73
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 76 c61 val 0x  73
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3dcdd
[DEBUG] Initial written value. val 115
[DEBUG] read_val 115
[DEBUG] Register value set correctly: [ 76,  61,  115 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 76 c59 val 0x  75
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 76 c59 val 0x  75
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3dd72
[DEBUG] Initial written value. val 117
[DEBUG] read_val 117
[DEBUG] Register value set correctly: [ 76,  59,  117 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 76 c57 val 0x  69
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 76 c57 val 0x  69
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3da4d
[DEBUG] Initial written value. val 105
[DEBUG] read_val 105
[DEBUG] Register value set correctly: [ 76,  57,  105 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 76 c55 val 0x  74
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 76 c55 val 0x  74
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3dd21
[DEBUG] Initial written value. val 116
[DEBUG] read_val 116
[DEBUG] Register value set correctly: [ 76,  55,  116 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 76 c53 val 0x  75
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 76 c53 val 0x  75
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3dd79
[DEBUG] Initial written value. val 117
[DEBUG] read_val 117
[DEBUG] Register value set correctly: [ 76,  53,  117 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 76 c51 val 0x  6b
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 76 c51 val 0x  6b
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3dad1
[DEBUG] Initial written value. val 107
[DEBUG] read_val 107
[DEBUG] Register value set correctly: [ 76,  51,  107 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 76 c49 val 0x  82
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 76 c49 val 0x  82
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e0ae
[DEBUG] Initial written value. val 130
[DEBUG] read_val 130
[DEBUG] Register value set correctly: [ 76,  49,  130 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 76 c47 val 0x  79
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 76 c47 val 0x  79
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3de45
[DEBUG] Initial written value. val 121
[DEBUG] read_val 121
[DEBUG] Register value set correctly: [ 76,  47,  121 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 76 c45 val 0x  75
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 76 c45 val 0x  75
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3dd5e
[DEBUG] Initial written value. val 117
[DEBUG] read_val 117
[DEBUG] Register value set correctly: [ 76,  45,  117 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 76 c43 val 0x  83
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 76 c43 val 0x  83
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e0f6
[DEBUG] Initial written value. val 131
[DEBUG] read_val 131
[DEBUG] Register value set correctly: [ 76,  43,  131 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 76 c41 val 0x  87
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 76 c41 val 0x  87
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e1ce
[DEBUG] Initial written value. val 135
[DEBUG] read_val 135
[DEBUG] Register value set correctly: [ 76,  41,  135 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 76 c39 val 0x  83
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 76 c39 val 0x  83
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e0e0
[DEBUG] Initial written value. val 131
[DEBUG] read_val 131
[DEBUG] Register value set correctly: [ 76,  39,  131 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 76 c37 val 0x  87
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 76 c37 val 0x  87
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e1ff
[DEBUG] Initial written value. val 135
[DEBUG] read_val 135
[DEBUG] Register value set correctly: [ 76,  37,  135 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 76 c35 val 0x  83
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 76 c35 val 0x  83
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e0d1
[DEBUG] Initial written value. val 131
[DEBUG] read_val 131
[DEBUG] Register value set correctly: [ 76,  35,  131 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 76 c33 val 0x  8b
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 76 c33 val 0x  8b
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e2ef
[DEBUG] Initial written value. val 139
[DEBUG] read_val 139
[DEBUG] Register value set correctly: [ 76,  33,  139 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 76 c31 val 0x  83
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 76 c31 val 0x  83
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e0c7
[DEBUG] Initial written value. val 131
[DEBUG] read_val 131
[DEBUG] Register value set correctly: [ 76,  31,  131 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 76 c29 val 0x  92
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 76 c29 val 0x  92
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e49c
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [ 76,  29,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 76 c27 val 0x  8b
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 76 c27 val 0x  8b
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e2f2
[DEBUG] Initial written value. val 139
[DEBUG] read_val 139
[DEBUG] Register value set correctly: [ 76,  27,  139 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 76 c25 val 0x  88
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 76 c25 val 0x  88
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e20c
[DEBUG] Initial written value. val 136
[DEBUG] read_val 136
[DEBUG] Register value set correctly: [ 76,  25,  136 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 76 c23 val 0x  91
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 76 c23 val 0x  91
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e462
[DEBUG] Initial written value. val 145
[DEBUG] read_val 145
[DEBUG] Register value set correctly: [ 76,  23,  145 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 76 c21 val 0x  90
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 76 c21 val 0x  90
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e43a
[DEBUG] Initial written value. val 144
[DEBUG] read_val 144
[DEBUG] Register value set correctly: [ 76,  21,  144 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 76 c19 val 0x  88
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 76 c19 val 0x  88
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e211
[DEBUG] Initial written value. val 136
[DEBUG] read_val 136
[DEBUG] Register value set correctly: [ 76,  19,  136 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 76 c17 val 0x  85
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 76 c17 val 0x  85
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e168
[DEBUG] Initial written value. val 133
[DEBUG] read_val 133
[DEBUG] Register value set correctly: [ 76,  17,  133 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 76 c15 val 0x  97
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 76 c15 val 0x  97
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e5c6
[DEBUG] Initial written value. val 151
[DEBUG] read_val 151
[DEBUG] Register value set correctly: [ 76,  15,  151 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 76 c13 val 0x  93
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 76 c13 val 0x  93
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e4d9
[DEBUG] Initial written value. val 147
[DEBUG] read_val 147
[DEBUG] Register value set correctly: [ 76,  13,  147 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 76 c11 val 0x  a1
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 76 c11 val 0x  a1
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e871
[DEBUG] Initial written value. val 161
[DEBUG] read_val 161
[DEBUG] Register value set correctly: [ 76,  11,  161 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 76 c 9 val 0x  a3
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 76 c 9 val 0x  a3
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e8ca
[DEBUG] Initial written value. val 163
[DEBUG] read_val 163
[DEBUG] Register value set correctly: [ 76,   9,  163 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 76 c 7 val 0x  98
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 76 c 7 val 0x  98
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e623
[DEBUG] Initial written value. val 152
[DEBUG] read_val 152
[DEBUG] Register value set correctly: [ 76,   7,  152 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 76 c 5 val 0x  a7
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 76 c 5 val 0x  a7
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e9f9
[DEBUG] Initial written value. val 167
[DEBUG] read_val 167
[DEBUG] Register value set correctly: [ 76,   5,  167 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 76 c 3 val 0x  a5
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 76 c 3 val 0x  a5
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e954
[DEBUG] Initial written value. val 165
[DEBUG] read_val 165
[DEBUG] Register value set correctly: [ 76,   3,  165 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 76 c 1 val 0x  a1
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 76 c 1 val 0x  a1
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e86c
[DEBUG] Initial written value. val 161
[DEBUG] read_val 161
[DEBUG] Register value set correctly: [ 76,   1,  161 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 76 c67 val 0x  1d
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 76 c67 val 0x  1d
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3c746
[DEBUG] Initial written value. val 29
[DEBUG] read_val 29
[DEBUG] Register value set correctly: [ 76,  67,   29 ]
[DEBUG] Return val = 0x00a3c74d
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 77 c61 val 0x  76
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 77 c61 val 0x  76
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3dda0
[DEBUG] Initial written value. val 118
[DEBUG] read_val 118
[DEBUG] Register value set correctly: [ 77,  61,  118 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 77 c59 val 0x  72
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 77 c59 val 0x  72
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3dcbf
[DEBUG] Initial written value. val 114
[DEBUG] read_val 114
[DEBUG] Register value set correctly: [ 77,  59,  114 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 77 c57 val 0x  7a
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 77 c57 val 0x  7a
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3de97
[DEBUG] Initial written value. val 122
[DEBUG] read_val 122
[DEBUG] Register value set correctly: [ 77,  57,  122 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 77 c55 val 0x  75
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 77 c55 val 0x  75
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3dd6f
[DEBUG] Initial written value. val 117
[DEBUG] read_val 117
[DEBUG] Register value set correctly: [ 77,  55,  117 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 77 c53 val 0x  73
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 77 c53 val 0x  73
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3dcc0
[DEBUG] Initial written value. val 115
[DEBUG] read_val 115
[DEBUG] Register value set correctly: [ 77,  53,  115 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 77 c51 val 0x  81
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 77 c51 val 0x  81
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e05b
[DEBUG] Initial written value. val 129
[DEBUG] read_val 129
[DEBUG] Register value set correctly: [ 77,  51,  129 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 77 c49 val 0x  77
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 77 c49 val 0x  77
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3ddf3
[DEBUG] Initial written value. val 119
[DEBUG] read_val 119
[DEBUG] Register value set correctly: [ 77,  49,  119 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 77 c47 val 0x  72
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 77 c47 val 0x  72
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3dc8e
[DEBUG] Initial written value. val 114
[DEBUG] read_val 114
[DEBUG] Register value set correctly: [ 77,  47,  114 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 77 c45 val 0x  7e
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 77 c45 val 0x  7e
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3dfa4
[DEBUG] Initial written value. val 126
[DEBUG] read_val 126
[DEBUG] Register value set correctly: [ 77,  45,  126 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 77 c43 val 0x  7b
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 77 c43 val 0x  7b
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3defe
[DEBUG] Initial written value. val 123
[DEBUG] read_val 123
[DEBUG] Register value set correctly: [ 77,  43,  123 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 77 c41 val 0x  79
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 77 c41 val 0x  79
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3de53
[DEBUG] Initial written value. val 121
[DEBUG] read_val 121
[DEBUG] Register value set correctly: [ 77,  41,  121 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 77 c39 val 0x  85
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 77 c39 val 0x  85
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e168
[DEBUG] Initial written value. val 133
[DEBUG] read_val 133
[DEBUG] Register value set correctly: [ 77,  39,  133 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 77 c37 val 0x  84
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 77 c37 val 0x  84
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e101
[DEBUG] Initial written value. val 132
[DEBUG] read_val 132
[DEBUG] Register value set correctly: [ 77,  37,  132 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 77 c35 val 0x  88
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 77 c35 val 0x  88
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e21a
[DEBUG] Initial written value. val 136
[DEBUG] read_val 136
[DEBUG] Register value set correctly: [ 77,  35,  136 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 77 c33 val 0x  8a
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 77 c33 val 0x  8a
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e2b7
[DEBUG] Initial written value. val 138
[DEBUG] read_val 138
[DEBUG] Register value set correctly: [ 77,  33,  138 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 77 c31 val 0x  86
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 77 c31 val 0x  86
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e18b
[DEBUG] Initial written value. val 134
[DEBUG] read_val 134
[DEBUG] Register value set correctly: [ 77,  31,  134 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 77 c29 val 0x  82
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 77 c29 val 0x  82
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e0a5
[DEBUG] Initial written value. val 130
[DEBUG] read_val 130
[DEBUG] Register value set correctly: [ 77,  29,  130 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 77 c27 val 0x  81
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 77 c27 val 0x  81
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e07c
[DEBUG] Initial written value. val 129
[DEBUG] read_val 129
[DEBUG] Register value set correctly: [ 77,  27,  129 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 77 c25 val 0x  92
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 77 c25 val 0x  92
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e497
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [ 77,  25,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 77 c23 val 0x  96
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 77 c23 val 0x  96
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e5af
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [ 77,  23,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 77 c21 val 0x  90
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 77 c21 val 0x  90
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e400
[DEBUG] Initial written value. val 144
[DEBUG] read_val 144
[DEBUG] Register value set correctly: [ 77,  21,  144 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 77 c19 val 0x  9b
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 77 c19 val 0x  9b
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e6dd
[DEBUG] Initial written value. val 155
[DEBUG] read_val 155
[DEBUG] Register value set correctly: [ 77,  19,  155 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 77 c17 val 0x  95
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 77 c17 val 0x  95
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e576
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [ 77,  17,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 77 c15 val 0x  96
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 77 c15 val 0x  96
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e588
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [ 77,  15,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 77 c13 val 0x  89
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 77 c13 val 0x  89
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e265
[DEBUG] Initial written value. val 137
[DEBUG] read_val 137
[DEBUG] Register value set correctly: [ 77,  13,  137 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 77 c11 val 0x  a1
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 77 c11 val 0x  a1
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e87a
[DEBUG] Initial written value. val 161
[DEBUG] read_val 161
[DEBUG] Register value set correctly: [ 77,  11,  161 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 77 c 9 val 0x  9b
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 77 c 9 val 0x  9b
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e6d6
[DEBUG] Initial written value. val 155
[DEBUG] read_val 155
[DEBUG] Register value set correctly: [ 77,   9,  155 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 77 c 7 val 0x  a6
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 77 c 7 val 0x  a6
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e9aa
[DEBUG] Initial written value. val 166
[DEBUG] read_val 166
[DEBUG] Register value set correctly: [ 77,   7,  166 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 77 c 5 val 0x  a3
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 77 c 5 val 0x  a3
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e8c1
[DEBUG] Initial written value. val 163
[DEBUG] read_val 163
[DEBUG] Register value set correctly: [ 77,   5,  163 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 77 c 3 val 0x  96
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 77 c 3 val 0x  96
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e59e
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [ 77,   3,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 77 c 1 val 0x  96
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 77 c 1 val 0x  96
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e5b2
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [ 77,   1,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 77 c67 val 0x  25
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 77 c67 val 0x  25
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3c94c
[DEBUG] Initial written value. val 37
[DEBUG] read_val 37
[DEBUG] Register value set correctly: [ 77,  67,   37 ]
[DEBUG] Return val = 0x00a3c951
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 78 c61 val 0x  72
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 78 c61 val 0x  72
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3dca9
[DEBUG] Initial written value. val 114
[DEBUG] read_val 114
[DEBUG] Register value set correctly: [ 78,  61,  114 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 78 c59 val 0x  73
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 78 c59 val 0x  73
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3dcc0
[DEBUG] Initial written value. val 115
[DEBUG] read_val 115
[DEBUG] Register value set correctly: [ 78,  59,  115 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 78 c57 val 0x  73
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 78 c57 val 0x  73
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3dcdd
[DEBUG] Initial written value. val 115
[DEBUG] read_val 115
[DEBUG] Register value set correctly: [ 78,  57,  115 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 78 c55 val 0x  69
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 78 c55 val 0x  69
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3da77
[DEBUG] Initial written value. val 105
[DEBUG] read_val 105
[DEBUG] Register value set correctly: [ 78,  55,  105 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 78 c53 val 0x  79
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 78 c53 val 0x  79
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3de4e
[DEBUG] Initial written value. val 121
[DEBUG] read_val 121
[DEBUG] Register value set correctly: [ 78,  53,  121 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 78 c51 val 0x  7b
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 78 c51 val 0x  7b
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3dee3
[DEBUG] Initial written value. val 123
[DEBUG] read_val 123
[DEBUG] Register value set correctly: [ 78,  51,  123 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 78 c49 val 0x  7b
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 78 c49 val 0x  7b
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3defe
[DEBUG] Initial written value. val 123
[DEBUG] read_val 123
[DEBUG] Register value set correctly: [ 78,  49,  123 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 78 c47 val 0x  7c
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 78 c47 val 0x  7c
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3df14
[DEBUG] Initial written value. val 124
[DEBUG] read_val 124
[DEBUG] Register value set correctly: [ 78,  47,  124 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 78 c45 val 0x  78
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 78 c45 val 0x  78
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3de2c
[DEBUG] Initial written value. val 120
[DEBUG] read_val 120
[DEBUG] Register value set correctly: [ 78,  45,  120 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 78 c43 val 0x  82
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 78 c43 val 0x  82
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e082
[DEBUG] Initial written value. val 130
[DEBUG] read_val 130
[DEBUG] Register value set correctly: [ 78,  43,  130 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 78 c41 val 0x  85
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 78 c41 val 0x  85
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e159
[DEBUG] Initial written value. val 133
[DEBUG] read_val 133
[DEBUG] Register value set correctly: [ 78,  41,  133 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 78 c39 val 0x  7d
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 78 c39 val 0x  7d
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3df76
[DEBUG] Initial written value. val 125
[DEBUG] read_val 125
[DEBUG] Register value set correctly: [ 78,  39,  125 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 78 c37 val 0x  86
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 78 c37 val 0x  86
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e18b
[DEBUG] Initial written value. val 134
[DEBUG] read_val 134
[DEBUG] Register value set correctly: [ 78,  37,  134 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 78 c35 val 0x  81
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 78 c35 val 0x  81
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e061
[DEBUG] Initial written value. val 129
[DEBUG] read_val 129
[DEBUG] Register value set correctly: [ 78,  35,  129 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 78 c33 val 0x  78
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 78 c33 val 0x  78
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3de3a
[DEBUG] Initial written value. val 120
[DEBUG] read_val 120
[DEBUG] Register value set correctly: [ 78,  33,  120 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 78 c31 val 0x  83
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 78 c31 val 0x  83
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e0d1
[DEBUG] Initial written value. val 131
[DEBUG] read_val 131
[DEBUG] Register value set correctly: [ 78,  31,  131 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 78 c29 val 0x  88
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 78 c29 val 0x  88
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e22b
[DEBUG] Initial written value. val 136
[DEBUG] read_val 136
[DEBUG] Register value set correctly: [ 78,  29,  136 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 78 c27 val 0x  8a
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 78 c27 val 0x  8a
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e286
[DEBUG] Initial written value. val 138
[DEBUG] read_val 138
[DEBUG] Register value set correctly: [ 78,  27,  138 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 78 c25 val 0x  8c
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 78 c25 val 0x  8c
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e318
[DEBUG] Initial written value. val 140
[DEBUG] read_val 140
[DEBUG] Register value set correctly: [ 78,  25,  140 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 78 c23 val 0x  92
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 78 c23 val 0x  92
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e4b0
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [ 78,  23,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 78 c21 val 0x  97
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 78 c21 val 0x  97
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e5cd
[DEBUG] Initial written value. val 151
[DEBUG] read_val 151
[DEBUG] Register value set correctly: [ 78,  21,  151 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 78 c19 val 0x  98
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 78 c19 val 0x  98
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e623
[DEBUG] Initial written value. val 152
[DEBUG] read_val 152
[DEBUG] Register value set correctly: [ 78,  19,  152 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 78 c17 val 0x  96
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 78 c17 val 0x  96
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e5b9
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [ 78,  17,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 78 c15 val 0x  91
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 78 c15 val 0x  91
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e453
[DEBUG] Initial written value. val 145
[DEBUG] read_val 145
[DEBUG] Register value set correctly: [ 78,  15,  145 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 78 c13 val 0x  94
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 78 c13 val 0x  94
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e52e
[DEBUG] Initial written value. val 148
[DEBUG] read_val 148
[DEBUG] Register value set correctly: [ 78,  13,  148 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 78 c11 val 0x  82
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 78 c11 val 0x  82
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e082
[DEBUG] Initial written value. val 130
[DEBUG] read_val 130
[DEBUG] Register value set correctly: [ 78,  11,  130 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 78 c 9 val 0x  92
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 78 c 9 val 0x  92
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e49c
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [ 78,   9,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 78 c 7 val 0x  92
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 78 c 7 val 0x  92
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e4b0
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [ 78,   7,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 78 c 5 val 0x  97
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 78 c 5 val 0x  97
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e5cd
[DEBUG] Initial written value. val 151
[DEBUG] read_val 151
[DEBUG] Register value set correctly: [ 78,   5,  151 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 78 c 3 val 0x  9c
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 78 c 3 val 0x  9c
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e721
[DEBUG] Initial written value. val 156
[DEBUG] read_val 156
[DEBUG] Register value set correctly: [ 78,   3,  156 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 78 c 1 val 0x  98
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 78 c 1 val 0x  98
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e63e
[DEBUG] Initial written value. val 152
[DEBUG] read_val 152
[DEBUG] Register value set correctly: [ 78,   1,  152 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 78 c67 val 0x  1d
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 78 c67 val 0x  1d
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3c750
[DEBUG] Initial written value. val 29
[DEBUG] read_val 29
[DEBUG] Register value set correctly: [ 78,  67,   29 ]
[DEBUG] Return val = 0x00a3c75b
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 79 c61 val 0x  72
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 79 c61 val 0x  72
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3dcb4
[DEBUG] Initial written value. val 114
[DEBUG] read_val 114
[DEBUG] Register value set correctly: [ 79,  61,  114 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 79 c59 val 0x  75
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 79 c59 val 0x  75
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3dd48
[DEBUG] Initial written value. val 117
[DEBUG] read_val 117
[DEBUG] Register value set correctly: [ 79,  59,  117 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 79 c57 val 0x  7c
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 79 c57 val 0x  7c
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3df25
[DEBUG] Initial written value. val 124
[DEBUG] read_val 124
[DEBUG] Register value set correctly: [ 79,  57,  124 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 79 c55 val 0x  78
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 79 c55 val 0x  78
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3de3a
[DEBUG] Initial written value. val 120
[DEBUG] read_val 120
[DEBUG] Register value set correctly: [ 79,  55,  120 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 79 c53 val 0x  77
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 79 c53 val 0x  77
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3ddd4
[DEBUG] Initial written value. val 119
[DEBUG] read_val 119
[DEBUG] Register value set correctly: [ 79,  53,  119 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 79 c51 val 0x  76
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 79 c51 val 0x  76
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3ddab
[DEBUG] Initial written value. val 118
[DEBUG] read_val 118
[DEBUG] Register value set correctly: [ 79,  51,  118 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 79 c49 val 0x  79
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 79 c49 val 0x  79
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3de45
[DEBUG] Initial written value. val 121
[DEBUG] read_val 121
[DEBUG] Register value set correctly: [ 79,  49,  121 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 79 c47 val 0x  86
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 79 c47 val 0x  86
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e19d
[DEBUG] Initial written value. val 134
[DEBUG] read_val 134
[DEBUG] Register value set correctly: [ 79,  47,  134 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 79 c45 val 0x  7a
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 79 c45 val 0x  7a
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3deb0
[DEBUG] Initial written value. val 122
[DEBUG] read_val 122
[DEBUG] Register value set correctly: [ 79,  45,  122 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 79 c43 val 0x  7d
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 79 c43 val 0x  7d
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3df4c
[DEBUG] Initial written value. val 125
[DEBUG] read_val 125
[DEBUG] Register value set correctly: [ 79,  43,  125 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 79 c41 val 0x  88
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 79 c41 val 0x  88
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e220
[DEBUG] Initial written value. val 136
[DEBUG] read_val 136
[DEBUG] Register value set correctly: [ 79,  41,  136 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 79 c39 val 0x  7d
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 79 c39 val 0x  7d
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3df7d
[DEBUG] Initial written value. val 125
[DEBUG] read_val 125
[DEBUG] Register value set correctly: [ 79,  39,  125 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 79 c37 val 0x  89
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 79 c37 val 0x  89
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e254
[DEBUG] Initial written value. val 137
[DEBUG] read_val 137
[DEBUG] Register value set correctly: [ 79,  37,  137 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 79 c35 val 0x  8a
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 79 c35 val 0x  8a
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e2aa
[DEBUG] Initial written value. val 138
[DEBUG] read_val 138
[DEBUG] Register value set correctly: [ 79,  35,  138 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 79 c33 val 0x  89
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 79 c33 val 0x  89
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e242
[DEBUG] Initial written value. val 137
[DEBUG] read_val 137
[DEBUG] Register value set correctly: [ 79,  33,  137 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 79 c31 val 0x  90
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 79 c31 val 0x  90
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e41d
[DEBUG] Initial written value. val 144
[DEBUG] read_val 144
[DEBUG] Register value set correctly: [ 79,  31,  144 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 79 c29 val 0x  8b
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 79 c29 val 0x  8b
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e2f2
[DEBUG] Initial written value. val 139
[DEBUG] read_val 139
[DEBUG] Register value set correctly: [ 79,  29,  139 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 79 c27 val 0x  91
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 79 c27 val 0x  91
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e44e
[DEBUG] Initial written value. val 145
[DEBUG] read_val 145
[DEBUG] Register value set correctly: [ 79,  27,  145 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 79 c25 val 0x  7e
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 79 c25 val 0x  7e
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3dfa4
[DEBUG] Initial written value. val 126
[DEBUG] read_val 126
[DEBUG] Register value set correctly: [ 79,  25,  126 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 79 c23 val 0x  85
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 79 c23 val 0x  85
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e17e
[DEBUG] Initial written value. val 133
[DEBUG] read_val 133
[DEBUG] Register value set correctly: [ 79,  23,  133 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 79 c21 val 0x  92
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 79 c21 val 0x  92
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e497
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [ 79,  21,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 79 c19 val 0x  92
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 79 c19 val 0x  92
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e4ad
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [ 79,  19,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 79 c17 val 0x  9b
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 79 c17 val 0x  9b
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e6c0
[DEBUG] Initial written value. val 155
[DEBUG] read_val 155
[DEBUG] Register value set correctly: [ 79,  17,  155 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 79 c15 val 0x  a1
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 79 c15 val 0x  a1
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e85d
[DEBUG] Initial written value. val 161
[DEBUG] read_val 161
[DEBUG] Register value set correctly: [ 79,  15,  161 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 79 c13 val 0x  9a
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 79 c13 val 0x  9a
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e6b4
[DEBUG] Initial written value. val 154
[DEBUG] read_val 154
[DEBUG] Register value set correctly: [ 79,  13,  154 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 79 c11 val 0x  98
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 79 c11 val 0x  98
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e60f
[DEBUG] Initial written value. val 152
[DEBUG] read_val 152
[DEBUG] Register value set correctly: [ 79,  11,  152 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 79 c 9 val 0x  a0
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 79 c 9 val 0x  a0
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e822
[DEBUG] Initial written value. val 160
[DEBUG] read_val 160
[DEBUG] Register value set correctly: [ 79,   9,  160 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 79 c 7 val 0x  96
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 79 c 7 val 0x  96
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e5b9
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [ 79,   7,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 79 c 5 val 0x  a9
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 79 c 5 val 0x  a9
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3ea52
[DEBUG] Initial written value. val 169
[DEBUG] read_val 169
[DEBUG] Register value set correctly: [ 79,   5,  169 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 79 c 3 val 0x  a4
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 79 c 3 val 0x  a4
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e92b
[DEBUG] Initial written value. val 164
[DEBUG] read_val 164
[DEBUG] Register value set correctly: [ 79,   3,  164 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 79 c 1 val 0x  a5
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 79 c 1 val 0x  a5
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e942
[DEBUG] Initial written value. val 165
[DEBUG] read_val 165
[DEBUG] Register value set correctly: [ 79,   1,  165 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 79 c67 val 0x  29
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 79 c67 val 0x  29
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3ca5c
[DEBUG] Initial written value. val 41
[DEBUG] read_val 41
[DEBUG] Register value set correctly: [ 79,  67,   41 ]
[DEBUG] Return val = 0x00a3ca66
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 80 c61 val 0x  67
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 80 c61 val 0x  67
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3d9fb
[DEBUG] Initial written value. val 103
[DEBUG] read_val 103
[DEBUG] Register value set correctly: [ 80,  61,  103 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 80 c59 val 0x  6a
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 80 c59 val 0x  6a
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3da94
[DEBUG] Initial written value. val 106
[DEBUG] read_val 106
[DEBUG] Register value set correctly: [ 80,  59,  106 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 80 c57 val 0x  74
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 80 c57 val 0x  74
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3dd2a
[DEBUG] Initial written value. val 116
[DEBUG] read_val 116
[DEBUG] Register value set correctly: [ 80,  57,  116 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 80 c55 val 0x  7c
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 80 c55 val 0x  7c
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3df02
[DEBUG] Initial written value. val 124
[DEBUG] read_val 124
[DEBUG] Register value set correctly: [ 80,  55,  124 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 80 c53 val 0x  78
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 80 c53 val 0x  78
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3de1d
[DEBUG] Initial written value. val 120
[DEBUG] read_val 120
[DEBUG] Register value set correctly: [ 80,  53,  120 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 80 c51 val 0x  78
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 80 c51 val 0x  78
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3de31
[DEBUG] Initial written value. val 120
[DEBUG] read_val 120
[DEBUG] Register value set correctly: [ 80,  51,  120 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 80 c49 val 0x  76
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 80 c49 val 0x  76
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3dd8c
[DEBUG] Initial written value. val 118
[DEBUG] read_val 118
[DEBUG] Register value set correctly: [ 80,  49,  118 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 80 c47 val 0x  7a
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 80 c47 val 0x  7a
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3dea6
[DEBUG] Initial written value. val 122
[DEBUG] read_val 122
[DEBUG] Register value set correctly: [ 80,  47,  122 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 80 c45 val 0x  86
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 80 c45 val 0x  86
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e1ba
[DEBUG] Initial written value. val 134
[DEBUG] read_val 134
[DEBUG] Register value set correctly: [ 80,  45,  134 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 80 c43 val 0x  7a
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 80 c43 val 0x  7a
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3de97
[DEBUG] Initial written value. val 122
[DEBUG] read_val 122
[DEBUG] Register value set correctly: [ 80,  43,  122 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 80 c41 val 0x  87
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 80 c41 val 0x  87
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e1e9
[DEBUG] Initial written value. val 135
[DEBUG] read_val 135
[DEBUG] Register value set correctly: [ 80,  41,  135 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 80 c39 val 0x  84
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 80 c39 val 0x  84
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e101
[DEBUG] Initial written value. val 132
[DEBUG] read_val 132
[DEBUG] Register value set correctly: [ 80,  39,  132 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 80 c37 val 0x  81
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 80 c37 val 0x  81
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e05b
[DEBUG] Initial written value. val 129
[DEBUG] read_val 129
[DEBUG] Register value set correctly: [ 80,  37,  129 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 80 c35 val 0x  86
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 80 c35 val 0x  86
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e1b1
[DEBUG] Initial written value. val 134
[DEBUG] read_val 134
[DEBUG] Register value set correctly: [ 80,  35,  134 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 80 c33 val 0x  84
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 80 c33 val 0x  84
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e10a
[DEBUG] Initial written value. val 132
[DEBUG] read_val 132
[DEBUG] Register value set correctly: [ 80,  33,  132 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 80 c31 val 0x  94
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 80 c31 val 0x  94
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e525
[DEBUG] Initial written value. val 148
[DEBUG] read_val 148
[DEBUG] Register value set correctly: [ 80,  31,  148 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 80 c29 val 0x  7b
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 80 c29 val 0x  7b
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3defe
[DEBUG] Initial written value. val 123
[DEBUG] read_val 123
[DEBUG] Register value set correctly: [ 80,  29,  123 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 80 c27 val 0x  87
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 80 c27 val 0x  87
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e1d3
[DEBUG] Initial written value. val 135
[DEBUG] read_val 135
[DEBUG] Register value set correctly: [ 80,  27,  135 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 80 c25 val 0x  90
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 80 c25 val 0x  90
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e42c
[DEBUG] Initial written value. val 144
[DEBUG] read_val 144
[DEBUG] Register value set correctly: [ 80,  25,  144 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 80 c23 val 0x  91
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 80 c23 val 0x  91
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e445
[DEBUG] Initial written value. val 145
[DEBUG] read_val 145
[DEBUG] Register value set correctly: [ 80,  23,  145 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 80 c21 val 0x  90
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 80 c21 val 0x  90
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e41d
[DEBUG] Initial written value. val 144
[DEBUG] read_val 144
[DEBUG] Register value set correctly: [ 80,  21,  144 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 80 c19 val 0x  88
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 80 c19 val 0x  88
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e236
[DEBUG] Initial written value. val 136
[DEBUG] read_val 136
[DEBUG] Register value set correctly: [ 80,  19,  136 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 80 c17 val 0x  86
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 80 c17 val 0x  86
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e18b
[DEBUG] Initial written value. val 134
[DEBUG] read_val 134
[DEBUG] Register value set correctly: [ 80,  17,  134 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 80 c15 val 0x  9a
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 80 c15 val 0x  9a
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e6a2
[DEBUG] Initial written value. val 154
[DEBUG] read_val 154
[DEBUG] Register value set correctly: [ 80,  15,  154 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 80 c13 val 0x  95
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 80 c13 val 0x  95
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e57d
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [ 80,  13,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 80 c11 val 0x  91
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 80 c11 val 0x  91
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e453
[DEBUG] Initial written value. val 145
[DEBUG] read_val 145
[DEBUG] Register value set correctly: [ 80,  11,  145 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 80 c 9 val 0x  92
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 80 c 9 val 0x  92
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e4ad
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [ 80,   9,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 80 c 7 val 0x  98
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 80 c 7 val 0x  98
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e604
[DEBUG] Initial written value. val 152
[DEBUG] read_val 152
[DEBUG] Register value set correctly: [ 80,   7,  152 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 80 c 5 val 0x  9a
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 80 c 5 val 0x  9a
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e698
[DEBUG] Initial written value. val 154
[DEBUG] read_val 154
[DEBUG] Register value set correctly: [ 80,   5,  154 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 80 c 3 val 0x  a7
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 80 c 3 val 0x  a7
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e9f2
[DEBUG] Initial written value. val 167
[DEBUG] read_val 167
[DEBUG] Register value set correctly: [ 80,   3,  167 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 80 c 1 val 0x  9a
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 80 c 1 val 0x  9a
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e68e
[DEBUG] Initial written value. val 154
[DEBUG] read_val 154
[DEBUG] Register value set correctly: [ 80,   1,  154 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 80 c67 val 0x  17
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 80 c67 val 0x  17
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3c5e4
[DEBUG] Initial written value. val 23
[DEBUG] read_val 23
[DEBUG] Register value set correctly: [ 80,  67,   23 ]
[DEBUG] Return val = 0x00a3c5ef
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 81 c61 val 0x  68
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 81 c61 val 0x  68
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3da03
[DEBUG] Initial written value. val 104
[DEBUG] read_val 104
[DEBUG] Register value set correctly: [ 81,  61,  104 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 81 c59 val 0x  69
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 81 c59 val 0x  69
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3da5b
[DEBUG] Initial written value. val 105
[DEBUG] read_val 105
[DEBUG] Register value set correctly: [ 81,  59,  105 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 81 c57 val 0x  76
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 81 c57 val 0x  76
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3ddb6
[DEBUG] Initial written value. val 118
[DEBUG] read_val 118
[DEBUG] Register value set correctly: [ 81,  57,  118 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 81 c55 val 0x  75
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 81 c55 val 0x  75
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3dd48
[DEBUG] Initial written value. val 117
[DEBUG] read_val 117
[DEBUG] Register value set correctly: [ 81,  55,  117 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 81 c53 val 0x  7a
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 81 c53 val 0x  7a
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3dea6
[DEBUG] Initial written value. val 122
[DEBUG] read_val 122
[DEBUG] Register value set correctly: [ 81,  53,  122 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 81 c51 val 0x  7b
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 81 c51 val 0x  7b
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3defe
[DEBUG] Initial written value. val 123
[DEBUG] read_val 123
[DEBUG] Register value set correctly: [ 81,  51,  123 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 81 c49 val 0x  76
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 81 c49 val 0x  76
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3dd91
[DEBUG] Initial written value. val 118
[DEBUG] read_val 118
[DEBUG] Register value set correctly: [ 81,  49,  118 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 81 c47 val 0x  7c
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 81 c47 val 0x  7c
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3df2e
[DEBUG] Initial written value. val 124
[DEBUG] read_val 124
[DEBUG] Register value set correctly: [ 81,  47,  124 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 81 c45 val 0x  78
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 81 c45 val 0x  78
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3de00
[DEBUG] Initial written value. val 120
[DEBUG] read_val 120
[DEBUG] Register value set correctly: [ 81,  45,  120 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 81 c43 val 0x  84
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 81 c43 val 0x  84
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e11c
[DEBUG] Initial written value. val 132
[DEBUG] read_val 132
[DEBUG] Register value set correctly: [ 81,  43,  132 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 81 c41 val 0x  7a
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 81 c41 val 0x  7a
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3deb0
[DEBUG] Initial written value. val 122
[DEBUG] read_val 122
[DEBUG] Register value set correctly: [ 81,  41,  122 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 81 c39 val 0x  7a
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 81 c39 val 0x  7a
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3de8a
[DEBUG] Initial written value. val 122
[DEBUG] read_val 122
[DEBUG] Register value set correctly: [ 81,  39,  122 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 81 c37 val 0x  7d
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 81 c37 val 0x  7d
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3df60
[DEBUG] Initial written value. val 125
[DEBUG] read_val 125
[DEBUG] Register value set correctly: [ 81,  37,  125 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 81 c35 val 0x  81
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 81 c35 val 0x  81
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e07c
[DEBUG] Initial written value. val 129
[DEBUG] read_val 129
[DEBUG] Register value set correctly: [ 81,  35,  129 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 81 c33 val 0x  84
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 81 c33 val 0x  84
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e117
[DEBUG] Initial written value. val 132
[DEBUG] read_val 132
[DEBUG] Register value set correctly: [ 81,  33,  132 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 81 c31 val 0x  96
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 81 c31 val 0x  96
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e5af
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [ 81,  31,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 81 c29 val 0x  8b
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 81 c29 val 0x  8b
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e2c3
[DEBUG] Initial written value. val 139
[DEBUG] read_val 139
[DEBUG] Register value set correctly: [ 81,  29,  139 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 81 c27 val 0x  96
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 81 c27 val 0x  96
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e59e
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [ 81,  27,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 81 c25 val 0x  96
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 81 c25 val 0x  96
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e5b2
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [ 81,  25,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 81 c23 val 0x  95
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 81 c23 val 0x  95
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e54c
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [ 81,  23,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 81 c21 val 0x  97
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 81 c21 val 0x  97
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e5e1
[DEBUG] Initial written value. val 151
[DEBUG] read_val 151
[DEBUG] Register value set correctly: [ 81,  21,  151 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 81 c19 val 0x  94
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 81 c19 val 0x  94
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e538
[DEBUG] Initial written value. val 148
[DEBUG] read_val 148
[DEBUG] Register value set correctly: [ 81,  19,  148 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 81 c17 val 0x  97
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 81 c17 val 0x  97
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e5d0
[DEBUG] Initial written value. val 151
[DEBUG] read_val 151
[DEBUG] Register value set correctly: [ 81,  17,  151 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 81 c15 val 0x  92
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 81 c15 val 0x  92
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e4ad
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [ 81,  15,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 81 c13 val 0x  93
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 81 c13 val 0x  93
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e4c4
[DEBUG] Initial written value. val 147
[DEBUG] read_val 147
[DEBUG] Register value set correctly: [ 81,  13,  147 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 81 c11 val 0x  94
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 81 c11 val 0x  94
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e51f
[DEBUG] Initial written value. val 148
[DEBUG] read_val 148
[DEBUG] Register value set correctly: [ 81,  11,  148 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 81 c 9 val 0x  a1
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 81 c 9 val 0x  a1
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e871
[DEBUG] Initial written value. val 161
[DEBUG] read_val 161
[DEBUG] Register value set correctly: [ 81,   9,  161 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 81 c 7 val 0x  99
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 81 c 7 val 0x  99
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e64a
[DEBUG] Initial written value. val 153
[DEBUG] read_val 153
[DEBUG] Register value set correctly: [ 81,   7,  153 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 81 c 5 val 0x  9a
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 81 c 5 val 0x  9a
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e6a2
[DEBUG] Initial written value. val 154
[DEBUG] read_val 154
[DEBUG] Register value set correctly: [ 81,   5,  154 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 81 c 3 val 0x  97
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 81 c 3 val 0x  97
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e5fc
[DEBUG] Initial written value. val 151
[DEBUG] read_val 151
[DEBUG] Register value set correctly: [ 81,   3,  151 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 81 c 1 val 0x  99
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 81 c 1 val 0x  99
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e657
[DEBUG] Initial written value. val 153
[DEBUG] read_val 153
[DEBUG] Register value set correctly: [ 81,   1,  153 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 81 c67 val 0x  1b
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 81 c67 val 0x  1b
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3c6e9
[DEBUG] Initial written value. val 27
[DEBUG] read_val 27
[DEBUG] Register value set correctly: [ 81,  67,   27 ]
[DEBUG] Return val = 0x00a3c6f4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 82 c61 val 0x  73
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 82 c61 val 0x  73
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3dccb
[DEBUG] Initial written value. val 115
[DEBUG] read_val 115
[DEBUG] Register value set correctly: [ 82,  61,  115 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 82 c59 val 0x  74
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 82 c59 val 0x  74
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3dd21
[DEBUG] Initial written value. val 116
[DEBUG] read_val 116
[DEBUG] Register value set correctly: [ 82,  59,  116 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 82 c57 val 0x  6c
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 82 c57 val 0x  6c
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3db3b
[DEBUG] Initial written value. val 108
[DEBUG] read_val 108
[DEBUG] Register value set correctly: [ 82,  57,  108 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 82 c55 val 0x  75
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 82 c55 val 0x  75
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3dd55
[DEBUG] Initial written value. val 117
[DEBUG] read_val 117
[DEBUG] Register value set correctly: [ 82,  55,  117 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 82 c53 val 0x  83
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 82 c53 val 0x  83
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e0eb
[DEBUG] Initial written value. val 131
[DEBUG] read_val 131
[DEBUG] Register value set correctly: [ 82,  53,  131 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 82 c51 val 0x  73
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 82 c51 val 0x  73
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3dcc0
[DEBUG] Initial written value. val 115
[DEBUG] read_val 115
[DEBUG] Register value set correctly: [ 82,  51,  115 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 82 c49 val 0x  7d
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 82 c49 val 0x  7d
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3df5a
[DEBUG] Initial written value. val 125
[DEBUG] read_val 125
[DEBUG] Register value set correctly: [ 82,  49,  125 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 82 c47 val 0x  73
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 82 c47 val 0x  73
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3dcf1
[DEBUG] Initial written value. val 115
[DEBUG] read_val 115
[DEBUG] Register value set correctly: [ 82,  47,  115 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 82 c45 val 0x  79
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 82 c45 val 0x  79
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3de4e
[DEBUG] Initial written value. val 121
[DEBUG] read_val 121
[DEBUG] Register value set correctly: [ 82,  45,  121 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 82 c43 val 0x  78
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 82 c43 val 0x  78
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3de27
[DEBUG] Initial written value. val 120
[DEBUG] read_val 120
[DEBUG] Register value set correctly: [ 82,  43,  120 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 82 c41 val 0x  86
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 82 c41 val 0x  86
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e1ba
[DEBUG] Initial written value. val 134
[DEBUG] read_val 134
[DEBUG] Register value set correctly: [ 82,  41,  134 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 82 c39 val 0x  82
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 82 c39 val 0x  82
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e094
[DEBUG] Initial written value. val 130
[DEBUG] read_val 130
[DEBUG] Register value set correctly: [ 82,  39,  130 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 82 c37 val 0x  83
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 82 c37 val 0x  83
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e0eb
[DEBUG] Initial written value. val 131
[DEBUG] read_val 131
[DEBUG] Register value set correctly: [ 82,  37,  131 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 82 c35 val 0x  7c
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 82 c35 val 0x  7c
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3df02
[DEBUG] Initial written value. val 124
[DEBUG] read_val 124
[DEBUG] Register value set correctly: [ 82,  35,  124 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 82 c33 val 0x  8b
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 82 c33 val 0x  8b
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e2de
[DEBUG] Initial written value. val 139
[DEBUG] read_val 139
[DEBUG] Register value set correctly: [ 82,  33,  139 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 82 c31 val 0x  89
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 82 c31 val 0x  89
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e273
[DEBUG] Initial written value. val 137
[DEBUG] read_val 137
[DEBUG] Register value set correctly: [ 82,  31,  137 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 82 c29 val 0x  86
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 82 c29 val 0x  86
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e18b
[DEBUG] Initial written value. val 134
[DEBUG] read_val 134
[DEBUG] Register value set correctly: [ 82,  29,  134 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 82 c27 val 0x  87
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 82 c27 val 0x  87
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e1e2
[DEBUG] Initial written value. val 135
[DEBUG] read_val 135
[DEBUG] Register value set correctly: [ 82,  27,  135 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 82 c25 val 0x  89
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 82 c25 val 0x  89
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e278
[DEBUG] Initial written value. val 137
[DEBUG] read_val 137
[DEBUG] Register value set correctly: [ 82,  25,  137 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 82 c23 val 0x  93
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 82 c23 val 0x  93
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e4d2
[DEBUG] Initial written value. val 147
[DEBUG] read_val 147
[DEBUG] Register value set correctly: [ 82,  23,  147 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 82 c21 val 0x  86
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 82 c21 val 0x  86
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e1ac
[DEBUG] Initial written value. val 134
[DEBUG] read_val 134
[DEBUG] Register value set correctly: [ 82,  21,  134 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 82 c19 val 0x  8a
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 82 c19 val 0x  8a
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e286
[DEBUG] Initial written value. val 138
[DEBUG] read_val 138
[DEBUG] Register value set correctly: [ 82,  19,  138 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 82 c17 val 0x  93
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 82 c17 val 0x  93
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e4d9
[DEBUG] Initial written value. val 147
[DEBUG] read_val 147
[DEBUG] Register value set correctly: [ 82,  17,  147 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 82 c15 val 0x  94
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 82 c15 val 0x  94
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e533
[DEBUG] Initial written value. val 148
[DEBUG] read_val 148
[DEBUG] Register value set correctly: [ 82,  15,  148 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 82 c13 val 0x  92
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 82 c13 val 0x  92
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e48a
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [ 82,  13,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 82 c11 val 0x  95
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 82 c11 val 0x  95
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e560
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [ 82,  11,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 82 c 9 val 0x  9a
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 82 c 9 val 0x  9a
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e6bf
[DEBUG] Initial written value. val 154
[DEBUG] read_val 154
[DEBUG] Register value set correctly: [ 82,   9,  154 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 82 c 7 val 0x  9c
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 82 c 7 val 0x  9c
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e710
[DEBUG] Initial written value. val 156
[DEBUG] read_val 156
[DEBUG] Register value set correctly: [ 82,   7,  156 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 82 c 5 val 0x  a1
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 82 c 5 val 0x  a1
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e86c
[DEBUG] Initial written value. val 161
[DEBUG] read_val 161
[DEBUG] Register value set correctly: [ 82,   5,  161 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 82 c 3 val 0x  a5
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 82 c 3 val 0x  a5
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e942
[DEBUG] Initial written value. val 165
[DEBUG] read_val 165
[DEBUG] Register value set correctly: [ 82,   3,  165 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 82 c 1 val 0x  97
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 82 c 1 val 0x  97
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e5db
[DEBUG] Initial written value. val 151
[DEBUG] read_val 151
[DEBUG] Register value set correctly: [ 82,   1,  151 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 82 c67 val 0x  1c
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 82 c67 val 0x  1c
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3c732
[DEBUG] Initial written value. val 28
[DEBUG] read_val 28
[DEBUG] Register value set correctly: [ 82,  67,   28 ]
[DEBUG] Return val = 0x00a3c739
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 83 c61 val 0x  7c
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 83 c61 val 0x  7c
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3df14
[DEBUG] Initial written value. val 124
[DEBUG] read_val 124
[DEBUG] Register value set correctly: [ 83,  61,  124 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 83 c59 val 0x  74
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 83 c59 val 0x  74
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3dd2a
[DEBUG] Initial written value. val 116
[DEBUG] read_val 116
[DEBUG] Register value set correctly: [ 83,  59,  116 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 83 c57 val 0x  7a
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 83 c57 val 0x  7a
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3de81
[DEBUG] Initial written value. val 122
[DEBUG] read_val 122
[DEBUG] Register value set correctly: [ 83,  57,  122 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 83 c55 val 0x  6b
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 83 c55 val 0x  6b
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3dada
[DEBUG] Initial written value. val 107
[DEBUG] read_val 107
[DEBUG] Register value set correctly: [ 83,  55,  107 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 83 c53 val 0x  73
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 83 c53 val 0x  73
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3dcf1
[DEBUG] Initial written value. val 115
[DEBUG] read_val 115
[DEBUG] Register value set correctly: [ 83,  53,  115 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 83 c51 val 0x  73
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 83 c51 val 0x  73
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3dccb
[DEBUG] Initial written value. val 115
[DEBUG] read_val 115
[DEBUG] Register value set correctly: [ 83,  51,  115 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 83 c49 val 0x  75
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 83 c49 val 0x  75
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3dd64
[DEBUG] Initial written value. val 117
[DEBUG] read_val 117
[DEBUG] Register value set correctly: [ 83,  49,  117 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 83 c47 val 0x  7c
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 83 c47 val 0x  7c
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3df38
[DEBUG] Initial written value. val 124
[DEBUG] read_val 124
[DEBUG] Register value set correctly: [ 83,  47,  124 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 83 c45 val 0x  87
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 83 c45 val 0x  87
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e1d3
[DEBUG] Initial written value. val 135
[DEBUG] read_val 135
[DEBUG] Register value set correctly: [ 83,  45,  135 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 83 c43 val 0x  83
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 83 c43 val 0x  83
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e0eb
[DEBUG] Initial written value. val 131
[DEBUG] read_val 131
[DEBUG] Register value set correctly: [ 83,  43,  131 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 83 c41 val 0x  83
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 83 c41 val 0x  83
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e0c7
[DEBUG] Initial written value. val 131
[DEBUG] read_val 131
[DEBUG] Register value set correctly: [ 83,  41,  131 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 83 c39 val 0x  83
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 83 c39 val 0x  83
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e0da
[DEBUG] Initial written value. val 131
[DEBUG] read_val 131
[DEBUG] Register value set correctly: [ 83,  39,  131 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 83 c37 val 0x  7d
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 83 c37 val 0x  7d
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3df76
[DEBUG] Initial written value. val 125
[DEBUG] read_val 125
[DEBUG] Register value set correctly: [ 83,  37,  125 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 83 c35 val 0x  88
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 83 c35 val 0x  88
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e20c
[DEBUG] Initial written value. val 136
[DEBUG] read_val 136
[DEBUG] Register value set correctly: [ 83,  35,  136 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 83 c33 val 0x  8b
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 83 c33 val 0x  8b
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e2e4
[DEBUG] Initial written value. val 139
[DEBUG] read_val 139
[DEBUG] Register value set correctly: [ 83,  33,  139 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 83 c31 val 0x  86
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 83 c31 val 0x  86
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e1ba
[DEBUG] Initial written value. val 134
[DEBUG] read_val 134
[DEBUG] Register value set correctly: [ 83,  31,  134 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 83 c29 val 0x  8c
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 83 c29 val 0x  8c
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e313
[DEBUG] Initial written value. val 140
[DEBUG] read_val 140
[DEBUG] Register value set correctly: [ 83,  29,  140 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 83 c27 val 0x  8a
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 83 c27 val 0x  8a
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e2aa
[DEBUG] Initial written value. val 138
[DEBUG] read_val 138
[DEBUG] Register value set correctly: [ 83,  27,  138 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 83 c25 val 0x  85
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 83 c25 val 0x  85
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e144
[DEBUG] Initial written value. val 133
[DEBUG] read_val 133
[DEBUG] Register value set correctly: [ 83,  25,  133 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 83 c23 val 0x  93
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 83 c23 val 0x  93
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e4d9
[DEBUG] Initial written value. val 147
[DEBUG] read_val 147
[DEBUG] Register value set correctly: [ 83,  23,  147 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 83 c21 val 0x  95
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 83 c21 val 0x  95
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e576
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [ 83,  21,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 83 c19 val 0x  88
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 83 c19 val 0x  88
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e20c
[DEBUG] Initial written value. val 136
[DEBUG] read_val 136
[DEBUG] Register value set correctly: [ 83,  19,  136 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 83 c17 val 0x  9b
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 83 c17 val 0x  9b
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e6e7
[DEBUG] Initial written value. val 155
[DEBUG] read_val 155
[DEBUG] Register value set correctly: [ 83,  17,  155 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 83 c15 val 0x  9a
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 83 c15 val 0x  9a
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e6bf
[DEBUG] Initial written value. val 154
[DEBUG] read_val 154
[DEBUG] Register value set correctly: [ 83,  15,  154 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 83 c13 val 0x  9b
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 83 c13 val 0x  9b
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e6d6
[DEBUG] Initial written value. val 155
[DEBUG] read_val 155
[DEBUG] Register value set correctly: [ 83,  13,  155 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 83 c11 val 0x  a0
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 83 c11 val 0x  a0
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e829
[DEBUG] Initial written value. val 160
[DEBUG] read_val 160
[DEBUG] Register value set correctly: [ 83,  11,  160 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 83 c 9 val 0x  9a
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 83 c 9 val 0x  9a
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e685
[DEBUG] Initial written value. val 154
[DEBUG] read_val 154
[DEBUG] Register value set correctly: [ 83,   9,  154 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 83 c 7 val 0x  93
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 83 c 7 val 0x  93
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e4d9
[DEBUG] Initial written value. val 147
[DEBUG] read_val 147
[DEBUG] Register value set correctly: [ 83,   7,  147 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 83 c 5 val 0x  97
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 83 c 5 val 0x  97
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e5f7
[DEBUG] Initial written value. val 151
[DEBUG] read_val 151
[DEBUG] Register value set correctly: [ 83,   5,  151 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 83 c 3 val 0x  95
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 83 c 3 val 0x  95
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e54c
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [ 83,   3,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 83 c 1 val 0x  9b
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 83 c 1 val 0x  9b
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e6e7
[DEBUG] Initial written value. val 155
[DEBUG] read_val 155
[DEBUG] Register value set correctly: [ 83,   1,  155 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 83 c67 val 0x  1e
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 83 c67 val 0x  1e
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3c7b8
[DEBUG] Initial written value. val 30
[DEBUG] read_val 30
[DEBUG] Register value set correctly: [ 83,  67,   30 ]
[DEBUG] Return val = 0x00a3c782
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 84 c61 val 0x  62
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 84 c61 val 0x  62
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3d89b
[DEBUG] Initial written value. val 98
[DEBUG] read_val 98
[DEBUG] Register value set correctly: [ 84,  61,   98 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 84 c59 val 0x  6b
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 84 c59 val 0x  6b
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3daf6
[DEBUG] Initial written value. val 107
[DEBUG] read_val 107
[DEBUG] Register value set correctly: [ 84,  59,  107 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 84 c57 val 0x  72
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 84 c57 val 0x  72
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3dc8e
[DEBUG] Initial written value. val 114
[DEBUG] read_val 114
[DEBUG] Register value set correctly: [ 84,  57,  114 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 84 c55 val 0x  74
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 84 c55 val 0x  74
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3dd21
[DEBUG] Initial written value. val 116
[DEBUG] read_val 116
[DEBUG] Register value set correctly: [ 84,  55,  116 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 84 c53 val 0x  7c
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 84 c53 val 0x  7c
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3df38
[DEBUG] Initial written value. val 124
[DEBUG] read_val 124
[DEBUG] Register value set correctly: [ 84,  53,  124 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 84 c51 val 0x  71
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 84 c51 val 0x  71
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3dc57
[DEBUG] Initial written value. val 113
[DEBUG] read_val 113
[DEBUG] Register value set correctly: [ 84,  51,  113 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 84 c49 val 0x  79
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 84 c49 val 0x  79
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3de69
[DEBUG] Initial written value. val 121
[DEBUG] read_val 121
[DEBUG] Register value set correctly: [ 84,  49,  121 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 84 c47 val 0x  72
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 84 c47 val 0x  72
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3dc85
[DEBUG] Initial written value. val 114
[DEBUG] read_val 114
[DEBUG] Register value set correctly: [ 84,  47,  114 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 84 c45 val 0x  81
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 84 c45 val 0x  81
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e05b
[DEBUG] Initial written value. val 129
[DEBUG] read_val 129
[DEBUG] Register value set correctly: [ 84,  45,  129 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 84 c43 val 0x  84
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 84 c43 val 0x  84
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e130
[DEBUG] Initial written value. val 132
[DEBUG] read_val 132
[DEBUG] Register value set correctly: [ 84,  43,  132 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 84 c41 val 0x  75
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 84 c41 val 0x  75
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3dd48
[DEBUG] Initial written value. val 117
[DEBUG] read_val 117
[DEBUG] Register value set correctly: [ 84,  41,  117 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 84 c39 val 0x  7c
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 84 c39 val 0x  7c
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3df25
[DEBUG] Initial written value. val 124
[DEBUG] read_val 124
[DEBUG] Register value set correctly: [ 84,  39,  124 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 84 c37 val 0x  87
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 84 c37 val 0x  87
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e1ff
[DEBUG] Initial written value. val 135
[DEBUG] read_val 135
[DEBUG] Register value set correctly: [ 84,  37,  135 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 84 c35 val 0x  84
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 84 c35 val 0x  84
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e117
[DEBUG] Initial written value. val 132
[DEBUG] read_val 132
[DEBUG] Register value set correctly: [ 84,  35,  132 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 84 c33 val 0x  83
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 84 c33 val 0x  83
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e0eb
[DEBUG] Initial written value. val 131
[DEBUG] read_val 131
[DEBUG] Register value set correctly: [ 84,  33,  131 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 84 c31 val 0x  88
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 84 c31 val 0x  88
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e207
[DEBUG] Initial written value. val 136
[DEBUG] read_val 136
[DEBUG] Register value set correctly: [ 84,  31,  136 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 84 c29 val 0x  92
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 84 c29 val 0x  92
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e49c
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [ 84,  29,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 84 c27 val 0x  85
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 84 c27 val 0x  85
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e175
[DEBUG] Initial written value. val 133
[DEBUG] read_val 133
[DEBUG] Register value set correctly: [ 84,  27,  133 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 84 c25 val 0x  8c
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 84 c25 val 0x  8c
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e30e
[DEBUG] Initial written value. val 140
[DEBUG] read_val 140
[DEBUG] Register value set correctly: [ 84,  25,  140 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 84 c23 val 0x  8b
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 84 c23 val 0x  8b
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e2e4
[DEBUG] Initial written value. val 139
[DEBUG] read_val 139
[DEBUG] Register value set correctly: [ 84,  23,  139 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 84 c21 val 0x  8b
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 84 c21 val 0x  8b
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e2f9
[DEBUG] Initial written value. val 139
[DEBUG] read_val 139
[DEBUG] Register value set correctly: [ 84,  21,  139 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 84 c19 val 0x  94
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 84 c19 val 0x  94
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e514
[DEBUG] Initial written value. val 148
[DEBUG] read_val 148
[DEBUG] Register value set correctly: [ 84,  19,  148 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 84 c17 val 0x  9b
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 84 c17 val 0x  9b
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e6ec
[DEBUG] Initial written value. val 155
[DEBUG] read_val 155
[DEBUG] Register value set correctly: [ 84,  17,  155 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 84 c15 val 0x  97
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 84 c15 val 0x  97
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e5c6
[DEBUG] Initial written value. val 151
[DEBUG] read_val 151
[DEBUG] Register value set correctly: [ 84,  15,  151 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 84 c13 val 0x  96
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 84 c13 val 0x  96
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e59e
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [ 84,  13,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 84 c11 val 0x  97
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 84 c11 val 0x  97
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e5f7
[DEBUG] Initial written value. val 151
[DEBUG] read_val 151
[DEBUG] Register value set correctly: [ 84,  11,  151 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 84 c 9 val 0x  96
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 84 c 9 val 0x  96
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e588
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [ 84,   9,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 84 c 7 val 0x  95
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 84 c 7 val 0x  95
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e560
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [ 84,   7,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 84 c 5 val 0x  99
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 84 c 5 val 0x  99
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e67b
[DEBUG] Initial written value. val 153
[DEBUG] read_val 153
[DEBUG] Register value set correctly: [ 84,   5,  153 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 84 c 3 val 0x  98
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 84 c 3 val 0x  98
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e612
[DEBUG] Initial written value. val 152
[DEBUG] read_val 152
[DEBUG] Register value set correctly: [ 84,   3,  152 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 84 c 1 val 0x  9c
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 84 c 1 val 0x  9c
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e72a
[DEBUG] Initial written value. val 156
[DEBUG] read_val 156
[DEBUG] Register value set correctly: [ 84,   1,  156 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 84 c67 val 0x  15
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 84 c67 val 0x  15
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3c542
[DEBUG] Initial written value. val 21
[DEBUG] read_val 21
[DEBUG] Register value set correctly: [ 84,  67,   21 ]
[DEBUG] Return val = 0x00a3c549
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 85 c61 val 0x  71
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 85 c61 val 0x  71
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3dc66
[DEBUG] Initial written value. val 113
[DEBUG] read_val 113
[DEBUG] Register value set correctly: [ 85,  61,  113 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 85 c59 val 0x  81
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 85 c59 val 0x  81
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e07c
[DEBUG] Initial written value. val 129
[DEBUG] read_val 129
[DEBUG] Register value set correctly: [ 85,  59,  129 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 85 c57 val 0x  74
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 85 c57 val 0x  74
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3dd10
[DEBUG] Initial written value. val 116
[DEBUG] read_val 116
[DEBUG] Register value set correctly: [ 85,  57,  116 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 85 c55 val 0x  7a
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 85 c55 val 0x  7a
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3dead
[DEBUG] Initial written value. val 122
[DEBUG] read_val 122
[DEBUG] Register value set correctly: [ 85,  55,  122 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 85 c53 val 0x  71
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 85 c53 val 0x  71
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3dc41
[DEBUG] Initial written value. val 113
[DEBUG] read_val 113
[DEBUG] Register value set correctly: [ 85,  53,  113 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 85 c51 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 85 c51 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [ 85,  51,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 85 c49 val 0x  73
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 85 c49 val 0x  73
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3dcf1
[DEBUG] Initial written value. val 115
[DEBUG] read_val 115
[DEBUG] Register value set correctly: [ 85,  49,  115 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 85 c47 val 0x  7a
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 85 c47 val 0x  7a
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3de8a
[DEBUG] Initial written value. val 122
[DEBUG] read_val 122
[DEBUG] Register value set correctly: [ 85,  47,  122 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 85 c45 val 0x  7a
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 85 c45 val 0x  7a
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3dea6
[DEBUG] Initial written value. val 122
[DEBUG] read_val 122
[DEBUG] Register value set correctly: [ 85,  45,  122 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 85 c43 val 0x  70
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 85 c43 val 0x  70
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3dc3e
[DEBUG] Initial written value. val 112
[DEBUG] read_val 112
[DEBUG] Register value set correctly: [ 85,  43,  112 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 85 c41 val 0x  89
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 85 c41 val 0x  89
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e254
[DEBUG] Initial written value. val 137
[DEBUG] read_val 137
[DEBUG] Register value set correctly: [ 85,  41,  137 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 85 c39 val 0x  91
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 85 c39 val 0x  91
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e469
[DEBUG] Initial written value. val 145
[DEBUG] read_val 145
[DEBUG] Register value set correctly: [ 85,  39,  145 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 85 c37 val 0x  7e
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 85 c37 val 0x  7e
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3df83
[DEBUG] Initial written value. val 126
[DEBUG] read_val 126
[DEBUG] Register value set correctly: [ 85,  37,  126 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 85 c35 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 85 c35 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [ 85,  35,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 85 c33 val 0x  86
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 85 c33 val 0x  86
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e1b1
[DEBUG] Initial written value. val 134
[DEBUG] read_val 134
[DEBUG] Register value set correctly: [ 85,  33,  134 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 85 c31 val 0x  93
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 85 c31 val 0x  93
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e4cf
[DEBUG] Initial written value. val 147
[DEBUG] read_val 147
[DEBUG] Register value set correctly: [ 85,  31,  147 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 85 c29 val 0x  8a
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 85 c29 val 0x  8a
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e2a1
[DEBUG] Initial written value. val 138
[DEBUG] read_val 138
[DEBUG] Register value set correctly: [ 85,  29,  138 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 85 c27 val 0x  89
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 85 c27 val 0x  89
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e278
[DEBUG] Initial written value. val 137
[DEBUG] read_val 137
[DEBUG] Register value set correctly: [ 85,  27,  137 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 85 c25 val 0x  8b
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 85 c25 val 0x  8b
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e2d5
[DEBUG] Initial written value. val 139
[DEBUG] read_val 139
[DEBUG] Register value set correctly: [ 85,  25,  139 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 85 c23 val 0x  93
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 85 c23 val 0x  93
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e4e8
[DEBUG] Initial written value. val 147
[DEBUG] read_val 147
[DEBUG] Register value set correctly: [ 85,  23,  147 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 85 c21 val 0x  85
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 85 c21 val 0x  85
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e144
[DEBUG] Initial written value. val 133
[DEBUG] read_val 133
[DEBUG] Register value set correctly: [ 85,  21,  133 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 85 c19 val 0x  98
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 85 c19 val 0x  98
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e619
[DEBUG] Initial written value. val 152
[DEBUG] read_val 152
[DEBUG] Register value set correctly: [ 85,  19,  152 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 85 c17 val 0x  95
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 85 c17 val 0x  95
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e576
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [ 85,  17,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 85 c15 val 0x  96
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 85 c15 val 0x  96
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e588
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [ 85,  15,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 85 c13 val 0x  95
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 85 c13 val 0x  95
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e560
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [ 85,  13,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 85 c11 val 0x  a3
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 85 c11 val 0x  a3
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e8fb
[DEBUG] Initial written value. val 163
[DEBUG] read_val 163
[DEBUG] Register value set correctly: [ 85,  11,  163 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 85 c 9 val 0x  9b
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 85 c 9 val 0x  9b
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e6d6
[DEBUG] Initial written value. val 155
[DEBUG] read_val 155
[DEBUG] Register value set correctly: [ 85,   9,  155 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 85 c 7 val 0x  9a
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 85 c 7 val 0x  9a
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e6a9
[DEBUG] Initial written value. val 154
[DEBUG] read_val 154
[DEBUG] Register value set correctly: [ 85,   7,  154 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 85 c 5 val 0x  9a
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 85 c 5 val 0x  9a
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e685
[DEBUG] Initial written value. val 154
[DEBUG] read_val 154
[DEBUG] Register value set correctly: [ 85,   5,  154 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 85 c 3 val 0x  93
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 85 c 3 val 0x  93
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e4d9
[DEBUG] Initial written value. val 147
[DEBUG] read_val 147
[DEBUG] Register value set correctly: [ 85,   3,  147 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 85 c 1 val 0x  92
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 85 c 1 val 0x  92
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e4b0
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [ 85,   1,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 85 c67 val 0x  19
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 85 c67 val 0x  19
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3c64f
[DEBUG] Initial written value. val 25
[DEBUG] read_val 25
[DEBUG] Register value set correctly: [ 85,  67,   25 ]
[DEBUG] Return val = 0x00a3c652
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 86 c61 val 0x  66
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 86 c61 val 0x  66
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3d9a8
[DEBUG] Initial written value. val 102
[DEBUG] read_val 102
[DEBUG] Register value set correctly: [ 86,  61,  102 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 86 c59 val 0x  79
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 86 c59 val 0x  79
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3de45
[DEBUG] Initial written value. val 121
[DEBUG] read_val 121
[DEBUG] Register value set correctly: [ 86,  59,  121 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 86 c57 val 0x  73
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 86 c57 val 0x  73
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3dcdd
[DEBUG] Initial written value. val 115
[DEBUG] read_val 115
[DEBUG] Register value set correctly: [ 86,  57,  115 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 86 c55 val 0x  72
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 86 c55 val 0x  72
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3dcb4
[DEBUG] Initial written value. val 114
[DEBUG] read_val 114
[DEBUG] Register value set correctly: [ 86,  55,  114 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 86 c53 val 0x  76
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 86 c53 val 0x  76
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3dd8c
[DEBUG] Initial written value. val 118
[DEBUG] read_val 118
[DEBUG] Register value set correctly: [ 86,  53,  118 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 86 c51 val 0x  87
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 86 c51 val 0x  87
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e1e2
[DEBUG] Initial written value. val 135
[DEBUG] read_val 135
[DEBUG] Register value set correctly: [ 86,  51,  135 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 86 c49 val 0x  83
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 86 c49 val 0x  83
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e0fd
[DEBUG] Initial written value. val 131
[DEBUG] read_val 131
[DEBUG] Register value set correctly: [ 86,  49,  131 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 86 c47 val 0x  72
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 86 c47 val 0x  72
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3dc93
[DEBUG] Initial written value. val 114
[DEBUG] read_val 114
[DEBUG] Register value set correctly: [ 86,  47,  114 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 86 c45 val 0x  79
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 86 c45 val 0x  79
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3de69
[DEBUG] Initial written value. val 121
[DEBUG] read_val 121
[DEBUG] Register value set correctly: [ 86,  45,  121 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 86 c43 val 0x  7d
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 86 c43 val 0x  7d
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3df47
[DEBUG] Initial written value. val 125
[DEBUG] read_val 125
[DEBUG] Register value set correctly: [ 86,  43,  125 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 86 c41 val 0x  7d
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 86 c41 val 0x  7d
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3df5a
[DEBUG] Initial written value. val 125
[DEBUG] read_val 125
[DEBUG] Register value set correctly: [ 86,  41,  125 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 86 c39 val 0x  84
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 86 c39 val 0x  84
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e130
[DEBUG] Initial written value. val 132
[DEBUG] read_val 132
[DEBUG] Register value set correctly: [ 86,  39,  132 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 86 c37 val 0x  89
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 86 c37 val 0x  89
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e249
[DEBUG] Initial written value. val 137
[DEBUG] read_val 137
[DEBUG] Register value set correctly: [ 86,  37,  137 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 86 c35 val 0x  7a
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 86 c35 val 0x  7a
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3dea6
[DEBUG] Initial written value. val 122
[DEBUG] read_val 122
[DEBUG] Register value set correctly: [ 86,  35,  122 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 86 c33 val 0x  7c
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 86 c33 val 0x  7c
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3df38
[DEBUG] Initial written value. val 124
[DEBUG] read_val 124
[DEBUG] Register value set correctly: [ 86,  33,  124 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 86 c31 val 0x  87
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 86 c31 val 0x  87
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e1d3
[DEBUG] Initial written value. val 135
[DEBUG] read_val 135
[DEBUG] Register value set correctly: [ 86,  31,  135 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 86 c29 val 0x  8b
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 86 c29 val 0x  8b
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e2ef
[DEBUG] Initial written value. val 139
[DEBUG] read_val 139
[DEBUG] Register value set correctly: [ 86,  29,  139 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 86 c27 val 0x  88
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 86 c27 val 0x  88
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e207
[DEBUG] Initial written value. val 136
[DEBUG] read_val 136
[DEBUG] Register value set correctly: [ 86,  27,  136 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 86 c25 val 0x  88
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 86 c25 val 0x  88
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e21a
[DEBUG] Initial written value. val 136
[DEBUG] read_val 136
[DEBUG] Register value set correctly: [ 86,  25,  136 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 86 c23 val 0x  94
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 86 c23 val 0x  94
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e533
[DEBUG] Initial written value. val 148
[DEBUG] read_val 148
[DEBUG] Register value set correctly: [ 86,  23,  148 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 86 c21 val 0x  92
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 86 c21 val 0x  92
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e48a
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [ 86,  21,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 86 c19 val 0x  91
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 86 c19 val 0x  91
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e462
[DEBUG] Initial written value. val 145
[DEBUG] read_val 145
[DEBUG] Register value set correctly: [ 86,  19,  145 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 86 c17 val 0x  93
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 86 c17 val 0x  93
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e4fe
[DEBUG] Initial written value. val 147
[DEBUG] read_val 147
[DEBUG] Register value set correctly: [ 86,  17,  147 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 86 c15 val 0x  93
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 86 c15 val 0x  93
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e4d2
[DEBUG] Initial written value. val 147
[DEBUG] read_val 147
[DEBUG] Register value set correctly: [ 86,  15,  147 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 86 c13 val 0x  a1
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 86 c13 val 0x  a1
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e86c
[DEBUG] Initial written value. val 161
[DEBUG] read_val 161
[DEBUG] Register value set correctly: [ 86,  13,  161 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 86 c11 val 0x  a1
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 86 c11 val 0x  a1
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e840
[DEBUG] Initial written value. val 161
[DEBUG] read_val 161
[DEBUG] Register value set correctly: [ 86,  11,  161 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 86 c 9 val 0x  92
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 86 c 9 val 0x  92
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e49c
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [ 86,   9,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 86 c 7 val 0x  a1
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 86 c 7 val 0x  a1
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e871
[DEBUG] Initial written value. val 161
[DEBUG] read_val 161
[DEBUG] Register value set correctly: [ 86,   7,  161 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 86 c 5 val 0x  9b
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 86 c 5 val 0x  9b
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e6cb
[DEBUG] Initial written value. val 155
[DEBUG] read_val 155
[DEBUG] Register value set correctly: [ 86,   5,  155 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 86 c 3 val 0x  a2
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 86 c 3 val 0x  a2
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e8a3
[DEBUG] Initial written value. val 162
[DEBUG] read_val 162
[DEBUG] Register value set correctly: [ 86,   3,  162 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 86 c 1 val 0x  a1
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 86 c 1 val 0x  a1
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e87a
[DEBUG] Initial written value. val 161
[DEBUG] read_val 161
[DEBUG] Register value set correctly: [ 86,   1,  161 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 86 c67 val 0x  22
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 86 c67 val 0x  22
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3c897
[DEBUG] Initial written value. val 34
[DEBUG] read_val 34
[DEBUG] Register value set correctly: [ 86,  67,   34 ]
[DEBUG] Return val = 0x00a3c89c
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 87 c61 val 0x  68
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 87 c61 val 0x  68
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3da32
[DEBUG] Initial written value. val 104
[DEBUG] read_val 104
[DEBUG] Register value set correctly: [ 87,  61,  104 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 87 c59 val 0x  6b
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 87 c59 val 0x  6b
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3dacc
[DEBUG] Initial written value. val 107
[DEBUG] read_val 107
[DEBUG] Register value set correctly: [ 87,  59,  107 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 87 c57 val 0x  82
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 87 c57 val 0x  82
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e0a5
[DEBUG] Initial written value. val 130
[DEBUG] read_val 130
[DEBUG] Register value set correctly: [ 87,  57,  130 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 87 c55 val 0x  6b
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 87 c55 val 0x  6b
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3dafd
[DEBUG] Initial written value. val 107
[DEBUG] read_val 107
[DEBUG] Register value set correctly: [ 87,  55,  107 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 87 c53 val 0x  75
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 87 c53 val 0x  75
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3dd55
[DEBUG] Initial written value. val 117
[DEBUG] read_val 117
[DEBUG] Register value set correctly: [ 87,  53,  117 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 87 c51 val 0x  77
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 87 c51 val 0x  77
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3ddee
[DEBUG] Initial written value. val 119
[DEBUG] read_val 119
[DEBUG] Register value set correctly: [ 87,  51,  119 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 87 c49 val 0x  7d
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 87 c49 val 0x  7d
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3df47
[DEBUG] Initial written value. val 125
[DEBUG] read_val 125
[DEBUG] Register value set correctly: [ 87,  49,  125 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 87 c47 val 0x  7a
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 87 c47 val 0x  7a
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3de9c
[DEBUG] Initial written value. val 122
[DEBUG] read_val 122
[DEBUG] Register value set correctly: [ 87,  47,  122 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 87 c45 val 0x  81
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 87 c45 val 0x  81
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e077
[DEBUG] Initial written value. val 129
[DEBUG] read_val 129
[DEBUG] Register value set correctly: [ 87,  45,  129 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 87 c43 val 0x  83
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 87 c43 val 0x  83
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e0cc
[DEBUG] Initial written value. val 131
[DEBUG] read_val 131
[DEBUG] Register value set correctly: [ 87,  43,  131 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 87 c41 val 0x  85
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 87 c41 val 0x  85
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e163
[DEBUG] Initial written value. val 133
[DEBUG] read_val 133
[DEBUG] Register value set correctly: [ 87,  41,  133 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 87 c39 val 0x  87
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 87 c39 val 0x  87
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e1ff
[DEBUG] Initial written value. val 135
[DEBUG] read_val 135
[DEBUG] Register value set correctly: [ 87,  39,  135 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 87 c37 val 0x  87
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 87 c37 val 0x  87
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e1d3
[DEBUG] Initial written value. val 135
[DEBUG] read_val 135
[DEBUG] Register value set correctly: [ 87,  37,  135 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 87 c35 val 0x  84
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 87 c35 val 0x  84
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e12d
[DEBUG] Initial written value. val 132
[DEBUG] read_val 132
[DEBUG] Register value set correctly: [ 87,  35,  132 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 87 c33 val 0x  89
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 87 c33 val 0x  89
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e242
[DEBUG] Initial written value. val 137
[DEBUG] read_val 137
[DEBUG] Register value set correctly: [ 87,  33,  137 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 87 c31 val 0x  8b
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 87 c31 val 0x  8b
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e2de
[DEBUG] Initial written value. val 139
[DEBUG] read_val 139
[DEBUG] Register value set correctly: [ 87,  31,  139 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 87 c29 val 0x  8a
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 87 c29 val 0x  8a
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e2b7
[DEBUG] Initial written value. val 138
[DEBUG] read_val 138
[DEBUG] Register value set correctly: [ 87,  29,  138 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 87 c27 val 0x  8c
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 87 c27 val 0x  8c
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e30e
[DEBUG] Initial written value. val 140
[DEBUG] read_val 140
[DEBUG] Register value set correctly: [ 87,  27,  140 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 87 c25 val 0x  92
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 87 c25 val 0x  92
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e4a6
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [ 87,  25,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 87 c23 val 0x  8b
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 87 c23 val 0x  8b
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e2f9
[DEBUG] Initial written value. val 139
[DEBUG] read_val 139
[DEBUG] Register value set correctly: [ 87,  23,  139 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 87 c21 val 0x  92
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 87 c21 val 0x  92
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e497
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [ 87,  21,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 87 c19 val 0x  95
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 87 c19 val 0x  95
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e56b
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [ 87,  19,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 87 c17 val 0x  9a
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 87 c17 val 0x  9a
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e685
[DEBUG] Initial written value. val 154
[DEBUG] read_val 154
[DEBUG] Register value set correctly: [ 87,  17,  154 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 87 c15 val 0x  9a
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 87 c15 val 0x  9a
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e698
[DEBUG] Initial written value. val 154
[DEBUG] read_val 154
[DEBUG] Register value set correctly: [ 87,  15,  154 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 87 c13 val 0x  a2
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 87 c13 val 0x  a2
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e8b5
[DEBUG] Initial written value. val 162
[DEBUG] read_val 162
[DEBUG] Register value set correctly: [ 87,  13,  162 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 87 c11 val 0x  93
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 87 c11 val 0x  93
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e4cf
[DEBUG] Initial written value. val 147
[DEBUG] read_val 147
[DEBUG] Register value set correctly: [ 87,  11,  147 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 87 c 9 val 0x  a1
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 87 c 9 val 0x  a1
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e867
[DEBUG] Initial written value. val 161
[DEBUG] read_val 161
[DEBUG] Register value set correctly: [ 87,   9,  161 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 87 c 7 val 0x  99
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 87 c 7 val 0x  99
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e67b
[DEBUG] Initial written value. val 153
[DEBUG] read_val 153
[DEBUG] Register value set correctly: [ 87,   7,  153 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 87 c 5 val 0x  97
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 87 c 5 val 0x  97
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e5d0
[DEBUG] Initial written value. val 151
[DEBUG] read_val 151
[DEBUG] Register value set correctly: [ 87,   5,  151 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 87 c 3 val 0x  aa
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 87 c 3 val 0x  aa
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3eaac
[DEBUG] Initial written value. val 170
[DEBUG] read_val 170
[DEBUG] Register value set correctly: [ 87,   3,  170 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 87 c 1 val 0x  a2
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 87 c 1 val 0x  a2
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e884
[DEBUG] Initial written value. val 162
[DEBUG] read_val 162
[DEBUG] Register value set correctly: [ 87,   1,  162 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 87 c67 val 0x  1e
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 87 c67 val 0x  1e
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3c79f
[DEBUG] Initial written value. val 30
[DEBUG] read_val 30
[DEBUG] Register value set correctly: [ 87,  67,   30 ]
[DEBUG] Return val = 0x00a3c7a5
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 88 c61 val 0x  69
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 88 c61 val 0x  69
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3da7c
[DEBUG] Initial written value. val 105
[DEBUG] read_val 105
[DEBUG] Register value set correctly: [ 88,  61,  105 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 88 c59 val 0x  79
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 88 c59 val 0x  79
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3de53
[DEBUG] Initial written value. val 121
[DEBUG] read_val 121
[DEBUG] Register value set correctly: [ 88,  59,  121 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 88 c57 val 0x  77
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 88 c57 val 0x  77
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3ddee
[DEBUG] Initial written value. val 119
[DEBUG] read_val 119
[DEBUG] Register value set correctly: [ 88,  57,  119 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 88 c55 val 0x  7c
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 88 c55 val 0x  7c
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3df02
[DEBUG] Initial written value. val 124
[DEBUG] read_val 124
[DEBUG] Register value set correctly: [ 88,  55,  124 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 88 c53 val 0x  71
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 88 c53 val 0x  71
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3dc5c
[DEBUG] Initial written value. val 113
[DEBUG] read_val 113
[DEBUG] Register value set correctly: [ 88,  53,  113 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 88 c51 val 0x  78
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 88 c51 val 0x  78
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3de31
[DEBUG] Initial written value. val 120
[DEBUG] read_val 120
[DEBUG] Register value set correctly: [ 88,  51,  120 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 88 c49 val 0x  81
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 88 c49 val 0x  81
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e04d
[DEBUG] Initial written value. val 129
[DEBUG] read_val 129
[DEBUG] Register value set correctly: [ 88,  49,  129 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 88 c47 val 0x  81
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 88 c47 val 0x  81
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e061
[DEBUG] Initial written value. val 129
[DEBUG] read_val 129
[DEBUG] Register value set correctly: [ 88,  47,  129 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 88 c45 val 0x  84
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 88 c45 val 0x  84
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e13b
[DEBUG] Initial written value. val 132
[DEBUG] read_val 132
[DEBUG] Register value set correctly: [ 88,  45,  132 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 88 c43 val 0x  74
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 88 c43 val 0x  74
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3dd10
[DEBUG] Initial written value. val 116
[DEBUG] read_val 116
[DEBUG] Register value set correctly: [ 88,  43,  116 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 88 c41 val 0x  7d
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 88 c41 val 0x  7d
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3df6b
[DEBUG] Initial written value. val 125
[DEBUG] read_val 125
[DEBUG] Register value set correctly: [ 88,  41,  125 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 88 c39 val 0x  86
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 88 c39 val 0x  86
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e180
[DEBUG] Initial written value. val 134
[DEBUG] read_val 134
[DEBUG] Register value set correctly: [ 88,  39,  134 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 88 c37 val 0x  81
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 88 c37 val 0x  81
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e05b
[DEBUG] Initial written value. val 129
[DEBUG] read_val 129
[DEBUG] Register value set correctly: [ 88,  37,  129 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 88 c35 val 0x  83
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 88 c35 val 0x  83
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e0f6
[DEBUG] Initial written value. val 131
[DEBUG] read_val 131
[DEBUG] Register value set correctly: [ 88,  35,  131 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 88 c33 val 0x  87
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 88 c33 val 0x  87
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e1ce
[DEBUG] Initial written value. val 135
[DEBUG] read_val 135
[DEBUG] Register value set correctly: [ 88,  33,  135 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 88 c31 val 0x  89
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 88 c31 val 0x  89
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e265
[DEBUG] Initial written value. val 137
[DEBUG] read_val 137
[DEBUG] Register value set correctly: [ 88,  31,  137 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 88 c29 val 0x  85
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 88 c29 val 0x  85
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e17e
[DEBUG] Initial written value. val 133
[DEBUG] read_val 133
[DEBUG] Register value set correctly: [ 88,  29,  133 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 88 c27 val 0x  8a
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 88 c27 val 0x  8a
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e290
[DEBUG] Initial written value. val 138
[DEBUG] read_val 138
[DEBUG] Register value set correctly: [ 88,  27,  138 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 88 c25 val 0x  8c
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 88 c25 val 0x  8c
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e329
[DEBUG] Initial written value. val 140
[DEBUG] read_val 140
[DEBUG] Register value set correctly: [ 88,  25,  140 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 88 c23 val 0x  90
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 88 c23 val 0x  90
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e400
[DEBUG] Initial written value. val 144
[DEBUG] read_val 144
[DEBUG] Register value set correctly: [ 88,  23,  144 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 88 c21 val 0x  91
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 88 c21 val 0x  91
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e458
[DEBUG] Initial written value. val 145
[DEBUG] read_val 145
[DEBUG] Register value set correctly: [ 88,  21,  145 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 88 c19 val 0x  98
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 88 c19 val 0x  98
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e635
[DEBUG] Initial written value. val 152
[DEBUG] read_val 152
[DEBUG] Register value set correctly: [ 88,  19,  152 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 88 c17 val 0x  98
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 88 c17 val 0x  98
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e60f
[DEBUG] Initial written value. val 152
[DEBUG] read_val 152
[DEBUG] Register value set correctly: [ 88,  17,  152 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 88 c15 val 0x  98
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 88 c15 val 0x  98
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e623
[DEBUG] Initial written value. val 152
[DEBUG] read_val 152
[DEBUG] Register value set correctly: [ 88,  15,  152 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 88 c13 val 0x  a3
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 88 c13 val 0x  a3
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e8fb
[DEBUG] Initial written value. val 163
[DEBUG] read_val 163
[DEBUG] Register value set correctly: [ 88,  13,  163 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 88 c11 val 0x  93
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 88 c11 val 0x  93
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e4d2
[DEBUG] Initial written value. val 147
[DEBUG] read_val 147
[DEBUG] Register value set correctly: [ 88,  11,  147 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 88 c 9 val 0x  a4
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 88 c 9 val 0x  a4
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e92b
[DEBUG] Initial written value. val 164
[DEBUG] read_val 164
[DEBUG] Register value set correctly: [ 88,   9,  164 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 88 c 7 val 0x  9d
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 88 c 7 val 0x  9d
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e743
[DEBUG] Initial written value. val 157
[DEBUG] read_val 157
[DEBUG] Register value set correctly: [ 88,   7,  157 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 88 c 5 val 0x  98
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 88 c 5 val 0x  98
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e619
[DEBUG] Initial written value. val 152
[DEBUG] read_val 152
[DEBUG] Register value set correctly: [ 88,   5,  152 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 88 c 3 val 0x  a1
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 88 c 3 val 0x  a1
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e871
[DEBUG] Initial written value. val 161
[DEBUG] read_val 161
[DEBUG] Register value set correctly: [ 88,   3,  161 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 88 c 1 val 0x  91
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 88 c 1 val 0x  91
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e44e
[DEBUG] Initial written value. val 145
[DEBUG] read_val 145
[DEBUG] Register value set correctly: [ 88,   1,  145 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 88 c67 val 0x  25
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 88 c67 val 0x  25
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3c960
[DEBUG] Initial written value. val 37
[DEBUG] read_val 37
[DEBUG] Register value set correctly: [ 88,  67,   37 ]
[DEBUG] Return val = 0x00a3c96b
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 89 c61 val 0x  80
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 89 c61 val 0x  80
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e003
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [ 89,  61,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 89 c59 val 0x  77
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 89 c59 val 0x  77
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3dddf
[DEBUG] Initial written value. val 119
[DEBUG] read_val 119
[DEBUG] Register value set correctly: [ 89,  59,  119 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 89 c57 val 0x  68
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 89 c57 val 0x  68
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3da32
[DEBUG] Initial written value. val 104
[DEBUG] read_val 104
[DEBUG] Register value set correctly: [ 89,  57,  104 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 89 c55 val 0x  77
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 89 c55 val 0x  77
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3ddc9
[DEBUG] Initial written value. val 119
[DEBUG] read_val 119
[DEBUG] Register value set correctly: [ 89,  55,  119 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 89 c53 val 0x  81
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 89 c53 val 0x  81
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e061
[DEBUG] Initial written value. val 129
[DEBUG] read_val 129
[DEBUG] Register value set correctly: [ 89,  53,  129 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 89 c51 val 0x  75
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 89 c51 val 0x  75
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3dd79
[DEBUG] Initial written value. val 117
[DEBUG] read_val 117
[DEBUG] Register value set correctly: [ 89,  51,  117 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 89 c49 val 0x  75
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 89 c49 val 0x  75
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3dd55
[DEBUG] Initial written value. val 117
[DEBUG] read_val 117
[DEBUG] Register value set correctly: [ 89,  49,  117 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 89 c47 val 0x  76
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 89 c47 val 0x  76
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3ddab
[DEBUG] Initial written value. val 118
[DEBUG] read_val 118
[DEBUG] Register value set correctly: [ 89,  47,  118 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 89 c45 val 0x  80
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 89 c45 val 0x  80
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e003
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [ 89,  45,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 89 c43 val 0x  86
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 89 c43 val 0x  86
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e19d
[DEBUG] Initial written value. val 134
[DEBUG] read_val 134
[DEBUG] Register value set correctly: [ 89,  43,  134 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 89 c41 val 0x  7a
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 89 c41 val 0x  7a
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3deb0
[DEBUG] Initial written value. val 122
[DEBUG] read_val 122
[DEBUG] Register value set correctly: [ 89,  41,  122 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 89 c39 val 0x  90
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 89 c39 val 0x  90
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e40b
[DEBUG] Initial written value. val 144
[DEBUG] read_val 144
[DEBUG] Register value set correctly: [ 89,  39,  144 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 89 c37 val 0x  89
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 89 c37 val 0x  89
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e265
[DEBUG] Initial written value. val 137
[DEBUG] read_val 137
[DEBUG] Register value set correctly: [ 89,  37,  137 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 89 c35 val 0x  82
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 89 c35 val 0x  82
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e0b8
[DEBUG] Initial written value. val 130
[DEBUG] read_val 130
[DEBUG] Register value set correctly: [ 89,  35,  130 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 89 c33 val 0x  7b
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 89 c33 val 0x  7b
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3ded2
[DEBUG] Initial written value. val 123
[DEBUG] read_val 123
[DEBUG] Register value set correctly: [ 89,  33,  123 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 89 c31 val 0x  8c
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 89 c31 val 0x  8c
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e329
[DEBUG] Initial written value. val 140
[DEBUG] read_val 140
[DEBUG] Register value set correctly: [ 89,  31,  140 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 89 c29 val 0x  87
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 89 c29 val 0x  87
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e1c5
[DEBUG] Initial written value. val 135
[DEBUG] read_val 135
[DEBUG] Register value set correctly: [ 89,  29,  135 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 89 c27 val 0x  88
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 89 c27 val 0x  88
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e21a
[DEBUG] Initial written value. val 136
[DEBUG] read_val 136
[DEBUG] Register value set correctly: [ 89,  27,  136 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 89 c25 val 0x  88
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 89 c25 val 0x  88
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e236
[DEBUG] Initial written value. val 136
[DEBUG] read_val 136
[DEBUG] Register value set correctly: [ 89,  25,  136 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 89 c23 val 0x  96
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 89 c23 val 0x  96
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e588
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [ 89,  23,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 89 c21 val 0x  96
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 89 c21 val 0x  96
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e5a4
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [ 89,  21,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 89 c19 val 0x  91
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 89 c19 val 0x  91
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e47f
[DEBUG] Initial written value. val 145
[DEBUG] read_val 145
[DEBUG] Register value set correctly: [ 89,  19,  145 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 89 c17 val 0x  92
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 89 c17 val 0x  92
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e497
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [ 89,  17,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 89 c15 val 0x  9a
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 89 c15 val 0x  9a
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e6a9
[DEBUG] Initial written value. val 154
[DEBUG] read_val 154
[DEBUG] Register value set correctly: [ 89,  15,  154 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 89 c13 val 0x  92
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 89 c13 val 0x  92
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e481
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [ 89,  13,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 89 c11 val 0x  92
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 89 c11 val 0x  92
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e49c
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [ 89,  11,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 89 c 9 val 0x  94
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 89 c 9 val 0x  94
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e533
[DEBUG] Initial written value. val 148
[DEBUG] read_val 148
[DEBUG] Register value set correctly: [ 89,   9,  148 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 89 c 7 val 0x  9c
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 89 c 7 val 0x  9c
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e70d
[DEBUG] Initial written value. val 156
[DEBUG] read_val 156
[DEBUG] Register value set correctly: [ 89,   7,  156 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 89 c 5 val 0x  a0
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 89 c 5 val 0x  a0
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e822
[DEBUG] Initial written value. val 160
[DEBUG] read_val 160
[DEBUG] Register value set correctly: [ 89,   5,  160 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 89 c 3 val 0x  9b
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 89 c 3 val 0x  9b
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e6fa
[DEBUG] Initial written value. val 155
[DEBUG] read_val 155
[DEBUG] Register value set correctly: [ 89,   3,  155 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 89 c 1 val 0x  98
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 89 c 1 val 0x  98
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e612
[DEBUG] Initial written value. val 152
[DEBUG] read_val 152
[DEBUG] Register value set correctly: [ 89,   1,  152 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 89 c67 val 0x  1a
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 89 c67 val 0x  1a
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3c6ac
[DEBUG] Initial written value. val 26
[DEBUG] read_val 26
[DEBUG] Register value set correctly: [ 89,  67,   26 ]
[DEBUG] Return val = 0x00a3c6b1
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 90 c61 val 0x  7a
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 90 c61 val 0x  7a
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3de8a
[DEBUG] Initial written value. val 122
[DEBUG] read_val 122
[DEBUG] Register value set correctly: [ 90,  61,  122 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 90 c59 val 0x  65
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 90 c59 val 0x  65
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3d967
[DEBUG] Initial written value. val 101
[DEBUG] read_val 101
[DEBUG] Register value set correctly: [ 90,  59,  101 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 90 c57 val 0x  78
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 90 c57 val 0x  78
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3de3a
[DEBUG] Initial written value. val 120
[DEBUG] read_val 120
[DEBUG] Register value set correctly: [ 90,  57,  120 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 90 c55 val 0x  74
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 90 c55 val 0x  74
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3dd10
[DEBUG] Initial written value. val 116
[DEBUG] read_val 116
[DEBUG] Register value set correctly: [ 90,  55,  116 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 90 c53 val 0x  75
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 90 c53 val 0x  75
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3dd6f
[DEBUG] Initial written value. val 117
[DEBUG] read_val 117
[DEBUG] Register value set correctly: [ 90,  53,  117 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 90 c51 val 0x  84
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 90 c51 val 0x  84
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e101
[DEBUG] Initial written value. val 132
[DEBUG] read_val 132
[DEBUG] Register value set correctly: [ 90,  51,  132 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 90 c49 val 0x  79
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 90 c49 val 0x  79
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3de58
[DEBUG] Initial written value. val 121
[DEBUG] read_val 121
[DEBUG] Register value set correctly: [ 90,  49,  121 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 90 c47 val 0x  7b
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 90 c47 val 0x  7b
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3def5
[DEBUG] Initial written value. val 123
[DEBUG] read_val 123
[DEBUG] Register value set correctly: [ 90,  47,  123 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 90 c45 val 0x  89
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 90 c45 val 0x  89
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e249
[DEBUG] Initial written value. val 137
[DEBUG] read_val 137
[DEBUG] Register value set correctly: [ 90,  45,  137 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 90 c43 val 0x  7e
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 90 c43 val 0x  7e
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3dfa4
[DEBUG] Initial written value. val 126
[DEBUG] read_val 126
[DEBUG] Register value set correctly: [ 90,  43,  126 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 90 c41 val 0x  81
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 90 c41 val 0x  81
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e07c
[DEBUG] Initial written value. val 129
[DEBUG] read_val 129
[DEBUG] Register value set correctly: [ 90,  41,  129 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 90 c39 val 0x  95
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 90 c39 val 0x  95
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e551
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [ 90,  39,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 90 c37 val 0x  90
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 90 c37 val 0x  90
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e42c
[DEBUG] Initial written value. val 144
[DEBUG] read_val 144
[DEBUG] Register value set correctly: [ 90,  37,  144 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 90 c35 val 0x  89
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 90 c35 val 0x  89
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e242
[DEBUG] Initial written value. val 137
[DEBUG] read_val 137
[DEBUG] Register value set correctly: [ 90,  35,  137 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 90 c33 val 0x  89
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 90 c33 val 0x  89
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e25f
[DEBUG] Initial written value. val 137
[DEBUG] read_val 137
[DEBUG] Register value set correctly: [ 90,  33,  137 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 90 c31 val 0x  81
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 90 c31 val 0x  81
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e077
[DEBUG] Initial written value. val 129
[DEBUG] read_val 129
[DEBUG] Register value set correctly: [ 90,  31,  129 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 90 c29 val 0x  94
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 90 c29 val 0x  94
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e509
[DEBUG] Initial written value. val 148
[DEBUG] read_val 148
[DEBUG] Register value set correctly: [ 90,  29,  148 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 90 c27 val 0x  78
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 90 c27 val 0x  78
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3de27
[DEBUG] Initial written value. val 120
[DEBUG] read_val 120
[DEBUG] Register value set correctly: [ 90,  27,  120 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 90 c25 val 0x  89
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 90 c25 val 0x  89
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e278
[DEBUG] Initial written value. val 137
[DEBUG] read_val 137
[DEBUG] Register value set correctly: [ 90,  25,  137 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 90 c23 val 0x  7d
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 90 c23 val 0x  7d
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3df51
[DEBUG] Initial written value. val 125
[DEBUG] read_val 125
[DEBUG] Register value set correctly: [ 90,  23,  125 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 90 c21 val 0x  95
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 90 c21 val 0x  95
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e56b
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [ 90,  21,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 90 c19 val 0x  8c
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 90 c19 val 0x  8c
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e305
[DEBUG] Initial written value. val 140
[DEBUG] read_val 140
[DEBUG] Register value set correctly: [ 90,  19,  140 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 90 c17 val 0x  9a
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 90 c17 val 0x  9a
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e698
[DEBUG] Initial written value. val 154
[DEBUG] read_val 154
[DEBUG] Register value set correctly: [ 90,  17,  154 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 90 c15 val 0x  95
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 90 c15 val 0x  95
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e576
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [ 90,  15,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 90 c13 val 0x  88
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 90 c13 val 0x  88
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e20c
[DEBUG] Initial written value. val 136
[DEBUG] read_val 136
[DEBUG] Register value set correctly: [ 90,  13,  136 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 90 c11 val 0x  9a
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 90 c11 val 0x  9a
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e6a2
[DEBUG] Initial written value. val 154
[DEBUG] read_val 154
[DEBUG] Register value set correctly: [ 90,  11,  154 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 90 c 9 val 0x  93
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 90 c 9 val 0x  93
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e4fe
[DEBUG] Initial written value. val 147
[DEBUG] read_val 147
[DEBUG] Register value set correctly: [ 90,   9,  147 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 90 c 7 val 0x  97
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 90 c 7 val 0x  97
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e5d0
[DEBUG] Initial written value. val 151
[DEBUG] read_val 151
[DEBUG] Register value set correctly: [ 90,   7,  151 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 90 c 5 val 0x  9b
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 90 c 5 val 0x  9b
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e6ec
[DEBUG] Initial written value. val 155
[DEBUG] read_val 155
[DEBUG] Register value set correctly: [ 90,   5,  155 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 90 c 3 val 0x  98
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 90 c 3 val 0x  98
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e604
[DEBUG] Initial written value. val 152
[DEBUG] read_val 152
[DEBUG] Register value set correctly: [ 90,   3,  152 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 90 c 1 val 0x  99
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 90 c 1 val 0x  99
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e65c
[DEBUG] Initial written value. val 153
[DEBUG] read_val 153
[DEBUG] Register value set correctly: [ 90,   1,  153 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 90 c67 val 0x  23
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 90 c67 val 0x  23
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3c8f5
[DEBUG] Initial written value. val 35
[DEBUG] read_val 35
[DEBUG] Register value set correctly: [ 90,  67,   35 ]
[DEBUG] Return val = 0x00a3c8fe
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 91 c61 val 0x  68
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 91 c61 val 0x  68
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3da15
[DEBUG] Initial written value. val 104
[DEBUG] read_val 104
[DEBUG] Register value set correctly: [ 91,  61,  104 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 91 c59 val 0x  6b
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 91 c59 val 0x  6b
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3daeb
[DEBUG] Initial written value. val 107
[DEBUG] read_val 107
[DEBUG] Register value set correctly: [ 91,  59,  107 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 91 c57 val 0x  69
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 91 c57 val 0x  69
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3da46
[DEBUG] Initial written value. val 105
[DEBUG] read_val 105
[DEBUG] Register value set correctly: [ 91,  57,  105 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 91 c55 val 0x  78
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 91 c55 val 0x  78
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3de1d
[DEBUG] Initial written value. val 120
[DEBUG] read_val 120
[DEBUG] Register value set correctly: [ 91,  55,  120 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 91 c53 val 0x  6c
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 91 c53 val 0x  6c
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3db30
[DEBUG] Initial written value. val 108
[DEBUG] read_val 108
[DEBUG] Register value set correctly: [ 91,  53,  108 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 91 c51 val 0x  78
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 91 c51 val 0x  78
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3de0b
[DEBUG] Initial written value. val 120
[DEBUG] read_val 120
[DEBUG] Register value set correctly: [ 91,  51,  120 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 91 c49 val 0x  7d
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 91 c49 val 0x  7d
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3df60
[DEBUG] Initial written value. val 125
[DEBUG] read_val 125
[DEBUG] Register value set correctly: [ 91,  49,  125 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 91 c47 val 0x  77
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 91 c47 val 0x  77
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3ddf8
[DEBUG] Initial written value. val 119
[DEBUG] read_val 119
[DEBUG] Register value set correctly: [ 91,  47,  119 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 91 c45 val 0x  79
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 91 c45 val 0x  79
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3de53
[DEBUG] Initial written value. val 121
[DEBUG] read_val 121
[DEBUG] Register value set correctly: [ 91,  45,  121 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 91 c43 val 0x  82
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 91 c43 val 0x  82
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e0ae
[DEBUG] Initial written value. val 130
[DEBUG] read_val 130
[DEBUG] Register value set correctly: [ 91,  43,  130 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 91 c41 val 0x  81
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 91 c41 val 0x  81
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e046
[DEBUG] Initial written value. val 129
[DEBUG] read_val 129
[DEBUG] Register value set correctly: [ 91,  41,  129 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 91 c39 val 0x  7f
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 91 c39 val 0x  7f
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3dfdb
[DEBUG] Initial written value. val 127
[DEBUG] read_val 127
[DEBUG] Register value set correctly: [ 91,  39,  127 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 91 c37 val 0x  82
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 91 c37 val 0x  82
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e0b3
[DEBUG] Initial written value. val 130
[DEBUG] read_val 130
[DEBUG] Register value set correctly: [ 91,  37,  130 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 91 c35 val 0x  82
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 91 c35 val 0x  82
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e089
[DEBUG] Initial written value. val 130
[DEBUG] read_val 130
[DEBUG] Register value set correctly: [ 91,  35,  130 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 91 c33 val 0x  7d
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 91 c33 val 0x  7d
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3df60
[DEBUG] Initial written value. val 125
[DEBUG] read_val 125
[DEBUG] Register value set correctly: [ 91,  33,  125 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 91 c31 val 0x  92
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 91 c31 val 0x  92
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e4bb
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [ 91,  31,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 91 c29 val 0x  8a
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 91 c29 val 0x  8a
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e290
[DEBUG] Initial written value. val 138
[DEBUG] read_val 138
[DEBUG] Register value set correctly: [ 91,  29,  138 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 91 c27 val 0x  96
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 91 c27 val 0x  96
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e5af
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [ 91,  27,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 91 c25 val 0x  86
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 91 c25 val 0x  86
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e180
[DEBUG] Initial written value. val 134
[DEBUG] read_val 134
[DEBUG] Register value set correctly: [ 91,  25,  134 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 91 c23 val 0x  89
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 91 c23 val 0x  89
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e25f
[DEBUG] Initial written value. val 137
[DEBUG] read_val 137
[DEBUG] Register value set correctly: [ 91,  23,  137 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 91 c21 val 0x  95
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 91 c21 val 0x  95
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e576
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [ 91,  21,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 91 c19 val 0x  96
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 91 c19 val 0x  96
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e588
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [ 91,  19,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 91 c17 val 0x  9a
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 91 c17 val 0x  9a
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e6a2
[DEBUG] Initial written value. val 154
[DEBUG] read_val 154
[DEBUG] Register value set correctly: [ 91,  17,  154 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 91 c15 val 0x  94
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 91 c15 val 0x  94
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e538
[DEBUG] Initial written value. val 148
[DEBUG] read_val 148
[DEBUG] Register value set correctly: [ 91,  15,  148 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 91 c13 val 0x  8c
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 91 c13 val 0x  8c
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e313
[DEBUG] Initial written value. val 140
[DEBUG] read_val 140
[DEBUG] Register value set correctly: [ 91,  13,  140 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 91 c11 val 0x  8c
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 91 c11 val 0x  8c
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e329
[DEBUG] Initial written value. val 140
[DEBUG] read_val 140
[DEBUG] Register value set correctly: [ 91,  11,  140 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 91 c 9 val 0x  96
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 91 c 9 val 0x  96
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e583
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [ 91,   9,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 91 c 7 val 0x  9a
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 91 c 7 val 0x  9a
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e698
[DEBUG] Initial written value. val 154
[DEBUG] read_val 154
[DEBUG] Register value set correctly: [ 91,   7,  154 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 91 c 5 val 0x  9a
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 91 c 5 val 0x  9a
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e6b4
[DEBUG] Initial written value. val 154
[DEBUG] read_val 154
[DEBUG] Register value set correctly: [ 91,   5,  154 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 91 c 3 val 0x  a4
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 91 c 3 val 0x  a4
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e90c
[DEBUG] Initial written value. val 164
[DEBUG] read_val 164
[DEBUG] Register value set correctly: [ 91,   3,  164 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 91 c 1 val 0x  94
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 91 c 1 val 0x  94
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e525
[DEBUG] Initial written value. val 148
[DEBUG] read_val 148
[DEBUG] Register value set correctly: [ 91,   1,  148 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 91 c67 val 0x   f
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 91 c67 val 0x   f
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c3fe
[DEBUG] Initial written value. val 15
[DEBUG] read_val 15
[DEBUG] Register value set correctly: [ 91,  67,   15 ]
[DEBUG] Return val = 0x00a3c3c4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 92 c61 val 0x  66
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 92 c61 val 0x  66
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3d999
[DEBUG] Initial written value. val 102
[DEBUG] read_val 102
[DEBUG] Register value set correctly: [ 92,  61,  102 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 92 c59 val 0x  71
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 92 c59 val 0x  71
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3dc70
[DEBUG] Initial written value. val 113
[DEBUG] read_val 113
[DEBUG] Register value set correctly: [ 92,  59,  113 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 92 c57 val 0x  75
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 92 c57 val 0x  75
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3dd48
[DEBUG] Initial written value. val 117
[DEBUG] read_val 117
[DEBUG] Register value set correctly: [ 92,  57,  117 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 92 c55 val 0x  6b
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 92 c55 val 0x  6b
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3dae0
[DEBUG] Initial written value. val 107
[DEBUG] read_val 107
[DEBUG] Register value set correctly: [ 92,  55,  107 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 92 c53 val 0x  68
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 92 c53 val 0x  68
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3da39
[DEBUG] Initial written value. val 104
[DEBUG] read_val 104
[DEBUG] Register value set correctly: [ 92,  53,  104 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 92 c51 val 0x  7e
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 92 c51 val 0x  7e
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3df95
[DEBUG] Initial written value. val 126
[DEBUG] read_val 126
[DEBUG] Register value set correctly: [ 92,  51,  126 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 92 c49 val 0x  7d
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 92 c49 val 0x  7d
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3df6b
[DEBUG] Initial written value. val 125
[DEBUG] read_val 125
[DEBUG] Register value set correctly: [ 92,  49,  125 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 92 c47 val 0x  79
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 92 c47 val 0x  79
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3de45
[DEBUG] Initial written value. val 121
[DEBUG] read_val 121
[DEBUG] Register value set correctly: [ 92,  47,  121 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 92 c45 val 0x  7d
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 92 c45 val 0x  7d
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3df5a
[DEBUG] Initial written value. val 125
[DEBUG] read_val 125
[DEBUG] Register value set correctly: [ 92,  45,  125 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 92 c43 val 0x  7d
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 92 c43 val 0x  7d
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3df76
[DEBUG] Initial written value. val 125
[DEBUG] read_val 125
[DEBUG] Register value set correctly: [ 92,  43,  125 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 92 c41 val 0x  87
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 92 c41 val 0x  87
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e1ce
[DEBUG] Initial written value. val 135
[DEBUG] read_val 135
[DEBUG] Register value set correctly: [ 92,  41,  135 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 92 c39 val 0x  7c
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 92 c39 val 0x  7c
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3df25
[DEBUG] Initial written value. val 124
[DEBUG] read_val 124
[DEBUG] Register value set correctly: [ 92,  39,  124 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 92 c37 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 92 c37 val 0x  80
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e039
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [ 92,  37,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 92 c35 val 0x  7c
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 92 c35 val 0x  7c
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3df14
[DEBUG] Initial written value. val 124
[DEBUG] read_val 124
[DEBUG] Register value set correctly: [ 92,  35,  124 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 92 c33 val 0x  86
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 92 c33 val 0x  86
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e1ac
[DEBUG] Initial written value. val 134
[DEBUG] read_val 134
[DEBUG] Register value set correctly: [ 92,  33,  134 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 92 c31 val 0x  7b
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 92 c31 val 0x  7b
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3dec4
[DEBUG] Initial written value. val 123
[DEBUG] read_val 123
[DEBUG] Register value set correctly: [ 92,  31,  123 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 92 c29 val 0x  92
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 92 c29 val 0x  92
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e49c
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [ 92,  29,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 92 c27 val 0x  89
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 92 c27 val 0x  89
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e273
[DEBUG] Initial written value. val 137
[DEBUG] read_val 137
[DEBUG] Register value set correctly: [ 92,  27,  137 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 92 c25 val 0x  96
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 92 c25 val 0x  96
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e588
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [ 92,  25,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 92 c23 val 0x  92
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 92 c23 val 0x  92
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e4a6
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [ 92,  23,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 92 c21 val 0x  96
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 92 c21 val 0x  96
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e5b9
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [ 92,  21,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 92 c19 val 0x  93
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 92 c19 val 0x  93
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e4d2
[DEBUG] Initial written value. val 147
[DEBUG] read_val 147
[DEBUG] Register value set correctly: [ 92,  19,  147 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 92 c17 val 0x  91
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 92 c17 val 0x  91
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e469
[DEBUG] Initial written value. val 145
[DEBUG] read_val 145
[DEBUG] Register value set correctly: [ 92,  17,  145 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 92 c15 val 0x  95
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 92 c15 val 0x  95
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e547
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [ 92,  15,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 92 c13 val 0x  9b
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 92 c13 val 0x  9b
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e6dd
[DEBUG] Initial written value. val 155
[DEBUG] read_val 155
[DEBUG] Register value set correctly: [ 92,  13,  155 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 92 c11 val 0x  98
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 92 c11 val 0x  98
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e635
[DEBUG] Initial written value. val 152
[DEBUG] read_val 152
[DEBUG] Register value set correctly: [ 92,  11,  152 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 92 c 9 val 0x  a3
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 92 c 9 val 0x  a3
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e8ca
[DEBUG] Initial written value. val 163
[DEBUG] read_val 163
[DEBUG] Register value set correctly: [ 92,   9,  163 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 92 c 7 val 0x  a3
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 92 c 7 val 0x  a3
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e8e6
[DEBUG] Initial written value. val 163
[DEBUG] read_val 163
[DEBUG] Register value set correctly: [ 92,   7,  163 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 92 c 5 val 0x  a3
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 92 c 5 val 0x  a3
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e8fb
[DEBUG] Initial written value. val 163
[DEBUG] read_val 163
[DEBUG] Register value set correctly: [ 92,   5,  163 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 92 c 3 val 0x  92
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 92 c 3 val 0x  92
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e497
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [ 92,   3,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 92 c 1 val 0x  a3
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 92 c 1 val 0x  a3
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e8ed
[DEBUG] Initial written value. val 163
[DEBUG] read_val 163
[DEBUG] Register value set correctly: [ 92,   1,  163 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 92 c67 val 0x  19
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 92 c67 val 0x  19
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3c644
[DEBUG] Initial written value. val 25
[DEBUG] read_val 25
[DEBUG] Register value set correctly: [ 92,  67,   25 ]
[DEBUG] Return val = 0x00a3c64f
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 93 c61 val 0x  76
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 93 c61 val 0x  76
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3dda0
[DEBUG] Initial written value. val 118
[DEBUG] read_val 118
[DEBUG] Register value set correctly: [ 93,  61,  118 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 93 c59 val 0x  76
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 93 c59 val 0x  76
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3ddbd
[DEBUG] Initial written value. val 118
[DEBUG] read_val 118
[DEBUG] Register value set correctly: [ 93,  59,  118 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 93 c57 val 0x  76
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 93 c57 val 0x  76
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3dd91
[DEBUG] Initial written value. val 118
[DEBUG] read_val 118
[DEBUG] Register value set correctly: [ 93,  57,  118 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 93 c55 val 0x  77
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 93 c55 val 0x  77
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3ddee
[DEBUG] Initial written value. val 119
[DEBUG] read_val 119
[DEBUG] Register value set correctly: [ 93,  55,  119 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 93 c53 val 0x  80
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 93 c53 val 0x  80
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e003
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [ 93,  53,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 93 c51 val 0x  76
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 93 c51 val 0x  76
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3dd9a
[DEBUG] Initial written value. val 118
[DEBUG] read_val 118
[DEBUG] Register value set correctly: [ 93,  51,  118 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 93 c49 val 0x  85
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 93 c49 val 0x  85
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e175
[DEBUG] Initial written value. val 133
[DEBUG] read_val 133
[DEBUG] Register value set correctly: [ 93,  49,  133 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 93 c47 val 0x  7e
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 93 c47 val 0x  7e
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3df88
[DEBUG] Initial written value. val 126
[DEBUG] read_val 126
[DEBUG] Register value set correctly: [ 93,  47,  126 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 93 c45 val 0x  7e
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 93 c45 val 0x  7e
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3dfa4
[DEBUG] Initial written value. val 126
[DEBUG] read_val 126
[DEBUG] Register value set correctly: [ 93,  45,  126 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 93 c43 val 0x  85
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 93 c43 val 0x  85
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e17e
[DEBUG] Initial written value. val 133
[DEBUG] read_val 133
[DEBUG] Register value set correctly: [ 93,  43,  133 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 93 c41 val 0x  85
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 93 c41 val 0x  85
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e152
[DEBUG] Initial written value. val 133
[DEBUG] read_val 133
[DEBUG] Register value set correctly: [ 93,  41,  133 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 93 c39 val 0x  7d
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 93 c39 val 0x  7d
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3df6b
[DEBUG] Initial written value. val 125
[DEBUG] read_val 125
[DEBUG] Register value set correctly: [ 93,  39,  125 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 93 c37 val 0x  88
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 93 c37 val 0x  88
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e207
[DEBUG] Initial written value. val 136
[DEBUG] read_val 136
[DEBUG] Register value set correctly: [ 93,  37,  136 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 93 c35 val 0x  82
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 93 c35 val 0x  82
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e09f
[DEBUG] Initial written value. val 130
[DEBUG] read_val 130
[DEBUG] Register value set correctly: [ 93,  35,  130 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 93 c33 val 0x  8a
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 93 c33 val 0x  8a
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e2b7
[DEBUG] Initial written value. val 138
[DEBUG] read_val 138
[DEBUG] Register value set correctly: [ 93,  33,  138 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 93 c31 val 0x  91
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 93 c31 val 0x  91
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e44e
[DEBUG] Initial written value. val 145
[DEBUG] read_val 145
[DEBUG] Register value set correctly: [ 93,  31,  145 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 93 c29 val 0x  94
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 93 c29 val 0x  94
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e525
[DEBUG] Initial written value. val 148
[DEBUG] read_val 148
[DEBUG] Register value set correctly: [ 93,  29,  148 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 93 c27 val 0x  93
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 93 c27 val 0x  93
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e4fe
[DEBUG] Initial written value. val 147
[DEBUG] read_val 147
[DEBUG] Register value set correctly: [ 93,  27,  147 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 93 c25 val 0x  8a
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 93 c25 val 0x  8a
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e290
[DEBUG] Initial written value. val 138
[DEBUG] read_val 138
[DEBUG] Register value set correctly: [ 93,  25,  138 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 93 c23 val 0x  91
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 93 c23 val 0x  91
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e469
[DEBUG] Initial written value. val 145
[DEBUG] read_val 145
[DEBUG] Register value set correctly: [ 93,  23,  145 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 93 c21 val 0x  99
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 93 c21 val 0x  99
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e641
[DEBUG] Initial written value. val 153
[DEBUG] read_val 153
[DEBUG] Register value set correctly: [ 93,  21,  153 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 93 c19 val 0x  96
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 93 c19 val 0x  96
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e59e
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [ 93,  19,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 93 c17 val 0x  9a
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 93 c17 val 0x  9a
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e6b4
[DEBUG] Initial written value. val 154
[DEBUG] read_val 154
[DEBUG] Register value set correctly: [ 93,  17,  154 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 93 c15 val 0x  94
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 93 c15 val 0x  94
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e509
[DEBUG] Initial written value. val 148
[DEBUG] read_val 148
[DEBUG] Register value set correctly: [ 93,  15,  148 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 93 c13 val 0x  92
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 93 c13 val 0x  92
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e4a6
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [ 93,  13,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 93 c11 val 0x  97
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 93 c11 val 0x  97
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e5fc
[DEBUG] Initial written value. val 151
[DEBUG] read_val 151
[DEBUG] Register value set correctly: [ 93,  11,  151 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 93 c 9 val 0x  97
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 93 c 9 val 0x  97
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e5d0
[DEBUG] Initial written value. val 151
[DEBUG] read_val 151
[DEBUG] Register value set correctly: [ 93,   9,  151 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 93 c 7 val 0x  92
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 93 c 7 val 0x  92
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e4ad
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [ 93,   7,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 93 c 5 val 0x  99
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 93 c 5 val 0x  99
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e641
[DEBUG] Initial written value. val 153
[DEBUG] read_val 153
[DEBUG] Register value set correctly: [ 93,   5,  153 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 93 c 3 val 0x  9b
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 93 c 3 val 0x  9b
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e6dd
[DEBUG] Initial written value. val 155
[DEBUG] read_val 155
[DEBUG] Register value set correctly: [ 93,   3,  155 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 93 c 1 val 0x  a2
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 93 c 1 val 0x  a2
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e8b5
[DEBUG] Initial written value. val 162
[DEBUG] read_val 162
[DEBUG] Register value set correctly: [ 93,   1,  162 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 93 c67 val 0x  1e
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 93 c67 val 0x  1e
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3c789
[DEBUG] Initial written value. val 30
[DEBUG] read_val 30
[DEBUG] Register value set correctly: [ 93,  67,   30 ]
[DEBUG] Return val = 0x00a3c794
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 94 c61 val 0x  76
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 94 c61 val 0x  76
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3ddab
[DEBUG] Initial written value. val 118
[DEBUG] read_val 118
[DEBUG] Register value set correctly: [ 94,  61,  118 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 94 c59 val 0x  77
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 94 c59 val 0x  77
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3ddc2
[DEBUG] Initial written value. val 119
[DEBUG] read_val 119
[DEBUG] Register value set correctly: [ 94,  59,  119 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 94 c57 val 0x  75
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 94 c57 val 0x  75
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3dd5e
[DEBUG] Initial written value. val 117
[DEBUG] read_val 117
[DEBUG] Register value set correctly: [ 94,  57,  117 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 94 c55 val 0x  7c
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 94 c55 val 0x  7c
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3df33
[DEBUG] Initial written value. val 124
[DEBUG] read_val 124
[DEBUG] Register value set correctly: [ 94,  55,  124 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 94 c53 val 0x  76
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 94 c53 val 0x  76
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3dd8c
[DEBUG] Initial written value. val 118
[DEBUG] read_val 118
[DEBUG] Register value set correctly: [ 94,  53,  118 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 94 c51 val 0x  6c
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 94 c51 val 0x  6c
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3db26
[DEBUG] Initial written value. val 108
[DEBUG] read_val 108
[DEBUG] Register value set correctly: [ 94,  51,  108 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 94 c49 val 0x  7c
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 94 c49 val 0x  7c
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3df38
[DEBUG] Initial written value. val 124
[DEBUG] read_val 124
[DEBUG] Register value set correctly: [ 94,  49,  124 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 94 c47 val 0x  79
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 94 c47 val 0x  79
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3de53
[DEBUG] Initial written value. val 121
[DEBUG] read_val 121
[DEBUG] Register value set correctly: [ 94,  47,  121 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 94 c45 val 0x  79
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 94 c45 val 0x  79
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3de69
[DEBUG] Initial written value. val 121
[DEBUG] read_val 121
[DEBUG] Register value set correctly: [ 94,  45,  121 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 94 c43 val 0x  83
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 94 c43 val 0x  83
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e0c7
[DEBUG] Initial written value. val 131
[DEBUG] read_val 131
[DEBUG] Register value set correctly: [ 94,  43,  131 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 94 c41 val 0x  7d
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 94 c41 val 0x  7d
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3df5a
[DEBUG] Initial written value. val 125
[DEBUG] read_val 125
[DEBUG] Register value set correctly: [ 94,  41,  125 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 94 c39 val 0x  7e
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 94 c39 val 0x  7e
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3dfb2
[DEBUG] Initial written value. val 126
[DEBUG] read_val 126
[DEBUG] Register value set correctly: [ 94,  39,  126 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 94 c37 val 0x  75
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 94 c37 val 0x  75
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3dd48
[DEBUG] Initial written value. val 117
[DEBUG] read_val 117
[DEBUG] Register value set correctly: [ 94,  37,  117 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 94 c35 val 0x  7c
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 94 c35 val 0x  7c
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3df25
[DEBUG] Initial written value. val 124
[DEBUG] read_val 124
[DEBUG] Register value set correctly: [ 94,  35,  124 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 94 c33 val 0x  8a
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 94 c33 val 0x  8a
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e2bc
[DEBUG] Initial written value. val 138
[DEBUG] read_val 138
[DEBUG] Register value set correctly: [ 94,  33,  138 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 94 c31 val 0x  93
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 94 c31 val 0x  93
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e4d2
[DEBUG] Initial written value. val 147
[DEBUG] read_val 147
[DEBUG] Register value set correctly: [ 94,  31,  147 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 94 c29 val 0x  88
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 94 c29 val 0x  88
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e22b
[DEBUG] Initial written value. val 136
[DEBUG] read_val 136
[DEBUG] Register value set correctly: [ 94,  29,  136 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 94 c27 val 0x  8c
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 94 c27 val 0x  8c
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e305
[DEBUG] Initial written value. val 140
[DEBUG] read_val 140
[DEBUG] Register value set correctly: [ 94,  27,  140 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 94 c25 val 0x  8a
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 94 c25 val 0x  8a
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e29b
[DEBUG] Initial written value. val 138
[DEBUG] read_val 138
[DEBUG] Register value set correctly: [ 94,  25,  138 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 94 c23 val 0x  99
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 94 c23 val 0x  99
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e670
[DEBUG] Initial written value. val 153
[DEBUG] read_val 153
[DEBUG] Register value set correctly: [ 94,  23,  153 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 94 c21 val 0x  93
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 94 c21 val 0x  93
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e4cf
[DEBUG] Initial written value. val 147
[DEBUG] read_val 147
[DEBUG] Register value set correctly: [ 94,  21,  147 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 94 c19 val 0x  94
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 94 c19 val 0x  94
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e525
[DEBUG] Initial written value. val 148
[DEBUG] read_val 148
[DEBUG] Register value set correctly: [ 94,  19,  148 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 94 c17 val 0x  94
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 94 c17 val 0x  94
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e538
[DEBUG] Initial written value. val 148
[DEBUG] read_val 148
[DEBUG] Register value set correctly: [ 94,  17,  148 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 94 c15 val 0x  98
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 94 c15 val 0x  98
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e612
[DEBUG] Initial written value. val 152
[DEBUG] read_val 152
[DEBUG] Register value set correctly: [ 94,  15,  152 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 94 c13 val 0x  88
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 94 c13 val 0x  88
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e22b
[DEBUG] Initial written value. val 136
[DEBUG] read_val 136
[DEBUG] Register value set correctly: [ 94,  13,  136 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 94 c11 val 0x  9b
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 94 c11 val 0x  9b
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e6c0
[DEBUG] Initial written value. val 155
[DEBUG] read_val 155
[DEBUG] Register value set correctly: [ 94,  11,  155 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 94 c 9 val 0x  98
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 94 c 9 val 0x  98
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e619
[DEBUG] Initial written value. val 152
[DEBUG] read_val 152
[DEBUG] Register value set correctly: [ 94,   9,  152 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 94 c 7 val 0x  9b
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 94 c 7 val 0x  9b
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e6f1
[DEBUG] Initial written value. val 155
[DEBUG] read_val 155
[DEBUG] Register value set correctly: [ 94,   7,  155 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 94 c 5 val 0x  95
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 94 c 5 val 0x  95
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e54c
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [ 94,   5,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 94 c 3 val 0x  a1
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 94 c 3 val 0x  a1
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e867
[DEBUG] Initial written value. val 161
[DEBUG] read_val 161
[DEBUG] Register value set correctly: [ 94,   3,  161 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 94 c 1 val 0x  9b
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 94 c 1 val 0x  9b
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e6fa
[DEBUG] Initial written value. val 155
[DEBUG] read_val 155
[DEBUG] Register value set correctly: [ 94,   1,  155 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 94 c67 val 0x  1d
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 94 c67 val 0x  1d
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3c750
[DEBUG] Initial written value. val 29
[DEBUG] read_val 29
[DEBUG] Register value set correctly: [ 94,  67,   29 ]
[DEBUG] Return val = 0x00a3c75b
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 95 c61 val 0x  66
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 95 c61 val 0x  66
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3d9b5
[DEBUG] Initial written value. val 102
[DEBUG] read_val 102
[DEBUG] Register value set correctly: [ 95,  61,  102 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 95 c59 val 0x  71
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 95 c59 val 0x  71
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3dc4a
[DEBUG] Initial written value. val 113
[DEBUG] read_val 113
[DEBUG] Register value set correctly: [ 95,  59,  113 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 95 c57 val 0x  7b
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 95 c57 val 0x  7b
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3dee3
[DEBUG] Initial written value. val 123
[DEBUG] read_val 123
[DEBUG] Register value set correctly: [ 95,  57,  123 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 95 c55 val 0x  69
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 95 c55 val 0x  69
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3da7c
[DEBUG] Initial written value. val 105
[DEBUG] read_val 105
[DEBUG] Register value set correctly: [ 95,  55,  105 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 95 c53 val 0x  81
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 95 c53 val 0x  81
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e050
[DEBUG] Initial written value. val 129
[DEBUG] read_val 129
[DEBUG] Register value set correctly: [ 95,  53,  129 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 95 c51 val 0x  7a
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 95 c51 val 0x  7a
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3dead
[DEBUG] Initial written value. val 122
[DEBUG] read_val 122
[DEBUG] Register value set correctly: [ 95,  51,  122 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 95 c49 val 0x  75
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 95 c49 val 0x  75
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3dd43
[DEBUG] Initial written value. val 117
[DEBUG] read_val 117
[DEBUG] Register value set correctly: [ 95,  49,  117 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 95 c47 val 0x  79
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 95 c47 val 0x  79
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3de58
[DEBUG] Initial written value. val 121
[DEBUG] read_val 121
[DEBUG] Register value set correctly: [ 95,  47,  121 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 95 c45 val 0x  82
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 95 c45 val 0x  82
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e0b3
[DEBUG] Initial written value. val 130
[DEBUG] read_val 130
[DEBUG] Register value set correctly: [ 95,  45,  130 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 95 c43 val 0x  86
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 95 c43 val 0x  86
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e18b
[DEBUG] Initial written value. val 134
[DEBUG] read_val 134
[DEBUG] Register value set correctly: [ 95,  43,  134 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 95 c41 val 0x  84
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 95 c41 val 0x  84
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e126
[DEBUG] Initial written value. val 132
[DEBUG] read_val 132
[DEBUG] Register value set correctly: [ 95,  41,  132 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 95 c39 val 0x  82
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 95 c39 val 0x  82
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e0b8
[DEBUG] Initial written value. val 130
[DEBUG] read_val 130
[DEBUG] Register value set correctly: [ 95,  39,  130 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 95 c37 val 0x  89
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 95 c37 val 0x  89
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e254
[DEBUG] Initial written value. val 137
[DEBUG] read_val 137
[DEBUG] Register value set correctly: [ 95,  37,  137 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 95 c35 val 0x  87
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 95 c35 val 0x  87
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e1e9
[DEBUG] Initial written value. val 135
[DEBUG] read_val 135
[DEBUG] Register value set correctly: [ 95,  35,  135 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 95 c33 val 0x  89
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 95 c33 val 0x  89
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e242
[DEBUG] Initial written value. val 137
[DEBUG] read_val 137
[DEBUG] Register value set correctly: [ 95,  33,  137 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 95 c31 val 0x  86
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 95 c31 val 0x  86
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e19d
[DEBUG] Initial written value. val 134
[DEBUG] read_val 134
[DEBUG] Register value set correctly: [ 95,  31,  134 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 95 c29 val 0x  89
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 95 c29 val 0x  89
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e273
[DEBUG] Initial written value. val 137
[DEBUG] read_val 137
[DEBUG] Register value set correctly: [ 95,  29,  137 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 95 c27 val 0x  89
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 95 c27 val 0x  89
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e249
[DEBUG] Initial written value. val 137
[DEBUG] read_val 137
[DEBUG] Register value set correctly: [ 95,  27,  137 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 95 c25 val 0x  93
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 95 c25 val 0x  93
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e4e3
[DEBUG] Initial written value. val 147
[DEBUG] read_val 147
[DEBUG] Register value set correctly: [ 95,  25,  147 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 95 c23 val 0x  96
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 95 c23 val 0x  96
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e5b9
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [ 95,  23,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 95 c21 val 0x  95
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 95 c21 val 0x  95
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e551
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [ 95,  21,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 95 c19 val 0x  93
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 95 c19 val 0x  93
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e4e8
[DEBUG] Initial written value. val 147
[DEBUG] read_val 147
[DEBUG] Register value set correctly: [ 95,  19,  147 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 95 c17 val 0x  92
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 95 c17 val 0x  92
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e481
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [ 95,  17,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 95 c15 val 0x  96
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 95 c15 val 0x  96
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e59e
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [ 95,  15,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 95 c13 val 0x  95
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 95 c13 val 0x  95
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e576
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [ 95,  13,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 95 c11 val 0x  97
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 95 c11 val 0x  97
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e5cd
[DEBUG] Initial written value. val 151
[DEBUG] read_val 151
[DEBUG] Register value set correctly: [ 95,  11,  151 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 95 c 9 val 0x  a2
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 95 c 9 val 0x  a2
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e8a3
[DEBUG] Initial written value. val 162
[DEBUG] read_val 162
[DEBUG] Register value set correctly: [ 95,   9,  162 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 95 c 7 val 0x  a1
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 95 c 7 val 0x  a1
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e87a
[DEBUG] Initial written value. val 161
[DEBUG] read_val 161
[DEBUG] Register value set correctly: [ 95,   7,  161 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 95 c 5 val 0x  96
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 95 c 5 val 0x  96
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e595
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [ 95,   5,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 95 c 3 val 0x  97
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 95 c 3 val 0x  97
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e5ea
[DEBUG] Initial written value. val 151
[DEBUG] read_val 151
[DEBUG] Register value set correctly: [ 95,   3,  151 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 95 c 1 val 0x  a0
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 95 c 1 val 0x  a0
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e805
[DEBUG] Initial written value. val 160
[DEBUG] read_val 160
[DEBUG] Register value set correctly: [ 95,   1,  160 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 95 c67 val 0x  24
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 95 c67 val 0x  24
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3c91f
[DEBUG] Initial written value. val 36
[DEBUG] read_val 36
[DEBUG] Register value set correctly: [ 95,  67,   36 ]
[DEBUG] Return val = 0x00a3c925
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 96 c61 val 0x  72
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 96 c61 val 0x  72
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3dcbf
[DEBUG] Initial written value. val 114
[DEBUG] read_val 114
[DEBUG] Register value set correctly: [ 96,  61,  114 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 96 c59 val 0x  7a
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 96 c59 val 0x  7a
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3de97
[DEBUG] Initial written value. val 122
[DEBUG] read_val 122
[DEBUG] Register value set correctly: [ 96,  59,  122 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 96 c57 val 0x  69
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 96 c57 val 0x  69
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3da6a
[DEBUG] Initial written value. val 105
[DEBUG] read_val 105
[DEBUG] Register value set correctly: [ 96,  57,  105 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 96 c55 val 0x  75
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 96 c55 val 0x  75
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3dd43
[DEBUG] Initial written value. val 117
[DEBUG] read_val 117
[DEBUG] Register value set correctly: [ 96,  55,  117 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 96 c53 val 0x  79
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 96 c53 val 0x  79
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3de58
[DEBUG] Initial written value. val 121
[DEBUG] read_val 121
[DEBUG] Register value set correctly: [ 96,  53,  121 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 96 c51 val 0x  7a
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 96 c51 val 0x  7a
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3deb0
[DEBUG] Initial written value. val 122
[DEBUG] read_val 122
[DEBUG] Register value set correctly: [ 96,  51,  122 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 96 c49 val 0x  79
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 96 c49 val 0x  79
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3de4e
[DEBUG] Initial written value. val 121
[DEBUG] read_val 121
[DEBUG] Register value set correctly: [ 96,  49,  121 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 96 c47 val 0x  79
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 96 c47 val 0x  79
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3de62
[DEBUG] Initial written value. val 121
[DEBUG] read_val 121
[DEBUG] Register value set correctly: [ 96,  47,  121 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 96 c45 val 0x  74
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 96 c45 val 0x  74
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3dd3c
[DEBUG] Initial written value. val 116
[DEBUG] read_val 116
[DEBUG] Register value set correctly: [ 96,  45,  116 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 96 c43 val 0x  7f
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 96 c43 val 0x  7f
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3dfd0
[DEBUG] Initial written value. val 127
[DEBUG] read_val 127
[DEBUG] Register value set correctly: [ 96,  43,  127 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 96 c41 val 0x  81
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 96 c41 val 0x  81
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e06a
[DEBUG] Initial written value. val 129
[DEBUG] read_val 129
[DEBUG] Register value set correctly: [ 96,  41,  129 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 96 c39 val 0x  7b
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 96 c39 val 0x  7b
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3dec4
[DEBUG] Initial written value. val 123
[DEBUG] read_val 123
[DEBUG] Register value set correctly: [ 96,  39,  123 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 96 c37 val 0x  85
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 96 c37 val 0x  85
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e159
[DEBUG] Initial written value. val 133
[DEBUG] read_val 133
[DEBUG] Register value set correctly: [ 96,  37,  133 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 96 c35 val 0x  7e
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 96 c35 val 0x  7e
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3dfb2
[DEBUG] Initial written value. val 126
[DEBUG] read_val 126
[DEBUG] Register value set correctly: [ 96,  35,  126 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 96 c33 val 0x  8c
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 96 c33 val 0x  8c
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e30e
[DEBUG] Initial written value. val 140
[DEBUG] read_val 140
[DEBUG] Register value set correctly: [ 96,  33,  140 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 96 c31 val 0x  93
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 96 c31 val 0x  93
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e4e3
[DEBUG] Initial written value. val 147
[DEBUG] read_val 147
[DEBUG] Register value set correctly: [ 96,  31,  147 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 96 c29 val 0x  8a
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 96 c29 val 0x  8a
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e2bc
[DEBUG] Initial written value. val 138
[DEBUG] read_val 138
[DEBUG] Register value set correctly: [ 96,  29,  138 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 96 c27 val 0x  93
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 96 c27 val 0x  93
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e4d2
[DEBUG] Initial written value. val 147
[DEBUG] read_val 147
[DEBUG] Register value set correctly: [ 96,  27,  147 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 96 c25 val 0x  87
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 96 c25 val 0x  87
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e1e9
[DEBUG] Initial written value. val 135
[DEBUG] read_val 135
[DEBUG] Register value set correctly: [ 96,  25,  135 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 96 c23 val 0x  91
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 96 c23 val 0x  91
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e445
[DEBUG] Initial written value. val 145
[DEBUG] read_val 145
[DEBUG] Register value set correctly: [ 96,  23,  145 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 96 c21 val 0x  92
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 96 c21 val 0x  92
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e49c
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [ 96,  21,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 96 c19 val 0x  94
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 96 c19 val 0x  94
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e533
[DEBUG] Initial written value. val 148
[DEBUG] read_val 148
[DEBUG] Register value set correctly: [ 96,  19,  148 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 96 c17 val 0x  8b
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 96 c17 val 0x  8b
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e2c8
[DEBUG] Initial written value. val 139
[DEBUG] read_val 139
[DEBUG] Register value set correctly: [ 96,  17,  139 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 96 c15 val 0x  97
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 96 c15 val 0x  97
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e5e1
[DEBUG] Initial written value. val 151
[DEBUG] read_val 151
[DEBUG] Register value set correctly: [ 96,  15,  151 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 96 c13 val 0x  9b
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 96 c13 val 0x  9b
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e6fa
[DEBUG] Initial written value. val 155
[DEBUG] read_val 155
[DEBUG] Register value set correctly: [ 96,  13,  155 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 96 c11 val 0x  a3
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 96 c11 val 0x  a3
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e8d7
[DEBUG] Initial written value. val 163
[DEBUG] read_val 163
[DEBUG] Register value set correctly: [ 96,  11,  163 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 96 c 9 val 0x  94
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 96 c 9 val 0x  94
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e52e
[DEBUG] Initial written value. val 148
[DEBUG] read_val 148
[DEBUG] Register value set correctly: [ 96,   9,  148 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 96 c 7 val 0x  9c
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 96 c 7 val 0x  9c
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e706
[DEBUG] Initial written value. val 156
[DEBUG] read_val 156
[DEBUG] Register value set correctly: [ 96,   7,  156 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 96 c 5 val 0x  a2
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 96 c 5 val 0x  a2
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e899
[DEBUG] Initial written value. val 162
[DEBUG] read_val 162
[DEBUG] Register value set correctly: [ 96,   5,  162 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 96 c 3 val 0x  99
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 96 c 3 val 0x  99
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e670
[DEBUG] Initial written value. val 153
[DEBUG] read_val 153
[DEBUG] Register value set correctly: [ 96,   3,  153 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 96 c 1 val 0x  9c
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 96 c 1 val 0x  9c
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e70d
[DEBUG] Initial written value. val 156
[DEBUG] read_val 156
[DEBUG] Register value set correctly: [ 96,   1,  156 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 96 c67 val 0x  17
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 96 c67 val 0x  17
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3c5e4
[DEBUG] Initial written value. val 23
[DEBUG] read_val 23
[DEBUG] Register value set correctly: [ 96,  67,   23 ]
[DEBUG] Return val = 0x00a3c5ef
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 97 c61 val 0x  68
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 97 c61 val 0x  68
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3da03
[DEBUG] Initial written value. val 104
[DEBUG] read_val 104
[DEBUG] Register value set correctly: [ 97,  61,  104 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 97 c59 val 0x  71
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 97 c59 val 0x  71
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3dc5c
[DEBUG] Initial written value. val 113
[DEBUG] read_val 113
[DEBUG] Register value set correctly: [ 97,  59,  113 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 97 c57 val 0x  77
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 97 c57 val 0x  77
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3ddf3
[DEBUG] Initial written value. val 119
[DEBUG] read_val 119
[DEBUG] Register value set correctly: [ 97,  57,  119 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 97 c55 val 0x  74
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 97 c55 val 0x  74
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3dd0d
[DEBUG] Initial written value. val 116
[DEBUG] read_val 116
[DEBUG] Register value set correctly: [ 97,  55,  116 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 97 c53 val 0x  7b
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 97 c53 val 0x  7b
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3dee3
[DEBUG] Initial written value. val 123
[DEBUG] read_val 123
[DEBUG] Register value set correctly: [ 97,  53,  123 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 97 c51 val 0x  83
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 97 c51 val 0x  83
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e0fd
[DEBUG] Initial written value. val 131
[DEBUG] read_val 131
[DEBUG] Register value set correctly: [ 97,  51,  131 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 97 c49 val 0x  7d
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 97 c49 val 0x  7d
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3df51
[DEBUG] Initial written value. val 125
[DEBUG] read_val 125
[DEBUG] Register value set correctly: [ 97,  49,  125 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 97 c47 val 0x  83
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 97 c47 val 0x  83
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e0eb
[DEBUG] Initial written value. val 131
[DEBUG] read_val 131
[DEBUG] Register value set correctly: [ 97,  47,  131 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 97 c45 val 0x  82
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 97 c45 val 0x  82
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e082
[DEBUG] Initial written value. val 130
[DEBUG] read_val 130
[DEBUG] Register value set correctly: [ 97,  45,  130 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 97 c43 val 0x  81
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 97 c43 val 0x  81
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e05b
[DEBUG] Initial written value. val 129
[DEBUG] read_val 129
[DEBUG] Register value set correctly: [ 97,  43,  129 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 97 c41 val 0x  84
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 97 c41 val 0x  84
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e130
[DEBUG] Initial written value. val 132
[DEBUG] read_val 132
[DEBUG] Register value set correctly: [ 97,  41,  132 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 97 c39 val 0x  88
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 97 c39 val 0x  88
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e20c
[DEBUG] Initial written value. val 136
[DEBUG] read_val 136
[DEBUG] Register value set correctly: [ 97,  39,  136 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 97 c37 val 0x  84
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 97 c37 val 0x  84
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e126
[DEBUG] Initial written value. val 132
[DEBUG] read_val 132
[DEBUG] Register value set correctly: [ 97,  37,  132 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 97 c35 val 0x  87
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 97 c35 val 0x  87
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e1ff
[DEBUG] Initial written value. val 135
[DEBUG] read_val 135
[DEBUG] Register value set correctly: [ 97,  35,  135 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 97 c33 val 0x  86
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 97 c33 val 0x  86
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e196
[DEBUG] Initial written value. val 134
[DEBUG] read_val 134
[DEBUG] Register value set correctly: [ 97,  33,  134 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 97 c31 val 0x  82
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 97 c31 val 0x  82
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e0ae
[DEBUG] Initial written value. val 130
[DEBUG] read_val 130
[DEBUG] Register value set correctly: [ 97,  31,  130 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 97 c29 val 0x  92
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 97 c29 val 0x  92
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e481
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [ 97,  29,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 97 c27 val 0x  99
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 97 c27 val 0x  99
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e65c
[DEBUG] Initial written value. val 153
[DEBUG] read_val 153
[DEBUG] Register value set correctly: [ 97,  27,  153 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 97 c25 val 0x  92
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 97 c25 val 0x  92
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e4b0
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [ 97,  25,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 97 c23 val 0x  93
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 97 c23 val 0x  93
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e4cf
[DEBUG] Initial written value. val 147
[DEBUG] read_val 147
[DEBUG] Register value set correctly: [ 97,  23,  147 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 97 c21 val 0x  98
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 97 c21 val 0x  98
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e623
[DEBUG] Initial written value. val 152
[DEBUG] read_val 152
[DEBUG] Register value set correctly: [ 97,  21,  152 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 97 c19 val 0x  95
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 97 c19 val 0x  95
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e57d
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [ 97,  19,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 97 c17 val 0x  94
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 97 c17 val 0x  94
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e514
[DEBUG] Initial written value. val 148
[DEBUG] read_val 148
[DEBUG] Register value set correctly: [ 97,  17,  148 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 97 c15 val 0x  84
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 97 c15 val 0x  84
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e12d
[DEBUG] Initial written value. val 132
[DEBUG] read_val 132
[DEBUG] Register value set correctly: [ 97,  15,  132 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 97 c13 val 0x  9a
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 97 c13 val 0x  9a
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e685
[DEBUG] Initial written value. val 154
[DEBUG] read_val 154
[DEBUG] Register value set correctly: [ 97,  13,  154 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 97 c11 val 0x  9a
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 97 c11 val 0x  9a
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e698
[DEBUG] Initial written value. val 154
[DEBUG] read_val 154
[DEBUG] Register value set correctly: [ 97,  11,  154 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 97 c 9 val 0x  99
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 97 c 9 val 0x  99
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e670
[DEBUG] Initial written value. val 153
[DEBUG] read_val 153
[DEBUG] Register value set correctly: [ 97,   9,  153 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 97 c 7 val 0x  9c
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 97 c 7 val 0x  9c
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e70d
[DEBUG] Initial written value. val 156
[DEBUG] read_val 156
[DEBUG] Register value set correctly: [ 97,   7,  156 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 97 c 5 val 0x  9c
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 97 c 5 val 0x  9c
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e721
[DEBUG] Initial written value. val 156
[DEBUG] read_val 156
[DEBUG] Register value set correctly: [ 97,   5,  156 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 97 c 3 val 0x  a6
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 97 c 3 val 0x  a6
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e9bc
[DEBUG] Initial written value. val 166
[DEBUG] read_val 166
[DEBUG] Register value set correctly: [ 97,   3,  166 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 97 c 1 val 0x  a2
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 97 c 1 val 0x  a2
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e892
[DEBUG] Initial written value. val 162
[DEBUG] read_val 162
[DEBUG] Register value set correctly: [ 97,   1,  162 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 97 c67 val 0x  19
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 97 c67 val 0x  19
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3c668
[DEBUG] Initial written value. val 25
[DEBUG] read_val 25
[DEBUG] Register value set correctly: [ 97,  67,   25 ]
[DEBUG] Return val = 0x00a3c675
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 98 c61 val 0x  71
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 98 c61 val 0x  71
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3dc4a
[DEBUG] Initial written value. val 113
[DEBUG] read_val 113
[DEBUG] Register value set correctly: [ 98,  61,  113 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 98 c59 val 0x  63
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 98 c59 val 0x  63
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3d8e4
[DEBUG] Initial written value. val 99
[DEBUG] read_val 99
[DEBUG] Register value set correctly: [ 98,  59,   99 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 98 c57 val 0x  77
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 98 c57 val 0x  77
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3ddf8
[DEBUG] Initial written value. val 119
[DEBUG] read_val 119
[DEBUG] Register value set correctly: [ 98,  57,  119 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 98 c55 val 0x  71
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 98 c55 val 0x  71
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3dc57
[DEBUG] Initial written value. val 113
[DEBUG] read_val 113
[DEBUG] Register value set correctly: [ 98,  55,  113 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 98 c53 val 0x  77
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 98 c53 val 0x  77
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3ddee
[DEBUG] Initial written value. val 119
[DEBUG] read_val 119
[DEBUG] Register value set correctly: [ 98,  53,  119 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 98 c51 val 0x  80
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 98 c51 val 0x  80
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e003
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [ 98,  51,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 98 c49 val 0x  73
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 98 c49 val 0x  73
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3dcdd
[DEBUG] Initial written value. val 115
[DEBUG] read_val 115
[DEBUG] Register value set correctly: [ 98,  49,  115 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 98 c47 val 0x  77
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 98 c47 val 0x  77
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3ddf3
[DEBUG] Initial written value. val 119
[DEBUG] read_val 119
[DEBUG] Register value set correctly: [ 98,  47,  119 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 98 c45 val 0x  79
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 98 c45 val 0x  79
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3de4e
[DEBUG] Initial written value. val 121
[DEBUG] read_val 121
[DEBUG] Register value set correctly: [ 98,  45,  121 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 98 c43 val 0x  83
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 98 c43 val 0x  83
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e0e0
[DEBUG] Initial written value. val 131
[DEBUG] read_val 131
[DEBUG] Register value set correctly: [ 98,  43,  131 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 98 c41 val 0x  7b
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 98 c41 val 0x  7b
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3defe
[DEBUG] Initial written value. val 123
[DEBUG] read_val 123
[DEBUG] Register value set correctly: [ 98,  41,  123 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 98 c39 val 0x  7c
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 98 c39 val 0x  7c
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3df14
[DEBUG] Initial written value. val 124
[DEBUG] read_val 124
[DEBUG] Register value set correctly: [ 98,  39,  124 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 98 c37 val 0x  81
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 98 c37 val 0x  81
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e06a
[DEBUG] Initial written value. val 129
[DEBUG] read_val 129
[DEBUG] Register value set correctly: [ 98,  37,  129 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 98 c35 val 0x  8b
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 98 c35 val 0x  8b
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e2c3
[DEBUG] Initial written value. val 139
[DEBUG] read_val 139
[DEBUG] Register value set correctly: [ 98,  35,  139 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 98 c33 val 0x  8b
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 98 c33 val 0x  8b
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e2de
[DEBUG] Initial written value. val 139
[DEBUG] read_val 139
[DEBUG] Register value set correctly: [ 98,  33,  139 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 98 c31 val 0x  87
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 98 c31 val 0x  87
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e1f4
[DEBUG] Initial written value. val 135
[DEBUG] read_val 135
[DEBUG] Register value set correctly: [ 98,  31,  135 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 98 c29 val 0x  82
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 98 c29 val 0x  82
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e089
[DEBUG] Initial written value. val 130
[DEBUG] read_val 130
[DEBUG] Register value set correctly: [ 98,  29,  130 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 98 c27 val 0x  88
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 98 c27 val 0x  88
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e220
[DEBUG] Initial written value. val 136
[DEBUG] read_val 136
[DEBUG] Register value set correctly: [ 98,  27,  136 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 98 c25 val 0x  97
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 98 c25 val 0x  97
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e5fc
[DEBUG] Initial written value. val 151
[DEBUG] read_val 151
[DEBUG] Register value set correctly: [ 98,  25,  151 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 98 c23 val 0x  92
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 98 c23 val 0x  92
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e497
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [ 98,  23,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 98 c21 val 0x  90
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 98 c21 val 0x  90
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e42c
[DEBUG] Initial written value. val 144
[DEBUG] read_val 144
[DEBUG] Register value set correctly: [ 98,  21,  144 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 98 c19 val 0x  93
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 98 c19 val 0x  93
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e4c4
[DEBUG] Initial written value. val 147
[DEBUG] read_val 147
[DEBUG] Register value set correctly: [ 98,  19,  147 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 98 c17 val 0x  93
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 98 c17 val 0x  93
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e4d9
[DEBUG] Initial written value. val 147
[DEBUG] read_val 147
[DEBUG] Register value set correctly: [ 98,  17,  147 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 98 c15 val 0x  9a
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 98 c15 val 0x  9a
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e6b4
[DEBUG] Initial written value. val 154
[DEBUG] read_val 154
[DEBUG] Register value set correctly: [ 98,  15,  154 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 98 c13 val 0x  94
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 98 c13 val 0x  94
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e509
[DEBUG] Initial written value. val 148
[DEBUG] read_val 148
[DEBUG] Register value set correctly: [ 98,  13,  148 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 98 c11 val 0x  97
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 98 c11 val 0x  97
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e5e1
[DEBUG] Initial written value. val 151
[DEBUG] read_val 151
[DEBUG] Register value set correctly: [ 98,  11,  151 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 98 c 9 val 0x  92
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 98 c 9 val 0x  92
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e4bb
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [ 98,   9,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 98 c 7 val 0x  9c
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 98 c 7 val 0x  9c
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e710
[DEBUG] Initial written value. val 156
[DEBUG] read_val 156
[DEBUG] Register value set correctly: [ 98,   7,  156 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 98 c 5 val 0x  96
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 98 c 5 val 0x  96
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e5af
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [ 98,   5,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 98 c 3 val 0x  9b
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 98 c 3 val 0x  9b
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e6c0
[DEBUG] Initial written value. val 155
[DEBUG] read_val 155
[DEBUG] Register value set correctly: [ 98,   3,  155 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 98 c 1 val 0x  9c
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 98 c 1 val 0x  9c
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e71b
[DEBUG] Initial written value. val 156
[DEBUG] read_val 156
[DEBUG] Register value set correctly: [ 98,   1,  156 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 98 c67 val 0x  17
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 98 c67 val 0x  17
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3c5f2
[DEBUG] Initial written value. val 23
[DEBUG] read_val 23
[DEBUG] Register value set correctly: [ 98,  67,   23 ]
[DEBUG] Return val = 0x00a3c5f9
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 99 c61 val 0x  73
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 99 c61 val 0x  73
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3dcd6
[DEBUG] Initial written value. val 115
[DEBUG] read_val 115
[DEBUG] Register value set correctly: [ 99,  61,  115 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 99 c59 val 0x  77
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 99 c59 val 0x  77
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3ddee
[DEBUG] Initial written value. val 119
[DEBUG] read_val 119
[DEBUG] Register value set correctly: [ 99,  59,  119 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 99 c57 val 0x  74
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 99 c57 val 0x  74
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3dd06
[DEBUG] Initial written value. val 116
[DEBUG] read_val 116
[DEBUG] Register value set correctly: [ 99,  57,  116 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 99 c55 val 0x  73
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 99 c55 val 0x  73
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3dcdd
[DEBUG] Initial written value. val 115
[DEBUG] read_val 115
[DEBUG] Register value set correctly: [ 99,  55,  115 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 99 c53 val 0x  7b
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 99 c53 val 0x  7b
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3def5
[DEBUG] Initial written value. val 123
[DEBUG] read_val 123
[DEBUG] Register value set correctly: [ 99,  53,  123 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 99 c51 val 0x  7b
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 99 c51 val 0x  7b
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3decf
[DEBUG] Initial written value. val 123
[DEBUG] read_val 123
[DEBUG] Register value set correctly: [ 99,  51,  123 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 99 c49 val 0x  7c
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 99 c49 val 0x  7c
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3df25
[DEBUG] Initial written value. val 124
[DEBUG] read_val 124
[DEBUG] Register value set correctly: [ 99,  49,  124 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 99 c47 val 0x  81
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 99 c47 val 0x  81
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e07c
[DEBUG] Initial written value. val 129
[DEBUG] read_val 129
[DEBUG] Register value set correctly: [ 99,  47,  129 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 99 c45 val 0x  7e
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 99 c45 val 0x  7e
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3df95
[DEBUG] Initial written value. val 126
[DEBUG] read_val 126
[DEBUG] Register value set correctly: [ 99,  45,  126 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 99 c43 val 0x  7c
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 99 c43 val 0x  7c
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3df2e
[DEBUG] Initial written value. val 124
[DEBUG] read_val 124
[DEBUG] Register value set correctly: [ 99,  43,  124 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 99 c41 val 0x  8a
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 99 c41 val 0x  8a
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e286
[DEBUG] Initial written value. val 138
[DEBUG] read_val 138
[DEBUG] Register value set correctly: [ 99,  41,  138 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 99 c39 val 0x  84
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 99 c39 val 0x  84
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e11c
[DEBUG] Initial written value. val 132
[DEBUG] read_val 132
[DEBUG] Register value set correctly: [ 99,  39,  132 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 99 c37 val 0x  84
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 99 c37 val 0x  84
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e130
[DEBUG] Initial written value. val 132
[DEBUG] read_val 132
[DEBUG] Register value set correctly: [ 99,  37,  132 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 99 c35 val 0x  89
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 99 c35 val 0x  89
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e249
[DEBUG] Initial written value. val 137
[DEBUG] read_val 137
[DEBUG] Register value set correctly: [ 99,  35,  137 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 99 c33 val 0x  86
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 99 c33 val 0x  86
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e1a7
[DEBUG] Initial written value. val 134
[DEBUG] read_val 134
[DEBUG] Register value set correctly: [ 99,  33,  134 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 99 c31 val 0x  93
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 99 c31 val 0x  93
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e4fe
[DEBUG] Initial written value. val 147
[DEBUG] read_val 147
[DEBUG] Register value set correctly: [ 99,  31,  147 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r 99 c29 val 0x  89
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r 99 c29 val 0x  89
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e254
[DEBUG] Initial written value. val 137
[DEBUG] read_val 137
[DEBUG] Register value set correctly: [ 99,  29,  137 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r 99 c27 val 0x  88
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r 99 c27 val 0x  88
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e22b
[DEBUG] Initial written value. val 136
[DEBUG] read_val 136
[DEBUG] Register value set correctly: [ 99,  27,  136 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r 99 c25 val 0x  93
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r 99 c25 val 0x  93
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e4c4
[DEBUG] Initial written value. val 147
[DEBUG] read_val 147
[DEBUG] Register value set correctly: [ 99,  25,  147 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r 99 c23 val 0x  98
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r 99 c23 val 0x  98
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e619
[DEBUG] Initial written value. val 152
[DEBUG] read_val 152
[DEBUG] Register value set correctly: [ 99,  23,  152 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r 99 c21 val 0x  94
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r 99 c21 val 0x  94
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e533
[DEBUG] Initial written value. val 148
[DEBUG] read_val 148
[DEBUG] Register value set correctly: [ 99,  21,  148 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r 99 c19 val 0x  8c
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r 99 c19 val 0x  8c
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e30e
[DEBUG] Initial written value. val 140
[DEBUG] read_val 140
[DEBUG] Register value set correctly: [ 99,  19,  140 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r 99 c17 val 0x  92
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r 99 c17 val 0x  92
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e4a6
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [ 99,  17,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r 99 c15 val 0x  9b
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r 99 c15 val 0x  9b
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e6fa
[DEBUG] Initial written value. val 155
[DEBUG] read_val 155
[DEBUG] Register value set correctly: [ 99,  15,  155 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r 99 c13 val 0x  99
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r 99 c13 val 0x  99
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e657
[DEBUG] Initial written value. val 153
[DEBUG] read_val 153
[DEBUG] Register value set correctly: [ 99,  13,  153 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r 99 c11 val 0x  96
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r 99 c11 val 0x  96
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e5af
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [ 99,  11,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r 99 c 9 val 0x  9c
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r 99 c 9 val 0x  9c
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e706
[DEBUG] Initial written value. val 156
[DEBUG] read_val 156
[DEBUG] Register value set correctly: [ 99,   9,  156 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r 99 c 7 val 0x  a3
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r 99 c 7 val 0x  a3
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e8dc
[DEBUG] Initial written value. val 163
[DEBUG] read_val 163
[DEBUG] Register value set correctly: [ 99,   7,  163 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r 99 c 5 val 0x  9c
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r 99 c 5 val 0x  9c
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e737
[DEBUG] Initial written value. val 156
[DEBUG] read_val 156
[DEBUG] Register value set correctly: [ 99,   5,  156 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r 99 c 3 val 0x  96
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r 99 c 3 val 0x  96
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e588
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [ 99,   3,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r 99 c 1 val 0x  a4
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r 99 c 1 val 0x  a4
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e920
[DEBUG] Initial written value. val 164
[DEBUG] read_val 164
[DEBUG] Register value set correctly: [ 99,   1,  164 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r 99 c67 val 0x  19
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r 99 c67 val 0x  19
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3c67e
[DEBUG] Initial written value. val 25
[DEBUG] read_val 25
[DEBUG] Register value set correctly: [ 99,  67,   25 ]
[DEBUG] Return val = 0x00a3c644
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r100 c61 val 0x  71
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r100 c61 val 0x  71
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3dc5c
[DEBUG] Initial written value. val 113
[DEBUG] read_val 113
[DEBUG] Register value set correctly: [100,  61,  113 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r100 c59 val 0x  7a
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r100 c59 val 0x  7a
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3deb0
[DEBUG] Initial written value. val 122
[DEBUG] read_val 122
[DEBUG] Register value set correctly: [100,  59,  122 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r100 c57 val 0x  7a
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r100 c57 val 0x  7a
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3de8a
[DEBUG] Initial written value. val 122
[DEBUG] read_val 122
[DEBUG] Register value set correctly: [100,  57,  122 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r100 c55 val 0x  74
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r100 c55 val 0x  74
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3dd21
[DEBUG] Initial written value. val 116
[DEBUG] read_val 116
[DEBUG] Register value set correctly: [100,  55,  116 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r100 c53 val 0x  79
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r100 c53 val 0x  79
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3de7f
[DEBUG] Initial written value. val 121
[DEBUG] read_val 121
[DEBUG] Register value set correctly: [100,  53,  121 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r100 c51 val 0x  72
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r100 c51 val 0x  72
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3dc93
[DEBUG] Initial written value. val 114
[DEBUG] read_val 114
[DEBUG] Register value set correctly: [100,  51,  114 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r100 c49 val 0x  73
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r100 c49 val 0x  73
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3dcec
[DEBUG] Initial written value. val 115
[DEBUG] read_val 115
[DEBUG] Register value set correctly: [100,  49,  115 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r100 c47 val 0x  75
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r100 c47 val 0x  75
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3dd43
[DEBUG] Initial written value. val 117
[DEBUG] read_val 117
[DEBUG] Register value set correctly: [100,  47,  117 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r100 c45 val 0x  82
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r100 c45 val 0x  82
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e09f
[DEBUG] Initial written value. val 130
[DEBUG] read_val 130
[DEBUG] Register value set correctly: [100,  45,  130 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r100 c43 val 0x  74
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r100 c43 val 0x  74
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3dd37
[DEBUG] Initial written value. val 116
[DEBUG] read_val 116
[DEBUG] Register value set correctly: [100,  43,  116 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r100 c41 val 0x  7a
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r100 c41 val 0x  7a
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3de8a
[DEBUG] Initial written value. val 122
[DEBUG] read_val 122
[DEBUG] Register value set correctly: [100,  41,  122 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r100 c39 val 0x  86
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r100 c39 val 0x  86
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e1a7
[DEBUG] Initial written value. val 134
[DEBUG] read_val 134
[DEBUG] Register value set correctly: [100,  39,  134 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r100 c37 val 0x  8c
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r100 c37 val 0x  8c
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e33f
[DEBUG] Initial written value. val 140
[DEBUG] read_val 140
[DEBUG] Register value set correctly: [100,  37,  140 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r100 c35 val 0x  89
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r100 c35 val 0x  89
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e254
[DEBUG] Initial written value. val 137
[DEBUG] read_val 137
[DEBUG] Register value set correctly: [100,  35,  137 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r100 c33 val 0x  82
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r100 c33 val 0x  82
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e0ae
[DEBUG] Initial written value. val 130
[DEBUG] read_val 130
[DEBUG] Register value set correctly: [100,  33,  130 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r100 c31 val 0x  8b
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r100 c31 val 0x  8b
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e2c3
[DEBUG] Initial written value. val 139
[DEBUG] read_val 139
[DEBUG] Register value set correctly: [100,  31,  139 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r100 c29 val 0x  8b
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r100 c29 val 0x  8b
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e2de
[DEBUG] Initial written value. val 139
[DEBUG] read_val 139
[DEBUG] Register value set correctly: [100,  29,  139 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r100 c27 val 0x  8a
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r100 c27 val 0x  8a
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e2b7
[DEBUG] Initial written value. val 138
[DEBUG] read_val 138
[DEBUG] Register value set correctly: [100,  27,  138 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r100 c25 val 0x  86
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r100 c25 val 0x  86
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e18b
[DEBUG] Initial written value. val 134
[DEBUG] read_val 134
[DEBUG] Register value set correctly: [100,  25,  134 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r100 c23 val 0x  94
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r100 c23 val 0x  94
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e525
[DEBUG] Initial written value. val 148
[DEBUG] read_val 148
[DEBUG] Register value set correctly: [100,  23,  148 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r100 c21 val 0x  84
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r100 c21 val 0x  84
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e13b
[DEBUG] Initial written value. val 132
[DEBUG] read_val 132
[DEBUG] Register value set correctly: [100,  21,  132 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r100 c19 val 0x  94
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r100 c19 val 0x  94
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e514
[DEBUG] Initial written value. val 148
[DEBUG] read_val 148
[DEBUG] Register value set correctly: [100,  19,  148 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r100 c17 val 0x  87
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r100 c17 val 0x  87
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e1e9
[DEBUG] Initial written value. val 135
[DEBUG] read_val 135
[DEBUG] Register value set correctly: [100,  17,  135 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r100 c15 val 0x  96
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r100 c15 val 0x  96
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e583
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [100,  15,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r100 c13 val 0x  9a
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r100 c13 val 0x  9a
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e698
[DEBUG] Initial written value. val 154
[DEBUG] read_val 154
[DEBUG] Register value set correctly: [100,  13,  154 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r100 c11 val 0x  97
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r100 c11 val 0x  97
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e5f7
[DEBUG] Initial written value. val 151
[DEBUG] read_val 151
[DEBUG] Register value set correctly: [100,  11,  151 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r100 c 9 val 0x  a7
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r100 c 9 val 0x  a7
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e9c8
[DEBUG] Initial written value. val 167
[DEBUG] read_val 167
[DEBUG] Register value set correctly: [100,   9,  167 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r100 c 7 val 0x  95
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r100 c 7 val 0x  95
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e560
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [100,   7,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r100 c 5 val 0x  9c
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r100 c 5 val 0x  9c
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e73c
[DEBUG] Initial written value. val 156
[DEBUG] read_val 156
[DEBUG] Register value set correctly: [100,   5,  156 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r100 c 3 val 0x  b0
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r100 c 3 val 0x  b0
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3ec10
[DEBUG] Initial written value. val 176
[DEBUG] read_val 176
[DEBUG] Register value set correctly: [100,   3,  176 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r100 c 1 val 0x  96
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r100 c 1 val 0x  96
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e5af
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [100,   1,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r100 c67 val 0x  21
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r100 c67 val 0x  21
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3c845
[DEBUG] Initial written value. val 33
[DEBUG] read_val 33
[DEBUG] Register value set correctly: [100,  67,   33 ]
[DEBUG] Return val = 0x00a3c84e
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r101 c61 val 0x  6a
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r101 c61 val 0x  6a
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3daa5
[DEBUG] Initial written value. val 106
[DEBUG] read_val 106
[DEBUG] Register value set correctly: [101,  61,  106 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r101 c59 val 0x  72
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r101 c59 val 0x  72
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3dcbf
[DEBUG] Initial written value. val 114
[DEBUG] read_val 114
[DEBUG] Register value set correctly: [101,  59,  114 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r101 c57 val 0x  73
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r101 c57 val 0x  73
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3dcd6
[DEBUG] Initial written value. val 115
[DEBUG] read_val 115
[DEBUG] Register value set correctly: [101,  57,  115 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r101 c55 val 0x  72
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r101 c55 val 0x  72
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3dca9
[DEBUG] Initial written value. val 114
[DEBUG] read_val 114
[DEBUG] Register value set correctly: [101,  55,  114 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r101 c53 val 0x  77
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r101 c53 val 0x  77
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3ddc2
[DEBUG] Initial written value. val 119
[DEBUG] read_val 119
[DEBUG] Register value set correctly: [101,  53,  119 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r101 c51 val 0x  7b
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r101 c51 val 0x  7b
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3ded9
[DEBUG] Initial written value. val 123
[DEBUG] read_val 123
[DEBUG] Register value set correctly: [101,  51,  123 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r101 c49 val 0x  73
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r101 c49 val 0x  73
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3dcf1
[DEBUG] Initial written value. val 115
[DEBUG] read_val 115
[DEBUG] Register value set correctly: [101,  49,  115 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r101 c47 val 0x  71
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r101 c47 val 0x  71
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3dc4a
[DEBUG] Initial written value. val 113
[DEBUG] read_val 113
[DEBUG] Register value set correctly: [101,  47,  113 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r101 c45 val 0x  7b
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r101 c45 val 0x  7b
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3dee3
[DEBUG] Initial written value. val 123
[DEBUG] read_val 123
[DEBUG] Register value set correctly: [101,  45,  123 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r101 c43 val 0x  7b
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r101 c43 val 0x  7b
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3defe
[DEBUG] Initial written value. val 123
[DEBUG] read_val 123
[DEBUG] Register value set correctly: [101,  43,  123 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r101 c41 val 0x  7d
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r101 c41 val 0x  7d
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3df51
[DEBUG] Initial written value. val 125
[DEBUG] read_val 125
[DEBUG] Register value set correctly: [101,  41,  125 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r101 c39 val 0x  76
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r101 c39 val 0x  76
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3ddab
[DEBUG] Initial written value. val 118
[DEBUG] read_val 118
[DEBUG] Register value set correctly: [101,  39,  118 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r101 c37 val 0x  7d
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r101 c37 val 0x  7d
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3df47
[DEBUG] Initial written value. val 125
[DEBUG] read_val 125
[DEBUG] Register value set correctly: [101,  37,  125 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r101 c35 val 0x  88
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r101 c35 val 0x  88
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e21a
[DEBUG] Initial written value. val 136
[DEBUG] read_val 136
[DEBUG] Register value set correctly: [101,  35,  136 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r101 c33 val 0x  87
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r101 c33 val 0x  87
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e1f4
[DEBUG] Initial written value. val 135
[DEBUG] read_val 135
[DEBUG] Register value set correctly: [101,  33,  135 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r101 c31 val 0x  84
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r101 c31 val 0x  84
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e10a
[DEBUG] Initial written value. val 132
[DEBUG] read_val 132
[DEBUG] Register value set correctly: [101,  31,  132 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r101 c29 val 0x  86
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r101 c29 val 0x  86
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e1a7
[DEBUG] Initial written value. val 134
[DEBUG] read_val 134
[DEBUG] Register value set correctly: [101,  29,  134 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r101 c27 val 0x  92
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r101 c27 val 0x  92
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e4bb
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [101,  27,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r101 c25 val 0x  90
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r101 c25 val 0x  90
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e416
[DEBUG] Initial written value. val 144
[DEBUG] read_val 144
[DEBUG] Register value set correctly: [101,  25,  144 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r101 c23 val 0x  8a
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r101 c23 val 0x  8a
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e2aa
[DEBUG] Initial written value. val 138
[DEBUG] read_val 138
[DEBUG] Register value set correctly: [101,  23,  138 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r101 c21 val 0x  89
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r101 c21 val 0x  89
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e242
[DEBUG] Initial written value. val 137
[DEBUG] read_val 137
[DEBUG] Register value set correctly: [101,  21,  137 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r101 c19 val 0x  a3
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r101 c19 val 0x  a3
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e8dc
[DEBUG] Initial written value. val 163
[DEBUG] read_val 163
[DEBUG] Register value set correctly: [101,  19,  163 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r101 c17 val 0x  96
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r101 c17 val 0x  96
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e5b2
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [101,  17,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r101 c15 val 0x  98
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r101 c15 val 0x  98
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e60f
[DEBUG] Initial written value. val 152
[DEBUG] read_val 152
[DEBUG] Register value set correctly: [101,  15,  152 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r101 c13 val 0x  92
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r101 c13 val 0x  92
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e4a6
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [101,  13,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r101 c11 val 0x  93
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r101 c11 val 0x  93
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e4fe
[DEBUG] Initial written value. val 147
[DEBUG] read_val 147
[DEBUG] Register value set correctly: [101,  11,  147 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r101 c 9 val 0x  97
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r101 c 9 val 0x  97
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e5d0
[DEBUG] Initial written value. val 151
[DEBUG] read_val 151
[DEBUG] Register value set correctly: [101,   9,  151 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r101 c 7 val 0x  9b
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r101 c 7 val 0x  9b
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e6ec
[DEBUG] Initial written value. val 155
[DEBUG] read_val 155
[DEBUG] Register value set correctly: [101,   7,  155 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r101 c 5 val 0x  9c
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r101 c 5 val 0x  9c
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e706
[DEBUG] Initial written value. val 156
[DEBUG] read_val 156
[DEBUG] Register value set correctly: [101,   5,  156 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r101 c 3 val 0x  a0
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r101 c 3 val 0x  a0
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e818
[DEBUG] Initial written value. val 160
[DEBUG] read_val 160
[DEBUG] Register value set correctly: [101,   3,  160 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r101 c 1 val 0x  a3
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r101 c 1 val 0x  a3
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e8f0
[DEBUG] Initial written value. val 163
[DEBUG] read_val 163
[DEBUG] Register value set correctly: [101,   1,  163 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r101 c67 val 0x  2a
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r101 c67 val 0x  2a
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3ca8e
[DEBUG] Initial written value. val 42
[DEBUG] read_val 42
[DEBUG] Register value set correctly: [101,  67,   42 ]
[DEBUG] Return val = 0x00a3ca93
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r102 c61 val 0x  73
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r102 c61 val 0x  73
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3dcec
[DEBUG] Initial written value. val 115
[DEBUG] read_val 115
[DEBUG] Register value set correctly: [102,  61,  115 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r102 c59 val 0x  74
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r102 c59 val 0x  74
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3dd06
[DEBUG] Initial written value. val 116
[DEBUG] read_val 116
[DEBUG] Register value set correctly: [102,  59,  116 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r102 c57 val 0x  67
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r102 c57 val 0x  67
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3d9dc
[DEBUG] Initial written value. val 103
[DEBUG] read_val 103
[DEBUG] Register value set correctly: [102,  57,  103 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r102 c55 val 0x  67
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r102 c55 val 0x  67
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3d9f0
[DEBUG] Initial written value. val 103
[DEBUG] read_val 103
[DEBUG] Register value set correctly: [102,  55,  103 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r102 c53 val 0x  81
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r102 c53 val 0x  81
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e04d
[DEBUG] Initial written value. val 129
[DEBUG] read_val 129
[DEBUG] Register value set correctly: [102,  53,  129 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r102 c51 val 0x  7a
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r102 c51 val 0x  7a
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3dea6
[DEBUG] Initial written value. val 122
[DEBUG] read_val 122
[DEBUG] Register value set correctly: [102,  51,  122 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r102 c49 val 0x  7e
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r102 c49 val 0x  7e
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3dfb9
[DEBUG] Initial written value. val 126
[DEBUG] read_val 126
[DEBUG] Register value set correctly: [102,  49,  126 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r102 c47 val 0x  80
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r102 c47 val 0x  80
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e015
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [102,  47,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r102 c45 val 0x  7a
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r102 c45 val 0x  7a
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3dead
[DEBUG] Initial written value. val 122
[DEBUG] read_val 122
[DEBUG] Register value set correctly: [102,  45,  122 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r102 c43 val 0x  7b
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r102 c43 val 0x  7b
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3dec4
[DEBUG] Initial written value. val 123
[DEBUG] read_val 123
[DEBUG] Register value set correctly: [102,  43,  123 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r102 c41 val 0x  7b
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r102 c41 val 0x  7b
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3ded9
[DEBUG] Initial written value. val 123
[DEBUG] read_val 123
[DEBUG] Register value set correctly: [102,  41,  123 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r102 c39 val 0x  85
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r102 c39 val 0x  85
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e175
[DEBUG] Initial written value. val 133
[DEBUG] read_val 133
[DEBUG] Register value set correctly: [102,  39,  133 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r102 c37 val 0x  7d
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r102 c37 val 0x  7d
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3df4c
[DEBUG] Initial written value. val 125
[DEBUG] read_val 125
[DEBUG] Register value set correctly: [102,  37,  125 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r102 c35 val 0x  85
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r102 c35 val 0x  85
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e163
[DEBUG] Initial written value. val 133
[DEBUG] read_val 133
[DEBUG] Register value set correctly: [102,  35,  133 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r102 c33 val 0x  83
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r102 c33 val 0x  83
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e0fd
[DEBUG] Initial written value. val 131
[DEBUG] read_val 131
[DEBUG] Register value set correctly: [102,  33,  131 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r102 c31 val 0x  85
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r102 c31 val 0x  85
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e152
[DEBUG] Initial written value. val 133
[DEBUG] read_val 133
[DEBUG] Register value set correctly: [102,  31,  133 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r102 c29 val 0x  92
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r102 c29 val 0x  92
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e4ad
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [102,  29,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r102 c27 val 0x  8b
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r102 c27 val 0x  8b
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e2c3
[DEBUG] Initial written value. val 139
[DEBUG] read_val 139
[DEBUG] Register value set correctly: [102,  27,  139 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r102 c25 val 0x  91
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r102 c25 val 0x  91
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e458
[DEBUG] Initial written value. val 145
[DEBUG] read_val 145
[DEBUG] Register value set correctly: [102,  25,  145 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r102 c23 val 0x  87
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r102 c23 val 0x  87
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e1f4
[DEBUG] Initial written value. val 135
[DEBUG] read_val 135
[DEBUG] Register value set correctly: [102,  23,  135 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r102 c21 val 0x  8b
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r102 c21 val 0x  8b
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e2c8
[DEBUG] Initial written value. val 139
[DEBUG] read_val 139
[DEBUG] Register value set correctly: [102,  21,  139 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r102 c19 val 0x  95
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r102 c19 val 0x  95
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e560
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [102,  19,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r102 c17 val 0x  94
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r102 c17 val 0x  94
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e538
[DEBUG] Initial written value. val 148
[DEBUG] read_val 148
[DEBUG] Register value set correctly: [102,  17,  148 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r102 c15 val 0x  9a
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r102 c15 val 0x  9a
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e693
[DEBUG] Initial written value. val 154
[DEBUG] read_val 154
[DEBUG] Register value set correctly: [102,  15,  154 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r102 c13 val 0x  93
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r102 c13 val 0x  93
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e4e8
[DEBUG] Initial written value. val 147
[DEBUG] read_val 147
[DEBUG] Register value set correctly: [102,  13,  147 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r102 c11 val 0x  99
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r102 c11 val 0x  99
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e641
[DEBUG] Initial written value. val 153
[DEBUG] read_val 153
[DEBUG] Register value set correctly: [102,  11,  153 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r102 c 9 val 0x  95
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r102 c 9 val 0x  95
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e55a
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [102,   9,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r102 c 7 val 0x  a4
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r102 c 7 val 0x  a4
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e936
[DEBUG] Initial written value. val 164
[DEBUG] read_val 164
[DEBUG] Register value set correctly: [102,   7,  164 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r102 c 5 val 0x  a4
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r102 c 5 val 0x  a4
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e90c
[DEBUG] Initial written value. val 164
[DEBUG] read_val 164
[DEBUG] Register value set correctly: [102,   5,  164 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r102 c 3 val 0x  8a
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r102 c 3 val 0x  8a
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e2a1
[DEBUG] Initial written value. val 138
[DEBUG] read_val 138
[DEBUG] Register value set correctly: [102,   3,  138 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r102 c 1 val 0x  aa
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r102 c 1 val 0x  aa
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3eaba
[DEBUG] Initial written value. val 170
[DEBUG] read_val 170
[DEBUG] Register value set correctly: [102,   1,  170 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r102 c67 val 0x  18
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r102 c67 val 0x  18
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3c617
[DEBUG] Initial written value. val 24
[DEBUG] read_val 24
[DEBUG] Register value set correctly: [102,  67,   24 ]
[DEBUG] Return val = 0x00a3c61c
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r103 c61 val 0x  77
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r103 c61 val 0x  77
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3ddf3
[DEBUG] Initial written value. val 119
[DEBUG] read_val 119
[DEBUG] Register value set correctly: [103,  61,  119 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r103 c59 val 0x  7a
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r103 c59 val 0x  7a
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3de8a
[DEBUG] Initial written value. val 122
[DEBUG] read_val 122
[DEBUG] Register value set correctly: [103,  59,  122 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r103 c57 val 0x  78
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r103 c57 val 0x  78
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3de27
[DEBUG] Initial written value. val 120
[DEBUG] read_val 120
[DEBUG] Register value set correctly: [103,  57,  120 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r103 c55 val 0x  78
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r103 c55 val 0x  78
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3de3a
[DEBUG] Initial written value. val 120
[DEBUG] read_val 120
[DEBUG] Register value set correctly: [103,  55,  120 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r103 c53 val 0x  6c
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r103 c53 val 0x  6c
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3db17
[DEBUG] Initial written value. val 108
[DEBUG] read_val 108
[DEBUG] Register value set correctly: [103,  53,  108 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r103 c51 val 0x  7d
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r103 c51 val 0x  7d
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3df6b
[DEBUG] Initial written value. val 125
[DEBUG] read_val 125
[DEBUG] Register value set correctly: [103,  51,  125 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r103 c49 val 0x  75
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r103 c49 val 0x  75
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3dd43
[DEBUG] Initial written value. val 117
[DEBUG] read_val 117
[DEBUG] Register value set correctly: [103,  49,  117 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r103 c47 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r103 c47 val 0x  80
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [103,  47,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r103 c45 val 0x  85
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r103 c45 val 0x  85
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e175
[DEBUG] Initial written value. val 133
[DEBUG] read_val 133
[DEBUG] Register value set correctly: [103,  45,  133 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r103 c43 val 0x  86
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r103 c43 val 0x  86
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e18b
[DEBUG] Initial written value. val 134
[DEBUG] read_val 134
[DEBUG] Register value set correctly: [103,  43,  134 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r103 c41 val 0x  89
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r103 c41 val 0x  89
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e265
[DEBUG] Initial written value. val 137
[DEBUG] read_val 137
[DEBUG] Register value set correctly: [103,  41,  137 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r103 c39 val 0x  87
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r103 c39 val 0x  87
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e1ff
[DEBUG] Initial written value. val 135
[DEBUG] read_val 135
[DEBUG] Register value set correctly: [103,  39,  135 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r103 c37 val 0x  8a
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r103 c37 val 0x  8a
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e290
[DEBUG] Initial written value. val 138
[DEBUG] read_val 138
[DEBUG] Register value set correctly: [103,  37,  138 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r103 c35 val 0x  8b
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r103 c35 val 0x  8b
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e2ef
[DEBUG] Initial written value. val 139
[DEBUG] read_val 139
[DEBUG] Register value set correctly: [103,  35,  139 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r103 c33 val 0x  85
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r103 c33 val 0x  85
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e144
[DEBUG] Initial written value. val 133
[DEBUG] read_val 133
[DEBUG] Register value set correctly: [103,  33,  133 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r103 c31 val 0x  8b
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r103 c31 val 0x  8b
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e2de
[DEBUG] Initial written value. val 139
[DEBUG] read_val 139
[DEBUG] Register value set correctly: [103,  31,  139 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r103 c29 val 0x  89
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r103 c29 val 0x  89
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e273
[DEBUG] Initial written value. val 137
[DEBUG] read_val 137
[DEBUG] Register value set correctly: [103,  29,  137 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r103 c27 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r103 c27 val 0x  80
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [103,  27,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r103 c25 val 0x  94
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r103 c25 val 0x  94
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e525
[DEBUG] Initial written value. val 148
[DEBUG] read_val 148
[DEBUG] Register value set correctly: [103,  25,  148 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r103 c23 val 0x  8b
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r103 c23 val 0x  8b
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e2f9
[DEBUG] Initial written value. val 139
[DEBUG] read_val 139
[DEBUG] Register value set correctly: [103,  23,  139 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r103 c21 val 0x  8b
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r103 c21 val 0x  8b
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e2d5
[DEBUG] Initial written value. val 139
[DEBUG] read_val 139
[DEBUG] Register value set correctly: [103,  21,  139 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r103 c19 val 0x  96
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r103 c19 val 0x  96
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e5af
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [103,  19,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r103 c17 val 0x  92
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r103 c17 val 0x  92
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e481
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [103,  17,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r103 c15 val 0x  9b
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r103 c15 val 0x  9b
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e6dd
[DEBUG] Initial written value. val 155
[DEBUG] read_val 155
[DEBUG] Register value set correctly: [103,  15,  155 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r103 c13 val 0x  a3
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r103 c13 val 0x  a3
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e8f0
[DEBUG] Initial written value. val 163
[DEBUG] read_val 163
[DEBUG] Register value set correctly: [103,  13,  163 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r103 c11 val 0x  99
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r103 c11 val 0x  99
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e64a
[DEBUG] Initial written value. val 153
[DEBUG] read_val 153
[DEBUG] Register value set correctly: [103,  11,  153 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r103 c 9 val 0x  95
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r103 c 9 val 0x  95
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e560
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [103,   9,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r103 c 7 val 0x  97
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r103 c 7 val 0x  97
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e5fc
[DEBUG] Initial written value. val 151
[DEBUG] read_val 151
[DEBUG] Register value set correctly: [103,   7,  151 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r103 c 5 val 0x  95
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r103 c 5 val 0x  95
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e551
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [103,   5,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r103 c 3 val 0x  96
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r103 c 3 val 0x  96
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e5af
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [103,   3,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r103 c 1 val 0x  a3
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r103 c 1 val 0x  a3
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e8c1
[DEBUG] Initial written value. val 163
[DEBUG] read_val 163
[DEBUG] Register value set correctly: [103,   1,  163 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r103 c67 val 0x  17
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r103 c67 val 0x  17
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3c5de
[DEBUG] Initial written value. val 23
[DEBUG] read_val 23
[DEBUG] Register value set correctly: [103,  67,   23 ]
[DEBUG] Return val = 0x00a3c5e4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r104 c61 val 0x  74
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r104 c61 val 0x  74
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3dd3c
[DEBUG] Initial written value. val 116
[DEBUG] read_val 116
[DEBUG] Register value set correctly: [104,  61,  116 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r104 c59 val 0x  75
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r104 c59 val 0x  75
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3dd55
[DEBUG] Initial written value. val 117
[DEBUG] read_val 117
[DEBUG] Register value set correctly: [104,  59,  117 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r104 c57 val 0x  74
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r104 c57 val 0x  74
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3dd2a
[DEBUG] Initial written value. val 116
[DEBUG] read_val 116
[DEBUG] Register value set correctly: [104,  57,  116 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r104 c55 val 0x  73
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r104 c55 val 0x  73
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3dcc0
[DEBUG] Initial written value. val 115
[DEBUG] read_val 115
[DEBUG] Register value set correctly: [104,  55,  115 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r104 c53 val 0x  7c
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r104 c53 val 0x  7c
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3df1f
[DEBUG] Initial written value. val 124
[DEBUG] read_val 124
[DEBUG] Register value set correctly: [104,  53,  124 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r104 c51 val 0x  76
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r104 c51 val 0x  76
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3ddb6
[DEBUG] Initial written value. val 118
[DEBUG] read_val 118
[DEBUG] Register value set correctly: [104,  51,  118 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r104 c49 val 0x  7a
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r104 c49 val 0x  7a
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3de8a
[DEBUG] Initial written value. val 122
[DEBUG] read_val 122
[DEBUG] Register value set correctly: [104,  49,  122 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r104 c47 val 0x  79
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r104 c47 val 0x  79
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3de62
[DEBUG] Initial written value. val 121
[DEBUG] read_val 121
[DEBUG] Register value set correctly: [104,  47,  121 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r104 c45 val 0x  7e
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r104 c45 val 0x  7e
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3dfb9
[DEBUG] Initial written value. val 126
[DEBUG] read_val 126
[DEBUG] Register value set correctly: [104,  45,  126 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r104 c43 val 0x  88
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r104 c43 val 0x  88
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e211
[DEBUG] Initial written value. val 136
[DEBUG] read_val 136
[DEBUG] Register value set correctly: [104,  43,  136 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r104 c41 val 0x  83
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r104 c41 val 0x  83
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e0eb
[DEBUG] Initial written value. val 131
[DEBUG] read_val 131
[DEBUG] Register value set correctly: [104,  41,  131 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r104 c39 val 0x  82
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r104 c39 val 0x  82
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e082
[DEBUG] Initial written value. val 130
[DEBUG] read_val 130
[DEBUG] Register value set correctly: [104,  39,  130 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r104 c37 val 0x  83
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r104 c37 val 0x  83
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e0da
[DEBUG] Initial written value. val 131
[DEBUG] read_val 131
[DEBUG] Register value set correctly: [104,  37,  131 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r104 c35 val 0x  8b
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r104 c35 val 0x  8b
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e2f2
[DEBUG] Initial written value. val 139
[DEBUG] read_val 139
[DEBUG] Register value set correctly: [104,  35,  139 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r104 c33 val 0x  84
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r104 c33 val 0x  84
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e10a
[DEBUG] Initial written value. val 132
[DEBUG] read_val 132
[DEBUG] Register value set correctly: [104,  33,  132 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r104 c31 val 0x  87
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r104 c31 val 0x  87
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e1e2
[DEBUG] Initial written value. val 135
[DEBUG] read_val 135
[DEBUG] Register value set correctly: [104,  31,  135 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r104 c29 val 0x  93
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r104 c29 val 0x  93
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e4fe
[DEBUG] Initial written value. val 147
[DEBUG] read_val 147
[DEBUG] Register value set correctly: [104,  29,  147 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r104 c27 val 0x  93
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r104 c27 val 0x  93
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e4d2
[DEBUG] Initial written value. val 147
[DEBUG] read_val 147
[DEBUG] Register value set correctly: [104,  27,  147 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r104 c25 val 0x  8a
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r104 c25 val 0x  8a
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e2aa
[DEBUG] Initial written value. val 138
[DEBUG] read_val 138
[DEBUG] Register value set correctly: [104,  25,  138 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r104 c23 val 0x  94
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r104 c23 val 0x  94
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e502
[DEBUG] Initial written value. val 148
[DEBUG] read_val 148
[DEBUG] Register value set correctly: [104,  23,  148 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r104 c21 val 0x  8b
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r104 c21 val 0x  8b
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e2de
[DEBUG] Initial written value. val 139
[DEBUG] read_val 139
[DEBUG] Register value set correctly: [104,  21,  139 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r104 c19 val 0x  96
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r104 c19 val 0x  96
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e5b2
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [104,  19,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r104 c17 val 0x  98
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r104 c17 val 0x  98
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e60f
[DEBUG] Initial written value. val 152
[DEBUG] read_val 152
[DEBUG] Register value set correctly: [104,  17,  152 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r104 c15 val 0x  95
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r104 c15 val 0x  95
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e560
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [104,  15,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r104 c13 val 0x  96
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r104 c13 val 0x  96
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e5b9
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [104,  13,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r104 c11 val 0x  8b
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r104 c11 val 0x  8b
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e2d5
[DEBUG] Initial written value. val 139
[DEBUG] read_val 139
[DEBUG] Register value set correctly: [104,  11,  139 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r104 c 9 val 0x  8c
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r104 c 9 val 0x  8c
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e329
[DEBUG] Initial written value. val 140
[DEBUG] read_val 140
[DEBUG] Register value set correctly: [104,   9,  140 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r104 c 7 val 0x  9b
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r104 c 7 val 0x  9b
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e6c0
[DEBUG] Initial written value. val 155
[DEBUG] read_val 155
[DEBUG] Register value set correctly: [104,   7,  155 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r104 c 5 val 0x  a1
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r104 c 5 val 0x  a1
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e85d
[DEBUG] Initial written value. val 161
[DEBUG] read_val 161
[DEBUG] Register value set correctly: [104,   5,  161 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r104 c 3 val 0x  9a
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r104 c 3 val 0x  9a
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e6b4
[DEBUG] Initial written value. val 154
[DEBUG] read_val 154
[DEBUG] Register value set correctly: [104,   3,  154 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r104 c 1 val 0x  9b
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r104 c 1 val 0x  9b
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e6cb
[DEBUG] Initial written value. val 155
[DEBUG] read_val 155
[DEBUG] Register value set correctly: [104,   1,  155 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r104 c67 val 0x  1c
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r104 c67 val 0x  1c
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3c724
[DEBUG] Initial written value. val 28
[DEBUG] read_val 28
[DEBUG] Register value set correctly: [104,  67,   28 ]
[DEBUG] Return val = 0x00a3c72f
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r105 c61 val 0x  66
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r105 c61 val 0x  66
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3d984
[DEBUG] Initial written value. val 102
[DEBUG] read_val 102
[DEBUG] Register value set correctly: [105,  61,  102 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r105 c59 val 0x  64
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r105 c59 val 0x  64
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3d918
[DEBUG] Initial written value. val 100
[DEBUG] read_val 100
[DEBUG] Register value set correctly: [105,  59,  100 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r105 c57 val 0x  74
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r105 c57 val 0x  74
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3dd37
[DEBUG] Initial written value. val 116
[DEBUG] read_val 116
[DEBUG] Register value set correctly: [105,  57,  116 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r105 c55 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r105 c55 val 0x  80
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e008
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [105,  55,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r105 c53 val 0x  7b
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r105 c53 val 0x  7b
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3dee3
[DEBUG] Initial written value. val 123
[DEBUG] read_val 123
[DEBUG] Register value set correctly: [105,  53,  123 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r105 c51 val 0x  7a
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r105 c51 val 0x  7a
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3debb
[DEBUG] Initial written value. val 122
[DEBUG] read_val 122
[DEBUG] Register value set correctly: [105,  51,  122 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r105 c49 val 0x  79
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r105 c49 val 0x  79
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3de53
[DEBUG] Initial written value. val 121
[DEBUG] read_val 121
[DEBUG] Register value set correctly: [105,  49,  121 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r105 c47 val 0x  84
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r105 c47 val 0x  84
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e12d
[DEBUG] Initial written value. val 132
[DEBUG] read_val 132
[DEBUG] Register value set correctly: [105,  47,  132 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r105 c45 val 0x  79
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r105 c45 val 0x  79
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3de45
[DEBUG] Initial written value. val 121
[DEBUG] read_val 121
[DEBUG] Register value set correctly: [105,  45,  121 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r105 c43 val 0x  74
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r105 c43 val 0x  74
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3dd1b
[DEBUG] Initial written value. val 116
[DEBUG] read_val 116
[DEBUG] Register value set correctly: [105,  43,  116 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r105 c41 val 0x  8a
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r105 c41 val 0x  8a
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e2b7
[DEBUG] Initial written value. val 138
[DEBUG] read_val 138
[DEBUG] Register value set correctly: [105,  41,  138 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r105 c39 val 0x  84
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r105 c39 val 0x  84
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e10a
[DEBUG] Initial written value. val 132
[DEBUG] read_val 132
[DEBUG] Register value set correctly: [105,  39,  132 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r105 c37 val 0x  88
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r105 c37 val 0x  88
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e220
[DEBUG] Initial written value. val 136
[DEBUG] read_val 136
[DEBUG] Register value set correctly: [105,  37,  136 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r105 c35 val 0x  7b
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r105 c35 val 0x  7b
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3defe
[DEBUG] Initial written value. val 123
[DEBUG] read_val 123
[DEBUG] Register value set correctly: [105,  35,  123 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r105 c33 val 0x  86
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r105 c33 val 0x  86
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e196
[DEBUG] Initial written value. val 134
[DEBUG] read_val 134
[DEBUG] Register value set correctly: [105,  33,  134 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r105 c31 val 0x  85
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r105 c31 val 0x  85
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e168
[DEBUG] Initial written value. val 133
[DEBUG] read_val 133
[DEBUG] Register value set correctly: [105,  31,  133 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r105 c29 val 0x  94
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r105 c29 val 0x  94
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e502
[DEBUG] Initial written value. val 148
[DEBUG] read_val 148
[DEBUG] Register value set correctly: [105,  29,  148 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r105 c27 val 0x  92
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r105 c27 val 0x  92
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e49c
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [105,  27,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r105 c25 val 0x  91
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r105 c25 val 0x  91
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e474
[DEBUG] Initial written value. val 145
[DEBUG] read_val 145
[DEBUG] Register value set correctly: [105,  25,  145 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r105 c23 val 0x  9a
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r105 c23 val 0x  9a
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e68e
[DEBUG] Initial written value. val 154
[DEBUG] read_val 154
[DEBUG] Register value set correctly: [105,  23,  154 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r105 c21 val 0x  89
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r105 c21 val 0x  89
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e265
[DEBUG] Initial written value. val 137
[DEBUG] read_val 137
[DEBUG] Register value set correctly: [105,  21,  137 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r105 c19 val 0x  93
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r105 c19 val 0x  93
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e4fe
[DEBUG] Initial written value. val 147
[DEBUG] read_val 147
[DEBUG] Register value set correctly: [105,  19,  147 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r105 c17 val 0x  95
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r105 c17 val 0x  95
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e551
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [105,  17,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r105 c15 val 0x  88
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r105 c15 val 0x  88
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e22b
[DEBUG] Initial written value. val 136
[DEBUG] read_val 136
[DEBUG] Register value set correctly: [105,  15,  136 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r105 c13 val 0x  98
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r105 c13 val 0x  98
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e604
[DEBUG] Initial written value. val 152
[DEBUG] read_val 152
[DEBUG] Register value set correctly: [105,  13,  152 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r105 c11 val 0x  95
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r105 c11 val 0x  95
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e55a
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [105,  11,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r105 c 9 val 0x  9c
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r105 c 9 val 0x  9c
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e737
[DEBUG] Initial written value. val 156
[DEBUG] read_val 156
[DEBUG] Register value set correctly: [105,   9,  156 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r105 c 7 val 0x  99
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r105 c 7 val 0x  99
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e64a
[DEBUG] Initial written value. val 153
[DEBUG] read_val 153
[DEBUG] Register value set correctly: [105,   7,  153 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r105 c 5 val 0x  a3
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r105 c 5 val 0x  a3
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e8e6
[DEBUG] Initial written value. val 163
[DEBUG] read_val 163
[DEBUG] Register value set correctly: [105,   5,  163 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r105 c 3 val 0x  a7
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r105 c 3 val 0x  a7
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e9f9
[DEBUG] Initial written value. val 167
[DEBUG] read_val 167
[DEBUG] Register value set correctly: [105,   3,  167 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r105 c 1 val 0x  a1
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r105 c 1 val 0x  a1
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e856
[DEBUG] Initial written value. val 161
[DEBUG] read_val 161
[DEBUG] Register value set correctly: [105,   1,  161 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r105 c67 val 0x  2a
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r105 c67 val 0x  2a
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3caa9
[DEBUG] Initial written value. val 42
[DEBUG] read_val 42
[DEBUG] Register value set correctly: [105,  67,   42 ]
[DEBUG] Return val = 0x00a3cab4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r106 c61 val 0x  6b
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r106 c61 val 0x  6b
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3dacc
[DEBUG] Initial written value. val 107
[DEBUG] read_val 107
[DEBUG] Register value set correctly: [106,  61,  107 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r106 c59 val 0x  70
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r106 c59 val 0x  70
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3dc23
[DEBUG] Initial written value. val 112
[DEBUG] read_val 112
[DEBUG] Register value set correctly: [106,  59,  112 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r106 c57 val 0x  73
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r106 c57 val 0x  73
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3dcfa
[DEBUG] Initial written value. val 115
[DEBUG] read_val 115
[DEBUG] Register value set correctly: [106,  57,  115 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r106 c55 val 0x  75
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r106 c55 val 0x  75
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3dd55
[DEBUG] Initial written value. val 117
[DEBUG] read_val 117
[DEBUG] Register value set correctly: [106,  55,  117 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r106 c53 val 0x  70
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r106 c53 val 0x  70
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3dc28
[DEBUG] Initial written value. val 112
[DEBUG] read_val 112
[DEBUG] Register value set correctly: [106,  53,  112 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r106 c51 val 0x  78
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r106 c51 val 0x  78
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3de00
[DEBUG] Initial written value. val 120
[DEBUG] read_val 120
[DEBUG] Register value set correctly: [106,  51,  120 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r106 c49 val 0x  76
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r106 c49 val 0x  76
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3dd9a
[DEBUG] Initial written value. val 118
[DEBUG] read_val 118
[DEBUG] Register value set correctly: [106,  49,  118 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r106 c47 val 0x  7c
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r106 c47 val 0x  7c
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3df33
[DEBUG] Initial written value. val 124
[DEBUG] read_val 124
[DEBUG] Register value set correctly: [106,  47,  124 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r106 c45 val 0x  7c
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r106 c45 val 0x  7c
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3df09
[DEBUG] Initial written value. val 124
[DEBUG] read_val 124
[DEBUG] Register value set correctly: [106,  45,  124 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r106 c43 val 0x  7e
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r106 c43 val 0x  7e
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3dfa4
[DEBUG] Initial written value. val 126
[DEBUG] read_val 126
[DEBUG] Register value set correctly: [106,  43,  126 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r106 c41 val 0x  7a
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r106 c41 val 0x  7a
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3debb
[DEBUG] Initial written value. val 122
[DEBUG] read_val 122
[DEBUG] Register value set correctly: [106,  41,  122 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r106 c39 val 0x  87
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r106 c39 val 0x  87
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e1d3
[DEBUG] Initial written value. val 135
[DEBUG] read_val 135
[DEBUG] Register value set correctly: [106,  39,  135 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r106 c37 val 0x  86
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r106 c37 val 0x  86
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e1ac
[DEBUG] Initial written value. val 134
[DEBUG] read_val 134
[DEBUG] Register value set correctly: [106,  37,  134 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r106 c35 val 0x  8c
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r106 c35 val 0x  8c
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e305
[DEBUG] Initial written value. val 140
[DEBUG] read_val 140
[DEBUG] Register value set correctly: [106,  35,  140 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r106 c33 val 0x  87
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r106 c33 val 0x  87
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e1d8
[DEBUG] Initial written value. val 135
[DEBUG] read_val 135
[DEBUG] Register value set correctly: [106,  33,  135 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r106 c31 val 0x  93
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r106 c31 val 0x  93
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e4f5
[DEBUG] Initial written value. val 147
[DEBUG] read_val 147
[DEBUG] Register value set correctly: [106,  31,  147 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r106 c29 val 0x  96
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r106 c29 val 0x  96
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e588
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [106,  29,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r106 c27 val 0x  86
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r106 c27 val 0x  86
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e1a7
[DEBUG] Initial written value. val 134
[DEBUG] read_val 134
[DEBUG] Register value set correctly: [106,  27,  134 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r106 c25 val 0x  91
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r106 c25 val 0x  91
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e47f
[DEBUG] Initial written value. val 145
[DEBUG] read_val 145
[DEBUG] Register value set correctly: [106,  25,  145 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r106 c23 val 0x  90
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r106 c23 val 0x  90
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e416
[DEBUG] Initial written value. val 144
[DEBUG] read_val 144
[DEBUG] Register value set correctly: [106,  23,  144 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r106 c21 val 0x  94
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r106 c21 val 0x  94
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e52e
[DEBUG] Initial written value. val 148
[DEBUG] read_val 148
[DEBUG] Register value set correctly: [106,  21,  148 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r106 c19 val 0x  83
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r106 c19 val 0x  83
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e0c7
[DEBUG] Initial written value. val 131
[DEBUG] read_val 131
[DEBUG] Register value set correctly: [106,  19,  131 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r106 c17 val 0x  93
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r106 c17 val 0x  93
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e4d9
[DEBUG] Initial written value. val 147
[DEBUG] read_val 147
[DEBUG] Register value set correctly: [106,  17,  147 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r106 c15 val 0x  9a
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r106 c15 val 0x  9a
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e6b4
[DEBUG] Initial written value. val 154
[DEBUG] read_val 154
[DEBUG] Register value set correctly: [106,  15,  154 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r106 c13 val 0x  91
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r106 c13 val 0x  91
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e44e
[DEBUG] Initial written value. val 145
[DEBUG] read_val 145
[DEBUG] Register value set correctly: [106,  13,  145 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r106 c11 val 0x  9a
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r106 c11 val 0x  9a
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e6a2
[DEBUG] Initial written value. val 154
[DEBUG] read_val 154
[DEBUG] Register value set correctly: [106,  11,  154 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r106 c 9 val 0x  92
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r106 c 9 val 0x  92
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e4bb
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [106,   9,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r106 c 7 val 0x  a3
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r106 c 7 val 0x  a3
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e8d7
[DEBUG] Initial written value. val 163
[DEBUG] read_val 163
[DEBUG] Register value set correctly: [106,   7,  163 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r106 c 5 val 0x  97
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r106 c 5 val 0x  97
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e5ea
[DEBUG] Initial written value. val 151
[DEBUG] read_val 151
[DEBUG] Register value set correctly: [106,   5,  151 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r106 c 3 val 0x  95
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r106 c 3 val 0x  95
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e547
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [106,   3,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r106 c 1 val 0x  a2
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r106 c 1 val 0x  a2
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e899
[DEBUG] Initial written value. val 162
[DEBUG] read_val 162
[DEBUG] Register value set correctly: [106,   1,  162 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r106 c67 val 0x  15
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r106 c67 val 0x  15
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3c573
[DEBUG] Initial written value. val 21
[DEBUG] read_val 21
[DEBUG] Register value set correctly: [106,  67,   21 ]
[DEBUG] Return val = 0x00a3c578
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r107 c61 val 0x  6c
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r107 c61 val 0x  6c
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3db17
[DEBUG] Initial written value. val 108
[DEBUG] read_val 108
[DEBUG] Register value set correctly: [107,  61,  108 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r107 c59 val 0x  6a
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r107 c59 val 0x  6a
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3daae
[DEBUG] Initial written value. val 106
[DEBUG] read_val 106
[DEBUG] Register value set correctly: [107,  59,  106 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r107 c57 val 0x  71
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r107 c57 val 0x  71
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3dc41
[DEBUG] Initial written value. val 113
[DEBUG] read_val 113
[DEBUG] Register value set correctly: [107,  57,  113 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r107 c55 val 0x  79
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r107 c55 val 0x  79
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3de58
[DEBUG] Initial written value. val 121
[DEBUG] read_val 121
[DEBUG] Register value set correctly: [107,  55,  121 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r107 c53 val 0x  7a
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r107 c53 val 0x  7a
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3deb0
[DEBUG] Initial written value. val 122
[DEBUG] read_val 122
[DEBUG] Register value set correctly: [107,  53,  122 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r107 c51 val 0x  7f
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r107 c51 val 0x  7f
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3dfcd
[DEBUG] Initial written value. val 127
[DEBUG] read_val 127
[DEBUG] Register value set correctly: [107,  51,  127 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r107 c49 val 0x  7b
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r107 c49 val 0x  7b
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3dee3
[DEBUG] Initial written value. val 123
[DEBUG] read_val 123
[DEBUG] Register value set correctly: [107,  49,  123 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r107 c47 val 0x  7f
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r107 c47 val 0x  7f
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3dffc
[DEBUG] Initial written value. val 127
[DEBUG] read_val 127
[DEBUG] Register value set correctly: [107,  47,  127 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r107 c45 val 0x  76
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r107 c45 val 0x  76
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3dd91
[DEBUG] Initial written value. val 118
[DEBUG] read_val 118
[DEBUG] Register value set correctly: [107,  45,  118 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r107 c43 val 0x  82
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r107 c43 val 0x  82
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e0ae
[DEBUG] Initial written value. val 130
[DEBUG] read_val 130
[DEBUG] Register value set correctly: [107,  43,  130 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r107 c41 val 0x  78
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r107 c41 val 0x  78
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3de00
[DEBUG] Initial written value. val 120
[DEBUG] read_val 120
[DEBUG] Register value set correctly: [107,  41,  120 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r107 c39 val 0x  82
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r107 c39 val 0x  82
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e09f
[DEBUG] Initial written value. val 130
[DEBUG] read_val 130
[DEBUG] Register value set correctly: [107,  39,  130 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r107 c37 val 0x  84
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r107 c37 val 0x  84
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e130
[DEBUG] Initial written value. val 132
[DEBUG] read_val 132
[DEBUG] Register value set correctly: [107,  37,  132 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r107 c35 val 0x  92
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r107 c35 val 0x  92
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e48a
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [107,  35,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r107 c33 val 0x  87
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r107 c33 val 0x  87
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e1e2
[DEBUG] Initial written value. val 135
[DEBUG] read_val 135
[DEBUG] Register value set correctly: [107,  33,  135 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r107 c31 val 0x  86
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r107 c31 val 0x  86
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e1ba
[DEBUG] Initial written value. val 134
[DEBUG] read_val 134
[DEBUG] Register value set correctly: [107,  31,  134 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r107 c29 val 0x  86
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r107 c29 val 0x  86
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e196
[DEBUG] Initial written value. val 134
[DEBUG] read_val 134
[DEBUG] Register value set correctly: [107,  29,  134 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r107 c27 val 0x  91
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r107 c27 val 0x  91
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e469
[DEBUG] Initial written value. val 145
[DEBUG] read_val 145
[DEBUG] Register value set correctly: [107,  27,  145 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r107 c25 val 0x  94
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r107 c25 val 0x  94
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e502
[DEBUG] Initial written value. val 148
[DEBUG] read_val 148
[DEBUG] Register value set correctly: [107,  25,  148 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r107 c23 val 0x  94
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r107 c23 val 0x  94
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e51f
[DEBUG] Initial written value. val 148
[DEBUG] read_val 148
[DEBUG] Register value set correctly: [107,  23,  148 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r107 c21 val 0x  8c
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r107 c21 val 0x  8c
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e334
[DEBUG] Initial written value. val 140
[DEBUG] read_val 140
[DEBUG] Register value set correctly: [107,  21,  140 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r107 c19 val 0x  94
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r107 c19 val 0x  94
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e509
[DEBUG] Initial written value. val 148
[DEBUG] read_val 148
[DEBUG] Register value set correctly: [107,  19,  148 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r107 c17 val 0x  94
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r107 c17 val 0x  94
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e525
[DEBUG] Initial written value. val 148
[DEBUG] read_val 148
[DEBUG] Register value set correctly: [107,  17,  148 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r107 c15 val 0x  a5
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r107 c15 val 0x  a5
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e978
[DEBUG] Initial written value. val 165
[DEBUG] read_val 165
[DEBUG] Register value set correctly: [107,  15,  165 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r107 c13 val 0x  95
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r107 c13 val 0x  95
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e551
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [107,  13,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r107 c11 val 0x  96
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r107 c11 val 0x  96
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e5af
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [107,  11,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r107 c 9 val 0x  a2
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r107 c 9 val 0x  a2
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e884
[DEBUG] Initial written value. val 162
[DEBUG] read_val 162
[DEBUG] Register value set correctly: [107,   9,  162 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r107 c 7 val 0x  94
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r107 c 7 val 0x  94
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e51f
[DEBUG] Initial written value. val 148
[DEBUG] read_val 148
[DEBUG] Register value set correctly: [107,   7,  148 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r107 c 5 val 0x  a6
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r107 c 5 val 0x  a6
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e9b7
[DEBUG] Initial written value. val 166
[DEBUG] read_val 166
[DEBUG] Register value set correctly: [107,   5,  166 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r107 c 3 val 0x  a6
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r107 c 3 val 0x  a6
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e98d
[DEBUG] Initial written value. val 166
[DEBUG] read_val 166
[DEBUG] Register value set correctly: [107,   3,  166 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r107 c 1 val 0x  a6
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r107 c 1 val 0x  a6
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e9a1
[DEBUG] Initial written value. val 166
[DEBUG] read_val 166
[DEBUG] Register value set correctly: [107,   1,  166 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r107 c67 val 0x  20
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r107 c67 val 0x  20
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c83a
[DEBUG] Initial written value. val 32
[DEBUG] read_val 32
[DEBUG] Register value set correctly: [107,  67,   32 ]
[DEBUG] Return val = 0x00a3c800
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r108 c61 val 0x  6a
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r108 c61 val 0x  6a
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3da9f
[DEBUG] Initial written value. val 106
[DEBUG] read_val 106
[DEBUG] Register value set correctly: [108,  61,  106 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r108 c59 val 0x  75
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r108 c59 val 0x  75
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3dd72
[DEBUG] Initial written value. val 117
[DEBUG] read_val 117
[DEBUG] Register value set correctly: [108,  59,  117 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r108 c57 val 0x  6b
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r108 c57 val 0x  6b
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3dacc
[DEBUG] Initial written value. val 107
[DEBUG] read_val 107
[DEBUG] Register value set correctly: [108,  57,  107 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r108 c55 val 0x  77
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r108 c55 val 0x  77
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3dde5
[DEBUG] Initial written value. val 119
[DEBUG] read_val 119
[DEBUG] Register value set correctly: [108,  55,  119 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r108 c53 val 0x  79
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r108 c53 val 0x  79
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3de7f
[DEBUG] Initial written value. val 121
[DEBUG] read_val 121
[DEBUG] Register value set correctly: [108,  53,  121 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r108 c51 val 0x  71
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r108 c51 val 0x  71
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3dc57
[DEBUG] Initial written value. val 113
[DEBUG] read_val 113
[DEBUG] Register value set correctly: [108,  51,  113 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r108 c49 val 0x  7d
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r108 c49 val 0x  7d
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3df6b
[DEBUG] Initial written value. val 125
[DEBUG] read_val 125
[DEBUG] Register value set correctly: [108,  49,  125 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r108 c47 val 0x  78
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r108 c47 val 0x  78
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3de00
[DEBUG] Initial written value. val 120
[DEBUG] read_val 120
[DEBUG] Register value set correctly: [108,  47,  120 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r108 c45 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r108 c45 val 0x  80
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e01e
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [108,  45,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r108 c43 val 0x  7d
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r108 c43 val 0x  7d
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3df76
[DEBUG] Initial written value. val 125
[DEBUG] read_val 125
[DEBUG] Register value set correctly: [108,  43,  125 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r108 c41 val 0x  85
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r108 c41 val 0x  85
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e14f
[DEBUG] Initial written value. val 133
[DEBUG] read_val 133
[DEBUG] Register value set correctly: [108,  41,  133 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r108 c39 val 0x  78
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r108 c39 val 0x  78
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3de27
[DEBUG] Initial written value. val 120
[DEBUG] read_val 120
[DEBUG] Register value set correctly: [108,  39,  120 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r108 c37 val 0x  88
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r108 c37 val 0x  88
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e23d
[DEBUG] Initial written value. val 136
[DEBUG] read_val 136
[DEBUG] Register value set correctly: [108,  37,  136 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r108 c35 val 0x  85
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r108 c35 val 0x  85
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e152
[DEBUG] Initial written value. val 133
[DEBUG] read_val 133
[DEBUG] Register value set correctly: [108,  35,  133 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r108 c33 val 0x  90
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r108 c33 val 0x  90
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e42c
[DEBUG] Initial written value. val 144
[DEBUG] read_val 144
[DEBUG] Register value set correctly: [108,  33,  144 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r108 c31 val 0x  81
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r108 c31 val 0x  81
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e046
[DEBUG] Initial written value. val 129
[DEBUG] read_val 129
[DEBUG] Register value set correctly: [108,  31,  129 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r108 c29 val 0x  87
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r108 c29 val 0x  87
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e1d8
[DEBUG] Initial written value. val 135
[DEBUG] read_val 135
[DEBUG] Register value set correctly: [108,  29,  135 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r108 c27 val 0x  86
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r108 c27 val 0x  86
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e1b1
[DEBUG] Initial written value. val 134
[DEBUG] read_val 134
[DEBUG] Register value set correctly: [108,  27,  134 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r108 c25 val 0x  8b
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r108 c25 val 0x  8b
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e2c8
[DEBUG] Initial written value. val 139
[DEBUG] read_val 139
[DEBUG] Register value set correctly: [108,  25,  139 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r108 c23 val 0x  87
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r108 c23 val 0x  87
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e1e2
[DEBUG] Initial written value. val 135
[DEBUG] read_val 135
[DEBUG] Register value set correctly: [108,  23,  135 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r108 c21 val 0x  87
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r108 c21 val 0x  87
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e1ff
[DEBUG] Initial written value. val 135
[DEBUG] read_val 135
[DEBUG] Register value set correctly: [108,  21,  135 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r108 c19 val 0x  93
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r108 c19 val 0x  93
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e4d2
[DEBUG] Initial written value. val 147
[DEBUG] read_val 147
[DEBUG] Register value set correctly: [108,  19,  147 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r108 c17 val 0x  98
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r108 c17 val 0x  98
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e628
[DEBUG] Initial written value. val 152
[DEBUG] read_val 152
[DEBUG] Register value set correctly: [108,  17,  152 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r108 c15 val 0x  8a
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r108 c15 val 0x  8a
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e286
[DEBUG] Initial written value. val 138
[DEBUG] read_val 138
[DEBUG] Register value set correctly: [108,  15,  138 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r108 c13 val 0x  8a
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r108 c13 val 0x  8a
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e29b
[DEBUG] Initial written value. val 138
[DEBUG] read_val 138
[DEBUG] Register value set correctly: [108,  13,  138 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r108 c11 val 0x  98
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r108 c11 val 0x  98
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e635
[DEBUG] Initial written value. val 152
[DEBUG] read_val 152
[DEBUG] Register value set correctly: [108,  11,  152 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r108 c 9 val 0x  93
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r108 c 9 val 0x  93
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e4cf
[DEBUG] Initial written value. val 147
[DEBUG] read_val 147
[DEBUG] Register value set correctly: [108,   9,  147 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r108 c 7 val 0x  98
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r108 c 7 val 0x  98
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e623
[DEBUG] Initial written value. val 152
[DEBUG] read_val 152
[DEBUG] Register value set correctly: [108,   7,  152 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r108 c 5 val 0x  9b
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r108 c 5 val 0x  9b
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e6fa
[DEBUG] Initial written value. val 155
[DEBUG] read_val 155
[DEBUG] Register value set correctly: [108,   5,  155 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r108 c 3 val 0x  a1
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r108 c 3 val 0x  a1
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e856
[DEBUG] Initial written value. val 161
[DEBUG] read_val 161
[DEBUG] Register value set correctly: [108,   3,  161 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r108 c 1 val 0x  99
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r108 c 1 val 0x  99
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e66d
[DEBUG] Initial written value. val 153
[DEBUG] read_val 153
[DEBUG] Register value set correctly: [108,   1,  153 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r108 c67 val 0x  1f
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r108 c67 val 0x  1f
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3c7c7
[DEBUG] Initial written value. val 31
[DEBUG] read_val 31
[DEBUG] Register value set correctly: [108,  67,   31 ]
[DEBUG] Return val = 0x00a3c7cc
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r109 c61 val 0x  72
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r109 c61 val 0x  72
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3dca2
[DEBUG] Initial written value. val 114
[DEBUG] read_val 114
[DEBUG] Register value set correctly: [109,  61,  114 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r109 c59 val 0x  67
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r109 c59 val 0x  67
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3d9fb
[DEBUG] Initial written value. val 103
[DEBUG] read_val 103
[DEBUG] Register value set correctly: [109,  59,  103 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r109 c57 val 0x  76
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r109 c57 val 0x  76
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3dd91
[DEBUG] Initial written value. val 118
[DEBUG] read_val 118
[DEBUG] Register value set correctly: [109,  57,  118 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r109 c55 val 0x  78
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r109 c55 val 0x  78
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3de2c
[DEBUG] Initial written value. val 120
[DEBUG] read_val 120
[DEBUG] Register value set correctly: [109,  55,  120 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r109 c53 val 0x  71
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r109 c53 val 0x  71
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3dc41
[DEBUG] Initial written value. val 113
[DEBUG] read_val 113
[DEBUG] Register value set correctly: [109,  53,  113 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r109 c51 val 0x  75
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r109 c51 val 0x  75
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3dd5e
[DEBUG] Initial written value. val 117
[DEBUG] read_val 117
[DEBUG] Register value set correctly: [109,  51,  117 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r109 c49 val 0x  70
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r109 c49 val 0x  70
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3dc35
[DEBUG] Initial written value. val 112
[DEBUG] read_val 112
[DEBUG] Register value set correctly: [109,  49,  112 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r109 c47 val 0x  7a
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r109 c47 val 0x  7a
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3de8a
[DEBUG] Initial written value. val 122
[DEBUG] read_val 122
[DEBUG] Register value set correctly: [109,  47,  122 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r109 c45 val 0x  80
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r109 c45 val 0x  80
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e024
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [109,  45,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r109 c43 val 0x  7b
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r109 c43 val 0x  7b
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3defe
[DEBUG] Initial written value. val 123
[DEBUG] read_val 123
[DEBUG] Register value set correctly: [109,  43,  123 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r109 c41 val 0x  7c
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r109 c41 val 0x  7c
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3df14
[DEBUG] Initial written value. val 124
[DEBUG] read_val 124
[DEBUG] Register value set correctly: [109,  41,  124 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r109 c39 val 0x  88
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r109 c39 val 0x  88
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e22b
[DEBUG] Initial written value. val 136
[DEBUG] read_val 136
[DEBUG] Register value set correctly: [109,  39,  136 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r109 c37 val 0x  82
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r109 c37 val 0x  82
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e082
[DEBUG] Initial written value. val 130
[DEBUG] read_val 130
[DEBUG] Register value set correctly: [109,  37,  130 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r109 c35 val 0x  84
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r109 c35 val 0x  84
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e11c
[DEBUG] Initial written value. val 132
[DEBUG] read_val 132
[DEBUG] Register value set correctly: [109,  35,  132 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r109 c33 val 0x  8a
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r109 c33 val 0x  8a
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e2b7
[DEBUG] Initial written value. val 138
[DEBUG] read_val 138
[DEBUG] Register value set correctly: [109,  33,  138 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r109 c31 val 0x  96
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r109 c31 val 0x  96
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e588
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [109,  31,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r109 c29 val 0x  8a
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r109 c29 val 0x  8a
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e2a1
[DEBUG] Initial written value. val 138
[DEBUG] read_val 138
[DEBUG] Register value set correctly: [109,  29,  138 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r109 c27 val 0x  93
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r109 c27 val 0x  93
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e4fe
[DEBUG] Initial written value. val 147
[DEBUG] read_val 147
[DEBUG] Register value set correctly: [109,  27,  147 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r109 c25 val 0x  88
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r109 c25 val 0x  88
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e211
[DEBUG] Initial written value. val 136
[DEBUG] read_val 136
[DEBUG] Register value set correctly: [109,  25,  136 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r109 c23 val 0x  92
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r109 c23 val 0x  92
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e4ad
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [109,  23,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r109 c21 val 0x  97
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r109 c21 val 0x  97
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e5c6
[DEBUG] Initial written value. val 151
[DEBUG] read_val 151
[DEBUG] Register value set correctly: [109,  21,  151 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r109 c19 val 0x  98
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r109 c19 val 0x  98
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e619
[DEBUG] Initial written value. val 152
[DEBUG] read_val 152
[DEBUG] Register value set correctly: [109,  19,  152 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r109 c17 val 0x  94
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r109 c17 val 0x  94
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e533
[DEBUG] Initial written value. val 148
[DEBUG] read_val 148
[DEBUG] Register value set correctly: [109,  17,  148 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r109 c15 val 0x  9b
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r109 c15 val 0x  9b
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e6cb
[DEBUG] Initial written value. val 155
[DEBUG] read_val 155
[DEBUG] Register value set correctly: [109,  15,  155 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r109 c13 val 0x  94
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r109 c13 val 0x  94
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e525
[DEBUG] Initial written value. val 148
[DEBUG] read_val 148
[DEBUG] Register value set correctly: [109,  13,  148 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r109 c11 val 0x  99
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r109 c11 val 0x  99
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e67b
[DEBUG] Initial written value. val 153
[DEBUG] read_val 153
[DEBUG] Register value set correctly: [109,  11,  153 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r109 c 9 val 0x  96
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r109 c 9 val 0x  96
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e595
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [109,   9,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r109 c 7 val 0x  97
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r109 c 7 val 0x  97
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e5ea
[DEBUG] Initial written value. val 151
[DEBUG] read_val 151
[DEBUG] Register value set correctly: [109,   7,  151 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r109 c 5 val 0x  a1
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r109 c 5 val 0x  a1
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e840
[DEBUG] Initial written value. val 161
[DEBUG] read_val 161
[DEBUG] Register value set correctly: [109,   5,  161 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r109 c 3 val 0x  90
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r109 c 3 val 0x  90
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e41d
[DEBUG] Initial written value. val 144
[DEBUG] read_val 144
[DEBUG] Register value set correctly: [109,   3,  144 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r109 c 1 val 0x  9b
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r109 c 1 val 0x  9b
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e6f1
[DEBUG] Initial written value. val 155
[DEBUG] read_val 155
[DEBUG] Register value set correctly: [109,   1,  155 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r109 c67 val 0x  1b
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r109 c67 val 0x  1b
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3c6ce
[DEBUG] Initial written value. val 27
[DEBUG] read_val 27
[DEBUG] Register value set correctly: [109,  67,   27 ]
[DEBUG] Return val = 0x00a3c6d3
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r110 c61 val 0x  69
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r110 c61 val 0x  69
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3da6a
[DEBUG] Initial written value. val 105
[DEBUG] read_val 105
[DEBUG] Register value set correctly: [110,  61,  105 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r110 c59 val 0x  78
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r110 c59 val 0x  78
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3de00
[DEBUG] Initial written value. val 120
[DEBUG] read_val 120
[DEBUG] Register value set correctly: [110,  59,  120 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r110 c57 val 0x  72
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r110 c57 val 0x  72
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3dc98
[DEBUG] Initial written value. val 114
[DEBUG] read_val 114
[DEBUG] Register value set correctly: [110,  57,  114 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r110 c55 val 0x  76
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r110 c55 val 0x  76
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3ddb6
[DEBUG] Initial written value. val 118
[DEBUG] read_val 118
[DEBUG] Register value set correctly: [110,  55,  118 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r110 c53 val 0x  7c
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r110 c53 val 0x  7c
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3df09
[DEBUG] Initial written value. val 124
[DEBUG] read_val 124
[DEBUG] Register value set correctly: [110,  53,  124 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r110 c51 val 0x  75
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r110 c51 val 0x  75
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3dd64
[DEBUG] Initial written value. val 117
[DEBUG] read_val 117
[DEBUG] Register value set correctly: [110,  51,  117 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r110 c49 val 0x  7a
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r110 c49 val 0x  7a
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3debb
[DEBUG] Initial written value. val 122
[DEBUG] read_val 122
[DEBUG] Register value set correctly: [110,  49,  122 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r110 c47 val 0x  74
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r110 c47 val 0x  74
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3dd10
[DEBUG] Initial written value. val 116
[DEBUG] read_val 116
[DEBUG] Register value set correctly: [110,  47,  116 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r110 c45 val 0x  87
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r110 c45 val 0x  87
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e1e9
[DEBUG] Initial written value. val 135
[DEBUG] read_val 135
[DEBUG] Register value set correctly: [110,  45,  135 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r110 c43 val 0x  7b
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r110 c43 val 0x  7b
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3dec4
[DEBUG] Initial written value. val 123
[DEBUG] read_val 123
[DEBUG] Register value set correctly: [110,  43,  123 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r110 c41 val 0x  83
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r110 c41 val 0x  83
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e0da
[DEBUG] Initial written value. val 131
[DEBUG] read_val 131
[DEBUG] Register value set correctly: [110,  41,  131 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r110 c39 val 0x  7d
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r110 c39 val 0x  7d
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3df76
[DEBUG] Initial written value. val 125
[DEBUG] read_val 125
[DEBUG] Register value set correctly: [110,  39,  125 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r110 c37 val 0x  83
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r110 c37 val 0x  83
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e0cc
[DEBUG] Initial written value. val 131
[DEBUG] read_val 131
[DEBUG] Register value set correctly: [110,  37,  131 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r110 c35 val 0x  82
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r110 c35 val 0x  82
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e0a5
[DEBUG] Initial written value. val 130
[DEBUG] read_val 130
[DEBUG] Register value set correctly: [110,  35,  130 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r110 c33 val 0x  89
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r110 c33 val 0x  89
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e278
[DEBUG] Initial written value. val 137
[DEBUG] read_val 137
[DEBUG] Register value set correctly: [110,  33,  137 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r110 c31 val 0x  86
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r110 c31 val 0x  86
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e196
[DEBUG] Initial written value. val 134
[DEBUG] read_val 134
[DEBUG] Register value set correctly: [110,  31,  134 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r110 c29 val 0x  87
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r110 c29 val 0x  87
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e1e9
[DEBUG] Initial written value. val 135
[DEBUG] read_val 135
[DEBUG] Register value set correctly: [110,  29,  135 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r110 c27 val 0x  92
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r110 c27 val 0x  92
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e481
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [110,  27,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r110 c25 val 0x  7d
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r110 c25 val 0x  7d
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3df5a
[DEBUG] Initial written value. val 125
[DEBUG] read_val 125
[DEBUG] Register value set correctly: [110,  25,  125 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r110 c23 val 0x  8b
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r110 c23 val 0x  8b
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e2f2
[DEBUG] Initial written value. val 139
[DEBUG] read_val 139
[DEBUG] Register value set correctly: [110,  23,  139 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r110 c21 val 0x  8c
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r110 c21 val 0x  8c
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e30e
[DEBUG] Initial written value. val 140
[DEBUG] read_val 140
[DEBUG] Register value set correctly: [110,  21,  140 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r110 c19 val 0x  83
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r110 c19 val 0x  83
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e0e0
[DEBUG] Initial written value. val 131
[DEBUG] read_val 131
[DEBUG] Register value set correctly: [110,  19,  131 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r110 c17 val 0x  93
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r110 c17 val 0x  93
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e4fe
[DEBUG] Initial written value. val 147
[DEBUG] read_val 147
[DEBUG] Register value set correctly: [110,  17,  147 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r110 c15 val 0x  97
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r110 c15 val 0x  97
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e5d0
[DEBUG] Initial written value. val 151
[DEBUG] read_val 151
[DEBUG] Register value set correctly: [110,  15,  151 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r110 c13 val 0x  90
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r110 c13 val 0x  90
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e42c
[DEBUG] Initial written value. val 144
[DEBUG] read_val 144
[DEBUG] Register value set correctly: [110,  13,  144 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r110 c11 val 0x  9c
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r110 c11 val 0x  9c
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e706
[DEBUG] Initial written value. val 156
[DEBUG] read_val 156
[DEBUG] Register value set correctly: [110,  11,  156 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r110 c 9 val 0x  92
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r110 c 9 val 0x  92
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e49c
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [110,   9,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r110 c 7 val 0x  91
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r110 c 7 val 0x  91
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e474
[DEBUG] Initial written value. val 145
[DEBUG] read_val 145
[DEBUG] Register value set correctly: [110,   7,  145 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r110 c 5 val 0x  a0
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r110 c 5 val 0x  a0
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e80e
[DEBUG] Initial written value. val 160
[DEBUG] read_val 160
[DEBUG] Register value set correctly: [110,   5,  160 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r110 c 3 val 0x  99
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r110 c 3 val 0x  99
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e666
[DEBUG] Initial written value. val 153
[DEBUG] read_val 153
[DEBUG] Register value set correctly: [110,   3,  153 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r110 c 1 val 0x  a9
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r110 c 1 val 0x  a9
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3ea7e
[DEBUG] Initial written value. val 169
[DEBUG] read_val 169
[DEBUG] Register value set correctly: [110,   1,  169 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r110 c67 val 0x  1c
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r110 c67 val 0x  1c
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3c715
[DEBUG] Initial written value. val 28
[DEBUG] read_val 28
[DEBUG] Register value set correctly: [110,  67,   28 ]
[DEBUG] Return val = 0x00a3c71e
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r111 c61 val 0x  6a
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r111 c61 val 0x  6a
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3dab3
[DEBUG] Initial written value. val 106
[DEBUG] read_val 106
[DEBUG] Register value set correctly: [111,  61,  106 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r111 c59 val 0x  64
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r111 c59 val 0x  64
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3d90e
[DEBUG] Initial written value. val 100
[DEBUG] read_val 100
[DEBUG] Register value set correctly: [111,  59,  100 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r111 c57 val 0x  75
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r111 c57 val 0x  75
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3dd64
[DEBUG] Initial written value. val 117
[DEBUG] read_val 117
[DEBUG] Register value set correctly: [111,  57,  117 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r111 c55 val 0x  7a
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r111 c55 val 0x  7a
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3debb
[DEBUG] Initial written value. val 122
[DEBUG] read_val 122
[DEBUG] Register value set correctly: [111,  55,  122 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r111 c53 val 0x  7a
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r111 c53 val 0x  7a
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3de97
[DEBUG] Initial written value. val 122
[DEBUG] read_val 122
[DEBUG] Register value set correctly: [111,  53,  122 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r111 c51 val 0x  83
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r111 c51 val 0x  83
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e0eb
[DEBUG] Initial written value. val 131
[DEBUG] read_val 131
[DEBUG] Register value set correctly: [111,  51,  131 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r111 c49 val 0x  80
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r111 c49 val 0x  80
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e003
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [111,  49,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r111 c47 val 0x  7b
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r111 c47 val 0x  7b
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3ded9
[DEBUG] Initial written value. val 123
[DEBUG] read_val 123
[DEBUG] Register value set correctly: [111,  47,  123 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r111 c45 val 0x  86
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r111 c45 val 0x  86
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e1b1
[DEBUG] Initial written value. val 134
[DEBUG] read_val 134
[DEBUG] Register value set correctly: [111,  45,  134 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r111 c43 val 0x  83
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r111 c43 val 0x  83
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e0cc
[DEBUG] Initial written value. val 131
[DEBUG] read_val 131
[DEBUG] Register value set correctly: [111,  43,  131 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r111 c41 val 0x  78
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r111 c41 val 0x  78
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3de27
[DEBUG] Initial written value. val 120
[DEBUG] read_val 120
[DEBUG] Register value set correctly: [111,  41,  120 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r111 c39 val 0x  83
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r111 c39 val 0x  83
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e0fd
[DEBUG] Initial written value. val 131
[DEBUG] read_val 131
[DEBUG] Register value set correctly: [111,  39,  131 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r111 c37 val 0x  84
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r111 c37 val 0x  84
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e117
[DEBUG] Initial written value. val 132
[DEBUG] read_val 132
[DEBUG] Register value set correctly: [111,  37,  132 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r111 c35 val 0x  7e
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r111 c35 val 0x  7e
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3dfaf
[DEBUG] Initial written value. val 126
[DEBUG] read_val 126
[DEBUG] Register value set correctly: [111,  35,  126 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r111 c33 val 0x  91
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r111 c33 val 0x  91
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e445
[DEBUG] Initial written value. val 145
[DEBUG] read_val 145
[DEBUG] Register value set correctly: [111,  33,  145 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r111 c31 val 0x  87
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r111 c31 val 0x  87
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e1d8
[DEBUG] Initial written value. val 135
[DEBUG] read_val 135
[DEBUG] Register value set correctly: [111,  31,  135 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r111 c29 val 0x  89
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r111 c29 val 0x  89
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e273
[DEBUG] Initial written value. val 137
[DEBUG] read_val 137
[DEBUG] Register value set correctly: [111,  29,  137 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r111 c27 val 0x  8a
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r111 c27 val 0x  8a
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e28d
[DEBUG] Initial written value. val 138
[DEBUG] read_val 138
[DEBUG] Register value set correctly: [111,  27,  138 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r111 c25 val 0x  87
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r111 c25 val 0x  87
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e1e2
[DEBUG] Initial written value. val 135
[DEBUG] read_val 135
[DEBUG] Register value set correctly: [111,  25,  135 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r111 c23 val 0x  89
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r111 c23 val 0x  89
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e278
[DEBUG] Initial written value. val 137
[DEBUG] read_val 137
[DEBUG] Register value set correctly: [111,  23,  137 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r111 c21 val 0x  9b
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r111 c21 val 0x  9b
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e6d6
[DEBUG] Initial written value. val 155
[DEBUG] read_val 155
[DEBUG] Register value set correctly: [111,  21,  155 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r111 c19 val 0x  97
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r111 c19 val 0x  97
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e5ea
[DEBUG] Initial written value. val 151
[DEBUG] read_val 151
[DEBUG] Register value set correctly: [111,  19,  151 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r111 c17 val 0x  97
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r111 c17 val 0x  97
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e5c6
[DEBUG] Initial written value. val 151
[DEBUG] read_val 151
[DEBUG] Register value set correctly: [111,  17,  151 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r111 c15 val 0x  98
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r111 c15 val 0x  98
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e619
[DEBUG] Initial written value. val 152
[DEBUG] read_val 152
[DEBUG] Register value set correctly: [111,  15,  152 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r111 c13 val 0x  a1
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r111 c13 val 0x  a1
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e871
[DEBUG] Initial written value. val 161
[DEBUG] read_val 161
[DEBUG] Register value set correctly: [111,  13,  161 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r111 c11 val 0x  95
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r111 c11 val 0x  95
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e54c
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [111,  11,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r111 c 9 val 0x  97
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r111 c 9 val 0x  97
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e5e1
[DEBUG] Initial written value. val 151
[DEBUG] read_val 151
[DEBUG] Register value set correctly: [111,   9,  151 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r111 c 7 val 0x  a2
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r111 c 7 val 0x  a2
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e8be
[DEBUG] Initial written value. val 162
[DEBUG] read_val 162
[DEBUG] Register value set correctly: [111,   7,  162 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r111 c 5 val 0x  a6
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r111 c 5 val 0x  a6
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e990
[DEBUG] Initial written value. val 166
[DEBUG] read_val 166
[DEBUG] Register value set correctly: [111,   5,  166 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r111 c 3 val 0x  a7
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r111 c 3 val 0x  a7
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e9ef
[DEBUG] Initial written value. val 167
[DEBUG] read_val 167
[DEBUG] Register value set correctly: [111,   3,  167 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r111 c 1 val 0x  a9
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r111 c 1 val 0x  a9
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3ea44
[DEBUG] Initial written value. val 169
[DEBUG] read_val 169
[DEBUG] Register value set correctly: [111,   1,  169 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r111 c67 val 0x  18
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r111 c67 val 0x  18
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3c61c
[DEBUG] Initial written value. val 24
[DEBUG] read_val 24
[DEBUG] Register value set correctly: [111,  67,   24 ]
[DEBUG] Return val = 0x00a3c626
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r112 c61 val 0x  68
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r112 c61 val 0x  68
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3da39
[DEBUG] Initial written value. val 104
[DEBUG] read_val 104
[DEBUG] Register value set correctly: [112,  61,  104 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r112 c59 val 0x  6a
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r112 c59 val 0x  6a
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3da94
[DEBUG] Initial written value. val 106
[DEBUG] read_val 106
[DEBUG] Register value set correctly: [112,  59,  106 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r112 c57 val 0x  75
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r112 c57 val 0x  75
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3dd6f
[DEBUG] Initial written value. val 117
[DEBUG] read_val 117
[DEBUG] Register value set correctly: [112,  57,  117 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r112 c55 val 0x  72
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r112 c55 val 0x  72
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3dc85
[DEBUG] Initial written value. val 114
[DEBUG] read_val 114
[DEBUG] Register value set correctly: [112,  55,  114 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r112 c53 val 0x  77
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r112 c53 val 0x  77
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3dddf
[DEBUG] Initial written value. val 119
[DEBUG] read_val 119
[DEBUG] Register value set correctly: [112,  53,  119 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r112 c51 val 0x  73
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r112 c51 val 0x  73
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3dcf1
[DEBUG] Initial written value. val 115
[DEBUG] read_val 115
[DEBUG] Register value set correctly: [112,  51,  115 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r112 c49 val 0x  79
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r112 c49 val 0x  79
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3de4e
[DEBUG] Initial written value. val 121
[DEBUG] read_val 121
[DEBUG] Register value set correctly: [112,  49,  121 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r112 c47 val 0x  82
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r112 c47 val 0x  82
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e0a5
[DEBUG] Initial written value. val 130
[DEBUG] read_val 130
[DEBUG] Register value set correctly: [112,  47,  130 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r112 c45 val 0x  84
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r112 c45 val 0x  84
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e13b
[DEBUG] Initial written value. val 132
[DEBUG] read_val 132
[DEBUG] Register value set correctly: [112,  45,  132 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r112 c43 val 0x  79
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r112 c43 val 0x  79
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3de53
[DEBUG] Initial written value. val 121
[DEBUG] read_val 121
[DEBUG] Register value set correctly: [112,  43,  121 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r112 c41 val 0x  8a
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r112 c41 val 0x  8a
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e2aa
[DEBUG] Initial written value. val 138
[DEBUG] read_val 138
[DEBUG] Register value set correctly: [112,  41,  138 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r112 c39 val 0x  78
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r112 c39 val 0x  78
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3de00
[DEBUG] Initial written value. val 120
[DEBUG] read_val 120
[DEBUG] Register value set correctly: [112,  39,  120 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r112 c37 val 0x  87
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r112 c37 val 0x  87
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e1d8
[DEBUG] Initial written value. val 135
[DEBUG] read_val 135
[DEBUG] Register value set correctly: [112,  37,  135 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r112 c35 val 0x  7d
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r112 c35 val 0x  7d
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3df76
[DEBUG] Initial written value. val 125
[DEBUG] read_val 125
[DEBUG] Register value set correctly: [112,  35,  125 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r112 c33 val 0x  7c
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r112 c33 val 0x  7c
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3df09
[DEBUG] Initial written value. val 124
[DEBUG] read_val 124
[DEBUG] Register value set correctly: [112,  33,  124 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r112 c31 val 0x  86
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r112 c31 val 0x  86
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e1a7
[DEBUG] Initial written value. val 134
[DEBUG] read_val 134
[DEBUG] Register value set correctly: [112,  31,  134 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r112 c29 val 0x  96
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r112 c29 val 0x  96
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e5b9
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [112,  29,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r112 c27 val 0x  84
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r112 c27 val 0x  84
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e117
[DEBUG] Initial written value. val 132
[DEBUG] read_val 132
[DEBUG] Register value set correctly: [112,  27,  132 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r112 c25 val 0x  8c
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r112 c25 val 0x  8c
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e329
[DEBUG] Initial written value. val 140
[DEBUG] read_val 140
[DEBUG] Register value set correctly: [112,  25,  140 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r112 c23 val 0x  95
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r112 c23 val 0x  95
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e547
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [112,  23,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r112 c21 val 0x  8a
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r112 c21 val 0x  8a
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e29b
[DEBUG] Initial written value. val 138
[DEBUG] read_val 138
[DEBUG] Register value set correctly: [112,  21,  138 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r112 c19 val 0x  8b
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r112 c19 val 0x  8b
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e2f2
[DEBUG] Initial written value. val 139
[DEBUG] read_val 139
[DEBUG] Register value set correctly: [112,  19,  139 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r112 c17 val 0x  99
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r112 c17 val 0x  99
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e64a
[DEBUG] Initial written value. val 153
[DEBUG] read_val 153
[DEBUG] Register value set correctly: [112,  17,  153 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r112 c15 val 0x  a0
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r112 c15 val 0x  a0
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e822
[DEBUG] Initial written value. val 160
[DEBUG] read_val 160
[DEBUG] Register value set correctly: [112,  15,  160 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r112 c13 val 0x  96
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r112 c13 val 0x  96
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e5b9
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [112,  13,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r112 c11 val 0x  92
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r112 c11 val 0x  92
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e497
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [112,  11,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r112 c 9 val 0x  a5
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r112 c 9 val 0x  a5
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e96e
[DEBUG] Initial written value. val 165
[DEBUG] read_val 165
[DEBUG] Register value set correctly: [112,   9,  165 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r112 c 7 val 0x  a6
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r112 c 7 val 0x  a6
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e986
[DEBUG] Initial written value. val 166
[DEBUG] read_val 166
[DEBUG] Register value set correctly: [112,   7,  166 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r112 c 5 val 0x  9c
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r112 c 5 val 0x  9c
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e71b
[DEBUG] Initial written value. val 156
[DEBUG] read_val 156
[DEBUG] Register value set correctly: [112,   5,  156 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r112 c 3 val 0x  a4
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r112 c 3 val 0x  a4
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e936
[DEBUG] Initial written value. val 164
[DEBUG] read_val 164
[DEBUG] Register value set correctly: [112,   3,  164 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r112 c 1 val 0x  9c
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r112 c 1 val 0x  9c
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e70d
[DEBUG] Initial written value. val 156
[DEBUG] read_val 156
[DEBUG] Register value set correctly: [112,   1,  156 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r112 c67 val 0x  18
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r112 c67 val 0x  18
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3c626
[DEBUG] Initial written value. val 24
[DEBUG] read_val 24
[DEBUG] Register value set correctly: [112,  67,   24 ]
[DEBUG] Return val = 0x00a3c62d
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r113 c61 val 0x  75
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r113 c61 val 0x  75
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3dd43
[DEBUG] Initial written value. val 117
[DEBUG] read_val 117
[DEBUG] Register value set correctly: [113,  61,  117 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r113 c59 val 0x  70
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r113 c59 val 0x  70
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3dc19
[DEBUG] Initial written value. val 112
[DEBUG] read_val 112
[DEBUG] Register value set correctly: [113,  59,  112 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r113 c57 val 0x  7c
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r113 c57 val 0x  7c
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3df33
[DEBUG] Initial written value. val 124
[DEBUG] read_val 124
[DEBUG] Register value set correctly: [113,  57,  124 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r113 c55 val 0x  6b
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r113 c55 val 0x  6b
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3dacc
[DEBUG] Initial written value. val 107
[DEBUG] read_val 107
[DEBUG] Register value set correctly: [113,  55,  107 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r113 c53 val 0x  63
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r113 c53 val 0x  63
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3d8e4
[DEBUG] Initial written value. val 99
[DEBUG] read_val 99
[DEBUG] Register value set correctly: [113,  53,   99 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r113 c51 val 0x  77
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r113 c51 val 0x  77
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3ddf8
[DEBUG] Initial written value. val 119
[DEBUG] read_val 119
[DEBUG] Register value set correctly: [113,  51,  119 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r113 c49 val 0x  81
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r113 c49 val 0x  81
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e050
[DEBUG] Initial written value. val 129
[DEBUG] read_val 129
[DEBUG] Register value set correctly: [113,  49,  129 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r113 c47 val 0x  72
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r113 c47 val 0x  72
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3dca9
[DEBUG] Initial written value. val 114
[DEBUG] read_val 114
[DEBUG] Register value set correctly: [113,  47,  114 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r113 c45 val 0x  84
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r113 c45 val 0x  84
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e101
[DEBUG] Initial written value. val 132
[DEBUG] read_val 132
[DEBUG] Register value set correctly: [113,  45,  132 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r113 c43 val 0x  81
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r113 c43 val 0x  81
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e05b
[DEBUG] Initial written value. val 129
[DEBUG] read_val 129
[DEBUG] Register value set correctly: [113,  43,  129 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r113 c41 val 0x  87
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r113 c41 val 0x  87
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e1f4
[DEBUG] Initial written value. val 135
[DEBUG] read_val 135
[DEBUG] Register value set correctly: [113,  41,  135 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r113 c39 val 0x  7b
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r113 c39 val 0x  7b
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3decf
[DEBUG] Initial written value. val 123
[DEBUG] read_val 123
[DEBUG] Register value set correctly: [113,  39,  123 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r113 c37 val 0x  80
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r113 c37 val 0x  80
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e024
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [113,  37,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r113 c35 val 0x  95
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r113 c35 val 0x  95
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e57d
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [113,  35,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r113 c33 val 0x  86
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r113 c33 val 0x  86
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e196
[DEBUG] Initial written value. val 134
[DEBUG] read_val 134
[DEBUG] Register value set correctly: [113,  33,  134 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r113 c31 val 0x  87
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r113 c31 val 0x  87
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e1e9
[DEBUG] Initial written value. val 135
[DEBUG] read_val 135
[DEBUG] Register value set correctly: [113,  31,  135 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r113 c29 val 0x  86
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r113 c29 val 0x  86
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e180
[DEBUG] Initial written value. val 134
[DEBUG] read_val 134
[DEBUG] Register value set correctly: [113,  29,  134 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r113 c27 val 0x  96
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r113 c27 val 0x  96
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e59e
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [113,  27,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r113 c25 val 0x  90
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r113 c25 val 0x  90
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e431
[DEBUG] Initial written value. val 144
[DEBUG] read_val 144
[DEBUG] Register value set correctly: [113,  25,  144 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r113 c23 val 0x  90
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r113 c23 val 0x  90
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e40b
[DEBUG] Initial written value. val 144
[DEBUG] read_val 144
[DEBUG] Register value set correctly: [113,  23,  144 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r113 c21 val 0x  98
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r113 c21 val 0x  98
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e623
[DEBUG] Initial written value. val 152
[DEBUG] read_val 152
[DEBUG] Register value set correctly: [113,  21,  152 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r113 c19 val 0x  96
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r113 c19 val 0x  96
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e5b9
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [113,  19,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r113 c17 val 0x  90
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r113 c17 val 0x  90
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e416
[DEBUG] Initial written value. val 144
[DEBUG] read_val 144
[DEBUG] Register value set correctly: [113,  17,  144 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r113 c15 val 0x  98
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r113 c15 val 0x  98
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e628
[DEBUG] Initial written value. val 152
[DEBUG] read_val 152
[DEBUG] Register value set correctly: [113,  15,  152 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r113 c13 val 0x  9b
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r113 c13 val 0x  9b
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e6c0
[DEBUG] Initial written value. val 155
[DEBUG] read_val 155
[DEBUG] Register value set correctly: [113,  13,  155 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r113 c11 val 0x  98
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r113 c11 val 0x  98
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e619
[DEBUG] Initial written value. val 152
[DEBUG] read_val 152
[DEBUG] Register value set correctly: [113,  11,  152 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r113 c 9 val 0x  98
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r113 c 9 val 0x  98
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e635
[DEBUG] Initial written value. val 152
[DEBUG] read_val 152
[DEBUG] Register value set correctly: [113,   9,  152 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r113 c 7 val 0x  98
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r113 c 7 val 0x  98
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e60f
[DEBUG] Initial written value. val 152
[DEBUG] read_val 152
[DEBUG] Register value set correctly: [113,   7,  152 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r113 c 5 val 0x  a3
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r113 c 5 val 0x  a3
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e8e6
[DEBUG] Initial written value. val 163
[DEBUG] read_val 163
[DEBUG] Register value set correctly: [113,   5,  163 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r113 c 3 val 0x  a2
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r113 c 3 val 0x  a2
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e8be
[DEBUG] Initial written value. val 162
[DEBUG] read_val 162
[DEBUG] Register value set correctly: [113,   3,  162 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r113 c 1 val 0x  a3
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r113 c 1 val 0x  a3
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e8d7
[DEBUG] Initial written value. val 163
[DEBUG] read_val 163
[DEBUG] Register value set correctly: [113,   1,  163 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r113 c67 val 0x  18
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r113 c67 val 0x  18
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3c62d
[DEBUG] Initial written value. val 24
[DEBUG] read_val 24
[DEBUG] Register value set correctly: [113,  67,   24 ]
[DEBUG] Return val = 0x00a3c630
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r114 c61 val 0x  6d
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r114 c61 val 0x  6d
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3db4f
[DEBUG] Initial written value. val 109
[DEBUG] read_val 109
[DEBUG] Register value set correctly: [114,  61,  109 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r114 c59 val 0x  7c
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r114 c59 val 0x  7c
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3df25
[DEBUG] Initial written value. val 124
[DEBUG] read_val 124
[DEBUG] Register value set correctly: [114,  59,  124 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r114 c57 val 0x  72
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r114 c57 val 0x  72
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3dcbf
[DEBUG] Initial written value. val 114
[DEBUG] read_val 114
[DEBUG] Register value set correctly: [114,  57,  114 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r114 c55 val 0x  71
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r114 c55 val 0x  71
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3dc57
[DEBUG] Initial written value. val 113
[DEBUG] read_val 113
[DEBUG] Register value set correctly: [114,  55,  113 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r114 c53 val 0x  72
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r114 c53 val 0x  72
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3dca9
[DEBUG] Initial written value. val 114
[DEBUG] read_val 114
[DEBUG] Register value set correctly: [114,  53,  114 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r114 c51 val 0x  7a
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r114 c51 val 0x  7a
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3de81
[DEBUG] Initial written value. val 122
[DEBUG] read_val 122
[DEBUG] Register value set correctly: [114,  51,  122 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r114 c49 val 0x  77
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r114 c49 val 0x  77
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3dddf
[DEBUG] Initial written value. val 119
[DEBUG] read_val 119
[DEBUG] Register value set correctly: [114,  49,  119 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r114 c47 val 0x  7f
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r114 c47 val 0x  7f
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3dff7
[DEBUG] Initial written value. val 127
[DEBUG] read_val 127
[DEBUG] Register value set correctly: [114,  47,  127 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r114 c45 val 0x  7e
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r114 c45 val 0x  7e
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3df88
[DEBUG] Initial written value. val 126
[DEBUG] read_val 126
[DEBUG] Register value set correctly: [114,  45,  126 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r114 c43 val 0x  82
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r114 c43 val 0x  82
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e0a5
[DEBUG] Initial written value. val 130
[DEBUG] read_val 130
[DEBUG] Register value set correctly: [114,  43,  130 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r114 c41 val 0x  79
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r114 c41 val 0x  79
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3de7f
[DEBUG] Initial written value. val 121
[DEBUG] read_val 121
[DEBUG] Register value set correctly: [114,  41,  121 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r114 c39 val 0x  7d
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r114 c39 val 0x  7d
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3df51
[DEBUG] Initial written value. val 125
[DEBUG] read_val 125
[DEBUG] Register value set correctly: [114,  39,  125 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r114 c37 val 0x  8b
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r114 c37 val 0x  8b
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e2ef
[DEBUG] Initial written value. val 139
[DEBUG] read_val 139
[DEBUG] Register value set correctly: [114,  37,  139 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r114 c35 val 0x  83
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r114 c35 val 0x  83
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e0c7
[DEBUG] Initial written value. val 131
[DEBUG] read_val 131
[DEBUG] Register value set correctly: [114,  35,  131 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r114 c33 val 0x  83
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r114 c33 val 0x  83
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e0da
[DEBUG] Initial written value. val 131
[DEBUG] read_val 131
[DEBUG] Register value set correctly: [114,  33,  131 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r114 c31 val 0x  82
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r114 c31 val 0x  82
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e0b3
[DEBUG] Initial written value. val 130
[DEBUG] read_val 130
[DEBUG] Register value set correctly: [114,  31,  130 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r114 c29 val 0x  89
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r114 c29 val 0x  89
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e249
[DEBUG] Initial written value. val 137
[DEBUG] read_val 137
[DEBUG] Register value set correctly: [114,  29,  137 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r114 c27 val 0x  89
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r114 c27 val 0x  89
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e265
[DEBUG] Initial written value. val 137
[DEBUG] read_val 137
[DEBUG] Register value set correctly: [114,  27,  137 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r114 c25 val 0x  97
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r114 c25 val 0x  97
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e5fc
[DEBUG] Initial written value. val 151
[DEBUG] read_val 151
[DEBUG] Register value set correctly: [114,  25,  151 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r114 c23 val 0x  8b
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r114 c23 val 0x  8b
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e2d5
[DEBUG] Initial written value. val 139
[DEBUG] read_val 139
[DEBUG] Register value set correctly: [114,  23,  139 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r114 c21 val 0x  86
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r114 c21 val 0x  86
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e1ac
[DEBUG] Initial written value. val 134
[DEBUG] read_val 134
[DEBUG] Register value set correctly: [114,  21,  134 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r114 c19 val 0x  9a
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r114 c19 val 0x  9a
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e685
[DEBUG] Initial written value. val 154
[DEBUG] read_val 154
[DEBUG] Register value set correctly: [114,  19,  154 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r114 c17 val 0x  92
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r114 c17 val 0x  92
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e49c
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [114,  17,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r114 c15 val 0x  99
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r114 c15 val 0x  99
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e670
[DEBUG] Initial written value. val 153
[DEBUG] read_val 153
[DEBUG] Register value set correctly: [114,  15,  153 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r114 c13 val 0x  9a
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r114 c13 val 0x  9a
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e68e
[DEBUG] Initial written value. val 154
[DEBUG] read_val 154
[DEBUG] Register value set correctly: [114,  13,  154 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r114 c11 val 0x  98
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r114 c11 val 0x  98
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e623
[DEBUG] Initial written value. val 152
[DEBUG] read_val 152
[DEBUG] Register value set correctly: [114,  11,  152 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r114 c 9 val 0x  98
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r114 c 9 val 0x  98
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e63e
[DEBUG] Initial written value. val 152
[DEBUG] read_val 152
[DEBUG] Register value set correctly: [114,   9,  152 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r114 c 7 val 0x  9b
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r114 c 7 val 0x  9b
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e6d6
[DEBUG] Initial written value. val 155
[DEBUG] read_val 155
[DEBUG] Register value set correctly: [114,   7,  155 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r114 c 5 val 0x  92
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r114 c 5 val 0x  92
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e4ad
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [114,   5,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r114 c 3 val 0x  96
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r114 c 3 val 0x  96
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e583
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [114,   3,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r114 c 1 val 0x  9b
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r114 c 1 val 0x  9b
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e6dd
[DEBUG] Initial written value. val 155
[DEBUG] read_val 155
[DEBUG] Register value set correctly: [114,   1,  155 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r114 c67 val 0x  18
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r114 c67 val 0x  18
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3c630
[DEBUG] Initial written value. val 24
[DEBUG] read_val 24
[DEBUG] Register value set correctly: [114,  67,   24 ]
[DEBUG] Return val = 0x00a3c63b
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r115 c61 val 0x  74
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r115 c61 val 0x  74
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3dd10
[DEBUG] Initial written value. val 116
[DEBUG] read_val 116
[DEBUG] Register value set correctly: [115,  61,  116 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r115 c59 val 0x  6c
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r115 c59 val 0x  6c
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3db2d
[DEBUG] Initial written value. val 108
[DEBUG] read_val 108
[DEBUG] Register value set correctly: [115,  59,  108 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r115 c57 val 0x  73
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r115 c57 val 0x  73
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3dcc0
[DEBUG] Initial written value. val 115
[DEBUG] read_val 115
[DEBUG] Register value set correctly: [115,  57,  115 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r115 c55 val 0x  78
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r115 c55 val 0x  78
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3de1d
[DEBUG] Initial written value. val 120
[DEBUG] read_val 120
[DEBUG] Register value set correctly: [115,  55,  120 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r115 c53 val 0x  83
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r115 c53 val 0x  83
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e0f6
[DEBUG] Initial written value. val 131
[DEBUG] read_val 131
[DEBUG] Register value set correctly: [115,  53,  131 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r115 c51 val 0x  83
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r115 c51 val 0x  83
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e0cc
[DEBUG] Initial written value. val 131
[DEBUG] read_val 131
[DEBUG] Register value set correctly: [115,  51,  131 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r115 c49 val 0x  76
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r115 c49 val 0x  76
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3dda0
[DEBUG] Initial written value. val 118
[DEBUG] read_val 118
[DEBUG] Register value set correctly: [115,  49,  118 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r115 c47 val 0x  76
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r115 c47 val 0x  76
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3ddbd
[DEBUG] Initial written value. val 118
[DEBUG] read_val 118
[DEBUG] Register value set correctly: [115,  47,  118 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r115 c45 val 0x  7e
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r115 c45 val 0x  7e
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3df95
[DEBUG] Initial written value. val 126
[DEBUG] read_val 126
[DEBUG] Register value set correctly: [115,  45,  126 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r115 c43 val 0x  84
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r115 c43 val 0x  84
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e12d
[DEBUG] Initial written value. val 132
[DEBUG] read_val 132
[DEBUG] Register value set correctly: [115,  43,  132 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r115 c41 val 0x  77
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r115 c41 val 0x  77
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3ddc2
[DEBUG] Initial written value. val 119
[DEBUG] read_val 119
[DEBUG] Register value set correctly: [115,  41,  119 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r115 c39 val 0x  7c
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r115 c39 val 0x  7c
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3df1f
[DEBUG] Initial written value. val 124
[DEBUG] read_val 124
[DEBUG] Register value set correctly: [115,  39,  124 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r115 c37 val 0x  8a
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r115 c37 val 0x  8a
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e2b7
[DEBUG] Initial written value. val 138
[DEBUG] read_val 138
[DEBUG] Register value set correctly: [115,  37,  138 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r115 c35 val 0x  85
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r115 c35 val 0x  85
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e14f
[DEBUG] Initial written value. val 133
[DEBUG] read_val 133
[DEBUG] Register value set correctly: [115,  35,  133 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r115 c33 val 0x  8c
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r115 c33 val 0x  8c
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e322
[DEBUG] Initial written value. val 140
[DEBUG] read_val 140
[DEBUG] Register value set correctly: [115,  33,  140 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r115 c31 val 0x  85
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r115 c31 val 0x  85
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e17e
[DEBUG] Initial written value. val 133
[DEBUG] read_val 133
[DEBUG] Register value set correctly: [115,  31,  133 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r115 c29 val 0x  79
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r115 c29 val 0x  79
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3de53
[DEBUG] Initial written value. val 121
[DEBUG] read_val 121
[DEBUG] Register value set correctly: [115,  29,  121 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r115 c27 val 0x  86
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r115 c27 val 0x  86
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e1ac
[DEBUG] Initial written value. val 134
[DEBUG] read_val 134
[DEBUG] Register value set correctly: [115,  27,  134 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r115 c25 val 0x  95
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r115 c25 val 0x  95
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e547
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [115,  25,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r115 c23 val 0x  94
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r115 c23 val 0x  94
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e51f
[DEBUG] Initial written value. val 148
[DEBUG] read_val 148
[DEBUG] Register value set correctly: [115,  23,  148 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r115 c21 val 0x  97
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r115 c21 val 0x  97
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e5f7
[DEBUG] Initial written value. val 151
[DEBUG] read_val 151
[DEBUG] Register value set correctly: [115,  21,  151 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r115 c19 val 0x  90
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r115 c19 val 0x  90
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e40b
[DEBUG] Initial written value. val 144
[DEBUG] read_val 144
[DEBUG] Register value set correctly: [115,  19,  144 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r115 c17 val 0x  93
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r115 c17 val 0x  93
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e4e3
[DEBUG] Initial written value. val 147
[DEBUG] read_val 147
[DEBUG] Register value set correctly: [115,  17,  147 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r115 c15 val 0x  9c
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r115 c15 val 0x  9c
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e73c
[DEBUG] Initial written value. val 156
[DEBUG] read_val 156
[DEBUG] Register value set correctly: [115,  15,  156 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r115 c13 val 0x  9b
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r115 c13 val 0x  9b
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e6d6
[DEBUG] Initial written value. val 155
[DEBUG] read_val 155
[DEBUG] Register value set correctly: [115,  13,  155 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r115 c11 val 0x  9b
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r115 c11 val 0x  9b
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e6ec
[DEBUG] Initial written value. val 155
[DEBUG] read_val 155
[DEBUG] Register value set correctly: [115,  11,  155 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r115 c 9 val 0x  9c
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r115 c 9 val 0x  9c
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e706
[DEBUG] Initial written value. val 156
[DEBUG] read_val 156
[DEBUG] Register value set correctly: [115,   9,  156 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r115 c 7 val 0x  a2
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r115 c 7 val 0x  a2
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e899
[DEBUG] Initial written value. val 162
[DEBUG] read_val 162
[DEBUG] Register value set correctly: [115,   7,  162 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r115 c 5 val 0x  9b
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r115 c 5 val 0x  9b
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e6f1
[DEBUG] Initial written value. val 155
[DEBUG] read_val 155
[DEBUG] Register value set correctly: [115,   5,  155 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r115 c 3 val 0x  9a
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r115 c 3 val 0x  9a
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e68e
[DEBUG] Initial written value. val 154
[DEBUG] read_val 154
[DEBUG] Register value set correctly: [115,   3,  154 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r115 c 1 val 0x  a5
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r115 c 1 val 0x  a5
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e965
[DEBUG] Initial written value. val 165
[DEBUG] read_val 165
[DEBUG] Register value set correctly: [115,   1,  165 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r115 c67 val 0x  13
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r115 c67 val 0x  13
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3c4fb
[DEBUG] Initial written value. val 19
[DEBUG] read_val 19
[DEBUG] Register value set correctly: [115,  67,   19 ]
[DEBUG] Return val = 0x00a3c4c1
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r116 c61 val 0x  75
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r116 c61 val 0x  75
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3dd5e
[DEBUG] Initial written value. val 117
[DEBUG] read_val 117
[DEBUG] Register value set correctly: [116,  61,  117 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r116 c59 val 0x  7c
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r116 c59 val 0x  7c
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3df33
[DEBUG] Initial written value. val 124
[DEBUG] read_val 124
[DEBUG] Register value set correctly: [116,  59,  124 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r116 c57 val 0x  72
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r116 c57 val 0x  72
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3dc8e
[DEBUG] Initial written value. val 114
[DEBUG] read_val 114
[DEBUG] Register value set correctly: [116,  57,  114 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r116 c55 val 0x  75
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r116 c55 val 0x  75
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3dd64
[DEBUG] Initial written value. val 117
[DEBUG] read_val 117
[DEBUG] Register value set correctly: [116,  55,  117 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r116 c53 val 0x  73
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r116 c53 val 0x  73
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3dcfa
[DEBUG] Initial written value. val 115
[DEBUG] read_val 115
[DEBUG] Register value set correctly: [116,  53,  115 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r116 c51 val 0x  78
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r116 c51 val 0x  78
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3de16
[DEBUG] Initial written value. val 120
[DEBUG] read_val 120
[DEBUG] Register value set correctly: [116,  51,  120 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r116 c49 val 0x  79
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r116 c49 val 0x  79
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3de69
[DEBUG] Initial written value. val 121
[DEBUG] read_val 121
[DEBUG] Register value set correctly: [116,  49,  121 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r116 c47 val 0x  6b
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r116 c47 val 0x  6b
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3dac7
[DEBUG] Initial written value. val 107
[DEBUG] read_val 107
[DEBUG] Register value set correctly: [116,  47,  107 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r116 c45 val 0x  81
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r116 c45 val 0x  81
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e05b
[DEBUG] Initial written value. val 129
[DEBUG] read_val 129
[DEBUG] Register value set correctly: [116,  45,  129 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r116 c43 val 0x  7d
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r116 c43 val 0x  7d
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3df76
[DEBUG] Initial written value. val 125
[DEBUG] read_val 125
[DEBUG] Register value set correctly: [116,  43,  125 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r116 c41 val 0x  81
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r116 c41 val 0x  81
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e04d
[DEBUG] Initial written value. val 129
[DEBUG] read_val 129
[DEBUG] Register value set correctly: [116,  41,  129 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r116 c39 val 0x  86
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r116 c39 val 0x  86
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e1a7
[DEBUG] Initial written value. val 134
[DEBUG] read_val 134
[DEBUG] Register value set correctly: [116,  39,  134 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r116 c37 val 0x  79
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r116 c37 val 0x  79
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3de7f
[DEBUG] Initial written value. val 121
[DEBUG] read_val 121
[DEBUG] Register value set correctly: [116,  37,  121 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r116 c35 val 0x  84
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r116 c35 val 0x  84
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e117
[DEBUG] Initial written value. val 132
[DEBUG] read_val 132
[DEBUG] Register value set correctly: [116,  35,  132 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r116 c33 val 0x  87
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r116 c33 val 0x  87
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e1e9
[DEBUG] Initial written value. val 135
[DEBUG] read_val 135
[DEBUG] Register value set correctly: [116,  33,  135 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r116 c31 val 0x  91
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r116 c31 val 0x  91
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e445
[DEBUG] Initial written value. val 145
[DEBUG] read_val 145
[DEBUG] Register value set correctly: [116,  31,  145 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r116 c29 val 0x  93
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r116 c29 val 0x  93
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e4d9
[DEBUG] Initial written value. val 147
[DEBUG] read_val 147
[DEBUG] Register value set correctly: [116,  29,  147 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r116 c27 val 0x  94
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r116 c27 val 0x  94
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e533
[DEBUG] Initial written value. val 148
[DEBUG] read_val 148
[DEBUG] Register value set correctly: [116,  27,  148 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r116 c25 val 0x  91
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r116 c25 val 0x  91
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e44e
[DEBUG] Initial written value. val 145
[DEBUG] read_val 145
[DEBUG] Register value set correctly: [116,  25,  145 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r116 c23 val 0x  89
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r116 c23 val 0x  89
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e265
[DEBUG] Initial written value. val 137
[DEBUG] read_val 137
[DEBUG] Register value set correctly: [116,  23,  137 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r116 c21 val 0x  8b
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r116 c21 val 0x  8b
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e2f9
[DEBUG] Initial written value. val 139
[DEBUG] read_val 139
[DEBUG] Register value set correctly: [116,  21,  139 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r116 c19 val 0x  88
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r116 c19 val 0x  88
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e211
[DEBUG] Initial written value. val 136
[DEBUG] read_val 136
[DEBUG] Register value set correctly: [116,  19,  136 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r116 c17 val 0x  96
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r116 c17 val 0x  96
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e5af
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [116,  17,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r116 c15 val 0x  95
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r116 c15 val 0x  95
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e547
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [116,  15,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r116 c13 val 0x  99
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r116 c13 val 0x  99
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e65c
[DEBUG] Initial written value. val 153
[DEBUG] read_val 153
[DEBUG] Register value set correctly: [116,  13,  153 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r116 c11 val 0x  98
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r116 c11 val 0x  98
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e635
[DEBUG] Initial written value. val 152
[DEBUG] read_val 152
[DEBUG] Register value set correctly: [116,  11,  152 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r116 c 9 val 0x  95
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r116 c 9 val 0x  95
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e54c
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [116,   9,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r116 c 7 val 0x  a1
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r116 c 7 val 0x  a1
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e867
[DEBUG] Initial written value. val 161
[DEBUG] read_val 161
[DEBUG] Register value set correctly: [116,   7,  161 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r116 c 5 val 0x  9c
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r116 c 5 val 0x  9c
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e73c
[DEBUG] Initial written value. val 156
[DEBUG] read_val 156
[DEBUG] Register value set correctly: [116,   5,  156 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r116 c 3 val 0x  98
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r116 c 3 val 0x  98
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e612
[DEBUG] Initial written value. val 152
[DEBUG] read_val 152
[DEBUG] Register value set correctly: [116,   3,  152 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r116 c 1 val 0x  9a
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r116 c 1 val 0x  9a
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e6a9
[DEBUG] Initial written value. val 154
[DEBUG] read_val 154
[DEBUG] Register value set correctly: [116,   1,  154 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r116 c67 val 0x  12
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r116 c67 val 0x  12
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3c484
[DEBUG] Initial written value. val 18
[DEBUG] read_val 18
[DEBUG] Register value set correctly: [116,  67,   18 ]
[DEBUG] Return val = 0x00a3c48f
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r117 c61 val 0x  6c
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r117 c61 val 0x  6c
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3db26
[DEBUG] Initial written value. val 108
[DEBUG] read_val 108
[DEBUG] Register value set correctly: [117,  61,  108 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r117 c59 val 0x  78
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r117 c59 val 0x  78
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3de3a
[DEBUG] Initial written value. val 120
[DEBUG] read_val 120
[DEBUG] Register value set correctly: [117,  59,  120 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r117 c57 val 0x  67
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r117 c57 val 0x  67
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3d9d7
[DEBUG] Initial written value. val 103
[DEBUG] read_val 103
[DEBUG] Register value set correctly: [117,  57,  103 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r117 c55 val 0x  73
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r117 c55 val 0x  73
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3dcec
[DEBUG] Initial written value. val 115
[DEBUG] read_val 115
[DEBUG] Register value set correctly: [117,  55,  115 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r117 c53 val 0x  79
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r117 c53 val 0x  79
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3de45
[DEBUG] Initial written value. val 121
[DEBUG] read_val 121
[DEBUG] Register value set correctly: [117,  53,  121 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r117 c51 val 0x  7b
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r117 c51 val 0x  7b
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3ded9
[DEBUG] Initial written value. val 123
[DEBUG] read_val 123
[DEBUG] Register value set correctly: [117,  51,  123 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r117 c49 val 0x  6a
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r117 c49 val 0x  6a
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3dab3
[DEBUG] Initial written value. val 106
[DEBUG] read_val 106
[DEBUG] Register value set correctly: [117,  49,  106 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r117 c47 val 0x  77
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r117 c47 val 0x  77
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3ddc9
[DEBUG] Initial written value. val 119
[DEBUG] read_val 119
[DEBUG] Register value set correctly: [117,  47,  119 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r117 c45 val 0x  7c
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r117 c45 val 0x  7c
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3df25
[DEBUG] Initial written value. val 124
[DEBUG] read_val 124
[DEBUG] Register value set correctly: [117,  45,  124 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r117 c43 val 0x  7b
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r117 c43 val 0x  7b
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3defe
[DEBUG] Initial written value. val 123
[DEBUG] read_val 123
[DEBUG] Register value set correctly: [117,  43,  123 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r117 c41 val 0x  7b
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r117 c41 val 0x  7b
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3ded2
[DEBUG] Initial written value. val 123
[DEBUG] read_val 123
[DEBUG] Register value set correctly: [117,  41,  123 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r117 c39 val 0x  82
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r117 c39 val 0x  82
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e0ae
[DEBUG] Initial written value. val 130
[DEBUG] read_val 130
[DEBUG] Register value set correctly: [117,  39,  130 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r117 c37 val 0x  84
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r117 c37 val 0x  84
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e101
[DEBUG] Initial written value. val 132
[DEBUG] read_val 132
[DEBUG] Register value set correctly: [117,  37,  132 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r117 c35 val 0x  97
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r117 c35 val 0x  97
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e5db
[DEBUG] Initial written value. val 151
[DEBUG] read_val 151
[DEBUG] Register value set correctly: [117,  35,  151 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r117 c33 val 0x  8a
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r117 c33 val 0x  8a
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e2b7
[DEBUG] Initial written value. val 138
[DEBUG] read_val 138
[DEBUG] Register value set correctly: [117,  33,  138 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r117 c31 val 0x  83
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r117 c31 val 0x  83
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e0cc
[DEBUG] Initial written value. val 131
[DEBUG] read_val 131
[DEBUG] Register value set correctly: [117,  31,  131 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r117 c29 val 0x  92
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r117 c29 val 0x  92
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e4a6
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [117,  29,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r117 c27 val 0x  97
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r117 c27 val 0x  97
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e5fc
[DEBUG] Initial written value. val 151
[DEBUG] read_val 151
[DEBUG] Register value set correctly: [117,  27,  151 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r117 c25 val 0x  95
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r117 c25 val 0x  95
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e551
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [117,  25,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r117 c23 val 0x  88
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r117 c23 val 0x  88
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e22b
[DEBUG] Initial written value. val 136
[DEBUG] read_val 136
[DEBUG] Register value set correctly: [117,  23,  136 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r117 c21 val 0x  99
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r117 c21 val 0x  99
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e641
[DEBUG] Initial written value. val 153
[DEBUG] read_val 153
[DEBUG] Register value set correctly: [117,  21,  153 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r117 c19 val 0x  9c
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r117 c19 val 0x  9c
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e71b
[DEBUG] Initial written value. val 156
[DEBUG] read_val 156
[DEBUG] Register value set correctly: [117,  19,  156 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r117 c17 val 0x  98
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r117 c17 val 0x  98
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e635
[DEBUG] Initial written value. val 152
[DEBUG] read_val 152
[DEBUG] Register value set correctly: [117,  17,  152 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r117 c15 val 0x  8c
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r117 c15 val 0x  8c
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e30e
[DEBUG] Initial written value. val 140
[DEBUG] read_val 140
[DEBUG] Register value set correctly: [117,  15,  140 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r117 c13 val 0x  92
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r117 c13 val 0x  92
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e4a6
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [117,  13,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r117 c11 val 0x  8a
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r117 c11 val 0x  8a
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e2bc
[DEBUG] Initial written value. val 138
[DEBUG] read_val 138
[DEBUG] Register value set correctly: [117,  11,  138 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r117 c 9 val 0x  a6
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r117 c 9 val 0x  a6
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e990
[DEBUG] Initial written value. val 166
[DEBUG] read_val 166
[DEBUG] Register value set correctly: [117,   9,  166 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r117 c 7 val 0x  a1
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r117 c 7 val 0x  a1
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e86c
[DEBUG] Initial written value. val 161
[DEBUG] read_val 161
[DEBUG] Register value set correctly: [117,   7,  161 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r117 c 5 val 0x  a1
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r117 c 5 val 0x  a1
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e840
[DEBUG] Initial written value. val 161
[DEBUG] read_val 161
[DEBUG] Register value set correctly: [117,   5,  161 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r117 c 3 val 0x  8b
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r117 c 3 val 0x  8b
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e2de
[DEBUG] Initial written value. val 139
[DEBUG] read_val 139
[DEBUG] Register value set correctly: [117,   3,  139 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r117 c 1 val 0x  9c
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r117 c 1 val 0x  9c
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e737
[DEBUG] Initial written value. val 156
[DEBUG] read_val 156
[DEBUG] Register value set correctly: [117,   1,  156 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r117 c67 val 0x  1e
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r117 c67 val 0x  1e
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3c789
[DEBUG] Initial written value. val 30
[DEBUG] read_val 30
[DEBUG] Register value set correctly: [117,  67,   30 ]
[DEBUG] Return val = 0x00a3c794
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r118 c61 val 0x  7a
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r118 c61 val 0x  7a
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3dead
[DEBUG] Initial written value. val 122
[DEBUG] read_val 122
[DEBUG] Register value set correctly: [118,  61,  122 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r118 c59 val 0x  69
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r118 c59 val 0x  69
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3da46
[DEBUG] Initial written value. val 105
[DEBUG] read_val 105
[DEBUG] Register value set correctly: [118,  59,  105 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r118 c57 val 0x  7c
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r118 c57 val 0x  7c
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3df1f
[DEBUG] Initial written value. val 124
[DEBUG] read_val 124
[DEBUG] Register value set correctly: [118,  57,  124 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r118 c55 val 0x  70
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r118 c55 val 0x  70
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3dc35
[DEBUG] Initial written value. val 112
[DEBUG] read_val 112
[DEBUG] Register value set correctly: [118,  55,  112 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r118 c53 val 0x  72
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r118 c53 val 0x  72
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3dc8e
[DEBUG] Initial written value. val 114
[DEBUG] read_val 114
[DEBUG] Register value set correctly: [118,  53,  114 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r118 c51 val 0x  77
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r118 c51 val 0x  77
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3dde5
[DEBUG] Initial written value. val 119
[DEBUG] read_val 119
[DEBUG] Register value set correctly: [118,  51,  119 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r118 c49 val 0x  79
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r118 c49 val 0x  79
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3de7f
[DEBUG] Initial written value. val 121
[DEBUG] read_val 121
[DEBUG] Register value set correctly: [118,  49,  121 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r118 c47 val 0x  79
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r118 c47 val 0x  79
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3de53
[DEBUG] Initial written value. val 121
[DEBUG] read_val 121
[DEBUG] Register value set correctly: [118,  47,  121 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r118 c45 val 0x  7c
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r118 c45 val 0x  7c
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3df2e
[DEBUG] Initial written value. val 124
[DEBUG] read_val 124
[DEBUG] Register value set correctly: [118,  45,  124 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r118 c43 val 0x  7c
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r118 c43 val 0x  7c
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3df02
[DEBUG] Initial written value. val 124
[DEBUG] read_val 124
[DEBUG] Register value set correctly: [118,  43,  124 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r118 c41 val 0x  82
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r118 c41 val 0x  82
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e09f
[DEBUG] Initial written value. val 130
[DEBUG] read_val 130
[DEBUG] Register value set correctly: [118,  41,  130 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r118 c39 val 0x  7d
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r118 c39 val 0x  7d
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3df76
[DEBUG] Initial written value. val 125
[DEBUG] read_val 125
[DEBUG] Register value set correctly: [118,  39,  125 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r118 c37 val 0x  84
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r118 c37 val 0x  84
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e10a
[DEBUG] Initial written value. val 132
[DEBUG] read_val 132
[DEBUG] Register value set correctly: [118,  37,  132 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r118 c35 val 0x  8b
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r118 c35 val 0x  8b
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e2e4
[DEBUG] Initial written value. val 139
[DEBUG] read_val 139
[DEBUG] Register value set correctly: [118,  35,  139 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r118 c33 val 0x  87
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r118 c33 val 0x  87
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e1ff
[DEBUG] Initial written value. val 135
[DEBUG] read_val 135
[DEBUG] Register value set correctly: [118,  33,  135 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r118 c31 val 0x  8b
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r118 c31 val 0x  8b
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e2d5
[DEBUG] Initial written value. val 139
[DEBUG] read_val 139
[DEBUG] Register value set correctly: [118,  31,  139 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r118 c29 val 0x  91
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r118 c29 val 0x  91
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e469
[DEBUG] Initial written value. val 145
[DEBUG] read_val 145
[DEBUG] Register value set correctly: [118,  29,  145 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r118 c27 val 0x  95
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r118 c27 val 0x  95
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e547
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [118,  27,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r118 c25 val 0x  88
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r118 c25 val 0x  88
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e21a
[DEBUG] Initial written value. val 136
[DEBUG] read_val 136
[DEBUG] Register value set correctly: [118,  25,  136 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r118 c23 val 0x  98
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r118 c23 val 0x  98
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e635
[DEBUG] Initial written value. val 152
[DEBUG] read_val 152
[DEBUG] Register value set correctly: [118,  23,  152 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r118 c21 val 0x  92
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r118 c21 val 0x  92
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e48a
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [118,  21,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r118 c19 val 0x  87
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r118 c19 val 0x  87
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e1e2
[DEBUG] Initial written value. val 135
[DEBUG] read_val 135
[DEBUG] Register value set correctly: [118,  19,  135 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r118 c17 val 0x  92
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r118 c17 val 0x  92
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e4bb
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [118,  17,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r118 c15 val 0x  98
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r118 c15 val 0x  98
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e612
[DEBUG] Initial written value. val 152
[DEBUG] read_val 152
[DEBUG] Register value set correctly: [118,  15,  152 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r118 c13 val 0x  90
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r118 c13 val 0x  90
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e42c
[DEBUG] Initial written value. val 144
[DEBUG] read_val 144
[DEBUG] Register value set correctly: [118,  13,  144 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r118 c11 val 0x  9c
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r118 c11 val 0x  9c
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e706
[DEBUG] Initial written value. val 156
[DEBUG] read_val 156
[DEBUG] Register value set correctly: [118,  11,  156 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r118 c 9 val 0x  95
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r118 c 9 val 0x  95
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e55a
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [118,   9,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r118 c 7 val 0x  99
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r118 c 7 val 0x  99
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e670
[DEBUG] Initial written value. val 153
[DEBUG] read_val 153
[DEBUG] Register value set correctly: [118,   7,  153 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r118 c 5 val 0x  98
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r118 c 5 val 0x  98
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e60f
[DEBUG] Initial written value. val 152
[DEBUG] read_val 152
[DEBUG] Register value set correctly: [118,   5,  152 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r118 c 3 val 0x  96
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r118 c 3 val 0x  96
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e5a4
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [118,   3,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r118 c 1 val 0x  9b
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r118 c 1 val 0x  9b
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e6fa
[DEBUG] Initial written value. val 155
[DEBUG] read_val 155
[DEBUG] Register value set correctly: [118,   1,  155 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r118 c67 val 0x  16
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r118 c67 val 0x  16
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3c590
[DEBUG] Initial written value. val 22
[DEBUG] read_val 22
[DEBUG] Register value set correctly: [118,  67,   22 ]
[DEBUG] Return val = 0x00a3c59b
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r119 c61 val 0x  65
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r119 c61 val 0x  65
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3d971
[DEBUG] Initial written value. val 101
[DEBUG] read_val 101
[DEBUG] Register value set correctly: [119,  61,  101 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r119 c59 val 0x  71
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r119 c59 val 0x  71
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3dc4a
[DEBUG] Initial written value. val 113
[DEBUG] read_val 113
[DEBUG] Register value set correctly: [119,  59,  113 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r119 c57 val 0x  72
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r119 c57 val 0x  72
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3dca2
[DEBUG] Initial written value. val 114
[DEBUG] read_val 114
[DEBUG] Register value set correctly: [119,  57,  114 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r119 c55 val 0x  86
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r119 c55 val 0x  86
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e1ba
[DEBUG] Initial written value. val 134
[DEBUG] read_val 134
[DEBUG] Register value set correctly: [119,  55,  134 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r119 c53 val 0x  77
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r119 c53 val 0x  77
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3ddd4
[DEBUG] Initial written value. val 119
[DEBUG] read_val 119
[DEBUG] Register value set correctly: [119,  53,  119 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r119 c51 val 0x  7a
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r119 c51 val 0x  7a
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3dead
[DEBUG] Initial written value. val 122
[DEBUG] read_val 122
[DEBUG] Register value set correctly: [119,  51,  122 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r119 c49 val 0x  69
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r119 c49 val 0x  69
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3da46
[DEBUG] Initial written value. val 105
[DEBUG] read_val 105
[DEBUG] Register value set correctly: [119,  49,  105 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r119 c47 val 0x  7a
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r119 c47 val 0x  7a
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3de9c
[DEBUG] Initial written value. val 122
[DEBUG] read_val 122
[DEBUG] Register value set correctly: [119,  47,  122 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r119 c45 val 0x  83
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r119 c45 val 0x  83
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e0f6
[DEBUG] Initial written value. val 131
[DEBUG] read_val 131
[DEBUG] Register value set correctly: [119,  45,  131 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r119 c43 val 0x  81
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r119 c43 val 0x  81
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e04d
[DEBUG] Initial written value. val 129
[DEBUG] read_val 129
[DEBUG] Register value set correctly: [119,  43,  129 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r119 c41 val 0x  82
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r119 c41 val 0x  82
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e0a5
[DEBUG] Initial written value. val 130
[DEBUG] read_val 130
[DEBUG] Register value set correctly: [119,  41,  130 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r119 c39 val 0x  7e
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r119 c39 val 0x  7e
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3dfb9
[DEBUG] Initial written value. val 126
[DEBUG] read_val 126
[DEBUG] Register value set correctly: [119,  39,  126 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r119 c37 val 0x  79
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r119 c37 val 0x  79
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3de53
[DEBUG] Initial written value. val 121
[DEBUG] read_val 121
[DEBUG] Register value set correctly: [119,  37,  121 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r119 c35 val 0x  87
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r119 c35 val 0x  87
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e1e9
[DEBUG] Initial written value. val 135
[DEBUG] read_val 135
[DEBUG] Register value set correctly: [119,  35,  135 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r119 c33 val 0x  7e
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r119 c33 val 0x  7e
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3df83
[DEBUG] Initial written value. val 126
[DEBUG] read_val 126
[DEBUG] Register value set correctly: [119,  33,  126 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r119 c31 val 0x  86
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r119 c31 val 0x  86
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e19d
[DEBUG] Initial written value. val 134
[DEBUG] read_val 134
[DEBUG] Register value set correctly: [119,  31,  134 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r119 c29 val 0x  88
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r119 c29 val 0x  88
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e236
[DEBUG] Initial written value. val 136
[DEBUG] read_val 136
[DEBUG] Register value set correctly: [119,  29,  136 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r119 c27 val 0x  86
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r119 c27 val 0x  86
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e18b
[DEBUG] Initial written value. val 134
[DEBUG] read_val 134
[DEBUG] Register value set correctly: [119,  27,  134 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r119 c25 val 0x  81
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r119 c25 val 0x  81
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e061
[DEBUG] Initial written value. val 129
[DEBUG] read_val 129
[DEBUG] Register value set correctly: [119,  25,  129 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r119 c23 val 0x  95
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r119 c23 val 0x  95
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e57d
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [119,  23,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r119 c21 val 0x  93
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r119 c21 val 0x  93
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e4d2
[DEBUG] Initial written value. val 147
[DEBUG] read_val 147
[DEBUG] Register value set correctly: [119,  21,  147 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r119 c19 val 0x  90
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r119 c19 val 0x  90
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e42c
[DEBUG] Initial written value. val 144
[DEBUG] read_val 144
[DEBUG] Register value set correctly: [119,  19,  144 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r119 c17 val 0x  93
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r119 c17 val 0x  93
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e4c4
[DEBUG] Initial written value. val 147
[DEBUG] read_val 147
[DEBUG] Register value set correctly: [119,  17,  147 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r119 c15 val 0x  a1
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r119 c15 val 0x  a1
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e85d
[DEBUG] Initial written value. val 161
[DEBUG] read_val 161
[DEBUG] Register value set correctly: [119,  15,  161 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r119 c13 val 0x  9c
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r119 c13 val 0x  9c
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e737
[DEBUG] Initial written value. val 156
[DEBUG] read_val 156
[DEBUG] Register value set correctly: [119,  13,  156 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r119 c11 val 0x  99
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r119 c11 val 0x  99
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e64a
[DEBUG] Initial written value. val 153
[DEBUG] read_val 153
[DEBUG] Register value set correctly: [119,  11,  153 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r119 c 9 val 0x  92
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r119 c 9 val 0x  92
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e4a6
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [119,   9,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r119 c 7 val 0x  93
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r119 c 7 val 0x  93
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e4fe
[DEBUG] Initial written value. val 147
[DEBUG] read_val 147
[DEBUG] Register value set correctly: [119,   7,  147 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r119 c 5 val 0x  9c
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r119 c 5 val 0x  9c
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e710
[DEBUG] Initial written value. val 156
[DEBUG] read_val 156
[DEBUG] Register value set correctly: [119,   5,  156 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r119 c 3 val 0x  a5
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r119 c 3 val 0x  a5
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e96e
[DEBUG] Initial written value. val 165
[DEBUG] read_val 165
[DEBUG] Register value set correctly: [119,   3,  165 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r119 c 1 val 0x  a1
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r119 c 1 val 0x  a1
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e840
[DEBUG] Initial written value. val 161
[DEBUG] read_val 161
[DEBUG] Register value set correctly: [119,   1,  161 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r119 c67 val 0x  10
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r119 c67 val 0x  10
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3c418
[DEBUG] Initial written value. val 16
[DEBUG] read_val 16
[DEBUG] Register value set correctly: [119,  67,   16 ]
[DEBUG] Return val = 0x00a3c422
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r120 c61 val 0x  6b
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r120 c61 val 0x  6b
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3dafd
[DEBUG] Initial written value. val 107
[DEBUG] read_val 107
[DEBUG] Register value set correctly: [120,  61,  107 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r120 c59 val 0x  71
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r120 c59 val 0x  71
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3dc57
[DEBUG] Initial written value. val 113
[DEBUG] read_val 113
[DEBUG] Register value set correctly: [120,  59,  113 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r120 c57 val 0x  65
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r120 c57 val 0x  65
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3d96c
[DEBUG] Initial written value. val 101
[DEBUG] read_val 101
[DEBUG] Register value set correctly: [120,  57,  101 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r120 c55 val 0x  71
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r120 c55 val 0x  71
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3dc41
[DEBUG] Initial written value. val 113
[DEBUG] read_val 113
[DEBUG] Register value set correctly: [120,  55,  113 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r120 c53 val 0x  6c
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r120 c53 val 0x  6c
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3db1c
[DEBUG] Initial written value. val 108
[DEBUG] read_val 108
[DEBUG] Register value set correctly: [120,  53,  108 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r120 c51 val 0x  7b
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r120 c51 val 0x  7b
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3def5
[DEBUG] Initial written value. val 123
[DEBUG] read_val 123
[DEBUG] Register value set correctly: [120,  51,  123 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r120 c49 val 0x  74
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r120 c49 val 0x  74
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3dd0d
[DEBUG] Initial written value. val 116
[DEBUG] read_val 116
[DEBUG] Register value set correctly: [120,  49,  116 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r120 c47 val 0x  74
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r120 c47 val 0x  74
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3dd21
[DEBUG] Initial written value. val 116
[DEBUG] read_val 116
[DEBUG] Register value set correctly: [120,  47,  116 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r120 c45 val 0x  82
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r120 c45 val 0x  82
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e0b8
[DEBUG] Initial written value. val 130
[DEBUG] read_val 130
[DEBUG] Register value set correctly: [120,  45,  130 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r120 c43 val 0x  85
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r120 c43 val 0x  85
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e152
[DEBUG] Initial written value. val 133
[DEBUG] read_val 133
[DEBUG] Register value set correctly: [120,  43,  133 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r120 c41 val 0x  95
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r120 c41 val 0x  95
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e56b
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [120,  41,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r120 c39 val 0x  89
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r120 c39 val 0x  89
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e242
[DEBUG] Initial written value. val 137
[DEBUG] read_val 137
[DEBUG] Register value set correctly: [120,  39,  137 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r120 c37 val 0x  89
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r120 c37 val 0x  89
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e25f
[DEBUG] Initial written value. val 137
[DEBUG] read_val 137
[DEBUG] Register value set correctly: [120,  37,  137 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r120 c35 val 0x  81
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r120 c35 val 0x  81
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e077
[DEBUG] Initial written value. val 129
[DEBUG] read_val 129
[DEBUG] Register value set correctly: [120,  35,  129 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r120 c33 val 0x  82
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r120 c33 val 0x  82
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e089
[DEBUG] Initial written value. val 130
[DEBUG] read_val 130
[DEBUG] Register value set correctly: [120,  33,  130 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r120 c31 val 0x  8a
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r120 c31 val 0x  8a
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e2a1
[DEBUG] Initial written value. val 138
[DEBUG] read_val 138
[DEBUG] Register value set correctly: [120,  31,  138 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r120 c29 val 0x  8a
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r120 c29 val 0x  8a
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e2bc
[DEBUG] Initial written value. val 138
[DEBUG] read_val 138
[DEBUG] Register value set correctly: [120,  29,  138 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r120 c27 val 0x  86
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r120 c27 val 0x  86
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e196
[DEBUG] Initial written value. val 134
[DEBUG] read_val 134
[DEBUG] Register value set correctly: [120,  27,  134 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r120 c25 val 0x  88
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r120 c25 val 0x  88
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e22b
[DEBUG] Initial written value. val 136
[DEBUG] read_val 136
[DEBUG] Register value set correctly: [120,  25,  136 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r120 c23 val 0x  89
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r120 c23 val 0x  89
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e242
[DEBUG] Initial written value. val 137
[DEBUG] read_val 137
[DEBUG] Register value set correctly: [120,  23,  137 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r120 c21 val 0x  91
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r120 c21 val 0x  91
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e458
[DEBUG] Initial written value. val 145
[DEBUG] read_val 145
[DEBUG] Register value set correctly: [120,  21,  145 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r120 c19 val 0x  95
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r120 c19 val 0x  95
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e576
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [120,  19,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r120 c17 val 0x  97
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r120 c17 val 0x  97
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e5cd
[DEBUG] Initial written value. val 151
[DEBUG] read_val 151
[DEBUG] Register value set correctly: [120,  17,  151 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r120 c15 val 0x  93
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r120 c15 val 0x  93
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e4e3
[DEBUG] Initial written value. val 147
[DEBUG] read_val 147
[DEBUG] Register value set correctly: [120,  15,  147 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r120 c13 val 0x  98
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r120 c13 val 0x  98
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e63e
[DEBUG] Initial written value. val 152
[DEBUG] read_val 152
[DEBUG] Register value set correctly: [120,  13,  152 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r120 c11 val 0x  92
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r120 c11 val 0x  92
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e497
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [120,  11,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r120 c 9 val 0x  a2
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r120 c 9 val 0x  a2
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e8a8
[DEBUG] Initial written value. val 162
[DEBUG] read_val 162
[DEBUG] Register value set correctly: [120,   9,  162 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r120 c 7 val 0x  9b
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r120 c 7 val 0x  9b
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e6c0
[DEBUG] Initial written value. val 155
[DEBUG] read_val 155
[DEBUG] Register value set correctly: [120,   7,  155 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r120 c 5 val 0x  99
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r120 c 5 val 0x  99
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e65c
[DEBUG] Initial written value. val 153
[DEBUG] read_val 153
[DEBUG] Register value set correctly: [120,   5,  153 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r120 c 3 val 0x  9b
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r120 c 3 val 0x  9b
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e6f1
[DEBUG] Initial written value. val 155
[DEBUG] read_val 155
[DEBUG] Register value set correctly: [120,   3,  155 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r120 c 1 val 0x  a3
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r120 c 1 val 0x  a3
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e8ca
[DEBUG] Initial written value. val 163
[DEBUG] read_val 163
[DEBUG] Register value set correctly: [120,   1,  163 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r120 c67 val 0x  1c
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r120 c67 val 0x  1c
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3c724
[DEBUG] Initial written value. val 28
[DEBUG] read_val 28
[DEBUG] Register value set correctly: [120,  67,   28 ]
[DEBUG] Return val = 0x00a3c72f
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r121 c61 val 0x  68
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r121 c61 val 0x  68
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3da03
[DEBUG] Initial written value. val 104
[DEBUG] read_val 104
[DEBUG] Register value set correctly: [121,  61,  104 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r121 c59 val 0x  75
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r121 c59 val 0x  75
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3dd5e
[DEBUG] Initial written value. val 117
[DEBUG] read_val 117
[DEBUG] Register value set correctly: [121,  59,  117 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r121 c57 val 0x  70
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r121 c57 val 0x  70
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3dc35
[DEBUG] Initial written value. val 112
[DEBUG] read_val 112
[DEBUG] Register value set correctly: [121,  57,  112 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r121 c55 val 0x  6b
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r121 c55 val 0x  6b
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3dacc
[DEBUG] Initial written value. val 107
[DEBUG] read_val 107
[DEBUG] Register value set correctly: [121,  55,  107 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r121 c53 val 0x  7b
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r121 c53 val 0x  7b
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3dee3
[DEBUG] Initial written value. val 123
[DEBUG] read_val 123
[DEBUG] Register value set correctly: [121,  53,  123 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r121 c51 val 0x  71
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r121 c51 val 0x  71
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3dc7b
[DEBUG] Initial written value. val 113
[DEBUG] read_val 113
[DEBUG] Register value set correctly: [121,  51,  113 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r121 c49 val 0x  7c
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r121 c49 val 0x  7c
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3df14
[DEBUG] Initial written value. val 124
[DEBUG] read_val 124
[DEBUG] Register value set correctly: [121,  49,  124 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r121 c47 val 0x  81
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r121 c47 val 0x  81
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e06a
[DEBUG] Initial written value. val 129
[DEBUG] read_val 129
[DEBUG] Register value set correctly: [121,  47,  129 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r121 c45 val 0x  81
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r121 c45 val 0x  81
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e046
[DEBUG] Initial written value. val 129
[DEBUG] read_val 129
[DEBUG] Register value set correctly: [121,  45,  129 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r121 c43 val 0x  81
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r121 c43 val 0x  81
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e05b
[DEBUG] Initial written value. val 129
[DEBUG] read_val 129
[DEBUG] Register value set correctly: [121,  43,  129 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r121 c41 val 0x  8a
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r121 c41 val 0x  8a
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e2b7
[DEBUG] Initial written value. val 138
[DEBUG] read_val 138
[DEBUG] Register value set correctly: [121,  41,  138 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r121 c39 val 0x  87
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r121 c39 val 0x  87
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e1ce
[DEBUG] Initial written value. val 135
[DEBUG] read_val 135
[DEBUG] Register value set correctly: [121,  39,  135 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r121 c37 val 0x  87
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r121 c37 val 0x  87
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e1e2
[DEBUG] Initial written value. val 135
[DEBUG] read_val 135
[DEBUG] Register value set correctly: [121,  37,  135 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r121 c35 val 0x  8b
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r121 c35 val 0x  8b
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e2f9
[DEBUG] Initial written value. val 139
[DEBUG] read_val 139
[DEBUG] Register value set correctly: [121,  35,  139 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r121 c33 val 0x  8a
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r121 c33 val 0x  8a
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e290
[DEBUG] Initial written value. val 138
[DEBUG] read_val 138
[DEBUG] Register value set correctly: [121,  33,  138 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r121 c31 val 0x  8a
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r121 c31 val 0x  8a
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e2aa
[DEBUG] Initial written value. val 138
[DEBUG] read_val 138
[DEBUG] Register value set correctly: [121,  31,  138 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r121 c29 val 0x  8b
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r121 c29 val 0x  8b
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e2c3
[DEBUG] Initial written value. val 139
[DEBUG] read_val 139
[DEBUG] Register value set correctly: [121,  29,  139 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r121 c27 val 0x  91
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r121 c27 val 0x  91
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e458
[DEBUG] Initial written value. val 145
[DEBUG] read_val 145
[DEBUG] Register value set correctly: [121,  27,  145 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r121 c25 val 0x  8d
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r121 c25 val 0x  8d
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e371
[DEBUG] Initial written value. val 141
[DEBUG] read_val 141
[DEBUG] Register value set correctly: [121,  25,  141 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r121 c23 val 0x  89
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r121 c23 val 0x  89
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e249
[DEBUG] Initial written value. val 137
[DEBUG] read_val 137
[DEBUG] Register value set correctly: [121,  23,  137 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r121 c21 val 0x  8b
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r121 c21 val 0x  8b
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e2e4
[DEBUG] Initial written value. val 139
[DEBUG] read_val 139
[DEBUG] Register value set correctly: [121,  21,  139 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r121 c19 val 0x  92
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r121 c19 val 0x  92
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e4bb
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [121,  19,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r121 c17 val 0x  91
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r121 c17 val 0x  91
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e453
[DEBUG] Initial written value. val 145
[DEBUG] read_val 145
[DEBUG] Register value set correctly: [121,  17,  145 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r121 c15 val 0x  98
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r121 c15 val 0x  98
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e628
[DEBUG] Initial written value. val 152
[DEBUG] read_val 152
[DEBUG] Register value set correctly: [121,  15,  152 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r121 c13 val 0x  89
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r121 c13 val 0x  89
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e242
[DEBUG] Initial written value. val 137
[DEBUG] read_val 137
[DEBUG] Register value set correctly: [121,  13,  137 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r121 c11 val 0x  99
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r121 c11 val 0x  99
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e65c
[DEBUG] Initial written value. val 153
[DEBUG] read_val 153
[DEBUG] Register value set correctly: [121,  11,  153 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r121 c 9 val 0x  9a
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r121 c 9 val 0x  9a
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e6b4
[DEBUG] Initial written value. val 154
[DEBUG] read_val 154
[DEBUG] Register value set correctly: [121,   9,  154 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r121 c 7 val 0x  99
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r121 c 7 val 0x  99
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e64a
[DEBUG] Initial written value. val 153
[DEBUG] read_val 153
[DEBUG] Register value set correctly: [121,   7,  153 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r121 c 5 val 0x  9b
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r121 c 5 val 0x  9b
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e6e7
[DEBUG] Initial written value. val 155
[DEBUG] read_val 155
[DEBUG] Register value set correctly: [121,   5,  155 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r121 c 3 val 0x  9a
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r121 c 3 val 0x  9a
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e6bf
[DEBUG] Initial written value. val 154
[DEBUG] read_val 154
[DEBUG] Register value set correctly: [121,   3,  154 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r121 c 1 val 0x  a7
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r121 c 1 val 0x  a7
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e9d5
[DEBUG] Initial written value. val 167
[DEBUG] read_val 167
[DEBUG] Register value set correctly: [121,   1,  167 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r121 c67 val 0x   e
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r121 c67 val 0x   e
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3c3ad
[DEBUG] Initial written value. val 14
[DEBUG] read_val 14
[DEBUG] Register value set correctly: [121,  67,   14 ]
[DEBUG] Return val = 0x00a3c3b0
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r122 c61 val 0x  6a
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r122 c61 val 0x  6a
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3da89
[DEBUG] Initial written value. val 106
[DEBUG] read_val 106
[DEBUG] Register value set correctly: [122,  61,  106 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r122 c59 val 0x  6a
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r122 c59 val 0x  6a
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3daa5
[DEBUG] Initial written value. val 106
[DEBUG] read_val 106
[DEBUG] Register value set correctly: [122,  59,  106 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r122 c57 val 0x  67
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r122 c57 val 0x  67
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3d9fb
[DEBUG] Initial written value. val 103
[DEBUG] read_val 103
[DEBUG] Register value set correctly: [122,  57,  103 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r122 c55 val 0x  75
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r122 c55 val 0x  75
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3dd55
[DEBUG] Initial written value. val 117
[DEBUG] read_val 117
[DEBUG] Register value set correctly: [122,  55,  117 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r122 c53 val 0x  72
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r122 c53 val 0x  72
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3dca9
[DEBUG] Initial written value. val 114
[DEBUG] read_val 114
[DEBUG] Register value set correctly: [122,  53,  114 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r122 c51 val 0x  6b
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r122 c51 val 0x  6b
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3dac7
[DEBUG] Initial written value. val 107
[DEBUG] read_val 107
[DEBUG] Register value set correctly: [122,  51,  107 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r122 c49 val 0x  78
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r122 c49 val 0x  78
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3de1d
[DEBUG] Initial written value. val 120
[DEBUG] read_val 120
[DEBUG] Register value set correctly: [122,  49,  120 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r122 c47 val 0x  73
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r122 c47 val 0x  73
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3dcf1
[DEBUG] Initial written value. val 115
[DEBUG] read_val 115
[DEBUG] Register value set correctly: [122,  47,  115 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r122 c45 val 0x  76
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r122 c45 val 0x  76
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3dd8c
[DEBUG] Initial written value. val 118
[DEBUG] read_val 118
[DEBUG] Register value set correctly: [122,  45,  118 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r122 c43 val 0x  79
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r122 c43 val 0x  79
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3de62
[DEBUG] Initial written value. val 121
[DEBUG] read_val 121
[DEBUG] Register value set correctly: [122,  43,  121 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r122 c41 val 0x  79
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r122 c41 val 0x  79
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3de7f
[DEBUG] Initial written value. val 121
[DEBUG] read_val 121
[DEBUG] Register value set correctly: [122,  41,  121 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r122 c39 val 0x  7e
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r122 c39 val 0x  7e
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3df95
[DEBUG] Initial written value. val 126
[DEBUG] read_val 126
[DEBUG] Register value set correctly: [122,  39,  126 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r122 c37 val 0x  82
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r122 c37 val 0x  82
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e0ae
[DEBUG] Initial written value. val 130
[DEBUG] read_val 130
[DEBUG] Register value set correctly: [122,  37,  130 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r122 c35 val 0x  8a
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r122 c35 val 0x  8a
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e286
[DEBUG] Initial written value. val 138
[DEBUG] read_val 138
[DEBUG] Register value set correctly: [122,  35,  138 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r122 c33 val 0x  91
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r122 c33 val 0x  91
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e458
[DEBUG] Initial written value. val 145
[DEBUG] read_val 145
[DEBUG] Register value set correctly: [122,  33,  145 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r122 c31 val 0x  85
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r122 c31 val 0x  85
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e175
[DEBUG] Initial written value. val 133
[DEBUG] read_val 133
[DEBUG] Register value set correctly: [122,  31,  133 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r122 c29 val 0x  86
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r122 c29 val 0x  86
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e18b
[DEBUG] Initial written value. val 134
[DEBUG] read_val 134
[DEBUG] Register value set correctly: [122,  29,  134 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r122 c27 val 0x  87
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r122 c27 val 0x  87
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e1e2
[DEBUG] Initial written value. val 135
[DEBUG] read_val 135
[DEBUG] Register value set correctly: [122,  27,  135 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r122 c25 val 0x  8a
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r122 c25 val 0x  8a
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e2bc
[DEBUG] Initial written value. val 138
[DEBUG] read_val 138
[DEBUG] Register value set correctly: [122,  25,  138 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r122 c23 val 0x  9b
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r122 c23 val 0x  9b
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e6d6
[DEBUG] Initial written value. val 155
[DEBUG] read_val 155
[DEBUG] Register value set correctly: [122,  23,  155 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r122 c21 val 0x  90
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r122 c21 val 0x  90
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e42c
[DEBUG] Initial written value. val 144
[DEBUG] read_val 144
[DEBUG] Register value set correctly: [122,  21,  144 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r122 c19 val 0x  92
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r122 c19 val 0x  92
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e481
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [122,  19,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r122 c17 val 0x  9b
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r122 c17 val 0x  9b
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e6dd
[DEBUG] Initial written value. val 155
[DEBUG] read_val 155
[DEBUG] Register value set correctly: [122,  17,  155 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r122 c15 val 0x  a4
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r122 c15 val 0x  a4
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e936
[DEBUG] Initial written value. val 164
[DEBUG] read_val 164
[DEBUG] Register value set correctly: [122,  15,  164 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r122 c13 val 0x  9b
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r122 c13 val 0x  9b
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e6cb
[DEBUG] Initial written value. val 155
[DEBUG] read_val 155
[DEBUG] Register value set correctly: [122,  13,  155 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r122 c11 val 0x  97
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r122 c11 val 0x  97
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e5e1
[DEBUG] Initial written value. val 151
[DEBUG] read_val 151
[DEBUG] Register value set correctly: [122,  11,  151 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r122 c 9 val 0x  ab
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r122 c 9 val 0x  ab
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3eaff
[DEBUG] Initial written value. val 171
[DEBUG] read_val 171
[DEBUG] Register value set correctly: [122,   9,  171 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r122 c 7 val 0x  9b
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r122 c 7 val 0x  9b
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e6d6
[DEBUG] Initial written value. val 155
[DEBUG] read_val 155
[DEBUG] Register value set correctly: [122,   7,  155 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r122 c 5 val 0x  9b
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r122 c 5 val 0x  9b
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e6ec
[DEBUG] Initial written value. val 155
[DEBUG] read_val 155
[DEBUG] Register value set correctly: [122,   5,  155 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r122 c 3 val 0x  a2
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r122 c 3 val 0x  a2
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e884
[DEBUG] Initial written value. val 162
[DEBUG] read_val 162
[DEBUG] Register value set correctly: [122,   3,  162 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r122 c 1 val 0x  a0
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r122 c 1 val 0x  a0
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e818
[DEBUG] Initial written value. val 160
[DEBUG] read_val 160
[DEBUG] Register value set correctly: [122,   1,  160 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r122 c67 val 0x  21
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r122 c67 val 0x  21
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3c874
[DEBUG] Initial written value. val 33
[DEBUG] read_val 33
[DEBUG] Register value set correctly: [122,  67,   33 ]
[DEBUG] Return val = 0x00a3c87f
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r123 c61 val 0x  65
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r123 c61 val 0x  65
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3d956
[DEBUG] Initial written value. val 101
[DEBUG] read_val 101
[DEBUG] Register value set correctly: [123,  61,  101 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r123 c59 val 0x  71
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r123 c59 val 0x  71
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3dc6d
[DEBUG] Initial written value. val 113
[DEBUG] read_val 113
[DEBUG] Register value set correctly: [123,  59,  113 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r123 c57 val 0x  57
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r123 c57 val 0x  57
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3d5c4
[DEBUG] Initial written value. val 87
[DEBUG] read_val 87
[DEBUG] Register value set correctly: [123,  57,   87 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r123 c55 val 0x  6c
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r123 c55 val 0x  6c
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3db1c
[DEBUG] Initial written value. val 108
[DEBUG] read_val 108
[DEBUG] Register value set correctly: [123,  55,  108 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r123 c53 val 0x  72
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r123 c53 val 0x  72
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3dcb4
[DEBUG] Initial written value. val 114
[DEBUG] read_val 114
[DEBUG] Register value set correctly: [123,  53,  114 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r123 c51 val 0x  7a
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r123 c51 val 0x  7a
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3de8a
[DEBUG] Initial written value. val 122
[DEBUG] read_val 122
[DEBUG] Register value set correctly: [123,  51,  122 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r123 c49 val 0x  67
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r123 c49 val 0x  67
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3d9e6
[DEBUG] Initial written value. val 103
[DEBUG] read_val 103
[DEBUG] Register value set correctly: [123,  49,  103 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r123 c47 val 0x  75
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r123 c47 val 0x  75
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3dd79
[DEBUG] Initial written value. val 117
[DEBUG] read_val 117
[DEBUG] Register value set correctly: [123,  47,  117 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r123 c45 val 0x  72
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r123 c45 val 0x  72
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3dc93
[DEBUG] Initial written value. val 114
[DEBUG] read_val 114
[DEBUG] Register value set correctly: [123,  45,  114 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r123 c43 val 0x  6b
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r123 c43 val 0x  6b
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3daeb
[DEBUG] Initial written value. val 107
[DEBUG] read_val 107
[DEBUG] Register value set correctly: [123,  43,  107 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r123 c41 val 0x  75
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r123 c41 val 0x  75
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3dd43
[DEBUG] Initial written value. val 117
[DEBUG] read_val 117
[DEBUG] Register value set correctly: [123,  41,  117 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r123 c39 val 0x  82
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r123 c39 val 0x  82
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e09f
[DEBUG] Initial written value. val 130
[DEBUG] read_val 130
[DEBUG] Register value set correctly: [123,  39,  130 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r123 c37 val 0x  80
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r123 c37 val 0x  80
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e032
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [123,  37,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r123 c35 val 0x  7d
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r123 c35 val 0x  7d
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3df4c
[DEBUG] Initial written value. val 125
[DEBUG] read_val 125
[DEBUG] Register value set correctly: [123,  35,  125 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r123 c33 val 0x  7b
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r123 c33 val 0x  7b
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3dee3
[DEBUG] Initial written value. val 123
[DEBUG] read_val 123
[DEBUG] Register value set correctly: [123,  33,  123 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r123 c31 val 0x  79
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r123 c31 val 0x  79
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3de7f
[DEBUG] Initial written value. val 121
[DEBUG] read_val 121
[DEBUG] Register value set correctly: [123,  31,  121 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r123 c29 val 0x  74
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r123 c29 val 0x  74
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3dd10
[DEBUG] Initial written value. val 116
[DEBUG] read_val 116
[DEBUG] Register value set correctly: [123,  29,  116 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r123 c27 val 0x  7a
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r123 c27 val 0x  7a
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3dead
[DEBUG] Initial written value. val 122
[DEBUG] read_val 122
[DEBUG] Register value set correctly: [123,  27,  122 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r123 c25 val 0x  83
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r123 c25 val 0x  83
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e0c7
[DEBUG] Initial written value. val 131
[DEBUG] read_val 131
[DEBUG] Register value set correctly: [123,  25,  131 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r123 c23 val 0x  7d
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r123 c23 val 0x  7d
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3df5a
[DEBUG] Initial written value. val 125
[DEBUG] read_val 125
[DEBUG] Register value set correctly: [123,  23,  125 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r123 c21 val 0x  8b
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r123 c21 val 0x  8b
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e2f2
[DEBUG] Initial written value. val 139
[DEBUG] read_val 139
[DEBUG] Register value set correctly: [123,  21,  139 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r123 c19 val 0x  83
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r123 c19 val 0x  83
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e0cc
[DEBUG] Initial written value. val 131
[DEBUG] read_val 131
[DEBUG] Register value set correctly: [123,  19,  131 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r123 c17 val 0x  7b
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r123 c17 val 0x  7b
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3dee3
[DEBUG] Initial written value. val 123
[DEBUG] read_val 123
[DEBUG] Register value set correctly: [123,  17,  123 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r123 c15 val 0x  89
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r123 c15 val 0x  89
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e278
[DEBUG] Initial written value. val 137
[DEBUG] read_val 137
[DEBUG] Register value set correctly: [123,  15,  137 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r123 c13 val 0x  92
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r123 c13 val 0x  92
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e497
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [123,  13,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r123 c11 val 0x  88
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r123 c11 val 0x  88
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e22b
[DEBUG] Initial written value. val 136
[DEBUG] read_val 136
[DEBUG] Register value set correctly: [123,  11,  136 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r123 c 9 val 0x  8a
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r123 c 9 val 0x  8a
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e286
[DEBUG] Initial written value. val 138
[DEBUG] read_val 138
[DEBUG] Register value set correctly: [123,   9,  138 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r123 c 7 val 0x  84
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r123 c 7 val 0x  84
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e11c
[DEBUG] Initial written value. val 132
[DEBUG] read_val 132
[DEBUG] Register value set correctly: [123,   7,  132 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r123 c 5 val 0x  91
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r123 c 5 val 0x  91
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e474
[DEBUG] Initial written value. val 145
[DEBUG] read_val 145
[DEBUG] Register value set correctly: [123,   5,  145 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r123 c 3 val 0x  84
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r123 c 3 val 0x  84
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e10a
[DEBUG] Initial written value. val 132
[DEBUG] read_val 132
[DEBUG] Register value set correctly: [123,   3,  132 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r123 c 1 val 0x  89
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r123 c 1 val 0x  89
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e265
[DEBUG] Initial written value. val 137
[DEBUG] read_val 137
[DEBUG] Register value set correctly: [123,   1,  137 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r123 c67 val 0x   0
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r123 c67 val 0x   0
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3c03c
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [123,  67,    0 ]
[DEBUG] Return val = 0x00a3c006
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r124 c61 val 0x  69
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r124 c61 val 0x  69
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3da5b
[DEBUG] Initial written value. val 105
[DEBUG] read_val 105
[DEBUG] Register value set correctly: [124,  61,  105 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r124 c59 val 0x  67
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r124 c59 val 0x  67
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3d9f0
[DEBUG] Initial written value. val 103
[DEBUG] read_val 103
[DEBUG] Register value set correctly: [124,  59,  103 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r124 c57 val 0x  75
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r124 c57 val 0x  75
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3dd48
[DEBUG] Initial written value. val 117
[DEBUG] read_val 117
[DEBUG] Register value set correctly: [124,  57,  117 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r124 c55 val 0x  79
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r124 c55 val 0x  79
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3de62
[DEBUG] Initial written value. val 121
[DEBUG] read_val 121
[DEBUG] Register value set correctly: [124,  55,  121 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r124 c53 val 0x  86
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r124 c53 val 0x  86
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e1ba
[DEBUG] Initial written value. val 134
[DEBUG] read_val 134
[DEBUG] Register value set correctly: [124,  53,  134 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r124 c51 val 0x  7d
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r124 c51 val 0x  7d
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3df51
[DEBUG] Initial written value. val 125
[DEBUG] read_val 125
[DEBUG] Register value set correctly: [124,  51,  125 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r124 c49 val 0x  7d
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r124 c49 val 0x  7d
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3df6b
[DEBUG] Initial written value. val 125
[DEBUG] read_val 125
[DEBUG] Register value set correctly: [124,  49,  125 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r124 c47 val 0x  83
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r124 c47 val 0x  83
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e0c7
[DEBUG] Initial written value. val 131
[DEBUG] read_val 131
[DEBUG] Register value set correctly: [124,  47,  131 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r124 c45 val 0x  7b
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r124 c45 val 0x  7b
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3ded9
[DEBUG] Initial written value. val 123
[DEBUG] read_val 123
[DEBUG] Register value set correctly: [124,  45,  123 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r124 c43 val 0x  85
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r124 c43 val 0x  85
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e175
[DEBUG] Initial written value. val 133
[DEBUG] read_val 133
[DEBUG] Register value set correctly: [124,  43,  133 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r124 c41 val 0x  79
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r124 c41 val 0x  79
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3de4e
[DEBUG] Initial written value. val 121
[DEBUG] read_val 121
[DEBUG] Register value set correctly: [124,  41,  121 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r124 c39 val 0x  81
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r124 c39 val 0x  81
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e061
[DEBUG] Initial written value. val 129
[DEBUG] read_val 129
[DEBUG] Register value set correctly: [124,  39,  129 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r124 c37 val 0x  86
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r124 c37 val 0x  86
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e1ba
[DEBUG] Initial written value. val 134
[DEBUG] read_val 134
[DEBUG] Register value set correctly: [124,  37,  134 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r124 c35 val 0x  8a
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r124 c35 val 0x  8a
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e290
[DEBUG] Initial written value. val 138
[DEBUG] read_val 138
[DEBUG] Register value set correctly: [124,  35,  138 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r124 c33 val 0x  86
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r124 c33 val 0x  86
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e1ac
[DEBUG] Initial written value. val 134
[DEBUG] read_val 134
[DEBUG] Register value set correctly: [124,  33,  134 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r124 c31 val 0x  85
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r124 c31 val 0x  85
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e144
[DEBUG] Initial written value. val 133
[DEBUG] read_val 133
[DEBUG] Register value set correctly: [124,  31,  133 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r124 c29 val 0x  85
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r124 c29 val 0x  85
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e159
[DEBUG] Initial written value. val 133
[DEBUG] read_val 133
[DEBUG] Register value set correctly: [124,  29,  133 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r124 c27 val 0x  89
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r124 c27 val 0x  89
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e273
[DEBUG] Initial written value. val 137
[DEBUG] read_val 137
[DEBUG] Register value set correctly: [124,  27,  137 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r124 c25 val 0x  83
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r124 c25 val 0x  83
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e0cc
[DEBUG] Initial written value. val 131
[DEBUG] read_val 131
[DEBUG] Register value set correctly: [124,  25,  131 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r124 c23 val 0x  92
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r124 c23 val 0x  92
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e4a6
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [124,  23,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r124 c21 val 0x  99
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r124 c21 val 0x  99
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e67b
[DEBUG] Initial written value. val 153
[DEBUG] read_val 153
[DEBUG] Register value set correctly: [124,  21,  153 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r124 c19 val 0x  93
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r124 c19 val 0x  93
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e4d2
[DEBUG] Initial written value. val 147
[DEBUG] read_val 147
[DEBUG] Register value set correctly: [124,  19,  147 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r124 c17 val 0x  98
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r124 c17 val 0x  98
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e628
[DEBUG] Initial written value. val 152
[DEBUG] read_val 152
[DEBUG] Register value set correctly: [124,  17,  152 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r124 c15 val 0x  97
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r124 c15 val 0x  97
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e5c6
[DEBUG] Initial written value. val 151
[DEBUG] read_val 151
[DEBUG] Register value set correctly: [124,  15,  151 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r124 c13 val 0x  96
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r124 c13 val 0x  96
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e59e
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [124,  13,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r124 c11 val 0x  a0
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r124 c11 val 0x  a0
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e834
[DEBUG] Initial written value. val 160
[DEBUG] read_val 160
[DEBUG] Register value set correctly: [124,  11,  160 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r124 c 9 val 0x  9a
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r124 c 9 val 0x  9a
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e68e
[DEBUG] Initial written value. val 154
[DEBUG] read_val 154
[DEBUG] Register value set correctly: [124,   9,  154 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r124 c 7 val 0x  9c
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r124 c 7 val 0x  9c
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e721
[DEBUG] Initial written value. val 156
[DEBUG] read_val 156
[DEBUG] Register value set correctly: [124,   7,  156 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r124 c 5 val 0x  98
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r124 c 5 val 0x  98
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e63e
[DEBUG] Initial written value. val 152
[DEBUG] read_val 152
[DEBUG] Register value set correctly: [124,   5,  152 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r124 c 3 val 0x  9c
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r124 c 3 val 0x  9c
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e710
[DEBUG] Initial written value. val 156
[DEBUG] read_val 156
[DEBUG] Register value set correctly: [124,   3,  156 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r124 c 1 val 0x  9a
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r124 c 1 val 0x  9a
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e6a9
[DEBUG] Initial written value. val 154
[DEBUG] read_val 154
[DEBUG] Register value set correctly: [124,   1,  154 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r124 c67 val 0x   8
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r124 c67 val 0x   8
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3c202
[DEBUG] Initial written value. val 8
[DEBUG] read_val 8
[DEBUG] Register value set correctly: [124,  67,    8 ]
[DEBUG] Return val = 0x00a3c209
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r125 c61 val 0x  6a
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r125 c61 val 0x  6a
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3daa5
[DEBUG] Initial written value. val 106
[DEBUG] read_val 106
[DEBUG] Register value set correctly: [125,  61,  106 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r125 c59 val 0x  69
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r125 c59 val 0x  69
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3da7c
[DEBUG] Initial written value. val 105
[DEBUG] read_val 105
[DEBUG] Register value set correctly: [125,  59,  105 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r125 c57 val 0x  74
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r125 c57 val 0x  74
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3dd10
[DEBUG] Initial written value. val 116
[DEBUG] read_val 116
[DEBUG] Register value set correctly: [125,  57,  116 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r125 c55 val 0x  73
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r125 c55 val 0x  73
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3dcec
[DEBUG] Initial written value. val 115
[DEBUG] read_val 115
[DEBUG] Register value set correctly: [125,  55,  115 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r125 c53 val 0x  77
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r125 c53 val 0x  77
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3ddc2
[DEBUG] Initial written value. val 119
[DEBUG] read_val 119
[DEBUG] Register value set correctly: [125,  53,  119 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r125 c51 val 0x  79
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r125 c51 val 0x  79
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3de58
[DEBUG] Initial written value. val 121
[DEBUG] read_val 121
[DEBUG] Register value set correctly: [125,  51,  121 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r125 c49 val 0x  7c
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r125 c49 val 0x  7c
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3df33
[DEBUG] Initial written value. val 124
[DEBUG] read_val 124
[DEBUG] Register value set correctly: [125,  49,  124 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r125 c47 val 0x  81
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r125 c47 val 0x  81
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e04d
[DEBUG] Initial written value. val 129
[DEBUG] read_val 129
[DEBUG] Register value set correctly: [125,  47,  129 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r125 c45 val 0x  82
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r125 c45 val 0x  82
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e0a5
[DEBUG] Initial written value. val 130
[DEBUG] read_val 130
[DEBUG] Register value set correctly: [125,  45,  130 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r125 c43 val 0x  82
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r125 c43 val 0x  82
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e0b8
[DEBUG] Initial written value. val 130
[DEBUG] read_val 130
[DEBUG] Register value set correctly: [125,  43,  130 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r125 c41 val 0x  83
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r125 c41 val 0x  83
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e0d1
[DEBUG] Initial written value. val 131
[DEBUG] read_val 131
[DEBUG] Register value set correctly: [125,  41,  131 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r125 c39 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r125 c39 val 0x  80
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e02f
[DEBUG] Initial written value. val 128
[DEBUG] read_val 128
[DEBUG] Register value set correctly: [125,  39,  128 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r125 c37 val 0x  87
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r125 c37 val 0x  87
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e1c5
[DEBUG] Initial written value. val 135
[DEBUG] read_val 135
[DEBUG] Register value set correctly: [125,  37,  135 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r125 c35 val 0x  87
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r125 c35 val 0x  87
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e1d8
[DEBUG] Initial written value. val 135
[DEBUG] read_val 135
[DEBUG] Register value set correctly: [125,  35,  135 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r125 c33 val 0x  88
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r125 c33 val 0x  88
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e236
[DEBUG] Initial written value. val 136
[DEBUG] read_val 136
[DEBUG] Register value set correctly: [125,  33,  136 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r125 c31 val 0x  85
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r125 c31 val 0x  85
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e14f
[DEBUG] Initial written value. val 133
[DEBUG] read_val 133
[DEBUG] Register value set correctly: [125,  31,  133 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r125 c29 val 0x  95
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r125 c29 val 0x  95
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e560
[DEBUG] Initial written value. val 149
[DEBUG] read_val 149
[DEBUG] Register value set correctly: [125,  29,  149 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r125 c27 val 0x  92
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r125 c27 val 0x  92
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e4bb
[DEBUG] Initial written value. val 146
[DEBUG] read_val 146
[DEBUG] Register value set correctly: [125,  27,  146 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r125 c25 val 0x  96
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r125 c25 val 0x  96
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e595
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [125,  25,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r125 c23 val 0x  9c
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r125 c23 val 0x  9c
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e72a
[DEBUG] Initial written value. val 156
[DEBUG] read_val 156
[DEBUG] Register value set correctly: [125,  23,  156 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r125 c21 val 0x  93
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r125 c21 val 0x  93
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e4c4
[DEBUG] Initial written value. val 147
[DEBUG] read_val 147
[DEBUG] Register value set correctly: [125,  21,  147 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r125 c19 val 0x  93
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r125 c19 val 0x  93
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e4d9
[DEBUG] Initial written value. val 147
[DEBUG] read_val 147
[DEBUG] Register value set correctly: [125,  19,  147 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r125 c17 val 0x  98
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r125 c17 val 0x  98
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e635
[DEBUG] Initial written value. val 152
[DEBUG] read_val 152
[DEBUG] Register value set correctly: [125,  17,  152 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r125 c15 val 0x  97
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r125 c15 val 0x  97
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e5cd
[DEBUG] Initial written value. val 151
[DEBUG] read_val 151
[DEBUG] Register value set correctly: [125,  15,  151 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r125 c13 val 0x  a1
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r125 c13 val 0x  a1
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e867
[DEBUG] Initial written value. val 161
[DEBUG] read_val 161
[DEBUG] Register value set correctly: [125,  13,  161 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r125 c11 val 0x  9b
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r125 c11 val 0x  9b
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e6fa
[DEBUG] Initial written value. val 155
[DEBUG] read_val 155
[DEBUG] Register value set correctly: [125,  11,  155 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r125 c 9 val 0x  99
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r125 c 9 val 0x  99
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e657
[DEBUG] Initial written value. val 153
[DEBUG] read_val 153
[DEBUG] Register value set correctly: [125,   9,  153 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r125 c 7 val 0x  a7
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r125 c 7 val 0x  a7
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e9ef
[DEBUG] Initial written value. val 167
[DEBUG] read_val 167
[DEBUG] Register value set correctly: [125,   7,  167 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r125 c 5 val 0x  94
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r125 c 5 val 0x  94
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e502
[DEBUG] Initial written value. val 148
[DEBUG] read_val 148
[DEBUG] Register value set correctly: [125,   5,  148 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r125 c 3 val 0x  a9
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r125 c 3 val 0x  a9
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3ea59
[DEBUG] Initial written value. val 169
[DEBUG] read_val 169
[DEBUG] Register value set correctly: [125,   3,  169 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r125 c 1 val 0x  a5
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r125 c 1 val 0x  a5
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e973
[DEBUG] Initial written value. val 165
[DEBUG] read_val 165
[DEBUG] Register value set correctly: [125,   1,  165 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r125 c67 val 0x  11
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r125 c67 val 0x  11
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3c44b
[DEBUG] Initial written value. val 17
[DEBUG] read_val 17
[DEBUG] Register value set correctly: [125,  67,   17 ]
[DEBUG] Return val = 0x00a3c456
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r126 c61 val 0x  71
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r126 c61 val 0x  71
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3dc6d
[DEBUG] Initial written value. val 113
[DEBUG] read_val 113
[DEBUG] Register value set correctly: [126,  61,  113 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r126 c59 val 0x  79
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r126 c59 val 0x  79
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3de45
[DEBUG] Initial written value. val 121
[DEBUG] read_val 121
[DEBUG] Register value set correctly: [126,  59,  121 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r126 c57 val 0x  77
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r126 c57 val 0x  77
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3dddf
[DEBUG] Initial written value. val 119
[DEBUG] read_val 119
[DEBUG] Register value set correctly: [126,  57,  119 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r126 c55 val 0x  73
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r126 c55 val 0x  73
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3dcf1
[DEBUG] Initial written value. val 115
[DEBUG] read_val 115
[DEBUG] Register value set correctly: [126,  55,  115 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r126 c53 val 0x  79
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r126 c53 val 0x  79
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3de4e
[DEBUG] Initial written value. val 121
[DEBUG] read_val 121
[DEBUG] Register value set correctly: [126,  53,  121 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r126 c51 val 0x  6a
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r126 c51 val 0x  6a
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3daa5
[DEBUG] Initial written value. val 106
[DEBUG] read_val 106
[DEBUG] Register value set correctly: [126,  51,  106 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r126 c49 val 0x  77
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r126 c49 val 0x  77
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3ddf8
[DEBUG] Initial written value. val 119
[DEBUG] read_val 119
[DEBUG] Register value set correctly: [126,  49,  119 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r126 c47 val 0x  76
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r126 c47 val 0x  76
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3dd91
[DEBUG] Initial written value. val 118
[DEBUG] read_val 118
[DEBUG] Register value set correctly: [126,  47,  118 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r126 c45 val 0x  7c
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r126 c45 val 0x  7c
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3df2e
[DEBUG] Initial written value. val 124
[DEBUG] read_val 124
[DEBUG] Register value set correctly: [126,  45,  124 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r126 c43 val 0x  79
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r126 c43 val 0x  79
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3de45
[DEBUG] Initial written value. val 121
[DEBUG] read_val 121
[DEBUG] Register value set correctly: [126,  43,  121 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r126 c41 val 0x  77
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r126 c41 val 0x  77
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3dddf
[DEBUG] Initial written value. val 119
[DEBUG] read_val 119
[DEBUG] Register value set correctly: [126,  41,  119 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r126 c39 val 0x  8b
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r126 c39 val 0x  8b
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e2f2
[DEBUG] Initial written value. val 139
[DEBUG] read_val 139
[DEBUG] Register value set correctly: [126,  39,  139 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r126 c37 val 0x  85
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r126 c37 val 0x  85
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e14f
[DEBUG] Initial written value. val 133
[DEBUG] read_val 133
[DEBUG] Register value set correctly: [126,  37,  133 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r126 c35 val 0x  94
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r126 c35 val 0x  94
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e525
[DEBUG] Initial written value. val 148
[DEBUG] read_val 148
[DEBUG] Register value set correctly: [126,  35,  148 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r126 c33 val 0x  91
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r126 c33 val 0x  91
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e47f
[DEBUG] Initial written value. val 145
[DEBUG] read_val 145
[DEBUG] Register value set correctly: [126,  33,  145 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r126 c31 val 0x  86
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r126 c31 val 0x  86
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3e196
[DEBUG] Initial written value. val 134
[DEBUG] read_val 134
[DEBUG] Register value set correctly: [126,  31,  134 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r126 c29 val 0x  8a
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r126 c29 val 0x  8a
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3e2aa
[DEBUG] Initial written value. val 138
[DEBUG] read_val 138
[DEBUG] Register value set correctly: [126,  29,  138 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r126 c27 val 0x  87
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r126 c27 val 0x  87
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3e1c5
[DEBUG] Initial written value. val 135
[DEBUG] read_val 135
[DEBUG] Register value set correctly: [126,  27,  135 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r126 c25 val 0x  87
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r126 c25 val 0x  87
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3e1d8
[DEBUG] Initial written value. val 135
[DEBUG] read_val 135
[DEBUG] Register value set correctly: [126,  25,  135 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r126 c23 val 0x  91
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r126 c23 val 0x  91
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3e474
[DEBUG] Initial written value. val 145
[DEBUG] read_val 145
[DEBUG] Register value set correctly: [126,  23,  145 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r126 c21 val 0x  91
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r126 c21 val 0x  91
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3e44e
[DEBUG] Initial written value. val 145
[DEBUG] read_val 145
[DEBUG] Register value set correctly: [126,  21,  145 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r126 c19 val 0x  94
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r126 c19 val 0x  94
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3e525
[DEBUG] Initial written value. val 148
[DEBUG] read_val 148
[DEBUG] Register value set correctly: [126,  19,  148 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r126 c17 val 0x  87
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r126 c17 val 0x  87
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3e1ff
[DEBUG] Initial written value. val 135
[DEBUG] read_val 135
[DEBUG] Register value set correctly: [126,  17,  135 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r126 c15 val 0x  96
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r126 c15 val 0x  96
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3e595
[DEBUG] Initial written value. val 150
[DEBUG] read_val 150
[DEBUG] Register value set correctly: [126,  15,  150 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r126 c13 val 0x  8b
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r126 c13 val 0x  8b
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3e2ef
[DEBUG] Initial written value. val 139
[DEBUG] read_val 139
[DEBUG] Register value set correctly: [126,  13,  139 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r126 c11 val 0x  99
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r126 c11 val 0x  99
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3e641
[DEBUG] Initial written value. val 153
[DEBUG] read_val 153
[DEBUG] Register value set correctly: [126,  11,  153 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r126 c 9 val 0x  9a
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r126 c 9 val 0x  9a
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3e698
[DEBUG] Initial written value. val 154
[DEBUG] read_val 154
[DEBUG] Register value set correctly: [126,   9,  154 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r126 c 7 val 0x  97
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r126 c 7 val 0x  97
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3e5f7
[DEBUG] Initial written value. val 151
[DEBUG] read_val 151
[DEBUG] Register value set correctly: [126,   7,  151 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r126 c 5 val 0x  a3
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r126 c 5 val 0x  a3
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3e8ca
[DEBUG] Initial written value. val 163
[DEBUG] read_val 163
[DEBUG] Register value set correctly: [126,   5,  163 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r126 c 3 val 0x  a2
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r126 c 3 val 0x  a2
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3e8a3
[DEBUG] Initial written value. val 162
[DEBUG] read_val 162
[DEBUG] Register value set correctly: [126,   3,  162 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r126 c 1 val 0x  a2
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r126 c 1 val 0x  a2
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3e8be
[DEBUG] Initial written value. val 162
[DEBUG] read_val 162
[DEBUG] Register value set correctly: [126,   1,  162 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r126 c67 val 0x   f
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r126 c67 val 0x   f
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3c3d2
[DEBUG] Initial written value. val 15
[DEBUG] read_val 15
[DEBUG] Register value set correctly: [126,  67,   15 ]
[DEBUG] Return val = 0x00a3c3d9
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r127 c61 val 0x  65
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r127 c61 val 0x  65
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3d971
[DEBUG] Initial written value. val 101
[DEBUG] read_val 101
[DEBUG] Register value set correctly: [127,  61,  101 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r127 c59 val 0x  5c
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r127 c59 val 0x  5c
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3d70f
[DEBUG] Initial written value. val 92
[DEBUG] read_val 92
[DEBUG] Register value set correctly: [127,  59,   92 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r127 c57 val 0x  62
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r127 c57 val 0x  62
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3d8a1
[DEBUG] Initial written value. val 98
[DEBUG] read_val 98
[DEBUG] Register value set correctly: [127,  57,   98 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r127 c55 val 0x  63
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r127 c55 val 0x  63
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3d8f9
[DEBUG] Initial written value. val 99
[DEBUG] read_val 99
[DEBUG] Register value set correctly: [127,  55,   99 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r127 c53 val 0x  5b
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r127 c53 val 0x  5b
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3d6d4
[DEBUG] Initial written value. val 91
[DEBUG] read_val 91
[DEBUG] Register value set correctly: [127,  53,   91 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r127 c51 val 0x  58
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r127 c51 val 0x  58
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3d62a
[DEBUG] Initial written value. val 88
[DEBUG] read_val 88
[DEBUG] Register value set correctly: [127,  51,   88 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r127 c49 val 0x  57
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r127 c49 val 0x  57
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3d5c4
[DEBUG] Initial written value. val 87
[DEBUG] read_val 87
[DEBUG] Register value set correctly: [127,  49,   87 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r127 c47 val 0x  64
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r127 c47 val 0x  64
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3d918
[DEBUG] Initial written value. val 100
[DEBUG] read_val 100
[DEBUG] Register value set correctly: [127,  47,  100 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r127 c45 val 0x  62
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r127 c45 val 0x  62
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3d8b7
[DEBUG] Initial written value. val 98
[DEBUG] read_val 98
[DEBUG] Register value set correctly: [127,  45,   98 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r127 c43 val 0x  61
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r127 c43 val 0x  61
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3d849
[DEBUG] Initial written value. val 97
[DEBUG] read_val 97
[DEBUG] Register value set correctly: [127,  43,   97 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r127 c41 val 0x  69
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r127 c41 val 0x  69
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3da61
[DEBUG] Initial written value. val 105
[DEBUG] read_val 105
[DEBUG] Register value set correctly: [127,  41,  105 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r127 c39 val 0x  5b
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r127 c39 val 0x  5b
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3d6f8
[DEBUG] Initial written value. val 91
[DEBUG] read_val 91
[DEBUG] Register value set correctly: [127,  39,   91 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r127 c37 val 0x  74
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r127 c37 val 0x  74
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3dd10
[DEBUG] Initial written value. val 116
[DEBUG] read_val 116
[DEBUG] Register value set correctly: [127,  37,  116 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r127 c35 val 0x  74
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r127 c35 val 0x  74
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3dd2a
[DEBUG] Initial written value. val 116
[DEBUG] read_val 116
[DEBUG] Register value set correctly: [127,  35,  116 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r127 c33 val 0x  71
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r127 c33 val 0x  71
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3dc41
[DEBUG] Initial written value. val 113
[DEBUG] read_val 113
[DEBUG] Register value set correctly: [127,  33,  113 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r127 c31 val 0x  71
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r127 c31 val 0x  71
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3dc5c
[DEBUG] Initial written value. val 113
[DEBUG] read_val 113
[DEBUG] Register value set correctly: [127,  31,  113 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008a6c0b when writing r127 c29 val 0x  72
[DEBUG] ACK fields: seqIn 6, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Write wrdata ACK: 0x008aec0a when writing r127 c29 val 0x  72
[DEBUG] ACK fields: seqIn 6, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Return val = 0x00a3dcb4
[DEBUG] Initial written value. val 114
[DEBUG] read_val 114
[DEBUG] Register value set correctly: [127,  29,  114 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008bec08 when writing r127 c27 val 0x  67
[DEBUG] ACK fields: seqIn 9, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Write wrdata ACK: 0x008c6c07 when writing r127 c27 val 0x  67
[DEBUG] ACK fields: seqIn 9, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Return val = 0x00a3d9ca
[DEBUG] Initial written value. val 103
[DEBUG] read_val 103
[DEBUG] Register value set correctly: [127,  27,  103 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008d6c05 when writing r127 c25 val 0x  74
[DEBUG] ACK fields: seqIn 12, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Write wrdata ACK: 0x008dec04 when writing r127 c25 val 0x  74
[DEBUG] ACK fields: seqIn 12, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Return val = 0x00a3dd21
[DEBUG] Initial written value. val 116
[DEBUG] read_val 116
[DEBUG] Register value set correctly: [127,  25,  116 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008eec02 when writing r127 c23 val 0x  69
[DEBUG] ACK fields: seqIn 15, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Write wrdata ACK: 0x008f6c01 when writing r127 c23 val 0x  69
[DEBUG] ACK fields: seqIn 15, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Return val = 0x00a3da7c
[DEBUG] Initial written value. val 105
[DEBUG] read_val 105
[DEBUG] Register value set correctly: [127,  23,  105 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00886c0f when writing r127 c21 val 0x  69
[DEBUG] ACK fields: seqIn 2, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Write wrdata ACK: 0x0088ec0e when writing r127 c21 val 0x  69
[DEBUG] ACK fields: seqIn 2, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Return val = 0x00a3da50
[DEBUG] Initial written value. val 105
[DEBUG] read_val 105
[DEBUG] Register value set correctly: [127,  21,  105 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0089ec0c when writing r127 c19 val 0x  71
[DEBUG] ACK fields: seqIn 5, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Write wrdata ACK: 0x008a6c0b when writing r127 c19 val 0x  71
[DEBUG] ACK fields: seqIn 5, seqOut 4 CP 1 Status b TS_MSB 0 CRC b
[DEBUG] Return val = 0x00a3dc6d
[DEBUG] Initial written value. val 113
[DEBUG] read_val 113
[DEBUG] Register value set correctly: [127,  19,  113 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008b6c09 when writing r127 c17 val 0x  70
[DEBUG] ACK fields: seqIn 8, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Write wrdata ACK: 0x008bec08 when writing r127 c17 val 0x  70
[DEBUG] ACK fields: seqIn 8, seqOut 7 CP 1 Status b TS_MSB 0 CRC 8
[DEBUG] Return val = 0x00a3dc04
[DEBUG] Initial written value. val 112
[DEBUG] read_val 112
[DEBUG] Register value set correctly: [127,  17,  112 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008cec06 when writing r127 c15 val 0x  76
[DEBUG] ACK fields: seqIn 11, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Write wrdata ACK: 0x008d6c05 when writing r127 c15 val 0x  76
[DEBUG] ACK fields: seqIn 11, seqOut 10 CP 1 Status b TS_MSB 0 CRC 5
[DEBUG] Return val = 0x00a3dd9a
[DEBUG] Initial written value. val 118
[DEBUG] read_val 118
[DEBUG] Register value set correctly: [127,  15,  118 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008e6c03 when writing r127 c13 val 0x  71
[DEBUG] ACK fields: seqIn 14, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Write wrdata ACK: 0x008eec02 when writing r127 c13 val 0x  71
[DEBUG] ACK fields: seqIn 14, seqOut 13 CP 1 Status b TS_MSB 0 CRC 2
[DEBUG] Return val = 0x00a3dc70
[DEBUG] Initial written value. val 113
[DEBUG] read_val 113
[DEBUG] Register value set correctly: [127,  13,  113 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008fec00 when writing r127 c11 val 0x  72
[DEBUG] ACK fields: seqIn 1, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Write wrdata ACK: 0x00886c0f when writing r127 c11 val 0x  72
[DEBUG] ACK fields: seqIn 1, seqOut 0 CP 1 Status b TS_MSB 0 CRC f
[DEBUG] Return val = 0x00a3dc8e
[DEBUG] Initial written value. val 114
[DEBUG] read_val 114
[DEBUG] Register value set correctly: [127,  11,  114 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x00896c0d when writing r127 c 9 val 0x  72
[DEBUG] ACK fields: seqIn 4, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Write wrdata ACK: 0x0089ec0c when writing r127 c 9 val 0x  72
[DEBUG] ACK fields: seqIn 4, seqOut 3 CP 1 Status b TS_MSB 0 CRC c
[DEBUG] Return val = 0x00a3dca2
[DEBUG] Initial written value. val 114
[DEBUG] read_val 114
[DEBUG] Register value set correctly: [127,   9,  114 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008aec0a when writing r127 c 7 val 0x  77
[DEBUG] ACK fields: seqIn 7, seqOut 5 CP 1 Status b TS_MSB 0 CRC a
[DEBUG] Write wrdata ACK: 0x008b6c09 when writing r127 c 7 val 0x  77
[DEBUG] ACK fields: seqIn 7, seqOut 6 CP 1 Status b TS_MSB 0 CRC 9
[DEBUG] Return val = 0x00a3ddf8
[DEBUG] Initial written value. val 119
[DEBUG] read_val 119
[DEBUG] Register value set correctly: [127,   7,  119 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008c6c07 when writing r127 c 5 val 0x  7a
[DEBUG] ACK fields: seqIn 10, seqOut 8 CP 1 Status b TS_MSB 0 CRC 7
[DEBUG] Write wrdata ACK: 0x008cec06 when writing r127 c 5 val 0x  7a
[DEBUG] ACK fields: seqIn 10, seqOut 9 CP 1 Status b TS_MSB 0 CRC 6
[DEBUG] Return val = 0x00a3de97
[DEBUG] Initial written value. val 122
[DEBUG] read_val 122
[DEBUG] Register value set correctly: [127,   5,  122 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008dec04 when writing r127 c 3 val 0x  7d
[DEBUG] ACK fields: seqIn 13, seqOut 11 CP 1 Status b TS_MSB 0 CRC 4
[DEBUG] Write wrdata ACK: 0x008e6c03 when writing r127 c 3 val 0x  7d
[DEBUG] ACK fields: seqIn 13, seqOut 12 CP 1 Status b TS_MSB 0 CRC 3
[DEBUG] Return val = 0x00a3df6b
[DEBUG] Initial written value. val 125
[DEBUG] read_val 125
[DEBUG] Register value set correctly: [127,   3,  125 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x008f6c01 when writing r127 c 1 val 0x  78
[DEBUG] ACK fields: seqIn 0, seqOut 14 CP 1 Status b TS_MSB 0 CRC 1
[DEBUG] Write wrdata ACK: 0x008fec00 when writing r127 c 1 val 0x  78
[DEBUG] ACK fields: seqIn 0, seqOut 15 CP 1 Status b TS_MSB 0 CRC 0
[DEBUG] Return val = 0x00a3de00
[DEBUG] Initial written value. val 120
[DEBUG] read_val 120
[DEBUG] Register value set correctly: [127,   1,  120 ]
[DEBUG] Increase slot to have a pair starting on even slot for write command, new slot 4
[DEBUG] Change slot to have a full pair for write command
[DEBUG] Write wraddr ACK: 0x0088ec0e when writing r127 c67 val 0x   0
[DEBUG] ACK fields: seqIn 3, seqOut 1 CP 1 Status b TS_MSB 0 CRC e
[DEBUG] Write wrdata ACK: 0x00896c0d when writing r127 c67 val 0x   0
[DEBUG] ACK fields: seqIn 3, seqOut 2 CP 1 Status b TS_MSB 0 CRC d
[DEBUG] Return val = 0x00a3c01b
[DEBUG] Initial written value. val 0
[DEBUG] read_val 0
[DEBUG] Register value set correctly: [127,  67,    0 ]
[DEBUG] Return val = 0x00a3c021
