// Seed: 1903662958
module module_0 (
    input tri id_0,
    input wire id_1,
    output tri id_2,
    input wire id_3,
    output tri0 id_4,
    input supply0 id_5,
    input wire id_6
);
  wire id_8;
endmodule
module module_1 #(
    parameter id_3 = 32'd19
) (
    input wand id_0,
    output supply0 id_1,
    output logic id_2,
    input tri1 _id_3,
    output tri0 id_4
);
  logic id_6;
  always_latch @(posedge id_3 or posedge 1) begin : LABEL_0
    id_2 = id_6;
  end
  wire [!  id_3 : id_3] id_7;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_4,
      id_0,
      id_1,
      id_0,
      id_0
  );
endmodule
