{"vcs1":{"timestamp_begin":1680292522.315500130, "rt":1.00, "ut":0.20, "st":0.15}}
{"vcselab":{"timestamp_begin":1680292523.347959340, "rt":1.21, "ut":0.21, "st":0.09}}
{"link":{"timestamp_begin":1680292524.583028437, "rt":0.55, "ut":0.07, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680292522.033321486}
{"VCS_COMP_START_TIME": 1680292522.033321486}
{"VCS_COMP_END_TIME": 1680292526.505453911}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv"}
{"vcs1": {"peak_mem": 339356}}
{"stitch_vcselab": {"peak_mem": 239012}}
