$date
  Fri Oct 24 12:38:49 2025
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module textio $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module env $end
$upscope $end
$scope module logic2_test $end
$var reg 8 ! a[7:0] $end
$var reg 1 " l_rx $end
$var reg 8 # y[7:0] $end
$scope module l1 $end
$var reg 8 $ a[7:0] $end
$var reg 1 % l_rx $end
$var reg 8 & y[7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b00000001 !
0"
b10000000 #
b00000001 $
0%
b10000000 &
#100000000
1"
b00000010 #
1%
b00000010 &
#200000000
b01111001 !
0"
b10111100 #
b01111001 $
0%
b10111100 &
#300000000
1"
b11110010 #
1%
b11110010 &
#400000000
b11111000 !
0"
b01111100 #
b11111000 $
0%
b01111100 &
#500000000
1"
b11110001 #
1%
b11110001 &
#600000000
