// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
_____ -- dram_dd "xtb\
taskOffset);





);
`if);
//________________________

    
                                                                                               #5                $stop ;
`                                               endmodule
