--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Mon Jul 12 11:39:23 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     multiplier3
Constraint file: multiplier3_temp_lse.sdc 
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk500 [get_nets Clock]
            16 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 3.790ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3DX    CK             FF_0  (from Clock +)
   Destination:    FD1P3DX    D              FF_16  (to Clock -)

   Delay:                   1.385ns  (26.4% logic, 73.6% route), 1 logic levels.

 Constraint Details:

      1.385ns data_path FF_0 to FF_16 meets
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 3.790ns

 Path Details: FF_0 to FF_16

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              FF_0 (from Clock)
Route         1   e 1.020                                  multiplier3_or2_15
                  --------
                    1.385  (26.4% logic, 73.6% route), 1 logic levels.


Passed:  The following path meets requirements by 3.790ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3DX    CK             FF_1  (from Clock +)
   Destination:    FD1P3DX    D              FF_17  (to Clock -)

   Delay:                   1.385ns  (26.4% logic, 73.6% route), 1 logic levels.

 Constraint Details:

      1.385ns data_path FF_1 to FF_17 meets
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 3.790ns

 Path Details: FF_1 to FF_17

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              FF_1 (from Clock)
Route         1   e 1.020                                  multiplier3_or2_14
                  --------
                    1.385  (26.4% logic, 73.6% route), 1 logic levels.


Passed:  The following path meets requirements by 3.790ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3DX    CK             FF_2  (from Clock +)
   Destination:    FD1P3DX    D              FF_18  (to Clock -)

   Delay:                   1.385ns  (26.4% logic, 73.6% route), 1 logic levels.

 Constraint Details:

      1.385ns data_path FF_2 to FF_18 meets
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 3.790ns

 Path Details: FF_2 to FF_18

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              FF_2 (from Clock)
Route         1   e 1.020                                  multiplier3_or2_13
                  --------
                    1.385  (26.4% logic, 73.6% route), 1 logic levels.

Report: 1.210 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk500 [get_nets Clock]                 |     5.000 ns|     1.210 ns|     1  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  16 paths, 17 nets, and 48 connections (73.8% coverage)


Peak memory: 75366400 bytes, TRCE: 1626112 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
