{
  "paper_id": "Micromachines_2024_15_223",
  "entities": [
    {
      "id": "E1",
      "label": "3D NAND Flash",
      "type": "Instance",
      "taxonomy_path": "SSD",
      "taxonomy_uri": "http://example.org/ssd/taxonomy/SSD"
    },
    {
      "id": "E2",
      "label": "GIDL Pre-Charge",
      "type": "Instance",
      "taxonomy_path": "SSD/InternalFirmwareAndLogic",
      "taxonomy_uri": "http://example.org/ssd/taxonomy/SSD/InternalFirmwareAndLogic"
    },
    {
      "id": "E3",
      "label": "Program Disturbance",
      "type": "Instance",
      "taxonomy_path": "SSD/InternalFirmwareAndLogic",
      "taxonomy_uri": "http://example.org/ssd/taxonomy/SSD/InternalFirmwareAndLogic"
    },
    {
      "id": "E4",
      "label": "Channel Potential",
      "type": "Instance",
      "taxonomy_path": "SSD/InternalFirmwareAndLogic",
      "taxonomy_uri": "http://example.org/ssd/taxonomy/SSD/InternalFirmwareAndLogic"
    },
    {
      "id": "E5",
      "label": "Program Disturbance",
      "type": "Class",
      "taxonomy_path": "SSD/InternalFirmwareAndLogic",
      "taxonomy_uri": "http://example.org/ssd/taxonomy/SSD/InternalFirmwareAndLogic"
    },
    {
      "id": "E6",
      "label": "3D",
      "type": "Class",
      "taxonomy_path": "SSD/PhysicalHardwareAndArchitecture/FlashTechnology/Structure/3D",
      "taxonomy_uri": "http://example.org/ssd/taxonomy/SSD/PhysicalHardwareAndArchitecture/FlashTechnology/Structure/3D"
    },
    {
      "id": "E7",
      "label": "TLC",
      "type": "Class",
      "taxonomy_path": "SSD/PhysicalHardwareAndArchitecture/FlashTechnology/CellType/TLC",
      "taxonomy_uri": "http://example.org/ssd/taxonomy/SSD/PhysicalHardwareAndArchitecture/FlashTechnology/CellType/TLC"
    }
  ],
  "triples": [
    {
      "s": "E1",
      "p": "hasDeviceType",
      "o": "E6",
      "evidence": "Three-dimensional (3D) stackable NAND flash memory was invented to uphold the trends of increasing bit density and decreasing bit cost for each generation of NAND flash product.",
      "confidence": 0.9
    },
    {
      "s": "E1",
      "p": "hasDeviceType",
      "o": "E7",
      "evidence": "First, the memory cells from WL0 to WLn âˆ’1 of all the strings were programmed with random triple-level-cell (TLC) patterns after block erasure.",
      "confidence": 0.9
    },
    {
      "s": "E2",
      "p": "improves",
      "o": "E3",
      "evidence": "Our methodology does not require the introduction of any new structures in 3D NAND, or changes in the operational Vpass bias. Instead, the potential on the unselected channel is enhanced by exploiting the holes generated by the GIDL operation effectively, leading to significantly suppressed program disturbance and a larger pass disturb window.",
      "confidence": 0.85
    },
    {
      "s": "E2",
      "p": "improves",
      "o": "E4",
      "evidence": "The proposed GIDL pre-charge program scheme can effectively eliminate the channel residual electrons and improve the channel self-boosting potential.",
      "confidence": 0.85
    }
  ],
  "axioms": [
    "operatesUnder rdfs:domain SSD; rdfs:range EnvironmentalAndOperationalContext.",
    "hasTemperature rdfs:domain EnvironmentalAndOperationalContext; rdfs:range xsd:decimal."
  ],
  "mappings": [
    {
      "label": "Program Disturbance",
      "entity_id": "E5",
      "taxonomy_path": "SSD/InternalFirmwareAndLogic",
      "mapping_decision": "exact",
      "notes": "The paper discusses program disturbance in the context of 3D NAND Flash."
    },
    {
      "label": "3D",
      "entity_id": "E6",
      "taxonomy_path": "SSD/PhysicalHardwareAndArchitecture/FlashTechnology/Structure/3D",
      "mapping_decision": "exact",
      "notes": "The paper refers to the 3D structure of NAND Flash."
    },
    {
      "label": "TLC",
      "entity_id": "E7",
      "taxonomy_path": "SSD/PhysicalHardwareAndArchitecture/FlashTechnology/CellType/TLC",
      "mapping_decision": "exact",
      "notes": "The paper mentions triple-level-cell (TLC) patterns."
    }
  ],
  "new_concepts": [],
  "paper_original_filename": "A Novel Channel Preparation Scheme to Optimize Program Disturbance in 3D NAND.pdf"
}