// Seed: 3960855607
macromodule module_0 (
    output uwire id_0,
    input tri id_1,
    input tri0 id_2,
    input tri id_3,
    output supply1 id_4
);
  tri id_6 = 1'h0;
endmodule
module module_1 (
    input wire id_0,
    input supply0 id_1,
    input tri id_2,
    input tri id_3,
    output uwire id_4,
    output wire id_5,
    output tri1 id_6,
    id_19,
    input wire id_7,
    input tri1 id_8,
    output wor id_9,
    input uwire id_10,
    input wand id_11,
    input tri1 id_12,
    input supply0 id_13,
    output wire id_14,
    input wor id_15,
    output supply0 id_16,
    input tri id_17#(1, -1, (id_2 - 1))
);
  tri  id_20 = -1'd0;
  wire id_21;
  module_0 modCall_1 (
      id_16,
      id_15,
      id_7,
      id_8,
      id_9
  );
  assign modCall_1.id_6 = 0;
endmodule
