INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 13:10:22 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.022ns  (required time - arrival time)
  Source:                 mem_controller4/read_arbiter/data/out_reg_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.350ns period=2.700ns})
  Destination:            buffer21/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.350ns period=2.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.700ns  (clk rise@2.700ns - clk rise@0.000ns)
  Data Path Delay:        4.468ns  (logic 1.077ns (24.107%)  route 3.391ns (75.893%))
  Logic Levels:           12  (CARRY4=3 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.183 - 2.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1509, unset)         0.508     0.508    mem_controller4/read_arbiter/data/clk
    SLICE_X11Y49         FDRE                                         r  mem_controller4/read_arbiter/data/out_reg_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.216     0.724 r  mem_controller4/read_arbiter/data/out_reg_reg[0][1]/Q
                         net (fo=2, routed)           0.500     1.224    mem_controller4/read_arbiter/data/out_reg_reg[0]_0[1]
    SLICE_X11Y52         LUT5 (Prop_lut5_I1_O)        0.043     1.267 r  mem_controller4/read_arbiter/data/data_tehb/hist_loadAddr[1]_INST_0_i_1/O
                         net (fo=15, routed)          0.500     1.767    cmpi4/load0_dataOut[1]
    SLICE_X8Y56          LUT6 (Prop_lut6_I5_O)        0.043     1.810 r  cmpi4/transmitValue_i_21/O
                         net (fo=1, routed)           0.000     1.810    cmpi4/transmitValue_i_21_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     2.048 r  cmpi4/transmitValue_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.048    cmpi4/transmitValue_reg_i_12_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.098 r  cmpi4/transmitValue_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.098    cmpi4/transmitValue_reg_i_6_n_0
    SLICE_X8Y58          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     2.205 f  cmpi4/transmitValue_reg_i_4/CO[2]
                         net (fo=11, routed)          0.329     2.534    buffer48/fifo/result[0]
    SLICE_X8Y60          LUT5 (Prop_lut5_I2_O)        0.122     2.656 r  buffer48/fifo/transmitValue_i_4__10/O
                         net (fo=2, routed)           0.231     2.887    buffer27/transmitValue_i_2__28_0
    SLICE_X11Y60         LUT5 (Prop_lut5_I2_O)        0.043     2.930 r  buffer27/transmitValue_i_3__13/O
                         net (fo=1, routed)           0.259     3.190    buffer27/transmitValue_i_3__13_n_0
    SLICE_X12Y60         LUT5 (Prop_lut5_I0_O)        0.043     3.233 f  buffer27/transmitValue_i_2__28/O
                         net (fo=6, routed)           0.338     3.571    fork6/control/generateBlocks[8].regblock/buffer28_outs_ready
    SLICE_X12Y59         LUT4 (Prop_lut4_I1_O)        0.043     3.614 r  fork6/control/generateBlocks[8].regblock/fullReg_i_13/O
                         net (fo=1, routed)           0.175     3.789    fork6/control/generateBlocks[8].regblock/fullReg_i_13_n_0
    SLICE_X13Y61         LUT6 (Prop_lut6_I1_O)        0.043     3.832 r  fork6/control/generateBlocks[8].regblock/fullReg_i_6__0/O
                         net (fo=1, routed)           0.494     4.326    fork6/control/generateBlocks[8].regblock/fullReg_i_6__0_n_0
    SLICE_X13Y58         LUT6 (Prop_lut6_I1_O)        0.043     4.369 f  fork6/control/generateBlocks[8].regblock/fullReg_i_3__10/O
                         net (fo=23, routed)          0.223     4.592    fork6/control/generateBlocks[11].regblock/transmitValue_reg_2
    SLICE_X16Y58         LUT6 (Prop_lut6_I3_O)        0.043     4.635 r  fork6/control/generateBlocks[11].regblock/dataReg[31]_i_1__0/O
                         net (fo=32, routed)          0.341     4.976    buffer21/E[0]
    SLICE_X17Y58         FDRE                                         r  buffer21/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.700     2.700 r  
                                                      0.000     2.700 r  clk (IN)
                         net (fo=1509, unset)         0.483     3.183    buffer21/clk
    SLICE_X17Y58         FDRE                                         r  buffer21/dataReg_reg[0]/C
                         clock pessimism              0.000     3.183    
                         clock uncertainty           -0.035     3.147    
    SLICE_X17Y58         FDRE (Setup_fdre_C_CE)      -0.194     2.953    buffer21/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          2.953    
                         arrival time                          -4.976    
  -------------------------------------------------------------------
                         slack                                 -2.022    




