(* use_dsp48="no" *) (* use_dsp="no" *) module top
#(parameter param22 = (((((8'ha5) <<< (8'h9f)) ? {(8'haf)} : (8'h9c)) ? {(~^(8'ha1))} : ((~|(8'ha9)) ? (8'hb0) : {(8'hab)})) ~^ (8'ha2)))
(y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h33):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(3'h6):(1'h0)] wire3;
  input wire [(3'h4):(1'h0)] wire2;
  input wire [(4'ha):(1'h0)] wire1;
  input wire signed [(4'h9):(1'h0)] wire0;
  wire [(4'hb):(1'h0)] wire21;
  wire [(3'h6):(1'h0)] wire20;
  wire [(3'h4):(1'h0)] wire18;
  wire [(4'h8):(1'h0)] wire7;
  wire [(3'h5):(1'h0)] wire6;
  wire [(3'h5):(1'h0)] wire5;
  wire [(4'hb):(1'h0)] wire4;
  assign y = {wire21, wire20, wire18, wire7, wire6, wire5, wire4, (1'h0)};
  assign wire4 = (~^$unsigned((wire0 ? wire0 : (wire1 ? wire3 : wire0))));
  assign wire5 = ((-((wire2 ^ wire1) ? {wire1} : $signed(wire3))) ?
                     (~$signed(wire3[(3'h5):(2'h2)])) : {$unsigned(wire1[(4'h9):(3'h6)])});
  assign wire6 = ($signed((~&wire5)) ? wire1 : wire4[(3'h7):(1'h0)]);
  assign wire7 = ($signed($signed(wire3[(3'h5):(1'h0)])) ?
                     (wire4[(3'h4):(1'h0)] <<< ($unsigned(wire6) <<< (~^(8'had)))) : $signed(((wire1 ?
                         wire0 : wire2) ~^ wire2)));
  module8 #() modinst19 (wire18, clk, wire0, wire4, wire3, wire5);
  assign wire20 = wire0;
  assign wire21 = (~|wire4[(3'h5):(1'h1)]);
endmodule

(* use_dsp48="no" *) (* use_dsp="no" *) module module8  (y, clk, wire12, wire11, wire10, wire9);
  output wire [(32'h1e):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(3'h7):(1'h0)] wire12;
  input wire signed [(2'h2):(1'h0)] wire11;
  input wire [(3'h6):(1'h0)] wire10;
  input wire [(3'h4):(1'h0)] wire9;
  wire [(4'h9):(1'h0)] wire17;
  wire signed [(3'h4):(1'h0)] wire16;
  wire [(3'h6):(1'h0)] wire15;
  wire [(3'h6):(1'h0)] wire14;
  reg signed [(3'h4):(1'h0)] reg13 = (1'h0);
  assign y = {wire17, wire16, wire15, wire14, reg13, (1'h0)};
  always
    @(posedge clk) begin
      reg13 <= wire12;
    end
  assign wire14 = $signed($signed(($unsigned(reg13) && (wire9 ?
                      wire12 : wire9))));
  assign wire15 = ((({wire11} ?
                      $signed(wire12) : (wire10 >= wire12)) & (~|$signed(wire10))) ^ {(wire9[(1'h1):(1'h0)] ?
                          {wire14} : {wire12})});
  assign wire16 = wire11;
  assign wire17 = reg13[(2'h3):(2'h2)];
endmodule